# Benchmark "matrix_multiplication" written by ABC on Thu Aug 29 20:34:54 2019
.model matrix_multiplication
.inputs matrix_multiplication^clk matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^data_pi~0 matrix_multiplication^data_pi~1 \
 matrix_multiplication^data_pi~2 matrix_multiplication^data_pi~3 \
 matrix_multiplication^data_pi~4 matrix_multiplication^data_pi~5 \
 matrix_multiplication^data_pi~6 matrix_multiplication^data_pi~7 \
 matrix_multiplication^data_pi~8 matrix_multiplication^data_pi~9 \
 matrix_multiplication^data_pi~10 matrix_multiplication^data_pi~11 \
 matrix_multiplication^data_pi~12 matrix_multiplication^data_pi~13 \
 matrix_multiplication^data_pi~14 matrix_multiplication^data_pi~15 \
 matrix_multiplication^data_pi~16 matrix_multiplication^data_pi~17 \
 matrix_multiplication^data_pi~18 matrix_multiplication^data_pi~19 \
 matrix_multiplication^data_pi~20 matrix_multiplication^data_pi~21 \
 matrix_multiplication^data_pi~22 matrix_multiplication^data_pi~23 \
 matrix_multiplication^data_pi~24 matrix_multiplication^data_pi~25 \
 matrix_multiplication^data_pi~26 matrix_multiplication^data_pi~27 \
 matrix_multiplication^data_pi~28 matrix_multiplication^data_pi~29 \
 matrix_multiplication^data_pi~30 matrix_multiplication^data_pi~31 \
 matrix_multiplication^data_pi~32 matrix_multiplication^data_pi~33 \
 matrix_multiplication^data_pi~34 matrix_multiplication^data_pi~35 \
 matrix_multiplication^data_pi~36 matrix_multiplication^data_pi~37 \
 matrix_multiplication^data_pi~38 matrix_multiplication^data_pi~39 \
 matrix_multiplication^data_pi~40 matrix_multiplication^data_pi~41 \
 matrix_multiplication^data_pi~42 matrix_multiplication^data_pi~43 \
 matrix_multiplication^data_pi~44 matrix_multiplication^data_pi~45 \
 matrix_multiplication^data_pi~46 matrix_multiplication^data_pi~47 \
 matrix_multiplication^data_pi~48 matrix_multiplication^data_pi~49 \
 matrix_multiplication^data_pi~50 matrix_multiplication^data_pi~51 \
 matrix_multiplication^data_pi~52 matrix_multiplication^data_pi~53 \
 matrix_multiplication^data_pi~54 matrix_multiplication^data_pi~55 \
 matrix_multiplication^data_pi~56 matrix_multiplication^data_pi~57 \
 matrix_multiplication^data_pi~58 matrix_multiplication^data_pi~59 \
 matrix_multiplication^data_pi~60 matrix_multiplication^data_pi~61 \
 matrix_multiplication^data_pi~62 matrix_multiplication^data_pi~63 \
 matrix_multiplication^addr_pi~0 matrix_multiplication^addr_pi~1 \
 matrix_multiplication^addr_pi~2 matrix_multiplication^addr_pi~3 \
 matrix_multiplication^addr_pi~4 matrix_multiplication^addr_pi~5 \
 matrix_multiplication^addr_pi~6 matrix_multiplication^we_a \
 matrix_multiplication^we_b matrix_multiplication^we_c \
 matrix_multiplication^start_mat_mul
.outputs matrix_multiplication^data_from_out_mat~0 \
 matrix_multiplication^data_from_out_mat~1 \
 matrix_multiplication^data_from_out_mat~2 \
 matrix_multiplication^data_from_out_mat~3 \
 matrix_multiplication^data_from_out_mat~4 \
 matrix_multiplication^data_from_out_mat~5 \
 matrix_multiplication^data_from_out_mat~6 \
 matrix_multiplication^data_from_out_mat~7 \
 matrix_multiplication^data_from_out_mat~8 \
 matrix_multiplication^data_from_out_mat~9 \
 matrix_multiplication^data_from_out_mat~10 \
 matrix_multiplication^data_from_out_mat~11 \
 matrix_multiplication^data_from_out_mat~12 \
 matrix_multiplication^data_from_out_mat~13 \
 matrix_multiplication^data_from_out_mat~14 \
 matrix_multiplication^data_from_out_mat~15 \
 matrix_multiplication^data_from_out_mat~16 \
 matrix_multiplication^data_from_out_mat~17 \
 matrix_multiplication^data_from_out_mat~18 \
 matrix_multiplication^data_from_out_mat~19 \
 matrix_multiplication^data_from_out_mat~20 \
 matrix_multiplication^data_from_out_mat~21 \
 matrix_multiplication^data_from_out_mat~22 \
 matrix_multiplication^data_from_out_mat~23 \
 matrix_multiplication^data_from_out_mat~24 \
 matrix_multiplication^data_from_out_mat~25 \
 matrix_multiplication^data_from_out_mat~26 \
 matrix_multiplication^data_from_out_mat~27 \
 matrix_multiplication^data_from_out_mat~28 \
 matrix_multiplication^data_from_out_mat~29 \
 matrix_multiplication^data_from_out_mat~30 \
 matrix_multiplication^data_from_out_mat~31 \
 matrix_multiplication^data_from_out_mat~32 \
 matrix_multiplication^data_from_out_mat~33 \
 matrix_multiplication^data_from_out_mat~34 \
 matrix_multiplication^data_from_out_mat~35 \
 matrix_multiplication^data_from_out_mat~36 \
 matrix_multiplication^data_from_out_mat~37 \
 matrix_multiplication^data_from_out_mat~38 \
 matrix_multiplication^data_from_out_mat~39 \
 matrix_multiplication^data_from_out_mat~40 \
 matrix_multiplication^data_from_out_mat~41 \
 matrix_multiplication^data_from_out_mat~42 \
 matrix_multiplication^data_from_out_mat~43 \
 matrix_multiplication^data_from_out_mat~44 \
 matrix_multiplication^data_from_out_mat~45 \
 matrix_multiplication^data_from_out_mat~46 \
 matrix_multiplication^data_from_out_mat~47 \
 matrix_multiplication^data_from_out_mat~48 \
 matrix_multiplication^data_from_out_mat~49 \
 matrix_multiplication^data_from_out_mat~50 \
 matrix_multiplication^data_from_out_mat~51 \
 matrix_multiplication^data_from_out_mat~52 \
 matrix_multiplication^data_from_out_mat~53 \
 matrix_multiplication^data_from_out_mat~54 \
 matrix_multiplication^data_from_out_mat~55 \
 matrix_multiplication^data_from_out_mat~56 \
 matrix_multiplication^data_from_out_mat~57 \
 matrix_multiplication^data_from_out_mat~58 \
 matrix_multiplication^data_from_out_mat~59 \
 matrix_multiplication^data_from_out_mat~60 \
 matrix_multiplication^data_from_out_mat~61 \
 matrix_multiplication^data_from_out_mat~62 \
 matrix_multiplication^data_from_out_mat~63 \
 matrix_multiplication^done_mat_mul

.latch      n1593 matrix_multiplication^c_reg_0~0_FF_NODE  0
.latch      n1598 matrix_multiplication^c_reg_1~0_FF_NODE  0
.latch      n1603 matrix_multiplication^c_reg_2~0_FF_NODE  0
.latch      n1608 matrix_multiplication^c_reg_3~0_FF_NODE  0
.latch      n1613 matrix_multiplication^data_from_out_mat~0_FF_NODE  0
.latch      n1618 matrix_multiplication^c_reg_0~1_FF_NODE  0
.latch      n1623 matrix_multiplication^c_reg_1~1_FF_NODE  0
.latch      n1628 matrix_multiplication^c_reg_2~1_FF_NODE  0
.latch      n1633 matrix_multiplication^c_reg_3~1_FF_NODE  0
.latch      n1638 matrix_multiplication^data_from_out_mat~1_FF_NODE  0
.latch      n1643 matrix_multiplication^c_reg_0~2_FF_NODE  0
.latch      n1648 matrix_multiplication^c_reg_1~2_FF_NODE  0
.latch      n1653 matrix_multiplication^c_reg_2~2_FF_NODE  0
.latch      n1658 matrix_multiplication^c_reg_3~2_FF_NODE  0
.latch      n1663 matrix_multiplication^data_from_out_mat~2_FF_NODE  0
.latch      n1668 matrix_multiplication^c_reg_0~3_FF_NODE  0
.latch      n1673 matrix_multiplication^c_reg_1~3_FF_NODE  0
.latch      n1678 matrix_multiplication^c_reg_2~3_FF_NODE  0
.latch      n1683 matrix_multiplication^c_reg_3~3_FF_NODE  0
.latch      n1688 matrix_multiplication^data_from_out_mat~3_FF_NODE  0
.latch      n1693 matrix_multiplication^c_reg_0~4_FF_NODE  0
.latch      n1698 matrix_multiplication^c_reg_1~4_FF_NODE  0
.latch      n1703 matrix_multiplication^c_reg_2~4_FF_NODE  0
.latch      n1708 matrix_multiplication^c_reg_3~4_FF_NODE  0
.latch      n1713 matrix_multiplication^data_from_out_mat~4_FF_NODE  0
.latch      n1718 matrix_multiplication^c_reg_0~5_FF_NODE  0
.latch      n1723 matrix_multiplication^c_reg_1~5_FF_NODE  0
.latch      n1728 matrix_multiplication^c_reg_2~5_FF_NODE  0
.latch      n1733 matrix_multiplication^c_reg_3~5_FF_NODE  0
.latch      n1738 matrix_multiplication^data_from_out_mat~5_FF_NODE  0
.latch      n1743 matrix_multiplication^c_reg_0~6_FF_NODE  0
.latch      n1748 matrix_multiplication^c_reg_1~6_FF_NODE  0
.latch      n1753 matrix_multiplication^c_reg_2~6_FF_NODE  0
.latch      n1758 matrix_multiplication^c_reg_3~6_FF_NODE  0
.latch      n1763 matrix_multiplication^data_from_out_mat~6_FF_NODE  0
.latch      n1768 matrix_multiplication^c_reg_0~7_FF_NODE  0
.latch      n1773 matrix_multiplication^c_reg_1~7_FF_NODE  0
.latch      n1778 matrix_multiplication^c_reg_2~7_FF_NODE  0
.latch      n1783 matrix_multiplication^c_reg_3~7_FF_NODE  0
.latch      n1788 matrix_multiplication^data_from_out_mat~7_FF_NODE  0
.latch      n1793 matrix_multiplication^c_reg_0~8_FF_NODE  0
.latch      n1798 matrix_multiplication^c_reg_1~8_FF_NODE  0
.latch      n1803 matrix_multiplication^c_reg_2~8_FF_NODE  0
.latch      n1808 matrix_multiplication^c_reg_3~8_FF_NODE  0
.latch      n1813 matrix_multiplication^data_from_out_mat~8_FF_NODE  0
.latch      n1818 matrix_multiplication^c_reg_0~9_FF_NODE  0
.latch      n1823 matrix_multiplication^c_reg_1~9_FF_NODE  0
.latch      n1828 matrix_multiplication^c_reg_2~9_FF_NODE  0
.latch      n1833 matrix_multiplication^c_reg_3~9_FF_NODE  0
.latch      n1838 matrix_multiplication^data_from_out_mat~9_FF_NODE  0
.latch      n1843 matrix_multiplication^c_reg_0~10_FF_NODE  0
.latch      n1848 matrix_multiplication^c_reg_1~10_FF_NODE  0
.latch      n1853 matrix_multiplication^c_reg_2~10_FF_NODE  0
.latch      n1858 matrix_multiplication^c_reg_3~10_FF_NODE  0
.latch      n1863 matrix_multiplication^data_from_out_mat~10_FF_NODE  0
.latch      n1868 matrix_multiplication^c_reg_0~11_FF_NODE  0
.latch      n1873 matrix_multiplication^c_reg_1~11_FF_NODE  0
.latch      n1878 matrix_multiplication^c_reg_2~11_FF_NODE  0
.latch      n1883 matrix_multiplication^c_reg_3~11_FF_NODE  0
.latch      n1888 matrix_multiplication^data_from_out_mat~11_FF_NODE  0
.latch      n1893 matrix_multiplication^c_reg_0~12_FF_NODE  0
.latch      n1898 matrix_multiplication^c_reg_1~12_FF_NODE  0
.latch      n1903 matrix_multiplication^c_reg_2~12_FF_NODE  0
.latch      n1908 matrix_multiplication^c_reg_3~12_FF_NODE  0
.latch      n1913 matrix_multiplication^data_from_out_mat~12_FF_NODE  0
.latch      n1918 matrix_multiplication^c_reg_0~13_FF_NODE  0
.latch      n1923 matrix_multiplication^c_reg_1~13_FF_NODE  0
.latch      n1928 matrix_multiplication^c_reg_2~13_FF_NODE  0
.latch      n1933 matrix_multiplication^c_reg_3~13_FF_NODE  0
.latch      n1938 matrix_multiplication^data_from_out_mat~13_FF_NODE  0
.latch      n1943 matrix_multiplication^c_reg_0~14_FF_NODE  0
.latch      n1948 matrix_multiplication^c_reg_1~14_FF_NODE  0
.latch      n1953 matrix_multiplication^c_reg_2~14_FF_NODE  0
.latch      n1958 matrix_multiplication^c_reg_3~14_FF_NODE  0
.latch      n1963 matrix_multiplication^data_from_out_mat~14_FF_NODE  0
.latch      n1968 matrix_multiplication^c_reg_0~15_FF_NODE  0
.latch      n1973 matrix_multiplication^c_reg_1~15_FF_NODE  0
.latch      n1978 matrix_multiplication^c_reg_2~15_FF_NODE  0
.latch      n1983 matrix_multiplication^c_reg_3~15_FF_NODE  0
.latch      n1988 matrix_multiplication^data_from_out_mat~15_FF_NODE  0
.latch      n1993 matrix_multiplication^c_reg_0~16_FF_NODE  0
.latch      n1998 matrix_multiplication^c_reg_1~16_FF_NODE  0
.latch      n2003 matrix_multiplication^c_reg_2~16_FF_NODE  0
.latch      n2008 matrix_multiplication^c_reg_3~16_FF_NODE  0
.latch      n2013 matrix_multiplication^data_from_out_mat~16_FF_NODE  0
.latch      n2018 matrix_multiplication^c_reg_0~17_FF_NODE  0
.latch      n2023 matrix_multiplication^c_reg_1~17_FF_NODE  0
.latch      n2028 matrix_multiplication^c_reg_2~17_FF_NODE  0
.latch      n2033 matrix_multiplication^c_reg_3~17_FF_NODE  0
.latch      n2038 matrix_multiplication^data_from_out_mat~17_FF_NODE  0
.latch      n2043 matrix_multiplication^c_reg_0~18_FF_NODE  0
.latch      n2048 matrix_multiplication^c_reg_1~18_FF_NODE  0
.latch      n2053 matrix_multiplication^c_reg_2~18_FF_NODE  0
.latch      n2058 matrix_multiplication^c_reg_3~18_FF_NODE  0
.latch      n2063 matrix_multiplication^data_from_out_mat~18_FF_NODE  0
.latch      n2068 matrix_multiplication^c_reg_0~19_FF_NODE  0
.latch      n2073 matrix_multiplication^c_reg_1~19_FF_NODE  0
.latch      n2078 matrix_multiplication^c_reg_2~19_FF_NODE  0
.latch      n2083 matrix_multiplication^c_reg_3~19_FF_NODE  0
.latch      n2088 matrix_multiplication^data_from_out_mat~19_FF_NODE  0
.latch      n2093 matrix_multiplication^c_reg_0~20_FF_NODE  0
.latch      n2098 matrix_multiplication^c_reg_1~20_FF_NODE  0
.latch      n2103 matrix_multiplication^c_reg_2~20_FF_NODE  0
.latch      n2108 matrix_multiplication^c_reg_3~20_FF_NODE  0
.latch      n2113 matrix_multiplication^data_from_out_mat~20_FF_NODE  0
.latch      n2118 matrix_multiplication^c_reg_0~21_FF_NODE  0
.latch      n2123 matrix_multiplication^c_reg_1~21_FF_NODE  0
.latch      n2128 matrix_multiplication^c_reg_2~21_FF_NODE  0
.latch      n2133 matrix_multiplication^c_reg_3~21_FF_NODE  0
.latch      n2138 matrix_multiplication^data_from_out_mat~21_FF_NODE  0
.latch      n2143 matrix_multiplication^c_reg_0~22_FF_NODE  0
.latch      n2148 matrix_multiplication^c_reg_1~22_FF_NODE  0
.latch      n2153 matrix_multiplication^c_reg_2~22_FF_NODE  0
.latch      n2158 matrix_multiplication^c_reg_3~22_FF_NODE  0
.latch      n2163 matrix_multiplication^data_from_out_mat~22_FF_NODE  0
.latch      n2168 matrix_multiplication^c_reg_0~23_FF_NODE  0
.latch      n2173 matrix_multiplication^c_reg_1~23_FF_NODE  0
.latch      n2178 matrix_multiplication^c_reg_2~23_FF_NODE  0
.latch      n2183 matrix_multiplication^c_reg_3~23_FF_NODE  0
.latch      n2188 matrix_multiplication^data_from_out_mat~23_FF_NODE  0
.latch      n2193 matrix_multiplication^c_reg_0~24_FF_NODE  0
.latch      n2198 matrix_multiplication^c_reg_1~24_FF_NODE  0
.latch      n2203 matrix_multiplication^c_reg_2~24_FF_NODE  0
.latch      n2208 matrix_multiplication^c_reg_3~24_FF_NODE  0
.latch      n2213 matrix_multiplication^data_from_out_mat~24_FF_NODE  0
.latch      n2218 matrix_multiplication^c_reg_0~25_FF_NODE  0
.latch      n2223 matrix_multiplication^c_reg_1~25_FF_NODE  0
.latch      n2228 matrix_multiplication^c_reg_2~25_FF_NODE  0
.latch      n2233 matrix_multiplication^c_reg_3~25_FF_NODE  0
.latch      n2238 matrix_multiplication^data_from_out_mat~25_FF_NODE  0
.latch      n2243 matrix_multiplication^c_reg_0~26_FF_NODE  0
.latch      n2248 matrix_multiplication^c_reg_1~26_FF_NODE  0
.latch      n2253 matrix_multiplication^c_reg_2~26_FF_NODE  0
.latch      n2258 matrix_multiplication^c_reg_3~26_FF_NODE  0
.latch      n2263 matrix_multiplication^data_from_out_mat~26_FF_NODE  0
.latch      n2268 matrix_multiplication^c_reg_0~27_FF_NODE  0
.latch      n2273 matrix_multiplication^c_reg_1~27_FF_NODE  0
.latch      n2278 matrix_multiplication^c_reg_2~27_FF_NODE  0
.latch      n2283 matrix_multiplication^c_reg_3~27_FF_NODE  0
.latch      n2288 matrix_multiplication^data_from_out_mat~27_FF_NODE  0
.latch      n2293 matrix_multiplication^c_reg_0~28_FF_NODE  0
.latch      n2298 matrix_multiplication^c_reg_1~28_FF_NODE  0
.latch      n2303 matrix_multiplication^c_reg_2~28_FF_NODE  0
.latch      n2308 matrix_multiplication^c_reg_3~28_FF_NODE  0
.latch      n2313 matrix_multiplication^data_from_out_mat~28_FF_NODE  0
.latch      n2318 matrix_multiplication^c_reg_0~29_FF_NODE  0
.latch      n2323 matrix_multiplication^c_reg_1~29_FF_NODE  0
.latch      n2328 matrix_multiplication^c_reg_2~29_FF_NODE  0
.latch      n2333 matrix_multiplication^c_reg_3~29_FF_NODE  0
.latch      n2338 matrix_multiplication^data_from_out_mat~29_FF_NODE  0
.latch      n2343 matrix_multiplication^c_reg_0~30_FF_NODE  0
.latch      n2348 matrix_multiplication^c_reg_1~30_FF_NODE  0
.latch      n2353 matrix_multiplication^c_reg_2~30_FF_NODE  0
.latch      n2358 matrix_multiplication^c_reg_3~30_FF_NODE  0
.latch      n2363 matrix_multiplication^data_from_out_mat~30_FF_NODE  0
.latch      n2368 matrix_multiplication^c_reg_0~31_FF_NODE  0
.latch      n2373 matrix_multiplication^c_reg_1~31_FF_NODE  0
.latch      n2378 matrix_multiplication^c_reg_2~31_FF_NODE  0
.latch      n2383 matrix_multiplication^c_reg_3~31_FF_NODE  0
.latch      n2388 matrix_multiplication^data_from_out_mat~31_FF_NODE  0
.latch      n2393 matrix_multiplication^c_reg_0~32_FF_NODE  0
.latch      n2398 matrix_multiplication^c_reg_1~32_FF_NODE  0
.latch      n2403 matrix_multiplication^c_reg_2~32_FF_NODE  0
.latch      n2408 matrix_multiplication^c_reg_3~32_FF_NODE  0
.latch      n2413 matrix_multiplication^data_from_out_mat~32_FF_NODE  0
.latch      n2418 matrix_multiplication^c_reg_0~33_FF_NODE  0
.latch      n2423 matrix_multiplication^c_reg_1~33_FF_NODE  0
.latch      n2428 matrix_multiplication^c_reg_2~33_FF_NODE  0
.latch      n2433 matrix_multiplication^c_reg_3~33_FF_NODE  0
.latch      n2438 matrix_multiplication^data_from_out_mat~33_FF_NODE  0
.latch      n2443 matrix_multiplication^c_reg_0~34_FF_NODE  0
.latch      n2448 matrix_multiplication^c_reg_1~34_FF_NODE  0
.latch      n2453 matrix_multiplication^c_reg_2~34_FF_NODE  0
.latch      n2458 matrix_multiplication^c_reg_3~34_FF_NODE  0
.latch      n2463 matrix_multiplication^data_from_out_mat~34_FF_NODE  0
.latch      n2468 matrix_multiplication^c_reg_0~35_FF_NODE  0
.latch      n2473 matrix_multiplication^c_reg_1~35_FF_NODE  0
.latch      n2478 matrix_multiplication^c_reg_2~35_FF_NODE  0
.latch      n2483 matrix_multiplication^c_reg_3~35_FF_NODE  0
.latch      n2488 matrix_multiplication^data_from_out_mat~35_FF_NODE  0
.latch      n2493 matrix_multiplication^c_reg_0~36_FF_NODE  0
.latch      n2498 matrix_multiplication^c_reg_1~36_FF_NODE  0
.latch      n2503 matrix_multiplication^c_reg_2~36_FF_NODE  0
.latch      n2508 matrix_multiplication^c_reg_3~36_FF_NODE  0
.latch      n2513 matrix_multiplication^data_from_out_mat~36_FF_NODE  0
.latch      n2518 matrix_multiplication^c_reg_0~37_FF_NODE  0
.latch      n2523 matrix_multiplication^c_reg_1~37_FF_NODE  0
.latch      n2528 matrix_multiplication^c_reg_2~37_FF_NODE  0
.latch      n2533 matrix_multiplication^c_reg_3~37_FF_NODE  0
.latch      n2538 matrix_multiplication^data_from_out_mat~37_FF_NODE  0
.latch      n2543 matrix_multiplication^c_reg_0~38_FF_NODE  0
.latch      n2548 matrix_multiplication^c_reg_1~38_FF_NODE  0
.latch      n2553 matrix_multiplication^c_reg_2~38_FF_NODE  0
.latch      n2558 matrix_multiplication^c_reg_3~38_FF_NODE  0
.latch      n2563 matrix_multiplication^data_from_out_mat~38_FF_NODE  0
.latch      n2568 matrix_multiplication^c_reg_0~39_FF_NODE  0
.latch      n2573 matrix_multiplication^c_reg_1~39_FF_NODE  0
.latch      n2578 matrix_multiplication^c_reg_2~39_FF_NODE  0
.latch      n2583 matrix_multiplication^c_reg_3~39_FF_NODE  0
.latch      n2588 matrix_multiplication^data_from_out_mat~39_FF_NODE  0
.latch      n2593 matrix_multiplication^c_reg_0~40_FF_NODE  0
.latch      n2598 matrix_multiplication^c_reg_1~40_FF_NODE  0
.latch      n2603 matrix_multiplication^c_reg_2~40_FF_NODE  0
.latch      n2608 matrix_multiplication^c_reg_3~40_FF_NODE  0
.latch      n2613 matrix_multiplication^data_from_out_mat~40_FF_NODE  0
.latch      n2618 matrix_multiplication^c_reg_0~41_FF_NODE  0
.latch      n2623 matrix_multiplication^c_reg_1~41_FF_NODE  0
.latch      n2628 matrix_multiplication^c_reg_2~41_FF_NODE  0
.latch      n2633 matrix_multiplication^c_reg_3~41_FF_NODE  0
.latch      n2638 matrix_multiplication^data_from_out_mat~41_FF_NODE  0
.latch      n2643 matrix_multiplication^c_reg_0~42_FF_NODE  0
.latch      n2648 matrix_multiplication^c_reg_1~42_FF_NODE  0
.latch      n2653 matrix_multiplication^c_reg_2~42_FF_NODE  0
.latch      n2658 matrix_multiplication^c_reg_3~42_FF_NODE  0
.latch      n2663 matrix_multiplication^data_from_out_mat~42_FF_NODE  0
.latch      n2668 matrix_multiplication^c_reg_0~43_FF_NODE  0
.latch      n2673 matrix_multiplication^c_reg_1~43_FF_NODE  0
.latch      n2678 matrix_multiplication^c_reg_2~43_FF_NODE  0
.latch      n2683 matrix_multiplication^c_reg_3~43_FF_NODE  0
.latch      n2688 matrix_multiplication^data_from_out_mat~43_FF_NODE  0
.latch      n2693 matrix_multiplication^c_reg_0~44_FF_NODE  0
.latch      n2698 matrix_multiplication^c_reg_1~44_FF_NODE  0
.latch      n2703 matrix_multiplication^c_reg_2~44_FF_NODE  0
.latch      n2708 matrix_multiplication^c_reg_3~44_FF_NODE  0
.latch      n2713 matrix_multiplication^data_from_out_mat~44_FF_NODE  0
.latch      n2718 matrix_multiplication^c_reg_0~45_FF_NODE  0
.latch      n2723 matrix_multiplication^c_reg_1~45_FF_NODE  0
.latch      n2728 matrix_multiplication^c_reg_2~45_FF_NODE  0
.latch      n2733 matrix_multiplication^c_reg_3~45_FF_NODE  0
.latch      n2738 matrix_multiplication^data_from_out_mat~45_FF_NODE  0
.latch      n2743 matrix_multiplication^c_reg_0~46_FF_NODE  0
.latch      n2748 matrix_multiplication^c_reg_1~46_FF_NODE  0
.latch      n2753 matrix_multiplication^c_reg_2~46_FF_NODE  0
.latch      n2758 matrix_multiplication^c_reg_3~46_FF_NODE  0
.latch      n2763 matrix_multiplication^data_from_out_mat~46_FF_NODE  0
.latch      n2768 matrix_multiplication^c_reg_0~47_FF_NODE  0
.latch      n2773 matrix_multiplication^c_reg_1~47_FF_NODE  0
.latch      n2778 matrix_multiplication^c_reg_2~47_FF_NODE  0
.latch      n2783 matrix_multiplication^c_reg_3~47_FF_NODE  0
.latch      n2788 matrix_multiplication^data_from_out_mat~47_FF_NODE  0
.latch      n2793 matrix_multiplication^c_reg_0~48_FF_NODE  0
.latch      n2798 matrix_multiplication^c_reg_1~48_FF_NODE  0
.latch      n2803 matrix_multiplication^c_reg_2~48_FF_NODE  0
.latch      n2808 matrix_multiplication^c_reg_3~48_FF_NODE  0
.latch      n2813 matrix_multiplication^data_from_out_mat~48_FF_NODE  0
.latch      n2818 matrix_multiplication^c_reg_0~49_FF_NODE  0
.latch      n2823 matrix_multiplication^c_reg_1~49_FF_NODE  0
.latch      n2828 matrix_multiplication^c_reg_2~49_FF_NODE  0
.latch      n2833 matrix_multiplication^c_reg_3~49_FF_NODE  0
.latch      n2838 matrix_multiplication^data_from_out_mat~49_FF_NODE  0
.latch      n2843 matrix_multiplication^c_reg_0~50_FF_NODE  0
.latch      n2848 matrix_multiplication^c_reg_1~50_FF_NODE  0
.latch      n2853 matrix_multiplication^c_reg_2~50_FF_NODE  0
.latch      n2858 matrix_multiplication^c_reg_3~50_FF_NODE  0
.latch      n2863 matrix_multiplication^data_from_out_mat~50_FF_NODE  0
.latch      n2868 matrix_multiplication^c_reg_0~51_FF_NODE  0
.latch      n2873 matrix_multiplication^c_reg_1~51_FF_NODE  0
.latch      n2878 matrix_multiplication^c_reg_2~51_FF_NODE  0
.latch      n2883 matrix_multiplication^c_reg_3~51_FF_NODE  0
.latch      n2888 matrix_multiplication^data_from_out_mat~51_FF_NODE  0
.latch      n2893 matrix_multiplication^c_reg_0~52_FF_NODE  0
.latch      n2898 matrix_multiplication^c_reg_1~52_FF_NODE  0
.latch      n2903 matrix_multiplication^c_reg_2~52_FF_NODE  0
.latch      n2908 matrix_multiplication^c_reg_3~52_FF_NODE  0
.latch      n2913 matrix_multiplication^data_from_out_mat~52_FF_NODE  0
.latch      n2918 matrix_multiplication^c_reg_0~53_FF_NODE  0
.latch      n2923 matrix_multiplication^c_reg_1~53_FF_NODE  0
.latch      n2928 matrix_multiplication^c_reg_2~53_FF_NODE  0
.latch      n2933 matrix_multiplication^c_reg_3~53_FF_NODE  0
.latch      n2938 matrix_multiplication^data_from_out_mat~53_FF_NODE  0
.latch      n2943 matrix_multiplication^c_reg_0~54_FF_NODE  0
.latch      n2948 matrix_multiplication^c_reg_1~54_FF_NODE  0
.latch      n2953 matrix_multiplication^c_reg_2~54_FF_NODE  0
.latch      n2958 matrix_multiplication^c_reg_3~54_FF_NODE  0
.latch      n2963 matrix_multiplication^data_from_out_mat~54_FF_NODE  0
.latch      n2968 matrix_multiplication^c_reg_0~55_FF_NODE  0
.latch      n2973 matrix_multiplication^c_reg_1~55_FF_NODE  0
.latch      n2978 matrix_multiplication^c_reg_2~55_FF_NODE  0
.latch      n2983 matrix_multiplication^c_reg_3~55_FF_NODE  0
.latch      n2988 matrix_multiplication^data_from_out_mat~55_FF_NODE  0
.latch      n2993 matrix_multiplication^c_reg_0~56_FF_NODE  0
.latch      n2998 matrix_multiplication^c_reg_1~56_FF_NODE  0
.latch      n3003 matrix_multiplication^c_reg_2~56_FF_NODE  0
.latch      n3008 matrix_multiplication^c_reg_3~56_FF_NODE  0
.latch      n3013 matrix_multiplication^data_from_out_mat~56_FF_NODE  0
.latch      n3018 matrix_multiplication^c_reg_0~57_FF_NODE  0
.latch      n3023 matrix_multiplication^c_reg_1~57_FF_NODE  0
.latch      n3028 matrix_multiplication^c_reg_2~57_FF_NODE  0
.latch      n3033 matrix_multiplication^c_reg_3~57_FF_NODE  0
.latch      n3038 matrix_multiplication^data_from_out_mat~57_FF_NODE  0
.latch      n3043 matrix_multiplication^c_reg_0~58_FF_NODE  0
.latch      n3048 matrix_multiplication^c_reg_1~58_FF_NODE  0
.latch      n3053 matrix_multiplication^c_reg_2~58_FF_NODE  0
.latch      n3058 matrix_multiplication^c_reg_3~58_FF_NODE  0
.latch      n3063 matrix_multiplication^data_from_out_mat~58_FF_NODE  0
.latch      n3068 matrix_multiplication^c_reg_0~59_FF_NODE  0
.latch      n3073 matrix_multiplication^c_reg_1~59_FF_NODE  0
.latch      n3078 matrix_multiplication^c_reg_2~59_FF_NODE  0
.latch      n3083 matrix_multiplication^c_reg_3~59_FF_NODE  0
.latch      n3088 matrix_multiplication^data_from_out_mat~59_FF_NODE  0
.latch      n3093 matrix_multiplication^c_reg_0~60_FF_NODE  0
.latch      n3098 matrix_multiplication^c_reg_1~60_FF_NODE  0
.latch      n3103 matrix_multiplication^c_reg_2~60_FF_NODE  0
.latch      n3108 matrix_multiplication^c_reg_3~60_FF_NODE  0
.latch      n3113 matrix_multiplication^data_from_out_mat~60_FF_NODE  0
.latch      n3118 matrix_multiplication^c_reg_0~61_FF_NODE  0
.latch      n3123 matrix_multiplication^c_reg_1~61_FF_NODE  0
.latch      n3128 matrix_multiplication^c_reg_2~61_FF_NODE  0
.latch      n3133 matrix_multiplication^c_reg_3~61_FF_NODE  0
.latch      n3138 matrix_multiplication^data_from_out_mat~61_FF_NODE  0
.latch      n3143 matrix_multiplication^c_reg_0~62_FF_NODE  0
.latch      n3148 matrix_multiplication^c_reg_1~62_FF_NODE  0
.latch      n3153 matrix_multiplication^c_reg_2~62_FF_NODE  0
.latch      n3158 matrix_multiplication^c_reg_3~62_FF_NODE  0
.latch      n3163 matrix_multiplication^data_from_out_mat~62_FF_NODE  0
.latch      n3168 matrix_multiplication^c_reg_0~63_FF_NODE  0
.latch      n3173 matrix_multiplication^c_reg_1~63_FF_NODE  0
.latch      n3178 matrix_multiplication^c_reg_2~63_FF_NODE  0
.latch      n3183 matrix_multiplication^c_reg_3~63_FF_NODE  0
.latch      n3188 matrix_multiplication^data_from_out_mat~63_FF_NODE  0
.latch      n3193 matrix_multiplication^c_addr_1_1_reg~0_FF_NODE  0
.latch      n3198 matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE  0
.latch      n3203 matrix_multiplication^c_addr_1_1_reg~1_FF_NODE  0
.latch      n3208 matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE  0
.latch      n3213 matrix_multiplication^c_addr_1_1_reg~2_FF_NODE  0
.latch      n3218 matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE  0
.latch      n3223 matrix_multiplication^c_addr_1_1_reg~3_FF_NODE  0
.latch      n3228 matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE  0
.latch      n3233 matrix_multiplication^c_addr_1_1_reg~4_FF_NODE  0
.latch      n3238 matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE  0
.latch      n3243 matrix_multiplication^c_addr_1_1_reg~5_FF_NODE  0
.latch      n3248 matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE  0
.latch      n3253 matrix_multiplication^c_addr_1_1_reg~6_FF_NODE  0
.latch      n3258 matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE  0
.latch      n3263 matrix_multiplication^b_addr_0_1_reg~0_FF_NODE  0
.latch      n3268 matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE  0
.latch      n3273 matrix_multiplication^b_addr_0_1_reg~1_FF_NODE  0
.latch      n3278 matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE  0
.latch      n3283 matrix_multiplication^b_addr_0_1_reg~2_FF_NODE  0
.latch      n3288 matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE  0
.latch      n3293 matrix_multiplication^b_addr_0_1_reg~3_FF_NODE  0
.latch      n3298 matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE  0
.latch      n3303 matrix_multiplication^b_addr_0_1_reg~4_FF_NODE  0
.latch      n3308 matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE  0
.latch      n3313 matrix_multiplication^b_addr_0_1_reg~5_FF_NODE  0
.latch      n3318 matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE  0
.latch      n3323 matrix_multiplication^b_addr_0_1_reg~6_FF_NODE  0
.latch      n3328 matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE  0
.latch      n3333 matrix_multiplication^c_addr_0_1_reg~0_FF_NODE  0
.latch      n3338 matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE  0
.latch      n3343 matrix_multiplication^c_addr_0_1_reg~1_FF_NODE  0
.latch      n3348 matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE  0
.latch      n3353 matrix_multiplication^c_addr_0_1_reg~2_FF_NODE  0
.latch      n3358 matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE  0
.latch      n3363 matrix_multiplication^c_addr_0_1_reg~3_FF_NODE  0
.latch      n3368 matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE  0
.latch      n3373 matrix_multiplication^c_addr_0_1_reg~4_FF_NODE  0
.latch      n3378 matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE  0
.latch      n3383 matrix_multiplication^c_addr_0_1_reg~5_FF_NODE  0
.latch      n3388 matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE  0
.latch      n3393 matrix_multiplication^c_addr_0_1_reg~6_FF_NODE  0
.latch      n3398 matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE  0
.latch      n3403 matrix_multiplication^a_addr_1_0_reg~0_FF_NODE  0
.latch      n3408 matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE  0
.latch      n3413 matrix_multiplication^a_addr_1_0_reg~1_FF_NODE  0
.latch      n3418 matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE  0
.latch      n3423 matrix_multiplication^a_addr_1_0_reg~2_FF_NODE  0
.latch      n3428 matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE  0
.latch      n3433 matrix_multiplication^a_addr_1_0_reg~3_FF_NODE  0
.latch      n3438 matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE  0
.latch      n3443 matrix_multiplication^a_addr_1_0_reg~4_FF_NODE  0
.latch      n3448 matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE  0
.latch      n3453 matrix_multiplication^a_addr_1_0_reg~5_FF_NODE  0
.latch      n3458 matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE  0
.latch      n3463 matrix_multiplication^a_addr_1_0_reg~6_FF_NODE  0
.latch      n3468 matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE  0
.latch      n3473 matrix_multiplication^c_addr_1_0_reg~0_FF_NODE  0
.latch      n3478 matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE  0
.latch      n3483 matrix_multiplication^c_addr_1_0_reg~1_FF_NODE  0
.latch      n3488 matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE  0
.latch      n3493 matrix_multiplication^c_addr_1_0_reg~2_FF_NODE  0
.latch      n3498 matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE  0
.latch      n3503 matrix_multiplication^c_addr_1_0_reg~3_FF_NODE  0
.latch      n3508 matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE  0
.latch      n3513 matrix_multiplication^c_addr_1_0_reg~4_FF_NODE  0
.latch      n3518 matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE  0
.latch      n3523 matrix_multiplication^c_addr_1_0_reg~5_FF_NODE  0
.latch      n3528 matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE  0
.latch      n3533 matrix_multiplication^c_addr_1_0_reg~6_FF_NODE  0
.latch      n3538 matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE  0
.latch      n3543 matrix_multiplication^a_addr_0_0_reg~0_FF_NODE  0
.latch      n3548 matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE  0
.latch      n3553 matrix_multiplication^a_addr_0_0_reg~1_FF_NODE  0
.latch      n3558 matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE  0
.latch      n3563 matrix_multiplication^a_addr_0_0_reg~2_FF_NODE  0
.latch      n3568 matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE  0
.latch      n3573 matrix_multiplication^a_addr_0_0_reg~3_FF_NODE  0
.latch      n3578 matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE  0
.latch      n3583 matrix_multiplication^a_addr_0_0_reg~4_FF_NODE  0
.latch      n3588 matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE  0
.latch      n3593 matrix_multiplication^a_addr_0_0_reg~5_FF_NODE  0
.latch      n3598 matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE  0
.latch      n3603 matrix_multiplication^a_addr_0_0_reg~6_FF_NODE  0
.latch      n3608 matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE  0
.latch      n3613 matrix_multiplication^b_addr_0_0_reg~0_FF_NODE  0
.latch      n3618 matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE  0
.latch      n3623 matrix_multiplication^b_addr_0_0_reg~1_FF_NODE  0
.latch      n3628 matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE  0
.latch      n3633 matrix_multiplication^b_addr_0_0_reg~2_FF_NODE  0
.latch      n3638 matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE  0
.latch      n3643 matrix_multiplication^b_addr_0_0_reg~3_FF_NODE  0
.latch      n3648 matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE  0
.latch      n3653 matrix_multiplication^b_addr_0_0_reg~4_FF_NODE  0
.latch      n3658 matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE  0
.latch      n3663 matrix_multiplication^b_addr_0_0_reg~5_FF_NODE  0
.latch      n3668 matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE  0
.latch      n3673 matrix_multiplication^b_addr_0_0_reg~6_FF_NODE  0
.latch      n3678 matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE  0
.latch      n3683 matrix_multiplication^c_addr_0_0_reg~0_FF_NODE  0
.latch      n3688 matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE  0
.latch      n3693 matrix_multiplication^c_addr_0_0_reg~1_FF_NODE  0
.latch      n3698 matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE  0
.latch      n3703 matrix_multiplication^c_addr_0_0_reg~2_FF_NODE  0
.latch      n3708 matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE  0
.latch      n3713 matrix_multiplication^c_addr_0_0_reg~3_FF_NODE  0
.latch      n3718 matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE  0
.latch      n3723 matrix_multiplication^c_addr_0_0_reg~4_FF_NODE  0
.latch      n3728 matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE  0
.latch      n3733 matrix_multiplication^c_addr_0_0_reg~5_FF_NODE  0
.latch      n3738 matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE  0
.latch      n3743 matrix_multiplication^c_addr_0_0_reg~6_FF_NODE  0
.latch      n3748 matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE  0
.latch      n3753 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE  0
.latch      n3758 matrix_multiplication^addr_pi_reg~0_FF_NODE  0
.latch      n3763 matrix_multiplication^addr_pi_reg~1_FF_NODE  0
.latch      n3768 matrix_multiplication^addr_pi_reg~2_FF_NODE  0
.latch      n3773 matrix_multiplication^addr_pi_reg~3_FF_NODE  0
.latch      n3778 matrix_multiplication^addr_pi_reg~4_FF_NODE  0
.latch      n3783 matrix_multiplication^addr_pi_reg~5_FF_NODE  0
.latch      n3788 matrix_multiplication^addr_pi_reg~6_FF_NODE  0


.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0 b_data[1]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~1 b_data[2]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~2 b_data[3]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~3 b_data[4]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4 b_data[5]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5 b_data[6]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6 b_data[7]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~7 b_data[8]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~8 b_data[9]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~9 b_data[10]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10 b_data[11]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11 b_data[12]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12 b_data[13]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13 b_data[14]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~14 b_data[15]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15 b_data[16]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~16 b_data[17]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~17 b_data[18]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~18 b_data[19]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19 b_data[20]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~20 b_data[21]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21 b_data[22]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22 b_data[23]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23 b_data[24]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~24 b_data[25]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25 b_data[26]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~26 b_data[27]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~27 b_data[28]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~28 b_data[29]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~29 b_data[30]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~30 b_data[31]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~31 b_data[32]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~32 b_data[33]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33 b_data[34]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34 b_data[35]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~35 b_data[36]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~36 b_data[37]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37 b_data[38]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~38 b_data[39]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39 b_data[40]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~40 b_data[41]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41 b_data[42]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~42 b_data[43]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~43 b_data[44]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44 b_data[45]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~45 b_data[46]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46 b_data[47]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~47 b_data[48]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~48 b_data[49]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~49 b_data[50]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~50 b_data[51]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~51 b_data[52]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~52 b_data[53]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~53 b_data[54]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54 b_data[55]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~55 b_data[56]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~56 b_data[57]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~57 b_data[58]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58 b_data[59]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~59 b_data[60]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~60 b_data[61]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61 b_data[62]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~62 b_data[63]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~63 a_data[0]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~0 a_data[1]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~1 a_data[2]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~2 a_data[3]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~3 a_data[4]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~4 a_data[5]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~5 a_data[6]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~6 a_data[7]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~7 a_data[8]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~8 a_data[9]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~9 a_data[10]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~10 a_data[11]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~11 a_data[12]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~12 a_data[13]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~13 a_data[14]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~14 a_data[15]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~15 a_data[16]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16 a_data[17]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~17 a_data[18]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18 a_data[19]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~19 a_data[20]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~20 a_data[21]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21 a_data[22]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~22 a_data[23]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~23 a_data[24]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~24 a_data[25]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~25 a_data[26]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26 a_data[27]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~27 a_data[28]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~28 a_data[29]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~29 a_data[30]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~30 a_data[31]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~31 a_data[32]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~32 a_data[33]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~33 a_data[34]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~34 a_data[35]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~35 a_data[36]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~36 a_data[37]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~37 a_data[38]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~38 a_data[39]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~39 a_data[40]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~40 a_data[41]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41 a_data[42]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~42 a_data[43]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~43 a_data[44]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~44 a_data[45]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~45 a_data[46]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~46 a_data[47]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~47 a_data[48]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~48 a_data[49]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~49 a_data[50]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~50 a_data[51]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51 a_data[52]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~52 a_data[53]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53 a_data[54]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54 a_data[55]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55 a_data[56]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~56 a_data[57]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~57 a_data[58]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~58 a_data[59]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~59 a_data[60]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~60 a_data[61]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~61 a_data[62]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~62 a_data[63]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~63 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~1 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~2 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~3 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~4 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~5 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~6 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~0 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~1 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~2 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~3 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~4 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~5 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~6 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~0 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~1 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~2 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~3 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~4 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~5 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~63 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~0 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~1 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~2 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~3 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~4 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~5 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~6 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~7 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~8 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~9 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~10 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~11 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~12 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~13 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~14 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~15 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~16 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~17 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~18 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~19 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~20 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~21 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~22 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~23 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~24 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~25 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~26 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~27 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~28 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~29 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~30 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~31 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~32 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~33 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~34 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~35 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~36 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~37 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~38 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~39 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~40 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~41 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~42 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~43 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~44 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~45 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~46 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~47 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~48 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~49 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~50 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~51 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~52 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~53 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~54 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~55 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~56 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~57 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~58 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~59 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~60 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~61 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~62 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~63 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd a_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~63 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~0 b_data[1]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~1 b_data[2]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~2 b_data[3]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~3 b_data[4]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~4 b_data[5]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5 b_data[6]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~6 b_data[7]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~7 b_data[8]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~8 b_data[9]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~9 b_data[10]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~10 b_data[11]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~11 b_data[12]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12 b_data[13]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~13 b_data[14]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~14 b_data[15]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~15 b_data[16]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~16 b_data[17]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~17 b_data[18]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~18 b_data[19]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19 b_data[20]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~20 b_data[21]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~21 b_data[22]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~22 b_data[23]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23 b_data[24]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~24 b_data[25]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25 b_data[26]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~26 b_data[27]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~27 b_data[28]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~28 b_data[29]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~29 b_data[30]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~30 b_data[31]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~31 b_data[32]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~32 b_data[33]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~33 b_data[34]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~34 b_data[35]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~35 b_data[36]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~36 b_data[37]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~37 b_data[38]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~38 b_data[39]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~39 b_data[40]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~40 b_data[41]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~41 b_data[42]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~42 b_data[43]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~43 b_data[44]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~44 b_data[45]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~45 b_data[46]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~46 b_data[47]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~47 b_data[48]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~48 b_data[49]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~49 b_data[50]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~50 b_data[51]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~51 b_data[52]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~52 b_data[53]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~53 b_data[54]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~54 b_data[55]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~55 b_data[56]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~56 b_data[57]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~57 b_data[58]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~58 b_data[59]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~59 b_data[60]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~60 b_data[61]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~61 b_data[62]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~62 b_data[63]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~63 a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~1 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~2 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~3 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~4 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~5 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~6 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~0 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~1 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~2 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~3 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~4 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~5 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~6 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~0 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~1 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~2 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~3 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~4 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~5 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~63 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~0 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~1 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~2 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~3 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~4 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~5 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~6 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~7 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~8 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~9 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~10 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~11 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~12 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~13 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~14 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~15 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~16 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~17 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~18 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~19 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~20 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~21 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~22 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~23 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~24 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~25 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~26 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~27 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~28 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~29 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~30 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~31 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~32 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~33 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~34 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~35 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~36 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~37 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~38 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~39 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~40 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~41 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~42 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~43 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~44 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~45 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~46 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~47 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~48 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~49 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~50 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~51 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~52 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~53 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~54 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~55 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~56 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~57 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~58 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~59 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~60 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~61 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~62 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~63 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~63 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~1 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~2 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~3 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~4 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~5 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~6 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~0 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~1 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~2 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~3 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~4 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~5 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~6 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~0 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~1 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~2 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~3 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~4 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~5 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~63 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~0 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~1 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~2 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~3 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~4 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~5 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~6 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~7 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~8 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~9 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~10 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~11 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~12 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~13 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~14 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~15 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~16 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~17 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~18 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~19 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~20 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~21 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~22 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~23 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~24 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~25 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~26 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~27 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~28 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~29 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~30 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~31 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~32 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~33 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~34 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~35 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~36 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~37 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~38 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~39 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~40 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~41 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~42 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~43 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~44 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~45 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~46 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~47 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~48 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~49 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~50 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~51 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~52 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~53 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~54 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~55 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~56 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~57 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~58 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~59 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~60 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~61 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~62 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~63 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~62
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~63 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~0 a_data[1]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~1 a_data[2]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~2 a_data[3]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~3 a_data[4]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4 a_data[5]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~5 a_data[6]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~6 a_data[7]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~7 a_data[8]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~8 a_data[9]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~9 a_data[10]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~10 a_data[11]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11 a_data[12]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~12 a_data[13]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13 a_data[14]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~14 a_data[15]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~15 a_data[16]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~16 a_data[17]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~17 a_data[18]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18 a_data[19]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19 a_data[20]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~20 a_data[21]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~21 a_data[22]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~22 a_data[23]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~23 a_data[24]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~24 a_data[25]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~25 a_data[26]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~26 a_data[27]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~27 a_data[28]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~28 a_data[29]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~29 a_data[30]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~30 a_data[31]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~31 a_data[32]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~32 a_data[33]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33 a_data[34]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~34 a_data[35]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~35 a_data[36]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~36 a_data[37]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~37 a_data[38]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~38 a_data[39]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~39 a_data[40]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~40 a_data[41]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~41 a_data[42]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~42 a_data[43]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~43 a_data[44]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~44 a_data[45]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~45 a_data[46]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~46 a_data[47]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~47 a_data[48]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~48 a_data[49]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~49 a_data[50]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~50 a_data[51]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51 a_data[52]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~52 a_data[53]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53 a_data[54]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~54 a_data[55]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55 a_data[56]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~56 a_data[57]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57 a_data[58]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~58 a_data[59]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59 a_data[60]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~60 a_data[61]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~61 a_data[62]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~62 a_data[63]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~63 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~1 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~2 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~3 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~4 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~5 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~6 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~0 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~1 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~2 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~3 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~4 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~5 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~6 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~0 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~1 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~2 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~3 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~4 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~5 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~63 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~0 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~1 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~2 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~3 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~4 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~5 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~6 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~7 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~8 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~9 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~10 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~11 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~12 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~13 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~14 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~15 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~16 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~17 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~18 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~19 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~20 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~21 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~22 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~23 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~24 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~25 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~26 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~27 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~28 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~29 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~30 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~31 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~32 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~33 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~34 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~35 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~36 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~37 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~38 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~39 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~40 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~41 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~42 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~43 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~44 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~45 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~46 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~47 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~48 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~49 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~50 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~51 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~52 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~53 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~54 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~55 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~56 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~57 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~58 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~59 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~60 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~61 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~62 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~63 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~62
.subckt CLOCK_GATING I=matrix_multiplication^clk


.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~0 \
 n1593
01 1
.names matrix_multiplication^c_reg_0~0_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^reset n1598
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~0_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^reset n1603
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~0_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^reset n1608
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~0_FF_NODE \
 matrix_multiplication^data_from_out_mat~0_FF_NODE \
 matrix_multiplication^reset n1613
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1 \
 n1618
01 1
.names matrix_multiplication^c_reg_0~1_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^reset n1623
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~1_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^reset n1628
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~1_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^reset n1633
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~1_FF_NODE \
 matrix_multiplication^data_from_out_mat~1_FF_NODE \
 matrix_multiplication^reset n1638
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2 \
 n1643
01 1
.names matrix_multiplication^c_reg_0~2_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^reset n1648
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~2_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^reset n1653
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~2_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^reset n1658
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~2_FF_NODE \
 matrix_multiplication^data_from_out_mat~2_FF_NODE \
 matrix_multiplication^reset n1663
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3 \
 n1668
01 1
.names matrix_multiplication^c_reg_0~3_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^reset n1673
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~3_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^reset n1678
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~3_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^reset n1683
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~3_FF_NODE \
 matrix_multiplication^data_from_out_mat~3_FF_NODE \
 matrix_multiplication^reset n1688
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4 \
 n1693
01 1
.names matrix_multiplication^c_reg_0~4_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^reset n1698
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~4_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^reset n1703
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~4_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^reset n1708
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~4_FF_NODE \
 matrix_multiplication^data_from_out_mat~4_FF_NODE \
 matrix_multiplication^reset n1713
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5 \
 n1718
01 1
.names matrix_multiplication^c_reg_0~5_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^reset n1723
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~5_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^reset n1728
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~5_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^reset n1733
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~5_FF_NODE \
 matrix_multiplication^data_from_out_mat~5_FF_NODE \
 matrix_multiplication^reset n1738
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6 \
 n1743
01 1
.names matrix_multiplication^c_reg_0~6_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^reset n1748
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~6_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^reset n1753
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~6_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^reset n1758
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~6_FF_NODE \
 matrix_multiplication^data_from_out_mat~6_FF_NODE \
 matrix_multiplication^reset n1763
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~7 \
 n1768
01 1
.names matrix_multiplication^c_reg_0~7_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^reset n1773
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~7_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^reset n1778
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~7_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^reset n1783
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~7_FF_NODE \
 matrix_multiplication^data_from_out_mat~7_FF_NODE \
 matrix_multiplication^reset n1788
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8 \
 n1793
01 1
.names matrix_multiplication^c_reg_0~8_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^reset n1798
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~8_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^reset n1803
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~8_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^reset n1808
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~8_FF_NODE \
 matrix_multiplication^data_from_out_mat~8_FF_NODE \
 matrix_multiplication^reset n1813
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9 \
 n1818
01 1
.names matrix_multiplication^c_reg_0~9_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^reset n1823
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~9_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^reset n1828
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~9_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^reset n1833
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~9_FF_NODE \
 matrix_multiplication^data_from_out_mat~9_FF_NODE \
 matrix_multiplication^reset n1838
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10 \
 n1843
01 1
.names matrix_multiplication^c_reg_0~10_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^reset n1848
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~10_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^reset n1853
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~10_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^reset n1858
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~10_FF_NODE \
 matrix_multiplication^data_from_out_mat~10_FF_NODE \
 matrix_multiplication^reset n1863
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11 \
 n1868
01 1
.names matrix_multiplication^c_reg_0~11_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^reset n1873
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~11_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^reset n1878
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~11_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^reset n1883
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~11_FF_NODE \
 matrix_multiplication^data_from_out_mat~11_FF_NODE \
 matrix_multiplication^reset n1888
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~12 \
 n1893
01 1
.names matrix_multiplication^c_reg_0~12_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^reset n1898
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~12_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^reset n1903
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~12_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^reset n1908
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~12_FF_NODE \
 matrix_multiplication^data_from_out_mat~12_FF_NODE \
 matrix_multiplication^reset n1913
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13 \
 n1918
01 1
.names matrix_multiplication^c_reg_0~13_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^reset n1923
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~13_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^reset n1928
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~13_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^reset n1933
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~13_FF_NODE \
 matrix_multiplication^data_from_out_mat~13_FF_NODE \
 matrix_multiplication^reset n1938
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~14 \
 n1943
01 1
.names matrix_multiplication^c_reg_0~14_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^reset n1948
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~14_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^reset n1953
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~14_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^reset n1958
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~14_FF_NODE \
 matrix_multiplication^data_from_out_mat~14_FF_NODE \
 matrix_multiplication^reset n1963
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~15 \
 n1968
01 1
.names matrix_multiplication^c_reg_0~15_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^reset n1973
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~15_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^reset n1978
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~15_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^reset n1983
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~15_FF_NODE \
 matrix_multiplication^data_from_out_mat~15_FF_NODE \
 matrix_multiplication^reset n1988
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16 \
 n1993
01 1
.names matrix_multiplication^c_reg_0~16_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^reset n1998
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~16_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^reset n2003
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~16_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^reset n2008
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~16_FF_NODE \
 matrix_multiplication^data_from_out_mat~16_FF_NODE \
 matrix_multiplication^reset n2013
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~17 \
 n2018
01 1
.names matrix_multiplication^c_reg_0~17_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^reset n2023
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~17_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^reset n2028
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~17_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^reset n2033
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~17_FF_NODE \
 matrix_multiplication^data_from_out_mat~17_FF_NODE \
 matrix_multiplication^reset n2038
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18 \
 n2043
01 1
.names matrix_multiplication^c_reg_0~18_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^reset n2048
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~18_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^reset n2053
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~18_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^reset n2058
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~18_FF_NODE \
 matrix_multiplication^data_from_out_mat~18_FF_NODE \
 matrix_multiplication^reset n2063
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19 \
 n2068
01 1
.names matrix_multiplication^c_reg_0~19_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^reset n2073
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~19_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^reset n2078
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~19_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^reset n2083
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~19_FF_NODE \
 matrix_multiplication^data_from_out_mat~19_FF_NODE \
 matrix_multiplication^reset n2088
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20 \
 n2093
01 1
.names matrix_multiplication^c_reg_0~20_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^reset n2098
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~20_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^reset n2103
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~20_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^reset n2108
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~20_FF_NODE \
 matrix_multiplication^data_from_out_mat~20_FF_NODE \
 matrix_multiplication^reset n2113
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21 \
 n2118
01 1
.names matrix_multiplication^c_reg_0~21_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^reset n2123
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~21_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^reset n2128
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~21_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^reset n2133
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~21_FF_NODE \
 matrix_multiplication^data_from_out_mat~21_FF_NODE \
 matrix_multiplication^reset n2138
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22 \
 n2143
01 1
.names matrix_multiplication^c_reg_0~22_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^reset n2148
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~22_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^reset n2153
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~22_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^reset n2158
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~22_FF_NODE \
 matrix_multiplication^data_from_out_mat~22_FF_NODE \
 matrix_multiplication^reset n2163
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~23 \
 n2168
01 1
.names matrix_multiplication^c_reg_0~23_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^reset n2173
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~23_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^reset n2178
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~23_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^reset n2183
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~23_FF_NODE \
 matrix_multiplication^data_from_out_mat~23_FF_NODE \
 matrix_multiplication^reset n2188
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24 \
 n2193
01 1
.names matrix_multiplication^c_reg_0~24_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^reset n2198
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~24_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^reset n2203
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~24_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^reset n2208
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~24_FF_NODE \
 matrix_multiplication^data_from_out_mat~24_FF_NODE \
 matrix_multiplication^reset n2213
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~25 \
 n2218
01 1
.names matrix_multiplication^c_reg_0~25_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^reset n2223
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~25_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^reset n2228
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~25_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^reset n2233
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~25_FF_NODE \
 matrix_multiplication^data_from_out_mat~25_FF_NODE \
 matrix_multiplication^reset n2238
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26 \
 n2243
01 1
.names matrix_multiplication^c_reg_0~26_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^reset n2248
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~26_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^reset n2253
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~26_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^reset n2258
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~26_FF_NODE \
 matrix_multiplication^data_from_out_mat~26_FF_NODE \
 matrix_multiplication^reset n2263
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27 \
 n2268
01 1
.names matrix_multiplication^c_reg_0~27_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^reset n2273
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~27_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^reset n2278
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~27_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^reset n2283
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~27_FF_NODE \
 matrix_multiplication^data_from_out_mat~27_FF_NODE \
 matrix_multiplication^reset n2288
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~28 \
 n2293
01 1
.names matrix_multiplication^c_reg_0~28_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^reset n2298
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~28_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^reset n2303
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~28_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^reset n2308
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~28_FF_NODE \
 matrix_multiplication^data_from_out_mat~28_FF_NODE \
 matrix_multiplication^reset n2313
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29 \
 n2318
01 1
.names matrix_multiplication^c_reg_0~29_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^reset n2323
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~29_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^reset n2328
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~29_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^reset n2333
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~29_FF_NODE \
 matrix_multiplication^data_from_out_mat~29_FF_NODE \
 matrix_multiplication^reset n2338
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30 \
 n2343
01 1
.names matrix_multiplication^c_reg_0~30_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^reset n2348
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~30_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^reset n2353
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~30_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^reset n2358
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~30_FF_NODE \
 matrix_multiplication^data_from_out_mat~30_FF_NODE \
 matrix_multiplication^reset n2363
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~31 \
 n2368
01 1
.names matrix_multiplication^c_reg_0~31_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^reset n2373
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~31_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^reset n2378
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~31_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^reset n2383
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~31_FF_NODE \
 matrix_multiplication^data_from_out_mat~31_FF_NODE \
 matrix_multiplication^reset n2388
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32 \
 n2393
01 1
.names matrix_multiplication^c_reg_0~32_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^reset n2398
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~32_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^reset n2403
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~32_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^reset n2408
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~32_FF_NODE \
 matrix_multiplication^data_from_out_mat~32_FF_NODE \
 matrix_multiplication^reset n2413
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~33 \
 n2418
01 1
.names matrix_multiplication^c_reg_0~33_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^reset n2423
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~33_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^reset n2428
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~33_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^reset n2433
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~33_FF_NODE \
 matrix_multiplication^data_from_out_mat~33_FF_NODE \
 matrix_multiplication^reset n2438
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~34 \
 n2443
01 1
.names matrix_multiplication^c_reg_0~34_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^reset n2448
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~34_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^reset n2453
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~34_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^reset n2458
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~34_FF_NODE \
 matrix_multiplication^data_from_out_mat~34_FF_NODE \
 matrix_multiplication^reset n2463
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~35 \
 n2468
01 1
.names matrix_multiplication^c_reg_0~35_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^reset n2473
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~35_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^reset n2478
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~35_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^reset n2483
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~35_FF_NODE \
 matrix_multiplication^data_from_out_mat~35_FF_NODE \
 matrix_multiplication^reset n2488
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~36 \
 n2493
01 1
.names matrix_multiplication^c_reg_0~36_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^reset n2498
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~36_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^reset n2503
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~36_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^reset n2508
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~36_FF_NODE \
 matrix_multiplication^data_from_out_mat~36_FF_NODE \
 matrix_multiplication^reset n2513
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~37 \
 n2518
01 1
.names matrix_multiplication^c_reg_0~37_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^reset n2523
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~37_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^reset n2528
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~37_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^reset n2533
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~37_FF_NODE \
 matrix_multiplication^data_from_out_mat~37_FF_NODE \
 matrix_multiplication^reset n2538
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~38 \
 n2543
01 1
.names matrix_multiplication^c_reg_0~38_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^reset n2548
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~38_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^reset n2553
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~38_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^reset n2558
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~38_FF_NODE \
 matrix_multiplication^data_from_out_mat~38_FF_NODE \
 matrix_multiplication^reset n2563
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~39 \
 n2568
01 1
.names matrix_multiplication^c_reg_0~39_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^reset n2573
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~39_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^reset n2578
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~39_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^reset n2583
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~39_FF_NODE \
 matrix_multiplication^data_from_out_mat~39_FF_NODE \
 matrix_multiplication^reset n2588
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~40 \
 n2593
01 1
.names matrix_multiplication^c_reg_0~40_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^reset n2598
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~40_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^reset n2603
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~40_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^reset n2608
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~40_FF_NODE \
 matrix_multiplication^data_from_out_mat~40_FF_NODE \
 matrix_multiplication^reset n2613
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~41 \
 n2618
01 1
.names matrix_multiplication^c_reg_0~41_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^reset n2623
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~41_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^reset n2628
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~41_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^reset n2633
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~41_FF_NODE \
 matrix_multiplication^data_from_out_mat~41_FF_NODE \
 matrix_multiplication^reset n2638
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~42 \
 n2643
01 1
.names matrix_multiplication^c_reg_0~42_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^reset n2648
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~42_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^reset n2653
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~42_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^reset n2658
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~42_FF_NODE \
 matrix_multiplication^data_from_out_mat~42_FF_NODE \
 matrix_multiplication^reset n2663
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43 \
 n2668
01 1
.names matrix_multiplication^c_reg_0~43_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^reset n2673
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~43_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^reset n2678
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~43_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^reset n2683
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~43_FF_NODE \
 matrix_multiplication^data_from_out_mat~43_FF_NODE \
 matrix_multiplication^reset n2688
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~44 \
 n2693
01 1
.names matrix_multiplication^c_reg_0~44_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^reset n2698
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~44_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^reset n2703
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~44_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^reset n2708
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~44_FF_NODE \
 matrix_multiplication^data_from_out_mat~44_FF_NODE \
 matrix_multiplication^reset n2713
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45 \
 n2718
01 1
.names matrix_multiplication^c_reg_0~45_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^reset n2723
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~45_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^reset n2728
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~45_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^reset n2733
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~45_FF_NODE \
 matrix_multiplication^data_from_out_mat~45_FF_NODE \
 matrix_multiplication^reset n2738
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46 \
 n2743
01 1
.names matrix_multiplication^c_reg_0~46_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^reset n2748
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~46_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^reset n2753
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~46_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^reset n2758
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~46_FF_NODE \
 matrix_multiplication^data_from_out_mat~46_FF_NODE \
 matrix_multiplication^reset n2763
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~47 \
 n2768
01 1
.names matrix_multiplication^c_reg_0~47_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^reset n2773
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~47_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^reset n2778
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~47_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^reset n2783
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~47_FF_NODE \
 matrix_multiplication^data_from_out_mat~47_FF_NODE \
 matrix_multiplication^reset n2788
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48 \
 n2793
01 1
.names matrix_multiplication^c_reg_0~48_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^reset n2798
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~48_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^reset n2803
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~48_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^reset n2808
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~48_FF_NODE \
 matrix_multiplication^data_from_out_mat~48_FF_NODE \
 matrix_multiplication^reset n2813
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~49 \
 n2818
01 1
.names matrix_multiplication^c_reg_0~49_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^reset n2823
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~49_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^reset n2828
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~49_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^reset n2833
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~49_FF_NODE \
 matrix_multiplication^data_from_out_mat~49_FF_NODE \
 matrix_multiplication^reset n2838
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~50 \
 n2843
01 1
.names matrix_multiplication^c_reg_0~50_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^reset n2848
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~50_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^reset n2853
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~50_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^reset n2858
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~50_FF_NODE \
 matrix_multiplication^data_from_out_mat~50_FF_NODE \
 matrix_multiplication^reset n2863
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~51 \
 n2868
01 1
.names matrix_multiplication^c_reg_0~51_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^reset n2873
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~51_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^reset n2878
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~51_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^reset n2883
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~51_FF_NODE \
 matrix_multiplication^data_from_out_mat~51_FF_NODE \
 matrix_multiplication^reset n2888
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~52 \
 n2893
01 1
.names matrix_multiplication^c_reg_0~52_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^reset n2898
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~52_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^reset n2903
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~52_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^reset n2908
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~52_FF_NODE \
 matrix_multiplication^data_from_out_mat~52_FF_NODE \
 matrix_multiplication^reset n2913
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~53 \
 n2918
01 1
.names matrix_multiplication^c_reg_0~53_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^reset n2923
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~53_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^reset n2928
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~53_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^reset n2933
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~53_FF_NODE \
 matrix_multiplication^data_from_out_mat~53_FF_NODE \
 matrix_multiplication^reset n2938
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~54 \
 n2943
01 1
.names matrix_multiplication^c_reg_0~54_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^reset n2948
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~54_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^reset n2953
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~54_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^reset n2958
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~54_FF_NODE \
 matrix_multiplication^data_from_out_mat~54_FF_NODE \
 matrix_multiplication^reset n2963
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~55 \
 n2968
01 1
.names matrix_multiplication^c_reg_0~55_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^reset n2973
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~55_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^reset n2978
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~55_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^reset n2983
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~55_FF_NODE \
 matrix_multiplication^data_from_out_mat~55_FF_NODE \
 matrix_multiplication^reset n2988
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~56 \
 n2993
01 1
.names matrix_multiplication^c_reg_0~56_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^reset n2998
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~56_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^reset n3003
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~56_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^reset n3008
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~56_FF_NODE \
 matrix_multiplication^data_from_out_mat~56_FF_NODE \
 matrix_multiplication^reset n3013
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~57 \
 n3018
01 1
.names matrix_multiplication^c_reg_0~57_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^reset n3023
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~57_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^reset n3028
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~57_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^reset n3033
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~57_FF_NODE \
 matrix_multiplication^data_from_out_mat~57_FF_NODE \
 matrix_multiplication^reset n3038
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~58 \
 n3043
01 1
.names matrix_multiplication^c_reg_0~58_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^reset n3048
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~58_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^reset n3053
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~58_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^reset n3058
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~58_FF_NODE \
 matrix_multiplication^data_from_out_mat~58_FF_NODE \
 matrix_multiplication^reset n3063
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~59 \
 n3068
01 1
.names matrix_multiplication^c_reg_0~59_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^reset n3073
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~59_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^reset n3078
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~59_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^reset n3083
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~59_FF_NODE \
 matrix_multiplication^data_from_out_mat~59_FF_NODE \
 matrix_multiplication^reset n3088
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~60 \
 n3093
01 1
.names matrix_multiplication^c_reg_0~60_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^reset n3098
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~60_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^reset n3103
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~60_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^reset n3108
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~60_FF_NODE \
 matrix_multiplication^data_from_out_mat~60_FF_NODE \
 matrix_multiplication^reset n3113
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~61 \
 n3118
01 1
.names matrix_multiplication^c_reg_0~61_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^reset n3123
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~61_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^reset n3128
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~61_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^reset n3133
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~61_FF_NODE \
 matrix_multiplication^data_from_out_mat~61_FF_NODE \
 matrix_multiplication^reset n3138
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~62 \
 n3143
01 1
.names matrix_multiplication^c_reg_0~62_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^reset n3148
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~62_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^reset n3153
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~62_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^reset n3158
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~62_FF_NODE \
 matrix_multiplication^data_from_out_mat~62_FF_NODE \
 matrix_multiplication^reset n3163
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~63 \
 n3168
01 1
.names matrix_multiplication^c_reg_0~63_FF_NODE \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^reset n3173
-10 1
1-0 1
.names matrix_multiplication^c_reg_1~63_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^reset n3178
-10 1
1-0 1
.names matrix_multiplication^c_reg_2~63_FF_NODE \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^reset n3183
-10 1
1-0 1
.names matrix_multiplication^c_reg_3~63_FF_NODE \
 matrix_multiplication^data_from_out_mat~63_FF_NODE \
 matrix_multiplication^reset n3188
-11 1
1-0 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0 \
 n3193
01 1
.names matrix_multiplication^c_addr_1_1_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3198
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~1 \
 n3203
01 1
.names matrix_multiplication^c_addr_1_1_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3208
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~2 \
 n3213
01 1
.names matrix_multiplication^c_addr_1_1_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3218
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~3 \
 n3223
01 1
.names matrix_multiplication^c_addr_1_1_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3228
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~4 \
 n3233
01 1
.names matrix_multiplication^c_addr_1_1_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3238
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~5 \
 n3243
01 1
.names matrix_multiplication^c_addr_1_1_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3248
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~6 \
 n3253
01 1
.names matrix_multiplication^c_addr_1_1_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3258
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~0 \
 n3263
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^b_addr_0_1_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3268
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~1 \
 n3273
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^b_addr_0_1_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3278
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~2 \
 n3283
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^b_addr_0_1_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3288
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~3 \
 n3293
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^b_addr_0_1_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3298
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~4 \
 n3303
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^b_addr_0_1_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3308
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~5 \
 n3313
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^b_addr_0_1_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3318
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~6 \
 n3323
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^b_addr_0_1_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3328
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0 \
 n3333
01 1
.names matrix_multiplication^c_addr_0_1_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3338
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~1 \
 n3343
01 1
.names matrix_multiplication^c_addr_0_1_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3348
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~2 \
 n3353
01 1
.names matrix_multiplication^c_addr_0_1_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3358
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~3 \
 n3363
01 1
.names matrix_multiplication^c_addr_0_1_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3368
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~4 \
 n3373
01 1
.names matrix_multiplication^c_addr_0_1_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3378
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~5 \
 n3383
01 1
.names matrix_multiplication^c_addr_0_1_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3388
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~6 \
 n3393
01 1
.names matrix_multiplication^c_addr_0_1_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3398
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~0 \
 n3403
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^a_addr_1_0_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3408
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~1 \
 n3413
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^a_addr_1_0_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3418
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~2 \
 n3423
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^a_addr_1_0_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3428
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~3 \
 n3433
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^a_addr_1_0_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3438
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~4 \
 n3443
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^a_addr_1_0_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3448
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~5 \
 n3453
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^a_addr_1_0_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3458
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~6 \
 n3463
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^a_addr_1_0_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3468
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0 \
 n3473
01 1
.names matrix_multiplication^c_addr_1_0_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3478
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~1 \
 n3483
01 1
.names matrix_multiplication^c_addr_1_0_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3488
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~2 \
 n3493
01 1
.names matrix_multiplication^c_addr_1_0_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3498
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~3 \
 n3503
01 1
.names matrix_multiplication^c_addr_1_0_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3508
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~4 \
 n3513
01 1
.names matrix_multiplication^c_addr_1_0_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3518
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~5 \
 n3523
01 1
.names matrix_multiplication^c_addr_1_0_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3528
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~6 \
 n3533
01 1
.names matrix_multiplication^c_addr_1_0_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3538
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~0 \
 n3543
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^a_addr_0_0_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3548
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~1 \
 n3553
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^a_addr_0_0_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3558
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~2 \
 n3563
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^a_addr_0_0_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3568
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~3 \
 n3573
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^a_addr_0_0_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3578
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~4 \
 n3583
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^a_addr_0_0_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3588
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~5 \
 n3593
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^a_addr_0_0_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3598
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~6 \
 n3603
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^a_addr_0_0_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3608
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~0 \
 n3613
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^b_addr_0_0_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3618
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~1 \
 n3623
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^b_addr_0_0_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3628
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~2 \
 n3633
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^b_addr_0_0_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3638
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~3 \
 n3643
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^b_addr_0_0_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3648
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~4 \
 n3653
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^b_addr_0_0_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3658
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~5 \
 n3663
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^b_addr_0_0_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3668
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~6 \
 n3673
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^b_addr_0_0_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n3678
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0 \
 n3683
01 1
.names matrix_multiplication^c_addr_0_0_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3688
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~1 \
 n3693
01 1
.names matrix_multiplication^c_addr_0_0_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3698
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~2 \
 n3703
01 1
.names matrix_multiplication^c_addr_0_0_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3708
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~3 \
 n3713
01 1
.names matrix_multiplication^c_addr_0_0_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3718
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~4 \
 n3723
01 1
.names matrix_multiplication^c_addr_0_0_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3728
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~5 \
 n3733
01 1
.names matrix_multiplication^c_addr_0_0_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3738
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~6 \
 n3743
01 1
.names matrix_multiplication^c_addr_0_0_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n3748
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem n3753
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~0 n3758
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~1 n3763
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~2 n3768
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~3 n3773
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~4 n3778
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~5 n3783
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~6 n3788
01 1
.names matrix_multiplication^done_mat_mul
 0
.names gnd
 0
.names vcc
 1
.names matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0
 0
.names unconn
 0
.names matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1
 0
.names matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1
 0
.names matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0
 0
.names matrix_multiplication^data_from_out_mat~0_FF_NODE \
 matrix_multiplication^data_from_out_mat~0
1 1
.names matrix_multiplication^data_from_out_mat~1_FF_NODE \
 matrix_multiplication^data_from_out_mat~1
1 1
.names matrix_multiplication^data_from_out_mat~2_FF_NODE \
 matrix_multiplication^data_from_out_mat~2
1 1
.names matrix_multiplication^data_from_out_mat~3_FF_NODE \
 matrix_multiplication^data_from_out_mat~3
1 1
.names matrix_multiplication^data_from_out_mat~4_FF_NODE \
 matrix_multiplication^data_from_out_mat~4
1 1
.names matrix_multiplication^data_from_out_mat~5_FF_NODE \
 matrix_multiplication^data_from_out_mat~5
1 1
.names matrix_multiplication^data_from_out_mat~6_FF_NODE \
 matrix_multiplication^data_from_out_mat~6
1 1
.names matrix_multiplication^data_from_out_mat~7_FF_NODE \
 matrix_multiplication^data_from_out_mat~7
1 1
.names matrix_multiplication^data_from_out_mat~8_FF_NODE \
 matrix_multiplication^data_from_out_mat~8
1 1
.names matrix_multiplication^data_from_out_mat~9_FF_NODE \
 matrix_multiplication^data_from_out_mat~9
1 1
.names matrix_multiplication^data_from_out_mat~10_FF_NODE \
 matrix_multiplication^data_from_out_mat~10
1 1
.names matrix_multiplication^data_from_out_mat~11_FF_NODE \
 matrix_multiplication^data_from_out_mat~11
1 1
.names matrix_multiplication^data_from_out_mat~12_FF_NODE \
 matrix_multiplication^data_from_out_mat~12
1 1
.names matrix_multiplication^data_from_out_mat~13_FF_NODE \
 matrix_multiplication^data_from_out_mat~13
1 1
.names matrix_multiplication^data_from_out_mat~14_FF_NODE \
 matrix_multiplication^data_from_out_mat~14
1 1
.names matrix_multiplication^data_from_out_mat~15_FF_NODE \
 matrix_multiplication^data_from_out_mat~15
1 1
.names matrix_multiplication^data_from_out_mat~16_FF_NODE \
 matrix_multiplication^data_from_out_mat~16
1 1
.names matrix_multiplication^data_from_out_mat~17_FF_NODE \
 matrix_multiplication^data_from_out_mat~17
1 1
.names matrix_multiplication^data_from_out_mat~18_FF_NODE \
 matrix_multiplication^data_from_out_mat~18
1 1
.names matrix_multiplication^data_from_out_mat~19_FF_NODE \
 matrix_multiplication^data_from_out_mat~19
1 1
.names matrix_multiplication^data_from_out_mat~20_FF_NODE \
 matrix_multiplication^data_from_out_mat~20
1 1
.names matrix_multiplication^data_from_out_mat~21_FF_NODE \
 matrix_multiplication^data_from_out_mat~21
1 1
.names matrix_multiplication^data_from_out_mat~22_FF_NODE \
 matrix_multiplication^data_from_out_mat~22
1 1
.names matrix_multiplication^data_from_out_mat~23_FF_NODE \
 matrix_multiplication^data_from_out_mat~23
1 1
.names matrix_multiplication^data_from_out_mat~24_FF_NODE \
 matrix_multiplication^data_from_out_mat~24
1 1
.names matrix_multiplication^data_from_out_mat~25_FF_NODE \
 matrix_multiplication^data_from_out_mat~25
1 1
.names matrix_multiplication^data_from_out_mat~26_FF_NODE \
 matrix_multiplication^data_from_out_mat~26
1 1
.names matrix_multiplication^data_from_out_mat~27_FF_NODE \
 matrix_multiplication^data_from_out_mat~27
1 1
.names matrix_multiplication^data_from_out_mat~28_FF_NODE \
 matrix_multiplication^data_from_out_mat~28
1 1
.names matrix_multiplication^data_from_out_mat~29_FF_NODE \
 matrix_multiplication^data_from_out_mat~29
1 1
.names matrix_multiplication^data_from_out_mat~30_FF_NODE \
 matrix_multiplication^data_from_out_mat~30
1 1
.names matrix_multiplication^data_from_out_mat~31_FF_NODE \
 matrix_multiplication^data_from_out_mat~31
1 1
.names matrix_multiplication^data_from_out_mat~32_FF_NODE \
 matrix_multiplication^data_from_out_mat~32
1 1
.names matrix_multiplication^data_from_out_mat~33_FF_NODE \
 matrix_multiplication^data_from_out_mat~33
1 1
.names matrix_multiplication^data_from_out_mat~34_FF_NODE \
 matrix_multiplication^data_from_out_mat~34
1 1
.names matrix_multiplication^data_from_out_mat~35_FF_NODE \
 matrix_multiplication^data_from_out_mat~35
1 1
.names matrix_multiplication^data_from_out_mat~36_FF_NODE \
 matrix_multiplication^data_from_out_mat~36
1 1
.names matrix_multiplication^data_from_out_mat~37_FF_NODE \
 matrix_multiplication^data_from_out_mat~37
1 1
.names matrix_multiplication^data_from_out_mat~38_FF_NODE \
 matrix_multiplication^data_from_out_mat~38
1 1
.names matrix_multiplication^data_from_out_mat~39_FF_NODE \
 matrix_multiplication^data_from_out_mat~39
1 1
.names matrix_multiplication^data_from_out_mat~40_FF_NODE \
 matrix_multiplication^data_from_out_mat~40
1 1
.names matrix_multiplication^data_from_out_mat~41_FF_NODE \
 matrix_multiplication^data_from_out_mat~41
1 1
.names matrix_multiplication^data_from_out_mat~42_FF_NODE \
 matrix_multiplication^data_from_out_mat~42
1 1
.names matrix_multiplication^data_from_out_mat~43_FF_NODE \
 matrix_multiplication^data_from_out_mat~43
1 1
.names matrix_multiplication^data_from_out_mat~44_FF_NODE \
 matrix_multiplication^data_from_out_mat~44
1 1
.names matrix_multiplication^data_from_out_mat~45_FF_NODE \
 matrix_multiplication^data_from_out_mat~45
1 1
.names matrix_multiplication^data_from_out_mat~46_FF_NODE \
 matrix_multiplication^data_from_out_mat~46
1 1
.names matrix_multiplication^data_from_out_mat~47_FF_NODE \
 matrix_multiplication^data_from_out_mat~47
1 1
.names matrix_multiplication^data_from_out_mat~48_FF_NODE \
 matrix_multiplication^data_from_out_mat~48
1 1
.names matrix_multiplication^data_from_out_mat~49_FF_NODE \
 matrix_multiplication^data_from_out_mat~49
1 1
.names matrix_multiplication^data_from_out_mat~50_FF_NODE \
 matrix_multiplication^data_from_out_mat~50
1 1
.names matrix_multiplication^data_from_out_mat~51_FF_NODE \
 matrix_multiplication^data_from_out_mat~51
1 1
.names matrix_multiplication^data_from_out_mat~52_FF_NODE \
 matrix_multiplication^data_from_out_mat~52
1 1
.names matrix_multiplication^data_from_out_mat~53_FF_NODE \
 matrix_multiplication^data_from_out_mat~53
1 1
.names matrix_multiplication^data_from_out_mat~54_FF_NODE \
 matrix_multiplication^data_from_out_mat~54
1 1
.names matrix_multiplication^data_from_out_mat~55_FF_NODE \
 matrix_multiplication^data_from_out_mat~55
1 1
.names matrix_multiplication^data_from_out_mat~56_FF_NODE \
 matrix_multiplication^data_from_out_mat~56
1 1
.names matrix_multiplication^data_from_out_mat~57_FF_NODE \
 matrix_multiplication^data_from_out_mat~57
1 1
.names matrix_multiplication^data_from_out_mat~58_FF_NODE \
 matrix_multiplication^data_from_out_mat~58
1 1
.names matrix_multiplication^data_from_out_mat~59_FF_NODE \
 matrix_multiplication^data_from_out_mat~59
1 1
.names matrix_multiplication^data_from_out_mat~60_FF_NODE \
 matrix_multiplication^data_from_out_mat~60
1 1
.names matrix_multiplication^data_from_out_mat~61_FF_NODE \
 matrix_multiplication^data_from_out_mat~61
1 1
.names matrix_multiplication^data_from_out_mat~62_FF_NODE \
 matrix_multiplication^data_from_out_mat~62
1 1
.names matrix_multiplication^data_from_out_mat~63_FF_NODE \
 matrix_multiplication^data_from_out_mat~63
1 1
.end


.model single_port_ram
.inputs clk data addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] \
 addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] addr[13] addr[14] we
.outputs out
.blackbox
.end


.model matmul_4x4_systolic
.inputs b_data_in[0] b_data_in[1] b_data_in[2] b_data_in[3] b_data_in[4] \
 b_data_in[5] b_data_in[6] b_data_in[7] b_data_in[8] b_data_in[9] \
 b_data_in[10] b_data_in[11] b_data_in[12] b_data_in[13] b_data_in[14] \
 b_data_in[15] b_data_in[16] b_data_in[17] b_data_in[18] b_data_in[19] \
 b_data_in[20] b_data_in[21] b_data_in[22] b_data_in[23] b_data_in[24] \
 b_data_in[25] b_data_in[26] b_data_in[27] b_data_in[28] b_data_in[29] \
 b_data_in[30] b_data_in[31] b_data_in[32] b_data_in[33] b_data_in[34] \
 b_data_in[35] b_data_in[36] b_data_in[37] b_data_in[38] b_data_in[39] \
 b_data_in[40] b_data_in[41] b_data_in[42] b_data_in[43] b_data_in[44] \
 b_data_in[45] b_data_in[46] b_data_in[47] b_data_in[48] b_data_in[49] \
 b_data_in[50] b_data_in[51] b_data_in[52] b_data_in[53] b_data_in[54] \
 b_data_in[55] b_data_in[56] b_data_in[57] b_data_in[58] b_data_in[59] \
 b_data_in[60] b_data_in[61] b_data_in[62] b_data_in[63] a_data_in[0] \
 a_data_in[1] a_data_in[2] a_data_in[3] a_data_in[4] a_data_in[5] \
 a_data_in[6] a_data_in[7] a_data_in[8] a_data_in[9] a_data_in[10] \
 a_data_in[11] a_data_in[12] a_data_in[13] a_data_in[14] a_data_in[15] \
 a_data_in[16] a_data_in[17] a_data_in[18] a_data_in[19] a_data_in[20] \
 a_data_in[21] a_data_in[22] a_data_in[23] a_data_in[24] a_data_in[25] \
 a_data_in[26] a_data_in[27] a_data_in[28] a_data_in[29] a_data_in[30] \
 a_data_in[31] a_data_in[32] a_data_in[33] a_data_in[34] a_data_in[35] \
 a_data_in[36] a_data_in[37] a_data_in[38] a_data_in[39] a_data_in[40] \
 a_data_in[41] a_data_in[42] a_data_in[43] a_data_in[44] a_data_in[45] \
 a_data_in[46] a_data_in[47] a_data_in[48] a_data_in[49] a_data_in[50] \
 a_data_in[51] a_data_in[52] a_data_in[53] a_data_in[54] a_data_in[55] \
 a_data_in[56] a_data_in[57] a_data_in[58] a_data_in[59] a_data_in[60] \
 a_data_in[61] a_data_in[62] a_data_in[63] b_loc[0] b_loc[1] b_loc[2] \
 b_loc[3] b_loc[4] b_loc[5] b_loc[6] b_loc[7] a_loc[0] a_loc[1] a_loc[2] \
 a_loc[3] a_loc[4] a_loc[5] a_loc[6] a_loc[7] final_mat_mul_size[0] \
 final_mat_mul_size[1] final_mat_mul_size[2] final_mat_mul_size[3] \
 final_mat_mul_size[4] final_mat_mul_size[5] final_mat_mul_size[6] \
 final_mat_mul_size[7] b_data[0] b_data[1] b_data[2] b_data[3] b_data[4] \
 b_data[5] b_data[6] b_data[7] b_data[8] b_data[9] b_data[10] b_data[11] \
 b_data[12] b_data[13] b_data[14] b_data[15] b_data[16] b_data[17] \
 b_data[18] b_data[19] b_data[20] b_data[21] b_data[22] b_data[23] \
 b_data[24] b_data[25] b_data[26] b_data[27] b_data[28] b_data[29] \
 b_data[30] b_data[31] b_data[32] b_data[33] b_data[34] b_data[35] \
 b_data[36] b_data[37] b_data[38] b_data[39] b_data[40] b_data[41] \
 b_data[42] b_data[43] b_data[44] b_data[45] b_data[46] b_data[47] \
 b_data[48] b_data[49] b_data[50] b_data[51] b_data[52] b_data[53] \
 b_data[54] b_data[55] b_data[56] b_data[57] b_data[58] b_data[59] \
 b_data[60] b_data[61] b_data[62] b_data[63] a_data[0] a_data[1] a_data[2] \
 a_data[3] a_data[4] a_data[5] a_data[6] a_data[7] a_data[8] a_data[9] \
 a_data[10] a_data[11] a_data[12] a_data[13] a_data[14] a_data[15] \
 a_data[16] a_data[17] a_data[18] a_data[19] a_data[20] a_data[21] \
 a_data[22] a_data[23] a_data[24] a_data[25] a_data[26] a_data[27] \
 a_data[28] a_data[29] a_data[30] a_data[31] a_data[32] a_data[33] \
 a_data[34] a_data[35] a_data[36] a_data[37] a_data[38] a_data[39] \
 a_data[40] a_data[41] a_data[42] a_data[43] a_data[44] a_data[45] \
 a_data[46] a_data[47] a_data[48] a_data[49] a_data[50] a_data[51] \
 a_data[52] a_data[53] a_data[54] a_data[55] a_data[56] a_data[57] \
 a_data[58] a_data[59] a_data[60] a_data[61] a_data[62] a_data[63] \
 start_mat_mul reset clk
.outputs c_addr[0] c_addr[1] c_addr[2] c_addr[3] c_addr[4] c_addr[5] \
 c_addr[6] b_addr[0] b_addr[1] b_addr[2] b_addr[3] b_addr[4] b_addr[5] \
 b_addr[6] a_addr[0] a_addr[1] a_addr[2] a_addr[3] a_addr[4] a_addr[5] \
 a_addr[6] b_data_out[0] b_data_out[1] b_data_out[2] b_data_out[3] \
 b_data_out[4] b_data_out[5] b_data_out[6] b_data_out[7] b_data_out[8] \
 b_data_out[9] b_data_out[10] b_data_out[11] b_data_out[12] b_data_out[13] \
 b_data_out[14] b_data_out[15] b_data_out[16] b_data_out[17] b_data_out[18] \
 b_data_out[19] b_data_out[20] b_data_out[21] b_data_out[22] b_data_out[23] \
 b_data_out[24] b_data_out[25] b_data_out[26] b_data_out[27] b_data_out[28] \
 b_data_out[29] b_data_out[30] b_data_out[31] b_data_out[32] b_data_out[33] \
 b_data_out[34] b_data_out[35] b_data_out[36] b_data_out[37] b_data_out[38] \
 b_data_out[39] b_data_out[40] b_data_out[41] b_data_out[42] b_data_out[43] \
 b_data_out[44] b_data_out[45] b_data_out[46] b_data_out[47] b_data_out[48] \
 b_data_out[49] b_data_out[50] b_data_out[51] b_data_out[52] b_data_out[53] \
 b_data_out[54] b_data_out[55] b_data_out[56] b_data_out[57] b_data_out[58] \
 b_data_out[59] b_data_out[60] b_data_out[61] b_data_out[62] b_data_out[63] \
 a_data_out[0] a_data_out[1] a_data_out[2] a_data_out[3] a_data_out[4] \
 a_data_out[5] a_data_out[6] a_data_out[7] a_data_out[8] a_data_out[9] \
 a_data_out[10] a_data_out[11] a_data_out[12] a_data_out[13] a_data_out[14] \
 a_data_out[15] a_data_out[16] a_data_out[17] a_data_out[18] a_data_out[19] \
 a_data_out[20] a_data_out[21] a_data_out[22] a_data_out[23] a_data_out[24] \
 a_data_out[25] a_data_out[26] a_data_out[27] a_data_out[28] a_data_out[29] \
 a_data_out[30] a_data_out[31] a_data_out[32] a_data_out[33] a_data_out[34] \
 a_data_out[35] a_data_out[36] a_data_out[37] a_data_out[38] a_data_out[39] \
 a_data_out[40] a_data_out[41] a_data_out[42] a_data_out[43] a_data_out[44] \
 a_data_out[45] a_data_out[46] a_data_out[47] a_data_out[48] a_data_out[49] \
 a_data_out[50] a_data_out[51] a_data_out[52] a_data_out[53] a_data_out[54] \
 a_data_out[55] a_data_out[56] a_data_out[57] a_data_out[58] a_data_out[59] \
 a_data_out[60] a_data_out[61] a_data_out[62] a_data_out[63] c_data[0] \
 c_data[1] c_data[2] c_data[3] c_data[4] c_data[5] c_data[6] c_data[7] \
 c_data[8] c_data[9] c_data[10] c_data[11] c_data[12] c_data[13] c_data[14] \
 c_data[15] c_data[16] c_data[17] c_data[18] c_data[19] c_data[20] \
 c_data[21] c_data[22] c_data[23] c_data[24] c_data[25] c_data[26] \
 c_data[27] c_data[28] c_data[29] c_data[30] c_data[31] c_data[32] \
 c_data[33] c_data[34] c_data[35] c_data[36] c_data[37] c_data[38] \
 c_data[39] c_data[40] c_data[41] c_data[42] c_data[43] c_data[44] \
 c_data[45] c_data[46] c_data[47] c_data[48] c_data[49] c_data[50] \
 c_data[51] c_data[52] c_data[53] c_data[54] c_data[55] c_data[56] \
 c_data[57] c_data[58] c_data[59] c_data[60] c_data[61] c_data[62] \
 c_data[63] done_mat_mul
.blackbox
.end


.model CLOCK_GATING
.inputs I
.outputs
.blackbox
.end
