{"vcs1":{"timestamp_begin":1730971266.716457014, "rt":86.76, "ut":0.53, "st":0.23}}
{"vcselab":{"timestamp_begin":1730971353.557444991, "rt":21.49, "ut":0.24, "st":0.04}}
{"link":{"timestamp_begin":1730971375.101419909, "rt":0.67, "ut":0.11, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730971265.988243946}
{"VCS_COMP_START_TIME": 1730971265.988243946}
{"VCS_COMP_END_TIME": 1730971379.887303237}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331276}}
{"stitch_vcselab": {"peak_mem": 218044}}
