Command: vcs -sverilog +incdir+. define.v to_fp8_con_core.v to_fp8_con.v tb_to_fp8_con.v \
-R -debug_access+all -l vcs_run.log
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Fri Nov 14 15:21:20 2025
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'define.v'
Parsing design file 'to_fp8_con_core.v'
Parsing included file 'define.v'.
Back to file 'to_fp8_con_core.v'.
Parsing design file 'to_fp8_con.v'
Parsing included file 'define.v'.
Back to file 'to_fp8_con.v'.
Parsing design file 'tb_to_fp8_con.v'
Parsing included file 'define.v'.
Back to file 'tb_to_fp8_con.v'.
Top Level Modules:
       tb_to_fp8_con
TimeScale is 1 ns / 1 ps

Error-[UCTLAB] Unsigned constant too large
to_fp8_con_core.v, 9
"(((512 * 3'b0) / 5'b00010) - 1)"
  Unsigned compile-time constant used as left dimension bound is greater than 
  2147483647.
  VCS does not support values greater than 2147483647 as array bound.


Warning-[PCWM-W] Port connection width mismatch
to_fp8_con.v, 26
"to_fp8_con_core a_fp8( .type_ab (type_ab),  .type_ab_sub (type_ab_sub),  .in (a_i),  .out (a_o),  .in_ready_o (in_ready_o),  .in_valid_i (in_valid_i),  .out_ready_i (out_ready_i),  .out_valid_o (out_valid_o));"
  The following 32-bit expression is connected to 512-bit port "in" of module 
  "to_fp8_con_core", instance "a_fp8".
  Expression: a_i
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
to_fp8_con.v, 26
"to_fp8_con_core a_fp8( .type_ab (type_ab),  .type_ab_sub (type_ab_sub),  .in (a_i),  .out (a_o),  .in_ready_o (in_ready_o),  .in_valid_i (in_valid_i),  .out_ready_i (out_ready_i),  .out_valid_o (out_valid_o));"
  The following 36-bit expression is connected to 2-bit port "out" of module 
  "to_fp8_con_core", instance "a_fp8".
  Expression: a_o
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
to_fp8_con.v, 37
"to_fp8_con_core b_fp8( .type_ab (type_ab),  .type_ab_sub (type_ab_sub),  .in (b_i),  .out (b_o),  .in_ready_o (in_ready_o),  .in_valid_i (in_valid_i),  .out_ready_i (out_ready_i),  .out_valid_o (out_valid_o));"
  The following 32-bit expression is connected to 512-bit port "in" of module 
  "to_fp8_con_core", instance "b_fp8".
  Expression: b_i
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
to_fp8_con.v, 37
"to_fp8_con_core b_fp8( .type_ab (type_ab),  .type_ab_sub (type_ab_sub),  .in (b_i),  .out (b_o),  .in_ready_o (in_ready_o),  .in_valid_i (in_valid_i),  .out_ready_i (out_ready_i),  .out_valid_o (out_valid_o));"
  The following 36-bit expression is connected to 2-bit port "out" of module 
  "to_fp8_con_core", instance "b_fp8".
  Expression: b_o
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
tb_to_fp8_con.v, 26
"to_fp8_con u_dot( .clk (clk),  .rst_n (rst_n),  .type_ab (type_ab),  .type_ab_sub (type_ab_sub),  .a_i (a_i),  .b_i (b_i),  .in_valid_i (in_valid_i),  .out_ready_i (out_ready_i),  .a_o (a_o),  .b_o (b_o),  .in_ready_o (in_ready_o),  .out_valid_o (out_valid_o));"
  The following 512-bit expression is connected to 32-bit port "a_i" of module
  "to_fp8_con", instance "u_dot".
  Expression: a_i
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
tb_to_fp8_con.v, 26
"to_fp8_con u_dot( .clk (clk),  .rst_n (rst_n),  .type_ab (type_ab),  .type_ab_sub (type_ab_sub),  .a_i (a_i),  .b_i (b_i),  .in_valid_i (in_valid_i),  .out_ready_i (out_ready_i),  .a_o (a_o),  .b_o (b_o),  .in_ready_o (in_ready_o),  .out_valid_o (out_valid_o));"
  The following 512-bit expression is connected to 32-bit port "b_i" of module
  "to_fp8_con", instance "u_dot".
  Expression: b_i
  	use +lint=PCWM for more details

6 warnings
1 error
CPU time: .369 seconds to compile
