
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher
Initialize SRRIP state

Warmup complete CPU 0 instructions: 1000002 cycles: 659895 (Simulation time: 0 hr 0 min 5 sec) 

Heartbeat CPU 0 instructions: 10000002 cycles: 9060819 heartbeat IPC: 1.10365 cumulative IPC: 1.07131 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18327625 heartbeat IPC: 1.07912 cumulative IPC: 1.07541 (Simulation time: 0 hr 1 min 25 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
Heartbeat CPU 0 instructions: 30000002 cycles: 27568035 heartbeat IPC: 1.0822 cumulative IPC: 1.07774 (Simulation time: 0 hr 2 min 9 sec) 
Finished CPU 0 instructions: 29000000 cycles: 26908140 cumulative IPC: 1.07774 (Simulation time: 0 hr 2 min 9 sec) 

CPU 0 Branch Prediction Accuracy: 99.544% MPKI: 0.219103

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.07774 instructions: 29000000 cycles: 26908140
L1D TOTAL     ACCESS:   17752346  HIT:   17591268  MISS:     161078
L1D LOAD      ACCESS:    9340123  HIT:    9331691  MISS:       8432
L1D RFO       ACCESS:    2574141  HIT:    2542989  MISS:      31152
L1D PREFETCH  ACCESS:    5838082  HIT:    5716588  MISS:     121494
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9746567  ISSUED:    9633539  USEFUL:     120009  USELESS:       5902
L1I TOTAL     ACCESS:    7371092  HIT:    7371021  MISS:         71
L1I LOAD      ACCESS:    7371092  HIT:    7371021  MISS:         71
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     250578  HIT:     157093  MISS:      93485
L2C LOAD      ACCESS:       8415  HIT:       6740  MISS:       1675
L2C RFO       ACCESS:      30212  HIT:       1080  MISS:      29132
L2C PREFETCH  ACCESS:     125547  HIT:      62890  MISS:      62657
L2C WRITEBACK ACCESS:      86404  HIT:      86383  MISS:         21
L2C PREFETCH  REQUESTED:       3538  ISSUED:       3538  USEFUL:       1991  USELESS:      60726
LLC TOTAL     ACCESS:     176542  HIT:     103317  MISS:      73225
LLC LOAD      ACCESS:       1665  HIT:       1077  MISS:        588
LLC RFO       ACCESS:      29132  HIT:       9117  MISS:      20015
LLC PREFETCH  ACCESS:      62677  HIT:      22053  MISS:      40624
LLC WRITEBACK ACCESS:      83068  HIT:      71070  MISS:      11998
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        574  USELESS:      33691
Major fault: 0 Minor fault: 558
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      38682  ROW_BUFFER_MISS:      22542
 DBUS_CONGESTED:      47086
 WQ ROW_BUFFER_HIT:      12344  ROW_BUFFER_MISS:      32852  FULL:          0

 AVG_CONGESTED_CYCLE: 14
