// Seed: 1447347791
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3
);
  wire id_5;
  module_2(
      id_5, id_5, id_5
  );
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  wand  id_3
);
  wire id_5;
  integer id_6;
  assign id_5 = 1;
  module_0(
      id_0, id_0, id_2, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34
);
  input wire id_34;
  inout wire id_33;
  inout wire id_32;
  input wire id_31;
  inout wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge 1) begin
    if (id_31) begin
      id_16 = "";
      $display(1);
      $display(id_31);
    end
  end
  module_2(
      id_33, id_30, id_27
  );
endmodule
