{
  "module_name": "ssb_driver_pci.h",
  "hash_id": "014ca799cb705a3681dbd8ae4b40017f9e003fc7607d7e4724edf418db28d730",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/ssb/ssb_driver_pci.h",
  "human_readable_source": " \n#ifndef LINUX_SSB_PCICORE_H_\n#define LINUX_SSB_PCICORE_H_\n\n#include <linux/types.h>\n\nstruct pci_dev;\n\n\n#ifdef CONFIG_SSB_DRIVER_PCICORE\n\n \n#define SSB_PCICORE_CTL\t\t\t0x0000\t \n#define  SSB_PCICORE_CTL_RST_OE\t\t0x00000001  \n#define  SSB_PCICORE_CTL_RST\t\t0x00000002  \n#define  SSB_PCICORE_CTL_CLK_OE\t\t0x00000004  \n#define  SSB_PCICORE_CTL_CLK\t\t0x00000008  \n#define SSB_PCICORE_ARBCTL\t\t0x0010\t \n#define  SSB_PCICORE_ARBCTL_INTERN\t0x00000001  \n#define  SSB_PCICORE_ARBCTL_EXTERN\t0x00000002  \n#define  SSB_PCICORE_ARBCTL_PARKID\t0x00000006  \n#define   SSB_PCICORE_ARBCTL_PARKID_LAST\t0x00000000  \n#define   SSB_PCICORE_ARBCTL_PARKID_4710\t0x00000002  \n#define   SSB_PCICORE_ARBCTL_PARKID_EXT0\t0x00000004  \n#define   SSB_PCICORE_ARBCTL_PARKID_EXT1\t0x00000006  \n#define SSB_PCICORE_ISTAT\t\t0x0020\t \n#define  SSB_PCICORE_ISTAT_INTA\t\t0x00000001  \n#define  SSB_PCICORE_ISTAT_INTB\t\t0x00000002  \n#define  SSB_PCICORE_ISTAT_SERR\t\t0x00000004  \n#define  SSB_PCICORE_ISTAT_PERR\t\t0x00000008  \n#define  SSB_PCICORE_ISTAT_PME\t\t0x00000010  \n#define SSB_PCICORE_IMASK\t\t0x0024\t \n#define  SSB_PCICORE_IMASK_INTA\t\t0x00000001  \n#define  SSB_PCICORE_IMASK_INTB\t\t0x00000002  \n#define  SSB_PCICORE_IMASK_SERR\t\t0x00000004  \n#define  SSB_PCICORE_IMASK_PERR\t\t0x00000008  \n#define  SSB_PCICORE_IMASK_PME\t\t0x00000010  \n#define SSB_PCICORE_MBOX\t\t0x0028\t \n#define  SSB_PCICORE_MBOX_F0_0\t\t0x00000100  \n#define  SSB_PCICORE_MBOX_F0_1\t\t0x00000200  \n#define  SSB_PCICORE_MBOX_F1_0\t\t0x00000400  \n#define  SSB_PCICORE_MBOX_F1_1\t\t0x00000800  \n#define  SSB_PCICORE_MBOX_F2_0\t\t0x00001000  \n#define  SSB_PCICORE_MBOX_F2_1\t\t0x00002000  \n#define  SSB_PCICORE_MBOX_F3_0\t\t0x00004000  \n#define  SSB_PCICORE_MBOX_F3_1\t\t0x00008000  \n#define SSB_PCICORE_BCAST_ADDR\t\t0x0050\t \n#define  SSB_PCICORE_BCAST_ADDR_MASK\t0x000000FF\n#define SSB_PCICORE_BCAST_DATA\t\t0x0054\t \n#define SSB_PCICORE_GPIO_IN\t\t0x0060\t \n#define SSB_PCICORE_GPIO_OUT\t\t0x0064\t \n#define SSB_PCICORE_GPIO_ENABLE\t\t0x0068\t \n#define SSB_PCICORE_GPIO_CTL\t\t0x006C\t \n#define SSB_PCICORE_SBTOPCI0\t\t0x0100\t \n#define  SSB_PCICORE_SBTOPCI0_MASK\t0xFC000000\n#define SSB_PCICORE_SBTOPCI1\t\t0x0104\t \n#define  SSB_PCICORE_SBTOPCI1_MASK\t0xFC000000\n#define SSB_PCICORE_SBTOPCI2\t\t0x0108\t \n#define  SSB_PCICORE_SBTOPCI2_MASK\t0xC0000000\n#define SSB_PCICORE_PCICFG0\t\t0x0400\t \n#define SSB_PCICORE_PCICFG1\t\t0x0500\t \n#define SSB_PCICORE_PCICFG2\t\t0x0600\t \n#define SSB_PCICORE_PCICFG3\t\t0x0700\t \n#define SSB_PCICORE_SPROM(wordoffset)\t(0x0800 + ((wordoffset) * 2))  \n\n \n#define SSB_PCICORE_SBTOPCI_MEM\t\t0x00000000\n#define SSB_PCICORE_SBTOPCI_IO\t\t0x00000001\n#define SSB_PCICORE_SBTOPCI_CFG0\t0x00000002\n#define SSB_PCICORE_SBTOPCI_CFG1\t0x00000003\n#define SSB_PCICORE_SBTOPCI_PREF\t0x00000004  \n#define SSB_PCICORE_SBTOPCI_BURST\t0x00000008  \n#define SSB_PCICORE_SBTOPCI_MRM\t\t0x00000020  \n#define SSB_PCICORE_SBTOPCI_RC\t\t0x00000030  \n#define  SSB_PCICORE_SBTOPCI_RC_READ\t0x00000000  \n#define  SSB_PCICORE_SBTOPCI_RC_READL\t0x00000010  \n#define  SSB_PCICORE_SBTOPCI_RC_READM\t0x00000020  \n\n\n \n#define SSB_PCICORE_BFL_NOPCI\t\t0x00000400  \n\n\nstruct ssb_pcicore {\n\tstruct ssb_device *dev;\n\tu8 setup_done:1;\n\tu8 hostmode:1;\n\tu8 cardbusmode:1;\n};\n\nextern void ssb_pcicore_init(struct ssb_pcicore *pc);\n\n \nextern int ssb_pcicore_dev_irqvecs_enable(struct ssb_pcicore *pc,\n\t\t\t\t\t  struct ssb_device *dev);\n\nint ssb_pcicore_plat_dev_init(struct pci_dev *d);\nint ssb_pcicore_pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin);\n\n\n#else  \n\n\nstruct ssb_pcicore {\n};\n\nstatic inline\nvoid ssb_pcicore_init(struct ssb_pcicore *pc)\n{\n}\n\nstatic inline\nint ssb_pcicore_dev_irqvecs_enable(struct ssb_pcicore *pc,\n\t\t\t\t   struct ssb_device *dev)\n{\n\treturn 0;\n}\n\nstatic inline\nint ssb_pcicore_plat_dev_init(struct pci_dev *d)\n{\n\treturn -ENODEV;\n}\nstatic inline\nint ssb_pcicore_pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)\n{\n\treturn -ENODEV;\n}\n\n#endif  \n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}