INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/new/MUX8T1_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/MUX/MUX8T1_8/MUX8T1_8.srcs/sim_1/new/MUX8T1_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/MUX/MUX8T1_8/MUX8T1_8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
