
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032521                       # Number of seconds simulated
sim_ticks                                 32520874653                       # Number of ticks simulated
final_tick                               604023797772                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 130520                       # Simulator instruction rate (inst/s)
host_op_rate                                   168095                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1227302                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907388                       # Number of bytes of host memory used
host_seconds                                 26497.86                       # Real time elapsed on the host
sim_insts                                  3458502540                       # Number of instructions simulated
sim_ops                                    4454159736                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1559296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       549632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       583168                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2698368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1022336                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1022336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12182                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4294                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4556                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21081                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7987                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7987                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        59039                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47947542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        78719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16900898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        55103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17932113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                82973414                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        59039                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        78719                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        55103                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             192861                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31436301                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31436301                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31436301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        59039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47947542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        78719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16900898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        55103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17932113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              114409715                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77987710                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28420943                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24849105                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800256                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14222147                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13680664                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2042163                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56678                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33512720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158093691                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28420943                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15722827                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32556967                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8837550                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3743952                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16520251                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713884                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76840693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.368450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44283726     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615170      2.10%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2963050      3.86%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2763847      3.60%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4558582      5.93%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4741485      6.17%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125965      1.47%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847949      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13940919     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76840693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364428                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.027162                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34564109                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3620001                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31509001                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125727                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7021845                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094450                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176886524                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1395                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7021845                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36014845                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1215167                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       419130                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30169554                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2000143                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172230809                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        688232                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       800790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228631393                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    783937973                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    783937973                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79735112                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20335                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9935                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5370309                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26503780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759604                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96965                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1954068                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163032431                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137640007                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181888                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48877141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134161909                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76840693                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.791238                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840785                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26506214     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14350384     18.68%     53.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12534044     16.31%     69.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7674369      9.99%     79.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8021510     10.44%     89.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4734394      6.16%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2080730      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556346      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382702      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76840693                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541148     66.24%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175236     21.45%     87.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100578     12.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107960824     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085456      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23689949     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4893857      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137640007                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.764894                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816962                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005935                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353119553                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211929848                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133149779                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138456969                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339270                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7573703                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          839                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          419                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406246                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7021845                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         647163                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        56346                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163052291                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       188757                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26503780                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759604                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9935                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30445                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          194                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          419                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957362                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061398                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2018760                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135068900                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22768626                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2571103                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27543287                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416055                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4774661                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.731925                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133299181                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133149779                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81828425                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199699650                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.707317                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409757                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49441247                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805008                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69818848                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627234                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320701                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32011022     45.85%     45.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14843132     21.26%     67.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8304155     11.89%     79.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816347      4.03%     83.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694127      3.86%     86.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1125042      1.61%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3007147      4.31%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876502      1.26%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4141374      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69818848                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4141374                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228730310                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333133395                       # The number of ROB writes
system.switch_cpus0.timesIdled                  27861                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1147017                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.779877                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.779877                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.282253                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.282253                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624788837                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174514034                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182323133                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77987710                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29389652                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23984779                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1960150                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12419108                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11599479                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3037698                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86392                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30436092                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             159681313                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29389652                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14637177                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34621971                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10222024                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4411222                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14817526                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       754864                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77714917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.540489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.338609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43092946     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2823293      3.63%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4270580      5.50%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2947897      3.79%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2074733      2.67%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2026638      2.61%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1212608      1.56%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2611805      3.36%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16654417     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77714917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376850                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.047519                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31304658                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4625166                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33054441                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       485452                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8245187                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4945839                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          515                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191209569                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2440                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8245187                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33052065                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         467217                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1635848                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31756551                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2558038                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185501695                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1072091                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       870512                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    260082918                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    863429039                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    863429039                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160319876                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        99763042                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33521                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15965                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7616281                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17028825                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8712534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       109895                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2547025                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172943308                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31869                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138214306                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       275384                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     57580291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    176104614                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77714917                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778478                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918777                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27703774     35.65%     35.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15594613     20.07%     55.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11211840     14.43%     70.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7458772      9.60%     79.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7549913      9.71%     89.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3634451      4.68%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3216964      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       610714      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       733876      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77714917                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         751198     70.92%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149760     14.14%     85.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158208     14.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115585852     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1750608      1.27%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15905      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13592604      9.83%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7269337      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138214306                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772258                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1059174                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007663                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    355478087                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    230555895                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134393091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139273480                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       437750                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6595633                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6004                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          433                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2083874                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8245187                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         242860                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        46181                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172975179                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       605626                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17028825                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8712534                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15965                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         39157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          433                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1192712                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1068722                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2261434                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135677130                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12710555                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2537176                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19801934                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19285766                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7091379                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.739725                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134451694                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134393091                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87063447                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        247239581                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723260                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352142                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93241321                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114929729                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58045690                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31808                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1975687                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69469730                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654386                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177761                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26481072     38.12%     38.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19929188     28.69%     66.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7538211     10.85%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4225207      6.08%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3561148      5.13%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1595165      2.30%     91.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1523013      2.19%     93.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1043805      1.50%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3572921      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69469730                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93241321                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114929729                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17061852                       # Number of memory references committed
system.switch_cpus1.commit.loads             10433192                       # Number of loads committed
system.switch_cpus1.commit.membars              15904                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16669046                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103466796                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2374648                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3572921                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           238872228                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          354201325                       # The number of ROB writes
system.switch_cpus1.timesIdled                  16289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 272793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93241321                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114929729                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93241321                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836407                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836407                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195590                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195590                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       609404439                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186857464                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      175819520                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31808                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                77987710                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28848308                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23520496                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1926851                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12173264                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11265526                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3108602                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85342                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28868003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             158511131                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28848308                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14374128                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35197358                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10245794                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4749865                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14245945                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       930889                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77110504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        41913146     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2331864      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4338390      5.63%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4339676      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2688618      3.49%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2142006      2.78%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1340904      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1260970      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16754930     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77110504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369908                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.032514                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30093295                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4697197                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33817873                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       207221                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8294917                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4879273                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          316                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     190179335                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1610                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8294917                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32271642                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         910849                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       799794                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31804796                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3028502                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     183426688                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1260545                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       925186                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    257611493                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    855749237                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    855749237                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159160837                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        98450602                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32602                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15672                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8423921                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16959086                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8667284                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       107345                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2812190                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172881281                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137680413                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       272076                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58526569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178990749                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     77110504                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785495                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898478                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26301314     34.11%     34.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16840263     21.84%     55.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11021254     14.29%     70.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7279749      9.44%     79.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7694177      9.98%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3686947      4.78%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2941838      3.82%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       663772      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       681190      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77110504                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         857467     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162819     13.76%     86.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162654     13.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115156867     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1849252      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15671      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13318960      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7339663      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137680413                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.765412                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1182940                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008592                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    353926340                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231439489                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134516343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138863353                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       426585                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6583387                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1836                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2094351                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8294917                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         470036                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        82958                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172912632                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       344532                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16959086                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8667284                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15672                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          297                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1206119                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1068370                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2274489                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135845050                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12705863                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1835357                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19868401                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19259091                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7162538                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.741878                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134558545                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134516343                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85716463                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        246025872                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724840                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348404                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92695540                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114135428                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58777612                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1950059                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68815587                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658569                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150952                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     25977988     37.75%     37.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19342188     28.11%     65.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8042085     11.69%     77.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4007817      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3990894      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1609106      2.34%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1610608      2.34%     93.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       866343      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3368558      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68815587                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92695540                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114135428                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16948629                       # Number of memory references committed
system.switch_cpus2.commit.loads             10375696                       # Number of loads committed
system.switch_cpus2.commit.membars              15672                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16474353                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102827137                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2354097                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3368558                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           238360069                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          354126434                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29441                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 877206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92695540                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114135428                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92695540                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841332                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841332                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188592                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188592                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       610232186                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186865390                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174699557                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31344                       # number of misc regfile writes
system.l2.replacements                          21081                       # number of replacements
system.l2.tagsinuse                      32767.894591                       # Cycle average of tags in use
system.l2.total_refs                           784960                       # Total number of references to valid blocks.
system.l2.sampled_refs                          53849                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.577058                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1002.242345                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.672419                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5944.385262                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     17.094865                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2042.197756                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.057324                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2194.809610                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10350.789836                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4850.216073                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6338.429100                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.030586                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000448                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.181408                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000522                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.062323                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000398                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.066980                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.315881                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.148017                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.193434                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        37380                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        26637                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        31502                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   95520                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            27252                       # number of Writeback hits
system.l2.Writeback_hits::total                 27252                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        37380                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        26637                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        31502                       # number of demand (read+write) hits
system.l2.demand_hits::total                    95520                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        37380                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        26637                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        31502                       # number of overall hits
system.l2.overall_hits::total                   95520                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12182                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4276                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4556                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21063                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  18                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12182                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4294                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4556                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21081                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12182                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4294                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4556                       # number of overall misses
system.l2.overall_misses::total                 21081                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       769803                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    755699758                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1101084                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    272150310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       759305                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    293475065                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1323955325                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1118575                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1118575                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       769803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    755699758                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1101084                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    273268885                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       759305                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    293475065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1325073900                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       769803                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    755699758                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1101084                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    273268885                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       759305                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    293475065                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1325073900                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49562                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        30913                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36058                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              116583                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        27252                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             27252                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                18                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49562                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        30931                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36058                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               116601                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49562                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        30931                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36058                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              116601                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.245793                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.138324                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.126352                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.180670                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.245793                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.138825                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.126352                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180796                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.245793                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.138825                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.126352                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180796                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51320.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62034.128879                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 55054.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 63646.003274                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 54236.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64415.071335                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62856.920904                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 62143.055556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62143.055556                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51320.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62034.128879                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 55054.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 63639.703074                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 54236.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64415.071335                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62856.311370                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51320.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62034.128879                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 55054.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 63639.703074                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 54236.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64415.071335                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62856.311370                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7987                       # number of writebacks
system.l2.writebacks::total                      7987                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12182                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4276                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4556                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21063                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             18                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21081                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21081                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       685340                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    685017330                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       985680                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    247429098                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       679112                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    267180344                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1201976904                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      1015192                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1015192                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       685340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    685017330                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       985680                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    248444290                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       679112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    267180344                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1202992096                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       685340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    685017330                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       985680                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    248444290                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       679112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    267180344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1202992096                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.245793                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.138324                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.126352                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.180670                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.245793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.138825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.126352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.180796                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.245793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.138825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.126352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.180796                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45689.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56231.926613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        49284                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57864.615996                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        48508                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58643.622476                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 57065.798034                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 56399.555556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 56399.555556                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45689.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56231.926613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        49284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 57858.474616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        48508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58643.622476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 57065.229164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45689.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56231.926613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        49284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 57858.474616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        48508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58643.622476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 57065.229164                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991744                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016552346                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875557.833948                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991744                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16520232                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16520232                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16520232                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16520232                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16520232                       # number of overall hits
system.cpu0.icache.overall_hits::total       16520232                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       944854                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       944854                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       944854                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       944854                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       944854                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       944854                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16520251                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16520251                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16520251                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16520251                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16520251                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16520251                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49729.157895                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49729.157895                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49729.157895                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49729.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49729.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49729.157895                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       787760                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       787760                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       787760                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       787760                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       787760                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       787760                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52517.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52517.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52517.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52517.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52517.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52517.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49562                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246457214                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49818                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4947.151913                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.624039                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.375961                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826656                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173344                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20674450                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20674450                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25007942                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25007942                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25007942                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25007942                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151264                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151264                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       151264                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        151264                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       151264                       # number of overall misses
system.cpu0.dcache.overall_misses::total       151264                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6446962261                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6446962261                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6446962261                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6446962261                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6446962261                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6446962261                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20825714                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20825714                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25159206                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25159206                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25159206                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25159206                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007263                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007263                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006012                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006012                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006012                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006012                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 42620.598827                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42620.598827                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 42620.598827                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42620.598827                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 42620.598827                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42620.598827                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11705                       # number of writebacks
system.cpu0.dcache.writebacks::total            11705                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       101702                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       101702                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       101702                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       101702                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       101702                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       101702                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49562                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49562                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49562                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49562                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49562                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49562                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1045459796                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1045459796                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1045459796                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1045459796                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1045459796                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1045459796                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21093.979178                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21093.979178                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21093.979178                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21093.979178                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21093.979178                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21093.979178                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               464.045719                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1102758789                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2361367.856531                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.045719                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028919                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743663                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14817502                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14817502                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14817502                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14817502                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14817502                       # number of overall hits
system.cpu1.icache.overall_hits::total       14817502                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.cpu1.icache.overall_misses::total           24                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1367762                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1367762                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1367762                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1367762                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1367762                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1367762                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14817526                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14817526                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14817526                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14817526                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14817526                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14817526                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56990.083333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56990.083333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56990.083333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56990.083333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56990.083333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56990.083333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1146137                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1146137                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1146137                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1146137                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1146137                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1146137                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54577.952381                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54577.952381                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54577.952381                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54577.952381                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54577.952381                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54577.952381                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 30931                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               175890052                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 31187                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5639.851605                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.883647                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.116353                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901889                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098111                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9676099                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9676099                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6596443                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6596443                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15937                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15937                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15904                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15904                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16272542                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16272542                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16272542                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16272542                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        62943                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        62943                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          138                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          138                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        63081                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         63081                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        63081                       # number of overall misses
system.cpu1.dcache.overall_misses::total        63081                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1724284867                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1724284867                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9894717                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9894717                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1734179584                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1734179584                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1734179584                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1734179584                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9739042                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9739042                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6596581                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6596581                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15904                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15904                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16335623                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16335623                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16335623                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16335623                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006463                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006463                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000021                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003862                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003862                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003862                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003862                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27394.386461                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27394.386461                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 71700.847826                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71700.847826                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27491.314088                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27491.314088                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27491.314088                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27491.314088                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7403                       # number of writebacks
system.cpu1.dcache.writebacks::total             7403                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        32030                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        32030                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          120                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        32150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        32150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        32150                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        32150                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        30913                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        30913                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        30931                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        30931                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        30931                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        30931                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    497734310                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    497734310                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1147936                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1147936                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    498882246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    498882246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    498882246                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    498882246                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001893                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001893                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16101.132533                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16101.132533                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 63774.222222                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63774.222222                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16128.875432                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16128.875432                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16128.875432                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16128.875432                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995770                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098885613                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2373403.051836                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995770                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14245929                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14245929                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14245929                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14245929                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14245929                       # number of overall hits
system.cpu2.icache.overall_hits::total       14245929                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       989892                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       989892                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       989892                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       989892                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       989892                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       989892                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14245945                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14245945                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14245945                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14245945                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14245945                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14245945                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 61868.250000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61868.250000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 61868.250000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61868.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 61868.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61868.250000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       776962                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       776962                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       776962                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       776962                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       776962                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       776962                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 55497.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55497.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 55497.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55497.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 55497.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55497.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36058                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180828357                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36314                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4979.576940                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.417531                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.582469                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907881                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092119                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9698472                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9698472                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6542099                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6542099                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15672                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15672                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15672                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15672                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16240571                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16240571                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16240571                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16240571                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        93804                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        93804                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        93804                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         93804                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        93804                       # number of overall misses
system.cpu2.dcache.overall_misses::total        93804                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3045381728                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3045381728                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3045381728                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3045381728                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3045381728                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3045381728                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9792276                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9792276                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6542099                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6542099                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15672                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15672                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16334375                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16334375                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16334375                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16334375                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009579                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009579                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005743                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005743                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005743                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005743                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32465.371711                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32465.371711                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32465.371711                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32465.371711                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32465.371711                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32465.371711                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8144                       # number of writebacks
system.cpu2.dcache.writebacks::total             8144                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        57746                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        57746                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        57746                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        57746                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        57746                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        57746                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36058                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36058                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36058                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36058                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36058                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36058                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    517550066                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    517550066                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    517550066                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    517550066                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    517550066                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    517550066                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14353.266016                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14353.266016                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14353.266016                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14353.266016                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14353.266016                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14353.266016                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
