<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf
-ucf list1.ucf

</twCmdLine><twDesign>MainPage1.ncd</twDesign><twDesignPath>MainPage1.ncd</twDesignPath><twPCF>MainPage1.pcf</twPCF><twPcfPath>MainPage1.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="pq208"><twDevName>xc3s500e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;</twConstName><twItemCnt>107</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/fr1 (SLICE_X34Y38.SR), 7 paths
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.148</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_4</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/fr1</twDest><twTotPathDel>4.844</twTotPathDel><twClkSkew dest = "0.104" src = "0.112">0.008</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_4</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/fr1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y71.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y38.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp><twBEL>XLXI_6/XLXI_11/fr1</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>2.216</twRouteDel><twTotDel>4.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.409</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_3</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/fr1</twDest><twTotPathDel>4.583</twTotPathDel><twClkSkew dest = "0.104" src = "0.112">0.008</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_3</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/fr1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y70.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y38.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp><twBEL>XLXI_6/XLXI_11/fr1</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>1.958</twRouteDel><twTotDel>4.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.447</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/fr1</twDest><twTotPathDel>4.545</twTotPathDel><twClkSkew dest = "0.104" src = "0.112">0.008</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/fr1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y70.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y38.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp><twBEL>XLXI_6/XLXI_11/fr1</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.917</twRouteDel><twTotDel>4.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_2 (SLICE_X33Y70.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.294</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_2</twDest><twTotPathDel>4.706</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y69.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>2.081</twRouteDel><twTotDel>4.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.567</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_2</twDest><twTotPathDel>4.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y70.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.805</twRouteDel><twTotDel>4.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.621</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_2</twDest><twTotPathDel>4.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y69.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.751</twRouteDel><twTotDel>4.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_3 (SLICE_X33Y70.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.294</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_3</twDest><twTotPathDel>4.706</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y69.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_3</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>2.081</twRouteDel><twTotDel>4.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.567</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_3</twDest><twTotPathDel>4.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y70.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_3</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.805</twRouteDel><twTotDel>4.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.621</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_3</twDest><twTotPathDel>4.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y69.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_3</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.751</twRouteDel><twTotDel>4.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_0 (SLICE_X33Y69.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.474</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_0</twDest><twTotPathDel>1.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y69.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y69.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.367</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y69.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/Mcount_tik1_lut&lt;0&gt;_INV_0</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;0&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.367</twRouteDel><twTotDel>1.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_6 (SLICE_X33Y72.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.496</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_6</twDest><twTotPathDel>1.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y72.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y72.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y72.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1&lt;6&gt;_rt</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;6&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>1.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>74.0</twPctLog><twPctRoute>26.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_4 (SLICE_X33Y71.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.513</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_4</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_4</twDest><twTotPathDel>1.513</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_4</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y71.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.406</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y71.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1&lt;4&gt;_rt</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;4&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>1.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>73.2</twPctLog><twPctRoute>26.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="33"><twPinLimitBanner>Component Switching Limit Checks: TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="34" type="MINPERIOD" name="Tdcmpfx" slack="12.558" period="15.625" constraintValue="15.625" deviceLimit="3.067" freqLimit="326.052" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKFX" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKFX" locationPin="DCM_X1Y1.CLKFX" clockNet="XLXI_6/XLXI_12/CLKFX_BUF"/><twPinLimit anchorID="35" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="F20MHz_IBUFG1"/><twPinLimit anchorID="36" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="F20MHz_IBUFG1"/></twPinLimitRpt></twConst><twConst anchorID="37" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;         TS_F20MHz HIGH 50%;</twConstName><twItemCnt>4189</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>575</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.510</twMinPer></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y0.ADDRA8), 11 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.745</twSlack><twSrc BELType="FF">XLXI_222/stack_1_0</twSrc><twDest BELType="RAM">XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>7.255</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_222/stack_1_0</twSrc><twDest BELType='RAM'>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X37Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_222/stack_1_1</twComp><twBEL>XLXI_222/stack_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y38.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>XLXI_222/stack_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXN_567&lt;0&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_lut&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y39.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>XLXN_567&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.606</twLogDel><twRouteDel>4.649</twRouteDel><twTotDel>7.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.926</twSlack><twSrc BELType="FF">XLXI_222/stack_1_0</twSrc><twDest BELType="RAM">XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>7.074</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_222/stack_1_0</twSrc><twDest BELType='RAM'>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X37Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_222/stack_1_1</twComp><twBEL>XLXI_222/stack_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y38.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>XLXI_222/stack_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>XLXN_567&lt;0&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y39.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>XLXN_567&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.425</twLogDel><twRouteDel>4.649</twRouteDel><twTotDel>7.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.493</twSlack><twSrc BELType="FF">XLXI_222/stack_1_1</twSrc><twDest BELType="RAM">XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>6.507</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_222/stack_1_1</twSrc><twDest BELType='RAM'>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X37Y52.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_222/stack_1_1</twComp><twBEL>XLXI_222/stack_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y38.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>XLXI_222/stack_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y38.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXN_567&lt;0&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_lut&lt;1&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y39.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>XLXN_567&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.469</twLogDel><twRouteDel>4.038</twRouteDel><twTotDel>6.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y1.ADDRA10), 17 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.747</twSlack><twSrc BELType="FF">XLXI_222/stack_1_0</twSrc><twDest BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>7.253</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_222/stack_1_0</twSrc><twDest BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X37Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_222/stack_1_1</twComp><twBEL>XLXI_222/stack_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y38.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>XLXI_222/stack_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXN_567&lt;0&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_lut&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y40.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>XLXN_567&lt;4&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;4&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y1.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.715</twDelInfo><twComp>XLXN_567&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y1.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.709</twLogDel><twRouteDel>4.544</twRouteDel><twTotDel>7.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.928</twSlack><twSrc BELType="FF">XLXI_222/stack_1_0</twSrc><twDest BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>7.072</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_222/stack_1_0</twSrc><twDest BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X37Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_222/stack_1_1</twComp><twBEL>XLXI_222/stack_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y38.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>XLXI_222/stack_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>XLXN_567&lt;0&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y40.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>XLXN_567&lt;4&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;4&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y1.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.715</twDelInfo><twComp>XLXN_567&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y1.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.528</twLogDel><twRouteDel>4.544</twRouteDel><twTotDel>7.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.292</twSlack><twSrc BELType="FF">XLXI_222/stack_1_3</twSrc><twDest BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>6.708</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_222/stack_1_3</twSrc><twDest BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X39Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X39Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_222/stack_1_3</twComp><twBEL>XLXI_222/stack_1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y39.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>XLXI_222/stack_1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y39.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_lut&lt;3&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y40.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>XLXN_567&lt;4&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;4&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y1.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.715</twDelInfo><twComp>XLXN_567&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y1.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.469</twLogDel><twRouteDel>4.239</twRouteDel><twTotDel>6.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y2.ADDRA7), 8 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.777</twSlack><twSrc BELType="FF">XLXI_222/stack_1_0</twSrc><twDest BELType="RAM">XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>7.223</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_222/stack_1_0</twSrc><twDest BELType='RAM'>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X37Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_222/stack_1_1</twComp><twBEL>XLXI_222/stack_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y38.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>XLXI_222/stack_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXN_567&lt;0&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_lut&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y39.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.142</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.252</twLogDel><twRouteDel>4.971</twRouteDel><twTotDel>7.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.958</twSlack><twSrc BELType="FF">XLXI_222/stack_1_0</twSrc><twDest BELType="RAM">XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>7.042</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_222/stack_1_0</twSrc><twDest BELType='RAM'>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X37Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_222/stack_1_1</twComp><twBEL>XLXI_222/stack_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y38.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>XLXI_222/stack_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>XLXN_567&lt;0&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y39.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.142</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.071</twLogDel><twRouteDel>4.971</twRouteDel><twTotDel>7.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.525</twSlack><twSrc BELType="FF">XLXI_222/stack_1_1</twSrc><twDest BELType="RAM">XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>6.475</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_222/stack_1_1</twSrc><twDest BELType='RAM'>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X37Y52.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_222/stack_1_1</twComp><twBEL>XLXI_222/stack_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y38.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>XLXI_222/stack_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y38.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXN_567&lt;0&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_lut&lt;1&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y39.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.142</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_349/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.115</twLogDel><twRouteDel>4.360</twRouteDel><twTotDel>6.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;
        TS_F20MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_1 (SLICE_X27Y83.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.842</twSlack><twSrc BELType="FF">XLXI_318/fs_fr_0</twSrc><twDest BELType="FF">XLXI_318/fs_fr_1</twDest><twTotPathDel>0.842</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs_fr_0</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X27Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>XLXI_318/fs_fr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_54/c_10 (SLICE_X51Y4.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.054</twSlack><twSrc BELType="FF">XLXI_54/a_10</twSrc><twDest BELType="FF">XLXI_54/c_10</twDest><twTotPathDel>1.054</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_54/a_10</twSrc><twDest BELType='FF'>XLXI_54/c_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X49Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_54/a&lt;10&gt;</twComp><twBEL>XLXI_54/a_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.563</twDelInfo><twComp>XLXI_54/a&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y4.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_54/c&lt;10&gt;</twComp><twBEL>XLXI_54/c_10</twBEL></twPathDel><twLogDel>0.491</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>1.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs1_r (SLICE_X24Y82.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.057</twSlack><twSrc BELType="FF">XLXI_318/fs1_r</twSrc><twDest BELType="FF">XLXI_318/fs1_r</twDest><twTotPathDel>1.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs1_r</twSrc><twDest BELType='FF'>XLXI_318/fs1_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y82.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X24Y82.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>XLXI_318/fs1_r</twComp><twBEL>XLXI_318/fs1_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>XLXI_318/fs1_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y82.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>XLXI_318/fs1_r</twComp><twBEL>XLXI_318/fs1_r</twBEL></twPathDel><twLogDel>0.525</twLogDel><twRouteDel>0.532</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="75.000">XLXN_718</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="62"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;
        TS_F20MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="63" type="MINLOWPULSE" name="Tbpwl" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA" logResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA" locationPin="RAMB16_X0Y0.CLKA" clockNet="XLXN_718"/><twPinLimit anchorID="64" type="MINHIGHPULSE" name="Tbpwh" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA" logResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA" locationPin="RAMB16_X0Y0.CLKA" clockNet="XLXN_718"/><twPinLimit anchorID="65" type="MINLOWPULSE" name="Tbpwl" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA" logResource="XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA" locationPin="RAMB16_X0Y1.CLKA" clockNet="XLXN_718"/></twPinLimitRpt></twConst><twConst anchorID="66" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;         TS_F20MHz PHASE 25 ns HIGH 50%;</twConstName><twItemCnt>8868</twItemCnt><twErrCntSetup>17</twErrCntSetup><twErrCntEndPt>17</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>726</twEndPtCnt><twPathErrCnt>17</twPathErrCnt><twMinPer>71.241</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAMB16_X0Y1.ADDRB6), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.664</twSlack><twSrc BELType="FF">XLXI_300/sch_tnc_1</twSrc><twDest BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twTotPathDel>2.215</twTotPathDel><twClkSkew dest = "1.969" src = "1.981">0.012</twClkSkew><twDelConst>1.563</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_300/sch_tnc_1</twSrc><twDest BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y0.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="23.437">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X5Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_300/sch_tnc&lt;0&gt;</twComp><twBEL>XLXI_300/sch_tnc_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y1.ADDRB6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>XLXI_300/sch_tnc&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y1.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>1.376</twRouteDel><twTotDel>2.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAMB16_X0Y1.ADDRB10), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.647</twSlack><twSrc BELType="FF">XLXI_300/sch_tnc_5</twSrc><twDest BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twTotPathDel>2.199</twTotPathDel><twClkSkew dest = "1.969" src = "1.980">0.011</twClkSkew><twDelConst>1.563</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_300/sch_tnc_5</twSrc><twDest BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y2.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="23.437">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X5Y2.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_300/sch_tnc&lt;4&gt;</twComp><twBEL>XLXI_300/sch_tnc_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y1.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>XLXI_300/sch_tnc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y1.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>1.360</twRouteDel><twTotDel>2.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAMB16_X0Y1.ADDRB12), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.534</twSlack><twSrc BELType="FF">XLXI_300/sch_tnc_7</twSrc><twDest BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twTotPathDel>2.086</twTotPathDel><twClkSkew dest = "1.969" src = "1.980">0.011</twClkSkew><twDelConst>1.563</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_300/sch_tnc_7</twSrc><twDest BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y3.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="23.437">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X5Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_300/sch_tnc&lt;6&gt;</twComp><twBEL>XLXI_300/sch_tnc_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y1.ADDRB12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>XLXI_300/sch_tnc&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y1.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>1.247</twRouteDel><twTotDel>2.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;
        TS_F20MHz PHASE 25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_222/tick_2 (SLICE_X20Y59.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.099</twSlack><twSrc BELType="FF">XLXI_222/tick_1</twSrc><twDest BELType="FF">XLXI_222/tick_2</twDest><twTotPathDel>1.099</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/tick_1</twSrc><twDest BELType='FF'>XLXI_222/tick_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X20Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp><twBEL>XLXI_222/tick_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.555</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_222/tick&lt;2&gt;</twComp><twBEL>XLXI_222/tick_2</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.555</twRouteDel><twTotDel>1.099</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_222/tick_1 (SLICE_X20Y58.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.138</twSlack><twSrc BELType="FF">XLXI_222/tick_0</twSrc><twDest BELType="FF">XLXI_222/tick_1</twDest><twTotPathDel>1.138</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/tick_0</twSrc><twDest BELType='FF'>XLXI_222/tick_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X20Y58.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp><twBEL>XLXI_222/tick_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.568</twDelInfo><twComp>XLXI_222/tick&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp><twBEL>XLXI_222/tick_1</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>0.568</twRouteDel><twTotDel>1.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_222/d_code_3 (SLICE_X22Y49.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.242</twSlack><twSrc BELType="FF">XLXI_222/d_code_3</twSrc><twDest BELType="FF">XLXI_222/d_code_3</twDest><twTotPathDel>1.242</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/d_code_3</twSrc><twDest BELType='FF'>XLXI_222/d_code_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X22Y49.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>XLXI_222/d_code&lt;3&gt;</twComp><twBEL>XLXI_222/d_code_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>XLXI_222/d_code&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y49.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.487</twDelInfo><twComp>XLXI_222/d_code&lt;3&gt;</twComp><twBEL>XLXI_222/d_code_mux0000&lt;4&gt;1</twBEL><twBEL>XLXI_222/d_code_3</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twDestClk><twPctLog>72.4</twPctLog><twPctRoute>27.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;
        TS_F20MHz PHASE 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="80" type="MINLOWPULSE" name="Tbpwl" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB" logResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB" locationPin="RAMB16_X0Y0.CLKB" clockNet="XLXN_715"/><twPinLimit anchorID="81" type="MINHIGHPULSE" name="Tbpwh" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB" logResource="XLXI_351/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB" locationPin="RAMB16_X0Y0.CLKB" clockNet="XLXN_715"/><twPinLimit anchorID="82" type="MINLOWPULSE" name="Tbpwl" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB" logResource="XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB" locationPin="RAMB16_X0Y1.CLKB" clockNet="XLXN_715"/></twPinLimitRpt></twConst><twConst anchorID="83" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;         TS_F20MHz / 3.2 HIGH 50%;</twConstName><twItemCnt>18309</twItemCnt><twErrCntSetup>100</twErrCntSetup><twErrCntEndPt>100</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1647</twEndPtCnt><twPathErrCnt>1051</twPathErrCnt><twMinPer>86.807</twMinPer></twConstHead><twPathRptBanner iPaths="104" iCriticalPaths="32" sType="EndPoint">Paths for end point XLXI_300/tnc_reg (SLICE_X24Y28.CE), 104 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.116</twSlack><twSrc BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tnc_reg</twDest><twTotPathDel>8.638</twTotPathDel><twClkSkew dest = "1.929" src = "1.969">0.040</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tnc_reg</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOB5</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>XLXN_641&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_lut&lt;2&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/tnc_reg_not0001</twComp><twBEL>XLXI_300/tnc_reg_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>XLXI_300/tnc_reg_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/tnc_reg</twComp><twBEL>XLXI_300/tnc_reg</twBEL></twPathDel><twLogDel>5.218</twLogDel><twRouteDel>3.420</twRouteDel><twTotDel>8.638</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.103</twSlack><twSrc BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tnc_reg</twDest><twTotPathDel>8.625</twTotPathDel><twClkSkew dest = "1.929" src = "1.969">0.040</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tnc_reg</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOB0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>XLXN_641&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y3.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_lut&lt;0&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;0&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/tnc_reg_not0001</twComp><twBEL>XLXI_300/tnc_reg_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>XLXI_300/tnc_reg_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/tnc_reg</twComp><twBEL>XLXI_300/tnc_reg</twBEL></twPathDel><twLogDel>5.321</twLogDel><twRouteDel>3.304</twRouteDel><twTotDel>8.625</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.094</twSlack><twSrc BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tnc_reg</twDest><twTotPathDel>8.616</twTotPathDel><twClkSkew dest = "1.929" src = "1.969">0.040</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tnc_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOB17</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>XLXN_641&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_lut&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/tnc_reg_not0001</twComp><twBEL>XLXI_300/tnc_reg_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>XLXI_300/tnc_reg_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/tnc_reg</twComp><twBEL>XLXI_300/tnc_reg</twBEL></twPathDel><twLogDel>4.909</twLogDel><twRouteDel>3.707</twRouteDel><twTotDel>8.616</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="68" iCriticalPaths="32" sType="EndPoint">Paths for end point XLXI_300/sch_tnc_4 (SLICE_X5Y2.CE), 68 paths
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.217</twSlack><twSrc BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/sch_tnc_4</twDest><twTotPathDel>7.779</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/sch_tnc_4</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOB5</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>XLXN_641&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_lut&lt;2&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/sch_tnc_not0001</twComp><twBEL>XLXI_300/sch_tnc_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>XLXI_300/sch_tnc_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/sch_tnc&lt;4&gt;</twComp><twBEL>XLXI_300/sch_tnc_4</twBEL></twPathDel><twLogDel>5.170</twLogDel><twRouteDel>2.609</twRouteDel><twTotDel>7.779</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>66.5</twPctLog><twPctRoute>33.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.204</twSlack><twSrc BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/sch_tnc_4</twDest><twTotPathDel>7.766</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/sch_tnc_4</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOB0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>XLXN_641&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y3.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_lut&lt;0&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;0&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/sch_tnc_not0001</twComp><twBEL>XLXI_300/sch_tnc_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>XLXI_300/sch_tnc_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/sch_tnc&lt;4&gt;</twComp><twBEL>XLXI_300/sch_tnc_4</twBEL></twPathDel><twLogDel>5.273</twLogDel><twRouteDel>2.493</twRouteDel><twTotDel>7.766</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.195</twSlack><twSrc BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/sch_tnc_4</twDest><twTotPathDel>7.757</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/sch_tnc_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOB17</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>XLXN_641&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_lut&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/sch_tnc_not0001</twComp><twBEL>XLXI_300/sch_tnc_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>XLXI_300/sch_tnc_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/sch_tnc&lt;4&gt;</twComp><twBEL>XLXI_300/sch_tnc_4</twBEL></twPathDel><twLogDel>4.861</twLogDel><twRouteDel>2.896</twRouteDel><twTotDel>7.757</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="68" iCriticalPaths="32" sType="EndPoint">Paths for end point XLXI_300/sch_tnc_5 (SLICE_X5Y2.CE), 68 paths
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.217</twSlack><twSrc BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/sch_tnc_5</twDest><twTotPathDel>7.779</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/sch_tnc_5</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOB5</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>XLXN_641&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_lut&lt;2&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/sch_tnc_not0001</twComp><twBEL>XLXI_300/sch_tnc_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>XLXI_300/sch_tnc_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/sch_tnc&lt;4&gt;</twComp><twBEL>XLXI_300/sch_tnc_5</twBEL></twPathDel><twLogDel>5.170</twLogDel><twRouteDel>2.609</twRouteDel><twTotDel>7.779</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>66.5</twPctLog><twPctRoute>33.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.204</twSlack><twSrc BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/sch_tnc_5</twDest><twTotPathDel>7.766</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/sch_tnc_5</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOB0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>XLXN_641&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y3.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_lut&lt;0&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;0&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/sch_tnc_not0001</twComp><twBEL>XLXI_300/sch_tnc_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>XLXI_300/sch_tnc_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/sch_tnc&lt;4&gt;</twComp><twBEL>XLXI_300/sch_tnc_5</twBEL></twPathDel><twLogDel>5.273</twLogDel><twRouteDel>2.493</twRouteDel><twTotDel>7.766</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.195</twSlack><twSrc BELType="RAM">XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/sch_tnc_5</twDest><twTotPathDel>7.757</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.562</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/sch_tnc_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="225.000">XLXN_715</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOB17</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_350/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>XLXN_641&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_lut&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_300/sch_tnc_not0001</twComp><twBEL>XLXI_300/sch_tnc_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>XLXI_300/sch_tnc_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>XLXI_300/sch_tnc&lt;4&gt;</twComp><twBEL>XLXI_300/sch_tnc_5</twBEL></twPathDel><twLogDel>4.861</twLogDel><twRouteDel>2.896</twRouteDel><twTotDel>7.757</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="226.562">XLXN_697</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;
        TS_F20MHz / 3.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_344/tx/clock_counter_0 (SLICE_X31Y34.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.869</twSlack><twSrc BELType="FF">XLXI_344/tx/clock_counter_0</twSrc><twDest BELType="FF">XLXI_344/tx/clock_counter_0</twDest><twTotPathDel>0.869</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_344/tx/clock_counter_0</twSrc><twDest BELType='FF'>XLXI_344/tx/clock_counter_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X31Y34.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_344/tx/clock_counter&lt;0&gt;</twComp><twBEL>XLXI_344/tx/clock_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.378</twDelInfo><twComp>XLXI_344/tx/clock_counter&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y34.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_344/tx/clock_counter&lt;0&gt;</twComp><twBEL>XLXI_344/tx/clock_counter_0</twBEL></twPathDel><twLogDel>0.491</twLogDel><twRouteDel>0.378</twRouteDel><twTotDel>0.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_300/tick1_1 (SLICE_X45Y54.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.896</twSlack><twSrc BELType="FF">XLXI_300/tick1_0</twSrc><twDest BELType="FF">XLXI_300/tick1_1</twDest><twTotPathDel>0.896</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/tick1_0</twSrc><twDest BELType='FF'>XLXI_300/tick1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X45Y54.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y54.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_1</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>0.368</twRouteDel><twTotDel>0.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_2 (SLICE_X52Y69.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.933</twSlack><twSrc BELType="FF">XLXI_12/r_sync_1</twSrc><twDest BELType="FF">XLXI_12/r_sync_2</twDest><twTotPathDel>0.933</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_12/r_sync_1</twSrc><twDest BELType='FF'>XLXI_12/r_sync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X52Y68.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y69.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_12/r_sync&lt;2&gt;</twComp><twBEL>XLXI_12/r_sync_2</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="108"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;
        TS_F20MHz / 3.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="109" type="MINLOWPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_0/SR" locationPin="SLICE_X35Y28.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="110" type="MINHIGHPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_0/SR" locationPin="SLICE_X35Y28.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="111" type="MINLOWPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_1/SR" locationPin="SLICE_X35Y28.SR" clockNet="XLXI_333/a&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="112" twConstType="OFFSETINDELAY" ><twConstHead uID="5"><twConstName UCFConstName="OFFSET = IN 50 ns VALID 50 ns BEFORE &quot;F20MHz&quot; RISING;" ScopeName="">OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.782</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_0 (SLICE_X52Y68.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstOffIn anchorID="114" twDataPathType="twDataPathMaxDelay"><twSlack>45.218</twSlack><twSrc BELType="PAD">T_5MIN_sinhro</twSrc><twDest BELType="FF">XLXI_12/r_sync_0</twDest><twClkDel>0.000</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_12/r_sync&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>T_5MIN_sinhro</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>T_5MIN_sinhro</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>T_5MIN_sinhro</twComp><twBEL>T_5MIN_sinhro</twBEL><twBEL>XLXI_6/XLXI_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.901</twDelInfo><twComp>XLXN_550</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twLogDel>1.881</twLogDel><twRouteDel>2.901</twRouteDel><twTotDel>4.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.CLK</twSite><twDelType>net</twDelType><twFanCnt>214</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>XLXN_697</twComp></twPathDel><twLogDel>-0.911</twLogDel><twRouteDel>0.911</twRouteDel><twTotDel>0.000</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_0 (SLICE_X27Y83.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstOffIn anchorID="116" twDataPathType="twDataPathMaxDelay"><twSlack>45.560</twSlack><twSrc BELType="PAD">data_ppi8</twSrc><twDest BELType="FF">XLXI_318/fs_fr_0</twDest><twClkDel>3.671</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/fs_fr&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi8</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi8</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P184.PAD</twSrcSite><twPathDel><twSite>P184.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi8</twComp><twBEL>data_ppi8</twBEL><twBEL>XLXI_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y83.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">6.249</twDelInfo><twComp>XLXN_403</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twLogDel>1.862</twLogDel><twRouteDel>6.249</twRouteDel><twTotDel>8.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y83.CLK</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>3.416</twRouteDel><twTotDel>3.671</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_0 (SLICE_X27Y83.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstOffIn anchorID="118" twDataPathType="twDataPathMinDelay"><twSlack>1.158</twSlack><twSrc BELType="PAD">data_ppi8</twSrc><twDest BELType="FF">XLXI_318/fs_fr_0</twDest><twClkDel>5.280</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/fs_fr&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi8</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi8</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P184.PAD</twSrcSite><twPathDel><twSite>P184.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi8</twComp><twBEL>data_ppi8</twBEL><twBEL>XLXI_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y83.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">4.999</twDelInfo><twComp>XLXN_403</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>4.999</twRouteDel><twTotDel>6.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y83.CLK</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.079</twRouteDel><twTotDel>5.280</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_0 (SLICE_X52Y68.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstOffIn anchorID="120" twDataPathType="twDataPathMinDelay"><twSlack>2.899</twSlack><twSrc BELType="PAD">T_5MIN_sinhro</twSrc><twDest BELType="FF">XLXI_12/r_sync_0</twDest><twClkDel>0.876</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_12/r_sync&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>T_5MIN_sinhro</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>T_5MIN_sinhro</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>T_5MIN_sinhro</twComp><twBEL>T_5MIN_sinhro</twBEL><twBEL>XLXI_6/XLXI_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.321</twDelInfo><twComp>XLXN_550</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twLogDel>1.454</twLogDel><twRouteDel>2.321</twRouteDel><twTotDel>3.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y68.CLK</twSite><twDelType>net</twDelType><twFanCnt>214</twFanCnt><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXN_697</twComp></twPathDel><twLogDel>-0.256</twLogDel><twRouteDel>1.132</twRouteDel><twTotDel>0.876</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="121" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="OFFSET = IN 50 ns VALID 50 ns BEFORE &quot;F20MHz&quot; RISING;" ScopeName="">TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.877</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_7 (SLICE_X15Y75.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstOffIn anchorID="123" twDataPathType="twDataPathMaxDelay"><twSlack>41.123</twSlack><twSrc BELType="PAD">data_ppi&lt;7&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_7</twDest><twClkDel>3.655</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;7&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;7&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi&lt;7&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>P193.PAD</twSrcSite><twPathDel><twSite>P193.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi&lt;7&gt;</twComp><twBEL>data_ppi&lt;7&gt;</twBEL><twBEL>XLXI_72/I_36_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y75.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">10.716</twDelInfo><twComp>XLXN_206&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>XLXI_318/data_reg&lt;7&gt;</twComp><twBEL>XLXI_318/data_reg_7</twBEL></twPathDel><twLogDel>1.816</twLogDel><twRouteDel>10.716</twRouteDel><twTotDel>12.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.108</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>3.400</twRouteDel><twTotDel>3.655</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_0 (SLICE_X3Y65.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstOffIn anchorID="125" twDataPathType="twDataPathMaxDelay"><twSlack>42.335</twSlack><twSrc BELType="PAD">data_ppi&lt;0&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_0</twDest><twClkDel>3.671</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;0&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>data_ppi&lt;0&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P205.PAD</twSrcSite><twPathDel><twSite>P205.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi&lt;0&gt;</twComp><twBEL>data_ppi&lt;0&gt;</twBEL><twBEL>XLXI_72/I_36_37</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y65.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">9.474</twDelInfo><twComp>XLXN_206&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>XLXI_318/data_reg&lt;1&gt;</twComp><twBEL>XLXI_318/data_reg_0</twBEL></twPathDel><twLogDel>1.862</twLogDel><twRouteDel>9.474</twRouteDel><twTotDel>11.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y65.CLK</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>3.416</twRouteDel><twTotDel>3.671</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_3 (SLICE_X11Y91.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstOffIn anchorID="127" twDataPathType="twDataPathMaxDelay"><twSlack>42.913</twSlack><twSrc BELType="PAD">data_ppi&lt;3&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_3</twDest><twClkDel>3.670</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;3&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;3&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi&lt;3&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P200.PAD</twSrcSite><twPathDel><twSite>P200.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi&lt;3&gt;</twComp><twBEL>data_ppi&lt;3&gt;</twBEL><twBEL>XLXI_72/I_36_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y91.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">8.941</twDelInfo><twComp>XLXN_206&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>XLXI_318/data_reg&lt;3&gt;</twComp><twBEL>XLXI_318/data_reg_3</twBEL></twPathDel><twLogDel>1.816</twLogDel><twRouteDel>8.941</twRouteDel><twTotDel>10.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.123</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>3.415</twRouteDel><twTotDel>3.670</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_1 (SLICE_X3Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstOffIn anchorID="129" twDataPathType="twDataPathMinDelay"><twSlack>0.848</twSlack><twSrc BELType="PAD">data_ppi&lt;1&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_1</twDest><twClkDel>5.280</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;1&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>data_ppi&lt;1&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>P203.PAD</twSrcSite><twPathDel><twSite>P203.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi&lt;1&gt;</twComp><twBEL>data_ppi&lt;1&gt;</twBEL><twBEL>XLXI_72/I_36_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">4.726</twDelInfo><twComp>XLXN_206&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_318/data_reg&lt;1&gt;</twComp><twBEL>XLXI_318/data_reg_1</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>4.726</twRouteDel><twTotDel>6.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y65.CLK</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.079</twRouteDel><twTotDel>5.280</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_5 (SLICE_X13Y83.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstOffIn anchorID="131" twDataPathType="twDataPathMinDelay"><twSlack>1.657</twSlack><twSrc BELType="PAD">data_ppi&lt;5&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_5</twDest><twClkDel>5.272</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;5&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;5&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi&lt;5&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>P197.PAD</twSrcSite><twPathDel><twSite>P197.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi&lt;5&gt;</twComp><twBEL>data_ppi&lt;5&gt;</twBEL><twBEL>XLXI_72/I_36_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">5.527</twDelInfo><twComp>XLXN_206&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_318/data_reg&lt;5&gt;</twComp><twBEL>XLXI_318/data_reg_5</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>5.527</twRouteDel><twTotDel>6.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y83.CLK</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.071</twRouteDel><twTotDel>5.272</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_6 (SLICE_X15Y75.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstOffIn anchorID="133" twDataPathType="twDataPathMinDelay"><twSlack>1.800</twSlack><twSrc BELType="PAD">data_ppi&lt;6&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_6</twDest><twClkDel>5.261</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;7&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;6&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi&lt;6&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>P196.PAD</twSrcSite><twPathDel><twSite>P196.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi&lt;6&gt;</twComp><twBEL>data_ppi&lt;6&gt;</twBEL><twBEL>XLXI_72/I_36_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y75.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">5.622</twDelInfo><twComp>XLXN_206&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_318/data_reg&lt;7&gt;</twComp><twBEL>XLXI_318/data_reg_6</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>5.622</twRouteDel><twTotDel>7.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.060</twRouteDel><twTotDel>5.261</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="134"><twConstRollup name="TS_F20MHz" fullName="TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;" type="origin" depth="0" requirement="50.000" prefType="period" actual="20.000" actualRollup="277.782" errors="0" errorRollup="117" items="107" itemsRollup="31366"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLK0_BUF" fullName="TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;         TS_F20MHz HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="14.510" actualRollup="N/A" errors="0" errorRollup="0" items="4189" itemsRollup="0"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLK180_BUF" fullName="TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;         TS_F20MHz PHASE 25 ns HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="71.241" actualRollup="N/A" errors="17" errorRollup="0" items="8868" itemsRollup="0"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLKFX_BUF" fullName="TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;         TS_F20MHz / 3.2 HIGH 50%;" type="child" depth="1" requirement="15.625" prefType="period" actual="86.807" actualRollup="N/A" errors="100" errorRollup="0" items="18309" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="135">2</twUnmetConstCnt><twDataSheet anchorID="136" twNameLen="15"><twSUH2ClkList anchorID="137" twDestWidth="13" twPhaseWidth="8"><twDest>F20MHz</twDest><twSUH2Clk ><twSrc>T_5MIN_sinhro</twSrc><twSUHTime twInternalClk ="XLXN_697" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.782</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.899</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi8</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.440</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.158</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;0&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.665</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.738</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;1&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.052</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.848</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;2&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.613</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.096</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;3&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.087</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.276</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;4&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.149</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;5&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.061</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.657</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;6&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.234</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.800</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;7&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.877</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.714</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="138" twDestWidth="6"><twDest>F20MHz</twDest><twClk2SU><twSrc>F20MHz</twSrc><twRiseRise>11.184</twRiseRise><twFallRise>3.993</twFallRise><twRiseFall>8.678</twRiseFall><twFallFall>9.257</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="139" twDestWidth="13" twWorstWindow="3.624" twWorstSetup="4.782" twWorstHold="-1.158" twWorstSetupSlack="45.218" twWorstHoldSlack="1.158" ><twConstName>OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>T_5MIN_sinhro</twSrc><twSUHSlackTime twSetupSlack = "45.218" twHoldSlack = "2.899" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.782</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.899</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi8</twSrc><twSUHSlackTime twSetupSlack = "45.560" twHoldSlack = "1.158" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.440</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.158</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="140" twDestWidth="11" twWorstWindow="8.029" twWorstSetup="8.877" twWorstHold="-0.848" twWorstSetupSlack="41.123" twWorstHoldSlack="0.848" ><twConstName>TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>data_ppi&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "42.335" twHoldSlack = "3.738" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.665</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.738</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "45.948" twHoldSlack = "0.848" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.052</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.848</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "44.387" twHoldSlack = "2.096" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.613</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.096</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "42.913" twHoldSlack = "3.276" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.087</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.276</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "43.851" twHoldSlack = "2.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.149</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "44.939" twHoldSlack = "1.657" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.061</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.657</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "44.766" twHoldSlack = "1.800" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.234</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.800</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "41.123" twHoldSlack = "4.714" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.877</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.714</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="141"><twErrCnt>117</twErrCnt><twScore>211101</twScore><twSetupScore>211101</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>31483</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4238</twConnCnt></twConstCov><twStats anchorID="142"><twMinPer>86.807</twMinPer><twFootnote number="1" /><twMaxFreq>11.520</twMaxFreq><twMinInBeforeClk>8.877</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Nov 08 17:22:00 2013 </twTimestamp></twFoot><twClientInfo anchorID="143"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 190 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
