#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18e69f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18e6b80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18d82d0 .functor NOT 1, L_0x19414b0, C4<0>, C4<0>, C4<0>;
L_0x1941290 .functor XOR 2, L_0x1941130, L_0x19411f0, C4<00>, C4<00>;
L_0x19413a0 .functor XOR 2, L_0x1941290, L_0x1941300, C4<00>, C4<00>;
v0x1939810_0 .net *"_ivl_10", 1 0, L_0x1941300;  1 drivers
v0x1939910_0 .net *"_ivl_12", 1 0, L_0x19413a0;  1 drivers
v0x19399f0_0 .net *"_ivl_2", 1 0, L_0x193cb30;  1 drivers
v0x1939ab0_0 .net *"_ivl_4", 1 0, L_0x1941130;  1 drivers
v0x1939b90_0 .net *"_ivl_6", 1 0, L_0x19411f0;  1 drivers
v0x1939cc0_0 .net *"_ivl_8", 1 0, L_0x1941290;  1 drivers
v0x1939da0_0 .net "a", 0 0, v0x1934930_0;  1 drivers
v0x1939e40_0 .net "b", 0 0, v0x19349d0_0;  1 drivers
v0x1939ee0_0 .net "c", 0 0, v0x1934a70_0;  1 drivers
v0x1939f80_0 .var "clk", 0 0;
v0x193a020_0 .net "d", 0 0, v0x1934bb0_0;  1 drivers
v0x193a0c0_0 .net "out_pos_dut", 0 0, L_0x1940fd0;  1 drivers
v0x193a160_0 .net "out_pos_ref", 0 0, L_0x193b690;  1 drivers
v0x193a200_0 .net "out_sop_dut", 0 0, L_0x193ea30;  1 drivers
v0x193a2a0_0 .net "out_sop_ref", 0 0, L_0x190f0e0;  1 drivers
v0x193a340_0 .var/2u "stats1", 223 0;
v0x193a3e0_0 .var/2u "strobe", 0 0;
v0x193a480_0 .net "tb_match", 0 0, L_0x19414b0;  1 drivers
v0x193a550_0 .net "tb_mismatch", 0 0, L_0x18d82d0;  1 drivers
v0x193a5f0_0 .net "wavedrom_enable", 0 0, v0x1934e80_0;  1 drivers
v0x193a6c0_0 .net "wavedrom_title", 511 0, v0x1934f20_0;  1 drivers
L_0x193cb30 .concat [ 1 1 0 0], L_0x193b690, L_0x190f0e0;
L_0x1941130 .concat [ 1 1 0 0], L_0x193b690, L_0x190f0e0;
L_0x19411f0 .concat [ 1 1 0 0], L_0x1940fd0, L_0x193ea30;
L_0x1941300 .concat [ 1 1 0 0], L_0x193b690, L_0x190f0e0;
L_0x19414b0 .cmp/eeq 2, L_0x193cb30, L_0x19413a0;
S_0x18e6d10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x18e6b80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18d86b0 .functor AND 1, v0x1934a70_0, v0x1934bb0_0, C4<1>, C4<1>;
L_0x18d8a90 .functor NOT 1, v0x1934930_0, C4<0>, C4<0>, C4<0>;
L_0x18d8e70 .functor NOT 1, v0x19349d0_0, C4<0>, C4<0>, C4<0>;
L_0x18d90f0 .functor AND 1, L_0x18d8a90, L_0x18d8e70, C4<1>, C4<1>;
L_0x18f1580 .functor AND 1, L_0x18d90f0, v0x1934a70_0, C4<1>, C4<1>;
L_0x190f0e0 .functor OR 1, L_0x18d86b0, L_0x18f1580, C4<0>, C4<0>;
L_0x193ab10 .functor NOT 1, v0x19349d0_0, C4<0>, C4<0>, C4<0>;
L_0x193ab80 .functor OR 1, L_0x193ab10, v0x1934bb0_0, C4<0>, C4<0>;
L_0x193ac90 .functor AND 1, v0x1934a70_0, L_0x193ab80, C4<1>, C4<1>;
L_0x193ad50 .functor NOT 1, v0x1934930_0, C4<0>, C4<0>, C4<0>;
L_0x193ae20 .functor OR 1, L_0x193ad50, v0x19349d0_0, C4<0>, C4<0>;
L_0x193ae90 .functor AND 1, L_0x193ac90, L_0x193ae20, C4<1>, C4<1>;
L_0x193b010 .functor NOT 1, v0x19349d0_0, C4<0>, C4<0>, C4<0>;
L_0x193b080 .functor OR 1, L_0x193b010, v0x1934bb0_0, C4<0>, C4<0>;
L_0x193afa0 .functor AND 1, v0x1934a70_0, L_0x193b080, C4<1>, C4<1>;
L_0x193b210 .functor NOT 1, v0x1934930_0, C4<0>, C4<0>, C4<0>;
L_0x193b310 .functor OR 1, L_0x193b210, v0x1934bb0_0, C4<0>, C4<0>;
L_0x193b3d0 .functor AND 1, L_0x193afa0, L_0x193b310, C4<1>, C4<1>;
L_0x193b580 .functor XNOR 1, L_0x193ae90, L_0x193b3d0, C4<0>, C4<0>;
v0x18d7c00_0 .net *"_ivl_0", 0 0, L_0x18d86b0;  1 drivers
v0x18d8000_0 .net *"_ivl_12", 0 0, L_0x193ab10;  1 drivers
v0x18d83e0_0 .net *"_ivl_14", 0 0, L_0x193ab80;  1 drivers
v0x18d87c0_0 .net *"_ivl_16", 0 0, L_0x193ac90;  1 drivers
v0x18d8ba0_0 .net *"_ivl_18", 0 0, L_0x193ad50;  1 drivers
v0x18d8f80_0 .net *"_ivl_2", 0 0, L_0x18d8a90;  1 drivers
v0x18d9200_0 .net *"_ivl_20", 0 0, L_0x193ae20;  1 drivers
v0x1932ea0_0 .net *"_ivl_24", 0 0, L_0x193b010;  1 drivers
v0x1932f80_0 .net *"_ivl_26", 0 0, L_0x193b080;  1 drivers
v0x1933060_0 .net *"_ivl_28", 0 0, L_0x193afa0;  1 drivers
v0x1933140_0 .net *"_ivl_30", 0 0, L_0x193b210;  1 drivers
v0x1933220_0 .net *"_ivl_32", 0 0, L_0x193b310;  1 drivers
v0x1933300_0 .net *"_ivl_36", 0 0, L_0x193b580;  1 drivers
L_0x7f8105d9e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19333c0_0 .net *"_ivl_38", 0 0, L_0x7f8105d9e018;  1 drivers
v0x19334a0_0 .net *"_ivl_4", 0 0, L_0x18d8e70;  1 drivers
v0x1933580_0 .net *"_ivl_6", 0 0, L_0x18d90f0;  1 drivers
v0x1933660_0 .net *"_ivl_8", 0 0, L_0x18f1580;  1 drivers
v0x1933740_0 .net "a", 0 0, v0x1934930_0;  alias, 1 drivers
v0x1933800_0 .net "b", 0 0, v0x19349d0_0;  alias, 1 drivers
v0x19338c0_0 .net "c", 0 0, v0x1934a70_0;  alias, 1 drivers
v0x1933980_0 .net "d", 0 0, v0x1934bb0_0;  alias, 1 drivers
v0x1933a40_0 .net "out_pos", 0 0, L_0x193b690;  alias, 1 drivers
v0x1933b00_0 .net "out_sop", 0 0, L_0x190f0e0;  alias, 1 drivers
v0x1933bc0_0 .net "pos0", 0 0, L_0x193ae90;  1 drivers
v0x1933c80_0 .net "pos1", 0 0, L_0x193b3d0;  1 drivers
L_0x193b690 .functor MUXZ 1, L_0x7f8105d9e018, L_0x193ae90, L_0x193b580, C4<>;
S_0x1933e00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x18e6b80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1934930_0 .var "a", 0 0;
v0x19349d0_0 .var "b", 0 0;
v0x1934a70_0 .var "c", 0 0;
v0x1934b10_0 .net "clk", 0 0, v0x1939f80_0;  1 drivers
v0x1934bb0_0 .var "d", 0 0;
v0x1934ca0_0 .var/2u "fail", 0 0;
v0x1934d40_0 .var/2u "fail1", 0 0;
v0x1934de0_0 .net "tb_match", 0 0, L_0x19414b0;  alias, 1 drivers
v0x1934e80_0 .var "wavedrom_enable", 0 0;
v0x1934f20_0 .var "wavedrom_title", 511 0;
E_0x18e5360/0 .event negedge, v0x1934b10_0;
E_0x18e5360/1 .event posedge, v0x1934b10_0;
E_0x18e5360 .event/or E_0x18e5360/0, E_0x18e5360/1;
S_0x1934130 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1933e00;
 .timescale -12 -12;
v0x1934370_0 .var/2s "i", 31 0;
E_0x18e5200 .event posedge, v0x1934b10_0;
S_0x1934470 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1933e00;
 .timescale -12 -12;
v0x1934670_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1934750 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1933e00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1935100 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x18e6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x193b840 .functor NOT 1, v0x19349d0_0, C4<0>, C4<0>, C4<0>;
L_0x193b9e0 .functor AND 1, v0x1934930_0, L_0x193b840, C4<1>, C4<1>;
L_0x193bac0 .functor NOT 1, v0x1934a70_0, C4<0>, C4<0>, C4<0>;
L_0x193bc40 .functor AND 1, L_0x193b9e0, L_0x193bac0, C4<1>, C4<1>;
L_0x193bd80 .functor NOT 1, v0x1934bb0_0, C4<0>, C4<0>, C4<0>;
L_0x193bf00 .functor AND 1, L_0x193bc40, L_0x193bd80, C4<1>, C4<1>;
L_0x193c050 .functor NOT 1, v0x1934930_0, C4<0>, C4<0>, C4<0>;
L_0x193c1d0 .functor AND 1, L_0x193c050, v0x19349d0_0, C4<1>, C4<1>;
L_0x193c2e0 .functor NOT 1, v0x1934a70_0, C4<0>, C4<0>, C4<0>;
L_0x193c350 .functor AND 1, L_0x193c1d0, L_0x193c2e0, C4<1>, C4<1>;
L_0x193c4c0 .functor NOT 1, v0x1934bb0_0, C4<0>, C4<0>, C4<0>;
L_0x193c530 .functor AND 1, L_0x193c350, L_0x193c4c0, C4<1>, C4<1>;
L_0x193c660 .functor OR 1, L_0x193bf00, L_0x193c530, C4<0>, C4<0>;
L_0x193c770 .functor NOT 1, v0x1934930_0, C4<0>, C4<0>, C4<0>;
L_0x193c5f0 .functor NOT 1, v0x19349d0_0, C4<0>, C4<0>, C4<0>;
L_0x193c860 .functor AND 1, L_0x193c770, L_0x193c5f0, C4<1>, C4<1>;
L_0x193ca00 .functor AND 1, L_0x193c860, v0x1934a70_0, C4<1>, C4<1>;
L_0x193cac0 .functor NOT 1, v0x1934bb0_0, C4<0>, C4<0>, C4<0>;
L_0x193cbd0 .functor AND 1, L_0x193ca00, L_0x193cac0, C4<1>, C4<1>;
L_0x193cce0 .functor OR 1, L_0x193c660, L_0x193cbd0, C4<0>, C4<0>;
L_0x193cea0 .functor NOT 1, v0x1934930_0, C4<0>, C4<0>, C4<0>;
L_0x193cf10 .functor NOT 1, v0x19349d0_0, C4<0>, C4<0>, C4<0>;
L_0x193d040 .functor AND 1, L_0x193cea0, L_0x193cf10, C4<1>, C4<1>;
L_0x193d150 .functor NOT 1, v0x1934a70_0, C4<0>, C4<0>, C4<0>;
L_0x193d290 .functor AND 1, L_0x193d040, L_0x193d150, C4<1>, C4<1>;
L_0x193d3a0 .functor AND 1, L_0x193d290, v0x1934bb0_0, C4<1>, C4<1>;
L_0x193d540 .functor OR 1, L_0x193cce0, L_0x193d3a0, C4<0>, C4<0>;
L_0x193d650 .functor NOT 1, v0x1934930_0, C4<0>, C4<0>, C4<0>;
L_0x193d7b0 .functor NOT 1, v0x19349d0_0, C4<0>, C4<0>, C4<0>;
L_0x193d820 .functor AND 1, L_0x193d650, L_0x193d7b0, C4<1>, C4<1>;
L_0x193da30 .functor NOT 1, v0x1934a70_0, C4<0>, C4<0>, C4<0>;
L_0x193daa0 .functor AND 1, L_0x193d820, L_0x193da30, C4<1>, C4<1>;
L_0x193dcc0 .functor NOT 1, v0x1934bb0_0, C4<0>, C4<0>, C4<0>;
L_0x193dd30 .functor AND 1, L_0x193daa0, L_0x193dcc0, C4<1>, C4<1>;
L_0x193df60 .functor OR 1, L_0x193d540, L_0x193dd30, C4<0>, C4<0>;
L_0x193e070 .functor AND 1, v0x1934930_0, v0x19349d0_0, C4<1>, C4<1>;
L_0x193e210 .functor AND 1, L_0x193e070, v0x1934a70_0, C4<1>, C4<1>;
L_0x193e2d0 .functor NOT 1, v0x1934bb0_0, C4<0>, C4<0>, C4<0>;
L_0x193e0e0 .functor AND 1, L_0x193e210, L_0x193e2d0, C4<1>, C4<1>;
L_0x193e480 .functor OR 1, L_0x193df60, L_0x193e0e0, C4<0>, C4<0>;
L_0x193e6e0 .functor AND 1, v0x1934930_0, v0x19349d0_0, C4<1>, C4<1>;
L_0x193e750 .functor AND 1, L_0x193e6e0, v0x1934a70_0, C4<1>, C4<1>;
L_0x193e970 .functor AND 1, L_0x193e750, v0x1934bb0_0, C4<1>, C4<1>;
L_0x193ea30 .functor OR 1, L_0x193e480, L_0x193e970, C4<0>, C4<0>;
L_0x193ed00 .functor NOT 1, v0x1934930_0, C4<0>, C4<0>, C4<0>;
L_0x193ed70 .functor NOT 1, v0x19349d0_0, C4<0>, C4<0>, C4<0>;
L_0x193ef60 .functor OR 1, L_0x193ed00, L_0x193ed70, C4<0>, C4<0>;
L_0x193f070 .functor OR 1, L_0x193ef60, v0x1934a70_0, C4<0>, C4<0>;
L_0x193f2c0 .functor OR 1, L_0x193f070, v0x1934bb0_0, C4<0>, C4<0>;
L_0x193f380 .functor NOT 1, v0x19349d0_0, C4<0>, C4<0>, C4<0>;
L_0x193f590 .functor OR 1, v0x1934930_0, L_0x193f380, C4<0>, C4<0>;
L_0x193f650 .functor NOT 1, v0x1934a70_0, C4<0>, C4<0>, C4<0>;
L_0x193fa80 .functor OR 1, L_0x193f590, L_0x193f650, C4<0>, C4<0>;
L_0x193fb90 .functor NOT 1, v0x1934bb0_0, C4<0>, C4<0>, C4<0>;
L_0x193ffd0 .functor OR 1, L_0x193fa80, L_0x193fb90, C4<0>, C4<0>;
L_0x19400e0 .functor AND 1, L_0x193f2c0, L_0x193ffd0, C4<1>, C4<1>;
L_0x19403c0 .functor NOT 1, v0x1934930_0, C4<0>, C4<0>, C4<0>;
L_0x1940640 .functor OR 1, L_0x19403c0, v0x19349d0_0, C4<0>, C4<0>;
L_0x19408e0 .functor NOT 1, v0x1934a70_0, C4<0>, C4<0>, C4<0>;
L_0x1940950 .functor OR 1, L_0x1940640, L_0x19408e0, C4<0>, C4<0>;
L_0x1940c50 .functor NOT 1, v0x1934bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1940cc0 .functor OR 1, L_0x1940950, L_0x1940c50, C4<0>, C4<0>;
L_0x1940fd0 .functor AND 1, L_0x19400e0, L_0x1940cc0, C4<1>, C4<1>;
v0x19352c0_0 .net *"_ivl_0", 0 0, L_0x193b840;  1 drivers
v0x19353a0_0 .net *"_ivl_10", 0 0, L_0x193bf00;  1 drivers
v0x1935480_0 .net *"_ivl_100", 0 0, L_0x193f590;  1 drivers
v0x1935570_0 .net *"_ivl_102", 0 0, L_0x193f650;  1 drivers
v0x1935650_0 .net *"_ivl_104", 0 0, L_0x193fa80;  1 drivers
v0x1935780_0 .net *"_ivl_106", 0 0, L_0x193fb90;  1 drivers
v0x1935860_0 .net *"_ivl_108", 0 0, L_0x193ffd0;  1 drivers
v0x1935940_0 .net *"_ivl_110", 0 0, L_0x19400e0;  1 drivers
v0x1935a20_0 .net *"_ivl_112", 0 0, L_0x19403c0;  1 drivers
v0x1935b90_0 .net *"_ivl_114", 0 0, L_0x1940640;  1 drivers
v0x1935c70_0 .net *"_ivl_116", 0 0, L_0x19408e0;  1 drivers
v0x1935d50_0 .net *"_ivl_118", 0 0, L_0x1940950;  1 drivers
v0x1935e30_0 .net *"_ivl_12", 0 0, L_0x193c050;  1 drivers
v0x1935f10_0 .net *"_ivl_120", 0 0, L_0x1940c50;  1 drivers
v0x1935ff0_0 .net *"_ivl_122", 0 0, L_0x1940cc0;  1 drivers
v0x19360d0_0 .net *"_ivl_14", 0 0, L_0x193c1d0;  1 drivers
v0x19361b0_0 .net *"_ivl_16", 0 0, L_0x193c2e0;  1 drivers
v0x19363a0_0 .net *"_ivl_18", 0 0, L_0x193c350;  1 drivers
v0x1936480_0 .net *"_ivl_2", 0 0, L_0x193b9e0;  1 drivers
v0x1936560_0 .net *"_ivl_20", 0 0, L_0x193c4c0;  1 drivers
v0x1936640_0 .net *"_ivl_22", 0 0, L_0x193c530;  1 drivers
v0x1936720_0 .net *"_ivl_24", 0 0, L_0x193c660;  1 drivers
v0x1936800_0 .net *"_ivl_26", 0 0, L_0x193c770;  1 drivers
v0x19368e0_0 .net *"_ivl_28", 0 0, L_0x193c5f0;  1 drivers
v0x19369c0_0 .net *"_ivl_30", 0 0, L_0x193c860;  1 drivers
v0x1936aa0_0 .net *"_ivl_32", 0 0, L_0x193ca00;  1 drivers
v0x1936b80_0 .net *"_ivl_34", 0 0, L_0x193cac0;  1 drivers
v0x1936c60_0 .net *"_ivl_36", 0 0, L_0x193cbd0;  1 drivers
v0x1936d40_0 .net *"_ivl_38", 0 0, L_0x193cce0;  1 drivers
v0x1936e20_0 .net *"_ivl_4", 0 0, L_0x193bac0;  1 drivers
v0x1936f00_0 .net *"_ivl_40", 0 0, L_0x193cea0;  1 drivers
v0x1936fe0_0 .net *"_ivl_42", 0 0, L_0x193cf10;  1 drivers
v0x19370c0_0 .net *"_ivl_44", 0 0, L_0x193d040;  1 drivers
v0x19373b0_0 .net *"_ivl_46", 0 0, L_0x193d150;  1 drivers
v0x1937490_0 .net *"_ivl_48", 0 0, L_0x193d290;  1 drivers
v0x1937570_0 .net *"_ivl_50", 0 0, L_0x193d3a0;  1 drivers
v0x1937650_0 .net *"_ivl_52", 0 0, L_0x193d540;  1 drivers
v0x1937730_0 .net *"_ivl_54", 0 0, L_0x193d650;  1 drivers
v0x1937810_0 .net *"_ivl_56", 0 0, L_0x193d7b0;  1 drivers
v0x19378f0_0 .net *"_ivl_58", 0 0, L_0x193d820;  1 drivers
v0x19379d0_0 .net *"_ivl_6", 0 0, L_0x193bc40;  1 drivers
v0x1937ab0_0 .net *"_ivl_60", 0 0, L_0x193da30;  1 drivers
v0x1937b90_0 .net *"_ivl_62", 0 0, L_0x193daa0;  1 drivers
v0x1937c70_0 .net *"_ivl_64", 0 0, L_0x193dcc0;  1 drivers
v0x1937d50_0 .net *"_ivl_66", 0 0, L_0x193dd30;  1 drivers
v0x1937e30_0 .net *"_ivl_68", 0 0, L_0x193df60;  1 drivers
v0x1937f10_0 .net *"_ivl_70", 0 0, L_0x193e070;  1 drivers
v0x1937ff0_0 .net *"_ivl_72", 0 0, L_0x193e210;  1 drivers
v0x19380d0_0 .net *"_ivl_74", 0 0, L_0x193e2d0;  1 drivers
v0x19381b0_0 .net *"_ivl_76", 0 0, L_0x193e0e0;  1 drivers
v0x1938290_0 .net *"_ivl_78", 0 0, L_0x193e480;  1 drivers
v0x1938370_0 .net *"_ivl_8", 0 0, L_0x193bd80;  1 drivers
v0x1938450_0 .net *"_ivl_80", 0 0, L_0x193e6e0;  1 drivers
v0x1938530_0 .net *"_ivl_82", 0 0, L_0x193e750;  1 drivers
v0x1938610_0 .net *"_ivl_84", 0 0, L_0x193e970;  1 drivers
v0x19386f0_0 .net *"_ivl_88", 0 0, L_0x193ed00;  1 drivers
v0x19387d0_0 .net *"_ivl_90", 0 0, L_0x193ed70;  1 drivers
v0x19388b0_0 .net *"_ivl_92", 0 0, L_0x193ef60;  1 drivers
v0x1938990_0 .net *"_ivl_94", 0 0, L_0x193f070;  1 drivers
v0x1938a70_0 .net *"_ivl_96", 0 0, L_0x193f2c0;  1 drivers
v0x1938b50_0 .net *"_ivl_98", 0 0, L_0x193f380;  1 drivers
v0x1938c30_0 .net "a", 0 0, v0x1934930_0;  alias, 1 drivers
v0x1938cd0_0 .net "b", 0 0, v0x19349d0_0;  alias, 1 drivers
v0x1938dc0_0 .net "c", 0 0, v0x1934a70_0;  alias, 1 drivers
v0x1938eb0_0 .net "d", 0 0, v0x1934bb0_0;  alias, 1 drivers
v0x19393b0_0 .net "out_pos", 0 0, L_0x1940fd0;  alias, 1 drivers
v0x1939470_0 .net "out_sop", 0 0, L_0x193ea30;  alias, 1 drivers
S_0x19395f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x18e6b80;
 .timescale -12 -12;
E_0x18cd9f0 .event anyedge, v0x193a3e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x193a3e0_0;
    %nor/r;
    %assign/vec4 v0x193a3e0_0, 0;
    %wait E_0x18cd9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1933e00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1934ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1934d40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1933e00;
T_4 ;
    %wait E_0x18e5360;
    %load/vec4 v0x1934de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1934ca0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1933e00;
T_5 ;
    %wait E_0x18e5200;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1934bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1934a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19349d0_0, 0;
    %assign/vec4 v0x1934930_0, 0;
    %wait E_0x18e5200;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1934bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1934a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19349d0_0, 0;
    %assign/vec4 v0x1934930_0, 0;
    %wait E_0x18e5200;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1934bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1934a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19349d0_0, 0;
    %assign/vec4 v0x1934930_0, 0;
    %wait E_0x18e5200;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1934bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1934a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19349d0_0, 0;
    %assign/vec4 v0x1934930_0, 0;
    %wait E_0x18e5200;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1934bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1934a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19349d0_0, 0;
    %assign/vec4 v0x1934930_0, 0;
    %wait E_0x18e5200;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1934bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1934a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19349d0_0, 0;
    %assign/vec4 v0x1934930_0, 0;
    %wait E_0x18e5200;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1934bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1934a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19349d0_0, 0;
    %assign/vec4 v0x1934930_0, 0;
    %wait E_0x18e5200;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1934bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1934a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19349d0_0, 0;
    %assign/vec4 v0x1934930_0, 0;
    %wait E_0x18e5200;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1934bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1934a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19349d0_0, 0;
    %assign/vec4 v0x1934930_0, 0;
    %wait E_0x18e5200;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1934bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1934a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19349d0_0, 0;
    %assign/vec4 v0x1934930_0, 0;
    %wait E_0x18e5200;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1934bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1934a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19349d0_0, 0;
    %assign/vec4 v0x1934930_0, 0;
    %wait E_0x18e5200;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1934bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1934a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19349d0_0, 0;
    %assign/vec4 v0x1934930_0, 0;
    %wait E_0x18e5200;
    %load/vec4 v0x1934ca0_0;
    %store/vec4 v0x1934d40_0, 0, 1;
    %fork t_1, S_0x1934130;
    %jmp t_0;
    .scope S_0x1934130;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1934370_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1934370_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x18e5200;
    %load/vec4 v0x1934370_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1934bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1934a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19349d0_0, 0;
    %assign/vec4 v0x1934930_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1934370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1934370_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1933e00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18e5360;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1934bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1934a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19349d0_0, 0;
    %assign/vec4 v0x1934930_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1934ca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1934d40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18e6b80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1939f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x193a3e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x18e6b80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1939f80_0;
    %inv;
    %store/vec4 v0x1939f80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x18e6b80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1934b10_0, v0x193a550_0, v0x1939da0_0, v0x1939e40_0, v0x1939ee0_0, v0x193a020_0, v0x193a2a0_0, v0x193a200_0, v0x193a160_0, v0x193a0c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x18e6b80;
T_9 ;
    %load/vec4 v0x193a340_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x193a340_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x193a340_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x193a340_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x193a340_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x193a340_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x193a340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x193a340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x193a340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x193a340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x18e6b80;
T_10 ;
    %wait E_0x18e5360;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x193a340_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x193a340_0, 4, 32;
    %load/vec4 v0x193a480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x193a340_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x193a340_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x193a340_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x193a340_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x193a2a0_0;
    %load/vec4 v0x193a2a0_0;
    %load/vec4 v0x193a200_0;
    %xor;
    %load/vec4 v0x193a2a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x193a340_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x193a340_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x193a340_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x193a340_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x193a160_0;
    %load/vec4 v0x193a160_0;
    %load/vec4 v0x193a0c0_0;
    %xor;
    %load/vec4 v0x193a160_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x193a340_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x193a340_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x193a340_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x193a340_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response28/top_module.sv";
