<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>S32 SDK: platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top" style="height:auto; width:100%"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
  <img id="projectlogo" style="height:auto; width:100%" alt="Logo" src="s32sdk_logo_small.jpg"/>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('clock___s32_k1xx_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">clock_S32K1xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="clock___s32_k1xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013 - 2014, Freescale Semiconductor, Inc.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright 2016-2020 NXP</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * NXP Confidential. This software is owned or controlled by NXP and may only be</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * used strictly in accordance with the applicable license terms. By expressly</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * accepting such terms or by downloading, installing, activating and/or otherwise</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * using the software, you are agreeing that you have read, and that you agree to</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * comply with and are bound by, such license terms. If you do not agree to be</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * bound by the applicable license terms, then you may not retain, install,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * activate or otherwise use the software. The production use license in</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * Section 2.3 is expressly granted for this software.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef CLOCK_S32K1xx_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define CLOCK_S32K1xx_H</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="device__registers_8h.html">device_registers.h</a>&quot;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="status_8h.html">status.h</a>&quot;</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * Definitions</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> uint8_t <a class="code" href="group__clock__manager__s32k1xx.html#ga49ec5cfe81b5cd5821690be447f94c50">peripheralFeaturesList</a>[<a class="code" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728a21a32539cf372c178e3cd0666068c889">CLOCK_NAME_COUNT</a>];</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gabaafdea3cf68397fd40caa0f359190d3">   57</a></span>&#160;<span class="preprocessor">#define NUMBER_OF_TCLK_INPUTS 3U</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__clock__manager__s32k1xx.html#ga9d36597370087617b58f0996d13c4944">g_TClkFreq</a>[<a class="code" href="group__clock__manager__s32k1xx.html#gabaafdea3cf68397fd40caa0f359190d3">NUMBER_OF_TCLK_INPUTS</a>];      </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__clock__manager__s32k1xx.html#ga1427c41e19c5e15edd30cc41e248a1d8">g_xtal0ClkFreq</a>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__clock__manager__s32k1xx.html#ga3a778ea62dbd2a38bb5a54b2b79ea975">g_RtcClkInFreq</a>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga93fb75158aaa8280897c6f361646846c">   67</a></span>&#160;<span class="preprocessor">#define SYS_CLK_MAX_NO    3U</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gaf9ec30a937ad54bfab35d232e57a03e9">   68</a></span>&#160;<span class="preprocessor">#define CORE_CLK_INDEX    0U</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gac1fea7df09c915ddf5cc3146af20705a">   69</a></span>&#160;<span class="preprocessor">#define BUS_CLK_INDEX     1U</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga0831584cef634510083676e427631467">   70</a></span>&#160;<span class="preprocessor">#define SLOW_CLK_INDEX    2U</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;{</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca34052c0b1ab2339d68931eceeb15348d">   78</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca34052c0b1ab2339d68931eceeb15348d">SIM_RTCCLK_SEL_SOSCDIV1_CLK</a>   = 0x0U,           </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29caa24891309e6550467c1423ee5cac25cf">   79</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29caa24891309e6550467c1423ee5cac25cf">SIM_RTCCLK_SEL_LPO_32K</a>        = 0x1U,           </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca5534f2401d9bd76c3c23354006f5fe8c">   80</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca5534f2401d9bd76c3c23354006f5fe8c">SIM_RTCCLK_SEL_RTC_CLKIN</a>      = 0x2U,           </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca8d08d0cf62194aa583aa8face0399834">   81</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca8d08d0cf62194aa583aa8face0399834">SIM_RTCCLK_SEL_FIRCDIV1_CLK</a>   = 0x3U,           </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">sim_rtc_clk_sel_src_t</a>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;{</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794adaec63dfca0c1ede572785e1e0b275df74">   90</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794adaec63dfca0c1ede572785e1e0b275df74">SIM_LPO_CLK_SEL_LPO_128K</a>    = 0x0,           </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada882d43c63731c311b33d95f94a1a3a58">   91</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada882d43c63731c311b33d95f94a1a3a58">SIM_LPO_CLK_SEL_NO_CLOCK</a>    = 0x1,           </div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada7c98890ac594344cc75dab78ad15e896">   92</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada7c98890ac594344cc75dab78ad15e896">SIM_LPO_CLK_SEL_LPO_32K</a>     = 0x2,           </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada6ae937d6dadc92acef3450ce34929625">   93</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada6ae937d6dadc92acef3450ce34929625">SIM_LPO_CLK_SEL_LPO_1K</a>      = 0x3,           </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">sim_lpoclk_sel_src_t</a>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">  100</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;{</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae1f5d9c9b24e7711c7aad28227825fc3">  102</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae1f5d9c9b24e7711c7aad28227825fc3">SIM_CLKOUT_SEL_SYSTEM_SCG_CLKOUT</a>     = 0U,     </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca072ff3796c7a64fce251466de601c397">  103</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca072ff3796c7a64fce251466de601c397">SIM_CLKOUT_SEL_SYSTEM_SOSC_DIV2_CLK</a>  = 2U,     </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae84bf5e73e08e2705f04ffb703b34a20">  104</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae84bf5e73e08e2705f04ffb703b34a20">SIM_CLKOUT_SEL_SYSTEM_SIRC_DIV2_CLK</a>  = 4U,     </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca890c460685224d21f257a600aa8d9f18">  105</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca890c460685224d21f257a600aa8d9f18">SIM_CLKOUT_SEL_SYSTEM_FIRC_DIV2_CLK</a>  = 6U,     </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae50528683f453b370a0699cfad5797a7">  106</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae50528683f453b370a0699cfad5797a7">SIM_CLKOUT_SEL_SYSTEM_HCLK</a>           = 7U,     </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca6c0b7af8cf08a92ad216dad47500231d">  107</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca6c0b7af8cf08a92ad216dad47500231d">SIM_CLKOUT_SEL_SYSTEM_SPLL_DIV2_CLK</a>  = 8U,     </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca23abd9824d282ce8d7c428db1859bb72">  108</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca23abd9824d282ce8d7c428db1859bb72">SIM_CLKOUT_SEL_SYSTEM_BUS_CLK</a>        = 9U,     </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca3fe269cb3b6eeedcfb556b7b5bd6aaf3">  109</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca3fe269cb3b6eeedcfb556b7b5bd6aaf3">SIM_CLKOUT_SEL_SYSTEM_LPO_128K_CLK</a>   = 10U,    </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cacbb470184ad740859309bd68bebe756d">  110</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cacbb470184ad740859309bd68bebe756d">SIM_CLKOUT_SEL_SYSTEM_LPO_CLK</a>        = 12U,    </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cace716f1ed920f9efb65e6933b7b2f88c">  111</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cace716f1ed920f9efb65e6933b7b2f88c">SIM_CLKOUT_SEL_SYSTEM_RTC_CLK</a>        = 14U,    </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#if defined (QuadSPI_INSTANCE_COUNT)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    SIM_CLKOUT_SEL_SYSTEM_SFIF_CLK_HYP   = 5U,     </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    SIM_CLKOUT_SEL_SYSTEM_IPG_CLK        = 11U,    </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    SIM_CLKOUT_SEL_SYSTEM_IPG_CLK_SFIF   = 13U,    </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    SIM_CLKOUT_SEL_SYSTEM_IPG_CLK_2XSFIF = 15U     </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">sim_clkout_src_t</a>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">  125</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;{</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a01534d8f597694ad004b982101f6e813">  127</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a01534d8f597694ad004b982101f6e813">SIM_CLKOUT_DIV_BY_1</a> = 0x0U,        </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac97cc016f7aea9564d6993d76648bbaa">  128</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac97cc016f7aea9564d6993d76648bbaa">SIM_CLKOUT_DIV_BY_2</a> = 0x1U,        </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ad1b0a10bb4f7e07fafc7b8f3877098b2">  129</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ad1b0a10bb4f7e07fafc7b8f3877098b2">SIM_CLKOUT_DIV_BY_3</a> = 0x2U,        </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac6e87fb255135a527f91720d8e5a4380">  130</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac6e87fb255135a527f91720d8e5a4380">SIM_CLKOUT_DIV_BY_4</a> = 0x3U,        </div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ae290b85702de40bc46fe16a5ae7ba68d">  131</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ae290b85702de40bc46fe16a5ae7ba68d">SIM_CLKOUT_DIV_BY_5</a> = 0x4U,        </div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a9906f618a32b2b495fb2b1525703e309">  132</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a9906f618a32b2b495fb2b1525703e309">SIM_CLKOUT_DIV_BY_6</a> = 0x5U,        </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923aa99f61908701cdc56e57d35fc57caaaa">  133</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923aa99f61908701cdc56e57d35fc57caaaa">SIM_CLKOUT_DIV_BY_7</a> = 0x6U,        </div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a76dd8b78ea4eef446ef7566124d2105d">  134</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a76dd8b78ea4eef446ef7566124d2105d">SIM_CLKOUT_DIV_BY_8</a> = 0x7U,        </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">sim_clkout_div_t</a>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structsim__clock__out__config__t.html">  142</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;{</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structsim__clock__out__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  144</a></span>&#160;    <span class="keywordtype">bool</span>              <a class="code" href="structsim__clock__out__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;     </div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structsim__clock__out__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">  145</a></span>&#160;    <span class="keywordtype">bool</span>              <a class="code" href="structsim__clock__out__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">enable</a>;         </div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structsim__clock__out__config__t.html#ae06182dd571a977cb6d8c9fca7007089">  146</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">sim_clkout_src_t</a>  <a class="code" href="structsim__clock__out__config__t.html#ae06182dd571a977cb6d8c9fca7007089">source</a>;         </div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structsim__clock__out__config__t.html#a4cd000efdc2d73a734be4a5de1d7fa74">  147</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">sim_clkout_div_t</a>  <a class="code" href="structsim__clock__out__config__t.html#a4cd000efdc2d73a734be4a5de1d7fa74">divider</a>;        </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;} <a class="code" href="structsim__clock__out__config__t.html">sim_clock_out_config_t</a>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="structsim__lpo__clock__config__t.html">  155</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;{</div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structsim__lpo__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  157</a></span>&#160;    <span class="keywordtype">bool</span>                  <a class="code" href="structsim__lpo__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;       </div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="structsim__lpo__clock__config__t.html#a349df16933ec0c4bdc6d022857f041a8">  158</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">sim_rtc_clk_sel_src_t</a> <a class="code" href="structsim__lpo__clock__config__t.html#a349df16933ec0c4bdc6d022857f041a8">sourceRtcClk</a>;     </div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structsim__lpo__clock__config__t.html#a95fba601de129d5bfcad4c5c31e3b9aa">  159</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">sim_lpoclk_sel_src_t</a>  <a class="code" href="structsim__lpo__clock__config__t.html#a95fba601de129d5bfcad4c5c31e3b9aa">sourceLpoClk</a>;     </div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structsim__lpo__clock__config__t.html#a947c3e28b49a43eed737a203d3072d36">  160</a></span>&#160;    <span class="keywordtype">bool</span>                  <a class="code" href="structsim__lpo__clock__config__t.html#a947c3e28b49a43eed737a203d3072d36">enableLpo32k</a>;     </div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structsim__lpo__clock__config__t.html#ab9d2aff71015a41005810981a3760914">  161</a></span>&#160;    <span class="keywordtype">bool</span>                  <a class="code" href="structsim__lpo__clock__config__t.html#ab9d2aff71015a41005810981a3760914">enableLpo1k</a>;      </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;} <a class="code" href="structsim__lpo__clock__config__t.html">sim_lpo_clock_config_t</a>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="structsim__tclk__config__t.html">  168</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;{</div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="structsim__tclk__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  170</a></span>&#160;    <span class="keywordtype">bool</span>      <a class="code" href="structsim__tclk__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;                         </div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="structsim__tclk__config__t.html#a685618aef60924761d64a2ba4a66de08">  171</a></span>&#160;    uint32_t  tclkFreq[<a class="code" href="group__clock__manager__s32k1xx.html#gabaafdea3cf68397fd40caa0f359190d3">NUMBER_OF_TCLK_INPUTS</a>];    </div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="structsim__tclk__config__t.html#a9e9390e146d613dc624b8189ce987178">  172</a></span>&#160;    uint32_t  extPinSrc[<a class="code" href="group___f_t_m___peripheral___access___layer.html#ga1ce83087268ac3c0c51c88377eaa34e3">FTM_INSTANCE_COUNT</a>];     </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;} <a class="code" href="structsim__tclk__config__t.html">sim_tclk_config_t</a>;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structsim__plat__gate__config__t.html">  179</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;{</div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="structsim__plat__gate__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  181</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsim__plat__gate__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;     </div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="structsim__plat__gate__config__t.html#ac1c30b6cd83dc9436af8eda3524fa27f">  182</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsim__plat__gate__config__t.html#ac1c30b6cd83dc9436af8eda3524fa27f">enableMscm</a>;     </div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="structsim__plat__gate__config__t.html#a64adb220437d7367690769cd13acfd29">  183</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsim__plat__gate__config__t.html#a64adb220437d7367690769cd13acfd29">enableMpu</a>;      </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="structsim__plat__gate__config__t.html#a56a2dd81c9a15119f1f27677282f2508">  184</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsim__plat__gate__config__t.html#a56a2dd81c9a15119f1f27677282f2508">enableDma</a>;      </div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structsim__plat__gate__config__t.html#a7a0b8be3cfc8e5b0e2b2525153677120">  185</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsim__plat__gate__config__t.html#a7a0b8be3cfc8e5b0e2b2525153677120">enableErm</a>;      </div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="structsim__plat__gate__config__t.html#add8e195fea699911099f4f47da2a0950">  186</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsim__plat__gate__config__t.html#add8e195fea699911099f4f47da2a0950">enableEim</a>;      </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;} <a class="code" href="structsim__plat__gate__config__t.html">sim_plat_gate_config_t</a>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="structsim__qspi__ref__clk__gating__t.html">  193</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;{</div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="structsim__qspi__ref__clk__gating__t.html#aee788e4ddf6fbeee7756709b9f69c27c">  195</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsim__qspi__ref__clk__gating__t.html#aee788e4ddf6fbeee7756709b9f69c27c">enableQspiRefClk</a>;      </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;} <a class="code" href="structsim__qspi__ref__clk__gating__t.html">sim_qspi_ref_clk_gating_t</a>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">  203</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;{</div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga77d4098479e97a65039bd8749326a178a95e0d19c9656a5b92f62510253a9e89b">  205</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga77d4098479e97a65039bd8749326a178a95e0d19c9656a5b92f62510253a9e89b">CLOCK_TRACE_SRC_CORE_CLK</a>            = 0x0          </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">clock_trace_src_t</a>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="structsim__trace__clock__config__t.html">  213</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;{</div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="structsim__trace__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  215</a></span>&#160;    <span class="keywordtype">bool</span>               <a class="code" href="structsim__trace__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;    </div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="structsim__trace__clock__config__t.html#a5979379e2030e33a6ed90d143558f536">  216</a></span>&#160;    <span class="keywordtype">bool</span>               <a class="code" href="structsim__trace__clock__config__t.html#a5979379e2030e33a6ed90d143558f536">divEnable</a>;     </div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="structsim__trace__clock__config__t.html#abcc559c8a127782272cec4d21ba3058b">  217</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">clock_trace_src_t</a>  <a class="code" href="structsim__trace__clock__config__t.html#abcc559c8a127782272cec4d21ba3058b">source</a>;        </div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="structsim__trace__clock__config__t.html#a69b787541e43a8cfea7991dc50926b7b">  218</a></span>&#160;    uint8_t            <a class="code" href="structsim__trace__clock__config__t.html#a69b787541e43a8cfea7991dc50926b7b">divider</a>;       </div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="structsim__trace__clock__config__t.html#a20b0fc69f1f4d971c9e0d2ba4f5ac8f5">  219</a></span>&#160;    <span class="keywordtype">bool</span>               <a class="code" href="structsim__trace__clock__config__t.html#a20b0fc69f1f4d971c9e0d2ba4f5ac8f5">divFraction</a>;   </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;} <a class="code" href="structsim__trace__clock__config__t.html">sim_trace_clock_config_t</a>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="structsim__clock__config__t.html">  226</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;{</div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="structsim__clock__config__t.html#a9df46af81f6758df2d3b5fc24a1c5104">  228</a></span>&#160;    <a class="code" href="structsim__clock__out__config__t.html">sim_clock_out_config_t</a>    <a class="code" href="structsim__clock__config__t.html#a9df46af81f6758df2d3b5fc24a1c5104">clockOutConfig</a>;                 </div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="structsim__clock__config__t.html#a9aaa3354e45c4a81ff2a80c3b4f976cf">  229</a></span>&#160;    <a class="code" href="structsim__lpo__clock__config__t.html">sim_lpo_clock_config_t</a>    <a class="code" href="structsim__clock__config__t.html#a9aaa3354e45c4a81ff2a80c3b4f976cf">lpoClockConfig</a>;                 </div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="structsim__clock__config__t.html#a55200fce9de3945c13a401f9c67010d7">  230</a></span>&#160;    <a class="code" href="structsim__tclk__config__t.html">sim_tclk_config_t</a>         <a class="code" href="structsim__clock__config__t.html#a55200fce9de3945c13a401f9c67010d7">tclkConfig</a>;                     </div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="structsim__clock__config__t.html#aaf9678765a8ce2ff2b304deaf30f6793">  231</a></span>&#160;    <a class="code" href="structsim__plat__gate__config__t.html">sim_plat_gate_config_t</a>    <a class="code" href="structsim__clock__config__t.html#aaf9678765a8ce2ff2b304deaf30f6793">platGateConfig</a>;                 </div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="structsim__clock__config__t.html#a8402a59a4700ee5a436ea301fa5be0e3">  232</a></span>&#160;    <a class="code" href="structsim__trace__clock__config__t.html">sim_trace_clock_config_t</a>  <a class="code" href="structsim__clock__config__t.html#a8402a59a4700ee5a436ea301fa5be0e3">traceClockConfig</a>;               </div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="structsim__clock__config__t.html#aafb62004538e627baf1cc7ff58188517">  233</a></span>&#160;    <a class="code" href="structsim__qspi__ref__clk__gating__t.html">sim_qspi_ref_clk_gating_t</a> <a class="code" href="structsim__clock__config__t.html#aafb62004538e627baf1cc7ff58188517">qspiRefClkGating</a>;               </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;} <a class="code" href="structsim__clock__config__t.html">sim_clock_config_t</a>;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">  241</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;{</div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafacef42113a0cea996689c8c4062136299">  243</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafacef42113a0cea996689c8c4062136299">SCG_SYSTEM_CLOCK_SRC_SYS_OSC</a>  = 1U,       </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafaafca709d1bda5bd4aa0ba5861a574725">  244</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafaafca709d1bda5bd4aa0ba5861a574725">SCG_SYSTEM_CLOCK_SRC_SIRC</a>     = 2U,       </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa2ba6487b184c93e10b091daa830f6eab">  245</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa2ba6487b184c93e10b091daa830f6eab">SCG_SYSTEM_CLOCK_SRC_FIRC</a>     = 3U,       </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#if FEATURE_HAS_SPLL_CLK</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8cd10b621684c98cc19224326adc8a9a">  247</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8cd10b621684c98cc19224326adc8a9a">SCG_SYSTEM_CLOCK_SRC_SYS_PLL</a>  = 6U,       </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8b949a043402dcfb30a88a7e0f7429ef">  249</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8b949a043402dcfb30a88a7e0f7429ef">SCG_SYSTEM_CLOCK_SRC_NONE</a>     = 255U      </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">scg_system_clock_src_t</a>;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">  256</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;{</div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135acf69f8db859d461526068a01cb9c1d61">  258</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135acf69f8db859d461526068a01cb9c1d61">SCG_SYSTEM_CLOCK_DIV_BY_1</a>   = 0U,     </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a5bca47e84a607826ab95e26ac35386cf">  259</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a5bca47e84a607826ab95e26ac35386cf">SCG_SYSTEM_CLOCK_DIV_BY_2</a>   = 1U,     </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a39c6a63dc1b3bd6e7adbf98af1cffe1f">  260</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a39c6a63dc1b3bd6e7adbf98af1cffe1f">SCG_SYSTEM_CLOCK_DIV_BY_3</a>   = 2U,     </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ade5e73cc3fed5735ee159f91faa8ff11">  261</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ade5e73cc3fed5735ee159f91faa8ff11">SCG_SYSTEM_CLOCK_DIV_BY_4</a>   = 3U,     </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a123b5eb2ca500402b2f2e087bbfbcdf3">  262</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a123b5eb2ca500402b2f2e087bbfbcdf3">SCG_SYSTEM_CLOCK_DIV_BY_5</a>   = 4U,     </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a2f56abdb043fc6d2795ad58549aea77d">  263</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a2f56abdb043fc6d2795ad58549aea77d">SCG_SYSTEM_CLOCK_DIV_BY_6</a>   = 5U,     </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a965c33a1a1a17adb9aad06513023ec74">  264</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a965c33a1a1a17adb9aad06513023ec74">SCG_SYSTEM_CLOCK_DIV_BY_7</a>   = 6U,     </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a9b781e26d8b2998076ed686c618fdd12">  265</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a9b781e26d8b2998076ed686c618fdd12">SCG_SYSTEM_CLOCK_DIV_BY_8</a>   = 7U,     </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a7ac36c2ec7812f2b73ef0ddede91189e">  266</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a7ac36c2ec7812f2b73ef0ddede91189e">SCG_SYSTEM_CLOCK_DIV_BY_9</a>   = 8U,     </div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135aadf8831a26798081a1d22eaf30c8e718">  267</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135aadf8831a26798081a1d22eaf30c8e718">SCG_SYSTEM_CLOCK_DIV_BY_10</a>  = 9U,     </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ae42b643e00fb249aa5b4fe41df48b929">  268</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ae42b643e00fb249aa5b4fe41df48b929">SCG_SYSTEM_CLOCK_DIV_BY_11</a>  = 10U,    </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a94ad9f4b8b80ed74af46240029928a5d">  269</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a94ad9f4b8b80ed74af46240029928a5d">SCG_SYSTEM_CLOCK_DIV_BY_12</a>  = 11U,    </div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a1bcb3cb7ba55666165a5b17929677c9b">  270</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a1bcb3cb7ba55666165a5b17929677c9b">SCG_SYSTEM_CLOCK_DIV_BY_13</a>  = 12U,    </div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ab231af768d98b725d3eaa8a06c44a159">  271</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ab231af768d98b725d3eaa8a06c44a159">SCG_SYSTEM_CLOCK_DIV_BY_14</a>  = 13U,    </div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a37e8c1b3856e13438a5cd5594e7b14e6">  272</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a37e8c1b3856e13438a5cd5594e7b14e6">SCG_SYSTEM_CLOCK_DIV_BY_15</a>  = 14U,    </div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a0cf7e5129fb7b41d3d244766855560a2">  273</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a0cf7e5129fb7b41d3d244766855560a2">SCG_SYSTEM_CLOCK_DIV_BY_16</a>  = 15U,    </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">scg_system_clock_div_t</a>;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structscg__system__clock__config__t.html">  280</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;{</div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="structscg__system__clock__config__t.html#a826707b0d30d08458be6cca606291a8f">  282</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">scg_system_clock_div_t</a> <a class="code" href="structscg__system__clock__config__t.html#a826707b0d30d08458be6cca606291a8f">divSlow</a>;  </div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="structscg__system__clock__config__t.html#a0fe8ce6fa35e90ee50681bbb766260de">  283</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">scg_system_clock_div_t</a> <a class="code" href="structscg__system__clock__config__t.html#a0fe8ce6fa35e90ee50681bbb766260de">divBus</a>;   </div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="structscg__system__clock__config__t.html#a358e760ca1bf29ae492cd069162f807a">  284</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">scg_system_clock_div_t</a> <a class="code" href="structscg__system__clock__config__t.html#a358e760ca1bf29ae492cd069162f807a">divCore</a>;  </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="structscg__system__clock__config__t.html#abcbded7ea431076b903b38468a008695">  285</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">scg_system_clock_src_t</a> <a class="code" href="structscg__system__clock__config__t.html#abcbded7ea431076b903b38468a008695">src</a>;      </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;} <a class="code" href="structscg__system__clock__config__t.html">scg_system_clock_config_t</a>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga74a29a1d9185a4134fcecb269027c724">  297</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;{</div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a9b1acba23a538dc630d3228eec3e02bc">  299</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a9b1acba23a538dc630d3228eec3e02bc">SCG_CLOCKOUT_SRC_SCG_SLOW</a> = 0U,   </div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a23012fb60f49dcc5250e1bff7b06c7bf">  300</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a23012fb60f49dcc5250e1bff7b06c7bf">SCG_CLOCKOUT_SRC_SOSC</a>     = 1U,   </div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a4713fc7848511bb0c7ccc14a45f0ab62">  301</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a4713fc7848511bb0c7ccc14a45f0ab62">SCG_CLOCKOUT_SRC_SIRC</a>     = 2U,   </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724ac4d97fa5a996f5da21c91c6ab45af193">  302</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724ac4d97fa5a996f5da21c91c6ab45af193">SCG_CLOCKOUT_SRC_FIRC</a>     = 3U,   </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a4a04b010c4aa652e5c59a4fcd7f3a8d5">  303</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a4a04b010c4aa652e5c59a4fcd7f3a8d5">SCG_CLOCKOUT_SRC_SPLL</a>     = 6U,   </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga74a29a1d9185a4134fcecb269027c724">scg_clockout_src_t</a>;</div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">  312</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;{</div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66caac06d9ca5947b31d52cd0603beb5f535">  314</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66caac06d9ca5947b31d52cd0603beb5f535">SCG_ASYNC_CLOCK_DISABLE</a>   = 0U,        </div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca800256d57b2684fc335c23297ed5b0fa">  315</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca800256d57b2684fc335c23297ed5b0fa">SCG_ASYNC_CLOCK_DIV_BY_1</a>  = 1U,        </div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca70fc73b06cd41eed2da3ac9e36eb6f44">  316</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca70fc73b06cd41eed2da3ac9e36eb6f44">SCG_ASYNC_CLOCK_DIV_BY_2</a>  = 2U,        </div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca0da7abf61bd54e9dd743a0823384d232">  317</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca0da7abf61bd54e9dd743a0823384d232">SCG_ASYNC_CLOCK_DIV_BY_4</a>  = 3U,        </div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca51c8b38f302d85c368d3d5f9908ec8df">  318</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca51c8b38f302d85c368d3d5f9908ec8df">SCG_ASYNC_CLOCK_DIV_BY_8</a>  = 4U,        </div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66cabf0ded81c63802695bcbb3939ce7b956">  319</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66cabf0ded81c63802695bcbb3939ce7b956">SCG_ASYNC_CLOCK_DIV_BY_16</a> = 5U,        </div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca5754b9d1e60499341a466dd34d1e5d95">  320</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca5754b9d1e60499341a466dd34d1e5d95">SCG_ASYNC_CLOCK_DIV_BY_32</a> = 6U,        </div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca7d904fdb2b79f5561dc1182444ba358c">  321</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca7d904fdb2b79f5561dc1182444ba358c">SCG_ASYNC_CLOCK_DIV_BY_64</a> = 7U         </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a>;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gaa14b5ae65912a8b0db324ef9cb9dcd22">  329</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;{</div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22a61a68ebf9c04e7eaf40603bd3dfda456">  331</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22a61a68ebf9c04e7eaf40603bd3dfda456">SCG_SOSC_MONITOR_DISABLE</a> = 0U,                         </div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22a0a4de33d37bb38330220573333210c5e">  332</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22a0a4de33d37bb38330220573333210c5e">SCG_SOSC_MONITOR_INT</a>     = 1U,                         </div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22aa746fadf789e6f2e5ce673a2d6ddef55">  333</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22aa746fadf789e6f2e5ce673a2d6ddef55">SCG_SOSC_MONITOR_RESET</a>   = 2U,                          </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#gaa14b5ae65912a8b0db324ef9cb9dcd22">scg_sosc_monitor_mode_t</a>;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga06e8d52693a0e72f57f9f27710fcfb3d">  340</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;{</div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga06e8d52693a0e72f57f9f27710fcfb3da7b38b3611973aa1bdd5a85f37b8e0e57">  342</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga06e8d52693a0e72f57f9f27710fcfb3da7b38b3611973aa1bdd5a85f37b8e0e57">SCG_SOSC_RANGE_MID</a>    = 2U,  </div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga06e8d52693a0e72f57f9f27710fcfb3daf8e91c33b2954111b4a85fdc052ec5a2">  343</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga06e8d52693a0e72f57f9f27710fcfb3daf8e91c33b2954111b4a85fdc052ec5a2">SCG_SOSC_RANGE_HIGH</a>   = 3U,  </div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga06e8d52693a0e72f57f9f27710fcfb3d">scg_sosc_range_t</a>;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gac5e7a825d6b61b5c4cf34666339772a1">  350</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;{</div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggac5e7a825d6b61b5c4cf34666339772a1a492f23632ebb145cf3fc1f61ec399ec0">  352</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggac5e7a825d6b61b5c4cf34666339772a1a492f23632ebb145cf3fc1f61ec399ec0">SCG_SOSC_GAIN_LOW</a>    = 0x0,  </div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggac5e7a825d6b61b5c4cf34666339772a1a8dbc7c504cb5fc5d7623986b3215f15c">  353</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggac5e7a825d6b61b5c4cf34666339772a1a8dbc7c504cb5fc5d7623986b3215f15c">SCG_SOSC_GAIN_HIGH</a>   = 0x1,  </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#gac5e7a825d6b61b5c4cf34666339772a1">scg_sosc_gain_t</a>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga65aeaa7edc55085e3d5aa18cd47f52c5">  360</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;{</div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga65aeaa7edc55085e3d5aa18cd47f52c5a9501c075c0c8ae259db7a81e2da09656">  362</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga65aeaa7edc55085e3d5aa18cd47f52c5a9501c075c0c8ae259db7a81e2da09656">SCG_SOSC_REF_EXT</a>   = 0x0,     </div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga65aeaa7edc55085e3d5aa18cd47f52c5a7a308b833f82844baa7efd3f55a112de">  363</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga65aeaa7edc55085e3d5aa18cd47f52c5a7a308b833f82844baa7efd3f55a112de">SCG_SOSC_REF_OSC</a>   = 0x1,     </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga65aeaa7edc55085e3d5aa18cd47f52c5">scg_sosc_ext_ref_t</a>;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html">  370</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;{</div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#aacfad457f5366fa9265eb0a89e43f23b">  372</a></span>&#160;    uint32_t  <a class="code" href="structscg__sosc__config__t.html#aacfad457f5366fa9265eb0a89e43f23b">freq</a>;                        </div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#ad8a8822a047c2bc51ebb4e9c053f6482">  374</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gaa14b5ae65912a8b0db324ef9cb9dcd22">scg_sosc_monitor_mode_t</a> <a class="code" href="structscg__sosc__config__t.html#ad8a8822a047c2bc51ebb4e9c053f6482">monitorMode</a>;   </div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#a48275a0d1b85a671e9c7988d58e8bc16">  376</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga65aeaa7edc55085e3d5aa18cd47f52c5">scg_sosc_ext_ref_t</a> <a class="code" href="structscg__sosc__config__t.html#a48275a0d1b85a671e9c7988d58e8bc16">extRef</a>;             </div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#a738e016ef7edc2290e8adf02771403d4">  377</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gac5e7a825d6b61b5c4cf34666339772a1">scg_sosc_gain_t</a>    <a class="code" href="structscg__sosc__config__t.html#a738e016ef7edc2290e8adf02771403d4">gain</a>;               </div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#aab71a579e31bcebd7508773ec537eeb1">  379</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga06e8d52693a0e72f57f9f27710fcfb3d">scg_sosc_range_t</a>   <a class="code" href="structscg__sosc__config__t.html#aab71a579e31bcebd7508773ec537eeb1">range</a>;              </div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#a1912bd3983c63571415794846e624525">  381</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__sosc__config__t.html#a1912bd3983c63571415794846e624525">div1</a>;            </div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">  382</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__sosc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">div2</a>;            </div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#a4060eafca71b40f4299f2f372df7373f">  384</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sosc__config__t.html#a4060eafca71b40f4299f2f372df7373f">enableInStop</a>;                     </div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">  385</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sosc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">enableInLowPower</a>;                 </div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">  387</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sosc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">locked</a>;                           </div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  389</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sosc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;                       </div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;} <a class="code" href="structscg__sosc__config__t.html">scg_sosc_config_t</a>;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gafe7386295a3df9803dfb6a27d5d02d05">  396</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;{</div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggafe7386295a3df9803dfb6a27d5d02d05a6343c7cc86edc1023fb85c23cd50b0c0">  398</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggafe7386295a3df9803dfb6a27d5d02d05a6343c7cc86edc1023fb85c23cd50b0c0">SCG_SIRC_RANGE_HIGH</a> = 1U,  </div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#gafe7386295a3df9803dfb6a27d5d02d05">scg_sirc_range_t</a>;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html">  405</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;{</div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html#a132fd927eeaf90238746182a2c687517">  407</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gafe7386295a3df9803dfb6a27d5d02d05">scg_sirc_range_t</a> <a class="code" href="structscg__sirc__config__t.html#a132fd927eeaf90238746182a2c687517">range</a>;         </div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html#a1912bd3983c63571415794846e624525">  409</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__sirc__config__t.html#a1912bd3983c63571415794846e624525">div1</a>;     </div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">  410</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__sirc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">div2</a>;     </div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  412</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sirc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;                </div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html#a4060eafca71b40f4299f2f372df7373f">  413</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sirc__config__t.html#a4060eafca71b40f4299f2f372df7373f">enableInStop</a>;              </div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">  414</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sirc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">enableInLowPower</a>;          </div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">  416</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sirc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">locked</a>;                    </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;} <a class="code" href="structscg__sirc__config__t.html">scg_sirc_config_t</a>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga2b47fd57dafe0bfd239879e152c83015">  423</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;{</div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga2b47fd57dafe0bfd239879e152c83015a009c38625e02b2640559cc2f30f93c63">  425</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga2b47fd57dafe0bfd239879e152c83015a009c38625e02b2640559cc2f30f93c63">SCG_FIRC_RANGE_48M</a>,   </div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga2b47fd57dafe0bfd239879e152c83015">scg_firc_range_t</a>;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html">  432</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;{</div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#a6e002c41973939313f394410a89ff0ca">  434</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga2b47fd57dafe0bfd239879e152c83015">scg_firc_range_t</a> <a class="code" href="structscg__firc__config__t.html#a6e002c41973939313f394410a89ff0ca">range</a>;            </div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#a1912bd3983c63571415794846e624525">  436</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__firc__config__t.html#a1912bd3983c63571415794846e624525">div1</a>;        </div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">  437</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__firc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">div2</a>;        </div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#a4060eafca71b40f4299f2f372df7373f">  439</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__firc__config__t.html#a4060eafca71b40f4299f2f372df7373f">enableInStop</a>;                 </div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">  440</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__firc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">enableInLowPower</a>;             </div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#a11e74c93da47ea15b4ddd03f5fd6a891">  441</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__firc__config__t.html#a11e74c93da47ea15b4ddd03f5fd6a891">regulator</a>;                    </div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">  442</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__firc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">locked</a>;                       </div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  444</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__firc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;                   </div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;} <a class="code" href="structscg__firc__config__t.html">scg_firc_config_t</a>;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga5172651d090fc83d8c28dba5fff0ed09">  451</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;{</div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09ac455983611afaa49b87f9c878a879e42">  453</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09ac455983611afaa49b87f9c878a879e42">SCG_SPLL_MONITOR_DISABLE</a> = 0U,                         </div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09a52e031594ab58dbdb45173a7d564ed6d">  454</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09a52e031594ab58dbdb45173a7d564ed6d">SCG_SPLL_MONITOR_INT</a>     = 1U,                         </div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09af4429d2e9d822c0898179376bce62059">  455</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09af4429d2e9d822c0898179376bce62059">SCG_SPLL_MONITOR_RESET</a>   = 2U                          </div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga5172651d090fc83d8c28dba5fff0ed09">scg_spll_monitor_mode_t</a>;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga20bc7745961da8b7449f4e4771bb4a0e">  462</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;{</div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eaafd0e92d91d68db2af5dac6efe9e3137">  464</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eaafd0e92d91d68db2af5dac6efe9e3137">SCG_SPLL_CLOCK_PREDIV_BY_1</a> = 0U,</div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eac346254f267511925b7bf63e62b42950">  465</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eac346254f267511925b7bf63e62b42950">SCG_SPLL_CLOCK_PREDIV_BY_2</a> = 1U,</div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea04c8e89e7420fcefcc0571bd254d2545">  466</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea04c8e89e7420fcefcc0571bd254d2545">SCG_SPLL_CLOCK_PREDIV_BY_3</a> = 2U,</div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eaa57201233dc8d3f61f922b8b39ee2ba7">  467</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eaa57201233dc8d3f61f922b8b39ee2ba7">SCG_SPLL_CLOCK_PREDIV_BY_4</a> = 3U,</div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea82e088b4f7f0f916c244f71a48284d0d">  468</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea82e088b4f7f0f916c244f71a48284d0d">SCG_SPLL_CLOCK_PREDIV_BY_5</a> = 4U,</div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea2c04f19c838d624ba989c5247ff5ff36">  469</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea2c04f19c838d624ba989c5247ff5ff36">SCG_SPLL_CLOCK_PREDIV_BY_6</a> = 5U,</div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea8649225a75042e8545eb3f20f9ecc1dd">  470</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea8649225a75042e8545eb3f20f9ecc1dd">SCG_SPLL_CLOCK_PREDIV_BY_7</a> = 6U,</div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea37d6c55c0e13cb4ea797860cf45bbc22">  471</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea37d6c55c0e13cb4ea797860cf45bbc22">SCG_SPLL_CLOCK_PREDIV_BY_8</a> = 7U</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga20bc7745961da8b7449f4e4771bb4a0e">scg_spll_clock_prediv_t</a>;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga998c42408305e69fa3ae727c05e162df">  478</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;{</div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1b8781c4848862589ab451a8982049b2">  480</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1b8781c4848862589ab451a8982049b2">SCG_SPLL_CLOCK_MULTIPLY_BY_16</a> = 0U,</div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa7eafd69dd81f405f52eca9c485c1727e">  481</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa7eafd69dd81f405f52eca9c485c1727e">SCG_SPLL_CLOCK_MULTIPLY_BY_17</a> = 1U,</div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa709745c631fec82ed465b0aec3624a25">  482</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa709745c631fec82ed465b0aec3624a25">SCG_SPLL_CLOCK_MULTIPLY_BY_18</a> = 2U,</div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa5507a0e84985c4ec2b4a26ff3a0774bc">  483</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa5507a0e84985c4ec2b4a26ff3a0774bc">SCG_SPLL_CLOCK_MULTIPLY_BY_19</a> = 3U,</div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa389885c0442b8653c41e7d68a12e423f">  484</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa389885c0442b8653c41e7d68a12e423f">SCG_SPLL_CLOCK_MULTIPLY_BY_20</a> = 4U,</div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa94f1ede34c8ebfd7fac1fb8a72b5a51f">  485</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa94f1ede34c8ebfd7fac1fb8a72b5a51f">SCG_SPLL_CLOCK_MULTIPLY_BY_21</a> = 5U,</div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa464d5f218c7ae25771165fa673ef5417">  486</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa464d5f218c7ae25771165fa673ef5417">SCG_SPLL_CLOCK_MULTIPLY_BY_22</a> = 6U,</div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa9742c294eead122acb6815887b836cb3">  487</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa9742c294eead122acb6815887b836cb3">SCG_SPLL_CLOCK_MULTIPLY_BY_23</a> = 7U,</div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfae25c587ea885a49776c9b67ffb397512">  488</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfae25c587ea885a49776c9b67ffb397512">SCG_SPLL_CLOCK_MULTIPLY_BY_24</a> = 8U,</div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1cff16de360999037b565d87dfa244c0">  489</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1cff16de360999037b565d87dfa244c0">SCG_SPLL_CLOCK_MULTIPLY_BY_25</a> = 9U,</div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfab4276d01e58e98fde8a8a5545b6f11b8">  490</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfab4276d01e58e98fde8a8a5545b6f11b8">SCG_SPLL_CLOCK_MULTIPLY_BY_26</a> = 10U,</div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa3d8315e2f5fe9b391a57c078b51fefb3">  491</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa3d8315e2f5fe9b391a57c078b51fefb3">SCG_SPLL_CLOCK_MULTIPLY_BY_27</a> = 11U,</div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa465b944a9ff4af17844889e5b22adf1a">  492</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa465b944a9ff4af17844889e5b22adf1a">SCG_SPLL_CLOCK_MULTIPLY_BY_28</a> = 12U,</div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaefaa44e7b14082cb5f5c0bf996cae879">  493</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaefaa44e7b14082cb5f5c0bf996cae879">SCG_SPLL_CLOCK_MULTIPLY_BY_29</a> = 13U,</div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa7b86af43efe2e2730e6da3e078ecf89a">  494</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa7b86af43efe2e2730e6da3e078ecf89a">SCG_SPLL_CLOCK_MULTIPLY_BY_30</a> = 14U,</div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfafb97e933c9cae1cfc89de1e788447081">  495</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfafb97e933c9cae1cfc89de1e788447081">SCG_SPLL_CLOCK_MULTIPLY_BY_31</a> = 15U,</div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa2f3a7e99a0881195145c812efaf6493a">  496</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa2f3a7e99a0881195145c812efaf6493a">SCG_SPLL_CLOCK_MULTIPLY_BY_32</a> = 16U,</div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa03d29d576c8c76af475e2883cdd7125f">  497</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa03d29d576c8c76af475e2883cdd7125f">SCG_SPLL_CLOCK_MULTIPLY_BY_33</a> = 17U,</div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa2b544d2450f962074a0cc5bb51352879">  498</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa2b544d2450f962074a0cc5bb51352879">SCG_SPLL_CLOCK_MULTIPLY_BY_34</a> = 18U,</div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa63dc29ca91318e3625a88062477a9d6a">  499</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa63dc29ca91318e3625a88062477a9d6a">SCG_SPLL_CLOCK_MULTIPLY_BY_35</a> = 19U,</div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaf47967a1af92819cfd709ccc1f064879">  500</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaf47967a1af92819cfd709ccc1f064879">SCG_SPLL_CLOCK_MULTIPLY_BY_36</a> = 20U,</div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa5ed5f54f2f4be6a5b7346d6612c1c8c5">  501</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa5ed5f54f2f4be6a5b7346d6612c1c8c5">SCG_SPLL_CLOCK_MULTIPLY_BY_37</a> = 21U,</div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaa1d8d0893cce89da68c2d5bf35952ce8">  502</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaa1d8d0893cce89da68c2d5bf35952ce8">SCG_SPLL_CLOCK_MULTIPLY_BY_38</a> = 22U,</div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa6bd876526e1a993eac46450cc0805de8">  503</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa6bd876526e1a993eac46450cc0805de8">SCG_SPLL_CLOCK_MULTIPLY_BY_39</a> = 23U,</div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa40fb91bf7e2309df5eb81036a7885c51">  504</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa40fb91bf7e2309df5eb81036a7885c51">SCG_SPLL_CLOCK_MULTIPLY_BY_40</a> = 24U,</div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaefb59e9f96da8efab19076f449654ed0">  505</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaefb59e9f96da8efab19076f449654ed0">SCG_SPLL_CLOCK_MULTIPLY_BY_41</a> = 25U,</div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa30a5405136fd067c208f3d78da57268d">  506</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa30a5405136fd067c208f3d78da57268d">SCG_SPLL_CLOCK_MULTIPLY_BY_42</a> = 26U,</div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa510cb9fc27c08e56e0f2cc27d202212f">  507</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa510cb9fc27c08e56e0f2cc27d202212f">SCG_SPLL_CLOCK_MULTIPLY_BY_43</a> = 27U,</div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa85cb5a8c649484b9f4662a30b5814d76">  508</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa85cb5a8c649484b9f4662a30b5814d76">SCG_SPLL_CLOCK_MULTIPLY_BY_44</a> = 28U,</div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa0066f85e481024ea3a53532a5c4b2c24">  509</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa0066f85e481024ea3a53532a5c4b2c24">SCG_SPLL_CLOCK_MULTIPLY_BY_45</a> = 29U,</div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1dbf4b07ba729928d0257a2bcca47446">  510</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1dbf4b07ba729928d0257a2bcca47446">SCG_SPLL_CLOCK_MULTIPLY_BY_46</a> = 30U,</div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa8c62f64856a574162a1d52687c29f7f2">  511</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa8c62f64856a574162a1d52687c29f7f2">SCG_SPLL_CLOCK_MULTIPLY_BY_47</a> = 31U</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga998c42408305e69fa3ae727c05e162df">scg_spll_clock_multiply_t</a>;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html">  518</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;{</div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#aed789bc34fa3db4d15ef79f745b3cb94">  520</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga5172651d090fc83d8c28dba5fff0ed09">scg_spll_monitor_mode_t</a> <a class="code" href="structscg__spll__config__t.html#aed789bc34fa3db4d15ef79f745b3cb94">monitorMode</a>; </div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#a56e976dd637f997edac78c1089dd23b6">  522</a></span>&#160;    uint8_t        <a class="code" href="structscg__spll__config__t.html#a56e976dd637f997edac78c1089dd23b6">prediv</a>;               </div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#a0b645a73445f0deab303d4f84fdc421b">  523</a></span>&#160;    uint8_t        <a class="code" href="structscg__spll__config__t.html#a0b645a73445f0deab303d4f84fdc421b">mult</a>;                 </div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#af5eca485cd2b34522478907d4c8f5bc6">  524</a></span>&#160;    uint8_t        <a class="code" href="structscg__spll__config__t.html#af5eca485cd2b34522478907d4c8f5bc6">src</a>;                  </div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#a1912bd3983c63571415794846e624525">  526</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__spll__config__t.html#a1912bd3983c63571415794846e624525">div1</a>;          </div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">  527</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__spll__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">div2</a>;          </div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#a4060eafca71b40f4299f2f372df7373f">  529</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__spll__config__t.html#a4060eafca71b40f4299f2f372df7373f">enableInStop</a>;                   </div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">  531</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__spll__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">locked</a>;                         </div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  532</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__spll__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;                     </div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;} <a class="code" href="structscg__spll__config__t.html">scg_spll_config_t</a>;</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="structscg__rtc__config__t.html">  539</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;{</div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="structscg__rtc__config__t.html#a69f3b757926b0cdc4178b3e92752979e">  541</a></span>&#160;    uint32_t <a class="code" href="structscg__rtc__config__t.html#a69f3b757926b0cdc4178b3e92752979e">rtcClkInFreq</a>;              </div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="structscg__rtc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  542</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__rtc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;                    </div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;} <a class="code" href="structscg__rtc__config__t.html">scg_rtc_config_t</a>;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="structscg__clock__mode__config__t.html">  549</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;{</div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="structscg__clock__mode__config__t.html#a38c00d0381a3e6452faaccfce29fffd8">  551</a></span>&#160;    <a class="code" href="structscg__system__clock__config__t.html">scg_system_clock_config_t</a> <a class="code" href="structscg__clock__mode__config__t.html#a38c00d0381a3e6452faaccfce29fffd8">rccrConfig</a>;      </div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="structscg__clock__mode__config__t.html#a9b429ea468f870f84bf115cfe531cdc0">  552</a></span>&#160;    <a class="code" href="structscg__system__clock__config__t.html">scg_system_clock_config_t</a> <a class="code" href="structscg__clock__mode__config__t.html#a9b429ea468f870f84bf115cfe531cdc0">vccrConfig</a>;      </div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="structscg__clock__mode__config__t.html#af955facc83472e49c444cae2f5a4a40b">  553</a></span>&#160;    <a class="code" href="structscg__system__clock__config__t.html">scg_system_clock_config_t</a> <a class="code" href="structscg__clock__mode__config__t.html#af955facc83472e49c444cae2f5a4a40b">hccrConfig</a>;      </div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="structscg__clock__mode__config__t.html#a8064c8effc7df4342e7102ecfdf56a34">  554</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">scg_system_clock_src_t</a>    <a class="code" href="structscg__clock__mode__config__t.html#a8064c8effc7df4342e7102ecfdf56a34">alternateClock</a>;  </div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="structscg__clock__mode__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  555</a></span>&#160;    <span class="keywordtype">bool</span>                      <a class="code" href="structscg__clock__mode__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;      </div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;} <a class="code" href="structscg__clock__mode__config__t.html">scg_clock_mode_config_t</a>;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="structscg__clockout__config__t.html">  562</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;{</div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="structscg__clockout__config__t.html#a883bc9d322073bdbf3de6287873f6317">  564</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga74a29a1d9185a4134fcecb269027c724">scg_clockout_src_t</a>        <a class="code" href="structscg__clockout__config__t.html#a883bc9d322073bdbf3de6287873f6317">source</a>;          </div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="structscg__clockout__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  565</a></span>&#160;    <span class="keywordtype">bool</span>                      <a class="code" href="structscg__clockout__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;      </div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;} <a class="code" href="structscg__clockout__config__t.html">scg_clockout_config_t</a>;</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="structscg__config__t.html">  572</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;{</div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="structscg__config__t.html#ae4c2333901968b69354ab624d9b18332">  574</a></span>&#160;    <a class="code" href="structscg__sirc__config__t.html">scg_sirc_config_t</a>         <a class="code" href="structscg__config__t.html#ae4c2333901968b69354ab624d9b18332">sircConfig</a>;      </div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="structscg__config__t.html#a49f6cac40b315fb9cd865aca50cbc4af">  575</a></span>&#160;    <a class="code" href="structscg__firc__config__t.html">scg_firc_config_t</a>         <a class="code" href="structscg__config__t.html#a49f6cac40b315fb9cd865aca50cbc4af">fircConfig</a>;      </div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="structscg__config__t.html#a25d3da882b0eca9b953b2502d271cc7a">  576</a></span>&#160;    <a class="code" href="structscg__sosc__config__t.html">scg_sosc_config_t</a>         <a class="code" href="structscg__config__t.html#a25d3da882b0eca9b953b2502d271cc7a">soscConfig</a>;      </div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="structscg__config__t.html#ae048b8e4864bc65da0c65ec8e3e06fe5">  577</a></span>&#160;    <a class="code" href="structscg__spll__config__t.html">scg_spll_config_t</a>         <a class="code" href="structscg__config__t.html#ae048b8e4864bc65da0c65ec8e3e06fe5">spllConfig</a>;      </div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="structscg__config__t.html#ae696026afab66cf7e0a0ff105cc1f6d4">  578</a></span>&#160;    <a class="code" href="structscg__rtc__config__t.html">scg_rtc_config_t</a>          <a class="code" href="structscg__config__t.html#ae696026afab66cf7e0a0ff105cc1f6d4">rtcConfig</a>;       </div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="structscg__config__t.html#a8bb6986e9903e3d6eeaec1135d0c6477">  579</a></span>&#160;    <a class="code" href="structscg__clockout__config__t.html">scg_clockout_config_t</a>     <a class="code" href="structscg__config__t.html#a8bb6986e9903e3d6eeaec1135d0c6477">clockOutConfig</a>;  </div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="structscg__config__t.html#a294319abaf79f4d1be5db8f9476c2f47">  580</a></span>&#160;    <a class="code" href="structscg__clock__mode__config__t.html">scg_clock_mode_config_t</a>   <a class="code" href="structscg__config__t.html#a294319abaf79f4d1be5db8f9476c2f47">clockModeConfig</a>; </div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;} <a class="code" href="structscg__config__t.html">scg_config_t</a>;</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga47cba394150e3e2142a7e43cce167f63">  586</a></span>&#160;<span class="keyword">typedef</span> uint8_t <a class="code" href="group__clock__manager__s32k1xx.html#ga47cba394150e3e2142a7e43cce167f63">peripheral_clock_source_t</a>;</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga6b1783f94f504136d9cad384ca1559c0">  588</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_OFF          0x00U             </span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga1795144cd56f5ee279ea2659ebc393ae">  589</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SOSC         0x01U             </span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga11751febdea8486d8e4d89db5a4399fd">  590</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SIRC         0x02U             </span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga9dd017260fd5004ad7be4214f1a2206d">  591</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_FIRC         0x03U             </span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gaa2a6b26cfc3f94a2da87cfccd71fdc7f">  592</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SPLL         0x06U             </span></div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga4620897a578e014c7acd666f2008e4e4">  593</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SOSC_DIV1    0x01U             </span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga70d08e79d634541684618a43974047a5">  594</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SIRC_DIV1    0x02U             </span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gaaec7a64c70cabda2f1465e66063ecb0c">  595</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_FIRC_DIV1    0x03U             </span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga5deee0416661e1388ca2b8eeca86e284">  596</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SPLL_DIV1    0x06U             </span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gaafcdd98cef2a53ed37ca1d160cb9466f">  597</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SOSC_DIV2    0x01U             </span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga8b0c1542fa61ad588b542a7490948df3">  598</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SIRC_DIV2    0x02U             </span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga9db4de85012c279316638fd453c2dfcf">  599</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_FIRC_DIV2    0x03U             </span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gadd1794a5009ef9eb42c31a07db3d90e0">  600</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SPLL_DIV2    0x06U             </span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#ifdef FEATURE_HAS_LPO_PERIPHERAL_CLOCK_SOURCE</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga78506da8d70d081f6c4c190d4945d5a1">  602</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_LPO          0x07U             </span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga3bd07f27d44923d8d24450ea4ec98dff">  608</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;{</div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga3bd07f27d44923d8d24450ea4ec98dffad2c7abcd70b47268e1d5884a9c1563b5">  610</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga3bd07f27d44923d8d24450ea4ec98dffad2c7abcd70b47268e1d5884a9c1563b5">MULTIPLY_BY_ONE</a>   = 0x00U,             </div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga3bd07f27d44923d8d24450ea4ec98dffa12e60be480eb65ad2e00e15227c9e759">  611</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga3bd07f27d44923d8d24450ea4ec98dffa12e60be480eb65ad2e00e15227c9e759">MULTIPLY_BY_TWO</a>   = 0x01U              </div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga3bd07f27d44923d8d24450ea4ec98dff">peripheral_clock_frac_t</a>;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gaf3779822833f0062e77a2d0997683866">  617</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;{</div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a16eb7541cbdc70c36abff75ea8fcdb7d">  619</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a16eb7541cbdc70c36abff75ea8fcdb7d">DIVIDE_BY_ONE</a>     = 0x00U,             </div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a568ed004818ca7103caaf6215a973ce7">  620</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a568ed004818ca7103caaf6215a973ce7">DIVIDE_BY_TWO</a>     = 0x01U,             </div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a7f4da5dfe240f25a06b4d9c2763824b1">  621</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a7f4da5dfe240f25a06b4d9c2763824b1">DIVIDE_BY_THREE</a>   = 0x02U,             </div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866af6a41dd95fa0d3e9644ea4489f1f44c4">  622</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866af6a41dd95fa0d3e9644ea4489f1f44c4">DIVIDE_BY_FOUR</a>    = 0x03U,             </div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866affb05cfde2344e5f5c75796de63dc166">  623</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866affb05cfde2344e5f5c75796de63dc166">DIVIDE_BY_FIVE</a>    = 0x04U,             </div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a390f7392c301d003ee470e3b23e54887">  624</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a390f7392c301d003ee470e3b23e54887">DIVIDE_BY_SIX</a>     = 0x05U,             </div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a6b222f4c10aa0b557778692a312d9168">  625</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a6b222f4c10aa0b557778692a312d9168">DIVIDE_BY_SEVEN</a>   = 0x06U,             </div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866ae0264f04849f936b28d2ecda1a1d1030">  626</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866ae0264f04849f936b28d2ecda1a1d1030">DIVIDE_BY_EIGTH</a>   = 0x07U              </div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#gaf3779822833f0062e77a2d0997683866">peripheral_clock_divider_t</a>;</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="structperipheral__clock__config__t.html">  632</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;{</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="comment">/* clockName   is the name of the peripheral clock</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">     *    must be one of the following values (see the clock_names_t type from S32K1xx_clock_names.h)</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">     *    PCC_DMA0_CLOCK</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">     *    PCC_MPU0_CLOCK</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">     *    ...</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">     *    PCC_LPUART3_CLOCK</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="structperipheral__clock__config__t.html#a0f81843466eb56a0b88d1e67a080f579">  641</a></span>&#160;    <a class="code" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> <a class="code" href="structperipheral__clock__config__t.html#a0f81843466eb56a0b88d1e67a080f579">clockName</a>;</div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="structperipheral__clock__config__t.html#a52d16cb7f9b3110d03b7a71953a62464">  642</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structperipheral__clock__config__t.html#a52d16cb7f9b3110d03b7a71953a62464">clkGate</a>;                                      </div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="structperipheral__clock__config__t.html#a58c14052c0de8bf9d0360fa0afcf4b4b">  643</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga47cba394150e3e2142a7e43cce167f63">peripheral_clock_source_t</a> <a class="code" href="structperipheral__clock__config__t.html#a58c14052c0de8bf9d0360fa0afcf4b4b">clkSrc</a>;                  </div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="structperipheral__clock__config__t.html#a49aa58f360d2bd2cffb9791172251be4">  644</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga3bd07f27d44923d8d24450ea4ec98dff">peripheral_clock_frac_t</a> <a class="code" href="structperipheral__clock__config__t.html#a49aa58f360d2bd2cffb9791172251be4">frac</a>;                      </div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="structperipheral__clock__config__t.html#a9203d458045e48418a6d05fb75a5f159">  645</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gaf3779822833f0062e77a2d0997683866">peripheral_clock_divider_t</a> <a class="code" href="structperipheral__clock__config__t.html#a9203d458045e48418a6d05fb75a5f159">divider</a>;                </div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;} <a class="code" href="structperipheral__clock__config__t.html">peripheral_clock_config_t</a>;</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="structpcc__config__t.html">  651</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;{</div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="structpcc__config__t.html#a86988a65e0d3ece7990c032c159786d6">  653</a></span>&#160;    uint32_t <a class="code" href="structpcc__config__t.html#a86988a65e0d3ece7990c032c159786d6">count</a>;                                    </div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="structpcc__config__t.html#aaf8d3eed0d00f34a0d3fee253303fc8a">  654</a></span>&#160;    <a class="code" href="structperipheral__clock__config__t.html">peripheral_clock_config_t</a> * <a class="code" href="structpcc__config__t.html#aaf8d3eed0d00f34a0d3fee253303fc8a">peripheralClocks</a>;       </div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;} <a class="code" href="structpcc__config__t.html">pcc_config_t</a>;</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="structpmc__lpo__clock__config__t.html">  660</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;{</div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="structpmc__lpo__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  662</a></span>&#160;    <span class="keywordtype">bool</span>                  <a class="code" href="structpmc__lpo__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;       </div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="structpmc__lpo__clock__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">  663</a></span>&#160;    <span class="keywordtype">bool</span>                  <a class="code" href="structpmc__lpo__clock__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">enable</a>;           </div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="structpmc__lpo__clock__config__t.html#ac6f8439a53867c3c98c19242a9fba15c">  664</a></span>&#160;    int8_t                <a class="code" href="structpmc__lpo__clock__config__t.html#ac6f8439a53867c3c98c19242a9fba15c">trimValue</a>;        </div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;} <a class="code" href="structpmc__lpo__clock__config__t.html">pmc_lpo_clock_config_t</a>;</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="structpmc__config__t.html">  671</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;{</div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="structpmc__config__t.html#a37badde865b9b448fe384fe3067a4418">  673</a></span>&#160;    <a class="code" href="structpmc__lpo__clock__config__t.html">pmc_lpo_clock_config_t</a> <a class="code" href="structpmc__config__t.html#a37badde865b9b448fe384fe3067a4418">lpoClockConfig</a>;   </div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;} <a class="code" href="structpmc__config__t.html">pmc_config_t</a>;</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="structclock__manager__user__config__t.html">  680</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;{</div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="structclock__manager__user__config__t.html#a859527100f3b34cce1a8a58073fd966a">  682</a></span>&#160;    <a class="code" href="structscg__config__t.html">scg_config_t</a>                <a class="code" href="structclock__manager__user__config__t.html#a859527100f3b34cce1a8a58073fd966a">scgConfig</a>;      </div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="structclock__manager__user__config__t.html#a2191c47e25915fabbfa49760bf3ad855">  683</a></span>&#160;    <a class="code" href="structsim__clock__config__t.html">sim_clock_config_t</a>          <a class="code" href="structclock__manager__user__config__t.html#a2191c47e25915fabbfa49760bf3ad855">simConfig</a>;      </div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="structclock__manager__user__config__t.html#a566ee01be38e3d43c3aa12db0ae5bbbf">  684</a></span>&#160;    <a class="code" href="structpcc__config__t.html">pcc_config_t</a>                <a class="code" href="structclock__manager__user__config__t.html#a566ee01be38e3d43c3aa12db0ae5bbbf">pccConfig</a>;      </div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="structclock__manager__user__config__t.html#a334dfd744656f00023ad15e70e07c38d">  685</a></span>&#160;    <a class="code" href="structpmc__config__t.html">pmc_config_t</a>                <a class="code" href="structclock__manager__user__config__t.html#a334dfd744656f00023ad15e70e07c38d">pmcConfig</a>;      </div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;} <a class="code" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a>;</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gadfe5ac9857fba8575ac31301a116fe50">  688</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a> <a class="code" href="group__clock__manager__s32k1xx.html#gadfe5ac9857fba8575ac31301a116fe50">clock_user_config_t</a>;</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga99326be5855e23b7b48dd5227e07852e">  694</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea3e51fb946570e643ba0a3ffd95c70537">  696</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea3e51fb946570e643ba0a3ffd95c70537">NO_MODE</a>       = 0U,</div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eadbef8108cc9b9ff34b003ebbd5690173">  697</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eadbef8108cc9b9ff34b003ebbd5690173">RUN_MODE</a>      = (1U&lt;&lt;0U),</div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea4977e0e814dd0bad87476bd5a9339c8e">  698</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea4977e0e814dd0bad87476bd5a9339c8e">VLPR_MODE</a>     = (1U&lt;&lt;1U),</div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eac40b9c026c22eed046a70093e9b74a32">  699</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eac40b9c026c22eed046a70093e9b74a32">HSRUN_MODE</a>    = (1U&lt;&lt;2U),</div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eafc8ed23ec94a8e0c642921ccc9caa811">  700</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eafc8ed23ec94a8e0c642921ccc9caa811">STOP_MODE</a>     = (1U&lt;&lt;3U),</div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea453c1482ee191619c148bdd95334a522">  701</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea453c1482ee191619c148bdd95334a522">VLPS_MODE</a>     = (1U&lt;&lt;4U),</div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea1eccc7f89e7fe64f9f3ba9b1ed16057c">  702</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea1eccc7f89e7fe64f9f3ba9b1ed16057c">ALL_MODES</a>     = 0x7FFFFFFF</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a>;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gacc7a93b8637620ae019e86004b5ccc4e">  711</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;{</div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggacc7a93b8637620ae019e86004b5ccc4ea1e407d72d9c4ad8c5c9cb0b2236cd60c">  713</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggacc7a93b8637620ae019e86004b5ccc4ea1e407d72d9c4ad8c5c9cb0b2236cd60c">XOSC_EXT_REF</a>  = 0U,      </div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggacc7a93b8637620ae019e86004b5ccc4ea4e693123249d4382fffb44b1c92e3b56">  714</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggacc7a93b8637620ae019e86004b5ccc4ea4e693123249d4382fffb44b1c92e3b56">XOSC_INT_OSC</a>  = 1U,      </div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#gacc7a93b8637620ae019e86004b5ccc4e">xosc_ref_t</a>;</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="structmodule__clk__config__t.html">  720</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;{</div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="structmodule__clk__config__t.html#ae7c332d9316c9887b16d36dfc7c67f34">  722</a></span>&#160;    <span class="keywordtype">bool</span>          <a class="code" href="structmodule__clk__config__t.html#ae7c332d9316c9887b16d36dfc7c67f34">gating</a>;                     </div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="structmodule__clk__config__t.html#a08118c2ce74f02785d3e062f16997c4a">  723</a></span>&#160;    <a class="code" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> <a class="code" href="structmodule__clk__config__t.html#a08118c2ce74f02785d3e062f16997c4a">source</a>;                     </div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="structmodule__clk__config__t.html#a6ac2de30f60c5945bcd8a595d02bd458">  724</a></span>&#160;    uint16_t      <a class="code" href="structmodule__clk__config__t.html#a6ac2de30f60c5945bcd8a595d02bd458">mul</a>;                        </div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="structmodule__clk__config__t.html#aa1147a1ab6ff4c36934461ca71d73bef">  725</a></span>&#160;    uint16_t      <a class="code" href="structmodule__clk__config__t.html#aa1147a1ab6ff4c36934461ca71d73bef">div</a>;                        </div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;}<a class="code" href="structmodule__clk__config__t.html">module_clk_config_t</a>;</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="structsys__clk__config__t.html">  733</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;{</div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="structsys__clk__config__t.html#a3e5c4cb4621fd4dc6247ad3a54df158f">  735</a></span>&#160;    <a class="code" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> <a class="code" href="structsys__clk__config__t.html#a3e5c4cb4621fd4dc6247ad3a54df158f">src</a>;                         </div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="structsys__clk__config__t.html#aa56270fa887c98d449d258a22f8d9750">  736</a></span>&#160;    uint16_t dividers[<a class="code" href="group__clock__manager__s32k1xx.html#ga93fb75158aaa8280897c6f361646846c">SYS_CLK_MAX_NO</a>];         </div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;} <a class="code" href="structsys__clk__config__t.html">sys_clk_config_t</a>;</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="structclock__source__config__t.html">  743</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;{</div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="structclock__source__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">  745</a></span>&#160;    <span class="keywordtype">bool</span>       <a class="code" href="structclock__source__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">enable</a>;                   </div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="structclock__source__config__t.html#a3ae4a34d88763f765aab1fa01109f8bd">  746</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gacc7a93b8637620ae019e86004b5ccc4e">xosc_ref_t</a> <a class="code" href="structclock__source__config__t.html#a3ae4a34d88763f765aab1fa01109f8bd">refClk</a>;                   </div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="structclock__source__config__t.html#a3b647a722e160769390ac1967b22b318">  747</a></span>&#160;    uint32_t   <a class="code" href="structclock__source__config__t.html#a3b647a722e160769390ac1967b22b318">refFreq</a>;                  </div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="structclock__source__config__t.html#a6ac2de30f60c5945bcd8a595d02bd458">  748</a></span>&#160;    uint16_t   <a class="code" href="structclock__source__config__t.html#a6ac2de30f60c5945bcd8a595d02bd458">mul</a>;                      </div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="structclock__source__config__t.html#aa1147a1ab6ff4c36934461ca71d73bef">  749</a></span>&#160;    uint16_t   <a class="code" href="structclock__source__config__t.html#aa1147a1ab6ff4c36934461ca71d73bef">div</a>;                      </div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="structclock__source__config__t.html#a29ca8f0706d5d7f9b5f4cc30501f3cb3">  751</a></span>&#160;    uint16_t   <a class="code" href="structclock__source__config__t.html#a29ca8f0706d5d7f9b5f4cc30501f3cb3">outputDiv1</a>;               </div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="structclock__source__config__t.html#abdb1cd1e490fcf09b8b89b1242c8f1d1">  754</a></span>&#160;    uint16_t   <a class="code" href="structclock__source__config__t.html#abdb1cd1e490fcf09b8b89b1242c8f1d1">outputDiv2</a>;               </div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;} <a class="code" href="structclock__source__config__t.html">clock_source_config_t</a>;</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875">  765</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;{</div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875af291d22e245a68e2d31380bead133411">  767</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875af291d22e245a68e2d31380bead133411">CLOCK_MANAGER_NOTIFY_RECOVER</a> = 0x00U,  </div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875a621b68f22d584d3ec624e1ecdd4d52db">  768</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875a621b68f22d584d3ec624e1ecdd4d52db">CLOCK_MANAGER_NOTIFY_BEFORE</a>  = 0x01U,  </div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875af7e78812bfca0420d5b92a1063dceb50">  769</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875af7e78812bfca0420d5b92a1063dceb50">CLOCK_MANAGER_NOTIFY_AFTER</a>   = 0x02U,  </div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875">clock_manager_notify_t</a>;</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gac5d7d5c023b81d9eef36ba1a041484a2">  776</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;{</div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2a881b9cff06553df4063450917a9789dd">  778</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2a881b9cff06553df4063450917a9789dd">CLOCK_MANAGER_CALLBACK_BEFORE</a>       = 0x01U, </div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2abbca659763fbdfa33757d777dc946ab5">  779</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2abbca659763fbdfa33757d777dc946ab5">CLOCK_MANAGER_CALLBACK_AFTER</a>        = 0x02U, </div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2ac483d23913ef4c90c692956f4f602506">  780</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2ac483d23913ef4c90c692956f4f602506">CLOCK_MANAGER_CALLBACK_BEFORE_AFTER</a> = 0x03U  </div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#gac5d7d5c023b81d9eef36ba1a041484a2">clock_manager_callback_type_t</a>;</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gadad2ac36b70f10bca4e341a6f996c4a1">  787</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;{</div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggadad2ac36b70f10bca4e341a6f996c4a1a2b9f8fe2fe20df4dabd0c3f609e76b12">  789</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggadad2ac36b70f10bca4e341a6f996c4a1a2b9f8fe2fe20df4dabd0c3f609e76b12">CLOCK_MANAGER_POLICY_AGREEMENT</a>,  </div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggadad2ac36b70f10bca4e341a6f996c4a1ae565da72782f35af68e963676ff62be4">  790</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggadad2ac36b70f10bca4e341a6f996c4a1ae565da72782f35af68e963676ff62be4">CLOCK_MANAGER_POLICY_FORCIBLE</a>    </div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#gadad2ac36b70f10bca4e341a6f996c4a1">clock_manager_policy_t</a>;</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="structclock__notify__struct__t.html">  797</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;{</div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="structclock__notify__struct__t.html#ab918a46beece68d8dc8b57a56df10abe">  799</a></span>&#160;    uint8_t <a class="code" href="structclock__notify__struct__t.html#ab918a46beece68d8dc8b57a56df10abe">targetClockConfigIndex</a>;    </div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="structclock__notify__struct__t.html#a58fdb5d00b67d740aaa59f45474f1d55">  800</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gadad2ac36b70f10bca4e341a6f996c4a1">clock_manager_policy_t</a> <a class="code" href="structclock__notify__struct__t.html#a58fdb5d00b67d740aaa59f45474f1d55">policy</a>;     </div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="structclock__notify__struct__t.html#a2fbbf278fe0badfcaabafb0a164ebbf5">  801</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875">clock_manager_notify_t</a> <a class="code" href="structclock__notify__struct__t.html#a2fbbf278fe0badfcaabafb0a164ebbf5">notifyType</a>; </div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;} <a class="code" href="structclock__notify__struct__t.html">clock_notify_struct_t</a>;</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga9b061b32d6a1c97804c5caeff0b86415">  807</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> (*<a class="code" href="group__clock__manager__s32k1xx.html#ga9b061b32d6a1c97804c5caeff0b86415">clock_manager_callback_t</a>)(<a class="code" href="structclock__notify__struct__t.html">clock_notify_struct_t</a> *notify,</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;                                             <span class="keywordtype">void</span>* callbackData);</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="structclock__manager__callback__user__config__t.html">  814</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;{</div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="structclock__manager__callback__user__config__t.html#a1e253e5e2e936d48b11902d1ac6a3a2b">  816</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga9b061b32d6a1c97804c5caeff0b86415">clock_manager_callback_t</a>      <a class="code" href="structclock__manager__callback__user__config__t.html#a1e253e5e2e936d48b11902d1ac6a3a2b">callback</a>;      </div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="structclock__manager__callback__user__config__t.html#a493b30a40138ec03f373aa16d0933546">  817</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gac5d7d5c023b81d9eef36ba1a041484a2">clock_manager_callback_type_t</a> <a class="code" href="structclock__manager__callback__user__config__t.html#a493b30a40138ec03f373aa16d0933546">callbackType</a>;  </div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="structclock__manager__callback__user__config__t.html#a7b107a7b7d5128912a43b20d5195a6d8">  818</a></span>&#160;    <span class="keywordtype">void</span>* <a class="code" href="structclock__manager__callback__user__config__t.html#a7b107a7b7d5128912a43b20d5195a6d8">callbackData</a>;                          </div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;} <a class="code" href="structclock__manager__callback__user__config__t.html">clock_manager_callback_user_config_t</a>;</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="structclock__manager__state__t.html">  825</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;{</div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="structclock__manager__state__t.html#a0a0babf2d96092705263dff65185d6a6">  827</a></span>&#160;    <a class="code" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a> <span class="keyword">const</span> **<a class="code" href="structclock__manager__state__t.html#a0a0babf2d96092705263dff65185d6a6">configTable</a>;</div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="structclock__manager__state__t.html#affba97b5077ed131ae2d55c189e59c28">  828</a></span>&#160;    uint8_t <a class="code" href="structclock__manager__state__t.html#affba97b5077ed131ae2d55c189e59c28">clockConfigNum</a>;                         </div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="structclock__manager__state__t.html#ac0e3674ee047974b538f91f63069b774">  829</a></span>&#160;    uint8_t <a class="code" href="structclock__manager__state__t.html#ac0e3674ee047974b538f91f63069b774">curConfigIndex</a>;                         </div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="structclock__manager__state__t.html#aaaaf0f169620e24e94c186f226205c22">  830</a></span>&#160;    <a class="code" href="structclock__manager__callback__user__config__t.html">clock_manager_callback_user_config_t</a> **<a class="code" href="structclock__manager__state__t.html#aaaaf0f169620e24e94c186f226205c22">callbackConfig</a>; </div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="structclock__manager__state__t.html#a97d75be2476c0a8df75f36318bf7ac63">  831</a></span>&#160;    uint8_t <a class="code" href="structclock__manager__state__t.html#a97d75be2476c0a8df75f36318bf7ac63">callbackNum</a>;                            </div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="structclock__manager__state__t.html#a76e38de620887ba89fa08473cddfce2f">  832</a></span>&#160;    uint8_t <a class="code" href="structclock__manager__state__t.html#a76e38de620887ba89fa08473cddfce2f">errorCallbackIndex</a>;                     </div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;} <a class="code" href="structclock__manager__state__t.html">clock_manager_state_t</a>;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"> * API</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#if defined (__cplusplus)</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__clock__manager__s32k1xx.html#ga730261cafcd44d204dc8bd72ada7938d">CLOCK_DRV_SetModuleClock</a>(<a class="code" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> peripheralClock, <span class="keyword">const</span> <a class="code" href="structmodule__clk__config__t.html">module_clk_config_t</a> * moduleClkConfig);</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<a class="code" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> <a class="code" href="group__clock__manager__s32k1xx.html#ga8eb9c37dac94cd018f09a94f6b1840df">CLOCK_DRV_SetSystemClock</a>(<span class="keyword">const</span> <a class="code" href="group__clock__manager__s32k1xx.html#ga99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a> * mode,</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="structsys__clk__config__t.html">sys_clk_config_t</a> * <a class="code" href="power__manager___s32_k1xx_8c.html#ae7771d90f44da90a2f600183d274426c">sysClkConfig</a>);</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__clock__manager__s32k1xx.html#ga2a4968c843742b8643255c1aaef7fdfe">CLOCK_DRV_GetSystemClockSource</a>(<a class="code" href="structsys__clk__config__t.html">sys_clk_config_t</a> *sysClkConfig);</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<a class="code" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> <a class="code" href="group__clock__manager__s32k1xx.html#ga8e5d5e875d76ea633b4578f356e5ce2d">CLOCK_DRV_SetClockSource</a>(<a class="code" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> clockSource, <span class="keyword">const</span> <a class="code" href="structclock__source__config__t.html">clock_source_config_t</a> * clkSrcConfig);</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<a class="code" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> <a class="code" href="group__clock__manager__s32k1xx.html#gadf4518668cf8d3409a3f1351f2291a27">CLOCK_SYS_Init</a>(<a class="code" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a> <span class="keyword">const</span> **clockConfigsPtr,</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                        uint8_t configsNumber,</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                        <a class="code" href="structclock__manager__callback__user__config__t.html">clock_manager_callback_user_config_t</a> **callbacksPtr,</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                        uint8_t callbacksNumber);</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<a class="code" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> <a class="code" href="group__clock__manager__s32k1xx.html#ga03a465fc5dd75f76513b546d4175dfab">CLOCK_SYS_UpdateConfiguration</a>(uint8_t targetConfigIndex,</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;                                       <a class="code" href="group__clock__manager__s32k1xx.html#gadad2ac36b70f10bca4e341a6f996c4a1">clock_manager_policy_t</a> policy);</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<a class="code" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> <a class="code" href="group__clock__manager__s32k1xx.html#gafaa88db0a4ab009a6975a57ab1fcab2a">CLOCK_SYS_SetConfiguration</a>(<a class="code" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a> <span class="keyword">const</span> * config);</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;uint8_t <a class="code" href="group__clock__manager__s32k1xx.html#gaaf617ce2f4ed660ffe47284878d52a78">CLOCK_SYS_GetCurrentConfiguration</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<a class="code" href="structclock__manager__callback__user__config__t.html">clock_manager_callback_user_config_t</a>* <a class="code" href="group__clock__manager__s32k1xx.html#gadde0c277532a362b8524e3fb35e8d4cc">CLOCK_SYS_GetErrorCallback</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<a class="code" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> <a class="code" href="group__clock__manager__s32k1xx.html#gaa1fe3272dde5e48f0753d9b47094148e">CLOCK_SYS_GetFreq</a>(<a class="code" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> clockName, uint32_t *frequency);</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#if defined (__cplusplus)</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;}</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CLOCK_S32K1xx_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment"> * EOF</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga77d4098479e97a65039bd8749326a178"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">clock_trace_src_t</a></div><div class="ttdeci">clock_trace_src_t</div><div class="ttdoc">Debug trace clock source select Implements clock_trace_src_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00203">clock_S32K1xx.h:203</a></div></div>
<div class="ttc" id="structperipheral__clock__config__t_html"><div class="ttname"><a href="structperipheral__clock__config__t.html">peripheral_clock_config_t</a></div><div class="ttdoc">PCC peripheral instance clock configuration. Implements peripheral_clock_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00632">clock_S32K1xx.h:632</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gafaa88db0a4ab009a6975a57ab1fcab2a"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gafaa88db0a4ab009a6975a57ab1fcab2a">CLOCK_SYS_SetConfiguration</a></div><div class="ttdeci">status_t CLOCK_SYS_SetConfiguration(clock_manager_user_config_t const *config)</div><div class="ttdoc">Set system clock configuration. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l04339">clock_S32K1xx.c:4339</a></div></div>
<div class="ttc" id="structclock__manager__user__config__t_html_a859527100f3b34cce1a8a58073fd966a"><div class="ttname"><a href="structclock__manager__user__config__t.html#a859527100f3b34cce1a8a58073fd966a">clock_manager_user_config_t::scgConfig</a></div><div class="ttdeci">scg_config_t scgConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00682">clock_S32K1xx.h:682</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga20bc7745961da8b7449f4e4771bb4a0eac346254f267511925b7bf63e62b42950"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eac346254f267511925b7bf63e62b42950">SCG_SPLL_CLOCK_PREDIV_BY_2</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00465">clock_S32K1xx.h:465</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga06e8d52693a0e72f57f9f27710fcfb3d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga06e8d52693a0e72f57f9f27710fcfb3d">scg_sosc_range_t</a></div><div class="ttdeci">scg_sosc_range_t</div><div class="ttdoc">SCG OSC frequency range select Implements scg_sosc_range_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00340">clock_S32K1xx.h:340</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggadad2ac36b70f10bca4e341a6f996c4a1a2b9f8fe2fe20df4dabd0c3f609e76b12"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggadad2ac36b70f10bca4e341a6f996c4a1a2b9f8fe2fe20df4dabd0c3f609e76b12">CLOCK_MANAGER_POLICY_AGREEMENT</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00789">clock_S32K1xx.h:789</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gaa27f59fbc80f42637df2f33c0545d66c"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a></div><div class="ttdeci">scg_async_clock_div_t</div><div class="ttdoc">SCG asynchronous clock divider value. Implements scg_async_clock_div_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00312">clock_S32K1xx.h:312</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga74a29a1d9185a4134fcecb269027c724ac4d97fa5a996f5da21c91c6ab45af193"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724ac4d97fa5a996f5da21c91c6ab45af193">SCG_CLOCKOUT_SRC_FIRC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00302">clock_S32K1xx.h:302</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfae25c587ea885a49776c9b67ffb397512"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfae25c587ea885a49776c9b67ffb397512">SCG_SPLL_CLOCK_MULTIPLY_BY_24</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00488">clock_S32K1xx.h:488</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga3bd07f27d44923d8d24450ea4ec98dffa12e60be480eb65ad2e00e15227c9e759"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga3bd07f27d44923d8d24450ea4ec98dffa12e60be480eb65ad2e00e15227c9e759">MULTIPLY_BY_TWO</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00611">clock_S32K1xx.h:611</a></div></div>
<div class="ttc" id="structsim__lpo__clock__config__t_html"><div class="ttname"><a href="structsim__lpo__clock__config__t.html">sim_lpo_clock_config_t</a></div><div class="ttdoc">SIM LPO Clocks configuration. Implements sim_lpo_clock_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00155">clock_S32K1xx.h:155</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_a1912bd3983c63571415794846e624525"><div class="ttname"><a href="structscg__spll__config__t.html#a1912bd3983c63571415794846e624525">scg_spll_config_t::div1</a></div><div class="ttdeci">scg_async_clock_div_t div1</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00526">clock_S32K1xx.h:526</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875a621b68f22d584d3ec624e1ecdd4d52db"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875a621b68f22d584d3ec624e1ecdd4d52db">CLOCK_MANAGER_NOTIFY_BEFORE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00768">clock_S32K1xx.h:768</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_abdca5461b7ff18c8cdeeb2b3c4d0695f"><div class="ttname"><a href="structscg__firc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">scg_firc_config_t::div2</a></div><div class="ttdeci">scg_async_clock_div_t div2</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00437">clock_S32K1xx.h:437</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html_a1912bd3983c63571415794846e624525"><div class="ttname"><a href="structscg__sirc__config__t.html#a1912bd3983c63571415794846e624525">scg_sirc_config_t::div1</a></div><div class="ttdeci">scg_async_clock_div_t div1</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00409">clock_S32K1xx.h:409</a></div></div>
<div class="ttc" id="structsim__clock__config__t_html_a55200fce9de3945c13a401f9c67010d7"><div class="ttname"><a href="structsim__clock__config__t.html#a55200fce9de3945c13a401f9c67010d7">sim_clock_config_t::tclkConfig</a></div><div class="ttdeci">sim_tclk_config_t tclkConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00230">clock_S32K1xx.h:230</a></div></div>
<div class="ttc" id="structclock__manager__state__t_html"><div class="ttname"><a href="structclock__manager__state__t.html">clock_manager_state_t</a></div><div class="ttdoc">Clock manager state structure. Implements clock_manager_state_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00825">clock_S32K1xx.h:825</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaf3779822833f0062e77a2d0997683866a7f4da5dfe240f25a06b4d9c2763824b1"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a7f4da5dfe240f25a06b4d9c2763824b1">DIVIDE_BY_THREE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00621">clock_S32K1xx.h:621</a></div></div>
<div class="ttc" id="structscg__clockout__config__t_html"><div class="ttname"><a href="structscg__clockout__config__t.html">scg_clockout_config_t</a></div><div class="ttdoc">SCG ClockOut Configuration structure. Implements scg_clockout_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00562">clock_S32K1xx.h:562</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfab4276d01e58e98fde8a8a5545b6f11b8"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfab4276d01e58e98fde8a8a5545b6f11b8">SCG_SPLL_CLOCK_MULTIPLY_BY_26</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00490">clock_S32K1xx.h:490</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga620e82226e40e856ec384a0d0bb96fafaafca709d1bda5bd4aa0ba5861a574725"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafaafca709d1bda5bd4aa0ba5861a574725">SCG_SYSTEM_CLOCK_SRC_SIRC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00244">clock_S32K1xx.h:244</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggac5e7a825d6b61b5c4cf34666339772a1a8dbc7c504cb5fc5d7623986b3215f15c"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggac5e7a825d6b61b5c4cf34666339772a1a8dbc7c504cb5fc5d7623986b3215f15c">SCG_SOSC_GAIN_HIGH</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00353">clock_S32K1xx.h:353</a></div></div>
<div class="ttc" id="structclock__source__config__t_html_a3b647a722e160769390ac1967b22b318"><div class="ttname"><a href="structclock__source__config__t.html#a3b647a722e160769390ac1967b22b318">clock_source_config_t::refFreq</a></div><div class="ttdeci">uint32_t refFreq</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00747">clock_S32K1xx.h:747</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga99326be5855e23b7b48dd5227e07852eafc8ed23ec94a8e0c642921ccc9caa811"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eafc8ed23ec94a8e0c642921ccc9caa811">STOP_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00700">clock_S32K1xx.h:700</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga74a29a1d9185a4134fcecb269027c724a9b1acba23a538dc630d3228eec3e02bc"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a9b1acba23a538dc630d3228eec3e02bc">SCG_CLOCKOUT_SRC_SCG_SLOW</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00299">clock_S32K1xx.h:299</a></div></div>
<div class="ttc" id="structclock__source__config__t_html_a3ae4a34d88763f765aab1fa01109f8bd"><div class="ttname"><a href="structclock__source__config__t.html#a3ae4a34d88763f765aab1fa01109f8bd">clock_source_config_t::refClk</a></div><div class="ttdeci">xosc_ref_t refClk</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00746">clock_S32K1xx.h:746</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga5172651d090fc83d8c28dba5fff0ed09af4429d2e9d822c0898179376bce62059"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09af4429d2e9d822c0898179376bce62059">SCG_SPLL_MONITOR_RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00455">clock_S32K1xx.h:455</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html_abdca5461b7ff18c8cdeeb2b3c4d0695f"><div class="ttname"><a href="structscg__sirc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">scg_sirc_config_t::div2</a></div><div class="ttdeci">scg_async_clock_div_t div2</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00410">clock_S32K1xx.h:410</a></div></div>
<div class="ttc" id="structscg__config__t_html_ae696026afab66cf7e0a0ff105cc1f6d4"><div class="ttname"><a href="structscg__config__t.html#ae696026afab66cf7e0a0ff105cc1f6d4">scg_config_t::rtcConfig</a></div><div class="ttdeci">scg_rtc_config_t rtcConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00578">clock_S32K1xx.h:578</a></div></div>
<div class="ttc" id="device__registers_8h_html"><div class="ttname"><a href="device__registers_8h.html">device_registers.h</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga99326be5855e23b7b48dd5227e07852ea1eccc7f89e7fe64f9f3ba9b1ed16057c"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea1eccc7f89e7fe64f9f3ba9b1ed16057c">ALL_MODES</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00702">clock_S32K1xx.h:702</a></div></div>
<div class="ttc" id="structclock__source__config__t_html"><div class="ttname"><a href="structclock__source__config__t.html">clock_source_config_t</a></div><div class="ttdoc">Clock source configuration. Implements clock_source_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00743">clock_S32K1xx.h:743</a></div></div>
<div class="ttc" id="structclock__manager__state__t_html_aaaaf0f169620e24e94c186f226205c22"><div class="ttname"><a href="structclock__manager__state__t.html#aaaaf0f169620e24e94c186f226205c22">clock_manager_state_t::callbackConfig</a></div><div class="ttdeci">clock_manager_callback_user_config_t ** callbackConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00830">clock_S32K1xx.h:830</a></div></div>
<div class="ttc" id="structclock__source__config__t_html_a6ac2de30f60c5945bcd8a595d02bd458"><div class="ttname"><a href="structclock__source__config__t.html#a6ac2de30f60c5945bcd8a595d02bd458">clock_source_config_t::mul</a></div><div class="ttdeci">uint16_t mul</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00748">clock_S32K1xx.h:748</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga84e3a7e9851031c6cf640ba4836bb29c"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">sim_rtc_clk_sel_src_t</a></div><div class="ttdeci">sim_rtc_clk_sel_src_t</div><div class="ttdoc">SIM CLK32KSEL clock source select Implements sim_rtc_clk_sel_src_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00076">clock_S32K1xx.h:76</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa85cb5a8c649484b9f4662a30b5814d76"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa85cb5a8c649484b9f4662a30b5814d76">SCG_SPLL_CLOCK_MULTIPLY_BY_44</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00508">clock_S32K1xx.h:508</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structscg__spll__config__t.html#a51d89a8c672e71d2091a843cdba679e6">scg_spll_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00532">clock_S32K1xx.h:532</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gae731005c6b8fb479b87464156aff0923"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">sim_clkout_div_t</a></div><div class="ttdeci">sim_clkout_div_t</div><div class="ttdoc">SIM CLKOUT divider Implements sim_clkout_div_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00125">clock_S32K1xx.h:125</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328ca6c0b7af8cf08a92ad216dad47500231d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca6c0b7af8cf08a92ad216dad47500231d">SIM_CLKOUT_SEL_SYSTEM_SPLL_DIV2_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00107">clock_S32K1xx.h:107</a></div></div>
<div class="ttc" id="structmodule__clk__config__t_html_a08118c2ce74f02785d3e062f16997c4a"><div class="ttname"><a href="structmodule__clk__config__t.html#a08118c2ce74f02785d3e062f16997c4a">module_clk_config_t::source</a></div><div class="ttdeci">clock_names_t source</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00723">clock_S32K1xx.h:723</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga65aeaa7edc55085e3d5aa18cd47f52c5"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga65aeaa7edc55085e3d5aa18cd47f52c5">scg_sosc_ext_ref_t</a></div><div class="ttdeci">scg_sosc_ext_ref_t</div><div class="ttdoc">SCG OSC external reference clock select. Implements scg_sosc_ext_ref_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00360">clock_S32K1xx.h:360</a></div></div>
<div class="ttc" id="structclock__manager__state__t_html_a0a0babf2d96092705263dff65185d6a6"><div class="ttname"><a href="structclock__manager__state__t.html#a0a0babf2d96092705263dff65185d6a6">clock_manager_state_t::configTable</a></div><div class="ttdeci">clock_manager_user_config_t const ** configTable</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00827">clock_S32K1xx.h:827</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga06e8d52693a0e72f57f9f27710fcfb3daf8e91c33b2954111b4a85fdc052ec5a2"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga06e8d52693a0e72f57f9f27710fcfb3daf8e91c33b2954111b4a85fdc052ec5a2">SCG_SOSC_RANGE_HIGH</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00343">clock_S32K1xx.h:343</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a2f56abdb043fc6d2795ad58549aea77d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a2f56abdb043fc6d2795ad58549aea77d">SCG_SYSTEM_CLOCK_DIV_BY_6</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00263">clock_S32K1xx.h:263</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gae778f9780a2325209728ac050ede328c"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">sim_clkout_src_t</a></div><div class="ttdeci">sim_clkout_src_t</div><div class="ttdoc">SIM CLKOUT select Implements sim_clkout_src_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00100">clock_S32K1xx.h:100</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gaa14b5ae65912a8b0db324ef9cb9dcd22"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gaa14b5ae65912a8b0db324ef9cb9dcd22">scg_sosc_monitor_mode_t</a></div><div class="ttdeci">scg_sosc_monitor_mode_t</div><div class="ttdoc">SCG system OSC monitor mode. Implements scg_sosc_monitor_mode_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00329">clock_S32K1xx.h:329</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_a18a0f1e6c3d21c252b14ea6ae162e2ff"><div class="ttname"><a href="structscg__spll__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">scg_spll_config_t::locked</a></div><div class="ttdeci">bool locked</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00531">clock_S32K1xx.h:531</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggadad2ac36b70f10bca4e341a6f996c4a1ae565da72782f35af68e963676ff62be4"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggadad2ac36b70f10bca4e341a6f996c4a1ae565da72782f35af68e963676ff62be4">CLOCK_MANAGER_POLICY_FORCIBLE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00790">clock_S32K1xx.h:790</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga2b47fd57dafe0bfd239879e152c83015a009c38625e02b2640559cc2f30f93c63"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga2b47fd57dafe0bfd239879e152c83015a009c38625e02b2640559cc2f30f93c63">SCG_FIRC_RANGE_48M</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00425">clock_S32K1xx.h:425</a></div></div>
<div class="ttc" id="structscg__config__t_html"><div class="ttname"><a href="structscg__config__t.html">scg_config_t</a></div><div class="ttdoc">SCG configure structure. Implements scg_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00572">clock_S32K1xx.h:572</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaf3779822833f0062e77a2d0997683866a390f7392c301d003ee470e3b23e54887"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a390f7392c301d003ee470e3b23e54887">DIVIDE_BY_SIX</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00624">clock_S32K1xx.h:624</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga998c42408305e69fa3ae727c05e162df"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga998c42408305e69fa3ae727c05e162df">scg_spll_clock_multiply_t</a></div><div class="ttdeci">scg_spll_clock_multiply_t</div><div class="ttdoc">SCG system PLL multiplier. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00478">clock_S32K1xx.h:478</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga99326be5855e23b7b48dd5227e07852ea453c1482ee191619c148bdd95334a522"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea453c1482ee191619c148bdd95334a522">VLPS_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00701">clock_S32K1xx.h:701</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_a4060eafca71b40f4299f2f372df7373f"><div class="ttname"><a href="structscg__sosc__config__t.html#a4060eafca71b40f4299f2f372df7373f">scg_sosc_config_t::enableInStop</a></div><div class="ttdeci">bool enableInStop</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00384">clock_S32K1xx.h:384</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga65aeaa7edc55085e3d5aa18cd47f52c5a9501c075c0c8ae259db7a81e2da09656"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga65aeaa7edc55085e3d5aa18cd47f52c5a9501c075c0c8ae259db7a81e2da09656">SCG_SOSC_REF_EXT</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00362">clock_S32K1xx.h:362</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_a6e002c41973939313f394410a89ff0ca"><div class="ttname"><a href="structscg__firc__config__t.html#a6e002c41973939313f394410a89ff0ca">scg_firc_config_t::range</a></div><div class="ttdeci">scg_firc_range_t range</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00434">clock_S32K1xx.h:434</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga730261cafcd44d204dc8bd72ada7938d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga730261cafcd44d204dc8bd72ada7938d">CLOCK_DRV_SetModuleClock</a></div><div class="ttdeci">void CLOCK_DRV_SetModuleClock(clock_names_t peripheralClock, const module_clk_config_t *moduleClkConfig)</div><div class="ttdoc">Configures module clock. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l03490">clock_S32K1xx.c:3490</a></div></div>
<div class="ttc" id="structsim__plat__gate__config__t_html_a56a2dd81c9a15119f1f27677282f2508"><div class="ttname"><a href="structsim__plat__gate__config__t.html#a56a2dd81c9a15119f1f27677282f2508">sim_plat_gate_config_t::enableDma</a></div><div class="ttdeci">bool enableDma</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00184">clock_S32K1xx.h:184</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga6340d759d229acb0faf474b4b81794ad"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">sim_lpoclk_sel_src_t</a></div><div class="ttdeci">sim_lpoclk_sel_src_t</div><div class="ttdoc">SIM LPOCLKSEL clock source select Implements sim_lpoclk_sel_src_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00088">clock_S32K1xx.h:88</a></div></div>
<div class="ttc" id="structscg__clock__mode__config__t_html_a9b429ea468f870f84bf115cfe531cdc0"><div class="ttname"><a href="structscg__clock__mode__config__t.html#a9b429ea468f870f84bf115cfe531cdc0">scg_clock_mode_config_t::vccrConfig</a></div><div class="ttdeci">scg_system_clock_config_t vccrConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00552">clock_S32K1xx.h:552</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga99326be5855e23b7b48dd5227e07852ea4977e0e814dd0bad87476bd5a9339c8e"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea4977e0e814dd0bad87476bd5a9339c8e">VLPR_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00698">clock_S32K1xx.h:698</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaf3779822833f0062e77a2d0997683866af6a41dd95fa0d3e9644ea4489f1f44c4"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866af6a41dd95fa0d3e9644ea4489f1f44c4">DIVIDE_BY_FOUR</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00622">clock_S32K1xx.h:622</a></div></div>
<div class="ttc" id="structclock__manager__state__t_html_affba97b5077ed131ae2d55c189e59c28"><div class="ttname"><a href="structclock__manager__state__t.html#affba97b5077ed131ae2d55c189e59c28">clock_manager_state_t::clockConfigNum</a></div><div class="ttdeci">uint8_t clockConfigNum</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00828">clock_S32K1xx.h:828</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html_a132fd927eeaf90238746182a2c687517"><div class="ttname"><a href="structscg__sirc__config__t.html#a132fd927eeaf90238746182a2c687517">scg_sirc_config_t::range</a></div><div class="ttdeci">scg_sirc_range_t range</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00407">clock_S32K1xx.h:407</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga20bc7745961da8b7449f4e4771bb4a0eaafd0e92d91d68db2af5dac6efe9e3137"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eaafd0e92d91d68db2af5dac6efe9e3137">SCG_SPLL_CLOCK_PREDIV_BY_1</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00464">clock_S32K1xx.h:464</a></div></div>
<div class="ttc" id="structscg__rtc__config__t_html_a69f3b757926b0cdc4178b3e92752979e"><div class="ttname"><a href="structscg__rtc__config__t.html#a69f3b757926b0cdc4178b3e92752979e">scg_rtc_config_t::rtcClkInFreq</a></div><div class="ttdeci">uint32_t rtcClkInFreq</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00541">clock_S32K1xx.h:541</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga47cba394150e3e2142a7e43cce167f63"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga47cba394150e3e2142a7e43cce167f63">peripheral_clock_source_t</a></div><div class="ttdeci">uint8_t peripheral_clock_source_t</div><div class="ttdoc">PCC clock source select Implements peripheral_clock_source_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00586">clock_S32K1xx.h:586</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga99326be5855e23b7b48dd5227e07852eadbef8108cc9b9ff34b003ebbd5690173"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eadbef8108cc9b9ff34b003ebbd5690173">RUN_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00697">clock_S32K1xx.h:697</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggacc7a93b8637620ae019e86004b5ccc4ea1e407d72d9c4ad8c5c9cb0b2236cd60c"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggacc7a93b8637620ae019e86004b5ccc4ea1e407d72d9c4ad8c5c9cb0b2236cd60c">XOSC_EXT_REF</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00713">clock_S32K1xx.h:713</a></div></div>
<div class="ttc" id="structclock__notify__struct__t_html_a58fdb5d00b67d740aaa59f45474f1d55"><div class="ttname"><a href="structclock__notify__struct__t.html#a58fdb5d00b67d740aaa59f45474f1d55">clock_notify_struct_t::policy</a></div><div class="ttdeci">clock_manager_policy_t policy</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00800">clock_S32K1xx.h:800</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_aed789bc34fa3db4d15ef79f745b3cb94"><div class="ttname"><a href="structscg__spll__config__t.html#aed789bc34fa3db4d15ef79f745b3cb94">scg_spll_config_t::monitorMode</a></div><div class="ttdeci">scg_spll_monitor_mode_t monitorMode</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00520">clock_S32K1xx.h:520</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_a4060eafca71b40f4299f2f372df7373f"><div class="ttname"><a href="structscg__spll__config__t.html#a4060eafca71b40f4299f2f372df7373f">scg_spll_config_t::enableInStop</a></div><div class="ttdeci">bool enableInStop</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00529">clock_S32K1xx.h:529</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_abdca5461b7ff18c8cdeeb2b3c4d0695f"><div class="ttname"><a href="structscg__sosc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">scg_sosc_config_t::div2</a></div><div class="ttdeci">scg_async_clock_div_t div2</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00382">clock_S32K1xx.h:382</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_a56e976dd637f997edac78c1089dd23b6"><div class="ttname"><a href="structscg__spll__config__t.html#a56e976dd637f997edac78c1089dd23b6">scg_spll_config_t::prediv</a></div><div class="ttdeci">uint8_t prediv</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00522">clock_S32K1xx.h:522</a></div></div>
<div class="ttc" id="structscg__clockout__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structscg__clockout__config__t.html#a51d89a8c672e71d2091a843cdba679e6">scg_clockout_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00565">clock_S32K1xx.h:565</a></div></div>
<div class="ttc" id="structperipheral__clock__config__t_html_a58c14052c0de8bf9d0360fa0afcf4b4b"><div class="ttname"><a href="structperipheral__clock__config__t.html#a58c14052c0de8bf9d0360fa0afcf4b4b">peripheral_clock_config_t::clkSrc</a></div><div class="ttdeci">peripheral_clock_source_t clkSrc</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00643">clock_S32K1xx.h:643</a></div></div>
<div class="ttc" id="structsim__plat__gate__config__t_html_add8e195fea699911099f4f47da2a0950"><div class="ttname"><a href="structsim__plat__gate__config__t.html#add8e195fea699911099f4f47da2a0950">sim_plat_gate_config_t::enableEim</a></div><div class="ttdeci">bool enableEim</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00186">clock_S32K1xx.h:186</a></div></div>
<div class="ttc" id="structsim__qspi__ref__clk__gating__t_html"><div class="ttname"><a href="structsim__qspi__ref__clk__gating__t.html">sim_qspi_ref_clk_gating_t</a></div><div class="ttdoc">SIM QSPI reference clock gating. Implements sim_qspi_ref_clk_gating_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00193">clock_S32K1xx.h:193</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa1dbf4b07ba729928d0257a2bcca47446"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1dbf4b07ba729928d0257a2bcca47446">SCG_SPLL_CLOCK_MULTIPLY_BY_46</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00510">clock_S32K1xx.h:510</a></div></div>
<div class="ttc" id="structscg__clock__mode__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structscg__clock__mode__config__t.html#a51d89a8c672e71d2091a843cdba679e6">scg_clock_mode_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00555">clock_S32K1xx.h:555</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga84e3a7e9851031c6cf640ba4836bb29ca8d08d0cf62194aa583aa8face0399834"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca8d08d0cf62194aa583aa8face0399834">SIM_RTCCLK_SEL_FIRCDIV1_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00081">clock_S32K1xx.h:81</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328ca3fe269cb3b6eeedcfb556b7b5bd6aaf3"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca3fe269cb3b6eeedcfb556b7b5bd6aaf3">SIM_CLKOUT_SEL_SYSTEM_LPO_128K_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00109">clock_S32K1xx.h:109</a></div></div>
<div class="ttc" id="structsim__trace__clock__config__t_html_a20b0fc69f1f4d971c9e0d2ba4f5ac8f5"><div class="ttname"><a href="structsim__trace__clock__config__t.html#a20b0fc69f1f4d971c9e0d2ba4f5ac8f5">sim_trace_clock_config_t::divFraction</a></div><div class="ttdeci">bool divFraction</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00219">clock_S32K1xx.h:219</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923aa99f61908701cdc56e57d35fc57caaaa"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923aa99f61908701cdc56e57d35fc57caaaa">SIM_CLKOUT_DIV_BY_7</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00133">clock_S32K1xx.h:133</a></div></div>
<div class="ttc" id="structsim__clock__config__t_html"><div class="ttname"><a href="structsim__clock__config__t.html">sim_clock_config_t</a></div><div class="ttdoc">SIM configure structure. Implements sim_clock_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00226">clock_S32K1xx.h:226</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga5172651d090fc83d8c28dba5fff0ed09a52e031594ab58dbdb45173a7d564ed6d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09a52e031594ab58dbdb45173a7d564ed6d">SCG_SPLL_MONITOR_INT</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00454">clock_S32K1xx.h:454</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggac5d7d5c023b81d9eef36ba1a041484a2ac483d23913ef4c90c692956f4f602506"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2ac483d23913ef4c90c692956f4f602506">CLOCK_MANAGER_CALLBACK_BEFORE_AFTER</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00780">clock_S32K1xx.h:780</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga74a29a1d9185a4134fcecb269027c724a4a04b010c4aa652e5c59a4fcd7f3a8d5"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a4a04b010c4aa652e5c59a4fcd7f3a8d5">SCG_CLOCKOUT_SRC_SPLL</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00303">clock_S32K1xx.h:303</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923a9906f618a32b2b495fb2b1525703e309"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a9906f618a32b2b495fb2b1525703e309">SIM_CLKOUT_DIV_BY_6</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00132">clock_S32K1xx.h:132</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a37e8c1b3856e13438a5cd5594e7b14e6"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a37e8c1b3856e13438a5cd5594e7b14e6">SCG_SYSTEM_CLOCK_DIV_BY_15</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00272">clock_S32K1xx.h:272</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga20bc7745961da8b7449f4e4771bb4a0ea2c04f19c838d624ba989c5247ff5ff36"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea2c04f19c838d624ba989c5247ff5ff36">SCG_SPLL_CLOCK_PREDIV_BY_6</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00469">clock_S32K1xx.h:469</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggacc7a93b8637620ae019e86004b5ccc4ea4e693123249d4382fffb44b1c92e3b56"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggacc7a93b8637620ae019e86004b5ccc4ea4e693123249d4382fffb44b1c92e3b56">XOSC_INT_OSC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00714">clock_S32K1xx.h:714</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328cae50528683f453b370a0699cfad5797a7"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae50528683f453b370a0699cfad5797a7">SIM_CLKOUT_SEL_SYSTEM_HCLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00106">clock_S32K1xx.h:106</a></div></div>
<div class="ttc" id="structpmc__lpo__clock__config__t_html_ac842b6c1dcb3b1f11b611620199dc55c"><div class="ttname"><a href="structpmc__lpo__clock__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">pmc_lpo_clock_config_t::enable</a></div><div class="ttdeci">bool enable</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00663">clock_S32K1xx.h:663</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a9b781e26d8b2998076ed686c618fdd12"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a9b781e26d8b2998076ed686c618fdd12">SCG_SYSTEM_CLOCK_DIV_BY_8</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00265">clock_S32K1xx.h:265</a></div></div>
<div class="ttc" id="structscg__clock__mode__config__t_html"><div class="ttname"><a href="structscg__clock__mode__config__t.html">scg_clock_mode_config_t</a></div><div class="ttdoc">SCG Clock Mode Configuration structure. Implements scg_clock_mode_config_t_Class. ...</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00549">clock_S32K1xx.h:549</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga93fb75158aaa8280897c6f361646846c"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga93fb75158aaa8280897c6f361646846c">SYS_CLK_MAX_NO</a></div><div class="ttdeci">#define SYS_CLK_MAX_NO</div><div class="ttdoc">The maximum number of system clock dividers and system clock divider indexes. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00067">clock_S32K1xx.h:67</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923ac6e87fb255135a527f91720d8e5a4380"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac6e87fb255135a527f91720d8e5a4380">SIM_CLKOUT_DIV_BY_4</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00130">clock_S32K1xx.h:130</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga03a465fc5dd75f76513b546d4175dfab"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga03a465fc5dd75f76513b546d4175dfab">CLOCK_SYS_UpdateConfiguration</a></div><div class="ttdeci">status_t CLOCK_SYS_UpdateConfiguration(uint8_t targetConfigIndex, clock_manager_policy_t policy)</div><div class="ttdoc">Set system clock configuration according to pre-defined structure. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l04173">clock_S32K1xx.c:4173</a></div></div>
<div class="ttc" id="structscg__config__t_html_a49f6cac40b315fb9cd865aca50cbc4af"><div class="ttname"><a href="structscg__config__t.html#a49f6cac40b315fb9cd865aca50cbc4af">scg_config_t::fircConfig</a></div><div class="ttdeci">scg_firc_config_t fircConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00575">clock_S32K1xx.h:575</a></div></div>
<div class="ttc" id="structsim__clock__out__config__t_html_a4cd000efdc2d73a734be4a5de1d7fa74"><div class="ttname"><a href="structsim__clock__out__config__t.html#a4cd000efdc2d73a734be4a5de1d7fa74">sim_clock_out_config_t::divider</a></div><div class="ttdeci">sim_clkout_div_t divider</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00147">clock_S32K1xx.h:147</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa9742c294eead122acb6815887b836cb3"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa9742c294eead122acb6815887b836cb3">SCG_SPLL_CLOCK_MULTIPLY_BY_23</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00487">clock_S32K1xx.h:487</a></div></div>
<div class="ttc" id="structscg__config__t_html_a25d3da882b0eca9b953b2502d271cc7a"><div class="ttname"><a href="structscg__config__t.html#a25d3da882b0eca9b953b2502d271cc7a">scg_config_t::soscConfig</a></div><div class="ttdeci">scg_sosc_config_t soscConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00576">clock_S32K1xx.h:576</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaa27f59fbc80f42637df2f33c0545d66ca800256d57b2684fc335c23297ed5b0fa"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca800256d57b2684fc335c23297ed5b0fa">SCG_ASYNC_CLOCK_DIV_BY_1</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00315">clock_S32K1xx.h:315</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga6340d759d229acb0faf474b4b81794adaec63dfca0c1ede572785e1e0b275df74"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794adaec63dfca0c1ede572785e1e0b275df74">SIM_LPO_CLK_SEL_LPO_128K</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00090">clock_S32K1xx.h:90</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gaaf617ce2f4ed660ffe47284878d52a78"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gaaf617ce2f4ed660ffe47284878d52a78">CLOCK_SYS_GetCurrentConfiguration</a></div><div class="ttdeci">uint8_t CLOCK_SYS_GetCurrentConfiguration(void)</div><div class="ttdoc">Get current system clock configuration. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l04292">clock_S32K1xx.c:4292</a></div></div>
<div class="ttc" id="structperipheral__clock__config__t_html_a52d16cb7f9b3110d03b7a71953a62464"><div class="ttname"><a href="structperipheral__clock__config__t.html#a52d16cb7f9b3110d03b7a71953a62464">peripheral_clock_config_t::clkGate</a></div><div class="ttdeci">bool clkGate</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00642">clock_S32K1xx.h:642</a></div></div>
<div class="ttc" id="structmodule__clk__config__t_html_aa1147a1ab6ff4c36934461ca71d73bef"><div class="ttname"><a href="structmodule__clk__config__t.html#aa1147a1ab6ff4c36934461ca71d73bef">module_clk_config_t::div</a></div><div class="ttdeci">uint16_t div</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00725">clock_S32K1xx.h:725</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga3bd07f27d44923d8d24450ea4ec98dffad2c7abcd70b47268e1d5884a9c1563b5"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga3bd07f27d44923d8d24450ea4ec98dffad2c7abcd70b47268e1d5884a9c1563b5">MULTIPLY_BY_ONE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00610">clock_S32K1xx.h:610</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa5ed5f54f2f4be6a5b7346d6612c1c8c5"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa5ed5f54f2f4be6a5b7346d6612c1c8c5">SCG_SPLL_CLOCK_MULTIPLY_BY_37</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00501">clock_S32K1xx.h:501</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_a48275a0d1b85a671e9c7988d58e8bc16"><div class="ttname"><a href="structscg__sosc__config__t.html#a48275a0d1b85a671e9c7988d58e8bc16">scg_sosc_config_t::extRef</a></div><div class="ttdeci">scg_sosc_ext_ref_t extRef</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00376">clock_S32K1xx.h:376</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggac5d7d5c023b81d9eef36ba1a041484a2abbca659763fbdfa33757d777dc946ab5"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2abbca659763fbdfa33757d777dc946ab5">CLOCK_MANAGER_CALLBACK_AFTER</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00779">clock_S32K1xx.h:779</a></div></div>
<div class="ttc" id="structclock__manager__state__t_html_a97d75be2476c0a8df75f36318bf7ac63"><div class="ttname"><a href="structclock__manager__state__t.html#a97d75be2476c0a8df75f36318bf7ac63">clock_manager_state_t::callbackNum</a></div><div class="ttdeci">uint8_t callbackNum</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00831">clock_S32K1xx.h:831</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923ad1b0a10bb4f7e07fafc7b8f3877098b2"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ad1b0a10bb4f7e07fafc7b8f3877098b2">SIM_CLKOUT_DIV_BY_3</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00129">clock_S32K1xx.h:129</a></div></div>
<div class="ttc" id="structsim__clock__config__t_html_a8402a59a4700ee5a436ea301fa5be0e3"><div class="ttname"><a href="structsim__clock__config__t.html#a8402a59a4700ee5a436ea301fa5be0e3">sim_clock_config_t::traceClockConfig</a></div><div class="ttdeci">sim_trace_clock_config_t traceClockConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00232">clock_S32K1xx.h:232</a></div></div>
<div class="ttc" id="structsim__trace__clock__config__t_html_a5979379e2030e33a6ed90d143558f536"><div class="ttname"><a href="structsim__trace__clock__config__t.html#a5979379e2030e33a6ed90d143558f536">sim_trace_clock_config_t::divEnable</a></div><div class="ttdeci">bool divEnable</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00216">clock_S32K1xx.h:216</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structscg__sirc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">scg_sirc_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00412">clock_S32K1xx.h:412</a></div></div>
<div class="ttc" id="structsim__clock__out__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structsim__clock__out__config__t.html#a51d89a8c672e71d2091a843cdba679e6">sim_clock_out_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00144">clock_S32K1xx.h:144</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga3a778ea62dbd2a38bb5a54b2b79ea975"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga3a778ea62dbd2a38bb5a54b2b79ea975">g_RtcClkInFreq</a></div><div class="ttdeci">uint32_t g_RtcClkInFreq</div><div class="ttdoc">RTC_CLKIN clock frequency. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l00081">clock_S32K1xx.c:81</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa7eafd69dd81f405f52eca9c485c1727e"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa7eafd69dd81f405f52eca9c485c1727e">SCG_SPLL_CLOCK_MULTIPLY_BY_17</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00481">clock_S32K1xx.h:481</a></div></div>
<div class="ttc" id="structsim__lpo__clock__config__t_html_a349df16933ec0c4bdc6d022857f041a8"><div class="ttname"><a href="structsim__lpo__clock__config__t.html#a349df16933ec0c4bdc6d022857f041a8">sim_lpo_clock_config_t::sourceRtcClk</a></div><div class="ttdeci">sim_rtc_clk_sel_src_t sourceRtcClk</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00158">clock_S32K1xx.h:158</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135acf69f8db859d461526068a01cb9c1d61"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135acf69f8db859d461526068a01cb9c1d61">SCG_SYSTEM_CLOCK_DIV_BY_1</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00258">clock_S32K1xx.h:258</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfaf47967a1af92819cfd709ccc1f064879"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaf47967a1af92819cfd709ccc1f064879">SCG_SPLL_CLOCK_MULTIPLY_BY_36</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00500">clock_S32K1xx.h:500</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa389885c0442b8653c41e7d68a12e423f"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa389885c0442b8653c41e7d68a12e423f">SCG_SPLL_CLOCK_MULTIPLY_BY_20</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00484">clock_S32K1xx.h:484</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaa27f59fbc80f42637df2f33c0545d66ca0da7abf61bd54e9dd743a0823384d232"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca0da7abf61bd54e9dd743a0823384d232">SCG_ASYNC_CLOCK_DIV_BY_4</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00317">clock_S32K1xx.h:317</a></div></div>
<div class="ttc" id="structpcc__config__t_html_aaf8d3eed0d00f34a0d3fee253303fc8a"><div class="ttname"><a href="structpcc__config__t.html#aaf8d3eed0d00f34a0d3fee253303fc8a">pcc_config_t::peripheralClocks</a></div><div class="ttdeci">peripheral_clock_config_t * peripheralClocks</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00654">clock_S32K1xx.h:654</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga8eb9c37dac94cd018f09a94f6b1840df"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga8eb9c37dac94cd018f09a94f6b1840df">CLOCK_DRV_SetSystemClock</a></div><div class="ttdeci">status_t CLOCK_DRV_SetSystemClock(const pwr_modes_t *mode, const sys_clk_config_t *sysClkConfig)</div><div class="ttdoc">Configures the system clocks. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l03644">clock_S32K1xx.c:3644</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gac5e7a825d6b61b5c4cf34666339772a1"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gac5e7a825d6b61b5c4cf34666339772a1">scg_sosc_gain_t</a></div><div class="ttdeci">scg_sosc_gain_t</div><div class="ttdoc">SCG OSC high gain oscillator select. Implements scg_sosc_gain_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00350">clock_S32K1xx.h:350</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html"><div class="ttname"><a href="structscg__spll__config__t.html">scg_spll_config_t</a></div><div class="ttdoc">SCG system PLL configuration. Implements scg_spll_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00518">clock_S32K1xx.h:518</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfaefaa44e7b14082cb5f5c0bf996cae879"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaefaa44e7b14082cb5f5c0bf996cae879">SCG_SPLL_CLOCK_MULTIPLY_BY_29</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00493">clock_S32K1xx.h:493</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html"><div class="ttname"><a href="structscg__sirc__config__t.html">scg_sirc_config_t</a></div><div class="ttdoc">SCG slow IRC clock configuration. Implements scg_sirc_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00405">clock_S32K1xx.h:405</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga84e3a7e9851031c6cf640ba4836bb29caa24891309e6550467c1423ee5cac25cf"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29caa24891309e6550467c1423ee5cac25cf">SIM_RTCCLK_SEL_LPO_32K</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00079">clock_S32K1xx.h:79</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html_a18a0f1e6c3d21c252b14ea6ae162e2ff"><div class="ttname"><a href="structscg__sirc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">scg_sirc_config_t::locked</a></div><div class="ttdeci">bool locked</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00416">clock_S32K1xx.h:416</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gadfe5ac9857fba8575ac31301a116fe50"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gadfe5ac9857fba8575ac31301a116fe50">clock_user_config_t</a></div><div class="ttdeci">clock_manager_user_config_t clock_user_config_t</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00688">clock_S32K1xx.h:688</a></div></div>
<div class="ttc" id="structclock__source__config__t_html_a29ca8f0706d5d7f9b5f4cc30501f3cb3"><div class="ttname"><a href="structclock__source__config__t.html#a29ca8f0706d5d7f9b5f4cc30501f3cb3">clock_source_config_t::outputDiv1</a></div><div class="ttdeci">uint16_t outputDiv1</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00751">clock_S32K1xx.h:751</a></div></div>
<div class="ttc" id="structclock__manager__callback__user__config__t_html"><div class="ttname"><a href="structclock__manager__callback__user__config__t.html">clock_manager_callback_user_config_t</a></div><div class="ttdoc">Structure for callback function and its parameter. Implements clock_manager_callback_user_config_t_Cl...</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00814">clock_S32K1xx.h:814</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html"><div class="ttname"><a href="structscg__firc__config__t.html">scg_firc_config_t</a></div><div class="ttdoc">SCG fast IRC clock configuration. Implements scg_firc_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00432">clock_S32K1xx.h:432</a></div></div>
<div class="ttc" id="structsim__tclk__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structsim__tclk__config__t.html#a51d89a8c672e71d2091a843cdba679e6">sim_tclk_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00170">clock_S32K1xx.h:170</a></div></div>
<div class="ttc" id="structsim__clock__config__t_html_aaf9678765a8ce2ff2b304deaf30f6793"><div class="ttname"><a href="structsim__clock__config__t.html#aaf9678765a8ce2ff2b304deaf30f6793">sim_clock_config_t::platGateConfig</a></div><div class="ttdeci">sim_plat_gate_config_t platGateConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00231">clock_S32K1xx.h:231</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_a7ddad3b3088a6ebaf6682a791326b97e"><div class="ttname"><a href="structscg__firc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">scg_firc_config_t::enableInLowPower</a></div><div class="ttdeci">bool enableInLowPower</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00440">clock_S32K1xx.h:440</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaa14b5ae65912a8b0db324ef9cb9dcd22aa746fadf789e6f2e5ce673a2d6ddef55"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22aa746fadf789e6f2e5ce673a2d6ddef55">SCG_SOSC_MONITOR_RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00333">clock_S32K1xx.h:333</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa0066f85e481024ea3a53532a5c4b2c24"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa0066f85e481024ea3a53532a5c4b2c24">SCG_SPLL_CLOCK_MULTIPLY_BY_45</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00509">clock_S32K1xx.h:509</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structscg__sosc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">scg_sosc_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00389">clock_S32K1xx.h:389</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa5507a0e84985c4ec2b4a26ff3a0774bc"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa5507a0e84985c4ec2b4a26ff3a0774bc">SCG_SPLL_CLOCK_MULTIPLY_BY_19</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00483">clock_S32K1xx.h:483</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga99326be5855e23b7b48dd5227e07852eac40b9c026c22eed046a70093e9b74a32"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eac40b9c026c22eed046a70093e9b74a32">HSRUN_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00699">clock_S32K1xx.h:699</a></div></div>
<div class="ttc" id="_s32_k142__features_8h_html_a64124f27cd745ac7c837469f9391f728"><div class="ttname"><a href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a></div><div class="ttdeci">clock_names_t</div><div class="ttdoc">Clock names. </div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142__features_8h_source.html#l00557">S32K142_features.h:557</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga65aeaa7edc55085e3d5aa18cd47f52c5a7a308b833f82844baa7efd3f55a112de"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga65aeaa7edc55085e3d5aa18cd47f52c5a7a308b833f82844baa7efd3f55a112de">SCG_SOSC_REF_OSC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00363">clock_S32K1xx.h:363</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923ac97cc016f7aea9564d6993d76648bbaa"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac97cc016f7aea9564d6993d76648bbaa">SIM_CLKOUT_DIV_BY_2</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00128">clock_S32K1xx.h:128</a></div></div>
<div class="ttc" id="structsim__plat__gate__config__t_html_ac1c30b6cd83dc9436af8eda3524fa27f"><div class="ttname"><a href="structsim__plat__gate__config__t.html#ac1c30b6cd83dc9436af8eda3524fa27f">sim_plat_gate_config_t::enableMscm</a></div><div class="ttdeci">bool enableMscm</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00182">clock_S32K1xx.h:182</a></div></div>
<div class="ttc" id="structclock__manager__callback__user__config__t_html_a1e253e5e2e936d48b11902d1ac6a3a2b"><div class="ttname"><a href="structclock__manager__callback__user__config__t.html#a1e253e5e2e936d48b11902d1ac6a3a2b">clock_manager_callback_user_config_t::callback</a></div><div class="ttdeci">clock_manager_callback_t callback</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00816">clock_S32K1xx.h:816</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga20bc7745961da8b7449f4e4771bb4a0ea37d6c55c0e13cb4ea797860cf45bbc22"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea37d6c55c0e13cb4ea797860cf45bbc22">SCG_SPLL_CLOCK_PREDIV_BY_8</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00471">clock_S32K1xx.h:471</a></div></div>
<div class="ttc" id="structmodule__clk__config__t_html_ae7c332d9316c9887b16d36dfc7c67f34"><div class="ttname"><a href="structmodule__clk__config__t.html#ae7c332d9316c9887b16d36dfc7c67f34">module_clk_config_t::gating</a></div><div class="ttdeci">bool gating</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00722">clock_S32K1xx.h:722</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa2b544d2450f962074a0cc5bb51352879"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa2b544d2450f962074a0cc5bb51352879">SCG_SPLL_CLOCK_MULTIPLY_BY_34</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00498">clock_S32K1xx.h:498</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa709745c631fec82ed465b0aec3624a25"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa709745c631fec82ed465b0aec3624a25">SCG_SPLL_CLOCK_MULTIPLY_BY_18</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00482">clock_S32K1xx.h:482</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_a18a0f1e6c3d21c252b14ea6ae162e2ff"><div class="ttname"><a href="structscg__firc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">scg_firc_config_t::locked</a></div><div class="ttdeci">bool locked</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00442">clock_S32K1xx.h:442</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328cace716f1ed920f9efb65e6933b7b2f88c"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cace716f1ed920f9efb65e6933b7b2f88c">SIM_CLKOUT_SEL_SYSTEM_RTC_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00111">clock_S32K1xx.h:111</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gadf4518668cf8d3409a3f1351f2291a27"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gadf4518668cf8d3409a3f1351f2291a27">CLOCK_SYS_Init</a></div><div class="ttdeci">status_t CLOCK_SYS_Init(clock_manager_user_config_t const **clockConfigsPtr, uint8_t configsNumber, clock_manager_callback_user_config_t **callbacksPtr, uint8_t callbacksNumber)</div><div class="ttdoc">Install pre-defined clock configurations. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l04140">clock_S32K1xx.c:4140</a></div></div>
<div class="ttc" id="structscg__config__t_html_a8bb6986e9903e3d6eeaec1135d0c6477"><div class="ttname"><a href="structscg__config__t.html#a8bb6986e9903e3d6eeaec1135d0c6477">scg_config_t::clockOutConfig</a></div><div class="ttdeci">scg_clockout_config_t clockOutConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00579">clock_S32K1xx.h:579</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328ca23abd9824d282ce8d7c428db1859bb72"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca23abd9824d282ce8d7c428db1859bb72">SIM_CLKOUT_SEL_SYSTEM_BUS_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00108">clock_S32K1xx.h:108</a></div></div>
<div class="ttc" id="_s32_k142__features_8h_html_a64124f27cd745ac7c837469f9391f728a21a32539cf372c178e3cd0666068c889"><div class="ttname"><a href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728a21a32539cf372c178e3cd0666068c889">CLOCK_NAME_COUNT</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142__features_8h_source.html#l00638">S32K142_features.h:638</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa30a5405136fd067c208f3d78da57268d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa30a5405136fd067c208f3d78da57268d">SCG_SPLL_CLOCK_MULTIPLY_BY_42</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00506">clock_S32K1xx.h:506</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html_a7ddad3b3088a6ebaf6682a791326b97e"><div class="ttname"><a href="structscg__sirc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">scg_sirc_config_t::enableInLowPower</a></div><div class="ttdeci">bool enableInLowPower</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00414">clock_S32K1xx.h:414</a></div></div>
<div class="ttc" id="structsim__clock__out__config__t_html_ae06182dd571a977cb6d8c9fca7007089"><div class="ttname"><a href="structsim__clock__out__config__t.html#ae06182dd571a977cb6d8c9fca7007089">sim_clock_out_config_t::source</a></div><div class="ttdeci">sim_clkout_src_t source</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00146">clock_S32K1xx.h:146</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa6bd876526e1a993eac46450cc0805de8"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa6bd876526e1a993eac46450cc0805de8">SCG_SPLL_CLOCK_MULTIPLY_BY_39</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00503">clock_S32K1xx.h:503</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gae4b70fca960d67847f025c730afb7135"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">scg_system_clock_div_t</a></div><div class="ttdeci">scg_system_clock_div_t</div><div class="ttdoc">SCG system clock divider value. Implements scg_system_clock_div_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00256">clock_S32K1xx.h:256</a></div></div>
<div class="ttc" id="structscg__config__t_html_ae048b8e4864bc65da0c65ec8e3e06fe5"><div class="ttname"><a href="structscg__config__t.html#ae048b8e4864bc65da0c65ec8e3e06fe5">scg_config_t::spllConfig</a></div><div class="ttdeci">scg_spll_config_t spllConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00577">clock_S32K1xx.h:577</a></div></div>
<div class="ttc" id="structscg__clockout__config__t_html_a883bc9d322073bdbf3de6287873f6317"><div class="ttname"><a href="structscg__clockout__config__t.html#a883bc9d322073bdbf3de6287873f6317">scg_clockout_config_t::source</a></div><div class="ttdeci">scg_clockout_src_t source</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00564">clock_S32K1xx.h:564</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga74a29a1d9185a4134fcecb269027c724a4713fc7848511bb0c7ccc14a45f0ab62"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a4713fc7848511bb0c7ccc14a45f0ab62">SCG_CLOCKOUT_SRC_SIRC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00301">clock_S32K1xx.h:301</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga2a4968c843742b8643255c1aaef7fdfe"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga2a4968c843742b8643255c1aaef7fdfe">CLOCK_DRV_GetSystemClockSource</a></div><div class="ttdeci">void CLOCK_DRV_GetSystemClockSource(sys_clk_config_t *sysClkConfig)</div><div class="ttdoc">Gets the system clock source. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l03713">clock_S32K1xx.c:3713</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa3d8315e2f5fe9b391a57c078b51fefb3"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa3d8315e2f5fe9b391a57c078b51fefb3">SCG_SPLL_CLOCK_MULTIPLY_BY_27</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00491">clock_S32K1xx.h:491</a></div></div>
<div class="ttc" id="structscg__config__t_html_a294319abaf79f4d1be5db8f9476c2f47"><div class="ttname"><a href="structscg__config__t.html#a294319abaf79f4d1be5db8f9476c2f47">scg_config_t::clockModeConfig</a></div><div class="ttdeci">scg_clock_mode_config_t clockModeConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00580">clock_S32K1xx.h:580</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga20bc7745961da8b7449f4e4771bb4a0ea8649225a75042e8545eb3f20f9ecc1dd"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea8649225a75042e8545eb3f20f9ecc1dd">SCG_SPLL_CLOCK_PREDIV_BY_7</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00470">clock_S32K1xx.h:470</a></div></div>
<div class="ttc" id="status_8h_html_af9bff8ff1154a04a899276af806b8586"><div class="ttname"><a href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a></div><div class="ttdeci">status_t</div><div class="ttdoc">Status return codes. Common error codes will be a unified enumeration (C enum) that will contain all ...</div><div class="ttdef"><b>Definition:</b> <a href="status_8h_source.html#l00041">status.h:41</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfaa1d8d0893cce89da68c2d5bf35952ce8"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaa1d8d0893cce89da68c2d5bf35952ce8">SCG_SPLL_CLOCK_MULTIPLY_BY_38</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00502">clock_S32K1xx.h:502</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gafe7386295a3df9803dfb6a27d5d02d05"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gafe7386295a3df9803dfb6a27d5d02d05">scg_sirc_range_t</a></div><div class="ttdeci">scg_sirc_range_t</div><div class="ttdoc">SCG slow IRC clock frequency range. Implements scg_sirc_range_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00396">clock_S32K1xx.h:396</a></div></div>
<div class="ttc" id="structscg__config__t_html_ae4c2333901968b69354ab624d9b18332"><div class="ttname"><a href="structscg__config__t.html#ae4c2333901968b69354ab624d9b18332">scg_config_t::sircConfig</a></div><div class="ttdeci">scg_sirc_config_t sircConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00574">clock_S32K1xx.h:574</a></div></div>
<div class="ttc" id="structscg__rtc__config__t_html"><div class="ttname"><a href="structscg__rtc__config__t.html">scg_rtc_config_t</a></div><div class="ttdoc">SCG RTC configuration. Implements scg_rtc_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00539">clock_S32K1xx.h:539</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_a7ddad3b3088a6ebaf6682a791326b97e"><div class="ttname"><a href="structscg__sosc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">scg_sosc_config_t::enableInLowPower</a></div><div class="ttdeci">bool enableInLowPower</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00385">clock_S32K1xx.h:385</a></div></div>
<div class="ttc" id="structpmc__lpo__clock__config__t_html_ac6f8439a53867c3c98c19242a9fba15c"><div class="ttname"><a href="structpmc__lpo__clock__config__t.html#ac6f8439a53867c3c98c19242a9fba15c">pmc_lpo_clock_config_t::trimValue</a></div><div class="ttdeci">int8_t trimValue</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00664">clock_S32K1xx.h:664</a></div></div>
<div class="ttc" id="structsim__plat__gate__config__t_html_a7a0b8be3cfc8e5b0e2b2525153677120"><div class="ttname"><a href="structsim__plat__gate__config__t.html#a7a0b8be3cfc8e5b0e2b2525153677120">sim_plat_gate_config_t::enableErm</a></div><div class="ttdeci">bool enableErm</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00185">clock_S32K1xx.h:185</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135ae42b643e00fb249aa5b4fe41df48b929"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ae42b643e00fb249aa5b4fe41df48b929">SCG_SYSTEM_CLOCK_DIV_BY_11</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00268">clock_S32K1xx.h:268</a></div></div>
<div class="ttc" id="structclock__manager__callback__user__config__t_html_a7b107a7b7d5128912a43b20d5195a6d8"><div class="ttname"><a href="structclock__manager__callback__user__config__t.html#a7b107a7b7d5128912a43b20d5195a6d8">clock_manager_callback_user_config_t::callbackData</a></div><div class="ttdeci">void * callbackData</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00818">clock_S32K1xx.h:818</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_a738e016ef7edc2290e8adf02771403d4"><div class="ttname"><a href="structscg__sosc__config__t.html#a738e016ef7edc2290e8adf02771403d4">scg_sosc_config_t::gain</a></div><div class="ttdeci">scg_sosc_gain_t gain</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00377">clock_S32K1xx.h:377</a></div></div>
<div class="ttc" id="structpmc__config__t_html_a37badde865b9b448fe384fe3067a4418"><div class="ttname"><a href="structpmc__config__t.html#a37badde865b9b448fe384fe3067a4418">pmc_config_t::lpoClockConfig</a></div><div class="ttdeci">pmc_lpo_clock_config_t lpoClockConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00673">clock_S32K1xx.h:673</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_a1912bd3983c63571415794846e624525"><div class="ttname"><a href="structscg__firc__config__t.html#a1912bd3983c63571415794846e624525">scg_firc_config_t::div1</a></div><div class="ttdeci">scg_async_clock_div_t div1</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00436">clock_S32K1xx.h:436</a></div></div>
<div class="ttc" id="structmodule__clk__config__t_html_a6ac2de30f60c5945bcd8a595d02bd458"><div class="ttname"><a href="structmodule__clk__config__t.html#a6ac2de30f60c5945bcd8a595d02bd458">module_clk_config_t::mul</a></div><div class="ttdeci">uint16_t mul</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00724">clock_S32K1xx.h:724</a></div></div>
<div class="ttc" id="structscg__rtc__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structscg__rtc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">scg_rtc_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00542">clock_S32K1xx.h:542</a></div></div>
<div class="ttc" id="structscg__system__clock__config__t_html"><div class="ttname"><a href="structscg__system__clock__config__t.html">scg_system_clock_config_t</a></div><div class="ttdoc">SCG system clock configuration. Implements scg_system_clock_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00280">clock_S32K1xx.h:280</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaa27f59fbc80f42637df2f33c0545d66ca7d904fdb2b79f5561dc1182444ba358c"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca7d904fdb2b79f5561dc1182444ba358c">SCG_ASYNC_CLOCK_DIV_BY_64</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00321">clock_S32K1xx.h:321</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_a18a0f1e6c3d21c252b14ea6ae162e2ff"><div class="ttname"><a href="structscg__sosc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">scg_sosc_config_t::locked</a></div><div class="ttdeci">bool locked</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00387">clock_S32K1xx.h:387</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga3bd07f27d44923d8d24450ea4ec98dff"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga3bd07f27d44923d8d24450ea4ec98dff">peripheral_clock_frac_t</a></div><div class="ttdeci">peripheral_clock_frac_t</div><div class="ttdoc">PCC fractional value select Implements peripheral_clock_frac_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00608">clock_S32K1xx.h:608</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a7ac36c2ec7812f2b73ef0ddede91189e"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a7ac36c2ec7812f2b73ef0ddede91189e">SCG_SYSTEM_CLOCK_DIV_BY_9</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00266">clock_S32K1xx.h:266</a></div></div>
<div class="ttc" id="structclock__manager__user__config__t_html_a334dfd744656f00023ad15e70e07c38d"><div class="ttname"><a href="structclock__manager__user__config__t.html#a334dfd744656f00023ad15e70e07c38d">clock_manager_user_config_t::pmcConfig</a></div><div class="ttdeci">pmc_config_t pmcConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00685">clock_S32K1xx.h:685</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga20bc7745961da8b7449f4e4771bb4a0eaa57201233dc8d3f61f922b8b39ee2ba7"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eaa57201233dc8d3f61f922b8b39ee2ba7">SCG_SPLL_CLOCK_PREDIV_BY_4</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00467">clock_S32K1xx.h:467</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfafb97e933c9cae1cfc89de1e788447081"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfafb97e933c9cae1cfc89de1e788447081">SCG_SPLL_CLOCK_MULTIPLY_BY_31</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00495">clock_S32K1xx.h:495</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga6340d759d229acb0faf474b4b81794ada7c98890ac594344cc75dab78ad15e896"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada7c98890ac594344cc75dab78ad15e896">SIM_LPO_CLK_SEL_LPO_32K</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00092">clock_S32K1xx.h:92</a></div></div>
<div class="ttc" id="group___f_t_m___peripheral___access___layer_html_ga1ce83087268ac3c0c51c88377eaa34e3"><div class="ttname"><a href="group___f_t_m___peripheral___access___layer.html#ga1ce83087268ac3c0c51c88377eaa34e3">FTM_INSTANCE_COUNT</a></div><div class="ttdeci">#define FTM_INSTANCE_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_s32_k142_8h_source.html#l04100">S32K142.h:4100</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa465b944a9ff4af17844889e5b22adf1a"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa465b944a9ff4af17844889e5b22adf1a">SCG_SPLL_CLOCK_MULTIPLY_BY_28</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00492">clock_S32K1xx.h:492</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a965c33a1a1a17adb9aad06513023ec74"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a965c33a1a1a17adb9aad06513023ec74">SCG_SYSTEM_CLOCK_DIV_BY_7</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00264">clock_S32K1xx.h:264</a></div></div>
<div class="ttc" id="structclock__manager__user__config__t_html_a2191c47e25915fabbfa49760bf3ad855"><div class="ttname"><a href="structclock__manager__user__config__t.html#a2191c47e25915fabbfa49760bf3ad855">clock_manager_user_config_t::simConfig</a></div><div class="ttdeci">sim_clock_config_t simConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00683">clock_S32K1xx.h:683</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a5bca47e84a607826ab95e26ac35386cf"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a5bca47e84a607826ab95e26ac35386cf">SCG_SYSTEM_CLOCK_DIV_BY_2</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00259">clock_S32K1xx.h:259</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga8e5d5e875d76ea633b4578f356e5ce2d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga8e5d5e875d76ea633b4578f356e5ce2d">CLOCK_DRV_SetClockSource</a></div><div class="ttdeci">status_t CLOCK_DRV_SetClockSource(clock_names_t clockSource, const clock_source_config_t *clkSrcConfig)</div><div class="ttdoc">This function configures a clock source. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l04065">clock_S32K1xx.c:4065</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga620e82226e40e856ec384a0d0bb96fafa8b949a043402dcfb30a88a7e0f7429ef"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8b949a043402dcfb30a88a7e0f7429ef">SCG_SYSTEM_CLOCK_SRC_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00249">clock_S32K1xx.h:249</a></div></div>
<div class="ttc" id="structclock__manager__callback__user__config__t_html_a493b30a40138ec03f373aa16d0933546"><div class="ttname"><a href="structclock__manager__callback__user__config__t.html#a493b30a40138ec03f373aa16d0933546">clock_manager_callback_user_config_t::callbackType</a></div><div class="ttdeci">clock_manager_callback_type_t callbackType</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00817">clock_S32K1xx.h:817</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga620e82226e40e856ec384a0d0bb96fafa8cd10b621684c98cc19224326adc8a9a"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8cd10b621684c98cc19224326adc8a9a">SCG_SYSTEM_CLOCK_SRC_SYS_PLL</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00247">clock_S32K1xx.h:247</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a94ad9f4b8b80ed74af46240029928a5d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a94ad9f4b8b80ed74af46240029928a5d">SCG_SYSTEM_CLOCK_DIV_BY_12</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00269">clock_S32K1xx.h:269</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaa27f59fbc80f42637df2f33c0545d66caac06d9ca5947b31d52cd0603beb5f535"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66caac06d9ca5947b31d52cd0603beb5f535">SCG_ASYNC_CLOCK_DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00314">clock_S32K1xx.h:314</a></div></div>
<div class="ttc" id="structscg__system__clock__config__t_html_a358e760ca1bf29ae492cd069162f807a"><div class="ttname"><a href="structscg__system__clock__config__t.html#a358e760ca1bf29ae492cd069162f807a">scg_system_clock_config_t::divCore</a></div><div class="ttdeci">scg_system_clock_div_t divCore</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00284">clock_S32K1xx.h:284</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa510cb9fc27c08e56e0f2cc27d202212f"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa510cb9fc27c08e56e0f2cc27d202212f">SCG_SPLL_CLOCK_MULTIPLY_BY_43</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00507">clock_S32K1xx.h:507</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gac5d7d5c023b81d9eef36ba1a041484a2"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gac5d7d5c023b81d9eef36ba1a041484a2">clock_manager_callback_type_t</a></div><div class="ttdeci">clock_manager_callback_type_t</div><div class="ttdoc">The callback type, indicates what kinds of notification this callback handles. Implements clock_manag...</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00776">clock_S32K1xx.h:776</a></div></div>
<div class="ttc" id="structmodule__clk__config__t_html"><div class="ttname"><a href="structmodule__clk__config__t.html">module_clk_config_t</a></div><div class="ttdoc">module clock configuration. Implements module_clk_config_t_Class </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00720">clock_S32K1xx.h:720</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa8c62f64856a574162a1d52687c29f7f2"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa8c62f64856a574162a1d52687c29f7f2">SCG_SPLL_CLOCK_MULTIPLY_BY_47</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00511">clock_S32K1xx.h:511</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa2f3a7e99a0881195145c812efaf6493a"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa2f3a7e99a0881195145c812efaf6493a">SCG_SPLL_CLOCK_MULTIPLY_BY_32</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00496">clock_S32K1xx.h:496</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa1b8781c4848862589ab451a8982049b2"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1b8781c4848862589ab451a8982049b2">SCG_SPLL_CLOCK_MULTIPLY_BY_16</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00480">clock_S32K1xx.h:480</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_abdca5461b7ff18c8cdeeb2b3c4d0695f"><div class="ttname"><a href="structscg__spll__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">scg_spll_config_t::div2</a></div><div class="ttdeci">scg_async_clock_div_t div2</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00527">clock_S32K1xx.h:527</a></div></div>
<div class="ttc" id="structscg__system__clock__config__t_html_a826707b0d30d08458be6cca606291a8f"><div class="ttname"><a href="structscg__system__clock__config__t.html#a826707b0d30d08458be6cca606291a8f">scg_system_clock_config_t::divSlow</a></div><div class="ttdeci">scg_system_clock_div_t divSlow</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00282">clock_S32K1xx.h:282</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga77d4098479e97a65039bd8749326a178a95e0d19c9656a5b92f62510253a9e89b"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga77d4098479e97a65039bd8749326a178a95e0d19c9656a5b92f62510253a9e89b">CLOCK_TRACE_SRC_CORE_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00205">clock_S32K1xx.h:205</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga9d36597370087617b58f0996d13c4944"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga9d36597370087617b58f0996d13c4944">g_TClkFreq</a></div><div class="ttdeci">uint32_t g_TClkFreq[3U]</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l00078">clock_S32K1xx.c:78</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html_a4060eafca71b40f4299f2f372df7373f"><div class="ttname"><a href="structscg__sirc__config__t.html#a4060eafca71b40f4299f2f372df7373f">scg_sirc_config_t::enableInStop</a></div><div class="ttdeci">bool enableInStop</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00413">clock_S32K1xx.h:413</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_a11e74c93da47ea15b4ddd03f5fd6a891"><div class="ttname"><a href="structscg__firc__config__t.html#a11e74c93da47ea15b4ddd03f5fd6a891">scg_firc_config_t::regulator</a></div><div class="ttdeci">bool regulator</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00441">clock_S32K1xx.h:441</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_af5eca485cd2b34522478907d4c8f5bc6"><div class="ttname"><a href="structscg__spll__config__t.html#af5eca485cd2b34522478907d4c8f5bc6">scg_spll_config_t::src</a></div><div class="ttdeci">uint8_t src</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00524">clock_S32K1xx.h:524</a></div></div>
<div class="ttc" id="structsim__clock__config__t_html_a9df46af81f6758df2d3b5fc24a1c5104"><div class="ttname"><a href="structsim__clock__config__t.html#a9df46af81f6758df2d3b5fc24a1c5104">sim_clock_config_t::clockOutConfig</a></div><div class="ttdeci">sim_clock_out_config_t clockOutConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00228">clock_S32K1xx.h:228</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328cae84bf5e73e08e2705f04ffb703b34a20"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae84bf5e73e08e2705f04ffb703b34a20">SIM_CLKOUT_SEL_SYSTEM_SIRC_DIV2_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00104">clock_S32K1xx.h:104</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga9b061b32d6a1c97804c5caeff0b86415"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga9b061b32d6a1c97804c5caeff0b86415">clock_manager_callback_t</a></div><div class="ttdeci">status_t(* clock_manager_callback_t)(clock_notify_struct_t *notify, void *callbackData)</div><div class="ttdoc">Type of clock callback functions. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00807">clock_S32K1xx.h:807</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa94f1ede34c8ebfd7fac1fb8a72b5a51f"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa94f1ede34c8ebfd7fac1fb8a72b5a51f">SCG_SPLL_CLOCK_MULTIPLY_BY_21</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00485">clock_S32K1xx.h:485</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135ab231af768d98b725d3eaa8a06c44a159"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ab231af768d98b725d3eaa8a06c44a159">SCG_SYSTEM_CLOCK_DIV_BY_14</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00271">clock_S32K1xx.h:271</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga5172651d090fc83d8c28dba5fff0ed09"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga5172651d090fc83d8c28dba5fff0ed09">scg_spll_monitor_mode_t</a></div><div class="ttdeci">scg_spll_monitor_mode_t</div><div class="ttdoc">SCG system PLL monitor mode. Implements scg_spll_monitor_mode_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00451">clock_S32K1xx.h:451</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gabaafdea3cf68397fd40caa0f359190d3"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gabaafdea3cf68397fd40caa0f359190d3">NUMBER_OF_TCLK_INPUTS</a></div><div class="ttdeci">#define NUMBER_OF_TCLK_INPUTS</div><div class="ttdoc">TClk clock frequency. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00057">clock_S32K1xx.h:57</a></div></div>
<div class="ttc" id="structclock__notify__struct__t_html_ab918a46beece68d8dc8b57a56df10abe"><div class="ttname"><a href="structclock__notify__struct__t.html#ab918a46beece68d8dc8b57a56df10abe">clock_notify_struct_t::targetClockConfigIndex</a></div><div class="ttdeci">uint8_t targetClockConfigIndex</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00799">clock_S32K1xx.h:799</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gacc7a93b8637620ae019e86004b5ccc4e"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gacc7a93b8637620ae019e86004b5ccc4e">xosc_ref_t</a></div><div class="ttdeci">xosc_ref_t</div><div class="ttdoc">XOSC reference clock select (internal oscillator is bypassed or not) Implements xosc_ref_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00711">clock_S32K1xx.h:711</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggac5e7a825d6b61b5c4cf34666339772a1a492f23632ebb145cf3fc1f61ec399ec0"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggac5e7a825d6b61b5c4cf34666339772a1a492f23632ebb145cf3fc1f61ec399ec0">SCG_SOSC_GAIN_LOW</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00352">clock_S32K1xx.h:352</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaf3779822833f0062e77a2d0997683866a568ed004818ca7103caaf6215a973ce7"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a568ed004818ca7103caaf6215a973ce7">DIVIDE_BY_TWO</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00620">clock_S32K1xx.h:620</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaa27f59fbc80f42637df2f33c0545d66ca70fc73b06cd41eed2da3ac9e36eb6f44"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca70fc73b06cd41eed2da3ac9e36eb6f44">SCG_ASYNC_CLOCK_DIV_BY_2</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00316">clock_S32K1xx.h:316</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga5172651d090fc83d8c28dba5fff0ed09ac455983611afaa49b87f9c878a879e42"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09ac455983611afaa49b87f9c878a879e42">SCG_SPLL_MONITOR_DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00453">clock_S32K1xx.h:453</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga620e82226e40e856ec384a0d0bb96fafa2ba6487b184c93e10b091daa830f6eab"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa2ba6487b184c93e10b091daa830f6eab">SCG_SYSTEM_CLOCK_SRC_FIRC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00245">clock_S32K1xx.h:245</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaf3779822833f0062e77a2d0997683866affb05cfde2344e5f5c75796de63dc166"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866affb05cfde2344e5f5c75796de63dc166">DIVIDE_BY_FIVE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00623">clock_S32K1xx.h:623</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga20bc7745961da8b7449f4e4771bb4a0ea04c8e89e7420fcefcc0571bd254d2545"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea04c8e89e7420fcefcc0571bd254d2545">SCG_SPLL_CLOCK_PREDIV_BY_3</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00466">clock_S32K1xx.h:466</a></div></div>
<div class="ttc" id="status_8h_html"><div class="ttname"><a href="status_8h.html">status.h</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa7b86af43efe2e2730e6da3e078ecf89a"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa7b86af43efe2e2730e6da3e078ecf89a">SCG_SPLL_CLOCK_MULTIPLY_BY_30</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00494">clock_S32K1xx.h:494</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gaa1fe3272dde5e48f0753d9b47094148e"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gaa1fe3272dde5e48f0753d9b47094148e">CLOCK_SYS_GetFreq</a></div><div class="ttdeci">status_t CLOCK_SYS_GetFreq(clock_names_t clockName, uint32_t *frequency)</div><div class="ttdoc">Wrapper over CLOCK_DRV_GetFreq function. It&#39;s part of the old API. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l04327">clock_S32K1xx.c:4327</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_a1912bd3983c63571415794846e624525"><div class="ttname"><a href="structscg__sosc__config__t.html#a1912bd3983c63571415794846e624525">scg_sosc_config_t::div1</a></div><div class="ttdeci">scg_async_clock_div_t div1</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00381">clock_S32K1xx.h:381</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328cae1f5d9c9b24e7711c7aad28227825fc3"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae1f5d9c9b24e7711c7aad28227825fc3">SIM_CLKOUT_SEL_SYSTEM_SCG_CLKOUT</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00102">clock_S32K1xx.h:102</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_a4060eafca71b40f4299f2f372df7373f"><div class="ttname"><a href="structscg__firc__config__t.html#a4060eafca71b40f4299f2f372df7373f">scg_firc_config_t::enableInStop</a></div><div class="ttdeci">bool enableInStop</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00439">clock_S32K1xx.h:439</a></div></div>
<div class="ttc" id="structsim__lpo__clock__config__t_html_a947c3e28b49a43eed737a203d3072d36"><div class="ttname"><a href="structsim__lpo__clock__config__t.html#a947c3e28b49a43eed737a203d3072d36">sim_lpo_clock_config_t::enableLpo32k</a></div><div class="ttdeci">bool enableLpo32k</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00160">clock_S32K1xx.h:160</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_a0b645a73445f0deab303d4f84fdc421b"><div class="ttname"><a href="structscg__spll__config__t.html#a0b645a73445f0deab303d4f84fdc421b">scg_spll_config_t::mult</a></div><div class="ttdeci">uint8_t mult</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00523">clock_S32K1xx.h:523</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875af291d22e245a68e2d31380bead133411"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875af291d22e245a68e2d31380bead133411">CLOCK_MANAGER_NOTIFY_RECOVER</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00767">clock_S32K1xx.h:767</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gadde0c277532a362b8524e3fb35e8d4cc"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gadde0c277532a362b8524e3fb35e8d4cc">CLOCK_SYS_GetErrorCallback</a></div><div class="ttdeci">clock_manager_callback_user_config_t * CLOCK_SYS_GetErrorCallback(void)</div><div class="ttdoc">Get the callback which returns error in last clock switch. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l04304">clock_S32K1xx.c:4304</a></div></div>
<div class="ttc" id="structpcc__config__t_html_a86988a65e0d3ece7990c032c159786d6"><div class="ttname"><a href="structpcc__config__t.html#a86988a65e0d3ece7990c032c159786d6">pcc_config_t::count</a></div><div class="ttdeci">uint32_t count</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00653">clock_S32K1xx.h:653</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfaefb59e9f96da8efab19076f449654ed0"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaefb59e9f96da8efab19076f449654ed0">SCG_SPLL_CLOCK_MULTIPLY_BY_41</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00505">clock_S32K1xx.h:505</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_aab71a579e31bcebd7508773ec537eeb1"><div class="ttname"><a href="structscg__sosc__config__t.html#aab71a579e31bcebd7508773ec537eeb1">scg_sosc_config_t::range</a></div><div class="ttdeci">scg_sosc_range_t range</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00379">clock_S32K1xx.h:379</a></div></div>
<div class="ttc" id="structsim__plat__gate__config__t_html_a64adb220437d7367690769cd13acfd29"><div class="ttname"><a href="structsim__plat__gate__config__t.html#a64adb220437d7367690769cd13acfd29">sim_plat_gate_config_t::enableMpu</a></div><div class="ttdeci">bool enableMpu</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00183">clock_S32K1xx.h:183</a></div></div>
<div class="ttc" id="structsim__plat__gate__config__t_html"><div class="ttname"><a href="structsim__plat__gate__config__t.html">sim_plat_gate_config_t</a></div><div class="ttdoc">SIM Platform Gate Clock configuration. Implements sim_plat_gate_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00179">clock_S32K1xx.h:179</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135aadf8831a26798081a1d22eaf30c8e718"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135aadf8831a26798081a1d22eaf30c8e718">SCG_SYSTEM_CLOCK_DIV_BY_10</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00267">clock_S32K1xx.h:267</a></div></div>
<div class="ttc" id="structsim__clock__config__t_html_aafb62004538e627baf1cc7ff58188517"><div class="ttname"><a href="structsim__clock__config__t.html#aafb62004538e627baf1cc7ff58188517">sim_clock_config_t::qspiRefClkGating</a></div><div class="ttdeci">sim_qspi_ref_clk_gating_t qspiRefClkGating</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00233">clock_S32K1xx.h:233</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga6340d759d229acb0faf474b4b81794ada882d43c63731c311b33d95f94a1a3a58"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada882d43c63731c311b33d95f94a1a3a58">SIM_LPO_CLK_SEL_NO_CLOCK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00091">clock_S32K1xx.h:91</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaa27f59fbc80f42637df2f33c0545d66ca51c8b38f302d85c368d3d5f9908ec8df"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca51c8b38f302d85c368d3d5f9908ec8df">SCG_ASYNC_CLOCK_DIV_BY_8</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00318">clock_S32K1xx.h:318</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga6340d759d229acb0faf474b4b81794ada6ae937d6dadc92acef3450ce34929625"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada6ae937d6dadc92acef3450ce34929625">SIM_LPO_CLK_SEL_LPO_1K</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00093">clock_S32K1xx.h:93</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa63dc29ca91318e3625a88062477a9d6a"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa63dc29ca91318e3625a88062477a9d6a">SCG_SPLL_CLOCK_MULTIPLY_BY_35</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00499">clock_S32K1xx.h:499</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_ad8a8822a047c2bc51ebb4e9c053f6482"><div class="ttname"><a href="structscg__sosc__config__t.html#ad8a8822a047c2bc51ebb4e9c053f6482">scg_sosc_config_t::monitorMode</a></div><div class="ttdeci">scg_sosc_monitor_mode_t monitorMode</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00374">clock_S32K1xx.h:374</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga99326be5855e23b7b48dd5227e07852e"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a></div><div class="ttdeci">pwr_modes_t</div><div class="ttdoc">Power mode. Implements pwr_modes_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00694">clock_S32K1xx.h:694</a></div></div>
<div class="ttc" id="structsim__clock__out__config__t_html"><div class="ttname"><a href="structsim__clock__out__config__t.html">sim_clock_out_config_t</a></div><div class="ttdoc">SIM ClockOut configuration. Implements sim_clock_out_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00142">clock_S32K1xx.h:142</a></div></div>
<div class="ttc" id="structperipheral__clock__config__t_html_a9203d458045e48418a6d05fb75a5f159"><div class="ttname"><a href="structperipheral__clock__config__t.html#a9203d458045e48418a6d05fb75a5f159">peripheral_clock_config_t::divider</a></div><div class="ttdeci">peripheral_clock_divider_t divider</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00645">clock_S32K1xx.h:645</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga20bc7745961da8b7449f4e4771bb4a0e"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga20bc7745961da8b7449f4e4771bb4a0e">scg_spll_clock_prediv_t</a></div><div class="ttdeci">scg_spll_clock_prediv_t</div><div class="ttdoc">SCG system PLL predivider. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00462">clock_S32K1xx.h:462</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328ca072ff3796c7a64fce251466de601c397"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca072ff3796c7a64fce251466de601c397">SIM_CLKOUT_SEL_SYSTEM_SOSC_DIV2_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00103">clock_S32K1xx.h:103</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaa27f59fbc80f42637df2f33c0545d66cabf0ded81c63802695bcbb3939ce7b956"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66cabf0ded81c63802695bcbb3939ce7b956">SCG_ASYNC_CLOCK_DIV_BY_16</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00319">clock_S32K1xx.h:319</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html"><div class="ttname"><a href="structscg__sosc__config__t.html">scg_sosc_config_t</a></div><div class="ttdoc">SCG system OSC configuration. Implements scg_sosc_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00370">clock_S32K1xx.h:370</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaf3779822833f0062e77a2d0997683866a6b222f4c10aa0b557778692a312d9168"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a6b222f4c10aa0b557778692a312d9168">DIVIDE_BY_SEVEN</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00625">clock_S32K1xx.h:625</a></div></div>
<div class="ttc" id="structsim__lpo__clock__config__t_html_ab9d2aff71015a41005810981a3760914"><div class="ttname"><a href="structsim__lpo__clock__config__t.html#ab9d2aff71015a41005810981a3760914">sim_lpo_clock_config_t::enableLpo1k</a></div><div class="ttdeci">bool enableLpo1k</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00161">clock_S32K1xx.h:161</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga2b47fd57dafe0bfd239879e152c83015"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga2b47fd57dafe0bfd239879e152c83015">scg_firc_range_t</a></div><div class="ttdeci">scg_firc_range_t</div><div class="ttdoc">SCG fast IRC clock frequency range. Implements scg_firc_range_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00423">clock_S32K1xx.h:423</a></div></div>
<div class="ttc" id="structsim__clock__config__t_html_a9aaa3354e45c4a81ff2a80c3b4f976cf"><div class="ttname"><a href="structsim__clock__config__t.html#a9aaa3354e45c4a81ff2a80c3b4f976cf">sim_clock_config_t::lpoClockConfig</a></div><div class="ttdeci">sim_lpo_clock_config_t lpoClockConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00229">clock_S32K1xx.h:229</a></div></div>
<div class="ttc" id="structclock__manager__state__t_html_ac0e3674ee047974b538f91f63069b774"><div class="ttname"><a href="structclock__manager__state__t.html#ac0e3674ee047974b538f91f63069b774">clock_manager_state_t::curConfigIndex</a></div><div class="ttdeci">uint8_t curConfigIndex</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00829">clock_S32K1xx.h:829</a></div></div>
<div class="ttc" id="structsim__trace__clock__config__t_html_a69b787541e43a8cfea7991dc50926b7b"><div class="ttname"><a href="structsim__trace__clock__config__t.html#a69b787541e43a8cfea7991dc50926b7b">sim_trace_clock_config_t::divider</a></div><div class="ttdeci">uint8_t divider</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00218">clock_S32K1xx.h:218</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga84e3a7e9851031c6cf640ba4836bb29ca34052c0b1ab2339d68931eceeb15348d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca34052c0b1ab2339d68931eceeb15348d">SIM_RTCCLK_SEL_SOSCDIV1_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00078">clock_S32K1xx.h:78</a></div></div>
<div class="ttc" id="structsim__lpo__clock__config__t_html_a95fba601de129d5bfcad4c5c31e3b9aa"><div class="ttname"><a href="structsim__lpo__clock__config__t.html#a95fba601de129d5bfcad4c5c31e3b9aa">sim_lpo_clock_config_t::sourceLpoClk</a></div><div class="ttdeci">sim_lpoclk_sel_src_t sourceLpoClk</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00159">clock_S32K1xx.h:159</a></div></div>
<div class="ttc" id="structpmc__config__t_html"><div class="ttname"><a href="structpmc__config__t.html">pmc_config_t</a></div><div class="ttdoc">PMC configure structure. Implements pmc_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00671">clock_S32K1xx.h:671</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaf3779822833f0062e77a2d0997683866ae0264f04849f936b28d2ecda1a1d1030"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866ae0264f04849f936b28d2ecda1a1d1030">DIVIDE_BY_EIGTH</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00626">clock_S32K1xx.h:626</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga20bc7745961da8b7449f4e4771bb4a0ea82e088b4f7f0f916c244f71a48284d0d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea82e088b4f7f0f916c244f71a48284d0d">SCG_SPLL_CLOCK_PREDIV_BY_5</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00468">clock_S32K1xx.h:468</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga1427c41e19c5e15edd30cc41e248a1d8"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga1427c41e19c5e15edd30cc41e248a1d8">g_xtal0ClkFreq</a></div><div class="ttdeci">uint32_t g_xtal0ClkFreq</div><div class="ttdoc">EXTAL0 clock frequency. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l00084">clock_S32K1xx.c:84</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875">clock_manager_notify_t</a></div><div class="ttdeci">clock_manager_notify_t</div><div class="ttdoc">The clock notification type. Implements clock_manager_notify_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00765">clock_S32K1xx.h:765</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaf3779822833f0062e77a2d0997683866a16eb7541cbdc70c36abff75ea8fcdb7d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a16eb7541cbdc70c36abff75ea8fcdb7d">DIVIDE_BY_ONE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00619">clock_S32K1xx.h:619</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga620e82226e40e856ec384a0d0bb96faf"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">scg_system_clock_src_t</a></div><div class="ttdeci">scg_system_clock_src_t</div><div class="ttdoc">SCG system clock source. Implements scg_system_clock_src_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00241">clock_S32K1xx.h:241</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga84e3a7e9851031c6cf640ba4836bb29ca5534f2401d9bd76c3c23354006f5fe8c"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca5534f2401d9bd76c3c23354006f5fe8c">SIM_RTCCLK_SEL_RTC_CLKIN</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00080">clock_S32K1xx.h:80</a></div></div>
<div class="ttc" id="structclock__manager__state__t_html_a76e38de620887ba89fa08473cddfce2f"><div class="ttname"><a href="structclock__manager__state__t.html#a76e38de620887ba89fa08473cddfce2f">clock_manager_state_t::errorCallbackIndex</a></div><div class="ttdeci">uint8_t errorCallbackIndex</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00832">clock_S32K1xx.h:832</a></div></div>
<div class="ttc" id="structsim__clock__out__config__t_html_ac842b6c1dcb3b1f11b611620199dc55c"><div class="ttname"><a href="structsim__clock__out__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">sim_clock_out_config_t::enable</a></div><div class="ttdeci">bool enable</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00145">clock_S32K1xx.h:145</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga49ec5cfe81b5cd5821690be447f94c50"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga49ec5cfe81b5cd5821690be447f94c50">peripheralFeaturesList</a></div><div class="ttdeci">const uint8_t peripheralFeaturesList[CLOCK_NAME_COUNT]</div><div class="ttdoc">Peripheral features list Constant array storing the mappings between clock names of the peripherals a...</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l00432">clock_S32K1xx.c:432</a></div></div>
<div class="ttc" id="structclock__notify__struct__t_html_a2fbbf278fe0badfcaabafb0a164ebbf5"><div class="ttname"><a href="structclock__notify__struct__t.html#a2fbbf278fe0badfcaabafb0a164ebbf5">clock_notify_struct_t::notifyType</a></div><div class="ttdeci">clock_manager_notify_t notifyType</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00801">clock_S32K1xx.h:801</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135ade5e73cc3fed5735ee159f91faa8ff11"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ade5e73cc3fed5735ee159f91faa8ff11">SCG_SYSTEM_CLOCK_DIV_BY_4</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00261">clock_S32K1xx.h:261</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875af7e78812bfca0420d5b92a1063dceb50"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875af7e78812bfca0420d5b92a1063dceb50">CLOCK_MANAGER_NOTIFY_AFTER</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00769">clock_S32K1xx.h:769</a></div></div>
<div class="ttc" id="structsim__trace__clock__config__t_html_abcc559c8a127782272cec4d21ba3058b"><div class="ttname"><a href="structsim__trace__clock__config__t.html#abcc559c8a127782272cec4d21ba3058b">sim_trace_clock_config_t::source</a></div><div class="ttdeci">clock_trace_src_t source</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00217">clock_S32K1xx.h:217</a></div></div>
<div class="ttc" id="structclock__source__config__t_html_aa1147a1ab6ff4c36934461ca71d73bef"><div class="ttname"><a href="structclock__source__config__t.html#aa1147a1ab6ff4c36934461ca71d73bef">clock_source_config_t::div</a></div><div class="ttdeci">uint16_t div</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00749">clock_S32K1xx.h:749</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggafe7386295a3df9803dfb6a27d5d02d05a6343c7cc86edc1023fb85c23cd50b0c0"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggafe7386295a3df9803dfb6a27d5d02d05a6343c7cc86edc1023fb85c23cd50b0c0">SCG_SIRC_RANGE_HIGH</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00398">clock_S32K1xx.h:398</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gadad2ac36b70f10bca4e341a6f996c4a1"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gadad2ac36b70f10bca4e341a6f996c4a1">clock_manager_policy_t</a></div><div class="ttdeci">clock_manager_policy_t</div><div class="ttdoc">Clock transition policy. Implements clock_manager_policy_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00787">clock_S32K1xx.h:787</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_aacfad457f5366fa9265eb0a89e43f23b"><div class="ttname"><a href="structscg__sosc__config__t.html#aacfad457f5366fa9265eb0a89e43f23b">scg_sosc_config_t::freq</a></div><div class="ttdeci">uint32_t freq</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00372">clock_S32K1xx.h:372</a></div></div>
<div class="ttc" id="structperipheral__clock__config__t_html_a0f81843466eb56a0b88d1e67a080f579"><div class="ttname"><a href="structperipheral__clock__config__t.html#a0f81843466eb56a0b88d1e67a080f579">peripheral_clock_config_t::clockName</a></div><div class="ttdeci">clock_names_t clockName</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00641">clock_S32K1xx.h:641</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga620e82226e40e856ec384a0d0bb96fafacef42113a0cea996689c8c4062136299"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafacef42113a0cea996689c8c4062136299">SCG_SYSTEM_CLOCK_SRC_SYS_OSC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00243">clock_S32K1xx.h:243</a></div></div>
<div class="ttc" id="structclock__source__config__t_html_abdb1cd1e490fcf09b8b89b1242c8f1d1"><div class="ttname"><a href="structclock__source__config__t.html#abdb1cd1e490fcf09b8b89b1242c8f1d1">clock_source_config_t::outputDiv2</a></div><div class="ttdeci">uint16_t outputDiv2</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00754">clock_S32K1xx.h:754</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga74a29a1d9185a4134fcecb269027c724"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga74a29a1d9185a4134fcecb269027c724">scg_clockout_src_t</a></div><div class="ttdeci">scg_clockout_src_t</div><div class="ttdoc">SCG ClockOut type. Implements scg_clockout_src_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00297">clock_S32K1xx.h:297</a></div></div>
<div class="ttc" id="structsim__lpo__clock__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structsim__lpo__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">sim_lpo_clock_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00157">clock_S32K1xx.h:157</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structscg__firc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">scg_firc_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00444">clock_S32K1xx.h:444</a></div></div>
<div class="ttc" id="structclock__manager__user__config__t_html_a566ee01be38e3d43c3aa12db0ae5bbbf"><div class="ttname"><a href="structclock__manager__user__config__t.html#a566ee01be38e3d43c3aa12db0ae5bbbf">clock_manager_user_config_t::pccConfig</a></div><div class="ttdeci">pcc_config_t pccConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00684">clock_S32K1xx.h:684</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gaf3779822833f0062e77a2d0997683866"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gaf3779822833f0062e77a2d0997683866">peripheral_clock_divider_t</a></div><div class="ttdeci">peripheral_clock_divider_t</div><div class="ttdoc">PCC divider value select Implements peripheral_clock_divider_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00617">clock_S32K1xx.h:617</a></div></div>
<div class="ttc" id="structscg__clock__mode__config__t_html_a38c00d0381a3e6452faaccfce29fffd8"><div class="ttname"><a href="structscg__clock__mode__config__t.html#a38c00d0381a3e6452faaccfce29fffd8">scg_clock_mode_config_t::rccrConfig</a></div><div class="ttdeci">scg_system_clock_config_t rccrConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00551">clock_S32K1xx.h:551</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa464d5f218c7ae25771165fa673ef5417"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa464d5f218c7ae25771165fa673ef5417">SCG_SPLL_CLOCK_MULTIPLY_BY_22</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00486">clock_S32K1xx.h:486</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa40fb91bf7e2309df5eb81036a7885c51"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa40fb91bf7e2309df5eb81036a7885c51">SCG_SPLL_CLOCK_MULTIPLY_BY_40</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00504">clock_S32K1xx.h:504</a></div></div>
<div class="ttc" id="structsys__clk__config__t_html_a3e5c4cb4621fd4dc6247ad3a54df158f"><div class="ttname"><a href="structsys__clk__config__t.html#a3e5c4cb4621fd4dc6247ad3a54df158f">sys_clk_config_t::src</a></div><div class="ttdeci">clock_names_t src</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00735">clock_S32K1xx.h:735</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328ca890c460685224d21f257a600aa8d9f18"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca890c460685224d21f257a600aa8d9f18">SIM_CLKOUT_SEL_SYSTEM_FIRC_DIV2_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00105">clock_S32K1xx.h:105</a></div></div>
<div class="ttc" id="structscg__system__clock__config__t_html_abcbded7ea431076b903b38468a008695"><div class="ttname"><a href="structscg__system__clock__config__t.html#abcbded7ea431076b903b38468a008695">scg_system_clock_config_t::src</a></div><div class="ttdeci">scg_system_clock_src_t src</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00285">clock_S32K1xx.h:285</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a0cf7e5129fb7b41d3d244766855560a2"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a0cf7e5129fb7b41d3d244766855560a2">SCG_SYSTEM_CLOCK_DIV_BY_16</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00273">clock_S32K1xx.h:273</a></div></div>
<div class="ttc" id="structscg__clock__mode__config__t_html_a8064c8effc7df4342e7102ecfdf56a34"><div class="ttname"><a href="structscg__clock__mode__config__t.html#a8064c8effc7df4342e7102ecfdf56a34">scg_clock_mode_config_t::alternateClock</a></div><div class="ttdeci">scg_system_clock_src_t alternateClock</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00554">clock_S32K1xx.h:554</a></div></div>
<div class="ttc" id="structclock__manager__user__config__t_html"><div class="ttname"><a href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a></div><div class="ttdoc">Clock configuration structure. Implements clock_manager_user_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00680">clock_S32K1xx.h:680</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa1cff16de360999037b565d87dfa244c0"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1cff16de360999037b565d87dfa244c0">SCG_SPLL_CLOCK_MULTIPLY_BY_25</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00489">clock_S32K1xx.h:489</a></div></div>
<div class="ttc" id="structclock__notify__struct__t_html"><div class="ttname"><a href="structclock__notify__struct__t.html">clock_notify_struct_t</a></div><div class="ttdoc">Clock notification structure passed to clock callback function. Implements clock_notify_struct_t_Clas...</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00797">clock_S32K1xx.h:797</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a39c6a63dc1b3bd6e7adbf98af1cffe1f"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a39c6a63dc1b3bd6e7adbf98af1cffe1f">SCG_SYSTEM_CLOCK_DIV_BY_3</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00260">clock_S32K1xx.h:260</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaa27f59fbc80f42637df2f33c0545d66ca5754b9d1e60499341a466dd34d1e5d95"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca5754b9d1e60499341a466dd34d1e5d95">SCG_ASYNC_CLOCK_DIV_BY_32</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00320">clock_S32K1xx.h:320</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga998c42408305e69fa3ae727c05e162dfa03d29d576c8c76af475e2883cdd7125f"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa03d29d576c8c76af475e2883cdd7125f">SCG_SPLL_CLOCK_MULTIPLY_BY_33</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00497">clock_S32K1xx.h:497</a></div></div>
<div class="ttc" id="structsim__tclk__config__t_html"><div class="ttname"><a href="structsim__tclk__config__t.html">sim_tclk_config_t</a></div><div class="ttdoc">SIM Platform Gate Clock configuration. Implements sim_tclk_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00168">clock_S32K1xx.h:168</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggac5d7d5c023b81d9eef36ba1a041484a2a881b9cff06553df4063450917a9789dd"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2a881b9cff06553df4063450917a9789dd">CLOCK_MANAGER_CALLBACK_BEFORE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00778">clock_S32K1xx.h:778</a></div></div>
<div class="ttc" id="structsim__qspi__ref__clk__gating__t_html_aee788e4ddf6fbeee7756709b9f69c27c"><div class="ttname"><a href="structsim__qspi__ref__clk__gating__t.html#aee788e4ddf6fbeee7756709b9f69c27c">sim_qspi_ref_clk_gating_t::enableQspiRefClk</a></div><div class="ttdeci">bool enableQspiRefClk</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00195">clock_S32K1xx.h:195</a></div></div>
<div class="ttc" id="structperipheral__clock__config__t_html_a49aa58f360d2bd2cffb9791172251be4"><div class="ttname"><a href="structperipheral__clock__config__t.html#a49aa58f360d2bd2cffb9791172251be4">peripheral_clock_config_t::frac</a></div><div class="ttdeci">peripheral_clock_frac_t frac</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00644">clock_S32K1xx.h:644</a></div></div>
<div class="ttc" id="structpmc__lpo__clock__config__t_html"><div class="ttname"><a href="structpmc__lpo__clock__config__t.html">pmc_lpo_clock_config_t</a></div><div class="ttdoc">PMC LPO configuration. Implements pmc_lpo_clock_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00660">clock_S32K1xx.h:660</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923a76dd8b78ea4eef446ef7566124d2105d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a76dd8b78ea4eef446ef7566124d2105d">SIM_CLKOUT_DIV_BY_8</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00134">clock_S32K1xx.h:134</a></div></div>
<div class="ttc" id="structsim__plat__gate__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structsim__plat__gate__config__t.html#a51d89a8c672e71d2091a843cdba679e6">sim_plat_gate_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00181">clock_S32K1xx.h:181</a></div></div>
<div class="ttc" id="structpmc__lpo__clock__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structpmc__lpo__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">pmc_lpo_clock_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00662">clock_S32K1xx.h:662</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a1bcb3cb7ba55666165a5b17929677c9b"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a1bcb3cb7ba55666165a5b17929677c9b">SCG_SYSTEM_CLOCK_DIV_BY_13</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00270">clock_S32K1xx.h:270</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923a01534d8f597694ad004b982101f6e813"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a01534d8f597694ad004b982101f6e813">SIM_CLKOUT_DIV_BY_1</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00127">clock_S32K1xx.h:127</a></div></div>
<div class="ttc" id="power__manager___s32_k1xx_8c_html_ae7771d90f44da90a2f600183d274426c"><div class="ttname"><a href="power__manager___s32_k1xx_8c.html#ae7771d90f44da90a2f600183d274426c">sysClkConfig</a></div><div class="ttdeci">static sys_clk_config_t sysClkConfig</div><div class="ttdef"><b>Definition:</b> <a href="power__manager___s32_k1xx_8c_source.html#l00055">power_manager_S32K1xx.c:55</a></div></div>
<div class="ttc" id="structclock__source__config__t_html_ac842b6c1dcb3b1f11b611620199dc55c"><div class="ttname"><a href="structclock__source__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">clock_source_config_t::enable</a></div><div class="ttdeci">bool enable</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00745">clock_S32K1xx.h:745</a></div></div>
<div class="ttc" id="structscg__clock__mode__config__t_html_af955facc83472e49c444cae2f5a4a40b"><div class="ttname"><a href="structscg__clock__mode__config__t.html#af955facc83472e49c444cae2f5a4a40b">scg_clock_mode_config_t::hccrConfig</a></div><div class="ttdeci">scg_system_clock_config_t hccrConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00553">clock_S32K1xx.h:553</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a123b5eb2ca500402b2f2e087bbfbcdf3"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a123b5eb2ca500402b2f2e087bbfbcdf3">SCG_SYSTEM_CLOCK_DIV_BY_5</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00262">clock_S32K1xx.h:262</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga06e8d52693a0e72f57f9f27710fcfb3da7b38b3611973aa1bdd5a85f37b8e0e57"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga06e8d52693a0e72f57f9f27710fcfb3da7b38b3611973aa1bdd5a85f37b8e0e57">SCG_SOSC_RANGE_MID</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00342">clock_S32K1xx.h:342</a></div></div>
<div class="ttc" id="structsim__trace__clock__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structsim__trace__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">sim_trace_clock_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00215">clock_S32K1xx.h:215</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga74a29a1d9185a4134fcecb269027c724a23012fb60f49dcc5250e1bff7b06c7bf"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a23012fb60f49dcc5250e1bff7b06c7bf">SCG_CLOCKOUT_SRC_SOSC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00300">clock_S32K1xx.h:300</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328cacbb470184ad740859309bd68bebe756d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cacbb470184ad740859309bd68bebe756d">SIM_CLKOUT_SEL_SYSTEM_LPO_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00110">clock_S32K1xx.h:110</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923ae290b85702de40bc46fe16a5ae7ba68d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ae290b85702de40bc46fe16a5ae7ba68d">SIM_CLKOUT_DIV_BY_5</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00131">clock_S32K1xx.h:131</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga99326be5855e23b7b48dd5227e07852ea3e51fb946570e643ba0a3ffd95c70537"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea3e51fb946570e643ba0a3ffd95c70537">NO_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00696">clock_S32K1xx.h:696</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaa14b5ae65912a8b0db324ef9cb9dcd22a0a4de33d37bb38330220573333210c5e"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22a0a4de33d37bb38330220573333210c5e">SCG_SOSC_MONITOR_INT</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00332">clock_S32K1xx.h:332</a></div></div>
<div class="ttc" id="structscg__system__clock__config__t_html_a0fe8ce6fa35e90ee50681bbb766260de"><div class="ttname"><a href="structscg__system__clock__config__t.html#a0fe8ce6fa35e90ee50681bbb766260de">scg_system_clock_config_t::divBus</a></div><div class="ttdeci">scg_system_clock_div_t divBus</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00283">clock_S32K1xx.h:283</a></div></div>
<div class="ttc" id="structsim__trace__clock__config__t_html"><div class="ttname"><a href="structsim__trace__clock__config__t.html">sim_trace_clock_config_t</a></div><div class="ttdoc">SIM Debug Trace clock configuration. Implements sim_trace_clock_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00213">clock_S32K1xx.h:213</a></div></div>
<div class="ttc" id="structsys__clk__config__t_html"><div class="ttname"><a href="structsys__clk__config__t.html">sys_clk_config_t</a></div><div class="ttdoc">System clock configuration. Implements sys_clk_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00733">clock_S32K1xx.h:733</a></div></div>
<div class="ttc" id="structpcc__config__t_html"><div class="ttname"><a href="structpcc__config__t.html">pcc_config_t</a></div><div class="ttdoc">PCC configuration. Implements pcc_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00651">clock_S32K1xx.h:651</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggaa14b5ae65912a8b0db324ef9cb9dcd22a61a68ebf9c04e7eaf40603bd3dfda456"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22a61a68ebf9c04e7eaf40603bd3dfda456">SCG_SOSC_MONITOR_DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00331">clock_S32K1xx.h:331</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c5a52a81292cf9a5167198f4f346d6d9.html">platform</a></li><li class="navelem"><a class="el" href="dir_83c4f67939b2e50b6dc50fe3fc259b2d.html">drivers</a></li><li class="navelem"><a class="el" href="dir_0d0886e2fcbb253e2697226899070bee.html">src</a></li><li class="navelem"><a class="el" href="dir_fabe7cef5eb596f3f4eb5b80b53a4eaa.html">clock</a></li><li class="navelem"><a class="el" href="dir_6d94145b06899adf2babfc5a0f9ab6ac.html">S32K1xx</a></li><li class="navelem"><a class="el" href="clock___s32_k1xx_8h.html">clock_S32K1xx.h</a></li>
    <li class="footer">Generated on Fri Jun 11 2021 08:16:05 for S32 SDK by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
