{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.0812,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.00591345,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0188025,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0168928,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00593403,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0168928,
	"finish__timing__setup__tns": -1.33428,
	"finish__timing__setup__ws": -0.0959778,
	"finish__clock__skew__setup": 0.00490515,
	"finish__clock__skew__hold": 0.00490515,
	"finish__timing__drv__max_slew_limit": 0.412429,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.818036,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 34,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00146116,
	"finish__power__switching__total": 0.000959637,
	"finish__power__leakage__total": 1.56021e-05,
	"finish__power__total": 0.0024364,
	"finish__design__io": 54,
	"finish__design__die__area": 1214.52,
	"finish__design__core__area": 1052.3,
	"finish__design__instance__count": 491,
	"finish__design__instance__area": 638.4,
	"finish__design__instance__count__stdcell": 491,
	"finish__design__instance__area__stdcell": 638.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.606673,
	"finish__design__instance__utilization__stdcell": 0.606673
}