{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.781784",
   "Default View_TopLeft":"-271,73",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x -10 -y 320 -defaultsOSRD
preplace port port-id_SW_rst_n -pg 1 -lvl 0 -x -10 -y 300 -defaultsOSRD
preplace port port-id_RXD -pg 1 -lvl 0 -x -10 -y 240 -defaultsOSRD
preplace port port-id_TXD -pg 1 -lvl 4 -x 880 -y 420 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 3 -x 710 -y 140 -defaultsOSRD
preplace inst core_wrapper_0 -pg 1 -lvl 2 -x 380 -y 420 -defaultsOSRD
preplace inst uart_tx_0 -pg 1 -lvl 3 -x 710 -y 410 -defaultsOSRD
preplace inst uart_rx_0 -pg 1 -lvl 2 -x 380 -y 220 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 110 -y 310 -defaultsOSRD
preplace netloc CLK100MHZ_1 1 0 1 NJ 320
preplace netloc RXD_1 1 0 2 NJ 240 NJ
preplace netloc clk_wiz_0_clk_out1 1 1 2 220 140 520
preplace netloc core_wrapper_0_o_data 1 2 1 550 400n
preplace netloc core_wrapper_0_o_empty 1 2 1 N 420
preplace netloc core_wrapper_0_o_rd_en 1 2 1 540 180n
preplace netloc fifo_generator_0_dout 1 1 2 250 130 540J
preplace netloc fifo_generator_0_empty 1 1 2 230 120 550J
preplace netloc rst_n_1 1 0 3 20 380 210 520 560
preplace netloc uart_rx_0_data 1 2 1 510 80n
preplace netloc uart_rx_0_wr_en 1 2 1 530 100n
preplace netloc uart_tx_0_TXD 1 3 1 N 420
preplace netloc uart_tx_0_rd_en 1 1 3 240 320 NJ 320 860
levelinfo -pg 1 -10 110 380 710 880
pagesize -pg 1 -db -bbox -sgen -150 0 960 530
"
}
{
   "da_clkrst_cnt":"2"
}
