   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"SPI.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../source/SPI.c"
  20              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NVIC_EnableIRQ:
  27              	.LFB108:
  28              		.file 2 "/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h"
   1:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**************************************************************************//**
   2:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  * @file     core_cm4.h
   3:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  * @version  V4.30
   5:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  * @date     20. October 2015
   6:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  ******************************************************************************/
   7:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
   9:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    All rights reserved.
  10:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****      to endorse or promote products derived from this software without
  19:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****      specific prior written permission.
  20:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    *
  21:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  34:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  35:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #endif
  40:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  41:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  44:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #include <stdint.h>
  45:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  46:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #ifdef __cplusplus
  47:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  extern "C" {
  48:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #endif
  49:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  50:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
  51:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  54:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  57:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  60:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
  63:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  64:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  65:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*******************************************************************************
  66:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  *                 CMSIS definitions
  67:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  ******************************************************************************/
  68:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
  69:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup Cortex_M4
  70:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
  71:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
  72:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  73:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  79:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  81:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  82:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #if   defined ( __CC_ARM )
  83:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  87:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  92:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
  93:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
  97:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 102:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 103:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 106:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 107:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 111:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 112:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __packed
 113:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 117:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #else
 118:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #error Unknown compiler
 119:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #endif
 120:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 121:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** */
 124:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #if defined ( __CC_ARM )
 125:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 128:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #else
 129:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 131:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #endif
 132:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #else
 133:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 134:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #endif
 135:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 136:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 140:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #else
 141:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 143:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #endif
 144:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #else
 145:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 146:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #endif
 147:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 148:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
 149:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 152:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #else
 153:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 155:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #endif
 156:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #else
 157:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 158:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #endif
 159:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 160:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #if defined __ARMVFP__
 162:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 164:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #else
 165:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 167:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #endif
 168:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #else
 169:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 170:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #endif
 171:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 172:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 173:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 176:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #else
 177:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 179:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #endif
 180:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #else
 181:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 182:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #endif
 183:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 184:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 185:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #if defined __FPU_VFP__
 186:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 188:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #else
 189:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 191:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #endif
 192:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #else
 193:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 194:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #endif
 195:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 196:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 197:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 200:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #else
 201:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 203:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #endif
 204:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #else
 205:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 206:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #endif
 207:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 208:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #endif
 209:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 210:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 214:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #ifdef __cplusplus
 215:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** }
 216:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #endif
 217:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 218:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 220:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 222:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 225:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #ifdef __cplusplus
 226:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  extern "C" {
 227:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #endif
 228:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 229:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* check device defines and use defaults */
 230:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #ifndef __CM4_REV
 232:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #endif
 235:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 236:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #endif
 240:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 241:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #endif
 245:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 246:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #endif
 250:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 251:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #endif
 255:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #endif
 256:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 257:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 259:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 261:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** */
 265:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #ifdef __cplusplus
 266:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #else
 268:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #endif
 270:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 273:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* following defines should be used for structure members */
 274:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 278:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 280:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 281:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 282:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*******************************************************************************
 283:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  *                 Register Abstraction
 284:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   Core Register contain:
 285:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   - Core Register
 286:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   - Core NVIC Register
 287:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   - Core SCB Register
 288:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   - Core SysTick Register
 289:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   - Core Debug Register
 290:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   - Core MPU Register
 291:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   - Core FPU Register
 292:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  ******************************************************************************/
 293:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 294:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** */
 297:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 298:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 299:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief      Core Register type definitions.
 302:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
 303:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 304:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 305:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 306:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 308:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** typedef union
 309:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
 310:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   struct
 311:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   {
 312:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** } APSR_Type;
 323:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 324:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* APSR Register Definitions */
 325:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 328:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 331:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 334:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 337:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 340:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 343:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 344:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 345:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 347:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** typedef union
 348:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
 349:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   struct
 350:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   {
 351:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** } IPSR_Type;
 356:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 357:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* IPSR Register Definitions */
 358:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 361:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 362:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 363:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 365:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** typedef union
 366:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
 367:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   struct
 368:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   {
 369:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** } xPSR_Type;
 383:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 384:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* xPSR Register Definitions */
 385:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 388:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 391:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 394:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 397:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 400:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 403:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 406:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 409:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 412:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 413:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 414:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 416:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** typedef union
 417:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
 418:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   struct
 419:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   {
 420:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** } CONTROL_Type;
 427:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 428:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* CONTROL Register Definitions */
 429:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 432:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 435:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 438:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 440:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 441:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 442:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
 446:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 447:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 448:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 449:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 451:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** typedef struct
 452:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
 453:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** }  NVIC_Type;
 467:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 468:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 472:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 474:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 475:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 476:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
 480:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 481:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 482:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 483:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 485:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** typedef struct
 486:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
 487:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** } SCB_Type;
 509:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 510:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 514:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 517:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 520:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 523:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 526:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 530:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 533:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 536:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 539:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 542:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 545:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 548:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 551:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 554:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 557:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 561:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 565:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 568:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 571:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 574:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 577:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 580:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 583:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* SCB System Control Register Definitions */
 584:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 587:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 590:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 593:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 597:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 600:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 603:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 606:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 609:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 612:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 616:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 619:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 622:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 625:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 628:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 631:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 634:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 637:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 640:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 643:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 646:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 649:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 652:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 655:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 659:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 662:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 665:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 669:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 672:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 675:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 679:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 682:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 685:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 688:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 691:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 693:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 694:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 695:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
 699:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 700:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 701:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 702:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 704:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** typedef struct
 705:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
 706:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** } SCnSCB_Type;
 710:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 711:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 715:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 719:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 722:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 725:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 728:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 731:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 733:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 734:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 735:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
 739:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 740:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 741:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 742:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 744:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** typedef struct
 745:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
 746:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** } SysTick_Type;
 751:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 752:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 756:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 759:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 762:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 765:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 769:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* SysTick Current Register Definitions */
 770:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 773:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 777:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 780:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 783:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 785:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 786:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 787:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
 791:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 792:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 793:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 794:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 796:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** typedef struct
 797:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
 798:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __OM  union
 799:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   {
 800:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** } ITM_Type;
 831:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 832:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 836:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 840:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 843:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 846:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 849:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 852:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 855:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 858:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 861:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 864:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 868:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 872:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 876:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 880:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 883:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 886:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 888:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 889:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 890:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
 894:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 895:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 896:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
 897:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
 899:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** typedef struct
 900:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
 901:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** } DWT_Type;
 925:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 926:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* DWT Control Register Definitions */
 927:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 930:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 933:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 936:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 939:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 942:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 945:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 948:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 951:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 954:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 957:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 960:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 963:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 966:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 969:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 972:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 975:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 978:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 981:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 985:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 989:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 993:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
 997:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1001:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1005:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1009:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1012:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1015:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1018:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1021:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1024:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1027:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1030:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1033:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1035:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1036:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1037:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
1041:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
1042:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1043:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1044:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
1046:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** typedef struct
1047:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
1048:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** } TPI_Type;
1073:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1074:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1078:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1082:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1086:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1089:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1092:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1095:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1099:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1102:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1106:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1110:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1113:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1116:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1119:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1122:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1125:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1128:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1132:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1136:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1139:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1142:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1145:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1148:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1151:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1154:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1158:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1162:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1166:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1169:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1172:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1175:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1178:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1181:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1185:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1188:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1190:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1191:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1193:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
1197:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
1198:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1199:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1200:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
1202:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** typedef struct
1203:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
1204:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** } MPU_Type;
1216:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1217:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* MPU Type Register Definitions */
1218:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1221:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1224:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1227:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* MPU Control Register Definitions */
1228:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1231:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1234:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1237:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1241:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1245:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1248:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1251:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1255:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1258:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1261:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1264:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1267:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1270:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1273:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1276:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1279:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1282:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #endif
1284:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1285:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1286:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1288:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
1292:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
1293:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1294:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1295:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
1297:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** typedef struct
1298:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
1299:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** } FPU_Type;
1306:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1307:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1311:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1314:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1317:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1320:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1323:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1326:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1329:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1332:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1335:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1339:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1343:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1346:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1349:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1352:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1356:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1359:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1362:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1365:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1368:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1371:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1374:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1377:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1381:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1384:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1387:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1390:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #endif
1392:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1393:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1394:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1395:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
1399:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
1400:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1401:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1402:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
1404:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** typedef struct
1405:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
1406:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** } CoreDebug_Type;
1411:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1412:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1416:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1419:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1422:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1425:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1428:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1431:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1434:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1437:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1440:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1443:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1446:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1449:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1453:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1456:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1460:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1463:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1466:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1469:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1472:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1475:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1478:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1481:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1484:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1487:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1490:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1493:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1496:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1498:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1499:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1500:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
1504:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
1505:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1506:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1507:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \return           Masked and shifted value.
1511:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** */
1512:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1514:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1515:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \param[in] value  Value of register.
1518:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** */
1520:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1522:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1524:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1525:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1526:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
1530:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
1531:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1532:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1542:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1551:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #endif
1555:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1556:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** #endif
1560:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1561:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*@} */
1562:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1563:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1564:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1565:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /*******************************************************************************
1566:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  *                Hardware Abstraction Layer
1567:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   Core Function Interface contains:
1568:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   - Core NVIC Functions
1569:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   - Core SysTick Functions
1570:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   - Core Debug Functions
1571:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   - Core Register Access Functions
1572:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  ******************************************************************************/
1573:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1574:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** */
1576:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1577:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1578:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1579:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1581:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   @{
1585:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
1586:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1587:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1588:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief   Set Priority Grouping
1589:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****            Only values from 0..7 are used.
1592:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
1596:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
1598:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   uint32_t reg_value;
1599:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1601:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** }
1608:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1609:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1610:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1611:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief   Get Priority Grouping
1612:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
1615:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
1617:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** }
1619:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1620:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** 
1621:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** /**
1622:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \brief   Enable External Interrupt
1623:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****  */
1626:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** {
  29              		.loc 2 1627 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              		.cfi_def_cfa_register 7
  41 0006 0346     		mov	r3, r0
  42 0008 FB71     		strb	r3, [r7, #7]
1628:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  43              		.loc 2 1628 97
  44 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  45 000c 03F01F02 		and	r2, r3, #31
  46              		.loc 2 1628 7
  47 0010 0749     		ldr	r1, .L2
  48              		.loc 2 1628 16
  49 0012 97F90730 		ldrsb	r3, [r7, #7]
  50              		.loc 2 1628 41
  51 0016 5B09     		lsrs	r3, r3, #5
  52              		.loc 2 1628 67
  53 0018 0120     		movs	r0, #1
  54 001a 00FA02F2 		lsl	r2, r0, r2
  55              		.loc 2 1628 50
  56 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1629:/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/core_cm4.h **** }
  57              		.loc 2 1629 1
  58 0022 00BF     		nop
  59 0024 0C37     		adds	r7, r7, #12
  60              		.cfi_def_cfa_offset 4
  61 0026 BD46     		mov	sp, r7
  62              		.cfi_def_cfa_register 13
  63              		@ sp needed
  64 0028 5DF8047B 		ldr	r7, [sp], #4
  65              		.cfi_restore 7
  66              		.cfi_def_cfa_offset 0
  67 002c 7047     		bx	lr
  68              	.L3:
  69 002e 00BF     		.align	2
  70              	.L2:
  71 0030 00E100E0 		.word	-536813312
  72              		.cfi_endproc
  73              	.LFE108:
  75              		.global	spi_buffers
  76              		.section	.bss.spi_buffers,"aw",%nobits
  77              		.align	2
  80              	spi_buffers:
  81 0000 00000000 		.space	104
  81      00000000 
  81      00000000 
  81      00000000 
  81      00000000 
  82              		.section	.text.SPI_Init,"ax",%progbits
  83              		.align	1
  84              		.global	SPI_Init
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	SPI_Init:
  90              	.LFB123:
   1:../source/SPI.c **** /***************************************************************************//**
   2:../source/SPI.c ****   @file     SPI.c
   3:../source/SPI.c **** 
   4:../source/SPI.c ****   @brief    SPI driver
   5:../source/SPI.c ****   @author   Grupo 5
   6:../source/SPI.c ****  ******************************************************************************/
   7:../source/SPI.c **** 
   8:../source/SPI.c **** /*******************************************************************************
   9:../source/SPI.c ****  * INCLUDE HEADER FILES
  10:../source/SPI.c ****  ******************************************************************************/
  11:../source/SPI.c **** #include "hardware.h"
  12:../source/SPI.c **** #include "SPI.h"
  13:../source/SPI.c **** 
  14:../source/SPI.c **** 
  15:../source/SPI.c **** 
  16:../source/SPI.c **** /*******************************************************************************
  17:../source/SPI.c ****  * CONSTANT AND MACRO DEFINITIONS USING #DEFINE
  18:../source/SPI.c ****  ******************************************************************************/
  19:../source/SPI.c **** #define IS_RFDF(tmp)	((tmp) & SPI_SR_RFDF_MASK)
  20:../source/SPI.c **** #define IS_TFFF(tmp)	((tmp) & SPI_SR_TFFF_MASK)
  21:../source/SPI.c **** #define IS_EOQF(tmp)	((tmp) & SPI_SR_EOQF_MASK)
  22:../source/SPI.c **** 
  23:../source/SPI.c **** #define SPI0_PCS_PIN	0 //PTD0
  24:../source/SPI.c **** #define SPI0_SCK_PIN	1 //PTD1
  25:../source/SPI.c **** #define SPI0_TX_PIN 	2 //PTD2
  26:../source/SPI.c **** #define SPI0_RX_PIN 	3 //PTD3
  27:../source/SPI.c **** 
  28:../source/SPI.c **** #define	BUFFER_SIZE	 20
  29:../source/SPI.c **** #define OVERFLOW     -1
  30:../source/SPI.c **** 
  31:../source/SPI.c **** typedef struct buffer_element{
  32:../source/SPI.c **** 	uint8_t data;
  33:../source/SPI.c **** 	uint8_t end_of_data; //last byte if value is 1
  34:../source/SPI.c **** }buffer_element_t;
  35:../source/SPI.c **** 
  36:../source/SPI.c **** typedef struct spi_buffer{
  37:../source/SPI.c **** 	buffer_element_t *pin;
  38:../source/SPI.c **** 	buffer_element_t *pout;
  39:../source/SPI.c **** 	buffer_element_t buffer[BUFFER_SIZE];
  40:../source/SPI.c **** 	uint8_t num_Of_Words;
  41:../source/SPI.c **** }spi_buffer_t;
  42:../source/SPI.c **** 
  43:../source/SPI.c **** spi_buffer_t spi_buffers[2]; //doubles the value for input and output buffers. 1 is input, 0 is out
  44:../source/SPI.c **** 
  45:../source/SPI.c **** typedef enum
  46:../source/SPI.c **** {
  47:../source/SPI.c **** 	PORT_mAnalog,
  48:../source/SPI.c **** 	PORT_mGPIO,
  49:../source/SPI.c **** 	PORT_mAlt2,
  50:../source/SPI.c **** 	PORT_mAlt3,
  51:../source/SPI.c **** 	PORT_mAlt4,
  52:../source/SPI.c **** 	PORT_mAlt5,
  53:../source/SPI.c **** 	PORT_mAlt6,
  54:../source/SPI.c **** 	PORT_mAlt7,
  55:../source/SPI.c **** 
  56:../source/SPI.c **** } PORTMux_t;
  57:../source/SPI.c **** 
  58:../source/SPI.c **** typedef enum
  59:../source/SPI.c **** {
  60:../source/SPI.c **** 	PORT_eDisabled				= 0x00,
  61:../source/SPI.c **** 	PORT_eDMARising				= 0x01,
  62:../source/SPI.c **** 	PORT_eDMAFalling			= 0x02,
  63:../source/SPI.c **** 	PORT_eDMAEither				= 0x03,
  64:../source/SPI.c **** 	PORT_eInterruptDisasserted	= 0x08,
  65:../source/SPI.c **** 	PORT_eInterruptRising		= 0x09,
  66:../source/SPI.c **** 	PORT_eInterruptFalling		= 0x0A,
  67:../source/SPI.c **** 	PORT_eInterruptEither		= 0x0B,
  68:../source/SPI.c **** 	PORT_eInterruptAsserted		= 0x0C,
  69:../source/SPI.c **** } PORTEvent_t;
  70:../source/SPI.c **** 
  71:../source/SPI.c **** /*******************************************************************************
  72:../source/SPI.c ****  * FUNCTION PROTOTYPES FOR PRIVATE FUNCTIONS WITH FILE LEVEL SCOPE
  73:../source/SPI.c **** *******************************************************************************/
  74:../source/SPI.c **** /**
  75:../source/SPI.c ****  * @brief Initializes the circular queue
  76:../source/SPI.c ****  */
  77:../source/SPI.c **** static void queue_Init (uint8_t id);
  78:../source/SPI.c **** 
  79:../source/SPI.c **** 
  80:../source/SPI.c **** /**
  81:../source/SPI.c ****  * @brief Pushes an event to the queue
  82:../source/SPI.c ****  * @param event The element to add to the queue
  83:../source/SPI.c ****  * @return Number of pending events. Returns value OVERFLOW if the maximun number of events is reac
  84:../source/SPI.c ****  */
  85:../source/SPI.c **** static int8_t push_Queue_Element(uint8_t id, buffer_element_t event);
  86:../source/SPI.c **** 
  87:../source/SPI.c **** 
  88:../source/SPI.c **** /**
  89:../source/SPI.c ****  * @brief Pulls the earliest event from the queue
  90:../source/SPI.c ****  * @return Event_Type variable with the current event if no OVERFLOW is detected.
  91:../source/SPI.c ****  */
  92:../source/SPI.c **** static buffer_element_t pull_Queue_Element(uint8_t id);
  93:../source/SPI.c **** 
  94:../source/SPI.c **** 
  95:../source/SPI.c **** /**
  96:../source/SPI.c ****  * @brief Gets the status of the queue
  97:../source/SPI.c ****  * @return Returns the number of pending events in the queue
  98:../source/SPI.c ****  */
  99:../source/SPI.c **** static uint8_t get_Queue_Status(uint8_t id);
 100:../source/SPI.c **** 
 101:../source/SPI.c **** 
 102:../source/SPI.c **** 
 103:../source/SPI.c **** /*******************************************************************************
 104:../source/SPI.c ****  *******************************************************************************
 105:../source/SPI.c ****                         GLOBAL FUNCTION DEFINITIONS
 106:../source/SPI.c ****  *******************************************************************************
 107:../source/SPI.c ****  ******************************************************************************/
 108:../source/SPI.c **** 
 109:../source/SPI.c **** 
 110:../source/SPI.c **** /**
 111:../source/SPI.c ****  * @brief
 112:../source/SPI.c ****  * @param
 113:../source/SPI.c ****  * @return
 114:../source/SPI.c ****  */
 115:../source/SPI.c **** 
 116:../source/SPI.c **** void SPI_Init (void)
 117:../source/SPI.c **** {
  91              		.loc 1 117 1
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 0
  94              		@ frame_needed = 1, uses_anonymous_args = 0
  95 0000 80B5     		push	{r7, lr}
  96              		.cfi_def_cfa_offset 8
  97              		.cfi_offset 7, -8
  98              		.cfi_offset 14, -4
  99 0002 00AF     		add	r7, sp, #0
 100              		.cfi_def_cfa_register 7
 118:../source/SPI.c **** 
 119:../source/SPI.c **** // Note: 5.6 Clock Gating page 192
 120:../source/SPI.c **** // Any bus access to a peripheral that has its clock disabled generates an error termination.
 121:../source/SPI.c **** 		SIM->SCGC5 |= SIM_SCGC5_PORTD_MASK;
 101              		.loc 1 121 6
 102 0004 464B     		ldr	r3, .L5
 103 0006 03F58053 		add	r3, r3, #4096
 104 000a 9B6B     		ldr	r3, [r3, #56]
 105 000c 444A     		ldr	r2, .L5
 106              		.loc 1 121 14
 107 000e 43F48053 		orr	r3, r3, #4096
 108 0012 02F58052 		add	r2, r2, #4096
 109 0016 9363     		str	r3, [r2, #56]
 122:../source/SPI.c **** 
 123:../source/SPI.c **** 	    SIM->SCGC6 |= SIM_SCGC6_SPI0_MASK;
 110              		.loc 1 123 9
 111 0018 414B     		ldr	r3, .L5
 112 001a 03F58053 		add	r3, r3, #4096
 113 001e DB6B     		ldr	r3, [r3, #60]
 114 0020 3F4A     		ldr	r2, .L5
 115              		.loc 1 123 17
 116 0022 43F48053 		orr	r3, r3, #4096
 117 0026 02F58052 		add	r2, r2, #4096
 118 002a D363     		str	r3, [r2, #60]
 124:../source/SPI.c **** 	    SIM->SCGC6 |= SIM_SCGC6_SPI1_MASK;
 119              		.loc 1 124 9
 120 002c 3C4B     		ldr	r3, .L5
 121 002e 03F58053 		add	r3, r3, #4096
 122 0032 DB6B     		ldr	r3, [r3, #60]
 123 0034 3A4A     		ldr	r2, .L5
 124              		.loc 1 124 17
 125 0036 43F40053 		orr	r3, r3, #8192
 126 003a 02F58052 		add	r2, r2, #4096
 127 003e D363     		str	r3, [r2, #60]
 125:../source/SPI.c **** 	    SIM->SCGC3 |= SIM_SCGC3_SPI2_MASK;
 128              		.loc 1 125 9
 129 0040 374B     		ldr	r3, .L5
 130 0042 03F58053 		add	r3, r3, #4096
 131 0046 1B6B     		ldr	r3, [r3, #48]
 132 0048 354A     		ldr	r2, .L5
 133              		.loc 1 125 17
 134 004a 43F48053 		orr	r3, r3, #4096
 135 004e 02F58052 		add	r2, r2, #4096
 136 0052 1363     		str	r3, [r2, #48]
 126:../source/SPI.c **** 
 127:../source/SPI.c **** 
 128:../source/SPI.c **** 
 129:../source/SPI.c **** 		NVIC_EnableIRQ(SPI0_IRQn);
 137              		.loc 1 129 3
 138 0054 1A20     		movs	r0, #26
 139 0056 FFF7FEFF 		bl	NVIC_EnableIRQ
 130:../source/SPI.c **** 		NVIC_EnableIRQ(SPI1_IRQn);
 140              		.loc 1 130 3
 141 005a 1B20     		movs	r0, #27
 142 005c FFF7FEFF 		bl	NVIC_EnableIRQ
 131:../source/SPI.c **** 		NVIC_EnableIRQ(SPI2_IRQn);
 143              		.loc 1 131 3
 144 0060 4120     		movs	r0, #65
 145 0062 FFF7FEFF 		bl	NVIC_EnableIRQ
 132:../source/SPI.c **** 
 133:../source/SPI.c **** 		//Configure SPI0 PINS
 134:../source/SPI.c **** 
 135:../source/SPI.c **** 		PORTD->PCR[SPI0_TX_PIN]=0x0; //Clear all bits
 146              		.loc 1 135 8
 147 0066 2F4B     		ldr	r3, .L5+4
 148              		.loc 1 135 26
 149 0068 0022     		movs	r2, #0
 150 006a 9A60     		str	r2, [r3, #8]
 136:../source/SPI.c **** 		PORTD->PCR[SPI0_TX_PIN]|=PORT_PCR_MUX(PORT_mAlt2); 	 //Set MUX to SPI0
 151              		.loc 1 136 8
 152 006c 2D4B     		ldr	r3, .L5+4
 153              		.loc 1 136 13
 154 006e 9B68     		ldr	r3, [r3, #8]
 155              		.loc 1 136 8
 156 0070 2C4A     		ldr	r2, .L5+4
 157              		.loc 1 136 26
 158 0072 43F40073 		orr	r3, r3, #512
 159 0076 9360     		str	r3, [r2, #8]
 137:../source/SPI.c **** 		PORTD->PCR[SPI0_TX_PIN]|=PORT_PCR_IRQC(PORT_eDisabled); //Disable interrupts
 160              		.loc 1 137 8
 161 0078 2A4B     		ldr	r3, .L5+4
 162 007a 2A4A     		ldr	r2, .L5+4
 163              		.loc 1 137 13
 164 007c 9B68     		ldr	r3, [r3, #8]
 165              		.loc 1 137 26
 166 007e 9360     		str	r3, [r2, #8]
 138:../source/SPI.c **** //----------------------------------------------------------------------------------
 139:../source/SPI.c **** 		PORTD->PCR[SPI0_RX_PIN]=0x0; //Clear all bits
 167              		.loc 1 139 8
 168 0080 284B     		ldr	r3, .L5+4
 169              		.loc 1 139 26
 170 0082 0022     		movs	r2, #0
 171 0084 DA60     		str	r2, [r3, #12]
 140:../source/SPI.c **** 		PORTD->PCR[SPI0_RX_PIN]|=PORT_PCR_MUX(PORT_mAlt2); 	 //Set MUX to SPI0
 172              		.loc 1 140 8
 173 0086 274B     		ldr	r3, .L5+4
 174              		.loc 1 140 13
 175 0088 DB68     		ldr	r3, [r3, #12]
 176              		.loc 1 140 8
 177 008a 264A     		ldr	r2, .L5+4
 178              		.loc 1 140 26
 179 008c 43F40073 		orr	r3, r3, #512
 180 0090 D360     		str	r3, [r2, #12]
 141:../source/SPI.c **** 		PORTD->PCR[SPI0_RX_PIN]|=PORT_PCR_IRQC(PORT_eDisabled); //Disable interrupts
 181              		.loc 1 141 8
 182 0092 244B     		ldr	r3, .L5+4
 183 0094 234A     		ldr	r2, .L5+4
 184              		.loc 1 141 13
 185 0096 DB68     		ldr	r3, [r3, #12]
 186              		.loc 1 141 26
 187 0098 D360     		str	r3, [r2, #12]
 142:../source/SPI.c **** 
 143:../source/SPI.c **** //----------------------------------------------------------------------------------
 144:../source/SPI.c **** 		PORTD->PCR[SPI0_PCS_PIN]=0x0; //Clear all bits
 188              		.loc 1 144 8
 189 009a 224B     		ldr	r3, .L5+4
 190              		.loc 1 144 27
 191 009c 0022     		movs	r2, #0
 192 009e 1A60     		str	r2, [r3]
 145:../source/SPI.c **** 		PORTD->PCR[SPI0_PCS_PIN]|=PORT_PCR_MUX(PORT_mAlt2); 	 //Set MUX to SPI0
 193              		.loc 1 145 8
 194 00a0 204B     		ldr	r3, .L5+4
 195              		.loc 1 145 13
 196 00a2 1B68     		ldr	r3, [r3]
 197              		.loc 1 145 8
 198 00a4 1F4A     		ldr	r2, .L5+4
 199              		.loc 1 145 27
 200 00a6 43F40073 		orr	r3, r3, #512
 201 00aa 1360     		str	r3, [r2]
 146:../source/SPI.c **** 		PORTD->PCR[SPI0_PCS_PIN]|=PORT_PCR_IRQC(PORT_eDisabled); //Disable interrupts
 202              		.loc 1 146 8
 203 00ac 1D4B     		ldr	r3, .L5+4
 204 00ae 1D4A     		ldr	r2, .L5+4
 205              		.loc 1 146 13
 206 00b0 1B68     		ldr	r3, [r3]
 207              		.loc 1 146 27
 208 00b2 1360     		str	r3, [r2]
 147:../source/SPI.c **** //----------------------------------------------------------------------------------
 148:../source/SPI.c **** 		PORTD->PCR[SPI0_SCK_PIN]=0x0; //Clear all bits
 209              		.loc 1 148 8
 210 00b4 1B4B     		ldr	r3, .L5+4
 211              		.loc 1 148 27
 212 00b6 0022     		movs	r2, #0
 213 00b8 5A60     		str	r2, [r3, #4]
 149:../source/SPI.c **** 		PORTD->PCR[SPI0_SCK_PIN]|=PORT_PCR_MUX(PORT_mAlt2); 	 //Set MUX to SPI0
 214              		.loc 1 149 8
 215 00ba 1A4B     		ldr	r3, .L5+4
 216              		.loc 1 149 13
 217 00bc 5B68     		ldr	r3, [r3, #4]
 218              		.loc 1 149 8
 219 00be 194A     		ldr	r2, .L5+4
 220              		.loc 1 149 27
 221 00c0 43F40073 		orr	r3, r3, #512
 222 00c4 5360     		str	r3, [r2, #4]
 150:../source/SPI.c **** 		PORTD->PCR[SPI0_SCK_PIN]|=PORT_PCR_IRQC(PORT_eDisabled); //Disable interrupts
 223              		.loc 1 150 8
 224 00c6 174B     		ldr	r3, .L5+4
 225 00c8 164A     		ldr	r2, .L5+4
 226              		.loc 1 150 13
 227 00ca 5B68     		ldr	r3, [r3, #4]
 228              		.loc 1 150 27
 229 00cc 5360     		str	r3, [r2, #4]
 151:../source/SPI.c **** 
 152:../source/SPI.c **** 	//Enable SPI0 Xmiter and Rcvr
 153:../source/SPI.c **** 
 154:../source/SPI.c **** 		SPI0->MCR = 0x0;
 230              		.loc 1 154 7
 231 00ce 164B     		ldr	r3, .L5+8
 232              		.loc 1 154 13
 233 00d0 0022     		movs	r2, #0
 234 00d2 1A60     		str	r2, [r3]
 155:../source/SPI.c **** 		// Chip select is active Low for Can Controller
 156:../source/SPI.c **** 		SPI0->MCR = SPI_MCR_MSTR_MASK | SPI_MCR_CONT_SCKE_MASK | SPI_MCR_HALT_MASK | SPI_MCR_PCSIS_MASK;
 235              		.loc 1 156 7
 236 00d4 144B     		ldr	r3, .L5+8
 237              		.loc 1 156 13
 238 00d6 154A     		ldr	r2, .L5+12
 239 00d8 1A60     		str	r2, [r3]
 157:../source/SPI.c **** 
 158:../source/SPI.c **** 		SPI0->CTAR[0] = 0x0;
 240              		.loc 1 158 7
 241 00da 134B     		ldr	r3, .L5+8
 242              		.loc 1 158 17
 243 00dc 0022     		movs	r2, #0
 244 00de DA60     		str	r2, [r3, #12]
 159:../source/SPI.c **** 		SPI0->CTAR[0] = SPI_CTAR_FMSZ_MASK | SPI_CTAR_CPHA_MASK|SPI_CTAR_PBR_MASK|SPI_CTAR_BR(6);
 245              		.loc 1 159 7
 246 00e0 114B     		ldr	r3, .L5+8
 247              		.loc 1 159 17
 248 00e2 134A     		ldr	r2, .L5+16
 249 00e4 DA60     		str	r2, [r3, #12]
 160:../source/SPI.c **** 
 161:../source/SPI.c **** 		SPI0->SR = 0x0;
 250              		.loc 1 161 7
 251 00e6 104B     		ldr	r3, .L5+8
 252              		.loc 1 161 12
 253 00e8 0022     		movs	r2, #0
 254 00ea DA62     		str	r2, [r3, #44]
 162:../source/SPI.c **** 		SPI0->SR = SPI_SR_TXRXS_MASK ;
 255              		.loc 1 162 7
 256 00ec 0E4B     		ldr	r3, .L5+8
 257              		.loc 1 162 12
 258 00ee 4FF08042 		mov	r2, #1073741824
 259 00f2 DA62     		str	r2, [r3, #44]
 163:../source/SPI.c **** 
 164:../source/SPI.c **** 		// Only Read Drain Flag enable (TFFF is enabled everytime a new message is to be sent)
 165:../source/SPI.c **** 		SPI0->RSER = 0x0;
 260              		.loc 1 165 7
 261 00f4 0C4B     		ldr	r3, .L5+8
 262              		.loc 1 165 14
 263 00f6 0022     		movs	r2, #0
 264 00f8 1A63     		str	r2, [r3, #48]
 166:../source/SPI.c **** 		SPI0->RSER = SPI_RSER_RFDF_RE_MASK;
 265              		.loc 1 166 7
 266 00fa 0B4B     		ldr	r3, .L5+8
 267              		.loc 1 166 14
 268 00fc 4FF40032 		mov	r2, #131072
 269 0100 1A63     		str	r2, [r3, #48]
 167:../source/SPI.c **** 
 168:../source/SPI.c **** 		// Enable transmissions
 169:../source/SPI.c **** 		SPI0->MCR &= ~SPI_MCR_HALT_MASK;
 270              		.loc 1 169 7
 271 0102 094B     		ldr	r3, .L5+8
 272 0104 1B68     		ldr	r3, [r3]
 273 0106 084A     		ldr	r2, .L5+8
 274              		.loc 1 169 13
 275 0108 23F00103 		bic	r3, r3, #1
 276 010c 1360     		str	r3, [r2]
 170:../source/SPI.c **** 
 171:../source/SPI.c **** 		queue_Init(0);
 277              		.loc 1 171 3
 278 010e 0020     		movs	r0, #0
 279 0110 FFF7FEFF 		bl	queue_Init
 172:../source/SPI.c **** 		queue_Init(1);
 280              		.loc 1 172 3
 281 0114 0120     		movs	r0, #1
 282 0116 FFF7FEFF 		bl	queue_Init
 173:../source/SPI.c **** }
 283              		.loc 1 173 1
 284 011a 00BF     		nop
 285 011c 80BD     		pop	{r7, pc}
 286              	.L6:
 287 011e 00BF     		.align	2
 288              	.L5:
 289 0120 00700440 		.word	1074032640
 290 0124 00C00440 		.word	1074053120
 291 0128 00C00240 		.word	1073922048
 292 012c 01003FC0 		.word	-1069613055
 293 0130 0600037A 		.word	2047016966
 294              		.cfi_endproc
 295              	.LFE123:
 297              		.section	.text.SPI_Get_Status,"ax",%progbits
 298              		.align	1
 299              		.global	SPI_Get_Status
 300              		.syntax unified
 301              		.thumb
 302              		.thumb_func
 304              	SPI_Get_Status:
 305              	.LFB124:
 174:../source/SPI.c **** 
 175:../source/SPI.c **** 
 176:../source/SPI.c **** /**
 177:../source/SPI.c ****  * @brief
 178:../source/SPI.c ****  * @param
 179:../source/SPI.c ****  * @return
 180:../source/SPI.c ****  */
 181:../source/SPI.c **** 
 182:../source/SPI.c **** uint8_t SPI_Get_Status(void)
 183:../source/SPI.c **** {
 306              		.loc 1 183 1
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 1, uses_anonymous_args = 0
 310 0000 80B5     		push	{r7, lr}
 311              		.cfi_def_cfa_offset 8
 312              		.cfi_offset 7, -8
 313              		.cfi_offset 14, -4
 314 0002 00AF     		add	r7, sp, #0
 315              		.cfi_def_cfa_register 7
 184:../source/SPI.c **** 	return(get_Queue_Status(0));
 316              		.loc 1 184 9
 317 0004 0020     		movs	r0, #0
 318 0006 FFF7FEFF 		bl	get_Queue_Status
 319 000a 0346     		mov	r3, r0
 185:../source/SPI.c **** }
 320              		.loc 1 185 1
 321 000c 1846     		mov	r0, r3
 322 000e 80BD     		pop	{r7, pc}
 323              		.cfi_endproc
 324              	.LFE124:
 326              		.section	.text.SPI_Get_Data,"ax",%progbits
 327              		.align	1
 328              		.global	SPI_Get_Data
 329              		.syntax unified
 330              		.thumb
 331              		.thumb_func
 333              	SPI_Get_Data:
 334              	.LFB125:
 186:../source/SPI.c **** 
 187:../source/SPI.c **** /**
 188:../source/SPI.c ****  * @brief
 189:../source/SPI.c ****  * @param
 190:../source/SPI.c ****  * @return
 191:../source/SPI.c ****  */
 192:../source/SPI.c **** 
 193:../source/SPI.c **** uint8_t SPI_Get_Data(void)
 194:../source/SPI.c **** {
 335              		.loc 1 194 1
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 8
 338              		@ frame_needed = 1, uses_anonymous_args = 0
 339 0000 80B5     		push	{r7, lr}
 340              		.cfi_def_cfa_offset 8
 341              		.cfi_offset 7, -8
 342              		.cfi_offset 14, -4
 343 0002 82B0     		sub	sp, sp, #8
 344              		.cfi_def_cfa_offset 16
 345 0004 00AF     		add	r7, sp, #0
 346              		.cfi_def_cfa_register 7
 195:../source/SPI.c **** 	return(pull_Queue_Element(0).data);
 347              		.loc 1 195 9
 348 0006 0020     		movs	r0, #0
 349 0008 FFF7FEFF 		bl	pull_Queue_Element
 350 000c 0346     		mov	r3, r0	@ movhi
 351 000e BB80     		strh	r3, [r7, #4]	@ movhi
 352              		.loc 1 195 30
 353 0010 3B79     		ldrb	r3, [r7, #4]	@ zero_extendqisi2
 196:../source/SPI.c **** }
 354              		.loc 1 196 1
 355 0012 1846     		mov	r0, r3
 356 0014 0837     		adds	r7, r7, #8
 357              		.cfi_def_cfa_offset 8
 358 0016 BD46     		mov	sp, r7
 359              		.cfi_def_cfa_register 13
 360              		@ sp needed
 361 0018 80BD     		pop	{r7, pc}
 362              		.cfi_endproc
 363              	.LFE125:
 365              		.section	.text.SPI_SendByte,"ax",%progbits
 366              		.align	1
 367              		.global	SPI_SendByte
 368              		.syntax unified
 369              		.thumb
 370              		.thumb_func
 372              	SPI_SendByte:
 373              	.LFB126:
 197:../source/SPI.c **** 
 198:../source/SPI.c **** /**
 199:../source/SPI.c ****  * @brief
 200:../source/SPI.c ****  * @param
 201:../source/SPI.c ****  * @return
 202:../source/SPI.c ****  */
 203:../source/SPI.c **** 
 204:../source/SPI.c **** void SPI_SendByte(uint8_t byte)
 205:../source/SPI.c **** {
 374              		.loc 1 205 1
 375              		.cfi_startproc
 376              		@ args = 0, pretend = 0, frame = 16
 377              		@ frame_needed = 1, uses_anonymous_args = 0
 378 0000 80B5     		push	{r7, lr}
 379              		.cfi_def_cfa_offset 8
 380              		.cfi_offset 7, -8
 381              		.cfi_offset 14, -4
 382 0002 84B0     		sub	sp, sp, #16
 383              		.cfi_def_cfa_offset 24
 384 0004 00AF     		add	r7, sp, #0
 385              		.cfi_def_cfa_register 7
 386 0006 0346     		mov	r3, r0
 387 0008 FB71     		strb	r3, [r7, #7]
 206:../source/SPI.c **** 	buffer_element_t event = {byte, 1};
 388              		.loc 1 206 19
 389 000a FB79     		ldrb	r3, [r7, #7]
 390 000c 3B73     		strb	r3, [r7, #12]
 391 000e 0123     		movs	r3, #1
 392 0010 7B73     		strb	r3, [r7, #13]
 207:../source/SPI.c **** 	push_Queue_Element(1, event);
 393              		.loc 1 207 2
 394 0012 F968     		ldr	r1, [r7, #12]
 395 0014 0120     		movs	r0, #1
 396 0016 FFF7FEFF 		bl	push_Queue_Element
 208:../source/SPI.c **** }
 397              		.loc 1 208 1
 398 001a 00BF     		nop
 399 001c 1037     		adds	r7, r7, #16
 400              		.cfi_def_cfa_offset 8
 401 001e BD46     		mov	sp, r7
 402              		.cfi_def_cfa_register 13
 403              		@ sp needed
 404 0020 80BD     		pop	{r7, pc}
 405              		.cfi_endproc
 406              	.LFE126:
 408              		.section	.text.SPI_SendMsg,"ax",%progbits
 409              		.align	1
 410              		.global	SPI_SendMsg
 411              		.syntax unified
 412              		.thumb
 413              		.thumb_func
 415              	SPI_SendMsg:
 416              	.LFB127:
 209:../source/SPI.c **** 
 210:../source/SPI.c **** /**
 211:../source/SPI.c ****  * @brief
 212:../source/SPI.c ****  * @param
 213:../source/SPI.c ****  * @return
 214:../source/SPI.c ****  */
 215:../source/SPI.c **** 
 216:../source/SPI.c **** void SPI_SendMsg(uint8_t* msg)
 217:../source/SPI.c **** {
 417              		.loc 1 217 1
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 16
 420              		@ frame_needed = 1, uses_anonymous_args = 0
 421 0000 80B5     		push	{r7, lr}
 422              		.cfi_def_cfa_offset 8
 423              		.cfi_offset 7, -8
 424              		.cfi_offset 14, -4
 425 0002 84B0     		sub	sp, sp, #16
 426              		.cfi_def_cfa_offset 24
 427 0004 00AF     		add	r7, sp, #0
 428              		.cfi_def_cfa_register 7
 429 0006 7860     		str	r0, [r7, #4]
 218:../source/SPI.c **** 	uint32_t i = 0;
 430              		.loc 1 218 11
 431 0008 0023     		movs	r3, #0
 432 000a FB60     		str	r3, [r7, #12]
 219:../source/SPI.c **** 	while (msg[i]  != '\0')
 433              		.loc 1 219 8
 434 000c 18E0     		b	.L13
 435              	.L15:
 436              	.LBB2:
 220:../source/SPI.c **** 	{
 221:../source/SPI.c **** 		uint8_t end_of_data = 0;
 437              		.loc 1 221 11
 438 000e 0023     		movs	r3, #0
 439 0010 FB72     		strb	r3, [r7, #11]
 222:../source/SPI.c **** 		if(msg[i+1] == '\0')
 440              		.loc 1 222 9
 441 0012 FB68     		ldr	r3, [r7, #12]
 442 0014 0133     		adds	r3, r3, #1
 443 0016 7A68     		ldr	r2, [r7, #4]
 444 0018 1344     		add	r3, r3, r2
 445 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 446              		.loc 1 222 5
 447 001c 002B     		cmp	r3, #0
 448 001e 01D1     		bne	.L14
 223:../source/SPI.c **** 		{
 224:../source/SPI.c **** 			end_of_data = 1;
 449              		.loc 1 224 16
 450 0020 0123     		movs	r3, #1
 451 0022 FB72     		strb	r3, [r7, #11]
 452              	.L14:
 225:../source/SPI.c **** 		}
 226:../source/SPI.c **** 		buffer_element_t event = {msg[i], end_of_data};
 453              		.loc 1 226 32
 454 0024 7A68     		ldr	r2, [r7, #4]
 455 0026 FB68     		ldr	r3, [r7, #12]
 456 0028 1344     		add	r3, r3, r2
 457 002a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 458              		.loc 1 226 20
 459 002c 3B72     		strb	r3, [r7, #8]
 460 002e FB7A     		ldrb	r3, [r7, #11]
 461 0030 7B72     		strb	r3, [r7, #9]
 227:../source/SPI.c **** 		push_Queue_Element(0, event);
 462              		.loc 1 227 3
 463 0032 B968     		ldr	r1, [r7, #8]
 464 0034 0020     		movs	r0, #0
 465 0036 FFF7FEFF 		bl	push_Queue_Element
 228:../source/SPI.c **** 		i++;
 466              		.loc 1 228 4
 467 003a FB68     		ldr	r3, [r7, #12]
 468 003c 0133     		adds	r3, r3, #1
 469 003e FB60     		str	r3, [r7, #12]
 470              	.L13:
 471              	.LBE2:
 219:../source/SPI.c **** 	{
 472              		.loc 1 219 12
 473 0040 7A68     		ldr	r2, [r7, #4]
 474 0042 FB68     		ldr	r3, [r7, #12]
 475 0044 1344     		add	r3, r3, r2
 476 0046 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 219:../source/SPI.c **** 	{
 477              		.loc 1 219 17
 478 0048 002B     		cmp	r3, #0
 479 004a E0D1     		bne	.L15
 229:../source/SPI.c **** 	}
 230:../source/SPI.c **** 
 231:../source/SPI.c **** 	// Enable TFFF flag to start pushing data to the queue
 232:../source/SPI.c **** 	SPI0->RSER |= SPI_RSER_TFFF_RE_MASK;
 480              		.loc 1 232 6
 481 004c 044B     		ldr	r3, .L16
 482 004e 1B6B     		ldr	r3, [r3, #48]
 483 0050 034A     		ldr	r2, .L16
 484              		.loc 1 232 13
 485 0052 43F00073 		orr	r3, r3, #33554432
 486 0056 1363     		str	r3, [r2, #48]
 233:../source/SPI.c **** 
 234:../source/SPI.c **** 	// Enable transfer
 235:../source/SPI.c **** 	//SPI0 -> SR |= SPI_SR_EOQF_MASK;
 236:../source/SPI.c **** 
 237:../source/SPI.c **** }
 487              		.loc 1 237 1
 488 0058 00BF     		nop
 489 005a 1037     		adds	r7, r7, #16
 490              		.cfi_def_cfa_offset 8
 491 005c BD46     		mov	sp, r7
 492              		.cfi_def_cfa_register 13
 493              		@ sp needed
 494 005e 80BD     		pop	{r7, pc}
 495              	.L17:
 496              		.align	2
 497              	.L16:
 498 0060 00C00240 		.word	1073922048
 499              		.cfi_endproc
 500              	.LFE127:
 502              		.section	.text.SPI0_IRQHandler,"ax",%progbits
 503              		.align	1
 504              		.global	SPI0_IRQHandler
 505              		.syntax unified
 506              		.thumb
 507              		.thumb_func
 509              	SPI0_IRQHandler:
 510              	.LFB128:
 238:../source/SPI.c **** 
 239:../source/SPI.c **** 
 240:../source/SPI.c **** 
 241:../source/SPI.c **** 
 242:../source/SPI.c **** /*******************************************************************************
 243:../source/SPI.c ****  *******************************************************************************
 244:../source/SPI.c ****                         LOCAL FUNCTION DEFINITIONS
 245:../source/SPI.c ****  *******************************************************************************
 246:../source/SPI.c ****  ******************************************************************************/
 247:../source/SPI.c **** /**
 248:../source/SPI.c ****  * @brief Handles Spi interrupts
 249:../source/SPI.c ****  */
 250:../source/SPI.c **** __ISR__ SPI0_IRQHandler(void)
 251:../source/SPI.c **** {
 511              		.loc 1 251 1
 512              		.cfi_startproc
 513              		@ Stack Align: May be called with mis-aligned SP.
 514              		@ args = 0, pretend = 0, frame = 24
 515              		@ frame_needed = 1, uses_anonymous_args = 0
 516 0000 6846     		mov	r0, sp
 517              		.cfi_register 13, 0
 518 0002 20F00701 		bic	r1, r0, #7
 519 0006 8D46     		mov	sp, r1
 520 0008 81B5     		push	{r0, r7, lr}
 521              		.cfi_def_cfa_offset 12
 522              		.cfi_offset 13, -12
 523              		.cfi_offset 7, -8
 524              		.cfi_offset 14, -4
 525 000a 87B0     		sub	sp, sp, #28
 526              		.cfi_def_cfa_offset 40
 527 000c 00AF     		add	r7, sp, #0
 528              		.cfi_def_cfa_register 7
 252:../source/SPI.c **** 	uint32_t tmp, clearFlags = 0x0;
 529              		.loc 1 252 16
 530 000e 0023     		movs	r3, #0
 531 0010 7B61     		str	r3, [r7, #20]
 253:../source/SPI.c **** 	tmp = SPI0 -> SR;// Dummy read status register
 532              		.loc 1 253 13
 533 0012 2D4B     		ldr	r3, .L23
 534              		.loc 1 253 6
 535 0014 DB6A     		ldr	r3, [r3, #44]
 536 0016 FB60     		str	r3, [r7, #12]
 254:../source/SPI.c **** 
 255:../source/SPI.c **** 	// Transfer FIFO Fill Flag (1 if not empty)
 256:../source/SPI.c **** 	if(IS_TFFF(tmp))
 537              		.loc 1 256 5
 538 0018 FB68     		ldr	r3, [r7, #12]
 539 001a 03F00073 		and	r3, r3, #33554432
 540              		.loc 1 256 4
 541 001e 002B     		cmp	r3, #0
 542 0020 2FD0     		beq	.L19
 257:../source/SPI.c **** 	{
 258:../source/SPI.c **** 		clearFlags |= SPI_SR_TFFF_MASK;
 543              		.loc 1 258 14
 544 0022 7B69     		ldr	r3, [r7, #20]
 545 0024 43F00073 		orr	r3, r3, #33554432
 546 0028 7B61     		str	r3, [r7, #20]
 259:../source/SPI.c **** 		if (get_Queue_Status(0))
 547              		.loc 1 259 7
 548 002a 0020     		movs	r0, #0
 549 002c FFF7FEFF 		bl	get_Queue_Status
 550 0030 0346     		mov	r3, r0
 551              		.loc 1 259 6
 552 0032 002B     		cmp	r3, #0
 553 0034 1FD0     		beq	.L20
 554              	.LBB3:
 260:../source/SPI.c **** 		{
 261:../source/SPI.c **** 			buffer_element_t buffer_data_out = pull_Queue_Element(0);
 555              		.loc 1 261 39
 556 0036 0020     		movs	r0, #0
 557 0038 FFF7FEFF 		bl	pull_Queue_Element
 558 003c 0346     		mov	r3, r0	@ movhi
 559 003e BB80     		strh	r3, [r7, #4]	@ movhi
 262:../source/SPI.c **** 			uint32_t data_out = SPI_PUSHR_CONT_MASK;
 560              		.loc 1 262 13
 561 0040 4FF00043 		mov	r3, #-2147483648
 562 0044 3B61     		str	r3, [r7, #16]
 263:../source/SPI.c **** 			if (buffer_data_out.end_of_data)
 563              		.loc 1 263 23
 564 0046 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 565              		.loc 1 263 7
 566 0048 002B     		cmp	r3, #0
 567 004a 07D0     		beq	.L21
 264:../source/SPI.c **** 			{
 265:../source/SPI.c **** 				data_out |= SPI_PUSHR_EOQ_MASK;
 568              		.loc 1 265 14
 569 004c 3B69     		ldr	r3, [r7, #16]
 570 004e 43F00063 		orr	r3, r3, #134217728
 571 0052 3B61     		str	r3, [r7, #16]
 266:../source/SPI.c **** 
 267:../source/SPI.c **** 				// If last word, indicate that the chip select should not be held
 268:../source/SPI.c **** 				data_out &= ~SPI_PUSHR_CONT_MASK;
 572              		.loc 1 268 14
 573 0054 3B69     		ldr	r3, [r7, #16]
 574 0056 23F00043 		bic	r3, r3, #-2147483648
 575 005a 3B61     		str	r3, [r7, #16]
 576              	.L21:
 269:../source/SPI.c **** 			}
 270:../source/SPI.c **** 			// Select chip_select 0
 271:../source/SPI.c **** 			data_out |= SPI_PUSHR_PCS(1);
 577              		.loc 1 271 13
 578 005c 3B69     		ldr	r3, [r7, #16]
 579 005e 43F48033 		orr	r3, r3, #65536
 580 0062 3B61     		str	r3, [r7, #16]
 272:../source/SPI.c **** 			data_out |= SPI_PUSHR_TXDATA(buffer_data_out.data);
 581              		.loc 1 272 16
 582 0064 3B79     		ldrb	r3, [r7, #4]	@ zero_extendqisi2
 583 0066 1A46     		mov	r2, r3
 584              		.loc 1 272 13
 585 0068 3B69     		ldr	r3, [r7, #16]
 586 006a 1343     		orrs	r3, r3, r2
 587 006c 3B61     		str	r3, [r7, #16]
 273:../source/SPI.c **** 			SPI0 -> PUSHR = data_out;
 588              		.loc 1 273 9
 589 006e 164A     		ldr	r2, .L23
 590              		.loc 1 273 18
 591 0070 3B69     		ldr	r3, [r7, #16]
 592 0072 5363     		str	r3, [r2, #52]
 593              	.LBE3:
 594 0074 05E0     		b	.L19
 595              	.L20:
 274:../source/SPI.c **** 		}
 275:../source/SPI.c **** 		// If no element in the queue, disable TFFF interrupts
 276:../source/SPI.c **** 		else
 277:../source/SPI.c **** 		{
 278:../source/SPI.c **** 			// write 0 to disable TFFF interrupt
 279:../source/SPI.c **** 			SPI0->RSER &= ~SPI_RSER_TFFF_RE_MASK;
 596              		.loc 1 279 8
 597 0076 144B     		ldr	r3, .L23
 598 0078 1B6B     		ldr	r3, [r3, #48]
 599 007a 134A     		ldr	r2, .L23
 600              		.loc 1 279 15
 601 007c 23F00073 		bic	r3, r3, #33554432
 602 0080 1363     		str	r3, [r2, #48]
 603              	.L19:
 280:../source/SPI.c **** 		}
 281:../source/SPI.c **** 	}
 282:../source/SPI.c **** 
 283:../source/SPI.c **** 	// Receive FIFO Drain Flag
 284:../source/SPI.c **** 	if(IS_RFDF(tmp))
 604              		.loc 1 284 5
 605 0082 FB68     		ldr	r3, [r7, #12]
 606 0084 03F40033 		and	r3, r3, #131072
 607              		.loc 1 284 4
 608 0088 002B     		cmp	r3, #0
 609 008a 0FD0     		beq	.L22
 610              	.LBB4:
 285:../source/SPI.c **** 	{
 286:../source/SPI.c **** 		clearFlags |= SPI_SR_RFDF_MASK;
 611              		.loc 1 286 14
 612 008c 7B69     		ldr	r3, [r7, #20]
 613 008e 43F40033 		orr	r3, r3, #131072
 614 0092 7B61     		str	r3, [r7, #20]
 287:../source/SPI.c **** 		uint32_t rxdata = SPI0 -> POPR;
 615              		.loc 1 287 26
 616 0094 0C4B     		ldr	r3, .L23
 617              		.loc 1 287 12
 618 0096 9B6B     		ldr	r3, [r3, #56]
 619 0098 BB60     		str	r3, [r7, #8]
 288:../source/SPI.c **** 		buffer_element_t data_in= {rxdata, 0};
 620              		.loc 1 288 20
 621 009a BB68     		ldr	r3, [r7, #8]
 622 009c DBB2     		uxtb	r3, r3
 623 009e 3B70     		strb	r3, [r7]
 624 00a0 0023     		movs	r3, #0
 625 00a2 7B70     		strb	r3, [r7, #1]
 289:../source/SPI.c **** 		push_Queue_Element(1, data_in); //positions itself in the receiver queue
 626              		.loc 1 289 3
 627 00a4 3968     		ldr	r1, [r7]
 628 00a6 0120     		movs	r0, #1
 629 00a8 FFF7FEFF 		bl	push_Queue_Element
 630              	.L22:
 631              	.LBE4:
 290:../source/SPI.c **** 		// check if flag should be cleared (Maybe better to do at the end of all interrupts
 291:../source/SPI.c **** 	}
 292:../source/SPI.c **** 
 293:../source/SPI.c **** 	SPI0 -> SR |= clearFlags;	// this, in particular, erases the EOQ flag (to be taken into account)
 632              		.loc 1 293 7
 633 00ac 064B     		ldr	r3, .L23
 634 00ae DA6A     		ldr	r2, [r3, #44]
 635 00b0 0549     		ldr	r1, .L23
 636              		.loc 1 293 13
 637 00b2 7B69     		ldr	r3, [r7, #20]
 638 00b4 1343     		orrs	r3, r3, r2
 639 00b6 CB62     		str	r3, [r1, #44]
 294:../source/SPI.c **** }
 640              		.loc 1 294 1
 641 00b8 00BF     		nop
 642 00ba 1C37     		adds	r7, r7, #28
 643              		.cfi_def_cfa_offset 12
 644 00bc BD46     		mov	sp, r7
 645              		.cfi_def_cfa_register 13
 646              		@ sp needed
 647 00be BDE88140 		pop	{r0, r7, lr}
 648              		.cfi_restore 14
 649              		.cfi_restore 7
 650              		.cfi_restore 0
 651              		.cfi_def_cfa_offset 0
 652 00c2 8546     		mov	sp, r0
 653 00c4 7047     		bx	lr
 654              	.L24:
 655 00c6 00BF     		.align	2
 656              	.L23:
 657 00c8 00C00240 		.word	1073922048
 658              		.cfi_endproc
 659              	.LFE128:
 661              		.section	.text.queue_Init,"ax",%progbits
 662              		.align	1
 663              		.syntax unified
 664              		.thumb
 665              		.thumb_func
 667              	queue_Init:
 668              	.LFB129:
 295:../source/SPI.c **** 
 296:../source/SPI.c **** /**
 297:../source/SPI.c ****  * @brief Initializes the circular queue
 298:../source/SPI.c ****  */
 299:../source/SPI.c **** static void queue_Init (uint8_t id)
 300:../source/SPI.c **** {
 669              		.loc 1 300 1
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 8
 672              		@ frame_needed = 1, uses_anonymous_args = 0
 673              		@ link register save eliminated.
 674 0000 80B4     		push	{r7}
 675              		.cfi_def_cfa_offset 4
 676              		.cfi_offset 7, -4
 677 0002 83B0     		sub	sp, sp, #12
 678              		.cfi_def_cfa_offset 16
 679 0004 00AF     		add	r7, sp, #0
 680              		.cfi_def_cfa_register 7
 681 0006 0346     		mov	r3, r0
 682 0008 FB71     		strb	r3, [r7, #7]
 301:../source/SPI.c **** 	spi_buffers[id].pin = spi_buffers[id].buffer;
 683              		.loc 1 301 39
 684 000a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 685              		.loc 1 301 17
 686 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 687              		.loc 1 301 24
 688 000e 3421     		movs	r1, #52
 689 0010 01FB02F2 		mul	r2, r1, r2
 690 0014 0832     		adds	r2, r2, #8
 691 0016 1349     		ldr	r1, .L26
 692 0018 0A44     		add	r2, r2, r1
 693              		.loc 1 301 22
 694 001a 1249     		ldr	r1, .L26
 695 001c 3420     		movs	r0, #52
 696 001e 00FB03F3 		mul	r3, r0, r3
 697 0022 0B44     		add	r3, r3, r1
 698 0024 1A60     		str	r2, [r3]
 302:../source/SPI.c **** 	spi_buffers[id].pout = spi_buffers[id].pin;
 699              		.loc 1 302 40
 700 0026 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 701              		.loc 1 302 17
 702 0028 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 703              		.loc 1 302 40
 704 002a 0E49     		ldr	r1, .L26
 705 002c 3420     		movs	r0, #52
 706 002e 00FB02F2 		mul	r2, r0, r2
 707 0032 0A44     		add	r2, r2, r1
 708 0034 1268     		ldr	r2, [r2]
 709              		.loc 1 302 23
 710 0036 0B49     		ldr	r1, .L26
 711 0038 3420     		movs	r0, #52
 712 003a 00FB03F3 		mul	r3, r0, r3
 713 003e 0B44     		add	r3, r3, r1
 714 0040 0433     		adds	r3, r3, #4
 715 0042 1A60     		str	r2, [r3]
 303:../source/SPI.c **** 	spi_buffers[id].num_Of_Words = 0;
 716              		.loc 1 303 17
 717 0044 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 718              		.loc 1 303 31
 719 0046 074A     		ldr	r2, .L26
 720 0048 3421     		movs	r1, #52
 721 004a 01FB03F3 		mul	r3, r1, r3
 722 004e 1344     		add	r3, r3, r2
 723 0050 3033     		adds	r3, r3, #48
 724 0052 0022     		movs	r2, #0
 725 0054 1A70     		strb	r2, [r3]
 304:../source/SPI.c **** }
 726              		.loc 1 304 1
 727 0056 00BF     		nop
 728 0058 0C37     		adds	r7, r7, #12
 729              		.cfi_def_cfa_offset 4
 730 005a BD46     		mov	sp, r7
 731              		.cfi_def_cfa_register 13
 732              		@ sp needed
 733 005c 5DF8047B 		ldr	r7, [sp], #4
 734              		.cfi_restore 7
 735              		.cfi_def_cfa_offset 0
 736 0060 7047     		bx	lr
 737              	.L27:
 738 0062 00BF     		.align	2
 739              	.L26:
 740 0064 00000000 		.word	spi_buffers
 741              		.cfi_endproc
 742              	.LFE129:
 744              		.section	.text.push_Queue_Element,"ax",%progbits
 745              		.align	1
 746              		.syntax unified
 747              		.thumb
 748              		.thumb_func
 750              	push_Queue_Element:
 751              	.LFB130:
 305:../source/SPI.c **** 
 306:../source/SPI.c **** /**
 307:../source/SPI.c ****  * @brief Pushes an event to the queue
 308:../source/SPI.c ****  * @param event The element to add to the queue
 309:../source/SPI.c ****  * @return Number of pending events. Returns value OVERFLOW if the maximun number of events is reac
 310:../source/SPI.c ****  */
 311:../source/SPI.c **** static int8_t push_Queue_Element(uint8_t id, buffer_element_t event)
 312:../source/SPI.c **** {
 752              		.loc 1 312 1
 753              		.cfi_startproc
 754              		@ args = 0, pretend = 0, frame = 8
 755              		@ frame_needed = 1, uses_anonymous_args = 0
 756              		@ link register save eliminated.
 757 0000 90B4     		push	{r4, r7}
 758              		.cfi_def_cfa_offset 8
 759              		.cfi_offset 4, -8
 760              		.cfi_offset 7, -4
 761 0002 82B0     		sub	sp, sp, #8
 762              		.cfi_def_cfa_offset 16
 763 0004 00AF     		add	r7, sp, #0
 764              		.cfi_def_cfa_register 7
 765 0006 0346     		mov	r3, r0
 766 0008 3980     		strh	r1, [r7]	@ movhi
 767 000a FB71     		strb	r3, [r7, #7]
 313:../source/SPI.c **** 	// Check for EventQueue Overflow
 314:../source/SPI.c **** 	if (spi_buffers[id].num_Of_Words > BUFFER_SIZE-1)
 768              		.loc 1 314 21
 769 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 770 000e 2E4A     		ldr	r2, .L32
 771 0010 3421     		movs	r1, #52
 772 0012 01FB03F3 		mul	r3, r1, r3
 773 0016 1344     		add	r3, r3, r2
 774 0018 3033     		adds	r3, r3, #48
 775 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 776              		.loc 1 314 5
 777 001c 132B     		cmp	r3, #19
 778 001e 02D9     		bls	.L29
 315:../source/SPI.c **** 	{
 316:../source/SPI.c **** 		return OVERFLOW;
 779              		.loc 1 316 10
 780 0020 4FF0FF33 		mov	r3, #-1
 781 0024 4AE0     		b	.L30
 782              	.L29:
 317:../source/SPI.c **** 	}
 318:../source/SPI.c **** 
 319:../source/SPI.c **** 	*(spi_buffers[id].pin)++ = event;
 783              		.loc 1 319 19
 784 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 785 0028 2749     		ldr	r1, .L32
 786 002a 3422     		movs	r2, #52
 787 002c 03FB02F2 		mul	r2, r3, r2
 788 0030 0A44     		add	r2, r2, r1
 789 0032 1268     		ldr	r2, [r2]
 790              		.loc 1 319 24
 791 0034 911C     		adds	r1, r2, #2
 792 0036 2448     		ldr	r0, .L32
 793 0038 3424     		movs	r4, #52
 794 003a 04FB03F3 		mul	r3, r4, r3
 795 003e 0344     		add	r3, r3, r0
 796 0040 1960     		str	r1, [r3]
 797              		.loc 1 319 27
 798 0042 3B46     		mov	r3, r7
 799 0044 1B88     		ldrh	r3, [r3]	@ unaligned
 800 0046 1380     		strh	r3, [r2]	@ unaligned
 320:../source/SPI.c **** 	spi_buffers[id].num_Of_Words++;
 801              		.loc 1 320 17
 802 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 803 004a 1F49     		ldr	r1, .L32
 804 004c 3422     		movs	r2, #52
 805 004e 03FB02F2 		mul	r2, r3, r2
 806 0052 0A44     		add	r2, r2, r1
 807 0054 3032     		adds	r2, r2, #48
 808 0056 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 809              		.loc 1 320 30
 810 0058 0132     		adds	r2, r2, #1
 811 005a D0B2     		uxtb	r0, r2
 812 005c 1A4A     		ldr	r2, .L32
 813 005e 3421     		movs	r1, #52
 814 0060 01FB03F3 		mul	r3, r1, r3
 815 0064 1344     		add	r3, r3, r2
 816 0066 3033     		adds	r3, r3, #48
 817 0068 0246     		mov	r2, r0
 818 006a 1A70     		strb	r2, [r3]
 321:../source/SPI.c **** 
 322:../source/SPI.c **** 	// Return pointer to the beginning if necessary
 323:../source/SPI.c **** 	if (spi_buffers[id].pin == BUFFER_SIZE + spi_buffers[id].buffer)
 819              		.loc 1 323 21
 820 006c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 821 006e 164A     		ldr	r2, .L32
 822 0070 3421     		movs	r1, #52
 823 0072 01FB03F3 		mul	r3, r1, r3
 824 0076 1344     		add	r3, r3, r2
 825 0078 1A68     		ldr	r2, [r3]
 826              		.loc 1 323 58
 827 007a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 828              		.loc 1 323 41
 829 007c 3421     		movs	r1, #52
 830 007e 01FB03F3 		mul	r3, r1, r3
 831 0082 0833     		adds	r3, r3, #8
 832 0084 1049     		ldr	r1, .L32
 833 0086 0B44     		add	r3, r3, r1
 834 0088 2833     		adds	r3, r3, #40
 835              		.loc 1 323 5
 836 008a 9A42     		cmp	r2, r3
 837 008c 0DD1     		bne	.L31
 324:../source/SPI.c **** 	{
 325:../source/SPI.c **** 		spi_buffers[id].pin = spi_buffers[id].buffer;
 838              		.loc 1 325 40
 839 008e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 840              		.loc 1 325 18
 841 0090 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 842              		.loc 1 325 25
 843 0092 3421     		movs	r1, #52
 844 0094 01FB02F2 		mul	r2, r1, r2
 845 0098 0832     		adds	r2, r2, #8
 846 009a 0B49     		ldr	r1, .L32
 847 009c 0A44     		add	r2, r2, r1
 848              		.loc 1 325 23
 849 009e 0A49     		ldr	r1, .L32
 850 00a0 3420     		movs	r0, #52
 851 00a2 00FB03F3 		mul	r3, r0, r3
 852 00a6 0B44     		add	r3, r3, r1
 853 00a8 1A60     		str	r2, [r3]
 854              	.L31:
 326:../source/SPI.c **** 	}
 327:../source/SPI.c **** 
 328:../source/SPI.c **** 	return spi_buffers[id].num_Of_Words;
 855              		.loc 1 328 24
 856 00aa FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 857 00ac 064A     		ldr	r2, .L32
 858 00ae 3421     		movs	r1, #52
 859 00b0 01FB03F3 		mul	r3, r1, r3
 860 00b4 1344     		add	r3, r3, r2
 861 00b6 3033     		adds	r3, r3, #48
 862 00b8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 863 00ba 5BB2     		sxtb	r3, r3
 864              	.L30:
 329:../source/SPI.c **** 
 330:../source/SPI.c **** }
 865              		.loc 1 330 1
 866 00bc 1846     		mov	r0, r3
 867 00be 0837     		adds	r7, r7, #8
 868              		.cfi_def_cfa_offset 8
 869 00c0 BD46     		mov	sp, r7
 870              		.cfi_def_cfa_register 13
 871              		@ sp needed
 872 00c2 90BC     		pop	{r4, r7}
 873              		.cfi_restore 7
 874              		.cfi_restore 4
 875              		.cfi_def_cfa_offset 0
 876 00c4 7047     		bx	lr
 877              	.L33:
 878 00c6 00BF     		.align	2
 879              	.L32:
 880 00c8 00000000 		.word	spi_buffers
 881              		.cfi_endproc
 882              	.LFE130:
 884              		.section	.text.pull_Queue_Element,"ax",%progbits
 885              		.align	1
 886              		.syntax unified
 887              		.thumb
 888              		.thumb_func
 890              	pull_Queue_Element:
 891              	.LFB131:
 331:../source/SPI.c **** 
 332:../source/SPI.c **** /**
 333:../source/SPI.c ****  * @brief Pulls the earliest event from the queue
 334:../source/SPI.c ****  * @return Event_Type variable with the current event if no OVERFLOW is detected.
 335:../source/SPI.c ****  */
 336:../source/SPI.c **** 
 337:../source/SPI.c **** 
 338:../source/SPI.c **** static buffer_element_t pull_Queue_Element(uint8_t id)
 339:../source/SPI.c **** {
 892              		.loc 1 339 1
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 24
 895              		@ frame_needed = 1, uses_anonymous_args = 0
 896              		@ link register save eliminated.
 897 0000 80B4     		push	{r7}
 898              		.cfi_def_cfa_offset 4
 899              		.cfi_offset 7, -4
 900 0002 87B0     		sub	sp, sp, #28
 901              		.cfi_def_cfa_offset 32
 902 0004 00AF     		add	r7, sp, #0
 903              		.cfi_def_cfa_register 7
 904 0006 0346     		mov	r3, r0
 905 0008 FB71     		strb	r3, [r7, #7]
 340:../source/SPI.c **** 	buffer_element_t event = *(spi_buffers[id].pout);
 906              		.loc 1 340 44
 907 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 908 000c 364A     		ldr	r2, .L39
 909 000e 3421     		movs	r1, #52
 910 0010 01FB03F3 		mul	r3, r1, r3
 911 0014 1344     		add	r3, r3, r2
 912 0016 0433     		adds	r3, r3, #4
 913 0018 1A68     		ldr	r2, [r3]
 914              		.loc 1 340 19
 915 001a 07F11003 		add	r3, r7, #16
 916 001e 1288     		ldrh	r2, [r2]	@ unaligned
 917 0020 1A80     		strh	r2, [r3]	@ unaligned
 341:../source/SPI.c **** 
 342:../source/SPI.c **** 	if (spi_buffers[id].num_Of_Words == 0)
 918              		.loc 1 342 21
 919 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 920 0024 304A     		ldr	r2, .L39
 921 0026 3421     		movs	r1, #52
 922 0028 01FB03F3 		mul	r3, r1, r3
 923 002c 1344     		add	r3, r3, r2
 924 002e 3033     		adds	r3, r3, #48
 925 0030 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 926              		.loc 1 342 5
 927 0032 002B     		cmp	r3, #0
 928 0034 06D1     		bne	.L35
 929              	.LBB5:
 343:../source/SPI.c **** 	{
 344:../source/SPI.c **** 		buffer_element_t event1 = {0,2};
 930              		.loc 1 344 20
 931 0036 0023     		movs	r3, #0
 932 0038 3B73     		strb	r3, [r7, #12]
 933 003a 0223     		movs	r3, #2
 934 003c 7B73     		strb	r3, [r7, #13]
 345:../source/SPI.c **** 		return event1;
 935              		.loc 1 345 10
 936 003e BB89     		ldrh	r3, [r7, #12]	@ movhi
 937 0040 BB82     		strh	r3, [r7, #20]	@ movhi
 938 0042 44E0     		b	.L38
 939              	.L35:
 940              	.LBE5:
 346:../source/SPI.c **** 	}
 347:../source/SPI.c **** 
 348:../source/SPI.c **** 	spi_buffers[id].num_Of_Words--;
 941              		.loc 1 348 17
 942 0044 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 943 0046 2849     		ldr	r1, .L39
 944 0048 3422     		movs	r2, #52
 945 004a 03FB02F2 		mul	r2, r3, r2
 946 004e 0A44     		add	r2, r2, r1
 947 0050 3032     		adds	r2, r2, #48
 948 0052 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 949              		.loc 1 348 30
 950 0054 013A     		subs	r2, r2, #1
 951 0056 D0B2     		uxtb	r0, r2
 952 0058 234A     		ldr	r2, .L39
 953 005a 3421     		movs	r1, #52
 954 005c 01FB03F3 		mul	r3, r1, r3
 955 0060 1344     		add	r3, r3, r2
 956 0062 3033     		adds	r3, r3, #48
 957 0064 0246     		mov	r2, r0
 958 0066 1A70     		strb	r2, [r3]
 349:../source/SPI.c **** 	spi_buffers[id].pout++;
 959              		.loc 1 349 17
 960 0068 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 961 006a 1F49     		ldr	r1, .L39
 962 006c 3422     		movs	r2, #52
 963 006e 03FB02F2 		mul	r2, r3, r2
 964 0072 0A44     		add	r2, r2, r1
 965 0074 0432     		adds	r2, r2, #4
 966 0076 1268     		ldr	r2, [r2]
 967              		.loc 1 349 22
 968 0078 0232     		adds	r2, r2, #2
 969 007a 1B49     		ldr	r1, .L39
 970 007c 3420     		movs	r0, #52
 971 007e 00FB03F3 		mul	r3, r0, r3
 972 0082 0B44     		add	r3, r3, r1
 973 0084 0433     		adds	r3, r3, #4
 974 0086 1A60     		str	r2, [r3]
 350:../source/SPI.c **** 
 351:../source/SPI.c **** 	if (spi_buffers[id].pout == BUFFER_SIZE + spi_buffers[id].buffer)
 975              		.loc 1 351 21
 976 0088 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 977 008a 174A     		ldr	r2, .L39
 978 008c 3421     		movs	r1, #52
 979 008e 01FB03F3 		mul	r3, r1, r3
 980 0092 1344     		add	r3, r3, r2
 981 0094 0433     		adds	r3, r3, #4
 982 0096 1A68     		ldr	r2, [r3]
 983              		.loc 1 351 59
 984 0098 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 985              		.loc 1 351 42
 986 009a 3421     		movs	r1, #52
 987 009c 01FB03F3 		mul	r3, r1, r3
 988 00a0 0833     		adds	r3, r3, #8
 989 00a2 1149     		ldr	r1, .L39
 990 00a4 0B44     		add	r3, r3, r1
 991 00a6 2833     		adds	r3, r3, #40
 992              		.loc 1 351 5
 993 00a8 9A42     		cmp	r2, r3
 994 00aa 0ED1     		bne	.L37
 352:../source/SPI.c **** 	{
 353:../source/SPI.c **** 		spi_buffers[id].pout = spi_buffers[id].buffer;
 995              		.loc 1 353 41
 996 00ac FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 997              		.loc 1 353 18
 998 00ae FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 999              		.loc 1 353 26
 1000 00b0 3421     		movs	r1, #52
 1001 00b2 01FB02F2 		mul	r2, r1, r2
 1002 00b6 0832     		adds	r2, r2, #8
 1003 00b8 0B49     		ldr	r1, .L39
 1004 00ba 0A44     		add	r2, r2, r1
 1005              		.loc 1 353 24
 1006 00bc 0A49     		ldr	r1, .L39
 1007 00be 3420     		movs	r0, #52
 1008 00c0 00FB03F3 		mul	r3, r0, r3
 1009 00c4 0B44     		add	r3, r3, r1
 1010 00c6 0433     		adds	r3, r3, #4
 1011 00c8 1A60     		str	r2, [r3]
 1012              	.L37:
 354:../source/SPI.c **** 	}
 355:../source/SPI.c **** 
 356:../source/SPI.c **** 	return event;
 1013              		.loc 1 356 9
 1014 00ca 3B8A     		ldrh	r3, [r7, #16]	@ movhi
 1015 00cc BB82     		strh	r3, [r7, #20]	@ movhi
 1016              	.L38:
 357:../source/SPI.c **** 
 358:../source/SPI.c **** }
 1017              		.loc 1 358 1 discriminator 2
 1018 00ce 0023     		movs	r3, #0
 1019 00d0 3A7D     		ldrb	r2, [r7, #20]	@ zero_extendqisi2
 1020 00d2 62F30703 		bfi	r3, r2, #0, #8
 1021 00d6 7A7D     		ldrb	r2, [r7, #21]	@ zero_extendqisi2
 1022 00d8 62F30F23 		bfi	r3, r2, #8, #8
 1023 00dc 1846     		mov	r0, r3	@ movhi
 1024 00de 1C37     		adds	r7, r7, #28
 1025              		.cfi_def_cfa_offset 4
 1026 00e0 BD46     		mov	sp, r7
 1027              		.cfi_def_cfa_register 13
 1028              		@ sp needed
 1029 00e2 5DF8047B 		ldr	r7, [sp], #4
 1030              		.cfi_restore 7
 1031              		.cfi_def_cfa_offset 0
 1032 00e6 7047     		bx	lr
 1033              	.L40:
 1034              		.align	2
 1035              	.L39:
 1036 00e8 00000000 		.word	spi_buffers
 1037              		.cfi_endproc
 1038              	.LFE131:
 1040              		.section	.text.get_Queue_Status,"ax",%progbits
 1041              		.align	1
 1042              		.syntax unified
 1043              		.thumb
 1044              		.thumb_func
 1046              	get_Queue_Status:
 1047              	.LFB132:
 359:../source/SPI.c **** 
 360:../source/SPI.c **** 
 361:../source/SPI.c **** /**
 362:../source/SPI.c ****  * @brief Gets the status of the queue
 363:../source/SPI.c ****  * @return Returns the number of pending events in the queue
 364:../source/SPI.c ****  */
 365:../source/SPI.c **** static uint8_t get_Queue_Status(uint8_t id)
 366:../source/SPI.c **** {
 1048              		.loc 1 366 1
 1049              		.cfi_startproc
 1050              		@ args = 0, pretend = 0, frame = 8
 1051              		@ frame_needed = 1, uses_anonymous_args = 0
 1052              		@ link register save eliminated.
 1053 0000 80B4     		push	{r7}
 1054              		.cfi_def_cfa_offset 4
 1055              		.cfi_offset 7, -4
 1056 0002 83B0     		sub	sp, sp, #12
 1057              		.cfi_def_cfa_offset 16
 1058 0004 00AF     		add	r7, sp, #0
 1059              		.cfi_def_cfa_register 7
 1060 0006 0346     		mov	r3, r0
 1061 0008 FB71     		strb	r3, [r7, #7]
 367:../source/SPI.c **** 	return spi_buffers[id].num_Of_Words;
 1062              		.loc 1 367 24
 1063 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1064 000c 064A     		ldr	r2, .L43
 1065 000e 3421     		movs	r1, #52
 1066 0010 01FB03F3 		mul	r3, r1, r3
 1067 0014 1344     		add	r3, r3, r2
 1068 0016 3033     		adds	r3, r3, #48
 1069 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 368:../source/SPI.c **** }
 1070              		.loc 1 368 1
 1071 001a 1846     		mov	r0, r3
 1072 001c 0C37     		adds	r7, r7, #12
 1073              		.cfi_def_cfa_offset 4
 1074 001e BD46     		mov	sp, r7
 1075              		.cfi_def_cfa_register 13
 1076              		@ sp needed
 1077 0020 5DF8047B 		ldr	r7, [sp], #4
 1078              		.cfi_restore 7
 1079              		.cfi_def_cfa_offset 0
 1080 0024 7047     		bx	lr
 1081              	.L44:
 1082 0026 00BF     		.align	2
 1083              	.L43:
 1084 0028 00000000 		.word	spi_buffers
 1085              		.cfi_endproc
 1086              	.LFE132:
 1088              		.text
 1089              	.Letext0:
 1090              		.file 3 "/Applications/MCUXpressoIDE_11.8.0_1165/ide/plugins/com.nxp.mcuxpresso.tools.macosx_11.8.
 1091              		.file 4 "/Users/agus/Micros/Github/Micros-Grupo-5/TPS/TP2 beta/UART1/CMSIS/MK64F12.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 SPI.c
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:21     .text.NVIC_EnableIRQ:0000000000000000 $t
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:26     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:71     .text.NVIC_EnableIRQ:0000000000000030 $d
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:80     .bss.spi_buffers:0000000000000000 spi_buffers
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:77     .bss.spi_buffers:0000000000000000 $d
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:83     .text.SPI_Init:0000000000000000 $t
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:89     .text.SPI_Init:0000000000000000 SPI_Init
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:667    .text.queue_Init:0000000000000000 queue_Init
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:289    .text.SPI_Init:0000000000000120 $d
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:298    .text.SPI_Get_Status:0000000000000000 $t
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:304    .text.SPI_Get_Status:0000000000000000 SPI_Get_Status
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:1046   .text.get_Queue_Status:0000000000000000 get_Queue_Status
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:327    .text.SPI_Get_Data:0000000000000000 $t
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:333    .text.SPI_Get_Data:0000000000000000 SPI_Get_Data
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:890    .text.pull_Queue_Element:0000000000000000 pull_Queue_Element
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:366    .text.SPI_SendByte:0000000000000000 $t
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:372    .text.SPI_SendByte:0000000000000000 SPI_SendByte
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:750    .text.push_Queue_Element:0000000000000000 push_Queue_Element
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:409    .text.SPI_SendMsg:0000000000000000 $t
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:415    .text.SPI_SendMsg:0000000000000000 SPI_SendMsg
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:498    .text.SPI_SendMsg:0000000000000060 $d
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:503    .text.SPI0_IRQHandler:0000000000000000 $t
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:509    .text.SPI0_IRQHandler:0000000000000000 SPI0_IRQHandler
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:657    .text.SPI0_IRQHandler:00000000000000c8 $d
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:662    .text.queue_Init:0000000000000000 $t
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:740    .text.queue_Init:0000000000000064 $d
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:745    .text.push_Queue_Element:0000000000000000 $t
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:880    .text.push_Queue_Element:00000000000000c8 $d
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:885    .text.pull_Queue_Element:0000000000000000 $t
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:1036   .text.pull_Queue_Element:00000000000000e8 $d
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:1041   .text.get_Queue_Status:0000000000000000 $t
/var/folders/mt/f0brj4z96r5_s3gdkbpppz8m0000gn/T//ccfbIiYZ.s:1084   .text.get_Queue_Status:0000000000000028 $d
                           .group:0000000000000000 wm4.0.23798b1d0196e1dacad68e887eef18fd
                           .group:0000000000000000 wm4.redlib_version.h.24.4f43d7bc124a54bfe120050dd03d6b37
                           .group:0000000000000000 wm4.libconfigarm.h.19.34723c94cbd19598192aa6b1e87fca41
                           .group:0000000000000000 wm4.stdint.h.31.58198de4ea930fb897655479091e17c7
                           .group:0000000000000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:0000000000000000 wm4.fsl_device_registers.h.32.f10b25a7fd7ad45b9a40904c33f28816
                           .group:0000000000000000 wm4.MK64F12.h.105.e884e5c80776532d2ec0f5c21e2ea7cb
                           .group:0000000000000000 wm4.core_cm4.h.42.42f38327ee0970d80f60117e6a3ba2b0
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:0000000000000000 wm4.core_cm4.h.223.7b48c9958ef5573320c4765074c8b0ce
                           .group:0000000000000000 wm4.system_MK64F12.h.109.c6d21568e03be21b21c922eb7345d6e3
                           .group:0000000000000000 wm4.MK64F12.h.475.0d927260271b4d8005bb15983309abd6
                           .group:0000000000000000 wm4.MK64F12_features.h.92.512cea46d882153168efeec0bc3a9da7
                           .group:0000000000000000 wm4.hardware.h.27.0531344360c1b4ef1fba1263e2a4c488

NO UNDEFINED SYMBOLS
