

================================================================
== Vitis HLS Report for 'clefia_enc_Pipeline_ByteXor_label27'
================================================================
* Date:           Tue Dec 13 15:06:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        enc_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |        8|        8|         2|          2|          1|     4|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     55|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     87|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln124_fu_92_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln123_fu_86_p2  |      icmp|   0|  0|   9|           3|           4|
    |ct_d0                |       xor|   0|  0|   8|           8|           8|
    |xor_ln121_fu_119_p2  |       xor|   0|  0|   4|           3|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          17|          17|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  14|          3|    1|          3|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv_i_load  |   9|          2|    3|          6|
    |ct_address0                         |  14|          3|    4|         12|
    |indvars_iv_i_fu_48                  |   9|          2|    3|          6|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  55|         12|   12|         29|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  2|   0|    2|          0|
    |ap_done_reg         |  1|   0|    1|          0|
    |ct_addr_reg_161     |  4|   0|    4|          0|
    |indvars_iv_i_fu_48  |  3|   0|    3|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 10|   0|   10|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  clefia_enc_Pipeline_ByteXor_label27|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  clefia_enc_Pipeline_ByteXor_label27|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  clefia_enc_Pipeline_ByteXor_label27|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  clefia_enc_Pipeline_ByteXor_label27|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  clefia_enc_Pipeline_ByteXor_label27|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  clefia_enc_Pipeline_ByteXor_label27|  return value|
|ct_address0  |  out|    4|   ap_memory|                                   ct|         array|
|ct_ce0       |  out|    1|   ap_memory|                                   ct|         array|
|ct_we0       |  out|    1|   ap_memory|                                   ct|         array|
|ct_d0        |  out|    8|   ap_memory|                                   ct|         array|
|ct_q0        |   in|    8|   ap_memory|                                   ct|         array|
|rk_address0  |  out|    8|   ap_memory|                                   rk|         array|
|rk_ce0       |  out|    1|   ap_memory|                                   rk|         array|
|rk_q0        |   in|    8|   ap_memory|                                   rk|         array|
+-------------+-----+-----+------------+-------------------------------------+--------------+

