--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml motherboard.twx motherboard.ncd -o
motherboard.twr motherboard.pcf

Design file:              motherboard.ncd
Physical constraint file: motherboard.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-07-09, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
757 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X47Y11.C5  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X63Y19.A5  !
 ! _offset[19]_GND_8_o_LessThan_6_o  SLICE_X68Y29.C    SLICE_X68Y30.B2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X68Y18.A3  !
 ! _offset[19]_GND_8_o_LessThan_6_o  SLICE_X68Y29.C    SLICE_X71Y29.D5  !
 ! s1/i8088/Madd_n0078_Madd_lut<3>   LICE_X58Y25.DMUX  SLICE_X71Y29.D4  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X71Y29.D6  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X71Y32.B1  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X71Y32.A1  !
 ! s1/i8088/cpu_adr_o<0>             SLICE_X56Y29.B    SLICE_X58Y25.AX  !
 ! s1/i8088/cpu_adr_o<1>             SLICE_X59Y29.A    SLICE_X58Y25.BX  !
 ! s1/i8088/cpu_adr_o<1>             SLICE_X59Y29.A    SLICE_X58Y25.B2  !
 ! s1/i8088/core/ir<24>              SLICE_X54Y21.B    SLICE_X46Y12.D3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X69Y17.D3  !
 ! _offset[19]_GND_8_o_LessThan_6_o  SLICE_X68Y29.C    SLICE_X71Y30.B3  !
 ! s1/i8088/Madd_n0078_Madd_lut<3>   LICE_X58Y25.DMUX  SLICE_X71Y30.B1  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X71Y30.B6  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X71Y32.D6  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X71Y32.C6  !
 ! s1/i8088/Madd_n0078_Madd_lut<2>   LICE_X58Y25.CMUX  SLICE_X71Y32.CX  !
 ! s1/i8088/cpu_dat_i<6>             SLICE_X71Y29.D    SLICE_X76Y26.D4  !
 ! _offset[19]_GND_8_o_LessThan_6_o  SLICE_X68Y29.C    SLICE_X68Y29.B3  !
 ! s1/i8088/Madd_n0078_Madd_lut<3>   LICE_X58Y25.DMUX  SLICE_X68Y29.B2  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X68Y29.B4  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X66Y33.B2  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X66Y33.A1  !
 ! s1/i8088/Madd_n0078_Madd_lut<2>   LICE_X58Y25.CMUX  SLICE_X66Y33.AX  !
 ! _offset[19]_GND_8_o_LessThan_6_o  SLICE_X68Y29.C    SLICE_X71Y29.B3  !
 ! s1/i8088/Madd_n0078_Madd_lut<3>   LICE_X58Y25.DMUX  SLICE_X71Y29.B2  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X71Y29.B1  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X69Y34.D6  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X69Y34.C6  !
 ! s1/i8088/Madd_n0078_Madd_lut<2>   LICE_X58Y25.CMUX  SLICE_X69Y34.CX  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X84Y25.C6  !
 ! _offset[19]_GND_8_o_LessThan_6_o  SLICE_X68Y29.C    SLICE_X68Y29.D5  !
 ! s1/i8088/Madd_n0078_Madd_lut<3>   LICE_X58Y25.DMUX  SLICE_X68Y29.D4  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X68Y29.D2  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X68Y32.B2  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X68Y32.A2  !
 ! s1/i8088/Madd_n0078_Madd_lut<2>   LICE_X58Y25.CMUX  SLICE_X68Y32.AX  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X85Y25.D6  !
 ! _offset[19]_GND_8_o_LessThan_6_o  SLICE_X68Y29.C    SLICE_X68Y30.D1  !
 ! s1/i8088/Madd_n0078_Madd_lut<3>   LICE_X58Y25.DMUX  SLICE_X68Y30.D5  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X68Y30.D2  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X66Y33.D6  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X66Y33.C6  !
 ! s1/i8088/Madd_n0078_Madd_lut<2>   LICE_X58Y25.CMUX  SLICE_X66Y33.CX  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X78Y20.D6  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X78Y20.C6  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X77Y23.B3  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X77Y23.B2  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X81Y22.B3  !
 ! eco/op[7]_GND_15_o_equal_145_o11  SLICE_X79Y20.C    SLICE_X79Y20.D5  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X82Y25.C1  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X76Y22.B4  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X84Y20.C6  !
 ! eco/op[7]_GND_15_o_equal_145_o11  SLICE_X79Y20.C    SLICE_X78Y23.A3  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X78Y23.A1  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X78Y23.B1  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X74Y22.B1  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X88Y25.A3  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X88Y25.A1  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X85Y25.C6  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X85Y25.C2  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X77Y22.A1  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X74Y25.A1  !
 ! decode/opcode_deco/seq_addr<2>81  SLICE_X86Y22.C    SLICE_X84Y23.D3  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X84Y23.D5  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X85Y25.A4  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X71Y22.D6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X71Y22.D4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X72Y23.A1  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X72Y23.A2  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X80Y23.D4  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X80Y23.D3  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X80Y23.D2  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X81Y25.A1  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X81Y25.A6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X81Y25.A4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X79Y22.C6  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X79Y22.C4  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X79Y22.C5  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X80Y22.C5  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X86Y23.B3  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X86Y23.B6  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X79Y23.A2  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X79Y23.A1  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X83Y26.A1  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X83Y26.A4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X85Y23.A3  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X85Y23.A2  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X85Y23.B3  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X85Y23.B2  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X84Y23.C5  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X88Y21.B1  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X89Y22.B5  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X86Y22.A5  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X84Y24.B1  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X83Y19.D4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X86Y21.C6  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X82Y19.D4  !
 ! eco/op[7]_GND_15_o_equal_145_o11  SLICE_X79Y20.C    SLICE_X82Y19.D5  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X84Y25.B3  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X84Y25.B4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X74Y22.A2  !
 ! eco/op[7]_GND_15_o_equal_145_o11  SLICE_X79Y20.C    SLICE_X85Y22.D4  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X85Y22.D6  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X89Y22.C6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X89Y22.C3  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X87Y23.B6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X87Y23.B3  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X85Y23.D4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X85Y21.D2  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X84Y21.A5  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X83Y25.C1  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X83Y19.C3  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X85Y24.D6  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X85Y25.B4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X87Y23.C5  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X83Y20.D5  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X83Y20.D6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X83Y21.B6  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X69Y22.B6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X87Y22.B5  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X87Y22.B2  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X83Y19.B1  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X80Y25.A4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X82Y25.A4  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X83Y24.C5  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X83Y24.C1  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X81Y22.D1  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X81Y20.A2  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X81Y20.A4  !
 ! _deco/op[7]_GND_15_o_equal_149_o  SLICE_X80Y21.C    SLICE_X85Y21.A3  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X87Y21.B5  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X87Y21.A1  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X87Y21.A2  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X79Y25.A1  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X79Y25.A2  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X77Y23.C4  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X77Y23.C6  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X79Y23.D4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X75Y22.C4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X86Y22.D4  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X78Y23.C3  !
 ! eco/op[7]_GND_15_o_equal_145_o11  SLICE_X79Y20.C    SLICE_X82Y24.B1  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X82Y24.A6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X87Y21.C3  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X75Y25.B6  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X75Y25.B1  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X81Y21.B1  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X81Y21.B2  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X76Y21.C4  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X78Y20.B1  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X83Y21.D3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X68Y17.D6  !
 ! eco/op[7]_GND_15_o_equal_145_o11  SLICE_X79Y20.C    SLICE_X69Y21.D5  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X69Y21.D6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X74Y22.C4  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X74Y22.C6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X78Y22.C6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X82Y23.B4  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X82Y23.B1  !
 ! deco/op[7]_GND_15_o_equal_149_o1  SLICE_X80Y24.A    SLICE_X80Y24.B6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X83Y25.B6  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X83Y25.B1  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X86Y24.A4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X86Y24.A3  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X86Y22.B5  !
 ! deco/op[7]_GND_15_o_equal_149_o1  SLICE_X80Y24.A    SLICE_X73Y22.C4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X75Y21.C6  !
 ! s1/i8088/core/decode/n0089<0>     SLICE_X79Y20.A    SLICE_X72Y18.A2  !
 ! s1/i8088/core/decode/n0089<1>     SLICE_X80Y20.C    SLICE_X72Y18.B4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X68Y17.D3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X68Y17.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X68Y17.C3  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X81Y24.A2  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X81Y24.A3  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X85Y24.B1  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X85Y24.B2  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X85Y24.B3  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X83Y23.A1  !
 ! eco/op[7]_GND_15_o_equal_145_o11  SLICE_X79Y20.C    SLICE_X83Y23.B3  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X83Y25.A6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X80Y24.C6  !
 ! _deco/op[7]_GND_15_o_equal_149_o  SLICE_X80Y21.C    SLICE_X79Y22.D2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X68Y17.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X68Y17.B5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X68Y17.A1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X68Y17.A5  !
 ! /core/decode/Madd_seq_addr_cy<3>  LICE_X72Y18.COUT  SLICE_X72Y19.CIN !
 ! s1/i8088/core/decode/n0089<4>     SLICE_X80Y21.A    SLICE_X72Y19.A3  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X86Y21.A6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X86Y21.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X69Y17.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X69Y17.C3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X70Y17.B2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X70Y17.B4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X70Y17.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X70Y17.A4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X55Y14.B3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X57Y13.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X55Y13.A3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X59Y15.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X59Y15.C6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X57Y14.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X56Y14.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X55Y14.B5  !
 ! s1/i8088/cpu_dat_i<1>             SLICE_X68Y30.B    SLICE_X69Y25.D6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X77Y23.A2  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X77Y23.A5  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X77Y22.D2  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X77Y22.B1  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X77Y22.B4  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X62Y21.C3  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X73Y22.D6  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X66Y21.B5  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X62Y21.D3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y14.B1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X63Y14.B4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y14.B2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X62Y16.A3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y12.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y12.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y13.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y13.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y12.C6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y12.C2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X62Y12.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X62Y12.A4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X54Y16.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X56Y16.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X56Y16.D4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X56Y16.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X56Y16.C4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X56Y16.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X56Y16.B2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X56Y16.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X56Y16.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X54Y16.C5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X55Y17.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X55Y17.B2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X55Y17.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X55Y17.A2  !
 ! s1/i8088/cpu_dat_i<0>             SLICE_X62Y35.D    SLICE_X70Y25.D4  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X71Y22.C4  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X59Y21.A3  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X63Y21.D2  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X63Y21.D3  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X63Y21.D6  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X63Y21.A2  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X63Y21.B5  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X69Y22.A4  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X67Y21.A5  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X62Y21.B5  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X58Y14.B3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X59Y14.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X59Y14.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X59Y14.C6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X59Y14.C2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X59Y14.B1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X59Y14.B4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X59Y14.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X59Y14.A4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X61Y11.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X61Y11.D3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X61Y11.C6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X61Y11.C3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X61Y11.B1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X61Y11.B5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X61Y11.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X61Y11.A5  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X53Y21.C5  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X70Y22.C5  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X66Y22.B4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X54Y18.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X54Y17.D4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X54Y17.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X54Y17.C4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X54Y17.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X54Y17.B2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X54Y17.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X54Y17.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X54Y17.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X57Y18.D3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X57Y18.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X57Y18.C3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X57Y18.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X57Y18.B5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X57Y18.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X57Y18.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X57Y18.A6  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X52Y20.C5  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X62Y22.A4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X62Y16.B3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X58Y16.D2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X58Y16.D6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X58Y16.C2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X58Y16.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X58Y16.B4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X58Y16.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X58Y16.A4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X58Y16.A1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X60Y15.D5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X60Y15.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X60Y15.C5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X60Y15.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X60Y15.B3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X60Y15.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X60Y15.A3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X60Y15.A6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X53Y15.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X55Y15.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X55Y15.C2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X55Y15.A4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X55Y15.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X55Y15.D2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X55Y15.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X54Y15.A4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X54Y15.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X54Y13.B2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X54Y13.B4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X54Y13.B3  !
 ! s1/i8088/core/ir<24>              SLICE_X54Y21.B    SLICE_X49Y21.B2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X72Y11.A5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X75Y11.D4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X75Y11.D6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X75Y11.C4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X75Y11.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X75Y11.B2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X75Y11.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X75Y11.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X75Y11.A1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X73Y11.D5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X73Y11.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X73Y11.C5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X73Y11.C4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X73Y11.B3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X73Y11.B2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X73Y11.A3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X73Y11.A2  !
 ! s1/i8088/core/rom_ir<24>          SLICE_X68Y18.A    SLICE_X63Y19.B2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X69Y17.A5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X68Y16.D4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X68Y16.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X68Y16.C4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X68Y16.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X68Y16.B2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X68Y16.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X68Y16.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X68Y16.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X71Y16.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X71Y16.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X71Y16.C4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X71Y16.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X71Y16.B1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X71Y16.B2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X71Y16.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X71Y16.A2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X62Y18.A4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X62Y17.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X62Y17.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X62Y17.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X62Y17.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X62Y17.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X62Y17.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X62Y17.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X62Y17.A1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y18.D4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y18.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y18.C4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y18.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y18.B2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y18.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y18.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y18.A6  !
 ! s1/i8088/core/rom_ir<25>          SLICE_X63Y19.A    SLICE_X63Y19.B5  !
 ! s1/i8088/core/rom_ir<25>          SLICE_X63Y19.A    SLICE_X64Y19.C3  !
 ! s1/i8088/core/rom_ir<24>          SLICE_X68Y18.A    SLICE_X69Y17.B2  !
 ! s1/i8088/core/rom_ir<25>          SLICE_X63Y19.A    SLICE_X49Y20.C3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X67Y18.C5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X66Y18.D4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X66Y18.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X66Y18.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X66Y18.C4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X66Y18.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X66Y18.B2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X66Y18.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X66Y18.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X69Y18.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X69Y18.D6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X69Y18.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X69Y18.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X69Y18.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X69Y18.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X69Y18.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X69Y18.A1  !
 ! s1/i8088/core/rom_ir<25>          SLICE_X63Y19.A    SLICE_X65Y19.A1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X71Y17.C3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X81Y16.D3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X81Y16.D5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X81Y16.C5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X81Y16.C3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X81Y16.B5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X81Y16.B3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X81Y16.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X81Y16.A3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X74Y17.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X74Y17.D5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X74Y17.C5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X74Y17.C2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X74Y17.B3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X74Y17.B4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X74Y17.A3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X74Y17.A4  !
 ! s1/i8088/core/rom_ir<25>          SLICE_X63Y19.A    SLICE_X67Y19.C6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X61Y16.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X61Y15.D5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X61Y15.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X60Y16.A3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X60Y16.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X61Y16.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X61Y16.A6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X60Y16.C6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X60Y18.C2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X61Y17.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X61Y17.D6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X61Y17.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X61Y17.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X61Y17.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X61Y17.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X61Y17.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X61Y17.A1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y17.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y17.D6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y17.C1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y17.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y17.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y17.A1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X66Y15.B3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X67Y15.B3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X67Y15.A6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X67Y15.A2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X69Y14.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X70Y14.D5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X70Y14.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X70Y14.A3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X70Y14.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X69Y14.C6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X69Y14.C4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X69Y14.B5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X67Y14.B3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X66Y14.B5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X66Y14.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X66Y14.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X67Y14.A5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X66Y15.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X67Y15.C4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X67Y14.C3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X59Y22.B5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X59Y22.A3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X59Y22.B1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X54Y20.A1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X56Y20.D4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X56Y20.D5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X56Y20.C4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X56Y20.C5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X56Y20.B2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X56Y20.B3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X56Y20.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X56Y20.A3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X57Y20.D4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X57Y20.D5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X57Y20.C4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X57Y20.C5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X57Y20.B2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X57Y20.B3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X57Y20.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X57Y20.A3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X52Y18.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X55Y18.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X55Y18.D6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X55Y18.C6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X55Y18.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X55Y18.B1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X55Y18.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X55Y18.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X55Y18.A6  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X45Y15.B6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X62Y15.C3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X64Y15.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X64Y15.D3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X64Y15.C4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X64Y15.C3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X64Y15.B5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X64Y15.B2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X64Y15.A5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X64Y15.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y15.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y15.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y15.C6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y15.C4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y15.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y15.A2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X59Y16.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X57Y16.D4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X57Y16.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X57Y16.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X57Y16.C3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X57Y16.B2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X57Y16.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X57Y16.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X57Y16.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y16.D2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y16.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y16.C2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y16.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y16.B4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y16.B6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X63Y16.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X63Y16.A4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X51Y11.C5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X52Y11.D2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X53Y11.B2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X52Y11.C4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X54Y11.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X54Y11.B5  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X55Y11.A2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X54Y11.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X53Y10.B3  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X53Y10.B2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X52Y11.A4  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X52Y11.A2  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X77Y23.D2  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X77Y23.D3  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X75Y22.B1  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X74Y20.D2  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X74Y20.D6  !
 ! s1/i8088/core/opcode<6>           SLICE_X71Y29.C    SLICE_X71Y23.A1  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X45Y15.A3  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X44Y14.B3  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X50Y12.A    SLICE_X44Y14.A3  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X47Y13.B4  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X47Y13.A4  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X50Y12.A    SLICE_X44Y14.D5  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X44Y14.C5  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X50Y12.A    SLICE_X50Y12.B6  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X44Y13.D1  !
 ! s1/i8088/core/ir<24>              SLICE_X54Y21.B    SLICE_X46Y12.C3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X34Y28.C2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X35Y29.D1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X35Y29.D6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X30Y29.D2  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X30Y29.D6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X31Y26.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X31Y26.D3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X30Y25.D6  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X30Y25.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X30Y25.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X30Y25.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X31Y25.A1  !
 ! s1/i8088/core/seq_addr<2>         LICE_X72Y18.CMUX  SLICE_X31Y25.A2  !
 ! s1/i8088/core/ir<24>              SLICE_X54Y21.B    SLICE_X39Y15.D3  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X38Y15.B1  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X39Y15.A1  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X38Y15.A1  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X38Y16.A3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X37Y9.B2   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X42Y14.B4  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X42Y14.A4  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X50Y12.A    SLICE_X50Y9.D6   !
 ! s1/i8088/core/rom_ir<33>          SLICE_X50Y12.A    SLICE_X50Y9.C4   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X50Y9.A1   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X43Y12.C1  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X36Y16.C5  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X36Y16.D5  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X37Y15.A3  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X37Y16.B3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X40Y10.C5  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X50Y12.A    SLICE_X46Y9.A5   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X46Y9.A4   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X40Y15.C1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X41Y9.D2   !
 ! s1/i8088/core/rom_ir<33>          SLICE_X50Y12.A    SLICE_X45Y14.B3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X45Y14.B6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X37Y8.D6   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X41Y14.B4  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X41Y14.A4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X41Y11.A4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X48Y7.A4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X48Y6.B4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X49Y8.B5   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X51Y13.D2  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X51Y14.A3  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X49Y9.B3   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X49Y9.B4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X48Y5.B6   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X49Y7.A1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X49Y8.C3   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X48Y8.B5   !
 ! s1/i8088/core/rom_ir<33>          SLICE_X50Y12.A    SLICE_X49Y10.B1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X48Y8.A5   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X48Y4.B1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X49Y6.C2   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X47Y2.C6   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X48Y6.A3   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X46Y7.A6   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X47Y7.C4   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X40Y17.C5  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X40Y17.D5  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X50Y12.A    SLICE_X46Y17.B4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X47Y6.C1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X48Y6.D2   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X46Y3.A1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X46Y3.B3   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X47Y7.A4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X46Y7.C2   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X37Y17.A3  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X39Y17.C4  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X37Y17.B3  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X41Y17.D5  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X38Y17.A1  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X38Y18.A1  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X38Y17.B1  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X40Y16.D1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X43Y4.A2   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X40Y3.C3   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X44Y10.C3  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X50Y12.A    SLICE_X46Y23.C3  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X45Y10.C3  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X87Y22.C4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X89Y22.A5  !
 ! /decode/opcode_deco/seq_addr<4>1  SLICE_X87Y22.A    SLICE_X87Y22.D1  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X81Y20.C1  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X81Y20.C4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X82Y21.D2  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X84Y22.B5  !
 ! s1/i8088/core/opcode<1>           SLICE_X68Y30.A    SLICE_X82Y19.C6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X82Y19.C4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X83Y25.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X71Y18.D5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X71Y18.C5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X71Y18.B3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X71Y18.A3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X70Y18.D5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X70Y18.C5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X70Y18.B3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X72Y19.AMUX  SLICE_X70Y18.A3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X42Y5.C4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X46Y8.B4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X46Y8.A4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X44Y9.A1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X44Y7.D1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X44Y7.C1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X42Y8.B5   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X44Y7.B6   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X42Y9.C3   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X45Y3.D4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X42Y5.B2   !
 ! s1/i8088/cpu_adr_o<0>             SLICE_X56Y29.B    SLICE_X58Y25.A3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X45Y6.B1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X43Y5.B2   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X45Y7.C2   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X42Y8.A5   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X47Y2.A1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X44Y8.B4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X46Y9.C2   !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X68Y30.B4  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X67Y33.B1  !
 ! s1/i8088/Madd_n0078_Madd_cy<0>    LICE_X58Y25.AMUX  SLICE_X67Y33.A1  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X87Y22.A4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X86Y23.A2  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X82Y25.B4  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X80Y23.B6  !
 ! s1/i8088/core/opcode<0>           SLICE_X62Y35.C    SLICE_X85Y23.C5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X50Y19.B5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X49Y22.A6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X48Y7.B4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X48Y7.CX   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X44Y10.D4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X44Y9.D2   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X46Y10.B5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X50Y21.A3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X43Y8.C3   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X43Y8.D3   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X51Y20.A3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X52Y22.A3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X56Y22.A2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X67Y19.A2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X74Y15.A2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X73Y16.A3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X74Y15.D4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X74Y15.C4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X72Y20.AMUX  SLICE_X72Y16.A1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X44Y9.B4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X43Y4.D4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X43Y4.C4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X42Y6.B1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X47Y10.B4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X42Y3.B1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X43Y9.D3   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X47Y2.D6   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X49Y21.D3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X40Y8.B4   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X41Y3.D6   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X45Y11.A5  !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X50Y26.D1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X45Y13.A2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X45Y2.A2   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X44Y5.C1   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X49Y26.D3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X42Y8.C3   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X48Y22.B5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X46Y13.D5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X40Y7.C1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X41Y6.B1   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X41Y6.D6   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X49Y27.D3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X43Y10.C4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X40Y7.B6   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X45Y25.A4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X41Y6.C1   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X46Y27.A4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X36Y6.A2   !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X43Y19.A    SLICE_X44Y5.B6   !
 ! s1/i8088/core/ir<33>              SLICE_X44Y15.B    SLICE_X47Y24.C3  !
 ! io_ch_ck                          SLICE_X43Y55.A    SLICE_X43Y55.A3  !
 ! a<1>                              SLICE_X44Y46.B    SLICE_X42Y51.D1  !
 ! xa<0>                             SLICE_X46Y54.B    SLICE_X53Y47.B6  !
 ! a<2>                              SLICE_X45Y50.B    SLICE_X45Y50.A5  !
 ! a<3>                              SLICE_X45Y47.B    SLICE_X45Y47.A5  !
 ! xiow_n                            SLICE_X46Y56.D    SLICE_X45Y52.B1  !
 ! xd<7>                             SLICE_X47Y54.C    SLICE_X62Y35.A1  !
 ! d<7>                              SLICE_X62Y35.A    SLICE_X56Y38.A6  !
 ! d<7>                              SLICE_X62Y35.A    SLICE_X55Y75.A5  !
 ! d<4>                              SLICE_X43Y53.A    SLICE_X43Y53.B6  !
 ! s1/adp<4>                         SLICE_X53Y39.A    SLICE_X44Y53.D3  !
 ! d<4>                              SLICE_X43Y53.A    SLICE_X52Y89.D2  !
 ! d<5>                              SLICE_X45Y52.C    SLICE_X45Y52.D5  !
 ! s1/adp<5>                         SLICE_X53Y39.C    SLICE_X44Y50.A3  !
 ! d<5>                              SLICE_X45Y52.C    SLICE_X51Y81.C6  !
 ! d<6>                              SLICE_X46Y53.A    SLICE_X46Y53.B6  !
 ! s1/adp<6>                         SLICE_X57Y38.A    SLICE_X42Y50.A4  !
 ! d<6>                              SLICE_X46Y53.A    SLICE_X50Y82.A1  !
 ! d<0>                              SLICE_X40Y54.A    SLICE_X40Y54.B4  !
 ! s1/adp<0>                         SLICE_X53Y38.A    SLICE_X41Y50.D1  !
 ! d<0>                              SLICE_X40Y54.A    SLICE_X52Y91.D5  !
 ! d<1>                              SLICE_X42Y55.A    SLICE_X42Y55.B1  !
 ! s1/adp<1>                         SLICE_X53Y38.C    SLICE_X41Y51.A6  !
 ! d<1>                              SLICE_X42Y55.A    SLICE_X52Y91.A2  !
 ! d<2>                              SLICE_X49Y49.A    SLICE_X44Y56.D6  !
 ! s1/adp<2>                         SLICE_X55Y38.A    SLICE_X49Y49.B5  !
 ! d<2>                              SLICE_X49Y49.A    SLICE_X51Y105.C1 !
 ! d<3>                              SLICE_X41Y55.C    SLICE_X41Y55.D5  !
 ! s1/adp<3>                         SLICE_X55Y38.C    SLICE_X40Y48.A3  !
 ! d<3>                              SLICE_X41Y55.C    SLICE_X54Y90.A3  !
 ! s6/mdp                            SLICE_X47Y101.C   SLICE_X44Y83.A3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X79Y58.B3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.102ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.067ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y61.AQ      Tcklo                 0.698   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X76Y61.A4      net (fanout=1)        0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X76Y61.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X78Y58.A1      net (fanout=3)        1.057   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X78Y58.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X79Y58.B3      net (fanout=1)        0.572   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X79Y58.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (0.913ns logic, 2.154ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X76Y61.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.794ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.759ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y61.AQ      Tcklo                 0.698   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X76Y61.A4      net (fanout=1)        0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X76Y61.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X76Y61.DX      net (fanout=3)        0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X76Y61.CLK     Tdick                -0.005   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.759ns (0.787ns logic, 0.972ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X77Y61.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.666ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y61.AQ      Tcklo                 0.698   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X76Y61.A4      net (fanout=1)        0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X76Y61.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X77Y61.AX      net (fanout=3)        0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X77Y61.CLK     Tdick                -0.008   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.631ns (0.784ns logic, 0.847ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X77Y61.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.244ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y61.AQ      Tcklo                 0.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X76Y61.A4      net (fanout=1)        0.483   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X76Y61.A       Tilo                  0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X77Y61.AX      net (fanout=3)        0.296   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X77Y61.CLK     Tckdi       (-Th)     0.229   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.500ns logic, 0.779ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X76Y61.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.358ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y61.AQ      Tcklo                 0.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X76Y61.A4      net (fanout=1)        0.483   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X76Y61.A       Tilo                  0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X76Y61.DX      net (fanout=3)        0.411   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X76Y61.CLK     Tckdi       (-Th)     0.230   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.499ns logic, 0.894ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X79Y58.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.566ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.601ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y61.AQ      Tcklo                 0.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X76Y61.A4      net (fanout=1)        0.483   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X76Y61.A       Tilo                  0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X78Y58.A1      net (fanout=3)        0.972   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X78Y58.A       Tilo                  0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X79Y58.B3      net (fanout=1)        0.526   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X79Y58.CLK     Tah         (-Th)     0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (0.620ns logic, 1.981ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X75Y61.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.155ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.155ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y56.AQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X79Y55.C2      net (fanout=3)        0.916   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X79Y55.C       Tilo                  0.094   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X74Y62.B5      net (fanout=9)        1.112   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X74Y62.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X75Y61.CLK     net (fanout=5)        0.489   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.155ns (0.638ns logic, 2.517ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.059ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.059ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y57.BQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X74Y57.C2      net (fanout=4)        1.062   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X74Y57.C       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X74Y62.B4      net (fanout=10)       0.870   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X74Y62.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X75Y61.CLK     net (fanout=5)        0.489   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (0.638ns logic, 2.421ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.039ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.039ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y56.BQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X73Y62.C1      net (fanout=10)       1.319   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X73Y62.C       Tilo                  0.094   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X74Y62.B3      net (fanout=1)        0.593   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X74Y62.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X75Y61.CLK     net (fanout=5)        0.489   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (0.638ns logic, 2.401ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3172 paths analyzed, 508 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.828ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X78Y56.C3), 118 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.793ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADOL7  Trcko_DOWA            2.180   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X92Y42.B1      net (fanout=1)        1.242   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<33>
    SLICE_X92Y42.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
    SLICE_X92Y27.D6      net (fanout=1)        1.308   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
    SLICE_X92Y27.CMUX    Topdc                 0.374   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_14
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7
    SLICE_X78Y56.B4      net (fanout=1)        2.021   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7
    SLICE_X78Y56.B       Tilo                  0.094   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X78Y56.C3      net (fanout=1)        0.451   icon_control0<3>
    SLICE_X78Y56.CLK     Tas                   0.029   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.793ns (2.771ns logic, 5.022ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.499ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOPADOPU0Trcko_DOPAW           2.180   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X92Y42.B2      net (fanout=1)        0.948   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<35>
    SLICE_X92Y42.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
    SLICE_X92Y27.D6      net (fanout=1)        1.308   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
    SLICE_X92Y27.CMUX    Topdc                 0.374   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_14
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7
    SLICE_X78Y56.B4      net (fanout=1)        2.021   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7
    SLICE_X78Y56.B       Tilo                  0.094   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X78Y56.C3      net (fanout=1)        0.451   icon_control0<3>
    SLICE_X78Y56.CLK     Tas                   0.029   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.499ns (2.771ns logic, 4.728ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.470ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADOU7  Trcko_DOWA            2.180   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X92Y42.B3      net (fanout=1)        0.919   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<34>
    SLICE_X92Y42.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
    SLICE_X92Y27.D6      net (fanout=1)        1.308   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_125
    SLICE_X92Y27.CMUX    Topdc                 0.374   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_14
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7
    SLICE_X78Y56.B4      net (fanout=1)        2.021   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6_f7
    SLICE_X78Y56.B       Tilo                  0.094   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X78Y56.C3      net (fanout=1)        0.451   icon_control0<3>
    SLICE_X78Y56.CLK     Tas                   0.029   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.470ns (2.771ns logic, 4.699ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE (SLICE_X94Y40.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.876ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y57.BQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X74Y57.C2      net (fanout=4)        1.062   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X74Y57.C       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X91Y42.B1      net (fanout=10)       1.858   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X91Y42.B       Tilo                  0.094   icon_control0<14>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X94Y40.D1      net (fanout=7)        1.209   icon_control0<14>
    SLICE_X94Y40.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst
    SLICE_X94Y40.SR      net (fanout=2)        0.468   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
    SLICE_X94Y40.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.876ns (1.279ns logic, 4.597ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.797ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y64.DQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X65Y64.A3      net (fanout=2)        0.592   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X65Y64.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X91Y42.B2      net (fanout=10)       2.249   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X91Y42.B       Tilo                  0.094   icon_control0<14>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X94Y40.D1      net (fanout=7)        1.209   icon_control0<14>
    SLICE_X94Y40.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst
    SLICE_X94Y40.SR      net (fanout=2)        0.468   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
    SLICE_X94Y40.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.797ns (1.279ns logic, 4.518ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.623ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y57.CQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X74Y57.C4      net (fanout=4)        0.809   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X74Y57.C       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X91Y42.B1      net (fanout=10)       1.858   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X91Y42.B       Tilo                  0.094   icon_control0<14>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X94Y40.D1      net (fanout=7)        1.209   icon_control0<14>
    SLICE_X94Y40.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst
    SLICE_X94Y40.SR      net (fanout=2)        0.468   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
    SLICE_X94Y40.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.623ns (1.279ns logic, 4.344ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE (SLICE_X94Y40.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.874ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y57.BQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X74Y57.C2      net (fanout=4)        1.062   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X74Y57.C       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X91Y42.B1      net (fanout=10)       1.858   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X91Y42.B       Tilo                  0.094   icon_control0<14>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X94Y40.D1      net (fanout=7)        1.209   icon_control0<14>
    SLICE_X94Y40.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst
    SLICE_X94Y40.SR      net (fanout=2)        0.468   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
    SLICE_X94Y40.CLK     Tsrck                 0.545   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.874ns (1.277ns logic, 4.597ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.795ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y64.DQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X65Y64.A3      net (fanout=2)        0.592   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X65Y64.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X91Y42.B2      net (fanout=10)       2.249   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X91Y42.B       Tilo                  0.094   icon_control0<14>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X94Y40.D1      net (fanout=7)        1.209   icon_control0<14>
    SLICE_X94Y40.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst
    SLICE_X94Y40.SR      net (fanout=2)        0.468   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
    SLICE_X94Y40.CLK     Tsrck                 0.545   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.795ns (1.277ns logic, 4.518ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.621ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y57.CQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X74Y57.C4      net (fanout=4)        0.809   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X74Y57.C       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X91Y42.B1      net (fanout=10)       1.858   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X91Y42.B       Tilo                  0.094   icon_control0<14>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X94Y40.D1      net (fanout=7)        1.209   icon_control0<14>
    SLICE_X94Y40.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst
    SLICE_X94Y40.SR      net (fanout=2)        0.468   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
    SLICE_X94Y40.CLK     Tsrck                 0.545   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.621ns (1.277ns logic, 4.344ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X75Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y60.BQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X75Y60.AX      net (fanout=1)        0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X75Y60.CLK     Tckdi       (-Th)     0.229   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.185ns logic, 0.148ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X59Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y65.BQ      Tcko                  0.414   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    SLICE_X59Y65.AX      net (fanout=2)        0.291   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
    SLICE_X59Y65.CLK     Tckdi       (-Th)     0.229   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.185ns logic, 0.291ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (SLICE_X84Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y49.AQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X84Y49.BX      net (fanout=2)        0.291   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X84Y49.CLK     Tckdi       (-Th)     0.242   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.191ns logic, 0.291ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Location pin: RAMB36_X3Y5.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Location pin: RAMB36_X3Y5.REGCLKARDRCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X3Y8.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.649ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X75Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y65.A6      net (fanout=3)        0.317   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X52Y65.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X75Y56.CE      net (fanout=3)        1.503   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X75Y56.CLK     Tceck                 0.229   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.614ns (0.794ns logic, 1.820ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X75Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y65.A6      net (fanout=3)        0.317   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X52Y65.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X75Y56.CE      net (fanout=3)        1.503   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X75Y56.CLK     Tceck                 0.229   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.614ns (0.794ns logic, 1.820ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X71Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.349ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y65.A6      net (fanout=3)        0.317   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X52Y65.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X71Y56.CE      net (fanout=3)        1.238   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X71Y56.CLK     Tceck                 0.229   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.349ns (0.794ns logic, 1.555ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X59Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.429ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.AQ      Tcko                  0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y65.A6      net (fanout=3)        0.278   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X53Y65.A       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X59Y65.SR      net (fanout=3)        0.424   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X59Y65.CLK     Tcksr       (-Th)    -0.207   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (0.727ns logic, 0.702ns route)
                                                       (50.9% logic, 49.1% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X59Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.430ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.AQ      Tcko                  0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y65.A6      net (fanout=3)        0.278   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X53Y65.A       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X59Y65.SR      net (fanout=3)        0.424   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X59Y65.CLK     Tcksr       (-Th)    -0.208   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (0.728ns logic, 0.702ns route)
                                                       (50.9% logic, 49.1% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X59Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.430ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.AQ      Tcko                  0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y65.A6      net (fanout=3)        0.278   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X53Y65.A       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X59Y65.SR      net (fanout=3)        0.424   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X59Y65.CLK     Tcksr       (-Th)    -0.208   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (0.728ns logic, 0.702ns route)
                                                       (50.9% logic, 49.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.901ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X52Y67.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y67.A4      net (fanout=3)        0.388   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X52Y67.CLK     Tas                   0.007   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.478ns logic, 0.388ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X52Y67.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.571ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.AQ      Tcko                  0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y67.A4      net (fanout=3)        0.357   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X52Y67.CLK     Tah         (-Th)     0.219   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.571ns (0.214ns logic, 0.357ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 159 paths analyzed, 75 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X76Y44.CIN), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.597ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      3.562ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y30.COUT    Twosco                2.120   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y31.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y31.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y32.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y32.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y33.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y33.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y34.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y34.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y35.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y35.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y36.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y36.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y37.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y37.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y38.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y38.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y39.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y39.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y40.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y40.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y41.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y41.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y42.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y42.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y43.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y43.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y44.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y44.CLK     Tcinck                0.090   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.562ns (3.562ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.588ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      3.553ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y30.COUT    Twosco                2.111   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y31.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y31.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y32.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y32.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y33.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y33.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y34.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y34.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y35.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y35.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y36.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y36.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y37.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y37.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y38.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y38.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y39.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y39.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y40.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y40.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y41.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y41.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y42.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y42.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y43.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y43.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y44.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y44.CLK     Tcinck                0.090   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (3.553ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.507ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      3.472ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y30.COUT    Twosco                2.030   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y31.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y31.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y32.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y32.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y33.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y33.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y34.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y34.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y35.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y35.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y36.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y36.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y37.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y37.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y38.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y38.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y39.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y39.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y40.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y40.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y41.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y41.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y42.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y42.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y43.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y43.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X76Y44.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X76Y44.CLK     Tcinck                0.090   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (3.472ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X80Y61.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.545ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      3.510ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y63.AMUX    Treg                  1.983   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X80Y61.SR      net (fanout=3)        0.986   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X80Y61.CLK     Tsrck                 0.541   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.510ns (2.524ns logic, 0.986ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.544ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      3.509ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y63.AMUX    Treg                  1.982   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X80Y61.SR      net (fanout=3)        0.986   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X80Y61.CLK     Tsrck                 0.541   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (2.523ns logic, 0.986ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X80Y59.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.372ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      3.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y63.AMUX    Treg                  1.983   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X80Y59.SR      net (fanout=3)        0.813   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X80Y59.CLK     Tsrck                 0.541   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (2.524ns logic, 0.813ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.371ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      3.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y63.AMUX    Treg                  1.982   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X80Y59.SR      net (fanout=3)        0.813   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X80Y59.CLK     Tsrck                 0.541   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (2.523ns logic, 0.813ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X79Y60.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.433ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y60.AQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X79Y60.AX      net (fanout=1)        0.283   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X79Y60.CLK     Tckdi       (-Th)     0.229   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.185ns logic, 0.283ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X87Y52.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.527ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y52.BQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X87Y52.B5      net (fanout=2)        0.344   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X87Y52.CLK     Tah         (-Th)     0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.218ns logic, 0.344ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X87Y51.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.613ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.648ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk_BUFG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y49.DQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X87Y51.D6      net (fanout=2)        0.410   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X87Y51.CLK     Tah         (-Th)     0.195   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.648ns (0.238ns logic, 0.410ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 407 paths analyzed, 390 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X79Y58.B1), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.281ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.246ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk_BUFG rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y57.CQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X78Y57.A1      net (fanout=1)        0.884   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<2>
    SLICE_X78Y57.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
    SLICE_X77Y58.C1      net (fanout=1)        0.842   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
    SLICE_X77Y58.C       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X79Y58.B1      net (fanout=1)        0.855   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X79Y58.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (0.665ns logic, 2.581ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.159ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.124ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk_BUFG rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y57.BQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X79Y57.B1      net (fanout=1)        0.855   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X79Y57.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X77Y58.C2      net (fanout=1)        0.749   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X77Y58.C       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X79Y58.B1      net (fanout=1)        0.855   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X79Y58.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.124ns (0.665ns logic, 2.459ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.028ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.993ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk_BUFG rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y57.DQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X78Y57.A2      net (fanout=1)        0.631   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X78Y57.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
    SLICE_X77Y58.C1      net (fanout=1)        0.842   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
    SLICE_X77Y58.C       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X79Y58.B1      net (fanout=1)        0.855   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X79Y58.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (0.665ns logic, 2.328ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X79Y58.B3), 9 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.168ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.133ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk_BUFG rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y54.AQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X76Y59.D1      net (fanout=2)        1.096   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X76Y59.CMUX    Topdc                 0.374   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X78Y58.A4      net (fanout=1)        0.520   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X78Y58.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X79Y58.B3      net (fanout=1)        0.572   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X79Y58.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (0.945ns logic, 2.188ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.118ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.083ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk_BUFG rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y58.BQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X76Y59.C1      net (fanout=1)        1.044   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X76Y59.CMUX    Tilo                  0.376   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X78Y58.A4      net (fanout=1)        0.520   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X78Y58.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X79Y58.B3      net (fanout=1)        0.572   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X79Y58.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (0.947ns logic, 2.136ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.891ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.856ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk_BUFG rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y60.AQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X79Y56.A1      net (fanout=2)        1.008   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X79Y56.A       Tilo                  0.094   U_ila_pro_0/N16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>11_SW1
    SLICE_X78Y58.A3      net (fanout=1)        0.611   U_ila_pro_0/N16
    SLICE_X78Y58.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X79Y58.B3      net (fanout=1)        0.572   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X79Y58.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.856ns (0.665ns logic, 2.191ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X44Y87.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.025ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.025ns (Levels of Logic = 0)
  Source Clock:         s1/i8284/clk_BUFG rising

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y68.AQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X44Y87.A4      net (fanout=17)       2.575   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (0.450ns logic, 2.575ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3771 paths, 0 nets, and 1209 connections

Design statistics:
   Minimum period:   7.828ns{1}   (Maximum frequency: 127.747MHz)
   Maximum path delay from/to any node:   2.649ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov  8 17:57:43 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 692 MB



