ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_pmu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.pmu_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	pmu_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	pmu_deinit:
  26              	.LFB116:
  27              		.file 1 "../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c"
   1:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
   2:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \file    gd32f4xx_pmu.c
   3:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief   PMU driver
   4:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
   5:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
  10:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
  11:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*
  12:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
  14:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** are permitted provided that the following conditions are met:
  16:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
  17:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****        list of conditions and the following disclaimer.
  19:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****        and/or other materials provided with the distribution.
  22:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****        may be used to endorse or promote products derived from this software without
  24:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****        specific prior written permission.
  25:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
  26:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 2


  32:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** OF SUCH DAMAGE.
  36:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
  37:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
  38:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** #include "gd32f4xx_pmu.h"
  39:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** #include "core_cm4.h"
  40:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
  41:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
  42:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      reset PMU registers
  43:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  none
  44:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
  45:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
  46:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
  47:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_deinit(void)
  48:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
  28              		.loc 1 48 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  49:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* reset PMU */
  50:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     rcu_periph_reset_enable(RCU_PMURST);
  32              		.loc 1 50 5 view .LVU1
  48:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* reset PMU */
  33              		.loc 1 48 1 is_stmt 0 view .LVU2
  34 0000 08B5     		push	{r3, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  39              		.loc 1 50 5 view .LVU3
  40 0002 40F61C00 		movw	r0, #2076
  41 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  42              	.LVL0:
  51:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     rcu_periph_reset_disable(RCU_PMURST);
  43              		.loc 1 51 5 is_stmt 1 view .LVU4
  52:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
  44              		.loc 1 52 1 is_stmt 0 view .LVU5
  45 000a BDE80840 		pop	{r3, lr}
  46              	.LCFI1:
  47              		.cfi_restore 14
  48              		.cfi_restore 3
  49              		.cfi_def_cfa_offset 0
  51:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     rcu_periph_reset_disable(RCU_PMURST);
  50              		.loc 1 51 5 view .LVU6
  51 000e 40F61C00 		movw	r0, #2076
  52 0012 FFF7FEBF 		b	rcu_periph_reset_disable
  53              	.LVL1:
  54              		.cfi_endproc
  55              	.LFE116:
  57 0016 00BF     		.section	.text.pmu_lvd_select,"ax",%progbits
  58              		.align	1
  59              		.p2align 2,,3
  60              		.global	pmu_lvd_select
  61              		.syntax unified
  62              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 3


  63              		.thumb_func
  65              	pmu_lvd_select:
  66              	.LVL2:
  67              	.LFB117:
  53:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
  54:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
  55:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      select low voltage detector threshold
  56:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  lvdt_n:
  57:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_0: voltage threshold is 2.1V
  58:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_1: voltage threshold is 2.3V
  59:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_2: voltage threshold is 2.4V
  60:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_3: voltage threshold is 2.6V
  61:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_4: voltage threshold is 2.7V
  62:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_5: voltage threshold is 2.9V
  63:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_6: voltage threshold is 3.0V
  64:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LVDT_7: voltage threshold is 3.1V
  65:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
  66:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
  67:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
  68:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_lvd_select(uint32_t lvdt_n)
  69:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
  68              		.loc 1 69 1 is_stmt 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 0
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72              		@ link register save eliminated.
  70:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* disable LVD */
  71:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDEN;
  73              		.loc 1 71 5 view .LVU8
  74              		.loc 1 71 13 is_stmt 0 view .LVU9
  75 0000 084B     		ldr	r3, .L5
  76 0002 1968     		ldr	r1, [r3]
  77 0004 21F01001 		bic	r1, r1, #16
  78 0008 1960     		str	r1, [r3]
  72:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* clear LVDT bits */
  73:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDT;
  79              		.loc 1 73 5 is_stmt 1 view .LVU10
  80              		.loc 1 73 13 is_stmt 0 view .LVU11
  81 000a 1968     		ldr	r1, [r3]
  82 000c 21F0E001 		bic	r1, r1, #224
  83 0010 1960     		str	r1, [r3]
  74:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* set LVDT bits according to pmu_lvdt_n */
  75:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= lvdt_n;
  84              		.loc 1 75 5 is_stmt 1 view .LVU12
  85              		.loc 1 75 13 is_stmt 0 view .LVU13
  86 0012 1A68     		ldr	r2, [r3]
  87 0014 0243     		orrs	r2, r2, r0
  88 0016 1A60     		str	r2, [r3]
  76:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* enable LVD */
  77:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_LVDEN;
  89              		.loc 1 77 5 is_stmt 1 view .LVU14
  90              		.loc 1 77 13 is_stmt 0 view .LVU15
  91 0018 1A68     		ldr	r2, [r3]
  92 001a 42F01002 		orr	r2, r2, #16
  93 001e 1A60     		str	r2, [r3]
  78:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
  94              		.loc 1 78 1 view .LVU16
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 4


  95 0020 7047     		bx	lr
  96              	.L6:
  97 0022 00BF     		.align	2
  98              	.L5:
  99 0024 00700040 		.word	1073770496
 100              		.cfi_endproc
 101              	.LFE117:
 103              		.section	.text.pmu_lvd_disable,"ax",%progbits
 104              		.align	1
 105              		.p2align 2,,3
 106              		.global	pmu_lvd_disable
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	pmu_lvd_disable:
 112              	.LFB118:
  79:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
  80:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
  81:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      disable PMU lvd
  82:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  none
  83:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
  84:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
  85:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
  86:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_lvd_disable(void)
  87:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 113              		.loc 1 87 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
  88:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* disable LVD */
  89:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDEN;
 118              		.loc 1 89 5 view .LVU18
 119              		.loc 1 89 13 is_stmt 0 view .LVU19
 120 0000 024A     		ldr	r2, .L8
 121 0002 1368     		ldr	r3, [r2]
 122 0004 23F01003 		bic	r3, r3, #16
 123 0008 1360     		str	r3, [r2]
  90:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 124              		.loc 1 90 1 view .LVU20
 125 000a 7047     		bx	lr
 126              	.L9:
 127              		.align	2
 128              	.L8:
 129 000c 00700040 		.word	1073770496
 130              		.cfi_endproc
 131              	.LFE118:
 133              		.section	.text.pmu_ldo_output_select,"ax",%progbits
 134              		.align	1
 135              		.p2align 2,,3
 136              		.global	pmu_ldo_output_select
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 141              	pmu_ldo_output_select:
 142              	.LVL3:
 143              	.LFB119:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 5


  91:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
  92:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
  93:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      select LDO output voltage
  94:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****                 this bit set by software when the main PLL closed, before closing PLL, change the s
  95:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  ldo_output:
  96:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LDOVS_LOW: low-driver mode enable in deep-sleep mode
  97:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LDOVS_MID: mid-driver mode disable in deep-sleep mode
  98:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LDOVS_HIGH: high-driver mode disable in deep-sleep mode
  99:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 100:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 101:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 102:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_ldo_output_select(uint32_t ldo_output)
 103:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 144              		.loc 1 103 1 is_stmt 1 view -0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              		@ link register save eliminated.
 104:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDOVS;
 149              		.loc 1 104 5 view .LVU22
 150              		.loc 1 104 13 is_stmt 0 view .LVU23
 151 0000 044B     		ldr	r3, .L11
 152 0002 1968     		ldr	r1, [r3]
 153 0004 21F44041 		bic	r1, r1, #49152
 154 0008 1960     		str	r1, [r3]
 105:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= ldo_output;
 155              		.loc 1 105 5 is_stmt 1 view .LVU24
 156              		.loc 1 105 13 is_stmt 0 view .LVU25
 157 000a 1A68     		ldr	r2, [r3]
 158 000c 0243     		orrs	r2, r2, r0
 159 000e 1A60     		str	r2, [r3]
 106:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 160              		.loc 1 106 1 view .LVU26
 161 0010 7047     		bx	lr
 162              	.L12:
 163 0012 00BF     		.align	2
 164              	.L11:
 165 0014 00700040 		.word	1073770496
 166              		.cfi_endproc
 167              	.LFE119:
 169              		.section	.text.pmu_highdriver_mode_enable,"ax",%progbits
 170              		.align	1
 171              		.p2align 2,,3
 172              		.global	pmu_highdriver_mode_enable
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	pmu_highdriver_mode_enable:
 178              	.LFB120:
 107:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 108:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 109:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      enable high-driver mode
 110:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****                 this bit set by software only when IRC16M or HXTAL used as system clock
 111:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  none
 112:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 113:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 114:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 6


 115:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_highdriver_mode_enable(void)
 116:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 179              		.loc 1 116 1 is_stmt 1 view -0
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 0
 182              		@ frame_needed = 0, uses_anonymous_args = 0
 183              		@ link register save eliminated.
 117:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_HDEN;
 184              		.loc 1 117 5 view .LVU28
 185              		.loc 1 117 13 is_stmt 0 view .LVU29
 186 0000 024A     		ldr	r2, .L14
 187 0002 1368     		ldr	r3, [r2]
 188 0004 43F48033 		orr	r3, r3, #65536
 189 0008 1360     		str	r3, [r2]
 118:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 190              		.loc 1 118 1 view .LVU30
 191 000a 7047     		bx	lr
 192              	.L15:
 193              		.align	2
 194              	.L14:
 195 000c 00700040 		.word	1073770496
 196              		.cfi_endproc
 197              	.LFE120:
 199              		.section	.text.pmu_highdriver_mode_disable,"ax",%progbits
 200              		.align	1
 201              		.p2align 2,,3
 202              		.global	pmu_highdriver_mode_disable
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 207              	pmu_highdriver_mode_disable:
 208              	.LFB121:
 119:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 120:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 121:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      disable high-driver mode
 122:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  none
 123:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 124:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 125:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_highdriver_mode_disable(void)
 127:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 209              		.loc 1 127 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 128:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_HDEN;
 214              		.loc 1 128 5 view .LVU32
 215              		.loc 1 128 13 is_stmt 0 view .LVU33
 216 0000 024A     		ldr	r2, .L17
 217 0002 1368     		ldr	r3, [r2]
 218 0004 23F48033 		bic	r3, r3, #65536
 219 0008 1360     		str	r3, [r2]
 129:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 220              		.loc 1 129 1 view .LVU34
 221 000a 7047     		bx	lr
 222              	.L18:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 7


 223              		.align	2
 224              	.L17:
 225 000c 00700040 		.word	1073770496
 226              		.cfi_endproc
 227              	.LFE121:
 229              		.section	.text.pmu_highdriver_switch_select,"ax",%progbits
 230              		.align	1
 231              		.p2align 2,,3
 232              		.global	pmu_highdriver_switch_select
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 237              	pmu_highdriver_switch_select:
 238              	.LVL4:
 239              	.LFB122:
 130:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 131:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 132:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      switch high-driver mode
 133:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****                 this bit set by software only when IRC16M or HXTAL used as system clock
 134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  highdr_switch:
 135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_HIGHDR_SWITCH_NONE: disable high-driver mode switch
 136:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_HIGHDR_SWITCH_EN: enable high-driver mode switch
 137:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 138:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 140:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_highdriver_switch_select(uint32_t highdr_switch)
 141:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 240              		.loc 1 141 1 is_stmt 1 view -0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244              		@ link register save eliminated.
 142:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* wait for HDRF flag set */
 143:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     while(SET != pmu_flag_get(PMU_FLAG_HDRF)) {
 245              		.loc 1 143 5 view .LVU36
 246              	.LBB18:
 247              	.LBB19:
 144:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     }
 145:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_HDS;
 146:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= highdr_switch;
 147:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 148:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 149:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 150:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      enable low-driver mode in deep-sleep
 151:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  none
 152:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 154:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 155:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_lowdriver_mode_enable(void)
 156:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 157:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_LDEN;
 158:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 160:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 161:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      disable low-driver mode in deep-sleep
 162:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  none
 163:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 8


 164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 165:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 166:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_lowdriver_mode_disable(void)
 167:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 168:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDEN;
 169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 171:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 172:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      in deep-sleep mode, driver mode when use low power LDO
 173:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  mode:
 174:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_NORMALDR_LOWPWR:  normal driver when use low power LDO
 175:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LOWDR_LOWPWR:  low-driver mode enabled when LDEN is 11 and use low power LDO
 176:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 177:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 178:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 179:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_lowpower_driver_config(uint32_t mode)
 180:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 181:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDLP;
 182:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= mode;
 183:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 184:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 185:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 186:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      in deep-sleep mode, driver mode when use normal power LDO
 187:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  mode:
 188:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_NORMALDR_NORMALPWR: normal driver when use normal power LDO
 189:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LOWDR_NORMALPWR: low-driver mode enabled when LDEN is 11 and use normal power
 190:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 191:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 192:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 193:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_normalpower_driver_config(uint32_t mode)
 194:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 195:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDNP;
 196:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= mode;
 197:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 198:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 199:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 200:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      PMU work in sleep mode
 201:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  sleepmodecmd:
 202:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        WFI_CMD: use WFI command
 203:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        WFE_CMD: use WFE command
 204:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 205:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 206:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 207:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_to_sleepmode(uint8_t sleepmodecmd)
 208:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 209:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* clear sleepdeep bit of Cortex-M4 system control register */
 210:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 211:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 212:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* select WFI or WFE command to enter sleep mode */
 213:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     if(WFI_CMD == sleepmodecmd) {
 214:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         __WFI();
 215:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     } else {
 216:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         __WFE();
 217:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     }
 218:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 219:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 220:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 9


 221:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      PMU work in deep-sleep mode
 222:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  ldo
 223:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LDO_NORMAL: LDO normal work when pmu enter deep-sleep mode
 224:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LDO_LOWPOWER: LDO work at low power mode when pmu enter deep-sleep mode
 225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  lowdrive:
 226:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****                 only one parameter can be selected which is shown as below:
 227:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LOWDRIVER_DISABLE: Low-driver mode disable in deep-sleep mode
 228:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_LOWDRIVER_ENABLE: Low-driver mode enable in deep-sleep mode
 229:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  deepsleepmodecmd:
 230:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        WFI_CMD: use WFI command
 231:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        WFE_CMD: use WFE command
 232:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 233:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 234:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 235:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_to_deepsleepmode(uint32_t ldo, uint32_t lowdrive, uint8_t deepsleepmodecmd)
 236:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 237:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     static uint32_t reg_snap[4];
 238:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* clear stbmod and ldolp bits */
 239:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~((uint32_t)(PMU_CTL_STBMOD | PMU_CTL_LDOLP | PMU_CTL_LDEN | PMU_CTL_LDNP | PMU_CTL_
 240:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 241:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* set ldolp bit according to pmu_ldo */
 242:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= ldo;
 243:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 244:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* configure low drive mode in deep-sleep mode */
 245:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     if(PMU_LOWDRIVER_ENABLE == lowdrive) {
 246:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         if(PMU_LDO_NORMAL == ldo) {
 247:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDNP);
 248:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         } else {
 249:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDLP);
 250:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         }
 251:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     }
 252:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* set sleepdeep bit of Cortex-M4 system control register */
 253:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 254:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 255:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     reg_snap[0] = REG32(0xE000E010U);
 256:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     reg_snap[1] = REG32(0xE000E100U);
 257:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     reg_snap[2] = REG32(0xE000E104U);
 258:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     reg_snap[3] = REG32(0xE000E108U);
 259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 260:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E010U) &= 0x00010004U;
 261:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFF7FF831U;
 262:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E184U)  = 0XBFFFF8FFU;
 263:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFEFFFU;
 264:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 265:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* select WFI or WFE command to enter deep-sleep mode */
 266:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     if(WFI_CMD == deepsleepmodecmd) {
 267:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         __WFI();
 268:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     } else {
 269:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         __SEV();
 270:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         __WFE();
 271:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         __WFE();
 272:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     }
 273:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 274:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E010U) = reg_snap[0];
 275:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E100U) = reg_snap[1];
 276:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E104U) = reg_snap[2];
 277:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E108U) = reg_snap[3];
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 10


 278:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 279:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* reset sleepdeep bit of Cortex-M4 system control register */
 280:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 281:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 282:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 283:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 284:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      pmu work in standby mode
 285:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  none
 286:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 287:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 288:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 289:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_to_standbymode(void)
 290:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 291:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* set stbmod bit */
 292:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_STBMOD;
 293:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 294:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* reset wakeup flag */
 295:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_WURST;
 296:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 297:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* set sleepdeep bit of Cortex-M4 system control register */
 298:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 299:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 300:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E010U) &= 0x00010004U;
 301:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFFFFFFF7U;
 302:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E184U)  = 0XFFFFFDFFU;
 303:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFFFFFU;
 304:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 305:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* select WFI command to enter standby mode */
 306:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     __WFI();
 307:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 308:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 309:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 310:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      enable PMU wakeup pin
 311:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  none
 312:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 313:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 314:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 315:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_wakeup_pin_enable(void)
 316:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 317:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CS |= PMU_CS_WUPEN;
 318:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 319:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 320:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 321:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      disable PMU wakeup pin
 322:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  none
 323:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 324:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 325:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 326:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_wakeup_pin_disable(void)
 327:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 328:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CS &= ~PMU_CS_WUPEN;
 329:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 330:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 331:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 332:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      backup SRAM LDO on
 333:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  bkp_ldo:
 334:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_BLDOON_OFF: backup SRAM LDO closed
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 11


 335:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_BLDOON_ON: open the backup SRAM LDO
 336:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 337:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 338:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 339:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_backup_ldo_config(uint32_t bkp_ldo)
 340:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 341:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CS &= ~PMU_CS_BLDOON;
 342:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CS |= bkp_ldo;
 343:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 344:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 345:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 346:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      enable write access to the registers in backup domain
 347:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  none
 348:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 349:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 350:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_backup_write_enable(void)
 352:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_BKPWEN;
 354:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 355:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 356:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      disable write access to the registers in backup domain
 358:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  none
 359:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 360:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_backup_write_disable(void)
 363:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 364:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_BKPWEN;
 365:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 366:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 367:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 368:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      get flag state
 369:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  flag:
 370:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_WAKEUP: wakeup flag
 371:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_STANDBY: standby flag
 372:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_LVD: lvd flag
 373:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_BLDORF: backup SRAM LDO ready flag
 374:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_LDOVSRF: LDO voltage select ready flag
 375:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_HDRF: high-driver ready flag
 376:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_HDSRF: high-driver switch ready flag
 377:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_LDRF: low-driver mode ready flag
 378:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 379:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     FlagStatus: SET or RESET
 380:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 381:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** FlagStatus pmu_flag_get(uint32_t flag)
 382:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 383:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     if(PMU_CS & flag) {
 248              		.loc 1 383 8 is_stmt 0 view .LVU37
 249 0000 054B     		ldr	r3, .L23
 250              	.L20:
 251              	.LBE19:
 252              	.LBE18:
 144:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     }
 253              		.loc 1 144 5 is_stmt 1 discriminator 1 view .LVU38
 143:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 12


 254              		.loc 1 143 10 discriminator 1 view .LVU39
 255              	.LVL5:
 256              	.LBB21:
 257              	.LBI18:
 381:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 258              		.loc 1 381 12 discriminator 1 view .LVU40
 259              	.LBB20:
 260              		.loc 1 383 5 discriminator 1 view .LVU41
 261              		.loc 1 383 8 is_stmt 0 discriminator 1 view .LVU42
 262 0002 5A68     		ldr	r2, [r3, #4]
 263              		.loc 1 383 7 discriminator 1 view .LVU43
 264 0004 D203     		lsls	r2, r2, #15
 265 0006 FCD5     		bpl	.L20
 266              	.LVL6:
 267              		.loc 1 383 7 discriminator 1 view .LVU44
 268              	.LBE20:
 269              	.LBE21:
 145:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= highdr_switch;
 270              		.loc 1 145 5 is_stmt 1 view .LVU45
 145:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= highdr_switch;
 271              		.loc 1 145 13 is_stmt 0 view .LVU46
 272 0008 1A68     		ldr	r2, [r3]
 273 000a 22F40032 		bic	r2, r2, #131072
 274 000e 1A60     		str	r2, [r3]
 146:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 275              		.loc 1 146 5 is_stmt 1 view .LVU47
 146:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 276              		.loc 1 146 13 is_stmt 0 view .LVU48
 277 0010 1A68     		ldr	r2, [r3]
 278 0012 1043     		orrs	r0, r0, r2
 279              	.LVL7:
 146:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 280              		.loc 1 146 13 view .LVU49
 281 0014 1860     		str	r0, [r3]
 147:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 282              		.loc 1 147 1 view .LVU50
 283 0016 7047     		bx	lr
 284              	.L24:
 285              		.align	2
 286              	.L23:
 287 0018 00700040 		.word	1073770496
 288              		.cfi_endproc
 289              	.LFE122:
 291              		.section	.text.pmu_lowdriver_mode_enable,"ax",%progbits
 292              		.align	1
 293              		.p2align 2,,3
 294              		.global	pmu_lowdriver_mode_enable
 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 299              	pmu_lowdriver_mode_enable:
 300              	.LFB123:
 156:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_LDEN;
 301              		.loc 1 156 1 is_stmt 1 view -0
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 0
 304              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 13


 305              		@ link register save eliminated.
 157:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 306              		.loc 1 157 5 view .LVU52
 157:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 307              		.loc 1 157 13 is_stmt 0 view .LVU53
 308 0000 024A     		ldr	r2, .L26
 309 0002 1368     		ldr	r3, [r2]
 310 0004 43F44023 		orr	r3, r3, #786432
 311 0008 1360     		str	r3, [r2]
 158:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 312              		.loc 1 158 1 view .LVU54
 313 000a 7047     		bx	lr
 314              	.L27:
 315              		.align	2
 316              	.L26:
 317 000c 00700040 		.word	1073770496
 318              		.cfi_endproc
 319              	.LFE123:
 321              		.section	.text.pmu_lowdriver_mode_disable,"ax",%progbits
 322              		.align	1
 323              		.p2align 2,,3
 324              		.global	pmu_lowdriver_mode_disable
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 329              	pmu_lowdriver_mode_disable:
 330              	.LFB124:
 167:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDEN;
 331              		.loc 1 167 1 is_stmt 1 view -0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 335              		@ link register save eliminated.
 168:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 336              		.loc 1 168 5 view .LVU56
 168:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 337              		.loc 1 168 13 is_stmt 0 view .LVU57
 338 0000 024A     		ldr	r2, .L29
 339 0002 1368     		ldr	r3, [r2]
 340 0004 23F44023 		bic	r3, r3, #786432
 341 0008 1360     		str	r3, [r2]
 169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 342              		.loc 1 169 1 view .LVU58
 343 000a 7047     		bx	lr
 344              	.L30:
 345              		.align	2
 346              	.L29:
 347 000c 00700040 		.word	1073770496
 348              		.cfi_endproc
 349              	.LFE124:
 351              		.section	.text.pmu_lowpower_driver_config,"ax",%progbits
 352              		.align	1
 353              		.p2align 2,,3
 354              		.global	pmu_lowpower_driver_config
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 14


 359              	pmu_lowpower_driver_config:
 360              	.LVL8:
 361              	.LFB125:
 180:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDLP;
 362              		.loc 1 180 1 is_stmt 1 view -0
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 0
 365              		@ frame_needed = 0, uses_anonymous_args = 0
 366              		@ link register save eliminated.
 181:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= mode;
 367              		.loc 1 181 5 view .LVU60
 181:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= mode;
 368              		.loc 1 181 13 is_stmt 0 view .LVU61
 369 0000 044B     		ldr	r3, .L32
 370 0002 1968     		ldr	r1, [r3]
 371 0004 21F48061 		bic	r1, r1, #1024
 372 0008 1960     		str	r1, [r3]
 182:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 373              		.loc 1 182 5 is_stmt 1 view .LVU62
 182:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 374              		.loc 1 182 13 is_stmt 0 view .LVU63
 375 000a 1A68     		ldr	r2, [r3]
 376 000c 0243     		orrs	r2, r2, r0
 377 000e 1A60     		str	r2, [r3]
 183:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 378              		.loc 1 183 1 view .LVU64
 379 0010 7047     		bx	lr
 380              	.L33:
 381 0012 00BF     		.align	2
 382              	.L32:
 383 0014 00700040 		.word	1073770496
 384              		.cfi_endproc
 385              	.LFE125:
 387              		.section	.text.pmu_normalpower_driver_config,"ax",%progbits
 388              		.align	1
 389              		.p2align 2,,3
 390              		.global	pmu_normalpower_driver_config
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 395              	pmu_normalpower_driver_config:
 396              	.LVL9:
 397              	.LFB126:
 194:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDNP;
 398              		.loc 1 194 1 is_stmt 1 view -0
 399              		.cfi_startproc
 400              		@ args = 0, pretend = 0, frame = 0
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 402              		@ link register save eliminated.
 195:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= mode;
 403              		.loc 1 195 5 view .LVU66
 195:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= mode;
 404              		.loc 1 195 13 is_stmt 0 view .LVU67
 405 0000 044B     		ldr	r3, .L35
 406 0002 1968     		ldr	r1, [r3]
 407 0004 21F40061 		bic	r1, r1, #2048
 408 0008 1960     		str	r1, [r3]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 15


 196:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 409              		.loc 1 196 5 is_stmt 1 view .LVU68
 196:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 410              		.loc 1 196 13 is_stmt 0 view .LVU69
 411 000a 1A68     		ldr	r2, [r3]
 412 000c 0243     		orrs	r2, r2, r0
 413 000e 1A60     		str	r2, [r3]
 197:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 414              		.loc 1 197 1 view .LVU70
 415 0010 7047     		bx	lr
 416              	.L36:
 417 0012 00BF     		.align	2
 418              	.L35:
 419 0014 00700040 		.word	1073770496
 420              		.cfi_endproc
 421              	.LFE126:
 423              		.section	.text.pmu_to_sleepmode,"ax",%progbits
 424              		.align	1
 425              		.p2align 2,,3
 426              		.global	pmu_to_sleepmode
 427              		.syntax unified
 428              		.thumb
 429              		.thumb_func
 431              	pmu_to_sleepmode:
 432              	.LVL10:
 433              	.LFB127:
 208:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* clear sleepdeep bit of Cortex-M4 system control register */
 434              		.loc 1 208 1 is_stmt 1 view -0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 0
 437              		@ frame_needed = 0, uses_anonymous_args = 0
 438              		@ link register save eliminated.
 210:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 439              		.loc 1 210 5 view .LVU72
 210:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 440              		.loc 1 210 14 is_stmt 0 view .LVU73
 441 0000 044A     		ldr	r2, .L40
 442 0002 1369     		ldr	r3, [r2, #16]
 443 0004 23F00403 		bic	r3, r3, #4
 444 0008 1361     		str	r3, [r2, #16]
 213:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         __WFI();
 445              		.loc 1 213 5 is_stmt 1 view .LVU74
 213:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         __WFI();
 446              		.loc 1 213 7 is_stmt 0 view .LVU75
 447 000a 08B9     		cbnz	r0, .L38
 214:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     } else {
 448              		.loc 1 214 9 is_stmt 1 view .LVU76
 449              	.LBB22:
 450              	.LBI22:
 451              		.file 2 "../../../support/CMSIS/inc/core_cmInstr.h"
   1:../../../support/CMSIS/inc/core_cmInstr.h **** /**************************************************************************//**
   2:../../../support/CMSIS/inc/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:../../../support/CMSIS/inc/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:../../../support/CMSIS/inc/core_cmInstr.h ****  * @version  V3.01
   5:../../../support/CMSIS/inc/core_cmInstr.h ****  * @date     06. March 2012
   6:../../../support/CMSIS/inc/core_cmInstr.h ****  *
   7:../../../support/CMSIS/inc/core_cmInstr.h ****  * @note
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 16


   8:../../../support/CMSIS/inc/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../../../support/CMSIS/inc/core_cmInstr.h ****  *
  10:../../../support/CMSIS/inc/core_cmInstr.h ****  * @par
  11:../../../support/CMSIS/inc/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:../../../support/CMSIS/inc/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:../../../support/CMSIS/inc/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:../../../support/CMSIS/inc/core_cmInstr.h ****  *
  15:../../../support/CMSIS/inc/core_cmInstr.h ****  * @par
  16:../../../support/CMSIS/inc/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../../../support/CMSIS/inc/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../../../support/CMSIS/inc/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../../../support/CMSIS/inc/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../../../support/CMSIS/inc/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../../../support/CMSIS/inc/core_cmInstr.h ****  *
  22:../../../support/CMSIS/inc/core_cmInstr.h ****  ******************************************************************************/
  23:../../../support/CMSIS/inc/core_cmInstr.h **** 
  24:../../../support/CMSIS/inc/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:../../../support/CMSIS/inc/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:../../../support/CMSIS/inc/core_cmInstr.h **** 
  27:../../../support/CMSIS/inc/core_cmInstr.h **** 
  28:../../../support/CMSIS/inc/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:../../../support/CMSIS/inc/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:../../../support/CMSIS/inc/core_cmInstr.h ****   Access to dedicated instructions
  31:../../../support/CMSIS/inc/core_cmInstr.h ****   @{
  32:../../../support/CMSIS/inc/core_cmInstr.h **** */
  33:../../../support/CMSIS/inc/core_cmInstr.h **** 
  34:../../../support/CMSIS/inc/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:../../../support/CMSIS/inc/core_cmInstr.h **** /* ARM armcc specific functions */
  36:../../../support/CMSIS/inc/core_cmInstr.h **** 
  37:../../../support/CMSIS/inc/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:../../../support/CMSIS/inc/core_cmInstr.h **** #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:../../../support/CMSIS/inc/core_cmInstr.h **** #endif
  40:../../../support/CMSIS/inc/core_cmInstr.h **** 
  41:../../../support/CMSIS/inc/core_cmInstr.h **** 
  42:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  No Operation
  43:../../../support/CMSIS/inc/core_cmInstr.h **** 
  44:../../../support/CMSIS/inc/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:../../../support/CMSIS/inc/core_cmInstr.h ****  */
  46:../../../support/CMSIS/inc/core_cmInstr.h **** #define __NOP                             __nop
  47:../../../support/CMSIS/inc/core_cmInstr.h **** 
  48:../../../support/CMSIS/inc/core_cmInstr.h **** 
  49:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:../../../support/CMSIS/inc/core_cmInstr.h **** 
  51:../../../support/CMSIS/inc/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:../../../support/CMSIS/inc/core_cmInstr.h ****     until one of a number of events occurs.
  53:../../../support/CMSIS/inc/core_cmInstr.h ****  */
  54:../../../support/CMSIS/inc/core_cmInstr.h **** #define __WFI                             __wfi
  55:../../../support/CMSIS/inc/core_cmInstr.h **** 
  56:../../../support/CMSIS/inc/core_cmInstr.h **** 
  57:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Wait For Event
  58:../../../support/CMSIS/inc/core_cmInstr.h **** 
  59:../../../support/CMSIS/inc/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:../../../support/CMSIS/inc/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:../../../support/CMSIS/inc/core_cmInstr.h ****  */
  62:../../../support/CMSIS/inc/core_cmInstr.h **** #define __WFE                             __wfe
  63:../../../support/CMSIS/inc/core_cmInstr.h **** 
  64:../../../support/CMSIS/inc/core_cmInstr.h **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 17


  65:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Send Event
  66:../../../support/CMSIS/inc/core_cmInstr.h **** 
  67:../../../support/CMSIS/inc/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:../../../support/CMSIS/inc/core_cmInstr.h ****  */
  69:../../../support/CMSIS/inc/core_cmInstr.h **** #define __SEV                             __sev
  70:../../../support/CMSIS/inc/core_cmInstr.h **** 
  71:../../../support/CMSIS/inc/core_cmInstr.h **** 
  72:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:../../../support/CMSIS/inc/core_cmInstr.h **** 
  74:../../../support/CMSIS/inc/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:../../../support/CMSIS/inc/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:../../../support/CMSIS/inc/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:../../../support/CMSIS/inc/core_cmInstr.h ****  */
  78:../../../support/CMSIS/inc/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:../../../support/CMSIS/inc/core_cmInstr.h **** 
  80:../../../support/CMSIS/inc/core_cmInstr.h **** 
  81:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:../../../support/CMSIS/inc/core_cmInstr.h **** 
  83:../../../support/CMSIS/inc/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:../../../support/CMSIS/inc/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:../../../support/CMSIS/inc/core_cmInstr.h ****  */
  86:../../../support/CMSIS/inc/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:../../../support/CMSIS/inc/core_cmInstr.h **** 
  88:../../../support/CMSIS/inc/core_cmInstr.h **** 
  89:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:../../../support/CMSIS/inc/core_cmInstr.h **** 
  91:../../../support/CMSIS/inc/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:../../../support/CMSIS/inc/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:../../../support/CMSIS/inc/core_cmInstr.h ****  */
  94:../../../support/CMSIS/inc/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:../../../support/CMSIS/inc/core_cmInstr.h **** 
  96:../../../support/CMSIS/inc/core_cmInstr.h **** 
  97:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:../../../support/CMSIS/inc/core_cmInstr.h **** 
  99:../../../support/CMSIS/inc/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:../../../support/CMSIS/inc/core_cmInstr.h **** 
 101:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:../../../support/CMSIS/inc/core_cmInstr.h ****     \return               Reversed value
 103:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 104:../../../support/CMSIS/inc/core_cmInstr.h **** #define __REV                             __rev
 105:../../../support/CMSIS/inc/core_cmInstr.h **** 
 106:../../../support/CMSIS/inc/core_cmInstr.h **** 
 107:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:../../../support/CMSIS/inc/core_cmInstr.h **** 
 109:../../../support/CMSIS/inc/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:../../../support/CMSIS/inc/core_cmInstr.h **** 
 111:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:../../../support/CMSIS/inc/core_cmInstr.h ****     \return               Reversed value
 113:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 114:../../../support/CMSIS/inc/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:../../../support/CMSIS/inc/core_cmInstr.h **** {
 116:../../../support/CMSIS/inc/core_cmInstr.h ****     rev16 r0, r0
 117:../../../support/CMSIS/inc/core_cmInstr.h ****     bx lr
 118:../../../support/CMSIS/inc/core_cmInstr.h **** }
 119:../../../support/CMSIS/inc/core_cmInstr.h **** 
 120:../../../support/CMSIS/inc/core_cmInstr.h **** 
 121:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 18


 122:../../../support/CMSIS/inc/core_cmInstr.h **** 
 123:../../../support/CMSIS/inc/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:../../../support/CMSIS/inc/core_cmInstr.h **** 
 125:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:../../../support/CMSIS/inc/core_cmInstr.h ****     \return               Reversed value
 127:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 128:../../../support/CMSIS/inc/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:../../../support/CMSIS/inc/core_cmInstr.h **** {
 130:../../../support/CMSIS/inc/core_cmInstr.h ****     revsh r0, r0
 131:../../../support/CMSIS/inc/core_cmInstr.h ****     bx lr
 132:../../../support/CMSIS/inc/core_cmInstr.h **** }
 133:../../../support/CMSIS/inc/core_cmInstr.h **** 
 134:../../../support/CMSIS/inc/core_cmInstr.h **** 
 135:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:../../../support/CMSIS/inc/core_cmInstr.h **** 
 137:../../../support/CMSIS/inc/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:../../../support/CMSIS/inc/core_cmInstr.h **** 
 139:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:../../../support/CMSIS/inc/core_cmInstr.h ****     \return               Rotated value
 142:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 143:../../../support/CMSIS/inc/core_cmInstr.h **** #define __ROR                             __ror
 144:../../../support/CMSIS/inc/core_cmInstr.h **** 
 145:../../../support/CMSIS/inc/core_cmInstr.h **** 
 146:../../../support/CMSIS/inc/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:../../../support/CMSIS/inc/core_cmInstr.h **** 
 148:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:../../../support/CMSIS/inc/core_cmInstr.h **** 
 150:../../../support/CMSIS/inc/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:../../../support/CMSIS/inc/core_cmInstr.h **** 
 152:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:../../../support/CMSIS/inc/core_cmInstr.h ****     \return               Reversed value
 154:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 155:../../../support/CMSIS/inc/core_cmInstr.h **** #define __RBIT                            __rbit
 156:../../../support/CMSIS/inc/core_cmInstr.h **** 
 157:../../../support/CMSIS/inc/core_cmInstr.h **** 
 158:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:../../../support/CMSIS/inc/core_cmInstr.h **** 
 160:../../../support/CMSIS/inc/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:../../../support/CMSIS/inc/core_cmInstr.h **** 
 162:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:../../../support/CMSIS/inc/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 165:../../../support/CMSIS/inc/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:../../../support/CMSIS/inc/core_cmInstr.h **** 
 167:../../../support/CMSIS/inc/core_cmInstr.h **** 
 168:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:../../../support/CMSIS/inc/core_cmInstr.h **** 
 170:../../../support/CMSIS/inc/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:../../../support/CMSIS/inc/core_cmInstr.h **** 
 172:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:../../../support/CMSIS/inc/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 175:../../../support/CMSIS/inc/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:../../../support/CMSIS/inc/core_cmInstr.h **** 
 177:../../../support/CMSIS/inc/core_cmInstr.h **** 
 178:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 19


 179:../../../support/CMSIS/inc/core_cmInstr.h **** 
 180:../../../support/CMSIS/inc/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:../../../support/CMSIS/inc/core_cmInstr.h **** 
 182:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:../../../support/CMSIS/inc/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 185:../../../support/CMSIS/inc/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:../../../support/CMSIS/inc/core_cmInstr.h **** 
 187:../../../support/CMSIS/inc/core_cmInstr.h **** 
 188:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:../../../support/CMSIS/inc/core_cmInstr.h **** 
 190:../../../support/CMSIS/inc/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:../../../support/CMSIS/inc/core_cmInstr.h **** 
 192:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]  value  Value to store
 193:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:../../../support/CMSIS/inc/core_cmInstr.h ****     \return          0  Function succeeded
 195:../../../support/CMSIS/inc/core_cmInstr.h ****     \return          1  Function failed
 196:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 197:../../../support/CMSIS/inc/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:../../../support/CMSIS/inc/core_cmInstr.h **** 
 199:../../../support/CMSIS/inc/core_cmInstr.h **** 
 200:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:../../../support/CMSIS/inc/core_cmInstr.h **** 
 202:../../../support/CMSIS/inc/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:../../../support/CMSIS/inc/core_cmInstr.h **** 
 204:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]  value  Value to store
 205:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:../../../support/CMSIS/inc/core_cmInstr.h ****     \return          0  Function succeeded
 207:../../../support/CMSIS/inc/core_cmInstr.h ****     \return          1  Function failed
 208:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 209:../../../support/CMSIS/inc/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:../../../support/CMSIS/inc/core_cmInstr.h **** 
 211:../../../support/CMSIS/inc/core_cmInstr.h **** 
 212:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:../../../support/CMSIS/inc/core_cmInstr.h **** 
 214:../../../support/CMSIS/inc/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:../../../support/CMSIS/inc/core_cmInstr.h **** 
 216:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]  value  Value to store
 217:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:../../../support/CMSIS/inc/core_cmInstr.h ****     \return          0  Function succeeded
 219:../../../support/CMSIS/inc/core_cmInstr.h ****     \return          1  Function failed
 220:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 221:../../../support/CMSIS/inc/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:../../../support/CMSIS/inc/core_cmInstr.h **** 
 223:../../../support/CMSIS/inc/core_cmInstr.h **** 
 224:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:../../../support/CMSIS/inc/core_cmInstr.h **** 
 226:../../../support/CMSIS/inc/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:../../../support/CMSIS/inc/core_cmInstr.h **** 
 228:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 229:../../../support/CMSIS/inc/core_cmInstr.h **** #define __CLREX                           __clrex
 230:../../../support/CMSIS/inc/core_cmInstr.h **** 
 231:../../../support/CMSIS/inc/core_cmInstr.h **** 
 232:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Signed Saturate
 233:../../../support/CMSIS/inc/core_cmInstr.h **** 
 234:../../../support/CMSIS/inc/core_cmInstr.h ****     This function saturates a signed value.
 235:../../../support/CMSIS/inc/core_cmInstr.h **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 20


 236:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:../../../support/CMSIS/inc/core_cmInstr.h ****     \return             Saturated value
 239:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 240:../../../support/CMSIS/inc/core_cmInstr.h **** #define __SSAT                            __ssat
 241:../../../support/CMSIS/inc/core_cmInstr.h **** 
 242:../../../support/CMSIS/inc/core_cmInstr.h **** 
 243:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:../../../support/CMSIS/inc/core_cmInstr.h **** 
 245:../../../support/CMSIS/inc/core_cmInstr.h ****     This function saturates an unsigned value.
 246:../../../support/CMSIS/inc/core_cmInstr.h **** 
 247:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:../../../support/CMSIS/inc/core_cmInstr.h ****     \return             Saturated value
 250:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 251:../../../support/CMSIS/inc/core_cmInstr.h **** #define __USAT                            __usat
 252:../../../support/CMSIS/inc/core_cmInstr.h **** 
 253:../../../support/CMSIS/inc/core_cmInstr.h **** 
 254:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Count leading zeros
 255:../../../support/CMSIS/inc/core_cmInstr.h **** 
 256:../../../support/CMSIS/inc/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:../../../support/CMSIS/inc/core_cmInstr.h **** 
 258:../../../support/CMSIS/inc/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:../../../support/CMSIS/inc/core_cmInstr.h ****     \return             number of leading zeros in value
 260:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 261:../../../support/CMSIS/inc/core_cmInstr.h **** #define __CLZ                             __clz
 262:../../../support/CMSIS/inc/core_cmInstr.h **** 
 263:../../../support/CMSIS/inc/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:../../../support/CMSIS/inc/core_cmInstr.h **** 
 265:../../../support/CMSIS/inc/core_cmInstr.h **** 
 266:../../../support/CMSIS/inc/core_cmInstr.h **** 
 267:../../../support/CMSIS/inc/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:../../../support/CMSIS/inc/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:../../../support/CMSIS/inc/core_cmInstr.h **** 
 270:../../../support/CMSIS/inc/core_cmInstr.h **** #include <cmsis_iar.h>
 271:../../../support/CMSIS/inc/core_cmInstr.h **** 
 272:../../../support/CMSIS/inc/core_cmInstr.h **** 
 273:../../../support/CMSIS/inc/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:../../../support/CMSIS/inc/core_cmInstr.h **** /* TI CCS specific functions */
 275:../../../support/CMSIS/inc/core_cmInstr.h **** 
 276:../../../support/CMSIS/inc/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:../../../support/CMSIS/inc/core_cmInstr.h **** 
 278:../../../support/CMSIS/inc/core_cmInstr.h **** 
 279:../../../support/CMSIS/inc/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:../../../support/CMSIS/inc/core_cmInstr.h **** /* GNU gcc specific functions */
 281:../../../support/CMSIS/inc/core_cmInstr.h **** 
 282:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  No Operation
 283:../../../support/CMSIS/inc/core_cmInstr.h **** 
 284:../../../support/CMSIS/inc/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 286:../../../support/CMSIS/inc/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 287:../../../support/CMSIS/inc/core_cmInstr.h **** {
 288:../../../support/CMSIS/inc/core_cmInstr.h ****     __ASM volatile("nop");
 289:../../../support/CMSIS/inc/core_cmInstr.h **** }
 290:../../../support/CMSIS/inc/core_cmInstr.h **** 
 291:../../../support/CMSIS/inc/core_cmInstr.h **** 
 292:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Wait For Interrupt
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 21


 293:../../../support/CMSIS/inc/core_cmInstr.h **** 
 294:../../../support/CMSIS/inc/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 295:../../../support/CMSIS/inc/core_cmInstr.h ****     until one of a number of events occurs.
 296:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 297:../../../support/CMSIS/inc/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 452              		.loc 2 297 53 view .LVU77
 453              	.LBB23:
 298:../../../support/CMSIS/inc/core_cmInstr.h **** {
 299:../../../support/CMSIS/inc/core_cmInstr.h ****     __ASM volatile("wfi");
 454              		.loc 2 299 5 view .LVU78
 455              		.syntax unified
 456              	@ 299 "../../../support/CMSIS/inc/core_cmInstr.h" 1
 457 000c 30BF     		wfi
 458              	@ 0 "" 2
 300:../../../support/CMSIS/inc/core_cmInstr.h **** }
 459              		.loc 2 300 1 is_stmt 0 view .LVU79
 460              		.thumb
 461              		.syntax unified
 462 000e 7047     		bx	lr
 463              	.L38:
 464              	.LBE23:
 465              	.LBE22:
 216:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     }
 466              		.loc 1 216 9 is_stmt 1 view .LVU80
 467              	.LBB24:
 468              	.LBI24:
 301:../../../support/CMSIS/inc/core_cmInstr.h **** 
 302:../../../support/CMSIS/inc/core_cmInstr.h **** 
 303:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Wait For Event
 304:../../../support/CMSIS/inc/core_cmInstr.h **** 
 305:../../../support/CMSIS/inc/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 306:../../../support/CMSIS/inc/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 307:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 308:../../../support/CMSIS/inc/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 469              		.loc 2 308 53 view .LVU81
 470              	.LBB25:
 309:../../../support/CMSIS/inc/core_cmInstr.h **** {
 310:../../../support/CMSIS/inc/core_cmInstr.h ****     __ASM volatile("wfe");
 471              		.loc 2 310 5 view .LVU82
 472              		.syntax unified
 473              	@ 310 "../../../support/CMSIS/inc/core_cmInstr.h" 1
 474 0010 20BF     		wfe
 475              	@ 0 "" 2
 476              		.thumb
 477              		.syntax unified
 478              	.LBE25:
 479              	.LBE24:
 218:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 480              		.loc 1 218 1 is_stmt 0 view .LVU83
 481 0012 7047     		bx	lr
 482              	.L41:
 483              		.align	2
 484              	.L40:
 485 0014 00ED00E0 		.word	-536810240
 486              		.cfi_endproc
 487              	.LFE127:
 489              		.section	.text.pmu_to_deepsleepmode,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 22


 490              		.align	1
 491              		.p2align 2,,3
 492              		.global	pmu_to_deepsleepmode
 493              		.syntax unified
 494              		.thumb
 495              		.thumb_func
 497              	pmu_to_deepsleepmode:
 498              	.LVL11:
 499              	.LFB128:
 236:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     static uint32_t reg_snap[4];
 500              		.loc 1 236 1 is_stmt 1 view -0
 501              		.cfi_startproc
 502              		@ args = 0, pretend = 0, frame = 0
 503              		@ frame_needed = 0, uses_anonymous_args = 0
 504              		@ link register save eliminated.
 237:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* clear stbmod and ldolp bits */
 505              		.loc 1 237 5 view .LVU85
 239:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 506              		.loc 1 239 5 view .LVU86
 239:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 507              		.loc 1 239 13 is_stmt 0 view .LVU87
 508 0000 294B     		ldr	r3, .L49
 236:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     static uint32_t reg_snap[4];
 509              		.loc 1 236 1 view .LVU88
 510 0002 30B4     		push	{r4, r5}
 511              	.LCFI2:
 512              		.cfi_def_cfa_offset 8
 513              		.cfi_offset 4, -8
 514              		.cfi_offset 5, -4
 239:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 515              		.loc 1 239 13 view .LVU89
 516 0004 1D68     		ldr	r5, [r3]
 517 0006 294C     		ldr	r4, .L49+4
 518 0008 2C40     		ands	r4, r4, r5
 519 000a 1C60     		str	r4, [r3]
 242:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 520              		.loc 1 242 5 is_stmt 1 view .LVU90
 242:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 521              		.loc 1 242 13 is_stmt 0 view .LVU91
 522 000c 1C68     		ldr	r4, [r3]
 245:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         if(PMU_LDO_NORMAL == ldo) {
 523              		.loc 1 245 7 view .LVU92
 524 000e B1F5402F 		cmp	r1, #786432
 242:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 525              		.loc 1 242 13 view .LVU93
 526 0012 44EA0004 		orr	r4, r4, r0
 527 0016 1C60     		str	r4, [r3]
 245:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         if(PMU_LDO_NORMAL == ldo) {
 528              		.loc 1 245 5 is_stmt 1 view .LVU94
 245:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         if(PMU_LDO_NORMAL == ldo) {
 529              		.loc 1 245 7 is_stmt 0 view .LVU95
 530 0018 3AD0     		beq	.L48
 531              	.LVL12:
 532              	.L43:
 253:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 533              		.loc 1 253 5 is_stmt 1 view .LVU96
 253:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 23


 534              		.loc 1 253 14 is_stmt 0 view .LVU97
 535 001a 254C     		ldr	r4, .L49+8
 255:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     reg_snap[1] = REG32(0xE000E100U);
 536              		.loc 1 255 17 view .LVU98
 537 001c 2549     		ldr	r1, .L49+12
 253:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 538              		.loc 1 253 14 view .LVU99
 539 001e 2069     		ldr	r0, [r4, #16]
 540              	.LVL13:
 255:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     reg_snap[1] = REG32(0xE000E100U);
 541              		.loc 1 255 19 view .LVU100
 542 0020 4FF0E023 		mov	r3, #-536813568
 253:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 543              		.loc 1 253 14 view .LVU101
 544 0024 40F00400 		orr	r0, r0, #4
 545 0028 2061     		str	r0, [r4, #16]
 255:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     reg_snap[1] = REG32(0xE000E100U);
 546              		.loc 1 255 5 is_stmt 1 view .LVU102
 255:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     reg_snap[1] = REG32(0xE000E100U);
 547              		.loc 1 255 19 is_stmt 0 view .LVU103
 548 002a 1869     		ldr	r0, [r3, #16]
 255:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     reg_snap[1] = REG32(0xE000E100U);
 549              		.loc 1 255 17 view .LVU104
 550 002c 0860     		str	r0, [r1]
 256:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     reg_snap[2] = REG32(0xE000E104U);
 551              		.loc 1 256 5 is_stmt 1 view .LVU105
 256:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     reg_snap[2] = REG32(0xE000E104U);
 552              		.loc 1 256 19 is_stmt 0 view .LVU106
 553 002e D3F80041 		ldr	r4, [r3, #256]
 257:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     reg_snap[3] = REG32(0xE000E108U);
 554              		.loc 1 257 19 view .LVU107
 555 0032 D3F80451 		ldr	r5, [r3, #260]
 260:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFF7FF831U;
 556              		.loc 1 260 24 view .LVU108
 557 0036 2048     		ldr	r0, .L49+16
 256:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     reg_snap[2] = REG32(0xE000E104U);
 558              		.loc 1 256 17 view .LVU109
 559 0038 C1E90145 		strd	r4, r5, [r1, #4]
 257:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     reg_snap[3] = REG32(0xE000E108U);
 560              		.loc 1 257 5 is_stmt 1 view .LVU110
 258:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 561              		.loc 1 258 5 view .LVU111
 258:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 562              		.loc 1 258 19 is_stmt 0 view .LVU112
 563 003c D3F80841 		ldr	r4, [r3, #264]
 258:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 564              		.loc 1 258 17 view .LVU113
 565 0040 CC60     		str	r4, [r1, #12]
 260:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFF7FF831U;
 566              		.loc 1 260 5 is_stmt 1 view .LVU114
 260:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFF7FF831U;
 567              		.loc 1 260 24 is_stmt 0 view .LVU115
 568 0042 1C69     		ldr	r4, [r3, #16]
 569 0044 2040     		ands	r0, r0, r4
 261:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E184U)  = 0XBFFFF8FFU;
 570              		.loc 1 261 25 view .LVU116
 571 0046 1D4C     		ldr	r4, .L49+20
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 24


 260:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFF7FF831U;
 572              		.loc 1 260 24 view .LVU117
 573 0048 1861     		str	r0, [r3, #16]
 261:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E184U)  = 0XBFFFF8FFU;
 574              		.loc 1 261 5 is_stmt 1 view .LVU118
 261:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E184U)  = 0XBFFFF8FFU;
 575              		.loc 1 261 25 is_stmt 0 view .LVU119
 576 004a C3F88041 		str	r4, [r3, #384]
 262:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFEFFFU;
 577              		.loc 1 262 5 is_stmt 1 view .LVU120
 263:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 578              		.loc 1 263 25 is_stmt 0 view .LVU121
 579 004e 6FF48050 		mvn	r0, #4096
 262:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFEFFFU;
 580              		.loc 1 262 25 view .LVU122
 581 0052 1B4C     		ldr	r4, .L49+24
 582 0054 C3F88441 		str	r4, [r3, #388]
 263:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 583              		.loc 1 263 5 is_stmt 1 view .LVU123
 263:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 584              		.loc 1 263 25 is_stmt 0 view .LVU124
 585 0058 C3F88801 		str	r0, [r3, #392]
 266:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         __WFI();
 586              		.loc 1 266 5 is_stmt 1 view .LVU125
 266:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         __WFI();
 587              		.loc 1 266 7 is_stmt 0 view .LVU126
 588 005c A2B9     		cbnz	r2, .L45
 267:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     } else {
 589              		.loc 1 267 9 is_stmt 1 view .LVU127
 590              	.LBB26:
 591              	.LBI26:
 297:../../../support/CMSIS/inc/core_cmInstr.h **** {
 592              		.loc 2 297 53 view .LVU128
 593              	.LBB27:
 299:../../../support/CMSIS/inc/core_cmInstr.h **** }
 594              		.loc 2 299 5 view .LVU129
 595              		.syntax unified
 596              	@ 299 "../../../support/CMSIS/inc/core_cmInstr.h" 1
 597 005e 30BF     		wfi
 598              	@ 0 "" 2
 599              		.thumb
 600              		.syntax unified
 601              	.L46:
 602              	.LBE27:
 603              	.LBE26:
 274:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E100U) = reg_snap[1];
 604              		.loc 1 274 5 view .LVU130
 274:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E100U) = reg_snap[1];
 605              		.loc 1 274 24 is_stmt 0 view .LVU131
 606 0060 4FF0E023 		mov	r3, #-536813568
 274:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E100U) = reg_snap[1];
 607              		.loc 1 274 34 view .LVU132
 608 0064 0868     		ldr	r0, [r1]
 275:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E104U) = reg_snap[2];
 609              		.loc 1 275 34 view .LVU133
 610 0066 4C68     		ldr	r4, [r1, #4]
 274:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E100U) = reg_snap[1];
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 25


 611              		.loc 1 274 24 view .LVU134
 612 0068 1861     		str	r0, [r3, #16]
 275:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E104U) = reg_snap[2];
 613              		.loc 1 275 5 is_stmt 1 view .LVU135
 277:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 614              		.loc 1 277 34 is_stmt 0 view .LVU136
 615 006a D1E90201 		ldrd	r0, r1, [r1, #8]
 280:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 616              		.loc 1 280 14 view .LVU137
 617 006e 104A     		ldr	r2, .L49+8
 618              	.LVL14:
 275:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E104U) = reg_snap[2];
 619              		.loc 1 275 24 view .LVU138
 620 0070 C3F80041 		str	r4, [r3, #256]
 276:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E108U) = reg_snap[3];
 621              		.loc 1 276 5 is_stmt 1 view .LVU139
 276:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E108U) = reg_snap[3];
 622              		.loc 1 276 24 is_stmt 0 view .LVU140
 623 0074 C3F80401 		str	r0, [r3, #260]
 277:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 624              		.loc 1 277 5 is_stmt 1 view .LVU141
 277:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 625              		.loc 1 277 24 is_stmt 0 view .LVU142
 626 0078 C3F80811 		str	r1, [r3, #264]
 280:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 627              		.loc 1 280 5 is_stmt 1 view .LVU143
 280:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 628              		.loc 1 280 14 is_stmt 0 view .LVU144
 629 007c 1369     		ldr	r3, [r2, #16]
 630 007e 23F00403 		bic	r3, r3, #4
 281:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 631              		.loc 1 281 1 view .LVU145
 632 0082 30BC     		pop	{r4, r5}
 633              	.LCFI3:
 634              		.cfi_remember_state
 635              		.cfi_restore 5
 636              		.cfi_restore 4
 637              		.cfi_def_cfa_offset 0
 280:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 638              		.loc 1 280 14 view .LVU146
 639 0084 1361     		str	r3, [r2, #16]
 281:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 640              		.loc 1 281 1 view .LVU147
 641 0086 7047     		bx	lr
 642              	.LVL15:
 643              	.L45:
 644              	.LCFI4:
 645              		.cfi_restore_state
 269:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         __WFE();
 646              		.loc 1 269 9 is_stmt 1 view .LVU148
 647              	.LBB28:
 648              	.LBI28:
 311:../../../support/CMSIS/inc/core_cmInstr.h **** }
 312:../../../support/CMSIS/inc/core_cmInstr.h **** 
 313:../../../support/CMSIS/inc/core_cmInstr.h **** 
 314:../../../support/CMSIS/inc/core_cmInstr.h **** /** \brief  Send Event
 315:../../../support/CMSIS/inc/core_cmInstr.h **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 26


 316:../../../support/CMSIS/inc/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 317:../../../support/CMSIS/inc/core_cmInstr.h ****  */
 318:../../../support/CMSIS/inc/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 649              		.loc 2 318 53 view .LVU149
 650              	.LBB29:
 319:../../../support/CMSIS/inc/core_cmInstr.h **** {
 320:../../../support/CMSIS/inc/core_cmInstr.h ****     __ASM volatile("sev");
 651              		.loc 2 320 5 view .LVU150
 652              		.syntax unified
 653              	@ 320 "../../../support/CMSIS/inc/core_cmInstr.h" 1
 654 0088 40BF     		sev
 655              	@ 0 "" 2
 656              		.thumb
 657              		.syntax unified
 658              	.LBE29:
 659              	.LBE28:
 270:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         __WFE();
 660              		.loc 1 270 9 view .LVU151
 661              	.LBB30:
 662              	.LBI30:
 308:../../../support/CMSIS/inc/core_cmInstr.h **** {
 663              		.loc 2 308 53 view .LVU152
 664              	.LBB31:
 310:../../../support/CMSIS/inc/core_cmInstr.h **** }
 665              		.loc 2 310 5 view .LVU153
 666              		.syntax unified
 667              	@ 310 "../../../support/CMSIS/inc/core_cmInstr.h" 1
 668 008a 20BF     		wfe
 669              	@ 0 "" 2
 670              		.thumb
 671              		.syntax unified
 672              	.LBE31:
 673              	.LBE30:
 271:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     }
 674              		.loc 1 271 9 view .LVU154
 675              	.LBB32:
 676              	.LBI32:
 308:../../../support/CMSIS/inc/core_cmInstr.h **** {
 677              		.loc 2 308 53 view .LVU155
 678              	.LBB33:
 310:../../../support/CMSIS/inc/core_cmInstr.h **** }
 679              		.loc 2 310 5 view .LVU156
 680              		.syntax unified
 681              	@ 310 "../../../support/CMSIS/inc/core_cmInstr.h" 1
 682 008c 20BF     		wfe
 683              	@ 0 "" 2
 311:../../../support/CMSIS/inc/core_cmInstr.h **** 
 684              		.loc 2 311 1 is_stmt 0 view .LVU157
 685              		.thumb
 686              		.syntax unified
 687 008e E7E7     		b	.L46
 688              	.LVL16:
 689              	.L48:
 311:../../../support/CMSIS/inc/core_cmInstr.h **** 
 690              		.loc 2 311 1 view .LVU158
 691              	.LBE33:
 692              	.LBE32:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 27


 246:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDNP);
 693              		.loc 1 246 9 is_stmt 1 view .LVU159
 247:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         } else {
 694              		.loc 1 247 21 is_stmt 0 view .LVU160
 695 0090 1968     		ldr	r1, [r3]
 696              	.LVL17:
 247:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         } else {
 697              		.loc 1 247 21 view .LVU161
 698 0092 41F44021 		orr	r1, r1, #786432
 246:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDNP);
 699              		.loc 1 246 11 view .LVU162
 700 0096 18B9     		cbnz	r0, .L44
 247:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         } else {
 701              		.loc 1 247 13 is_stmt 1 view .LVU163
 247:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         } else {
 702              		.loc 1 247 21 is_stmt 0 view .LVU164
 703 0098 41F40061 		orr	r1, r1, #2048
 704 009c 1960     		str	r1, [r3]
 705 009e BCE7     		b	.L43
 706              	.L44:
 249:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         }
 707              		.loc 1 249 13 is_stmt 1 view .LVU165
 249:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         }
 708              		.loc 1 249 21 is_stmt 0 view .LVU166
 709 00a0 41F48061 		orr	r1, r1, #1024
 710 00a4 1960     		str	r1, [r3]
 711 00a6 B8E7     		b	.L43
 712              	.L50:
 713              		.align	2
 714              	.L49:
 715 00a8 00700040 		.word	1073770496
 716 00ac FCF3F3FF 		.word	-789508
 717 00b0 00ED00E0 		.word	-536810240
 718 00b4 00000000 		.word	.LANCHOR0
 719 00b8 04000100 		.word	65540
 720 00bc 31F87FFF 		.word	-8390607
 721 00c0 FFF8FFBF 		.word	-1073743617
 722              		.cfi_endproc
 723              	.LFE128:
 725              		.section	.text.pmu_to_standbymode,"ax",%progbits
 726              		.align	1
 727              		.p2align 2,,3
 728              		.global	pmu_to_standbymode
 729              		.syntax unified
 730              		.thumb
 731              		.thumb_func
 733              	pmu_to_standbymode:
 734              	.LFB129:
 290:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* set stbmod bit */
 735              		.loc 1 290 1 is_stmt 1 view -0
 736              		.cfi_startproc
 737              		@ args = 0, pretend = 0, frame = 0
 738              		@ frame_needed = 0, uses_anonymous_args = 0
 739              		@ link register save eliminated.
 292:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 740              		.loc 1 292 5 view .LVU168
 292:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 28


 741              		.loc 1 292 13 is_stmt 0 view .LVU169
 742 0000 114A     		ldr	r2, .L53
 298:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 743              		.loc 1 298 14 view .LVU170
 744 0002 1248     		ldr	r0, .L53+4
 292:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 745              		.loc 1 292 13 view .LVU171
 746 0004 1168     		ldr	r1, [r2]
 747 0006 41F00201 		orr	r1, r1, #2
 290:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     /* set stbmod bit */
 748              		.loc 1 290 1 view .LVU172
 749 000a 10B4     		push	{r4}
 750              	.LCFI5:
 751              		.cfi_def_cfa_offset 4
 752              		.cfi_offset 4, -4
 292:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 753              		.loc 1 292 13 view .LVU173
 754 000c 1160     		str	r1, [r2]
 295:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 755              		.loc 1 295 5 is_stmt 1 view .LVU174
 295:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 756              		.loc 1 295 13 is_stmt 0 view .LVU175
 757 000e 1168     		ldr	r1, [r2]
 758 0010 41F00401 		orr	r1, r1, #4
 759 0014 1160     		str	r1, [r2]
 298:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 760              		.loc 1 298 5 is_stmt 1 view .LVU176
 298:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 761              		.loc 1 298 14 is_stmt 0 view .LVU177
 762 0016 0169     		ldr	r1, [r0, #16]
 300:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFFFFFFF7U;
 763              		.loc 1 300 24 view .LVU178
 764 0018 0D4A     		ldr	r2, .L53+8
 765 001a 4FF0E023 		mov	r3, #-536813568
 298:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 766              		.loc 1 298 14 view .LVU179
 767 001e 41F00401 		orr	r1, r1, #4
 768 0022 0161     		str	r1, [r0, #16]
 300:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFFFFFFF7U;
 769              		.loc 1 300 5 is_stmt 1 view .LVU180
 300:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFFFFFFF7U;
 770              		.loc 1 300 24 is_stmt 0 view .LVU181
 771 0024 1969     		ldr	r1, [r3, #16]
 301:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E184U)  = 0XFFFFFDFFU;
 772              		.loc 1 301 25 view .LVU182
 773 0026 6FF00804 		mvn	r4, #8
 300:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFFFFFFF7U;
 774              		.loc 1 300 24 view .LVU183
 775 002a 0A40     		ands	r2, r2, r1
 302:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFFFFFU;
 776              		.loc 1 302 25 view .LVU184
 777 002c 6FF40070 		mvn	r0, #512
 303:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 778              		.loc 1 303 25 view .LVU185
 779 0030 4FF0FF31 		mov	r1, #-1
 300:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E180U)  = 0XFFFFFFF7U;
 780              		.loc 1 300 24 view .LVU186
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 29


 781 0034 1A61     		str	r2, [r3, #16]
 301:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E184U)  = 0XFFFFFDFFU;
 782              		.loc 1 301 5 is_stmt 1 view .LVU187
 301:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E184U)  = 0XFFFFFDFFU;
 783              		.loc 1 301 25 is_stmt 0 view .LVU188
 784 0036 C3F88041 		str	r4, [r3, #384]
 302:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFFFFFU;
 785              		.loc 1 302 5 is_stmt 1 view .LVU189
 302:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFFFFFU;
 786              		.loc 1 302 25 is_stmt 0 view .LVU190
 787 003a C3F88401 		str	r0, [r3, #388]
 303:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 788              		.loc 1 303 5 is_stmt 1 view .LVU191
 303:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 789              		.loc 1 303 25 is_stmt 0 view .LVU192
 790 003e C3F88811 		str	r1, [r3, #392]
 306:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 791              		.loc 1 306 5 is_stmt 1 view .LVU193
 792              	.LBB34:
 793              	.LBI34:
 297:../../../support/CMSIS/inc/core_cmInstr.h **** {
 794              		.loc 2 297 53 view .LVU194
 795              	.LBB35:
 299:../../../support/CMSIS/inc/core_cmInstr.h **** }
 796              		.loc 2 299 5 view .LVU195
 797              		.syntax unified
 798              	@ 299 "../../../support/CMSIS/inc/core_cmInstr.h" 1
 799 0042 30BF     		wfi
 800              	@ 0 "" 2
 801              		.thumb
 802              		.syntax unified
 803              	.LBE35:
 804              	.LBE34:
 307:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 805              		.loc 1 307 1 is_stmt 0 view .LVU196
 806 0044 10BC     		pop	{r4}
 807              	.LCFI6:
 808              		.cfi_restore 4
 809              		.cfi_def_cfa_offset 0
 810 0046 7047     		bx	lr
 811              	.L54:
 812              		.align	2
 813              	.L53:
 814 0048 00700040 		.word	1073770496
 815 004c 00ED00E0 		.word	-536810240
 816 0050 04000100 		.word	65540
 817              		.cfi_endproc
 818              	.LFE129:
 820              		.section	.text.pmu_wakeup_pin_enable,"ax",%progbits
 821              		.align	1
 822              		.p2align 2,,3
 823              		.global	pmu_wakeup_pin_enable
 824              		.syntax unified
 825              		.thumb
 826              		.thumb_func
 828              	pmu_wakeup_pin_enable:
 829              	.LFB130:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 30


 316:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CS |= PMU_CS_WUPEN;
 830              		.loc 1 316 1 is_stmt 1 view -0
 831              		.cfi_startproc
 832              		@ args = 0, pretend = 0, frame = 0
 833              		@ frame_needed = 0, uses_anonymous_args = 0
 834              		@ link register save eliminated.
 317:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 835              		.loc 1 317 5 view .LVU198
 317:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 836              		.loc 1 317 12 is_stmt 0 view .LVU199
 837 0000 024A     		ldr	r2, .L56
 838 0002 5368     		ldr	r3, [r2, #4]
 839 0004 43F48073 		orr	r3, r3, #256
 840 0008 5360     		str	r3, [r2, #4]
 318:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 841              		.loc 1 318 1 view .LVU200
 842 000a 7047     		bx	lr
 843              	.L57:
 844              		.align	2
 845              	.L56:
 846 000c 00700040 		.word	1073770496
 847              		.cfi_endproc
 848              	.LFE130:
 850              		.section	.text.pmu_wakeup_pin_disable,"ax",%progbits
 851              		.align	1
 852              		.p2align 2,,3
 853              		.global	pmu_wakeup_pin_disable
 854              		.syntax unified
 855              		.thumb
 856              		.thumb_func
 858              	pmu_wakeup_pin_disable:
 859              	.LFB131:
 327:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CS &= ~PMU_CS_WUPEN;
 860              		.loc 1 327 1 is_stmt 1 view -0
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 0
 863              		@ frame_needed = 0, uses_anonymous_args = 0
 864              		@ link register save eliminated.
 328:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 865              		.loc 1 328 5 view .LVU202
 328:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 866              		.loc 1 328 12 is_stmt 0 view .LVU203
 867 0000 024A     		ldr	r2, .L59
 868 0002 5368     		ldr	r3, [r2, #4]
 869 0004 23F48073 		bic	r3, r3, #256
 870 0008 5360     		str	r3, [r2, #4]
 329:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 871              		.loc 1 329 1 view .LVU204
 872 000a 7047     		bx	lr
 873              	.L60:
 874              		.align	2
 875              	.L59:
 876 000c 00700040 		.word	1073770496
 877              		.cfi_endproc
 878              	.LFE131:
 880              		.section	.text.pmu_backup_ldo_config,"ax",%progbits
 881              		.align	1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 31


 882              		.p2align 2,,3
 883              		.global	pmu_backup_ldo_config
 884              		.syntax unified
 885              		.thumb
 886              		.thumb_func
 888              	pmu_backup_ldo_config:
 889              	.LVL18:
 890              	.LFB132:
 340:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CS &= ~PMU_CS_BLDOON;
 891              		.loc 1 340 1 is_stmt 1 view -0
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 0
 894              		@ frame_needed = 0, uses_anonymous_args = 0
 895              		@ link register save eliminated.
 341:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CS |= bkp_ldo;
 896              		.loc 1 341 5 view .LVU206
 341:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CS |= bkp_ldo;
 897              		.loc 1 341 12 is_stmt 0 view .LVU207
 898 0000 044B     		ldr	r3, .L62
 899 0002 5968     		ldr	r1, [r3, #4]
 900 0004 21F40071 		bic	r1, r1, #512
 901 0008 5960     		str	r1, [r3, #4]
 342:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 902              		.loc 1 342 5 is_stmt 1 view .LVU208
 342:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 903              		.loc 1 342 12 is_stmt 0 view .LVU209
 904 000a 5A68     		ldr	r2, [r3, #4]
 905 000c 0243     		orrs	r2, r2, r0
 906 000e 5A60     		str	r2, [r3, #4]
 343:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 907              		.loc 1 343 1 view .LVU210
 908 0010 7047     		bx	lr
 909              	.L63:
 910 0012 00BF     		.align	2
 911              	.L62:
 912 0014 00700040 		.word	1073770496
 913              		.cfi_endproc
 914              	.LFE132:
 916              		.section	.text.pmu_backup_write_enable,"ax",%progbits
 917              		.align	1
 918              		.p2align 2,,3
 919              		.global	pmu_backup_write_enable
 920              		.syntax unified
 921              		.thumb
 922              		.thumb_func
 924              	pmu_backup_write_enable:
 925              	.LFB133:
 352:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL |= PMU_CTL_BKPWEN;
 926              		.loc 1 352 1 is_stmt 1 view -0
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 0
 929              		@ frame_needed = 0, uses_anonymous_args = 0
 930              		@ link register save eliminated.
 353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 931              		.loc 1 353 5 view .LVU212
 353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 932              		.loc 1 353 13 is_stmt 0 view .LVU213
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 32


 933 0000 024A     		ldr	r2, .L65
 934 0002 1368     		ldr	r3, [r2]
 935 0004 43F48073 		orr	r3, r3, #256
 936 0008 1360     		str	r3, [r2]
 354:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 937              		.loc 1 354 1 view .LVU214
 938 000a 7047     		bx	lr
 939              	.L66:
 940              		.align	2
 941              	.L65:
 942 000c 00700040 		.word	1073770496
 943              		.cfi_endproc
 944              	.LFE133:
 946              		.section	.text.pmu_backup_write_disable,"ax",%progbits
 947              		.align	1
 948              		.p2align 2,,3
 949              		.global	pmu_backup_write_disable
 950              		.syntax unified
 951              		.thumb
 952              		.thumb_func
 954              	pmu_backup_write_disable:
 955              	.LFB134:
 363:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     PMU_CTL &= ~PMU_CTL_BKPWEN;
 956              		.loc 1 363 1 is_stmt 1 view -0
 957              		.cfi_startproc
 958              		@ args = 0, pretend = 0, frame = 0
 959              		@ frame_needed = 0, uses_anonymous_args = 0
 960              		@ link register save eliminated.
 364:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 961              		.loc 1 364 5 view .LVU216
 364:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 962              		.loc 1 364 13 is_stmt 0 view .LVU217
 963 0000 024A     		ldr	r2, .L68
 964 0002 1368     		ldr	r3, [r2]
 965 0004 23F48073 		bic	r3, r3, #256
 966 0008 1360     		str	r3, [r2]
 365:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 967              		.loc 1 365 1 view .LVU218
 968 000a 7047     		bx	lr
 969              	.L69:
 970              		.align	2
 971              	.L68:
 972 000c 00700040 		.word	1073770496
 973              		.cfi_endproc
 974              	.LFE134:
 976              		.section	.text.pmu_flag_get,"ax",%progbits
 977              		.align	1
 978              		.p2align 2,,3
 979              		.global	pmu_flag_get
 980              		.syntax unified
 981              		.thumb
 982              		.thumb_func
 984              	pmu_flag_get:
 985              	.LVL19:
 986              	.LFB135:
 382:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     if(PMU_CS & flag) {
 987              		.loc 1 382 1 is_stmt 1 view -0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 33


 988              		.cfi_startproc
 989              		@ args = 0, pretend = 0, frame = 0
 990              		@ frame_needed = 0, uses_anonymous_args = 0
 991              		@ link register save eliminated.
 992              		.loc 1 383 5 view .LVU220
 993              		.loc 1 383 8 is_stmt 0 view .LVU221
 994 0000 034B     		ldr	r3, .L71
 995 0002 5B68     		ldr	r3, [r3, #4]
 996              		.loc 1 383 7 view .LVU222
 997 0004 0342     		tst	r3, r0
 384:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         return SET;
 385:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     } else {
 386:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         return RESET;
 387:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     }
 388:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 998              		.loc 1 388 1 view .LVU223
 999 0006 14BF     		ite	ne
 1000 0008 0120     		movne	r0, #1
 1001              	.LVL20:
 1002              		.loc 1 388 1 view .LVU224
 1003 000a 0020     		moveq	r0, #0
 1004 000c 7047     		bx	lr
 1005              	.L72:
 1006 000e 00BF     		.align	2
 1007              	.L71:
 1008 0010 00700040 		.word	1073770496
 1009              		.cfi_endproc
 1010              	.LFE135:
 1012              		.section	.text.pmu_flag_clear,"ax",%progbits
 1013              		.align	1
 1014              		.p2align 2,,3
 1015              		.global	pmu_flag_clear
 1016              		.syntax unified
 1017              		.thumb
 1018              		.thumb_func
 1020              	pmu_flag_clear:
 1021              	.LVL21:
 1022              	.LFB136:
 389:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** 
 390:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** /*!
 391:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \brief      clear flag bit
 392:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[in]  flag:
 393:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_RESET_WAKEUP: reset wakeup flag
 394:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****       \arg        PMU_FLAG_RESET_STANDBY: reset standby flag
 395:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \param[out] none
 396:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     \retval     none
 397:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** */
 398:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** void pmu_flag_clear(uint32_t flag)
 399:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** {
 1023              		.loc 1 399 1 is_stmt 1 view -0
 1024              		.cfi_startproc
 1025              		@ args = 0, pretend = 0, frame = 0
 1026              		@ frame_needed = 0, uses_anonymous_args = 0
 1027              		@ link register save eliminated.
 400:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     switch(flag) {
 1028              		.loc 1 400 5 view .LVU226
 1029 0000 40B1     		cbz	r0, .L74
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 34


 1030 0002 0128     		cmp	r0, #1
 1031 0004 05D1     		bne	.L77
 401:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     case PMU_FLAG_RESET_WAKEUP:
 402:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         /* reset wakeup flag */
 403:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         PMU_CTL |= PMU_CTL_WURST;
 404:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         break;
 405:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     case PMU_FLAG_RESET_STANDBY:
 406:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         /* reset standby flag */
 407:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         PMU_CTL |= PMU_CTL_STBRST;
 1032              		.loc 1 407 9 view .LVU227
 1033              		.loc 1 407 17 is_stmt 0 view .LVU228
 1034 0006 064A     		ldr	r2, .L78
 1035 0008 1368     		ldr	r3, [r2]
 1036 000a 43F00803 		orr	r3, r3, #8
 1037 000e 1360     		str	r3, [r2]
 408:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         break;
 1038              		.loc 1 408 9 is_stmt 1 view .LVU229
 409:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     default :
 410:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         break;
 411:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     }
 412:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c **** }
 1039              		.loc 1 412 1 is_stmt 0 view .LVU230
 1040 0010 7047     		bx	lr
 1041              	.L77:
 1042 0012 7047     		bx	lr
 1043              	.L74:
 403:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         break;
 1044              		.loc 1 403 9 is_stmt 1 view .LVU231
 403:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****         break;
 1045              		.loc 1 403 17 is_stmt 0 view .LVU232
 1046 0014 024A     		ldr	r2, .L78
 1047 0016 1368     		ldr	r3, [r2]
 1048 0018 43F00403 		orr	r3, r3, #4
 1049 001c 1360     		str	r3, [r2]
 404:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_pmu.c ****     case PMU_FLAG_RESET_STANDBY:
 1050              		.loc 1 404 9 is_stmt 1 view .LVU233
 1051 001e 7047     		bx	lr
 1052              	.L79:
 1053              		.align	2
 1054              	.L78:
 1055 0020 00700040 		.word	1073770496
 1056              		.cfi_endproc
 1057              	.LFE136:
 1059              		.section	.bss.reg_snap.0,"aw",%nobits
 1060              		.align	2
 1061              		.set	.LANCHOR0,. + 0
 1064              	reg_snap.0:
 1065 0000 00000000 		.space	16
 1065      00000000 
 1065      00000000 
 1065      00000000 
 1066              		.text
 1067              	.Letext0:
 1068              		.file 3 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 1069              		.file 4 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 1070              		.file 5 "../../../support/CMSIS/inc/core_cm4.h"
 1071              		.file 6 "../../../support/device/gd32f4xx/inc/gd32f4xx.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 35


 1072              		.file 7 "../../../support/device/gd32f4xx/peripherals/inc/gd32f4xx_rcu.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 36


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_pmu.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:18     .text.pmu_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:25     .text.pmu_deinit:0000000000000000 pmu_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:58     .text.pmu_lvd_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:65     .text.pmu_lvd_select:0000000000000000 pmu_lvd_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:99     .text.pmu_lvd_select:0000000000000024 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:104    .text.pmu_lvd_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:111    .text.pmu_lvd_disable:0000000000000000 pmu_lvd_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:129    .text.pmu_lvd_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:134    .text.pmu_ldo_output_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:141    .text.pmu_ldo_output_select:0000000000000000 pmu_ldo_output_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:165    .text.pmu_ldo_output_select:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:170    .text.pmu_highdriver_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:177    .text.pmu_highdriver_mode_enable:0000000000000000 pmu_highdriver_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:195    .text.pmu_highdriver_mode_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:200    .text.pmu_highdriver_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:207    .text.pmu_highdriver_mode_disable:0000000000000000 pmu_highdriver_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:225    .text.pmu_highdriver_mode_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:230    .text.pmu_highdriver_switch_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:237    .text.pmu_highdriver_switch_select:0000000000000000 pmu_highdriver_switch_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:287    .text.pmu_highdriver_switch_select:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:292    .text.pmu_lowdriver_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:299    .text.pmu_lowdriver_mode_enable:0000000000000000 pmu_lowdriver_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:317    .text.pmu_lowdriver_mode_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:322    .text.pmu_lowdriver_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:329    .text.pmu_lowdriver_mode_disable:0000000000000000 pmu_lowdriver_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:347    .text.pmu_lowdriver_mode_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:352    .text.pmu_lowpower_driver_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:359    .text.pmu_lowpower_driver_config:0000000000000000 pmu_lowpower_driver_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:383    .text.pmu_lowpower_driver_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:388    .text.pmu_normalpower_driver_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:395    .text.pmu_normalpower_driver_config:0000000000000000 pmu_normalpower_driver_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:419    .text.pmu_normalpower_driver_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:424    .text.pmu_to_sleepmode:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:431    .text.pmu_to_sleepmode:0000000000000000 pmu_to_sleepmode
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:485    .text.pmu_to_sleepmode:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:490    .text.pmu_to_deepsleepmode:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:497    .text.pmu_to_deepsleepmode:0000000000000000 pmu_to_deepsleepmode
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:715    .text.pmu_to_deepsleepmode:00000000000000a8 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:726    .text.pmu_to_standbymode:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:733    .text.pmu_to_standbymode:0000000000000000 pmu_to_standbymode
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:814    .text.pmu_to_standbymode:0000000000000048 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:821    .text.pmu_wakeup_pin_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:828    .text.pmu_wakeup_pin_enable:0000000000000000 pmu_wakeup_pin_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:846    .text.pmu_wakeup_pin_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:851    .text.pmu_wakeup_pin_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:858    .text.pmu_wakeup_pin_disable:0000000000000000 pmu_wakeup_pin_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:876    .text.pmu_wakeup_pin_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:881    .text.pmu_backup_ldo_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:888    .text.pmu_backup_ldo_config:0000000000000000 pmu_backup_ldo_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:912    .text.pmu_backup_ldo_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:917    .text.pmu_backup_write_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:924    .text.pmu_backup_write_enable:0000000000000000 pmu_backup_write_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:942    .text.pmu_backup_write_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:947    .text.pmu_backup_write_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:954    .text.pmu_backup_write_disable:0000000000000000 pmu_backup_write_disable
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s 			page 37


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:972    .text.pmu_backup_write_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:977    .text.pmu_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:984    .text.pmu_flag_get:0000000000000000 pmu_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:1008   .text.pmu_flag_get:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:1013   .text.pmu_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:1020   .text.pmu_flag_clear:0000000000000000 pmu_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:1055   .text.pmu_flag_clear:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:1060   .bss.reg_snap.0:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc7tJiuc.s:1064   .bss.reg_snap.0:0000000000000000 reg_snap.0

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
