0.7
2020.2
Oct 13 2023
20:21:30
/home/kuro/Principles_of_Computer_Organization/lab/lab3/lab3_vivado/lab3_vivado.gen/sources_1/ip/DATA_MEM/sim/DATA_MEM.v,1712244050,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/lab3_vivado/lab3_vivado.gen/sources_1/ip/INST_MEM/sim/INST_MEM.v,,DATA_MEM,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/lab3_vivado/lab3_vivado.gen/sources_1/ip/INST_MEM/sim/INST_MEM.v,1712287510,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/CPU.v,,INST_MEM,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/lab3_vivado/lab3_vivado.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/tb.v,1712748245,verilog,,,,tb_,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/CPU.v,1712747944,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/alu.v,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/include/config.v,CPU,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/alu.v,1711874025,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/decoder.v,,ALU,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/decoder.v,1712308388,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/mux.v,,DECODE,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/include/config.v,1712304251,verilog,,,,,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/mux.v,1712244812,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/pc.v,,MUX1,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/pc.v,1712307453,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/pc_plus4.v,,PC,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/pc_plus4.v,1712321824,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/reg.v,,PC_PLUS4,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/reg.v,1712311572,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/tb.v,,REG_FILE,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/MEM/MEM_BRIDGE.v,1711955280,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/MEM/MMIO.v,,MEM_BRIDGE,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/MEM/MMIO.v,1711955280,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/PDU.v,,MMIO,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/PDU.v,1711955280,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/RTL/PDU_decode.v,,PDU,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/RTL/BP_LIST_REG.v,1711955280,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/CPU.v,,BP_LIST_REG,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/RTL/INFO_SENDER.v,1711955280,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/MEM/MEM_BRIDGE.v,,INFO_SENDER,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/RTL/PDU_decode.v,1711955280,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/UTILS/POSEDGE_GEN.v,,PDU_DECODE,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/UART/UART_RX.v,1711955280,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/UART/UART_TX.v,,UART_RX,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/UART/UART_TX.v,1711955280,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/CPU/alu.v,,UART_TX,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/UTILS/HEX2ASCII.v,1711955280,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/UTILS/HEX2UART.v,,Hex2ASC,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/UTILS/HEX2UART.v,1711955280,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/RTL/INFO_SENDER.v,,HEX2UART,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/UTILS/POSEDGE_GEN.v,1711955280,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/UTILS/QUEUE.v,,POSEDGE_GEN,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/UTILS/QUEUE.v,1711955280,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/UTILS/Segment.v,,QUEUE,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/UTILS/Segment.v,1711955280,verilog,,/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/PDU/UART/UART_RX.v,,Segment,,,,,,,,
/home/kuro/Principles_of_Computer_Organization/lab/lab3/vsrc/TOP.v,1711955412,verilog,,,,TOP,,,,,,,,
