
---------- Begin Simulation Statistics ----------
final_tick                                70770880000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    488                       # Simulator instruction rate (inst/s)
host_mem_usage                               22530528                       # Number of bytes of host memory used
host_op_rate                                      499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                131064.34                       # Real time elapsed on the host
host_tick_rate                                 319558                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63925422                       # Number of instructions simulated
sim_ops                                      65347358                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041883                       # Number of seconds simulated
sim_ticks                                 41882721875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.926215                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3097116                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3228644                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 50                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18304                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3135452                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              22579                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           27467                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4888                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3318740                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   48431                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7870                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    19522478                       # Number of instructions committed
system.cpu.committedOps                      19757216                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.414124                       # CPI: cycles per instruction
system.cpu.discardedOps                         68466                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            9940219                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            582326                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6099725                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        20798751                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292901                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       33                       # number of quiesce instructions executed
system.cpu.numCycles                         66652165                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        33                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                12934177     65.47%     65.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8038      0.04%     65.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                 616089      3.12%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6198912     31.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 19757216                       # Class of committed instruction
system.cpu.quiesceCycles                       360190                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        45853414                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5786578                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1855270                       # Transaction distribution
system.membus.trans_dist::ReadResp            1857918                       # Transaction distribution
system.membus.trans_dist::WriteReq            1072528                       # Transaction distribution
system.membus.trans_dist::WriteResp           1072528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2126                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1357                       # Transaction distribution
system.membus.trans_dist::ReadExReq               987                       # Transaction distribution
system.membus.trans_dist::ReadExResp              987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2461                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      2889728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2889728                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      5789759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        60628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      5865940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5779456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5779456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11645805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       355648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        85316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       473076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    184942592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    184942592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               185427636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8713366                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000002                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001397                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8713349    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             8713366                       # Request fanout histogram
system.membus.reqLayer6.occupancy         14661843837                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              35.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            76601500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              385375                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15705625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           60829770                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11300273083                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             27.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             939500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma     16646144                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     47054848                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     29687808                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     46989312                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       520192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      8122368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       927744                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      5253120                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    726044121                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    397446566                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1123490688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    413094069                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    708831868                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1121925937                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1139138190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1106278435                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2245416625                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     30343168                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma     16515072                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3     17235968                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     29556736                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     46792704                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      7585792                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       516096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      8101888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      4308992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       923648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      5232640                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    724479371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    394317066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1118796437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    411529319                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    705702368                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1117231687                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1136008690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1100019434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2236028123                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2076672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2076672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3733098                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3733098                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9898                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         9870                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         9898                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         9842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        60628                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2887680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      2887680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11619540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15554                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        15510                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        15554                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        15466                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        85316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     46202880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     46202880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    185027908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19861793875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy  15780557403                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9963114000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1851392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1851392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1038336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1038336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1447936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1443840                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1447936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1439744                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5779456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     46202880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    184942592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4533029                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4533029    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4533029                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9350209285                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10295296000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30605312                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47316992                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29622272                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47054848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7651328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       522240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8173568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4358144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       925696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5283840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    730738372                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    399011317                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1129749689                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    416223570                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    707267118                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1123490688                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1146961942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1106278435                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2253240376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     30277632                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma     16580608                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1     17235968                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     29622272                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     46858240                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      7569408                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       518144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      8087552                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      4308992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       925696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      5234688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    722914621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    395881816                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1118796437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    411529319                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    707267118                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1118796437                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1134443939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1103148934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2237592874                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11968                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11968                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          187                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          204                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       285750                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        25977                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         311728                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       285750                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       285750                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       285750                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        25977                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        311728                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     29687808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     29556736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         219584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          118708672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       136064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16711680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma     16580608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma     16646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma     16515072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66589568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       463872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       461824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1854823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2126                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       261120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       259072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       260096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       258048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1040462                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    707267118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    707267118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    708831868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    705702368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5242830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2834311303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3248690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    399011317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    395881816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    397446566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    394317066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1589905455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3248690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1106278435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1103148934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1106278435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1100019434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5242830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4424216758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    723952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    721904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    723968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    719857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000647721000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7377                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7377                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3415042                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1093259                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1854823                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1040462                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1854823                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1040462                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            115927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            115924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            115918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            115920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            115938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            115934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            115990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            115927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            115939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            115924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           115920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           115902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           115889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           115910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           115908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             65024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             65087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             65046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            65015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            65016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            65005                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59804938190                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9273865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            108492729440                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32243.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58493.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2473                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1730059                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  968260                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1854823                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1040462                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1632015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   65301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   64849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  51186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  67117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  77094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  47358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6300                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       196923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.957593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.382001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.933310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4459      2.26%      2.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4766      2.42%      4.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2918      1.48%      6.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3273      1.66%      7.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3375      1.71%      9.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3207      1.63%     11.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2699      1.37%     12.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3745      1.90%     14.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       168481     85.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       196923                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     251.426732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1083.379032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6872     93.15%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            6      0.08%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            7      0.09%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     93.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          288      3.90%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           10      0.14%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.03%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.03%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            6      0.08%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399          166      2.25%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.01%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447           13      0.18%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10496-10751            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7377                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     141.041616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     95.182871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    150.395767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1146     15.53%     15.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           335      4.54%     20.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          2493     33.79%     53.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127         1478     20.04%     73.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159          211      2.86%     76.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191          143      1.94%     78.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           96      1.30%     80.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          254      3.44%     83.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          445      6.03%     89.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          211      2.86%     92.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351          170      2.30%     94.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           53      0.72%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           20      0.27%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            9      0.12%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            9      0.12%     95.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            8      0.11%     95.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.03%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.01%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            7      0.09%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639           16      0.22%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            3      0.04%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703          121      1.64%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735           45      0.61%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767           19      0.26%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799           13      0.18%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831           13      0.18%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863           12      0.16%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895           20      0.27%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927           15      0.20%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            4      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7377                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              118705472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66589696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               118708672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             66589568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2834.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1589.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2834.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1589.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41882657500                       # Total gap between requests
system.mem_ctrls.avgGap                      14465.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29621248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     29621248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     29687808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     29555776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       219392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       137152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16710720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma     16580608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma     16646144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma     16515072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 707242668.907845377922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 707242668.907845377922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 708831868.392030119896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 705679446.722921490669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5238245.992101009004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3274667.783276680857                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 398988395.498113751411                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 395881816.121818125248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 397446566.383169174194                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 394317065.860467076302                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       463872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       461824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2126                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       261120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       259072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       260096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       258048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27006279750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  27065521290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  27062291515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  27041261655                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    317375230                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28056981585                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 121669305290                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 210726723875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma 108384435385                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 396750922765                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58348.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58476.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58340.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58553.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     92502.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13197075.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    465951.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    813390.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    416709.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1537508.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8126533700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2265690000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31492464710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  66                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            33                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     6822185.606061                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1682959.623653                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1354125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      9675250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              33                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     70545747875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    225132125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10515930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10515930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10515930                       # number of overall hits
system.cpu.icache.overall_hits::total        10515930                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          187                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            187                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          187                       # number of overall misses
system.cpu.icache.overall_misses::total           187                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8126875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8126875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8126875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8126875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10516117                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10516117                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10516117                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10516117                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.224599                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.224599                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.224599                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.224599                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          187                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          187                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          187                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          187                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7831875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7831875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7831875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7831875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41881.684492                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41881.684492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41881.684492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41881.684492                       # average overall mshr miss latency
system.cpu.icache.replacements                     35                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10515930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10515930                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          187                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           187                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8126875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8126875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10516117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10516117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.224599                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.224599                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          187                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7831875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7831875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41881.684492                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41881.684492                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           352.828160                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2756887                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          78768.200000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   352.828160                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.689117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.689117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21032421                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21032421                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       979975                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           979975                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       979975                       # number of overall hits
system.cpu.dcache.overall_hits::total          979975                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4382                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4382                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4382                       # number of overall misses
system.cpu.dcache.overall_misses::total          4382                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    562332000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    562332000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    562332000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    562332000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       984357                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       984357                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       984357                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       984357                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004452                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004452                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004452                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004452                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 128327.704245                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 128327.704245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 128327.704245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 128327.704245                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2126                       # number of writebacks
system.cpu.dcache.writebacks::total              2126                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          934                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          934                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          934                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          934                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38070                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38070                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    434522625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    434522625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    434522625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    434522625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     84564250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84564250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003503                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003503                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 126021.642981                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 126021.642981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 126021.642981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 126021.642981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2221.283163                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2221.283163                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3448                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       601527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          601527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    315465250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    315465250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       604004                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       604004                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 127357.791683                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 127357.791683                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2461                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2461                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3878                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3878                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    310057625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    310057625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     84564250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84564250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004074                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004074                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 125988.470134                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 125988.470134                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21806.150077                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21806.150077                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       378448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         378448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    246866750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    246866750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       380353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       380353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 129588.845144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 129588.845144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          918                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          918                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34192                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34192                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    124465000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    124465000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002595                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002595                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 126104.356636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 126104.356636                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      2889728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      2889728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  30572605625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  30572605625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10579.752013                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10579.752013                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       733017                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       733017                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      2156711                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      2156711                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  29713729677                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  29713729677                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13777.334876                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13777.334876                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               77923                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3448                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.599478                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27058700                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27058700                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70770880000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                70771016250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    488                       # Simulator instruction rate (inst/s)
host_mem_usage                               22530528                       # Number of bytes of host memory used
host_op_rate                                      499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                131064.42                       # Real time elapsed on the host
host_tick_rate                                 319559                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63925431                       # Number of instructions simulated
sim_ops                                      65347373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041883                       # Number of seconds simulated
sim_ticks                                 41882858125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.926038                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3097117                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3228651                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 51                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18306                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3135452                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              22579                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           27467                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4888                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3318749                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   48433                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7870                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    19522487                       # Number of instructions committed
system.cpu.committedOps                      19757231                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.414134                       # CPI: cycles per instruction
system.cpu.discardedOps                         68473                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            9940241                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            582326                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6099725                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        20798920                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292900                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       33                       # number of quiesce instructions executed
system.cpu.numCycles                         66652383                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        33                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                12934185     65.47%     65.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8038      0.04%     65.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                 616095      3.12%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6198912     31.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 19757231                       # Class of committed instruction
system.cpu.quiesceCycles                       360190                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        45853463                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5786584                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1855270                       # Transaction distribution
system.membus.trans_dist::ReadResp            1857921                       # Transaction distribution
system.membus.trans_dist::WriteReq            1072528                       # Transaction distribution
system.membus.trans_dist::WriteResp           1072528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2126                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1360                       # Transaction distribution
system.membus.trans_dist::ReadExReq               987                       # Transaction distribution
system.membus.trans_dist::ReadExResp              987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2463                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      2889728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2889728                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      5789765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        60628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      5865946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5779456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5779456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11645814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       355776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        85316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       473204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    184942592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    184942592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               185427828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8713369                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000002                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001397                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8713352    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             8713369                       # Request fanout histogram
system.membus.reqLayer6.occupancy         14661849962                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              35.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            76601500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              388375                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15705625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           60841145                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11300273083                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             27.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             944500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma     16646144                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     47054848                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     29687808                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     46989312                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       520192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      8122368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       927744                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      5253120                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    726041759                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    397445273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1123487033                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    413092725                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    708829562                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1121922288                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1139134485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1106274836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2245409320                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     30343168                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma     16515072                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3     17235968                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     29556736                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     46792704                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      7585792                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       516096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      8101888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      4308992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       923648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      5232640                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    724477014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    394315783                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1118792797                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    411527980                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    705700072                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1117228052                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1136004994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1100015855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2236020849                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2076672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2076672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3733098                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3733098                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9898                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         9870                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         9898                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         9842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        60628                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2887680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      2887680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11619540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15554                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        15510                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        15554                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        15466                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        85316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     46202880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     46202880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    185027908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19861793875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy  15780557403                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9963114000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1851392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1851392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1038336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1038336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1447936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1443840                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1447936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1439744                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5779456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     46202880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    184942592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4533029                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4533029    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4533029                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9350209285                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10295296000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30605312                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47316992                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29622272                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47054848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7651328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       522240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8173568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4358144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       925696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5283840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    730735995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    399010019                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1129746013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    416222215                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    707264817                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1123487033                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1146958210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1106274836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2253233046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     30277632                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma     16580608                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1     17235968                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     29622272                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     46858240                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      7569408                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       518144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      8087552                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      4308992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       925696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      5234688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    722912269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    395880528                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1118792797                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    411527980                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    707264817                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1118792797                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1134440249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1103145346                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2237585595                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          188                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          205                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       287277                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        25977                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         313255                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       287277                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       287277                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       287277                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        25977                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        313255                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     29687808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     29556736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         219712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          118708800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       136064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16711680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma     16580608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma     16646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma     16515072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66589568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       463872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       461824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1854825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2126                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       261120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       259072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       260096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       258048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1040462                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    707264817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    707264817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    708829562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    705700072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5245869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2834305139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3248680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    399010019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    395880528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    397445273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    394315783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1589900283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3248680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1106274836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1103145346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1106274836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1100015855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5245869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4424205422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    723952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    721904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    723968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    719857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000647721000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7377                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7377                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3415046                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1093259                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1854825                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1040462                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1854825                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1040462                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            115927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            115924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            115918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            115920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            115938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            115934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            115990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            115927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            115939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            115924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           115922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           115902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           115889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           115910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           115908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             65024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             65087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             65046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            65015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            65016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            65005                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59804946315                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9273875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            108492790065                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32243.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58493.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2473                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1730061                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  968260                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1854825                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1040462                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1632015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   65301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   64849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  51186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  67117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  77094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  47358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6300                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       196923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.957593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.382001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.933310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4459      2.26%      2.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4766      2.42%      4.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2918      1.48%      6.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3273      1.66%      7.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3375      1.71%      9.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3207      1.63%     11.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2699      1.37%     12.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3745      1.90%     14.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       168481     85.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       196923                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     251.426732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1083.379032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6872     93.15%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            6      0.08%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            7      0.09%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     93.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          288      3.90%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           10      0.14%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.03%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.03%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            6      0.08%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399          166      2.25%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.01%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447           13      0.18%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10496-10751            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7377                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     141.041616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     95.182871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    150.395767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1146     15.53%     15.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           335      4.54%     20.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          2493     33.79%     53.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127         1478     20.04%     73.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159          211      2.86%     76.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191          143      1.94%     78.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           96      1.30%     80.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          254      3.44%     83.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          445      6.03%     89.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          211      2.86%     92.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351          170      2.30%     94.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           53      0.72%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           20      0.27%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            9      0.12%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            9      0.12%     95.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            8      0.11%     95.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.03%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.01%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            7      0.09%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639           16      0.22%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            3      0.04%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703          121      1.64%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735           45      0.61%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767           19      0.26%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799           13      0.18%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831           13      0.18%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863           12      0.16%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895           20      0.27%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927           15      0.20%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            4      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7377                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              118705600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66589696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               118708800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             66589568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2834.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1589.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2834.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1589.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41882863750                       # Total gap between requests
system.mem_ctrls.avgGap                      14465.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29621248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     29621248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     29687808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     29555776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       219520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       137152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16710720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma     16580608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma     16646144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma     16515072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 707240368.161956787109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 707240368.161956787109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 708829562.476283431053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 705677151.062383532524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5241285.094365798868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3274657.130386562087                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 398987097.540636181831                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 395880528.270418763161                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 397445273.441448092461                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 394315783.099389433861                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       463872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       461824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2126                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       261120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       259072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       260096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       258048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27006279750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  27065521290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  27062291515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  27041261655                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    317435855                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28056981585                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 121669305290                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 210726723875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma 108384435385                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 396750922765                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58348.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58476.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58340.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58553.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     92466.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13197075.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    465951.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    813390.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    416709.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1537508.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8126533700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2265690000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31492600960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  66                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            33                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     6822185.606061                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1682959.623653                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1354125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      9675250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              33                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     70545884125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    225132125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10515939                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10515939                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10515939                       # number of overall hits
system.cpu.icache.overall_hits::total        10515939                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            188                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          188                       # number of overall misses
system.cpu.icache.overall_misses::total           188                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8170625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8170625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8170625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8170625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10516127                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10516127                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10516127                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10516127                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43460.771277                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43460.771277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43460.771277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43460.771277                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7873875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7873875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7873875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7873875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41882.313830                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41882.313830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41882.313830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41882.313830                       # average overall mshr miss latency
system.cpu.icache.replacements                     36                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10515939                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10515939                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           188                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8170625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8170625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10516127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10516127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43460.771277                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43460.771277                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7873875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7873875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41882.313830                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41882.313830                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           352.828199                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23716078                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               401                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          59142.339152                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   352.828199                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.689118                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.689118                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21032442                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21032442                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       979979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           979979                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       979979                       # number of overall hits
system.cpu.dcache.overall_hits::total          979979                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4384                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4384                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4384                       # number of overall misses
system.cpu.dcache.overall_misses::total          4384                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    562461375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    562461375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    562461375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    562461375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       984363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       984363                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       984363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       984363                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004454                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004454                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004454                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 128298.671305                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 128298.671305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 128298.671305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 128298.671305                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2126                       # number of writebacks
system.cpu.dcache.writebacks::total              2126                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          934                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          934                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          934                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          934                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3450                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3450                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38070                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38070                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    434649250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    434649250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    434649250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    434649250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     84564250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84564250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003505                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003505                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003505                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003505                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 125985.289855                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 125985.289855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 125985.289855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 125985.289855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2221.283163                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2221.283163                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3450                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       601531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          601531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    315594625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    315594625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       604010                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       604010                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 127307.230738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 127307.230738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2463                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2463                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3878                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3878                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    310184250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    310184250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     84564250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84564250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 125937.576127                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 125937.576127                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21806.150077                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21806.150077                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       378448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         378448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    246866750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    246866750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       380353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       380353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 129588.845144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 129588.845144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          918                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          918                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34192                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34192                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    124465000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    124465000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002595                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002595                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 126104.356636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 126104.356636                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      2889728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      2889728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  30572605625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  30572605625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10579.752013                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10579.752013                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       733017                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       733017                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      2156711                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      2156711                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  29713729677                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  29713729677                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13777.334876                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13777.334876                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              985659                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3962                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.778142                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          390                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27058726                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27058726                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70771016250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
