Classic Timing Analyzer report for pingpang
Tue May 18 10:54:59 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'rclk'
  7. Clock Setup: 'wclk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                                                ; To                                                                                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.298 ns                                       ; data1[13]                                                                                                                                           ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 ; --         ; wclk     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.501 ns                                       ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                  ; rdempty_1                                                                                                                                      ; rclk       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.871 ns                                       ; data2[0]                                                                                                                                            ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 ; --         ; wclk     ; 0            ;
; Clock Setup: 'wclk'          ; N/A   ; None          ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8 ; wclk       ; wclk     ; 0            ;
; Clock Setup: 'rclk'          ; N/A   ; None          ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63]                        ; rclk       ; rclk     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                                     ;                                                                                                                                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C15AF484C6      ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a   ; dcfifo_uij1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a ; dcfifo_uij1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; rclk            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; wclk            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'rclk'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                               ; To                                                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]  ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]  ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]  ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63] ; rclk       ; rclk     ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]  ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]  ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]  ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63] ; rclk       ; rclk     ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]  ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]  ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]  ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63] ; rclk       ; rclk     ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]  ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]  ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]  ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63] ; rclk       ; rclk     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]  ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]  ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]  ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63] ; rclk       ; rclk     ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62] ; rclk       ; rclk     ; None                        ; None                      ; 3.936 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                    ;                                                                                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'wclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                ; To                                                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg       ; wclk       ; wclk     ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg0  ; wclk       ; wclk     ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg0 ; wclk       ; wclk     ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg1 ; wclk       ; wclk     ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg2 ; wclk       ; wclk     ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg3 ; wclk       ; wclk     ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg4 ; wclk       ; wclk     ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg5 ; wclk       ; wclk     ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg6 ; wclk       ; wclk     ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg7 ; wclk       ; wclk     ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg8 ; wclk       ; wclk     ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg1  ; wclk       ; wclk     ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg2  ; wclk       ; wclk     ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg3  ; wclk       ; wclk     ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg4  ; wclk       ; wclk     ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5  ; wclk       ; wclk     ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6  ; wclk       ; wclk     ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg7  ; wclk       ; wclk     ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8  ; wclk       ; wclk     ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg       ; wclk       ; wclk     ; None                        ; None                      ; 3.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg0  ; wclk       ; wclk     ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg0 ; wclk       ; wclk     ; None                        ; None                      ; 3.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg1 ; wclk       ; wclk     ; None                        ; None                      ; 3.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg2 ; wclk       ; wclk     ; None                        ; None                      ; 3.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg3 ; wclk       ; wclk     ; None                        ; None                      ; 3.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg4 ; wclk       ; wclk     ; None                        ; None                      ; 3.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg5 ; wclk       ; wclk     ; None                        ; None                      ; 3.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg6 ; wclk       ; wclk     ; None                        ; None                      ; 3.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg7 ; wclk       ; wclk     ; None                        ; None                      ; 3.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg8 ; wclk       ; wclk     ; None                        ; None                      ; 3.947 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg1  ; wclk       ; wclk     ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg2  ; wclk       ; wclk     ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg3  ; wclk       ; wclk     ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg4  ; wclk       ; wclk     ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5  ; wclk       ; wclk     ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6  ; wclk       ; wclk     ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg7  ; wclk       ; wclk     ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8  ; wclk       ; wclk     ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg       ; wclk       ; wclk     ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg0  ; wclk       ; wclk     ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg0 ; wclk       ; wclk     ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg1 ; wclk       ; wclk     ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg2 ; wclk       ; wclk     ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg3 ; wclk       ; wclk     ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg4 ; wclk       ; wclk     ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg5 ; wclk       ; wclk     ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg6 ; wclk       ; wclk     ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg7 ; wclk       ; wclk     ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg8 ; wclk       ; wclk     ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg1  ; wclk       ; wclk     ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg2  ; wclk       ; wclk     ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg3  ; wclk       ; wclk     ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg4  ; wclk       ; wclk     ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5  ; wclk       ; wclk     ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6  ; wclk       ; wclk     ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg7  ; wclk       ; wclk     ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8  ; wclk       ; wclk     ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg       ; wclk       ; wclk     ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg0  ; wclk       ; wclk     ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg0 ; wclk       ; wclk     ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg1 ; wclk       ; wclk     ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg2 ; wclk       ; wclk     ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg3 ; wclk       ; wclk     ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg4 ; wclk       ; wclk     ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg5 ; wclk       ; wclk     ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg6 ; wclk       ; wclk     ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg7 ; wclk       ; wclk     ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg8 ; wclk       ; wclk     ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg1  ; wclk       ; wclk     ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg2  ; wclk       ; wclk     ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg3  ; wclk       ; wclk     ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg4  ; wclk       ; wclk     ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5  ; wclk       ; wclk     ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6  ; wclk       ; wclk     ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg7  ; wclk       ; wclk     ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8  ; wclk       ; wclk     ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg       ; wclk       ; wclk     ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg0  ; wclk       ; wclk     ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg0 ; wclk       ; wclk     ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg1 ; wclk       ; wclk     ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg2 ; wclk       ; wclk     ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg3 ; wclk       ; wclk     ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg4 ; wclk       ; wclk     ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg5 ; wclk       ; wclk     ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg6 ; wclk       ; wclk     ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg7 ; wclk       ; wclk     ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg8 ; wclk       ; wclk     ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg1  ; wclk       ; wclk     ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg2  ; wclk       ; wclk     ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg3  ; wclk       ; wclk     ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg4  ; wclk       ; wclk     ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5  ; wclk       ; wclk     ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6  ; wclk       ; wclk     ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg7  ; wclk       ; wclk     ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8  ; wclk       ; wclk     ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg       ; wclk       ; wclk     ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg0  ; wclk       ; wclk     ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg0 ; wclk       ; wclk     ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg1 ; wclk       ; wclk     ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg2 ; wclk       ; wclk     ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg3 ; wclk       ; wclk     ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg4 ; wclk       ; wclk     ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg5 ; wclk       ; wclk     ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg6 ; wclk       ; wclk     ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg7 ; wclk       ; wclk     ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg8 ; wclk       ; wclk     ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg1  ; wclk       ; wclk     ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg2  ; wclk       ; wclk     ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg3  ; wclk       ; wclk     ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg4  ; wclk       ; wclk     ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5  ; wclk       ; wclk     ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6  ; wclk       ; wclk     ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg7  ; wclk       ; wclk     ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8  ; wclk       ; wclk     ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg       ; wclk       ; wclk     ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg0  ; wclk       ; wclk     ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg0 ; wclk       ; wclk     ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg1 ; wclk       ; wclk     ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg2 ; wclk       ; wclk     ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg3 ; wclk       ; wclk     ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg4 ; wclk       ; wclk     ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg5 ; wclk       ; wclk     ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg6 ; wclk       ; wclk     ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg7 ; wclk       ; wclk     ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg8 ; wclk       ; wclk     ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg1  ; wclk       ; wclk     ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg2  ; wclk       ; wclk     ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg3  ; wclk       ; wclk     ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg4  ; wclk       ; wclk     ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5  ; wclk       ; wclk     ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6  ; wclk       ; wclk     ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg7  ; wclk       ; wclk     ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8  ; wclk       ; wclk     ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg       ; wclk       ; wclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg0  ; wclk       ; wclk     ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg0 ; wclk       ; wclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg1 ; wclk       ; wclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg2 ; wclk       ; wclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg3 ; wclk       ; wclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg4 ; wclk       ; wclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg5 ; wclk       ; wclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg6 ; wclk       ; wclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg7 ; wclk       ; wclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg8 ; wclk       ; wclk     ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg1  ; wclk       ; wclk     ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg2  ; wclk       ; wclk     ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg3  ; wclk       ; wclk     ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg4  ; wclk       ; wclk     ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5  ; wclk       ; wclk     ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6  ; wclk       ; wclk     ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg7  ; wclk       ; wclk     ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8  ; wclk       ; wclk     ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg       ; wclk       ; wclk     ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg0  ; wclk       ; wclk     ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg0 ; wclk       ; wclk     ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg1 ; wclk       ; wclk     ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg2 ; wclk       ; wclk     ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg3 ; wclk       ; wclk     ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg4 ; wclk       ; wclk     ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg5 ; wclk       ; wclk     ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg6 ; wclk       ; wclk     ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg7 ; wclk       ; wclk     ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg8 ; wclk       ; wclk     ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg1  ; wclk       ; wclk     ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg2  ; wclk       ; wclk     ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg3  ; wclk       ; wclk     ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg4  ; wclk       ; wclk     ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5  ; wclk       ; wclk     ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6  ; wclk       ; wclk     ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg7  ; wclk       ; wclk     ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8  ; wclk       ; wclk     ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg       ; wclk       ; wclk     ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg0  ; wclk       ; wclk     ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg0 ; wclk       ; wclk     ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg1 ; wclk       ; wclk     ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg2 ; wclk       ; wclk     ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg3 ; wclk       ; wclk     ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg4 ; wclk       ; wclk     ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg5 ; wclk       ; wclk     ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg6 ; wclk       ; wclk     ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg7 ; wclk       ; wclk     ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_address_reg8 ; wclk       ; wclk     ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg1  ; wclk       ; wclk     ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg2  ; wclk       ; wclk     ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg3  ; wclk       ; wclk     ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg4  ; wclk       ; wclk     ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5  ; wclk       ; wclk     ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6  ; wclk       ; wclk     ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg7  ; wclk       ; wclk     ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8  ; wclk       ; wclk     ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg4 ; wclk       ; wclk     ; None                        ; None                      ; 3.693 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg5 ; wclk       ; wclk     ; None                        ; None                      ; 3.693 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg6 ; wclk       ; wclk     ; None                        ; None                      ; 3.693 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg7 ; wclk       ; wclk     ; None                        ; None                      ; 3.693 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_address_reg8 ; wclk       ; wclk     ; None                        ; None                      ; 3.693 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1  ; wclk       ; wclk     ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2  ; wclk       ; wclk     ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3  ; wclk       ; wclk     ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4  ; wclk       ; wclk     ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5  ; wclk       ; wclk     ; None                        ; None                      ; 3.692 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                     ;                                                                                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                       ;
+-------+--------------+------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                                                                             ; To Clock ;
+-------+--------------+------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.298 ns   ; data1[13] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 ; wclk     ;
; N/A   ; None         ; 4.234 ns   ; data1[15] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8 ; wclk     ;
; N/A   ; None         ; 4.106 ns   ; data1[0]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 ; wclk     ;
; N/A   ; None         ; 4.027 ns   ; data2[12] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5 ; wclk     ;
; N/A   ; None         ; 4.018 ns   ; data1[7]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg0 ; wclk     ;
; N/A   ; None         ; 3.994 ns   ; data1[9]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg2 ; wclk     ;
; N/A   ; None         ; 3.992 ns   ; data1[11] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg4 ; wclk     ;
; N/A   ; None         ; 3.905 ns   ; data1[6]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6 ; wclk     ;
; N/A   ; None         ; 3.896 ns   ; data1[1]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1 ; wclk     ;
; N/A   ; None         ; 3.880 ns   ; data1[2]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 ; wclk     ;
; N/A   ; None         ; 3.850 ns   ; data1[5]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5 ; wclk     ;
; N/A   ; None         ; 3.839 ns   ; data2[3]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3 ; wclk     ;
; N/A   ; None         ; 3.830 ns   ; data1[4]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4 ; wclk     ;
; N/A   ; None         ; 3.819 ns   ; data2[13] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 ; wclk     ;
; N/A   ; None         ; 3.773 ns   ; data1[14] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg7 ; wclk     ;
; N/A   ; None         ; 3.666 ns   ; data2[1]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1 ; wclk     ;
; N/A   ; None         ; 3.620 ns   ; data2[8]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg1 ; wclk     ;
; N/A   ; None         ; 3.617 ns   ; data2[14] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg7 ; wclk     ;
; N/A   ; None         ; 3.615 ns   ; data2[11] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg4 ; wclk     ;
; N/A   ; None         ; 3.605 ns   ; data2[4]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4 ; wclk     ;
; N/A   ; None         ; 3.588 ns   ; data2[9]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg2 ; wclk     ;
; N/A   ; None         ; 3.583 ns   ; data2[2]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 ; wclk     ;
; N/A   ; None         ; 3.582 ns   ; data2[10] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg3 ; wclk     ;
; N/A   ; None         ; 3.566 ns   ; data2[15] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8 ; wclk     ;
; N/A   ; None         ; 3.529 ns   ; data1[10] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg3 ; wclk     ;
; N/A   ; None         ; 3.521 ns   ; data1[3]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3 ; wclk     ;
; N/A   ; None         ; 3.512 ns   ; data2[6]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6 ; wclk     ;
; N/A   ; None         ; 3.497 ns   ; data2[7]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg0 ; wclk     ;
; N/A   ; None         ; 3.494 ns   ; data1[12] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5 ; wclk     ;
; N/A   ; None         ; 3.483 ns   ; data1[8]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg1 ; wclk     ;
; N/A   ; None         ; 3.482 ns   ; data2[5]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5 ; wclk     ;
; N/A   ; None         ; -0.602 ns  ; data2[0]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 ; wclk     ;
+-------+--------------+------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                              ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                ; To        ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 9.501 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                  ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 9.331 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4]                                                  ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 9.305 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3]                                                  ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 9.287 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0]                                                  ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 9.268 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[0]   ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 9.227 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6]   ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 9.218 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5]   ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 9.206 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                  ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 9.125 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                  ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 9.083 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[7]                                                  ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 9.056 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[7]   ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 9.025 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                  ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 8.839 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 8.830 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 8.821 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 8.797 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.771 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.761 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.751 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3] ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.735 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.727 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.697 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[4]   ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 8.674 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3]   ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 8.603 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[2]                                                  ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 8.587 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 8.578 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[3]                                                  ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 8.547 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]                                                  ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 8.526 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[6]   ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 8.499 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.499 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[8]                                                  ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 8.493 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[1]   ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 8.484 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.468 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[5]                                                  ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.459 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[2]                                                  ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.456 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[9]                                                  ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.449 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[7]                                                  ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 8.402 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[5] ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 8.394 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.389 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[2]   ; rdempty_1 ; rclk       ;
; N/A   ; None         ; 8.354 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[2]                                                  ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 8.339 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[5]   ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 8.325 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[6]                                                  ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 8.316 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[3]                                                  ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 8.301 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[0]                                                  ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 8.300 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[5]                                                  ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 8.292 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[4]                                                  ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 8.282 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[0] ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 8.213 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[6] ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 8.194 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[7]                                                  ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 8.166 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[2] ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.147 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[1]                                                  ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 8.141 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|wrptr_g[4]                                                  ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 8.138 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[1] ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.137 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[6] ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 8.128 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[7]   ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 8.062 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26]                             ; q1[26]    ; rclk       ;
; N/A   ; None         ; 8.054 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[0]   ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 7.986 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 7.944 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[3]   ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 7.893 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15]                             ; q1[15]    ; rclk       ;
; N/A   ; None         ; 7.877 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30]                             ; q2[30]    ; rclk       ;
; N/A   ; None         ; 7.861 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[53]                             ; q2[53]    ; rclk       ;
; N/A   ; None         ; 7.857 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63]                             ; q1[63]    ; rclk       ;
; N/A   ; None         ; 7.857 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[4] ; wrfull_1  ; wclk       ;
; N/A   ; None         ; 7.815 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[2] ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 7.793 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43]                             ; q2[43]    ; rclk       ;
; N/A   ; None         ; 7.790 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[4]                              ; q2[4]     ; rclk       ;
; N/A   ; None         ; 7.772 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]                              ; q2[8]     ; rclk       ;
; N/A   ; None         ; 7.767 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[49]                             ; q1[49]    ; rclk       ;
; N/A   ; None         ; 7.754 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[33]                             ; q1[33]    ; rclk       ;
; N/A   ; None         ; 7.749 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[33]                             ; q2[33]    ; rclk       ;
; N/A   ; None         ; 7.737 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[36]                             ; q1[36]    ; rclk       ;
; N/A   ; None         ; 7.732 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[2]   ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 7.717 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[4] ; wrfull_2  ; wclk       ;
; N/A   ; None         ; 7.711 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[32]                             ; q1[32]    ; rclk       ;
; N/A   ; None         ; 7.699 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[35]                             ; q1[35]    ; rclk       ;
; N/A   ; None         ; 7.679 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[3]                              ; q1[3]     ; rclk       ;
; N/A   ; None         ; 7.666 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[19]                             ; q1[19]    ; rclk       ;
; N/A   ; None         ; 7.653 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[50]                             ; q1[50]    ; rclk       ;
; N/A   ; None         ; 7.651 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44]                             ; q1[44]    ; rclk       ;
; N/A   ; None         ; 7.641 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58]                             ; q1[58]    ; rclk       ;
; N/A   ; None         ; 7.619 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[2]                              ; q1[2]     ; rclk       ;
; N/A   ; None         ; 7.611 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24]                             ; q1[24]    ; rclk       ;
; N/A   ; None         ; 7.589 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[30]                             ; q1[30]    ; rclk       ;
; N/A   ; None         ; 7.588 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[37]                             ; q2[37]    ; rclk       ;
; N/A   ; None         ; 7.567 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[32]                             ; q2[32]    ; rclk       ;
; N/A   ; None         ; 7.563 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[5]                              ; q1[5]     ; rclk       ;
; N/A   ; None         ; 7.557 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[16]                             ; q1[16]    ; rclk       ;
; N/A   ; None         ; 7.556 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[53]                             ; q1[53]    ; rclk       ;
; N/A   ; None         ; 7.554 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[1]   ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 7.538 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[17]                             ; q2[17]    ; rclk       ;
; N/A   ; None         ; 7.532 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56]                             ; q2[56]    ; rclk       ;
; N/A   ; None         ; 7.531 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[58]                             ; q2[58]    ; rclk       ;
; N/A   ; None         ; 7.530 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[2]                              ; q2[2]     ; rclk       ;
; N/A   ; None         ; 7.526 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11]                             ; q2[11]    ; rclk       ;
; N/A   ; None         ; 7.520 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[17]                             ; q1[17]    ; rclk       ;
; N/A   ; None         ; 7.517 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29]                             ; q2[29]    ; rclk       ;
; N/A   ; None         ; 7.515 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55]                             ; q2[55]    ; rclk       ;
; N/A   ; None         ; 7.513 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[20]                             ; q1[20]    ; rclk       ;
; N/A   ; None         ; 7.513 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[37]                             ; q1[37]    ; rclk       ;
; N/A   ; None         ; 7.511 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[50]                             ; q2[50]    ; rclk       ;
; N/A   ; None         ; 7.504 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39]                             ; q2[39]    ; rclk       ;
; N/A   ; None         ; 7.495 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[6]                              ; q1[6]     ; rclk       ;
; N/A   ; None         ; 7.476 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[19]                             ; q2[19]    ; rclk       ;
; N/A   ; None         ; 7.475 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41]                             ; q1[41]    ; rclk       ;
; N/A   ; None         ; 7.474 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[1]                              ; q1[1]     ; rclk       ;
; N/A   ; None         ; 7.474 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[22]                             ; q1[22]    ; rclk       ;
; N/A   ; None         ; 7.453 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[38]                             ; q1[38]    ; rclk       ;
; N/A   ; None         ; 7.451 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[54]                             ; q1[54]    ; rclk       ;
; N/A   ; None         ; 7.443 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe7|dffe9a[4]   ; rdempty_2 ; rclk       ;
; N/A   ; None         ; 7.407 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23]                             ; q1[23]    ; rclk       ;
; N/A   ; None         ; 7.406 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31]                             ; q1[31]    ; rclk       ;
; N/A   ; None         ; 7.399 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[29]                             ; q1[29]    ; rclk       ;
; N/A   ; None         ; 7.388 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[6]                              ; q2[6]     ; rclk       ;
; N/A   ; None         ; 7.385 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12]                             ; q2[12]    ; rclk       ;
; N/A   ; None         ; 7.385 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[4]                              ; q1[4]     ; rclk       ;
; N/A   ; None         ; 7.378 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]                              ; q1[0]     ; rclk       ;
; N/A   ; None         ; 7.371 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]                              ; q2[9]     ; rclk       ;
; N/A   ; None         ; 7.368 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[8]                              ; q1[8]     ; rclk       ;
; N/A   ; None         ; 7.346 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[21]                             ; q1[21]    ; rclk       ;
; N/A   ; None         ; 7.344 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[20]                             ; q2[20]    ; rclk       ;
; N/A   ; None         ; 7.336 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[22]                             ; q2[22]    ; rclk       ;
; N/A   ; None         ; 7.327 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[24]                             ; q2[24]    ; rclk       ;
; N/A   ; None         ; 7.320 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25]                             ; q2[25]    ; rclk       ;
; N/A   ; None         ; 7.320 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[49]                             ; q2[49]    ; rclk       ;
; N/A   ; None         ; 7.319 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[52]                             ; q2[52]    ; rclk       ;
; N/A   ; None         ; 7.315 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[41]                             ; q2[41]    ; rclk       ;
; N/A   ; None         ; 7.311 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[3]                              ; q2[3]     ; rclk       ;
; N/A   ; None         ; 7.303 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[44]                             ; q2[44]    ; rclk       ;
; N/A   ; None         ; 7.299 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60]                             ; q2[60]    ; rclk       ;
; N/A   ; None         ; 7.298 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[31]                             ; q2[31]    ; rclk       ;
; N/A   ; None         ; 7.290 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47]                             ; q2[47]    ; rclk       ;
; N/A   ; None         ; 7.289 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[23]                             ; q2[23]    ; rclk       ;
; N/A   ; None         ; 7.282 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[15]                             ; q2[15]    ; rclk       ;
; N/A   ; None         ; 7.274 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[34]                             ; q2[34]    ; rclk       ;
; N/A   ; None         ; 7.273 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[38]                             ; q2[38]    ; rclk       ;
; N/A   ; None         ; 7.264 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59]                             ; q2[59]    ; rclk       ;
; N/A   ; None         ; 7.262 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13]                             ; q1[13]    ; rclk       ;
; N/A   ; None         ; 7.260 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61]                             ; q2[61]    ; rclk       ;
; N/A   ; None         ; 7.243 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[36]                             ; q2[36]    ; rclk       ;
; N/A   ; None         ; 7.237 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[35]                             ; q2[35]    ; rclk       ;
; N/A   ; None         ; 7.236 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[52]                             ; q1[52]    ; rclk       ;
; N/A   ; None         ; 7.235 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[47]                             ; q1[47]    ; rclk       ;
; N/A   ; None         ; 7.232 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[1]                              ; q2[1]     ; rclk       ;
; N/A   ; None         ; 7.207 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42]                             ; q1[42]    ; rclk       ;
; N/A   ; None         ; 7.201 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[39]                             ; q1[39]    ; rclk       ;
; N/A   ; None         ; 7.177 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[9]                              ; q1[9]     ; rclk       ;
; N/A   ; None         ; 7.173 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45]                             ; q1[45]    ; rclk       ;
; N/A   ; None         ; 7.170 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[25]                             ; q1[25]    ; rclk       ;
; N/A   ; None         ; 7.159 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[59]                             ; q1[59]    ; rclk       ;
; N/A   ; None         ; 7.155 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57]                             ; q1[57]    ; rclk       ;
; N/A   ; None         ; 7.151 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14]                             ; q1[14]    ; rclk       ;
; N/A   ; None         ; 7.145 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[12]                             ; q1[12]    ; rclk       ;
; N/A   ; None         ; 7.138 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10]                             ; q1[10]    ; rclk       ;
; N/A   ; None         ; 7.134 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[48]                             ; q1[48]    ; rclk       ;
; N/A   ; None         ; 7.110 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]                              ; q1[7]     ; rclk       ;
; N/A   ; None         ; 7.085 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[18]                             ; q2[18]    ; rclk       ;
; N/A   ; None         ; 7.057 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[51]                             ; q1[51]    ; rclk       ;
; N/A   ; None         ; 7.055 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[14]                             ; q2[14]    ; rclk       ;
; N/A   ; None         ; 7.054 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[57]                             ; q2[57]    ; rclk       ;
; N/A   ; None         ; 7.048 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[5]                              ; q2[5]     ; rclk       ;
; N/A   ; None         ; 7.030 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[13]                             ; q2[13]    ; rclk       ;
; N/A   ; None         ; 7.014 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[42]                             ; q2[42]    ; rclk       ;
; N/A   ; None         ; 7.007 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[54]                             ; q2[54]    ; rclk       ;
; N/A   ; None         ; 7.002 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40]                             ; q2[40]    ; rclk       ;
; N/A   ; None         ; 7.001 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[10]                             ; q2[10]    ; rclk       ;
; N/A   ; None         ; 7.000 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[48]                             ; q2[48]    ; rclk       ;
; N/A   ; None         ; 6.999 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[0]                              ; q2[0]     ; rclk       ;
; N/A   ; None         ; 6.996 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28]                             ; q2[28]    ; rclk       ;
; N/A   ; None         ; 6.993 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[56]                             ; q1[56]    ; rclk       ;
; N/A   ; None         ; 6.980 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[45]                             ; q2[45]    ; rclk       ;
; N/A   ; None         ; 6.965 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27]                             ; q2[27]    ; rclk       ;
; N/A   ; None         ; 6.955 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46]                             ; q2[46]    ; rclk       ;
; N/A   ; None         ; 6.953 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[46]                             ; q1[46]    ; rclk       ;
; N/A   ; None         ; 6.949 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[43]                             ; q1[43]    ; rclk       ;
; N/A   ; None         ; 6.944 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[26]                             ; q2[26]    ; rclk       ;
; N/A   ; None         ; 6.941 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[60]                             ; q1[60]    ; rclk       ;
; N/A   ; None         ; 6.939 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62]                             ; q2[62]    ; rclk       ;
; N/A   ; None         ; 6.938 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[11]                             ; q1[11]    ; rclk       ;
; N/A   ; None         ; 6.938 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[55]                             ; q1[55]    ; rclk       ;
; N/A   ; None         ; 6.931 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[16]                             ; q2[16]    ; rclk       ;
; N/A   ; None         ; 6.922 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[28]                             ; q1[28]    ; rclk       ;
; N/A   ; None         ; 6.922 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[40]                             ; q1[40]    ; rclk       ;
; N/A   ; None         ; 6.911 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[27]                             ; q1[27]    ; rclk       ;
; N/A   ; None         ; 6.864 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[18]                             ; q1[18]    ; rclk       ;
; N/A   ; None         ; 6.852 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[51]                             ; q2[51]    ; rclk       ;
; N/A   ; None         ; 6.773 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[34]                             ; q1[34]    ; rclk       ;
; N/A   ; None         ; 6.729 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[63]                             ; q2[63]    ; rclk       ;
; N/A   ; None         ; 6.698 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[61]                             ; q1[61]    ; rclk       ;
; N/A   ; None         ; 6.695 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]                              ; q2[7]     ; rclk       ;
; N/A   ; None         ; 6.693 ns   ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[62]                             ; q1[62]    ; rclk       ;
; N/A   ; None         ; 6.644 ns   ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[21]                             ; q2[21]    ; rclk       ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                              ;
+---------------+-------------+-----------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                                                                             ; To Clock ;
+---------------+-------------+-----------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.871 ns  ; data2[0]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 ; wclk     ;
; N/A           ; None        ; -3.213 ns ; data2[5]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5 ; wclk     ;
; N/A           ; None        ; -3.214 ns ; data1[8]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg1 ; wclk     ;
; N/A           ; None        ; -3.225 ns ; data1[12] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5 ; wclk     ;
; N/A           ; None        ; -3.228 ns ; data2[7]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg0 ; wclk     ;
; N/A           ; None        ; -3.243 ns ; data2[6]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6 ; wclk     ;
; N/A           ; None        ; -3.252 ns ; data1[3]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3 ; wclk     ;
; N/A           ; None        ; -3.260 ns ; data1[10] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg3 ; wclk     ;
; N/A           ; None        ; -3.297 ns ; data2[15] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8 ; wclk     ;
; N/A           ; None        ; -3.313 ns ; data2[10] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg3 ; wclk     ;
; N/A           ; None        ; -3.314 ns ; data2[2]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 ; wclk     ;
; N/A           ; None        ; -3.319 ns ; data2[9]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg2 ; wclk     ;
; N/A           ; None        ; -3.336 ns ; data2[4]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4 ; wclk     ;
; N/A           ; None        ; -3.346 ns ; data2[11] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg4 ; wclk     ;
; N/A           ; None        ; -3.348 ns ; data2[14] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg7 ; wclk     ;
; N/A           ; None        ; -3.351 ns ; data2[8]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg1 ; wclk     ;
; N/A           ; None        ; -3.397 ns ; data2[1]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1 ; wclk     ;
; N/A           ; None        ; -3.504 ns ; data1[14] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg7 ; wclk     ;
; N/A           ; None        ; -3.550 ns ; data2[13] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 ; wclk     ;
; N/A           ; None        ; -3.561 ns ; data1[4]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg4 ; wclk     ;
; N/A           ; None        ; -3.570 ns ; data2[3]  ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg3 ; wclk     ;
; N/A           ; None        ; -3.581 ns ; data1[5]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg5 ; wclk     ;
; N/A           ; None        ; -3.611 ns ; data1[2]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg2 ; wclk     ;
; N/A           ; None        ; -3.627 ns ; data1[1]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg1 ; wclk     ;
; N/A           ; None        ; -3.636 ns ; data1[6]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg6 ; wclk     ;
; N/A           ; None        ; -3.723 ns ; data1[11] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg4 ; wclk     ;
; N/A           ; None        ; -3.725 ns ; data1[9]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg2 ; wclk     ;
; N/A           ; None        ; -3.749 ns ; data1[7]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg0 ; wclk     ;
; N/A           ; None        ; -3.758 ns ; data2[12] ; yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5 ; wclk     ;
; N/A           ; None        ; -3.837 ns ; data1[0]  ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 ; wclk     ;
; N/A           ; None        ; -3.965 ns ; data1[15] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg8 ; wclk     ;
; N/A           ; None        ; -4.029 ns ; data1[13] ; yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6 ; wclk     ;
+---------------+-------------+-----------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 18 10:54:59 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pingpang -c pingpang --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "rclk" is an undefined clock
    Info: Assuming node "wclk" is an undefined clock
Info: Clock "rclk" Internal fmax is restricted to 210.08 MHz between source register "yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]" and destination memory "yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]"
    Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 4.150 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N5; Fanout = 2; REG Node = 'yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]'
            Info: 2: + IC(0.730 ns) + CELL(0.420 ns) = 1.150 ns; Loc. = LCCOMB_X23_Y16_N2; Fanout = 1; COMB Node = 'yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~2'
            Info: 3: + IC(0.258 ns) + CELL(0.420 ns) = 1.828 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 5; COMB Node = 'yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5'
            Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 2.231 ns; Loc. = LCCOMB_X23_Y16_N10; Fanout = 72; COMB Node = 'yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_rdreq'
            Info: 5: + IC(1.312 ns) + CELL(0.607 ns) = 4.150 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]'
            Info: Total cell delay = 1.597 ns ( 38.48 % )
            Info: Total interconnect delay = 2.553 ns ( 61.52 % )
        Info: - Smallest clock skew is 0.023 ns
            Info: + Shortest clock path from clock "rclk" to destination memory is 2.681 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'rclk'
                Info: 2: + IC(0.213 ns) + CELL(0.000 ns) = 1.202 ns; Loc. = CLKCTRL_G1; Fanout = 226; COMB Node = 'rclk~clkctrl'
                Info: 3: + IC(0.843 ns) + CELL(0.636 ns) = 2.681 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|q_b[7]'
                Info: Total cell delay = 1.625 ns ( 60.61 % )
                Info: Total interconnect delay = 1.056 ns ( 39.39 % )
            Info: - Longest clock path from clock "rclk" to source register is 2.658 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'rclk'
                Info: 2: + IC(0.213 ns) + CELL(0.000 ns) = 1.202 ns; Loc. = CLKCTRL_G1; Fanout = 226; COMB Node = 'rclk~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X22_Y16_N5; Fanout = 2; REG Node = 'yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]'
                Info: Total cell delay = 1.526 ns ( 57.41 % )
                Info: Total interconnect delay = 1.132 ns ( 42.59 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: Clock "wclk" Internal fmax is restricted to 210.08 MHz between source register "yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3]" and destination memory "yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg"
    Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 3.961 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y14_N11; Fanout = 1; REG Node = 'yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3]'
            Info: 2: + IC(0.512 ns) + CELL(0.438 ns) = 0.950 ns; Loc. = LCCOMB_X44_Y14_N2; Fanout = 1; COMB Node = 'yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~2'
            Info: 3: + IC(0.460 ns) + CELL(0.438 ns) = 1.848 ns; Loc. = LCCOMB_X44_Y14_N26; Fanout = 4; COMB Node = 'yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5'
            Info: 4: + IC(0.261 ns) + CELL(0.150 ns) = 2.259 ns; Loc. = LCCOMB_X44_Y14_N28; Fanout = 51; COMB Node = 'yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|valid_wrreq'
            Info: 5: + IC(1.070 ns) + CELL(0.632 ns) = 3.961 ns; Loc. = M4K_X41_Y13; Fanout = 0; MEM Node = 'yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg'
            Info: Total cell delay = 1.658 ns ( 41.86 % )
            Info: Total interconnect delay = 2.303 ns ( 58.14 % )
        Info: - Smallest clock skew is 0.061 ns
            Info: + Shortest clock path from clock "wclk" to destination memory is 2.733 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'wclk'
                Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'wclk~clkctrl'
                Info: 3: + IC(0.865 ns) + CELL(0.661 ns) = 2.733 ns; Loc. = M4K_X41_Y13; Fanout = 0; MEM Node = 'yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_we_reg'
                Info: Total cell delay = 1.650 ns ( 60.37 % )
                Info: Total interconnect delay = 1.083 ns ( 39.63 % )
            Info: - Longest clock path from clock "wclk" to source register is 2.672 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'wclk'
                Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'wclk~clkctrl'
                Info: 3: + IC(0.928 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X43_Y14_N11; Fanout = 1; REG Node = 'yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[3]'
                Info: Total cell delay = 1.526 ns ( 57.11 % )
                Info: Total interconnect delay = 1.146 ns ( 42.89 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for memory "yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6" (data pin = "data1[13]", clock pin = "wclk") is 4.298 ns
    Info: + Longest pin to memory delay is 6.973 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A13; Fanout = 1; PIN Node = 'data1[13]'
        Info: 2: + IC(6.027 ns) + CELL(0.106 ns) = 6.973 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6'
        Info: Total cell delay = 0.946 ns ( 13.57 % )
        Info: Total interconnect delay = 6.027 ns ( 86.43 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "wclk" to destination memory is 2.710 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'wclk'
        Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'wclk~clkctrl'
        Info: 3: + IC(0.843 ns) + CELL(0.660 ns) = 2.710 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg6'
        Info: Total cell delay = 1.649 ns ( 60.85 % )
        Info: Total interconnect delay = 1.061 ns ( 39.15 % )
Info: tco from clock "rclk" to destination pin "rdempty_1" through register "yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]" is 9.501 ns
    Info: + Longest clock path from clock "rclk" to source register is 2.658 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'rclk'
        Info: 2: + IC(0.213 ns) + CELL(0.000 ns) = 1.202 ns; Loc. = CLKCTRL_G1; Fanout = 226; COMB Node = 'rclk~clkctrl'
        Info: 3: + IC(0.919 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X22_Y16_N5; Fanout = 2; REG Node = 'yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]'
        Info: Total cell delay = 1.526 ns ( 57.41 % )
        Info: Total interconnect delay = 1.132 ns ( 42.59 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.593 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N5; Fanout = 2; REG Node = 'yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|rdptr_g[6]'
        Info: 2: + IC(0.730 ns) + CELL(0.420 ns) = 1.150 ns; Loc. = LCCOMB_X23_Y16_N2; Fanout = 1; COMB Node = 'yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~2'
        Info: 3: + IC(0.258 ns) + CELL(0.420 ns) = 1.828 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 5; COMB Node = 'yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:rdempty_eq_comp|result_wire[0]~5'
        Info: 4: + IC(2.007 ns) + CELL(2.758 ns) = 6.593 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'rdempty_1'
        Info: Total cell delay = 3.598 ns ( 54.57 % )
        Info: Total interconnect delay = 2.995 ns ( 45.43 % )
Info: th for memory "yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0" (data pin = "data2[0]", clock pin = "wclk") is 0.871 ns
    Info: + Longest clock path from clock "wclk" to destination memory is 2.731 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'wclk'
        Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'wclk~clkctrl'
        Info: 3: + IC(0.864 ns) + CELL(0.660 ns) = 2.731 ns; Loc. = M4K_X41_Y14; Fanout = 1; MEM Node = 'yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0'
        Info: Total cell delay = 1.649 ns ( 60.38 % )
        Info: Total interconnect delay = 1.082 ns ( 39.62 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 2.094 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M21; Fanout = 1; PIN Node = 'data2[0]'
        Info: 2: + IC(0.999 ns) + CELL(0.106 ns) = 2.094 ns; Loc. = M4K_X41_Y14; Fanout = 1; MEM Node = 'yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0'
        Info: Total cell delay = 1.095 ns ( 52.29 % )
        Info: Total interconnect delay = 0.999 ns ( 47.71 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Tue May 18 10:54:59 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


