// Seed: 3323950751
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wire id_8,
    input tri1 id_9,
    input wand id_10,
    input uwire id_11,
    input wor id_12,
    output tri0 id_13,
    output tri1 id_14,
    output wand id_15,
    output tri0 id_16
);
  assign id_15 = 1'b0;
  assign id_13 = ~1 ? id_10 - 1 : id_9;
endmodule
module module_1 (
    input  tri1 id_0,
    output wand id_1
    , id_3
);
  assign id_3 = 1;
  wire id_4;
  wire id_5, id_6;
  module_0(
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
