// Seed: 3209912599
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  generate
    logic id_2 = id_0;
  endgenerate
  logic id_3;
  initial begin
    id_1 <= 1'b0;
  end
endmodule
`define pp_11 0
`define pp_12 0
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input id_10;
  inout id_9;
  output id_8;
  inout id_7;
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_11;
  assign id_11 = 1'd0;
  logic id_12;
  logic id_13;
  logic id_14;
  assign id_12 = 1;
endmodule
