
*** Running vivado
    with args -log mb_usb_hdmi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/corey/UIUC/ECE/ECE385/Lab6/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/utils_1/imports/synth_1/mb_block_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/utils_1/imports/synth_1/mb_block_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1276
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1849.348 ; gain = 407.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'HexDriver' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'HexDriver' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_block' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_uartlite_0_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_uartlite_0_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_clk_wiz_1_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_clk_wiz_1_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_clk_wiz_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'mb_block_clk_wiz_1_0' is unconnected for instance 'clk_wiz_1' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1207]
WARNING: [Synth 8-7023] instance 'clk_wiz_1' of module 'mb_block_clk_wiz_1_0' has 5 connections declared, but only 4 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1207]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_2' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_2' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_3' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_3' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_1' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_1' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_mdm_1_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_mdm_1_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_intc_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_intc_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_periph_0' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1622]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TK4492' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TK4492' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_UT2LJ' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_UT2LJ' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1ST4AV9' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1ST4AV9' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1VI1NO' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1VI1NO' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SCR8U8' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SCR8U8' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_2FAMHT' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_2FAMHT' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1QRRYF7' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1QRRYF7' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5YIJ0K' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2946]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5YIJ0K' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2946]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xbar_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xbar_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2671]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2671]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_block_xbar_0' has 40 connections declared, but only 38 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2671]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_periph_0' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1622]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2712]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_v10_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_v10_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2858]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_block_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2858]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_v10_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_v10_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2904]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_block_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2904]
INFO: [Synth 8-6157] synthesizing module 'mb_block_lmb_bram_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_lmb_bram_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2929]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2929]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_block_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2929]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2712]
INFO: [Synth 8-6157] synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1552]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1552]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1552]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_quad_spi_0_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_quad_spi_0_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_block_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_timer_0_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_timer_0_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/mb_block_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1590]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1590]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1590]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_block_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1590]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xlconcat_0_0' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xlconcat_0_0' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mb_block' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
WARNING: [Synth 8-7071] port 'gpio_usb_keycode_0_tri_i' of module 'mb_block' is unconnected for instance 'mb_block_i' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7071] port 'gpio_usb_keycode_0_tri_t' of module 'mb_block' is unconnected for instance 'mb_block_i' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7071] port 'gpio_usb_keycode_1_tri_i' of module 'mb_block' is unconnected for instance 'mb_block_i' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7071] port 'gpio_usb_keycode_1_tri_t' of module 'mb_block' is unconnected for instance 'mb_block_i' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7023] instance 'mb_block_i' of module 'mb_block' has 16 connections declared, but only 12 given [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:109]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:109]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-11504-Dawg/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ball' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:18]
INFO: [Synth 8-6157] synthesizing module 'make_shape_random' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'make_shape_random' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:402]
INFO: [Synth 8-6157] synthesizing module 'fallingblk_coords' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fallingblk_coords' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ball' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:18]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/Color_Mapper.sv:16]
INFO: [Synth 8-226] default block is never used [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/Color_Mapper.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/Color_Mapper.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fsm.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fsm.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fsm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:24]
WARNING: [Synth 8-87] always_comb on 'blk0_x_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:49]
WARNING: [Synth 8-87] always_comb on 'blk1_x_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:50]
WARNING: [Synth 8-87] always_comb on 'blk2_x_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:51]
WARNING: [Synth 8-87] always_comb on 'blk3_x_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:52]
WARNING: [Synth 8-87] always_comb on 'blk0_y_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:53]
WARNING: [Synth 8-87] always_comb on 'blk1_y_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:54]
WARNING: [Synth 8-87] always_comb on 'blk2_y_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:55]
WARNING: [Synth 8-87] always_comb on 'blk3_y_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:56]
WARNING: [Synth 8-6014] Unused sequential element slowdefaultfall_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:162]
WARNING: [Synth 8-6014] Unused sequential element hitedge_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:221]
WARNING: [Synth 8-6014] Unused sequential element canRotate_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:313]
WARNING: [Synth 8-6014] Unused sequential element ballX_O_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:355]
WARNING: [Synth 8-6014] Unused sequential element ballY_O_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:356]
WARNING: [Synth 8-3848] Net doneCheckingClear in module/entity ball does not have driver. [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:33]
WARNING: [Synth 8-3848] Net gameOverFromBall in module/entity ball does not have driver. [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:34]
WARNING: [Synth 8-7129] Port doneDroppingBlocks in module fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameOverFromBall in module fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallX[3] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallX[2] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallX[1] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallX[0] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallY[3] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallY[2] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallY[1] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallY[0] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port doneCheckingClear in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameOverFromBall in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2291.129 ; gain = 849.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2291.129 ; gain = 849.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2291.129 ; gain = 849.508
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 2291.129 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2378.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2378.297 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2379.281 ; gain = 937.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2379.281 ; gain = 937.660
---------------------------------------------------------------------------------
ball__GB5ball__GB4ball__GB3ball__GB2ball__GB1ball__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2379.281 ; gain = 937.660
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'blk0_x_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:49]
WARNING: [Synth 8-327] inferring latch for variable 'blk1_x_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:50]
WARNING: [Synth 8-327] inferring latch for variable 'blk2_x_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'blk3_x_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'blk0_y_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'blk1_y_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'blk2_y_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:55]
WARNING: [Synth 8-327] inferring latch for variable 'blk3_y_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 2379.281 ; gain = 937.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 2384.906 ; gain = 943.285
---------------------------------------------------------------------------------
Abnormal program termination (EXCEPTION_ACCESS_VIOLATION)
Please check 'C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/hs_err_pid11504.log' for details

*** Running vivado
    with args -log mb_usb_hdmi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/corey/UIUC/ECE/ECE385/Lab6/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/utils_1/imports/synth_1/mb_block_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/utils_1/imports/synth_1/mb_block_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2992
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.895 ; gain = 406.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'HexDriver' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'HexDriver' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_block' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_uartlite_0_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_uartlite_0_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_clk_wiz_1_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_clk_wiz_1_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_clk_wiz_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'mb_block_clk_wiz_1_0' is unconnected for instance 'clk_wiz_1' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1207]
WARNING: [Synth 8-7023] instance 'clk_wiz_1' of module 'mb_block_clk_wiz_1_0' has 5 connections declared, but only 4 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1207]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_2' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_2' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_3' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_3' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_1' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_1' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_mdm_1_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_mdm_1_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_intc_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_intc_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_periph_0' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1622]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TK4492' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TK4492' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_UT2LJ' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_UT2LJ' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1ST4AV9' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1ST4AV9' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1VI1NO' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1VI1NO' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SCR8U8' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SCR8U8' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_2FAMHT' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_2FAMHT' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1QRRYF7' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1QRRYF7' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5YIJ0K' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2946]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5YIJ0K' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2946]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xbar_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xbar_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2671]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2671]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_block_xbar_0' has 40 connections declared, but only 38 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2671]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_periph_0' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1622]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2712]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_v10_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_v10_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2858]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_block_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2858]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_v10_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_v10_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2904]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_block_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2904]
INFO: [Synth 8-6157] synthesizing module 'mb_block_lmb_bram_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_lmb_bram_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2929]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2929]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_block_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2929]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2712]
INFO: [Synth 8-6157] synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1552]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1552]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1552]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_quad_spi_0_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_quad_spi_0_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_block_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_timer_0_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_timer_0_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/mb_block_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1590]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1590]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1590]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_block_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1590]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xlconcat_0_0' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xlconcat_0_0' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mb_block' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
WARNING: [Synth 8-7071] port 'gpio_usb_keycode_0_tri_i' of module 'mb_block' is unconnected for instance 'mb_block_i' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7071] port 'gpio_usb_keycode_0_tri_t' of module 'mb_block' is unconnected for instance 'mb_block_i' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7071] port 'gpio_usb_keycode_1_tri_i' of module 'mb_block' is unconnected for instance 'mb_block_i' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7071] port 'gpio_usb_keycode_1_tri_t' of module 'mb_block' is unconnected for instance 'mb_block_i' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7023] instance 'mb_block_i' of module 'mb_block' has 16 connections declared, but only 12 given [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:109]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:109]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-8052-Dawg/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ball' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:18]
INFO: [Synth 8-6157] synthesizing module 'make_shape_random' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'make_shape_random' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:412]
INFO: [Synth 8-6157] synthesizing module 'fallingblk_coords' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fallingblk_coords' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ball' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:18]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/Color_Mapper.sv:16]
INFO: [Synth 8-226] default block is never used [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/Color_Mapper.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/Color_Mapper.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fsm.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fsm.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fsm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:24]
WARNING: [Synth 8-87] always_comb on 'blk0_x_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:49]
WARNING: [Synth 8-87] always_comb on 'blk1_x_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:50]
WARNING: [Synth 8-87] always_comb on 'blk2_x_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:51]
WARNING: [Synth 8-87] always_comb on 'blk3_x_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:52]
WARNING: [Synth 8-87] always_comb on 'blk0_y_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:53]
WARNING: [Synth 8-87] always_comb on 'blk1_y_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:54]
WARNING: [Synth 8-87] always_comb on 'blk2_y_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:55]
WARNING: [Synth 8-87] always_comb on 'blk3_y_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:56]
WARNING: [Synth 8-6014] Unused sequential element slowdefaultfall_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:162]
WARNING: [Synth 8-6014] Unused sequential element hitedge_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:221]
WARNING: [Synth 8-6014] Unused sequential element canRotate_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:319]
WARNING: [Synth 8-6014] Unused sequential element ballX_O_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:365]
WARNING: [Synth 8-6014] Unused sequential element ballY_O_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:366]
WARNING: [Synth 8-3848] Net doneCheckingClear in module/entity ball does not have driver. [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:33]
WARNING: [Synth 8-3848] Net gameOverFromBall in module/entity ball does not have driver. [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:34]
WARNING: [Synth 8-7129] Port doneDroppingBlocks in module fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameOverFromBall in module fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallX[3] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallX[2] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallX[1] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallX[0] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallY[3] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallY[2] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallY[1] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallY[0] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port doneCheckingClear in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameOverFromBall in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2291.918 ; gain = 850.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2291.918 ; gain = 850.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2291.918 ; gain = 850.578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 2291.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2370.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2370.527 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2370.652 ; gain = 929.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2370.652 ; gain = 929.312
---------------------------------------------------------------------------------
ball__GB5ball__GB4ball__GB3ball__GB2ball__GB1ball__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.652 ; gain = 929.312
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'blk0_x_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:49]
WARNING: [Synth 8-327] inferring latch for variable 'blk1_x_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:50]
WARNING: [Synth 8-327] inferring latch for variable 'blk2_x_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'blk3_x_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'blk0_y_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'blk1_y_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'blk2_y_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:55]
WARNING: [Synth 8-327] inferring latch for variable 'blk3_y_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2370.652 ; gain = 929.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 2390.082 ; gain = 948.742
---------------------------------------------------------------------------------
Abnormal program termination (EXCEPTION_ACCESS_VIOLATION)
Please check 'C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/hs_err_pid8052.log' for details

*** Running vivado
    with args -log mb_usb_hdmi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/corey/UIUC/ECE/ECE385/Lab7/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/corey/UIUC/ECE/ECE385/Lab6/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/utils_1/imports/synth_1/mb_block_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/utils_1/imports/synth_1/mb_block_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14788
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1846.980 ; gain = 406.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'HexDriver' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'HexDriver' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_block' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_uartlite_0_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_uartlite_0_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_clk_wiz_1_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_clk_wiz_1_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_clk_wiz_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'mb_block_clk_wiz_1_0' is unconnected for instance 'clk_wiz_1' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1207]
WARNING: [Synth 8-7023] instance 'clk_wiz_1' of module 'mb_block_clk_wiz_1_0' has 5 connections declared, but only 4 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1207]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_2' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_2' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_3' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_3' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_1' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_1' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_mdm_1_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_mdm_1_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_intc_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_intc_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_periph_0' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1622]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TK4492' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TK4492' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_UT2LJ' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_UT2LJ' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1ST4AV9' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1ST4AV9' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1VI1NO' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1VI1NO' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SCR8U8' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SCR8U8' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_2FAMHT' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_2FAMHT' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1QRRYF7' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1QRRYF7' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5YIJ0K' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2946]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5YIJ0K' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2946]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xbar_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xbar_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2671]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2671]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_block_xbar_0' has 40 connections declared, but only 38 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2671]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_periph_0' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1622]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2712]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_v10_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_v10_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2858]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_block_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2858]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_v10_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_v10_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2904]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_block_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2904]
INFO: [Synth 8-6157] synthesizing module 'mb_block_lmb_bram_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_lmb_bram_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2929]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2929]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_block_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2929]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:2712]
INFO: [Synth 8-6157] synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1552]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1552]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1552]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_quad_spi_0_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_quad_spi_0_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_block_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1561]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_timer_0_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_timer_0_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/mb_block_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1590]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1590]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1590]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_block_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:1590]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xlconcat_0_0' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xlconcat_0_0' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mb_block' (0#1) [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
WARNING: [Synth 8-7071] port 'gpio_usb_keycode_0_tri_i' of module 'mb_block' is unconnected for instance 'mb_block_i' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7071] port 'gpio_usb_keycode_0_tri_t' of module 'mb_block' is unconnected for instance 'mb_block_i' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7071] port 'gpio_usb_keycode_1_tri_i' of module 'mb_block' is unconnected for instance 'mb_block_i' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7071] port 'gpio_usb_keycode_1_tri_t' of module 'mb_block' is unconnected for instance 'mb_block_i' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
WARNING: [Synth 8-7023] instance 'mb_block_i' of module 'mb_block' has 16 connections declared, but only 12 given [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:84]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:109]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:109]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/.Xil/Vivado-9136-Dawg/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ball' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:18]
INFO: [Synth 8-6157] synthesizing module 'make_shape_random' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'make_shape_random' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:412]
INFO: [Synth 8-6157] synthesizing module 'fallingblk_coords' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fallingblk_coords' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ball' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:18]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/Color_Mapper.sv:16]
INFO: [Synth 8-226] default block is never used [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/Color_Mapper.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/Color_Mapper.sv:16]
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fsm.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fsm.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fsm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/mb_usb_hdmi_top.sv:24]
WARNING: [Synth 8-87] always_comb on 'blk0_x_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:49]
WARNING: [Synth 8-87] always_comb on 'blk1_x_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:50]
WARNING: [Synth 8-87] always_comb on 'blk2_x_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:51]
WARNING: [Synth 8-87] always_comb on 'blk3_x_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:52]
WARNING: [Synth 8-87] always_comb on 'blk0_y_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:53]
WARNING: [Synth 8-87] always_comb on 'blk1_y_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:54]
WARNING: [Synth 8-87] always_comb on 'blk2_y_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:55]
WARNING: [Synth 8-87] always_comb on 'blk3_y_reg' did not result in combinational logic [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:56]
WARNING: [Synth 8-6014] Unused sequential element slowdefaultfall_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:162]
WARNING: [Synth 8-6014] Unused sequential element hitedge_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:221]
WARNING: [Synth 8-6014] Unused sequential element canRotate_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:319]
WARNING: [Synth 8-6014] Unused sequential element ballX_O_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:365]
WARNING: [Synth 8-6014] Unused sequential element ballY_O_reg was removed.  [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:366]
WARNING: [Synth 8-3848] Net doneCheckingClear in module/entity ball does not have driver. [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:33]
WARNING: [Synth 8-3848] Net gameOverFromBall in module/entity ball does not have driver. [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/ECE385/Lab6/lab6.2_provided/design_source/ball.sv:34]
WARNING: [Synth 8-7129] Port doneDroppingBlocks in module fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameOverFromBall in module fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallX[3] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallX[2] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallX[1] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallX[0] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallY[3] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallY[2] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallY[1] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port BallY[0] in module fallingblk_coords is either unconnected or has no load
WARNING: [Synth 8-7129] Port doneCheckingClear in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameOverFromBall in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2290.277 ; gain = 849.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2290.277 ; gain = 849.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2290.277 ; gain = 849.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 2290.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2370.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2370.215 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2370.230 ; gain = 929.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
ball__GB5ball__GB4ball__GB3ball__GB2ball__GB1ball__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2370.230 ; gain = 929.723
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'blk0_x_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:49]
WARNING: [Synth 8-327] inferring latch for variable 'blk1_x_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:50]
WARNING: [Synth 8-327] inferring latch for variable 'blk2_x_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'blk3_x_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'blk0_y_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'blk1_y_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'blk2_y_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:55]
WARNING: [Synth 8-327] inferring latch for variable 'blk3_y_reg' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/new/fallingblk_coords.sv:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 2370.230 ; gain = 929.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 2370.230 ; gain = 929.723
---------------------------------------------------------------------------------
Abnormal program termination (EXCEPTION_ACCESS_VIOLATION)
Please check 'C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.runs/synth_1/hs_err_pid9136.log' for details
