Summary
======
Overall execution cycle = 29226292
Total execution cycles per core:
- Processor 0 = 25518524
- Processor 1 = 25119383
- Processor 2 = 29226292
- Processor 3 = 25535497
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 15088210
- Processor 1 = 14736107
- Processor 2 = 18795954
- Processor 3 = 15140593
======
Data cache miss rate for each core
- Processor 0 = 0.42455980321532955 (1060274/2497349)
- Processor 1 = 0.4245069601376127 (1057221/2490468)
- Processor 2 = 0.4279404573112528 (1073727/2509057)
- Processor 3 = 0.42466602773251216 (1062993/2503127)
======
Amount of Data traffic in bytes on the bus
= 502184
======
Number of invalidations or updates on the bus
= 34880
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2023586, numSharedAccess = 473763
- Cache 1: numPrivateAccess = 2019813, numSharedAccess = 470655
- Cache 2: numPrivateAccess = 2049328, numSharedAccess = 459729
- Cache 3: numPrivateAccess = 2023960, numSharedAccess = 479167
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 0
- Cache 2: numO = 3
- Cache 3: numO = 0
