<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="mc_top_data_mem_0_synth_1" LaunchDir="C:/Users/9benj/Documents/GitHub/Reconfigurable-RISC-V/src/multicore_fpga/multicore_fpga.runs/mc_top_data_mem_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mc_top_data_mem_ctrl_0_synth_1" LaunchDir="C:/Users/9benj/Documents/GitHub/Reconfigurable-RISC-V/src/multicore_fpga/multicore_fpga.runs/mc_top_data_mem_ctrl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mc_top_data_mem_ctrl_1_synth_1" LaunchDir="C:/Users/9benj/Documents/GitHub/Reconfigurable-RISC-V/src/multicore_fpga/multicore_fpga.runs/mc_top_data_mem_ctrl_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mc_top_data_mem_ctrl_0_synth_1"/>
	</Run>
	<Run Id="mc_top_jtag_axi_0_0_synth_1" LaunchDir="C:/Users/9benj/Documents/GitHub/Reconfigurable-RISC-V/src/multicore_fpga/multicore_fpga.runs/mc_top_jtag_axi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mc_top_core_wrapper_0_0_synth_1" LaunchDir="C:/Users/9benj/Documents/GitHub/Reconfigurable-RISC-V/src/multicore_fpga/multicore_fpga.runs/mc_top_core_wrapper_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mc_top_instr_mem_0_synth_1" LaunchDir="C:/Users/9benj/Documents/GitHub/Reconfigurable-RISC-V/src/multicore_fpga/multicore_fpga.runs/mc_top_instr_mem_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mc_top_core_top_wrapper_0_0_synth_1" LaunchDir="C:/Users/9benj/Documents/GitHub/Reconfigurable-RISC-V/src/multicore_fpga/multicore_fpga.runs/mc_top_core_top_wrapper_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mc_top_instr_mem_ctrl_0_synth_1" LaunchDir="C:/Users/9benj/Documents/GitHub/Reconfigurable-RISC-V/src/multicore_fpga/multicore_fpga.runs/mc_top_instr_mem_ctrl_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mc_top_xbar_0_synth_1" LaunchDir="C:/Users/9benj/Documents/GitHub/Reconfigurable-RISC-V/src/multicore_fpga/multicore_fpga.runs/mc_top_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mc_top_clk_wiz_0_synth_1" LaunchDir="C:/Users/9benj/Documents/GitHub/Reconfigurable-RISC-V/src/multicore_fpga/multicore_fpga.runs/mc_top_clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mc_top_rst_clk_wiz_100M_0_synth_1" LaunchDir="C:/Users/9benj/Documents/GitHub/Reconfigurable-RISC-V/src/multicore_fpga/multicore_fpga.runs/mc_top_rst_clk_wiz_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mc_top_data_mem_1_synth_1" LaunchDir="C:/Users/9benj/Documents/GitHub/Reconfigurable-RISC-V/src/multicore_fpga/multicore_fpga.runs/mc_top_data_mem_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="mc_top_data_mem_0_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="C:/Users/9benj/Documents/GitHub/Reconfigurable-RISC-V/src/multicore_fpga/multicore_fpga.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="mc_top_data_mem_0_synth_1"/>
		<Parent Id="mc_top_data_mem_ctrl_0_synth_1"/>
		<Parent Id="mc_top_data_mem_ctrl_1_synth_1"/>
		<Parent Id="mc_top_jtag_axi_0_0_synth_1"/>
		<Parent Id="mc_top_core_wrapper_0_0_synth_1"/>
		<Parent Id="mc_top_instr_mem_0_synth_1"/>
		<Parent Id="mc_top_core_top_wrapper_0_0_synth_1"/>
		<Parent Id="mc_top_instr_mem_ctrl_0_synth_1"/>
		<Parent Id="mc_top_xbar_0_synth_1"/>
		<Parent Id="mc_top_clk_wiz_0_synth_1"/>
		<Parent Id="mc_top_rst_clk_wiz_100M_0_synth_1"/>
		<Parent Id="mc_top_data_mem_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/9benj/Documents/GitHub/Reconfigurable-RISC-V/src/multicore_fpga/multicore_fpga.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="mc_top_data_mem_0_synth_1"/>
		<Parent Id="mc_top_data_mem_ctrl_0_synth_1"/>
		<Parent Id="mc_top_data_mem_ctrl_1_synth_1"/>
		<Parent Id="mc_top_jtag_axi_0_0_synth_1"/>
		<Parent Id="mc_top_core_wrapper_0_0_synth_1"/>
		<Parent Id="mc_top_instr_mem_0_synth_1"/>
		<Parent Id="mc_top_core_top_wrapper_0_0_synth_1"/>
		<Parent Id="mc_top_instr_mem_ctrl_0_synth_1"/>
		<Parent Id="mc_top_xbar_0_synth_1"/>
		<Parent Id="mc_top_clk_wiz_0_synth_1"/>
		<Parent Id="mc_top_rst_clk_wiz_100M_0_synth_1"/>
		<Parent Id="mc_top_data_mem_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

