INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CHECK_DATA_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHECK_DATA_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/lab4_files/PDU_src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NPC_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/lab/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
