
---------- Begin Simulation Statistics ----------
final_tick                               117836517000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188698                       # Simulator instruction rate (inst/s)
host_mem_usage                                 721332                       # Number of bytes of host memory used
host_op_rate                                   190816                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   529.95                       # Real time elapsed on the host
host_tick_rate                              222355114                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117837                       # Number of seconds simulated
sim_ticks                                117836517000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.802549                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4083565                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4815380                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345772                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5100532                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102840                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675338                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572498                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6508122                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312564                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35007                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.178365                       # CPI: cycles per instruction
system.cpu.discardedOps                        950287                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48883310                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40550248                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6262554                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2190215                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.848633                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        117836517                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       115646302                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1693                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          413                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         8123                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        16986                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 117836517000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                753                       # Transaction distribution
system.membus.trans_dist::ReadExReq               940                       # Transaction distribution
system.membus.trans_dist::ReadExResp              940                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           753                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       433408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  433408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1693                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1693    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1693                       # Request fanout histogram
system.membus.respLayer1.occupancy           29449750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1693000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 117836517000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         6957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          397                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             755                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5811                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5811                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           653                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2413                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        24160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 25863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       268800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3886336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4155136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8877                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.048102                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.213993                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8450     95.19%     95.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    427      4.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8877                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           75818000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          74027988                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5877999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 117836517000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  138                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7033                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7171                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 138                       # number of overall hits
system.l2.overall_hits::.cpu.data                7033                       # number of overall hits
system.l2.overall_hits::total                    7171                       # number of overall hits
system.l2.demand_misses::.cpu.inst                515                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1191                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1706                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               515                       # number of overall misses
system.l2.overall_misses::.cpu.data              1191                       # number of overall misses
system.l2.overall_misses::total                  1706                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60396000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    141887000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        202283000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60396000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    141887000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       202283000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             8224                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8877                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            8224                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8877                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.788668                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.144820                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.192182                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.788668                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.144820                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.192182                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 117273.786408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 119132.661629                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118571.512309                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 117273.786408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 119132.661629                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118571.512309                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1693                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1693                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50091000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    117136000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    167227000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50091000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    117136000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    167227000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.787136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.143361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.190718                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.787136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.143361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.190718                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 97453.307393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 99351.993215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98775.546367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 97453.307393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 99351.993215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98775.546367                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         6957                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             6957                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         6957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         6957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          360                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              360                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          360                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          360                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              4871                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4871                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 940                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    112177000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     112177000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.161762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.161762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 119337.234043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119337.234043                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     93377000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     93377000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.161762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.161762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 99337.234043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99337.234043                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60396000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60396000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.788668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.788668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 117273.786408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117273.786408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50091000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50091000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.787136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.787136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 97453.307393                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97453.307393                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     29710000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29710000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.104020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 118366.533865                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118366.533865                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23759000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23759000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.099047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99410.041841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99410.041841                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 117836517000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1642.724955                       # Cycle average of tags in use
system.l2.tags.total_refs                       16560                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1693                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.781453                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       512.605540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1130.119415                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.062574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.137954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.200528                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1693                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1693                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.206665                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    134277                       # Number of tag accesses
system.l2.tags.data_accesses                   134277                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 117836517000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         131584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         301824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             433408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       131584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        131584                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1693                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1116666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2561379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3678045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1116666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1116666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1116666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2561379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3678045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000589750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38677                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1693                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6772                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    143096000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   33860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               270071000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21130.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39880.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5830                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6772                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.093418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   382.777796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.749357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          612     64.97%     64.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           83      8.81%     73.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           73      7.75%     81.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          174     18.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          942                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 433408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  433408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15882538000                       # Total gap between requests
system.mem_ctrls.avgGap                    9381298.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       131584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       301824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1116665.727653847774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2561379.169073709287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     79315000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    190756000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38577.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40448.69                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3255840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1730520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            23419200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9301347120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2138088240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43448727360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54916568280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.040322                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 112936225250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3934580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    965711750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3470040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1844370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            24932880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9301347120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2209468200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43388617920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54929680530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.151597                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 112778801500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3934580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1123135500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    117836517000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 117836517000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14734308                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14734308                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14734308                       # number of overall hits
system.cpu.icache.overall_hits::total        14734308                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          653                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            653                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          653                       # number of overall misses
system.cpu.icache.overall_misses::total           653                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67266000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67266000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67266000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67266000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14734961                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14734961                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14734961                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14734961                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 103010.719755                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 103010.719755                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 103010.719755                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 103010.719755                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          397                       # number of writebacks
system.cpu.icache.writebacks::total               397                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          653                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          653                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          653                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          653                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65960000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65960000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65960000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65960000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 101010.719755                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101010.719755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 101010.719755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101010.719755                       # average overall mshr miss latency
system.cpu.icache.replacements                    397                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14734308                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14734308                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          653                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           653                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67266000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67266000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14734961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14734961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 103010.719755                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 103010.719755                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          653                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          653                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65960000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65960000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 101010.719755                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101010.719755                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 117836517000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.894175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14734961                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               653                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22565.024502                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.894175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999587                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999587                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          58940497                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         58940497                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 117836517000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117836517000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 117836517000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43864011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43864011                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43872666                       # number of overall hits
system.cpu.dcache.overall_hits::total        43872666                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9391                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9391                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9442                       # number of overall misses
system.cpu.dcache.overall_misses::total          9442                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    417642000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    417642000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    417642000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    417642000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43873402                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43873402                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43882108                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43882108                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000214                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000214                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000215                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000215                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44472.580130                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44472.580130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44232.366024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44232.366024                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         6957                       # number of writebacks
system.cpu.dcache.writebacks::total              6957                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1193                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1193                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1193                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1193                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8224                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8224                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    313109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    313109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    316214000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    316214000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000187                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000187                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000187                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000187                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38193.339839                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38193.339839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38450.145914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38450.145914                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7712                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37546140                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37546140                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     89295000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     89295000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37548570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37548570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36746.913580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36746.913580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     80960000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     80960000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33917.050691                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33917.050691                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6317871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6317871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         6961                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6961                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    328347000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    328347000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47169.515874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47169.515874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5811                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5811                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    232149000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    232149000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39949.922561                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39949.922561                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8655                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8655                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           51                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           51                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005858                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005858                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3105000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3105000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002986                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002986                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 119423.076923                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 119423.076923                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117836517000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.250098                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43881222                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8224                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           5335.751702                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.250098                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          287                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          171                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175537984                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175537984                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 117836517000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117836517000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
