// Seed: 3044709313
module module_0 #(
    parameter id_13 = 32'd32
) (
    output wor id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply0 id_3,
    input uwire id_4,
    input tri id_5,
    input supply0 id_6,
    output tri id_7,
    output tri1 id_8,
    output uwire id_9,
    output supply1 id_10,
    output wire id_11
);
  logic _id_13;
  ;
  wand [-1 : id_13] id_14 = -1;
  assign module_1.id_5 = 0;
  parameter id_15 = 1;
  always @((1), 1'b0 or posedge 1);
  supply1 id_16 = -1'b0;
endmodule
module module_1 (
    input  tri  id_0,
    output wire id_1,
    output wire id_2,
    input  tri  id_3,
    input  tri1 id_4,
    input  tri0 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_2,
      id_5,
      id_0,
      id_5,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
