#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Jun 11 11:43:15 2017
# Process ID: 11948
# Current directory: C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3480 C:\Users\freedom\Desktop\Single_Clock_Cycle_CPU\CPU_showALUres\CPU1.xpr
# Log file: C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/vivado.log
# Journal file: C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
remove_files  -fileset dist_mem_gen_0 C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/dist_mem_gen_0
file delete -force C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/ip/dist_mem_gen_0 C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/sim_scripts/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name irom
set_property -dict [list CONFIG.depth {128} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.input_options {registered} CONFIG.coefficient_file {C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/ROM.coe}] [get_ips irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/ROM.coe' provided. It will be converted relative to IP Instance files '../../../../ROM.coe'
generate_target {instantiation_template} [get_files c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'irom'...
generate_target all [get_files  c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'irom'...
catch { config_ip_cache -export [get_ips -all irom] }
export_ip_user_files -of_objects [get_files c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci]
launch_runs -jobs 4 irom_synth_1
[Sun Jun 11 18:20:45 2017] Launched irom_synth_1...
Run output will be captured here: C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.runs/irom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci] -directory C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files -ipstatic_source_dir C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/modelsim} {questa=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/questa} {riviera=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/riviera} {activehdl=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav/dram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav/RAM.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav/ROM.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav/irom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/sim/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/dram/sim/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/smg_ip_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_ip_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a8eafffc7c414fbe855a6b9697c0756d --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_11 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port jr on this module [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/top.v:112]
ERROR: [VRFC 10-426] cannot find port jr on this module [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/top.v:116]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 861.883 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
remove_files  -fileset irom c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci
INFO: [Project 1-386] Moving file 'c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci' from fileset 'irom' to fileset 'sources_1'.
file delete -force c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom
file delete -force C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/ip/irom C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/sim_scripts/irom
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0
set_property -dict [list CONFIG.depth {128} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.input_options {registered} CONFIG.coefficient_file {C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/ROM.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/ROM.coe' provided. It will be converted relative to IP Instance files '../../../../ROM.coe'
generate_target {instantiation_template} [get_files c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Sun Jun 11 20:14:30 2017] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files -ipstatic_source_dir C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/modelsim} {questa=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/questa} {riviera=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/riviera} {activehdl=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  -fileset dist_mem_gen_0 c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'FREEDOM-COMPUTE' and cannot be killed from host 'Freedom-computer'

INFO: [Project 1-386] Moving file 'c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/dist_mem_gen_0
file delete -force C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/ip/dist_mem_gen_0 C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/sim_scripts/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name irom
set_property -dict [list CONFIG.depth {128} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/ROM.coe}] [get_ips irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/ROM.coe' provided. It will be converted relative to IP Instance files '../../../../ROM.coe'
generate_target {instantiation_template} [get_files c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'irom'...
generate_target all [get_files  c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'irom'...
catch { config_ip_cache -export [get_ips -all irom] }
export_ip_user_files -of_objects [get_files c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci]
launch_runs -jobs 4 irom_synth_1
[Sun Jun 11 20:28:57 2017] Launched irom_synth_1...
Run output will be captured here: C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.runs/irom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci] -directory C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files -ipstatic_source_dir C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/modelsim} {questa=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/questa} {riviera=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/riviera} {activehdl=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jun 11 20:30:26 2017] Launched synth_1...
Run output will be captured here: C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.runs/synth_1/runme.log
remove_files  -fileset irom c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci
INFO: [Project 1-386] Moving file 'c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci' from fileset 'irom' to fileset 'sources_1'.
file delete -force c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom
file delete -force C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/ip/irom C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/sim_scripts/irom
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name irom
set_property -dict [list CONFIG.depth {128} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.input_options {registered} CONFIG.coefficient_file {C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/ROM.coe}] [get_ips irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/ROM.coe' provided. It will be converted relative to IP Instance files '../../../../ROM.coe'
generate_target {instantiation_template} [get_files c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'irom'...
generate_target all [get_files  c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'irom'...
catch { config_ip_cache -export [get_ips -all irom] }
export_ip_user_files -of_objects [get_files c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci]
launch_runs -jobs 4 irom_synth_1
[Sun Jun 11 20:33:45 2017] Launched irom_synth_1...
Run output will be captured here: C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.runs/irom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom/irom.xci] -directory C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files -ipstatic_source_dir C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/modelsim} {questa=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/questa} {riviera=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/riviera} {activehdl=C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Jun 11 20:33:52 2017] Launched irom_synth_1...
Run output will be captured here: C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.runs/irom_synth_1/runme.log
[Sun Jun 11 20:33:52 2017] Launched synth_1...
Run output will be captured here: C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'FREEDOM-COMPUTE' and cannot be killed from host 'Freedom-computer'

exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 20:36:48 2017...
