
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf5_readFilters41'.
Generating RTLIL representation for module `\td_fused_top_mux_416_32_1_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_mux_416_32_1_1
root of   1 design levels: td_fused_top_tdf5_readFilters41
Automatically selected td_fused_top_tdf5_readFilters41 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf5_readFilters41
Used module:     \td_fused_top_mux_416_32_1_1
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Generating RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Found cached RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Found cached RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Found cached RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.

2.4. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf5_readFilters41
Used module:     $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1

2.5. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf5_readFilters41
Used module:     $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1
Removing unused module `\td_fused_top_mux_416_32_1_1'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:368$22'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:727$307 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:719$301 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:711$297 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:703$291 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:695$287 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:687$281 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:679$277 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:671$271 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:663$267 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:655$261 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:647$257 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:639$251 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:631$247 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:623$241 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:615$237 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:607$231 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:599$227 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:591$218 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:583$211 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:575$205 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:567$199 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:559$193 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:551$187 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:543$185 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:535$177 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:527$169 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:519$161 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:511$157 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:503$155 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:495$153 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:436$105 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:428$89 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:420$73 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:412$57 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:404$41 in module td_fused_top_tdf5_readFilters41.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:392$30 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:382$27 in module td_fused_top_tdf5_readFilters41.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:368$22 in module td_fused_top_tdf5_readFilters41.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:356$7 in module td_fused_top_tdf5_readFilters41.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:344$3 in module td_fused_top_tdf5_readFilters41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:336$1 in module td_fused_top_tdf5_readFilters41.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 37 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:0$380'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:0$380'.
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:782$352'.
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:727$307'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:719$301'.
     1/1: $1\weight_vecs_3_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:711$297'.
     1/1: $1\weight_vecs_3_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:703$291'.
     1/1: $1\weight_vecs_3_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:695$287'.
     1/1: $1\weight_vecs_3_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:687$281'.
     1/1: $1\weight_vecs_2_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:679$277'.
     1/1: $1\weight_vecs_2_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:671$271'.
     1/1: $1\weight_vecs_2_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:663$267'.
     1/1: $1\weight_vecs_2_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:655$261'.
     1/1: $1\weight_vecs_1_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:647$257'.
     1/1: $1\weight_vecs_1_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:639$251'.
     1/1: $1\weight_vecs_1_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:631$247'.
     1/1: $1\weight_vecs_1_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:623$241'.
     1/1: $1\weight_vecs_0_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:615$237'.
     1/1: $1\weight_vecs_0_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:607$231'.
     1/1: $1\weight_vecs_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:599$227'.
     1/1: $1\weight_vecs_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:591$218'.
     1/1: $1\input_indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:583$211'.
     1/1: $1\input_indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:575$205'.
     1/1: $1\filter_data_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:567$199'.
     1/1: $1\filter_data_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:559$193'.
     1/1: $1\filter_data_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:551$187'.
     1/1: $1\filter_data_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:543$185'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:535$177'.
     1/1: $1\ap_phi_mux_jj_phi_fu_325_p4[1:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:527$169'.
     1/1: $1\ap_phi_mux_ii_phi_fu_303_p4[1:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:519$161'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:511$157'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:503$155'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:495$153'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:489$151'.
     1/1: $0\sext_ln47_reg_737[8:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:482$143'.
     1/2: $0\select_ln48_5_reg_764[1:0]
     2/2: $0\select_ln47_6_reg_751[1:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:474$139'.
     1/3: $0\lshr_ln_reg_771_pp0_iter1_reg[2:0]
     2/3: $0\icmp_ln47_reg_747_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln47_reg_747[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:465$135'.
     1/4: $0\filter_data_3_load_reg_827[31:0]
     2/4: $0\filter_data_2_load_reg_822[31:0]
     3/4: $0\filter_data_1_load_reg_817[31:0]
     4/4: $0\filter_data_0_load_reg_812[31:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:458$129'.
     1/2: $0\lshr_ln_reg_771[2:0]
     2/2: $0\add_ln55_reg_758[8:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:450$127'.
     1/3: $0\add_ln55_6_reg_787_pp0_iter2_reg[5:0]
     2/3: $0\lshr_ln_reg_771_pp0_iter2_reg[2:0]
     3/3: $0\icmp_ln47_reg_747_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:444$121'.
     1/1: $0\add_ln55_6_reg_787[5:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:436$105'.
     1/1: $0\kk_reg_332[4:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:428$89'.
     1/1: $0\jj_reg_321[1:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:420$73'.
     1/1: $0\indvar_flatten_reg_310[5:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:412$57'.
     1/1: $0\indvar_flatten13_reg_288[6:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:404$41'.
     1/1: $0\ii_reg_299[1:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:392$30'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:382$27'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:368$22'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:356$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:344$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:336$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\ap_block_state1' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:782$352'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\ap_NS_fsm' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:727$307'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_3_1_we0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:719$301'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_3_1_ce0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:711$297'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_3_0_we0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:703$291'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_3_0_ce0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:695$287'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_2_1_we0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:687$281'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_2_1_ce0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:679$277'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_2_0_we0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:671$271'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_2_0_ce0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:663$267'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_1_1_we0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:655$261'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_1_1_ce0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:647$257'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_1_0_we0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:639$251'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_1_0_ce0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:631$247'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_0_1_we0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:623$241'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_0_1_ce0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:615$237'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_0_0_we0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:607$231'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\weight_vecs_0_0_ce0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:599$227'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\input_indices_23_read' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:591$218'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\input_indices_23_blk_n' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:583$211'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\filter_data_3_ce0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:575$205'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\filter_data_2_ce0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:567$199'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\filter_data_1_ce0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:559$193'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\filter_data_0_ce0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:551$187'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\ap_ready' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:543$185'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\ap_phi_mux_jj_phi_fu_325_p4' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:535$177'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\ap_phi_mux_ii_phi_fu_303_p4' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:527$169'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\ap_idle_pp0' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:519$161'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\ap_idle' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:511$157'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\ap_done' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:503$155'.
No latch inferred for signal `\td_fused_top_tdf5_readFilters41.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:495$153'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf5_readFilters41.\sext_ln47_reg_737' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:489$151'.
  created $dff cell `$procdff$607' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\select_ln47_6_reg_751' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:482$143'.
  created $dff cell `$procdff$608' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\select_ln48_5_reg_764' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:482$143'.
  created $dff cell `$procdff$609' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\icmp_ln47_reg_747' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:474$139'.
  created $dff cell `$procdff$610' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\icmp_ln47_reg_747_pp0_iter1_reg' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:474$139'.
  created $dff cell `$procdff$611' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\lshr_ln_reg_771_pp0_iter1_reg' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:474$139'.
  created $dff cell `$procdff$612' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\filter_data_0_load_reg_812' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:465$135'.
  created $dff cell `$procdff$613' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\filter_data_1_load_reg_817' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:465$135'.
  created $dff cell `$procdff$614' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\filter_data_2_load_reg_822' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:465$135'.
  created $dff cell `$procdff$615' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\filter_data_3_load_reg_827' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:465$135'.
  created $dff cell `$procdff$616' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\add_ln55_reg_758' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:458$129'.
  created $dff cell `$procdff$617' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\lshr_ln_reg_771' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:458$129'.
  created $dff cell `$procdff$618' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\icmp_ln47_reg_747_pp0_iter2_reg' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:450$127'.
  created $dff cell `$procdff$619' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\lshr_ln_reg_771_pp0_iter2_reg' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:450$127'.
  created $dff cell `$procdff$620' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\add_ln55_6_reg_787_pp0_iter2_reg' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:450$127'.
  created $dff cell `$procdff$621' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\add_ln55_6_reg_787' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:444$121'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\kk_reg_332' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:436$105'.
  created $dff cell `$procdff$623' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\jj_reg_321' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:428$89'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\indvar_flatten_reg_310' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:420$73'.
  created $dff cell `$procdff$625' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\indvar_flatten13_reg_288' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:412$57'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\ii_reg_299' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:404$41'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:392$30'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:382$27'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:368$22'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:356$7'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\ap_done_reg' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:344$3'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readFilters41.\ap_CS_fsm' using process `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:336$1'.
  created $dff cell `$procdff$633' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:0$380'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:782$352'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:727$307'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:727$307'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:719$301'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:719$301'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:711$297'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:711$297'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:703$291'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:703$291'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:695$287'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:695$287'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:687$281'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:687$281'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:679$277'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:679$277'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:671$271'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:671$271'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:663$267'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:663$267'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:655$261'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:655$261'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:647$257'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:647$257'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:639$251'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:639$251'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:631$247'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:631$247'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:623$241'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:623$241'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:615$237'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:615$237'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:607$231'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:607$231'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:599$227'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:599$227'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:591$218'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:591$218'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:583$211'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:583$211'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:575$205'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:575$205'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:567$199'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:567$199'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:559$193'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:559$193'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:551$187'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:551$187'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:543$185'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:543$185'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:535$177'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:535$177'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:527$169'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:527$169'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:519$161'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:519$161'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:511$157'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:511$157'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:503$155'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:503$155'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:495$153'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:495$153'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:489$151'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:489$151'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:482$143'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:482$143'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:474$139'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:474$139'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:465$135'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:465$135'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:458$129'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:458$129'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:450$127'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:450$127'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:444$121'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:444$121'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:436$105'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:436$105'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:428$89'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:428$89'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:420$73'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:420$73'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:412$57'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:412$57'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:404$41'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:404$41'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:392$30'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:392$30'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:382$27'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:382$27'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:368$22'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:368$22'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:356$7'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:356$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:344$3'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:344$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:336$1'.
Removing empty process `td_fused_top_tdf5_readFilters41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:336$1'.
Cleaned up 65 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_tdf5_readFilters41.
<suppressed ~273 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1.
Optimizing module td_fused_top_tdf5_readFilters41.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf5_readFilters41'.
<suppressed ~309 debug messages>
Removed a total of 104 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf5_readFilters41..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$475.
    dead port 2/2 on $mux $procmux$475.
    dead port 1/2 on $mux $procmux$567.
    dead port 2/2 on $mux $procmux$567.
    dead port 1/2 on $mux $procmux$399.
    dead port 2/2 on $mux $procmux$401.
    dead port 2/2 on $mux $procmux$408.
    dead port 2/2 on $mux $procmux$416.
Removed 8 multiplexer ports.
<suppressed ~57 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1.
  Optimizing cells in module \td_fused_top_tdf5_readFilters41.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Finding identical cells in module `\td_fused_top_tdf5_readFilters41'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$627 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $procmux$565_Y, Q = \ii_reg_299).
Adding EN signal on $procdff$626 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $procmux$560_Y, Q = \indvar_flatten13_reg_288).
Adding EN signal on $procdff$625 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $procmux$555_Y, Q = \indvar_flatten_reg_310).
Adding EN signal on $procdff$624 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $procmux$550_Y, Q = \jj_reg_321).
Adding EN signal on $procdff$623 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $procmux$545_Y, Q = \kk_reg_332).
Adding EN signal on $procdff$618 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:820$375_Y [3:1], Q = \lshr_ln_reg_771).
Adding EN signal on $procdff$617 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:768$351_Y, Q = \add_ln55_reg_758).
Adding EN signal on $procdff$616 ($dff) from module td_fused_top_tdf5_readFilters41 (D = \filter_data_3_q0, Q = \filter_data_3_load_reg_827).
Adding EN signal on $procdff$615 ($dff) from module td_fused_top_tdf5_readFilters41 (D = \filter_data_2_q0, Q = \filter_data_2_load_reg_822).
Adding EN signal on $procdff$614 ($dff) from module td_fused_top_tdf5_readFilters41 (D = \filter_data_1_q0, Q = \filter_data_1_load_reg_817).
Adding SRST signal on $procdff$628 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $procmux$570_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding EN signal on $procdff$613 ($dff) from module td_fused_top_tdf5_readFilters41 (D = \filter_data_0_q0, Q = \filter_data_0_load_reg_812).
Adding EN signal on $procdff$612 ($dff) from module td_fused_top_tdf5_readFilters41 (D = \lshr_ln_reg_771, Q = \lshr_ln_reg_771_pp0_iter1_reg).
Adding EN signal on $procdff$611 ($dff) from module td_fused_top_tdf5_readFilters41 (D = \icmp_ln47_reg_747, Q = \icmp_ln47_reg_747_pp0_iter1_reg).
Adding EN signal on $procdff$610 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:804$360_Y, Q = \icmp_ln47_reg_747).
Adding EN signal on $procdff$609 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:816$371_Y, Q = \select_ln48_5_reg_764).
Adding EN signal on $procdff$608 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:812$367_Y, Q = \select_ln47_6_reg_751).
Adding EN signal on $procdff$607 ($dff) from module td_fused_top_tdf5_readFilters41 (D = { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:836$378_Y }, Q = \sext_ln47_reg_737).
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$667 ($dffe) from module td_fused_top_tdf5_readFilters41.
Adding SRST signal on $procdff$629 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $procmux$575_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$631 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $procmux$588_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$670 ($sdff) from module td_fused_top_tdf5_readFilters41 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$633 ($dff) from module td_fused_top_tdf5_readFilters41 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$630 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $procmux$583_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$632 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $procmux$596_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$622 ($dff) from module td_fused_top_tdf5_readFilters41 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v:766$350_Y, Q = \add_ln55_6_reg_787).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1..
Finding unused cells or wires in module \td_fused_top_tdf5_readFilters41..
Removed 35 unused cells and 553 unused wires.
<suppressed ~41 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1.
Optimizing module td_fused_top_tdf5_readFilters41.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf5_readFilters41..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1.
  Optimizing cells in module \td_fused_top_tdf5_readFilters41.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Finding identical cells in module `\td_fused_top_tdf5_readFilters41'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1..
Finding unused cells or wires in module \td_fused_top_tdf5_readFilters41..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1.
Optimizing module td_fused_top_tdf5_readFilters41.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf5_readFilters41..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1.
  Optimizing cells in module \td_fused_top_tdf5_readFilters41.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Finding identical cells in module `\td_fused_top_tdf5_readFilters41'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1..
Finding unused cells or wires in module \td_fused_top_tdf5_readFilters41..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1.
Optimizing module td_fused_top_tdf5_readFilters41.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1 ===

   Number of wires:                 24
   Number of wire bits:            736
   Number of public wires:          24
   Number of public wire bits:     736
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           96

=== td_fused_top_tdf5_readFilters41 ===

   Number of wires:                195
   Number of wire bits:           1557
   Number of public wires:         147
   Number of public wire bits:    1470
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $add                           98
     $and                           13
     $dff                           10
     $dffe                         185
     $eq                            22
     $mux                           88
     $not                           12
     $or                             4
     $pmux                           3
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           7
     $sdffe                          1
     $sub                           74

=== design hierarchy ===

   td_fused_top_tdf5_readFilters41      1
     $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1      0

   Number of wires:                195
   Number of wire bits:           1557
   Number of public wires:         147
   Number of public wire bits:    1470
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $add                           98
     $and                           13
     $dff                           10
     $dffe                         185
     $eq                            22
     $mux                           88
     $not                           12
     $or                             4
     $pmux                           3
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           7
     $sdffe                          1
     $sub                           74

End of script. Logfile hash: 6886c3eb42, CPU: user 0.19s system 0.00s, MEM: 16.20 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 30% 2x read_verilog (0 sec), 21% 5x opt_expr (0 sec), ...
