#> InputSetLoader: gvFormat.InputSetLoaderSimpleGVFormat

# This file tests the Control Unit for a simple MIPS CPU with 
# custom ALU op codes. Dont Care values are replaced with EXCLUDE
# values in each test. All instructions are tested.

BEGIN Addi
	INPUTS
     		OpCode [8]
	 	functionCode [0]
	OUTPUTS
		ALUop [0]
		ALUsrc [1]
		RegDest [0]
		Bne [0]
		Branch [0]
		Jump [0]
		Jal [0]
		Jr [0]
		MemRead [0]
		MemWrite [0]
		MemToReg [0]
		RegWrite [1]
		Halt [0]
		SLT [0]
		SLTU [0]

BEGIN Beq
	INPUTS
     		OpCode [4]
	 	functionCode [0]
	OUTPUTS
		ALUop [1]
		ALUsrc [0]
		RegDest EXCLUDE
		Bne [0]
		Branch [1]
		Jump [0]
		Jal [0]
		Jr [0]
		MemRead [0]
		MemWrite [0]
		MemToReg EXCLUDE
		RegWrite [0]
		Halt [0]
		SLT [0]
		SLTU [0]

BEGIN Lw
	INPUTS
     		OpCode [35]
	 	functionCode [0]
	OUTPUTS
		ALUop [0]
		ALUsrc [1]
		RegDest [0]
		Bne [0]
		Branch [0]
		Jump [0]
		Jal [0]
		Jr [0]
		MemRead [1]
		MemWrite [0]
		MemToReg [1]
		RegWrite [1]
		Halt [0]
		SLT [0]
		SLTU [0]

BEGIN Ori
	INPUTS
     		OpCode [13]
	 	functionCode [0]
	OUTPUTS
		ALUop [3]
		ALUsrc [1]
		RegDest [0]
		Bne [0]
		Branch [0]
		Jump [0]
		Jal [0]
		Jr [0]
		MemRead [0]
		MemWrite [0]
		MemToReg [0]
		RegWrite [1]
		Halt [0]
		SLT [0]
		SLTU [0]

BEGIN Sw
	INPUTS
     		OpCode [43]
	 	functionCode [0]
	OUTPUTS
		ALUop [0]
		ALUsrc [1]
		RegDest EXCLUDE
		Bne [0]
		Branch [0]
		Jump [0]
		Jal [0]
		Jr [0]
		MemRead [0]
		MemWrite [1]
		MemToReg EXCLUDE
		RegWrite [0]
		Halt [0]
		SLT [0]
		SLTU [0]

BEGIN Jump
	INPUTS
     		OpCode [2]
	 	functionCode [0]
	OUTPUTS
		ALUop EXCLUDE
		ALUsrc EXCLUDE
		RegDest EXCLUDE
		Bne [0]
		Branch [0]
		Jump [1]
		Jal [0]
		Jr [0]
		MemRead [0]
		MemWrite [0]
		MemToReg EXCLUDE
		RegWrite [0]
		Halt [0]
		SLT [0]
		SLTU [0]

BEGIN Add
	INPUTS
     		OpCode [0]
	 	functionCode [32]
	OUTPUTS
		ALUop [0]
		ALUsrc [0]
		RegDest [1]
		Bne [0]
		Branch [0]
		Jump [0]
		Jal [0]
		Jr [0]
		MemRead [0]
		MemWrite [0]
		MemToReg [0]
		RegWrite [1]
		Halt [0]
		SLT [0]
		SLTU [0]

BEGIN Halt
	INPUTS
     		OpCode [32]
	 	functionCode [0]
	OUTPUTS
		ALUop EXCLUDE
		ALUsrc EXCLUDE
		RegDest EXCLUDE
		Bne EXCLUDE
		Branch EXCLUDE
		Jump EXCLUDE
		Jal EXCLUDE
		Jr EXCLUDE
		MemRead EXCLUDE
		MemWrite EXCLUDE
		MemToReg EXCLUDE
		RegWrite EXCLUDE
		Halt [1]
		SLT [0]
		SLTU [0]

