module top_module(
    input clk,
    input areset,    // Asynchronous reset to OFF
    input j,
    input k,
    output out); //  

    parameter OFF=0, ON=1; 
    reg state, next_state;

    always @(*) begin
        case(state)
            OFF: 	begin
                	if(j == 1'b1) next_state <= ON;
                	else if(j == 1'b0) next_state <= OFF;
            		end
            ON: 	begin
                	if(k == 1'b1) next_state <= OFF;
                	else if(k == 1'b0) next_state <= ON;
            		end
        endcase
        // State transition logic
    end

    always @(posedge clk, posedge areset) begin
        if(areset)
            state <= OFF;
        else
            state <= next_state;
        // State flip-flops with asynchronous reset
    end

    // Output logic
    // assign out = (state == ...);
            assign out = (state==ON)?1'b1:1'b0;

endmodule
