Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Apr 11 16:37:08 2022
| Host         : DIGITAL-21 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file top_object_drawer_control_sets_placed.rpt
| Design       : top_object_drawer
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------+-----------------------------------------+------------------+----------------+
|         Clock Signal        |         Enable Signal         |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------+-------------------------------+-----------------------------------------+------------------+----------------+
|  clk_generator_inst/clk_100 |                               |                                         |                1 |              1 |
|  clk_generator_inst/clk_25  |                               |                                         |                4 |              5 |
|  clk_generator_inst/clk_100 |                               | btnc_IBUF                               |                3 |              7 |
|  clk_generator_inst/clk_100 |                               | VLineDrawer_inst/bit_tracker[7]_i_1_n_0 |                3 |              8 |
|  clk_generator_inst/clk_25  |                               | BitmapToVga_inst/hcount[9]_i_1_n_0      |                5 |             10 |
|  clk_generator_inst/clk_25  | BitmapToVga_inst/hcount_clear | BitmapToVga_inst/vcount[9]_i_1_n_0      |                3 |             10 |
+-----------------------------+-------------------------------+-----------------------------------------+------------------+----------------+


