TRACE::2020-07-16.12:00:04::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:04::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:04::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:08::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:08::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:08::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-16.12:00:08::SCWPlatform::Opened new HwDB with name fpga_0
TRACE::2020-07-16.12:00:08::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/v2019.2/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-07-16.12:00:08::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/v2019.2/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga"
		}]
}
TRACE::2020-07-16.12:00:08::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-07-16.12:00:08::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2020-07-16.12:00:08::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/v2019.2/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga"
		}]
}
TRACE::2020-07-16.12:00:08::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/v2019.2/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga"
		}]
}
TRACE::2020-07-16.12:00:08::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:08::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:08::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:08::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:08::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:08::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:08::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:08::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:08::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-16.12:00:08::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:08::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:08::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:08::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:08::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:08::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:08::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:08::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:08::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:08::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:08::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:08::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:08::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:08::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:08::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:08::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:08::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-16.12:00:09::SCWMssOS::No sw design opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:09::SCWMssOS::mss does not exists at C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:09::SCWMssOS::Creating sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:09::SCWMssOS::Adding the swdes entry, created swdb C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss with des name C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:09::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:09::SCWMssOS::Writing mss at C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:09::SCWMssOS::Completed writing the mss file at C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp
TRACE::2020-07-16.12:00:09::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-07-16.12:00:09::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-07-16.12:00:09::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:09::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:09::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:09::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:09::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-07-16.12:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:09::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:09::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:09::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:09::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:09::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-07-16.12:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:09::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:09::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:09::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:09::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:09::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-07-16.12:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:09::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/v2019.2/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-16.12:00:09::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:09::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:09::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:09::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:09::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:09::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-07-16.12:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:09::SCWMssOS::Completed writing the mss file at C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp
TRACE::2020-07-16.12:00:09::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-07-16.12:00:12::SCWPlatform::Started generating the artifacts platform fpga
TRACE::2020-07-16.12:00:12::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-16.12:00:12::SCWPlatform::Started generating the artifacts for system configuration fpga
LOG::2020-07-16.12:00:12::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-16.12:00:12::SCWSystem::Not a boot domain 
LOG::2020-07-16.12:00:12::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-16.12:00:12::SCWDomain::Generating domain artifcats
TRACE::2020-07-16.12:00:12::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-16.12:00:12::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-16.12:00:13::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:13::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:13::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:13::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:13::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss||

KEYINFO::2020-07-16.12:00:13::SCWMssOS::Could not open the swdb for C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2020-07-16.12:00:13::SCWMssOS::Could not open the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-07-16.12:00:13::SCWMssOS::Cleared the swdb table entry
TRACE::2020-07-16.12:00:13::SCWMssOS::No sw design opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:13::SCWMssOS::mss exists loading the mss file  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:13::SCWMssOS::Opened the sw design from mss  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:13::SCWMssOS::Adding the swdes entry C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-07-16.12:00:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-16.12:00:13::SCWMssOS::Opened the sw design.  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:13::SCWMssOS::Completed writing the mss file at C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp
TRACE::2020-07-16.12:00:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-16.12:00:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-16.12:00:13::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-07-16.12:00:13::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-16.12:00:13::SCWMssOS::Copying to export directory.
TRACE::2020-07-16.12:00:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-16.12:00:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-16.12:00:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-16.12:00:13::SCWSystem::Completed Processing the sysconfig fpga
LOG::2020-07-16.12:00:13::SCWPlatform::Completed generating the artifacts for system configuration fpga
TRACE::2020-07-16.12:00:13::SCWPlatform::Started preparing the platform 
TRACE::2020-07-16.12:00:13::SCWSystem::Writing the bif file for system config fpga
TRACE::2020-07-16.12:00:13::SCWSystem::dir created 
TRACE::2020-07-16.12:00:13::SCWSystem::Writing the bif 
TRACE::2020-07-16.12:00:13::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-16.12:00:13::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-16.12:00:13::SCWPlatform::Completed generating the platform
TRACE::2020-07-16.12:00:13::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:13::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:13::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:13::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:13::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:13::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:13::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:13::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:13::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:13::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:13::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:13::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:13::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:13::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:13::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:13::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:13::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:13::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:13::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/v2019.2/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b765fa2d6559659d34d6179a96efd73c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-16.12:00:13::SCWPlatform::updated the xpfm file.
TRACE::2020-07-16.12:00:13::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:13::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:13::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:13::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:13::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:13::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:13::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:13::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:13::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:13::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:14::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:14::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:14::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:14::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:14::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:14::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:14::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:14::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/v2019.2/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b765fa2d6559659d34d6179a96efd73c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:14::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:14::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:14::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:14::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:14::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:14::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:14::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:14::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:14::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:14::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:14::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:14::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:14::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:14::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:14::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/v2019.2/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b765fa2d6559659d34d6179a96efd73c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-07-16.12:00:14::SCWPlatform::Started generating the artifacts platform fpga
TRACE::2020-07-16.12:00:14::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-16.12:00:14::SCWPlatform::Started generating the artifacts for system configuration fpga
LOG::2020-07-16.12:00:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-16.12:00:14::SCWDomain::Generating domain artifcats
TRACE::2020-07-16.12:00:14::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-16.12:00:14::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:14::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:14::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:14::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:14::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:14::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWMssOS::Completed writing the mss file at C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp
TRACE::2020-07-16.12:00:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-16.12:00:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-16.12:00:15::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-07-16.12:00:15::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-16.12:00:15::SCWMssOS::Copying to export directory.
TRACE::2020-07-16.12:00:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-16.12:00:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-16.12:00:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-16.12:00:15::SCWSystem::Completed Processing the sysconfig fpga
LOG::2020-07-16.12:00:15::SCWPlatform::Completed generating the artifacts for system configuration fpga
TRACE::2020-07-16.12:00:15::SCWPlatform::Started preparing the platform 
TRACE::2020-07-16.12:00:15::SCWSystem::Writing the bif file for system config fpga
TRACE::2020-07-16.12:00:15::SCWSystem::dir created 
TRACE::2020-07-16.12:00:15::SCWSystem::Writing the bif 
TRACE::2020-07-16.12:00:15::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-16.12:00:15::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-16.12:00:15::SCWPlatform::Completed generating the platform
TRACE::2020-07-16.12:00:15::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:15::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:15::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:15::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:15::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:15::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:15::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:15::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:15::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:15::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:15::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:15::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:15::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:15::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:15::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:15::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:15::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:15::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:15::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:15::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:15::SCWPlatform::Trying to open the hw design at C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:15::SCWPlatform::DSA given C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:15::SCWPlatform::DSA absoulate path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:15::SCWPlatform::DSA directory C:/Users/miner/workspace/fpga/hw
TRACE::2020-07-16.12:00:15::SCWPlatform:: Platform Path C:/Users/miner/workspace/fpga/hw/fpga.xsa
TRACE::2020-07-16.12:00:15::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-16.12:00:15::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-16.12:00:15::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-16.12:00:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-16.12:00:15::SCWMssOS::Checking the sw design at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-16.12:00:15::SCWMssOS::Sw design exists and opened at  C:/Users/miner/workspace/fpga/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-16.12:00:15::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/v2019.2/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b765fa2d6559659d34d6179a96efd73c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-16.12:00:15::SCWPlatform::updated the xpfm file.
