// Seed: 1998431670
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    output wand id_2,
    input tri0 id_3 id_7,
    input wor id_4,
    output wire id_5
);
  if ($realtime) assign id_7 = id_3;
  tranif0 (id_0, "");
endmodule
module module_0 #(
    parameter id_0  = 32'd70,
    parameter id_10 = 32'd99,
    parameter id_9  = 32'd17
) (
    input tri _id_0,
    input tri id_1,
    input supply0 id_2,
    input wor id_3,
    output wand id_4,
    output wand id_5,
    input supply1 id_6,
    output supply0 id_7
);
  wire _id_9;
  wire _id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_7,
      id_3,
      id_6,
      id_4
  );
  assign modCall_1.id_2 = 0;
  wire [-1 'b0 &&  id_10 : module_1] id_11;
  logic [id_9 : id_0  >  1] id_12;
endmodule
