# Generated by Yosys 0.19+20 (git sha1 a82eff2e2, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1658304998991/work=/usr/local/src/conda/yosys-0.19_21_ga82eff2e2 -fdebug-prefix-map=/home/emonlux/miniconda3/envs/xc7=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) 
# Generated by 'BYU spydrnet tool'

.model simpleCounter
.inputs btnc btnu clk 
.outputs led_TMR_0[0] led_TMR_0[1] led_TMR_0[2] led_TMR_0[3] led_TMR_1[0] led_TMR_1[1] led_TMR_1[2] led_TMR_1[3] led_TMR_2[0] led_TMR_2[1] led_TMR_2[2] led_TMR_2[3] 

.subckt GND GND=$false 
.subckt VCC VCC=$true 
.subckt VCC VCC=$undef 
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_0 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_0 O=$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[0] S=$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[5] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_1 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_1 O=$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_1[0] S=$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[5] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_2 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_2 O=$techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_2[0] S=$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[5] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_0 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_0 O=$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[5] S=my_debounceCounter.count_TMR_0[8] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_1 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_1 O=$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[5] S=my_debounceCounter.count_TMR_1[8] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_2 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_2 O=$techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[5] S=my_debounceCounter.count_TMR_2[8] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_0 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_0 O=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[0] S=my_debounceCounter.reset 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_1 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_1 O=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[0] S=my_debounceCounter.reset 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_2 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_2 O=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[0] S=my_debounceCounter.reset 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_0 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_0 O=$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[0] S=my_debounceCounter.count_TMR_0[4] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_1 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_1 O=$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_1[0] S=my_debounceCounter.count_TMR_1[4] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_2 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_2 O=$techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_2[0] S=my_debounceCounter.count_TMR_2[4] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_0 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_0 O=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[10] S=my_debounceCounter.count_TMR_0[10] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_1 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_1 O=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[10] S=my_debounceCounter.count_TMR_1[10] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_2 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_2 O=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[10] S=my_debounceCounter.count_TMR_2[10] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_0 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_0 O=$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0] S=my_debounceCounter.count_TMR_0[8] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_1 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_1 O=$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0] S=my_debounceCounter.count_TMR_1[8] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_2 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_2 O=$techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0] S=my_debounceCounter.count_TMR_2[8] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_0 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_0 O=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[15] S=my_debounceCounter.count_TMR_0[15] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_1 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_1 O=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[15] S=my_debounceCounter.count_TMR_1[15] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_2 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_2 O=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[15] S=my_debounceCounter.count_TMR_2[15] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_0 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_0 O=$techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_0[0] S=my_debounceCounter.count_TMR_0[15] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_1 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_1 O=$techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_1[0] S=my_debounceCounter.count_TMR_1[15] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_2 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_2 O=$techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_2[0] S=my_debounceCounter.count_TMR_2[15] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_0 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_0 O=$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_0[0] S=my_debounceCounter.count_TMR_0[13] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_1 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_1 O=$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_1[0] S=my_debounceCounter.count_TMR_1[13] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_2 I1=$abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_2 O=$techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_2[0] S=my_debounceCounter.count_TMR_2[13] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5025$auto$ff.cc:262:slice$2296.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_0 Q=$auto$ff.cc:262:slice$2296_TMR_0_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5025$auto$ff.cc:262:slice$2296.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_1 Q=$auto$ff.cc:262:slice$2296_TMR_1_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5025$auto$ff.cc:262:slice$2296.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_2 Q=$auto$ff.cc:262:slice$2296_TMR_2_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5027$auto$ff.cc:262:slice$2297.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_0 Q=$auto$ff.cc:262:slice$2297_TMR_0_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5027$auto$ff.cc:262:slice$2297.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_1 Q=$auto$ff.cc:262:slice$2297_TMR_1_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5027$auto$ff.cc:262:slice$2297.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_2 Q=$auto$ff.cc:262:slice$2297_TMR_2_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5030$auto$ff.cc:262:slice$2298.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_0 Q=$auto$ff.cc:262:slice$2298_TMR_0_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5030$auto$ff.cc:262:slice$2298.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_1 Q=$auto$ff.cc:262:slice$2298_TMR_1_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5030$auto$ff.cc:262:slice$2298.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_2 Q=$auto$ff.cc:262:slice$2298_TMR_2_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_0 Q=$auto$ff.cc:262:slice$2299_TMR_0_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_1 Q=$auto$ff.cc:262:slice$2299_TMR_1_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_2 Q=$auto$ff.cc:262:slice$2299_TMR_2_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_0 D=one_shot_1_TMR_0 Q=$auto$ff.cc:262:slice$2300_TMR_0_Q_VOTER R=$techmap5023$auto$ff.cc:262:slice$2300.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_1 D=one_shot_1_TMR_1 Q=$auto$ff.cc:262:slice$2300_TMR_1_Q_VOTER R=$techmap5023$auto$ff.cc:262:slice$2300.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_2 D=one_shot_1_TMR_2 Q=$auto$ff.cc:262:slice$2300_TMR_2_Q_VOTER R=$techmap5023$auto$ff.cc:262:slice$2300.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4980$auto$ff.cc:262:slice$2301.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_0 Q=$auto$ff.cc:262:slice$2301_TMR_0_Q_VOTER R=$techmap4980$auto$ff.cc:262:slice$2301.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4980$auto$ff.cc:262:slice$2301.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_1 Q=$auto$ff.cc:262:slice$2301_TMR_1_Q_VOTER R=$techmap4980$auto$ff.cc:262:slice$2301.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4980$auto$ff.cc:262:slice$2301.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_2 Q=$auto$ff.cc:262:slice$2301_TMR_2_Q_VOTER R=$techmap4980$auto$ff.cc:262:slice$2301.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4982$auto$ff.cc:262:slice$2302.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_0 Q=$auto$ff.cc:262:slice$2302_TMR_0_Q_VOTER R=$techmap4982$auto$ff.cc:262:slice$2302.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4982$auto$ff.cc:262:slice$2302.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_1 Q=$auto$ff.cc:262:slice$2302_TMR_1_Q_VOTER R=$techmap4982$auto$ff.cc:262:slice$2302.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4982$auto$ff.cc:262:slice$2302.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_2 Q=$auto$ff.cc:262:slice$2302_TMR_2_Q_VOTER R=$techmap4982$auto$ff.cc:262:slice$2302.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_0 Q=$auto$ff.cc:262:slice$2303_TMR_0_Q_VOTER R=$techmap4985$auto$ff.cc:262:slice$2303.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_1 Q=$auto$ff.cc:262:slice$2303_TMR_1_Q_VOTER R=$techmap4985$auto$ff.cc:262:slice$2303.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_2 Q=$auto$ff.cc:262:slice$2303_TMR_2_Q_VOTER R=$techmap4985$auto$ff.cc:262:slice$2303.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4986$auto$ff.cc:262:slice$2304.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3062_TMR_0 Q=$auto$ff.cc:262:slice$2304_TMR_0_Q_VOTER R=$techmap4986$auto$ff.cc:262:slice$2304.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4986$auto$ff.cc:262:slice$2304.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3062_TMR_1 Q=$auto$ff.cc:262:slice$2304_TMR_1_Q_VOTER R=$techmap4986$auto$ff.cc:262:slice$2304.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4986$auto$ff.cc:262:slice$2304.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3062_TMR_2 Q=$auto$ff.cc:262:slice$2304_TMR_2_Q_VOTER R=$techmap4986$auto$ff.cc:262:slice$2304.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4989$auto$ff.cc:262:slice$2305.CE_SIG_TMR_0 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[4] Q=$auto$ff.cc:262:slice$2305_TMR_0_Q_VOTER R=my_debounceCounter.clrTimer_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4989$auto$ff.cc:262:slice$2305.CE_SIG_TMR_1 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[4] Q=$auto$ff.cc:262:slice$2305_TMR_1_Q_VOTER R=my_debounceCounter.clrTimer_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4989$auto$ff.cc:262:slice$2305.CE_SIG_TMR_2 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[4] Q=$auto$ff.cc:262:slice$2305_TMR_2_Q_VOTER R=my_debounceCounter.clrTimer_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_0 Q=$auto$ff.cc:262:slice$2306_TMR_0_Q_VOTER R=$techmap4992$auto$ff.cc:262:slice$2306.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_1 Q=$auto$ff.cc:262:slice$2306_TMR_1_Q_VOTER R=$techmap4992$auto$ff.cc:262:slice$2306.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_2 Q=$auto$ff.cc:262:slice$2306_TMR_2_Q_VOTER R=$techmap4992$auto$ff.cc:262:slice$2306.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_0 Q=$auto$ff.cc:262:slice$2307_TMR_0_Q_VOTER R=$techmap4994$auto$ff.cc:262:slice$2307.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_1 Q=$auto$ff.cc:262:slice$2307_TMR_1_Q_VOTER R=$techmap4994$auto$ff.cc:262:slice$2307.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_2 Q=$auto$ff.cc:262:slice$2307_TMR_2_Q_VOTER R=$techmap4994$auto$ff.cc:262:slice$2307.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_0 Q=$auto$ff.cc:262:slice$2308_TMR_0_Q_VOTER R=$techmap4997$auto$ff.cc:262:slice$2308.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_1 Q=$auto$ff.cc:262:slice$2308_TMR_1_Q_VOTER R=$techmap4997$auto$ff.cc:262:slice$2308.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_2 Q=$auto$ff.cc:262:slice$2308_TMR_2_Q_VOTER R=$techmap4997$auto$ff.cc:262:slice$2308.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3048_TMR_0 Q=$auto$ff.cc:262:slice$2309_TMR_0_Q_VOTER R=$techmap4998$auto$ff.cc:262:slice$2309.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3048_TMR_1 Q=$auto$ff.cc:262:slice$2309_TMR_1_Q_VOTER R=$techmap4998$auto$ff.cc:262:slice$2309.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3048_TMR_2 Q=$auto$ff.cc:262:slice$2309_TMR_2_Q_VOTER R=$techmap4998$auto$ff.cc:262:slice$2309.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5000$auto$ff.cc:262:slice$2310.CE_SIG_TMR_0 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[9] Q=$auto$ff.cc:262:slice$2310_TMR_0_Q_VOTER R=my_debounceCounter.clrTimer_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5000$auto$ff.cc:262:slice$2310.CE_SIG_TMR_1 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[9] Q=$auto$ff.cc:262:slice$2310_TMR_1_Q_VOTER R=my_debounceCounter.clrTimer_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5000$auto$ff.cc:262:slice$2310.CE_SIG_TMR_2 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[9] Q=$auto$ff.cc:262:slice$2310_TMR_2_Q_VOTER R=my_debounceCounter.clrTimer_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5001$auto$ff.cc:262:slice$2311.CE_SIG_TMR_0 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[10] Q=$auto$ff.cc:262:slice$2311_TMR_0_Q_VOTER R=my_debounceCounter.clrTimer_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5001$auto$ff.cc:262:slice$2311.CE_SIG_TMR_1 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[10] Q=$auto$ff.cc:262:slice$2311_TMR_1_Q_VOTER R=my_debounceCounter.clrTimer_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5001$auto$ff.cc:262:slice$2311.CE_SIG_TMR_2 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[10] Q=$auto$ff.cc:262:slice$2311_TMR_2_Q_VOTER R=my_debounceCounter.clrTimer_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_0 Q=$auto$ff.cc:262:slice$2312_TMR_0_Q_VOTER R=$techmap5003$auto$ff.cc:262:slice$2312.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_1 Q=$auto$ff.cc:262:slice$2312_TMR_1_Q_VOTER R=$techmap5003$auto$ff.cc:262:slice$2312.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_2 Q=$auto$ff.cc:262:slice$2312_TMR_2_Q_VOTER R=$techmap5003$auto$ff.cc:262:slice$2312.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5004$auto$ff.cc:262:slice$2313.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_0 Q=$auto$ff.cc:262:slice$2313_TMR_0_Q_VOTER R=$techmap5004$auto$ff.cc:262:slice$2313.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5004$auto$ff.cc:262:slice$2313.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_1 Q=$auto$ff.cc:262:slice$2313_TMR_1_Q_VOTER R=$techmap5004$auto$ff.cc:262:slice$2313.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5004$auto$ff.cc:262:slice$2313.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_2 Q=$auto$ff.cc:262:slice$2313_TMR_2_Q_VOTER R=$techmap5004$auto$ff.cc:262:slice$2313.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_0 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[13] Q=$auto$ff.cc:262:slice$2314_TMR_0_Q_VOTER R=my_debounceCounter.clrTimer_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_1 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[13] Q=$auto$ff.cc:262:slice$2314_TMR_1_Q_VOTER R=my_debounceCounter.clrTimer_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_2 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[13] Q=$auto$ff.cc:262:slice$2314_TMR_2_Q_VOTER R=my_debounceCounter.clrTimer_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5008$auto$ff.cc:262:slice$2315.CE_SIG_TMR_0 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[14] Q=$auto$ff.cc:262:slice$2315_TMR_0_Q_VOTER R=my_debounceCounter.clrTimer_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5008$auto$ff.cc:262:slice$2315.CE_SIG_TMR_1 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[14] Q=$auto$ff.cc:262:slice$2315_TMR_1_Q_VOTER R=my_debounceCounter.clrTimer_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5008$auto$ff.cc:262:slice$2315.CE_SIG_TMR_2 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[14] Q=$auto$ff.cc:262:slice$2315_TMR_2_Q_VOTER R=my_debounceCounter.clrTimer_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_0 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[15] Q=$auto$ff.cc:262:slice$2316_TMR_0_Q_VOTER R=my_debounceCounter.clrTimer_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_1 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[15] Q=$auto$ff.cc:262:slice$2316_TMR_1_Q_VOTER R=my_debounceCounter.clrTimer_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_2 D=$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[15] Q=$auto$ff.cc:262:slice$2316_TMR_2_Q_VOTER R=my_debounceCounter.clrTimer_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_0 Q=$auto$ff.cc:262:slice$2317_TMR_0_Q_VOTER R=$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_1 Q=$auto$ff.cc:262:slice$2317_TMR_1_Q_VOTER R=$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_2 Q=$auto$ff.cc:262:slice$2317_TMR_2_Q_VOTER R=$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_0 Q=$auto$ff.cc:262:slice$2318_TMR_0_Q_VOTER R=$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_1 Q=$auto$ff.cc:262:slice$2318_TMR_1_Q_VOTER R=$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_2 Q=$auto$ff.cc:262:slice$2318_TMR_2_Q_VOTER R=$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_0 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3058_TMR_0 Q=$auto$ff.cc:262:slice$2319_TMR_0_Q_VOTER R=$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_1 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3058_TMR_1 Q=$auto$ff.cc:262:slice$2319_TMR_1_Q_VOTER R=$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_2 D=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3058_TMR_2 Q=$auto$ff.cc:262:slice$2319_TMR_2_Q_VOTER R=$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4972$auto$ff.cc:262:slice$2320.CE_SIG_TMR_0 D=f1_TMR_0 Q=$auto$ff.cc:262:slice$2320_TMR_0_Q_VOTER R=$techmap4972$auto$ff.cc:262:slice$2320.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4972$auto$ff.cc:262:slice$2320.CE_SIG_TMR_1 D=f1_TMR_1 Q=$auto$ff.cc:262:slice$2320_TMR_1_Q_VOTER R=$techmap4972$auto$ff.cc:262:slice$2320.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4972$auto$ff.cc:262:slice$2320.CE_SIG_TMR_2 D=f1_TMR_2 Q=$auto$ff.cc:262:slice$2320_TMR_2_Q_VOTER R=$techmap4972$auto$ff.cc:262:slice$2320.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_0 D=$abc$4663$iopadmap$btnc Q=$auto$ff.cc:262:slice$2321_TMR_0_Q_VOTER R=$techmap4971$auto$ff.cc:262:slice$2321.SR_SIG_TMR_0 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_1 D=$abc$4663$iopadmap$btnc Q=$auto$ff.cc:262:slice$2321_TMR_1_Q_VOTER R=$techmap4971$auto$ff.cc:262:slice$2321.SR_SIG_TMR_1 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_2 D=$abc$4663$iopadmap$btnc Q=$auto$ff.cc:262:slice$2321_TMR_2_Q_VOTER R=$techmap4971$auto$ff.cc:262:slice$2321.SR_SIG_TMR_2 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_0 D=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[0] Q=$auto$ff.cc:262:slice$2388_TMR_0_Q_VOTER R=$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_1 D=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[0] Q=$auto$ff.cc:262:slice$2388_TMR_1_Q_VOTER R=$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_2 D=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[0] Q=$auto$ff.cc:262:slice$2388_TMR_2_Q_VOTER R=$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_0 D=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[1] Q=$auto$ff.cc:262:slice$2389_TMR_0_Q_VOTER R=$techmap5020$auto$ff.cc:262:slice$2389.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_1 D=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[1] Q=$auto$ff.cc:262:slice$2389_TMR_1_Q_VOTER R=$techmap5020$auto$ff.cc:262:slice$2389.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_2 D=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[1] Q=$auto$ff.cc:262:slice$2389_TMR_2_Q_VOTER R=$techmap5020$auto$ff.cc:262:slice$2389.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_0 D=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[2] Q=$auto$ff.cc:262:slice$2390_TMR_0_Q_VOTER R=$techmap4978$auto$ff.cc:262:slice$2390.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_1 D=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[2] Q=$auto$ff.cc:262:slice$2390_TMR_1_Q_VOTER R=$techmap4978$auto$ff.cc:262:slice$2390.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_2 D=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[2] Q=$auto$ff.cc:262:slice$2390_TMR_2_Q_VOTER R=$techmap4978$auto$ff.cc:262:slice$2390.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_0 D=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[3] Q=$auto$ff.cc:262:slice$2391_TMR_0_Q_VOTER R=$techmap4975$auto$ff.cc:262:slice$2391.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_1 D=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[3] Q=$auto$ff.cc:262:slice$2391_TMR_1_Q_VOTER R=$techmap4975$auto$ff.cc:262:slice$2391.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_2 D=$abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[3] Q=$auto$ff.cc:262:slice$2391_TMR_2_Q_VOTER R=$techmap4975$auto$ff.cc:262:slice$2391.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5022$auto$ff.cc:262:slice$2401.CE_SIG_TMR_0 D=$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_0[2] Q=$auto$ff.cc:262:slice$2401_TMR_0_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5022$auto$ff.cc:262:slice$2401.CE_SIG_TMR_1 D=$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_1[2] Q=$auto$ff.cc:262:slice$2401_TMR_1_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDRE_ZINI C=my_debounceCounter.clk CE=$techmap5022$auto$ff.cc:262:slice$2401.CE_SIG_TMR_2 D=$techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_2[2] Q=$auto$ff.cc:262:slice$2401_TMR_2_Q_VOTER R=my_debounceCounter.reset 
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:66.3-66.67"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt MUXF6 I0=$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_0 I1=$auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_0 O=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3048_TMR_0 S=my_debounceCounter.count_TMR_0[8] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_1 I1=$auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_1 O=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3048_TMR_1 S=my_debounceCounter.count_TMR_1[8] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_2 I1=$auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_2 O=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3048_TMR_2 S=my_debounceCounter.count_TMR_2[8] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_0 I1=$auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_0 O=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_0 S=my_debounceCounter.count_TMR_0[12] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_1 I1=$auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_1 O=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_1 S=my_debounceCounter.count_TMR_1[12] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_2 I1=$auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_2 O=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3052_TMR_2 S=my_debounceCounter.count_TMR_2[12] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_0 I1=$auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_0 O=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3058_TMR_0 S=my_debounceCounter.count_TMR_0[18] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_1 I1=$auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_1 O=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3058_TMR_1 S=my_debounceCounter.count_TMR_1[18] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_2 I1=$auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_2 O=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3058_TMR_2 S=my_debounceCounter.count_TMR_2[18] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_0 I1=$auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_0 O=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3062_TMR_0 S=my_debounceCounter.count_TMR_0[3] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_1 I1=$auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_1 O=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3062_TMR_1 S=my_debounceCounter.count_TMR_1[3] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt MUXF6 I0=$auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_2 I1=$auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_2 O=$abc$4663$auto$xilinx_dffopt.cc:347:execute$3062_TMR_2 S=my_debounceCounter.count_TMR_2[3] 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.subckt IBUF_VPR I=btnc O=$abc$4663$iopadmap$btnc 
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"
.param IBUF_LOW_PWR 00000000000000000000000000000000
.param IN_TERM_UNTUNED_SPLIT_40 0
.param IN_TERM_UNTUNED_SPLIT_50 0
.param IN_TERM_UNTUNED_SPLIT_60 0
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "btnc:U18"
.param LVCMOS12_LVCMOS15_LVCMOS18_IN 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY 1
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS25_LVCMOS33_LVTTL_IN 1
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SSTL135_SSTL15_IN 0
.subckt IBUF_VPR I=btnu O=my_debounceCounter.reset 
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"
.param IBUF_LOW_PWR 00000000000000000000000000000000
.param IN_TERM_UNTUNED_SPLIT_40 0
.param IN_TERM_UNTUNED_SPLIT_50 0
.param IN_TERM_UNTUNED_SPLIT_60 0
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "btnu:T18"
.param LVCMOS12_LVCMOS15_LVCMOS18_IN 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY 1
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS25_LVCMOS33_LVTTL_IN 1
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SSTL135_SSTL15_IN 0
.subckt IBUF_VPR I=clk O=my_debounceCounter.clk 
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"
.param IBUF_LOW_PWR 00000000000000000000000000000000
.param IN_TERM_UNTUNED_SPLIT_40 0
.param IN_TERM_UNTUNED_SPLIT_50 0
.param IN_TERM_UNTUNED_SPLIT_60 0
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "clk:W5"
.param LVCMOS12_LVCMOS15_LVCMOS18_IN 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY 1
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS25_LVCMOS33_LVTTL_IN 1
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SSTL135_SSTL15_IN 0
.subckt T_INV TI=$true TO=$iopadmap$simpleCounter.led.t_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt T_INV TI=$true TO=$iopadmap$simpleCounter.led.t_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt T_INV TI=$true TO=$iopadmap$simpleCounter.led.t_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt OBUFT_VPR I=$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 O=led_TMR_0[0] T=$iopadmap$simpleCounter.led.t_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "led_TMR_0[0]:U16"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt OBUFT_VPR I=$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 O=led_TMR_1[0] T=$iopadmap$simpleCounter.led.t_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "led_TMR_1[0]:U15"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt OBUFT_VPR I=$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 O=led_TMR_2[0] T=$iopadmap$simpleCounter.led.t_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "led_TMR_2[0]:W3"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt T_INV TI=$true TO=$iopadmap$simpleCounter.led_1.t_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt T_INV TI=$true TO=$iopadmap$simpleCounter.led_1.t_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt T_INV TI=$true TO=$iopadmap$simpleCounter.led_1.t_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt OBUFT_VPR I=$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[1] O=led_TMR_0[1] T=$iopadmap$simpleCounter.led_1.t_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "led_TMR_0[1]:E19"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt OBUFT_VPR I=$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[1] O=led_TMR_1[1] T=$iopadmap$simpleCounter.led_1.t_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "led_TMR_1[1]:U14"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt OBUFT_VPR I=$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[1] O=led_TMR_2[1] T=$iopadmap$simpleCounter.led_1.t_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "led_TMR_2[1]:U3"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt T_INV TI=$true TO=$iopadmap$simpleCounter.led_2.t_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt T_INV TI=$true TO=$iopadmap$simpleCounter.led_2.t_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt T_INV TI=$true TO=$iopadmap$simpleCounter.led_2.t_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt OBUFT_VPR I=$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[2] O=led_TMR_0[2] T=$iopadmap$simpleCounter.led_2.t_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "led_TMR_0[2]:U19"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt OBUFT_VPR I=$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[2] O=led_TMR_1[2] T=$iopadmap$simpleCounter.led_2.t_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "led_TMR_1[2]:V14"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt OBUFT_VPR I=$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[2] O=led_TMR_2[2] T=$iopadmap$simpleCounter.led_2.t_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "led_TMR_2[2]:P3"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt T_INV TI=$true TO=$iopadmap$simpleCounter.led_3.t_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt T_INV TI=$true TO=$iopadmap$simpleCounter.led_3.t_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt T_INV TI=$true TO=$iopadmap$simpleCounter.led_3.t_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt OBUFT_VPR I=$auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[3] O=led_TMR_0[3] T=$iopadmap$simpleCounter.led_3.t_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "led_TMR_0[3]:V19"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt OBUFT_VPR I=$auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[3] O=led_TMR_1[3] T=$iopadmap$simpleCounter.led_3.t_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "led_TMR_1[3]:V13"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt OBUFT_VPR I=$auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[3] O=led_TMR_2[3] T=$iopadmap$simpleCounter.led_3.t_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "led_TMR_2[3]:N3"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt CE_VCC VCC=$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4971$auto$ff.cc:262:slice$2321.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap4971$auto$ff.cc:262:slice$2321.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4971$auto$ff.cc:262:slice$2321.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4971$auto$ff.cc:262:slice$2321.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:29.5-30.20|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap4972$auto$ff.cc:262:slice$2320.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4972$auto$ff.cc:262:slice$2320.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4972$auto$ff.cc:262:slice$2320.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap4972$auto$ff.cc:262:slice$2320.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4972$auto$ff.cc:262:slice$2320.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4972$auto$ff.cc:262:slice$2320.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:31.5-32.18|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4975$auto$ff.cc:262:slice$2391.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap4975$auto$ff.cc:262:slice$2391.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4975$auto$ff.cc:262:slice$2391.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4975$auto$ff.cc:262:slice$2391.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4976$auto$ff.cc:262:slice$2388.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4976$auto$ff.cc:262:slice$2388.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4978$auto$ff.cc:262:slice$2390.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap4978$auto$ff.cc:262:slice$2390.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4978$auto$ff.cc:262:slice$2390.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4978$auto$ff.cc:262:slice$2390.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap4980$auto$ff.cc:262:slice$2301.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4980$auto$ff.cc:262:slice$2301.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4980$auto$ff.cc:262:slice$2301.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap4980$auto$ff.cc:262:slice$2301.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4980$auto$ff.cc:262:slice$2301.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4980$auto$ff.cc:262:slice$2301.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap4982$auto$ff.cc:262:slice$2302.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4982$auto$ff.cc:262:slice$2302.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4982$auto$ff.cc:262:slice$2302.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap4982$auto$ff.cc:262:slice$2302.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4982$auto$ff.cc:262:slice$2302.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4982$auto$ff.cc:262:slice$2302.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4985$auto$ff.cc:262:slice$2303.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap4985$auto$ff.cc:262:slice$2303.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4985$auto$ff.cc:262:slice$2303.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4985$auto$ff.cc:262:slice$2303.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap4986$auto$ff.cc:262:slice$2304.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4986$auto$ff.cc:262:slice$2304.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4986$auto$ff.cc:262:slice$2304.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap4986$auto$ff.cc:262:slice$2304.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4986$auto$ff.cc:262:slice$2304.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4986$auto$ff.cc:262:slice$2304.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap4989$auto$ff.cc:262:slice$2305.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4989$auto$ff.cc:262:slice$2305.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4989$auto$ff.cc:262:slice$2305.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4992$auto$ff.cc:262:slice$2306.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap4992$auto$ff.cc:262:slice$2306.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4992$auto$ff.cc:262:slice$2306.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4992$auto$ff.cc:262:slice$2306.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4994$auto$ff.cc:262:slice$2307.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap4994$auto$ff.cc:262:slice$2307.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4994$auto$ff.cc:262:slice$2307.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4994$auto$ff.cc:262:slice$2307.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4997$auto$ff.cc:262:slice$2308.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap4997$auto$ff.cc:262:slice$2308.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4997$auto$ff.cc:262:slice$2308.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4997$auto$ff.cc:262:slice$2308.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap4998$auto$ff.cc:262:slice$2309.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap4998$auto$ff.cc:262:slice$2309.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4998$auto$ff.cc:262:slice$2309.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap4998$auto$ff.cc:262:slice$2309.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap5000$auto$ff.cc:262:slice$2310.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5000$auto$ff.cc:262:slice$2310.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5000$auto$ff.cc:262:slice$2310.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5001$auto$ff.cc:262:slice$2311.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5001$auto$ff.cc:262:slice$2311.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5001$auto$ff.cc:262:slice$2311.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5003$auto$ff.cc:262:slice$2312.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap5003$auto$ff.cc:262:slice$2312.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap5003$auto$ff.cc:262:slice$2312.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap5003$auto$ff.cc:262:slice$2312.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap5004$auto$ff.cc:262:slice$2313.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5004$auto$ff.cc:262:slice$2313.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5004$auto$ff.cc:262:slice$2313.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap5004$auto$ff.cc:262:slice$2313.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap5004$auto$ff.cc:262:slice$2313.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap5004$auto$ff.cc:262:slice$2313.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5006$auto$ff.cc:262:slice$2314.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5008$auto$ff.cc:262:slice$2315.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5008$auto$ff.cc:262:slice$2315.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5008$auto$ff.cc:262:slice$2315.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5009$auto$ff.cc:262:slice$2316.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5011$auto$ff.cc:262:slice$2317.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap5011$auto$ff.cc:262:slice$2317.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5014$auto$ff.cc:262:slice$2318.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap5014$auto$ff.cc:262:slice$2318.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5015$auto$ff.cc:262:slice$2319.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap5015$auto$ff.cc:262:slice$2319.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:26.21-26.93|/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:137.9-141.28|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5020$auto$ff.cc:262:slice$2389.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap5020$auto$ff.cc:262:slice$2389.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap5020$auto$ff.cc:262:slice$2389.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap5020$auto$ff.cc:262:slice$2389.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap5022$auto$ff.cc:262:slice$2401.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5022$auto$ff.cc:262:slice$2401.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5022$auto$ff.cc:262:slice$2401.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:35.5-36.25|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5023$auto$ff.cc:262:slice$2300.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt SR_GND GND=$techmap5023$auto$ff.cc:262:slice$2300.SR_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap5023$auto$ff.cc:262:slice$2300.SR_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt SR_GND GND=$techmap5023$auto$ff.cc:262:slice$2300.SR_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:37.5-38.32|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:25.12-27.6"
.subckt CE_VCC VCC=$techmap5025$auto$ff.cc:262:slice$2296.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5025$auto$ff.cc:262:slice$2296.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5025$auto$ff.cc:262:slice$2296.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5027$auto$ff.cc:262:slice$2297.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5027$auto$ff.cc:262:slice$2297.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5027$auto$ff.cc:262:slice$2297.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5030$auto$ff.cc:262:slice$2298.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5030$auto$ff.cc:262:slice$2298.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5030$auto$ff.cc:262:slice$2298.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_0 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_1 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap5031$auto$ff.cc:262:slice$2299.CE_SIG_TMR_2 
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/emonlux/spydrnet-tmr/docs/simpleCounter/Yosys_F4PGA/simpleCounter.sv:42.5-46.24|/home/emonlux/miniconda3/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:58.10-63.2|/home/emonlux/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.names my_debounceCounter.noisy_TMR_0 my_debounceCounter.reset my_debounceCounter.cs_TMR_0[1] my_debounceCounter.cs_TMR_0[3] $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[0] $abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[3] 
00010 1
00100 1
00101 1
00110 1
00111 1
.names my_debounceCounter.noisy_TMR_1 my_debounceCounter.reset my_debounceCounter.cs_TMR_1[1] my_debounceCounter.cs_TMR_1[3] $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_1[0] $abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[3] 
00010 1
00100 1
00101 1
00110 1
00111 1
.names my_debounceCounter.noisy_TMR_2 my_debounceCounter.reset my_debounceCounter.cs_TMR_2[1] my_debounceCounter.cs_TMR_2[3] $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_2[0] $abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[3] 
00010 1
00100 1
00101 1
00110 1
00111 1
.names $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_0[0] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[3] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[2] my_debounceCounter.count_TMR_0[7] my_debounceCounter.count_TMR_0[6] $abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_0 
.names $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_1[0] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[3] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[2] my_debounceCounter.count_TMR_1[7] my_debounceCounter.count_TMR_1[6] $abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_1 
.names $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_2[0] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[3] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[2] my_debounceCounter.count_TMR_2[7] my_debounceCounter.count_TMR_2[6] $abc$2906$auto$blifparse.cc:518:parse_blif$2908.T0_TMR_2 
.names $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_0[0] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[3] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[2] my_debounceCounter.count_TMR_0[7] my_debounceCounter.count_TMR_0[6] $abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_0 
11100 1
.names $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_1[0] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[3] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[2] my_debounceCounter.count_TMR_1[7] my_debounceCounter.count_TMR_1[6] $abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_1 
11100 1
.names $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_2[0] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[3] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[2] my_debounceCounter.count_TMR_2[7] my_debounceCounter.count_TMR_2[6] $abc$2906$auto$blifparse.cc:518:parse_blif$2908.T1_TMR_2 
11100 1
.names my_debounceCounter.count_TMR_0[4] my_debounceCounter.count_TMR_0[3] my_debounceCounter.count_TMR_0[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[0] $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_0[0] 
1111 1
.names my_debounceCounter.count_TMR_1[4] my_debounceCounter.count_TMR_1[3] my_debounceCounter.count_TMR_1[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_1[0] $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_1[0] 
1111 1
.names my_debounceCounter.count_TMR_2[4] my_debounceCounter.count_TMR_2[3] my_debounceCounter.count_TMR_2[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_2[0] $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_2[0] 
1111 1
.names my_debounceCounter.count_TMR_0[1] my_debounceCounter.count_TMR_0[0] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[0] 
11 1
.names my_debounceCounter.count_TMR_1[1] my_debounceCounter.count_TMR_1[0] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_1[0] 
11 1
.names my_debounceCounter.count_TMR_2[1] my_debounceCounter.count_TMR_2[0] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_2[0] 
11 1
.names $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[4] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[3] my_debounceCounter.count_TMR_0[14] my_debounceCounter.count_TMR_0[10] my_debounceCounter.count_TMR_0[9] $abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_0 
.names $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[4] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[3] my_debounceCounter.count_TMR_1[14] my_debounceCounter.count_TMR_1[10] my_debounceCounter.count_TMR_1[9] $abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_1 
.names $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[4] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[3] my_debounceCounter.count_TMR_2[14] my_debounceCounter.count_TMR_2[10] my_debounceCounter.count_TMR_2[9] $abc$2906$auto$blifparse.cc:518:parse_blif$2911.T0_TMR_2 
.names $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[4] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[3] my_debounceCounter.count_TMR_0[14] my_debounceCounter.count_TMR_0[10] my_debounceCounter.count_TMR_0[9] $abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_0 
11000 1
.names $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[4] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[3] my_debounceCounter.count_TMR_1[14] my_debounceCounter.count_TMR_1[10] my_debounceCounter.count_TMR_1[9] $abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_1 
11000 1
.names $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[4] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[3] my_debounceCounter.count_TMR_2[14] my_debounceCounter.count_TMR_2[10] my_debounceCounter.count_TMR_2[9] $abc$2906$auto$blifparse.cc:518:parse_blif$2911.T1_TMR_2 
11000 1
.names my_debounceCounter.count_TMR_0[17] my_debounceCounter.count_TMR_0[13] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[4] 
11 1
.names my_debounceCounter.count_TMR_1[17] my_debounceCounter.count_TMR_1[13] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[4] 
11 1
.names my_debounceCounter.count_TMR_2[17] my_debounceCounter.count_TMR_2[13] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[4] 
11 1
.names my_debounceCounter.count_TMR_0[12] my_debounceCounter.count_TMR_0[11] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[3] 
00 1
.names my_debounceCounter.count_TMR_1[12] my_debounceCounter.count_TMR_1[11] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_1[3] 
00 1
.names my_debounceCounter.count_TMR_2[12] my_debounceCounter.count_TMR_2[11] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_2[3] 
00 1
.names my_debounceCounter.count_TMR_0[16] my_debounceCounter.count_TMR_0[15] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[2] 
11 1
.names my_debounceCounter.count_TMR_1[16] my_debounceCounter.count_TMR_1[15] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[2] 
11 1
.names my_debounceCounter.count_TMR_2[16] my_debounceCounter.count_TMR_2[15] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[2] 
11 1
.names my_debounceCounter.count_TMR_0[18] my_debounceCounter.count_TMR_0[5] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[3] 
10 1
.names my_debounceCounter.count_TMR_1[18] my_debounceCounter.count_TMR_1[5] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[3] 
10 1
.names my_debounceCounter.count_TMR_2[18] my_debounceCounter.count_TMR_2[5] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[3] 
10 1
.names my_debounceCounter.noisy_TMR_0 my_debounceCounter.reset my_debounceCounter.cs_TMR_0[0] my_debounceCounter.cs_TMR_0[2] $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[0] $abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[2] 
10010 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.noisy_TMR_1 my_debounceCounter.reset my_debounceCounter.cs_TMR_1[0] my_debounceCounter.cs_TMR_1[2] $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_1[0] $abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[2] 
10010 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.noisy_TMR_2 my_debounceCounter.reset my_debounceCounter.cs_TMR_2[0] my_debounceCounter.cs_TMR_2[2] $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_2[0] $abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[2] 
10010 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.noisy_TMR_0 my_debounceCounter.reset $techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_0[2] my_debounceCounter.cs_TMR_0[2] $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[0] $abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_0[1] 
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.noisy_TMR_1 my_debounceCounter.reset $techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_1[2] my_debounceCounter.cs_TMR_1[2] $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_1[0] $abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_1[1] 
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.noisy_TMR_2 my_debounceCounter.reset $techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_2[2] my_debounceCounter.cs_TMR_2[2] $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_2[0] $abc$2906$auto$fsm_map.cc:170:map_fsm$1812_TMR_2[1] 
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.cs_TMR_0[1] my_debounceCounter.cs_TMR_0[3] $techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_0[2] 
01 1
10 1
11 1
.names my_debounceCounter.cs_TMR_1[1] my_debounceCounter.cs_TMR_1[3] $techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_1[2] 
01 1
10 1
11 1
.names my_debounceCounter.cs_TMR_2[1] my_debounceCounter.cs_TMR_2[3] $techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_2[2] 
01 1
10 1
11 1
.names my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[0] my_debounceCounter.noisy_TMR_0 $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[0] my_debounceCounter.cs_TMR_0[3] $abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_0 
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[0] my_debounceCounter.noisy_TMR_1 $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_1[0] my_debounceCounter.cs_TMR_1[3] $abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_1 
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[0] my_debounceCounter.noisy_TMR_2 $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_2[0] my_debounceCounter.cs_TMR_2[3] $abc$2906$auto$blifparse.cc:518:parse_blif$2919.T0_TMR_2 
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[0] my_debounceCounter.noisy_TMR_0 $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[0] my_debounceCounter.cs_TMR_0[3] $abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_0 
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[0] my_debounceCounter.noisy_TMR_1 $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_1[0] my_debounceCounter.cs_TMR_1[3] $abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_1 
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[0] my_debounceCounter.noisy_TMR_2 $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_2[0] my_debounceCounter.cs_TMR_2[3] $abc$2906$auto$blifparse.cc:518:parse_blif$2919.T1_TMR_2 
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.cs_TMR_0[3] my_debounceCounter.cs_TMR_0[2] my_debounceCounter.reset my_debounceCounter.clrTimer_TMR_0 
000 1
.names my_debounceCounter.cs_TMR_1[3] my_debounceCounter.cs_TMR_1[2] my_debounceCounter.reset my_debounceCounter.clrTimer_TMR_1 
000 1
.names my_debounceCounter.cs_TMR_2[3] my_debounceCounter.cs_TMR_2[2] my_debounceCounter.reset my_debounceCounter.clrTimer_TMR_2 
000 1
.names my_debounceCounter.count_TMR_0[4] my_debounceCounter.count_TMR_0[3] my_debounceCounter.count_TMR_0[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[0] $auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[4] 
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names my_debounceCounter.count_TMR_1[4] my_debounceCounter.count_TMR_1[3] my_debounceCounter.count_TMR_1[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_1[0] $auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[4] 
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names my_debounceCounter.count_TMR_2[4] my_debounceCounter.count_TMR_2[3] my_debounceCounter.count_TMR_2[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_2[0] $auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[4] 
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names my_debounceCounter.count_TMR_0[3] my_debounceCounter.count_TMR_0[2] my_debounceCounter.count_TMR_0[1] my_debounceCounter.count_TMR_0[5] my_debounceCounter.count_TMR_0[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_0 
.names my_debounceCounter.count_TMR_1[3] my_debounceCounter.count_TMR_1[2] my_debounceCounter.count_TMR_1[1] my_debounceCounter.count_TMR_1[5] my_debounceCounter.count_TMR_1[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_1 
.names my_debounceCounter.count_TMR_2[3] my_debounceCounter.count_TMR_2[2] my_debounceCounter.count_TMR_2[1] my_debounceCounter.count_TMR_2[5] my_debounceCounter.count_TMR_2[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2928.T0_TMR_2 
.names my_debounceCounter.count_TMR_0[3] my_debounceCounter.count_TMR_0[2] my_debounceCounter.count_TMR_0[1] my_debounceCounter.count_TMR_0[5] my_debounceCounter.count_TMR_0[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_0 
11111 1
.names my_debounceCounter.count_TMR_1[3] my_debounceCounter.count_TMR_1[2] my_debounceCounter.count_TMR_1[1] my_debounceCounter.count_TMR_1[5] my_debounceCounter.count_TMR_1[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_1 
11111 1
.names my_debounceCounter.count_TMR_2[3] my_debounceCounter.count_TMR_2[2] my_debounceCounter.count_TMR_2[1] my_debounceCounter.count_TMR_2[5] my_debounceCounter.count_TMR_2[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2928.T1_TMR_2 
11111 1
.names my_debounceCounter.count_TMR_0[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[0] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_0[0] 
11 1
.names my_debounceCounter.count_TMR_1[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_1[0] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_1[0] 
11 1
.names my_debounceCounter.count_TMR_2[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_2[0] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_2[0] 
11 1
.names my_debounceCounter.count_TMR_0[9] my_debounceCounter.count_TMR_0[8] my_debounceCounter.count_TMR_0[7] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_0[0] $auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[9] 
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names my_debounceCounter.count_TMR_1[9] my_debounceCounter.count_TMR_1[8] my_debounceCounter.count_TMR_1[7] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_1[0] $auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[9] 
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names my_debounceCounter.count_TMR_2[9] my_debounceCounter.count_TMR_2[8] my_debounceCounter.count_TMR_2[7] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_2[0] $auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[9] 
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names my_debounceCounter.count_TMR_0[8] my_debounceCounter.count_TMR_0[9] my_debounceCounter.count_TMR_0[7] my_debounceCounter.count_TMR_0[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_0 
11111 1
.names my_debounceCounter.count_TMR_1[8] my_debounceCounter.count_TMR_1[9] my_debounceCounter.count_TMR_1[7] my_debounceCounter.count_TMR_1[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_1[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_1 
11111 1
.names my_debounceCounter.count_TMR_2[8] my_debounceCounter.count_TMR_2[9] my_debounceCounter.count_TMR_2[7] my_debounceCounter.count_TMR_2[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_2[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2933.T0_TMR_2 
11111 1
.names my_debounceCounter.count_TMR_0[8] my_debounceCounter.count_TMR_0[9] my_debounceCounter.count_TMR_0[7] my_debounceCounter.count_TMR_0[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_0 
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names my_debounceCounter.count_TMR_1[8] my_debounceCounter.count_TMR_1[9] my_debounceCounter.count_TMR_1[7] my_debounceCounter.count_TMR_1[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_1[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_1 
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names my_debounceCounter.count_TMR_2[8] my_debounceCounter.count_TMR_2[9] my_debounceCounter.count_TMR_2[7] my_debounceCounter.count_TMR_2[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_2[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2933.T1_TMR_2 
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names my_debounceCounter.count_TMR_0[10] my_debounceCounter.count_TMR_0[9] my_debounceCounter.count_TMR_0[7] my_debounceCounter.count_TMR_0[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_0 
.names my_debounceCounter.count_TMR_1[10] my_debounceCounter.count_TMR_1[9] my_debounceCounter.count_TMR_1[7] my_debounceCounter.count_TMR_1[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_1[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_1 
.names my_debounceCounter.count_TMR_2[10] my_debounceCounter.count_TMR_2[9] my_debounceCounter.count_TMR_2[7] my_debounceCounter.count_TMR_2[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_2[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2935.T0_TMR_2 
.names my_debounceCounter.count_TMR_0[10] my_debounceCounter.count_TMR_0[9] my_debounceCounter.count_TMR_0[7] my_debounceCounter.count_TMR_0[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_0 
11111 1
.names my_debounceCounter.count_TMR_1[10] my_debounceCounter.count_TMR_1[9] my_debounceCounter.count_TMR_1[7] my_debounceCounter.count_TMR_1[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_1[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_1 
11111 1
.names my_debounceCounter.count_TMR_2[10] my_debounceCounter.count_TMR_2[9] my_debounceCounter.count_TMR_2[7] my_debounceCounter.count_TMR_2[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_2[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2935.T1_TMR_2 
11111 1
.names my_debounceCounter.count_TMR_0[13] my_debounceCounter.count_TMR_0[12] my_debounceCounter.count_TMR_0[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0] $auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[13] 
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names my_debounceCounter.count_TMR_1[13] my_debounceCounter.count_TMR_1[12] my_debounceCounter.count_TMR_1[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0] $auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[13] 
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names my_debounceCounter.count_TMR_2[13] my_debounceCounter.count_TMR_2[12] my_debounceCounter.count_TMR_2[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0] $auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[13] 
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names my_debounceCounter.count_TMR_0[14] my_debounceCounter.count_TMR_0[13] my_debounceCounter.count_TMR_0[12] my_debounceCounter.count_TMR_0[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0] $auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0[14] 
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names my_debounceCounter.count_TMR_1[14] my_debounceCounter.count_TMR_1[13] my_debounceCounter.count_TMR_1[12] my_debounceCounter.count_TMR_1[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0] $auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1[14] 
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names my_debounceCounter.count_TMR_2[14] my_debounceCounter.count_TMR_2[13] my_debounceCounter.count_TMR_2[12] my_debounceCounter.count_TMR_2[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0] $auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2[14] 
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names my_debounceCounter.count_TMR_0[13] my_debounceCounter.count_TMR_0[14] my_debounceCounter.count_TMR_0[12] my_debounceCounter.count_TMR_0[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_0 
11111 1
.names my_debounceCounter.count_TMR_1[13] my_debounceCounter.count_TMR_1[14] my_debounceCounter.count_TMR_1[12] my_debounceCounter.count_TMR_1[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_1 
11111 1
.names my_debounceCounter.count_TMR_2[13] my_debounceCounter.count_TMR_2[14] my_debounceCounter.count_TMR_2[12] my_debounceCounter.count_TMR_2[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2939.T0_TMR_2 
11111 1
.names my_debounceCounter.count_TMR_0[13] my_debounceCounter.count_TMR_0[14] my_debounceCounter.count_TMR_0[12] my_debounceCounter.count_TMR_0[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_0 
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names my_debounceCounter.count_TMR_1[13] my_debounceCounter.count_TMR_1[14] my_debounceCounter.count_TMR_1[12] my_debounceCounter.count_TMR_1[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_1 
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names my_debounceCounter.count_TMR_2[13] my_debounceCounter.count_TMR_2[14] my_debounceCounter.count_TMR_2[12] my_debounceCounter.count_TMR_2[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2939.T1_TMR_2 
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names my_debounceCounter.count_TMR_0[13] my_debounceCounter.count_TMR_0[14] my_debounceCounter.count_TMR_0[12] my_debounceCounter.count_TMR_0[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_0 
.names my_debounceCounter.count_TMR_1[13] my_debounceCounter.count_TMR_1[14] my_debounceCounter.count_TMR_1[12] my_debounceCounter.count_TMR_1[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_1 
.names my_debounceCounter.count_TMR_2[13] my_debounceCounter.count_TMR_2[14] my_debounceCounter.count_TMR_2[12] my_debounceCounter.count_TMR_2[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2941.T0_TMR_2 
.names my_debounceCounter.count_TMR_0[13] my_debounceCounter.count_TMR_0[14] my_debounceCounter.count_TMR_0[12] my_debounceCounter.count_TMR_0[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_0 
11111 1
.names my_debounceCounter.count_TMR_1[13] my_debounceCounter.count_TMR_1[14] my_debounceCounter.count_TMR_1[12] my_debounceCounter.count_TMR_1[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_1 
11111 1
.names my_debounceCounter.count_TMR_2[13] my_debounceCounter.count_TMR_2[14] my_debounceCounter.count_TMR_2[12] my_debounceCounter.count_TMR_2[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2941.T1_TMR_2 
11111 1
.names my_debounceCounter.count_TMR_0[14] my_debounceCounter.count_TMR_0[12] my_debounceCounter.count_TMR_0[11] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[2] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_0 
.names my_debounceCounter.count_TMR_1[14] my_debounceCounter.count_TMR_1[12] my_debounceCounter.count_TMR_1[11] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[2] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_1 
.names my_debounceCounter.count_TMR_2[14] my_debounceCounter.count_TMR_2[12] my_debounceCounter.count_TMR_2[11] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[2] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2943.T0_TMR_2 
.names my_debounceCounter.count_TMR_0[14] my_debounceCounter.count_TMR_0[12] my_debounceCounter.count_TMR_0[11] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[2] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_0 
11111 1
.names my_debounceCounter.count_TMR_1[14] my_debounceCounter.count_TMR_1[12] my_debounceCounter.count_TMR_1[11] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_1[2] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_1 
11111 1
.names my_debounceCounter.count_TMR_2[14] my_debounceCounter.count_TMR_2[12] my_debounceCounter.count_TMR_2[11] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_2[2] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0] $abc$2906$auto$blifparse.cc:518:parse_blif$2943.T1_TMR_2 
11111 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[1] $auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 $techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_0[0] 
11 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[1] $auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 $techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_1[0] 
11 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[1] $auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 $techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_2[0] 
11 1
.names $auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 one_shot_2_TMR_0 one_shot_1_TMR_0 $abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_0 
001 1
100 1
110 1
111 1
.names $auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 one_shot_2_TMR_1 one_shot_1_TMR_1 $abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_1 
001 1
100 1
110 1
111 1
.names $auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 one_shot_2_TMR_2 one_shot_1_TMR_2 $abc$4663$auto$xilinx_dffopt.cc:347:execute$3032_TMR_2 
001 1
100 1
110 1
111 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[1] $auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 one_shot_2_TMR_0 one_shot_1_TMR_0 $abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_0 
0101 1
1000 1
1001 1
1010 1
1011 1
1100 1
1110 1
1111 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[1] $auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 one_shot_2_TMR_1 one_shot_1_TMR_1 $abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_1 
0101 1
1000 1
1001 1
1010 1
1011 1
1100 1
1110 1
1111 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[1] $auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 one_shot_2_TMR_2 one_shot_1_TMR_2 $abc$4663$auto$xilinx_dffopt.cc:347:execute$3034_TMR_2 
0101 1
1000 1
1001 1
1010 1
1011 1
1100 1
1110 1
1111 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[2] $techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_0[0] one_shot_2_TMR_0 one_shot_1_TMR_0 $abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_0 
0101 1
1000 1
1001 1
1010 1
1011 1
1100 1
1110 1
1111 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[2] $techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_1[0] one_shot_2_TMR_1 one_shot_1_TMR_1 $abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_1 
0101 1
1000 1
1001 1
1010 1
1011 1
1100 1
1110 1
1111 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[2] $techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_2[0] one_shot_2_TMR_2 one_shot_1_TMR_2 $abc$4663$auto$xilinx_dffopt.cc:347:execute$3036_TMR_2 
0101 1
1000 1
1001 1
1010 1
1011 1
1100 1
1110 1
1111 1
.names my_debounceCounter.count_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_0 
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
.names my_debounceCounter.count_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_1 
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
.names my_debounceCounter.count_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3060_TMR_2 
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
.names my_debounceCounter.count_TMR_0[5] $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_0 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_1[5] $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_1 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_2[5] $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3030_TMR_2 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[3] $auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[2] $techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_0[0] one_shot_2_TMR_0 one_shot_1_TMR_0 $abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_0 
01101 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11110 1
11111 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[3] $auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[2] $techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_1[0] one_shot_2_TMR_1 one_shot_1_TMR_1 $abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_1 
01101 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11110 1
11111 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[3] $auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[2] $techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_2[0] one_shot_2_TMR_2 one_shot_1_TMR_2 $abc$4663$auto$xilinx_dffopt.cc:347:execute$3038_TMR_2 
01101 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11110 1
11111 1
.names my_debounceCounter.count_TMR_0[1] my_debounceCounter.count_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_0 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_1[1] my_debounceCounter.count_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_1 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_2[1] my_debounceCounter.count_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3040_TMR_2 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_0[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_0 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_1[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_1 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_2[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3042_TMR_2 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_0[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_0 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_1[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_1 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_2[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3044_TMR_2 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_0[7] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_0 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_1[7] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_1 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_2[7] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3046_TMR_2 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_0[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_0 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_1[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_1 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_2[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3050_TMR_2 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_0[16] $techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_0 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_1[16] $techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_1 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_2[16] $techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3054_TMR_2 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_0[17] $techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_0 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_1[17] $techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_1 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_2[17] $techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $abc$4663$auto$xilinx_dffopt.cc:347:execute$3056_TMR_2 
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_0[7] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_0 
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.count_TMR_1[7] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_1 
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.count_TMR_2[7] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $auto$xilinx_dffopt.cc:341:execute$3047.T0_TMR_2 
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.count_TMR_0[7] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_0 
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_1[7] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_1 
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_2[7] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $auto$xilinx_dffopt.cc:341:execute$3047.T1_TMR_2 
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_0[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_0 
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.count_TMR_1[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_1 
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.count_TMR_2[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $auto$xilinx_dffopt.cc:341:execute$3051.T0_TMR_2 
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.count_TMR_0[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_0 
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_1[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_1 
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_2[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $auto$xilinx_dffopt.cc:341:execute$3051.T1_TMR_2 
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_0[17] $techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_0 
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.count_TMR_1[17] $techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_1 
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.count_TMR_2[17] $techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $auto$xilinx_dffopt.cc:341:execute$3057.T0_TMR_2 
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.count_TMR_0[17] $techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_0 
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_1[17] $techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_1 
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_2[17] $techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $auto$xilinx_dffopt.cc:341:execute$3057.T1_TMR_2 
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_0[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_0 
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.count_TMR_1[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_1 
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.count_TMR_2[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $auto$xilinx_dffopt.cc:341:execute$3061.T0_TMR_2 
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names my_debounceCounter.count_TMR_0[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_0[2] my_debounceCounter.cs_TMR_0[3] $auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_0 
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_1[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_1[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_1[2] my_debounceCounter.cs_TMR_1[3] $auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_1 
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_2[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_2[0] my_debounceCounter.reset my_debounceCounter.cs_TMR_2[2] my_debounceCounter.cs_TMR_2[3] $auto$xilinx_dffopt.cc:341:execute$3061.T1_TMR_2 
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names my_debounceCounter.count_TMR_0[2] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[1] 
1 1
.names my_debounceCounter.count_TMR_1[2] dummy[0] 
1 1
.names my_debounceCounter.count_TMR_2[2] dummy[1] 
1 1
.names my_debounceCounter.count_TMR_0[3] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[2] 
1 1
.names my_debounceCounter.count_TMR_1[3] dummy[2] 
1 1
.names my_debounceCounter.count_TMR_2[3] dummy[3] 
1 1
.names my_debounceCounter.count_TMR_0[4] $techmap2987$abc$2906$auto$blifparse.cc:518:parse_blif$2909.A_TMR_0[3] 
1 1
.names my_debounceCounter.count_TMR_1[4] dummy[4] 
1 1
.names my_debounceCounter.count_TMR_2[4] dummy[5] 
1 1
.names my_debounceCounter.count_TMR_0[5] $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_0[1] 
1 1
.names my_debounceCounter.count_TMR_1[5] dummy[6] 
1 1
.names my_debounceCounter.count_TMR_2[5] dummy[7] 
1 1
.names my_debounceCounter.count_TMR_0[9] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[0] 
1 1
.names my_debounceCounter.count_TMR_1[9] dummy[8] 
1 1
.names my_debounceCounter.count_TMR_2[9] dummy[9] 
1 1
.names my_debounceCounter.count_TMR_0[10] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[1] 
1 1
.names my_debounceCounter.count_TMR_1[10] dummy[10] 
1 1
.names my_debounceCounter.count_TMR_2[10] dummy[11] 
1 1
.names my_debounceCounter.count_TMR_0[14] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[2] 
1 1
.names my_debounceCounter.count_TMR_1[14] dummy[12] 
1 1
.names my_debounceCounter.count_TMR_2[14] dummy[13] 
1 1
.names my_debounceCounter.count_TMR_0[8] $techmap2991$abc$2906$auto$blifparse.cc:518:parse_blif$2911.A_TMR_0[5] 
1 1
.names my_debounceCounter.count_TMR_1[8] dummy[14] 
1 1
.names my_debounceCounter.count_TMR_2[8] dummy[15] 
1 1
.names my_debounceCounter.count_TMR_0[6] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[1] 
1 1
.names my_debounceCounter.count_TMR_1[6] dummy[16] 
1 1
.names my_debounceCounter.count_TMR_2[6] dummy[17] 
1 1
.names my_debounceCounter.count_TMR_0[7] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[2] 
1 1
.names my_debounceCounter.count_TMR_1[7] dummy[18] 
1 1
.names my_debounceCounter.count_TMR_2[7] dummy[19] 
1 1
.names my_debounceCounter.count_TMR_0[9] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[3] 
1 1
.names my_debounceCounter.count_TMR_1[9] dummy[20] 
1 1
.names my_debounceCounter.count_TMR_2[9] dummy[21] 
1 1
.names my_debounceCounter.count_TMR_0[10] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[4] 
1 1
.names my_debounceCounter.count_TMR_1[10] dummy[22] 
1 1
.names my_debounceCounter.count_TMR_2[10] dummy[23] 
1 1
.names my_debounceCounter.count_TMR_0[8] $techmap2993$abc$2906$auto$blifparse.cc:518:parse_blif$2935.A_TMR_0[5] 
1 1
.names my_debounceCounter.count_TMR_1[8] dummy[24] 
1 1
.names my_debounceCounter.count_TMR_2[8] dummy[25] 
1 1
.names my_debounceCounter.count_TMR_0[11] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[1] 
1 1
.names my_debounceCounter.count_TMR_1[11] dummy[26] 
1 1
.names my_debounceCounter.count_TMR_2[11] dummy[27] 
1 1
.names my_debounceCounter.count_TMR_0[12] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[2] 
1 1
.names my_debounceCounter.count_TMR_1[12] dummy[28] 
1 1
.names my_debounceCounter.count_TMR_2[12] dummy[29] 
1 1
.names my_debounceCounter.count_TMR_0[13] $techmap2994$abc$2906$auto$blifparse.cc:518:parse_blif$2937.A_TMR_0[3] 
1 1
.names my_debounceCounter.count_TMR_1[13] dummy[30] 
1 1
.names my_debounceCounter.count_TMR_2[13] dummy[31] 
1 1
.names my_debounceCounter.count_TMR_0[16] $techmap3000$abc$2906$auto$blifparse.cc:518:parse_blif$2940.A_TMR_0[1] 
1 1
.names my_debounceCounter.count_TMR_1[16] dummy[32] 
1 1
.names my_debounceCounter.count_TMR_2[16] dummy[33] 
1 1
.names my_debounceCounter.count_TMR_0[6] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[0] 
1 1
.names my_debounceCounter.count_TMR_1[6] dummy[34] 
1 1
.names my_debounceCounter.count_TMR_2[6] dummy[35] 
1 1
.names my_debounceCounter.count_TMR_0[7] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[1] 
1 1
.names my_debounceCounter.count_TMR_1[7] dummy[36] 
1 1
.names my_debounceCounter.count_TMR_2[7] dummy[37] 
1 1
.names $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_0[0] $techmap3003$abc$2906$auto$blifparse.cc:518:parse_blif$2908.A_TMR_0[4] 
1 1
.names $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_1[0] dummy[38] 
1 1
.names $techmap2988$abc$2906$auto$blifparse.cc:518:parse_blif$2926.A_TMR_2[0] dummy[39] 
1 1
.names my_debounceCounter.cs_TMR_0[2] $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[1] 
1 1
.names my_debounceCounter.cs_TMR_1[2] dummy[40] 
1 1
.names my_debounceCounter.cs_TMR_2[2] dummy[41] 
1 1
.names my_debounceCounter.cs_TMR_0[0] $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[2] 
1 1
.names my_debounceCounter.cs_TMR_1[0] dummy[42] 
1 1
.names my_debounceCounter.cs_TMR_2[0] dummy[43] 
1 1
.names my_debounceCounter.reset $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[3] 
1 1
.names my_debounceCounter.reset dummy[44] 
1 1
.names my_debounceCounter.reset dummy[45] 
1 1
.names my_debounceCounter.noisy_TMR_0 $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[4] 
1 1
.names my_debounceCounter.noisy_TMR_1 dummy[46] 
1 1
.names my_debounceCounter.noisy_TMR_2 dummy[47] 
1 1
.names $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_0[0] $techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_0[0] 
1 1
.names $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_1[0] dummy[48] 
1 1
.names $techmap3004$abc$2906$auto$blifparse.cc:518:parse_blif$2916.A_TMR_2[0] dummy[49] 
1 1
.names my_debounceCounter.cs_TMR_0[2] $techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_0[1] 
1 1
.names my_debounceCounter.cs_TMR_1[2] dummy[50] 
1 1
.names my_debounceCounter.cs_TMR_2[2] dummy[51] 
1 1
.names my_debounceCounter.reset $techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_0[3] 
1 1
.names my_debounceCounter.reset dummy[52] 
1 1
.names my_debounceCounter.reset dummy[53] 
1 1
.names my_debounceCounter.noisy_TMR_0 $techmap3006$abc$2906$auto$blifparse.cc:518:parse_blif$2917.A_TMR_0[4] 
1 1
.names my_debounceCounter.noisy_TMR_1 dummy[54] 
1 1
.names my_debounceCounter.noisy_TMR_2 dummy[55] 
1 1
.names my_debounceCounter.count_TMR_0[17] $techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_0[1] 
1 1
.names my_debounceCounter.count_TMR_1[17] dummy[56] 
1 1
.names my_debounceCounter.count_TMR_2[17] dummy[57] 
1 1
.names my_debounceCounter.count_TMR_0[18] $techmap3016$abc$2906$auto$blifparse.cc:518:parse_blif$2944.A_TMR_0[2] 
1 1
.names my_debounceCounter.count_TMR_1[18] dummy[58] 
1 1
.names my_debounceCounter.count_TMR_2[18] dummy[59] 
1 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[2] $techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_0[1] 
1 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[2] dummy[60] 
1 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[2] dummy[61] 
1 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[3] $techmap3018$abc$2906$auto$blifparse.cc:518:parse_blif$2948.A_TMR_0[2] 
1 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[3] dummy[62] 
1 1
.names $auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[3] dummy[63] 
1 1
.names my_debounceCounter.count_TMR_0[7] $techmap3022$abc$2906$auto$blifparse.cc:518:parse_blif$2929.A_TMR_0[1] 
1 1
.names my_debounceCounter.count_TMR_1[7] dummy[64] 
1 1
.names my_debounceCounter.count_TMR_2[7] dummy[65] 
1 1
.names my_debounceCounter.noisy_TMR_0 f2 
1 1
.names my_debounceCounter.noisy_TMR_1 dummy[66] 
1 1
.names my_debounceCounter.noisy_TMR_2 dummy[67] 
1 1
.names $auto$ff.cc:262:slice$2298_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2298_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2298_TMR_2_Q_VOTER $auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[2] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2298_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2298_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2298_TMR_2_Q_VOTER $auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[2] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2298_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2298_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2298_TMR_2_Q_VOTER $auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[2] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2401_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2401_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2401_TMR_2_Q_VOTER one_shot_1_TMR_0 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2401_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2401_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2401_TMR_2_Q_VOTER one_shot_1_TMR_1 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2401_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2401_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2401_TMR_2_Q_VOTER one_shot_1_TMR_2 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2390_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2390_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2390_TMR_2_Q_VOTER my_debounceCounter.cs_TMR_0[2] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2390_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2390_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2390_TMR_2_Q_VOTER my_debounceCounter.cs_TMR_1[2] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2390_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2390_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2390_TMR_2_Q_VOTER my_debounceCounter.cs_TMR_2[2] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2296_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2296_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2296_TMR_2_Q_VOTER $auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2296_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2296_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2296_TMR_2_Q_VOTER $auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2296_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2296_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2296_TMR_2_Q_VOTER $auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2389_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2389_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2389_TMR_2_Q_VOTER my_debounceCounter.cs_TMR_0[1] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2389_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2389_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2389_TMR_2_Q_VOTER my_debounceCounter.cs_TMR_1[1] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2389_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2389_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2389_TMR_2_Q_VOTER my_debounceCounter.cs_TMR_2[1] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2318_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2318_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2318_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[17] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2318_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2318_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2318_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[17] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2318_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2318_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2318_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[17] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2297_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2297_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2297_TMR_2_Q_VOTER $auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[1] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2297_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2297_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2297_TMR_2_Q_VOTER $auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[1] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2297_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2297_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2297_TMR_2_Q_VOTER $auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[1] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2300_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2300_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2300_TMR_2_Q_VOTER one_shot_2_TMR_0 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2300_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2300_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2300_TMR_2_Q_VOTER one_shot_2_TMR_1 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2300_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2300_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2300_TMR_2_Q_VOTER one_shot_2_TMR_2 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2301_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2301_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2301_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[0] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2301_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2301_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2301_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[0] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2301_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2301_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2301_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[0] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2319_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2319_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2319_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[18] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2319_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2319_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2319_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[18] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2319_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2319_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2319_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[18] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2314_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2314_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2314_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[13] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2314_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2314_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2314_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[13] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2314_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2314_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2314_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[13] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2321_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2321_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2321_TMR_2_Q_VOTER f1_TMR_0 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2321_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2321_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2321_TMR_2_Q_VOTER f1_TMR_1 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2321_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2321_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2321_TMR_2_Q_VOTER f1_TMR_2 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2302_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2302_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2302_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[1] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2302_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2302_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2302_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[1] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2302_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2302_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2302_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[1] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2320_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2320_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2320_TMR_2_Q_VOTER my_debounceCounter.noisy_TMR_0 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2320_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2320_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2320_TMR_2_Q_VOTER my_debounceCounter.noisy_TMR_1 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2320_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2320_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2320_TMR_2_Q_VOTER my_debounceCounter.noisy_TMR_2 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2306_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2306_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2306_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[5] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2306_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2306_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2306_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[5] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2306_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2306_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2306_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[5] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2316_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2316_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2316_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[15] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2316_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2316_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2316_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[15] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2316_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2316_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2316_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[15] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2307_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2307_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2307_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[6] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2307_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2307_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2307_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[6] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2307_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2307_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2307_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[6] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2299_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2299_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2299_TMR_2_Q_VOTER $auto$alumacc.cc:485:replace_alu$1866.X_TMR_0[3] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2299_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2299_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2299_TMR_2_Q_VOTER $auto$alumacc.cc:485:replace_alu$1866.X_TMR_1[3] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2299_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2299_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2299_TMR_2_Q_VOTER $auto$alumacc.cc:485:replace_alu$1866.X_TMR_2[3] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2303_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2303_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2303_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[2] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2303_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2303_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2303_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[2] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2303_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2303_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2303_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[2] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2312_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2312_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2312_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[11] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2312_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2312_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2312_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[11] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2312_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2312_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2312_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[11] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2317_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2317_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2317_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[16] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2317_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2317_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2317_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[16] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2317_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2317_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2317_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[16] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2310_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2310_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2310_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[9] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2310_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2310_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2310_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[9] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2310_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2310_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2310_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[9] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2315_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2315_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2315_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[14] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2315_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2315_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2315_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[14] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2315_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2315_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2315_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[14] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2391_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2391_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2391_TMR_2_Q_VOTER my_debounceCounter.cs_TMR_0[3] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2391_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2391_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2391_TMR_2_Q_VOTER my_debounceCounter.cs_TMR_1[3] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2391_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2391_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2391_TMR_2_Q_VOTER my_debounceCounter.cs_TMR_2[3] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2309_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2309_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2309_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[8] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2309_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2309_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2309_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[8] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2309_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2309_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2309_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[8] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2304_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2304_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2304_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[3] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2304_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2304_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2304_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[3] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2304_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2304_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2304_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[3] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2305_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2305_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2305_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[4] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2305_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2305_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2305_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[4] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2305_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2305_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2305_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[4] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2313_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2313_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2313_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[12] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2313_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2313_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2313_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[12] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2313_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2313_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2313_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[12] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2308_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2308_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2308_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[7] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2308_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2308_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2308_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[7] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2308_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2308_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2308_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[7] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2388_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2388_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2388_TMR_2_Q_VOTER my_debounceCounter.cs_TMR_0[0] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2388_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2388_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2388_TMR_2_Q_VOTER my_debounceCounter.cs_TMR_1[0] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2388_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2388_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2388_TMR_2_Q_VOTER my_debounceCounter.cs_TMR_2[0] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2311_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2311_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2311_TMR_2_Q_VOTER my_debounceCounter.count_TMR_0[10] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2311_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2311_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2311_TMR_2_Q_VOTER my_debounceCounter.count_TMR_1[10] 
011 1
110 1
101 1
111 1
.names $auto$ff.cc:262:slice$2311_TMR_0_Q_VOTER $auto$ff.cc:262:slice$2311_TMR_1_Q_VOTER $auto$ff.cc:262:slice$2311_TMR_2_Q_VOTER my_debounceCounter.count_TMR_2[10] 
011 1
110 1
101 1
111 1
.end
