ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB246:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "usb_host.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** #include <stdio.h>
  27:Core/Src/main.c **** #include <string.h>
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** ADC_HandleTypeDef hadc2;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  51:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  52:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** UART_HandleTypeDef huart4;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE BEGIN PV */
  57:Core/Src/main.c **** uint16_t envelope;
  58:Core/Src/main.c **** uint8_t envelope_array[50];
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PV */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  63:Core/Src/main.c **** void SystemClock_Config(void);
  64:Core/Src/main.c **** static void MX_GPIO_Init(void);
  65:Core/Src/main.c **** static void MX_ADC2_Init(void);
  66:Core/Src/main.c **** static void MX_RTC_Init(void);
  67:Core/Src/main.c **** static void MX_TIM2_Init(void);
  68:Core/Src/main.c **** static void MX_TIM3_Init(void);
  69:Core/Src/main.c **** static void MX_TIM4_Init(void);
  70:Core/Src/main.c **** static void MX_UART4_Init(void);
  71:Core/Src/main.c **** void MX_USB_HOST_Process(void);
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE END PFP */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  78:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* USER CODE END 0 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /**
  83:Core/Src/main.c ****   * @brief  The application entry point.
  84:Core/Src/main.c ****   * @retval int
  85:Core/Src/main.c ****   */
  86:Core/Src/main.c **** int main(void)
  87:Core/Src/main.c **** {
  88:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END 1 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  95:Core/Src/main.c ****   HAL_Init();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END Init */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Configure the system clock */
 102:Core/Src/main.c ****   SystemClock_Config();
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE END SysInit */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Initialize all configured peripherals */
 109:Core/Src/main.c ****   MX_GPIO_Init();
 110:Core/Src/main.c ****   MX_ADC2_Init();
 111:Core/Src/main.c ****   MX_RTC_Init();
 112:Core/Src/main.c ****   MX_TIM2_Init();
 113:Core/Src/main.c ****   MX_TIM3_Init();
 114:Core/Src/main.c ****   MX_TIM4_Init();
 115:Core/Src/main.c ****   MX_UART4_Init();
 116:Core/Src/main.c ****   MX_USB_HOST_Init();
 117:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 118:Core/Src/main.c ****   int released = 0;
 119:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3);
 120:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim4);
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* USER CODE END 2 */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* Infinite loop */
 125:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 126:Core/Src/main.c ****   while (1)
 127:Core/Src/main.c ****   {
 128:Core/Src/main.c ****     /* USER CODE END WHILE */
 129:Core/Src/main.c ****     MX_USB_HOST_Process();
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 132:Core/Src/main.c ****     // Door sensor
 133:Core/Src/main.c ****     if (!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) && !released) {
 134:Core/Src/main.c **** 	    released = 1;
 135:Core/Src/main.c **** 	    HAL_TIM_Base_Start_IT(&htim2);
 136:Core/Src/main.c ****     } else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) && released) {
 137:Core/Src/main.c **** 	    HAL_TIM_Base_Stop_IT(&htim2);
 138:Core/Src/main.c **** 	    TIM2->CNT = 0;
 139:Core/Src/main.c **** 	    released = 0;
 140:Core/Src/main.c **** 	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 141:Core/Src/main.c ****     }
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****     // sound sensor
 144:Core/Src/main.c ****     if (!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)) {
 145:Core/Src/main.c **** 	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 4


 146:Core/Src/main.c ****     }
 147:Core/Src/main.c ****     sprintf(envelope_array, "%d", envelope);
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   }
 150:Core/Src/main.c ****   /* USER CODE END 3 */
 151:Core/Src/main.c **** }
 152:Core/Src/main.c **** 
 153:Core/Src/main.c **** /**
 154:Core/Src/main.c ****   * @brief System Clock Configuration
 155:Core/Src/main.c ****   * @retval None
 156:Core/Src/main.c ****   */
 157:Core/Src/main.c **** void SystemClock_Config(void)
 158:Core/Src/main.c **** {
 159:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 160:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 161:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 164:Core/Src/main.c ****   */
 165:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 166:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 167:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 168:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 169:Core/Src/main.c ****   */
 170:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 172:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 179:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****     Error_Handler();
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 184:Core/Src/main.c ****   */
 185:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 186:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 187:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 188:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 193:Core/Src/main.c ****   {
 194:Core/Src/main.c ****     Error_Handler();
 195:Core/Src/main.c ****   }
 196:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 197:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 198:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c ****     Error_Handler();
 201:Core/Src/main.c ****   }
 202:Core/Src/main.c **** }
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** /**
 205:Core/Src/main.c ****   * @brief ADC2 Initialization Function
 206:Core/Src/main.c ****   * @param None
 207:Core/Src/main.c ****   * @retval None
 208:Core/Src/main.c ****   */
 209:Core/Src/main.c **** static void MX_ADC2_Init(void)
 210:Core/Src/main.c **** {
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /* USER CODE END ADC2_Init 0 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 1 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE END ADC2_Init 1 */
 221:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 222:Core/Src/main.c ****   */
 223:Core/Src/main.c ****   hadc2.Instance = ADC2;
 224:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 225:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 226:Core/Src/main.c ****   hadc2.Init.ScanConvMode = DISABLE;
 227:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 228:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 229:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 230:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 231:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 232:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 233:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 234:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 235:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****     Error_Handler();
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 240:Core/Src/main.c ****   */
 241:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_15;
 242:Core/Src/main.c ****   sConfig.Rank = 1;
 243:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 244:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 245:Core/Src/main.c ****   {
 246:Core/Src/main.c ****     Error_Handler();
 247:Core/Src/main.c ****   }
 248:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /* USER CODE END ADC2_Init 2 */
 251:Core/Src/main.c **** 
 252:Core/Src/main.c **** }
 253:Core/Src/main.c **** 
 254:Core/Src/main.c **** /**
 255:Core/Src/main.c ****   * @brief RTC Initialization Function
 256:Core/Src/main.c ****   * @param None
 257:Core/Src/main.c ****   * @retval None
 258:Core/Src/main.c ****   */
 259:Core/Src/main.c **** static void MX_RTC_Init(void)
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 6


 260:Core/Src/main.c **** {
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 269:Core/Src/main.c ****   /** Initialize RTC Only
 270:Core/Src/main.c ****   */
 271:Core/Src/main.c ****   hrtc.Instance = RTC;
 272:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 273:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 274:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 275:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 276:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 277:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 278:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 279:Core/Src/main.c ****   {
 280:Core/Src/main.c ****     Error_Handler();
 281:Core/Src/main.c ****   }
 282:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c **** }
 287:Core/Src/main.c **** 
 288:Core/Src/main.c **** /**
 289:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 290:Core/Src/main.c ****   * @param None
 291:Core/Src/main.c ****   * @retval None
 292:Core/Src/main.c ****   */
 293:Core/Src/main.c **** static void MX_TIM2_Init(void)
 294:Core/Src/main.c **** {
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 301:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 306:Core/Src/main.c ****   htim2.Instance = TIM2;
 307:Core/Src/main.c ****   htim2.Init.Prescaler = 42000-1;
 308:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 309:Core/Src/main.c ****   htim2.Init.Period = 4000-1;
 310:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 311:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 312:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 313:Core/Src/main.c ****   {
 314:Core/Src/main.c ****     Error_Handler();
 315:Core/Src/main.c ****   }
 316:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 7


 317:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 318:Core/Src/main.c ****   {
 319:Core/Src/main.c ****     Error_Handler();
 320:Core/Src/main.c ****   }
 321:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 322:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 323:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 324:Core/Src/main.c ****   {
 325:Core/Src/main.c ****     Error_Handler();
 326:Core/Src/main.c ****   }
 327:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 330:Core/Src/main.c **** 
 331:Core/Src/main.c **** }
 332:Core/Src/main.c **** 
 333:Core/Src/main.c **** /**
 334:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 335:Core/Src/main.c ****   * @param None
 336:Core/Src/main.c ****   * @retval None
 337:Core/Src/main.c ****   */
 338:Core/Src/main.c **** static void MX_TIM3_Init(void)
 339:Core/Src/main.c **** {
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 346:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 347:Core/Src/main.c **** 
 348:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 351:Core/Src/main.c ****   htim3.Instance = TIM3;
 352:Core/Src/main.c ****   htim3.Init.Prescaler = 42000-1;
 353:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 354:Core/Src/main.c ****   htim3.Init.Period = 2000-1;
 355:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 356:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 357:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 358:Core/Src/main.c ****   {
 359:Core/Src/main.c ****     Error_Handler();
 360:Core/Src/main.c ****   }
 361:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 362:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 363:Core/Src/main.c ****   {
 364:Core/Src/main.c ****     Error_Handler();
 365:Core/Src/main.c ****   }
 366:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 367:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 368:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 369:Core/Src/main.c ****   {
 370:Core/Src/main.c ****     Error_Handler();
 371:Core/Src/main.c ****   }
 372:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 373:Core/Src/main.c **** 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 8


 374:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 375:Core/Src/main.c **** 
 376:Core/Src/main.c **** }
 377:Core/Src/main.c **** 
 378:Core/Src/main.c **** /**
 379:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 380:Core/Src/main.c ****   * @param None
 381:Core/Src/main.c ****   * @retval None
 382:Core/Src/main.c ****   */
 383:Core/Src/main.c **** static void MX_TIM4_Init(void)
 384:Core/Src/main.c **** {
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 391:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 396:Core/Src/main.c ****   htim4.Instance = TIM4;
 397:Core/Src/main.c ****   htim4.Init.Prescaler = 42000-1;
 398:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 399:Core/Src/main.c ****   htim4.Init.Period = 2000-1;
 400:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 401:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 402:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 403:Core/Src/main.c ****   {
 404:Core/Src/main.c ****     Error_Handler();
 405:Core/Src/main.c ****   }
 406:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 407:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 408:Core/Src/main.c ****   {
 409:Core/Src/main.c ****     Error_Handler();
 410:Core/Src/main.c ****   }
 411:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 412:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 413:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 414:Core/Src/main.c ****   {
 415:Core/Src/main.c ****     Error_Handler();
 416:Core/Src/main.c ****   }
 417:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 420:Core/Src/main.c **** 
 421:Core/Src/main.c **** }
 422:Core/Src/main.c **** 
 423:Core/Src/main.c **** /**
 424:Core/Src/main.c ****   * @brief UART4 Initialization Function
 425:Core/Src/main.c ****   * @param None
 426:Core/Src/main.c ****   * @retval None
 427:Core/Src/main.c ****   */
 428:Core/Src/main.c **** static void MX_UART4_Init(void)
 429:Core/Src/main.c **** {
 430:Core/Src/main.c **** 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 9


 431:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 438:Core/Src/main.c ****   huart4.Instance = UART4;
 439:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 440:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 441:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 442:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 443:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 444:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 445:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 446:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 447:Core/Src/main.c ****   {
 448:Core/Src/main.c ****     Error_Handler();
 449:Core/Src/main.c ****   }
 450:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 453:Core/Src/main.c **** 
 454:Core/Src/main.c **** }
 455:Core/Src/main.c **** 
 456:Core/Src/main.c **** /**
 457:Core/Src/main.c ****   * @brief GPIO Initialization Function
 458:Core/Src/main.c ****   * @param None
 459:Core/Src/main.c ****   * @retval None
 460:Core/Src/main.c ****   */
 461:Core/Src/main.c **** static void MX_GPIO_Init(void)
 462:Core/Src/main.c **** {
  28              		.loc 1 462 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
  44 0004 8DB0     		sub	sp, sp, #52
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 88
 463:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 463 3 view .LVU1
  48              		.loc 1 463 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0794     		str	r4, [sp, #28]
  51 000a 0894     		str	r4, [sp, #32]
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 10


  52 000c 0994     		str	r4, [sp, #36]
  53 000e 0A94     		str	r4, [sp, #40]
  54 0010 0B94     		str	r4, [sp, #44]
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 466:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  55              		.loc 1 466 3 is_stmt 1 view .LVU3
  56              	.LBB4:
  57              		.loc 1 466 3 view .LVU4
  58 0012 0194     		str	r4, [sp, #4]
  59              		.loc 1 466 3 view .LVU5
  60 0014 614B     		ldr	r3, .L3
  61 0016 1A6B     		ldr	r2, [r3, #48]
  62 0018 42F01002 		orr	r2, r2, #16
  63 001c 1A63     		str	r2, [r3, #48]
  64              		.loc 1 466 3 view .LVU6
  65 001e 1A6B     		ldr	r2, [r3, #48]
  66 0020 02F01002 		and	r2, r2, #16
  67 0024 0192     		str	r2, [sp, #4]
  68              		.loc 1 466 3 view .LVU7
  69 0026 019A     		ldr	r2, [sp, #4]
  70              	.LBE4:
  71              		.loc 1 466 3 view .LVU8
 467:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  72              		.loc 1 467 3 view .LVU9
  73              	.LBB5:
  74              		.loc 1 467 3 view .LVU10
  75 0028 0294     		str	r4, [sp, #8]
  76              		.loc 1 467 3 view .LVU11
  77 002a 1A6B     		ldr	r2, [r3, #48]
  78 002c 42F00402 		orr	r2, r2, #4
  79 0030 1A63     		str	r2, [r3, #48]
  80              		.loc 1 467 3 view .LVU12
  81 0032 1A6B     		ldr	r2, [r3, #48]
  82 0034 02F00402 		and	r2, r2, #4
  83 0038 0292     		str	r2, [sp, #8]
  84              		.loc 1 467 3 view .LVU13
  85 003a 029A     		ldr	r2, [sp, #8]
  86              	.LBE5:
  87              		.loc 1 467 3 view .LVU14
 468:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  88              		.loc 1 468 3 view .LVU15
  89              	.LBB6:
  90              		.loc 1 468 3 view .LVU16
  91 003c 0394     		str	r4, [sp, #12]
  92              		.loc 1 468 3 view .LVU17
  93 003e 1A6B     		ldr	r2, [r3, #48]
  94 0040 42F08002 		orr	r2, r2, #128
  95 0044 1A63     		str	r2, [r3, #48]
  96              		.loc 1 468 3 view .LVU18
  97 0046 1A6B     		ldr	r2, [r3, #48]
  98 0048 02F08002 		and	r2, r2, #128
  99 004c 0392     		str	r2, [sp, #12]
 100              		.loc 1 468 3 view .LVU19
 101 004e 039A     		ldr	r2, [sp, #12]
 102              	.LBE6:
 103              		.loc 1 468 3 view .LVU20
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 11


 469:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 104              		.loc 1 469 3 view .LVU21
 105              	.LBB7:
 106              		.loc 1 469 3 view .LVU22
 107 0050 0494     		str	r4, [sp, #16]
 108              		.loc 1 469 3 view .LVU23
 109 0052 1A6B     		ldr	r2, [r3, #48]
 110 0054 42F00102 		orr	r2, r2, #1
 111 0058 1A63     		str	r2, [r3, #48]
 112              		.loc 1 469 3 view .LVU24
 113 005a 1A6B     		ldr	r2, [r3, #48]
 114 005c 02F00102 		and	r2, r2, #1
 115 0060 0492     		str	r2, [sp, #16]
 116              		.loc 1 469 3 view .LVU25
 117 0062 049A     		ldr	r2, [sp, #16]
 118              	.LBE7:
 119              		.loc 1 469 3 view .LVU26
 470:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 120              		.loc 1 470 3 view .LVU27
 121              	.LBB8:
 122              		.loc 1 470 3 view .LVU28
 123 0064 0594     		str	r4, [sp, #20]
 124              		.loc 1 470 3 view .LVU29
 125 0066 1A6B     		ldr	r2, [r3, #48]
 126 0068 42F00202 		orr	r2, r2, #2
 127 006c 1A63     		str	r2, [r3, #48]
 128              		.loc 1 470 3 view .LVU30
 129 006e 1A6B     		ldr	r2, [r3, #48]
 130 0070 02F00202 		and	r2, r2, #2
 131 0074 0592     		str	r2, [sp, #20]
 132              		.loc 1 470 3 view .LVU31
 133 0076 059A     		ldr	r2, [sp, #20]
 134              	.LBE8:
 135              		.loc 1 470 3 view .LVU32
 471:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 136              		.loc 1 471 3 view .LVU33
 137              	.LBB9:
 138              		.loc 1 471 3 view .LVU34
 139 0078 0694     		str	r4, [sp, #24]
 140              		.loc 1 471 3 view .LVU35
 141 007a 1A6B     		ldr	r2, [r3, #48]
 142 007c 42F00802 		orr	r2, r2, #8
 143 0080 1A63     		str	r2, [r3, #48]
 144              		.loc 1 471 3 view .LVU36
 145 0082 1B6B     		ldr	r3, [r3, #48]
 146 0084 03F00803 		and	r3, r3, #8
 147 0088 0693     		str	r3, [sp, #24]
 148              		.loc 1 471 3 view .LVU37
 149 008a 069B     		ldr	r3, [sp, #24]
 150              	.LBE9:
 151              		.loc 1 471 3 view .LVU38
 472:Core/Src/main.c **** 
 473:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 474:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 152              		.loc 1 474 3 view .LVU39
 153 008c 444F     		ldr	r7, .L3+4
 154 008e 2246     		mov	r2, r4
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 12


 155 0090 0821     		movs	r1, #8
 156 0092 3846     		mov	r0, r7
 157 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 158              	.LVL0:
 475:Core/Src/main.c **** 
 476:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 477:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 159              		.loc 1 477 3 view .LVU40
 160 0098 DFF81481 		ldr	r8, .L3+20
 161 009c 0122     		movs	r2, #1
 162 009e 1146     		mov	r1, r2
 163 00a0 4046     		mov	r0, r8
 164 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 165              	.LVL1:
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 480:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 166              		.loc 1 480 3 view .LVU41
 167 00a6 DFF80CA1 		ldr	r10, .L3+24
 168 00aa 2246     		mov	r2, r4
 169 00ac 0221     		movs	r1, #2
 170 00ae 5046     		mov	r0, r10
 171 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL2:
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 483:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 173              		.loc 1 483 3 view .LVU42
 174 00b4 3B4E     		ldr	r6, .L3+8
 175 00b6 2246     		mov	r2, r4
 176 00b8 0221     		movs	r1, #2
 177 00ba 3046     		mov	r0, r6
 178 00bc FFF7FEFF 		bl	HAL_GPIO_WritePin
 179              	.LVL3:
 484:Core/Src/main.c **** 
 485:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 486:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 180              		.loc 1 486 3 view .LVU43
 181 00c0 DFF8F490 		ldr	r9, .L3+28
 182 00c4 2246     		mov	r2, r4
 183 00c6 4FF21001 		movw	r1, #61456
 184 00ca 4846     		mov	r0, r9
 185 00cc FFF7FEFF 		bl	HAL_GPIO_WritePin
 186              	.LVL4:
 487:Core/Src/main.c ****                           |Audio_RST_Pin, GPIO_PIN_RESET);
 488:Core/Src/main.c **** 
 489:Core/Src/main.c ****   /*Configure GPIO pin : CS_I2C_SPI_Pin */
 490:Core/Src/main.c ****   GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 187              		.loc 1 490 3 view .LVU44
 188              		.loc 1 490 23 is_stmt 0 view .LVU45
 189 00d0 0823     		movs	r3, #8
 190 00d2 0793     		str	r3, [sp, #28]
 491:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 191              		.loc 1 491 3 is_stmt 1 view .LVU46
 192              		.loc 1 491 24 is_stmt 0 view .LVU47
 193 00d4 0125     		movs	r5, #1
 194 00d6 0895     		str	r5, [sp, #32]
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 13


 492:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 195              		.loc 1 492 3 is_stmt 1 view .LVU48
 196              		.loc 1 492 24 is_stmt 0 view .LVU49
 197 00d8 0994     		str	r4, [sp, #36]
 493:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 198              		.loc 1 493 3 is_stmt 1 view .LVU50
 199              		.loc 1 493 25 is_stmt 0 view .LVU51
 200 00da 0A94     		str	r4, [sp, #40]
 494:Core/Src/main.c ****   HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 201              		.loc 1 494 3 is_stmt 1 view .LVU52
 202 00dc 07A9     		add	r1, sp, #28
 203 00de 3846     		mov	r0, r7
 204 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 205              	.LVL5:
 495:Core/Src/main.c **** 
 496:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
 497:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 206              		.loc 1 497 3 view .LVU53
 207              		.loc 1 497 23 is_stmt 0 view .LVU54
 208 00e4 0795     		str	r5, [sp, #28]
 498:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 209              		.loc 1 498 3 is_stmt 1 view .LVU55
 210              		.loc 1 498 24 is_stmt 0 view .LVU56
 211 00e6 0895     		str	r5, [sp, #32]
 499:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 212              		.loc 1 499 3 is_stmt 1 view .LVU57
 213              		.loc 1 499 24 is_stmt 0 view .LVU58
 214 00e8 0994     		str	r4, [sp, #36]
 500:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 215              		.loc 1 500 3 is_stmt 1 view .LVU59
 216              		.loc 1 500 25 is_stmt 0 view .LVU60
 217 00ea 0A94     		str	r4, [sp, #40]
 501:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 218              		.loc 1 501 3 is_stmt 1 view .LVU61
 219 00ec 07A9     		add	r1, sp, #28
 220 00ee 4046     		mov	r0, r8
 221 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 222              	.LVL6:
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****   /*Configure GPIO pin : PA1 */
 504:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
 223              		.loc 1 504 3 view .LVU62
 224              		.loc 1 504 23 is_stmt 0 view .LVU63
 225 00f4 4FF00208 		mov	r8, #2
 226 00f8 CDF81C80 		str	r8, [sp, #28]
 505:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 227              		.loc 1 505 3 is_stmt 1 view .LVU64
 228              		.loc 1 505 24 is_stmt 0 view .LVU65
 229 00fc 0895     		str	r5, [sp, #32]
 506:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 230              		.loc 1 506 3 is_stmt 1 view .LVU66
 231              		.loc 1 506 24 is_stmt 0 view .LVU67
 232 00fe 0994     		str	r4, [sp, #36]
 507:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 233              		.loc 1 507 3 is_stmt 1 view .LVU68
 234              		.loc 1 507 25 is_stmt 0 view .LVU69
 235 0100 0A94     		str	r4, [sp, #40]
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 14


 508:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 236              		.loc 1 508 3 is_stmt 1 view .LVU70
 237 0102 07A9     		add	r1, sp, #28
 238 0104 5046     		mov	r0, r10
 239 0106 FFF7FEFF 		bl	HAL_GPIO_Init
 240              	.LVL7:
 509:Core/Src/main.c **** 
 510:Core/Src/main.c ****   /*Configure GPIO pin : PA2 */
 511:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 241              		.loc 1 511 3 view .LVU71
 242              		.loc 1 511 23 is_stmt 0 view .LVU72
 243 010a 4FF0040B 		mov	fp, #4
 244 010e CDF81CB0 		str	fp, [sp, #28]
 512:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 245              		.loc 1 512 3 is_stmt 1 view .LVU73
 246              		.loc 1 512 24 is_stmt 0 view .LVU74
 247 0112 0894     		str	r4, [sp, #32]
 513:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 248              		.loc 1 513 3 is_stmt 1 view .LVU75
 249              		.loc 1 513 24 is_stmt 0 view .LVU76
 250 0114 0994     		str	r4, [sp, #36]
 514:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 251              		.loc 1 514 3 is_stmt 1 view .LVU77
 252 0116 07A9     		add	r1, sp, #28
 253 0118 5046     		mov	r0, r10
 254 011a FFF7FEFF 		bl	HAL_GPIO_Init
 255              	.LVL8:
 515:Core/Src/main.c **** 
 516:Core/Src/main.c ****   /*Configure GPIO pin : PB0 */
 517:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 256              		.loc 1 517 3 view .LVU78
 257              		.loc 1 517 23 is_stmt 0 view .LVU79
 258 011e 0795     		str	r5, [sp, #28]
 518:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 259              		.loc 1 518 3 is_stmt 1 view .LVU80
 260              		.loc 1 518 24 is_stmt 0 view .LVU81
 261 0120 214B     		ldr	r3, .L3+12
 262 0122 0893     		str	r3, [sp, #32]
 519:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 263              		.loc 1 519 3 is_stmt 1 view .LVU82
 264              		.loc 1 519 24 is_stmt 0 view .LVU83
 265 0124 0994     		str	r4, [sp, #36]
 520:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 266              		.loc 1 520 3 is_stmt 1 view .LVU84
 267 0126 07A9     		add	r1, sp, #28
 268 0128 3046     		mov	r0, r6
 269 012a FFF7FEFF 		bl	HAL_GPIO_Init
 270              	.LVL9:
 521:Core/Src/main.c **** 
 522:Core/Src/main.c ****   /*Configure GPIO pin : PB1 */
 523:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
 271              		.loc 1 523 3 view .LVU85
 272              		.loc 1 523 23 is_stmt 0 view .LVU86
 273 012e CDF81C80 		str	r8, [sp, #28]
 524:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 274              		.loc 1 524 3 is_stmt 1 view .LVU87
 275              		.loc 1 524 24 is_stmt 0 view .LVU88
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 15


 276 0132 0895     		str	r5, [sp, #32]
 525:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 277              		.loc 1 525 3 is_stmt 1 view .LVU89
 278              		.loc 1 525 24 is_stmt 0 view .LVU90
 279 0134 0994     		str	r4, [sp, #36]
 526:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 280              		.loc 1 526 3 is_stmt 1 view .LVU91
 281              		.loc 1 526 25 is_stmt 0 view .LVU92
 282 0136 0A94     		str	r4, [sp, #40]
 527:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 283              		.loc 1 527 3 is_stmt 1 view .LVU93
 284 0138 07A9     		add	r1, sp, #28
 285 013a 3046     		mov	r0, r6
 286 013c FFF7FEFF 		bl	HAL_GPIO_Init
 287              	.LVL10:
 528:Core/Src/main.c **** 
 529:Core/Src/main.c ****   /*Configure GPIO pin : BOOT1_Pin */
 530:Core/Src/main.c ****   GPIO_InitStruct.Pin = BOOT1_Pin;
 288              		.loc 1 530 3 view .LVU94
 289              		.loc 1 530 23 is_stmt 0 view .LVU95
 290 0140 CDF81CB0 		str	fp, [sp, #28]
 531:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 291              		.loc 1 531 3 is_stmt 1 view .LVU96
 292              		.loc 1 531 24 is_stmt 0 view .LVU97
 293 0144 0894     		str	r4, [sp, #32]
 532:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 294              		.loc 1 532 3 is_stmt 1 view .LVU98
 295              		.loc 1 532 24 is_stmt 0 view .LVU99
 296 0146 0994     		str	r4, [sp, #36]
 533:Core/Src/main.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 297              		.loc 1 533 3 is_stmt 1 view .LVU100
 298 0148 07A9     		add	r1, sp, #28
 299 014a 3046     		mov	r0, r6
 300 014c FFF7FEFF 		bl	HAL_GPIO_Init
 301              	.LVL11:
 534:Core/Src/main.c **** 
 535:Core/Src/main.c ****   /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
 536:Core/Src/main.c ****                            Audio_RST_Pin */
 537:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 302              		.loc 1 537 3 view .LVU101
 303              		.loc 1 537 23 is_stmt 0 view .LVU102
 304 0150 4FF21003 		movw	r3, #61456
 305 0154 0793     		str	r3, [sp, #28]
 538:Core/Src/main.c ****                           |Audio_RST_Pin;
 539:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 306              		.loc 1 539 3 is_stmt 1 view .LVU103
 307              		.loc 1 539 24 is_stmt 0 view .LVU104
 308 0156 0895     		str	r5, [sp, #32]
 540:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 309              		.loc 1 540 3 is_stmt 1 view .LVU105
 310              		.loc 1 540 24 is_stmt 0 view .LVU106
 311 0158 0994     		str	r4, [sp, #36]
 541:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 312              		.loc 1 541 3 is_stmt 1 view .LVU107
 313              		.loc 1 541 25 is_stmt 0 view .LVU108
 314 015a 0A94     		str	r4, [sp, #40]
 542:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 16


 315              		.loc 1 542 3 is_stmt 1 view .LVU109
 316 015c 07A9     		add	r1, sp, #28
 317 015e 4846     		mov	r0, r9
 318 0160 FFF7FEFF 		bl	HAL_GPIO_Init
 319              	.LVL12:
 543:Core/Src/main.c **** 
 544:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
 545:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 320              		.loc 1 545 3 view .LVU110
 321              		.loc 1 545 23 is_stmt 0 view .LVU111
 322 0164 2023     		movs	r3, #32
 323 0166 0793     		str	r3, [sp, #28]
 546:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 324              		.loc 1 546 3 is_stmt 1 view .LVU112
 325              		.loc 1 546 24 is_stmt 0 view .LVU113
 326 0168 0894     		str	r4, [sp, #32]
 547:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 327              		.loc 1 547 3 is_stmt 1 view .LVU114
 328              		.loc 1 547 24 is_stmt 0 view .LVU115
 329 016a 0994     		str	r4, [sp, #36]
 548:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 330              		.loc 1 548 3 is_stmt 1 view .LVU116
 331 016c 07A9     		add	r1, sp, #28
 332 016e 4846     		mov	r0, r9
 333 0170 FFF7FEFF 		bl	HAL_GPIO_Init
 334              	.LVL13:
 549:Core/Src/main.c **** 
 550:Core/Src/main.c ****   /*Configure GPIO pin : MEMS_INT2_Pin */
 551:Core/Src/main.c ****   GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 335              		.loc 1 551 3 view .LVU117
 336              		.loc 1 551 23 is_stmt 0 view .LVU118
 337 0174 CDF81C80 		str	r8, [sp, #28]
 552:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 338              		.loc 1 552 3 is_stmt 1 view .LVU119
 339              		.loc 1 552 24 is_stmt 0 view .LVU120
 340 0178 0C4B     		ldr	r3, .L3+16
 341 017a 0893     		str	r3, [sp, #32]
 553:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 342              		.loc 1 553 3 is_stmt 1 view .LVU121
 343              		.loc 1 553 24 is_stmt 0 view .LVU122
 344 017c 0994     		str	r4, [sp, #36]
 554:Core/Src/main.c ****   HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 345              		.loc 1 554 3 is_stmt 1 view .LVU123
 346 017e 07A9     		add	r1, sp, #28
 347 0180 3846     		mov	r0, r7
 348 0182 FFF7FEFF 		bl	HAL_GPIO_Init
 349              	.LVL14:
 555:Core/Src/main.c **** 
 556:Core/Src/main.c ****   /* EXTI interrupt init*/
 557:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 350              		.loc 1 557 3 view .LVU124
 351 0186 2246     		mov	r2, r4
 352 0188 2146     		mov	r1, r4
 353 018a 0620     		movs	r0, #6
 354 018c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 355              	.LVL15:
 558:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 17


 356              		.loc 1 558 3 view .LVU125
 357 0190 0620     		movs	r0, #6
 358 0192 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 359              	.LVL16:
 559:Core/Src/main.c **** 
 560:Core/Src/main.c **** }
 360              		.loc 1 560 1 is_stmt 0 view .LVU126
 361 0196 0DB0     		add	sp, sp, #52
 362              	.LCFI2:
 363              		.cfi_def_cfa_offset 36
 364              		@ sp needed
 365 0198 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 366              	.L4:
 367              		.align	2
 368              	.L3:
 369 019c 00380240 		.word	1073887232
 370 01a0 00100240 		.word	1073876992
 371 01a4 00040240 		.word	1073873920
 372 01a8 00001110 		.word	269549568
 373 01ac 00001210 		.word	269615104
 374 01b0 00080240 		.word	1073874944
 375 01b4 00000240 		.word	1073872896
 376 01b8 000C0240 		.word	1073875968
 377              		.cfi_endproc
 378              	.LFE246:
 380              		.section	.text.Error_Handler,"ax",%progbits
 381              		.align	1
 382              		.global	Error_Handler
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 386              		.fpu fpv4-sp-d16
 388              	Error_Handler:
 389              	.LFB247:
 561:Core/Src/main.c **** 
 562:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 563:Core/Src/main.c **** 
 564:Core/Src/main.c **** /* USER CODE END 4 */
 565:Core/Src/main.c **** 
 566:Core/Src/main.c **** /**
 567:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 568:Core/Src/main.c ****   * @retval None
 569:Core/Src/main.c ****   */
 570:Core/Src/main.c **** void Error_Handler(void)
 571:Core/Src/main.c **** {
 390              		.loc 1 571 1 is_stmt 1 view -0
 391              		.cfi_startproc
 392              		@ Volatile: function does not return.
 393              		@ args = 0, pretend = 0, frame = 0
 394              		@ frame_needed = 0, uses_anonymous_args = 0
 395              		@ link register save eliminated.
 572:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 573:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 574:Core/Src/main.c ****   __disable_irq();
 396              		.loc 1 574 3 view .LVU128
 397              	.LBB10:
 398              	.LBI10:
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 18


 399              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 19


  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 20


 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 400              		.loc 2 140 27 view .LVU129
 401              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 402              		.loc 2 142 3 view .LVU130
 403              		.syntax unified
 404              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 405 0000 72B6     		cpsid i
 406              	@ 0 "" 2
 407              		.thumb
 408              		.syntax unified
 409              	.L6:
 410              	.LBE11:
 411              	.LBE10:
 575:Core/Src/main.c ****   while (1)
 412              		.loc 1 575 3 discriminator 1 view .LVU131
 576:Core/Src/main.c ****   {
 577:Core/Src/main.c ****   }
 413              		.loc 1 577 3 discriminator 1 view .LVU132
 575:Core/Src/main.c ****   while (1)
 414              		.loc 1 575 9 discriminator 1 view .LVU133
 415 0002 FEE7     		b	.L6
 416              		.cfi_endproc
 417              	.LFE247:
 419              		.section	.text.MX_ADC2_Init,"ax",%progbits
 420              		.align	1
 421              		.syntax unified
 422              		.thumb
 423              		.thumb_func
 424              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 21


 426              	MX_ADC2_Init:
 427              	.LFB240:
 210:Core/Src/main.c **** 
 428              		.loc 1 210 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 16
 431              		@ frame_needed = 0, uses_anonymous_args = 0
 432 0000 00B5     		push	{lr}
 433              	.LCFI3:
 434              		.cfi_def_cfa_offset 4
 435              		.cfi_offset 14, -4
 436 0002 85B0     		sub	sp, sp, #20
 437              	.LCFI4:
 438              		.cfi_def_cfa_offset 24
 216:Core/Src/main.c **** 
 439              		.loc 1 216 3 view .LVU135
 216:Core/Src/main.c **** 
 440              		.loc 1 216 26 is_stmt 0 view .LVU136
 441 0004 0023     		movs	r3, #0
 442 0006 0093     		str	r3, [sp]
 443 0008 0193     		str	r3, [sp, #4]
 444 000a 0293     		str	r3, [sp, #8]
 445 000c 0393     		str	r3, [sp, #12]
 223:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 446              		.loc 1 223 3 is_stmt 1 view .LVU137
 223:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 447              		.loc 1 223 18 is_stmt 0 view .LVU138
 448 000e 1448     		ldr	r0, .L13
 449 0010 144A     		ldr	r2, .L13+4
 450 0012 0260     		str	r2, [r0]
 224:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 451              		.loc 1 224 3 is_stmt 1 view .LVU139
 224:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 452              		.loc 1 224 29 is_stmt 0 view .LVU140
 453 0014 4FF48032 		mov	r2, #65536
 454 0018 4260     		str	r2, [r0, #4]
 225:Core/Src/main.c ****   hadc2.Init.ScanConvMode = DISABLE;
 455              		.loc 1 225 3 is_stmt 1 view .LVU141
 225:Core/Src/main.c ****   hadc2.Init.ScanConvMode = DISABLE;
 456              		.loc 1 225 25 is_stmt 0 view .LVU142
 457 001a 8360     		str	r3, [r0, #8]
 226:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 458              		.loc 1 226 3 is_stmt 1 view .LVU143
 226:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 459              		.loc 1 226 27 is_stmt 0 view .LVU144
 460 001c 0361     		str	r3, [r0, #16]
 227:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 461              		.loc 1 227 3 is_stmt 1 view .LVU145
 227:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 462              		.loc 1 227 33 is_stmt 0 view .LVU146
 463 001e 0376     		strb	r3, [r0, #24]
 228:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 464              		.loc 1 228 3 is_stmt 1 view .LVU147
 228:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 465              		.loc 1 228 36 is_stmt 0 view .LVU148
 466 0020 80F82030 		strb	r3, [r0, #32]
 229:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 22


 467              		.loc 1 229 3 is_stmt 1 view .LVU149
 229:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 468              		.loc 1 229 35 is_stmt 0 view .LVU150
 469 0024 C362     		str	r3, [r0, #44]
 230:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 470              		.loc 1 230 3 is_stmt 1 view .LVU151
 230:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 471              		.loc 1 230 31 is_stmt 0 view .LVU152
 472 0026 104A     		ldr	r2, .L13+8
 473 0028 8262     		str	r2, [r0, #40]
 231:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 474              		.loc 1 231 3 is_stmt 1 view .LVU153
 231:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 475              		.loc 1 231 24 is_stmt 0 view .LVU154
 476 002a C360     		str	r3, [r0, #12]
 232:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 477              		.loc 1 232 3 is_stmt 1 view .LVU155
 232:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 478              		.loc 1 232 30 is_stmt 0 view .LVU156
 479 002c 0122     		movs	r2, #1
 480 002e C261     		str	r2, [r0, #28]
 233:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 481              		.loc 1 233 3 is_stmt 1 view .LVU157
 233:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 482              		.loc 1 233 36 is_stmt 0 view .LVU158
 483 0030 80F83030 		strb	r3, [r0, #48]
 234:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 484              		.loc 1 234 3 is_stmt 1 view .LVU159
 234:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 485              		.loc 1 234 27 is_stmt 0 view .LVU160
 486 0034 4261     		str	r2, [r0, #20]
 235:Core/Src/main.c ****   {
 487              		.loc 1 235 3 is_stmt 1 view .LVU161
 235:Core/Src/main.c ****   {
 488              		.loc 1 235 7 is_stmt 0 view .LVU162
 489 0036 FFF7FEFF 		bl	HAL_ADC_Init
 490              	.LVL17:
 235:Core/Src/main.c ****   {
 491              		.loc 1 235 6 view .LVU163
 492 003a 68B9     		cbnz	r0, .L11
 241:Core/Src/main.c ****   sConfig.Rank = 1;
 493              		.loc 1 241 3 is_stmt 1 view .LVU164
 241:Core/Src/main.c ****   sConfig.Rank = 1;
 494              		.loc 1 241 19 is_stmt 0 view .LVU165
 495 003c 0F23     		movs	r3, #15
 496 003e 0093     		str	r3, [sp]
 242:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 497              		.loc 1 242 3 is_stmt 1 view .LVU166
 242:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 498              		.loc 1 242 16 is_stmt 0 view .LVU167
 499 0040 0123     		movs	r3, #1
 500 0042 0193     		str	r3, [sp, #4]
 243:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 501              		.loc 1 243 3 is_stmt 1 view .LVU168
 243:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 502              		.loc 1 243 24 is_stmt 0 view .LVU169
 503 0044 0023     		movs	r3, #0
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 23


 504 0046 0293     		str	r3, [sp, #8]
 244:Core/Src/main.c ****   {
 505              		.loc 1 244 3 is_stmt 1 view .LVU170
 244:Core/Src/main.c ****   {
 506              		.loc 1 244 7 is_stmt 0 view .LVU171
 507 0048 6946     		mov	r1, sp
 508 004a 0548     		ldr	r0, .L13
 509 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 510              	.LVL18:
 244:Core/Src/main.c ****   {
 511              		.loc 1 244 6 view .LVU172
 512 0050 20B9     		cbnz	r0, .L12
 252:Core/Src/main.c **** 
 513              		.loc 1 252 1 view .LVU173
 514 0052 05B0     		add	sp, sp, #20
 515              	.LCFI5:
 516              		.cfi_remember_state
 517              		.cfi_def_cfa_offset 4
 518              		@ sp needed
 519 0054 5DF804FB 		ldr	pc, [sp], #4
 520              	.L11:
 521              	.LCFI6:
 522              		.cfi_restore_state
 237:Core/Src/main.c ****   }
 523              		.loc 1 237 5 is_stmt 1 view .LVU174
 524 0058 FFF7FEFF 		bl	Error_Handler
 525              	.LVL19:
 526              	.L12:
 246:Core/Src/main.c ****   }
 527              		.loc 1 246 5 view .LVU175
 528 005c FFF7FEFF 		bl	Error_Handler
 529              	.LVL20:
 530              	.L14:
 531              		.align	2
 532              	.L13:
 533 0060 00000000 		.word	.LANCHOR0
 534 0064 00210140 		.word	1073815808
 535 0068 0100000F 		.word	251658241
 536              		.cfi_endproc
 537              	.LFE240:
 539              		.section	.text.MX_RTC_Init,"ax",%progbits
 540              		.align	1
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 544              		.fpu fpv4-sp-d16
 546              	MX_RTC_Init:
 547              	.LFB241:
 260:Core/Src/main.c **** 
 548              		.loc 1 260 1 view -0
 549              		.cfi_startproc
 550              		@ args = 0, pretend = 0, frame = 0
 551              		@ frame_needed = 0, uses_anonymous_args = 0
 552 0000 08B5     		push	{r3, lr}
 553              	.LCFI7:
 554              		.cfi_def_cfa_offset 8
 555              		.cfi_offset 3, -8
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 24


 556              		.cfi_offset 14, -4
 271:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 557              		.loc 1 271 3 view .LVU177
 271:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 558              		.loc 1 271 17 is_stmt 0 view .LVU178
 559 0002 0948     		ldr	r0, .L19
 560 0004 094B     		ldr	r3, .L19+4
 561 0006 0360     		str	r3, [r0]
 272:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 562              		.loc 1 272 3 is_stmt 1 view .LVU179
 272:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 563              		.loc 1 272 24 is_stmt 0 view .LVU180
 564 0008 0023     		movs	r3, #0
 565 000a 4360     		str	r3, [r0, #4]
 273:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 566              		.loc 1 273 3 is_stmt 1 view .LVU181
 273:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 567              		.loc 1 273 26 is_stmt 0 view .LVU182
 568 000c 7F22     		movs	r2, #127
 569 000e 8260     		str	r2, [r0, #8]
 274:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 570              		.loc 1 274 3 is_stmt 1 view .LVU183
 274:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 571              		.loc 1 274 25 is_stmt 0 view .LVU184
 572 0010 FF22     		movs	r2, #255
 573 0012 C260     		str	r2, [r0, #12]
 275:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 574              		.loc 1 275 3 is_stmt 1 view .LVU185
 275:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 575              		.loc 1 275 20 is_stmt 0 view .LVU186
 576 0014 0361     		str	r3, [r0, #16]
 276:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 577              		.loc 1 276 3 is_stmt 1 view .LVU187
 276:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 578              		.loc 1 276 28 is_stmt 0 view .LVU188
 579 0016 4361     		str	r3, [r0, #20]
 277:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 580              		.loc 1 277 3 is_stmt 1 view .LVU189
 277:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 581              		.loc 1 277 24 is_stmt 0 view .LVU190
 582 0018 8361     		str	r3, [r0, #24]
 278:Core/Src/main.c ****   {
 583              		.loc 1 278 3 is_stmt 1 view .LVU191
 278:Core/Src/main.c ****   {
 584              		.loc 1 278 7 is_stmt 0 view .LVU192
 585 001a FFF7FEFF 		bl	HAL_RTC_Init
 586              	.LVL21:
 278:Core/Src/main.c ****   {
 587              		.loc 1 278 6 view .LVU193
 588 001e 00B9     		cbnz	r0, .L18
 286:Core/Src/main.c **** 
 589              		.loc 1 286 1 view .LVU194
 590 0020 08BD     		pop	{r3, pc}
 591              	.L18:
 280:Core/Src/main.c ****   }
 592              		.loc 1 280 5 is_stmt 1 view .LVU195
 593 0022 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 25


 594              	.LVL22:
 595              	.L20:
 596 0026 00BF     		.align	2
 597              	.L19:
 598 0028 00000000 		.word	.LANCHOR1
 599 002c 00280040 		.word	1073752064
 600              		.cfi_endproc
 601              	.LFE241:
 603              		.section	.text.MX_TIM2_Init,"ax",%progbits
 604              		.align	1
 605              		.syntax unified
 606              		.thumb
 607              		.thumb_func
 608              		.fpu fpv4-sp-d16
 610              	MX_TIM2_Init:
 611              	.LFB242:
 294:Core/Src/main.c **** 
 612              		.loc 1 294 1 view -0
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 24
 615              		@ frame_needed = 0, uses_anonymous_args = 0
 616 0000 00B5     		push	{lr}
 617              	.LCFI8:
 618              		.cfi_def_cfa_offset 4
 619              		.cfi_offset 14, -4
 620 0002 87B0     		sub	sp, sp, #28
 621              	.LCFI9:
 622              		.cfi_def_cfa_offset 32
 300:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 623              		.loc 1 300 3 view .LVU197
 300:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 624              		.loc 1 300 26 is_stmt 0 view .LVU198
 625 0004 0023     		movs	r3, #0
 626 0006 0293     		str	r3, [sp, #8]
 627 0008 0393     		str	r3, [sp, #12]
 628 000a 0493     		str	r3, [sp, #16]
 629 000c 0593     		str	r3, [sp, #20]
 301:Core/Src/main.c **** 
 630              		.loc 1 301 3 is_stmt 1 view .LVU199
 301:Core/Src/main.c **** 
 631              		.loc 1 301 27 is_stmt 0 view .LVU200
 632 000e 0093     		str	r3, [sp]
 633 0010 0193     		str	r3, [sp, #4]
 306:Core/Src/main.c ****   htim2.Init.Prescaler = 42000-1;
 634              		.loc 1 306 3 is_stmt 1 view .LVU201
 306:Core/Src/main.c ****   htim2.Init.Prescaler = 42000-1;
 635              		.loc 1 306 18 is_stmt 0 view .LVU202
 636 0012 1548     		ldr	r0, .L29
 637 0014 4FF08042 		mov	r2, #1073741824
 638 0018 0260     		str	r2, [r0]
 307:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 639              		.loc 1 307 3 is_stmt 1 view .LVU203
 307:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 640              		.loc 1 307 24 is_stmt 0 view .LVU204
 641 001a 4AF20F42 		movw	r2, #41999
 642 001e 4260     		str	r2, [r0, #4]
 308:Core/Src/main.c ****   htim2.Init.Period = 4000-1;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 26


 643              		.loc 1 308 3 is_stmt 1 view .LVU205
 308:Core/Src/main.c ****   htim2.Init.Period = 4000-1;
 644              		.loc 1 308 26 is_stmt 0 view .LVU206
 645 0020 8360     		str	r3, [r0, #8]
 309:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 646              		.loc 1 309 3 is_stmt 1 view .LVU207
 309:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 647              		.loc 1 309 21 is_stmt 0 view .LVU208
 648 0022 40F69F72 		movw	r2, #3999
 649 0026 C260     		str	r2, [r0, #12]
 310:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 650              		.loc 1 310 3 is_stmt 1 view .LVU209
 310:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 651              		.loc 1 310 28 is_stmt 0 view .LVU210
 652 0028 0361     		str	r3, [r0, #16]
 311:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 653              		.loc 1 311 3 is_stmt 1 view .LVU211
 311:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 654              		.loc 1 311 32 is_stmt 0 view .LVU212
 655 002a 8023     		movs	r3, #128
 656 002c 8361     		str	r3, [r0, #24]
 312:Core/Src/main.c ****   {
 657              		.loc 1 312 3 is_stmt 1 view .LVU213
 312:Core/Src/main.c ****   {
 658              		.loc 1 312 7 is_stmt 0 view .LVU214
 659 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 660              	.LVL23:
 312:Core/Src/main.c ****   {
 661              		.loc 1 312 6 view .LVU215
 662 0032 90B9     		cbnz	r0, .L26
 316:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 663              		.loc 1 316 3 is_stmt 1 view .LVU216
 316:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 664              		.loc 1 316 34 is_stmt 0 view .LVU217
 665 0034 4FF48053 		mov	r3, #4096
 666 0038 0293     		str	r3, [sp, #8]
 317:Core/Src/main.c ****   {
 667              		.loc 1 317 3 is_stmt 1 view .LVU218
 317:Core/Src/main.c ****   {
 668              		.loc 1 317 7 is_stmt 0 view .LVU219
 669 003a 02A9     		add	r1, sp, #8
 670 003c 0A48     		ldr	r0, .L29
 671 003e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 672              	.LVL24:
 317:Core/Src/main.c ****   {
 673              		.loc 1 317 6 view .LVU220
 674 0042 60B9     		cbnz	r0, .L27
 321:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 675              		.loc 1 321 3 is_stmt 1 view .LVU221
 321:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 676              		.loc 1 321 37 is_stmt 0 view .LVU222
 677 0044 0023     		movs	r3, #0
 678 0046 0093     		str	r3, [sp]
 322:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 679              		.loc 1 322 3 is_stmt 1 view .LVU223
 322:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 680              		.loc 1 322 33 is_stmt 0 view .LVU224
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 27


 681 0048 0193     		str	r3, [sp, #4]
 323:Core/Src/main.c ****   {
 682              		.loc 1 323 3 is_stmt 1 view .LVU225
 323:Core/Src/main.c ****   {
 683              		.loc 1 323 7 is_stmt 0 view .LVU226
 684 004a 6946     		mov	r1, sp
 685 004c 0648     		ldr	r0, .L29
 686 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 687              	.LVL25:
 323:Core/Src/main.c ****   {
 688              		.loc 1 323 6 view .LVU227
 689 0052 30B9     		cbnz	r0, .L28
 331:Core/Src/main.c **** 
 690              		.loc 1 331 1 view .LVU228
 691 0054 07B0     		add	sp, sp, #28
 692              	.LCFI10:
 693              		.cfi_remember_state
 694              		.cfi_def_cfa_offset 4
 695              		@ sp needed
 696 0056 5DF804FB 		ldr	pc, [sp], #4
 697              	.L26:
 698              	.LCFI11:
 699              		.cfi_restore_state
 314:Core/Src/main.c ****   }
 700              		.loc 1 314 5 is_stmt 1 view .LVU229
 701 005a FFF7FEFF 		bl	Error_Handler
 702              	.LVL26:
 703              	.L27:
 319:Core/Src/main.c ****   }
 704              		.loc 1 319 5 view .LVU230
 705 005e FFF7FEFF 		bl	Error_Handler
 706              	.LVL27:
 707              	.L28:
 325:Core/Src/main.c ****   }
 708              		.loc 1 325 5 view .LVU231
 709 0062 FFF7FEFF 		bl	Error_Handler
 710              	.LVL28:
 711              	.L30:
 712 0066 00BF     		.align	2
 713              	.L29:
 714 0068 00000000 		.word	.LANCHOR2
 715              		.cfi_endproc
 716              	.LFE242:
 718              		.section	.text.MX_TIM3_Init,"ax",%progbits
 719              		.align	1
 720              		.syntax unified
 721              		.thumb
 722              		.thumb_func
 723              		.fpu fpv4-sp-d16
 725              	MX_TIM3_Init:
 726              	.LFB243:
 339:Core/Src/main.c **** 
 727              		.loc 1 339 1 view -0
 728              		.cfi_startproc
 729              		@ args = 0, pretend = 0, frame = 24
 730              		@ frame_needed = 0, uses_anonymous_args = 0
 731 0000 00B5     		push	{lr}
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 28


 732              	.LCFI12:
 733              		.cfi_def_cfa_offset 4
 734              		.cfi_offset 14, -4
 735 0002 87B0     		sub	sp, sp, #28
 736              	.LCFI13:
 737              		.cfi_def_cfa_offset 32
 345:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 738              		.loc 1 345 3 view .LVU233
 345:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 739              		.loc 1 345 26 is_stmt 0 view .LVU234
 740 0004 0023     		movs	r3, #0
 741 0006 0293     		str	r3, [sp, #8]
 742 0008 0393     		str	r3, [sp, #12]
 743 000a 0493     		str	r3, [sp, #16]
 744 000c 0593     		str	r3, [sp, #20]
 346:Core/Src/main.c **** 
 745              		.loc 1 346 3 is_stmt 1 view .LVU235
 346:Core/Src/main.c **** 
 746              		.loc 1 346 27 is_stmt 0 view .LVU236
 747 000e 0093     		str	r3, [sp]
 748 0010 0193     		str	r3, [sp, #4]
 351:Core/Src/main.c ****   htim3.Init.Prescaler = 42000-1;
 749              		.loc 1 351 3 is_stmt 1 view .LVU237
 351:Core/Src/main.c ****   htim3.Init.Prescaler = 42000-1;
 750              		.loc 1 351 18 is_stmt 0 view .LVU238
 751 0012 1448     		ldr	r0, .L39
 752 0014 144A     		ldr	r2, .L39+4
 753 0016 0260     		str	r2, [r0]
 352:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 754              		.loc 1 352 3 is_stmt 1 view .LVU239
 352:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 755              		.loc 1 352 24 is_stmt 0 view .LVU240
 756 0018 4AF20F42 		movw	r2, #41999
 757 001c 4260     		str	r2, [r0, #4]
 353:Core/Src/main.c ****   htim3.Init.Period = 2000-1;
 758              		.loc 1 353 3 is_stmt 1 view .LVU241
 353:Core/Src/main.c ****   htim3.Init.Period = 2000-1;
 759              		.loc 1 353 26 is_stmt 0 view .LVU242
 760 001e 8360     		str	r3, [r0, #8]
 354:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 761              		.loc 1 354 3 is_stmt 1 view .LVU243
 354:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 762              		.loc 1 354 21 is_stmt 0 view .LVU244
 763 0020 40F2CF72 		movw	r2, #1999
 764 0024 C260     		str	r2, [r0, #12]
 355:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 765              		.loc 1 355 3 is_stmt 1 view .LVU245
 355:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 766              		.loc 1 355 28 is_stmt 0 view .LVU246
 767 0026 0361     		str	r3, [r0, #16]
 356:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 768              		.loc 1 356 3 is_stmt 1 view .LVU247
 356:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 769              		.loc 1 356 32 is_stmt 0 view .LVU248
 770 0028 8023     		movs	r3, #128
 771 002a 8361     		str	r3, [r0, #24]
 357:Core/Src/main.c ****   {
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 29


 772              		.loc 1 357 3 is_stmt 1 view .LVU249
 357:Core/Src/main.c ****   {
 773              		.loc 1 357 7 is_stmt 0 view .LVU250
 774 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 775              	.LVL29:
 357:Core/Src/main.c ****   {
 776              		.loc 1 357 6 view .LVU251
 777 0030 90B9     		cbnz	r0, .L36
 361:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 778              		.loc 1 361 3 is_stmt 1 view .LVU252
 361:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 779              		.loc 1 361 34 is_stmt 0 view .LVU253
 780 0032 4FF48053 		mov	r3, #4096
 781 0036 0293     		str	r3, [sp, #8]
 362:Core/Src/main.c ****   {
 782              		.loc 1 362 3 is_stmt 1 view .LVU254
 362:Core/Src/main.c ****   {
 783              		.loc 1 362 7 is_stmt 0 view .LVU255
 784 0038 02A9     		add	r1, sp, #8
 785 003a 0A48     		ldr	r0, .L39
 786 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 787              	.LVL30:
 362:Core/Src/main.c ****   {
 788              		.loc 1 362 6 view .LVU256
 789 0040 60B9     		cbnz	r0, .L37
 366:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 790              		.loc 1 366 3 is_stmt 1 view .LVU257
 366:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 791              		.loc 1 366 37 is_stmt 0 view .LVU258
 792 0042 0023     		movs	r3, #0
 793 0044 0093     		str	r3, [sp]
 367:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 794              		.loc 1 367 3 is_stmt 1 view .LVU259
 367:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 795              		.loc 1 367 33 is_stmt 0 view .LVU260
 796 0046 0193     		str	r3, [sp, #4]
 368:Core/Src/main.c ****   {
 797              		.loc 1 368 3 is_stmt 1 view .LVU261
 368:Core/Src/main.c ****   {
 798              		.loc 1 368 7 is_stmt 0 view .LVU262
 799 0048 6946     		mov	r1, sp
 800 004a 0648     		ldr	r0, .L39
 801 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 802              	.LVL31:
 368:Core/Src/main.c ****   {
 803              		.loc 1 368 6 view .LVU263
 804 0050 30B9     		cbnz	r0, .L38
 376:Core/Src/main.c **** 
 805              		.loc 1 376 1 view .LVU264
 806 0052 07B0     		add	sp, sp, #28
 807              	.LCFI14:
 808              		.cfi_remember_state
 809              		.cfi_def_cfa_offset 4
 810              		@ sp needed
 811 0054 5DF804FB 		ldr	pc, [sp], #4
 812              	.L36:
 813              	.LCFI15:
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 30


 814              		.cfi_restore_state
 359:Core/Src/main.c ****   }
 815              		.loc 1 359 5 is_stmt 1 view .LVU265
 816 0058 FFF7FEFF 		bl	Error_Handler
 817              	.LVL32:
 818              	.L37:
 364:Core/Src/main.c ****   }
 819              		.loc 1 364 5 view .LVU266
 820 005c FFF7FEFF 		bl	Error_Handler
 821              	.LVL33:
 822              	.L38:
 370:Core/Src/main.c ****   }
 823              		.loc 1 370 5 view .LVU267
 824 0060 FFF7FEFF 		bl	Error_Handler
 825              	.LVL34:
 826              	.L40:
 827              		.align	2
 828              	.L39:
 829 0064 00000000 		.word	.LANCHOR3
 830 0068 00040040 		.word	1073742848
 831              		.cfi_endproc
 832              	.LFE243:
 834              		.section	.text.MX_TIM4_Init,"ax",%progbits
 835              		.align	1
 836              		.syntax unified
 837              		.thumb
 838              		.thumb_func
 839              		.fpu fpv4-sp-d16
 841              	MX_TIM4_Init:
 842              	.LFB244:
 384:Core/Src/main.c **** 
 843              		.loc 1 384 1 view -0
 844              		.cfi_startproc
 845              		@ args = 0, pretend = 0, frame = 24
 846              		@ frame_needed = 0, uses_anonymous_args = 0
 847 0000 00B5     		push	{lr}
 848              	.LCFI16:
 849              		.cfi_def_cfa_offset 4
 850              		.cfi_offset 14, -4
 851 0002 87B0     		sub	sp, sp, #28
 852              	.LCFI17:
 853              		.cfi_def_cfa_offset 32
 390:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 854              		.loc 1 390 3 view .LVU269
 390:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 855              		.loc 1 390 26 is_stmt 0 view .LVU270
 856 0004 0023     		movs	r3, #0
 857 0006 0293     		str	r3, [sp, #8]
 858 0008 0393     		str	r3, [sp, #12]
 859 000a 0493     		str	r3, [sp, #16]
 860 000c 0593     		str	r3, [sp, #20]
 391:Core/Src/main.c **** 
 861              		.loc 1 391 3 is_stmt 1 view .LVU271
 391:Core/Src/main.c **** 
 862              		.loc 1 391 27 is_stmt 0 view .LVU272
 863 000e 0093     		str	r3, [sp]
 864 0010 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 31


 396:Core/Src/main.c ****   htim4.Init.Prescaler = 42000-1;
 865              		.loc 1 396 3 is_stmt 1 view .LVU273
 396:Core/Src/main.c ****   htim4.Init.Prescaler = 42000-1;
 866              		.loc 1 396 18 is_stmt 0 view .LVU274
 867 0012 1448     		ldr	r0, .L49
 868 0014 144A     		ldr	r2, .L49+4
 869 0016 0260     		str	r2, [r0]
 397:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 870              		.loc 1 397 3 is_stmt 1 view .LVU275
 397:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 871              		.loc 1 397 24 is_stmt 0 view .LVU276
 872 0018 4AF20F42 		movw	r2, #41999
 873 001c 4260     		str	r2, [r0, #4]
 398:Core/Src/main.c ****   htim4.Init.Period = 2000-1;
 874              		.loc 1 398 3 is_stmt 1 view .LVU277
 398:Core/Src/main.c ****   htim4.Init.Period = 2000-1;
 875              		.loc 1 398 26 is_stmt 0 view .LVU278
 876 001e 8360     		str	r3, [r0, #8]
 399:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 877              		.loc 1 399 3 is_stmt 1 view .LVU279
 399:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 878              		.loc 1 399 21 is_stmt 0 view .LVU280
 879 0020 40F2CF72 		movw	r2, #1999
 880 0024 C260     		str	r2, [r0, #12]
 400:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 881              		.loc 1 400 3 is_stmt 1 view .LVU281
 400:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 882              		.loc 1 400 28 is_stmt 0 view .LVU282
 883 0026 0361     		str	r3, [r0, #16]
 401:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 884              		.loc 1 401 3 is_stmt 1 view .LVU283
 401:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 885              		.loc 1 401 32 is_stmt 0 view .LVU284
 886 0028 8023     		movs	r3, #128
 887 002a 8361     		str	r3, [r0, #24]
 402:Core/Src/main.c ****   {
 888              		.loc 1 402 3 is_stmt 1 view .LVU285
 402:Core/Src/main.c ****   {
 889              		.loc 1 402 7 is_stmt 0 view .LVU286
 890 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 891              	.LVL35:
 402:Core/Src/main.c ****   {
 892              		.loc 1 402 6 view .LVU287
 893 0030 90B9     		cbnz	r0, .L46
 406:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 894              		.loc 1 406 3 is_stmt 1 view .LVU288
 406:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 895              		.loc 1 406 34 is_stmt 0 view .LVU289
 896 0032 4FF48053 		mov	r3, #4096
 897 0036 0293     		str	r3, [sp, #8]
 407:Core/Src/main.c ****   {
 898              		.loc 1 407 3 is_stmt 1 view .LVU290
 407:Core/Src/main.c ****   {
 899              		.loc 1 407 7 is_stmt 0 view .LVU291
 900 0038 02A9     		add	r1, sp, #8
 901 003a 0A48     		ldr	r0, .L49
 902 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 32


 903              	.LVL36:
 407:Core/Src/main.c ****   {
 904              		.loc 1 407 6 view .LVU292
 905 0040 60B9     		cbnz	r0, .L47
 411:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 906              		.loc 1 411 3 is_stmt 1 view .LVU293
 411:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 907              		.loc 1 411 37 is_stmt 0 view .LVU294
 908 0042 0023     		movs	r3, #0
 909 0044 0093     		str	r3, [sp]
 412:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 910              		.loc 1 412 3 is_stmt 1 view .LVU295
 412:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 911              		.loc 1 412 33 is_stmt 0 view .LVU296
 912 0046 0193     		str	r3, [sp, #4]
 413:Core/Src/main.c ****   {
 913              		.loc 1 413 3 is_stmt 1 view .LVU297
 413:Core/Src/main.c ****   {
 914              		.loc 1 413 7 is_stmt 0 view .LVU298
 915 0048 6946     		mov	r1, sp
 916 004a 0648     		ldr	r0, .L49
 917 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 918              	.LVL37:
 413:Core/Src/main.c ****   {
 919              		.loc 1 413 6 view .LVU299
 920 0050 30B9     		cbnz	r0, .L48
 421:Core/Src/main.c **** 
 921              		.loc 1 421 1 view .LVU300
 922 0052 07B0     		add	sp, sp, #28
 923              	.LCFI18:
 924              		.cfi_remember_state
 925              		.cfi_def_cfa_offset 4
 926              		@ sp needed
 927 0054 5DF804FB 		ldr	pc, [sp], #4
 928              	.L46:
 929              	.LCFI19:
 930              		.cfi_restore_state
 404:Core/Src/main.c ****   }
 931              		.loc 1 404 5 is_stmt 1 view .LVU301
 932 0058 FFF7FEFF 		bl	Error_Handler
 933              	.LVL38:
 934              	.L47:
 409:Core/Src/main.c ****   }
 935              		.loc 1 409 5 view .LVU302
 936 005c FFF7FEFF 		bl	Error_Handler
 937              	.LVL39:
 938              	.L48:
 415:Core/Src/main.c ****   }
 939              		.loc 1 415 5 view .LVU303
 940 0060 FFF7FEFF 		bl	Error_Handler
 941              	.LVL40:
 942              	.L50:
 943              		.align	2
 944              	.L49:
 945 0064 00000000 		.word	.LANCHOR4
 946 0068 00080040 		.word	1073743872
 947              		.cfi_endproc
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 33


 948              	.LFE244:
 950              		.section	.text.MX_UART4_Init,"ax",%progbits
 951              		.align	1
 952              		.syntax unified
 953              		.thumb
 954              		.thumb_func
 955              		.fpu fpv4-sp-d16
 957              	MX_UART4_Init:
 958              	.LFB245:
 429:Core/Src/main.c **** 
 959              		.loc 1 429 1 view -0
 960              		.cfi_startproc
 961              		@ args = 0, pretend = 0, frame = 0
 962              		@ frame_needed = 0, uses_anonymous_args = 0
 963 0000 08B5     		push	{r3, lr}
 964              	.LCFI20:
 965              		.cfi_def_cfa_offset 8
 966              		.cfi_offset 3, -8
 967              		.cfi_offset 14, -4
 438:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 968              		.loc 1 438 3 view .LVU305
 438:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 969              		.loc 1 438 19 is_stmt 0 view .LVU306
 970 0002 0A48     		ldr	r0, .L55
 971 0004 0A4B     		ldr	r3, .L55+4
 972 0006 0360     		str	r3, [r0]
 439:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 973              		.loc 1 439 3 is_stmt 1 view .LVU307
 439:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 974              		.loc 1 439 24 is_stmt 0 view .LVU308
 975 0008 4FF41653 		mov	r3, #9600
 976 000c 4360     		str	r3, [r0, #4]
 440:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 977              		.loc 1 440 3 is_stmt 1 view .LVU309
 440:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 978              		.loc 1 440 26 is_stmt 0 view .LVU310
 979 000e 0023     		movs	r3, #0
 980 0010 8360     		str	r3, [r0, #8]
 441:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 981              		.loc 1 441 3 is_stmt 1 view .LVU311
 441:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 982              		.loc 1 441 24 is_stmt 0 view .LVU312
 983 0012 C360     		str	r3, [r0, #12]
 442:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 984              		.loc 1 442 3 is_stmt 1 view .LVU313
 442:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 985              		.loc 1 442 22 is_stmt 0 view .LVU314
 986 0014 0361     		str	r3, [r0, #16]
 443:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 987              		.loc 1 443 3 is_stmt 1 view .LVU315
 443:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 988              		.loc 1 443 20 is_stmt 0 view .LVU316
 989 0016 0C22     		movs	r2, #12
 990 0018 4261     		str	r2, [r0, #20]
 444:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 991              		.loc 1 444 3 is_stmt 1 view .LVU317
 444:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 34


 992              		.loc 1 444 25 is_stmt 0 view .LVU318
 993 001a 8361     		str	r3, [r0, #24]
 445:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 994              		.loc 1 445 3 is_stmt 1 view .LVU319
 445:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 995              		.loc 1 445 28 is_stmt 0 view .LVU320
 996 001c C361     		str	r3, [r0, #28]
 446:Core/Src/main.c ****   {
 997              		.loc 1 446 3 is_stmt 1 view .LVU321
 446:Core/Src/main.c ****   {
 998              		.loc 1 446 7 is_stmt 0 view .LVU322
 999 001e FFF7FEFF 		bl	HAL_UART_Init
 1000              	.LVL41:
 446:Core/Src/main.c ****   {
 1001              		.loc 1 446 6 view .LVU323
 1002 0022 00B9     		cbnz	r0, .L54
 454:Core/Src/main.c **** 
 1003              		.loc 1 454 1 view .LVU324
 1004 0024 08BD     		pop	{r3, pc}
 1005              	.L54:
 448:Core/Src/main.c ****   }
 1006              		.loc 1 448 5 is_stmt 1 view .LVU325
 1007 0026 FFF7FEFF 		bl	Error_Handler
 1008              	.LVL42:
 1009              	.L56:
 1010 002a 00BF     		.align	2
 1011              	.L55:
 1012 002c 00000000 		.word	.LANCHOR5
 1013 0030 004C0040 		.word	1073761280
 1014              		.cfi_endproc
 1015              	.LFE245:
 1017              		.section	.text.SystemClock_Config,"ax",%progbits
 1018              		.align	1
 1019              		.global	SystemClock_Config
 1020              		.syntax unified
 1021              		.thumb
 1022              		.thumb_func
 1023              		.fpu fpv4-sp-d16
 1025              	SystemClock_Config:
 1026              	.LFB239:
 158:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1027              		.loc 1 158 1 view -0
 1028              		.cfi_startproc
 1029              		@ args = 0, pretend = 0, frame = 96
 1030              		@ frame_needed = 0, uses_anonymous_args = 0
 1031 0000 00B5     		push	{lr}
 1032              	.LCFI21:
 1033              		.cfi_def_cfa_offset 4
 1034              		.cfi_offset 14, -4
 1035 0002 99B0     		sub	sp, sp, #100
 1036              	.LCFI22:
 1037              		.cfi_def_cfa_offset 104
 159:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1038              		.loc 1 159 3 view .LVU327
 159:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1039              		.loc 1 159 22 is_stmt 0 view .LVU328
 1040 0004 3022     		movs	r2, #48
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 35


 1041 0006 0021     		movs	r1, #0
 1042 0008 0DEB0200 		add	r0, sp, r2
 1043 000c FFF7FEFF 		bl	memset
 1044              	.LVL43:
 160:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1045              		.loc 1 160 3 is_stmt 1 view .LVU329
 160:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1046              		.loc 1 160 22 is_stmt 0 view .LVU330
 1047 0010 0023     		movs	r3, #0
 1048 0012 0793     		str	r3, [sp, #28]
 1049 0014 0893     		str	r3, [sp, #32]
 1050 0016 0993     		str	r3, [sp, #36]
 1051 0018 0A93     		str	r3, [sp, #40]
 1052 001a 0B93     		str	r3, [sp, #44]
 161:Core/Src/main.c **** 
 1053              		.loc 1 161 3 is_stmt 1 view .LVU331
 161:Core/Src/main.c **** 
 1054              		.loc 1 161 28 is_stmt 0 view .LVU332
 1055 001c 0393     		str	r3, [sp, #12]
 1056 001e 0493     		str	r3, [sp, #16]
 1057 0020 0593     		str	r3, [sp, #20]
 1058 0022 0693     		str	r3, [sp, #24]
 165:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1059              		.loc 1 165 3 is_stmt 1 view .LVU333
 1060              	.LBB12:
 165:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1061              		.loc 1 165 3 view .LVU334
 1062 0024 0193     		str	r3, [sp, #4]
 165:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1063              		.loc 1 165 3 view .LVU335
 1064 0026 284A     		ldr	r2, .L65
 1065 0028 116C     		ldr	r1, [r2, #64]
 1066 002a 41F08051 		orr	r1, r1, #268435456
 1067 002e 1164     		str	r1, [r2, #64]
 165:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1068              		.loc 1 165 3 view .LVU336
 1069 0030 126C     		ldr	r2, [r2, #64]
 1070 0032 02F08052 		and	r2, r2, #268435456
 1071 0036 0192     		str	r2, [sp, #4]
 165:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1072              		.loc 1 165 3 view .LVU337
 1073 0038 019A     		ldr	r2, [sp, #4]
 1074              	.LBE12:
 165:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1075              		.loc 1 165 3 view .LVU338
 166:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1076              		.loc 1 166 3 view .LVU339
 1077              	.LBB13:
 166:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1078              		.loc 1 166 3 view .LVU340
 1079 003a 0293     		str	r3, [sp, #8]
 166:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1080              		.loc 1 166 3 view .LVU341
 1081 003c 234B     		ldr	r3, .L65+4
 1082 003e 1A68     		ldr	r2, [r3]
 1083 0040 42F48042 		orr	r2, r2, #16384
 1084 0044 1A60     		str	r2, [r3]
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 36


 166:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1085              		.loc 1 166 3 view .LVU342
 1086 0046 1B68     		ldr	r3, [r3]
 1087 0048 03F48043 		and	r3, r3, #16384
 1088 004c 0293     		str	r3, [sp, #8]
 166:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1089              		.loc 1 166 3 view .LVU343
 1090 004e 029B     		ldr	r3, [sp, #8]
 1091              	.LBE13:
 166:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 1092              		.loc 1 166 3 view .LVU344
 170:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1093              		.loc 1 170 3 view .LVU345
 170:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1094              		.loc 1 170 36 is_stmt 0 view .LVU346
 1095 0050 0923     		movs	r3, #9
 1096 0052 0C93     		str	r3, [sp, #48]
 171:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1097              		.loc 1 171 3 is_stmt 1 view .LVU347
 171:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1098              		.loc 1 171 30 is_stmt 0 view .LVU348
 1099 0054 4FF48033 		mov	r3, #65536
 1100 0058 0D93     		str	r3, [sp, #52]
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1101              		.loc 1 172 3 is_stmt 1 view .LVU349
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1102              		.loc 1 172 30 is_stmt 0 view .LVU350
 1103 005a 0123     		movs	r3, #1
 1104 005c 1193     		str	r3, [sp, #68]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1105              		.loc 1 173 3 is_stmt 1 view .LVU351
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1106              		.loc 1 173 34 is_stmt 0 view .LVU352
 1107 005e 0223     		movs	r3, #2
 1108 0060 1293     		str	r3, [sp, #72]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1109              		.loc 1 174 3 is_stmt 1 view .LVU353
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1110              		.loc 1 174 35 is_stmt 0 view .LVU354
 1111 0062 4FF48002 		mov	r2, #4194304
 1112 0066 1392     		str	r2, [sp, #76]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1113              		.loc 1 175 3 is_stmt 1 view .LVU355
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1114              		.loc 1 175 30 is_stmt 0 view .LVU356
 1115 0068 0822     		movs	r2, #8
 1116 006a 1492     		str	r2, [sp, #80]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1117              		.loc 1 176 3 is_stmt 1 view .LVU357
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1118              		.loc 1 176 30 is_stmt 0 view .LVU358
 1119 006c 4FF4A872 		mov	r2, #336
 1120 0070 1592     		str	r2, [sp, #84]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 1121              		.loc 1 177 3 is_stmt 1 view .LVU359
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 1122              		.loc 1 177 30 is_stmt 0 view .LVU360
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 37


 1123 0072 1693     		str	r3, [sp, #88]
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1124              		.loc 1 178 3 is_stmt 1 view .LVU361
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1125              		.loc 1 178 30 is_stmt 0 view .LVU362
 1126 0074 0723     		movs	r3, #7
 1127 0076 1793     		str	r3, [sp, #92]
 179:Core/Src/main.c ****   {
 1128              		.loc 1 179 3 is_stmt 1 view .LVU363
 179:Core/Src/main.c ****   {
 1129              		.loc 1 179 7 is_stmt 0 view .LVU364
 1130 0078 0CA8     		add	r0, sp, #48
 1131 007a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1132              	.LVL44:
 179:Core/Src/main.c ****   {
 1133              		.loc 1 179 6 view .LVU365
 1134 007e E0B9     		cbnz	r0, .L62
 185:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1135              		.loc 1 185 3 is_stmt 1 view .LVU366
 185:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1136              		.loc 1 185 31 is_stmt 0 view .LVU367
 1137 0080 0F23     		movs	r3, #15
 1138 0082 0793     		str	r3, [sp, #28]
 187:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1139              		.loc 1 187 3 is_stmt 1 view .LVU368
 187:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1140              		.loc 1 187 34 is_stmt 0 view .LVU369
 1141 0084 0223     		movs	r3, #2
 1142 0086 0893     		str	r3, [sp, #32]
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1143              		.loc 1 188 3 is_stmt 1 view .LVU370
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1144              		.loc 1 188 35 is_stmt 0 view .LVU371
 1145 0088 0023     		movs	r3, #0
 1146 008a 0993     		str	r3, [sp, #36]
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1147              		.loc 1 189 3 is_stmt 1 view .LVU372
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1148              		.loc 1 189 36 is_stmt 0 view .LVU373
 1149 008c 4FF4A053 		mov	r3, #5120
 1150 0090 0A93     		str	r3, [sp, #40]
 190:Core/Src/main.c **** 
 1151              		.loc 1 190 3 is_stmt 1 view .LVU374
 190:Core/Src/main.c **** 
 1152              		.loc 1 190 36 is_stmt 0 view .LVU375
 1153 0092 4FF48053 		mov	r3, #4096
 1154 0096 0B93     		str	r3, [sp, #44]
 192:Core/Src/main.c ****   {
 1155              		.loc 1 192 3 is_stmt 1 view .LVU376
 192:Core/Src/main.c ****   {
 1156              		.loc 1 192 7 is_stmt 0 view .LVU377
 1157 0098 0521     		movs	r1, #5
 1158 009a 07A8     		add	r0, sp, #28
 1159 009c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1160              	.LVL45:
 192:Core/Src/main.c ****   {
 1161              		.loc 1 192 6 view .LVU378
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 38


 1162 00a0 68B9     		cbnz	r0, .L63
 196:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 1163              		.loc 1 196 3 is_stmt 1 view .LVU379
 196:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 1164              		.loc 1 196 44 is_stmt 0 view .LVU380
 1165 00a2 0223     		movs	r3, #2
 1166 00a4 0393     		str	r3, [sp, #12]
 197:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1167              		.loc 1 197 3 is_stmt 1 view .LVU381
 197:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1168              		.loc 1 197 41 is_stmt 0 view .LVU382
 1169 00a6 4FF40073 		mov	r3, #512
 1170 00aa 0693     		str	r3, [sp, #24]
 198:Core/Src/main.c ****   {
 1171              		.loc 1 198 3 is_stmt 1 view .LVU383
 198:Core/Src/main.c ****   {
 1172              		.loc 1 198 7 is_stmt 0 view .LVU384
 1173 00ac 03A8     		add	r0, sp, #12
 1174 00ae FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1175              	.LVL46:
 198:Core/Src/main.c ****   {
 1176              		.loc 1 198 6 view .LVU385
 1177 00b2 30B9     		cbnz	r0, .L64
 202:Core/Src/main.c **** 
 1178              		.loc 1 202 1 view .LVU386
 1179 00b4 19B0     		add	sp, sp, #100
 1180              	.LCFI23:
 1181              		.cfi_remember_state
 1182              		.cfi_def_cfa_offset 4
 1183              		@ sp needed
 1184 00b6 5DF804FB 		ldr	pc, [sp], #4
 1185              	.L62:
 1186              	.LCFI24:
 1187              		.cfi_restore_state
 181:Core/Src/main.c ****   }
 1188              		.loc 1 181 5 is_stmt 1 view .LVU387
 1189 00ba FFF7FEFF 		bl	Error_Handler
 1190              	.LVL47:
 1191              	.L63:
 194:Core/Src/main.c ****   }
 1192              		.loc 1 194 5 view .LVU388
 1193 00be FFF7FEFF 		bl	Error_Handler
 1194              	.LVL48:
 1195              	.L64:
 200:Core/Src/main.c ****   }
 1196              		.loc 1 200 5 view .LVU389
 1197 00c2 FFF7FEFF 		bl	Error_Handler
 1198              	.LVL49:
 1199              	.L66:
 1200 00c6 00BF     		.align	2
 1201              	.L65:
 1202 00c8 00380240 		.word	1073887232
 1203 00cc 00700040 		.word	1073770496
 1204              		.cfi_endproc
 1205              	.LFE239:
 1207              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1208              		.align	2
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 39


 1209              	.LC0:
 1210 0000 256400   		.ascii	"%d\000"
 1211              		.section	.text.main,"ax",%progbits
 1212              		.align	1
 1213              		.global	main
 1214              		.syntax unified
 1215              		.thumb
 1216              		.thumb_func
 1217              		.fpu fpv4-sp-d16
 1219              	main:
 1220              	.LFB238:
  87:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1221              		.loc 1 87 1 view -0
 1222              		.cfi_startproc
 1223              		@ args = 0, pretend = 0, frame = 0
 1224              		@ frame_needed = 0, uses_anonymous_args = 0
 1225 0000 10B5     		push	{r4, lr}
 1226              	.LCFI25:
 1227              		.cfi_def_cfa_offset 8
 1228              		.cfi_offset 4, -8
 1229              		.cfi_offset 14, -4
  95:Core/Src/main.c **** 
 1230              		.loc 1 95 3 view .LVU391
 1231 0002 FFF7FEFF 		bl	HAL_Init
 1232              	.LVL50:
 102:Core/Src/main.c **** 
 1233              		.loc 1 102 3 view .LVU392
 1234 0006 FFF7FEFF 		bl	SystemClock_Config
 1235              	.LVL51:
 109:Core/Src/main.c ****   MX_ADC2_Init();
 1236              		.loc 1 109 3 view .LVU393
 1237 000a FFF7FEFF 		bl	MX_GPIO_Init
 1238              	.LVL52:
 110:Core/Src/main.c ****   MX_RTC_Init();
 1239              		.loc 1 110 3 view .LVU394
 1240 000e FFF7FEFF 		bl	MX_ADC2_Init
 1241              	.LVL53:
 111:Core/Src/main.c ****   MX_TIM2_Init();
 1242              		.loc 1 111 3 view .LVU395
 1243 0012 FFF7FEFF 		bl	MX_RTC_Init
 1244              	.LVL54:
 112:Core/Src/main.c ****   MX_TIM3_Init();
 1245              		.loc 1 112 3 view .LVU396
 1246 0016 FFF7FEFF 		bl	MX_TIM2_Init
 1247              	.LVL55:
 113:Core/Src/main.c ****   MX_TIM4_Init();
 1248              		.loc 1 113 3 view .LVU397
 1249 001a FFF7FEFF 		bl	MX_TIM3_Init
 1250              	.LVL56:
 114:Core/Src/main.c ****   MX_UART4_Init();
 1251              		.loc 1 114 3 view .LVU398
 1252 001e FFF7FEFF 		bl	MX_TIM4_Init
 1253              	.LVL57:
 115:Core/Src/main.c ****   MX_USB_HOST_Init();
 1254              		.loc 1 115 3 view .LVU399
 1255 0022 FFF7FEFF 		bl	MX_UART4_Init
 1256              	.LVL58:
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 40


 116:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1257              		.loc 1 116 3 view .LVU400
 1258 0026 FFF7FEFF 		bl	MX_USB_HOST_Init
 1259              	.LVL59:
 118:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3);
 1260              		.loc 1 118 3 view .LVU401
 119:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim4);
 1261              		.loc 1 119 3 view .LVU402
 1262 002a 1E48     		ldr	r0, .L74
 1263 002c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1264              	.LVL60:
 120:Core/Src/main.c **** 
 1265              		.loc 1 120 3 view .LVU403
 1266 0030 1D48     		ldr	r0, .L74+4
 1267 0032 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1268              	.LVL61:
 118:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3);
 1269              		.loc 1 118 7 is_stmt 0 view .LVU404
 1270 0036 0024     		movs	r4, #0
 1271 0038 16E0     		b	.L71
 1272              	.LVL62:
 1273              	.L73:
 134:Core/Src/main.c **** 	    HAL_TIM_Base_Start_IT(&htim2);
 1274              		.loc 1 134 6 is_stmt 1 view .LVU405
 135:Core/Src/main.c ****     } else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) && released) {
 1275              		.loc 1 135 6 view .LVU406
 1276 003a 1C48     		ldr	r0, .L74+8
 1277 003c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1278              	.LVL63:
 134:Core/Src/main.c **** 	    HAL_TIM_Base_Start_IT(&htim2);
 1279              		.loc 1 134 15 is_stmt 0 view .LVU407
 1280 0040 0124     		movs	r4, #1
 1281              	.LVL64:
 1282              	.L69:
 144:Core/Src/main.c **** 	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 1283              		.loc 1 144 5 is_stmt 1 view .LVU408
 144:Core/Src/main.c **** 	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 1284              		.loc 1 144 10 is_stmt 0 view .LVU409
 1285 0042 0121     		movs	r1, #1
 1286 0044 1A48     		ldr	r0, .L74+12
 1287 0046 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1288              	.LVL65:
 144:Core/Src/main.c **** 	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 1289              		.loc 1 144 8 view .LVU410
 1290 004a 38B9     		cbnz	r0, .L70
 145:Core/Src/main.c ****     }
 1291              		.loc 1 145 6 is_stmt 1 view .LVU411
 1292 004c 0022     		movs	r2, #0
 1293 004e 0221     		movs	r1, #2
 1294 0050 00F18040 		add	r0, r0, #1073741824
 1295 0054 00F50130 		add	r0, r0, #132096
 1296 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1297              	.LVL66:
 1298              	.L70:
 147:Core/Src/main.c **** 
 1299              		.loc 1 147 5 view .LVU412
 1300 005c 154B     		ldr	r3, .L74+16
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 41


 1301 005e 1A88     		ldrh	r2, [r3]
 1302 0060 1549     		ldr	r1, .L74+20
 1303 0062 1648     		ldr	r0, .L74+24
 1304 0064 FFF7FEFF 		bl	sprintf
 1305              	.LVL67:
 126:Core/Src/main.c ****   {
 1306              		.loc 1 126 9 view .LVU413
 1307              	.L71:
 126:Core/Src/main.c ****   {
 1308              		.loc 1 126 3 view .LVU414
 129:Core/Src/main.c **** 
 1309              		.loc 1 129 5 view .LVU415
 1310 0068 FFF7FEFF 		bl	MX_USB_HOST_Process
 1311              	.LVL68:
 133:Core/Src/main.c **** 	    released = 1;
 1312              		.loc 1 133 5 view .LVU416
 133:Core/Src/main.c **** 	    released = 1;
 1313              		.loc 1 133 10 is_stmt 0 view .LVU417
 1314 006c 0421     		movs	r1, #4
 1315 006e 1448     		ldr	r0, .L74+28
 1316 0070 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1317              	.LVL69:
 133:Core/Src/main.c **** 	    released = 1;
 1318              		.loc 1 133 8 view .LVU418
 1319 0074 08B9     		cbnz	r0, .L68
 133:Core/Src/main.c **** 	    released = 1;
 1320              		.loc 1 133 46 discriminator 1 view .LVU419
 1321 0076 002C     		cmp	r4, #0
 1322 0078 DFD0     		beq	.L73
 1323              	.L68:
 136:Core/Src/main.c **** 	    HAL_TIM_Base_Stop_IT(&htim2);
 1324              		.loc 1 136 12 is_stmt 1 view .LVU420
 136:Core/Src/main.c **** 	    HAL_TIM_Base_Stop_IT(&htim2);
 1325              		.loc 1 136 16 is_stmt 0 view .LVU421
 1326 007a 0421     		movs	r1, #4
 1327 007c 1048     		ldr	r0, .L74+28
 1328 007e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1329              	.LVL70:
 136:Core/Src/main.c **** 	    HAL_TIM_Base_Stop_IT(&htim2);
 1330              		.loc 1 136 15 view .LVU422
 1331 0082 0028     		cmp	r0, #0
 1332 0084 DDD0     		beq	.L69
 136:Core/Src/main.c **** 	    HAL_TIM_Base_Stop_IT(&htim2);
 1333              		.loc 1 136 52 discriminator 1 view .LVU423
 1334 0086 002C     		cmp	r4, #0
 1335 0088 DBD0     		beq	.L69
 137:Core/Src/main.c **** 	    TIM2->CNT = 0;
 1336              		.loc 1 137 6 is_stmt 1 view .LVU424
 1337 008a 0848     		ldr	r0, .L74+8
 1338 008c FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 1339              	.LVL71:
 138:Core/Src/main.c **** 	    released = 0;
 1340              		.loc 1 138 6 view .LVU425
 138:Core/Src/main.c **** 	    released = 0;
 1341              		.loc 1 138 16 is_stmt 0 view .LVU426
 1342 0090 0024     		movs	r4, #0
 1343              	.LVL72:
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 42


 138:Core/Src/main.c **** 	    released = 0;
 1344              		.loc 1 138 16 view .LVU427
 1345 0092 4FF08043 		mov	r3, #1073741824
 1346 0096 5C62     		str	r4, [r3, #36]
 139:Core/Src/main.c **** 	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 1347              		.loc 1 139 6 is_stmt 1 view .LVU428
 1348              	.LVL73:
 140:Core/Src/main.c ****     }
 1349              		.loc 1 140 6 view .LVU429
 1350 0098 2246     		mov	r2, r4
 1351 009a 0221     		movs	r1, #2
 1352 009c 0848     		ldr	r0, .L74+28
 1353 009e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1354              	.LVL74:
 1355 00a2 CEE7     		b	.L69
 1356              	.L75:
 1357              		.align	2
 1358              	.L74:
 1359 00a4 00000000 		.word	.LANCHOR3
 1360 00a8 00000000 		.word	.LANCHOR4
 1361 00ac 00000000 		.word	.LANCHOR2
 1362 00b0 00040240 		.word	1073873920
 1363 00b4 00000000 		.word	.LANCHOR6
 1364 00b8 00000000 		.word	.LC0
 1365 00bc 00000000 		.word	.LANCHOR7
 1366 00c0 00000240 		.word	1073872896
 1367              		.cfi_endproc
 1368              	.LFE238:
 1370              		.global	envelope_array
 1371              		.global	envelope
 1372              		.global	huart4
 1373              		.global	htim4
 1374              		.global	htim3
 1375              		.global	htim2
 1376              		.global	hrtc
 1377              		.global	hadc2
 1378              		.section	.bss.envelope,"aw",%nobits
 1379              		.align	1
 1380              		.set	.LANCHOR6,. + 0
 1383              	envelope:
 1384 0000 0000     		.space	2
 1385              		.section	.bss.envelope_array,"aw",%nobits
 1386              		.align	2
 1387              		.set	.LANCHOR7,. + 0
 1390              	envelope_array:
 1391 0000 00000000 		.space	50
 1391      00000000 
 1391      00000000 
 1391      00000000 
 1391      00000000 
 1392              		.section	.bss.hadc2,"aw",%nobits
 1393              		.align	2
 1394              		.set	.LANCHOR0,. + 0
 1397              	hadc2:
 1398 0000 00000000 		.space	72
 1398      00000000 
 1398      00000000 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 43


 1398      00000000 
 1398      00000000 
 1399              		.section	.bss.hrtc,"aw",%nobits
 1400              		.align	2
 1401              		.set	.LANCHOR1,. + 0
 1404              	hrtc:
 1405 0000 00000000 		.space	32
 1405      00000000 
 1405      00000000 
 1405      00000000 
 1405      00000000 
 1406              		.section	.bss.htim2,"aw",%nobits
 1407              		.align	2
 1408              		.set	.LANCHOR2,. + 0
 1411              	htim2:
 1412 0000 00000000 		.space	72
 1412      00000000 
 1412      00000000 
 1412      00000000 
 1412      00000000 
 1413              		.section	.bss.htim3,"aw",%nobits
 1414              		.align	2
 1415              		.set	.LANCHOR3,. + 0
 1418              	htim3:
 1419 0000 00000000 		.space	72
 1419      00000000 
 1419      00000000 
 1419      00000000 
 1419      00000000 
 1420              		.section	.bss.htim4,"aw",%nobits
 1421              		.align	2
 1422              		.set	.LANCHOR4,. + 0
 1425              	htim4:
 1426 0000 00000000 		.space	72
 1426      00000000 
 1426      00000000 
 1426      00000000 
 1426      00000000 
 1427              		.section	.bss.huart4,"aw",%nobits
 1428              		.align	2
 1429              		.set	.LANCHOR5,. + 0
 1432              	huart4:
 1433 0000 00000000 		.space	68
 1433      00000000 
 1433      00000000 
 1433      00000000 
 1433      00000000 
 1434              		.text
 1435              	.Letext0:
 1436              		.file 3 "/opt/homebrew/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-maj
 1437              		.file 4 "/opt/homebrew/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-maj
 1438              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1439              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1440              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1441              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1442              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1443              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 44


 1444              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1445              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1446              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1447              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1448              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1449              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1450              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1451              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1452              		.file 19 "USB_HOST/App/usb_host.h"
 1453              		.file 20 "/opt/homebrew/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-ma
 1454              		.file 21 "<built-in>"
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 45


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:18     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:369    .text.MX_GPIO_Init:000000000000019c $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:381    .text.Error_Handler:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:388    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:420    .text.MX_ADC2_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:426    .text.MX_ADC2_Init:0000000000000000 MX_ADC2_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:533    .text.MX_ADC2_Init:0000000000000060 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:540    .text.MX_RTC_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:546    .text.MX_RTC_Init:0000000000000000 MX_RTC_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:598    .text.MX_RTC_Init:0000000000000028 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:604    .text.MX_TIM2_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:610    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:714    .text.MX_TIM2_Init:0000000000000068 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:719    .text.MX_TIM3_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:725    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:829    .text.MX_TIM3_Init:0000000000000064 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:835    .text.MX_TIM4_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:841    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:945    .text.MX_TIM4_Init:0000000000000064 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:951    .text.MX_UART4_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:957    .text.MX_UART4_Init:0000000000000000 MX_UART4_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1012   .text.MX_UART4_Init:000000000000002c $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1018   .text.SystemClock_Config:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1025   .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1202   .text.SystemClock_Config:00000000000000c8 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1208   .rodata.main.str1.4:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1212   .text.main:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1219   .text.main:0000000000000000 main
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1359   .text.main:00000000000000a4 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1390   .bss.envelope_array:0000000000000000 envelope_array
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1383   .bss.envelope:0000000000000000 envelope
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1432   .bss.huart4:0000000000000000 huart4
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1425   .bss.htim4:0000000000000000 htim4
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1418   .bss.htim3:0000000000000000 htim3
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1411   .bss.htim2:0000000000000000 htim2
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1404   .bss.hrtc:0000000000000000 hrtc
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1397   .bss.hadc2:0000000000000000 hadc2
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1379   .bss.envelope:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1386   .bss.envelope_array:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1393   .bss.hadc2:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1400   .bss.hrtc:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1407   .bss.htim2:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1414   .bss.htim3:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1421   .bss.htim4:0000000000000000 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s:1428   .bss.huart4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_RTC_Init
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccYTkBCg.s 			page 46


HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_USB_HOST_Init
HAL_TIM_Base_Start_IT
HAL_GPIO_ReadPin
sprintf
MX_USB_HOST_Process
HAL_TIM_Base_Stop_IT
