Benchmark: c2670

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
date
Fri May 14 01:34:15 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
c2670
set search_path [concat * $search_path]
* . /opt/programs/synopsys/dc/libraries/syn /opt/programs/synopsys/dc/minpower/syn /opt/programs/synopsys/dc/dw/syn_ver /opt/programs/synopsys/dc/dw/sim_ver
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set_dont_use [get_lib_cells NangateOpenCellLibrary/*]
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
1
set_attribute [get_lib_cells NangateOpenCellLibrary/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/OR2_X1 NangateOpenCellLibrary/OR2_X2 NangateOpenCellLibrary/OR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XOR2_X1 NangateOpenCellLibrary/XOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XNOR2_X1 NangateOpenCellLibrary/XNOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 6 objects. (UID-186)
NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32
analyze -library WORK -format sverilog ../Results/$design/${design}_lock.v
Running PRESTO HDLC
Compiling source file ../Results/c2670/c2670_lock.v
Presto compilation completed successfully.
1
elaborate ${design}_lock
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'c2670_lock'.
1
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{G4 G5 G6 G11 G16 G19 G20 G21 G22 G23 G24 G25 G26 G27 G28 G29 G32 G33 G34 G35 G43 G47 G48 G49 G50 G51 G52 G53 G54 G56 G60 G61 G62 G63 G64 G65 G66 G68 G72 G73 G74 G75 G76 G77 G78 G79 G81 G85 G86 G87 G88 G89 G90 G91 G92 G95 G99 G100 G101 G102 G103 G104 G105 G107 G111 G112 G113 G114 G115 G116 G117 G119 G123 G124 G125 G126 G127 G128 G129 G131 G135 G136 G137 G138 G139 G140 G141 G169 G174 G177 G178 G179 G180 G181 G182 G183 G184 G185 G186 G189 ...}
set output_ports [all_outputs]
{G311}
set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
1
set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
1
set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
1
ungroup -flatten -all
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 76 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'c2670_lock'

Loaded alib file './alib-52/Nangate_Library_slow_ccs.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'c2670_lock'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
    0:00:02     215.5      0.00       0.0       0.0                           3230.2310
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 76 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310

  Beginning Delay Optimization
  ----------------------------
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 76 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     215.5      0.00       0.0       0.0                           3230.2310
    0:00:00     215.5      0.00       0.0       0.0                           3230.2310

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     215.5      0.00       0.0       0.0                           3230.2310
    0:00:00     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310

  Beginning Delay Optimization
  ----------------------------
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
    0:00:01     215.5      0.00       0.0       0.0                           3230.2310
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
set bus_naming_style "%s_%d"
%s_%d
define_name_rules verilog -target_bus_naming_style "%s_%d"
1
change_names -rules verilog -hier
1
write -format verilog -hierarchy -output ../Results/$design/${design}_lock_synth_2ip.v 
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c2670/c2670_lock_synth_2ip.v'.
Warning: Bus naming style currently specified as %s_%d, verilog syntax requires bus naming style to be "[]".  (VO-13)
1
exit

Thank you...

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set start [clock seconds]
1620941667
date
Fri May 14 01:34:27 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
c2670
set keysize  [getenv "KEYSIZE"]
32
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
read_verilog -netlist ../Results/$design/${design}_lock_synth_2ip.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c2670/c2670_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c2670/c2670_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c2670/c2670_lock.db:c2670_lock'
Loaded 1 design.
Current design is 'c2670_lock'.
c2670_lock
set netList [get_attribute [get_nets] full_name]
G4 G5 G6 G11 G16 G19 G20 G21 G22 G23 G24 G25 G26 G27 G28 G29 G32 G33 G34 G35 G43 G47 G48 G49 G50 G51 G52 G53 G54 G56 G60 G61 G62 G63 G64 G65 G66 G68 G72 G73 G74 G75 G76 G77 G78 G79 G81 G85 G86 G87 G88 G89 G90 G91 G92 G95 G99 G100 G101 G102 G103 G104 G105 G107 G111 G112 G113 G114 G115 G116 G117 G119 G123 G124 G125 G126 G127 G128 G129 G131 G135 G136 G137 G138 G139 G140 G141 G543 G651 G1341 G1348 G1956 G1961 G1966 G1971 G1976 G1981 G1986 G1991 G1996 G2067 G2072 G2078 G2084 G2090 G2104 G2105 G311 n240 n241 n242 n243 n244 n245 n246 n247 n248 n249 n250 n251 n252 n253 n254 n255 n256 n257 n258 n259 n260 n261 n262 n263 n264 n265 n266 n267 n268 n269 n270 n271 n272 n273 n274 n275 n276 n277 n278 n279 n280 n281 n282 n283 n284 n285 n286 n287 n288 n289 n290 n291 n292 n293 n294 n295 n296 n297 n298 n299 n300 n301 n302 n303 n304 n305 n306 n307 n308 n309 n310 n311 n312 n313 n314 n315 n316 n317 n318 n319 n320 n321 n322 n323 n324 n325 n326 n327 n328 n329 n330 n331 n332 n333 n334 n335 n336 n337 n338 n339 n340 n341 n342 n343 n344 n345 n346 n347 n348 n349 n350 n351 n352 n353 n354 n355 n356 n357 n358 n359 n360 n361 n362 n363 n364 n365 n366 n367 n368 n369 n370 n371 n372 n373 n374 n375 n376 n377 n378 n379 n380 n381 n382 n383 n384 n385 n386 n387 n388 n389 n390 n391 n392 n393 n394 n395 n396 n397 n398 n399 n400 n401 n402 n403 n404 n405 n406 n407 n408 n409 n410 n411 n412 n413 n414 n415 n416 n417 n418 n419 n420 n421 n422 n423 n424 n425 n426 n427 n428 n429 n430 n431 n432 n433 n434 n435 n436 n437 n438 n439 n440 n441 n442 n443 n444 n445 n446 n447 n448 n449 n450 n451 n452 n453 n454 n455 n456 n457 n458 n459 n460 n461 n462 n463 n464 n465 n466 n467 n468 n469 n470 n471 n472 n473 n474 n475 n476 n477 n478
echo -n "" > ../Results/$design/mcas_nets.txt
foreach n $netList {
    set cellSize [sizeof_collection [all_fanin -to $n -only_cells]]
    set inSize [sizeof_collection [all_fanin -to $n -startpoints_only]]

    if { $keysize == $inSize  && $cellSize < [expr $keysize*2]} {
        echo "net: $n, size: $cellSize"
	echo $n >> ../Results/$design/mcas_nets.txt
    }
}
net: n467, size: 58
net: n478, size: 40
set end [clock seconds]
1620941669
puts "Time: [expr ($end - $start)]"
Time: 2
exit

Thank you...
Flipsignal is: n467

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#!/usr/bin/tclsh
set design [getenv "DESIGN"]
c2670
set flipsignal [getenv "FLIPSIGNAL"]
n467
set lib [getenv LIB]
2ip
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
sh mkdir -p ../Results
sh mkdir -p ../Results/$design
read_verilog -netlist ../Results/${design}/${design}_lock_synth_${lib}.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c2670/c2670_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c2670/c2670_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c2670/c2670_lock.db:c2670_lock'
Loaded 1 design.
Current design is 'c2670_lock'.
c2670_lock
create_port CASOP -direction "out"
Creating port 'CASOP' in design 'c2670_lock'.
1
connect_net $flipsignal CASOP
Connecting net 'n467' to port 'CASOP'.
1
proc listdiff {a b} {
    set diff {}
    foreach i $a {
        if { [lsearch -exact $b $i]==-1} {
            lappend diff $i
        }
    }
    return $diff
}
set all_ports [get_attribute [get_ports * -filter "direction == out"] full_name]
G311 CASOP
set rem_ports [listdiff $all_ports CASOP]
G311
foreach f $rem_ports {
    remove_port $f
}
Removing port 'G311' in design 'c2670_lock'.
set all_cells [get_attribute [get_cells] full_name]
U243 U244 U245 U246 U247 U248 U249 U250 U251 U252 U253 U254 U255 U256 U257 U258 U259 U260 U261 U262 U263 U264 U265 U266 U267 U268 U269 U270 U271 U272 U273 U274 U275 U276 U277 U278 U279 U280 U281 U282 U283 U284 U285 U286 U287 U288 U289 U290 U291 U292 U293 U294 U295 U296 U297 U298 U299 U300 U301 U302 U303 U304 U305 U306 U307 U308 U309 U310 U311 U312 U313 U314 U315 U316 U317 U318 U319 U320 U321 U322 U323 U324 U325 U326 U327 U328 U329 U330 U331 U332 U333 U334 U335 U336 U337 U338 U339 U340 U341 U342 U343 U344 U345 U346 U347 U348 U349 U350 U351 U352 U353 U354 U355 U356 U357 U358 U359 U360 U361 U362 U363 U364 U365 U366 U367 U368 U369 U370 U371 U372 U373 U374 U375 U376 U377 U378 U379 U380 U381 U382 U383 U384 U385 U386 U387 U388 U389 U390 U391 U392 U393 U394 U395 U396 U397 U398 U399 U400 U401 U402 U403 U404 U405 U406 U407 U408 U409 U410 U411 U412 U413 U414 U415 U416 U417 U418 U419 U420 U421 U422 U423 U424 U425 U426 U427 U428 U429 U430 U431 U432 U433 U434 U435 U436 U437 U438 U439 U440 U441 U442 U443 U444 U445 U446 U447 U448 U449 U450 U451 U452 U453 U454 U455 U456 U457 U458 U459 U460 U461 U462 U463 U464 U465 U466 U467 U468 U469 U470 U471 U472 U473 U474 U475 U476 U477 U478 U479 U480 U481 U482
set cur_cells [get_attribute [all_fanin -to CASOP -only_cells] full_name]
U402 U469 U468 U466 U465 U461 U460 U458 U457 U452 U451 U449 U448 U444 U443 U441 U440 U405 U403 U410 U408 U470 U467 U462 U459 U453 U450 U445 U442 U435 U434 U432 U431 U427 U426 U424 U423 U471 U463 U454 U446 U436 U433 U428 U425 U472 U464 U455 U447 U437 U429 U473 U456 U438 U430 U474 U439 U475
echo $cur_cells
U402 U469 U468 U466 U465 U461 U460 U458 U457 U452 U451 U449 U448 U444 U443 U441 U440 U405 U403 U410 U408 U470 U467 U462 U459 U453 U450 U445 U442 U435 U434 U432 U431 U427 U426 U424 U423 U471 U463 U454 U446 U436 U433 U428 U425 U472 U464 U455 U447 U437 U429 U473 U456 U438 U430 U474 U439 U475
set rem_cells [listdiff $all_cells $cur_cells]
U243 U244 U245 U246 U247 U248 U249 U250 U251 U252 U253 U254 U255 U256 U257 U258 U259 U260 U261 U262 U263 U264 U265 U266 U267 U268 U269 U270 U271 U272 U273 U274 U275 U276 U277 U278 U279 U280 U281 U282 U283 U284 U285 U286 U287 U288 U289 U290 U291 U292 U293 U294 U295 U296 U297 U298 U299 U300 U301 U302 U303 U304 U305 U306 U307 U308 U309 U310 U311 U312 U313 U314 U315 U316 U317 U318 U319 U320 U321 U322 U323 U324 U325 U326 U327 U328 U329 U330 U331 U332 U333 U334 U335 U336 U337 U338 U339 U340 U341 U342 U343 U344 U345 U346 U347 U348 U349 U350 U351 U352 U353 U354 U355 U356 U357 U358 U359 U360 U361 U362 U363 U364 U365 U366 U367 U368 U369 U370 U371 U372 U373 U374 U375 U376 U377 U378 U379 U380 U381 U382 U383 U384 U385 U386 U387 U388 U389 U390 U391 U392 U393 U394 U395 U396 U397 U398 U399 U400 U401 U404 U406 U407 U409 U411 U412 U413 U414 U415 U416 U417 U418 U419 U420 U421 U422 U476 U477 U478 U479 U480 U481 U482
echo $rem_cells
U243 U244 U245 U246 U247 U248 U249 U250 U251 U252 U253 U254 U255 U256 U257 U258 U259 U260 U261 U262 U263 U264 U265 U266 U267 U268 U269 U270 U271 U272 U273 U274 U275 U276 U277 U278 U279 U280 U281 U282 U283 U284 U285 U286 U287 U288 U289 U290 U291 U292 U293 U294 U295 U296 U297 U298 U299 U300 U301 U302 U303 U304 U305 U306 U307 U308 U309 U310 U311 U312 U313 U314 U315 U316 U317 U318 U319 U320 U321 U322 U323 U324 U325 U326 U327 U328 U329 U330 U331 U332 U333 U334 U335 U336 U337 U338 U339 U340 U341 U342 U343 U344 U345 U346 U347 U348 U349 U350 U351 U352 U353 U354 U355 U356 U357 U358 U359 U360 U361 U362 U363 U364 U365 U366 U367 U368 U369 U370 U371 U372 U373 U374 U375 U376 U377 U378 U379 U380 U381 U382 U383 U384 U385 U386 U387 U388 U389 U390 U391 U392 U393 U394 U395 U396 U397 U398 U399 U400 U401 U404 U406 U407 U409 U411 U412 U413 U414 U415 U416 U417 U418 U419 U420 U421 U422 U476 U477 U478 U479 U480 U481 U482
foreach c $rem_cells {
    remove_cell $c
}
Removing cell 'U243' in design 'c2670_lock'.
Removing cell 'U244' in design 'c2670_lock'.
Removing cell 'U245' in design 'c2670_lock'.
Removing cell 'U246' in design 'c2670_lock'.
Removing cell 'U247' in design 'c2670_lock'.
Removing cell 'U248' in design 'c2670_lock'.
Removing cell 'U249' in design 'c2670_lock'.
Removing cell 'U250' in design 'c2670_lock'.
Removing cell 'U251' in design 'c2670_lock'.
Removing cell 'U252' in design 'c2670_lock'.
Removing cell 'U253' in design 'c2670_lock'.
Removing cell 'U254' in design 'c2670_lock'.
Removing cell 'U255' in design 'c2670_lock'.
Removing cell 'U256' in design 'c2670_lock'.
Removing cell 'U257' in design 'c2670_lock'.
Removing cell 'U258' in design 'c2670_lock'.
Removing cell 'U259' in design 'c2670_lock'.
Removing cell 'U260' in design 'c2670_lock'.
Removing cell 'U261' in design 'c2670_lock'.
Removing cell 'U262' in design 'c2670_lock'.
Removing cell 'U263' in design 'c2670_lock'.
Removing cell 'U264' in design 'c2670_lock'.
Removing cell 'U265' in design 'c2670_lock'.
Removing cell 'U266' in design 'c2670_lock'.
Removing cell 'U267' in design 'c2670_lock'.
Removing cell 'U268' in design 'c2670_lock'.
Removing cell 'U269' in design 'c2670_lock'.
Removing cell 'U270' in design 'c2670_lock'.
Removing cell 'U271' in design 'c2670_lock'.
Removing cell 'U272' in design 'c2670_lock'.
Removing cell 'U273' in design 'c2670_lock'.
Removing cell 'U274' in design 'c2670_lock'.
Removing cell 'U275' in design 'c2670_lock'.
Removing cell 'U276' in design 'c2670_lock'.
Removing cell 'U277' in design 'c2670_lock'.
Removing cell 'U278' in design 'c2670_lock'.
Removing cell 'U279' in design 'c2670_lock'.
Removing cell 'U280' in design 'c2670_lock'.
Removing cell 'U281' in design 'c2670_lock'.
Removing cell 'U282' in design 'c2670_lock'.
Removing cell 'U283' in design 'c2670_lock'.
Removing cell 'U284' in design 'c2670_lock'.
Removing cell 'U285' in design 'c2670_lock'.
Removing cell 'U286' in design 'c2670_lock'.
Removing cell 'U287' in design 'c2670_lock'.
Removing cell 'U288' in design 'c2670_lock'.
Removing cell 'U289' in design 'c2670_lock'.
Removing cell 'U290' in design 'c2670_lock'.
Removing cell 'U291' in design 'c2670_lock'.
Removing cell 'U292' in design 'c2670_lock'.
Removing cell 'U293' in design 'c2670_lock'.
Removing cell 'U294' in design 'c2670_lock'.
Removing cell 'U295' in design 'c2670_lock'.
Removing cell 'U296' in design 'c2670_lock'.
Removing cell 'U297' in design 'c2670_lock'.
Removing cell 'U298' in design 'c2670_lock'.
Removing cell 'U299' in design 'c2670_lock'.
Removing cell 'U300' in design 'c2670_lock'.
Removing cell 'U301' in design 'c2670_lock'.
Removing cell 'U302' in design 'c2670_lock'.
Removing cell 'U303' in design 'c2670_lock'.
Removing cell 'U304' in design 'c2670_lock'.
Removing cell 'U305' in design 'c2670_lock'.
Removing cell 'U306' in design 'c2670_lock'.
Removing cell 'U307' in design 'c2670_lock'.
Removing cell 'U308' in design 'c2670_lock'.
Removing cell 'U309' in design 'c2670_lock'.
Removing cell 'U310' in design 'c2670_lock'.
Removing cell 'U311' in design 'c2670_lock'.
Removing cell 'U312' in design 'c2670_lock'.
Removing cell 'U313' in design 'c2670_lock'.
Removing cell 'U314' in design 'c2670_lock'.
Removing cell 'U315' in design 'c2670_lock'.
Removing cell 'U316' in design 'c2670_lock'.
Removing cell 'U317' in design 'c2670_lock'.
Removing cell 'U318' in design 'c2670_lock'.
Removing cell 'U319' in design 'c2670_lock'.
Removing cell 'U320' in design 'c2670_lock'.
Removing cell 'U321' in design 'c2670_lock'.
Removing cell 'U322' in design 'c2670_lock'.
Removing cell 'U323' in design 'c2670_lock'.
Removing cell 'U324' in design 'c2670_lock'.
Removing cell 'U325' in design 'c2670_lock'.
Removing cell 'U326' in design 'c2670_lock'.
Removing cell 'U327' in design 'c2670_lock'.
Removing cell 'U328' in design 'c2670_lock'.
Removing cell 'U329' in design 'c2670_lock'.
Removing cell 'U330' in design 'c2670_lock'.
Removing cell 'U331' in design 'c2670_lock'.
Removing cell 'U332' in design 'c2670_lock'.
Removing cell 'U333' in design 'c2670_lock'.
Removing cell 'U334' in design 'c2670_lock'.
Removing cell 'U335' in design 'c2670_lock'.
Removing cell 'U336' in design 'c2670_lock'.
Removing cell 'U337' in design 'c2670_lock'.
Removing cell 'U338' in design 'c2670_lock'.
Removing cell 'U339' in design 'c2670_lock'.
Removing cell 'U340' in design 'c2670_lock'.
Removing cell 'U341' in design 'c2670_lock'.
Removing cell 'U342' in design 'c2670_lock'.
Removing cell 'U343' in design 'c2670_lock'.
Removing cell 'U344' in design 'c2670_lock'.
Removing cell 'U345' in design 'c2670_lock'.
Removing cell 'U346' in design 'c2670_lock'.
Removing cell 'U347' in design 'c2670_lock'.
Removing cell 'U348' in design 'c2670_lock'.
Removing cell 'U349' in design 'c2670_lock'.
Removing cell 'U350' in design 'c2670_lock'.
Removing cell 'U351' in design 'c2670_lock'.
Removing cell 'U352' in design 'c2670_lock'.
Removing cell 'U353' in design 'c2670_lock'.
Removing cell 'U354' in design 'c2670_lock'.
Removing cell 'U355' in design 'c2670_lock'.
Removing cell 'U356' in design 'c2670_lock'.
Removing cell 'U357' in design 'c2670_lock'.
Removing cell 'U358' in design 'c2670_lock'.
Removing cell 'U359' in design 'c2670_lock'.
Removing cell 'U360' in design 'c2670_lock'.
Removing cell 'U361' in design 'c2670_lock'.
Removing cell 'U362' in design 'c2670_lock'.
Removing cell 'U363' in design 'c2670_lock'.
Removing cell 'U364' in design 'c2670_lock'.
Removing cell 'U365' in design 'c2670_lock'.
Removing cell 'U366' in design 'c2670_lock'.
Removing cell 'U367' in design 'c2670_lock'.
Removing cell 'U368' in design 'c2670_lock'.
Removing cell 'U369' in design 'c2670_lock'.
Removing cell 'U370' in design 'c2670_lock'.
Removing cell 'U371' in design 'c2670_lock'.
Removing cell 'U372' in design 'c2670_lock'.
Removing cell 'U373' in design 'c2670_lock'.
Removing cell 'U374' in design 'c2670_lock'.
Removing cell 'U375' in design 'c2670_lock'.
Removing cell 'U376' in design 'c2670_lock'.
Removing cell 'U377' in design 'c2670_lock'.
Removing cell 'U378' in design 'c2670_lock'.
Removing cell 'U379' in design 'c2670_lock'.
Removing cell 'U380' in design 'c2670_lock'.
Removing cell 'U381' in design 'c2670_lock'.
Removing cell 'U382' in design 'c2670_lock'.
Removing cell 'U383' in design 'c2670_lock'.
Removing cell 'U384' in design 'c2670_lock'.
Removing cell 'U385' in design 'c2670_lock'.
Removing cell 'U386' in design 'c2670_lock'.
Removing cell 'U387' in design 'c2670_lock'.
Removing cell 'U388' in design 'c2670_lock'.
Removing cell 'U389' in design 'c2670_lock'.
Removing cell 'U390' in design 'c2670_lock'.
Removing cell 'U391' in design 'c2670_lock'.
Removing cell 'U392' in design 'c2670_lock'.
Removing cell 'U393' in design 'c2670_lock'.
Removing cell 'U394' in design 'c2670_lock'.
Removing cell 'U395' in design 'c2670_lock'.
Removing cell 'U396' in design 'c2670_lock'.
Removing cell 'U397' in design 'c2670_lock'.
Removing cell 'U398' in design 'c2670_lock'.
Removing cell 'U399' in design 'c2670_lock'.
Removing cell 'U400' in design 'c2670_lock'.
Removing cell 'U401' in design 'c2670_lock'.
Removing cell 'U404' in design 'c2670_lock'.
Removing cell 'U406' in design 'c2670_lock'.
Removing cell 'U407' in design 'c2670_lock'.
Removing cell 'U409' in design 'c2670_lock'.
Removing cell 'U411' in design 'c2670_lock'.
Removing cell 'U412' in design 'c2670_lock'.
Removing cell 'U413' in design 'c2670_lock'.
Removing cell 'U414' in design 'c2670_lock'.
Removing cell 'U415' in design 'c2670_lock'.
Removing cell 'U416' in design 'c2670_lock'.
Removing cell 'U417' in design 'c2670_lock'.
Removing cell 'U418' in design 'c2670_lock'.
Removing cell 'U419' in design 'c2670_lock'.
Removing cell 'U420' in design 'c2670_lock'.
Removing cell 'U421' in design 'c2670_lock'.
Removing cell 'U422' in design 'c2670_lock'.
Removing cell 'U476' in design 'c2670_lock'.
Removing cell 'U477' in design 'c2670_lock'.
Removing cell 'U478' in design 'c2670_lock'.
Removing cell 'U479' in design 'c2670_lock'.
Removing cell 'U480' in design 'c2670_lock'.
Removing cell 'U481' in design 'c2670_lock'.
Removing cell 'U482' in design 'c2670_lock'.
set PI [get_attribute  [get_ports * -filter "direction == in"] full_name]
G4 G5 G6 G11 G16 G19 G20 G21 G22 G23 G24 G25 G26 G27 G28 G29 G32 G33 G34 G35 G43 G47 G48 G49 G50 G51 G52 G53 G54 G56 G60 G61 G62 G63 G64 G65 G66 G68 G72 G73 G74 G75 G76 G77 G78 G79 G81 G85 G86 G87 G88 G89 G90 G91 G92 G95 G99 G100 G101 G102 G103 G104 G105 G107 G111 G112 G113 G114 G115 G116 G117 G119 G123 G124 G125 G126 G127 G128 G129 G131 G135 G136 G137 G138 G139 G140 G141 G169 G174 G177 G178 G179 G180 G181 G182 G183 G184 G185 G186 G189 G190 G191 G192 G193 G194 G195 G196 G197 G198 G199 G200 G201 G202 G203 G204 G205 G206 G207 G208 G209 G210 G211 G212 G213 G214 G215 G239 G240 G241 G242 G243 G244 G245 G246 G247 G248 G249 G250 G251 G252 G253 G254 G255 G256 G257 G262 G263 G264 G265 G266 G267 G268 G269 G270 G271 G272 G273 G274 G275 G276 G277 G278 G279 G543 G651 G1341 G1348 G1956 G1961 G1966 G1971 G1976 G1981 G1986 G1991 G1996 G2067 G2072 G2078 G2084 G2090 G2104 G2105
foreach p $PI {
    set len [sizeof_collection  [all_connected $p]]
    echo $len
    if {$len < 2} {
        echo $p
        remove_port $p
    }
}
1
G4
Removing port 'G4' in design 'c2670_lock'.
1
G5
Removing port 'G5' in design 'c2670_lock'.
1
G6
Removing port 'G6' in design 'c2670_lock'.
1
G11
Removing port 'G11' in design 'c2670_lock'.
1
G16
Removing port 'G16' in design 'c2670_lock'.
1
G19
Removing port 'G19' in design 'c2670_lock'.
1
G20
Removing port 'G20' in design 'c2670_lock'.
1
G21
Removing port 'G21' in design 'c2670_lock'.
1
G22
Removing port 'G22' in design 'c2670_lock'.
1
G23
Removing port 'G23' in design 'c2670_lock'.
1
G24
Removing port 'G24' in design 'c2670_lock'.
1
G25
Removing port 'G25' in design 'c2670_lock'.
1
G26
Removing port 'G26' in design 'c2670_lock'.
1
G27
Removing port 'G27' in design 'c2670_lock'.
1
G28
Removing port 'G28' in design 'c2670_lock'.
1
G29
Removing port 'G29' in design 'c2670_lock'.
1
G32
Removing port 'G32' in design 'c2670_lock'.
1
G33
Removing port 'G33' in design 'c2670_lock'.
1
G34
Removing port 'G34' in design 'c2670_lock'.
1
G35
Removing port 'G35' in design 'c2670_lock'.
1
G43
Removing port 'G43' in design 'c2670_lock'.
1
G47
Removing port 'G47' in design 'c2670_lock'.
1
G48
Removing port 'G48' in design 'c2670_lock'.
1
G49
Removing port 'G49' in design 'c2670_lock'.
1
G50
Removing port 'G50' in design 'c2670_lock'.
1
G51
Removing port 'G51' in design 'c2670_lock'.
1
G52
Removing port 'G52' in design 'c2670_lock'.
1
G53
Removing port 'G53' in design 'c2670_lock'.
1
G54
Removing port 'G54' in design 'c2670_lock'.
1
G56
Removing port 'G56' in design 'c2670_lock'.
1
G60
Removing port 'G60' in design 'c2670_lock'.
1
G61
Removing port 'G61' in design 'c2670_lock'.
1
G62
Removing port 'G62' in design 'c2670_lock'.
1
G63
Removing port 'G63' in design 'c2670_lock'.
1
G64
Removing port 'G64' in design 'c2670_lock'.
1
G65
Removing port 'G65' in design 'c2670_lock'.
1
G66
Removing port 'G66' in design 'c2670_lock'.
1
G68
Removing port 'G68' in design 'c2670_lock'.
1
G72
Removing port 'G72' in design 'c2670_lock'.
1
G73
Removing port 'G73' in design 'c2670_lock'.
1
G74
Removing port 'G74' in design 'c2670_lock'.
1
G75
Removing port 'G75' in design 'c2670_lock'.
1
G76
Removing port 'G76' in design 'c2670_lock'.
1
G77
Removing port 'G77' in design 'c2670_lock'.
1
G78
Removing port 'G78' in design 'c2670_lock'.
1
G79
Removing port 'G79' in design 'c2670_lock'.
1
G81
Removing port 'G81' in design 'c2670_lock'.
1
G85
Removing port 'G85' in design 'c2670_lock'.
1
G86
Removing port 'G86' in design 'c2670_lock'.
1
G87
Removing port 'G87' in design 'c2670_lock'.
1
G88
Removing port 'G88' in design 'c2670_lock'.
1
G89
Removing port 'G89' in design 'c2670_lock'.
1
G90
Removing port 'G90' in design 'c2670_lock'.
1
G91
Removing port 'G91' in design 'c2670_lock'.
1
G92
Removing port 'G92' in design 'c2670_lock'.
2
1
G99
Removing port 'G99' in design 'c2670_lock'.
1
G100
Removing port 'G100' in design 'c2670_lock'.
2
2
2
2
2
2
1
G111
Removing port 'G111' in design 'c2670_lock'.
1
G112
Removing port 'G112' in design 'c2670_lock'.
2
2
2
2
2
2
1
G123
Removing port 'G123' in design 'c2670_lock'.
1
G124
Removing port 'G124' in design 'c2670_lock'.
2
2
2
2
2
2
1
G135
Removing port 'G135' in design 'c2670_lock'.
1
G136
Removing port 'G136' in design 'c2670_lock'.
2
2
2
2
2
0
G169
Removing port 'G169' in design 'c2670_lock'.
0
G174
Removing port 'G174' in design 'c2670_lock'.
0
G177
Removing port 'G177' in design 'c2670_lock'.
0
G178
Removing port 'G178' in design 'c2670_lock'.
0
G179
Removing port 'G179' in design 'c2670_lock'.
0
G180
Removing port 'G180' in design 'c2670_lock'.
0
G181
Removing port 'G181' in design 'c2670_lock'.
0
G182
Removing port 'G182' in design 'c2670_lock'.
0
G183
Removing port 'G183' in design 'c2670_lock'.
0
G184
Removing port 'G184' in design 'c2670_lock'.
0
G185
Removing port 'G185' in design 'c2670_lock'.
0
G186
Removing port 'G186' in design 'c2670_lock'.
0
G189
Removing port 'G189' in design 'c2670_lock'.
0
G190
Removing port 'G190' in design 'c2670_lock'.
0
G191
Removing port 'G191' in design 'c2670_lock'.
0
G192
Removing port 'G192' in design 'c2670_lock'.
0
G193
Removing port 'G193' in design 'c2670_lock'.
0
G194
Removing port 'G194' in design 'c2670_lock'.
0
G195
Removing port 'G195' in design 'c2670_lock'.
0
G196
Removing port 'G196' in design 'c2670_lock'.
0
G197
Removing port 'G197' in design 'c2670_lock'.
0
G198
Removing port 'G198' in design 'c2670_lock'.
0
G199
Removing port 'G199' in design 'c2670_lock'.
0
G200
Removing port 'G200' in design 'c2670_lock'.
0
G201
Removing port 'G201' in design 'c2670_lock'.
0
G202
Removing port 'G202' in design 'c2670_lock'.
0
G203
Removing port 'G203' in design 'c2670_lock'.
0
G204
Removing port 'G204' in design 'c2670_lock'.
0
G205
Removing port 'G205' in design 'c2670_lock'.
0
G206
Removing port 'G206' in design 'c2670_lock'.
0
G207
Removing port 'G207' in design 'c2670_lock'.
0
G208
Removing port 'G208' in design 'c2670_lock'.
0
G209
Removing port 'G209' in design 'c2670_lock'.
0
G210
Removing port 'G210' in design 'c2670_lock'.
0
G211
Removing port 'G211' in design 'c2670_lock'.
0
G212
Removing port 'G212' in design 'c2670_lock'.
0
G213
Removing port 'G213' in design 'c2670_lock'.
0
G214
Removing port 'G214' in design 'c2670_lock'.
0
G215
Removing port 'G215' in design 'c2670_lock'.
0
G239
Removing port 'G239' in design 'c2670_lock'.
0
G240
Removing port 'G240' in design 'c2670_lock'.
0
G241
Removing port 'G241' in design 'c2670_lock'.
0
G242
Removing port 'G242' in design 'c2670_lock'.
0
G243
Removing port 'G243' in design 'c2670_lock'.
0
G244
Removing port 'G244' in design 'c2670_lock'.
0
G245
Removing port 'G245' in design 'c2670_lock'.
0
G246
Removing port 'G246' in design 'c2670_lock'.
0
G247
Removing port 'G247' in design 'c2670_lock'.
0
G248
Removing port 'G248' in design 'c2670_lock'.
0
G249
Removing port 'G249' in design 'c2670_lock'.
0
G250
Removing port 'G250' in design 'c2670_lock'.
0
G251
Removing port 'G251' in design 'c2670_lock'.
0
G252
Removing port 'G252' in design 'c2670_lock'.
0
G253
Removing port 'G253' in design 'c2670_lock'.
0
G254
Removing port 'G254' in design 'c2670_lock'.
0
G255
Removing port 'G255' in design 'c2670_lock'.
0
G256
Removing port 'G256' in design 'c2670_lock'.
0
G257
Removing port 'G257' in design 'c2670_lock'.
0
G262
Removing port 'G262' in design 'c2670_lock'.
0
G263
Removing port 'G263' in design 'c2670_lock'.
0
G264
Removing port 'G264' in design 'c2670_lock'.
0
G265
Removing port 'G265' in design 'c2670_lock'.
0
G266
Removing port 'G266' in design 'c2670_lock'.
0
G267
Removing port 'G267' in design 'c2670_lock'.
0
G268
Removing port 'G268' in design 'c2670_lock'.
0
G269
Removing port 'G269' in design 'c2670_lock'.
0
G270
Removing port 'G270' in design 'c2670_lock'.
0
G271
Removing port 'G271' in design 'c2670_lock'.
0
G272
Removing port 'G272' in design 'c2670_lock'.
0
G273
Removing port 'G273' in design 'c2670_lock'.
0
G274
Removing port 'G274' in design 'c2670_lock'.
0
G275
Removing port 'G275' in design 'c2670_lock'.
0
G276
Removing port 'G276' in design 'c2670_lock'.
0
G277
Removing port 'G277' in design 'c2670_lock'.
0
G278
Removing port 'G278' in design 'c2670_lock'.
0
G279
Removing port 'G279' in design 'c2670_lock'.
1
G543
Removing port 'G543' in design 'c2670_lock'.
1
G651
Removing port 'G651' in design 'c2670_lock'.
1
G1341
Removing port 'G1341' in design 'c2670_lock'.
1
G1348
Removing port 'G1348' in design 'c2670_lock'.
1
G1956
Removing port 'G1956' in design 'c2670_lock'.
1
G1961
Removing port 'G1961' in design 'c2670_lock'.
1
G1966
Removing port 'G1966' in design 'c2670_lock'.
1
G1971
Removing port 'G1971' in design 'c2670_lock'.
1
G1976
Removing port 'G1976' in design 'c2670_lock'.
1
G1981
Removing port 'G1981' in design 'c2670_lock'.
1
G1986
Removing port 'G1986' in design 'c2670_lock'.
2
2
2
2
2
2
1
G2090
Removing port 'G2090' in design 'c2670_lock'.
5
4
write -format verilog -hierarchy -output ../Results/$design/CASlock_${design}_${flipsignal}_${lib}.v
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c2670/CASlock_c2670_n467_2ip.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit

Thank you...
  INV_X1 U402 ( .A(G2105), .ZN(n397) );
  AND2_X1 U403 ( .A1(n397), .A2(G2104), .ZN(n450) );
  NOR2_X1 U405 ( .A1(G2104), .A2(G2105), .ZN(n451) );
  AND2_X1 U408 ( .A1(G2104), .A2(G2105), .ZN(n454) );
  NOR2_X1 U410 ( .A1(G2104), .A2(n397), .ZN(n455) );
  NAND2_X1 U423 ( .A1(G115), .A2(n454), .ZN(n412) );
  NAND2_X1 U424 ( .A1(G127), .A2(n455), .ZN(n411) );
  NAND2_X1 U425 ( .A1(n412), .A2(n411), .ZN(n416) );
  NAND2_X1 U426 ( .A1(G103), .A2(n450), .ZN(n414) );
  NAND2_X1 U427 ( .A1(G139), .A2(n451), .ZN(n413) );
  NAND2_X1 U428 ( .A1(n414), .A2(n413), .ZN(n415) );
  NOR2_X1 U429 ( .A1(n416), .A2(n415), .ZN(n417) );
  XNOR2_X1 U430 ( .A(n417), .B(G2072), .ZN(n426) );
  NAND2_X1 U431 ( .A1(G102), .A2(n450), .ZN(n419) );
  NAND2_X1 U432 ( .A1(G138), .A2(n451), .ZN(n418) );
  NAND2_X1 U433 ( .A1(n419), .A2(n418), .ZN(n423) );
  NAND2_X1 U434 ( .A1(G114), .A2(n454), .ZN(n421) );
  NAND2_X1 U435 ( .A1(G126), .A2(n455), .ZN(n420) );
  NAND2_X1 U436 ( .A1(n421), .A2(n420), .ZN(n422) );
  NOR2_X1 U437 ( .A1(n423), .A2(n422), .ZN(n424) );
  XNOR2_X1 U438 ( .A(n424), .B(G2078), .ZN(n425) );
  NAND2_X1 U439 ( .A1(n426), .A2(n425), .ZN(n466) );
  NAND2_X1 U440 ( .A1(G104), .A2(n450), .ZN(n428) );
  NAND2_X1 U441 ( .A1(G140), .A2(n451), .ZN(n427) );
  NAND2_X1 U442 ( .A1(n428), .A2(n427), .ZN(n432) );
  NAND2_X1 U443 ( .A1(G116), .A2(n454), .ZN(n430) );
  NAND2_X1 U444 ( .A1(G128), .A2(n455), .ZN(n429) );
  NAND2_X1 U445 ( .A1(n430), .A2(n429), .ZN(n431) );
  NOR2_X1 U446 ( .A1(n432), .A2(n431), .ZN(n433) );
  XOR2_X1 U447 ( .A(G2067), .B(n433), .Z(n442) );
  NAND2_X1 U448 ( .A1(G101), .A2(n450), .ZN(n435) );
  NAND2_X1 U449 ( .A1(G137), .A2(n451), .ZN(n434) );
  NAND2_X1 U450 ( .A1(n435), .A2(n434), .ZN(n439) );
  NAND2_X1 U451 ( .A1(G113), .A2(n454), .ZN(n437) );
  NAND2_X1 U452 ( .A1(G125), .A2(n455), .ZN(n436) );
  NAND2_X1 U453 ( .A1(n437), .A2(n436), .ZN(n438) );
  NOR2_X1 U454 ( .A1(n439), .A2(n438), .ZN(n440) );
  XOR2_X1 U455 ( .A(G2084), .B(n440), .Z(n441) );
  NOR2_X1 U456 ( .A1(n442), .A2(n441), .ZN(n464) );
  NAND2_X1 U457 ( .A1(G105), .A2(n450), .ZN(n444) );
  NAND2_X1 U458 ( .A1(G141), .A2(n451), .ZN(n443) );
  NAND2_X1 U459 ( .A1(n444), .A2(n443), .ZN(n448) );
  NAND2_X1 U460 ( .A1(G117), .A2(n454), .ZN(n446) );
  NAND2_X1 U461 ( .A1(G129), .A2(n455), .ZN(n445) );
  NAND2_X1 U462 ( .A1(n446), .A2(n445), .ZN(n447) );
  NOR2_X1 U463 ( .A1(n448), .A2(n447), .ZN(n449) );
  XOR2_X1 U464 ( .A(G1996), .B(n449), .Z(n462) );
  NAND2_X1 U465 ( .A1(G95), .A2(n450), .ZN(n453) );
  NAND2_X1 U466 ( .A1(G131), .A2(n451), .ZN(n452) );
  NAND2_X1 U467 ( .A1(n453), .A2(n452), .ZN(n459) );
  NAND2_X1 U468 ( .A1(G107), .A2(n454), .ZN(n457) );
  NAND2_X1 U469 ( .A1(G119), .A2(n455), .ZN(n456) );
  NAND2_X1 U470 ( .A1(n457), .A2(n456), .ZN(n458) );
  NOR2_X1 U471 ( .A1(n459), .A2(n458), .ZN(n460) );
  XOR2_X1 U472 ( .A(G1991), .B(n460), .Z(n461) );
  NOR2_X1 U473 ( .A1(n462), .A2(n461), .ZN(n463) );
  NAND2_X1 U474 ( .A1(n464), .A2(n463), .ZN(n465) );
  NOR2_X1 U475 ( .A1(n466), .A2(n465), .ZN(n467) );
Error. Original (simulation) and encrypted designs don't match.
Error. Original (simulation) and encrypted designs don't match.
Flipsignal is: n478

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#!/usr/bin/tclsh
set design [getenv "DESIGN"]
c2670
set flipsignal [getenv "FLIPSIGNAL"]
n478
set lib [getenv LIB]
2ip
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
sh mkdir -p ../Results
sh mkdir -p ../Results/$design
read_verilog -netlist ../Results/${design}/${design}_lock_synth_${lib}.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c2670/c2670_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c2670/c2670_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c2670/c2670_lock.db:c2670_lock'
Loaded 1 design.
Current design is 'c2670_lock'.
c2670_lock
create_port CASOP -direction "out"
Creating port 'CASOP' in design 'c2670_lock'.
1
connect_net $flipsignal CASOP
Connecting net 'n478' to port 'CASOP'.
1
proc listdiff {a b} {
    set diff {}
    foreach i $a {
        if { [lsearch -exact $b $i]==-1} {
            lappend diff $i
        }
    }
    return $diff
}
set all_ports [get_attribute [get_ports * -filter "direction == out"] full_name]
G311 CASOP
set rem_ports [listdiff $all_ports CASOP]
G311
foreach f $rem_ports {
    remove_port $f
}
Removing port 'G311' in design 'c2670_lock'.
set all_cells [get_attribute [get_cells] full_name]
U243 U244 U245 U246 U247 U248 U249 U250 U251 U252 U253 U254 U255 U256 U257 U258 U259 U260 U261 U262 U263 U264 U265 U266 U267 U268 U269 U270 U271 U272 U273 U274 U275 U276 U277 U278 U279 U280 U281 U282 U283 U284 U285 U286 U287 U288 U289 U290 U291 U292 U293 U294 U295 U296 U297 U298 U299 U300 U301 U302 U303 U304 U305 U306 U307 U308 U309 U310 U311 U312 U313 U314 U315 U316 U317 U318 U319 U320 U321 U322 U323 U324 U325 U326 U327 U328 U329 U330 U331 U332 U333 U334 U335 U336 U337 U338 U339 U340 U341 U342 U343 U344 U345 U346 U347 U348 U349 U350 U351 U352 U353 U354 U355 U356 U357 U358 U359 U360 U361 U362 U363 U364 U365 U366 U367 U368 U369 U370 U371 U372 U373 U374 U375 U376 U377 U378 U379 U380 U381 U382 U383 U384 U385 U386 U387 U388 U389 U390 U391 U392 U393 U394 U395 U396 U397 U398 U399 U400 U401 U402 U403 U404 U405 U406 U407 U408 U409 U410 U411 U412 U413 U414 U415 U416 U417 U418 U419 U420 U421 U422 U423 U424 U425 U426 U427 U428 U429 U430 U431 U432 U433 U434 U435 U436 U437 U438 U439 U440 U441 U442 U443 U444 U445 U446 U447 U448 U449 U450 U451 U452 U453 U454 U455 U456 U457 U458 U459 U460 U461 U462 U463 U464 U465 U466 U467 U468 U469 U470 U471 U472 U473 U474 U475 U476 U477 U478 U479 U480 U481 U482
set cur_cells [get_attribute [all_fanin -to CASOP -only_cells] full_name]
U251 U255 U252 U256 U253 U257 U254 U258 U250 U259 U260 U261 U263 U262 U264 U267 U265 U268 U266 U246 U269 U247 U245 U243 U270 U248 U244 U274 U271 U249 U275 U272 U279 U276 U273 U280 U277 U281 U278 U282
echo $cur_cells
U251 U255 U252 U256 U253 U257 U254 U258 U250 U259 U260 U261 U263 U262 U264 U267 U265 U268 U266 U246 U269 U247 U245 U243 U270 U248 U244 U274 U271 U249 U275 U272 U279 U276 U273 U280 U277 U281 U278 U282
set rem_cells [listdiff $all_cells $cur_cells]
U283 U284 U285 U286 U287 U288 U289 U290 U291 U292 U293 U294 U295 U296 U297 U298 U299 U300 U301 U302 U303 U304 U305 U306 U307 U308 U309 U310 U311 U312 U313 U314 U315 U316 U317 U318 U319 U320 U321 U322 U323 U324 U325 U326 U327 U328 U329 U330 U331 U332 U333 U334 U335 U336 U337 U338 U339 U340 U341 U342 U343 U344 U345 U346 U347 U348 U349 U350 U351 U352 U353 U354 U355 U356 U357 U358 U359 U360 U361 U362 U363 U364 U365 U366 U367 U368 U369 U370 U371 U372 U373 U374 U375 U376 U377 U378 U379 U380 U381 U382 U383 U384 U385 U386 U387 U388 U389 U390 U391 U392 U393 U394 U395 U396 U397 U398 U399 U400 U401 U402 U403 U404 U405 U406 U407 U408 U409 U410 U411 U412 U413 U414 U415 U416 U417 U418 U419 U420 U421 U422 U423 U424 U425 U426 U427 U428 U429 U430 U431 U432 U433 U434 U435 U436 U437 U438 U439 U440 U441 U442 U443 U444 U445 U446 U447 U448 U449 U450 U451 U452 U453 U454 U455 U456 U457 U458 U459 U460 U461 U462 U463 U464 U465 U466 U467 U468 U469 U470 U471 U472 U473 U474 U475 U476 U477 U478 U479 U480 U481 U482
echo $rem_cells
U283 U284 U285 U286 U287 U288 U289 U290 U291 U292 U293 U294 U295 U296 U297 U298 U299 U300 U301 U302 U303 U304 U305 U306 U307 U308 U309 U310 U311 U312 U313 U314 U315 U316 U317 U318 U319 U320 U321 U322 U323 U324 U325 U326 U327 U328 U329 U330 U331 U332 U333 U334 U335 U336 U337 U338 U339 U340 U341 U342 U343 U344 U345 U346 U347 U348 U349 U350 U351 U352 U353 U354 U355 U356 U357 U358 U359 U360 U361 U362 U363 U364 U365 U366 U367 U368 U369 U370 U371 U372 U373 U374 U375 U376 U377 U378 U379 U380 U381 U382 U383 U384 U385 U386 U387 U388 U389 U390 U391 U392 U393 U394 U395 U396 U397 U398 U399 U400 U401 U402 U403 U404 U405 U406 U407 U408 U409 U410 U411 U412 U413 U414 U415 U416 U417 U418 U419 U420 U421 U422 U423 U424 U425 U426 U427 U428 U429 U430 U431 U432 U433 U434 U435 U436 U437 U438 U439 U440 U441 U442 U443 U444 U445 U446 U447 U448 U449 U450 U451 U452 U453 U454 U455 U456 U457 U458 U459 U460 U461 U462 U463 U464 U465 U466 U467 U468 U469 U470 U471 U472 U473 U474 U475 U476 U477 U478 U479 U480 U481 U482
foreach c $rem_cells {
    remove_cell $c
}
Removing cell 'U283' in design 'c2670_lock'.
Removing cell 'U284' in design 'c2670_lock'.
Removing cell 'U285' in design 'c2670_lock'.
Removing cell 'U286' in design 'c2670_lock'.
Removing cell 'U287' in design 'c2670_lock'.
Removing cell 'U288' in design 'c2670_lock'.
Removing cell 'U289' in design 'c2670_lock'.
Removing cell 'U290' in design 'c2670_lock'.
Removing cell 'U291' in design 'c2670_lock'.
Removing cell 'U292' in design 'c2670_lock'.
Removing cell 'U293' in design 'c2670_lock'.
Removing cell 'U294' in design 'c2670_lock'.
Removing cell 'U295' in design 'c2670_lock'.
Removing cell 'U296' in design 'c2670_lock'.
Removing cell 'U297' in design 'c2670_lock'.
Removing cell 'U298' in design 'c2670_lock'.
Removing cell 'U299' in design 'c2670_lock'.
Removing cell 'U300' in design 'c2670_lock'.
Removing cell 'U301' in design 'c2670_lock'.
Removing cell 'U302' in design 'c2670_lock'.
Removing cell 'U303' in design 'c2670_lock'.
Removing cell 'U304' in design 'c2670_lock'.
Removing cell 'U305' in design 'c2670_lock'.
Removing cell 'U306' in design 'c2670_lock'.
Removing cell 'U307' in design 'c2670_lock'.
Removing cell 'U308' in design 'c2670_lock'.
Removing cell 'U309' in design 'c2670_lock'.
Removing cell 'U310' in design 'c2670_lock'.
Removing cell 'U311' in design 'c2670_lock'.
Removing cell 'U312' in design 'c2670_lock'.
Removing cell 'U313' in design 'c2670_lock'.
Removing cell 'U314' in design 'c2670_lock'.
Removing cell 'U315' in design 'c2670_lock'.
Removing cell 'U316' in design 'c2670_lock'.
Removing cell 'U317' in design 'c2670_lock'.
Removing cell 'U318' in design 'c2670_lock'.
Removing cell 'U319' in design 'c2670_lock'.
Removing cell 'U320' in design 'c2670_lock'.
Removing cell 'U321' in design 'c2670_lock'.
Removing cell 'U322' in design 'c2670_lock'.
Removing cell 'U323' in design 'c2670_lock'.
Removing cell 'U324' in design 'c2670_lock'.
Removing cell 'U325' in design 'c2670_lock'.
Removing cell 'U326' in design 'c2670_lock'.
Removing cell 'U327' in design 'c2670_lock'.
Removing cell 'U328' in design 'c2670_lock'.
Removing cell 'U329' in design 'c2670_lock'.
Removing cell 'U330' in design 'c2670_lock'.
Removing cell 'U331' in design 'c2670_lock'.
Removing cell 'U332' in design 'c2670_lock'.
Removing cell 'U333' in design 'c2670_lock'.
Removing cell 'U334' in design 'c2670_lock'.
Removing cell 'U335' in design 'c2670_lock'.
Removing cell 'U336' in design 'c2670_lock'.
Removing cell 'U337' in design 'c2670_lock'.
Removing cell 'U338' in design 'c2670_lock'.
Removing cell 'U339' in design 'c2670_lock'.
Removing cell 'U340' in design 'c2670_lock'.
Removing cell 'U341' in design 'c2670_lock'.
Removing cell 'U342' in design 'c2670_lock'.
Removing cell 'U343' in design 'c2670_lock'.
Removing cell 'U344' in design 'c2670_lock'.
Removing cell 'U345' in design 'c2670_lock'.
Removing cell 'U346' in design 'c2670_lock'.
Removing cell 'U347' in design 'c2670_lock'.
Removing cell 'U348' in design 'c2670_lock'.
Removing cell 'U349' in design 'c2670_lock'.
Removing cell 'U350' in design 'c2670_lock'.
Removing cell 'U351' in design 'c2670_lock'.
Removing cell 'U352' in design 'c2670_lock'.
Removing cell 'U353' in design 'c2670_lock'.
Removing cell 'U354' in design 'c2670_lock'.
Removing cell 'U355' in design 'c2670_lock'.
Removing cell 'U356' in design 'c2670_lock'.
Removing cell 'U357' in design 'c2670_lock'.
Removing cell 'U358' in design 'c2670_lock'.
Removing cell 'U359' in design 'c2670_lock'.
Removing cell 'U360' in design 'c2670_lock'.
Removing cell 'U361' in design 'c2670_lock'.
Removing cell 'U362' in design 'c2670_lock'.
Removing cell 'U363' in design 'c2670_lock'.
Removing cell 'U364' in design 'c2670_lock'.
Removing cell 'U365' in design 'c2670_lock'.
Removing cell 'U366' in design 'c2670_lock'.
Removing cell 'U367' in design 'c2670_lock'.
Removing cell 'U368' in design 'c2670_lock'.
Removing cell 'U369' in design 'c2670_lock'.
Removing cell 'U370' in design 'c2670_lock'.
Removing cell 'U371' in design 'c2670_lock'.
Removing cell 'U372' in design 'c2670_lock'.
Removing cell 'U373' in design 'c2670_lock'.
Removing cell 'U374' in design 'c2670_lock'.
Removing cell 'U375' in design 'c2670_lock'.
Removing cell 'U376' in design 'c2670_lock'.
Removing cell 'U377' in design 'c2670_lock'.
Removing cell 'U378' in design 'c2670_lock'.
Removing cell 'U379' in design 'c2670_lock'.
Removing cell 'U380' in design 'c2670_lock'.
Removing cell 'U381' in design 'c2670_lock'.
Removing cell 'U382' in design 'c2670_lock'.
Removing cell 'U383' in design 'c2670_lock'.
Removing cell 'U384' in design 'c2670_lock'.
Removing cell 'U385' in design 'c2670_lock'.
Removing cell 'U386' in design 'c2670_lock'.
Removing cell 'U387' in design 'c2670_lock'.
Removing cell 'U388' in design 'c2670_lock'.
Removing cell 'U389' in design 'c2670_lock'.
Removing cell 'U390' in design 'c2670_lock'.
Removing cell 'U391' in design 'c2670_lock'.
Removing cell 'U392' in design 'c2670_lock'.
Removing cell 'U393' in design 'c2670_lock'.
Removing cell 'U394' in design 'c2670_lock'.
Removing cell 'U395' in design 'c2670_lock'.
Removing cell 'U396' in design 'c2670_lock'.
Removing cell 'U397' in design 'c2670_lock'.
Removing cell 'U398' in design 'c2670_lock'.
Removing cell 'U399' in design 'c2670_lock'.
Removing cell 'U400' in design 'c2670_lock'.
Removing cell 'U401' in design 'c2670_lock'.
Removing cell 'U402' in design 'c2670_lock'.
Removing cell 'U403' in design 'c2670_lock'.
Removing cell 'U404' in design 'c2670_lock'.
Removing cell 'U405' in design 'c2670_lock'.
Removing cell 'U406' in design 'c2670_lock'.
Removing cell 'U407' in design 'c2670_lock'.
Removing cell 'U408' in design 'c2670_lock'.
Removing cell 'U409' in design 'c2670_lock'.
Removing cell 'U410' in design 'c2670_lock'.
Removing cell 'U411' in design 'c2670_lock'.
Removing cell 'U412' in design 'c2670_lock'.
Removing cell 'U413' in design 'c2670_lock'.
Removing cell 'U414' in design 'c2670_lock'.
Removing cell 'U415' in design 'c2670_lock'.
Removing cell 'U416' in design 'c2670_lock'.
Removing cell 'U417' in design 'c2670_lock'.
Removing cell 'U418' in design 'c2670_lock'.
Removing cell 'U419' in design 'c2670_lock'.
Removing cell 'U420' in design 'c2670_lock'.
Removing cell 'U421' in design 'c2670_lock'.
Removing cell 'U422' in design 'c2670_lock'.
Removing cell 'U423' in design 'c2670_lock'.
Removing cell 'U424' in design 'c2670_lock'.
Removing cell 'U425' in design 'c2670_lock'.
Removing cell 'U426' in design 'c2670_lock'.
Removing cell 'U427' in design 'c2670_lock'.
Removing cell 'U428' in design 'c2670_lock'.
Removing cell 'U429' in design 'c2670_lock'.
Removing cell 'U430' in design 'c2670_lock'.
Removing cell 'U431' in design 'c2670_lock'.
Removing cell 'U432' in design 'c2670_lock'.
Removing cell 'U433' in design 'c2670_lock'.
Removing cell 'U434' in design 'c2670_lock'.
Removing cell 'U435' in design 'c2670_lock'.
Removing cell 'U436' in design 'c2670_lock'.
Removing cell 'U437' in design 'c2670_lock'.
Removing cell 'U438' in design 'c2670_lock'.
Removing cell 'U439' in design 'c2670_lock'.
Removing cell 'U440' in design 'c2670_lock'.
Removing cell 'U441' in design 'c2670_lock'.
Removing cell 'U442' in design 'c2670_lock'.
Removing cell 'U443' in design 'c2670_lock'.
Removing cell 'U444' in design 'c2670_lock'.
Removing cell 'U445' in design 'c2670_lock'.
Removing cell 'U446' in design 'c2670_lock'.
Removing cell 'U447' in design 'c2670_lock'.
Removing cell 'U448' in design 'c2670_lock'.
Removing cell 'U449' in design 'c2670_lock'.
Removing cell 'U450' in design 'c2670_lock'.
Removing cell 'U451' in design 'c2670_lock'.
Removing cell 'U452' in design 'c2670_lock'.
Removing cell 'U453' in design 'c2670_lock'.
Removing cell 'U454' in design 'c2670_lock'.
Removing cell 'U455' in design 'c2670_lock'.
Removing cell 'U456' in design 'c2670_lock'.
Removing cell 'U457' in design 'c2670_lock'.
Removing cell 'U458' in design 'c2670_lock'.
Removing cell 'U459' in design 'c2670_lock'.
Removing cell 'U460' in design 'c2670_lock'.
Removing cell 'U461' in design 'c2670_lock'.
Removing cell 'U462' in design 'c2670_lock'.
Removing cell 'U463' in design 'c2670_lock'.
Removing cell 'U464' in design 'c2670_lock'.
Removing cell 'U465' in design 'c2670_lock'.
Removing cell 'U466' in design 'c2670_lock'.
Removing cell 'U467' in design 'c2670_lock'.
Removing cell 'U468' in design 'c2670_lock'.
Removing cell 'U469' in design 'c2670_lock'.
Removing cell 'U470' in design 'c2670_lock'.
Removing cell 'U471' in design 'c2670_lock'.
Removing cell 'U472' in design 'c2670_lock'.
Removing cell 'U473' in design 'c2670_lock'.
Removing cell 'U474' in design 'c2670_lock'.
Removing cell 'U475' in design 'c2670_lock'.
Removing cell 'U476' in design 'c2670_lock'.
Removing cell 'U477' in design 'c2670_lock'.
Removing cell 'U478' in design 'c2670_lock'.
Removing cell 'U479' in design 'c2670_lock'.
Removing cell 'U480' in design 'c2670_lock'.
Removing cell 'U481' in design 'c2670_lock'.
Removing cell 'U482' in design 'c2670_lock'.
set PI [get_attribute  [get_ports * -filter "direction == in"] full_name]
G4 G5 G6 G11 G16 G19 G20 G21 G22 G23 G24 G25 G26 G27 G28 G29 G32 G33 G34 G35 G43 G47 G48 G49 G50 G51 G52 G53 G54 G56 G60 G61 G62 G63 G64 G65 G66 G68 G72 G73 G74 G75 G76 G77 G78 G79 G81 G85 G86 G87 G88 G89 G90 G91 G92 G95 G99 G100 G101 G102 G103 G104 G105 G107 G111 G112 G113 G114 G115 G116 G117 G119 G123 G124 G125 G126 G127 G128 G129 G131 G135 G136 G137 G138 G139 G140 G141 G169 G174 G177 G178 G179 G180 G181 G182 G183 G184 G185 G186 G189 G190 G191 G192 G193 G194 G195 G196 G197 G198 G199 G200 G201 G202 G203 G204 G205 G206 G207 G208 G209 G210 G211 G212 G213 G214 G215 G239 G240 G241 G242 G243 G244 G245 G246 G247 G248 G249 G250 G251 G252 G253 G254 G255 G256 G257 G262 G263 G264 G265 G266 G267 G268 G269 G270 G271 G272 G273 G274 G275 G276 G277 G278 G279 G543 G651 G1341 G1348 G1956 G1961 G1966 G1971 G1976 G1981 G1986 G1991 G1996 G2067 G2072 G2078 G2084 G2090 G2104 G2105
foreach p $PI {
    set len [sizeof_collection  [all_connected $p]]
    echo $len
    if {$len < 2} {
        echo $p
        remove_port $p
    }
}
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
3
2
2
2
1
G62
Removing port 'G62' in design 'c2670_lock'.
1
G63
Removing port 'G63' in design 'c2670_lock'.
1
G64
Removing port 'G64' in design 'c2670_lock'.
1
G65
Removing port 'G65' in design 'c2670_lock'.
1
G66
Removing port 'G66' in design 'c2670_lock'.
1
G68
Removing port 'G68' in design 'c2670_lock'.
1
G72
Removing port 'G72' in design 'c2670_lock'.
1
G73
Removing port 'G73' in design 'c2670_lock'.
1
G74
Removing port 'G74' in design 'c2670_lock'.
1
G75
Removing port 'G75' in design 'c2670_lock'.
1
G76
Removing port 'G76' in design 'c2670_lock'.
1
G77
Removing port 'G77' in design 'c2670_lock'.
1
G78
Removing port 'G78' in design 'c2670_lock'.
1
G79
Removing port 'G79' in design 'c2670_lock'.
1
G81
Removing port 'G81' in design 'c2670_lock'.
1
G85
Removing port 'G85' in design 'c2670_lock'.
1
G86
Removing port 'G86' in design 'c2670_lock'.
1
G87
Removing port 'G87' in design 'c2670_lock'.
1
G88
Removing port 'G88' in design 'c2670_lock'.
1
G89
Removing port 'G89' in design 'c2670_lock'.
1
G90
Removing port 'G90' in design 'c2670_lock'.
1
G91
Removing port 'G91' in design 'c2670_lock'.
1
G92
Removing port 'G92' in design 'c2670_lock'.
1
G95
Removing port 'G95' in design 'c2670_lock'.
1
G99
Removing port 'G99' in design 'c2670_lock'.
1
G100
Removing port 'G100' in design 'c2670_lock'.
1
G101
Removing port 'G101' in design 'c2670_lock'.
1
G102
Removing port 'G102' in design 'c2670_lock'.
1
G103
Removing port 'G103' in design 'c2670_lock'.
1
G104
Removing port 'G104' in design 'c2670_lock'.
1
G105
Removing port 'G105' in design 'c2670_lock'.
1
G107
Removing port 'G107' in design 'c2670_lock'.
1
G111
Removing port 'G111' in design 'c2670_lock'.
1
G112
Removing port 'G112' in design 'c2670_lock'.
1
G113
Removing port 'G113' in design 'c2670_lock'.
1
G114
Removing port 'G114' in design 'c2670_lock'.
1
G115
Removing port 'G115' in design 'c2670_lock'.
1
G116
Removing port 'G116' in design 'c2670_lock'.
1
G117
Removing port 'G117' in design 'c2670_lock'.
1
G119
Removing port 'G119' in design 'c2670_lock'.
1
G123
Removing port 'G123' in design 'c2670_lock'.
1
G124
Removing port 'G124' in design 'c2670_lock'.
1
G125
Removing port 'G125' in design 'c2670_lock'.
1
G126
Removing port 'G126' in design 'c2670_lock'.
1
G127
Removing port 'G127' in design 'c2670_lock'.
1
G128
Removing port 'G128' in design 'c2670_lock'.
1
G129
Removing port 'G129' in design 'c2670_lock'.
1
G131
Removing port 'G131' in design 'c2670_lock'.
1
G135
Removing port 'G135' in design 'c2670_lock'.
1
G136
Removing port 'G136' in design 'c2670_lock'.
1
G137
Removing port 'G137' in design 'c2670_lock'.
1
G138
Removing port 'G138' in design 'c2670_lock'.
1
G139
Removing port 'G139' in design 'c2670_lock'.
1
G140
Removing port 'G140' in design 'c2670_lock'.
1
G141
Removing port 'G141' in design 'c2670_lock'.
0
G169
Removing port 'G169' in design 'c2670_lock'.
0
G174
Removing port 'G174' in design 'c2670_lock'.
0
G177
Removing port 'G177' in design 'c2670_lock'.
0
G178
Removing port 'G178' in design 'c2670_lock'.
0
G179
Removing port 'G179' in design 'c2670_lock'.
0
G180
Removing port 'G180' in design 'c2670_lock'.
0
G181
Removing port 'G181' in design 'c2670_lock'.
0
G182
Removing port 'G182' in design 'c2670_lock'.
0
G183
Removing port 'G183' in design 'c2670_lock'.
0
G184
Removing port 'G184' in design 'c2670_lock'.
0
G185
Removing port 'G185' in design 'c2670_lock'.
0
G186
Removing port 'G186' in design 'c2670_lock'.
0
G189
Removing port 'G189' in design 'c2670_lock'.
0
G190
Removing port 'G190' in design 'c2670_lock'.
0
G191
Removing port 'G191' in design 'c2670_lock'.
0
G192
Removing port 'G192' in design 'c2670_lock'.
0
G193
Removing port 'G193' in design 'c2670_lock'.
0
G194
Removing port 'G194' in design 'c2670_lock'.
0
G195
Removing port 'G195' in design 'c2670_lock'.
0
G196
Removing port 'G196' in design 'c2670_lock'.
0
G197
Removing port 'G197' in design 'c2670_lock'.
0
G198
Removing port 'G198' in design 'c2670_lock'.
0
G199
Removing port 'G199' in design 'c2670_lock'.
0
G200
Removing port 'G200' in design 'c2670_lock'.
0
G201
Removing port 'G201' in design 'c2670_lock'.
0
G202
Removing port 'G202' in design 'c2670_lock'.
0
G203
Removing port 'G203' in design 'c2670_lock'.
0
G204
Removing port 'G204' in design 'c2670_lock'.
0
G205
Removing port 'G205' in design 'c2670_lock'.
0
G206
Removing port 'G206' in design 'c2670_lock'.
0
G207
Removing port 'G207' in design 'c2670_lock'.
0
G208
Removing port 'G208' in design 'c2670_lock'.
0
G209
Removing port 'G209' in design 'c2670_lock'.
0
G210
Removing port 'G210' in design 'c2670_lock'.
0
G211
Removing port 'G211' in design 'c2670_lock'.
0
G212
Removing port 'G212' in design 'c2670_lock'.
0
G213
Removing port 'G213' in design 'c2670_lock'.
0
G214
Removing port 'G214' in design 'c2670_lock'.
0
G215
Removing port 'G215' in design 'c2670_lock'.
0
G239
Removing port 'G239' in design 'c2670_lock'.
0
G240
Removing port 'G240' in design 'c2670_lock'.
0
G241
Removing port 'G241' in design 'c2670_lock'.
0
G242
Removing port 'G242' in design 'c2670_lock'.
0
G243
Removing port 'G243' in design 'c2670_lock'.
0
G244
Removing port 'G244' in design 'c2670_lock'.
0
G245
Removing port 'G245' in design 'c2670_lock'.
0
G246
Removing port 'G246' in design 'c2670_lock'.
0
G247
Removing port 'G247' in design 'c2670_lock'.
0
G248
Removing port 'G248' in design 'c2670_lock'.
0
G249
Removing port 'G249' in design 'c2670_lock'.
0
G250
Removing port 'G250' in design 'c2670_lock'.
0
G251
Removing port 'G251' in design 'c2670_lock'.
0
G252
Removing port 'G252' in design 'c2670_lock'.
0
G253
Removing port 'G253' in design 'c2670_lock'.
0
G254
Removing port 'G254' in design 'c2670_lock'.
0
G255
Removing port 'G255' in design 'c2670_lock'.
0
G256
Removing port 'G256' in design 'c2670_lock'.
0
G257
Removing port 'G257' in design 'c2670_lock'.
0
G262
Removing port 'G262' in design 'c2670_lock'.
0
G263
Removing port 'G263' in design 'c2670_lock'.
0
G264
Removing port 'G264' in design 'c2670_lock'.
0
G265
Removing port 'G265' in design 'c2670_lock'.
0
G266
Removing port 'G266' in design 'c2670_lock'.
0
G267
Removing port 'G267' in design 'c2670_lock'.
0
G268
Removing port 'G268' in design 'c2670_lock'.
0
G269
Removing port 'G269' in design 'c2670_lock'.
0
G270
Removing port 'G270' in design 'c2670_lock'.
0
G271
Removing port 'G271' in design 'c2670_lock'.
0
G272
Removing port 'G272' in design 'c2670_lock'.
0
G273
Removing port 'G273' in design 'c2670_lock'.
0
G274
Removing port 'G274' in design 'c2670_lock'.
0
G275
Removing port 'G275' in design 'c2670_lock'.
0
G276
Removing port 'G276' in design 'c2670_lock'.
0
G277
Removing port 'G277' in design 'c2670_lock'.
0
G278
Removing port 'G278' in design 'c2670_lock'.
0
G279
Removing port 'G279' in design 'c2670_lock'.
1
G543
Removing port 'G543' in design 'c2670_lock'.
1
G651
Removing port 'G651' in design 'c2670_lock'.
1
G1341
Removing port 'G1341' in design 'c2670_lock'.
1
G1348
Removing port 'G1348' in design 'c2670_lock'.
1
G1956
Removing port 'G1956' in design 'c2670_lock'.
1
G1961
Removing port 'G1961' in design 'c2670_lock'.
1
G1966
Removing port 'G1966' in design 'c2670_lock'.
1
G1971
Removing port 'G1971' in design 'c2670_lock'.
1
G1976
Removing port 'G1976' in design 'c2670_lock'.
1
G1981
Removing port 'G1981' in design 'c2670_lock'.
1
G1986
Removing port 'G1986' in design 'c2670_lock'.
1
G1991
Removing port 'G1991' in design 'c2670_lock'.
1
G1996
Removing port 'G1996' in design 'c2670_lock'.
1
G2067
Removing port 'G2067' in design 'c2670_lock'.
1
G2072
Removing port 'G2072' in design 'c2670_lock'.
1
G2078
Removing port 'G2078' in design 'c2670_lock'.
1
G2084
Removing port 'G2084' in design 'c2670_lock'.
1
G2090
Removing port 'G2090' in design 'c2670_lock'.
1
G2104
Removing port 'G2104' in design 'c2670_lock'.
1
G2105
Removing port 'G2105' in design 'c2670_lock'.
write -format verilog -hierarchy -output ../Results/$design/CASlock_${design}_${flipsignal}_${lib}.v
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c2670/CASlock_c2670_n478_2ip.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit

Thank you...
  INV_X1 U243 ( .A(G35), .ZN(n278) );
  NOR2_X1 U244 ( .A1(G49), .A2(n278), .ZN(n244) );
  INV_X1 U245 ( .A(G54), .ZN(n242) );
  NOR2_X1 U246 ( .A1(G47), .A2(G43), .ZN(n240) );
  NAND2_X1 U247 ( .A1(G50), .A2(n240), .ZN(n241) );
  NOR2_X1 U248 ( .A1(n242), .A2(n241), .ZN(n243) );
  NAND2_X1 U249 ( .A1(n244), .A2(n243), .ZN(n265) );
  INV_X1 U250 ( .A(G20), .ZN(n293) );
  INV_X1 U251 ( .A(G4), .ZN(n300) );
  NOR2_X1 U252 ( .A1(G5), .A2(n300), .ZN(n245) );
  NOR2_X1 U253 ( .A1(G6), .A2(n245), .ZN(n246) );
  NOR2_X1 U254 ( .A1(G11), .A2(n246), .ZN(n250) );
  INV_X1 U255 ( .A(G16), .ZN(n247) );
  NOR2_X1 U256 ( .A1(G19), .A2(n247), .ZN(n248) );
  NAND2_X1 U257 ( .A1(G21), .A2(n248), .ZN(n249) );
  NOR2_X1 U258 ( .A1(n250), .A2(n249), .ZN(n251) );
  NAND2_X1 U259 ( .A1(n293), .A2(n251), .ZN(n252) );
  NAND2_X1 U260 ( .A1(n252), .A2(G22), .ZN(n253) );
  NAND2_X1 U261 ( .A1(n253), .A2(G25), .ZN(n254) );
  NOR2_X1 U262 ( .A1(G26), .A2(n254), .ZN(n256) );
  NOR2_X1 U263 ( .A1(G24), .A2(G23), .ZN(n255) );
  NAND2_X1 U264 ( .A1(n256), .A2(n255), .ZN(n257) );
  NAND2_X1 U265 ( .A1(G28), .A2(n257), .ZN(n258) );
  NOR2_X1 U266 ( .A1(G27), .A2(n258), .ZN(n261) );
  INV_X1 U267 ( .A(G29), .ZN(n259) );
  NAND2_X1 U268 ( .A1(n259), .A2(G32), .ZN(n260) );
  NOR2_X1 U269 ( .A1(n261), .A2(n260), .ZN(n262) );
  NOR2_X1 U270 ( .A1(G33), .A2(n262), .ZN(n263) );
  NOR2_X1 U271 ( .A1(G34), .A2(n263), .ZN(n264) );
  NOR2_X1 U272 ( .A1(n265), .A2(n264), .ZN(n266) );
  NAND2_X1 U273 ( .A1(n266), .A2(G48), .ZN(n270) );
  INV_X1 U274 ( .A(G52), .ZN(n267) );
  NAND2_X1 U275 ( .A1(G51), .A2(n267), .ZN(n268) );
  NAND2_X1 U276 ( .A1(G54), .A2(n268), .ZN(n269) );
  NAND2_X1 U277 ( .A1(n270), .A2(n269), .ZN(n271) );
  NAND2_X1 U278 ( .A1(n271), .A2(G53), .ZN(n275) );
  INV_X1 U279 ( .A(G56), .ZN(n272) );
  NAND2_X1 U280 ( .A1(G60), .A2(n272), .ZN(n273) );
  NOR2_X1 U281 ( .A1(G61), .A2(n273), .ZN(n274) );
  NAND2_X1 U282 ( .A1(n275), .A2(n274), .ZN(n478) );
inputs=32 keys=64 outputs=1 gates=128
iteration: 1; vars: 928; clauses: 820; decisions: 158
iteration: 2; vars: 1182; clauses: 1454; decisions: 400
iteration: 3; vars: 1436; clauses: 946; decisions: 793
iteration: 4; vars: 1690; clauses: 1578; decisions: 1014
iteration: 5; vars: 1944; clauses: 631; decisions: 1217
iteration: 6; vars: 2198; clauses: 1245; decisions: 1375
iteration: 7; vars: 2452; clauses: 657; decisions: 1567
iteration: 8; vars: 2706; clauses: 1271; decisions: 1739
iteration: 9; vars: 2960; clauses: 625; decisions: 1914
iteration: 10; vars: 3214; clauses: 1235; decisions: 2034
iteration: 11; vars: 3468; clauses: 611; decisions: 2252
iteration: 12; vars: 3722; clauses: 1213; decisions: 2368
iteration: 13; vars: 3976; clauses: 595; decisions: 2484
iteration: 14; vars: 4230; clauses: 1185; decisions: 2596
iteration: 15; vars: 4484; clauses: 597; decisions: 2731
iteration: 16; vars: 4738; clauses: 1187; decisions: 2866
iteration: 17; vars: 4992; clauses: 625; decisions: 3002
iteration: 18; vars: 5246; clauses: 1215; decisions: 3119
iteration: 19; vars: 5500; clauses: 649; decisions: 3236
iteration: 20; vars: 5754; clauses: 1239; decisions: 3353
iteration: 21; vars: 6008; clauses: 651; decisions: 3489
iteration: 22; vars: 6262; clauses: 1241; decisions: 3605
iteration: 23; vars: 6516; clauses: 653; decisions: 3741
iteration: 24; vars: 6770; clauses: 1243; decisions: 3858
iteration: 25; vars: 7024; clauses: 679; decisions: 3975
iteration: 26; vars: 7278; clauses: 1269; decisions: 4102
iteration: 27; vars: 7532; clauses: 681; decisions: 4237
iteration: 28; vars: 7786; clauses: 1271; decisions: 4384
iteration: 29; vars: 8040; clauses: 683; decisions: 4519
iteration: 30; vars: 8294; clauses: 1273; decisions: 4634
iteration: 31; vars: 8548; clauses: 659; decisions: 4750
iteration: 32; vars: 8802; clauses: 1249; decisions: 4865
iteration: 33; vars: 9056; clauses: 659; decisions: 4981
iteration: 34; vars: 9310; clauses: 1249; decisions: 5097
iteration: 35; vars: 9564; clauses: 659; decisions: 5230
iteration: 36; vars: 9818; clauses: 1249; decisions: 5362
iteration: 37; vars: 10072; clauses: 659; decisions: 5495
iteration: 38; vars: 10326; clauses: 1249; decisions: 5627
iteration: 39; vars: 10580; clauses: 649; decisions: 5759
iteration: 40; vars: 10834; clauses: 1239; decisions: 5891
iteration: 41; vars: 11088; clauses: 632; decisions: 6022
iteration: 42; vars: 11342; clauses: 1222; decisions: 6154
iteration: 43; vars: 11596; clauses: 627; decisions: 6286
iteration: 44; vars: 11850; clauses: 1217; decisions: 6415
iteration: 45; vars: 12104; clauses: 645; decisions: 6548
iteration: 46; vars: 12358; clauses: 1235; decisions: 6680
iteration: 47; vars: 12612; clauses: 725; decisions: 6813
iteration: 48; vars: 12866; clauses: 1315; decisions: 6945
iteration: 49; vars: 13120; clauses: 733; decisions: 7078
iteration: 50; vars: 13374; clauses: 1323; decisions: 7211
iteration: 51; vars: 13628; clauses: 725; decisions: 7342
iteration: 52; vars: 13882; clauses: 1315; decisions: 7470
iteration: 53; vars: 14136; clauses: 808; decisions: 7602
iteration: 54; vars: 14390; clauses: 1398; decisions: 7733
iteration: 55; vars: 14644; clauses: 774; decisions: 7864
iteration: 56; vars: 14898; clauses: 1364; decisions: 8009
iteration: 57; vars: 15152; clauses: 776; decisions: 8140
iteration: 58; vars: 15406; clauses: 1366; decisions: 8270
iteration: 59; vars: 15660; clauses: 824; decisions: 8398
iteration: 60; vars: 15914; clauses: 1414; decisions: 8524
iteration: 61; vars: 16168; clauses: 757; decisions: 8646
iteration: 62; vars: 16422; clauses: 1347; decisions: 8800
iteration: 63; vars: 16676; clauses: 765; decisions: 8925
iteration: 64; vars: 16930; clauses: 1355; decisions: 9062
iteration: 65; vars: 17184; clauses: 760; decisions: 9197
iteration: 66; vars: 17438; clauses: 1350; decisions: 9331
iteration: 67; vars: 17692; clauses: 795; decisions: 9466
iteration: 68; vars: 17946; clauses: 1385; decisions: 9600
iteration: 69; vars: 18200; clauses: 726; decisions: 9735
iteration: 70; vars: 18454; clauses: 1316; decisions: 9870
iteration: 71; vars: 18708; clauses: 768; decisions: 10005
iteration: 72; vars: 18962; clauses: 1358; decisions: 10139
iteration: 73; vars: 19216; clauses: 757; decisions: 10273
iteration: 74; vars: 19470; clauses: 1347; decisions: 10406
iteration: 75; vars: 19724; clauses: 746; decisions: 10541
iteration: 76; vars: 19978; clauses: 1336; decisions: 10675
iteration: 77; vars: 20232; clauses: 773; decisions: 10808
iteration: 78; vars: 20486; clauses: 1363; decisions: 10940
iteration: 79; vars: 20740; clauses: 762; decisions: 11074
iteration: 80; vars: 20994; clauses: 1352; decisions: 11208
iteration: 81; vars: 21248; clauses: 752; decisions: 11339
iteration: 82; vars: 21502; clauses: 1342; decisions: 11469
iteration: 83; vars: 21756; clauses: 778; decisions: 11603
iteration: 84; vars: 22010; clauses: 1368; decisions: 11736
iteration: 85; vars: 22264; clauses: 774; decisions: 11866
iteration: 86; vars: 22518; clauses: 1364; decisions: 11995
iteration: 87; vars: 22772; clauses: 763; decisions: 12124
iteration: 88; vars: 23026; clauses: 1353; decisions: 12252
iteration: 89; vars: 23280; clauses: 732; decisions: 12387
iteration: 90; vars: 23534; clauses: 1322; decisions: 12522
iteration: 91; vars: 23788; clauses: 758; decisions: 12656
iteration: 92; vars: 24042; clauses: 1348; decisions: 12789
iteration: 93; vars: 24296; clauses: 722; decisions: 12924
iteration: 94; vars: 24550; clauses: 1312; decisions: 13058
iteration: 95; vars: 24804; clauses: 785; decisions: 13192
iteration: 96; vars: 25058; clauses: 1375; decisions: 13325
iteration: 97; vars: 25312; clauses: 835; decisions: 13460
iteration: 98; vars: 25566; clauses: 1425; decisions: 13594
iteration: 99; vars: 25820; clauses: 836; decisions: 13728
iteration: 100; vars: 26074; clauses: 1426; decisions: 13862
iteration: 101; vars: 26328; clauses: 845; decisions: 13997
iteration: 102; vars: 26582; clauses: 1435; decisions: 14131
iteration: 103; vars: 26836; clauses: 836; decisions: 14265
iteration: 104; vars: 27090; clauses: 1426; decisions: 14398
iteration: 105; vars: 27344; clauses: 862; decisions: 14533
iteration: 106; vars: 27598; clauses: 1452; decisions: 14667
iteration: 107; vars: 27852; clauses: 888; decisions: 14801
iteration: 108; vars: 28106; clauses: 1478; decisions: 14934
iteration: 109; vars: 28360; clauses: 868; decisions: 15068
iteration: 110; vars: 28614; clauses: 1458; decisions: 15202
iteration: 111; vars: 28868; clauses: 816; decisions: 15333
iteration: 112; vars: 29122; clauses: 1406; decisions: 15463
iteration: 113; vars: 29376; clauses: 765; decisions: 15597
iteration: 114; vars: 29630; clauses: 539; decisions: 15718
iteration: 115; vars: 29884; clauses: 602; decisions: 15828
iteration: 116; vars: 30138; clauses: 531; decisions: 15931
iteration: 117; vars: 30392; clauses: 531; decisions: 16036
iteration: 118; vars: 30646; clauses: 533; decisions: 16138
iteration: 119; vars: 30900; clauses: 531; decisions: 16244
iteration: 120; vars: 31154; clauses: 535; decisions: 16346
iteration: 121; vars: 31408; clauses: 569; decisions: 16466
iteration: 122; vars: 31662; clauses: 580; decisions: 16587
iteration: 123; vars: 31916; clauses: 579; decisions: 16710
iteration: 124; vars: 32170; clauses: 576; decisions: 16817
iteration: 125; vars: 32424; clauses: 576; decisions: 16927
iteration: 126; vars: 32678; clauses: 577; decisions: 17034
iteration: 127; vars: 32932; clauses: 642; decisions: 17146
iteration: 128; vars: 33186; clauses: 613; decisions: 17263
iteration: 129; vars: 33440; clauses: 614; decisions: 17393
iteration: 130; vars: 33694; clauses: 618; decisions: 17503
iteration: 131; vars: 33948; clauses: 622; decisions: 17604
iteration: 132; vars: 34202; clauses: 623; decisions: 17704
iteration: 133; vars: 34456; clauses: 627; decisions: 17814
iteration: 134; vars: 34710; clauses: 630; decisions: 17922
iteration: 135; vars: 34964; clauses: 631; decisions: 18021
iteration: 136; vars: 35218; clauses: 662; decisions: 18119
iteration: 137; vars: 35472; clauses: 658; decisions: 18229
iteration: 138; vars: 35726; clauses: 628; decisions: 18337
iteration: 139; vars: 35980; clauses: 629; decisions: 18437
iteration: 140; vars: 36234; clauses: 630; decisions: 18535
iteration: 141; vars: 36488; clauses: 626; decisions: 18644
iteration: 142; vars: 36742; clauses: 663; decisions: 18752
iteration: 143; vars: 36996; clauses: 665; decisions: 18851
iteration: 144; vars: 37250; clauses: 663; decisions: 18949
iteration: 145; vars: 37504; clauses: 719; decisions: 19059
iteration: 146; vars: 37758; clauses: 723; decisions: 19167
iteration: 147; vars: 38012; clauses: 727; decisions: 19266
iteration: 148; vars: 38266; clauses: 762; decisions: 19368
iteration: 149; vars: 38520; clauses: 763; decisions: 19480
iteration: 150; vars: 38774; clauses: 770; decisions: 19590
iteration: 151; vars: 39028; clauses: 770; decisions: 19691
iteration: 152; vars: 39282; clauses: 771; decisions: 19791
iteration: 153; vars: 39536; clauses: 769; decisions: 19902
iteration: 154; vars: 39790; clauses: 805; decisions: 20012
iteration: 155; vars: 40044; clauses: 811; decisions: 20112
iteration: 156; vars: 40298; clauses: 812; decisions: 20212
iteration: 157; vars: 40552; clauses: 843; decisions: 20340
iteration: 158; vars: 40806; clauses: 785; decisions: 20442
iteration: 159; vars: 41060; clauses: 779; decisions: 20553
iteration: 160; vars: 41314; clauses: 812; decisions: 20653
iteration: 161; vars: 41568; clauses: 816; decisions: 20764
iteration: 162; vars: 41822; clauses: 820; decisions: 20873
iteration: 163; vars: 42076; clauses: 852; decisions: 20974
iteration: 164; vars: 42330; clauses: 848; decisions: 21073
iteration: 165; vars: 42584; clauses: 840; decisions: 21190
iteration: 166; vars: 42838; clauses: 840; decisions: 21292
iteration: 167; vars: 43092; clauses: 840; decisions: 21402
iteration: 168; vars: 43346; clauses: 840; decisions: 21502
iteration: 169; vars: 43600; clauses: 894; decisions: 21614
iteration: 170; vars: 43854; clauses: 899; decisions: 21723
iteration: 171; vars: 44108; clauses: 900; decisions: 21822
iteration: 172; vars: 44362; clauses: 963; decisions: 21931
iteration: 173; vars: 44616; clauses: 930; decisions: 22041
iteration: 174; vars: 44870; clauses: 934; decisions: 22149
iteration: 175; vars: 45124; clauses: 1002; decisions: 22260
iteration: 176; vars: 45378; clauses: 971; decisions: 22358
iteration: 177; vars: 45632; clauses: 968; decisions: 22468
iteration: 178; vars: 45886; clauses: 1005; decisions: 22575
iteration: 179; vars: 46140; clauses: 1006; decisions: 22673
iteration: 180; vars: 46394; clauses: 1003; decisions: 22770
iteration: 181; vars: 46648; clauses: 1052; decisions: 22880
iteration: 182; vars: 46902; clauses: 1053; decisions: 22988
iteration: 183; vars: 47156; clauses: 1060; decisions: 23087
iteration: 184; vars: 47410; clauses: 1060; decisions: 23185
iteration: 185; vars: 47664; clauses: 1058; decisions: 23294
iteration: 186; vars: 47918; clauses: 1062; decisions: 23401
iteration: 187; vars: 48172; clauses: 1098; decisions: 23500
iteration: 188; vars: 48426; clauses: 1099; decisions: 23597
iteration: 189; vars: 48680; clauses: 1099; decisions: 23706
iteration: 190; vars: 48934; clauses: 1133; decisions: 23813
iteration: 191; vars: 49188; clauses: 1137; decisions: 23911
iteration: 192; vars: 49442; clauses: 1137; decisions: 24008
iteration: 193; vars: 49696; clauses: 1133; decisions: 24115
iteration: 194; vars: 49950; clauses: 1135; decisions: 24221
iteration: 195; vars: 50204; clauses: 1134; decisions: 24318
iteration: 196; vars: 50458; clauses: 1160; decisions: 24420
iteration: 197; vars: 50712; clauses: 1127; decisions: 24527
iteration: 198; vars: 50966; clauses: 1128; decisions: 24631
iteration: 199; vars: 51220; clauses: 1194; decisions: 24743
iteration: 200; vars: 51474; clauses: 1744; decisions: 24855
iteration: 201; vars: 51728; clauses: 1165; decisions: 24961
iteration: 202; vars: 51982; clauses: 1167; decisions: 25065
iteration: 203; vars: 52236; clauses: 1201; decisions: 25173
iteration: 204; vars: 52490; clauses: 1751; decisions: 25291
iteration: 205; vars: 52744; clauses: 518; decisions: 25397
iteration: 206; vars: 52998; clauses: 1048; decisions: 25506
iteration: 207; vars: 53252; clauses: 472; decisions: 25606
iteration: 208; vars: 53506; clauses: 480; decisions: 25702
iteration: 209; vars: 53760; clauses: 486; decisions: 25798
iteration: 210; vars: 54014; clauses: 492; decisions: 25892
iteration: 211; vars: 54268; clauses: 552; decisions: 25984
iteration: 212; vars: 54522; clauses: 554; decisions: 26083
iteration: 213; vars: 54776; clauses: 527; decisions: 26183
iteration: 214; vars: 55030; clauses: 587; decisions: 26278
iteration: 215; vars: 55284; clauses: 587; decisions: 26370
iteration: 216; vars: 55538; clauses: 589; decisions: 26460
iteration: 217; vars: 55792; clauses: 589; decisions: 26560
iteration: 218; vars: 56046; clauses: 595; decisions: 26650
iteration: 219; vars: 56300; clauses: 593; decisions: 26749
iteration: 220; vars: 56554; clauses: 626; decisions: 26838
iteration: 221; vars: 56808; clauses: 596; decisions: 26938
iteration: 222; vars: 57062; clauses: 597; decisions: 27027
iteration: 223; vars: 57316; clauses: 595; decisions: 27125
iteration: 224; vars: 57570; clauses: 596; decisions: 27213
iteration: 225; vars: 57824; clauses: 594; decisions: 27312
iteration: 226; vars: 58078; clauses: 601; decisions: 27400
iteration: 227; vars: 58332; clauses: 600; decisions: 27497
iteration: 228; vars: 58586; clauses: 596; decisions: 27583
iteration: 229; vars: 58840; clauses: 649; decisions: 27681
iteration: 230; vars: 59094; clauses: 600; decisions: 27768
iteration: 231; vars: 59348; clauses: 598; decisions: 27872
iteration: 232; vars: 59602; clauses: 1116; decisions: 27964
iteration: 233; vars: 59856; clauses: 480; decisions: 28050
iteration: 234; vars: 60110; clauses: 432; decisions: 28135
iteration: 235; vars: 60364; clauses: 436; decisions: 28218
iteration: 236; vars: 60618; clauses: 436; decisions: 28298
iteration: 237; vars: 60872; clauses: 440; decisions: 28378
iteration: 238; vars: 61126; clauses: 442; decisions: 28459
iteration: 239; vars: 61380; clauses: 467; decisions: 28541
iteration: 240; vars: 61634; clauses: 446; decisions: 28622
iteration: 241; vars: 61888; clauses: 448; decisions: 28698
iteration: 242; vars: 62142; clauses: 496; decisions: 28784
iteration: 243; vars: 62396; clauses: 476; decisions: 28865
iteration: 244; vars: 62650; clauses: 465; decisions: 28948
iteration: 245; vars: 62904; clauses: 489; decisions: 29027
iteration: 246; vars: 63158; clauses: 467; decisions: 29104
iteration: 247; vars: 63412; clauses: 469; decisions: 29183
iteration: 248; vars: 63666; clauses: 469; decisions: 29264
iteration: 249; vars: 63920; clauses: 471; decisions: 29347
iteration: 250; vars: 64174; clauses: 469; decisions: 29429
iteration: 251; vars: 64428; clauses: 497; decisions: 29510
iteration: 252; vars: 64682; clauses: 501; decisions: 29591
iteration: 253; vars: 64936; clauses: 504; decisions: 29671
iteration: 254; vars: 65190; clauses: 498; decisions: 29753
iteration: 255; vars: 65444; clauses: 500; decisions: 29832
iteration: 256; vars: 65698; clauses: 498; decisions: 29913
iteration: 257; vars: 65952; clauses: 525; decisions: 29993
iteration: 258; vars: 66206; clauses: 529; decisions: 30073
iteration: 259; vars: 66460; clauses: 531; decisions: 30152
iteration: 260; vars: 66714; clauses: 525; decisions: 30239
iteration: 261; vars: 66968; clauses: 1010; decisions: 30312
iteration: 262; vars: 67222; clauses: 391; decisions: 30385
iteration: 263; vars: 67476; clauses: 849; decisions: 30454
iteration: 264; vars: 67730; clauses: 373; decisions: 30521
iteration: 265; vars: 67984; clauses: 389; decisions: 30540
finished solver loop. fail_count = 0
key=0000000000000000000100000000010101011001000101001100110101000010
iteration=265; backbones_count=0; cube_count=168872; cpu_time=3.46247; maxrss=7.17969
equivalent
inputs=32 keys=64 outputs=1 gates=128
iteration: 1; vars: 928; clauses: 820; decisions: 158
iteration: 2; vars: 1182; clauses: 1454; decisions: 400
iteration: 3; vars: 1436; clauses: 946; decisions: 793
iteration: 4; vars: 1690; clauses: 1578; decisions: 1014
iteration: 5; vars: 1944; clauses: 631; decisions: 1217
iteration: 6; vars: 2198; clauses: 1245; decisions: 1375
iteration: 7; vars: 2452; clauses: 657; decisions: 1567
iteration: 8; vars: 2706; clauses: 1271; decisions: 1739
iteration: 9; vars: 2960; clauses: 625; decisions: 1914
iteration: 10; vars: 3214; clauses: 1235; decisions: 2034
iteration: 11; vars: 3468; clauses: 611; decisions: 2252
iteration: 12; vars: 3722; clauses: 1213; decisions: 2368
iteration: 13; vars: 3976; clauses: 595; decisions: 2484
iteration: 14; vars: 4230; clauses: 1185; decisions: 2596
iteration: 15; vars: 4484; clauses: 597; decisions: 2731
iteration: 16; vars: 4738; clauses: 1187; decisions: 2866
iteration: 17; vars: 4992; clauses: 625; decisions: 3002
iteration: 18; vars: 5246; clauses: 1215; decisions: 3119
iteration: 19; vars: 5500; clauses: 649; decisions: 3236
iteration: 20; vars: 5754; clauses: 1239; decisions: 3353
iteration: 21; vars: 6008; clauses: 651; decisions: 3489
iteration: 22; vars: 6262; clauses: 1241; decisions: 3605
iteration: 23; vars: 6516; clauses: 653; decisions: 3741
iteration: 24; vars: 6770; clauses: 1243; decisions: 3858
iteration: 25; vars: 7024; clauses: 679; decisions: 3975
iteration: 26; vars: 7278; clauses: 1269; decisions: 4102
iteration: 27; vars: 7532; clauses: 681; decisions: 4237
iteration: 28; vars: 7786; clauses: 1271; decisions: 4384
iteration: 29; vars: 8040; clauses: 683; decisions: 4519
iteration: 30; vars: 8294; clauses: 1273; decisions: 4634
iteration: 31; vars: 8548; clauses: 659; decisions: 4750
iteration: 32; vars: 8802; clauses: 1249; decisions: 4865
iteration: 33; vars: 9056; clauses: 659; decisions: 4981
iteration: 34; vars: 9310; clauses: 1249; decisions: 5097
iteration: 35; vars: 9564; clauses: 659; decisions: 5230
iteration: 36; vars: 9818; clauses: 1249; decisions: 5362
iteration: 37; vars: 10072; clauses: 659; decisions: 5495
iteration: 38; vars: 10326; clauses: 1249; decisions: 5627
iteration: 39; vars: 10580; clauses: 649; decisions: 5759
iteration: 40; vars: 10834; clauses: 1239; decisions: 5891
iteration: 41; vars: 11088; clauses: 632; decisions: 6022
iteration: 42; vars: 11342; clauses: 1222; decisions: 6154
iteration: 43; vars: 11596; clauses: 627; decisions: 6286
iteration: 44; vars: 11850; clauses: 1217; decisions: 6415
iteration: 45; vars: 12104; clauses: 645; decisions: 6548
iteration: 46; vars: 12358; clauses: 1235; decisions: 6680
iteration: 47; vars: 12612; clauses: 725; decisions: 6813
iteration: 48; vars: 12866; clauses: 1315; decisions: 6945
iteration: 49; vars: 13120; clauses: 733; decisions: 7078
iteration: 50; vars: 13374; clauses: 1323; decisions: 7211
iteration: 51; vars: 13628; clauses: 725; decisions: 7342
iteration: 52; vars: 13882; clauses: 1315; decisions: 7470
iteration: 53; vars: 14136; clauses: 808; decisions: 7602
iteration: 54; vars: 14390; clauses: 1398; decisions: 7733
iteration: 55; vars: 14644; clauses: 774; decisions: 7864
iteration: 56; vars: 14898; clauses: 1364; decisions: 8009
iteration: 57; vars: 15152; clauses: 776; decisions: 8140
iteration: 58; vars: 15406; clauses: 1366; decisions: 8270
iteration: 59; vars: 15660; clauses: 824; decisions: 8398
iteration: 60; vars: 15914; clauses: 1414; decisions: 8524
iteration: 61; vars: 16168; clauses: 757; decisions: 8646
iteration: 62; vars: 16422; clauses: 1347; decisions: 8800
iteration: 63; vars: 16676; clauses: 765; decisions: 8925
iteration: 64; vars: 16930; clauses: 1355; decisions: 9062
iteration: 65; vars: 17184; clauses: 760; decisions: 9197
iteration: 66; vars: 17438; clauses: 1350; decisions: 9331
iteration: 67; vars: 17692; clauses: 795; decisions: 9466
iteration: 68; vars: 17946; clauses: 1385; decisions: 9600
iteration: 69; vars: 18200; clauses: 726; decisions: 9735
iteration: 70; vars: 18454; clauses: 1316; decisions: 9870
iteration: 71; vars: 18708; clauses: 768; decisions: 10005
iteration: 72; vars: 18962; clauses: 1358; decisions: 10139
iteration: 73; vars: 19216; clauses: 757; decisions: 10273
iteration: 74; vars: 19470; clauses: 1347; decisions: 10406
iteration: 75; vars: 19724; clauses: 746; decisions: 10541
iteration: 76; vars: 19978; clauses: 1336; decisions: 10675
iteration: 77; vars: 20232; clauses: 773; decisions: 10808
iteration: 78; vars: 20486; clauses: 1363; decisions: 10940
iteration: 79; vars: 20740; clauses: 762; decisions: 11074
iteration: 80; vars: 20994; clauses: 1352; decisions: 11208
iteration: 81; vars: 21248; clauses: 752; decisions: 11339
iteration: 82; vars: 21502; clauses: 1342; decisions: 11469
iteration: 83; vars: 21756; clauses: 778; decisions: 11603
iteration: 84; vars: 22010; clauses: 1368; decisions: 11736
iteration: 85; vars: 22264; clauses: 774; decisions: 11866
iteration: 86; vars: 22518; clauses: 1364; decisions: 11995
iteration: 87; vars: 22772; clauses: 763; decisions: 12124
iteration: 88; vars: 23026; clauses: 1353; decisions: 12252
iteration: 89; vars: 23280; clauses: 732; decisions: 12387
iteration: 90; vars: 23534; clauses: 1322; decisions: 12522
iteration: 91; vars: 23788; clauses: 758; decisions: 12656
iteration: 92; vars: 24042; clauses: 1348; decisions: 12789
iteration: 93; vars: 24296; clauses: 722; decisions: 12924
iteration: 94; vars: 24550; clauses: 1312; decisions: 13058
iteration: 95; vars: 24804; clauses: 785; decisions: 13192
iteration: 96; vars: 25058; clauses: 1375; decisions: 13325
iteration: 97; vars: 25312; clauses: 835; decisions: 13460
iteration: 98; vars: 25566; clauses: 1425; decisions: 13594
iteration: 99; vars: 25820; clauses: 836; decisions: 13728
iteration: 100; vars: 26074; clauses: 1426; decisions: 13862
iteration: 101; vars: 26328; clauses: 845; decisions: 13997
iteration: 102; vars: 26582; clauses: 1435; decisions: 14131
iteration: 103; vars: 26836; clauses: 836; decisions: 14265
iteration: 104; vars: 27090; clauses: 1426; decisions: 14398
iteration: 105; vars: 27344; clauses: 862; decisions: 14533
iteration: 106; vars: 27598; clauses: 1452; decisions: 14667
iteration: 107; vars: 27852; clauses: 888; decisions: 14801
iteration: 108; vars: 28106; clauses: 1478; decisions: 14934
iteration: 109; vars: 28360; clauses: 868; decisions: 15068
iteration: 110; vars: 28614; clauses: 1458; decisions: 15202
iteration: 111; vars: 28868; clauses: 816; decisions: 15333
iteration: 112; vars: 29122; clauses: 1406; decisions: 15463
iteration: 113; vars: 29376; clauses: 765; decisions: 15597
iteration: 114; vars: 29630; clauses: 539; decisions: 15718
iteration: 115; vars: 29884; clauses: 602; decisions: 15828
iteration: 116; vars: 30138; clauses: 531; decisions: 15931
iteration: 117; vars: 30392; clauses: 531; decisions: 16036
iteration: 118; vars: 30646; clauses: 533; decisions: 16138
iteration: 119; vars: 30900; clauses: 531; decisions: 16244
iteration: 120; vars: 31154; clauses: 535; decisions: 16346
iteration: 121; vars: 31408; clauses: 569; decisions: 16466
iteration: 122; vars: 31662; clauses: 580; decisions: 16587
iteration: 123; vars: 31916; clauses: 579; decisions: 16710
iteration: 124; vars: 32170; clauses: 576; decisions: 16817
iteration: 125; vars: 32424; clauses: 576; decisions: 16927
iteration: 126; vars: 32678; clauses: 577; decisions: 17034
iteration: 127; vars: 32932; clauses: 642; decisions: 17146
iteration: 128; vars: 33186; clauses: 613; decisions: 17263
iteration: 129; vars: 33440; clauses: 614; decisions: 17393
iteration: 130; vars: 33694; clauses: 618; decisions: 17503
iteration: 131; vars: 33948; clauses: 622; decisions: 17604
iteration: 132; vars: 34202; clauses: 623; decisions: 17704
iteration: 133; vars: 34456; clauses: 627; decisions: 17814
iteration: 134; vars: 34710; clauses: 630; decisions: 17922
iteration: 135; vars: 34964; clauses: 631; decisions: 18021
iteration: 136; vars: 35218; clauses: 662; decisions: 18119
iteration: 137; vars: 35472; clauses: 658; decisions: 18229
iteration: 138; vars: 35726; clauses: 628; decisions: 18337
iteration: 139; vars: 35980; clauses: 629; decisions: 18437
iteration: 140; vars: 36234; clauses: 630; decisions: 18535
iteration: 141; vars: 36488; clauses: 626; decisions: 18644
iteration: 142; vars: 36742; clauses: 663; decisions: 18752
iteration: 143; vars: 36996; clauses: 665; decisions: 18851
iteration: 144; vars: 37250; clauses: 663; decisions: 18949
iteration: 145; vars: 37504; clauses: 719; decisions: 19059
iteration: 146; vars: 37758; clauses: 723; decisions: 19167
iteration: 147; vars: 38012; clauses: 727; decisions: 19266
iteration: 148; vars: 38266; clauses: 762; decisions: 19368
iteration: 149; vars: 38520; clauses: 763; decisions: 19480
iteration: 150; vars: 38774; clauses: 770; decisions: 19590
iteration: 151; vars: 39028; clauses: 770; decisions: 19691
iteration: 152; vars: 39282; clauses: 771; decisions: 19791
iteration: 153; vars: 39536; clauses: 769; decisions: 19902
iteration: 154; vars: 39790; clauses: 805; decisions: 20012
iteration: 155; vars: 40044; clauses: 811; decisions: 20112
iteration: 156; vars: 40298; clauses: 812; decisions: 20212
iteration: 157; vars: 40552; clauses: 843; decisions: 20340
iteration: 158; vars: 40806; clauses: 785; decisions: 20442
iteration: 159; vars: 41060; clauses: 779; decisions: 20553
iteration: 160; vars: 41314; clauses: 812; decisions: 20653
iteration: 161; vars: 41568; clauses: 816; decisions: 20764
iteration: 162; vars: 41822; clauses: 820; decisions: 20873
iteration: 163; vars: 42076; clauses: 852; decisions: 20974
iteration: 164; vars: 42330; clauses: 848; decisions: 21073
iteration: 165; vars: 42584; clauses: 840; decisions: 21190
iteration: 166; vars: 42838; clauses: 840; decisions: 21292
iteration: 167; vars: 43092; clauses: 840; decisions: 21402
iteration: 168; vars: 43346; clauses: 840; decisions: 21502
iteration: 169; vars: 43600; clauses: 894; decisions: 21614
iteration: 170; vars: 43854; clauses: 899; decisions: 21723
iteration: 171; vars: 44108; clauses: 900; decisions: 21822
iteration: 172; vars: 44362; clauses: 963; decisions: 21931
iteration: 173; vars: 44616; clauses: 930; decisions: 22041
iteration: 174; vars: 44870; clauses: 934; decisions: 22149
iteration: 175; vars: 45124; clauses: 1002; decisions: 22260
iteration: 176; vars: 45378; clauses: 971; decisions: 22358
iteration: 177; vars: 45632; clauses: 968; decisions: 22468
iteration: 178; vars: 45886; clauses: 1005; decisions: 22575
iteration: 179; vars: 46140; clauses: 1006; decisions: 22673
iteration: 180; vars: 46394; clauses: 1003; decisions: 22770
iteration: 181; vars: 46648; clauses: 1052; decisions: 22880
iteration: 182; vars: 46902; clauses: 1053; decisions: 22988
iteration: 183; vars: 47156; clauses: 1060; decisions: 23087
iteration: 184; vars: 47410; clauses: 1060; decisions: 23185
iteration: 185; vars: 47664; clauses: 1058; decisions: 23294
iteration: 186; vars: 47918; clauses: 1062; decisions: 23401
iteration: 187; vars: 48172; clauses: 1098; decisions: 23500
iteration: 188; vars: 48426; clauses: 1099; decisions: 23597
iteration: 189; vars: 48680; clauses: 1099; decisions: 23706
iteration: 190; vars: 48934; clauses: 1133; decisions: 23813
iteration: 191; vars: 49188; clauses: 1137; decisions: 23911
iteration: 192; vars: 49442; clauses: 1137; decisions: 24008
iteration: 193; vars: 49696; clauses: 1133; decisions: 24115
iteration: 194; vars: 49950; clauses: 1135; decisions: 24221
iteration: 195; vars: 50204; clauses: 1134; decisions: 24318
iteration: 196; vars: 50458; clauses: 1160; decisions: 24420
iteration: 197; vars: 50712; clauses: 1127; decisions: 24527
iteration: 198; vars: 50966; clauses: 1128; decisions: 24631
iteration: 199; vars: 51220; clauses: 1194; decisions: 24743
iteration: 200; vars: 51474; clauses: 1744; decisions: 24855
iteration: 201; vars: 51728; clauses: 1165; decisions: 24961
iteration: 202; vars: 51982; clauses: 1167; decisions: 25065
iteration: 203; vars: 52236; clauses: 1201; decisions: 25173
iteration: 204; vars: 52490; clauses: 1751; decisions: 25291
iteration: 205; vars: 52744; clauses: 518; decisions: 25397
iteration: 206; vars: 52998; clauses: 1048; decisions: 25506
iteration: 207; vars: 53252; clauses: 472; decisions: 25606
iteration: 208; vars: 53506; clauses: 480; decisions: 25702
iteration: 209; vars: 53760; clauses: 486; decisions: 25798
iteration: 210; vars: 54014; clauses: 492; decisions: 25892
iteration: 211; vars: 54268; clauses: 552; decisions: 25984
iteration: 212; vars: 54522; clauses: 554; decisions: 26083
iteration: 213; vars: 54776; clauses: 527; decisions: 26183
iteration: 214; vars: 55030; clauses: 587; decisions: 26278
iteration: 215; vars: 55284; clauses: 587; decisions: 26370
iteration: 216; vars: 55538; clauses: 589; decisions: 26460
iteration: 217; vars: 55792; clauses: 589; decisions: 26560
iteration: 218; vars: 56046; clauses: 595; decisions: 26650
iteration: 219; vars: 56300; clauses: 593; decisions: 26749
iteration: 220; vars: 56554; clauses: 626; decisions: 26838
iteration: 221; vars: 56808; clauses: 596; decisions: 26938
iteration: 222; vars: 57062; clauses: 597; decisions: 27027
iteration: 223; vars: 57316; clauses: 595; decisions: 27125
iteration: 224; vars: 57570; clauses: 596; decisions: 27213
iteration: 225; vars: 57824; clauses: 594; decisions: 27312
iteration: 226; vars: 58078; clauses: 601; decisions: 27400
iteration: 227; vars: 58332; clauses: 600; decisions: 27497
iteration: 228; vars: 58586; clauses: 596; decisions: 27583
iteration: 229; vars: 58840; clauses: 649; decisions: 27681
iteration: 230; vars: 59094; clauses: 600; decisions: 27768
iteration: 231; vars: 59348; clauses: 598; decisions: 27872
iteration: 232; vars: 59602; clauses: 1116; decisions: 27964
iteration: 233; vars: 59856; clauses: 480; decisions: 28050
iteration: 234; vars: 60110; clauses: 432; decisions: 28135
iteration: 235; vars: 60364; clauses: 436; decisions: 28218
iteration: 236; vars: 60618; clauses: 436; decisions: 28298
iteration: 237; vars: 60872; clauses: 440; decisions: 28378
iteration: 238; vars: 61126; clauses: 442; decisions: 28459
iteration: 239; vars: 61380; clauses: 467; decisions: 28541
iteration: 240; vars: 61634; clauses: 446; decisions: 28622
iteration: 241; vars: 61888; clauses: 448; decisions: 28698
iteration: 242; vars: 62142; clauses: 496; decisions: 28784
iteration: 243; vars: 62396; clauses: 476; decisions: 28865
iteration: 244; vars: 62650; clauses: 465; decisions: 28948
iteration: 245; vars: 62904; clauses: 489; decisions: 29027
iteration: 246; vars: 63158; clauses: 467; decisions: 29104
iteration: 247; vars: 63412; clauses: 469; decisions: 29183
iteration: 248; vars: 63666; clauses: 469; decisions: 29264
iteration: 249; vars: 63920; clauses: 471; decisions: 29347
iteration: 250; vars: 64174; clauses: 469; decisions: 29429
iteration: 251; vars: 64428; clauses: 497; decisions: 29510
iteration: 252; vars: 64682; clauses: 501; decisions: 29591
iteration: 253; vars: 64936; clauses: 504; decisions: 29671
iteration: 254; vars: 65190; clauses: 498; decisions: 29753
iteration: 255; vars: 65444; clauses: 500; decisions: 29832
iteration: 256; vars: 65698; clauses: 498; decisions: 29913
iteration: 257; vars: 65952; clauses: 525; decisions: 29993
iteration: 258; vars: 66206; clauses: 529; decisions: 30073
iteration: 259; vars: 66460; clauses: 531; decisions: 30152
iteration: 260; vars: 66714; clauses: 525; decisions: 30239
iteration: 261; vars: 66968; clauses: 1010; decisions: 30312
iteration: 262; vars: 67222; clauses: 391; decisions: 30385
iteration: 263; vars: 67476; clauses: 849; decisions: 30454
iteration: 264; vars: 67730; clauses: 373; decisions: 30521
iteration: 265; vars: 67984; clauses: 389; decisions: 30540
finished solver loop. fail_count = 0
key=0000000000000000000100000000010101011001000101001100110101000010
iteration=265; backbones_count=0; cube_count=168872; cpu_time=3.2665; maxrss=7.17969
equivalent
