# Copyright 2024 NXP
# SPDX-License-Identifier: Apache-2.0

config SOC_SERIES_IMXRT118X
	select CPU_CORTEX_M_HAS_DWT
	select PLATFORM_SPECIFIC_INIT
	select INIT_ARCH_HW_AT_BOOT if SOC_MIMXRT1189_CM33
	select ARM
	select CLOCK_CONTROL
	select HAS_MCUX_CACHE
	select ARMV8_M_DSP if SOC_MIMXRT1189_CM33
	select CPU_HAS_ARM_SAU if SOC_MIMXRT1189_CM33
	select HAS_MCUX
	select CPU_HAS_ARM_MPU
	select INIT_ARM_PLL
	select ARM_TRUSTZONE_M if SOC_MIMXRT1189_CM33
	select CPU_HAS_ICACHE if SOC_MIMXRT1189_CM7
	select CPU_HAS_DCACHE if SOC_MIMXRT1189_CM7
	select CPU_HAS_FPU
	select CPU_HAS_FPU_DOUBLE_PRECISION if SOC_MIMXRT1189_CM7
	select HAS_MCUX_IOMUXC
	select HAS_SWO

config SOC_MIMXRT1189_CM33
	select CPU_CORTEX_M33

config SOC_MIMXRT1189_CM7
	select CPU_CORTEX_M7

if SOC_SERIES_IMXRT118X

config MCUX_CORE_SUFFIX
	default "_cm7" if SOC_MIMXRT1189_CM7
	default "_cm33" if SOC_MIMXRT1189_CM33

config TRDC_MCUX_TRDC
	default y
	bool "Use TRDC MCUX Driver"

config S3MU_MCUX_S3MU
	default y
	bool "Use S3MU MCUX Driver"

config IMXRT118X_CM33_XCACHE_PS
	bool "Use CM33 XCACHE_PS"
	default y if SOC_MIMXRT1189_CM33
	help
	  Use CM33 XCACHE_PS at boot. Please note XCACHE_PC have been
	  enabled in SystemInit function. If this Kconfig is cleared,
	  the XCACHE controller won't be enabled during SOC init

endif # SOC_SERIES_IMXRT118X
