

================================================================
== Vivado HLS Report for 'Stream2Mem_Batch'
================================================================
* Date:           Fri Dec 13 11:11:28 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sobel_1212
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+------------------+-----------+-----------+------+----------+
        |          |  Latency  |     Iteration    |  Initiation Interval  | Trip |          |
        | Loop Name| min | max |      Latency     |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+------------------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?| 262154 ~ 4194314 |          -|          -|     ?|    no    |
        +----------+-----+-----+------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i)
3 --> 
	2  / true

* FSM state operations: 

 <State 1> : 3.63ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%rep = alloca i32"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str32, i32 0, i32 0, [1 x i8]* @p_str33, [1 x i8]* @p_str34, [1 x i8]* @p_str35, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str36, [1 x i8]* @p_str37)"
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%out_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %out_V_offset)"   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_V_offset1_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_V_offset_read, i32 2, i32 31)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 12 [1/1] (1.81ns)   --->   "store i32 0, i32* %rep"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br label %.backedge.i" [sobel_1212/dma.h:55]

 <State 2> : 4.37ns
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%rep_load = load i32* %rep" [sobel_1212/dma.h:60]
ST_2 : Operation 15 [1/1] (2.47ns)   --->   "%tmp_i = icmp eq i32 %rep_load, 1" [sobel_1212/dma.h:55]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.exit, label %0" [sobel_1212/dma.h:55]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %rep_load to i4" [sobel_1212/dma.h:56]
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%tmp_i_89 = icmp eq i4 %tmp, 1" [sobel_1212/dma.h:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_48 = shl i32 %rep_load, 18" [sobel_1212/dma.h:59]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_i_89, label %1, label %2" [sobel_1212/dma.h:57]
ST_2 : Operation 21 [2/2] (2.55ns)   --->   "call fastcc void @Stream2Mem.1(i32* %in_V_V, i32* %out_V, i30 %out_V_offset1_i, i32 %tmp_48)" [sobel_1212/dma.h:63]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%rep_2 = add i32 %rep_load, 1" [sobel_1212/dma.h:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.81ns)   --->   "store i32 %rep_2, i32* %rep" [sobel_1212/dma.h:64]
ST_2 : Operation 24 [2/2] (2.55ns)   --->   "call fastcc void @Stream2Mem(i32* %in_V_V, i32* %out_V, i30 %out_V_offset1_i, i32 %tmp_48)" [sobel_1212/dma.h:59]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%rep_1 = add i32 %rep_load, 16" [sobel_1212/dma.h:60]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.81ns)   --->   "store i32 %rep_1, i32* %rep" [sobel_1212/dma.h:60]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 0.00ns
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "call fastcc void @Stream2Mem.1(i32* %in_V_V, i32* %out_V, i30 %out_V_offset1_i, i32 %tmp_48)" [sobel_1212/dma.h:63]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %.backedge.i.backedge"
ST_3 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @Stream2Mem(i32* %in_V_V, i32* %out_V, i30 %out_V_offset1_i, i32 %tmp_48)" [sobel_1212/dma.h:59]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.backedge.i.backedge" [sobel_1212/dma.h:61]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.backedge.i"


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'out_V_offset' [8]  (3.63 ns)

 <State 2>: 4.37ns
The critical path consists of the following:
	'load' operation ('rep_load', sobel_1212/dma.h:60) on local variable 'rep' [15]  (0 ns)
	'add' operation ('rep', sobel_1212/dma.h:64) [25]  (2.55 ns)
	'store' operation (sobel_1212/dma.h:64) of variable 'rep', sobel_1212/dma.h:64 on local variable 'rep' [26]  (1.81 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
