module and_gateDF(Y,a,b);
output Y;
input a,b;
assign Y=a&b;
endmodule