#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jun 21 21:53:52 2018
# Process ID: 5008
# Log file: E:/shudian2/LAB_6/vivado.log
# Journal file: E:/shudian2/LAB_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/shudian2/LAB_6/LAB_6.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/shudian2/LAB_6' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 732.457 ; gain = 173.113
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab6tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/shudian2/LAB_6/LAB_6.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab6tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shudian2/lab6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shudian2/lab6tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shudian2/LAB_6/LAB_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shudian2/LAB_6/LAB_6.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d3fa709c642c46aa8d86845f0c44719c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6tb_behav xil_defaultlib.lab6tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port led [E:/shudian2/lab6tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab6
Compiling module xil_defaultlib.lab6tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab6tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/shudian2/LAB_6/LAB_6.sim/sim_1/behav/xsim.dir/lab6tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/shudian2/LAB_6/LAB_6.sim/sim_1/behav/xsim.dir/lab6tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 21 21:54:51 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 21 21:54:51 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 751.398 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/shudian2/LAB_6/LAB_6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab6tb_behav -key {Behavioral:sim_1:Functional:lab6tb} -tclbatch {lab6tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab6tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab6tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 751.398 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: lab6
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:14 ; elapsed = 00:01:30 . Memory (MB): peak = 778.145 ; gain = 606.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab6' [E:/shudian2/lab6.v:3]
	Parameter A bound to: 0 - type: integer 
	Parameter B bound to: 1 - type: integer 
	Parameter C bound to: 2 - type: integer 
	Parameter D bound to: 3 - type: integer 
	Parameter E bound to: 4 - type: integer 
	Parameter F bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lab6' (1#1) [E:/shudian2/lab6.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:17 ; elapsed = 00:01:32 . Memory (MB): peak = 830.813 ; gain = 659.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:32 . Memory (MB): peak = 830.813 ; gain = 659.484
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/shudian2/lab6ys.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [E:/shudian2/lab6ys.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/shudian2/lab6ys.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/shudian2/lab6ys.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:40 ; elapsed = 00:01:50 . Memory (MB): peak = 1095.797 ; gain = 924.469
7 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1095.797 ; gain = 327.945
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1106.582 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 21 22:09:08 2018...
