
Cutdown.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002648  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000e  00802000  00002648  000026dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000040  0080200e  0080200e  000026ea  2**0
                  ALLOC
  3 .comment      00000060  00000000  00000000  000026ea  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000274c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000318  00000000  00000000  00002790  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000f884  00000000  00000000  00002aa8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000054a4  00000000  00000000  0001232c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00006c2f  00000000  00000000  000177d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000880  00000000  00000000  0001e400  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000313a8  00000000  00000000  0001ec80  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000033dc  00000000  00000000  00050028  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002c8  00000000  00000000  00053404  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000caf2  00000000  00000000  000536cc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	21 c1       	rjmp	.+578    	; 0x248 <__bad_interrupt>
       6:	00 00       	nop
       8:	1f c1       	rjmp	.+574    	; 0x248 <__bad_interrupt>
       a:	00 00       	nop
       c:	1d c1       	rjmp	.+570    	; 0x248 <__bad_interrupt>
       e:	00 00       	nop
      10:	1b c1       	rjmp	.+566    	; 0x248 <__bad_interrupt>
      12:	00 00       	nop
      14:	19 c1       	rjmp	.+562    	; 0x248 <__bad_interrupt>
      16:	00 00       	nop
      18:	17 c1       	rjmp	.+558    	; 0x248 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	15 c1       	rjmp	.+554    	; 0x248 <__bad_interrupt>
      1e:	00 00       	nop
      20:	13 c1       	rjmp	.+550    	; 0x248 <__bad_interrupt>
      22:	00 00       	nop
      24:	11 c1       	rjmp	.+546    	; 0x248 <__bad_interrupt>
      26:	00 00       	nop
      28:	0f c1       	rjmp	.+542    	; 0x248 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	0d c1       	rjmp	.+538    	; 0x248 <__bad_interrupt>
      2e:	00 00       	nop
      30:	0b c1       	rjmp	.+534    	; 0x248 <__bad_interrupt>
      32:	00 00       	nop
      34:	09 c1       	rjmp	.+530    	; 0x248 <__bad_interrupt>
      36:	00 00       	nop
      38:	07 c1       	rjmp	.+526    	; 0x248 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	05 c1       	rjmp	.+522    	; 0x248 <__bad_interrupt>
      3e:	00 00       	nop
      40:	03 c1       	rjmp	.+518    	; 0x248 <__bad_interrupt>
      42:	00 00       	nop
      44:	01 c1       	rjmp	.+514    	; 0x248 <__bad_interrupt>
      46:	00 00       	nop
      48:	ff c0       	rjmp	.+510    	; 0x248 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	fd c0       	rjmp	.+506    	; 0x248 <__bad_interrupt>
      4e:	00 00       	nop
      50:	fb c0       	rjmp	.+502    	; 0x248 <__bad_interrupt>
      52:	00 00       	nop
      54:	f9 c0       	rjmp	.+498    	; 0x248 <__bad_interrupt>
      56:	00 00       	nop
      58:	f7 c0       	rjmp	.+494    	; 0x248 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	f5 c0       	rjmp	.+490    	; 0x248 <__bad_interrupt>
      5e:	00 00       	nop
      60:	f3 c0       	rjmp	.+486    	; 0x248 <__bad_interrupt>
      62:	00 00       	nop
      64:	f1 c0       	rjmp	.+482    	; 0x248 <__bad_interrupt>
      66:	00 00       	nop
      68:	ef c0       	rjmp	.+478    	; 0x248 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ed c0       	rjmp	.+474    	; 0x248 <__bad_interrupt>
      6e:	00 00       	nop
      70:	eb c0       	rjmp	.+470    	; 0x248 <__bad_interrupt>
      72:	00 00       	nop
      74:	e9 c0       	rjmp	.+466    	; 0x248 <__bad_interrupt>
      76:	00 00       	nop
      78:	e7 c0       	rjmp	.+462    	; 0x248 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e5 c0       	rjmp	.+458    	; 0x248 <__bad_interrupt>
      7e:	00 00       	nop
      80:	e3 c0       	rjmp	.+454    	; 0x248 <__bad_interrupt>
      82:	00 00       	nop
      84:	e1 c0       	rjmp	.+450    	; 0x248 <__bad_interrupt>
      86:	00 00       	nop
      88:	df c0       	rjmp	.+446    	; 0x248 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	dd c0       	rjmp	.+442    	; 0x248 <__bad_interrupt>
      8e:	00 00       	nop
      90:	db c0       	rjmp	.+438    	; 0x248 <__bad_interrupt>
      92:	00 00       	nop
      94:	d9 c0       	rjmp	.+434    	; 0x248 <__bad_interrupt>
      96:	00 00       	nop
      98:	d7 c0       	rjmp	.+430    	; 0x248 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	d5 c0       	rjmp	.+426    	; 0x248 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	d3 c0       	rjmp	.+422    	; 0x248 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	d1 c0       	rjmp	.+418    	; 0x248 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	cf c0       	rjmp	.+414    	; 0x248 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	cd c0       	rjmp	.+410    	; 0x248 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	cb c0       	rjmp	.+406    	; 0x248 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c9 c0       	rjmp	.+402    	; 0x248 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	c7 c0       	rjmp	.+398    	; 0x248 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	c5 c0       	rjmp	.+394    	; 0x248 <__bad_interrupt>
      be:	00 00       	nop
      c0:	c3 c0       	rjmp	.+390    	; 0x248 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	c1 c0       	rjmp	.+386    	; 0x248 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	bf c0       	rjmp	.+382    	; 0x248 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	bd c0       	rjmp	.+378    	; 0x248 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	bb c0       	rjmp	.+374    	; 0x248 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	b9 c0       	rjmp	.+370    	; 0x248 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	b7 c0       	rjmp	.+366    	; 0x248 <__bad_interrupt>
      da:	00 00       	nop
      dc:	b5 c0       	rjmp	.+362    	; 0x248 <__bad_interrupt>
      de:	00 00       	nop
      e0:	b3 c0       	rjmp	.+358    	; 0x248 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	b1 c0       	rjmp	.+354    	; 0x248 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	af c0       	rjmp	.+350    	; 0x248 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ad c0       	rjmp	.+346    	; 0x248 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	ab c0       	rjmp	.+342    	; 0x248 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a9 c0       	rjmp	.+338    	; 0x248 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a7 c0       	rjmp	.+334    	; 0x248 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a5 c0       	rjmp	.+330    	; 0x248 <__bad_interrupt>
      fe:	00 00       	nop
     100:	a3 c0       	rjmp	.+326    	; 0x248 <__bad_interrupt>
     102:	00 00       	nop
     104:	a1 c0       	rjmp	.+322    	; 0x248 <__bad_interrupt>
     106:	00 00       	nop
     108:	9f c0       	rjmp	.+318    	; 0x248 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	9d c0       	rjmp	.+314    	; 0x248 <__bad_interrupt>
     10e:	00 00       	nop
     110:	9b c0       	rjmp	.+310    	; 0x248 <__bad_interrupt>
     112:	00 00       	nop
     114:	99 c0       	rjmp	.+306    	; 0x248 <__bad_interrupt>
     116:	00 00       	nop
     118:	97 c0       	rjmp	.+302    	; 0x248 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	95 c0       	rjmp	.+298    	; 0x248 <__bad_interrupt>
     11e:	00 00       	nop
     120:	93 c0       	rjmp	.+294    	; 0x248 <__bad_interrupt>
     122:	00 00       	nop
     124:	91 c0       	rjmp	.+290    	; 0x248 <__bad_interrupt>
     126:	00 00       	nop
     128:	8f c0       	rjmp	.+286    	; 0x248 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	8d c0       	rjmp	.+282    	; 0x248 <__bad_interrupt>
     12e:	00 00       	nop
     130:	8b c0       	rjmp	.+278    	; 0x248 <__bad_interrupt>
     132:	00 00       	nop
     134:	89 c0       	rjmp	.+274    	; 0x248 <__bad_interrupt>
     136:	00 00       	nop
     138:	87 c0       	rjmp	.+270    	; 0x248 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	85 c0       	rjmp	.+266    	; 0x248 <__bad_interrupt>
     13e:	00 00       	nop
     140:	83 c0       	rjmp	.+262    	; 0x248 <__bad_interrupt>
     142:	00 00       	nop
     144:	81 c0       	rjmp	.+258    	; 0x248 <__bad_interrupt>
     146:	00 00       	nop
     148:	7f c0       	rjmp	.+254    	; 0x248 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	7d c0       	rjmp	.+250    	; 0x248 <__bad_interrupt>
     14e:	00 00       	nop
     150:	7b c0       	rjmp	.+246    	; 0x248 <__bad_interrupt>
     152:	00 00       	nop
     154:	79 c0       	rjmp	.+242    	; 0x248 <__bad_interrupt>
     156:	00 00       	nop
     158:	77 c0       	rjmp	.+238    	; 0x248 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	75 c0       	rjmp	.+234    	; 0x248 <__bad_interrupt>
     15e:	00 00       	nop
     160:	73 c0       	rjmp	.+230    	; 0x248 <__bad_interrupt>
     162:	00 00       	nop
     164:	71 c0       	rjmp	.+226    	; 0x248 <__bad_interrupt>
     166:	00 00       	nop
     168:	6f c0       	rjmp	.+222    	; 0x248 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	6d c0       	rjmp	.+218    	; 0x248 <__bad_interrupt>
     16e:	00 00       	nop
     170:	6b c0       	rjmp	.+214    	; 0x248 <__bad_interrupt>
     172:	00 00       	nop
     174:	69 c0       	rjmp	.+210    	; 0x248 <__bad_interrupt>
     176:	00 00       	nop
     178:	67 c0       	rjmp	.+206    	; 0x248 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	65 c0       	rjmp	.+202    	; 0x248 <__bad_interrupt>
     17e:	00 00       	nop
     180:	63 c0       	rjmp	.+198    	; 0x248 <__bad_interrupt>
     182:	00 00       	nop
     184:	61 c0       	rjmp	.+194    	; 0x248 <__bad_interrupt>
     186:	00 00       	nop
     188:	5f c0       	rjmp	.+190    	; 0x248 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	5d c0       	rjmp	.+186    	; 0x248 <__bad_interrupt>
     18e:	00 00       	nop
     190:	5b c0       	rjmp	.+182    	; 0x248 <__bad_interrupt>
     192:	00 00       	nop
     194:	59 c0       	rjmp	.+178    	; 0x248 <__bad_interrupt>
     196:	00 00       	nop
     198:	57 c0       	rjmp	.+174    	; 0x248 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	55 c0       	rjmp	.+170    	; 0x248 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	53 c0       	rjmp	.+166    	; 0x248 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	51 c0       	rjmp	.+162    	; 0x248 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	4f c0       	rjmp	.+158    	; 0x248 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	4d c0       	rjmp	.+154    	; 0x248 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	4b c0       	rjmp	.+150    	; 0x248 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	49 c0       	rjmp	.+146    	; 0x248 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	47 c0       	rjmp	.+142    	; 0x248 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	45 c0       	rjmp	.+138    	; 0x248 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	43 c0       	rjmp	.+134    	; 0x248 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	41 c0       	rjmp	.+130    	; 0x248 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	3f c0       	rjmp	.+126    	; 0x248 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	3d c0       	rjmp	.+122    	; 0x248 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	3b c0       	rjmp	.+118    	; 0x248 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	39 c0       	rjmp	.+114    	; 0x248 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	37 c0       	rjmp	.+110    	; 0x248 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	35 c0       	rjmp	.+106    	; 0x248 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	33 c0       	rjmp	.+102    	; 0x248 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	31 c0       	rjmp	.+98     	; 0x248 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	2f c0       	rjmp	.+94     	; 0x248 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	2d c0       	rjmp	.+90     	; 0x248 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	2b c0       	rjmp	.+86     	; 0x248 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	29 c0       	rjmp	.+82     	; 0x248 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	27 c0       	rjmp	.+78     	; 0x248 <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	cd bf       	out	0x3d, r28	; 61
     204:	df e3       	ldi	r29, 0x3F	; 63
     206:	de bf       	out	0x3e, r29	; 62
     208:	00 e0       	ldi	r16, 0x00	; 0
     20a:	0c bf       	out	0x3c, r16	; 60
     20c:	18 be       	out	0x38, r1	; 56
     20e:	19 be       	out	0x39, r1	; 57
     210:	1a be       	out	0x3a, r1	; 58
     212:	1b be       	out	0x3b, r1	; 59

00000214 <__do_copy_data>:
     214:	10 e2       	ldi	r17, 0x20	; 32
     216:	a0 e0       	ldi	r26, 0x00	; 0
     218:	b0 e2       	ldi	r27, 0x20	; 32
     21a:	e8 e4       	ldi	r30, 0x48	; 72
     21c:	f6 e2       	ldi	r31, 0x26	; 38
     21e:	00 e0       	ldi	r16, 0x00	; 0
     220:	0b bf       	out	0x3b, r16	; 59
     222:	02 c0       	rjmp	.+4      	; 0x228 <__do_copy_data+0x14>
     224:	07 90       	elpm	r0, Z+
     226:	0d 92       	st	X+, r0
     228:	ae 30       	cpi	r26, 0x0E	; 14
     22a:	b1 07       	cpc	r27, r17
     22c:	d9 f7       	brne	.-10     	; 0x224 <__do_copy_data+0x10>
     22e:	1b be       	out	0x3b, r1	; 59

00000230 <__do_clear_bss>:
     230:	20 e2       	ldi	r18, 0x20	; 32
     232:	ae e0       	ldi	r26, 0x0E	; 14
     234:	b0 e2       	ldi	r27, 0x20	; 32
     236:	01 c0       	rjmp	.+2      	; 0x23a <.do_clear_bss_start>

00000238 <.do_clear_bss_loop>:
     238:	1d 92       	st	X+, r1

0000023a <.do_clear_bss_start>:
     23a:	ae 34       	cpi	r26, 0x4E	; 78
     23c:	b2 07       	cpc	r27, r18
     23e:	e1 f7       	brne	.-8      	; 0x238 <.do_clear_bss_loop>
     240:	0e 94 2b 0e 	call	0x1c56	; 0x1c56 <main>
     244:	0c 94 22 13 	jmp	0x2644	; 0x2644 <_exit>

00000248 <__bad_interrupt>:
     248:	db ce       	rjmp	.-586    	; 0x0 <__vectors>

0000024a <_read>:
     24a:	cf 93       	push	r28
     24c:	df 93       	push	r29
     24e:	1f 92       	push	r1
     250:	cd b7       	in	r28, 0x3d	; 61
     252:	de b7       	in	r29, 0x3e	; 62
     254:	80 91 12 20 	lds	r24, 0x2012	; 0x802012 <stdio_base>
     258:	90 91 13 20 	lds	r25, 0x2013	; 0x802013 <stdio_base+0x1>
     25c:	e0 91 0e 20 	lds	r30, 0x200E	; 0x80200e <__data_end>
     260:	f0 91 0f 20 	lds	r31, 0x200F	; 0x80200f <__data_end+0x1>
     264:	be 01       	movw	r22, r28
     266:	6f 5f       	subi	r22, 0xFF	; 255
     268:	7f 4f       	sbci	r23, 0xFF	; 255
     26a:	19 95       	eicall
     26c:	89 81       	ldd	r24, Y+1	; 0x01
     26e:	08 2e       	mov	r0, r24
     270:	00 0c       	add	r0, r0
     272:	99 0b       	sbc	r25, r25
     274:	0f 90       	pop	r0
     276:	df 91       	pop	r29
     278:	cf 91       	pop	r28
     27a:	08 95       	ret

0000027c <usart_putchar>:
     27c:	fc 01       	movw	r30, r24
     27e:	91 81       	ldd	r25, Z+1	; 0x01
     280:	95 ff       	sbrs	r25, 5
     282:	fd cf       	rjmp	.-6      	; 0x27e <usart_putchar+0x2>
     284:	60 83       	st	Z, r22
     286:	80 e0       	ldi	r24, 0x00	; 0
     288:	90 e0       	ldi	r25, 0x00	; 0
     28a:	08 95       	ret

0000028c <usart_getchar>:
     28c:	fc 01       	movw	r30, r24
     28e:	91 81       	ldd	r25, Z+1	; 0x01
     290:	99 23       	and	r25, r25
     292:	ec f7       	brge	.-6      	; 0x28e <usart_getchar+0x2>
     294:	80 81       	ld	r24, Z
     296:	08 95       	ret

00000298 <usart_set_baudrate>:
     298:	4f 92       	push	r4
     29a:	5f 92       	push	r5
     29c:	6f 92       	push	r6
     29e:	7f 92       	push	r7
     2a0:	8f 92       	push	r8
     2a2:	9f 92       	push	r9
     2a4:	af 92       	push	r10
     2a6:	bf 92       	push	r11
     2a8:	ef 92       	push	r14
     2aa:	ff 92       	push	r15
     2ac:	0f 93       	push	r16
     2ae:	1f 93       	push	r17
     2b0:	cf 93       	push	r28
     2b2:	7c 01       	movw	r14, r24
     2b4:	4a 01       	movw	r8, r20
     2b6:	5b 01       	movw	r10, r22
     2b8:	28 01       	movw	r4, r16
     2ba:	39 01       	movw	r6, r18
     2bc:	fc 01       	movw	r30, r24
     2be:	84 81       	ldd	r24, Z+4	; 0x04
     2c0:	82 ff       	sbrs	r24, 2
     2c2:	16 c0       	rjmp	.+44     	; 0x2f0 <usart_set_baudrate+0x58>
     2c4:	d9 01       	movw	r26, r18
     2c6:	c8 01       	movw	r24, r16
     2c8:	68 94       	set
     2ca:	12 f8       	bld	r1, 2
     2cc:	b6 95       	lsr	r27
     2ce:	a7 95       	ror	r26
     2d0:	97 95       	ror	r25
     2d2:	87 95       	ror	r24
     2d4:	16 94       	lsr	r1
     2d6:	d1 f7       	brne	.-12     	; 0x2cc <usart_set_baudrate+0x34>
     2d8:	b9 01       	movw	r22, r18
     2da:	a8 01       	movw	r20, r16
     2dc:	03 2e       	mov	r0, r19
     2de:	36 e1       	ldi	r19, 0x16	; 22
     2e0:	76 95       	lsr	r23
     2e2:	67 95       	ror	r22
     2e4:	57 95       	ror	r21
     2e6:	47 95       	ror	r20
     2e8:	3a 95       	dec	r19
     2ea:	d1 f7       	brne	.-12     	; 0x2e0 <usart_set_baudrate+0x48>
     2ec:	30 2d       	mov	r19, r0
     2ee:	15 c0       	rjmp	.+42     	; 0x31a <usart_set_baudrate+0x82>
     2f0:	d9 01       	movw	r26, r18
     2f2:	c8 01       	movw	r24, r16
     2f4:	68 94       	set
     2f6:	13 f8       	bld	r1, 3
     2f8:	b6 95       	lsr	r27
     2fa:	a7 95       	ror	r26
     2fc:	97 95       	ror	r25
     2fe:	87 95       	ror	r24
     300:	16 94       	lsr	r1
     302:	d1 f7       	brne	.-12     	; 0x2f8 <usart_set_baudrate+0x60>
     304:	b9 01       	movw	r22, r18
     306:	a8 01       	movw	r20, r16
     308:	03 2e       	mov	r0, r19
     30a:	37 e1       	ldi	r19, 0x17	; 23
     30c:	76 95       	lsr	r23
     30e:	67 95       	ror	r22
     310:	57 95       	ror	r21
     312:	47 95       	ror	r20
     314:	3a 95       	dec	r19
     316:	d1 f7       	brne	.-12     	; 0x30c <usart_set_baudrate+0x74>
     318:	30 2d       	mov	r19, r0
     31a:	88 15       	cp	r24, r8
     31c:	99 05       	cpc	r25, r9
     31e:	aa 05       	cpc	r26, r10
     320:	bb 05       	cpc	r27, r11
     322:	08 f4       	brcc	.+2      	; 0x326 <usart_set_baudrate+0x8e>
     324:	a6 c0       	rjmp	.+332    	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
     326:	84 16       	cp	r8, r20
     328:	95 06       	cpc	r9, r21
     32a:	a6 06       	cpc	r10, r22
     32c:	b7 06       	cpc	r11, r23
     32e:	08 f4       	brcc	.+2      	; 0x332 <usart_set_baudrate+0x9a>
     330:	a2 c0       	rjmp	.+324    	; 0x476 <__LOCK_REGION_LENGTH__+0x76>
     332:	f7 01       	movw	r30, r14
     334:	84 81       	ldd	r24, Z+4	; 0x04
     336:	82 fd       	sbrc	r24, 2
     338:	04 c0       	rjmp	.+8      	; 0x342 <usart_set_baudrate+0xaa>
     33a:	88 0c       	add	r8, r8
     33c:	99 1c       	adc	r9, r9
     33e:	aa 1c       	adc	r10, r10
     340:	bb 1c       	adc	r11, r11
     342:	c3 01       	movw	r24, r6
     344:	b2 01       	movw	r22, r4
     346:	a5 01       	movw	r20, r10
     348:	94 01       	movw	r18, r8
     34a:	0e 94 57 10 	call	0x20ae	; 0x20ae <__udivmodsi4>
     34e:	2f 3f       	cpi	r18, 0xFF	; 255
     350:	31 05       	cpc	r19, r1
     352:	41 05       	cpc	r20, r1
     354:	51 05       	cpc	r21, r1
     356:	08 f4       	brcc	.+2      	; 0x35a <usart_set_baudrate+0xc2>
     358:	90 c0       	rjmp	.+288    	; 0x47a <__LOCK_REGION_LENGTH__+0x7a>
     35a:	8f ef       	ldi	r24, 0xFF	; 255
     35c:	90 e0       	ldi	r25, 0x00	; 0
     35e:	a0 e0       	ldi	r26, 0x00	; 0
     360:	b0 e0       	ldi	r27, 0x00	; 0
     362:	c9 ef       	ldi	r28, 0xF9	; 249
     364:	05 c0       	rjmp	.+10     	; 0x370 <usart_set_baudrate+0xd8>
     366:	28 17       	cp	r18, r24
     368:	39 07       	cpc	r19, r25
     36a:	4a 07       	cpc	r20, r26
     36c:	5b 07       	cpc	r21, r27
     36e:	58 f0       	brcs	.+22     	; 0x386 <usart_set_baudrate+0xee>
     370:	88 0f       	add	r24, r24
     372:	99 1f       	adc	r25, r25
     374:	aa 1f       	adc	r26, r26
     376:	bb 1f       	adc	r27, r27
     378:	cd 3f       	cpi	r28, 0xFD	; 253
     37a:	0c f4       	brge	.+2      	; 0x37e <usart_set_baudrate+0xe6>
     37c:	81 60       	ori	r24, 0x01	; 1
     37e:	cf 5f       	subi	r28, 0xFF	; 255
     380:	c7 30       	cpi	r28, 0x07	; 7
     382:	89 f7       	brne	.-30     	; 0x366 <usart_set_baudrate+0xce>
     384:	4f c0       	rjmp	.+158    	; 0x424 <__LOCK_REGION_LENGTH__+0x24>
     386:	cc 23       	and	r28, r28
     388:	0c f0       	brlt	.+2      	; 0x38c <usart_set_baudrate+0xf4>
     38a:	4c c0       	rjmp	.+152    	; 0x424 <__LOCK_REGION_LENGTH__+0x24>
     38c:	d5 01       	movw	r26, r10
     38e:	c4 01       	movw	r24, r8
     390:	88 0f       	add	r24, r24
     392:	99 1f       	adc	r25, r25
     394:	aa 1f       	adc	r26, r26
     396:	bb 1f       	adc	r27, r27
     398:	88 0f       	add	r24, r24
     39a:	99 1f       	adc	r25, r25
     39c:	aa 1f       	adc	r26, r26
     39e:	bb 1f       	adc	r27, r27
     3a0:	88 0f       	add	r24, r24
     3a2:	99 1f       	adc	r25, r25
     3a4:	aa 1f       	adc	r26, r26
     3a6:	bb 1f       	adc	r27, r27
     3a8:	48 1a       	sub	r4, r24
     3aa:	59 0a       	sbc	r5, r25
     3ac:	6a 0a       	sbc	r6, r26
     3ae:	7b 0a       	sbc	r7, r27
     3b0:	ce 3f       	cpi	r28, 0xFE	; 254
     3b2:	f4 f4       	brge	.+60     	; 0x3f0 <usart_set_baudrate+0x158>
     3b4:	8d ef       	ldi	r24, 0xFD	; 253
     3b6:	9f ef       	ldi	r25, 0xFF	; 255
     3b8:	8c 1b       	sub	r24, r28
     3ba:	91 09       	sbc	r25, r1
     3bc:	c7 fd       	sbrc	r28, 7
     3be:	93 95       	inc	r25
     3c0:	04 c0       	rjmp	.+8      	; 0x3ca <usart_set_baudrate+0x132>
     3c2:	44 0c       	add	r4, r4
     3c4:	55 1c       	adc	r5, r5
     3c6:	66 1c       	adc	r6, r6
     3c8:	77 1c       	adc	r7, r7
     3ca:	8a 95       	dec	r24
     3cc:	d2 f7       	brpl	.-12     	; 0x3c2 <usart_set_baudrate+0x12a>
     3ce:	d5 01       	movw	r26, r10
     3d0:	c4 01       	movw	r24, r8
     3d2:	b6 95       	lsr	r27
     3d4:	a7 95       	ror	r26
     3d6:	97 95       	ror	r25
     3d8:	87 95       	ror	r24
     3da:	bc 01       	movw	r22, r24
     3dc:	cd 01       	movw	r24, r26
     3de:	64 0d       	add	r22, r4
     3e0:	75 1d       	adc	r23, r5
     3e2:	86 1d       	adc	r24, r6
     3e4:	97 1d       	adc	r25, r7
     3e6:	a5 01       	movw	r20, r10
     3e8:	94 01       	movw	r18, r8
     3ea:	0e 94 57 10 	call	0x20ae	; 0x20ae <__udivmodsi4>
     3ee:	37 c0       	rjmp	.+110    	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
     3f0:	83 e0       	ldi	r24, 0x03	; 3
     3f2:	8c 0f       	add	r24, r28
     3f4:	a5 01       	movw	r20, r10
     3f6:	94 01       	movw	r18, r8
     3f8:	04 c0       	rjmp	.+8      	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     3fa:	22 0f       	add	r18, r18
     3fc:	33 1f       	adc	r19, r19
     3fe:	44 1f       	adc	r20, r20
     400:	55 1f       	adc	r21, r21
     402:	8a 95       	dec	r24
     404:	d2 f7       	brpl	.-12     	; 0x3fa <usart_set_baudrate+0x162>
     406:	da 01       	movw	r26, r20
     408:	c9 01       	movw	r24, r18
     40a:	b6 95       	lsr	r27
     40c:	a7 95       	ror	r26
     40e:	97 95       	ror	r25
     410:	87 95       	ror	r24
     412:	bc 01       	movw	r22, r24
     414:	cd 01       	movw	r24, r26
     416:	64 0d       	add	r22, r4
     418:	75 1d       	adc	r23, r5
     41a:	86 1d       	adc	r24, r6
     41c:	97 1d       	adc	r25, r7
     41e:	0e 94 57 10 	call	0x20ae	; 0x20ae <__udivmodsi4>
     422:	1d c0       	rjmp	.+58     	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
     424:	83 e0       	ldi	r24, 0x03	; 3
     426:	8c 0f       	add	r24, r28
     428:	a5 01       	movw	r20, r10
     42a:	94 01       	movw	r18, r8
     42c:	04 c0       	rjmp	.+8      	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     42e:	22 0f       	add	r18, r18
     430:	33 1f       	adc	r19, r19
     432:	44 1f       	adc	r20, r20
     434:	55 1f       	adc	r21, r21
     436:	8a 95       	dec	r24
     438:	d2 f7       	brpl	.-12     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     43a:	da 01       	movw	r26, r20
     43c:	c9 01       	movw	r24, r18
     43e:	b6 95       	lsr	r27
     440:	a7 95       	ror	r26
     442:	97 95       	ror	r25
     444:	87 95       	ror	r24
     446:	bc 01       	movw	r22, r24
     448:	cd 01       	movw	r24, r26
     44a:	64 0d       	add	r22, r4
     44c:	75 1d       	adc	r23, r5
     44e:	86 1d       	adc	r24, r6
     450:	97 1d       	adc	r25, r7
     452:	0e 94 57 10 	call	0x20ae	; 0x20ae <__udivmodsi4>
     456:	21 50       	subi	r18, 0x01	; 1
     458:	31 09       	sbc	r19, r1
     45a:	41 09       	sbc	r20, r1
     45c:	51 09       	sbc	r21, r1
     45e:	83 2f       	mov	r24, r19
     460:	8f 70       	andi	r24, 0x0F	; 15
     462:	c2 95       	swap	r28
     464:	c0 7f       	andi	r28, 0xF0	; 240
     466:	c8 2b       	or	r28, r24
     468:	f7 01       	movw	r30, r14
     46a:	c7 83       	std	Z+7, r28	; 0x07
     46c:	26 83       	std	Z+6, r18	; 0x06
     46e:	81 e0       	ldi	r24, 0x01	; 1
     470:	18 c0       	rjmp	.+48     	; 0x4a2 <__LOCK_REGION_LENGTH__+0xa2>
     472:	80 e0       	ldi	r24, 0x00	; 0
     474:	16 c0       	rjmp	.+44     	; 0x4a2 <__LOCK_REGION_LENGTH__+0xa2>
     476:	80 e0       	ldi	r24, 0x00	; 0
     478:	14 c0       	rjmp	.+40     	; 0x4a2 <__LOCK_REGION_LENGTH__+0xa2>
     47a:	d5 01       	movw	r26, r10
     47c:	c4 01       	movw	r24, r8
     47e:	88 0f       	add	r24, r24
     480:	99 1f       	adc	r25, r25
     482:	aa 1f       	adc	r26, r26
     484:	bb 1f       	adc	r27, r27
     486:	88 0f       	add	r24, r24
     488:	99 1f       	adc	r25, r25
     48a:	aa 1f       	adc	r26, r26
     48c:	bb 1f       	adc	r27, r27
     48e:	88 0f       	add	r24, r24
     490:	99 1f       	adc	r25, r25
     492:	aa 1f       	adc	r26, r26
     494:	bb 1f       	adc	r27, r27
     496:	48 1a       	sub	r4, r24
     498:	59 0a       	sbc	r5, r25
     49a:	6a 0a       	sbc	r6, r26
     49c:	7b 0a       	sbc	r7, r27
     49e:	c9 ef       	ldi	r28, 0xF9	; 249
     4a0:	89 cf       	rjmp	.-238    	; 0x3b4 <usart_set_baudrate+0x11c>
     4a2:	cf 91       	pop	r28
     4a4:	1f 91       	pop	r17
     4a6:	0f 91       	pop	r16
     4a8:	ff 90       	pop	r15
     4aa:	ef 90       	pop	r14
     4ac:	bf 90       	pop	r11
     4ae:	af 90       	pop	r10
     4b0:	9f 90       	pop	r9
     4b2:	8f 90       	pop	r8
     4b4:	7f 90       	pop	r7
     4b6:	6f 90       	pop	r6
     4b8:	5f 90       	pop	r5
     4ba:	4f 90       	pop	r4
     4bc:	08 95       	ret

000004be <usart_init_rs232>:
     4be:	0f 93       	push	r16
     4c0:	1f 93       	push	r17
     4c2:	cf 93       	push	r28
     4c4:	df 93       	push	r29
     4c6:	ec 01       	movw	r28, r24
     4c8:	8b 01       	movw	r16, r22
     4ca:	00 97       	sbiw	r24, 0x00	; 0
     4cc:	09 f4       	brne	.+2      	; 0x4d0 <usart_init_rs232+0x12>
     4ce:	5d c1       	rjmp	.+698    	; 0x78a <usart_init_rs232+0x2cc>
     4d0:	80 3c       	cpi	r24, 0xC0	; 192
     4d2:	91 05       	cpc	r25, r1
     4d4:	29 f4       	brne	.+10     	; 0x4e0 <usart_init_rs232+0x22>
     4d6:	60 e1       	ldi	r22, 0x10	; 16
     4d8:	80 e0       	ldi	r24, 0x00	; 0
     4da:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     4de:	55 c1       	rjmp	.+682    	; 0x78a <usart_init_rs232+0x2cc>
     4e0:	c0 34       	cpi	r28, 0x40	; 64
     4e2:	84 e0       	ldi	r24, 0x04	; 4
     4e4:	d8 07       	cpc	r29, r24
     4e6:	29 f4       	brne	.+10     	; 0x4f2 <usart_init_rs232+0x34>
     4e8:	68 e0       	ldi	r22, 0x08	; 8
     4ea:	80 e0       	ldi	r24, 0x00	; 0
     4ec:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     4f0:	4c c1       	rjmp	.+664    	; 0x78a <usart_init_rs232+0x2cc>
     4f2:	c1 15       	cp	r28, r1
     4f4:	e4 e0       	ldi	r30, 0x04	; 4
     4f6:	de 07       	cpc	r29, r30
     4f8:	29 f4       	brne	.+10     	; 0x504 <usart_init_rs232+0x46>
     4fa:	64 e0       	ldi	r22, 0x04	; 4
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     502:	43 c1       	rjmp	.+646    	; 0x78a <usart_init_rs232+0x2cc>
     504:	c0 38       	cpi	r28, 0x80	; 128
     506:	f1 e0       	ldi	r31, 0x01	; 1
     508:	df 07       	cpc	r29, r31
     50a:	29 f4       	brne	.+10     	; 0x516 <usart_init_rs232+0x58>
     50c:	62 e0       	ldi	r22, 0x02	; 2
     50e:	80 e0       	ldi	r24, 0x00	; 0
     510:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     514:	3a c1       	rjmp	.+628    	; 0x78a <usart_init_rs232+0x2cc>
     516:	c1 15       	cp	r28, r1
     518:	81 e0       	ldi	r24, 0x01	; 1
     51a:	d8 07       	cpc	r29, r24
     51c:	29 f4       	brne	.+10     	; 0x528 <usart_init_rs232+0x6a>
     51e:	61 e0       	ldi	r22, 0x01	; 1
     520:	80 e0       	ldi	r24, 0x00	; 0
     522:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     526:	31 c1       	rjmp	.+610    	; 0x78a <usart_init_rs232+0x2cc>
     528:	c0 38       	cpi	r28, 0x80	; 128
     52a:	e3 e0       	ldi	r30, 0x03	; 3
     52c:	de 07       	cpc	r29, r30
     52e:	29 f4       	brne	.+10     	; 0x53a <usart_init_rs232+0x7c>
     530:	61 e0       	ldi	r22, 0x01	; 1
     532:	81 e0       	ldi	r24, 0x01	; 1
     534:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     538:	28 c1       	rjmp	.+592    	; 0x78a <usart_init_rs232+0x2cc>
     53a:	c0 39       	cpi	r28, 0x90	; 144
     53c:	f3 e0       	ldi	r31, 0x03	; 3
     53e:	df 07       	cpc	r29, r31
     540:	29 f4       	brne	.+10     	; 0x54c <usart_init_rs232+0x8e>
     542:	61 e0       	ldi	r22, 0x01	; 1
     544:	82 e0       	ldi	r24, 0x02	; 2
     546:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     54a:	1f c1       	rjmp	.+574    	; 0x78a <usart_init_rs232+0x2cc>
     54c:	c1 15       	cp	r28, r1
     54e:	82 e0       	ldi	r24, 0x02	; 2
     550:	d8 07       	cpc	r29, r24
     552:	29 f4       	brne	.+10     	; 0x55e <usart_init_rs232+0xa0>
     554:	62 e0       	ldi	r22, 0x02	; 2
     556:	81 e0       	ldi	r24, 0x01	; 1
     558:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     55c:	16 c1       	rjmp	.+556    	; 0x78a <usart_init_rs232+0x2cc>
     55e:	c0 34       	cpi	r28, 0x40	; 64
     560:	e2 e0       	ldi	r30, 0x02	; 2
     562:	de 07       	cpc	r29, r30
     564:	29 f4       	brne	.+10     	; 0x570 <usart_init_rs232+0xb2>
     566:	62 e0       	ldi	r22, 0x02	; 2
     568:	82 e0       	ldi	r24, 0x02	; 2
     56a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     56e:	0d c1       	rjmp	.+538    	; 0x78a <usart_init_rs232+0x2cc>
     570:	c1 15       	cp	r28, r1
     572:	f3 e0       	ldi	r31, 0x03	; 3
     574:	df 07       	cpc	r29, r31
     576:	29 f4       	brne	.+10     	; 0x582 <usart_init_rs232+0xc4>
     578:	64 e0       	ldi	r22, 0x04	; 4
     57a:	81 e0       	ldi	r24, 0x01	; 1
     57c:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     580:	04 c1       	rjmp	.+520    	; 0x78a <usart_init_rs232+0x2cc>
     582:	c0 32       	cpi	r28, 0x20	; 32
     584:	83 e0       	ldi	r24, 0x03	; 3
     586:	d8 07       	cpc	r29, r24
     588:	29 f4       	brne	.+10     	; 0x594 <usart_init_rs232+0xd6>
     58a:	64 e0       	ldi	r22, 0x04	; 4
     58c:	82 e0       	ldi	r24, 0x02	; 2
     58e:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     592:	fb c0       	rjmp	.+502    	; 0x78a <usart_init_rs232+0x2cc>
     594:	c1 15       	cp	r28, r1
     596:	e8 e0       	ldi	r30, 0x08	; 8
     598:	de 07       	cpc	r29, r30
     59a:	29 f4       	brne	.+10     	; 0x5a6 <usart_init_rs232+0xe8>
     59c:	61 e0       	ldi	r22, 0x01	; 1
     59e:	83 e0       	ldi	r24, 0x03	; 3
     5a0:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     5a4:	f2 c0       	rjmp	.+484    	; 0x78a <usart_init_rs232+0x2cc>
     5a6:	c1 15       	cp	r28, r1
     5a8:	f9 e0       	ldi	r31, 0x09	; 9
     5aa:	df 07       	cpc	r29, r31
     5ac:	29 f4       	brne	.+10     	; 0x5b8 <usart_init_rs232+0xfa>
     5ae:	61 e0       	ldi	r22, 0x01	; 1
     5b0:	84 e0       	ldi	r24, 0x04	; 4
     5b2:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     5b6:	e9 c0       	rjmp	.+466    	; 0x78a <usart_init_rs232+0x2cc>
     5b8:	c1 15       	cp	r28, r1
     5ba:	8a e0       	ldi	r24, 0x0A	; 10
     5bc:	d8 07       	cpc	r29, r24
     5be:	29 f4       	brne	.+10     	; 0x5ca <usart_init_rs232+0x10c>
     5c0:	61 e0       	ldi	r22, 0x01	; 1
     5c2:	85 e0       	ldi	r24, 0x05	; 5
     5c4:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     5c8:	e0 c0       	rjmp	.+448    	; 0x78a <usart_init_rs232+0x2cc>
     5ca:	c1 15       	cp	r28, r1
     5cc:	eb e0       	ldi	r30, 0x0B	; 11
     5ce:	de 07       	cpc	r29, r30
     5d0:	29 f4       	brne	.+10     	; 0x5dc <usart_init_rs232+0x11e>
     5d2:	61 e0       	ldi	r22, 0x01	; 1
     5d4:	86 e0       	ldi	r24, 0x06	; 6
     5d6:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     5da:	d7 c0       	rjmp	.+430    	; 0x78a <usart_init_rs232+0x2cc>
     5dc:	c0 34       	cpi	r28, 0x40	; 64
     5de:	f8 e0       	ldi	r31, 0x08	; 8
     5e0:	df 07       	cpc	r29, r31
     5e2:	29 f4       	brne	.+10     	; 0x5ee <usart_init_rs232+0x130>
     5e4:	62 e0       	ldi	r22, 0x02	; 2
     5e6:	83 e0       	ldi	r24, 0x03	; 3
     5e8:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     5ec:	ce c0       	rjmp	.+412    	; 0x78a <usart_init_rs232+0x2cc>
     5ee:	c0 34       	cpi	r28, 0x40	; 64
     5f0:	89 e0       	ldi	r24, 0x09	; 9
     5f2:	d8 07       	cpc	r29, r24
     5f4:	29 f4       	brne	.+10     	; 0x600 <usart_init_rs232+0x142>
     5f6:	62 e0       	ldi	r22, 0x02	; 2
     5f8:	84 e0       	ldi	r24, 0x04	; 4
     5fa:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     5fe:	c5 c0       	rjmp	.+394    	; 0x78a <usart_init_rs232+0x2cc>
     600:	c0 34       	cpi	r28, 0x40	; 64
     602:	ea e0       	ldi	r30, 0x0A	; 10
     604:	de 07       	cpc	r29, r30
     606:	29 f4       	brne	.+10     	; 0x612 <usart_init_rs232+0x154>
     608:	62 e0       	ldi	r22, 0x02	; 2
     60a:	85 e0       	ldi	r24, 0x05	; 5
     60c:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     610:	bc c0       	rjmp	.+376    	; 0x78a <usart_init_rs232+0x2cc>
     612:	c0 34       	cpi	r28, 0x40	; 64
     614:	fb e0       	ldi	r31, 0x0B	; 11
     616:	df 07       	cpc	r29, r31
     618:	29 f4       	brne	.+10     	; 0x624 <usart_init_rs232+0x166>
     61a:	62 e0       	ldi	r22, 0x02	; 2
     61c:	86 e0       	ldi	r24, 0x06	; 6
     61e:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     622:	b3 c0       	rjmp	.+358    	; 0x78a <usart_init_rs232+0x2cc>
     624:	c0 39       	cpi	r28, 0x90	; 144
     626:	88 e0       	ldi	r24, 0x08	; 8
     628:	d8 07       	cpc	r29, r24
     62a:	29 f4       	brne	.+10     	; 0x636 <usart_init_rs232+0x178>
     62c:	64 e0       	ldi	r22, 0x04	; 4
     62e:	83 e0       	ldi	r24, 0x03	; 3
     630:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     634:	aa c0       	rjmp	.+340    	; 0x78a <usart_init_rs232+0x2cc>
     636:	c0 39       	cpi	r28, 0x90	; 144
     638:	e9 e0       	ldi	r30, 0x09	; 9
     63a:	de 07       	cpc	r29, r30
     63c:	29 f4       	brne	.+10     	; 0x648 <usart_init_rs232+0x18a>
     63e:	64 e0       	ldi	r22, 0x04	; 4
     640:	84 e0       	ldi	r24, 0x04	; 4
     642:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     646:	a1 c0       	rjmp	.+322    	; 0x78a <usart_init_rs232+0x2cc>
     648:	c0 39       	cpi	r28, 0x90	; 144
     64a:	fa e0       	ldi	r31, 0x0A	; 10
     64c:	df 07       	cpc	r29, r31
     64e:	29 f4       	brne	.+10     	; 0x65a <usart_init_rs232+0x19c>
     650:	64 e0       	ldi	r22, 0x04	; 4
     652:	85 e0       	ldi	r24, 0x05	; 5
     654:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     658:	98 c0       	rjmp	.+304    	; 0x78a <usart_init_rs232+0x2cc>
     65a:	c0 39       	cpi	r28, 0x90	; 144
     65c:	8b e0       	ldi	r24, 0x0B	; 11
     65e:	d8 07       	cpc	r29, r24
     660:	29 f4       	brne	.+10     	; 0x66c <usart_init_rs232+0x1ae>
     662:	64 e0       	ldi	r22, 0x04	; 4
     664:	86 e0       	ldi	r24, 0x06	; 6
     666:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     66a:	8f c0       	rjmp	.+286    	; 0x78a <usart_init_rs232+0x2cc>
     66c:	c0 3c       	cpi	r28, 0xC0	; 192
     66e:	e8 e0       	ldi	r30, 0x08	; 8
     670:	de 07       	cpc	r29, r30
     672:	29 f4       	brne	.+10     	; 0x67e <usart_init_rs232+0x1c0>
     674:	68 e0       	ldi	r22, 0x08	; 8
     676:	83 e0       	ldi	r24, 0x03	; 3
     678:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     67c:	86 c0       	rjmp	.+268    	; 0x78a <usart_init_rs232+0x2cc>
     67e:	c0 3c       	cpi	r28, 0xC0	; 192
     680:	f9 e0       	ldi	r31, 0x09	; 9
     682:	df 07       	cpc	r29, r31
     684:	29 f4       	brne	.+10     	; 0x690 <usart_init_rs232+0x1d2>
     686:	68 e0       	ldi	r22, 0x08	; 8
     688:	84 e0       	ldi	r24, 0x04	; 4
     68a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     68e:	7d c0       	rjmp	.+250    	; 0x78a <usart_init_rs232+0x2cc>
     690:	c0 3c       	cpi	r28, 0xC0	; 192
     692:	8a e0       	ldi	r24, 0x0A	; 10
     694:	d8 07       	cpc	r29, r24
     696:	29 f4       	brne	.+10     	; 0x6a2 <usart_init_rs232+0x1e4>
     698:	68 e0       	ldi	r22, 0x08	; 8
     69a:	85 e0       	ldi	r24, 0x05	; 5
     69c:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     6a0:	74 c0       	rjmp	.+232    	; 0x78a <usart_init_rs232+0x2cc>
     6a2:	c0 3c       	cpi	r28, 0xC0	; 192
     6a4:	eb e0       	ldi	r30, 0x0B	; 11
     6a6:	de 07       	cpc	r29, r30
     6a8:	29 f4       	brne	.+10     	; 0x6b4 <usart_init_rs232+0x1f6>
     6aa:	68 e0       	ldi	r22, 0x08	; 8
     6ac:	86 e0       	ldi	r24, 0x06	; 6
     6ae:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     6b2:	6b c0       	rjmp	.+214    	; 0x78a <usart_init_rs232+0x2cc>
     6b4:	c0 3a       	cpi	r28, 0xA0	; 160
     6b6:	f8 e0       	ldi	r31, 0x08	; 8
     6b8:	df 07       	cpc	r29, r31
     6ba:	29 f4       	brne	.+10     	; 0x6c6 <usart_init_rs232+0x208>
     6bc:	60 e1       	ldi	r22, 0x10	; 16
     6be:	83 e0       	ldi	r24, 0x03	; 3
     6c0:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     6c4:	62 c0       	rjmp	.+196    	; 0x78a <usart_init_rs232+0x2cc>
     6c6:	c0 3a       	cpi	r28, 0xA0	; 160
     6c8:	89 e0       	ldi	r24, 0x09	; 9
     6ca:	d8 07       	cpc	r29, r24
     6cc:	29 f4       	brne	.+10     	; 0x6d8 <usart_init_rs232+0x21a>
     6ce:	60 e1       	ldi	r22, 0x10	; 16
     6d0:	84 e0       	ldi	r24, 0x04	; 4
     6d2:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     6d6:	59 c0       	rjmp	.+178    	; 0x78a <usart_init_rs232+0x2cc>
     6d8:	c0 3a       	cpi	r28, 0xA0	; 160
     6da:	ea e0       	ldi	r30, 0x0A	; 10
     6dc:	de 07       	cpc	r29, r30
     6de:	29 f4       	brne	.+10     	; 0x6ea <usart_init_rs232+0x22c>
     6e0:	60 e1       	ldi	r22, 0x10	; 16
     6e2:	85 e0       	ldi	r24, 0x05	; 5
     6e4:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     6e8:	50 c0       	rjmp	.+160    	; 0x78a <usart_init_rs232+0x2cc>
     6ea:	c0 3a       	cpi	r28, 0xA0	; 160
     6ec:	fb e0       	ldi	r31, 0x0B	; 11
     6ee:	df 07       	cpc	r29, r31
     6f0:	29 f4       	brne	.+10     	; 0x6fc <usart_init_rs232+0x23e>
     6f2:	60 e1       	ldi	r22, 0x10	; 16
     6f4:	86 e0       	ldi	r24, 0x06	; 6
     6f6:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     6fa:	47 c0       	rjmp	.+142    	; 0x78a <usart_init_rs232+0x2cc>
     6fc:	c0 3b       	cpi	r28, 0xB0	; 176
     6fe:	88 e0       	ldi	r24, 0x08	; 8
     700:	d8 07       	cpc	r29, r24
     702:	29 f4       	brne	.+10     	; 0x70e <usart_init_rs232+0x250>
     704:	60 e2       	ldi	r22, 0x20	; 32
     706:	83 e0       	ldi	r24, 0x03	; 3
     708:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     70c:	3e c0       	rjmp	.+124    	; 0x78a <usart_init_rs232+0x2cc>
     70e:	c0 3b       	cpi	r28, 0xB0	; 176
     710:	e9 e0       	ldi	r30, 0x09	; 9
     712:	de 07       	cpc	r29, r30
     714:	29 f4       	brne	.+10     	; 0x720 <usart_init_rs232+0x262>
     716:	60 e2       	ldi	r22, 0x20	; 32
     718:	84 e0       	ldi	r24, 0x04	; 4
     71a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     71e:	35 c0       	rjmp	.+106    	; 0x78a <usart_init_rs232+0x2cc>
     720:	c0 3b       	cpi	r28, 0xB0	; 176
     722:	fa e0       	ldi	r31, 0x0A	; 10
     724:	df 07       	cpc	r29, r31
     726:	29 f4       	brne	.+10     	; 0x732 <usart_init_rs232+0x274>
     728:	60 e2       	ldi	r22, 0x20	; 32
     72a:	85 e0       	ldi	r24, 0x05	; 5
     72c:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     730:	2c c0       	rjmp	.+88     	; 0x78a <usart_init_rs232+0x2cc>
     732:	c0 3b       	cpi	r28, 0xB0	; 176
     734:	8b e0       	ldi	r24, 0x0B	; 11
     736:	d8 07       	cpc	r29, r24
     738:	29 f4       	brne	.+10     	; 0x744 <usart_init_rs232+0x286>
     73a:	60 e2       	ldi	r22, 0x20	; 32
     73c:	86 e0       	ldi	r24, 0x06	; 6
     73e:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     742:	23 c0       	rjmp	.+70     	; 0x78a <usart_init_rs232+0x2cc>
     744:	c0 38       	cpi	r28, 0x80	; 128
     746:	e4 e0       	ldi	r30, 0x04	; 4
     748:	de 07       	cpc	r29, r30
     74a:	29 f4       	brne	.+10     	; 0x756 <usart_init_rs232+0x298>
     74c:	60 e4       	ldi	r22, 0x40	; 64
     74e:	83 e0       	ldi	r24, 0x03	; 3
     750:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     754:	1a c0       	rjmp	.+52     	; 0x78a <usart_init_rs232+0x2cc>
     756:	c0 39       	cpi	r28, 0x90	; 144
     758:	f4 e0       	ldi	r31, 0x04	; 4
     75a:	df 07       	cpc	r29, r31
     75c:	29 f4       	brne	.+10     	; 0x768 <usart_init_rs232+0x2aa>
     75e:	60 e4       	ldi	r22, 0x40	; 64
     760:	84 e0       	ldi	r24, 0x04	; 4
     762:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     766:	11 c0       	rjmp	.+34     	; 0x78a <usart_init_rs232+0x2cc>
     768:	c0 3a       	cpi	r28, 0xA0	; 160
     76a:	84 e0       	ldi	r24, 0x04	; 4
     76c:	d8 07       	cpc	r29, r24
     76e:	29 f4       	brne	.+10     	; 0x77a <usart_init_rs232+0x2bc>
     770:	60 e4       	ldi	r22, 0x40	; 64
     772:	85 e0       	ldi	r24, 0x05	; 5
     774:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     778:	08 c0       	rjmp	.+16     	; 0x78a <usart_init_rs232+0x2cc>
     77a:	c0 3b       	cpi	r28, 0xB0	; 176
     77c:	e4 e0       	ldi	r30, 0x04	; 4
     77e:	de 07       	cpc	r29, r30
     780:	21 f4       	brne	.+8      	; 0x78a <usart_init_rs232+0x2cc>
     782:	60 e4       	ldi	r22, 0x40	; 64
     784:	86 e0       	ldi	r24, 0x06	; 6
     786:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <sysclk_enable_module>
     78a:	8d 81       	ldd	r24, Y+5	; 0x05
     78c:	8f 73       	andi	r24, 0x3F	; 63
     78e:	8d 83       	std	Y+5, r24	; 0x05
     790:	f8 01       	movw	r30, r16
     792:	95 81       	ldd	r25, Z+5	; 0x05
     794:	84 81       	ldd	r24, Z+4	; 0x04
     796:	89 2b       	or	r24, r25
     798:	96 81       	ldd	r25, Z+6	; 0x06
     79a:	91 11       	cpse	r25, r1
     79c:	98 e0       	ldi	r25, 0x08	; 8
     79e:	89 2b       	or	r24, r25
     7a0:	8d 83       	std	Y+5, r24	; 0x05
     7a2:	f8 01       	movw	r30, r16
     7a4:	40 81       	ld	r20, Z
     7a6:	51 81       	ldd	r21, Z+1	; 0x01
     7a8:	62 81       	ldd	r22, Z+2	; 0x02
     7aa:	73 81       	ldd	r23, Z+3	; 0x03
     7ac:	00 e0       	ldi	r16, 0x00	; 0
     7ae:	18 e4       	ldi	r17, 0x48	; 72
     7b0:	28 ee       	ldi	r18, 0xE8	; 232
     7b2:	31 e0       	ldi	r19, 0x01	; 1
     7b4:	ce 01       	movw	r24, r28
     7b6:	70 dd       	rcall	.-1312   	; 0x298 <usart_set_baudrate>
     7b8:	9c 81       	ldd	r25, Y+4	; 0x04
     7ba:	98 60       	ori	r25, 0x08	; 8
     7bc:	9c 83       	std	Y+4, r25	; 0x04
     7be:	9c 81       	ldd	r25, Y+4	; 0x04
     7c0:	90 61       	ori	r25, 0x10	; 16
     7c2:	9c 83       	std	Y+4, r25	; 0x04
     7c4:	df 91       	pop	r29
     7c6:	cf 91       	pop	r28
     7c8:	1f 91       	pop	r17
     7ca:	0f 91       	pop	r16
     7cc:	08 95       	ret

000007ce <__portable_avr_delay_cycles>:
	pressure_sensor.model = model;
	pressure_sensor.select_pin = select_pin;
	pressure_sensor.spi = spi;
	pressure_sensor.osr = osr;
	return pressure_sensor;
}
     7ce:	04 c0       	rjmp	.+8      	; 0x7d8 <__portable_avr_delay_cycles+0xa>
     7d0:	61 50       	subi	r22, 0x01	; 1
     7d2:	71 09       	sbc	r23, r1
     7d4:	81 09       	sbc	r24, r1
     7d6:	91 09       	sbc	r25, r1
     7d8:	61 15       	cp	r22, r1
     7da:	71 05       	cpc	r23, r1
     7dc:	81 05       	cpc	r24, r1
     7de:	91 05       	cpc	r25, r1
     7e0:	b9 f7       	brne	.-18     	; 0x7d0 <__portable_avr_delay_cycles+0x2>
     7e2:	08 95       	ret

000007e4 <read16>:
     7e4:	0f 93       	push	r16
     7e6:	1f 93       	push	r17
     7e8:	cf 93       	push	r28
     7ea:	df 93       	push	r29
     7ec:	8c 01       	movw	r16, r24
     7ee:	63 d4       	rcall	.+2246   	; 0x10b6 <spiread>
     7f0:	c8 2f       	mov	r28, r24
     7f2:	d0 e0       	ldi	r29, 0x00	; 0
     7f4:	dc 2f       	mov	r29, r28
     7f6:	cc 27       	eor	r28, r28
     7f8:	c8 01       	movw	r24, r16
     7fa:	5d d4       	rcall	.+2234   	; 0x10b6 <spiread>
     7fc:	9e 01       	movw	r18, r28
     7fe:	28 2b       	or	r18, r24
     800:	c9 01       	movw	r24, r18
     802:	df 91       	pop	r29
     804:	cf 91       	pop	r28
     806:	1f 91       	pop	r17
     808:	0f 91       	pop	r16
     80a:	08 95       	ret

0000080c <read24>:
     80c:	cf 92       	push	r12
     80e:	df 92       	push	r13
     810:	ef 92       	push	r14
     812:	ff 92       	push	r15
     814:	cf 93       	push	r28
     816:	df 93       	push	r29
     818:	ec 01       	movw	r28, r24
     81a:	4d d4       	rcall	.+2202   	; 0x10b6 <spiread>
     81c:	c8 2e       	mov	r12, r24
     81e:	d1 2c       	mov	r13, r1
     820:	e1 2c       	mov	r14, r1
     822:	f1 2c       	mov	r15, r1
     824:	76 01       	movw	r14, r12
     826:	dd 24       	eor	r13, r13
     828:	cc 24       	eor	r12, r12
     82a:	ce 01       	movw	r24, r28
     82c:	44 d4       	rcall	.+2184   	; 0x10b6 <spiread>
     82e:	d8 2a       	or	r13, r24
     830:	ce 01       	movw	r24, r28
     832:	41 d4       	rcall	.+2178   	; 0x10b6 <spiread>
     834:	a7 01       	movw	r20, r14
     836:	96 01       	movw	r18, r12
     838:	28 2b       	or	r18, r24
     83a:	ca 01       	movw	r24, r20
     83c:	b9 01       	movw	r22, r18
     83e:	df 91       	pop	r29
     840:	cf 91       	pop	r28
     842:	ff 90       	pop	r15
     844:	ef 90       	pop	r14
     846:	df 90       	pop	r13
     848:	cf 90       	pop	r12
     84a:	08 95       	ret

0000084c <define_new_MS56XX_default_OSR>:
	MS56XX_t pressure_sensor;
	pressure_sensor.model = model;
	pressure_sensor.select_pin = select_pin;
	pressure_sensor.spi = spi;
	pressure_sensor.osr = osr;
	return pressure_sensor;
     84c:	fc 01       	movw	r30, r24
     84e:	20 83       	st	Z, r18
     850:	41 83       	std	Z+1, r20	; 0x01
     852:	52 83       	std	Z+2, r21	; 0x02
     854:	63 83       	std	Z+3, r22	; 0x03
     856:	15 86       	std	Z+13, r1	; 0x0d
}

MS56XX_t define_new_MS56XX_default_OSR(SENSOR_TYPE model, SPI_t* spi, ioport_pin_t select_pin)
{
	return define_new_MS56XX(model, spi, select_pin, OSR_4096); //Default to highest oversampling rate if not provided
}
     858:	08 95       	ret

0000085a <pressureSensorReset>:

void pressureSensorReset(MS56XX_t* sensor)
{
     85a:	cf 93       	push	r28
     85c:	df 93       	push	r29
     85e:	ec 01       	movw	r28, r24
	spiselect(sensor->select_pin);
     860:	88 81       	ld	r24, Y
     862:	37 d4       	rcall	.+2158   	; 0x10d2 <spiselect>
	spiwrite(sensor->spi, 0b00011110);
     864:	6e e1       	ldi	r22, 0x1E	; 30
     866:	89 81       	ldd	r24, Y+1	; 0x01
     868:	9a 81       	ldd	r25, Y+2	; 0x02
     86a:	2d d4       	rcall	.+2138   	; 0x10c6 <spiwrite>
	delay_ms(5);
     86c:	6b e2       	ldi	r22, 0x2B	; 43
     86e:	78 e6       	ldi	r23, 0x68	; 104
     870:	80 e0       	ldi	r24, 0x00	; 0
     872:	90 e0       	ldi	r25, 0x00	; 0
	spideselect(sensor->select_pin);
     874:	ac df       	rcall	.-168    	; 0x7ce <__portable_avr_delay_cycles>
     876:	88 81       	ld	r24, Y
     878:	40 d4       	rcall	.+2176   	; 0x10fa <spideselect>
	delay_ms(1);
     87a:	66 ed       	ldi	r22, 0xD6	; 214
     87c:	74 e1       	ldi	r23, 0x14	; 20
     87e:	80 e0       	ldi	r24, 0x00	; 0
     880:	90 e0       	ldi	r25, 0x00	; 0
     882:	a5 df       	rcall	.-182    	; 0x7ce <__portable_avr_delay_cycles>
}
     884:	df 91       	pop	r29
     886:	cf 91       	pop	r28
     888:	08 95       	ret

0000088a <calibratePressureSensor>:

void calibratePressureSensor(MS56XX_t* sensor)
//Set up the appropriate SPI before calling this
{
     88a:	cf 93       	push	r28
     88c:	df 93       	push	r29
     88e:	ec 01       	movw	r28, r24
	pressureSensorReset(sensor);
     890:	e4 df       	rcall	.-56     	; 0x85a <pressureSensorReset>
	
	//Get all the lovely little calibration constants
	spiselect(sensor->select_pin);
     892:	88 81       	ld	r24, Y
     894:	1e d4       	rcall	.+2108   	; 0x10d2 <spiselect>
	spiwrite(sensor->spi, 0b10100010); //Bits 1 - 3 are 001, for C1
     896:	62 ea       	ldi	r22, 0xA2	; 162
     898:	89 81       	ldd	r24, Y+1	; 0x01
     89a:	9a 81       	ldd	r25, Y+2	; 0x02
     89c:	14 d4       	rcall	.+2088   	; 0x10c6 <spiwrite>
	sensor->SENSt1 = read16(sensor->spi);
     89e:	89 81       	ldd	r24, Y+1	; 0x01
     8a0:	9a 81       	ldd	r25, Y+2	; 0x02
     8a2:	a0 df       	rcall	.-192    	; 0x7e4 <read16>
     8a4:	8e 87       	std	Y+14, r24	; 0x0e
     8a6:	9f 87       	std	Y+15, r25	; 0x0f
	spideselect(sensor->select_pin);
     8a8:	88 81       	ld	r24, Y
     8aa:	27 d4       	rcall	.+2126   	; 0x10fa <spideselect>
     8ac:	88 81       	ld	r24, Y

	spiselect(sensor->select_pin);
     8ae:	11 d4       	rcall	.+2082   	; 0x10d2 <spiselect>
     8b0:	64 ea       	ldi	r22, 0xA4	; 164
	spiwrite(sensor->spi, 0b10100100); //010 = 2, for C2
     8b2:	89 81       	ldd	r24, Y+1	; 0x01
     8b4:	9a 81       	ldd	r25, Y+2	; 0x02
     8b6:	07 d4       	rcall	.+2062   	; 0x10c6 <spiwrite>
     8b8:	89 81       	ldd	r24, Y+1	; 0x01
	sensor->OFFt1 = read16(sensor->spi);
     8ba:	9a 81       	ldd	r25, Y+2	; 0x02
     8bc:	93 df       	rcall	.-218    	; 0x7e4 <read16>
     8be:	88 8b       	std	Y+16, r24	; 0x10
     8c0:	99 8b       	std	Y+17, r25	; 0x11
     8c2:	88 81       	ld	r24, Y
	spideselect(sensor->select_pin);
     8c4:	1a d4       	rcall	.+2100   	; 0x10fa <spideselect>
     8c6:	88 81       	ld	r24, Y

	spiselect(sensor->select_pin);
     8c8:	04 d4       	rcall	.+2056   	; 0x10d2 <spiselect>
     8ca:	66 ea       	ldi	r22, 0xA6	; 166
     8cc:	89 81       	ldd	r24, Y+1	; 0x01
	spiwrite(sensor->spi, 0b10100110); // 011 = 3, for C3
     8ce:	9a 81       	ldd	r25, Y+2	; 0x02
     8d0:	fa d3       	rcall	.+2036   	; 0x10c6 <spiwrite>
     8d2:	89 81       	ldd	r24, Y+1	; 0x01
	sensor->TCS = read16(sensor->spi);
     8d4:	9a 81       	ldd	r25, Y+2	; 0x02
     8d6:	86 df       	rcall	.-244    	; 0x7e4 <read16>
     8d8:	8a 8b       	std	Y+18, r24	; 0x12
     8da:	9b 8b       	std	Y+19, r25	; 0x13
	spideselect(sensor->select_pin);
     8dc:	88 81       	ld	r24, Y
     8de:	0d d4       	rcall	.+2074   	; 0x10fa <spideselect>

	spiselect(sensor->select_pin);
     8e0:	88 81       	ld	r24, Y
     8e2:	f7 d3       	rcall	.+2030   	; 0x10d2 <spiselect>
	spiwrite(sensor->spi, 0b10101000); // 100 = 4
     8e4:	68 ea       	ldi	r22, 0xA8	; 168
     8e6:	89 81       	ldd	r24, Y+1	; 0x01
     8e8:	9a 81       	ldd	r25, Y+2	; 0x02
     8ea:	ed d3       	rcall	.+2010   	; 0x10c6 <spiwrite>
	sensor->TCO = read16(sensor->spi);
     8ec:	89 81       	ldd	r24, Y+1	; 0x01
     8ee:	9a 81       	ldd	r25, Y+2	; 0x02
     8f0:	79 df       	rcall	.-270    	; 0x7e4 <read16>
     8f2:	8c 8b       	std	Y+20, r24	; 0x14
	spideselect(sensor->select_pin);
     8f4:	9d 8b       	std	Y+21, r25	; 0x15
     8f6:	88 81       	ld	r24, Y

	spiselect(sensor->select_pin);
     8f8:	00 d4       	rcall	.+2048   	; 0x10fa <spideselect>
     8fa:	88 81       	ld	r24, Y
	spiwrite(sensor->spi, 0b10101010); // 101 = 5
     8fc:	ea d3       	rcall	.+2004   	; 0x10d2 <spiselect>
     8fe:	6a ea       	ldi	r22, 0xAA	; 170
     900:	89 81       	ldd	r24, Y+1	; 0x01
     902:	9a 81       	ldd	r25, Y+2	; 0x02
	sensor->Tref = read16(sensor->spi);
     904:	e0 d3       	rcall	.+1984   	; 0x10c6 <spiwrite>
     906:	89 81       	ldd	r24, Y+1	; 0x01
     908:	9a 81       	ldd	r25, Y+2	; 0x02
     90a:	6c df       	rcall	.-296    	; 0x7e4 <read16>
     90c:	8e 8b       	std	Y+22, r24	; 0x16
	spideselect(sensor->select_pin);
     90e:	9f 8b       	std	Y+23, r25	; 0x17
     910:	88 81       	ld	r24, Y
     912:	f3 d3       	rcall	.+2022   	; 0x10fa <spideselect>


	spiselect(sensor->select_pin);
     914:	88 81       	ld	r24, Y
     916:	dd d3       	rcall	.+1978   	; 0x10d2 <spiselect>
     918:	6c ea       	ldi	r22, 0xAC	; 172
	spiwrite(sensor->spi, 0b10101100); // 110 = 6
     91a:	89 81       	ldd	r24, Y+1	; 0x01
     91c:	9a 81       	ldd	r25, Y+2	; 0x02
     91e:	d3 d3       	rcall	.+1958   	; 0x10c6 <spiwrite>
     920:	89 81       	ldd	r24, Y+1	; 0x01
     922:	9a 81       	ldd	r25, Y+2	; 0x02
	sensor->TEMPSENS = read16(sensor->spi);
     924:	5f df       	rcall	.-322    	; 0x7e4 <read16>
     926:	88 8f       	std	Y+24, r24	; 0x18
     928:	99 8f       	std	Y+25, r25	; 0x19
     92a:	88 81       	ld	r24, Y
     92c:	e6 d3       	rcall	.+1996   	; 0x10fa <spideselect>
     92e:	df 91       	pop	r29
	spideselect(sensor->select_pin);
     930:	cf 91       	pop	r28
     932:	08 95       	ret

00000934 <get_read_info>:
     934:	82 30       	cpi	r24, 0x02	; 2
			sensor->OFFt1, 
			sensor->TCS, 
			sensor->TCO, 
			sensor->Tref, 
			sensor->TEMPSENS);*/
}
     936:	29 f1       	breq	.+74     	; 0x982 <get_read_info+0x4e>
     938:	28 f4       	brcc	.+10     	; 0x944 <get_read_info+0x10>
     93a:	88 23       	and	r24, r24
	sensor->data.temperature = TEMP; //In hundredths of degree celsius
 }
 
 uint8_t get_read_info(OSR_Settings osr, uint8_t* D1_read_cmd, uint8_t* D2_read_cmd, uint16_t* delay_time_us)
 {
	 switch (osr)
     93c:	41 f0       	breq	.+16     	; 0x94e <get_read_info+0x1a>
     93e:	81 30       	cpi	r24, 0x01	; 1
     940:	99 f0       	breq	.+38     	; 0x968 <get_read_info+0x34>
     942:	46 c0       	rjmp	.+140    	; 0x9d0 <get_read_info+0x9c>
     944:	83 30       	cpi	r24, 0x03	; 3
     946:	51 f1       	breq	.+84     	; 0x99c <get_read_info+0x68>
     948:	84 30       	cpi	r24, 0x04	; 4
     94a:	a9 f1       	breq	.+106    	; 0x9b6 <get_read_info+0x82>
     94c:	41 c0       	rjmp	.+130    	; 0x9d0 <get_read_info+0x9c>
	 {
		 case OSR_4096:
			*D1_read_cmd = 0x48;
     94e:	88 e4       	ldi	r24, 0x48	; 72
     950:	fb 01       	movw	r30, r22
     952:	80 83       	st	Z, r24
			*D2_read_cmd = 0x58;
     954:	88 e5       	ldi	r24, 0x58	; 88
     956:	fa 01       	movw	r30, r20
     958:	80 83       	st	Z, r24
			*delay_time_us = 9040;
     95a:	80 e5       	ldi	r24, 0x50	; 80
     95c:	93 e2       	ldi	r25, 0x23	; 35
     95e:	f9 01       	movw	r30, r18
     960:	80 83       	st	Z, r24
     962:	91 83       	std	Z+1, r25	; 0x01
			*delay_time_us = 600;
			break;
		default:
			return 1; //Error
	 }
	 return 0; //Success
     964:	80 e0       	ldi	r24, 0x00	; 0
	 {
		 case OSR_4096:
			*D1_read_cmd = 0x48;
			*D2_read_cmd = 0x58;
			*delay_time_us = 9040;
			break;
     966:	08 95       	ret
		case OSR_2048:
			*D1_read_cmd = 0x46;
     968:	86 e4       	ldi	r24, 0x46	; 70
     96a:	fb 01       	movw	r30, r22
     96c:	80 83       	st	Z, r24
			*D2_read_cmd = 0x56;
     96e:	86 e5       	ldi	r24, 0x56	; 86
     970:	fa 01       	movw	r30, r20
     972:	80 83       	st	Z, r24
			*delay_time_us = 4540;
     974:	8c eb       	ldi	r24, 0xBC	; 188
     976:	91 e1       	ldi	r25, 0x11	; 17
     978:	f9 01       	movw	r30, r18
     97a:	80 83       	st	Z, r24
     97c:	91 83       	std	Z+1, r25	; 0x01
			*delay_time_us = 600;
			break;
		default:
			return 1; //Error
	 }
	 return 0; //Success
     97e:	80 e0       	ldi	r24, 0x00	; 0
			break;
		case OSR_2048:
			*D1_read_cmd = 0x46;
			*D2_read_cmd = 0x56;
			*delay_time_us = 4540;
			break;
     980:	08 95       	ret
		case OSR_1024:
			*D1_read_cmd = 0x44;
     982:	84 e4       	ldi	r24, 0x44	; 68
     984:	fb 01       	movw	r30, r22
     986:	80 83       	st	Z, r24
			*D2_read_cmd = 0x54;
     988:	84 e5       	ldi	r24, 0x54	; 84
     98a:	fa 01       	movw	r30, r20
     98c:	80 83       	st	Z, r24
			*delay_time_us = 2280;
     98e:	88 ee       	ldi	r24, 0xE8	; 232
     990:	98 e0       	ldi	r25, 0x08	; 8
     992:	f9 01       	movw	r30, r18
     994:	80 83       	st	Z, r24
     996:	91 83       	std	Z+1, r25	; 0x01
			*delay_time_us = 600;
			break;
		default:
			return 1; //Error
	 }
	 return 0; //Success
     998:	80 e0       	ldi	r24, 0x00	; 0
			break;
		case OSR_1024:
			*D1_read_cmd = 0x44;
			*D2_read_cmd = 0x54;
			*delay_time_us = 2280;
			break;
     99a:	08 95       	ret
		case OSR_512:
			*D1_read_cmd = 0x42;
     99c:	82 e4       	ldi	r24, 0x42	; 66
     99e:	fb 01       	movw	r30, r22
     9a0:	80 83       	st	Z, r24
			*D2_read_cmd = 0x52;
     9a2:	82 e5       	ldi	r24, 0x52	; 82
     9a4:	fa 01       	movw	r30, r20
     9a6:	80 83       	st	Z, r24
			*delay_time_us = 1170;
     9a8:	82 e9       	ldi	r24, 0x92	; 146
     9aa:	94 e0       	ldi	r25, 0x04	; 4
     9ac:	f9 01       	movw	r30, r18
     9ae:	80 83       	st	Z, r24
     9b0:	91 83       	std	Z+1, r25	; 0x01
			*delay_time_us = 600;
			break;
		default:
			return 1; //Error
	 }
	 return 0; //Success
     9b2:	80 e0       	ldi	r24, 0x00	; 0
			break;
		case OSR_512:
			*D1_read_cmd = 0x42;
			*D2_read_cmd = 0x52;
			*delay_time_us = 1170;
			break;
     9b4:	08 95       	ret
		case OSR_256:
			*D1_read_cmd = 0x40;
     9b6:	80 e4       	ldi	r24, 0x40	; 64
     9b8:	fb 01       	movw	r30, r22
     9ba:	80 83       	st	Z, r24
			*D2_read_cmd = 0x50;
     9bc:	80 e5       	ldi	r24, 0x50	; 80
     9be:	fa 01       	movw	r30, r20
     9c0:	80 83       	st	Z, r24
			*delay_time_us = 600;
     9c2:	88 e5       	ldi	r24, 0x58	; 88
     9c4:	92 e0       	ldi	r25, 0x02	; 2
     9c6:	f9 01       	movw	r30, r18
     9c8:	80 83       	st	Z, r24
     9ca:	91 83       	std	Z+1, r25	; 0x01
			break;
		default:
			return 1; //Error
	 }
	 return 0; //Success
     9cc:	80 e0       	ldi	r24, 0x00	; 0
			break;
		case OSR_256:
			*D1_read_cmd = 0x40;
			*D2_read_cmd = 0x50;
			*delay_time_us = 600;
			break;
     9ce:	08 95       	ret
		default:
			return 1; //Error
     9d0:	81 e0       	ldi	r24, 0x01	; 1
	 }
	 return 0; //Success
 }
     9d2:	08 95       	ret

000009d4 <readMS56XX>:
			sensor->TEMPSENS);*/
}


void readMS56XX(MS56XX_t* sensor)
 {
     9d4:	2f 92       	push	r2
     9d6:	3f 92       	push	r3
     9d8:	4f 92       	push	r4
     9da:	5f 92       	push	r5
     9dc:	6f 92       	push	r6
     9de:	7f 92       	push	r7
     9e0:	8f 92       	push	r8
     9e2:	9f 92       	push	r9
     9e4:	af 92       	push	r10
     9e6:	bf 92       	push	r11
     9e8:	cf 92       	push	r12
     9ea:	df 92       	push	r13
     9ec:	ef 92       	push	r14
     9ee:	ff 92       	push	r15
     9f0:	0f 93       	push	r16
     9f2:	1f 93       	push	r17
     9f4:	cf 93       	push	r28
     9f6:	df 93       	push	r29
     9f8:	cd b7       	in	r28, 0x3d	; 61
     9fa:	de b7       	in	r29, 0x3e	; 62
     9fc:	e5 97       	sbiw	r28, 0x35	; 53
     9fe:	cd bf       	out	0x3d, r28	; 61
     a00:	de bf       	out	0x3e, r29	; 62
     a02:	4c 01       	movw	r8, r24
	uint32_t rawPressure = 0; //D1
	uint32_t rawTemp = 0; //D2
	
	//Assume data is valid unless any of the cases checked for are met
	sensor->data.valid = 1;
     a04:	81 e0       	ldi	r24, 0x01	; 1
     a06:	d4 01       	movw	r26, r8
     a08:	1c 96       	adiw	r26, 0x0c	; 12
     a0a:	8c 93       	st	X, r24
     a0c:	1c 97       	sbiw	r26, 0x0c	; 12
	
	uint16_t delay_time;
	uint8_t D1_cmd, D2_cmd;
	if (get_read_info(sensor->osr, &D1_cmd, &D2_cmd, &delay_time)) //Return flag of 1 = OSR not supported
     a0e:	9e 01       	movw	r18, r28
     a10:	2f 5f       	subi	r18, 0xFF	; 255
     a12:	3f 4f       	sbci	r19, 0xFF	; 255
     a14:	ae 01       	movw	r20, r28
     a16:	4c 5f       	subi	r20, 0xFC	; 252
     a18:	5f 4f       	sbci	r21, 0xFF	; 255
     a1a:	be 01       	movw	r22, r28
     a1c:	6d 5f       	subi	r22, 0xFD	; 253
     a1e:	7f 4f       	sbci	r23, 0xFF	; 255
     a20:	1d 96       	adiw	r26, 0x0d	; 13
     a22:	8c 91       	ld	r24, X
     a24:	87 df       	rcall	.-242    	; 0x934 <get_read_info>
     a26:	88 23       	and	r24, r24
     a28:	19 f0       	breq	.+6      	; 0xa30 <readMS56XX+0x5c>
	{
		//Mark data as invalid and exit function
		sensor->data.valid = 0;
     a2a:	f4 01       	movw	r30, r8
     a2c:	14 86       	std	Z+12, r1	; 0x0c
		return;
     a2e:	2d c3       	rjmp	.+1626   	; 0x108a <readMS56XX+0x6b6>
	}
	//If get_read_info succeeded, D1_cmd, D2_cmd, and delay_time will now have the appropriate values for the selected OSR

	//Ask for raw pressure, 4096 OSR
	spiselect(sensor->select_pin);
     a30:	d4 01       	movw	r26, r8
     a32:	8c 91       	ld	r24, X
     a34:	4e d3       	rcall	.+1692   	; 0x10d2 <spiselect>
	spiwrite(sensor->spi, D1_cmd);
     a36:	6b 81       	ldd	r22, Y+3	; 0x03
     a38:	f4 01       	movw	r30, r8
     a3a:	81 81       	ldd	r24, Z+1	; 0x01
     a3c:	92 81       	ldd	r25, Z+2	; 0x02
     a3e:	43 d3       	rcall	.+1670   	; 0x10c6 <spiwrite>
	spideselect(sensor->select_pin);
     a40:	d4 01       	movw	r26, r8
     a42:	8c 91       	ld	r24, X
     a44:	5a d3       	rcall	.+1716   	; 0x10fa <spideselect>
     a46:	49 81       	ldd	r20, Y+1	; 0x01

	delay_us(delay_time);
     a48:	5a 81       	ldd	r21, Y+2	; 0x02
     a4a:	41 15       	cp	r20, r1
     a4c:	51 05       	cpc	r21, r1
     a4e:	d1 f1       	breq	.+116    	; 0xac4 <readMS56XX+0xf0>
     a50:	a1 2c       	mov	r10, r1
     a52:	0f 2e       	mov	r0, r31
     a54:	f8 e4       	ldi	r31, 0x48	; 72
     a56:	bf 2e       	mov	r11, r31
     a58:	f0 2d       	mov	r31, r0
     a5a:	0f 2e       	mov	r0, r31
     a5c:	f8 ee       	ldi	r31, 0xE8	; 232
     a5e:	cf 2e       	mov	r12, r31
     a60:	f0 2d       	mov	r31, r0
     a62:	dd 24       	eor	r13, r13
     a64:	d3 94       	inc	r13
     a66:	e1 2c       	mov	r14, r1
     a68:	f1 2c       	mov	r15, r1
     a6a:	00 e0       	ldi	r16, 0x00	; 0
     a6c:	10 e0       	ldi	r17, 0x00	; 0
     a6e:	24 2f       	mov	r18, r20
     a70:	35 2f       	mov	r19, r21
     a72:	40 e0       	ldi	r20, 0x00	; 0
     a74:	50 e0       	ldi	r21, 0x00	; 0
     a76:	60 e0       	ldi	r22, 0x00	; 0
     a78:	70 e0       	ldi	r23, 0x00	; 0
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	0e 94 92 10 	call	0x2124	; 0x2124 <__muldi3>
     a82:	0f 2e       	mov	r0, r31
     a84:	f6 e0       	ldi	r31, 0x06	; 6
     a86:	af 2e       	mov	r10, r31
     a88:	f0 2d       	mov	r31, r0
     a8a:	b1 2c       	mov	r11, r1
     a8c:	c1 2c       	mov	r12, r1
     a8e:	d1 2c       	mov	r13, r1
     a90:	0e 94 e5 10 	call	0x21ca	; 0x21ca <__udivdi3>
     a94:	21 5c       	subi	r18, 0xC1	; 193
     a96:	3d 4b       	sbci	r19, 0xBD	; 189
     a98:	40 4f       	sbci	r20, 0xF0	; 240
     a9a:	5f 4f       	sbci	r21, 0xFF	; 255
     a9c:	6f 4f       	sbci	r22, 0xFF	; 255
     a9e:	7f 4f       	sbci	r23, 0xFF	; 255
     aa0:	8f 4f       	sbci	r24, 0xFF	; 255
     aa2:	9f 4f       	sbci	r25, 0xFF	; 255
     aa4:	0e 94 b8 0f 	call	0x1f70	; 0x1f70 <__floatundisf>
     aa8:	20 e0       	ldi	r18, 0x00	; 0
     aaa:	34 e2       	ldi	r19, 0x24	; 36
     aac:	44 e7       	ldi	r20, 0x74	; 116
     aae:	59 e4       	ldi	r21, 0x49	; 73
     ab0:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <__divsf3>
     ab4:	0e 94 15 0f 	call	0x1e2a	; 0x1e2a <__fixunssfdi>
     ab8:	62 2f       	mov	r22, r18
     aba:	73 2f       	mov	r23, r19
     abc:	84 2f       	mov	r24, r20
     abe:	95 2f       	mov	r25, r21
     ac0:	86 de       	rcall	.-756    	; 0x7ce <__portable_avr_delay_cycles>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <readMS56XX+0xfa>
     ac4:	66 e0       	ldi	r22, 0x06	; 6
     ac6:	70 e0       	ldi	r23, 0x00	; 0
     ac8:	80 e0       	ldi	r24, 0x00	; 0
     aca:	90 e0       	ldi	r25, 0x00	; 0
     acc:	80 de       	rcall	.-768    	; 0x7ce <__portable_avr_delay_cycles>
     ace:	f4 01       	movw	r30, r8

	//Read off raw pressure (D1)
	spiselect(sensor->select_pin);
     ad0:	80 81       	ld	r24, Z
     ad2:	ff d2       	rcall	.+1534   	; 0x10d2 <spiselect>
     ad4:	60 e0       	ldi	r22, 0x00	; 0
	spiwrite(sensor->spi, 0x0);
     ad6:	d4 01       	movw	r26, r8
     ad8:	11 96       	adiw	r26, 0x01	; 1
     ada:	8d 91       	ld	r24, X+
     adc:	9c 91       	ld	r25, X
     ade:	12 97       	sbiw	r26, 0x02	; 2
     ae0:	f2 d2       	rcall	.+1508   	; 0x10c6 <spiwrite>
     ae2:	f4 01       	movw	r30, r8
	rawPressure = read24(sensor->spi);
     ae4:	81 81       	ldd	r24, Z+1	; 0x01
     ae6:	92 81       	ldd	r25, Z+2	; 0x02
     ae8:	91 de       	rcall	.-734    	; 0x80c <read24>
     aea:	6c a7       	std	Y+44, r22	; 0x2c
     aec:	7d a7       	std	Y+45, r23	; 0x2d
     aee:	8e a7       	std	Y+46, r24	; 0x2e
     af0:	9f a7       	std	Y+47, r25	; 0x2f
	spideselect(sensor->select_pin);
     af2:	d4 01       	movw	r26, r8
     af4:	8c 91       	ld	r24, X
     af6:	01 d3       	rcall	.+1538   	; 0x10fa <spideselect>
	
	//Ask for raw temperature, 4096 OSR
	spiselect(sensor->select_pin);
     af8:	f4 01       	movw	r30, r8
     afa:	80 81       	ld	r24, Z
     afc:	ea d2       	rcall	.+1492   	; 0x10d2 <spiselect>
	spiwrite(sensor->spi, D2_cmd); //OSR = 4096
     afe:	6c 81       	ldd	r22, Y+4	; 0x04
     b00:	d4 01       	movw	r26, r8
     b02:	11 96       	adiw	r26, 0x01	; 1
     b04:	8d 91       	ld	r24, X+
     b06:	9c 91       	ld	r25, X
     b08:	12 97       	sbiw	r26, 0x02	; 2
     b0a:	dd d2       	rcall	.+1466   	; 0x10c6 <spiwrite>
     b0c:	f4 01       	movw	r30, r8
	spideselect(sensor->select_pin);
     b0e:	80 81       	ld	r24, Z
     b10:	f4 d2       	rcall	.+1512   	; 0x10fa <spideselect>
     b12:	49 81       	ldd	r20, Y+1	; 0x01
     b14:	5a 81       	ldd	r21, Y+2	; 0x02
	
	delay_us(delay_time);
     b16:	41 15       	cp	r20, r1
     b18:	51 05       	cpc	r21, r1
     b1a:	d1 f1       	breq	.+116    	; 0xb90 <readMS56XX+0x1bc>
     b1c:	a1 2c       	mov	r10, r1
     b1e:	0f 2e       	mov	r0, r31
     b20:	f8 e4       	ldi	r31, 0x48	; 72
     b22:	bf 2e       	mov	r11, r31
     b24:	f0 2d       	mov	r31, r0
     b26:	0f 2e       	mov	r0, r31
     b28:	f8 ee       	ldi	r31, 0xE8	; 232
     b2a:	cf 2e       	mov	r12, r31
     b2c:	f0 2d       	mov	r31, r0
     b2e:	dd 24       	eor	r13, r13
     b30:	d3 94       	inc	r13
     b32:	e1 2c       	mov	r14, r1
     b34:	f1 2c       	mov	r15, r1
     b36:	00 e0       	ldi	r16, 0x00	; 0
     b38:	10 e0       	ldi	r17, 0x00	; 0
     b3a:	24 2f       	mov	r18, r20
     b3c:	35 2f       	mov	r19, r21
     b3e:	40 e0       	ldi	r20, 0x00	; 0
     b40:	50 e0       	ldi	r21, 0x00	; 0
     b42:	60 e0       	ldi	r22, 0x00	; 0
     b44:	70 e0       	ldi	r23, 0x00	; 0
     b46:	80 e0       	ldi	r24, 0x00	; 0
     b48:	90 e0       	ldi	r25, 0x00	; 0
     b4a:	0e 94 92 10 	call	0x2124	; 0x2124 <__muldi3>
     b4e:	0f 2e       	mov	r0, r31
     b50:	f6 e0       	ldi	r31, 0x06	; 6
     b52:	af 2e       	mov	r10, r31
     b54:	f0 2d       	mov	r31, r0
     b56:	b1 2c       	mov	r11, r1
     b58:	c1 2c       	mov	r12, r1
     b5a:	d1 2c       	mov	r13, r1
     b5c:	0e 94 e5 10 	call	0x21ca	; 0x21ca <__udivdi3>
     b60:	21 5c       	subi	r18, 0xC1	; 193
     b62:	3d 4b       	sbci	r19, 0xBD	; 189
     b64:	40 4f       	sbci	r20, 0xF0	; 240
     b66:	5f 4f       	sbci	r21, 0xFF	; 255
     b68:	6f 4f       	sbci	r22, 0xFF	; 255
     b6a:	7f 4f       	sbci	r23, 0xFF	; 255
     b6c:	8f 4f       	sbci	r24, 0xFF	; 255
     b6e:	9f 4f       	sbci	r25, 0xFF	; 255
     b70:	0e 94 b8 0f 	call	0x1f70	; 0x1f70 <__floatundisf>
     b74:	20 e0       	ldi	r18, 0x00	; 0
     b76:	34 e2       	ldi	r19, 0x24	; 36
     b78:	44 e7       	ldi	r20, 0x74	; 116
     b7a:	59 e4       	ldi	r21, 0x49	; 73
     b7c:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <__divsf3>
     b80:	0e 94 15 0f 	call	0x1e2a	; 0x1e2a <__fixunssfdi>
     b84:	62 2f       	mov	r22, r18
     b86:	73 2f       	mov	r23, r19
     b88:	84 2f       	mov	r24, r20
     b8a:	95 2f       	mov	r25, r21
     b8c:	20 de       	rcall	.-960    	; 0x7ce <__portable_avr_delay_cycles>
     b8e:	05 c0       	rjmp	.+10     	; 0xb9a <readMS56XX+0x1c6>
     b90:	66 e0       	ldi	r22, 0x06	; 6
     b92:	70 e0       	ldi	r23, 0x00	; 0
     b94:	80 e0       	ldi	r24, 0x00	; 0
     b96:	90 e0       	ldi	r25, 0x00	; 0
     b98:	1a de       	rcall	.-972    	; 0x7ce <__portable_avr_delay_cycles>

	//Read off raw temperature (D2)
	spiselect(sensor->select_pin);
     b9a:	d4 01       	movw	r26, r8
     b9c:	8c 91       	ld	r24, X
     b9e:	99 d2       	rcall	.+1330   	; 0x10d2 <spiselect>
	spiwrite(sensor->spi, 0x0);
     ba0:	60 e0       	ldi	r22, 0x00	; 0
     ba2:	f4 01       	movw	r30, r8
     ba4:	81 81       	ldd	r24, Z+1	; 0x01
     ba6:	92 81       	ldd	r25, Z+2	; 0x02
     ba8:	8e d2       	rcall	.+1308   	; 0x10c6 <spiwrite>
     baa:	d4 01       	movw	r26, r8
	rawTemp = read24(sensor->spi);
     bac:	11 96       	adiw	r26, 0x01	; 1
     bae:	8d 91       	ld	r24, X+
     bb0:	9c 91       	ld	r25, X
     bb2:	12 97       	sbiw	r26, 0x02	; 2
     bb4:	2b de       	rcall	.-938    	; 0x80c <read24>
     bb6:	6b 01       	movw	r12, r22
     bb8:	7c 01       	movw	r14, r24
     bba:	f4 01       	movw	r30, r8
     bbc:	80 81       	ld	r24, Z
	spideselect(sensor->select_pin);
     bbe:	9d d2       	rcall	.+1338   	; 0x10fa <spideselect>
     bc0:	d4 01       	movw	r26, r8
     bc2:	56 96       	adiw	r26, 0x16	; 22
     bc4:	4d 91       	ld	r20, X+
	
	int32_t dT = rawTemp - (int32_t)(((int64_t)sensor->Tref) << 8);
	int32_t TEMP = (int32_t)(((int32_t)2000) + ((int32_t)(((int64_t)dT) * ((int64_t)sensor->TEMPSENS) >> 23)));
     bc6:	5c 91       	ld	r21, X
     bc8:	57 97       	sbiw	r26, 0x17	; 23
     bca:	24 2f       	mov	r18, r20
     bcc:	35 2f       	mov	r19, r21
     bce:	40 e0       	ldi	r20, 0x00	; 0
     bd0:	50 e0       	ldi	r21, 0x00	; 0
     bd2:	60 e0       	ldi	r22, 0x00	; 0
     bd4:	70 e0       	ldi	r23, 0x00	; 0
     bd6:	80 e0       	ldi	r24, 0x00	; 0
     bd8:	90 e0       	ldi	r25, 0x00	; 0
     bda:	08 e0       	ldi	r16, 0x08	; 8
     bdc:	0e 94 41 11 	call	0x2282	; 0x2282 <__ashldi3>
     be0:	2d 83       	std	Y+5, r18	; 0x05
     be2:	3e 83       	std	Y+6, r19	; 0x06
     be4:	4f 83       	std	Y+7, r20	; 0x07
     be6:	58 87       	std	Y+8, r21	; 0x08
     be8:	69 87       	std	Y+9, r22	; 0x09
     bea:	7a 87       	std	Y+10, r23	; 0x0a
     bec:	8b 87       	std	Y+11, r24	; 0x0b
     bee:	9c 87       	std	Y+12, r25	; 0x0c
     bf0:	97 01       	movw	r18, r14
     bf2:	86 01       	movw	r16, r12
     bf4:	8d 81       	ldd	r24, Y+5	; 0x05
     bf6:	9e 81       	ldd	r25, Y+6	; 0x06
     bf8:	af 81       	ldd	r26, Y+7	; 0x07
     bfa:	b8 85       	ldd	r27, Y+8	; 0x08
     bfc:	08 1b       	sub	r16, r24
     bfe:	19 0b       	sbc	r17, r25
     c00:	2a 0b       	sbc	r18, r26
     c02:	3b 0b       	sbc	r19, r27
     c04:	0d 83       	std	Y+5, r16	; 0x05
     c06:	1e 83       	std	Y+6, r17	; 0x06
     c08:	2f 83       	std	Y+7, r18	; 0x07
     c0a:	38 87       	std	Y+8, r19	; 0x08
     c0c:	33 0f       	add	r19, r19
     c0e:	00 0b       	sbc	r16, r16
     c10:	10 2f       	mov	r17, r16
     c12:	98 01       	movw	r18, r16
     c14:	09 8b       	std	Y+17, r16	; 0x11
     c16:	1a 8b       	std	Y+18, r17	; 0x12
     c18:	2b 8b       	std	Y+19, r18	; 0x13
     c1a:	3c 8b       	std	Y+20, r19	; 0x14
     c1c:	d4 01       	movw	r26, r8
     c1e:	58 96       	adiw	r26, 0x18	; 24
     c20:	4d 91       	ld	r20, X+
     c22:	5c 91       	ld	r21, X
     c24:	59 97       	sbiw	r26, 0x19	; 25
     c26:	ad 80       	ldd	r10, Y+5	; 0x05
     c28:	be 80       	ldd	r11, Y+6	; 0x06
     c2a:	cf 80       	ldd	r12, Y+7	; 0x07
     c2c:	d8 84       	ldd	r13, Y+8	; 0x08
     c2e:	e9 88       	ldd	r14, Y+17	; 0x11
     c30:	fe 2c       	mov	r15, r14
     c32:	0e 2d       	mov	r16, r14
     c34:	1e 2d       	mov	r17, r14
     c36:	24 2f       	mov	r18, r20
     c38:	35 2f       	mov	r19, r21
     c3a:	40 e0       	ldi	r20, 0x00	; 0
     c3c:	50 e0       	ldi	r21, 0x00	; 0
     c3e:	60 e0       	ldi	r22, 0x00	; 0
     c40:	70 e0       	ldi	r23, 0x00	; 0
     c42:	80 e0       	ldi	r24, 0x00	; 0
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	0e 94 92 10 	call	0x2124	; 0x2124 <__muldi3>
     c4a:	07 e1       	ldi	r16, 0x17	; 23
     c4c:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <__ashrdi3>
     c50:	82 2f       	mov	r24, r18
     c52:	93 2f       	mov	r25, r19
     c54:	a4 2f       	mov	r26, r20
     c56:	b5 2f       	mov	r27, r21
     c58:	8d 87       	std	Y+13, r24	; 0x0d
     c5a:	9e 87       	std	Y+14, r25	; 0x0e
     c5c:	af 87       	std	Y+15, r26	; 0x0f
     c5e:	b8 8b       	std	Y+16, r27	; 0x10
     c60:	8c 01       	movw	r16, r24
     c62:	9d 01       	movw	r18, r26
     c64:	00 53       	subi	r16, 0x30	; 48
     c66:	18 4f       	sbci	r17, 0xF8	; 248
     c68:	2f 4f       	sbci	r18, 0xFF	; 255
     c6a:	3f 4f       	sbci	r19, 0xFF	; 255
     c6c:	0d 8b       	std	Y+21, r16	; 0x15
     c6e:	1e 8b       	std	Y+22, r17	; 0x16
     c70:	2f 8b       	std	Y+23, r18	; 0x17
     c72:	38 8f       	std	Y+24, r19	; 0x18
     c74:	00 3d       	cpi	r16, 0xD0	; 208
     c76:	17 40       	sbci	r17, 0x07	; 7
     c78:	21 05       	cpc	r18, r1
	
	int32_t T2 = 0;
	int64_t OFF2 = 0;
	int64_t SENS2 = 0;
	
	if (TEMP < 2000)
     c7a:	31 05       	cpc	r19, r1
     c7c:	0c f0       	brlt	.+2      	; 0xc80 <readMS56XX+0x2ac>
     c7e:	87 c0       	rjmp	.+270    	; 0xd8e <readMS56XX+0x3ba>
     c80:	fe 2c       	mov	r15, r14
     c82:	0e 2d       	mov	r16, r14
     c84:	1e 2d       	mov	r17, r14
	{
		T2 = ((int64_t)dT) * ((int64_t)dT) / ((int64_t)2147483648);
     c86:	2a 2d       	mov	r18, r10
     c88:	3b 2d       	mov	r19, r11
     c8a:	4c 2d       	mov	r20, r12
     c8c:	5d 2d       	mov	r21, r13
     c8e:	60 2f       	mov	r22, r16
     c90:	70 2f       	mov	r23, r16
     c92:	80 2f       	mov	r24, r16
     c94:	9e 2d       	mov	r25, r14
     c96:	0e 94 92 10 	call	0x2124	; 0x2124 <__muldi3>
     c9a:	c2 2e       	mov	r12, r18
     c9c:	d3 2e       	mov	r13, r19
     c9e:	e4 2e       	mov	r14, r20
     ca0:	f5 2e       	mov	r15, r21
     ca2:	06 2f       	mov	r16, r22
     ca4:	17 2f       	mov	r17, r23
     ca6:	a8 2e       	mov	r10, r24
     ca8:	b9 2e       	mov	r11, r25
     caa:	a0 e0       	ldi	r26, 0x00	; 0
     cac:	0e 94 8a 11 	call	0x2314	; 0x2314 <__cmpdi2_s8>
     cb0:	84 f4       	brge	.+32     	; 0xcd2 <readMS56XX+0x2fe>
     cb2:	21 50       	subi	r18, 0x01	; 1
     cb4:	31 09       	sbc	r19, r1
     cb6:	41 09       	sbc	r20, r1
     cb8:	50 48       	sbci	r21, 0x80	; 128
     cba:	6f 4f       	sbci	r22, 0xFF	; 255
     cbc:	7f 4f       	sbci	r23, 0xFF	; 255
     cbe:	8f 4f       	sbci	r24, 0xFF	; 255
     cc0:	9f 4f       	sbci	r25, 0xFF	; 255
     cc2:	c2 2e       	mov	r12, r18
     cc4:	d3 2e       	mov	r13, r19
     cc6:	e4 2e       	mov	r14, r20
     cc8:	f5 2e       	mov	r15, r21
     cca:	06 2f       	mov	r16, r22
     ccc:	17 2f       	mov	r17, r23
     cce:	a8 2e       	mov	r10, r24
     cd0:	b9 2e       	mov	r11, r25
     cd2:	2c 2d       	mov	r18, r12
     cd4:	3d 2d       	mov	r19, r13
     cd6:	4e 2d       	mov	r20, r14
     cd8:	5f 2d       	mov	r21, r15
     cda:	60 2f       	mov	r22, r16
     cdc:	71 2f       	mov	r23, r17
     cde:	8a 2d       	mov	r24, r10
     ce0:	9b 2d       	mov	r25, r11
     ce2:	0f e1       	ldi	r16, 0x1F	; 31
     ce4:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <__ashrdi3>
     ce8:	29 8f       	std	Y+25, r18	; 0x19
     cea:	3a 8f       	std	Y+26, r19	; 0x1a
     cec:	4b 8f       	std	Y+27, r20	; 0x1b
     cee:	5c 8f       	std	Y+28, r21	; 0x1c
     cf0:	4d 84       	ldd	r4, Y+13	; 0x0d
     cf2:	5e 84       	ldd	r5, Y+14	; 0x0e
     cf4:	6f 84       	ldd	r6, Y+15	; 0x0f
		OFF2 = ((int64_t)61) * ((int64_t)(TEMP - 2000)) * ((int64_t)(TEMP - 2000)) >> 4;
     cf6:	78 88       	ldd	r7, Y+16	; 0x10
     cf8:	77 0c       	add	r7, r7
     cfa:	44 08       	sbc	r4, r4
     cfc:	54 2c       	mov	r5, r4
     cfe:	32 01       	movw	r6, r4
     d00:	2d 85       	ldd	r18, Y+13	; 0x0d
     d02:	3e 85       	ldd	r19, Y+14	; 0x0e
     d04:	4f 85       	ldd	r20, Y+15	; 0x0f
     d06:	58 89       	ldd	r21, Y+16	; 0x10
     d08:	64 2d       	mov	r22, r4
     d0a:	74 2d       	mov	r23, r4
     d0c:	84 2d       	mov	r24, r4
     d0e:	94 2d       	mov	r25, r4
     d10:	02 e0       	ldi	r16, 0x02	; 2
     d12:	0e 94 41 11 	call	0x2282	; 0x2282 <__ashldi3>
     d16:	a2 2e       	mov	r10, r18
     d18:	b3 2e       	mov	r11, r19
     d1a:	c4 2e       	mov	r12, r20
     d1c:	d5 2e       	mov	r13, r21
     d1e:	e6 2e       	mov	r14, r22
     d20:	f7 2e       	mov	r15, r23
     d22:	e8 2f       	mov	r30, r24
     d24:	19 2f       	mov	r17, r25
     d26:	04 e0       	ldi	r16, 0x04	; 4
     d28:	0e 94 41 11 	call	0x2282	; 0x2282 <__ashldi3>
     d2c:	0e 2f       	mov	r16, r30
     d2e:	0e 94 81 11 	call	0x2302	; 0x2302 <__subdi3>
     d32:	ad 84       	ldd	r10, Y+13	; 0x0d
     d34:	be 84       	ldd	r11, Y+14	; 0x0e
     d36:	cf 84       	ldd	r12, Y+15	; 0x0f
     d38:	d8 88       	ldd	r13, Y+16	; 0x10
     d3a:	e4 2c       	mov	r14, r4
     d3c:	f4 2c       	mov	r15, r4
     d3e:	04 2d       	mov	r16, r4
     d40:	14 2d       	mov	r17, r4
     d42:	0e 94 78 11 	call	0x22f0	; 0x22f0 <__adddi3>
     d46:	0e 94 92 10 	call	0x2124	; 0x2124 <__muldi3>
     d4a:	04 e0       	ldi	r16, 0x04	; 4
     d4c:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <__ashrdi3>
     d50:	2d 8f       	std	Y+29, r18	; 0x1d
     d52:	3e 8f       	std	Y+30, r19	; 0x1e
     d54:	4f 8f       	std	Y+31, r20	; 0x1f
     d56:	58 a3       	std	Y+32, r21	; 0x20
     d58:	69 a3       	std	Y+33, r22	; 0x21
     d5a:	7a a3       	std	Y+34, r23	; 0x22
     d5c:	8b a3       	std	Y+35, r24	; 0x23
     d5e:	29 2e       	mov	r2, r25
     d60:	2a 2d       	mov	r18, r10
     d62:	3b 2d       	mov	r19, r11
     d64:	4c 2d       	mov	r20, r12
		SENS2 = ((int64_t)2) * ((int64_t)(TEMP - 2000)) * ((int64_t)(TEMP - 2000));
     d66:	5d 2d       	mov	r21, r13
     d68:	64 2d       	mov	r22, r4
     d6a:	74 2d       	mov	r23, r4
     d6c:	84 2d       	mov	r24, r4
     d6e:	94 2d       	mov	r25, r4
     d70:	01 e0       	ldi	r16, 0x01	; 1
     d72:	0e 94 41 11 	call	0x2282	; 0x2282 <__ashldi3>
     d76:	04 2d       	mov	r16, r4
     d78:	0e 94 92 10 	call	0x2124	; 0x2124 <__muldi3>
     d7c:	2d 87       	std	Y+13, r18	; 0x0d
     d7e:	3c a3       	std	Y+36, r19	; 0x24
     d80:	4d a3       	std	Y+37, r20	; 0x25
     d82:	5e a3       	std	Y+38, r21	; 0x26
     d84:	6f a3       	std	Y+39, r22	; 0x27
     d86:	78 a7       	std	Y+40, r23	; 0x28
     d88:	89 a7       	std	Y+41, r24	; 0x29
     d8a:	9a a7       	std	Y+42, r25	; 0x2a
     d8c:	14 c0       	rjmp	.+40     	; 0xdb6 <readMS56XX+0x3e2>
     d8e:	1d 86       	std	Y+13, r1	; 0x0d
     d90:	1c a2       	std	Y+36, r1	; 0x24
     d92:	1d a2       	std	Y+37, r1	; 0x25
	}
	else
	{
	    T2 = 0;
		OFF2 = 0;
		SENS2 = 0;	
     d94:	1e a2       	std	Y+38, r1	; 0x26
     d96:	1f a2       	std	Y+39, r1	; 0x27
     d98:	18 a6       	std	Y+40, r1	; 0x28
     d9a:	19 a6       	std	Y+41, r1	; 0x29
     d9c:	1a a6       	std	Y+42, r1	; 0x2a
     d9e:	1d 8e       	std	Y+29, r1	; 0x1d
     da0:	1e 8e       	std	Y+30, r1	; 0x1e
     da2:	1f 8e       	std	Y+31, r1	; 0x1f
		SENS2 = ((int64_t)2) * ((int64_t)(TEMP - 2000)) * ((int64_t)(TEMP - 2000));
	}
	else
	{
	    T2 = 0;
		OFF2 = 0;
     da4:	18 a2       	std	Y+32, r1	; 0x20
     da6:	19 a2       	std	Y+33, r1	; 0x21
     da8:	1a a2       	std	Y+34, r1	; 0x22
     daa:	1b a2       	std	Y+35, r1	; 0x23
     dac:	21 2c       	mov	r2, r1
     dae:	19 8e       	std	Y+25, r1	; 0x19
     db0:	1a 8e       	std	Y+26, r1	; 0x1a
     db2:	1b 8e       	std	Y+27, r1	; 0x1b
		OFF2 = ((int64_t)61) * ((int64_t)(TEMP - 2000)) * ((int64_t)(TEMP - 2000)) >> 4;
		SENS2 = ((int64_t)2) * ((int64_t)(TEMP - 2000)) * ((int64_t)(TEMP - 2000));
	}
	else
	{
	    T2 = 0;
     db4:	1c 8e       	std	Y+28, r1	; 0x1c
     db6:	8d 89       	ldd	r24, Y+21	; 0x15
     db8:	9e 89       	ldd	r25, Y+22	; 0x16
     dba:	af 89       	ldd	r26, Y+23	; 0x17
		OFF2 = 0;
		SENS2 = 0;	
	} 
	
	if (TEMP<-1500)
     dbc:	b8 8d       	ldd	r27, Y+24	; 0x18
     dbe:	84 32       	cpi	r24, 0x24	; 36
     dc0:	ea ef       	ldi	r30, 0xFA	; 250
     dc2:	9e 07       	cpc	r25, r30
     dc4:	ef ef       	ldi	r30, 0xFF	; 255
     dc6:	ae 07       	cpc	r26, r30
     dc8:	be 07       	cpc	r27, r30
     dca:	0c f0       	brlt	.+2      	; 0xdce <readMS56XX+0x3fa>
     dcc:	5d c0       	rjmp	.+186    	; 0xe88 <readMS56XX+0x4b4>
     dce:	2d 89       	ldd	r18, Y+21	; 0x15
     dd0:	3e 89       	ldd	r19, Y+22	; 0x16
     dd2:	4f 89       	ldd	r20, Y+23	; 0x17
	{
		OFF2 += ((int64_t)15) * (((int64_t) TEMP) + ((int64_t) 1500))^2; 
     dd4:	58 8d       	ldd	r21, Y+24	; 0x18
     dd6:	6c 01       	movw	r12, r24
     dd8:	7d 01       	movw	r14, r26
     dda:	ff 0c       	add	r15, r15
     ddc:	cc 08       	sbc	r12, r12
     dde:	dc 2c       	mov	r13, r12
     de0:	76 01       	movw	r14, r12
     de2:	6c 2d       	mov	r22, r12
     de4:	7c 2d       	mov	r23, r12
     de6:	8c 2d       	mov	r24, r12
     de8:	9c 2d       	mov	r25, r12
     dea:	24 52       	subi	r18, 0x24	; 36
     dec:	3a 4f       	sbci	r19, 0xFA	; 250
     dee:	4f 4f       	sbci	r20, 0xFF	; 255
     df0:	5f 4f       	sbci	r21, 0xFF	; 255
     df2:	6f 4f       	sbci	r22, 0xFF	; 255
     df4:	7f 4f       	sbci	r23, 0xFF	; 255
     df6:	8f 4f       	sbci	r24, 0xFF	; 255
     df8:	9f 4f       	sbci	r25, 0xFF	; 255
     dfa:	32 2e       	mov	r3, r18
     dfc:	43 2e       	mov	r4, r19
     dfe:	54 2e       	mov	r5, r20
     e00:	65 2e       	mov	r6, r21
     e02:	76 2e       	mov	r7, r22
     e04:	b7 2f       	mov	r27, r23
     e06:	a8 2f       	mov	r26, r24
     e08:	f9 2f       	mov	r31, r25
     e0a:	04 e0       	ldi	r16, 0x04	; 4
     e0c:	0e 94 41 11 	call	0x2282	; 0x2282 <__ashldi3>
     e10:	a3 2c       	mov	r10, r3
     e12:	b4 2c       	mov	r11, r4
     e14:	c5 2c       	mov	r12, r5
     e16:	d6 2c       	mov	r13, r6
     e18:	e7 2c       	mov	r14, r7
     e1a:	fb 2e       	mov	r15, r27
     e1c:	0a 2f       	mov	r16, r26
     e1e:	1f 2f       	mov	r17, r31
     e20:	0e 94 81 11 	call	0x2302	; 0x2302 <__subdi3>
     e24:	e2 e0       	ldi	r30, 0x02	; 2
     e26:	2e 27       	eor	r18, r30
     e28:	ad 8c       	ldd	r10, Y+29	; 0x1d
     e2a:	be 8c       	ldd	r11, Y+30	; 0x1e
     e2c:	cf 8c       	ldd	r12, Y+31	; 0x1f
     e2e:	d8 a0       	ldd	r13, Y+32	; 0x20
     e30:	e9 a0       	ldd	r14, Y+33	; 0x21
     e32:	fa a0       	ldd	r15, Y+34	; 0x22
     e34:	0b a1       	ldd	r16, Y+35	; 0x23
     e36:	12 2d       	mov	r17, r2
     e38:	0e 94 78 11 	call	0x22f0	; 0x22f0 <__adddi3>
     e3c:	2d 8f       	std	Y+29, r18	; 0x1d
     e3e:	3e 8f       	std	Y+30, r19	; 0x1e
     e40:	4f 8f       	std	Y+31, r20	; 0x1f
     e42:	58 a3       	std	Y+32, r21	; 0x20
     e44:	69 a3       	std	Y+33, r22	; 0x21
     e46:	7a a3       	std	Y+34, r23	; 0x22
     e48:	8b a3       	std	Y+35, r24	; 0x23
     e4a:	29 2e       	mov	r2, r25
     e4c:	23 2d       	mov	r18, r3
     e4e:	34 2d       	mov	r19, r4
     e50:	45 2d       	mov	r20, r5
		SENS2 += ((int64_t) 8) * (((int64_t) TEMP) + ((int64_t) 1500) )^2;
     e52:	56 2d       	mov	r21, r6
     e54:	67 2d       	mov	r22, r7
     e56:	7b 2f       	mov	r23, r27
     e58:	8a 2f       	mov	r24, r26
     e5a:	9f 2f       	mov	r25, r31
     e5c:	03 e0       	ldi	r16, 0x03	; 3
     e5e:	0e 94 41 11 	call	0x2282	; 0x2282 <__ashldi3>
     e62:	2e 27       	eor	r18, r30
     e64:	ad 84       	ldd	r10, Y+13	; 0x0d
     e66:	bc a0       	ldd	r11, Y+36	; 0x24
     e68:	cd a0       	ldd	r12, Y+37	; 0x25
     e6a:	de a0       	ldd	r13, Y+38	; 0x26
     e6c:	ef a0       	ldd	r14, Y+39	; 0x27
     e6e:	f8 a4       	ldd	r15, Y+40	; 0x28
     e70:	09 a5       	ldd	r16, Y+41	; 0x29
     e72:	1a a5       	ldd	r17, Y+42	; 0x2a
     e74:	0e 94 78 11 	call	0x22f0	; 0x22f0 <__adddi3>
     e78:	2d 87       	std	Y+13, r18	; 0x0d
     e7a:	3c a3       	std	Y+36, r19	; 0x24
     e7c:	4d a3       	std	Y+37, r20	; 0x25
     e7e:	5e a3       	std	Y+38, r21	; 0x26
     e80:	6f a3       	std	Y+39, r22	; 0x27
     e82:	78 a7       	std	Y+40, r23	; 0x28
     e84:	89 a7       	std	Y+41, r24	; 0x29
     e86:	9a a7       	std	Y+42, r25	; 0x2a
     e88:	d4 01       	movw	r26, r8
     e8a:	13 96       	adiw	r26, 0x03	; 3
     e8c:	8c 91       	ld	r24, X
	}
	uint8_t offshift1, offshift2, sens_shift1, sens_shift2;
	switch (sensor->model)
     e8e:	13 97       	sbiw	r26, 0x03	; 3
     e90:	81 50       	subi	r24, 0x01	; 1
     e92:	82 30       	cpi	r24, 0x02	; 2
     e94:	18 f0       	brcs	.+6      	; 0xe9c <readMS56XX+0x4c8>
     e96:	1c 96       	adiw	r26, 0x0c	; 12
     e98:	1c 92       	st	X, r1
     e9a:	f7 c0       	rjmp	.+494    	; 0x108a <readMS56XX+0x6b6>
			offshift2 = 6;
			sens_shift1 = 16;
			sens_shift2 = 7;
			break;
		default:
			sensor->data.valid = 0;
     e9c:	f4 01       	movw	r30, r8
     e9e:	44 89       	ldd	r20, Z+20	; 0x14
			return;
     ea0:	55 89       	ldd	r21, Z+21	; 0x15
	}
	int64_t OFF = (((int64_t)sensor->OFFt1) << offshift1) +
     ea2:	ad 80       	ldd	r10, Y+5	; 0x05
     ea4:	be 80       	ldd	r11, Y+6	; 0x06
     ea6:	cf 80       	ldd	r12, Y+7	; 0x07
     ea8:	d8 84       	ldd	r13, Y+8	; 0x08
     eaa:	e9 88       	ldd	r14, Y+17	; 0x11
     eac:	fe 2c       	mov	r15, r14
     eae:	0e 2d       	mov	r16, r14
     eb0:	1e 2d       	mov	r17, r14
     eb2:	24 2f       	mov	r18, r20
     eb4:	35 2f       	mov	r19, r21
     eb6:	40 e0       	ldi	r20, 0x00	; 0
     eb8:	50 e0       	ldi	r21, 0x00	; 0
     eba:	60 e0       	ldi	r22, 0x00	; 0
     ebc:	70 e0       	ldi	r23, 0x00	; 0
     ebe:	80 e0       	ldi	r24, 0x00	; 0
     ec0:	90 e0       	ldi	r25, 0x00	; 0
     ec2:	0e 94 92 10 	call	0x2124	; 0x2124 <__muldi3>
     ec6:	06 e0       	ldi	r16, 0x06	; 6
     ec8:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <__ashrdi3>
     ecc:	42 2e       	mov	r4, r18
     ece:	53 2e       	mov	r5, r19
     ed0:	64 2e       	mov	r6, r20
     ed2:	75 2e       	mov	r7, r21
     ed4:	b6 2f       	mov	r27, r22
     ed6:	a7 2f       	mov	r26, r23
     ed8:	38 2e       	mov	r3, r24
     eda:	9b a7       	std	Y+43, r25	; 0x2b
     edc:	f4 01       	movw	r30, r8
     ede:	a0 88       	ldd	r10, Z+16	; 0x10
     ee0:	b1 88       	ldd	r11, Z+17	; 0x11
     ee2:	2a 2d       	mov	r18, r10
     ee4:	3b 2d       	mov	r19, r11
     ee6:	40 e0       	ldi	r20, 0x00	; 0
     ee8:	50 e0       	ldi	r21, 0x00	; 0
     eea:	60 e0       	ldi	r22, 0x00	; 0
     eec:	70 e0       	ldi	r23, 0x00	; 0
     eee:	80 e0       	ldi	r24, 0x00	; 0
     ef0:	90 e0       	ldi	r25, 0x00	; 0
     ef2:	01 e1       	ldi	r16, 0x11	; 17
     ef4:	0e 94 41 11 	call	0x2282	; 0x2282 <__ashldi3>
     ef8:	a2 2e       	mov	r10, r18
     efa:	b3 2e       	mov	r11, r19
     efc:	c4 2e       	mov	r12, r20
     efe:	d5 2e       	mov	r13, r21
     f00:	e6 2e       	mov	r14, r22
     f02:	f7 2e       	mov	r15, r23
     f04:	08 2f       	mov	r16, r24
     f06:	19 2f       	mov	r17, r25
     f08:	24 2d       	mov	r18, r4
     f0a:	35 2d       	mov	r19, r5
     f0c:	46 2d       	mov	r20, r6
     f0e:	57 2d       	mov	r21, r7
     f10:	6b 2f       	mov	r22, r27
     f12:	7a 2f       	mov	r23, r26
     f14:	83 2d       	mov	r24, r3
     f16:	9b a5       	ldd	r25, Y+43	; 0x2b
     f18:	0e 94 78 11 	call	0x22f0	; 0x22f0 <__adddi3>
     f1c:	32 2e       	mov	r3, r18
     f1e:	3b a7       	std	Y+43, r19	; 0x2b
     f20:	48 ab       	std	Y+48, r20	; 0x30
     f22:	59 ab       	std	Y+49, r21	; 0x31
     f24:	6a ab       	std	Y+50, r22	; 0x32
     f26:	7b ab       	std	Y+51, r23	; 0x33
     f28:	8c ab       	std	Y+52, r24	; 0x34
     f2a:	9d ab       	std	Y+53, r25	; 0x35
     f2c:	42 89       	ldd	r20, Z+18	; 0x12
     f2e:	53 89       	ldd	r21, Z+19	; 0x13
     f30:	ad 80       	ldd	r10, Y+5	; 0x05
	((((int64_t)sensor->TCO) * ((int64_t)dT)) >> offshift2);
	
	int64_t SENS = (((int64_t)sensor->SENSt1) << sens_shift1) + ((((int64_t)sensor->TCS) * ((int64_t)dT)) >> sens_shift2);
     f32:	be 80       	ldd	r11, Y+6	; 0x06
     f34:	cf 80       	ldd	r12, Y+7	; 0x07
     f36:	d8 84       	ldd	r13, Y+8	; 0x08
     f38:	e9 88       	ldd	r14, Y+17	; 0x11
     f3a:	fe 2c       	mov	r15, r14
     f3c:	0e 2d       	mov	r16, r14
     f3e:	1e 2d       	mov	r17, r14
     f40:	24 2f       	mov	r18, r20
     f42:	35 2f       	mov	r19, r21
     f44:	40 e0       	ldi	r20, 0x00	; 0
     f46:	50 e0       	ldi	r21, 0x00	; 0
     f48:	60 e0       	ldi	r22, 0x00	; 0
     f4a:	70 e0       	ldi	r23, 0x00	; 0
     f4c:	80 e0       	ldi	r24, 0x00	; 0
     f4e:	90 e0       	ldi	r25, 0x00	; 0
     f50:	0e 94 92 10 	call	0x2124	; 0x2124 <__muldi3>
     f54:	07 e0       	ldi	r16, 0x07	; 7
     f56:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <__ashrdi3>
     f5a:	42 2e       	mov	r4, r18
     f5c:	53 2e       	mov	r5, r19
     f5e:	64 2e       	mov	r6, r20
     f60:	75 2e       	mov	r7, r21
     f62:	b6 2f       	mov	r27, r22
     f64:	a7 2f       	mov	r26, r23
     f66:	8d 83       	std	Y+5, r24	; 0x05
     f68:	99 8b       	std	Y+17, r25	; 0x11
     f6a:	f4 01       	movw	r30, r8
     f6c:	a6 84       	ldd	r10, Z+14	; 0x0e
     f6e:	b7 84       	ldd	r11, Z+15	; 0x0f
     f70:	2a 2d       	mov	r18, r10
     f72:	3b 2d       	mov	r19, r11
     f74:	40 e0       	ldi	r20, 0x00	; 0
     f76:	50 e0       	ldi	r21, 0x00	; 0
     f78:	60 e0       	ldi	r22, 0x00	; 0
     f7a:	70 e0       	ldi	r23, 0x00	; 0
     f7c:	80 e0       	ldi	r24, 0x00	; 0
     f7e:	90 e0       	ldi	r25, 0x00	; 0
     f80:	00 e1       	ldi	r16, 0x10	; 16
     f82:	0e 94 41 11 	call	0x2282	; 0x2282 <__ashldi3>
     f86:	a2 2e       	mov	r10, r18
     f88:	b3 2e       	mov	r11, r19
     f8a:	c4 2e       	mov	r12, r20
     f8c:	d5 2e       	mov	r13, r21
     f8e:	e6 2e       	mov	r14, r22
     f90:	f7 2e       	mov	r15, r23
     f92:	08 2f       	mov	r16, r24
     f94:	19 2f       	mov	r17, r25
     f96:	24 2d       	mov	r18, r4
     f98:	35 2d       	mov	r19, r5
     f9a:	46 2d       	mov	r20, r6
     f9c:	57 2d       	mov	r21, r7
     f9e:	6b 2f       	mov	r22, r27
     fa0:	7a 2f       	mov	r23, r26
     fa2:	8d 81       	ldd	r24, Y+5	; 0x05
     fa4:	99 89       	ldd	r25, Y+17	; 0x11
     fa6:	0e 94 78 11 	call	0x22f0	; 0x22f0 <__adddi3>
     faa:	ad 84       	ldd	r10, Y+13	; 0x0d
     fac:	bc a0       	ldd	r11, Y+36	; 0x24
     fae:	cd a0       	ldd	r12, Y+37	; 0x25
	pressureSensorCalibration.TEMPSENS);*/
				
	/*printf("TEMP: %" PRIi32 "\n", TEMP);
	printf("Pressure: %" PRIi32 "\n", (int32_t)PRESSURE);*/
	
	sensor->data.pressure = (int32_t) PRESSURE; //In pascals
     fb0:	de a0       	ldd	r13, Y+38	; 0x26
     fb2:	ef a0       	ldd	r14, Y+39	; 0x27
     fb4:	f8 a4       	ldd	r15, Y+40	; 0x28
     fb6:	09 a5       	ldd	r16, Y+41	; 0x29
     fb8:	1a a5       	ldd	r17, Y+42	; 0x2a
     fba:	0e 94 81 11 	call	0x2302	; 0x2302 <__subdi3>
     fbe:	cc a4       	ldd	r12, Y+44	; 0x2c
     fc0:	dd a4       	ldd	r13, Y+45	; 0x2d
     fc2:	ee a4       	ldd	r14, Y+46	; 0x2e
     fc4:	ff a4       	ldd	r15, Y+47	; 0x2f
     fc6:	56 01       	movw	r10, r12
     fc8:	67 01       	movw	r12, r14
     fca:	e1 2c       	mov	r14, r1
     fcc:	f1 2c       	mov	r15, r1
     fce:	87 01       	movw	r16, r14
     fd0:	ad 82       	std	Y+5, r10	; 0x05
     fd2:	be 82       	std	Y+6, r11	; 0x06
     fd4:	cf 82       	std	Y+7, r12	; 0x07
     fd6:	d8 86       	std	Y+8, r13	; 0x08
     fd8:	e9 86       	std	Y+9, r14	; 0x09
     fda:	fa 86       	std	Y+10, r15	; 0x0a
     fdc:	0b 87       	std	Y+11, r16	; 0x0b
     fde:	1c 87       	std	Y+12, r17	; 0x0c
     fe0:	e1 2c       	mov	r14, r1
     fe2:	f1 2c       	mov	r15, r1
     fe4:	00 e0       	ldi	r16, 0x00	; 0
     fe6:	10 e0       	ldi	r17, 0x00	; 0
     fe8:	0e 94 92 10 	call	0x2124	; 0x2124 <__muldi3>
     fec:	05 e1       	ldi	r16, 0x15	; 21
     fee:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <__ashrdi3>
     ff2:	42 2e       	mov	r4, r18
     ff4:	53 2e       	mov	r5, r19
     ff6:	64 2e       	mov	r6, r20
     ff8:	75 2e       	mov	r7, r21
     ffa:	b6 2f       	mov	r27, r22
     ffc:	a7 2f       	mov	r26, r23
     ffe:	f8 2f       	mov	r31, r24
    1000:	e9 2f       	mov	r30, r25
    1002:	23 2d       	mov	r18, r3
    1004:	3b a5       	ldd	r19, Y+43	; 0x2b
    1006:	48 a9       	ldd	r20, Y+48	; 0x30
    1008:	59 a9       	ldd	r21, Y+49	; 0x31
    100a:	6a a9       	ldd	r22, Y+50	; 0x32
    100c:	7b a9       	ldd	r23, Y+51	; 0x33
    100e:	8c a9       	ldd	r24, Y+52	; 0x34
    1010:	9d a9       	ldd	r25, Y+53	; 0x35
    1012:	ad 8c       	ldd	r10, Y+29	; 0x1d
    1014:	be 8c       	ldd	r11, Y+30	; 0x1e
    1016:	cf 8c       	ldd	r12, Y+31	; 0x1f
    1018:	d8 a0       	ldd	r13, Y+32	; 0x20
    101a:	e9 a0       	ldd	r14, Y+33	; 0x21
    101c:	fa a0       	ldd	r15, Y+34	; 0x22
    101e:	0b a1       	ldd	r16, Y+35	; 0x23
    1020:	12 2d       	mov	r17, r2
    1022:	0e 94 81 11 	call	0x2302	; 0x2302 <__subdi3>
    1026:	a2 2e       	mov	r10, r18
    1028:	b3 2e       	mov	r11, r19
    102a:	c4 2e       	mov	r12, r20
    102c:	d5 2e       	mov	r13, r21
    102e:	e6 2e       	mov	r14, r22
    1030:	f7 2e       	mov	r15, r23
    1032:	08 2f       	mov	r16, r24
    1034:	19 2f       	mov	r17, r25
    1036:	24 2d       	mov	r18, r4
    1038:	35 2d       	mov	r19, r5
    103a:	46 2d       	mov	r20, r6
    103c:	57 2d       	mov	r21, r7
    103e:	6b 2f       	mov	r22, r27
    1040:	7a 2f       	mov	r23, r26
    1042:	8f 2f       	mov	r24, r31
    1044:	9e 2f       	mov	r25, r30
    1046:	0e 94 81 11 	call	0x2302	; 0x2302 <__subdi3>
    104a:	0f e0       	ldi	r16, 0x0F	; 15
    104c:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <__ashrdi3>
    1050:	d4 01       	movw	r26, r8
    1052:	14 96       	adiw	r26, 0x04	; 4
    1054:	2c 93       	st	X, r18
    1056:	14 97       	sbiw	r26, 0x04	; 4
    1058:	15 96       	adiw	r26, 0x05	; 5
    105a:	3c 93       	st	X, r19
    105c:	15 97       	sbiw	r26, 0x05	; 5
    105e:	16 96       	adiw	r26, 0x06	; 6
    1060:	4c 93       	st	X, r20
    1062:	16 97       	sbiw	r26, 0x06	; 6
    1064:	17 96       	adiw	r26, 0x07	; 7
    1066:	5c 93       	st	X, r21
    1068:	8d 89       	ldd	r24, Y+21	; 0x15
    106a:	9e 89       	ldd	r25, Y+22	; 0x16
    106c:	af 89       	ldd	r26, Y+23	; 0x17
	sensor->data.temperature = TEMP; //In hundredths of degree celsius
    106e:	b8 8d       	ldd	r27, Y+24	; 0x18
    1070:	a9 8c       	ldd	r10, Y+25	; 0x19
    1072:	ba 8c       	ldd	r11, Y+26	; 0x1a
    1074:	cb 8c       	ldd	r12, Y+27	; 0x1b
    1076:	dc 8c       	ldd	r13, Y+28	; 0x1c
    1078:	8a 19       	sub	r24, r10
    107a:	9b 09       	sbc	r25, r11
    107c:	ac 09       	sbc	r26, r12
    107e:	bd 09       	sbc	r27, r13
    1080:	f4 01       	movw	r30, r8
    1082:	80 87       	std	Z+8, r24	; 0x08
    1084:	91 87       	std	Z+9, r25	; 0x09
    1086:	a2 87       	std	Z+10, r26	; 0x0a
    1088:	b3 87       	std	Z+11, r27	; 0x0b
    108a:	e5 96       	adiw	r28, 0x35	; 53
    108c:	cd bf       	out	0x3d, r28	; 61
    108e:	de bf       	out	0x3e, r29	; 62
 }
    1090:	df 91       	pop	r29
    1092:	cf 91       	pop	r28
    1094:	1f 91       	pop	r17
    1096:	0f 91       	pop	r16
    1098:	ff 90       	pop	r15
    109a:	ef 90       	pop	r14
    109c:	df 90       	pop	r13
    109e:	cf 90       	pop	r12
    10a0:	bf 90       	pop	r11
    10a2:	af 90       	pop	r10
    10a4:	9f 90       	pop	r9
    10a6:	8f 90       	pop	r8
    10a8:	7f 90       	pop	r7
    10aa:	6f 90       	pop	r6
    10ac:	5f 90       	pop	r5
    10ae:	4f 90       	pop	r4
    10b0:	3f 90       	pop	r3
    10b2:	2f 90       	pop	r2
    10b4:	08 95       	ret

000010b6 <spiread>:
 */

#include "SPI.h"

uint8_t spiread(SPI_t* targetspi)
{
    10b6:	fc 01       	movw	r30, r24
	targetspi->DATA = 0xFE;
    10b8:	8e ef       	ldi	r24, 0xFE	; 254
    10ba:	83 83       	std	Z+3, r24	; 0x03
	while (!(targetspi->STATUS >> 7)); //Wait until data actually comes in
    10bc:	92 81       	ldd	r25, Z+2	; 0x02
    10be:	99 23       	and	r25, r25
    10c0:	ec f7       	brge	.-6      	; 0x10bc <spiread+0x6>
	return targetspi->DATA;
    10c2:	83 81       	ldd	r24, Z+3	; 0x03

}
    10c4:	08 95       	ret

000010c6 <spiwrite>:

void spiwrite(SPI_t* targetspi, uint8_t data)
{
    10c6:	fc 01       	movw	r30, r24
	targetspi->DATA = data;
    10c8:	63 83       	std	Z+3, r22	; 0x03
	while (!(targetspi->STATUS >> 7)); //Wait for data to be sent
    10ca:	92 81       	ldd	r25, Z+2	; 0x02
    10cc:	99 23       	and	r25, r25
    10ce:	ec f7       	brge	.-6      	; 0x10ca <spiwrite+0x4>
}
    10d0:	08 95       	ret

000010d2 <spiselect>:
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    10d2:	e8 2f       	mov	r30, r24
    10d4:	e6 95       	lsr	r30
    10d6:	e6 95       	lsr	r30
    10d8:	e6 95       	lsr	r30
    10da:	40 e2       	ldi	r20, 0x20	; 32
    10dc:	e4 9f       	mul	r30, r20
    10de:	f0 01       	movw	r30, r0
    10e0:	11 24       	eor	r1, r1
    10e2:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    10e4:	87 70       	andi	r24, 0x07	; 7
    10e6:	21 e0       	ldi	r18, 0x01	; 1
    10e8:	30 e0       	ldi	r19, 0x00	; 0
    10ea:	a9 01       	movw	r20, r18
    10ec:	02 c0       	rjmp	.+4      	; 0x10f2 <spiselect+0x20>
    10ee:	44 0f       	add	r20, r20
    10f0:	55 1f       	adc	r21, r21
    10f2:	8a 95       	dec	r24
    10f4:	e2 f7       	brpl	.-8      	; 0x10ee <spiselect+0x1c>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    10f6:	46 83       	std	Z+6, r20	; 0x06
    10f8:	08 95       	ret

000010fa <spideselect>:
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    10fa:	e8 2f       	mov	r30, r24
    10fc:	e6 95       	lsr	r30
    10fe:	e6 95       	lsr	r30
    1100:	e6 95       	lsr	r30
    1102:	40 e2       	ldi	r20, 0x20	; 32
    1104:	e4 9f       	mul	r30, r20
    1106:	f0 01       	movw	r30, r0
    1108:	11 24       	eor	r1, r1
    110a:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    110c:	87 70       	andi	r24, 0x07	; 7
    110e:	21 e0       	ldi	r18, 0x01	; 1
    1110:	30 e0       	ldi	r19, 0x00	; 0
    1112:	a9 01       	movw	r20, r18
    1114:	02 c0       	rjmp	.+4      	; 0x111a <spideselect+0x20>
    1116:	44 0f       	add	r20, r20
    1118:	55 1f       	adc	r21, r21
    111a:	8a 95       	dec	r24
    111c:	e2 f7       	brpl	.-8      	; 0x1116 <spideselect+0x1c>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    111e:	45 83       	std	Z+5, r20	; 0x05
    1120:	08 95       	ret

00001122 <enable_select_pin>:
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1122:	e8 2f       	mov	r30, r24
    1124:	e6 95       	lsr	r30
    1126:	e6 95       	lsr	r30
    1128:	e6 95       	lsr	r30
    112a:	90 e2       	ldi	r25, 0x20	; 32
    112c:	e9 9f       	mul	r30, r25
    112e:	f0 01       	movw	r30, r0
    1130:	11 24       	eor	r1, r1
    1132:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1134:	98 2f       	mov	r25, r24
    1136:	97 70       	andi	r25, 0x07	; 7
    1138:	21 e0       	ldi	r18, 0x01	; 1
    113a:	30 e0       	ldi	r19, 0x00	; 0
    113c:	02 c0       	rjmp	.+4      	; 0x1142 <enable_select_pin+0x20>
    113e:	22 0f       	add	r18, r18
    1140:	33 1f       	adc	r19, r19
    1142:	9a 95       	dec	r25
    1144:	e2 f7       	brpl	.-8      	; 0x113e <enable_select_pin+0x1c>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    1146:	21 83       	std	Z+1, r18	; 0x01
}

void enable_select_pin(ioport_pin_t pin)
{
	ioport_set_pin_dir(pin, IOPORT_DIR_OUTPUT);
	spideselect(pin); //Ensure we default to the deselected state
    1148:	d8 cf       	rjmp	.-80     	; 0x10fa <spideselect>
    114a:	08 95       	ret

0000114c <initializespi>:
}

void initializespi(SPI_t* targetspi, PORT_t* port)
{
    114c:	0f 93       	push	r16
    114e:	1f 93       	push	r17
    1150:	cf 93       	push	r28
    1152:	df 93       	push	r29
    1154:	ec 01       	movw	r28, r24
    1156:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    1158:	00 97       	sbiw	r24, 0x00	; 0
    115a:	09 f4       	brne	.+2      	; 0x115e <initializespi+0x12>
    115c:	36 c1       	rjmp	.+620    	; 0x13ca <initializespi+0x27e>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    115e:	80 3c       	cpi	r24, 0xC0	; 192
    1160:	91 05       	cpc	r25, r1
    1162:	21 f4       	brne	.+8      	; 0x116c <initializespi+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    1164:	60 e1       	ldi	r22, 0x10	; 16
    1166:	80 e0       	ldi	r24, 0x00	; 0
    1168:	80 d4       	rcall	.+2304   	; 0x1a6a <sysclk_enable_module>
    116a:	2f c1       	rjmp	.+606    	; 0x13ca <initializespi+0x27e>
	}
#endif
#ifdef EBI
	else if (module == &EBI) {
    116c:	c0 34       	cpi	r28, 0x40	; 64
    116e:	84 e0       	ldi	r24, 0x04	; 4
    1170:	d8 07       	cpc	r29, r24
    1172:	21 f4       	brne	.+8      	; 0x117c <initializespi+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
    1174:	68 e0       	ldi	r22, 0x08	; 8
    1176:	80 e0       	ldi	r24, 0x00	; 0
    1178:	78 d4       	rcall	.+2288   	; 0x1a6a <sysclk_enable_module>
    117a:	27 c1       	rjmp	.+590    	; 0x13ca <initializespi+0x27e>
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    117c:	c1 15       	cp	r28, r1
    117e:	e4 e0       	ldi	r30, 0x04	; 4
    1180:	de 07       	cpc	r29, r30
    1182:	21 f4       	brne	.+8      	; 0x118c <initializespi+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    1184:	64 e0       	ldi	r22, 0x04	; 4
    1186:	80 e0       	ldi	r24, 0x00	; 0
    1188:	70 d4       	rcall	.+2272   	; 0x1a6a <sysclk_enable_module>
    118a:	1f c1       	rjmp	.+574    	; 0x13ca <initializespi+0x27e>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    118c:	c0 38       	cpi	r28, 0x80	; 128
    118e:	f1 e0       	ldi	r31, 0x01	; 1
    1190:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    1192:	21 f4       	brne	.+8      	; 0x119c <initializespi+0x50>
    1194:	62 e0       	ldi	r22, 0x02	; 2
    1196:	80 e0       	ldi	r24, 0x00	; 0
    1198:	68 d4       	rcall	.+2256   	; 0x1a6a <sysclk_enable_module>
    119a:	17 c1       	rjmp	.+558    	; 0x13ca <initializespi+0x27e>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    119c:	c1 15       	cp	r28, r1
    119e:	81 e0       	ldi	r24, 0x01	; 1
    11a0:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    11a2:	21 f4       	brne	.+8      	; 0x11ac <initializespi+0x60>
    11a4:	61 e0       	ldi	r22, 0x01	; 1
    11a6:	80 e0       	ldi	r24, 0x00	; 0
    11a8:	60 d4       	rcall	.+2240   	; 0x1a6a <sysclk_enable_module>
    11aa:	0f c1       	rjmp	.+542    	; 0x13ca <initializespi+0x27e>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    11ac:	c0 38       	cpi	r28, 0x80	; 128
    11ae:	e3 e0       	ldi	r30, 0x03	; 3
    11b0:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    11b2:	21 f4       	brne	.+8      	; 0x11bc <initializespi+0x70>
    11b4:	61 e0       	ldi	r22, 0x01	; 1
    11b6:	81 e0       	ldi	r24, 0x01	; 1
    11b8:	58 d4       	rcall	.+2224   	; 0x1a6a <sysclk_enable_module>
    11ba:	07 c1       	rjmp	.+526    	; 0x13ca <initializespi+0x27e>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    11bc:	c0 39       	cpi	r28, 0x90	; 144
    11be:	f3 e0       	ldi	r31, 0x03	; 3
    11c0:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    11c2:	21 f4       	brne	.+8      	; 0x11cc <initializespi+0x80>
    11c4:	61 e0       	ldi	r22, 0x01	; 1
    11c6:	82 e0       	ldi	r24, 0x02	; 2
    11c8:	50 d4       	rcall	.+2208   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    11ca:	ff c0       	rjmp	.+510    	; 0x13ca <initializespi+0x27e>
    11cc:	c1 15       	cp	r28, r1
    11ce:	82 e0       	ldi	r24, 0x02	; 2
    11d0:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    11d2:	21 f4       	brne	.+8      	; 0x11dc <initializespi+0x90>
    11d4:	62 e0       	ldi	r22, 0x02	; 2
    11d6:	81 e0       	ldi	r24, 0x01	; 1
    11d8:	48 d4       	rcall	.+2192   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    11da:	f7 c0       	rjmp	.+494    	; 0x13ca <initializespi+0x27e>
    11dc:	c0 34       	cpi	r28, 0x40	; 64
    11de:	e2 e0       	ldi	r30, 0x02	; 2
    11e0:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    11e2:	21 f4       	brne	.+8      	; 0x11ec <initializespi+0xa0>
    11e4:	62 e0       	ldi	r22, 0x02	; 2
    11e6:	82 e0       	ldi	r24, 0x02	; 2
    11e8:	40 d4       	rcall	.+2176   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
    11ea:	ef c0       	rjmp	.+478    	; 0x13ca <initializespi+0x27e>
    11ec:	c1 15       	cp	r28, r1
    11ee:	f3 e0       	ldi	r31, 0x03	; 3
    11f0:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
    11f2:	21 f4       	brne	.+8      	; 0x11fc <initializespi+0xb0>
    11f4:	64 e0       	ldi	r22, 0x04	; 4
    11f6:	81 e0       	ldi	r24, 0x01	; 1
    11f8:	38 d4       	rcall	.+2160   	; 0x1a6a <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    11fa:	e7 c0       	rjmp	.+462    	; 0x13ca <initializespi+0x27e>
    11fc:	c0 32       	cpi	r28, 0x20	; 32
    11fe:	83 e0       	ldi	r24, 0x03	; 3
    1200:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    1202:	21 f4       	brne	.+8      	; 0x120c <initializespi+0xc0>
    1204:	64 e0       	ldi	r22, 0x04	; 4
    1206:	82 e0       	ldi	r24, 0x02	; 2
    1208:	30 d4       	rcall	.+2144   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    120a:	df c0       	rjmp	.+446    	; 0x13ca <initializespi+0x27e>
    120c:	c1 15       	cp	r28, r1
    120e:	e8 e0       	ldi	r30, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1210:	de 07       	cpc	r29, r30
    1212:	21 f4       	brne	.+8      	; 0x121c <initializespi+0xd0>
    1214:	61 e0       	ldi	r22, 0x01	; 1
    1216:	83 e0       	ldi	r24, 0x03	; 3
    1218:	28 d4       	rcall	.+2128   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    121a:	d7 c0       	rjmp	.+430    	; 0x13ca <initializespi+0x27e>
    121c:	c1 15       	cp	r28, r1
    121e:	f9 e0       	ldi	r31, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1220:	df 07       	cpc	r29, r31
    1222:	21 f4       	brne	.+8      	; 0x122c <initializespi+0xe0>
    1224:	61 e0       	ldi	r22, 0x01	; 1
    1226:	84 e0       	ldi	r24, 0x04	; 4
    1228:	20 d4       	rcall	.+2112   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    122a:	cf c0       	rjmp	.+414    	; 0x13ca <initializespi+0x27e>
    122c:	c1 15       	cp	r28, r1
    122e:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1230:	d8 07       	cpc	r29, r24
    1232:	21 f4       	brne	.+8      	; 0x123c <initializespi+0xf0>
    1234:	61 e0       	ldi	r22, 0x01	; 1
    1236:	85 e0       	ldi	r24, 0x05	; 5
    1238:	18 d4       	rcall	.+2096   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    123a:	c7 c0       	rjmp	.+398    	; 0x13ca <initializespi+0x27e>
    123c:	c1 15       	cp	r28, r1
    123e:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1240:	de 07       	cpc	r29, r30
    1242:	21 f4       	brne	.+8      	; 0x124c <initializespi+0x100>
    1244:	61 e0       	ldi	r22, 0x01	; 1
    1246:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    1248:	10 d4       	rcall	.+2080   	; 0x1a6a <sysclk_enable_module>
    124a:	bf c0       	rjmp	.+382    	; 0x13ca <initializespi+0x27e>
    124c:	c0 34       	cpi	r28, 0x40	; 64
    124e:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1250:	df 07       	cpc	r29, r31
    1252:	21 f4       	brne	.+8      	; 0x125c <initializespi+0x110>
    1254:	62 e0       	ldi	r22, 0x02	; 2
    1256:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    1258:	08 d4       	rcall	.+2064   	; 0x1a6a <sysclk_enable_module>
    125a:	b7 c0       	rjmp	.+366    	; 0x13ca <initializespi+0x27e>
    125c:	c0 34       	cpi	r28, 0x40	; 64
    125e:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1260:	d8 07       	cpc	r29, r24
    1262:	21 f4       	brne	.+8      	; 0x126c <initializespi+0x120>
    1264:	62 e0       	ldi	r22, 0x02	; 2
    1266:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    1268:	00 d4       	rcall	.+2048   	; 0x1a6a <sysclk_enable_module>
    126a:	af c0       	rjmp	.+350    	; 0x13ca <initializespi+0x27e>
    126c:	c0 34       	cpi	r28, 0x40	; 64
    126e:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    1270:	de 07       	cpc	r29, r30
    1272:	21 f4       	brne	.+8      	; 0x127c <initializespi+0x130>
    1274:	62 e0       	ldi	r22, 0x02	; 2
    1276:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef TCF1
	else if (module == &TCF1) {
    1278:	f8 d3       	rcall	.+2032   	; 0x1a6a <sysclk_enable_module>
    127a:	a7 c0       	rjmp	.+334    	; 0x13ca <initializespi+0x27e>
    127c:	c0 34       	cpi	r28, 0x40	; 64
    127e:	fb e0       	ldi	r31, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
    1280:	df 07       	cpc	r29, r31
    1282:	21 f4       	brne	.+8      	; 0x128c <initializespi+0x140>
    1284:	62 e0       	ldi	r22, 0x02	; 2
    1286:	86 e0       	ldi	r24, 0x06	; 6
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    1288:	f0 d3       	rcall	.+2016   	; 0x1a6a <sysclk_enable_module>
    128a:	9f c0       	rjmp	.+318    	; 0x13ca <initializespi+0x27e>
    128c:	c0 39       	cpi	r28, 0x90	; 144
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    128e:	88 e0       	ldi	r24, 0x08	; 8
    1290:	d8 07       	cpc	r29, r24
    1292:	21 f4       	brne	.+8      	; 0x129c <initializespi+0x150>
    1294:	64 e0       	ldi	r22, 0x04	; 4
    1296:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    1298:	e8 d3       	rcall	.+2000   	; 0x1a6a <sysclk_enable_module>
    129a:	97 c0       	rjmp	.+302    	; 0x13ca <initializespi+0x27e>
    129c:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    129e:	e9 e0       	ldi	r30, 0x09	; 9
    12a0:	de 07       	cpc	r29, r30
    12a2:	21 f4       	brne	.+8      	; 0x12ac <initializespi+0x160>
    12a4:	64 e0       	ldi	r22, 0x04	; 4
    12a6:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    12a8:	e0 d3       	rcall	.+1984   	; 0x1a6a <sysclk_enable_module>
    12aa:	8f c0       	rjmp	.+286    	; 0x13ca <initializespi+0x27e>
    12ac:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    12ae:	fa e0       	ldi	r31, 0x0A	; 10
    12b0:	df 07       	cpc	r29, r31
    12b2:	21 f4       	brne	.+8      	; 0x12bc <initializespi+0x170>
    12b4:	64 e0       	ldi	r22, 0x04	; 4
    12b6:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    12b8:	d8 d3       	rcall	.+1968   	; 0x1a6a <sysclk_enable_module>
    12ba:	87 c0       	rjmp	.+270    	; 0x13ca <initializespi+0x27e>
    12bc:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    12be:	8b e0       	ldi	r24, 0x0B	; 11
    12c0:	d8 07       	cpc	r29, r24
    12c2:	21 f4       	brne	.+8      	; 0x12cc <initializespi+0x180>
    12c4:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    12c6:	86 e0       	ldi	r24, 0x06	; 6
    12c8:	d0 d3       	rcall	.+1952   	; 0x1a6a <sysclk_enable_module>
    12ca:	7f c0       	rjmp	.+254    	; 0x13ca <initializespi+0x27e>
    12cc:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    12ce:	e8 e0       	ldi	r30, 0x08	; 8
    12d0:	de 07       	cpc	r29, r30
    12d2:	21 f4       	brne	.+8      	; 0x12dc <initializespi+0x190>
    12d4:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    12d6:	83 e0       	ldi	r24, 0x03	; 3
    12d8:	c8 d3       	rcall	.+1936   	; 0x1a6a <sysclk_enable_module>
    12da:	77 c0       	rjmp	.+238    	; 0x13ca <initializespi+0x27e>
    12dc:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    12de:	f9 e0       	ldi	r31, 0x09	; 9
    12e0:	df 07       	cpc	r29, r31
    12e2:	21 f4       	brne	.+8      	; 0x12ec <initializespi+0x1a0>
    12e4:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPIE
	else if (module == &SPIE) {
    12e6:	84 e0       	ldi	r24, 0x04	; 4
    12e8:	c0 d3       	rcall	.+1920   	; 0x1a6a <sysclk_enable_module>
    12ea:	6f c0       	rjmp	.+222    	; 0x13ca <initializespi+0x27e>
    12ec:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_SPI);
    12ee:	8a e0       	ldi	r24, 0x0A	; 10
    12f0:	d8 07       	cpc	r29, r24
    12f2:	21 f4       	brne	.+8      	; 0x12fc <initializespi+0x1b0>
    12f4:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPIF
	else if (module == &SPIF) {
    12f6:	85 e0       	ldi	r24, 0x05	; 5
    12f8:	b8 d3       	rcall	.+1904   	; 0x1a6a <sysclk_enable_module>
    12fa:	67 c0       	rjmp	.+206    	; 0x13ca <initializespi+0x27e>
    12fc:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
    12fe:	eb e0       	ldi	r30, 0x0B	; 11
    1300:	de 07       	cpc	r29, r30
    1302:	21 f4       	brne	.+8      	; 0x130c <initializespi+0x1c0>
    1304:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    1306:	86 e0       	ldi	r24, 0x06	; 6
    1308:	b0 d3       	rcall	.+1888   	; 0x1a6a <sysclk_enable_module>
    130a:	5f c0       	rjmp	.+190    	; 0x13ca <initializespi+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    130c:	c0 3a       	cpi	r28, 0xA0	; 160
    130e:	f8 e0       	ldi	r31, 0x08	; 8
    1310:	df 07       	cpc	r29, r31
    1312:	21 f4       	brne	.+8      	; 0x131c <initializespi+0x1d0>
    1314:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1316:	83 e0       	ldi	r24, 0x03	; 3
    1318:	a8 d3       	rcall	.+1872   	; 0x1a6a <sysclk_enable_module>
    131a:	57 c0       	rjmp	.+174    	; 0x13ca <initializespi+0x27e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    131c:	c0 3a       	cpi	r28, 0xA0	; 160
    131e:	89 e0       	ldi	r24, 0x09	; 9
    1320:	d8 07       	cpc	r29, r24
    1322:	21 f4       	brne	.+8      	; 0x132c <initializespi+0x1e0>
    1324:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1326:	84 e0       	ldi	r24, 0x04	; 4
    1328:	a0 d3       	rcall	.+1856   	; 0x1a6a <sysclk_enable_module>
    132a:	4f c0       	rjmp	.+158    	; 0x13ca <initializespi+0x27e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    132c:	c0 3a       	cpi	r28, 0xA0	; 160
    132e:	ea e0       	ldi	r30, 0x0A	; 10
    1330:	de 07       	cpc	r29, r30
    1332:	21 f4       	brne	.+8      	; 0x133c <initializespi+0x1f0>
    1334:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    1336:	85 e0       	ldi	r24, 0x05	; 5
    1338:	98 d3       	rcall	.+1840   	; 0x1a6a <sysclk_enable_module>
    133a:	47 c0       	rjmp	.+142    	; 0x13ca <initializespi+0x27e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    133c:	c0 3a       	cpi	r28, 0xA0	; 160
    133e:	fb e0       	ldi	r31, 0x0B	; 11
    1340:	df 07       	cpc	r29, r31
    1342:	21 f4       	brne	.+8      	; 0x134c <initializespi+0x200>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    1344:	60 e1       	ldi	r22, 0x10	; 16
    1346:	86 e0       	ldi	r24, 0x06	; 6
    1348:	90 d3       	rcall	.+1824   	; 0x1a6a <sysclk_enable_module>
    134a:	3f c0       	rjmp	.+126    	; 0x13ca <initializespi+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    134c:	c0 3b       	cpi	r28, 0xB0	; 176
    134e:	88 e0       	ldi	r24, 0x08	; 8
    1350:	d8 07       	cpc	r29, r24
    1352:	21 f4       	brne	.+8      	; 0x135c <initializespi+0x210>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    1354:	60 e2       	ldi	r22, 0x20	; 32
    1356:	83 e0       	ldi	r24, 0x03	; 3
    1358:	88 d3       	rcall	.+1808   	; 0x1a6a <sysclk_enable_module>
    135a:	37 c0       	rjmp	.+110    	; 0x13ca <initializespi+0x27e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    135c:	c0 3b       	cpi	r28, 0xB0	; 176
    135e:	e9 e0       	ldi	r30, 0x09	; 9
    1360:	de 07       	cpc	r29, r30
    1362:	21 f4       	brne	.+8      	; 0x136c <initializespi+0x220>
	}
#endif
#ifdef USARTE1
	else if (module == &USARTE1) {
    1364:	60 e2       	ldi	r22, 0x20	; 32
    1366:	84 e0       	ldi	r24, 0x04	; 4
    1368:	80 d3       	rcall	.+1792   	; 0x1a6a <sysclk_enable_module>
    136a:	2f c0       	rjmp	.+94     	; 0x13ca <initializespi+0x27e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
    136c:	c0 3b       	cpi	r28, 0xB0	; 176
    136e:	fa e0       	ldi	r31, 0x0A	; 10
    1370:	df 07       	cpc	r29, r31
    1372:	21 f4       	brne	.+8      	; 0x137c <initializespi+0x230>
	}
#endif
#ifdef USARTF1
	else if (module == &USARTF1) {
    1374:	60 e2       	ldi	r22, 0x20	; 32
    1376:	85 e0       	ldi	r24, 0x05	; 5
    1378:	78 d3       	rcall	.+1776   	; 0x1a6a <sysclk_enable_module>
    137a:	27 c0       	rjmp	.+78     	; 0x13ca <initializespi+0x27e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
    137c:	c0 3b       	cpi	r28, 0xB0	; 176
    137e:	8b e0       	ldi	r24, 0x0B	; 11
    1380:	d8 07       	cpc	r29, r24
    1382:	21 f4       	brne	.+8      	; 0x138c <initializespi+0x240>
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    1384:	60 e2       	ldi	r22, 0x20	; 32
    1386:	86 e0       	ldi	r24, 0x06	; 6
    1388:	70 d3       	rcall	.+1760   	; 0x1a6a <sysclk_enable_module>
    138a:	1f c0       	rjmp	.+62     	; 0x13ca <initializespi+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    138c:	c0 38       	cpi	r28, 0x80	; 128
    138e:	e4 e0       	ldi	r30, 0x04	; 4
    1390:	de 07       	cpc	r29, r30
    1392:	21 f4       	brne	.+8      	; 0x139c <initializespi+0x250>
    1394:	60 e4       	ldi	r22, 0x40	; 64
	}
#endif
#ifdef TWID
	else if (module == &TWID) {
    1396:	83 e0       	ldi	r24, 0x03	; 3
    1398:	68 d3       	rcall	.+1744   	; 0x1a6a <sysclk_enable_module>
    139a:	17 c0       	rjmp	.+46     	; 0x13ca <initializespi+0x27e>
    139c:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
    139e:	f4 e0       	ldi	r31, 0x04	; 4
    13a0:	df 07       	cpc	r29, r31
    13a2:	21 f4       	brne	.+8      	; 0x13ac <initializespi+0x260>
    13a4:	60 e4       	ldi	r22, 0x40	; 64
    13a6:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    13a8:	60 d3       	rcall	.+1728   	; 0x1a6a <sysclk_enable_module>
    13aa:	0f c0       	rjmp	.+30     	; 0x13ca <initializespi+0x27e>
    13ac:	c0 3a       	cpi	r28, 0xA0	; 160
    13ae:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    13b0:	d8 07       	cpc	r29, r24
    13b2:	21 f4       	brne	.+8      	; 0x13bc <initializespi+0x270>
    13b4:	60 e4       	ldi	r22, 0x40	; 64
    13b6:	85 e0       	ldi	r24, 0x05	; 5
    13b8:	58 d3       	rcall	.+1712   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#ifdef TWIF
	else if (module == &TWIF) {
    13ba:	07 c0       	rjmp	.+14     	; 0x13ca <initializespi+0x27e>
    13bc:	c0 3b       	cpi	r28, 0xB0	; 176
    13be:	e4 e0       	ldi	r30, 0x04	; 4
    13c0:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
    13c2:	19 f4       	brne	.+6      	; 0x13ca <initializespi+0x27e>
    13c4:	60 e4       	ldi	r22, 0x40	; 64
    13c6:	86 e0       	ldi	r24, 0x06	; 6
    13c8:	50 d3       	rcall	.+1696   	; 0x1a6a <sysclk_enable_module>
	*	Initialize pins
	*		MOSI direction to out (Master out, slave in) (pin 5)
	*		MISO direction to in (Master in, slave out) (pin 6)
	*		SCK direction to out? (clock) (pin 7)
	*/
	port->DIRSET |= 0b10110000;  //4 (default SS), 5 (MOSI) & 7 (SCK) to out
    13ca:	f8 01       	movw	r30, r16
    13cc:	81 81       	ldd	r24, Z+1	; 0x01
    13ce:	80 6b       	ori	r24, 0xB0	; 176
    13d0:	81 83       	std	Z+1, r24	; 0x01
	port->DIRSET &= 0b10111111; //6 (MISO) in
    13d2:	81 81       	ldd	r24, Z+1	; 0x01
    13d4:	8f 7b       	andi	r24, 0xBF	; 191
    13d6:	81 83       	std	Z+1, r24	; 0x01
	port->OUT |= 0b10110000; //Setting 4 to high deselects it, in case it isn't the select we're using
    13d8:	84 81       	ldd	r24, Z+4	; 0x04
    13da:	80 6b       	ori	r24, 0xB0	; 176
    13dc:	84 83       	std	Z+4, r24	; 0x04
	port->IN &= 0b10111111;
    13de:	80 85       	ldd	r24, Z+8	; 0x08
    13e0:	8f 7b       	andi	r24, 0xBF	; 191
    13e2:	80 87       	std	Z+8, r24	; 0x08
	*	6 coefficients are stored in PROM, use them for converting data from D1 and D2 into accurate temperature and pressure
	*	Clock polarity and phase modes 0 and 3 are both acceptable
	*
	*/

	targetspi->CTRL = 0b11010000;
    13e4:	80 ed       	ldi	r24, 0xD0	; 208
    13e6:	88 83       	st	Y, r24
    13e8:	df 91       	pop	r29
    13ea:	cf 91       	pop	r28
    13ec:	1f 91       	pop	r17
    13ee:	0f 91       	pop	r16
    13f0:	08 95       	ret

000013f2 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    13f2:	cf 93       	push	r28
    13f4:	df 93       	push	r29
    13f6:	eb 01       	movw	r28, r22
	*data = usart_getchar(usart);
    13f8:	0e 94 46 01 	call	0x28c	; 0x28c <usart_getchar>
    13fc:	88 83       	st	Y, r24
}
    13fe:	df 91       	pop	r29
    1400:	cf 91       	pop	r28
    1402:	08 95       	ret

00001404 <usart_serial_putchar>:
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
    1404:	0c 94 3e 01 	jmp	0x27c	; 0x27c <usart_putchar>
}
    1408:	08 95       	ret

0000140a <UART_computer_init>:

void UART_computer_init(USART_t* comms_usart, PORT_t* comms_port, ioport_pin_t tx_pin, ioport_pin_t rx_pin)
/* This sets up the UART pins that are used by the XBee (if plugged into a one month board), and by the computer during debugging
Call during startup.
Based on Adam's code template for one month, but with RX pin configuration. */
{
    140a:	cf 92       	push	r12
    140c:	df 92       	push	r13
    140e:	ef 92       	push	r14
    1410:	ff 92       	push	r15
    1412:	0f 93       	push	r16
    1414:	1f 93       	push	r17
    1416:	cf 93       	push	r28
    1418:	df 93       	push	r29
    141a:	cd b7       	in	r28, 0x3d	; 61
    141c:	de b7       	in	r29, 0x3e	; 62
    141e:	27 97       	sbiw	r28, 0x07	; 7
    1420:	cd bf       	out	0x3d, r28	; 61
    1422:	de bf       	out	0x3e, r29	; 62
    1424:	8c 01       	movw	r16, r24
    1426:	f2 2e       	mov	r15, r18
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
    1428:	84 2f       	mov	r24, r20
    142a:	87 70       	andi	r24, 0x07	; 7
    142c:	cc 24       	eor	r12, r12
    142e:	c3 94       	inc	r12
    1430:	d1 2c       	mov	r13, r1
    1432:	b6 01       	movw	r22, r12
    1434:	02 c0       	rjmp	.+4      	; 0x143a <UART_computer_init+0x30>
    1436:	66 0f       	add	r22, r22
    1438:	77 1f       	adc	r23, r23
    143a:	8a 95       	dec	r24
    143c:	e2 f7       	brpl	.-8      	; 0x1436 <UART_computer_init+0x2c>
    143e:	46 95       	lsr	r20
    1440:	46 95       	lsr	r20
    1442:	46 95       	lsr	r20
    1444:	20 e2       	ldi	r18, 0x20	; 32
    1446:	42 9f       	mul	r20, r18
    1448:	c0 01       	movw	r24, r0
    144a:	11 24       	eor	r1, r1
    144c:	41 e0       	ldi	r20, 0x01	; 1
    144e:	50 e0       	ldi	r21, 0x00	; 0
    1450:	9a 5f       	subi	r25, 0xFA	; 250
    1452:	af d2       	rcall	.+1374   	; 0x19b2 <ioport_configure_port_pin>
    1454:	8f 2d       	mov	r24, r15
    1456:	87 70       	andi	r24, 0x07	; 7
    1458:	b6 01       	movw	r22, r12
    145a:	02 c0       	rjmp	.+4      	; 0x1460 <UART_computer_init+0x56>
    145c:	66 0f       	add	r22, r22
    145e:	77 1f       	adc	r23, r23
    1460:	8a 95       	dec	r24
    1462:	e2 f7       	brpl	.-8      	; 0x145c <UART_computer_init+0x52>
    1464:	f6 94       	lsr	r15
    1466:	f6 94       	lsr	r15
    1468:	f6 94       	lsr	r15
    146a:	20 e2       	ldi	r18, 0x20	; 32
    146c:	f2 9e       	mul	r15, r18
    146e:	c0 01       	movw	r24, r0
    1470:	11 24       	eor	r1, r1
    1472:	40 e0       	ldi	r20, 0x00	; 0
    1474:	50 e0       	ldi	r21, 0x00	; 0
    1476:	9a 5f       	subi	r25, 0xFA	; 250
    1478:	9c d2       	rcall	.+1336   	; 0x19b2 <ioport_configure_port_pin>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    147a:	01 15       	cp	r16, r1
    147c:	11 05       	cpc	r17, r1
    147e:	09 f4       	brne	.+2      	; 0x1482 <UART_computer_init+0x78>
    1480:	d2 c1       	rjmp	.+932    	; 0x1826 <UART_computer_init+0x41c>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    1482:	00 3c       	cpi	r16, 0xC0	; 192
    1484:	11 05       	cpc	r17, r1
    1486:	21 f4       	brne	.+8      	; 0x1490 <UART_computer_init+0x86>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    1488:	60 e1       	ldi	r22, 0x10	; 16
    148a:	80 e0       	ldi	r24, 0x00	; 0
    148c:	ee d2       	rcall	.+1500   	; 0x1a6a <sysclk_enable_module>
    148e:	cb c1       	rjmp	.+918    	; 0x1826 <UART_computer_init+0x41c>
	}
#endif
#ifdef EBI
	else if (module == &EBI) {
    1490:	00 34       	cpi	r16, 0x40	; 64
    1492:	84 e0       	ldi	r24, 0x04	; 4
    1494:	18 07       	cpc	r17, r24
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
    1496:	21 f4       	brne	.+8      	; 0x14a0 <UART_computer_init+0x96>
    1498:	68 e0       	ldi	r22, 0x08	; 8
    149a:	80 e0       	ldi	r24, 0x00	; 0
    149c:	e6 d2       	rcall	.+1484   	; 0x1a6a <sysclk_enable_module>
    149e:	c3 c1       	rjmp	.+902    	; 0x1826 <UART_computer_init+0x41c>
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    14a0:	01 15       	cp	r16, r1
    14a2:	24 e0       	ldi	r18, 0x04	; 4
    14a4:	12 07       	cpc	r17, r18
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    14a6:	21 f4       	brne	.+8      	; 0x14b0 <UART_computer_init+0xa6>
    14a8:	64 e0       	ldi	r22, 0x04	; 4
    14aa:	80 e0       	ldi	r24, 0x00	; 0
    14ac:	de d2       	rcall	.+1468   	; 0x1a6a <sysclk_enable_module>
    14ae:	bb c1       	rjmp	.+886    	; 0x1826 <UART_computer_init+0x41c>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    14b0:	00 38       	cpi	r16, 0x80	; 128
    14b2:	81 e0       	ldi	r24, 0x01	; 1
    14b4:	18 07       	cpc	r17, r24
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    14b6:	21 f4       	brne	.+8      	; 0x14c0 <UART_computer_init+0xb6>
    14b8:	62 e0       	ldi	r22, 0x02	; 2
    14ba:	80 e0       	ldi	r24, 0x00	; 0
    14bc:	d6 d2       	rcall	.+1452   	; 0x1a6a <sysclk_enable_module>
    14be:	b3 c1       	rjmp	.+870    	; 0x1826 <UART_computer_init+0x41c>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    14c0:	01 15       	cp	r16, r1
    14c2:	21 e0       	ldi	r18, 0x01	; 1
    14c4:	12 07       	cpc	r17, r18
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    14c6:	21 f4       	brne	.+8      	; 0x14d0 <UART_computer_init+0xc6>
    14c8:	61 e0       	ldi	r22, 0x01	; 1
    14ca:	80 e0       	ldi	r24, 0x00	; 0
    14cc:	ce d2       	rcall	.+1436   	; 0x1a6a <sysclk_enable_module>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    14ce:	ab c1       	rjmp	.+854    	; 0x1826 <UART_computer_init+0x41c>
    14d0:	00 38       	cpi	r16, 0x80	; 128
    14d2:	83 e0       	ldi	r24, 0x03	; 3
    14d4:	18 07       	cpc	r17, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    14d6:	21 f4       	brne	.+8      	; 0x14e0 <UART_computer_init+0xd6>
    14d8:	61 e0       	ldi	r22, 0x01	; 1
    14da:	81 e0       	ldi	r24, 0x01	; 1
    14dc:	c6 d2       	rcall	.+1420   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    14de:	a3 c1       	rjmp	.+838    	; 0x1826 <UART_computer_init+0x41c>
    14e0:	00 39       	cpi	r16, 0x90	; 144
    14e2:	23 e0       	ldi	r18, 0x03	; 3
    14e4:	12 07       	cpc	r17, r18
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    14e6:	21 f4       	brne	.+8      	; 0x14f0 <UART_computer_init+0xe6>
    14e8:	61 e0       	ldi	r22, 0x01	; 1
    14ea:	82 e0       	ldi	r24, 0x02	; 2
    14ec:	be d2       	rcall	.+1404   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    14ee:	9b c1       	rjmp	.+822    	; 0x1826 <UART_computer_init+0x41c>
    14f0:	01 15       	cp	r16, r1
    14f2:	82 e0       	ldi	r24, 0x02	; 2
    14f4:	18 07       	cpc	r17, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    14f6:	21 f4       	brne	.+8      	; 0x1500 <UART_computer_init+0xf6>
    14f8:	62 e0       	ldi	r22, 0x02	; 2
    14fa:	81 e0       	ldi	r24, 0x01	; 1
    14fc:	b6 d2       	rcall	.+1388   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    14fe:	93 c1       	rjmp	.+806    	; 0x1826 <UART_computer_init+0x41c>
    1500:	00 34       	cpi	r16, 0x40	; 64
    1502:	22 e0       	ldi	r18, 0x02	; 2
    1504:	12 07       	cpc	r17, r18
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    1506:	21 f4       	brne	.+8      	; 0x1510 <UART_computer_init+0x106>
    1508:	62 e0       	ldi	r22, 0x02	; 2
    150a:	82 e0       	ldi	r24, 0x02	; 2
    150c:	ae d2       	rcall	.+1372   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
    150e:	8b c1       	rjmp	.+790    	; 0x1826 <UART_computer_init+0x41c>
    1510:	01 15       	cp	r16, r1
    1512:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
    1514:	18 07       	cpc	r17, r24
    1516:	21 f4       	brne	.+8      	; 0x1520 <UART_computer_init+0x116>
    1518:	64 e0       	ldi	r22, 0x04	; 4
    151a:	81 e0       	ldi	r24, 0x01	; 1
    151c:	a6 d2       	rcall	.+1356   	; 0x1a6a <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    151e:	83 c1       	rjmp	.+774    	; 0x1826 <UART_computer_init+0x41c>
    1520:	00 32       	cpi	r16, 0x20	; 32
    1522:	23 e0       	ldi	r18, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    1524:	12 07       	cpc	r17, r18
    1526:	21 f4       	brne	.+8      	; 0x1530 <UART_computer_init+0x126>
    1528:	64 e0       	ldi	r22, 0x04	; 4
    152a:	82 e0       	ldi	r24, 0x02	; 2
    152c:	9e d2       	rcall	.+1340   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    152e:	7b c1       	rjmp	.+758    	; 0x1826 <UART_computer_init+0x41c>
    1530:	01 15       	cp	r16, r1
    1532:	88 e0       	ldi	r24, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1534:	18 07       	cpc	r17, r24
    1536:	21 f4       	brne	.+8      	; 0x1540 <UART_computer_init+0x136>
    1538:	61 e0       	ldi	r22, 0x01	; 1
    153a:	83 e0       	ldi	r24, 0x03	; 3
    153c:	96 d2       	rcall	.+1324   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    153e:	73 c1       	rjmp	.+742    	; 0x1826 <UART_computer_init+0x41c>
    1540:	01 15       	cp	r16, r1
    1542:	29 e0       	ldi	r18, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1544:	12 07       	cpc	r17, r18
    1546:	21 f4       	brne	.+8      	; 0x1550 <UART_computer_init+0x146>
    1548:	61 e0       	ldi	r22, 0x01	; 1
    154a:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    154c:	8e d2       	rcall	.+1308   	; 0x1a6a <sysclk_enable_module>
    154e:	6b c1       	rjmp	.+726    	; 0x1826 <UART_computer_init+0x41c>
    1550:	01 15       	cp	r16, r1
    1552:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1554:	18 07       	cpc	r17, r24
    1556:	21 f4       	brne	.+8      	; 0x1560 <UART_computer_init+0x156>
    1558:	61 e0       	ldi	r22, 0x01	; 1
    155a:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    155c:	86 d2       	rcall	.+1292   	; 0x1a6a <sysclk_enable_module>
    155e:	63 c1       	rjmp	.+710    	; 0x1826 <UART_computer_init+0x41c>
    1560:	01 15       	cp	r16, r1
    1562:	2b e0       	ldi	r18, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1564:	12 07       	cpc	r17, r18
    1566:	21 f4       	brne	.+8      	; 0x1570 <UART_computer_init+0x166>
    1568:	61 e0       	ldi	r22, 0x01	; 1
    156a:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    156c:	7e d2       	rcall	.+1276   	; 0x1a6a <sysclk_enable_module>
    156e:	5b c1       	rjmp	.+694    	; 0x1826 <UART_computer_init+0x41c>
    1570:	00 34       	cpi	r16, 0x40	; 64
    1572:	88 e0       	ldi	r24, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1574:	18 07       	cpc	r17, r24
    1576:	21 f4       	brne	.+8      	; 0x1580 <UART_computer_init+0x176>
    1578:	62 e0       	ldi	r22, 0x02	; 2
    157a:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    157c:	76 d2       	rcall	.+1260   	; 0x1a6a <sysclk_enable_module>
    157e:	53 c1       	rjmp	.+678    	; 0x1826 <UART_computer_init+0x41c>
    1580:	00 34       	cpi	r16, 0x40	; 64
    1582:	29 e0       	ldi	r18, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1584:	12 07       	cpc	r17, r18
    1586:	21 f4       	brne	.+8      	; 0x1590 <UART_computer_init+0x186>
    1588:	62 e0       	ldi	r22, 0x02	; 2
    158a:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    158c:	6e d2       	rcall	.+1244   	; 0x1a6a <sysclk_enable_module>
    158e:	4b c1       	rjmp	.+662    	; 0x1826 <UART_computer_init+0x41c>
    1590:	00 34       	cpi	r16, 0x40	; 64
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    1592:	8a e0       	ldi	r24, 0x0A	; 10
    1594:	18 07       	cpc	r17, r24
    1596:	21 f4       	brne	.+8      	; 0x15a0 <UART_computer_init+0x196>
    1598:	62 e0       	ldi	r22, 0x02	; 2
    159a:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef TCF1
	else if (module == &TCF1) {
    159c:	66 d2       	rcall	.+1228   	; 0x1a6a <sysclk_enable_module>
    159e:	43 c1       	rjmp	.+646    	; 0x1826 <UART_computer_init+0x41c>
    15a0:	00 34       	cpi	r16, 0x40	; 64
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
    15a2:	2b e0       	ldi	r18, 0x0B	; 11
    15a4:	12 07       	cpc	r17, r18
    15a6:	21 f4       	brne	.+8      	; 0x15b0 <UART_computer_init+0x1a6>
    15a8:	62 e0       	ldi	r22, 0x02	; 2
    15aa:	86 e0       	ldi	r24, 0x06	; 6
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    15ac:	5e d2       	rcall	.+1212   	; 0x1a6a <sysclk_enable_module>
    15ae:	3b c1       	rjmp	.+630    	; 0x1826 <UART_computer_init+0x41c>
    15b0:	00 39       	cpi	r16, 0x90	; 144
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    15b2:	88 e0       	ldi	r24, 0x08	; 8
    15b4:	18 07       	cpc	r17, r24
    15b6:	21 f4       	brne	.+8      	; 0x15c0 <UART_computer_init+0x1b6>
    15b8:	64 e0       	ldi	r22, 0x04	; 4
    15ba:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    15bc:	56 d2       	rcall	.+1196   	; 0x1a6a <sysclk_enable_module>
    15be:	33 c1       	rjmp	.+614    	; 0x1826 <UART_computer_init+0x41c>
    15c0:	00 39       	cpi	r16, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    15c2:	29 e0       	ldi	r18, 0x09	; 9
    15c4:	12 07       	cpc	r17, r18
    15c6:	21 f4       	brne	.+8      	; 0x15d0 <UART_computer_init+0x1c6>
    15c8:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    15ca:	84 e0       	ldi	r24, 0x04	; 4
    15cc:	4e d2       	rcall	.+1180   	; 0x1a6a <sysclk_enable_module>
    15ce:	2b c1       	rjmp	.+598    	; 0x1826 <UART_computer_init+0x41c>
    15d0:	00 39       	cpi	r16, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    15d2:	8a e0       	ldi	r24, 0x0A	; 10
    15d4:	18 07       	cpc	r17, r24
    15d6:	21 f4       	brne	.+8      	; 0x15e0 <UART_computer_init+0x1d6>
    15d8:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    15da:	85 e0       	ldi	r24, 0x05	; 5
    15dc:	46 d2       	rcall	.+1164   	; 0x1a6a <sysclk_enable_module>
    15de:	23 c1       	rjmp	.+582    	; 0x1826 <UART_computer_init+0x41c>
    15e0:	00 39       	cpi	r16, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    15e2:	2b e0       	ldi	r18, 0x0B	; 11
    15e4:	12 07       	cpc	r17, r18
    15e6:	21 f4       	brne	.+8      	; 0x15f0 <UART_computer_init+0x1e6>
    15e8:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    15ea:	86 e0       	ldi	r24, 0x06	; 6
    15ec:	3e d2       	rcall	.+1148   	; 0x1a6a <sysclk_enable_module>
    15ee:	1b c1       	rjmp	.+566    	; 0x1826 <UART_computer_init+0x41c>
    15f0:	00 3c       	cpi	r16, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    15f2:	88 e0       	ldi	r24, 0x08	; 8
    15f4:	18 07       	cpc	r17, r24
    15f6:	21 f4       	brne	.+8      	; 0x1600 <UART_computer_init+0x1f6>
    15f8:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    15fa:	83 e0       	ldi	r24, 0x03	; 3
    15fc:	36 d2       	rcall	.+1132   	; 0x1a6a <sysclk_enable_module>
    15fe:	13 c1       	rjmp	.+550    	; 0x1826 <UART_computer_init+0x41c>
    1600:	00 3c       	cpi	r16, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    1602:	29 e0       	ldi	r18, 0x09	; 9
    1604:	12 07       	cpc	r17, r18
    1606:	21 f4       	brne	.+8      	; 0x1610 <UART_computer_init+0x206>
    1608:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPIE
	else if (module == &SPIE) {
    160a:	84 e0       	ldi	r24, 0x04	; 4
    160c:	2e d2       	rcall	.+1116   	; 0x1a6a <sysclk_enable_module>
    160e:	0b c1       	rjmp	.+534    	; 0x1826 <UART_computer_init+0x41c>
    1610:	00 3c       	cpi	r16, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_SPI);
    1612:	8a e0       	ldi	r24, 0x0A	; 10
    1614:	18 07       	cpc	r17, r24
    1616:	21 f4       	brne	.+8      	; 0x1620 <UART_computer_init+0x216>
    1618:	68 e0       	ldi	r22, 0x08	; 8
    161a:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef SPIF
	else if (module == &SPIF) {
    161c:	26 d2       	rcall	.+1100   	; 0x1a6a <sysclk_enable_module>
    161e:	03 c1       	rjmp	.+518    	; 0x1826 <UART_computer_init+0x41c>
    1620:	00 3c       	cpi	r16, 0xC0	; 192
    1622:	2b e0       	ldi	r18, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
    1624:	12 07       	cpc	r17, r18
    1626:	21 f4       	brne	.+8      	; 0x1630 <UART_computer_init+0x226>
    1628:	68 e0       	ldi	r22, 0x08	; 8
    162a:	86 e0       	ldi	r24, 0x06	; 6
    162c:	1e d2       	rcall	.+1084   	; 0x1a6a <sysclk_enable_module>
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    162e:	fb c0       	rjmp	.+502    	; 0x1826 <UART_computer_init+0x41c>
    1630:	00 3a       	cpi	r16, 0xA0	; 160
    1632:	88 e0       	ldi	r24, 0x08	; 8
    1634:	18 07       	cpc	r17, r24
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    1636:	31 f5       	brne	.+76     	; 0x1684 <UART_computer_init+0x27a>
    1638:	60 e1       	ldi	r22, 0x10	; 16
    163a:	83 e0       	ldi	r24, 0x03	; 3
    163c:	16 d2       	rcall	.+1068   	; 0x1a6a <sysclk_enable_module>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
    163e:	80 ea       	ldi	r24, 0xA0	; 160
    1640:	98 e0       	ldi	r25, 0x08	; 8
    1642:	80 93 12 20 	sts	0x2012, r24	; 0x802012 <stdio_base>
    1646:	90 93 13 20 	sts	0x2013, r25	; 0x802013 <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    164a:	82 e0       	ldi	r24, 0x02	; 2
    164c:	9a e0       	ldi	r25, 0x0A	; 10
    164e:	80 93 10 20 	sts	0x2010, r24	; 0x802010 <ptr_put>
    1652:	90 93 11 20 	sts	0x2011, r25	; 0x802011 <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1656:	89 ef       	ldi	r24, 0xF9	; 249
    1658:	99 e0       	ldi	r25, 0x09	; 9
    165a:	80 93 0e 20 	sts	0x200E, r24	; 0x80200e <__data_end>
    165e:	90 93 0f 20 	sts	0x200F, r25	; 0x80200f <__data_end+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    1662:	e6 e0       	ldi	r30, 0x06	; 6
    1664:	f0 e2       	ldi	r31, 0x20	; 32
	usart_rs232_options.paritytype   = options->paritytype;
    1666:	84 81       	ldd	r24, Z+4	; 0x04
    1668:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.stopbits     = options->stopbits;
    166a:	85 81       	ldd	r24, Z+5	; 0x05
    166c:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.baudrate     = options->baudrate;
    166e:	86 81       	ldd	r24, Z+6	; 0x06
    1670:	8f 83       	std	Y+7, r24	; 0x07
    1672:	80 81       	ld	r24, Z
    1674:	91 81       	ldd	r25, Z+1	; 0x01
    1676:	a2 81       	ldd	r26, Z+2	; 0x02
    1678:	b3 81       	ldd	r27, Z+3	; 0x03
    167a:	89 83       	std	Y+1, r24	; 0x01
    167c:	9a 83       	std	Y+2, r25	; 0x02
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    167e:	ab 83       	std	Y+3, r26	; 0x03
    1680:	bc 83       	std	Y+4, r27	; 0x04
    1682:	7d c0       	rjmp	.+250    	; 0x177e <UART_computer_init+0x374>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    1684:	00 3a       	cpi	r16, 0xA0	; 160
    1686:	29 e0       	ldi	r18, 0x09	; 9
    1688:	12 07       	cpc	r17, r18
    168a:	21 f4       	brne	.+8      	; 0x1694 <UART_computer_init+0x28a>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    168c:	60 e1       	ldi	r22, 0x10	; 16
    168e:	84 e0       	ldi	r24, 0x04	; 4
    1690:	ec d1       	rcall	.+984    	; 0x1a6a <sysclk_enable_module>
    1692:	c9 c0       	rjmp	.+402    	; 0x1826 <UART_computer_init+0x41c>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    1694:	00 3a       	cpi	r16, 0xA0	; 160
    1696:	8a e0       	ldi	r24, 0x0A	; 10
    1698:	18 07       	cpc	r17, r24
    169a:	21 f4       	brne	.+8      	; 0x16a4 <UART_computer_init+0x29a>
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    169c:	60 e1       	ldi	r22, 0x10	; 16
    169e:	85 e0       	ldi	r24, 0x05	; 5
    16a0:	e4 d1       	rcall	.+968    	; 0x1a6a <sysclk_enable_module>
    16a2:	c1 c0       	rjmp	.+386    	; 0x1826 <UART_computer_init+0x41c>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    16a4:	00 3a       	cpi	r16, 0xA0	; 160
    16a6:	2b e0       	ldi	r18, 0x0B	; 11
    16a8:	12 07       	cpc	r17, r18
    16aa:	21 f4       	brne	.+8      	; 0x16b4 <UART_computer_init+0x2aa>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    16ac:	60 e1       	ldi	r22, 0x10	; 16
    16ae:	86 e0       	ldi	r24, 0x06	; 6
    16b0:	dc d1       	rcall	.+952    	; 0x1a6a <sysclk_enable_module>
    16b2:	b9 c0       	rjmp	.+370    	; 0x1826 <UART_computer_init+0x41c>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    16b4:	00 3b       	cpi	r16, 0xB0	; 176
    16b6:	88 e0       	ldi	r24, 0x08	; 8
    16b8:	18 07       	cpc	r17, r24
    16ba:	21 f4       	brne	.+8      	; 0x16c4 <UART_computer_init+0x2ba>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    16bc:	60 e2       	ldi	r22, 0x20	; 32
    16be:	83 e0       	ldi	r24, 0x03	; 3
    16c0:	d4 d1       	rcall	.+936    	; 0x1a6a <sysclk_enable_module>
    16c2:	b1 c0       	rjmp	.+354    	; 0x1826 <UART_computer_init+0x41c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    16c4:	00 3b       	cpi	r16, 0xB0	; 176
    16c6:	29 e0       	ldi	r18, 0x09	; 9
    16c8:	12 07       	cpc	r17, r18
    16ca:	21 f4       	brne	.+8      	; 0x16d4 <UART_computer_init+0x2ca>
	}
#endif
#ifdef USARTE1
	else if (module == &USARTE1) {
    16cc:	60 e2       	ldi	r22, 0x20	; 32
    16ce:	84 e0       	ldi	r24, 0x04	; 4
    16d0:	cc d1       	rcall	.+920    	; 0x1a6a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
    16d2:	a9 c0       	rjmp	.+338    	; 0x1826 <UART_computer_init+0x41c>
    16d4:	00 3b       	cpi	r16, 0xB0	; 176
    16d6:	8a e0       	ldi	r24, 0x0A	; 10
    16d8:	18 07       	cpc	r17, r24
    16da:	21 f4       	brne	.+8      	; 0x16e4 <UART_computer_init+0x2da>
	}
#endif
#ifdef USARTF1
	else if (module == &USARTF1) {
    16dc:	60 e2       	ldi	r22, 0x20	; 32
    16de:	85 e0       	ldi	r24, 0x05	; 5
    16e0:	c4 d1       	rcall	.+904    	; 0x1a6a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
    16e2:	a1 c0       	rjmp	.+322    	; 0x1826 <UART_computer_init+0x41c>
    16e4:	00 3b       	cpi	r16, 0xB0	; 176
    16e6:	2b e0       	ldi	r18, 0x0B	; 11
    16e8:	12 07       	cpc	r17, r18
    16ea:	21 f4       	brne	.+8      	; 0x16f4 <UART_computer_init+0x2ea>
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    16ec:	60 e2       	ldi	r22, 0x20	; 32
    16ee:	86 e0       	ldi	r24, 0x06	; 6
    16f0:	bc d1       	rcall	.+888    	; 0x1a6a <sysclk_enable_module>
    16f2:	99 c0       	rjmp	.+306    	; 0x1826 <UART_computer_init+0x41c>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    16f4:	00 38       	cpi	r16, 0x80	; 128
    16f6:	84 e0       	ldi	r24, 0x04	; 4
    16f8:	18 07       	cpc	r17, r24
    16fa:	21 f4       	brne	.+8      	; 0x1704 <UART_computer_init+0x2fa>
    16fc:	60 e4       	ldi	r22, 0x40	; 64
	}
#endif
#ifdef TWID
	else if (module == &TWID) {
    16fe:	83 e0       	ldi	r24, 0x03	; 3
    1700:	b4 d1       	rcall	.+872    	; 0x1a6a <sysclk_enable_module>
    1702:	91 c0       	rjmp	.+290    	; 0x1826 <UART_computer_init+0x41c>
    1704:	00 39       	cpi	r16, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
    1706:	24 e0       	ldi	r18, 0x04	; 4
    1708:	12 07       	cpc	r17, r18
    170a:	21 f4       	brne	.+8      	; 0x1714 <UART_computer_init+0x30a>
    170c:	60 e4       	ldi	r22, 0x40	; 64
    170e:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    1710:	ac d1       	rcall	.+856    	; 0x1a6a <sysclk_enable_module>
    1712:	89 c0       	rjmp	.+274    	; 0x1826 <UART_computer_init+0x41c>
    1714:	00 3a       	cpi	r16, 0xA0	; 160
    1716:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    1718:	18 07       	cpc	r17, r24
    171a:	21 f4       	brne	.+8      	; 0x1724 <UART_computer_init+0x31a>
    171c:	60 e4       	ldi	r22, 0x40	; 64
    171e:	85 e0       	ldi	r24, 0x05	; 5
    1720:	a4 d1       	rcall	.+840    	; 0x1a6a <sysclk_enable_module>
	}
#endif
#ifdef TWIF
	else if (module == &TWIF) {
    1722:	81 c0       	rjmp	.+258    	; 0x1826 <UART_computer_init+0x41c>
    1724:	00 3b       	cpi	r16, 0xB0	; 176
    1726:	24 e0       	ldi	r18, 0x04	; 4
    1728:	12 07       	cpc	r17, r18
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
    172a:	21 f4       	brne	.+8      	; 0x1734 <UART_computer_init+0x32a>
    172c:	60 e4       	ldi	r22, 0x40	; 64
    172e:	86 e0       	ldi	r24, 0x06	; 6
    1730:	9c d1       	rcall	.+824    	; 0x1a6a <sysclk_enable_module>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
    1732:	79 c0       	rjmp	.+242    	; 0x1826 <UART_computer_init+0x41c>
    1734:	00 93 12 20 	sts	0x2012, r16	; 0x802012 <stdio_base>
    1738:	10 93 13 20 	sts	0x2013, r17	; 0x802013 <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    173c:	82 e0       	ldi	r24, 0x02	; 2
    173e:	9a e0       	ldi	r25, 0x0A	; 10
    1740:	80 93 10 20 	sts	0x2010, r24	; 0x802010 <ptr_put>
    1744:	90 93 11 20 	sts	0x2011, r25	; 0x802011 <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1748:	89 ef       	ldi	r24, 0xF9	; 249
    174a:	99 e0       	ldi	r25, 0x09	; 9
    174c:	80 93 0e 20 	sts	0x200E, r24	; 0x80200e <__data_end>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    1750:	90 93 0f 20 	sts	0x200F, r25	; 0x80200f <__data_end+0x1>
    1754:	e6 e0       	ldi	r30, 0x06	; 6
    1756:	f0 e2       	ldi	r31, 0x20	; 32
	usart_rs232_options.paritytype   = options->paritytype;
    1758:	84 81       	ldd	r24, Z+4	; 0x04
    175a:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.stopbits     = options->stopbits;
    175c:	85 81       	ldd	r24, Z+5	; 0x05
	usart_rs232_options.baudrate     = options->baudrate;
    175e:	8e 83       	std	Y+6, r24	; 0x06
    1760:	86 81       	ldd	r24, Z+6	; 0x06
    1762:	8f 83       	std	Y+7, r24	; 0x07
    1764:	80 81       	ld	r24, Z
    1766:	91 81       	ldd	r25, Z+1	; 0x01
    1768:	a2 81       	ldd	r26, Z+2	; 0x02
    176a:	b3 81       	ldd	r27, Z+3	; 0x03

#ifdef USARTC0
	if((uint16_t)usart == (uint16_t)&USARTC0) {
    176c:	89 83       	std	Y+1, r24	; 0x01
    176e:	9a 83       	std	Y+2, r25	; 0x02
    1770:	ab 83       	std	Y+3, r26	; 0x03
    1772:	bc 83       	std	Y+4, r27	; 0x04
    1774:	78 01       	movw	r14, r16
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART0_bm);
    1776:	00 3a       	cpi	r16, 0xA0	; 160
    1778:	88 e0       	ldi	r24, 0x08	; 8
    177a:	18 07       	cpc	r17, r24
    177c:	51 f4       	brne	.+20     	; 0x1792 <UART_computer_init+0x388>
    177e:	60 e1       	ldi	r22, 0x10	; 16
    1780:	83 e0       	ldi	r24, 0x03	; 3
    1782:	73 d1       	rcall	.+742    	; 0x1a6a <sysclk_enable_module>
    1784:	0f 2e       	mov	r0, r31
    1786:	f0 ea       	ldi	r31, 0xA0	; 160
    1788:	ef 2e       	mov	r14, r31
	}
#endif
#ifdef USARTC1
	if((uint16_t)usart == (uint16_t)&USARTC1) {
    178a:	f8 e0       	ldi	r31, 0x08	; 8
    178c:	ff 2e       	mov	r15, r31
    178e:	f0 2d       	mov	r31, r0
    1790:	12 c0       	rjmp	.+36     	; 0x17b6 <UART_computer_init+0x3ac>
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART1_bm);
    1792:	20 eb       	ldi	r18, 0xB0	; 176
    1794:	e2 16       	cp	r14, r18
    1796:	28 e0       	ldi	r18, 0x08	; 8
    1798:	f2 06       	cpc	r15, r18
    179a:	21 f4       	brne	.+8      	; 0x17a4 <UART_computer_init+0x39a>
	}
#endif
#ifdef USARTD0
	if((uint16_t)usart == (uint16_t)&USARTD0) {
    179c:	60 e2       	ldi	r22, 0x20	; 32
    179e:	83 e0       	ldi	r24, 0x03	; 3
    17a0:	64 d1       	rcall	.+712    	; 0x1a6a <sysclk_enable_module>
    17a2:	12 c0       	rjmp	.+36     	; 0x17c8 <UART_computer_init+0x3be>
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART0_bm);
    17a4:	80 ea       	ldi	r24, 0xA0	; 160
    17a6:	e8 16       	cp	r14, r24
    17a8:	89 e0       	ldi	r24, 0x09	; 9
    17aa:	f8 06       	cpc	r15, r24
	}
#endif
#ifdef USARTD1
	if((uint16_t)usart == (uint16_t)&USARTD1) {
    17ac:	21 f4       	brne	.+8      	; 0x17b6 <UART_computer_init+0x3ac>
    17ae:	60 e1       	ldi	r22, 0x10	; 16
    17b0:	84 e0       	ldi	r24, 0x04	; 4
    17b2:	5b d1       	rcall	.+694    	; 0x1a6a <sysclk_enable_module>
    17b4:	12 c0       	rjmp	.+36     	; 0x17da <UART_computer_init+0x3d0>
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
    17b6:	20 eb       	ldi	r18, 0xB0	; 176
    17b8:	e2 16       	cp	r14, r18
    17ba:	29 e0       	ldi	r18, 0x09	; 9
    17bc:	f2 06       	cpc	r15, r18
    17be:	21 f4       	brne	.+8      	; 0x17c8 <UART_computer_init+0x3be>
	}
#endif
#ifdef USARTE0
	if((uint16_t)usart == (uint16_t)&USARTE0) {
    17c0:	60 e2       	ldi	r22, 0x20	; 32
    17c2:	84 e0       	ldi	r24, 0x04	; 4
    17c4:	52 d1       	rcall	.+676    	; 0x1a6a <sysclk_enable_module>
    17c6:	12 c0       	rjmp	.+36     	; 0x17ec <UART_computer_init+0x3e2>
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
    17c8:	80 ea       	ldi	r24, 0xA0	; 160
    17ca:	e8 16       	cp	r14, r24
    17cc:	8a e0       	ldi	r24, 0x0A	; 10
    17ce:	f8 06       	cpc	r15, r24
    17d0:	21 f4       	brne	.+8      	; 0x17da <UART_computer_init+0x3d0>
	}
#endif
#ifdef USARTE1
	if((uint16_t)usart == (uint16_t)&USARTE1) {
    17d2:	60 e1       	ldi	r22, 0x10	; 16
    17d4:	85 e0       	ldi	r24, 0x05	; 5
    17d6:	49 d1       	rcall	.+658    	; 0x1a6a <sysclk_enable_module>
    17d8:	12 c0       	rjmp	.+36     	; 0x17fe <UART_computer_init+0x3f4>
    17da:	20 eb       	ldi	r18, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART1_bm);
    17dc:	e2 16       	cp	r14, r18
    17de:	2a e0       	ldi	r18, 0x0A	; 10
    17e0:	f2 06       	cpc	r15, r18
    17e2:	21 f4       	brne	.+8      	; 0x17ec <UART_computer_init+0x3e2>
    17e4:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTF0
	if((uint16_t)usart == (uint16_t)&USARTF0) {
    17e6:	85 e0       	ldi	r24, 0x05	; 5
    17e8:	40 d1       	rcall	.+640    	; 0x1a6a <sysclk_enable_module>
    17ea:	11 c0       	rjmp	.+34     	; 0x180e <UART_computer_init+0x404>
    17ec:	80 ea       	ldi	r24, 0xA0	; 160
    17ee:	e8 16       	cp	r14, r24
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART0_bm);
    17f0:	8b e0       	ldi	r24, 0x0B	; 11
    17f2:	f8 06       	cpc	r15, r24
    17f4:	21 f4       	brne	.+8      	; 0x17fe <UART_computer_init+0x3f4>
    17f6:	60 e1       	ldi	r22, 0x10	; 16
    17f8:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
    17fa:	37 d1       	rcall	.+622    	; 0x1a6a <sysclk_enable_module>
    17fc:	08 c0       	rjmp	.+16     	; 0x180e <UART_computer_init+0x404>
    17fe:	20 eb       	ldi	r18, 0xB0	; 176
    1800:	e2 16       	cp	r14, r18
    1802:	2b e0       	ldi	r18, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
    1804:	f2 06       	cpc	r15, r18
    1806:	19 f4       	brne	.+6      	; 0x180e <UART_computer_init+0x404>
    1808:	60 e2       	ldi	r22, 0x20	; 32
    180a:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
    180c:	2e d1       	rcall	.+604    	; 0x1a6a <sysclk_enable_module>
    180e:	be 01       	movw	r22, r28
    1810:	6f 5f       	subi	r22, 0xFF	; 255
    1812:	7f 4f       	sbci	r23, 0xFF	; 255
    1814:	c8 01       	movw	r24, r16
    1816:	0e 94 5f 02 	call	0x4be	; 0x4be <usart_init_rs232>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    181a:	65 e2       	ldi	r22, 0x25	; 37
    181c:	71 e0       	ldi	r23, 0x01	; 1
    181e:	87 ec       	ldi	r24, 0xC7	; 199
    1820:	9c e0       	ldi	r25, 0x0C	; 12
    1822:	84 d5       	rcall	.+2824   	; 0x232c <fdevopen>
	gpio_configure_pin(tx_pin, IOPORT_DIR_OUTPUT);
	gpio_configure_pin(rx_pin, IOPORT_DIR_INPUT);
	sysclk_enable_peripheral_clock(comms_usart); 
	
	stdio_serial_init(comms_usart, &options);
    1824:	22 c0       	rjmp	.+68     	; 0x186a <UART_computer_init+0x460>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
    1826:	00 93 12 20 	sts	0x2012, r16	; 0x802012 <stdio_base>
    182a:	10 93 13 20 	sts	0x2013, r17	; 0x802013 <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    182e:	82 e0       	ldi	r24, 0x02	; 2
    1830:	9a e0       	ldi	r25, 0x0A	; 10
    1832:	80 93 10 20 	sts	0x2010, r24	; 0x802010 <ptr_put>
    1836:	90 93 11 20 	sts	0x2011, r25	; 0x802011 <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    183a:	89 ef       	ldi	r24, 0xF9	; 249
    183c:	99 e0       	ldi	r25, 0x09	; 9
    183e:	80 93 0e 20 	sts	0x200E, r24	; 0x80200e <__data_end>
    1842:	90 93 0f 20 	sts	0x200F, r25	; 0x80200f <__data_end+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    1846:	e6 e0       	ldi	r30, 0x06	; 6
    1848:	f0 e2       	ldi	r31, 0x20	; 32
    184a:	84 81       	ldd	r24, Z+4	; 0x04
    184c:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    184e:	85 81       	ldd	r24, Z+5	; 0x05
    1850:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    1852:	86 81       	ldd	r24, Z+6	; 0x06
    1854:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    1856:	80 81       	ld	r24, Z
    1858:	91 81       	ldd	r25, Z+1	; 0x01
    185a:	a2 81       	ldd	r26, Z+2	; 0x02
    185c:	b3 81       	ldd	r27, Z+3	; 0x03
    185e:	89 83       	std	Y+1, r24	; 0x01
    1860:	9a 83       	std	Y+2, r25	; 0x02
    1862:	ab 83       	std	Y+3, r26	; 0x03
    1864:	bc 83       	std	Y+4, r27	; 0x04

#ifdef USARTC0
	if((uint16_t)usart == (uint16_t)&USARTC0) {
    1866:	78 01       	movw	r14, r16
    1868:	94 cf       	rjmp	.-216    	; 0x1792 <UART_computer_init+0x388>
    186a:	27 96       	adiw	r28, 0x07	; 7
    186c:	cd bf       	out	0x3d, r28	; 61
    186e:	de bf       	out	0x3e, r29	; 62
    1870:	df 91       	pop	r29
    1872:	cf 91       	pop	r28
    1874:	1f 91       	pop	r17
    1876:	0f 91       	pop	r16
    1878:	ff 90       	pop	r15
    187a:	ef 90       	pop	r14
    187c:	df 90       	pop	r13
    187e:	cf 90       	pop	r12
    1880:	08 95       	ret

00001882 <calc_altitude>:

#include "altitude.h"

int32_t calc_altitude(int32_t press)
//Returns altitude (cm) from pressure (Pa)
{
    1882:	0f 93       	push	r16
    1884:	1f 93       	push	r17
	return (int32_t)(100 * (SEA_LEVEL_PRESS - press) / (G_CONST * RHO_AIR));
    1886:	0d ec       	ldi	r16, 0xCD	; 205
    1888:	1b e8       	ldi	r17, 0x8B	; 139
    188a:	21 e0       	ldi	r18, 0x01	; 1
    188c:	30 e0       	ldi	r19, 0x00	; 0
    188e:	a9 01       	movw	r20, r18
    1890:	98 01       	movw	r18, r16
    1892:	26 1b       	sub	r18, r22
    1894:	37 0b       	sbc	r19, r23
    1896:	48 0b       	sbc	r20, r24
    1898:	59 0b       	sbc	r21, r25
    189a:	a4 e6       	ldi	r26, 0x64	; 100
    189c:	b0 e0       	ldi	r27, 0x00	; 0
    189e:	38 d4       	rcall	.+2160   	; 0x2110 <__muluhisi3>
    18a0:	2c d3       	rcall	.+1624   	; 0x1efa <__floatsisf>
    18a2:	29 ea       	ldi	r18, 0xA9	; 169
    18a4:	36 e4       	ldi	r19, 0x46	; 70
    18a6:	40 e4       	ldi	r20, 0x40	; 64
    18a8:	51 e4       	ldi	r21, 0x41	; 65
    18aa:	52 d2       	rcall	.+1188   	; 0x1d50 <__divsf3>
    18ac:	f3 d2       	rcall	.+1510   	; 0x1e94 <__fixsfsi>
    18ae:	1f 91       	pop	r17
    18b0:	0f 91       	pop	r16
    18b2:	08 95       	ret

000018b4 <rb32_write>:

//--------------32 bit signed functions--------------------
void rb32_write(RingBuffer32_t* buffer, const int32_t* data, uint16_t length)
/* Adds length bytes, taken from the data argument, to the end of buffer */
// Author: William Hankins
{
    18b4:	cf 92       	push	r12
    18b6:	df 92       	push	r13
    18b8:	ef 92       	push	r14
    18ba:	ff 92       	push	r15
    18bc:	cf 93       	push	r28
    18be:	df 93       	push	r29
    18c0:	fc 01       	movw	r30, r24
	for (uint8_t i = 0; i < length; i++)
    18c2:	41 15       	cp	r20, r1
    18c4:	51 05       	cpc	r21, r1
    18c6:	09 f4       	brne	.+2      	; 0x18ca <rb32_write+0x16>
    18c8:	3f c0       	rjmp	.+126    	; 0x1948 <rb32_write+0x94>
    18ca:	80 e0       	ldi	r24, 0x00	; 0
    18cc:	90 e0       	ldi	r25, 0x00	; 0
    18ce:	20 e0       	ldi	r18, 0x00	; 0
	{
		buffer->buffer[buffer->head] = data[i]; // data can be not be access greater length-1
    18d0:	88 0f       	add	r24, r24
    18d2:	99 1f       	adc	r25, r25
    18d4:	88 0f       	add	r24, r24
    18d6:	99 1f       	adc	r25, r25
    18d8:	db 01       	movw	r26, r22
    18da:	a8 0f       	add	r26, r24
    18dc:	b9 1f       	adc	r27, r25
    18de:	cd 90       	ld	r12, X+
    18e0:	dd 90       	ld	r13, X+
    18e2:	ed 90       	ld	r14, X+
    18e4:	fc 90       	ld	r15, X
    18e6:	a2 81       	ldd	r26, Z+2	; 0x02
    18e8:	b3 81       	ldd	r27, Z+3	; 0x03
    18ea:	aa 0f       	add	r26, r26
    18ec:	bb 1f       	adc	r27, r27
    18ee:	aa 0f       	add	r26, r26
    18f0:	bb 1f       	adc	r27, r27
    18f2:	86 81       	ldd	r24, Z+6	; 0x06
    18f4:	97 81       	ldd	r25, Z+7	; 0x07
    18f6:	a8 0f       	add	r26, r24
    18f8:	b9 1f       	adc	r27, r25
    18fa:	cd 92       	st	X+, r12
    18fc:	dd 92       	st	X+, r13
    18fe:	ed 92       	st	X+, r14
    1900:	fc 92       	st	X, r15
    1902:	13 97       	sbiw	r26, 0x03	; 3
		buffer->head++;
    1904:	82 81       	ldd	r24, Z+2	; 0x02
    1906:	93 81       	ldd	r25, Z+3	; 0x03
    1908:	01 96       	adiw	r24, 0x01	; 1
    190a:	82 83       	std	Z+2, r24	; 0x02
    190c:	93 83       	std	Z+3, r25	; 0x03
		
		if (buffer->head == buffer->array_length) //Next value to write to is beyond the end of the array
    190e:	a0 81       	ld	r26, Z
    1910:	b1 81       	ldd	r27, Z+1	; 0x01
    1912:	8a 17       	cp	r24, r26
    1914:	9b 07       	cpc	r25, r27
    1916:	11 f4       	brne	.+4      	; 0x191c <rb32_write+0x68>
		{
			buffer->head = 0;
    1918:	12 82       	std	Z+2, r1	; 0x02
    191a:	13 82       	std	Z+3, r1	; 0x03
		} // end if
		
		if (buffer->head == buffer->tail)
    191c:	82 81       	ldd	r24, Z+2	; 0x02
    191e:	93 81       	ldd	r25, Z+3	; 0x03
    1920:	c4 81       	ldd	r28, Z+4	; 0x04
    1922:	d5 81       	ldd	r29, Z+5	; 0x05
    1924:	8c 17       	cp	r24, r28
    1926:	9d 07       	cpc	r25, r29
    1928:	49 f4       	brne	.+18     	; 0x193c <rb32_write+0x88>
		{
			buffer->tail++;
    192a:	01 96       	adiw	r24, 0x01	; 1
			
			if (buffer->tail == buffer->array_length){
    192c:	a8 17       	cp	r26, r24
    192e:	b9 07       	cpc	r27, r25
    1930:	19 f0       	breq	.+6      	; 0x1938 <rb32_write+0x84>
			buffer->head = 0;
		} // end if
		
		if (buffer->head == buffer->tail)
		{
			buffer->tail++;
    1932:	84 83       	std	Z+4, r24	; 0x04
    1934:	95 83       	std	Z+5, r25	; 0x05
    1936:	02 c0       	rjmp	.+4      	; 0x193c <rb32_write+0x88>
			
			if (buffer->tail == buffer->array_length){
				buffer->tail = 0;
    1938:	14 82       	std	Z+4, r1	; 0x04
    193a:	15 82       	std	Z+5, r1	; 0x05
//--------------32 bit signed functions--------------------
void rb32_write(RingBuffer32_t* buffer, const int32_t* data, uint16_t length)
/* Adds length bytes, taken from the data argument, to the end of buffer */
// Author: William Hankins
{
	for (uint8_t i = 0; i < length; i++)
    193c:	2f 5f       	subi	r18, 0xFF	; 255
    193e:	82 2f       	mov	r24, r18
    1940:	90 e0       	ldi	r25, 0x00	; 0
    1942:	84 17       	cp	r24, r20
    1944:	95 07       	cpc	r25, r21
    1946:	20 f2       	brcs	.-120    	; 0x18d0 <rb32_write+0x1c>
			if (buffer->tail == buffer->array_length){
				buffer->tail = 0;
			}// end if
		} // end if
	} // end for
} // end write_to_ring_buffer
    1948:	df 91       	pop	r29
    194a:	cf 91       	pop	r28
    194c:	ff 90       	pop	r15
    194e:	ef 90       	pop	r14
    1950:	df 90       	pop	r13
    1952:	cf 90       	pop	r12
    1954:	08 95       	ret

00001956 <rb32_init>:
void rb32_init(RingBuffer32_t* buffer, int32_t* backing_array, uint16_t backing_array_length)
/*	Call to reset the head and tail variables of a RingBuffer. 
	backing_array is the array that the ring buffer actually stores its data in
	backing_array_length is kind of exactly what it says it is
*/
{
    1956:	fc 01       	movw	r30, r24
	buffer->head = 0; //Beginning of array
    1958:	12 82       	std	Z+2, r1	; 0x02
    195a:	13 82       	std	Z+3, r1	; 0x03
	buffer->tail = 0; //End of array
    195c:	14 82       	std	Z+4, r1	; 0x04
    195e:	15 82       	std	Z+5, r1	; 0x05
	buffer->buffer = backing_array;
    1960:	66 83       	std	Z+6, r22	; 0x06
    1962:	77 83       	std	Z+7, r23	; 0x07
	buffer->array_length = backing_array_length;
    1964:	40 83       	st	Z, r20
    1966:	51 83       	std	Z+1, r21	; 0x01
    1968:	08 95       	ret

0000196a <rb32_length>:
uint16_t rb32_length(RingBuffer32_t* buffer)
/*	Returns the number of bytes of data currently stored in the RingBuffer pointed to by its argument
	The return value will always be greater than or equal to 0
	And less than or equal to buffer->array_length
*/
{
    196a:	fc 01       	movw	r30, r24
	if (buffer->head >= buffer->tail)
    196c:	82 81       	ldd	r24, Z+2	; 0x02
    196e:	93 81       	ldd	r25, Z+3	; 0x03
    1970:	44 81       	ldd	r20, Z+4	; 0x04
    1972:	55 81       	ldd	r21, Z+5	; 0x05
    1974:	84 17       	cp	r24, r20
    1976:	95 07       	cpc	r25, r21
    1978:	18 f0       	brcs	.+6      	; 0x1980 <rb32_length+0x16>
	//We are not currently wrapped around the end of the buffer, so we are using the space between the head and tail
	{
		return buffer->head - buffer->tail;
    197a:	84 1b       	sub	r24, r20
    197c:	95 0b       	sbc	r25, r21
    197e:	08 95       	ret
	}
	else
	//We have wrapped around the end of the buffer, so subtract the unused space between the head and tail
	{
		return buffer->array_length - (buffer->tail - buffer->head);
    1980:	20 81       	ld	r18, Z
    1982:	31 81       	ldd	r19, Z+1	; 0x01
    1984:	82 0f       	add	r24, r18
    1986:	93 1f       	adc	r25, r19
    1988:	84 1b       	sub	r24, r20
    198a:	95 0b       	sbc	r25, r21
	}
}
    198c:	08 95       	ret

0000198e <_write>:
    198e:	68 2f       	mov	r22, r24
    1990:	80 91 12 20 	lds	r24, 0x2012	; 0x802012 <stdio_base>
    1994:	90 91 13 20 	lds	r25, 0x2013	; 0x802013 <stdio_base+0x1>
    1998:	e0 91 10 20 	lds	r30, 0x2010	; 0x802010 <ptr_put>
    199c:	f0 91 11 20 	lds	r31, 0x2011	; 0x802011 <ptr_put+0x1>
    19a0:	19 95       	eicall
    19a2:	99 23       	and	r25, r25
    19a4:	1c f0       	brlt	.+6      	; 0x19ac <_write+0x1e>
    19a6:	81 e0       	ldi	r24, 0x01	; 1
    19a8:	90 e0       	ldi	r25, 0x00	; 0
    19aa:	08 95       	ret
    19ac:	8f ef       	ldi	r24, 0xFF	; 255
    19ae:	9f ef       	ldi	r25, 0xFF	; 255
    19b0:	08 95       	ret

000019b2 <ioport_configure_port_pin>:
    19b2:	cf 93       	push	r28
    19b4:	df 93       	push	r29
    19b6:	fc 01       	movw	r30, r24
    19b8:	20 e0       	ldi	r18, 0x00	; 0
    19ba:	30 e0       	ldi	r19, 0x00	; 0
    19bc:	c6 2f       	mov	r28, r22
    19be:	d0 e0       	ldi	r29, 0x00	; 0
    19c0:	de 01       	movw	r26, r28
    19c2:	02 2e       	mov	r0, r18
    19c4:	02 c0       	rjmp	.+4      	; 0x19ca <ioport_configure_port_pin+0x18>
    19c6:	b5 95       	asr	r27
    19c8:	a7 95       	ror	r26
    19ca:	0a 94       	dec	r0
    19cc:	e2 f7       	brpl	.-8      	; 0x19c6 <ioport_configure_port_pin+0x14>
    19ce:	a0 fd       	sbrc	r26, 0
    19d0:	50 8b       	std	Z+16, r21	; 0x10
    19d2:	2f 5f       	subi	r18, 0xFF	; 255
    19d4:	3f 4f       	sbci	r19, 0xFF	; 255
    19d6:	31 96       	adiw	r30, 0x01	; 1
    19d8:	28 30       	cpi	r18, 0x08	; 8
    19da:	31 05       	cpc	r19, r1
    19dc:	89 f7       	brne	.-30     	; 0x19c0 <ioport_configure_port_pin+0xe>
    19de:	40 ff       	sbrs	r20, 0
    19e0:	0a c0       	rjmp	.+20     	; 0x19f6 <ioport_configure_port_pin+0x44>
    19e2:	41 ff       	sbrs	r20, 1
    19e4:	03 c0       	rjmp	.+6      	; 0x19ec <ioport_configure_port_pin+0x3a>
    19e6:	fc 01       	movw	r30, r24
    19e8:	65 83       	std	Z+5, r22	; 0x05
    19ea:	02 c0       	rjmp	.+4      	; 0x19f0 <ioport_configure_port_pin+0x3e>
    19ec:	fc 01       	movw	r30, r24
    19ee:	66 83       	std	Z+6, r22	; 0x06
    19f0:	fc 01       	movw	r30, r24
    19f2:	61 83       	std	Z+1, r22	; 0x01
    19f4:	02 c0       	rjmp	.+4      	; 0x19fa <ioport_configure_port_pin+0x48>
    19f6:	fc 01       	movw	r30, r24
    19f8:	62 83       	std	Z+2, r22	; 0x02
    19fa:	df 91       	pop	r29
    19fc:	cf 91       	pop	r28
    19fe:	08 95       	ret

00001a00 <sysclk_init>:
    1a00:	cf 93       	push	r28
    1a02:	df 93       	push	r29
    1a04:	1f 92       	push	r1
    1a06:	1f 92       	push	r1
    1a08:	cd b7       	in	r28, 0x3d	; 61
    1a0a:	de b7       	in	r29, 0x3e	; 62
    1a0c:	8f ef       	ldi	r24, 0xFF	; 255
    1a0e:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    1a12:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    1a16:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    1a1a:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    1a1e:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    1a22:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    1a26:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
    1a2a:	8f b7       	in	r24, 0x3f	; 63
    1a2c:	8a 83       	std	Y+2, r24	; 0x02
    1a2e:	f8 94       	cli
    1a30:	9a 81       	ldd	r25, Y+2	; 0x02
    1a32:	e0 e5       	ldi	r30, 0x50	; 80
    1a34:	f0 e0       	ldi	r31, 0x00	; 0
    1a36:	80 81       	ld	r24, Z
    1a38:	82 60       	ori	r24, 0x02	; 2
    1a3a:	80 83       	st	Z, r24
    1a3c:	9f bf       	out	0x3f, r25	; 63
    1a3e:	81 81       	ldd	r24, Z+1	; 0x01
    1a40:	81 ff       	sbrs	r24, 1
    1a42:	fd cf       	rjmp	.-6      	; 0x1a3e <sysclk_init+0x3e>
    1a44:	61 e0       	ldi	r22, 0x01	; 1
    1a46:	80 e4       	ldi	r24, 0x40	; 64
    1a48:	90 e0       	ldi	r25, 0x00	; 0
    1a4a:	25 d0       	rcall	.+74     	; 0x1a96 <ccp_write_io>
    1a4c:	8f b7       	in	r24, 0x3f	; 63
    1a4e:	89 83       	std	Y+1, r24	; 0x01
    1a50:	f8 94       	cli
    1a52:	99 81       	ldd	r25, Y+1	; 0x01
    1a54:	e0 e5       	ldi	r30, 0x50	; 80
    1a56:	f0 e0       	ldi	r31, 0x00	; 0
    1a58:	80 81       	ld	r24, Z
    1a5a:	8e 7f       	andi	r24, 0xFE	; 254
    1a5c:	80 83       	st	Z, r24
    1a5e:	9f bf       	out	0x3f, r25	; 63
    1a60:	0f 90       	pop	r0
    1a62:	0f 90       	pop	r0
    1a64:	df 91       	pop	r29
    1a66:	cf 91       	pop	r28
    1a68:	08 95       	ret

00001a6a <sysclk_enable_module>:
    1a6a:	cf 93       	push	r28
    1a6c:	df 93       	push	r29
    1a6e:	1f 92       	push	r1
    1a70:	cd b7       	in	r28, 0x3d	; 61
    1a72:	de b7       	in	r29, 0x3e	; 62
    1a74:	9f b7       	in	r25, 0x3f	; 63
    1a76:	99 83       	std	Y+1, r25	; 0x01
    1a78:	f8 94       	cli
    1a7a:	99 81       	ldd	r25, Y+1	; 0x01
    1a7c:	e8 2f       	mov	r30, r24
    1a7e:	f0 e0       	ldi	r31, 0x00	; 0
    1a80:	e0 59       	subi	r30, 0x90	; 144
    1a82:	ff 4f       	sbci	r31, 0xFF	; 255
    1a84:	60 95       	com	r22
    1a86:	80 81       	ld	r24, Z
    1a88:	68 23       	and	r22, r24
    1a8a:	60 83       	st	Z, r22
    1a8c:	9f bf       	out	0x3f, r25	; 63
    1a8e:	0f 90       	pop	r0
    1a90:	df 91       	pop	r29
    1a92:	cf 91       	pop	r28
    1a94:	08 95       	ret

00001a96 <ccp_write_io>:
    1a96:	1b be       	out	0x3b, r1	; 59
    1a98:	fc 01       	movw	r30, r24
    1a9a:	28 ed       	ldi	r18, 0xD8	; 216
    1a9c:	24 bf       	out	0x34, r18	; 52
    1a9e:	60 83       	st	Z, r22
    1aa0:	08 95       	ret

00001aa2 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    1aa2:	08 95       	ret

00001aa4 <filtered_5_pressures>:
	}
}


MS56XX_Data_t filtered_5_pressures(MS56XX_t* sensor)
{
    1aa4:	2f 92       	push	r2
    1aa6:	3f 92       	push	r3
    1aa8:	4f 92       	push	r4
    1aaa:	5f 92       	push	r5
    1aac:	6f 92       	push	r6
    1aae:	7f 92       	push	r7
    1ab0:	8f 92       	push	r8
    1ab2:	9f 92       	push	r9
    1ab4:	af 92       	push	r10
    1ab6:	bf 92       	push	r11
    1ab8:	cf 92       	push	r12
    1aba:	df 92       	push	r13
    1abc:	ef 92       	push	r14
    1abe:	ff 92       	push	r15
    1ac0:	0f 93       	push	r16
    1ac2:	1f 93       	push	r17
    1ac4:	cf 93       	push	r28
    1ac6:	df 93       	push	r29
    1ac8:	cd b7       	in	r28, 0x3d	; 61
    1aca:	de b7       	in	r29, 0x3e	; 62
    1acc:	e9 97       	sbiw	r28, 0x39	; 57
    1ace:	cd bf       	out	0x3d, r28	; 61
    1ad0:	de bf       	out	0x3e, r29	; 62
    1ad2:	6c 01       	movw	r12, r24
    1ad4:	4b 01       	movw	r8, r22
    1ad6:	8e 01       	movw	r16, r28
    1ad8:	0f 5f       	subi	r16, 0xFF	; 255
    1ada:	1f 4f       	sbci	r17, 0xFF	; 255
    1adc:	7e 01       	movw	r14, r28
    1ade:	2e e2       	ldi	r18, 0x2E	; 46
    1ae0:	e2 0e       	add	r14, r18
    1ae2:	f1 1c       	adc	r15, r1
    1ae4:	58 01       	movw	r10, r16
	MS56XX_Data_t pressures[5];
	for (uint8_t i = 0; i < 5; i++)
	{
		readMS56XX(sensor);
		pressures[i] = sensor->data;
    1ae6:	ab 01       	movw	r20, r22
    1ae8:	4c 5f       	subi	r20, 0xFC	; 252
    1aea:	5f 4f       	sbci	r21, 0xFF	; 255
    1aec:	3a 01       	movw	r6, r20
MS56XX_Data_t filtered_5_pressures(MS56XX_t* sensor)
{
	MS56XX_Data_t pressures[5];
	for (uint8_t i = 0; i < 5; i++)
	{
		readMS56XX(sensor);
    1aee:	c4 01       	movw	r24, r8
    1af0:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <readMS56XX>
		pressures[i] = sensor->data;
    1af4:	89 e0       	ldi	r24, 0x09	; 9
    1af6:	f3 01       	movw	r30, r6
    1af8:	d5 01       	movw	r26, r10
    1afa:	01 90       	ld	r0, Z+
    1afc:	0d 92       	st	X+, r0
    1afe:	8a 95       	dec	r24
    1b00:	e1 f7       	brne	.-8      	; 0x1afa <filtered_5_pressures+0x56>
    1b02:	59 e0       	ldi	r21, 0x09	; 9
    1b04:	a5 0e       	add	r10, r21
    1b06:	b1 1c       	adc	r11, r1


MS56XX_Data_t filtered_5_pressures(MS56XX_t* sensor)
{
	MS56XX_Data_t pressures[5];
	for (uint8_t i = 0; i < 5; i++)
    1b08:	ea 14       	cp	r14, r10
    1b0a:	fb 04       	cpc	r15, r11
    1b0c:	81 f7       	brne	.-32     	; 0x1aee <filtered_5_pressures+0x4a>
	{
		readMS56XX(sensor);
		pressures[i] = sensor->data;
	}
	MS56XX_Data_t low = pressures[0], high = pressures[0];
    1b0e:	89 80       	ldd	r8, Y+1	; 0x01
    1b10:	9a 80       	ldd	r9, Y+2	; 0x02
    1b12:	ab 80       	ldd	r10, Y+3	; 0x03
    1b14:	bc 80       	ldd	r11, Y+4	; 0x04
    1b16:	6d 81       	ldd	r22, Y+5	; 0x05
    1b18:	7e 81       	ldd	r23, Y+6	; 0x06
    1b1a:	8f 81       	ldd	r24, Y+7	; 0x07
    1b1c:	98 85       	ldd	r25, Y+8	; 0x08
    1b1e:	6e a7       	std	Y+46, r22	; 0x2e
    1b20:	7f a7       	std	Y+47, r23	; 0x2f
    1b22:	88 ab       	std	Y+48, r24	; 0x30
    1b24:	99 ab       	std	Y+49, r25	; 0x31
    1b26:	6a ab       	std	Y+50, r22	; 0x32
    1b28:	7b ab       	std	Y+51, r23	; 0x33
    1b2a:	8c ab       	std	Y+52, r24	; 0x34
    1b2c:	9d ab       	std	Y+53, r25	; 0x35
    1b2e:	8e aa       	std	Y+54, r8	; 0x36
    1b30:	9f aa       	std	Y+55, r9	; 0x37
    1b32:	a8 ae       	std	Y+56, r10	; 0x38
    1b34:	b9 ae       	std	Y+57, r11	; 0x39
    1b36:	b5 01       	movw	r22, r10
    1b38:	a4 01       	movw	r20, r8
    1b3a:	4e a4       	ldd	r4, Y+46	; 0x2e
    1b3c:	5f a4       	ldd	r5, Y+47	; 0x2f
    1b3e:	68 a8       	ldd	r6, Y+48	; 0x30
    1b40:	79 a8       	ldd	r7, Y+49	; 0x31
    1b42:	18 01       	movw	r2, r16
    1b44:	91 01       	movw	r18, r2
	//First, find lowest and highest
	for (uint8_t i = 0; i < 5; i++)
	{
		if (pressures[i].pressure < low.pressure)
    1b46:	f1 01       	movw	r30, r2
    1b48:	80 81       	ld	r24, Z
    1b4a:	91 81       	ldd	r25, Z+1	; 0x01
    1b4c:	a2 81       	ldd	r26, Z+2	; 0x02
    1b4e:	b3 81       	ldd	r27, Z+3	; 0x03
    1b50:	88 15       	cp	r24, r8
    1b52:	99 05       	cpc	r25, r9
    1b54:	aa 05       	cpc	r26, r10
    1b56:	bb 05       	cpc	r27, r11
    1b58:	34 f4       	brge	.+12     	; 0x1b66 <filtered_5_pressures+0xc2>
		{
			low = pressures[i];
    1b5a:	44 80       	ldd	r4, Z+4	; 0x04
    1b5c:	55 80       	ldd	r5, Z+5	; 0x05
    1b5e:	66 80       	ldd	r6, Z+6	; 0x06
    1b60:	77 80       	ldd	r7, Z+7	; 0x07
    1b62:	4c 01       	movw	r8, r24
    1b64:	5d 01       	movw	r10, r26
		}
		if (pressures[i].pressure > high.pressure)
    1b66:	48 17       	cp	r20, r24
    1b68:	59 07       	cpc	r21, r25
    1b6a:	6a 07       	cpc	r22, r26
    1b6c:	7b 07       	cpc	r23, r27
    1b6e:	5c f4       	brge	.+22     	; 0x1b86 <filtered_5_pressures+0xe2>
		{
			high = pressures[i];
    1b70:	f9 01       	movw	r30, r18
    1b72:	44 81       	ldd	r20, Z+4	; 0x04
    1b74:	55 81       	ldd	r21, Z+5	; 0x05
    1b76:	66 81       	ldd	r22, Z+6	; 0x06
    1b78:	77 81       	ldd	r23, Z+7	; 0x07
    1b7a:	4a ab       	std	Y+50, r20	; 0x32
    1b7c:	5b ab       	std	Y+51, r21	; 0x33
    1b7e:	6c ab       	std	Y+52, r22	; 0x34
    1b80:	7d ab       	std	Y+53, r23	; 0x35
    1b82:	ac 01       	movw	r20, r24
    1b84:	bd 01       	movw	r22, r26
    1b86:	f9 e0       	ldi	r31, 0x09	; 9
    1b88:	2f 0e       	add	r2, r31
    1b8a:	31 1c       	adc	r3, r1
		readMS56XX(sensor);
		pressures[i] = sensor->data;
	}
	MS56XX_Data_t low = pressures[0], high = pressures[0];
	//First, find lowest and highest
	for (uint8_t i = 0; i < 5; i++)
    1b8c:	e2 14       	cp	r14, r2
    1b8e:	f3 04       	cpc	r15, r3
    1b90:	c9 f6       	brne	.-78     	; 0x1b44 <filtered_5_pressures+0xa0>
    1b92:	4e ab       	std	Y+54, r20	; 0x36
    1b94:	5f ab       	std	Y+55, r21	; 0x37
    1b96:	68 af       	std	Y+56, r22	; 0x38
    1b98:	79 af       	std	Y+57, r23	; 0x39
    1b9a:	4e a6       	std	Y+46, r4	; 0x2e
    1b9c:	5f a6       	std	Y+47, r5	; 0x2f
    1b9e:	68 aa       	std	Y+48, r6	; 0x30
    1ba0:	79 aa       	std	Y+49, r7	; 0x31
    1ba2:	80 e0       	ldi	r24, 0x00	; 0
    1ba4:	90 e0       	ldi	r25, 0x00	; 0
    1ba6:	dc 01       	movw	r26, r24
    1ba8:	40 e0       	ldi	r20, 0x00	; 0
    1baa:	50 e0       	ldi	r21, 0x00	; 0
    1bac:	ba 01       	movw	r22, r20
	}
	//Pressure and temperature are an average of the results without the top and bottom values
	int32_t p = 0, T = 0;
	for (uint8_t i = 0; i < 5; i++)
	{
		p += pressures[i].pressure;
    1bae:	f8 01       	movw	r30, r16
    1bb0:	40 80       	ld	r4, Z
    1bb2:	51 80       	ldd	r5, Z+1	; 0x01
    1bb4:	62 80       	ldd	r6, Z+2	; 0x02
    1bb6:	73 80       	ldd	r7, Z+3	; 0x03
    1bb8:	44 0d       	add	r20, r4
    1bba:	55 1d       	adc	r21, r5
    1bbc:	66 1d       	adc	r22, r6
    1bbe:	77 1d       	adc	r23, r7
		T += pressures[i].temperature;
    1bc0:	44 80       	ldd	r4, Z+4	; 0x04
    1bc2:	55 80       	ldd	r5, Z+5	; 0x05
    1bc4:	66 80       	ldd	r6, Z+6	; 0x06
    1bc6:	77 80       	ldd	r7, Z+7	; 0x07
    1bc8:	84 0d       	add	r24, r4
    1bca:	95 1d       	adc	r25, r5
    1bcc:	a6 1d       	adc	r26, r6
    1bce:	b7 1d       	adc	r27, r7
    1bd0:	07 5f       	subi	r16, 0xF7	; 247
    1bd2:	1f 4f       	sbci	r17, 0xFF	; 255
			high = pressures[i];
		}
	}
	//Pressure and temperature are an average of the results without the top and bottom values
	int32_t p = 0, T = 0;
	for (uint8_t i = 0; i < 5; i++)
    1bd4:	e0 16       	cp	r14, r16
    1bd6:	f1 06       	cpc	r15, r17
    1bd8:	51 f7       	brne	.-44     	; 0x1bae <filtered_5_pressures+0x10a>
	MS56XX_Data_t result;
	result.pressure = p;
	result.temperature = T;
	//TODO: check validity
	result.valid = 1;
	return result;
    1bda:	0e a9       	ldd	r16, Y+54	; 0x36
    1bdc:	1f a9       	ldd	r17, Y+55	; 0x37
    1bde:	28 ad       	ldd	r18, Y+56	; 0x38
    1be0:	39 ad       	ldd	r19, Y+57	; 0x39
    1be2:	80 0e       	add	r8, r16
    1be4:	91 1e       	adc	r9, r17
    1be6:	a2 1e       	adc	r10, r18
    1be8:	b3 1e       	adc	r11, r19
    1bea:	48 19       	sub	r20, r8
    1bec:	59 09       	sbc	r21, r9
    1bee:	6a 09       	sbc	r22, r10
    1bf0:	7b 09       	sbc	r23, r11
    1bf2:	f6 01       	movw	r30, r12
    1bf4:	40 83       	st	Z, r20
    1bf6:	51 83       	std	Z+1, r21	; 0x01
    1bf8:	62 83       	std	Z+2, r22	; 0x02
    1bfa:	73 83       	std	Z+3, r23	; 0x03
    1bfc:	4e a5       	ldd	r20, Y+46	; 0x2e
    1bfe:	5f a5       	ldd	r21, Y+47	; 0x2f
    1c00:	68 a9       	ldd	r22, Y+48	; 0x30
    1c02:	79 a9       	ldd	r23, Y+49	; 0x31
    1c04:	0a a9       	ldd	r16, Y+50	; 0x32
    1c06:	1b a9       	ldd	r17, Y+51	; 0x33
    1c08:	2c a9       	ldd	r18, Y+52	; 0x34
    1c0a:	3d a9       	ldd	r19, Y+53	; 0x35
    1c0c:	40 0f       	add	r20, r16
    1c0e:	51 1f       	adc	r21, r17
    1c10:	62 1f       	adc	r22, r18
    1c12:	73 1f       	adc	r23, r19
    1c14:	84 1b       	sub	r24, r20
    1c16:	95 0b       	sbc	r25, r21
    1c18:	a6 0b       	sbc	r26, r22
    1c1a:	b7 0b       	sbc	r27, r23
    1c1c:	84 83       	std	Z+4, r24	; 0x04
    1c1e:	95 83       	std	Z+5, r25	; 0x05
    1c20:	a6 83       	std	Z+6, r26	; 0x06
    1c22:	b7 83       	std	Z+7, r27	; 0x07
    1c24:	81 e0       	ldi	r24, 0x01	; 1
    1c26:	80 87       	std	Z+8, r24	; 0x08
    1c28:	c6 01       	movw	r24, r12
    1c2a:	e9 96       	adiw	r28, 0x39	; 57
    1c2c:	cd bf       	out	0x3d, r28	; 61
    1c2e:	de bf       	out	0x3e, r29	; 62
    1c30:	df 91       	pop	r29
    1c32:	cf 91       	pop	r28
    1c34:	1f 91       	pop	r17
    1c36:	0f 91       	pop	r16
    1c38:	ff 90       	pop	r15
    1c3a:	ef 90       	pop	r14
    1c3c:	df 90       	pop	r13
    1c3e:	cf 90       	pop	r12
    1c40:	bf 90       	pop	r11
    1c42:	af 90       	pop	r10
    1c44:	9f 90       	pop	r9
    1c46:	8f 90       	pop	r8
    1c48:	7f 90       	pop	r7
    1c4a:	6f 90       	pop	r6
    1c4c:	5f 90       	pop	r5
    1c4e:	4f 90       	pop	r4
    1c50:	3f 90       	pop	r3
    1c52:	2f 90       	pop	r2
    1c54:	08 95       	ret

00001c56 <main>:

MS56XX_Data_t filtered_5_pressures(MS56XX_t* sensor);

//Example usage of MS5611/07 driver for One Monthers
int main (void)
{
    1c56:	cf 93       	push	r28
    1c58:	df 93       	push	r29
    1c5a:	cd b7       	in	r28, 0x3d	; 61
    1c5c:	de b7       	in	r29, 0x3e	; 62
    1c5e:	e9 97       	sbiw	r28, 0x39	; 57
    1c60:	cd bf       	out	0x3d, r28	; 61
    1c62:	de bf       	out	0x3e, r29	; 62
	uint8_t flightstate = 0;
	board_init();
    1c64:	1e df       	rcall	.-452    	; 0x1aa2 <board_init>
	sysclk_init();
    1c66:	cc de       	rcall	.-616    	; 0x1a00 <sysclk_init>
    1c68:	22 e1       	ldi	r18, 0x12	; 18

	UART_computer_init(&COMMS_USART, &PORTC, USART_TX_PIN, USART_RX_PIN);
    1c6a:	43 e1       	ldi	r20, 0x13	; 19
    1c6c:	60 e4       	ldi	r22, 0x40	; 64
    1c6e:	76 e0       	ldi	r23, 0x06	; 6
    1c70:	80 ea       	ldi	r24, 0xA0	; 160
    1c72:	98 e0       	ldi	r25, 0x08	; 8
    1c74:	ca db       	rcall	.-2156   	; 0x140a <UART_computer_init>
    1c76:	24 e1       	ldi	r18, 0x14	; 20
	
	MS56XX_t pressure_sensor = define_new_MS56XX_default_OSR(MS5607, &SPIC, PRESSURE_SELECT_PIN);
    1c78:	40 ec       	ldi	r20, 0xC0	; 192
    1c7a:	58 e0       	ldi	r21, 0x08	; 8
    1c7c:	61 e0       	ldi	r22, 0x01	; 1
    1c7e:	ce 01       	movw	r24, r28
    1c80:	43 96       	adiw	r24, 0x13	; 19
    1c82:	0e 94 26 04 	call	0x84c	; 0x84c <define_new_MS56XX_default_OSR>
    1c86:	60 e4       	ldi	r22, 0x40	; 64
	initializespi(&SPIC, &PORTC);
    1c88:	76 e0       	ldi	r23, 0x06	; 6
    1c8a:	80 ec       	ldi	r24, 0xC0	; 192
    1c8c:	98 e0       	ldi	r25, 0x08	; 8
    1c8e:	5e da       	rcall	.-2884   	; 0x114c <initializespi>
	enable_select_pin(pressure_sensor.select_pin);
    1c90:	8b 89       	ldd	r24, Y+19	; 0x13
    1c92:	47 da       	rcall	.-2930   	; 0x1122 <enable_select_pin>
    1c94:	ce 01       	movw	r24, r28
	//Pressure sensor initialization routine, also reads calibration data from sensor
	calibratePressureSensor(&pressure_sensor);
    1c96:	43 96       	adiw	r24, 0x13	; 19
    1c98:	0e 94 45 04 	call	0x88a	; 0x88a <calibratePressureSensor>
    1c9c:	4a e0       	ldi	r20, 0x0A	; 10
	
	//Initialize altitude buffer and fill it with pressure measurements
	int32_t alt, alt_initial;
	rb32_init(&recentalts, altitude_backing_array, NUM_ALTITUDES_TRACKED);
    1c9e:	50 e0       	ldi	r21, 0x00	; 0
    1ca0:	6c e1       	ldi	r22, 0x1C	; 28
    1ca2:	70 e2       	ldi	r23, 0x20	; 32
    1ca4:	84 e1       	ldi	r24, 0x14	; 20
    1ca6:	90 e2       	ldi	r25, 0x20	; 32
    1ca8:	56 de       	rcall	.-852    	; 0x1956 <rb32_init>
    1caa:	be 01       	movw	r22, r28
	alt_initial = calc_altitude(filtered_5_pressures(&pressure_sensor).pressure);
    1cac:	6d 5e       	subi	r22, 0xED	; 237
    1cae:	7f 4f       	sbci	r23, 0xFF	; 255
    1cb0:	ce 01       	movw	r24, r28
    1cb2:	0a 96       	adiw	r24, 0x0a	; 10
    1cb4:	f7 de       	rcall	.-530    	; 0x1aa4 <filtered_5_pressures>
    1cb6:	6a 85       	ldd	r22, Y+10	; 0x0a
    1cb8:	7b 85       	ldd	r23, Y+11	; 0x0b
    1cba:	8c 85       	ldd	r24, Y+12	; 0x0c
    1cbc:	9d 85       	ldd	r25, Y+13	; 0x0d
    1cbe:	e1 dd       	rcall	.-1086   	; 0x1882 <calc_altitude>
    1cc0:	6b 01       	movw	r12, r22
    1cc2:	7c 01       	movw	r14, r24
    1cc4:	10 e0       	ldi	r17, 0x00	; 0
    1cc6:	1e c0       	rjmp	.+60     	; 0x1d04 <main+0xae>
	for (uint8_t i = 0; i < rb32_length(&recentalts); i++)
    1cc8:	be 01       	movw	r22, r28
    1cca:	6d 5e       	subi	r22, 0xED	; 237
	{
		alt = calc_altitude(filtered_5_pressures(&pressure_sensor).pressure) - alt_initial;
    1ccc:	7f 4f       	sbci	r23, 0xFF	; 255
    1cce:	ce 01       	movw	r24, r28
    1cd0:	01 96       	adiw	r24, 0x01	; 1
    1cd2:	e8 de       	rcall	.-560    	; 0x1aa4 <filtered_5_pressures>
    1cd4:	69 81       	ldd	r22, Y+1	; 0x01
    1cd6:	7a 81       	ldd	r23, Y+2	; 0x02
    1cd8:	8b 81       	ldd	r24, Y+3	; 0x03
    1cda:	9c 81       	ldd	r25, Y+4	; 0x04
    1cdc:	d2 dd       	rcall	.-1116   	; 0x1882 <calc_altitude>
    1cde:	dc 01       	movw	r26, r24
    1ce0:	cb 01       	movw	r24, r22
    1ce2:	8c 19       	sub	r24, r12
    1ce4:	9d 09       	sbc	r25, r13
    1ce6:	ae 09       	sbc	r26, r14
    1ce8:	bf 09       	sbc	r27, r15
    1cea:	8d a7       	std	Y+45, r24	; 0x2d
    1cec:	9e a7       	std	Y+46, r25	; 0x2e
    1cee:	af a7       	std	Y+47, r26	; 0x2f
    1cf0:	b8 ab       	std	Y+48, r27	; 0x30
    1cf2:	41 e0       	ldi	r20, 0x01	; 1
    1cf4:	50 e0       	ldi	r21, 0x00	; 0
		rb32_write(&recentalts, &alt, 1);
    1cf6:	be 01       	movw	r22, r28
    1cf8:	63 5d       	subi	r22, 0xD3	; 211
    1cfa:	7f 4f       	sbci	r23, 0xFF	; 255
    1cfc:	84 e1       	ldi	r24, 0x14	; 20
    1cfe:	90 e2       	ldi	r25, 0x20	; 32
    1d00:	d9 dd       	rcall	.-1102   	; 0x18b4 <rb32_write>
    1d02:	1f 5f       	subi	r17, 0xFF	; 255
    1d04:	84 e1       	ldi	r24, 0x14	; 20
	
	//Initialize altitude buffer and fill it with pressure measurements
	int32_t alt, alt_initial;
	rb32_init(&recentalts, altitude_backing_array, NUM_ALTITUDES_TRACKED);
	alt_initial = calc_altitude(filtered_5_pressures(&pressure_sensor).pressure);
	for (uint8_t i = 0; i < rb32_length(&recentalts); i++)
    1d06:	90 e2       	ldi	r25, 0x20	; 32
    1d08:	30 de       	rcall	.-928    	; 0x196a <rb32_length>
    1d0a:	21 2f       	mov	r18, r17
    1d0c:	30 e0       	ldi	r19, 0x00	; 0
    1d0e:	28 17       	cp	r18, r24
    1d10:	39 07       	cpc	r19, r25
    1d12:	d0 f2       	brcs	.-76     	; 0x1cc8 <main+0x72>
    1d14:	be 01       	movw	r22, r28
	flightstate = STATE_PRELAUNCH;
	
	while (1)
	{
		//New pressure sample
		MS56XX_Data_t data = filtered_5_pressures(&pressure_sensor);
    1d16:	6d 5e       	subi	r22, 0xED	; 237
    1d18:	7f 4f       	sbci	r23, 0xFF	; 255
    1d1a:	ce 01       	movw	r24, r28
    1d1c:	c1 96       	adiw	r24, 0x31	; 49
    1d1e:	c2 de       	rcall	.-636    	; 0x1aa4 <filtered_5_pressures>
    1d20:	69 a9       	ldd	r22, Y+49	; 0x31
    1d22:	7a a9       	ldd	r23, Y+50	; 0x32
		alt = calc_altitude(data.pressure) - alt_initial;
    1d24:	8b a9       	ldd	r24, Y+51	; 0x33
    1d26:	9c a9       	ldd	r25, Y+52	; 0x34
    1d28:	ac dd       	rcall	.-1192   	; 0x1882 <calc_altitude>
    1d2a:	dc 01       	movw	r26, r24
    1d2c:	cb 01       	movw	r24, r22
    1d2e:	8c 19       	sub	r24, r12
    1d30:	9d 09       	sbc	r25, r13
    1d32:	ae 09       	sbc	r26, r14
    1d34:	bf 09       	sbc	r27, r15
    1d36:	8d a7       	std	Y+45, r24	; 0x2d
    1d38:	9e a7       	std	Y+46, r25	; 0x2e
    1d3a:	af a7       	std	Y+47, r26	; 0x2f
    1d3c:	b8 ab       	std	Y+48, r27	; 0x30
    1d3e:	41 e0       	ldi	r20, 0x01	; 1
    1d40:	50 e0       	ldi	r21, 0x00	; 0
		if (!data.valid)
		{
			//Handle the "pressure sensor is broken" case
		}
		rb32_write(&recentalts, &(data.pressure), 1);
    1d42:	be 01       	movw	r22, r28
    1d44:	6f 5c       	subi	r22, 0xCF	; 207
    1d46:	7f 4f       	sbci	r23, 0xFF	; 255
    1d48:	84 e1       	ldi	r24, 0x14	; 20
    1d4a:	90 e2       	ldi	r25, 0x20	; 32
    1d4c:	b3 dd       	rcall	.-1178   	; 0x18b4 <rb32_write>
    1d4e:	e2 cf       	rjmp	.-60     	; 0x1d14 <main+0xbe>

00001d50 <__divsf3>:
    1d50:	0c d0       	rcall	.+24     	; 0x1d6a <__divsf3x>
    1d52:	73 c1       	rjmp	.+742    	; 0x203a <__fp_round>
    1d54:	6b d1       	rcall	.+726    	; 0x202c <__fp_pscB>
    1d56:	40 f0       	brcs	.+16     	; 0x1d68 <__divsf3+0x18>
    1d58:	62 d1       	rcall	.+708    	; 0x201e <__fp_pscA>
    1d5a:	30 f0       	brcs	.+12     	; 0x1d68 <__divsf3+0x18>
    1d5c:	21 f4       	brne	.+8      	; 0x1d66 <__divsf3+0x16>
    1d5e:	5f 3f       	cpi	r21, 0xFF	; 255
    1d60:	19 f0       	breq	.+6      	; 0x1d68 <__divsf3+0x18>
    1d62:	44 c1       	rjmp	.+648    	; 0x1fec <__fp_inf>
    1d64:	51 11       	cpse	r21, r1
    1d66:	9d c1       	rjmp	.+826    	; 0x20a2 <__fp_szero>
    1d68:	47 c1       	rjmp	.+654    	; 0x1ff8 <__fp_nan>

00001d6a <__divsf3x>:
    1d6a:	78 d1       	rcall	.+752    	; 0x205c <__fp_split3>
    1d6c:	98 f3       	brcs	.-26     	; 0x1d54 <__divsf3+0x4>

00001d6e <__divsf3_pse>:
    1d6e:	99 23       	and	r25, r25
    1d70:	c9 f3       	breq	.-14     	; 0x1d64 <__divsf3+0x14>
    1d72:	55 23       	and	r21, r21
    1d74:	b1 f3       	breq	.-20     	; 0x1d62 <__divsf3+0x12>
    1d76:	95 1b       	sub	r25, r21
    1d78:	55 0b       	sbc	r21, r21
    1d7a:	bb 27       	eor	r27, r27
    1d7c:	aa 27       	eor	r26, r26
    1d7e:	62 17       	cp	r22, r18
    1d80:	73 07       	cpc	r23, r19
    1d82:	84 07       	cpc	r24, r20
    1d84:	38 f0       	brcs	.+14     	; 0x1d94 <__divsf3_pse+0x26>
    1d86:	9f 5f       	subi	r25, 0xFF	; 255
    1d88:	5f 4f       	sbci	r21, 0xFF	; 255
    1d8a:	22 0f       	add	r18, r18
    1d8c:	33 1f       	adc	r19, r19
    1d8e:	44 1f       	adc	r20, r20
    1d90:	aa 1f       	adc	r26, r26
    1d92:	a9 f3       	breq	.-22     	; 0x1d7e <__divsf3_pse+0x10>
    1d94:	33 d0       	rcall	.+102    	; 0x1dfc <__divsf3_pse+0x8e>
    1d96:	0e 2e       	mov	r0, r30
    1d98:	3a f0       	brmi	.+14     	; 0x1da8 <__divsf3_pse+0x3a>
    1d9a:	e0 e8       	ldi	r30, 0x80	; 128
    1d9c:	30 d0       	rcall	.+96     	; 0x1dfe <__divsf3_pse+0x90>
    1d9e:	91 50       	subi	r25, 0x01	; 1
    1da0:	50 40       	sbci	r21, 0x00	; 0
    1da2:	e6 95       	lsr	r30
    1da4:	00 1c       	adc	r0, r0
    1da6:	ca f7       	brpl	.-14     	; 0x1d9a <__divsf3_pse+0x2c>
    1da8:	29 d0       	rcall	.+82     	; 0x1dfc <__divsf3_pse+0x8e>
    1daa:	fe 2f       	mov	r31, r30
    1dac:	27 d0       	rcall	.+78     	; 0x1dfc <__divsf3_pse+0x8e>
    1dae:	66 0f       	add	r22, r22
    1db0:	77 1f       	adc	r23, r23
    1db2:	88 1f       	adc	r24, r24
    1db4:	bb 1f       	adc	r27, r27
    1db6:	26 17       	cp	r18, r22
    1db8:	37 07       	cpc	r19, r23
    1dba:	48 07       	cpc	r20, r24
    1dbc:	ab 07       	cpc	r26, r27
    1dbe:	b0 e8       	ldi	r27, 0x80	; 128
    1dc0:	09 f0       	breq	.+2      	; 0x1dc4 <__divsf3_pse+0x56>
    1dc2:	bb 0b       	sbc	r27, r27
    1dc4:	80 2d       	mov	r24, r0
    1dc6:	bf 01       	movw	r22, r30
    1dc8:	ff 27       	eor	r31, r31
    1dca:	93 58       	subi	r25, 0x83	; 131
    1dcc:	5f 4f       	sbci	r21, 0xFF	; 255
    1dce:	2a f0       	brmi	.+10     	; 0x1dda <__divsf3_pse+0x6c>
    1dd0:	9e 3f       	cpi	r25, 0xFE	; 254
    1dd2:	51 05       	cpc	r21, r1
    1dd4:	68 f0       	brcs	.+26     	; 0x1df0 <__divsf3_pse+0x82>
    1dd6:	0a c1       	rjmp	.+532    	; 0x1fec <__fp_inf>
    1dd8:	64 c1       	rjmp	.+712    	; 0x20a2 <__fp_szero>
    1dda:	5f 3f       	cpi	r21, 0xFF	; 255
    1ddc:	ec f3       	brlt	.-6      	; 0x1dd8 <__divsf3_pse+0x6a>
    1dde:	98 3e       	cpi	r25, 0xE8	; 232
    1de0:	dc f3       	brlt	.-10     	; 0x1dd8 <__divsf3_pse+0x6a>
    1de2:	86 95       	lsr	r24
    1de4:	77 95       	ror	r23
    1de6:	67 95       	ror	r22
    1de8:	b7 95       	ror	r27
    1dea:	f7 95       	ror	r31
    1dec:	9f 5f       	subi	r25, 0xFF	; 255
    1dee:	c9 f7       	brne	.-14     	; 0x1de2 <__divsf3_pse+0x74>
    1df0:	88 0f       	add	r24, r24
    1df2:	91 1d       	adc	r25, r1
    1df4:	96 95       	lsr	r25
    1df6:	87 95       	ror	r24
    1df8:	97 f9       	bld	r25, 7
    1dfa:	08 95       	ret
    1dfc:	e1 e0       	ldi	r30, 0x01	; 1
    1dfe:	66 0f       	add	r22, r22
    1e00:	77 1f       	adc	r23, r23
    1e02:	88 1f       	adc	r24, r24
    1e04:	bb 1f       	adc	r27, r27
    1e06:	62 17       	cp	r22, r18
    1e08:	73 07       	cpc	r23, r19
    1e0a:	84 07       	cpc	r24, r20
    1e0c:	ba 07       	cpc	r27, r26
    1e0e:	20 f0       	brcs	.+8      	; 0x1e18 <__divsf3_pse+0xaa>
    1e10:	62 1b       	sub	r22, r18
    1e12:	73 0b       	sbc	r23, r19
    1e14:	84 0b       	sbc	r24, r20
    1e16:	ba 0b       	sbc	r27, r26
    1e18:	ee 1f       	adc	r30, r30
    1e1a:	88 f7       	brcc	.-30     	; 0x1dfe <__divsf3_pse+0x90>
    1e1c:	e0 95       	com	r30
    1e1e:	08 95       	ret

00001e20 <__fixsfdi>:
    1e20:	be e3       	ldi	r27, 0x3E	; 62
    1e22:	04 d0       	rcall	.+8      	; 0x1e2c <__fixunssfdi+0x2>
    1e24:	08 f4       	brcc	.+2      	; 0x1e28 <__fixsfdi+0x8>
    1e26:	90 e8       	ldi	r25, 0x80	; 128
    1e28:	08 95       	ret

00001e2a <__fixunssfdi>:
    1e2a:	bf e3       	ldi	r27, 0x3F	; 63
    1e2c:	22 27       	eor	r18, r18
    1e2e:	33 27       	eor	r19, r19
    1e30:	a9 01       	movw	r20, r18
    1e32:	1c d1       	rcall	.+568    	; 0x206c <__fp_splitA>
    1e34:	58 f1       	brcs	.+86     	; 0x1e8c <__fixunssfdi+0x62>
    1e36:	9f 57       	subi	r25, 0x7F	; 127
    1e38:	40 f1       	brcs	.+80     	; 0x1e8a <__fixunssfdi+0x60>
    1e3a:	b9 17       	cp	r27, r25
    1e3c:	38 f1       	brcs	.+78     	; 0x1e8c <__fixunssfdi+0x62>
    1e3e:	bf e3       	ldi	r27, 0x3F	; 63
    1e40:	b9 1b       	sub	r27, r25
    1e42:	99 27       	eor	r25, r25
    1e44:	b8 50       	subi	r27, 0x08	; 8
    1e46:	3a f4       	brpl	.+14     	; 0x1e56 <__fixunssfdi+0x2c>
    1e48:	66 0f       	add	r22, r22
    1e4a:	77 1f       	adc	r23, r23
    1e4c:	88 1f       	adc	r24, r24
    1e4e:	99 1f       	adc	r25, r25
    1e50:	b3 95       	inc	r27
    1e52:	d2 f3       	brmi	.-12     	; 0x1e48 <__fixunssfdi+0x1e>
    1e54:	16 c0       	rjmp	.+44     	; 0x1e82 <__fixunssfdi+0x58>
    1e56:	b8 50       	subi	r27, 0x08	; 8
    1e58:	4a f0       	brmi	.+18     	; 0x1e6c <__fixunssfdi+0x42>
    1e5a:	23 2f       	mov	r18, r19
    1e5c:	34 2f       	mov	r19, r20
    1e5e:	45 2f       	mov	r20, r21
    1e60:	56 2f       	mov	r21, r22
    1e62:	67 2f       	mov	r22, r23
    1e64:	78 2f       	mov	r23, r24
    1e66:	88 27       	eor	r24, r24
    1e68:	b8 50       	subi	r27, 0x08	; 8
    1e6a:	ba f7       	brpl	.-18     	; 0x1e5a <__fixunssfdi+0x30>
    1e6c:	b8 5f       	subi	r27, 0xF8	; 248
    1e6e:	49 f0       	breq	.+18     	; 0x1e82 <__fixunssfdi+0x58>
    1e70:	86 95       	lsr	r24
    1e72:	77 95       	ror	r23
    1e74:	67 95       	ror	r22
    1e76:	57 95       	ror	r21
    1e78:	47 95       	ror	r20
    1e7a:	37 95       	ror	r19
    1e7c:	27 95       	ror	r18
    1e7e:	ba 95       	dec	r27
    1e80:	b9 f7       	brne	.-18     	; 0x1e70 <__fixunssfdi+0x46>
    1e82:	0e f4       	brtc	.+2      	; 0x1e86 <__fixunssfdi+0x5c>
    1e84:	bc d0       	rcall	.+376    	; 0x1ffe <__fp_negdi>
    1e86:	88 94       	clc
    1e88:	08 95       	ret
    1e8a:	88 94       	clc
    1e8c:	60 e0       	ldi	r22, 0x00	; 0
    1e8e:	70 e0       	ldi	r23, 0x00	; 0
    1e90:	cb 01       	movw	r24, r22
    1e92:	08 95       	ret

00001e94 <__fixsfsi>:
    1e94:	04 d0       	rcall	.+8      	; 0x1e9e <__fixunssfsi>
    1e96:	68 94       	set
    1e98:	b1 11       	cpse	r27, r1
    1e9a:	03 c1       	rjmp	.+518    	; 0x20a2 <__fp_szero>
    1e9c:	08 95       	ret

00001e9e <__fixunssfsi>:
    1e9e:	e6 d0       	rcall	.+460    	; 0x206c <__fp_splitA>
    1ea0:	88 f0       	brcs	.+34     	; 0x1ec4 <__fixunssfsi+0x26>
    1ea2:	9f 57       	subi	r25, 0x7F	; 127
    1ea4:	90 f0       	brcs	.+36     	; 0x1eca <__fixunssfsi+0x2c>
    1ea6:	b9 2f       	mov	r27, r25
    1ea8:	99 27       	eor	r25, r25
    1eaa:	b7 51       	subi	r27, 0x17	; 23
    1eac:	a0 f0       	brcs	.+40     	; 0x1ed6 <__fixunssfsi+0x38>
    1eae:	d1 f0       	breq	.+52     	; 0x1ee4 <__fixunssfsi+0x46>
    1eb0:	66 0f       	add	r22, r22
    1eb2:	77 1f       	adc	r23, r23
    1eb4:	88 1f       	adc	r24, r24
    1eb6:	99 1f       	adc	r25, r25
    1eb8:	1a f0       	brmi	.+6      	; 0x1ec0 <__fixunssfsi+0x22>
    1eba:	ba 95       	dec	r27
    1ebc:	c9 f7       	brne	.-14     	; 0x1eb0 <__fixunssfsi+0x12>
    1ebe:	12 c0       	rjmp	.+36     	; 0x1ee4 <__fixunssfsi+0x46>
    1ec0:	b1 30       	cpi	r27, 0x01	; 1
    1ec2:	81 f0       	breq	.+32     	; 0x1ee4 <__fixunssfsi+0x46>
    1ec4:	ed d0       	rcall	.+474    	; 0x20a0 <__fp_zero>
    1ec6:	b1 e0       	ldi	r27, 0x01	; 1
    1ec8:	08 95       	ret
    1eca:	ea c0       	rjmp	.+468    	; 0x20a0 <__fp_zero>
    1ecc:	67 2f       	mov	r22, r23
    1ece:	78 2f       	mov	r23, r24
    1ed0:	88 27       	eor	r24, r24
    1ed2:	b8 5f       	subi	r27, 0xF8	; 248
    1ed4:	39 f0       	breq	.+14     	; 0x1ee4 <__fixunssfsi+0x46>
    1ed6:	b9 3f       	cpi	r27, 0xF9	; 249
    1ed8:	cc f3       	brlt	.-14     	; 0x1ecc <__fixunssfsi+0x2e>
    1eda:	86 95       	lsr	r24
    1edc:	77 95       	ror	r23
    1ede:	67 95       	ror	r22
    1ee0:	b3 95       	inc	r27
    1ee2:	d9 f7       	brne	.-10     	; 0x1eda <__fixunssfsi+0x3c>
    1ee4:	3e f4       	brtc	.+14     	; 0x1ef4 <__fixunssfsi+0x56>
    1ee6:	90 95       	com	r25
    1ee8:	80 95       	com	r24
    1eea:	70 95       	com	r23
    1eec:	61 95       	neg	r22
    1eee:	7f 4f       	sbci	r23, 0xFF	; 255
    1ef0:	8f 4f       	sbci	r24, 0xFF	; 255
    1ef2:	9f 4f       	sbci	r25, 0xFF	; 255
    1ef4:	08 95       	ret

00001ef6 <__floatunsisf>:
    1ef6:	e8 94       	clt
    1ef8:	09 c0       	rjmp	.+18     	; 0x1f0c <__floatsisf+0x12>

00001efa <__floatsisf>:
    1efa:	97 fb       	bst	r25, 7
    1efc:	3e f4       	brtc	.+14     	; 0x1f0c <__floatsisf+0x12>
    1efe:	90 95       	com	r25
    1f00:	80 95       	com	r24
    1f02:	70 95       	com	r23
    1f04:	61 95       	neg	r22
    1f06:	7f 4f       	sbci	r23, 0xFF	; 255
    1f08:	8f 4f       	sbci	r24, 0xFF	; 255
    1f0a:	9f 4f       	sbci	r25, 0xFF	; 255
    1f0c:	99 23       	and	r25, r25
    1f0e:	a9 f0       	breq	.+42     	; 0x1f3a <__floatsisf+0x40>
    1f10:	f9 2f       	mov	r31, r25
    1f12:	96 e9       	ldi	r25, 0x96	; 150
    1f14:	bb 27       	eor	r27, r27
    1f16:	93 95       	inc	r25
    1f18:	f6 95       	lsr	r31
    1f1a:	87 95       	ror	r24
    1f1c:	77 95       	ror	r23
    1f1e:	67 95       	ror	r22
    1f20:	b7 95       	ror	r27
    1f22:	f1 11       	cpse	r31, r1
    1f24:	f8 cf       	rjmp	.-16     	; 0x1f16 <__floatsisf+0x1c>
    1f26:	fa f4       	brpl	.+62     	; 0x1f66 <__floatsisf+0x6c>
    1f28:	bb 0f       	add	r27, r27
    1f2a:	11 f4       	brne	.+4      	; 0x1f30 <__floatsisf+0x36>
    1f2c:	60 ff       	sbrs	r22, 0
    1f2e:	1b c0       	rjmp	.+54     	; 0x1f66 <__floatsisf+0x6c>
    1f30:	6f 5f       	subi	r22, 0xFF	; 255
    1f32:	7f 4f       	sbci	r23, 0xFF	; 255
    1f34:	8f 4f       	sbci	r24, 0xFF	; 255
    1f36:	9f 4f       	sbci	r25, 0xFF	; 255
    1f38:	16 c0       	rjmp	.+44     	; 0x1f66 <__floatsisf+0x6c>
    1f3a:	88 23       	and	r24, r24
    1f3c:	11 f0       	breq	.+4      	; 0x1f42 <__floatsisf+0x48>
    1f3e:	96 e9       	ldi	r25, 0x96	; 150
    1f40:	11 c0       	rjmp	.+34     	; 0x1f64 <__floatsisf+0x6a>
    1f42:	77 23       	and	r23, r23
    1f44:	21 f0       	breq	.+8      	; 0x1f4e <__floatsisf+0x54>
    1f46:	9e e8       	ldi	r25, 0x8E	; 142
    1f48:	87 2f       	mov	r24, r23
    1f4a:	76 2f       	mov	r23, r22
    1f4c:	05 c0       	rjmp	.+10     	; 0x1f58 <__floatsisf+0x5e>
    1f4e:	66 23       	and	r22, r22
    1f50:	71 f0       	breq	.+28     	; 0x1f6e <__floatsisf+0x74>
    1f52:	96 e8       	ldi	r25, 0x86	; 134
    1f54:	86 2f       	mov	r24, r22
    1f56:	70 e0       	ldi	r23, 0x00	; 0
    1f58:	60 e0       	ldi	r22, 0x00	; 0
    1f5a:	2a f0       	brmi	.+10     	; 0x1f66 <__floatsisf+0x6c>
    1f5c:	9a 95       	dec	r25
    1f5e:	66 0f       	add	r22, r22
    1f60:	77 1f       	adc	r23, r23
    1f62:	88 1f       	adc	r24, r24
    1f64:	da f7       	brpl	.-10     	; 0x1f5c <__floatsisf+0x62>
    1f66:	88 0f       	add	r24, r24
    1f68:	96 95       	lsr	r25
    1f6a:	87 95       	ror	r24
    1f6c:	97 f9       	bld	r25, 7
    1f6e:	08 95       	ret

00001f70 <__floatundisf>:
    1f70:	e8 94       	clt

00001f72 <__fp_di2sf>:
    1f72:	f9 2f       	mov	r31, r25
    1f74:	96 eb       	ldi	r25, 0xB6	; 182
    1f76:	ff 23       	and	r31, r31
    1f78:	81 f0       	breq	.+32     	; 0x1f9a <__fp_di2sf+0x28>
    1f7a:	12 16       	cp	r1, r18
    1f7c:	13 06       	cpc	r1, r19
    1f7e:	14 06       	cpc	r1, r20
    1f80:	44 0b       	sbc	r20, r20
    1f82:	93 95       	inc	r25
    1f84:	f6 95       	lsr	r31
    1f86:	87 95       	ror	r24
    1f88:	77 95       	ror	r23
    1f8a:	67 95       	ror	r22
    1f8c:	57 95       	ror	r21
    1f8e:	40 40       	sbci	r20, 0x00	; 0
    1f90:	ff 23       	and	r31, r31
    1f92:	b9 f7       	brne	.-18     	; 0x1f82 <__fp_di2sf+0x10>
    1f94:	1b c0       	rjmp	.+54     	; 0x1fcc <__fp_di2sf+0x5a>
    1f96:	99 27       	eor	r25, r25
    1f98:	08 95       	ret
    1f9a:	88 23       	and	r24, r24
    1f9c:	51 f4       	brne	.+20     	; 0x1fb2 <__fp_di2sf+0x40>
    1f9e:	98 50       	subi	r25, 0x08	; 8
    1fa0:	d2 f7       	brpl	.-12     	; 0x1f96 <__fp_di2sf+0x24>
    1fa2:	87 2b       	or	r24, r23
    1fa4:	76 2f       	mov	r23, r22
    1fa6:	65 2f       	mov	r22, r21
    1fa8:	54 2f       	mov	r21, r20
    1faa:	43 2f       	mov	r20, r19
    1fac:	32 2f       	mov	r19, r18
    1fae:	20 e0       	ldi	r18, 0x00	; 0
    1fb0:	b1 f3       	breq	.-20     	; 0x1f9e <__fp_di2sf+0x2c>
    1fb2:	12 16       	cp	r1, r18
    1fb4:	13 06       	cpc	r1, r19
    1fb6:	14 06       	cpc	r1, r20
    1fb8:	44 0b       	sbc	r20, r20
    1fba:	88 23       	and	r24, r24
    1fbc:	3a f0       	brmi	.+14     	; 0x1fcc <__fp_di2sf+0x5a>
    1fbe:	9a 95       	dec	r25
    1fc0:	44 0f       	add	r20, r20
    1fc2:	55 1f       	adc	r21, r21
    1fc4:	66 1f       	adc	r22, r22
    1fc6:	77 1f       	adc	r23, r23
    1fc8:	88 1f       	adc	r24, r24
    1fca:	ca f7       	brpl	.-14     	; 0x1fbe <__fp_di2sf+0x4c>
    1fcc:	55 23       	and	r21, r21
    1fce:	4a f4       	brpl	.+18     	; 0x1fe2 <__fp_di2sf+0x70>
    1fd0:	44 0f       	add	r20, r20
    1fd2:	55 1f       	adc	r21, r21
    1fd4:	11 f4       	brne	.+4      	; 0x1fda <__fp_di2sf+0x68>
    1fd6:	60 ff       	sbrs	r22, 0
    1fd8:	04 c0       	rjmp	.+8      	; 0x1fe2 <__fp_di2sf+0x70>
    1fda:	6f 5f       	subi	r22, 0xFF	; 255
    1fdc:	7f 4f       	sbci	r23, 0xFF	; 255
    1fde:	8f 4f       	sbci	r24, 0xFF	; 255
    1fe0:	9f 4f       	sbci	r25, 0xFF	; 255
    1fe2:	88 0f       	add	r24, r24
    1fe4:	96 95       	lsr	r25
    1fe6:	87 95       	ror	r24
    1fe8:	97 f9       	bld	r25, 7
    1fea:	08 95       	ret

00001fec <__fp_inf>:
    1fec:	97 f9       	bld	r25, 7
    1fee:	9f 67       	ori	r25, 0x7F	; 127
    1ff0:	80 e8       	ldi	r24, 0x80	; 128
    1ff2:	70 e0       	ldi	r23, 0x00	; 0
    1ff4:	60 e0       	ldi	r22, 0x00	; 0
    1ff6:	08 95       	ret

00001ff8 <__fp_nan>:
    1ff8:	9f ef       	ldi	r25, 0xFF	; 255
    1ffa:	80 ec       	ldi	r24, 0xC0	; 192
    1ffc:	08 95       	ret

00001ffe <__fp_negdi>:
    1ffe:	90 95       	com	r25
    2000:	80 95       	com	r24
    2002:	70 95       	com	r23
    2004:	60 95       	com	r22
    2006:	50 95       	com	r21
    2008:	40 95       	com	r20
    200a:	30 95       	com	r19
    200c:	21 95       	neg	r18
    200e:	3f 4f       	sbci	r19, 0xFF	; 255
    2010:	4f 4f       	sbci	r20, 0xFF	; 255
    2012:	5f 4f       	sbci	r21, 0xFF	; 255
    2014:	6f 4f       	sbci	r22, 0xFF	; 255
    2016:	7f 4f       	sbci	r23, 0xFF	; 255
    2018:	8f 4f       	sbci	r24, 0xFF	; 255
    201a:	9f 4f       	sbci	r25, 0xFF	; 255
    201c:	08 95       	ret

0000201e <__fp_pscA>:
    201e:	00 24       	eor	r0, r0
    2020:	0a 94       	dec	r0
    2022:	16 16       	cp	r1, r22
    2024:	17 06       	cpc	r1, r23
    2026:	18 06       	cpc	r1, r24
    2028:	09 06       	cpc	r0, r25
    202a:	08 95       	ret

0000202c <__fp_pscB>:
    202c:	00 24       	eor	r0, r0
    202e:	0a 94       	dec	r0
    2030:	12 16       	cp	r1, r18
    2032:	13 06       	cpc	r1, r19
    2034:	14 06       	cpc	r1, r20
    2036:	05 06       	cpc	r0, r21
    2038:	08 95       	ret

0000203a <__fp_round>:
    203a:	09 2e       	mov	r0, r25
    203c:	03 94       	inc	r0
    203e:	00 0c       	add	r0, r0
    2040:	11 f4       	brne	.+4      	; 0x2046 <__fp_round+0xc>
    2042:	88 23       	and	r24, r24
    2044:	52 f0       	brmi	.+20     	; 0x205a <__fp_round+0x20>
    2046:	bb 0f       	add	r27, r27
    2048:	40 f4       	brcc	.+16     	; 0x205a <__fp_round+0x20>
    204a:	bf 2b       	or	r27, r31
    204c:	11 f4       	brne	.+4      	; 0x2052 <__fp_round+0x18>
    204e:	60 ff       	sbrs	r22, 0
    2050:	04 c0       	rjmp	.+8      	; 0x205a <__fp_round+0x20>
    2052:	6f 5f       	subi	r22, 0xFF	; 255
    2054:	7f 4f       	sbci	r23, 0xFF	; 255
    2056:	8f 4f       	sbci	r24, 0xFF	; 255
    2058:	9f 4f       	sbci	r25, 0xFF	; 255
    205a:	08 95       	ret

0000205c <__fp_split3>:
    205c:	57 fd       	sbrc	r21, 7
    205e:	90 58       	subi	r25, 0x80	; 128
    2060:	44 0f       	add	r20, r20
    2062:	55 1f       	adc	r21, r21
    2064:	59 f0       	breq	.+22     	; 0x207c <__fp_splitA+0x10>
    2066:	5f 3f       	cpi	r21, 0xFF	; 255
    2068:	71 f0       	breq	.+28     	; 0x2086 <__fp_splitA+0x1a>
    206a:	47 95       	ror	r20

0000206c <__fp_splitA>:
    206c:	88 0f       	add	r24, r24
    206e:	97 fb       	bst	r25, 7
    2070:	99 1f       	adc	r25, r25
    2072:	61 f0       	breq	.+24     	; 0x208c <__fp_splitA+0x20>
    2074:	9f 3f       	cpi	r25, 0xFF	; 255
    2076:	79 f0       	breq	.+30     	; 0x2096 <__fp_splitA+0x2a>
    2078:	87 95       	ror	r24
    207a:	08 95       	ret
    207c:	12 16       	cp	r1, r18
    207e:	13 06       	cpc	r1, r19
    2080:	14 06       	cpc	r1, r20
    2082:	55 1f       	adc	r21, r21
    2084:	f2 cf       	rjmp	.-28     	; 0x206a <__fp_split3+0xe>
    2086:	46 95       	lsr	r20
    2088:	f1 df       	rcall	.-30     	; 0x206c <__fp_splitA>
    208a:	08 c0       	rjmp	.+16     	; 0x209c <__fp_splitA+0x30>
    208c:	16 16       	cp	r1, r22
    208e:	17 06       	cpc	r1, r23
    2090:	18 06       	cpc	r1, r24
    2092:	99 1f       	adc	r25, r25
    2094:	f1 cf       	rjmp	.-30     	; 0x2078 <__fp_splitA+0xc>
    2096:	86 95       	lsr	r24
    2098:	71 05       	cpc	r23, r1
    209a:	61 05       	cpc	r22, r1
    209c:	08 94       	sec
    209e:	08 95       	ret

000020a0 <__fp_zero>:
    20a0:	e8 94       	clt

000020a2 <__fp_szero>:
    20a2:	bb 27       	eor	r27, r27
    20a4:	66 27       	eor	r22, r22
    20a6:	77 27       	eor	r23, r23
    20a8:	cb 01       	movw	r24, r22
    20aa:	97 f9       	bld	r25, 7
    20ac:	08 95       	ret

000020ae <__udivmodsi4>:
    20ae:	a1 e2       	ldi	r26, 0x21	; 33
    20b0:	1a 2e       	mov	r1, r26
    20b2:	aa 1b       	sub	r26, r26
    20b4:	bb 1b       	sub	r27, r27
    20b6:	fd 01       	movw	r30, r26
    20b8:	0d c0       	rjmp	.+26     	; 0x20d4 <__udivmodsi4_ep>

000020ba <__udivmodsi4_loop>:
    20ba:	aa 1f       	adc	r26, r26
    20bc:	bb 1f       	adc	r27, r27
    20be:	ee 1f       	adc	r30, r30
    20c0:	ff 1f       	adc	r31, r31
    20c2:	a2 17       	cp	r26, r18
    20c4:	b3 07       	cpc	r27, r19
    20c6:	e4 07       	cpc	r30, r20
    20c8:	f5 07       	cpc	r31, r21
    20ca:	20 f0       	brcs	.+8      	; 0x20d4 <__udivmodsi4_ep>
    20cc:	a2 1b       	sub	r26, r18
    20ce:	b3 0b       	sbc	r27, r19
    20d0:	e4 0b       	sbc	r30, r20
    20d2:	f5 0b       	sbc	r31, r21

000020d4 <__udivmodsi4_ep>:
    20d4:	66 1f       	adc	r22, r22
    20d6:	77 1f       	adc	r23, r23
    20d8:	88 1f       	adc	r24, r24
    20da:	99 1f       	adc	r25, r25
    20dc:	1a 94       	dec	r1
    20de:	69 f7       	brne	.-38     	; 0x20ba <__udivmodsi4_loop>
    20e0:	60 95       	com	r22
    20e2:	70 95       	com	r23
    20e4:	80 95       	com	r24
    20e6:	90 95       	com	r25
    20e8:	9b 01       	movw	r18, r22
    20ea:	ac 01       	movw	r20, r24
    20ec:	bd 01       	movw	r22, r26
    20ee:	cf 01       	movw	r24, r30
    20f0:	08 95       	ret

000020f2 <__umulhisi3>:
    20f2:	a2 9f       	mul	r26, r18
    20f4:	b0 01       	movw	r22, r0
    20f6:	b3 9f       	mul	r27, r19
    20f8:	c0 01       	movw	r24, r0
    20fa:	a3 9f       	mul	r26, r19
    20fc:	70 0d       	add	r23, r0
    20fe:	81 1d       	adc	r24, r1
    2100:	11 24       	eor	r1, r1
    2102:	91 1d       	adc	r25, r1
    2104:	b2 9f       	mul	r27, r18
    2106:	70 0d       	add	r23, r0
    2108:	81 1d       	adc	r24, r1
    210a:	11 24       	eor	r1, r1
    210c:	91 1d       	adc	r25, r1
    210e:	08 95       	ret

00002110 <__muluhisi3>:
    2110:	f0 df       	rcall	.-32     	; 0x20f2 <__umulhisi3>
    2112:	a5 9f       	mul	r26, r21
    2114:	90 0d       	add	r25, r0
    2116:	b4 9f       	mul	r27, r20
    2118:	90 0d       	add	r25, r0
    211a:	a4 9f       	mul	r26, r20
    211c:	80 0d       	add	r24, r0
    211e:	91 1d       	adc	r25, r1
    2120:	11 24       	eor	r1, r1
    2122:	08 95       	ret

00002124 <__muldi3>:
    2124:	df 93       	push	r29
    2126:	cf 93       	push	r28
    2128:	1f 93       	push	r17
    212a:	0f 93       	push	r16
    212c:	9a 9d       	mul	r25, r10
    212e:	f0 2d       	mov	r31, r0
    2130:	21 9f       	mul	r18, r17
    2132:	f0 0d       	add	r31, r0
    2134:	8b 9d       	mul	r24, r11
    2136:	f0 0d       	add	r31, r0
    2138:	8a 9d       	mul	r24, r10
    213a:	e0 2d       	mov	r30, r0
    213c:	f1 0d       	add	r31, r1
    213e:	03 9f       	mul	r16, r19
    2140:	f0 0d       	add	r31, r0
    2142:	02 9f       	mul	r16, r18
    2144:	e0 0d       	add	r30, r0
    2146:	f1 1d       	adc	r31, r1
    2148:	4e 9d       	mul	r20, r14
    214a:	e0 0d       	add	r30, r0
    214c:	f1 1d       	adc	r31, r1
    214e:	5e 9d       	mul	r21, r14
    2150:	f0 0d       	add	r31, r0
    2152:	4f 9d       	mul	r20, r15
    2154:	f0 0d       	add	r31, r0
    2156:	7f 93       	push	r23
    2158:	6f 93       	push	r22
    215a:	bf 92       	push	r11
    215c:	af 92       	push	r10
    215e:	5f 93       	push	r21
    2160:	4f 93       	push	r20
    2162:	d5 01       	movw	r26, r10
    2164:	c6 df       	rcall	.-116    	; 0x20f2 <__umulhisi3>
    2166:	8b 01       	movw	r16, r22
    2168:	ac 01       	movw	r20, r24
    216a:	d7 01       	movw	r26, r14
    216c:	c2 df       	rcall	.-124    	; 0x20f2 <__umulhisi3>
    216e:	eb 01       	movw	r28, r22
    2170:	e8 0f       	add	r30, r24
    2172:	f9 1f       	adc	r31, r25
    2174:	d6 01       	movw	r26, r12
    2176:	1f d0       	rcall	.+62     	; 0x21b6 <__muldi3_6>
    2178:	2f 91       	pop	r18
    217a:	3f 91       	pop	r19
    217c:	d6 01       	movw	r26, r12
    217e:	b9 df       	rcall	.-142    	; 0x20f2 <__umulhisi3>
    2180:	c6 0f       	add	r28, r22
    2182:	d7 1f       	adc	r29, r23
    2184:	e8 1f       	adc	r30, r24
    2186:	f9 1f       	adc	r31, r25
    2188:	af 91       	pop	r26
    218a:	bf 91       	pop	r27
    218c:	14 d0       	rcall	.+40     	; 0x21b6 <__muldi3_6>
    218e:	2f 91       	pop	r18
    2190:	3f 91       	pop	r19
    2192:	af df       	rcall	.-162    	; 0x20f2 <__umulhisi3>
    2194:	c6 0f       	add	r28, r22
    2196:	d7 1f       	adc	r29, r23
    2198:	e8 1f       	adc	r30, r24
    219a:	f9 1f       	adc	r31, r25
    219c:	d6 01       	movw	r26, r12
    219e:	a9 df       	rcall	.-174    	; 0x20f2 <__umulhisi3>
    21a0:	e6 0f       	add	r30, r22
    21a2:	f7 1f       	adc	r31, r23
    21a4:	98 01       	movw	r18, r16
    21a6:	be 01       	movw	r22, r28
    21a8:	cf 01       	movw	r24, r30
    21aa:	11 24       	eor	r1, r1
    21ac:	0f 91       	pop	r16
    21ae:	1f 91       	pop	r17
    21b0:	cf 91       	pop	r28
    21b2:	df 91       	pop	r29
    21b4:	08 95       	ret

000021b6 <__muldi3_6>:
    21b6:	9d df       	rcall	.-198    	; 0x20f2 <__umulhisi3>
    21b8:	46 0f       	add	r20, r22
    21ba:	57 1f       	adc	r21, r23
    21bc:	c8 1f       	adc	r28, r24
    21be:	d9 1f       	adc	r29, r25
    21c0:	08 f4       	brcc	.+2      	; 0x21c4 <__muldi3_6+0xe>
    21c2:	31 96       	adiw	r30, 0x01	; 1
    21c4:	08 95       	ret

000021c6 <__umoddi3>:
    21c6:	68 94       	set
    21c8:	01 c0       	rjmp	.+2      	; 0x21cc <__udivdi3_umoddi3>

000021ca <__udivdi3>:
    21ca:	e8 94       	clt

000021cc <__udivdi3_umoddi3>:
    21cc:	8f 92       	push	r8
    21ce:	9f 92       	push	r9
    21d0:	cf 93       	push	r28
    21d2:	df 93       	push	r29
    21d4:	05 d0       	rcall	.+10     	; 0x21e0 <__udivmod64>
    21d6:	df 91       	pop	r29
    21d8:	cf 91       	pop	r28
    21da:	9f 90       	pop	r9
    21dc:	8f 90       	pop	r8
    21de:	08 95       	ret

000021e0 <__udivmod64>:
    21e0:	88 24       	eor	r8, r8
    21e2:	99 24       	eor	r9, r9
    21e4:	f4 01       	movw	r30, r8
    21e6:	e4 01       	movw	r28, r8
    21e8:	b0 e4       	ldi	r27, 0x40	; 64
    21ea:	9f 93       	push	r25
    21ec:	aa 27       	eor	r26, r26
    21ee:	9a 15       	cp	r25, r10
    21f0:	8b 04       	cpc	r8, r11
    21f2:	9c 04       	cpc	r9, r12
    21f4:	ed 05       	cpc	r30, r13
    21f6:	fe 05       	cpc	r31, r14
    21f8:	cf 05       	cpc	r28, r15
    21fa:	d0 07       	cpc	r29, r16
    21fc:	a1 07       	cpc	r26, r17
    21fe:	98 f4       	brcc	.+38     	; 0x2226 <__udivmod64+0x46>
    2200:	ad 2f       	mov	r26, r29
    2202:	dc 2f       	mov	r29, r28
    2204:	cf 2f       	mov	r28, r31
    2206:	fe 2f       	mov	r31, r30
    2208:	e9 2d       	mov	r30, r9
    220a:	98 2c       	mov	r9, r8
    220c:	89 2e       	mov	r8, r25
    220e:	98 2f       	mov	r25, r24
    2210:	87 2f       	mov	r24, r23
    2212:	76 2f       	mov	r23, r22
    2214:	65 2f       	mov	r22, r21
    2216:	54 2f       	mov	r21, r20
    2218:	43 2f       	mov	r20, r19
    221a:	32 2f       	mov	r19, r18
    221c:	22 27       	eor	r18, r18
    221e:	b8 50       	subi	r27, 0x08	; 8
    2220:	31 f7       	brne	.-52     	; 0x21ee <__udivmod64+0xe>
    2222:	bf 91       	pop	r27
    2224:	27 c0       	rjmp	.+78     	; 0x2274 <__udivmod64+0x94>
    2226:	1b 2e       	mov	r1, r27
    2228:	bf 91       	pop	r27
    222a:	bb 27       	eor	r27, r27
    222c:	22 0f       	add	r18, r18
    222e:	33 1f       	adc	r19, r19
    2230:	44 1f       	adc	r20, r20
    2232:	55 1f       	adc	r21, r21
    2234:	66 1f       	adc	r22, r22
    2236:	77 1f       	adc	r23, r23
    2238:	88 1f       	adc	r24, r24
    223a:	99 1f       	adc	r25, r25
    223c:	88 1c       	adc	r8, r8
    223e:	99 1c       	adc	r9, r9
    2240:	ee 1f       	adc	r30, r30
    2242:	ff 1f       	adc	r31, r31
    2244:	cc 1f       	adc	r28, r28
    2246:	dd 1f       	adc	r29, r29
    2248:	aa 1f       	adc	r26, r26
    224a:	bb 1f       	adc	r27, r27
    224c:	8a 14       	cp	r8, r10
    224e:	9b 04       	cpc	r9, r11
    2250:	ec 05       	cpc	r30, r12
    2252:	fd 05       	cpc	r31, r13
    2254:	ce 05       	cpc	r28, r14
    2256:	df 05       	cpc	r29, r15
    2258:	a0 07       	cpc	r26, r16
    225a:	b1 07       	cpc	r27, r17
    225c:	48 f0       	brcs	.+18     	; 0x2270 <__udivmod64+0x90>
    225e:	8a 18       	sub	r8, r10
    2260:	9b 08       	sbc	r9, r11
    2262:	ec 09       	sbc	r30, r12
    2264:	fd 09       	sbc	r31, r13
    2266:	ce 09       	sbc	r28, r14
    2268:	df 09       	sbc	r29, r15
    226a:	a0 0b       	sbc	r26, r16
    226c:	b1 0b       	sbc	r27, r17
    226e:	21 60       	ori	r18, 0x01	; 1
    2270:	1a 94       	dec	r1
    2272:	e1 f6       	brne	.-72     	; 0x222c <__udivmod64+0x4c>
    2274:	2e f4       	brtc	.+10     	; 0x2280 <__udivmod64+0xa0>
    2276:	94 01       	movw	r18, r8
    2278:	af 01       	movw	r20, r30
    227a:	be 01       	movw	r22, r28
    227c:	cd 01       	movw	r24, r26
    227e:	00 0c       	add	r0, r0
    2280:	08 95       	ret

00002282 <__ashldi3>:
    2282:	0f 93       	push	r16
    2284:	08 30       	cpi	r16, 0x08	; 8
    2286:	90 f0       	brcs	.+36     	; 0x22ac <__ashldi3+0x2a>
    2288:	98 2f       	mov	r25, r24
    228a:	87 2f       	mov	r24, r23
    228c:	76 2f       	mov	r23, r22
    228e:	65 2f       	mov	r22, r21
    2290:	54 2f       	mov	r21, r20
    2292:	43 2f       	mov	r20, r19
    2294:	32 2f       	mov	r19, r18
    2296:	22 27       	eor	r18, r18
    2298:	08 50       	subi	r16, 0x08	; 8
    229a:	f4 cf       	rjmp	.-24     	; 0x2284 <__ashldi3+0x2>
    229c:	22 0f       	add	r18, r18
    229e:	33 1f       	adc	r19, r19
    22a0:	44 1f       	adc	r20, r20
    22a2:	55 1f       	adc	r21, r21
    22a4:	66 1f       	adc	r22, r22
    22a6:	77 1f       	adc	r23, r23
    22a8:	88 1f       	adc	r24, r24
    22aa:	99 1f       	adc	r25, r25
    22ac:	0a 95       	dec	r16
    22ae:	b2 f7       	brpl	.-20     	; 0x229c <__ashldi3+0x1a>
    22b0:	0f 91       	pop	r16
    22b2:	08 95       	ret

000022b4 <__ashrdi3>:
    22b4:	97 fb       	bst	r25, 7
    22b6:	10 f8       	bld	r1, 0

000022b8 <__lshrdi3>:
    22b8:	16 94       	lsr	r1
    22ba:	00 08       	sbc	r0, r0
    22bc:	0f 93       	push	r16
    22be:	08 30       	cpi	r16, 0x08	; 8
    22c0:	98 f0       	brcs	.+38     	; 0x22e8 <__lshrdi3+0x30>
    22c2:	08 50       	subi	r16, 0x08	; 8
    22c4:	23 2f       	mov	r18, r19
    22c6:	34 2f       	mov	r19, r20
    22c8:	45 2f       	mov	r20, r21
    22ca:	56 2f       	mov	r21, r22
    22cc:	67 2f       	mov	r22, r23
    22ce:	78 2f       	mov	r23, r24
    22d0:	89 2f       	mov	r24, r25
    22d2:	90 2d       	mov	r25, r0
    22d4:	f4 cf       	rjmp	.-24     	; 0x22be <__lshrdi3+0x6>
    22d6:	05 94       	asr	r0
    22d8:	97 95       	ror	r25
    22da:	87 95       	ror	r24
    22dc:	77 95       	ror	r23
    22de:	67 95       	ror	r22
    22e0:	57 95       	ror	r21
    22e2:	47 95       	ror	r20
    22e4:	37 95       	ror	r19
    22e6:	27 95       	ror	r18
    22e8:	0a 95       	dec	r16
    22ea:	aa f7       	brpl	.-22     	; 0x22d6 <__lshrdi3+0x1e>
    22ec:	0f 91       	pop	r16
    22ee:	08 95       	ret

000022f0 <__adddi3>:
    22f0:	2a 0d       	add	r18, r10
    22f2:	3b 1d       	adc	r19, r11
    22f4:	4c 1d       	adc	r20, r12
    22f6:	5d 1d       	adc	r21, r13
    22f8:	6e 1d       	adc	r22, r14
    22fa:	7f 1d       	adc	r23, r15
    22fc:	80 1f       	adc	r24, r16
    22fe:	91 1f       	adc	r25, r17
    2300:	08 95       	ret

00002302 <__subdi3>:
    2302:	2a 19       	sub	r18, r10
    2304:	3b 09       	sbc	r19, r11
    2306:	4c 09       	sbc	r20, r12
    2308:	5d 09       	sbc	r21, r13
    230a:	6e 09       	sbc	r22, r14
    230c:	7f 09       	sbc	r23, r15
    230e:	80 0b       	sbc	r24, r16
    2310:	91 0b       	sbc	r25, r17
    2312:	08 95       	ret

00002314 <__cmpdi2_s8>:
    2314:	00 24       	eor	r0, r0
    2316:	a7 fd       	sbrc	r26, 7
    2318:	00 94       	com	r0
    231a:	2a 17       	cp	r18, r26
    231c:	30 05       	cpc	r19, r0
    231e:	40 05       	cpc	r20, r0
    2320:	50 05       	cpc	r21, r0
    2322:	60 05       	cpc	r22, r0
    2324:	70 05       	cpc	r23, r0
    2326:	80 05       	cpc	r24, r0
    2328:	90 05       	cpc	r25, r0
    232a:	08 95       	ret

0000232c <fdevopen>:
    232c:	0f 93       	push	r16
    232e:	1f 93       	push	r17
    2330:	cf 93       	push	r28
    2332:	df 93       	push	r29
    2334:	00 97       	sbiw	r24, 0x00	; 0
    2336:	31 f4       	brne	.+12     	; 0x2344 <fdevopen+0x18>
    2338:	61 15       	cp	r22, r1
    233a:	71 05       	cpc	r23, r1
    233c:	19 f4       	brne	.+6      	; 0x2344 <fdevopen+0x18>
    233e:	80 e0       	ldi	r24, 0x00	; 0
    2340:	90 e0       	ldi	r25, 0x00	; 0
    2342:	39 c0       	rjmp	.+114    	; 0x23b6 <fdevopen+0x8a>
    2344:	8b 01       	movw	r16, r22
    2346:	ec 01       	movw	r28, r24
    2348:	6e e0       	ldi	r22, 0x0E	; 14
    234a:	70 e0       	ldi	r23, 0x00	; 0
    234c:	81 e0       	ldi	r24, 0x01	; 1
    234e:	90 e0       	ldi	r25, 0x00	; 0
    2350:	37 d0       	rcall	.+110    	; 0x23c0 <calloc>
    2352:	fc 01       	movw	r30, r24
    2354:	89 2b       	or	r24, r25
    2356:	99 f3       	breq	.-26     	; 0x233e <fdevopen+0x12>
    2358:	80 e8       	ldi	r24, 0x80	; 128
    235a:	83 83       	std	Z+3, r24	; 0x03
    235c:	01 15       	cp	r16, r1
    235e:	11 05       	cpc	r17, r1
    2360:	71 f0       	breq	.+28     	; 0x237e <fdevopen+0x52>
    2362:	02 87       	std	Z+10, r16	; 0x0a
    2364:	13 87       	std	Z+11, r17	; 0x0b
    2366:	81 e8       	ldi	r24, 0x81	; 129
    2368:	83 83       	std	Z+3, r24	; 0x03
    236a:	80 91 44 20 	lds	r24, 0x2044	; 0x802044 <__iob>
    236e:	90 91 45 20 	lds	r25, 0x2045	; 0x802045 <__iob+0x1>
    2372:	89 2b       	or	r24, r25
    2374:	21 f4       	brne	.+8      	; 0x237e <fdevopen+0x52>
    2376:	e0 93 44 20 	sts	0x2044, r30	; 0x802044 <__iob>
    237a:	f0 93 45 20 	sts	0x2045, r31	; 0x802045 <__iob+0x1>
    237e:	20 97       	sbiw	r28, 0x00	; 0
    2380:	c9 f0       	breq	.+50     	; 0x23b4 <fdevopen+0x88>
    2382:	c0 87       	std	Z+8, r28	; 0x08
    2384:	d1 87       	std	Z+9, r29	; 0x09
    2386:	83 81       	ldd	r24, Z+3	; 0x03
    2388:	82 60       	ori	r24, 0x02	; 2
    238a:	83 83       	std	Z+3, r24	; 0x03
    238c:	80 91 46 20 	lds	r24, 0x2046	; 0x802046 <__iob+0x2>
    2390:	90 91 47 20 	lds	r25, 0x2047	; 0x802047 <__iob+0x3>
    2394:	89 2b       	or	r24, r25
    2396:	71 f4       	brne	.+28     	; 0x23b4 <fdevopen+0x88>
    2398:	e0 93 46 20 	sts	0x2046, r30	; 0x802046 <__iob+0x2>
    239c:	f0 93 47 20 	sts	0x2047, r31	; 0x802047 <__iob+0x3>
    23a0:	80 91 48 20 	lds	r24, 0x2048	; 0x802048 <__iob+0x4>
    23a4:	90 91 49 20 	lds	r25, 0x2049	; 0x802049 <__iob+0x5>
    23a8:	89 2b       	or	r24, r25
    23aa:	21 f4       	brne	.+8      	; 0x23b4 <fdevopen+0x88>
    23ac:	e0 93 48 20 	sts	0x2048, r30	; 0x802048 <__iob+0x4>
    23b0:	f0 93 49 20 	sts	0x2049, r31	; 0x802049 <__iob+0x5>
    23b4:	cf 01       	movw	r24, r30
    23b6:	df 91       	pop	r29
    23b8:	cf 91       	pop	r28
    23ba:	1f 91       	pop	r17
    23bc:	0f 91       	pop	r16
    23be:	08 95       	ret

000023c0 <calloc>:
    23c0:	0f 93       	push	r16
    23c2:	1f 93       	push	r17
    23c4:	cf 93       	push	r28
    23c6:	df 93       	push	r29
    23c8:	86 9f       	mul	r24, r22
    23ca:	80 01       	movw	r16, r0
    23cc:	87 9f       	mul	r24, r23
    23ce:	10 0d       	add	r17, r0
    23d0:	96 9f       	mul	r25, r22
    23d2:	10 0d       	add	r17, r0
    23d4:	11 24       	eor	r1, r1
    23d6:	c8 01       	movw	r24, r16
    23d8:	0d d0       	rcall	.+26     	; 0x23f4 <malloc>
    23da:	ec 01       	movw	r28, r24
    23dc:	00 97       	sbiw	r24, 0x00	; 0
    23de:	21 f0       	breq	.+8      	; 0x23e8 <calloc+0x28>
    23e0:	a8 01       	movw	r20, r16
    23e2:	60 e0       	ldi	r22, 0x00	; 0
    23e4:	70 e0       	ldi	r23, 0x00	; 0
    23e6:	27 d1       	rcall	.+590    	; 0x2636 <memset>
    23e8:	ce 01       	movw	r24, r28
    23ea:	df 91       	pop	r29
    23ec:	cf 91       	pop	r28
    23ee:	1f 91       	pop	r17
    23f0:	0f 91       	pop	r16
    23f2:	08 95       	ret

000023f4 <malloc>:
    23f4:	0f 93       	push	r16
    23f6:	1f 93       	push	r17
    23f8:	cf 93       	push	r28
    23fa:	df 93       	push	r29
    23fc:	82 30       	cpi	r24, 0x02	; 2
    23fe:	91 05       	cpc	r25, r1
    2400:	10 f4       	brcc	.+4      	; 0x2406 <malloc+0x12>
    2402:	82 e0       	ldi	r24, 0x02	; 2
    2404:	90 e0       	ldi	r25, 0x00	; 0
    2406:	e0 91 4c 20 	lds	r30, 0x204C	; 0x80204c <__flp>
    240a:	f0 91 4d 20 	lds	r31, 0x204D	; 0x80204d <__flp+0x1>
    240e:	20 e0       	ldi	r18, 0x00	; 0
    2410:	30 e0       	ldi	r19, 0x00	; 0
    2412:	a0 e0       	ldi	r26, 0x00	; 0
    2414:	b0 e0       	ldi	r27, 0x00	; 0
    2416:	30 97       	sbiw	r30, 0x00	; 0
    2418:	19 f1       	breq	.+70     	; 0x2460 <malloc+0x6c>
    241a:	40 81       	ld	r20, Z
    241c:	51 81       	ldd	r21, Z+1	; 0x01
    241e:	02 81       	ldd	r16, Z+2	; 0x02
    2420:	13 81       	ldd	r17, Z+3	; 0x03
    2422:	48 17       	cp	r20, r24
    2424:	59 07       	cpc	r21, r25
    2426:	c8 f0       	brcs	.+50     	; 0x245a <malloc+0x66>
    2428:	84 17       	cp	r24, r20
    242a:	95 07       	cpc	r25, r21
    242c:	69 f4       	brne	.+26     	; 0x2448 <malloc+0x54>
    242e:	10 97       	sbiw	r26, 0x00	; 0
    2430:	31 f0       	breq	.+12     	; 0x243e <malloc+0x4a>
    2432:	12 96       	adiw	r26, 0x02	; 2
    2434:	0c 93       	st	X, r16
    2436:	12 97       	sbiw	r26, 0x02	; 2
    2438:	13 96       	adiw	r26, 0x03	; 3
    243a:	1c 93       	st	X, r17
    243c:	27 c0       	rjmp	.+78     	; 0x248c <malloc+0x98>
    243e:	00 93 4c 20 	sts	0x204C, r16	; 0x80204c <__flp>
    2442:	10 93 4d 20 	sts	0x204D, r17	; 0x80204d <__flp+0x1>
    2446:	22 c0       	rjmp	.+68     	; 0x248c <malloc+0x98>
    2448:	21 15       	cp	r18, r1
    244a:	31 05       	cpc	r19, r1
    244c:	19 f0       	breq	.+6      	; 0x2454 <malloc+0x60>
    244e:	42 17       	cp	r20, r18
    2450:	53 07       	cpc	r21, r19
    2452:	18 f4       	brcc	.+6      	; 0x245a <malloc+0x66>
    2454:	9a 01       	movw	r18, r20
    2456:	bd 01       	movw	r22, r26
    2458:	ef 01       	movw	r28, r30
    245a:	df 01       	movw	r26, r30
    245c:	f8 01       	movw	r30, r16
    245e:	db cf       	rjmp	.-74     	; 0x2416 <malloc+0x22>
    2460:	21 15       	cp	r18, r1
    2462:	31 05       	cpc	r19, r1
    2464:	f9 f0       	breq	.+62     	; 0x24a4 <malloc+0xb0>
    2466:	28 1b       	sub	r18, r24
    2468:	39 0b       	sbc	r19, r25
    246a:	24 30       	cpi	r18, 0x04	; 4
    246c:	31 05       	cpc	r19, r1
    246e:	80 f4       	brcc	.+32     	; 0x2490 <malloc+0x9c>
    2470:	8a 81       	ldd	r24, Y+2	; 0x02
    2472:	9b 81       	ldd	r25, Y+3	; 0x03
    2474:	61 15       	cp	r22, r1
    2476:	71 05       	cpc	r23, r1
    2478:	21 f0       	breq	.+8      	; 0x2482 <malloc+0x8e>
    247a:	fb 01       	movw	r30, r22
    247c:	82 83       	std	Z+2, r24	; 0x02
    247e:	93 83       	std	Z+3, r25	; 0x03
    2480:	04 c0       	rjmp	.+8      	; 0x248a <malloc+0x96>
    2482:	80 93 4c 20 	sts	0x204C, r24	; 0x80204c <__flp>
    2486:	90 93 4d 20 	sts	0x204D, r25	; 0x80204d <__flp+0x1>
    248a:	fe 01       	movw	r30, r28
    248c:	32 96       	adiw	r30, 0x02	; 2
    248e:	44 c0       	rjmp	.+136    	; 0x2518 <malloc+0x124>
    2490:	fe 01       	movw	r30, r28
    2492:	e2 0f       	add	r30, r18
    2494:	f3 1f       	adc	r31, r19
    2496:	81 93       	st	Z+, r24
    2498:	91 93       	st	Z+, r25
    249a:	22 50       	subi	r18, 0x02	; 2
    249c:	31 09       	sbc	r19, r1
    249e:	28 83       	st	Y, r18
    24a0:	39 83       	std	Y+1, r19	; 0x01
    24a2:	3a c0       	rjmp	.+116    	; 0x2518 <malloc+0x124>
    24a4:	20 91 4a 20 	lds	r18, 0x204A	; 0x80204a <__brkval>
    24a8:	30 91 4b 20 	lds	r19, 0x204B	; 0x80204b <__brkval+0x1>
    24ac:	23 2b       	or	r18, r19
    24ae:	41 f4       	brne	.+16     	; 0x24c0 <malloc+0xcc>
    24b0:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    24b4:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    24b8:	20 93 4a 20 	sts	0x204A, r18	; 0x80204a <__brkval>
    24bc:	30 93 4b 20 	sts	0x204B, r19	; 0x80204b <__brkval+0x1>
    24c0:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    24c4:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    24c8:	21 15       	cp	r18, r1
    24ca:	31 05       	cpc	r19, r1
    24cc:	41 f4       	brne	.+16     	; 0x24de <malloc+0xea>
    24ce:	2d b7       	in	r18, 0x3d	; 61
    24d0:	3e b7       	in	r19, 0x3e	; 62
    24d2:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    24d6:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    24da:	24 1b       	sub	r18, r20
    24dc:	35 0b       	sbc	r19, r21
    24de:	e0 91 4a 20 	lds	r30, 0x204A	; 0x80204a <__brkval>
    24e2:	f0 91 4b 20 	lds	r31, 0x204B	; 0x80204b <__brkval+0x1>
    24e6:	e2 17       	cp	r30, r18
    24e8:	f3 07       	cpc	r31, r19
    24ea:	a0 f4       	brcc	.+40     	; 0x2514 <malloc+0x120>
    24ec:	2e 1b       	sub	r18, r30
    24ee:	3f 0b       	sbc	r19, r31
    24f0:	28 17       	cp	r18, r24
    24f2:	39 07       	cpc	r19, r25
    24f4:	78 f0       	brcs	.+30     	; 0x2514 <malloc+0x120>
    24f6:	ac 01       	movw	r20, r24
    24f8:	4e 5f       	subi	r20, 0xFE	; 254
    24fa:	5f 4f       	sbci	r21, 0xFF	; 255
    24fc:	24 17       	cp	r18, r20
    24fe:	35 07       	cpc	r19, r21
    2500:	48 f0       	brcs	.+18     	; 0x2514 <malloc+0x120>
    2502:	4e 0f       	add	r20, r30
    2504:	5f 1f       	adc	r21, r31
    2506:	40 93 4a 20 	sts	0x204A, r20	; 0x80204a <__brkval>
    250a:	50 93 4b 20 	sts	0x204B, r21	; 0x80204b <__brkval+0x1>
    250e:	81 93       	st	Z+, r24
    2510:	91 93       	st	Z+, r25
    2512:	02 c0       	rjmp	.+4      	; 0x2518 <malloc+0x124>
    2514:	e0 e0       	ldi	r30, 0x00	; 0
    2516:	f0 e0       	ldi	r31, 0x00	; 0
    2518:	cf 01       	movw	r24, r30
    251a:	df 91       	pop	r29
    251c:	cf 91       	pop	r28
    251e:	1f 91       	pop	r17
    2520:	0f 91       	pop	r16
    2522:	08 95       	ret

00002524 <free>:
    2524:	cf 93       	push	r28
    2526:	df 93       	push	r29
    2528:	00 97       	sbiw	r24, 0x00	; 0
    252a:	09 f4       	brne	.+2      	; 0x252e <free+0xa>
    252c:	81 c0       	rjmp	.+258    	; 0x2630 <free+0x10c>
    252e:	fc 01       	movw	r30, r24
    2530:	32 97       	sbiw	r30, 0x02	; 2
    2532:	12 82       	std	Z+2, r1	; 0x02
    2534:	13 82       	std	Z+3, r1	; 0x03
    2536:	a0 91 4c 20 	lds	r26, 0x204C	; 0x80204c <__flp>
    253a:	b0 91 4d 20 	lds	r27, 0x204D	; 0x80204d <__flp+0x1>
    253e:	10 97       	sbiw	r26, 0x00	; 0
    2540:	81 f4       	brne	.+32     	; 0x2562 <free+0x3e>
    2542:	20 81       	ld	r18, Z
    2544:	31 81       	ldd	r19, Z+1	; 0x01
    2546:	82 0f       	add	r24, r18
    2548:	93 1f       	adc	r25, r19
    254a:	20 91 4a 20 	lds	r18, 0x204A	; 0x80204a <__brkval>
    254e:	30 91 4b 20 	lds	r19, 0x204B	; 0x80204b <__brkval+0x1>
    2552:	28 17       	cp	r18, r24
    2554:	39 07       	cpc	r19, r25
    2556:	51 f5       	brne	.+84     	; 0x25ac <free+0x88>
    2558:	e0 93 4a 20 	sts	0x204A, r30	; 0x80204a <__brkval>
    255c:	f0 93 4b 20 	sts	0x204B, r31	; 0x80204b <__brkval+0x1>
    2560:	67 c0       	rjmp	.+206    	; 0x2630 <free+0x10c>
    2562:	ed 01       	movw	r28, r26
    2564:	20 e0       	ldi	r18, 0x00	; 0
    2566:	30 e0       	ldi	r19, 0x00	; 0
    2568:	ce 17       	cp	r28, r30
    256a:	df 07       	cpc	r29, r31
    256c:	40 f4       	brcc	.+16     	; 0x257e <free+0x5a>
    256e:	4a 81       	ldd	r20, Y+2	; 0x02
    2570:	5b 81       	ldd	r21, Y+3	; 0x03
    2572:	9e 01       	movw	r18, r28
    2574:	41 15       	cp	r20, r1
    2576:	51 05       	cpc	r21, r1
    2578:	f1 f0       	breq	.+60     	; 0x25b6 <free+0x92>
    257a:	ea 01       	movw	r28, r20
    257c:	f5 cf       	rjmp	.-22     	; 0x2568 <free+0x44>
    257e:	c2 83       	std	Z+2, r28	; 0x02
    2580:	d3 83       	std	Z+3, r29	; 0x03
    2582:	40 81       	ld	r20, Z
    2584:	51 81       	ldd	r21, Z+1	; 0x01
    2586:	84 0f       	add	r24, r20
    2588:	95 1f       	adc	r25, r21
    258a:	c8 17       	cp	r28, r24
    258c:	d9 07       	cpc	r29, r25
    258e:	59 f4       	brne	.+22     	; 0x25a6 <free+0x82>
    2590:	88 81       	ld	r24, Y
    2592:	99 81       	ldd	r25, Y+1	; 0x01
    2594:	84 0f       	add	r24, r20
    2596:	95 1f       	adc	r25, r21
    2598:	02 96       	adiw	r24, 0x02	; 2
    259a:	80 83       	st	Z, r24
    259c:	91 83       	std	Z+1, r25	; 0x01
    259e:	8a 81       	ldd	r24, Y+2	; 0x02
    25a0:	9b 81       	ldd	r25, Y+3	; 0x03
    25a2:	82 83       	std	Z+2, r24	; 0x02
    25a4:	93 83       	std	Z+3, r25	; 0x03
    25a6:	21 15       	cp	r18, r1
    25a8:	31 05       	cpc	r19, r1
    25aa:	29 f4       	brne	.+10     	; 0x25b6 <free+0x92>
    25ac:	e0 93 4c 20 	sts	0x204C, r30	; 0x80204c <__flp>
    25b0:	f0 93 4d 20 	sts	0x204D, r31	; 0x80204d <__flp+0x1>
    25b4:	3d c0       	rjmp	.+122    	; 0x2630 <free+0x10c>
    25b6:	e9 01       	movw	r28, r18
    25b8:	ea 83       	std	Y+2, r30	; 0x02
    25ba:	fb 83       	std	Y+3, r31	; 0x03
    25bc:	49 91       	ld	r20, Y+
    25be:	59 91       	ld	r21, Y+
    25c0:	c4 0f       	add	r28, r20
    25c2:	d5 1f       	adc	r29, r21
    25c4:	ec 17       	cp	r30, r28
    25c6:	fd 07       	cpc	r31, r29
    25c8:	61 f4       	brne	.+24     	; 0x25e2 <free+0xbe>
    25ca:	80 81       	ld	r24, Z
    25cc:	91 81       	ldd	r25, Z+1	; 0x01
    25ce:	84 0f       	add	r24, r20
    25d0:	95 1f       	adc	r25, r21
    25d2:	02 96       	adiw	r24, 0x02	; 2
    25d4:	e9 01       	movw	r28, r18
    25d6:	88 83       	st	Y, r24
    25d8:	99 83       	std	Y+1, r25	; 0x01
    25da:	82 81       	ldd	r24, Z+2	; 0x02
    25dc:	93 81       	ldd	r25, Z+3	; 0x03
    25de:	8a 83       	std	Y+2, r24	; 0x02
    25e0:	9b 83       	std	Y+3, r25	; 0x03
    25e2:	e0 e0       	ldi	r30, 0x00	; 0
    25e4:	f0 e0       	ldi	r31, 0x00	; 0
    25e6:	12 96       	adiw	r26, 0x02	; 2
    25e8:	8d 91       	ld	r24, X+
    25ea:	9c 91       	ld	r25, X
    25ec:	13 97       	sbiw	r26, 0x03	; 3
    25ee:	00 97       	sbiw	r24, 0x00	; 0
    25f0:	19 f0       	breq	.+6      	; 0x25f8 <free+0xd4>
    25f2:	fd 01       	movw	r30, r26
    25f4:	dc 01       	movw	r26, r24
    25f6:	f7 cf       	rjmp	.-18     	; 0x25e6 <free+0xc2>
    25f8:	8d 91       	ld	r24, X+
    25fa:	9c 91       	ld	r25, X
    25fc:	11 97       	sbiw	r26, 0x01	; 1
    25fe:	9d 01       	movw	r18, r26
    2600:	2e 5f       	subi	r18, 0xFE	; 254
    2602:	3f 4f       	sbci	r19, 0xFF	; 255
    2604:	82 0f       	add	r24, r18
    2606:	93 1f       	adc	r25, r19
    2608:	20 91 4a 20 	lds	r18, 0x204A	; 0x80204a <__brkval>
    260c:	30 91 4b 20 	lds	r19, 0x204B	; 0x80204b <__brkval+0x1>
    2610:	28 17       	cp	r18, r24
    2612:	39 07       	cpc	r19, r25
    2614:	69 f4       	brne	.+26     	; 0x2630 <free+0x10c>
    2616:	30 97       	sbiw	r30, 0x00	; 0
    2618:	29 f4       	brne	.+10     	; 0x2624 <free+0x100>
    261a:	10 92 4c 20 	sts	0x204C, r1	; 0x80204c <__flp>
    261e:	10 92 4d 20 	sts	0x204D, r1	; 0x80204d <__flp+0x1>
    2622:	02 c0       	rjmp	.+4      	; 0x2628 <free+0x104>
    2624:	12 82       	std	Z+2, r1	; 0x02
    2626:	13 82       	std	Z+3, r1	; 0x03
    2628:	a0 93 4a 20 	sts	0x204A, r26	; 0x80204a <__brkval>
    262c:	b0 93 4b 20 	sts	0x204B, r27	; 0x80204b <__brkval+0x1>
    2630:	df 91       	pop	r29
    2632:	cf 91       	pop	r28
    2634:	08 95       	ret

00002636 <memset>:
    2636:	dc 01       	movw	r26, r24
    2638:	01 c0       	rjmp	.+2      	; 0x263c <memset+0x6>
    263a:	6d 93       	st	X+, r22
    263c:	41 50       	subi	r20, 0x01	; 1
    263e:	50 40       	sbci	r21, 0x00	; 0
    2640:	e0 f7       	brcc	.-8      	; 0x263a <memset+0x4>
    2642:	08 95       	ret

00002644 <_exit>:
    2644:	f8 94       	cli

00002646 <__stop_program>:
    2646:	ff cf       	rjmp	.-2      	; 0x2646 <__stop_program>
