// Seed: 4267057257
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    output tri id_3,
    input wire id_4,
    output wand id_5,
    input wand id_6,
    input uwire id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10#(
        .id_24(1),
        .id_25(1),
        .id_26(1)
    ),
    input supply0 id_11,
    output wand id_12,
    input tri id_13,
    output wand id_14,
    input tri1 id_15,
    output wire id_16,
    input wand id_17,
    input tri0 id_18,
    input supply1 id_19,
    input wor id_20,
    output tri0 id_21,
    input wand id_22
);
  assign id_24 = id_26++;
  always begin : LABEL_0
    id_24 = -1;
  end
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output tri1 id_5,
    output wor id_6,
    input tri0 id_7,
    output wand id_8,
    output tri1 id_9,
    output uwire id_10,
    output tri0 id_11,
    input tri1 id_12,
    input tri id_13
);
  module_0 modCall_1 (
      id_3,
      id_12,
      id_12,
      id_9,
      id_13,
      id_9,
      id_13,
      id_13,
      id_12,
      id_2,
      id_10,
      id_3,
      id_4,
      id_13,
      id_11,
      id_12,
      id_6,
      id_3,
      id_13,
      id_3,
      id_0,
      id_8,
      id_12
  );
  assign modCall_1.id_17 = 0;
endmodule
