/*
 * Copyright (c) 2009-2012 Xilinx, Inc.  All rights reserved.
 *
 * Xilinx, Inc.
 * XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" AS A
 * COURTESY TO YOU.  BY PROVIDING THIS DESIGN, CODE, OR INFORMATION AS
 * ONE POSSIBLE   IMPLEMENTATION OF THIS FEATURE, APPLICATION OR
 * STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION
 * IS FREE FROM ANY CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE
 * FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.
 * XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO
 * THE ADEQUACY OF THE IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO
 * ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE
 * FROM CLAIMS OF INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY
 * AND FITNESS FOR A PARTICULAR PURPOSE.
 *
 */

/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * ------------------------------------------------
 * | UART TYPE   BAUD RATE                        |
 * ------------------------------------------------
 *   uartns550   9600
 *   uartlite    Configurable only in HW design
 *   ps7_uart    115200 (configured by bootrom/bsp)
 */
#include <stdio.h>
#include "audio.h"
#include "oled.h"
#include "sleep.h"
#include <stdlib.h>
#include "xbasic_types.h"
#include "fft_axi4_r.h"
//void print(char *str);

#include <math.h>
#define timer_base 0xF8F00000
#define rounds 4000

/***********************************************************
Timer Registers
************************************************************/
static volatile int *timer_counter_l=(volatile int *)(timer_base+0x200);
static volatile int *timer_counter_h=(volatile int *)(timer_base+0x204);
static volatile int *timer_ctrl=(volatile int *)(timer_base+0x208);

int main()
{
	Xint16 audio_data[128];
	int i,index=0, exe_time =1, done =0;
	Xuint32 baseaddr = 0x6C200000 ;
	unsigned int *window_buffer=(unsigned int *)calloc(128*8, sizeof(unsigned int));
	unsigned int *noise_buf=(unsigned int *)calloc(128, sizeof(unsigned int));
	int *fft_buf=(int *)calloc(256, sizeof(int));
	u8 *avg_buffer=(u8 *)calloc(128, sizeof(u8));
	Xil_Out32(OLED_BASE_ADDR,0xff);
	OLED_Init();			//oled init
	IicConfig(XPAR_XIICPS_0_DEVICE_ID);
	AudioPllConfig(); //enable core clock for ADAU1761
	AudioConfigure();
	 //Initialise the timer for performance monitoring
	init_timer(timer_ctrl, timer_counter_l, timer_counter_h);

	xil_printf("ADAU1761 configured\n\r");
	FFT_AXI4_R_mWriteMemory(baseaddr+518, 1); // Tell FPGA to execute in noise determination phase
	/*
	 * perform continuous read and writes from the codec that result in a loopback
	 * from Line in to Line out
	 */
	unsigned int noiseDeterminePhase = 1;
	unsigned int noiseAvg = 0, noiseRounds = 0;
	while(1)
	{
		int n = 256;
		int  j, i,m;		 
		if(noiseRounds >= rounds && noiseDeterminePhase){
			noiseDeterminePhase = 0;
			FFT_AXI4_R_mWriteMemory(baseaddr+518, 0);
		}
		else{
			noiseRounds++;
		}
		if(!noiseDeterminePhase){
			start_timer(timer_ctrl);
		}
		get_audio(audio_data);

		for (i=0; i<512; i=i+4){
			FFT_AXI4_R_mWriteMemory(baseaddr+i, audio_data[i>>2]);
		}
			FFT_AXI4_R_mWriteMemory(baseaddr+512, 1); //start fft

		if(!noiseDeterminePhase){
			//while (done == 0){
				delay(1000);
				//done =  FFT_AXI4_R_mReadMemory(baseaddr+512);
				xil_printf("read data: %d \n\r", done);
		 //  }
		
		done = 0;
		j = 0;
		
		for (i=0; i<512; i=i+4){
			avg_buffer[j] =  FFT_AXI4_R_mReadMemory(baseaddr+i)>> 14;
			j++;
		}
  		
  		stop_timer(timer_ctrl);
  		xil_printf("Communication time %d us\n\r", (*timer_counter_l)/333);
  		OLED_Clear();
  		OLED_Equalizer_128(avg_buffer);
  		}
	}
    return 0;
}
int d;
void delay(int delay_cnt ) {
	for(d =0; d<delay_cnt ; d++);
}
