Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eec409bfc6a34e74949dbf561b8e6c4f --incr --debug typical --relax --mt 2 -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_Testbench_behav work.ALU_Testbench work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module work.glbl
Compiling architecture cheating of entity work.Generic_Add_With_Overflow [\Generic_Add_With_Overflow(n_bit...]
Compiling architecture cheating of entity work.Generic_ALU [\Generic_ALU(n_bit=8)\]
Compiling architecture cheat_test of entity work.alu_testbench
Built simulation snapshot ALU_Testbench_behav
