
---------- Begin Simulation Statistics ----------
final_tick                                  461692500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 114559                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698472                       # Number of bytes of host memory used
host_op_rate                                   215038                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.77                       # Real time elapsed on the host
host_tick_rate                              166376935                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      317888                       # Number of instructions simulated
sim_ops                                        596724                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000462                       # Number of seconds simulated
sim_ticks                                   461692500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    439202                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   281133                       # number of cc regfile writes
system.cpu.committedInsts                      317888                       # Number of Instructions Simulated
system.cpu.committedOps                        596724                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.904753                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.904753                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39880                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    23401                       # number of floating regfile writes
system.cpu.idleCycles                          145335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                12163                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    86190                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.941085                       # Inst execution rate
system.cpu.iew.exec_refs                       173343                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      43638                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  196596                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                144692                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                505                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                55943                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1098949                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                129705                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18872                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                868985                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    928                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9679                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  10794                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 12718                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            128                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10064                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2099                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1093520                       # num instructions consuming a value
system.cpu.iew.wb_count                        844485                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.589296                       # average fanout of values written-back
system.cpu.iew.wb_producers                    644407                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.914553                       # insts written-back per cycle
system.cpu.iew.wb_sent                         849048                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1223771                       # number of integer regfile reads
system.cpu.int_regfile_writes                  689473                       # number of integer regfile writes
system.cpu.ipc                               0.344263                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.344263                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             14571      1.64%      1.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                670680     75.54%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   77      0.01%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3036      0.34%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2473      0.28%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 715      0.08%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1489      0.17%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4956      0.56%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4267      0.48%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2616      0.29%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                774      0.09%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              24      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             14      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               125810     14.17%     93.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               38696      4.36%     98.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10881      1.23%     99.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6778      0.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 887857                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   47876                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               85425                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        32114                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              82855                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      186030                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.209527                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  143124     76.94%     76.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     20      0.01%     76.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     819      0.44%     77.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2293      1.23%     78.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   664      0.36%     78.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     15      0.01%     78.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1040      0.56%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    307      0.17%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    63      0.03%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   20      0.01%     79.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 6      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                8      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16761      9.01%     88.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13583      7.30%     96.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2830      1.52%     97.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4477      2.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1011440                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2690754                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       812371                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1518436                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1098176                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    887857                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 773                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          502218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             36384                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            138                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       785820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        778051                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.141130                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.625762                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              479376     61.61%     61.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               45694      5.87%     67.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               43209      5.55%     73.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              117689     15.13%     88.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               62296      8.01%     96.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               25382      3.26%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4264      0.55%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 128      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  13      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          778051                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.961523                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              4209                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2797                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               144692                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55943                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1726630                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    347                       # number of misc regfile writes
system.cpu.numCycles                           923386                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5903                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13340                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  172434                       # Number of BP lookups
system.cpu.branchPred.condPredicted            135096                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11467                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                54054                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   49711                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             91.965442                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    5905                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            6510                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                840                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5670                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          866                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          464266                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             635                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10427                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       708865                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.841802                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.999494                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          543048     76.61%     76.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           51296      7.24%     83.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           26516      3.74%     87.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           27559      3.89%     91.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           10663      1.50%     92.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            5494      0.78%     93.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            4612      0.65%     94.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            5491      0.77%     95.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           34186      4.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       708865                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               317888                       # Number of instructions committed
system.cpu.commit.opsCommitted                 596724                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      113788                       # Number of memory references committed
system.cpu.commit.loads                         79762                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         192                       # Number of memory barriers committed
system.cpu.commit.branches                      67231                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      23037                       # Number of committed floating point instructions.
system.cpu.commit.integer                      581676                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2541                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         5832      0.98%      0.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       463208     77.63%     78.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.01%     78.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2841      0.48%     79.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          946      0.16%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          560      0.09%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1274      0.21%     79.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2478      0.42%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2802      0.47%     80.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2296      0.38%     80.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.11%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        74197     12.43%     93.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        28146      4.72%     98.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         5565      0.93%     99.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5880      0.99%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       596724                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         34186                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       126744                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           126744                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       126744                       # number of overall hits
system.cpu.dcache.overall_hits::total          126744                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        17021                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17021                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        17021                       # number of overall misses
system.cpu.dcache.overall_misses::total         17021                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1036551948                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1036551948                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1036551948                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1036551948                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       143765                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       143765                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       143765                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       143765                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.118395                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.118395                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.118395                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.118395                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60898.416544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60898.416544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60898.416544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60898.416544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       107444                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1150                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    93.429565                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3795                       # number of writebacks
system.cpu.dcache.writebacks::total              3795                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12199                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12199                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12199                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12199                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4822                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4822                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    320158448                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    320158448                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    320158448                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    320158448                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033541                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033541                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033541                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033541                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66395.364579                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66395.364579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66395.364579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66395.364579                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3795                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        93869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           93869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15863                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15863                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    963498500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    963498500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       109732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       109732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.144561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.144561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60738.731640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60738.731640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    248630500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    248630500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67728.275674                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67728.275674                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        32875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          32875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1158                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1158                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     73053448                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73053448                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        34033                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        34033                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63085.879102                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63085.879102                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71527948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71527948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62144.177237                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62144.177237                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    461692500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           883.332654                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              131566                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.301515                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   883.332654                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.862630                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.862630                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          606                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            292349                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           292349                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    461692500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   119609                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                381771                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    241076                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 24801                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  10794                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                42436                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1759                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                1205342                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 83969                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      116779                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       43647                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1312                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           258                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    461692500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    461692500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    461692500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              93810                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         790219                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      172434                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              56456                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        663467                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   24966                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  742                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6831                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          685                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    238005                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2083                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             778051                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.933530                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.863711                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   482991     62.08%     62.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    28120      3.61%     65.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    25433      3.27%     68.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    28509      3.66%     72.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    35434      4.55%     77.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    39922      5.13%     82.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    34036      4.37%     86.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    34538      4.44%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    69068      8.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               778051                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.186741                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.855784                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       234457                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           234457                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       234457                       # number of overall hits
system.cpu.icache.overall_hits::total          234457                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3547                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3547                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3547                       # number of overall misses
system.cpu.icache.overall_misses::total          3547                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    211664999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    211664999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    211664999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    211664999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       238004                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       238004                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       238004                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       238004                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014903                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014903                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014903                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014903                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59674.372427                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59674.372427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59674.372427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59674.372427                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          866                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   144.333333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2105                       # number of writebacks
system.cpu.icache.writebacks::total              2105                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          929                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          929                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          929                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          929                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2618                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2618                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2618                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2618                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    166780999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    166780999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    166780999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    166780999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63705.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63705.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63705.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63705.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                   2105                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       234457                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          234457                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3547                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3547                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    211664999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    211664999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       238004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       238004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014903                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014903                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59674.372427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59674.372427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          929                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          929                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2618                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2618                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    166780999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    166780999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63705.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63705.500000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    461692500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           470.762040                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              237075                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2618                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             90.555768                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   470.762040                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.919457                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.919457                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            478626                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           478626                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    461692500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      238851                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1187                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    461692500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    461692500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    461692500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        5724                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   64930                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   38                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 128                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  21917                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1098                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    461692500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  10794                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   153750                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  291689                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7823                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    230544                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 83451                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                1132556                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 32291                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4456                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  17222                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  57661                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             792                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands             1352345                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     2876882                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  1670837                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     79104                       # Number of floating rename lookups
system.cpu.rename.committedMaps                719245                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   633091                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     413                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 374                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     67915                       # count of insts added to the skid buffer
system.cpu.rob.reads                          1732302                       # The number of ROB reads
system.cpu.rob.writes                         2191475                       # The number of ROB writes
system.cpu.thread_0.numInsts                   317888                       # Number of Instructions committed
system.cpu.thread_0.numOps                     596724                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000042190750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          358                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          358                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19432                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5511                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7434                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5892                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7434                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5892                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    208                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7434                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5892                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.173184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.735455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.328587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            337     94.13%     94.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            17      4.75%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           358                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.365922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.342897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.909126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              300     83.80%     83.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      2.23%     86.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33      9.22%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      3.91%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.28%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.28%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           358                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   13312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  475776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               377088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1030.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    816.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     461687000                       # Total gap between requests
system.mem_ctrls.avgGap                      34645.58                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       159168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       303296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       374976                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 344748940.041261255741                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 656922085.587268590927                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 812176935.947627544403                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2615                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4819                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5892                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     85773750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    165473000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  11065759250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32800.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34337.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1878098.99                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       167360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       308416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        475776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       167360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       167360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        71104                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        71104                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2615                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4819                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7434                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1111                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1111                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    362492352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    668011718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1030504069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    362492352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    362492352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    154007267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       154007267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    154007267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    362492352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    668011718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1184511336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7226                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5859                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          507                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          627                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          329                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               115759250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              36130000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          251246750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16019.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34769.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5371                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4152                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.33                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3553                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   235.393189                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   154.624463                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   251.949151                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1316     37.04%     37.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1146     32.25%     69.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          424     11.93%     81.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          197      5.54%     86.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          119      3.35%     90.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           79      2.22%     92.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           65      1.83%     94.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           36      1.01%     95.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          171      4.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3553                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                462464                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             374976                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1001.671026                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              812.176936                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.17                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    461692500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13116180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6956235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26168100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14918760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    205558530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      4188000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     307169565                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   665.312010                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      9234000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    437118500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        12316500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6527400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       25425540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15665220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    204680730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      4927200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     305806350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   662.359363                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     11056500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    435296000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    461692500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6288                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1111                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4789                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1149                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1149                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2618                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3670                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7338                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7338                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        13436                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        13436                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20774                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       302080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       302080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       551296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       551296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  853376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7440                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002016                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.044859                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7425     99.80%     99.80% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.20%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7440                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    461692500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            39245500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13913250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           25632249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
