<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>EE445M/EE380L Lab 5 Documentation: inc/hw_emac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EE445M/EE380L Lab 5 Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_emac.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// hw_emac.h - Macros used when accessing the EMAC hardware.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Copyright (c) 2012-2014 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Software License Agreement</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//   documentation and/or other materials provided with the  </span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//   distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//   from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">// </span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __HW_EMAC_H__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define __HW_EMAC_H__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// The following are defines for the EMAC register offsets.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define EMAC_O_CFG              0x00000000  // Ethernet MAC Configuration</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define EMAC_O_FRAMEFLTR        0x00000004  // Ethernet MAC Frame Filter</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define EMAC_O_HASHTBLH         0x00000008  // Ethernet MAC Hash Table High</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define EMAC_O_HASHTBLL         0x0000000C  // Ethernet MAC Hash Table Low</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define EMAC_O_MIIADDR          0x00000010  // Ethernet MAC MII Address</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define EMAC_O_MIIDATA          0x00000014  // Ethernet MAC MII Data Register</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define EMAC_O_FLOWCTL          0x00000018  // Ethernet MAC Flow Control</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define EMAC_O_VLANTG           0x0000001C  // Ethernet MAC VLAN Tag</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define EMAC_O_STATUS           0x00000024  // Ethernet MAC Status</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define EMAC_O_RWUFF            0x00000028  // Ethernet MAC Remote Wake-Up</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                            <span class="comment">// Frame Filter</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define EMAC_O_PMTCTLSTAT       0x0000002C  // Ethernet MAC PMT Control and</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                            <span class="comment">// Status Register</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define EMAC_O_RIS              0x00000038  // Ethernet MAC Raw Interrupt</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define EMAC_O_IM               0x0000003C  // Ethernet MAC Interrupt Mask</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define EMAC_O_ADDR0H           0x00000040  // Ethernet MAC Address 0 High</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define EMAC_O_ADDR0L           0x00000044  // Ethernet MAC Address 0 Low</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define EMAC_O_ADDR1H           0x00000048  // Ethernet MAC Address 1 High</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define EMAC_O_ADDR1L           0x0000004C  // Ethernet MAC Address 1 Low</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define EMAC_O_ADDR2H           0x00000050  // Ethernet MAC Address 2 High</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define EMAC_O_ADDR2L           0x00000054  // Ethernet MAC Address 2 Low</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define EMAC_O_ADDR3H           0x00000058  // Ethernet MAC Address 3 High</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define EMAC_O_ADDR3L           0x0000005C  // Ethernet MAC Address 3 Low</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define EMAC_O_WDOGTO           0x000000DC  // Ethernet MAC Watchdog Timeout</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define EMAC_O_MMCCTRL          0x00000100  // Ethernet MAC MMC Control</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define EMAC_O_MMCRXRIS         0x00000104  // Ethernet MAC MMC Receive Raw</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define EMAC_O_MMCTXRIS         0x00000108  // Ethernet MAC MMC Transmit Raw</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define EMAC_O_MMCRXIM          0x0000010C  // Ethernet MAC MMC Receive</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define EMAC_O_MMCTXIM          0x00000110  // Ethernet MAC MMC Transmit</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define EMAC_O_TXCNTGB          0x00000118  // Ethernet MAC Transmit Frame</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                            <span class="comment">// Count for Good and Bad Frames</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define EMAC_O_TXCNTSCOL        0x0000014C  // Ethernet MAC Transmit Frame</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                            <span class="comment">// Count for Frames Transmitted</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                            <span class="comment">// after Single Collision</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define EMAC_O_TXCNTMCOL        0x00000150  // Ethernet MAC Transmit Frame</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// Count for Frames Transmitted</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                            <span class="comment">// after Multiple Collisions</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define EMAC_O_TXOCTCNTG        0x00000164  // Ethernet MAC Transmit Octet</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                            <span class="comment">// Count Good</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define EMAC_O_RXCNTGB          0x00000180  // Ethernet MAC Receive Frame Count</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <span class="comment">// for Good and Bad Frames</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define EMAC_O_RXCNTCRCERR      0x00000194  // Ethernet MAC Receive Frame Count</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                            <span class="comment">// for CRC Error Frames</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define EMAC_O_RXCNTALGNERR     0x00000198  // Ethernet MAC Receive Frame Count</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                            <span class="comment">// for Alignment Error Frames</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define EMAC_O_RXCNTGUNI        0x000001C4  // Ethernet MAC Receive Frame Count</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                            <span class="comment">// for Good Unicast Frames</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define EMAC_O_VLNINCREP        0x00000584  // Ethernet MAC VLAN Tag Inclusion</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                            <span class="comment">// or Replacement</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define EMAC_O_VLANHASH         0x00000588  // Ethernet MAC VLAN Hash Table</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define EMAC_O_TIMSTCTRL        0x00000700  // Ethernet MAC Timestamp Control</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define EMAC_O_SUBSECINC        0x00000704  // Ethernet MAC Sub-Second</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                            <span class="comment">// Increment</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define EMAC_O_TIMSEC           0x00000708  // Ethernet MAC System Time -</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                            <span class="comment">// Seconds</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define EMAC_O_TIMNANO          0x0000070C  // Ethernet MAC System Time -</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                            <span class="comment">// Nanoseconds</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define EMAC_O_TIMSECU          0x00000710  // Ethernet MAC System Time -</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="comment">// Seconds Update</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define EMAC_O_TIMNANOU         0x00000714  // Ethernet MAC System Time -</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">// Nanoseconds Update</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define EMAC_O_TIMADD           0x00000718  // Ethernet MAC Timestamp Addend</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define EMAC_O_TARGSEC          0x0000071C  // Ethernet MAC Target Time Seconds</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define EMAC_O_TARGNANO         0x00000720  // Ethernet MAC Target Time</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                            <span class="comment">// Nanoseconds</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define EMAC_O_HWORDSEC         0x00000724  // Ethernet MAC System Time-Higher</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                            <span class="comment">// Word Seconds</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define EMAC_O_TIMSTAT          0x00000728  // Ethernet MAC Timestamp Status</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define EMAC_O_PPSCTRL          0x0000072C  // Ethernet MAC PPS Control</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define EMAC_O_PPS0INTVL        0x00000760  // Ethernet MAC PPS0 Interval</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define EMAC_O_PPS0WIDTH        0x00000764  // Ethernet MAC PPS0 Width</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define EMAC_O_DMABUSMOD        0x00000C00  // Ethernet MAC DMA Bus Mode</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define EMAC_O_TXPOLLD          0x00000C04  // Ethernet MAC Transmit Poll</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                            <span class="comment">// Demand</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define EMAC_O_RXPOLLD          0x00000C08  // Ethernet MAC Receive Poll Demand</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define EMAC_O_RXDLADDR         0x00000C0C  // Ethernet MAC Receive Descriptor</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                            <span class="comment">// List Address</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define EMAC_O_TXDLADDR         0x00000C10  // Ethernet MAC Transmit Descriptor</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                            <span class="comment">// List Address</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define EMAC_O_DMARIS           0x00000C14  // Ethernet MAC DMA Interrupt</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define EMAC_O_DMAOPMODE        0x00000C18  // Ethernet MAC DMA Operation Mode</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define EMAC_O_DMAIM            0x00000C1C  // Ethernet MAC DMA Interrupt Mask</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define EMAC_O_MFBOC            0x00000C20  // Ethernet MAC Missed Frame and</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                            <span class="comment">// Buffer Overflow Counter</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define EMAC_O_RXINTWDT         0x00000C24  // Ethernet MAC Receive Interrupt</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                            <span class="comment">// Watchdog Timer</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define EMAC_O_HOSTXDESC        0x00000C48  // Ethernet MAC Current Host</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                            <span class="comment">// Transmit Descriptor</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define EMAC_O_HOSRXDESC        0x00000C4C  // Ethernet MAC Current Host</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                            <span class="comment">// Receive Descriptor</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define EMAC_O_HOSTXBA          0x00000C50  // Ethernet MAC Current Host</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// Transmit Buffer Address</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define EMAC_O_HOSRXBA          0x00000C54  // Ethernet MAC Current Host</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                            <span class="comment">// Receive Buffer Address</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define EMAC_O_PP               0x00000FC0  // Ethernet MAC Peripheral Property</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define EMAC_O_PC               0x00000FC4  // Ethernet MAC Peripheral</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                            <span class="comment">// Configuration Register</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define EMAC_O_CC               0x00000FC8  // Ethernet MAC Clock Configuration</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define EMAC_O_EPHYRIS          0x00000FD0  // Ethernet PHY Raw Interrupt</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define EMAC_O_EPHYIM           0x00000FD4  // Ethernet PHY Interrupt Mask</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define EMAC_O_EPHYMISC         0x00000FD8  // Ethernet PHY Masked Interrupt</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_CFG register.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define EMAC_CFG_TWOKPEN        0x08000000  // IEEE 802</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define EMAC_CFG_CST            0x02000000  // CRC Stripping for Type Frames</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define EMAC_CFG_WDDIS          0x00800000  // Watchdog Disable</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define EMAC_CFG_JD             0x00400000  // Jabber Disable</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define EMAC_CFG_JFEN           0x00100000  // Jumbo Frame Enable</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_M          0x000E0000  // Inter-Frame Gap (IFG)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_96         0x00000000  // 96 bit times</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_88         0x00020000  // 88 bit times</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_80         0x00040000  // 80 bit times</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_72         0x00060000  // 72 bit times</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_64         0x00080000  // 64 bit times</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_56         0x000A0000  // 56 bit times</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_48         0x000C0000  // 48 bit times</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_40         0x000E0000  // 40 bit times</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define EMAC_CFG_DISCRS         0x00010000  // Disable Carrier Sense During</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                            <span class="comment">// Transmission</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define EMAC_CFG_PS             0x00008000  // Port Select</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define EMAC_CFG_FES            0x00004000  // Speed</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define EMAC_CFG_DRO            0x00002000  // Disable Receive Own</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define EMAC_CFG_LOOPBM         0x00001000  // Loopback Mode</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define EMAC_CFG_DUPM           0x00000800  // Duplex Mode</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define EMAC_CFG_IPC            0x00000400  // Checksum Offload</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define EMAC_CFG_DR             0x00000200  // Disable Retry</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define EMAC_CFG_ACS            0x00000080  // Automatic Pad or CRC Stripping</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define EMAC_CFG_BL_M           0x00000060  // Back-Off Limit</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define EMAC_CFG_BL_1024        0x00000000  // k = min (n,10)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define EMAC_CFG_BL_256         0x00000020  // k = min (n,8)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define EMAC_CFG_BL_8           0x00000040  // k = min (n,4)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define EMAC_CFG_BL_2           0x00000060  // k = min (n,1)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define EMAC_CFG_DC             0x00000010  // Deferral Check</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define EMAC_CFG_TE             0x00000008  // Transmitter Enable</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define EMAC_CFG_RE             0x00000004  // Receiver Enable</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define EMAC_CFG_PRELEN_M       0x00000003  // Preamble Length for Transmit</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="comment">// Frames</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define EMAC_CFG_PRELEN_7       0x00000000  // 7 bytes of preamble</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define EMAC_CFG_PRELEN_5       0x00000001  // 5 bytes of preamble</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define EMAC_CFG_PRELEN_3       0x00000002  // 3 bytes of preamble</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_FRAMEFLTR</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_RA       0x80000000  // Receive All</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_VTFE     0x00010000  // VLAN Tag Filter Enable</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_HPF      0x00000400  // Hash or Perfect Filter</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_SAF      0x00000200  // Source Address Filter Enable</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_SAIF     0x00000100  // Source Address (SA) Inverse</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                            <span class="comment">// Filtering</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_M    0x000000C0  // Pass Control Frames</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_ALL  0x00000000  // The MAC filters all control</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                            <span class="comment">// frames from reaching application</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_PAUSE                                              \</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">                                0x00000040  // MAC forwards all control frames</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                            <span class="comment">// except PAUSE control frames to</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                            <span class="comment">// application even if they fail</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                            <span class="comment">// the address filter</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_NONE 0x00000080  // MAC forwards all control frames</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                            <span class="comment">// to application even if they fail</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <span class="comment">// the address Filter</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_ADDR 0x000000C0  // MAC forwards control frames that</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                            <span class="comment">// pass the address Filter</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_DBF      0x00000020  // Disable Broadcast Frames</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PM       0x00000010  // Pass All Multicast</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_DAIF     0x00000008  // Destination Address (DA) Inverse</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                            <span class="comment">// Filtering</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_HMC      0x00000004  // Hash Multicast</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_HUC      0x00000002  // Hash Unicast</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PR       0x00000001  // Promiscuous Mode</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_HASHTBLH</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define EMAC_HASHTBLH_HTH_M     0xFFFFFFFF  // Hash Table High</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define EMAC_HASHTBLH_HTH_S     0</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_HASHTBLL</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define EMAC_HASHTBLL_HTL_M     0xFFFFFFFF  // Hash Table Low</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define EMAC_HASHTBLL_HTL_S     0</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MIIADDR register.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_PLA_M      0x0000F800  // Physical Layer Address</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_MII_M      0x000007C0  // MII Register</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_CR_M       0x0000003C  // Clock Reference Frequency</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                            <span class="comment">// Selection</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_CR_60_100  0x00000000  // The frequency of the System</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                            <span class="comment">// Clock is 60 to 100 MHz providing</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                            <span class="comment">// a MDIO clock of SYSCLK/42</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_CR_100_150 0x00000004  // The frequency of the System</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                            <span class="comment">// Clock is 100 to 150 MHz</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                            <span class="comment">// providing a MDIO clock of</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                            <span class="comment">// SYSCLK/62</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_CR_20_35   0x00000008  // The frequency of the System</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                            <span class="comment">// Clock is 20-35 MHz providing a</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                            <span class="comment">// MDIO clock of System Clock/16</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_CR_35_60   0x0000000C  // The frequency of the System</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                            <span class="comment">// Clock is 35 to 60 MHz providing</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                            <span class="comment">// a MDIO clock of System Clock/26</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_MIIW       0x00000002  // MII Write</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_MIIB       0x00000001  // MII Busy</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_PLA_S      11</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_MII_S      6</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MIIDATA register.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define EMAC_MIIDATA_DATA_M     0x0000FFFF  // MII Data</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define EMAC_MIIDATA_DATA_S     0</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_FLOWCTL register.</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_PT_M       0xFFFF0000  // Pause Time</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_DZQP       0x00000080  // Disable Zero-Quanta Pause</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_PLT_M      0x00000030  // Pause Low Threshold</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_PLT_4      0x00000000  // The threshold is Pause time</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                                            <span class="comment">// minus 4 slot times (PT - 4 slot</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                            <span class="comment">// times)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_PLT_28     0x00000010  // The threshold is Pause time</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                            <span class="comment">// minus 28 slot times (PT - 28</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                            <span class="comment">// slot times)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_PLT_144    0x00000020  // The threshold is Pause time</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                                            <span class="comment">// minus 144 slot times (PT - 144</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                                            <span class="comment">// slot times)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_PLT_156    0x00000030  // The threshold is Pause time</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                                            <span class="comment">// minus 256 slot times (PT - 256</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                            <span class="comment">// slot times)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_UP         0x00000008  // Unicast Pause Frame Detect</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_RFE        0x00000004  // Receive Flow Control Enable</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_TFE        0x00000002  // Transmit Flow Control Enable</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_FCBBPA     0x00000001  // Flow Control Busy or</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                                            <span class="comment">// Back-pressure Activate</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_PT_S       16</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_VLANTG register.</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define EMAC_VLANTG_VTHM        0x00080000  // VLAN Tag Hash Table Match Enable</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define EMAC_VLANTG_ESVL        0x00040000  // Enable S-VLAN</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define EMAC_VLANTG_VTIM        0x00020000  // VLAN Tag Inverse Match Enable</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define EMAC_VLANTG_ETV         0x00010000  // Enable 12-Bit VLAN Tag</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                            <span class="comment">// Comparison</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define EMAC_VLANTG_VL_M        0x0000FFFF  // VLAN Tag Identifier for Receive</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                                            <span class="comment">// Frames</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define EMAC_VLANTG_VL_S        0</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_STATUS register.</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TXFF        0x02000000  // TX/RX Controller TX FIFO Full</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TXFE        0x01000000  // TX/RX Controller TX FIFO Not</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                            <span class="comment">// Empty Status</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TWC         0x00400000  // TX/RX Controller TX FIFO Write</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                            <span class="comment">// Controller Active Status</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TRC_M       0x00300000  // TX/RX Controller&#39;s TX FIFO Read</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                                            <span class="comment">// Controller Status</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TRC_IDLE    0x00000000  // IDLE state</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TRC_READ    0x00100000  // READ state (transferring data to</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                                            <span class="comment">// MAC transmitter)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TRC_WAIT    0x00200000  // Waiting for TX Status from MAC</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                                            <span class="comment">// transmitter</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TRC_WRFLUSH 0x00300000  // Writing the received TX Status</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                                            <span class="comment">// or flushing the TX FIFO</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TXPAUSED    0x00080000  // MAC Transmitter PAUSE</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TFC_M       0x00060000  // MAC Transmit Frame Controller</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TFC_IDLE    0x00000000  // IDLE state</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TFC_STATUS  0x00020000  // Waiting for status of previous</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                                            <span class="comment">// frame or IFG or backoff period</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                            <span class="comment">// to be over</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TFC_PAUSE   0x00040000  // Generating and transmitting a</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                                            <span class="comment">// PAUSE control frame (in the</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                            <span class="comment">// full-duplex mode)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TFC_INPUT   0x00060000  // Transferring input frame for</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                                            <span class="comment">// transmission</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define EMAC_STATUS_TPE         0x00010000  // MAC MII Transmit Protocol Engine</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RXF_M       0x00000300  // TX/RX Controller RX FIFO</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                                            <span class="comment">// Fill-level Status</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RXF_EMPTY   0x00000000  // RX FIFO Empty</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RXF_BELOW   0x00000100  // RX FIFO fill level is below the</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                                            <span class="comment">// flow-control deactivate</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                                            <span class="comment">// threshold</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RXF_ABOVE   0x00000200  // RX FIFO fill level is above the</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                                            <span class="comment">// flow-control activate threshold</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RXF_FULL    0x00000300  // RX FIFO Full</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RRC_M       0x00000060  // TX/RX Controller Read Controller</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                                            <span class="comment">// State</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RRC_IDLE    0x00000000  // IDLE state</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RRC_STATUS  0x00000020  // Reading frame data</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RRC_DATA    0x00000040  // Reading frame status (or</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                                            <span class="comment">// timestamp)</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RRC_FLUSH   0x00000060  // Flushing the frame data and</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                            <span class="comment">// status</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RWC         0x00000010  // TX/RX Controller RX FIFO Write</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                                            <span class="comment">// Controller Active Status</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RFCFC_M     0x00000006  // MAC Receive Frame Controller</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                            <span class="comment">// FIFO Status</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RPE         0x00000001  // MAC MII Receive Protocol Engine</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define EMAC_STATUS_RFCFC_S     1</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RWUFF register.</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define EMAC_RWUFF_WAKEUPFIL_M  0xFFFFFFFF  // Remote Wake-Up Frame Filter</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define EMAC_RWUFF_WAKEUPFIL_S  0</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_PMTCTLSTAT</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_WUPFRRST                                              \</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">                                0x80000000  // Wake-Up Frame Filter Register</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                            <span class="comment">// Pointer Reset</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_RWKPTR_M                                              \</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">                                0x07000000  // Remote Wake-Up FIFO Pointer</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_GLBLUCAST                                             \</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">                                0x00000200  // Global Unicast</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_WUPRX   0x00000040  // Wake-Up Frame Received</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_MGKPRX  0x00000020  // Magic Packet Received</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_WUPFREN 0x00000004  // Wake-Up Frame Enable</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_MGKPKTEN                                              \</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">                                0x00000002  // Magic Packet Enable</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_PWRDWN  0x00000001  // Power Down</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_RWKPTR_S                                              \</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">                                24</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RIS register.</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define EMAC_RIS_TS             0x00000200  // Timestamp Interrupt Status</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define EMAC_RIS_MMCTX          0x00000040  // MMC Transmit Interrupt Status</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define EMAC_RIS_MMCRX          0x00000020  // MMC Receive Interrupt Status</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define EMAC_RIS_MMC            0x00000010  // MMC Interrupt Status</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define EMAC_RIS_PMT            0x00000008  // PMT Interrupt Status</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_IM register.</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define EMAC_IM_TSI             0x00000200  // Timestamp Interrupt Mask</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define EMAC_IM_PMT             0x00000008  // PMT Interrupt Mask</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR0H register.</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define EMAC_ADDR0H_AE          0x80000000  // Address Enable</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define EMAC_ADDR0H_ADDRHI_M    0x0000FFFF  // MAC Address0 [47:32]</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define EMAC_ADDR0H_ADDRHI_S    0</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR0L register.</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define EMAC_ADDR0L_ADDRLO_M    0xFFFFFFFF  // MAC Address0 [31:0]</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define EMAC_ADDR0L_ADDRLO_S    0</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR1H register.</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define EMAC_ADDR1H_AE          0x80000000  // Address Enable</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define EMAC_ADDR1H_SA          0x40000000  // Source Address</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define EMAC_ADDR1H_MBC_M       0x3F000000  // Mask Byte Control</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define EMAC_ADDR1H_ADDRHI_M    0x0000FFFF  // MAC Address1 [47:32]</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define EMAC_ADDR1H_MBC_S       24</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define EMAC_ADDR1H_ADDRHI_S    0</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR1L register.</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define EMAC_ADDR1L_ADDRLO_M    0xFFFFFFFF  // MAC Address1 [31:0]</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define EMAC_ADDR1L_ADDRLO_S    0</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR2H register.</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define EMAC_ADDR2H_AE          0x80000000  // Address Enable</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define EMAC_ADDR2H_SA          0x40000000  // Source Address</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define EMAC_ADDR2H_MBC_M       0x3F000000  // Mask Byte Control</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define EMAC_ADDR2H_ADDRHI_M    0x0000FFFF  // MAC Address2 [47:32]</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define EMAC_ADDR2H_MBC_S       24</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define EMAC_ADDR2H_ADDRHI_S    0</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR2L register.</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define EMAC_ADDR2L_ADDRLO_M    0xFFFFFFFF  // MAC Address2 [31:0]</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define EMAC_ADDR2L_ADDRLO_S    0</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR3H register.</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define EMAC_ADDR3H_AE          0x80000000  // Address Enable</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define EMAC_ADDR3H_SA          0x40000000  // Source Address</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define EMAC_ADDR3H_MBC_M       0x3F000000  // Mask Byte Control</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define EMAC_ADDR3H_ADDRHI_M    0x0000FFFF  // MAC Address3 [47:32]</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define EMAC_ADDR3H_MBC_S       24</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define EMAC_ADDR3H_ADDRHI_S    0</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR3L register.</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define EMAC_ADDR3L_ADDRLO_M    0xFFFFFFFF  // MAC Address3 [31:0]</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define EMAC_ADDR3L_ADDRLO_S    0</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_WDOGTO register.</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define EMAC_WDOGTO_PWE         0x00010000  // Programmable Watchdog Enable</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define EMAC_WDOGTO_WTO_M       0x00003FFF  // Watchdog Timeout</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define EMAC_WDOGTO_WTO_S       0</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCCTRL register.</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_UCDBC      0x00000100  // Update MMC Counters for Dropped</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                                            <span class="comment">// Broadcast Frames</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_CNTPRSTLVL 0x00000020  // Full/Half Preset Level Value</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_CNTPRST    0x00000010  // Counters Preset</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_CNTFREEZ   0x00000008  // MMC Counter Freeze</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_RSTONRD    0x00000004  // Reset on Read</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_CNTSTPRO   0x00000002  // Counters Stop Rollover</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_CNTRST     0x00000001  // Counters Reset</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCRXRIS</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define EMAC_MMCRXRIS_UCGF      0x00020000  // MMC Receive Unicast Good Frame</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                                            <span class="comment">// Counter Interrupt Status</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define EMAC_MMCRXRIS_ALGNERR   0x00000040  // MMC Receive Alignment Error</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                                            <span class="comment">// Frame Counter Interrupt Status</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define EMAC_MMCRXRIS_CRCERR    0x00000020  // MMC Receive CRC Error Frame</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                                            <span class="comment">// Counter Interrupt Status</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define EMAC_MMCRXRIS_GBF       0x00000001  // MMC Receive Good Bad Frame</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                                            <span class="comment">// Counter Interrupt Status</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCTXRIS</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define EMAC_MMCTXRIS_OCTCNT    0x00100000  // Octet Counter Interrupt Status</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define EMAC_MMCTXRIS_MCOLLGF   0x00008000  // MMC Transmit Multiple Collision</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                                            <span class="comment">// Good Frame Counter Interrupt</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define EMAC_MMCTXRIS_SCOLLGF   0x00004000  // MMC Transmit Single Collision</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                            <span class="comment">// Good Frame Counter Interrupt</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define EMAC_MMCTXRIS_GBF       0x00000002  // MMC Transmit Good Bad Frame</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                                            <span class="comment">// Counter Interrupt Status</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCRXIM register.</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define EMAC_MMCRXIM_UCGF       0x00020000  // MMC Receive Unicast Good Frame</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                                            <span class="comment">// Counter Interrupt Mask</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define EMAC_MMCRXIM_ALGNERR    0x00000040  // MMC Receive Alignment Error</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                                            <span class="comment">// Frame Counter Interrupt Mask</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define EMAC_MMCRXIM_CRCERR     0x00000020  // MMC Receive CRC Error Frame</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                                            <span class="comment">// Counter Interrupt Mask</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define EMAC_MMCRXIM_GBF        0x00000001  // MMC Receive Good Bad Frame</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                                            <span class="comment">// Counter Interrupt Mask</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCTXIM register.</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define EMAC_MMCTXIM_OCTCNT     0x00100000  // MMC Transmit Good Octet Counter</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define EMAC_MMCTXIM_MCOLLGF    0x00008000  // MMC Transmit Multiple Collision</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                                            <span class="comment">// Good Frame Counter Interrupt</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define EMAC_MMCTXIM_SCOLLGF    0x00004000  // MMC Transmit Single Collision</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                                            <span class="comment">// Good Frame Counter Interrupt</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define EMAC_MMCTXIM_GBF        0x00000002  // MMC Transmit Good Bad Frame</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                                            <span class="comment">// Counter Interrupt Mask</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TXCNTGB register.</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define EMAC_TXCNTGB_TXFRMGB_M  0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                                            <span class="comment">// of good and bad frames</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;                                            <span class="comment">// transmitted, exclusive of</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                                            <span class="comment">// retried frames</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define EMAC_TXCNTGB_TXFRMGB_S  0</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TXCNTSCOL</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define EMAC_TXCNTSCOL_TXSNGLCOLG_M                                           \</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                                            <span class="comment">// of successfully transmitted</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                                            <span class="comment">// frames after a single collision</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                                            <span class="comment">// in the half-duplex mode</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define EMAC_TXCNTSCOL_TXSNGLCOLG_S                                           \</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TXCNTMCOL</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define EMAC_TXCNTMCOL_TXMULTCOLG_M                                           \</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;                                            <span class="comment">// of successfully transmitted</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;                                            <span class="comment">// frames after multiple collisions</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;                                            <span class="comment">// in the half-duplex mode</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define EMAC_TXCNTMCOL_TXMULTCOLG_S                                           \</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TXOCTCNTG</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define EMAC_TXOCTCNTG_TXOCTG_M 0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                                            <span class="comment">// of bytes transmitted, exclusive</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                                            <span class="comment">// of preamble, in good frames</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define EMAC_TXOCTCNTG_TXOCTG_S 0</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RXCNTGB register.</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define EMAC_RXCNTGB_RXFRMGB_M  0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                                            <span class="comment">// of received good and bad frames</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define EMAC_RXCNTGB_RXFRMGB_S  0</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RXCNTCRCERR</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define EMAC_RXCNTCRCERR_RXCRCERR_M                                           \</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                                            <span class="comment">// of frames received with CRC</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                                            <span class="comment">// error</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define EMAC_RXCNTCRCERR_RXCRCERR_S                                           \</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RXCNTALGNERR</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define EMAC_RXCNTALGNERR_RXALGNERR_M                                         \</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                                            <span class="comment">// of frames received with</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                                            <span class="comment">// alignment (dribble) error</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define EMAC_RXCNTALGNERR_RXALGNERR_S                                         \</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RXCNTGUNI</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define EMAC_RXCNTGUNI_RXUCASTG_M                                             \</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                                            <span class="comment">// of received good unicast frames</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define EMAC_RXCNTGUNI_RXUCASTG_S                                             \</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_VLNINCREP</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_CSVL     0x00080000  // C-VLAN or S-VLAN</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLP      0x00040000  // VLAN Priority Control</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLC_M    0x00030000  // VLAN Tag Control in Transmit</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                                            <span class="comment">// Frames</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLC_NONE 0x00000000  // No VLAN tag deletion, insertion,</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                                            <span class="comment">// or replacement</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLC_TAGDEL                                             \</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">                                0x00010000  // VLAN tag deletion</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLC_TAGINS                                             \</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">                                0x00020000  // VLAN tag insertion</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLC_TAGREP                                             \</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">                                0x00030000  // VLAN tag replacement</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLT_M    0x0000FFFF  // VLAN Tag for Transmit Frames</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLT_S    0</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_VLANHASH</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define EMAC_VLANHASH_VLHT_M    0x0000FFFF  // VLAN Hash Table</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define EMAC_VLANHASH_VLHT_S    0</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMSTCTRL</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_PTPFLTR  0x00040000  // Enable MAC address for PTP Frame</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;                                            <span class="comment">// Filtering</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_SELPTP_M 0x00030000  // Select PTP packets for Taking</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                                            <span class="comment">// Snapshots</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_TSMAST   0x00008000  // Enable Snapshot for Messages</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                                            <span class="comment">// Relevant to Master</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_TSEVNT   0x00004000  // Enable Timestamp Snapshot for</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;                                            <span class="comment">// Event Messages</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_PTPIPV4  0x00002000  // Enable Processing of PTP Frames</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                                            <span class="comment">// Sent over IPv4-UDP</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_PTPIPV6  0x00001000  // Enable Processing of PTP Frames</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                                            <span class="comment">// Sent Over IPv6-UDP</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_PTPETH   0x00000800  // Enable Processing of PTP Over</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;                                            <span class="comment">// Ethernet Frames</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_PTPVER2  0x00000400  // Enable PTP Packet Processing For</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;                                            <span class="comment">// Version 2 Format</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_DGTLBIN  0x00000200  // Timestamp Digital or Binary</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;                                            <span class="comment">// Rollover Control</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_ALLF     0x00000100  // Enable Timestamp For All Frames</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_ADDREGUP 0x00000020  // Addend Register Update</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_INTTRIG  0x00000010  // Timestamp Interrupt Trigger</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_TSUPDT   0x00000008  // Timestamp Update</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_TSINIT   0x00000004  // Timestamp Initialize</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_TSFCUPDT 0x00000002  // Timestamp Fine or Coarse Update</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_TSEN     0x00000001  // Timestamp Enable</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_SELPTP_S 16</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_SUBSECINC</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define EMAC_SUBSECINC_SSINC_M  0x000000FF  // Sub-second Increment Value</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define EMAC_SUBSECINC_SSINC_S  0</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMSEC register.</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define EMAC_TIMSEC_TSS_M       0xFFFFFFFF  // Timestamp Second</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define EMAC_TIMSEC_TSS_S       0</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMNANO register.</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define EMAC_TIMNANO_TSSS_M     0x7FFFFFFF  // Timestamp Sub-Seconds</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define EMAC_TIMNANO_TSSS_S     0</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMSECU register.</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define EMAC_TIMSECU_TSS_M      0xFFFFFFFF  // Timestamp Second</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define EMAC_TIMSECU_TSS_S      0</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMNANOU</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define EMAC_TIMNANOU_ADDSUB    0x80000000  // Add or subtract time</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define EMAC_TIMNANOU_TSSS_M    0x7FFFFFFF  // Timestamp Sub-Second</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define EMAC_TIMNANOU_TSSS_S    0</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMADD register.</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define EMAC_TIMADD_TSAR_M      0xFFFFFFFF  // Timestamp Addend Register</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define EMAC_TIMADD_TSAR_S      0</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TARGSEC register.</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define EMAC_TARGSEC_TSTR_M     0xFFFFFFFF  // Target Time Seconds Register</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define EMAC_TARGSEC_TSTR_S     0</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TARGNANO</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define EMAC_TARGNANO_TRGTBUSY  0x80000000  // Target Time Register Busy</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define EMAC_TARGNANO_TTSLO_M   0x7FFFFFFF  // Target Timestamp Low Register</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define EMAC_TARGNANO_TTSLO_S   0</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_HWORDSEC</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define EMAC_HWORDSEC_TSHWR_M   0x0000FFFF  // Target Timestamp Higher Word</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define EMAC_HWORDSEC_TSHWR_S   0</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMSTAT register.</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define EMAC_TIMSTAT_TSTARGT    0x00000002  // Timestamp Target Time Reached</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define EMAC_TIMSTAT_TSSOVF     0x00000001  // Timestamp Seconds Overflow</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_PPSCTRL register.</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_TRGMODS0_M 0x00000060  // Target Time Register Mode for</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                                            <span class="comment">// PPS0 Output</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_TRGMODS0_INTONLY                                         \</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">                                0x00000000  // Indicates that the Target Time</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                                            <span class="comment">// registers are programmed only</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                                            <span class="comment">// for generating the interrupt</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                                            <span class="comment">// event</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_TRGMODS0_INTPPS0                                         \</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">                                0x00000040  // Indicates that the Target Time</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                                            <span class="comment">// registers are programmed for</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;                                            <span class="comment">// generating the interrupt event</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;                                            <span class="comment">// and starting or stopping the</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;                                            <span class="comment">// generation of the EN0PPS output</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                                            <span class="comment">// signal</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_TRGMODS0_PPS0ONLY                                        \</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">                                0x00000060  // Indicates that the Target Time</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                                            <span class="comment">// registers are programmed only</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                                            <span class="comment">// for starting or stopping the</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;                                            <span class="comment">// generation of the EN0PPS output</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                                            <span class="comment">// signal. No interrupt is asserted</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSEN0     0x00000010  // Flexible PPS Output Mode Enable</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_M  0x0000000F  // EN0PPS Output Frequency Control</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                                            <span class="comment">// (PPSCTRL) or Command Control</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;                                            <span class="comment">// (PPSCMD)</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_1HZ                                              \</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">                                0x00000000  // When the PPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;                                            <span class="comment">// EN0PPS signal is 1 pulse of the</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;                                            <span class="comment">// PTP reference clock.(of width</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;                                            <span class="comment">// clk_ptp_i) every second</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_2HZ                                              \</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">                                0x00000001  // When the PPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                                            <span class="comment">// binary rollover is 2 Hz, and the</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;                                            <span class="comment">// digital rollover is 1 Hz</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_4HZ                                              \</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">                                0x00000002  // When the PPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                                            <span class="comment">// binary rollover is 4 Hz, and the</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;                                            <span class="comment">// digital rollover is 2 Hz</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_8HZ                                              \</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">                                0x00000003  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                                            <span class="comment">// binary rollover is 8 Hz, and the</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;                                            <span class="comment">// digital rollover is 4 Hz,</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_16HZ                                             \</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">                                0x00000004  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;                                            <span class="comment">// binary rollover is 16 Hz, and</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;                                            <span class="comment">// the digital rollover is 8 Hz</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_32HZ                                             \</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">                                0x00000005  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;                                            <span class="comment">// binary rollover is 32 Hz, and</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;                                            <span class="comment">// the digital rollover is 16 Hz</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_64HZ                                             \</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">                                0x00000006  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                                            <span class="comment">// binary rollover is 64 Hz, and</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                                            <span class="comment">// the digital rollover is 32 Hz</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_128HZ                                            \</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">                                0x00000007  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                                            <span class="comment">// binary rollover is 128 Hz, and</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                                            <span class="comment">// the digital rollover is 64 Hz</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_256HZ                                            \</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">                                0x00000008  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                                            <span class="comment">// binary rollover is 256 Hz, and</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                                            <span class="comment">// the digital rollover is 128 Hz</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_512HZ                                            \</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">                                0x00000009  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                                            <span class="comment">// binary rollover is 512 Hz, and</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                                            <span class="comment">// the digital rollover is 256 Hz</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_1024HZ                                           \</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">                                0x0000000A  // When the PPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                                            <span class="comment">// binary rollover is 1.024 kHz,</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;                                            <span class="comment">// and the digital rollover is 512</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                                            <span class="comment">// Hz</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_2048HZ                                           \</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">                                0x0000000B  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;                                            <span class="comment">// binary rollover is 2.048 kHz,</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;                                            <span class="comment">// and the digital rollover is</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                                            <span class="comment">// 1.024 kHz</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_4096HZ                                           \</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">                                0x0000000C  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                                            <span class="comment">// binary rollover is 4.096 kHz,</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;                                            <span class="comment">// and the digital rollover is</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;                                            <span class="comment">// 2.048 kHz</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_8192HZ                                           \</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">                                0x0000000D  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                                            <span class="comment">// binary rollover is 8.192 kHz,</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                                            <span class="comment">// and the digital rollover is</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                                            <span class="comment">// 4.096 kHz</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_16384HZ                                          \</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">                                0x0000000E  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;                                            <span class="comment">// binary rollover is 16.384 kHz,</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;                                            <span class="comment">// and the digital rollover is</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;                                            <span class="comment">// 8.092 kHz</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_32768HZ                                          \</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">                                0x0000000F  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;                                            <span class="comment">// binary rollover is 32.768 KHz,</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;                                            <span class="comment">// and the digital rollover is</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                                            <span class="comment">// 16.384 KHz</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_PPS0INTVL</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define EMAC_PPS0INTVL_PPS0INT_M                                              \</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // PPS0 Output Signal Interval</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define EMAC_PPS0INTVL_PPS0INT_S                                              \</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_PPS0WIDTH</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define EMAC_PPS0WIDTH_M        0xFFFFFFFF  // EN0PPS Output Signal Width</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define EMAC_PPS0WIDTH_S        0</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_DMABUSMOD</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_RIB      0x80000000  // Rebuild Burst</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_TXPR     0x08000000  // Transmit Priority</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_MB       0x04000000  // Mixed Burst</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_AAL      0x02000000  // Address Aligned Beats</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_8XPBL    0x01000000  // 8 x Programmable Burst Length</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                                            <span class="comment">// (PBL) Mode</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_USP      0x00800000  // Use Separate Programmable Burst</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;                                            <span class="comment">// Length (PBL)</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_RPBL_M   0x007E0000  // RX DMA Programmable Burst Length</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;                                            <span class="comment">// (PBL)</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_FB       0x00010000  // Fixed Burst</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_PR_M     0x0000C000  // Priority Ratio</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_PBL_M    0x00003F00  // Programmable Burst Length</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_ATDS     0x00000080  // Alternate Descriptor Size</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_DSL_M    0x0000007C  // Descriptor Skip Length</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_DA       0x00000002  // DMA Arbitration Scheme</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_SWR      0x00000001  // DMA Software Reset</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_RPBL_S   17</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_PR_S     14</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_PBL_S    8</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_DSL_S    2</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TXPOLLD register.</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define EMAC_TXPOLLD_TPD_M      0xFFFFFFFF  // Transmit Poll Demand</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define EMAC_TXPOLLD_TPD_S      0</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RXPOLLD register.</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define EMAC_RXPOLLD_RPD_M      0xFFFFFFFF  // Receive Poll Demand</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define EMAC_RXPOLLD_RPD_S      0</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RXDLADDR</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define EMAC_RXDLADDR_STRXLIST_M                                              \</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">                                0xFFFFFFFC  // Start of Receive List</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define EMAC_RXDLADDR_STRXLIST_S                                              \</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">                                2</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TXDLADDR</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define EMAC_TXDLADDR_TXDLADDR_M                                              \</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">                                0xFFFFFFFC  // Start of Transmit List Base</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;                                            <span class="comment">// Address</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define EMAC_TXDLADDR_TXDLADDR_S                                              \</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">                                2</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_DMARIS register.</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TT          0x20000000  // Timestamp Trigger Interrupt</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_PMT         0x10000000  // MAC PMT Interrupt Status</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_MMC         0x08000000  // MAC MMC Interrupt</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AE_M        0x03800000  // Access Error</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AE_RXDMAWD  0x00000000  // Error during RX DMA Write Data</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;                                            <span class="comment">// Transfer</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AE_TXDMARD  0x01800000  // Error during TX DMA Read Data</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;                                            <span class="comment">// Transfer</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AE_RXDMADW  0x02000000  // Error during RX DMA Descriptor</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;                                            <span class="comment">// Write Access</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AE_TXDMADW  0x02800000  // Error during TX DMA Descriptor</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;                                            <span class="comment">// Write Access</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AE_RXDMADR  0x03000000  // Error during RX DMA Descriptor</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;                                            <span class="comment">// Read Access</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AE_TXDMADR  0x03800000  // Error during TX DMA Descriptor</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;                                            <span class="comment">// Read Access</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_M        0x00700000  // Transmit Process State</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_STOP     0x00000000  // Stopped; Reset or Stop transmit</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;                                            <span class="comment">// command processed</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_RUNTXTD  0x00100000  // Running; Fetching transmit</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;                                            <span class="comment">// transfer descriptor</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_STATUS   0x00200000  // Running; Waiting for status</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_RUNTX    0x00300000  // Running; Reading data from host</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;                                            <span class="comment">// memory buffer and queuing it to</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;                                            <span class="comment">// transmit buffer (TX FIFO)</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_TSTAMP   0x00400000  // Writing Timestamp</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_SUSPEND  0x00600000  // Suspended; Transmit descriptor</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;                                            <span class="comment">// unavailable or transmit buffer</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;                                            <span class="comment">// underflow</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_RUNCTD   0x00700000  // Running; Closing transmit</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;                                            <span class="comment">// descriptor</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_M        0x000E0000  // Received Process State</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_STOP     0x00000000  // Stopped: Reset or stop receive</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;                                            <span class="comment">// command issued</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_RUNRXTD  0x00020000  // Running: Fetching receive</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;                                            <span class="comment">// transfer descriptor</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_RUNRXD   0x00060000  // Running: Waiting for receive</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;                                            <span class="comment">// packet</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_SUSPEND  0x00080000  // Suspended: Receive descriptor</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;                                            <span class="comment">// unavailable</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_RUNCRD   0x000A0000  // Running: Closing receive</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;                                            <span class="comment">// descriptor</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_TSWS     0x000C0000  // Writing Timestamp</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_RUNTXD   0x000E0000  // Running: Transferring the</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;                                            <span class="comment">// receive packet data from receive</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;                                            <span class="comment">// buffer to host memory</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_NIS         0x00010000  // Normal Interrupt Summary</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AIS         0x00008000  // Abnormal Interrupt Summary</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_ERI         0x00004000  // Early Receive Interrupt</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_FBI         0x00002000  // Fatal Bus Error Interrupt</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_ETI         0x00000400  // Early Transmit Interrupt</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RWT         0x00000200  // Receive Watchdog Timeout</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RPS         0x00000100  // Receive Process Stopped</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RU          0x00000080  // Receive Buffer Unavailable</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RI          0x00000040  // Receive Interrupt</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_UNF         0x00000020  // Transmit Underflow</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_OVF         0x00000010  // Receive Overflow</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TJT         0x00000008  // Transmit Jabber Timeout</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TU          0x00000004  // Transmit Buffer Unavailable</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TPS         0x00000002  // Transmit Process Stopped</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TI          0x00000001  // Transmit Interrupt</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_DMAOPMODE</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_DT       0x04000000  // Disable Dropping of TCP/IP</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;                                            <span class="comment">// Checksum Error Frames</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_RSF      0x02000000  // Receive Store and Forward</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_DFF      0x01000000  // Disable Flushing of Received</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;                                            <span class="comment">// Frames</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TSF      0x00200000  // Transmit Store and Forward</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_FTF      0x00100000  // Flush Transmit FIFO</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_M    0x0001C000  // Transmit Threshold Control</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_64   0x00000000  // 64 bytes</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_128  0x00004000  // 128 bytes</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_192  0x00008000  // 192 bytes</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_256  0x0000C000  // 256 bytes</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_40   0x00010000  // 40 bytes</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_32   0x00014000  // 32 bytes</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_24   0x00018000  // 24 bytes</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_16   0x0001C000  // 16 bytes</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_ST       0x00002000  // Start or Stop Transmission</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;                                            <span class="comment">// Command</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_FEF      0x00000080  // Forward Error Frames</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_FUF      0x00000040  // Forward Undersized Good Frames</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_DGF      0x00000020  // Drop Giant Frame Enable</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_RTC_M    0x00000018  // Receive Threshold Control</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_RTC_64   0x00000000  // 64 bytes</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_RTC_32   0x00000008  // 32 bytes</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_RTC_96   0x00000010  // 96 bytes</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_RTC_128  0x00000018  // 128 bytes</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_OSF      0x00000004  // Operate on Second Frame</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_SR       0x00000002  // Start or Stop Receive</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_DMAIM register.</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_NIE          0x00010000  // Normal Interrupt Summary Enable</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_AIE          0x00008000  // Abnormal Interrupt Summary</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_ERE          0x00004000  // Early Receive Interrupt Enable</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_FBE          0x00002000  // Fatal Bus Error Enable</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_ETE          0x00000400  // Early Transmit Interrupt Enable</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_RWE          0x00000200  // Receive Watchdog Timeout Enable</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_RSE          0x00000100  // Receive Stopped Enable</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_RUE          0x00000080  // Receive Buffer Unavailable</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_RIE          0x00000040  // Receive Interrupt Enable</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_UNE          0x00000020  // Underflow Interrupt Enable</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_OVE          0x00000010  // Overflow Interrupt Enable</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_TJE          0x00000008  // Transmit Jabber Timeout Enable</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_TUE          0x00000004  // Transmit Buffer Unvailable</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_TSE          0x00000002  // Transmit Stopped Enable</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define EMAC_DMAIM_TIE          0x00000001  // Transmit Interrupt Enable</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MFBOC register.</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define EMAC_MFBOC_OVFCNTOVF    0x10000000  // Overflow Bit for FIFO Overflow</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;                                            <span class="comment">// Counter</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define EMAC_MFBOC_OVFFRMCNT_M  0x0FFE0000  // Overflow Frame Counter</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define EMAC_MFBOC_MISCNTOVF    0x00010000  // Overflow bit for Missed Frame</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;                                            <span class="comment">// Counter</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define EMAC_MFBOC_MISFRMCNT_M  0x0000FFFF  // Missed Frame Counter</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define EMAC_MFBOC_OVFFRMCNT_S  17</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define EMAC_MFBOC_MISFRMCNT_S  0</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RXINTWDT</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define EMAC_RXINTWDT_RIWT_M    0x000000FF  // Receive Interrupt Watchdog Timer</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;                                            <span class="comment">// Count</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define EMAC_RXINTWDT_RIWT_S    0</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_HOSTXDESC</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define EMAC_HOSTXDESC_CURTXDESC_M                                            \</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // Host Transmit Descriptor Address</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;                                            <span class="comment">// Pointer</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define EMAC_HOSTXDESC_CURTXDESC_S                                            \</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_HOSRXDESC</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define EMAC_HOSRXDESC_CURRXDESC_M                                            \</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // Host Receive Descriptor Address</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;                                            <span class="comment">// Pointer</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#define EMAC_HOSRXDESC_CURRXDESC_S                                            \</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_HOSTXBA register.</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define EMAC_HOSTXBA_CURTXBUFA_M                                              \</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // Host Transmit Buffer Address</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;                                            <span class="comment">// Pointer</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define EMAC_HOSTXBA_CURTXBUFA_S                                              \</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_HOSRXBA register.</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define EMAC_HOSRXBA_CURRXBUFA_M                                              \</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // Host Receive Buffer Address</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;                                            <span class="comment">// Pointer</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define EMAC_HOSRXBA_CURRXBUFA_S                                              \</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_PP register.</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define EMAC_PP_MACTYPE_M       0x00000700  // Ethernet MAC Type</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define EMAC_PP_MACTYPE_1       0x00000100  // Tiva TM4E129x-class MAC</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define EMAC_PP_PHYTYPE_M       0x00000007  // Ethernet PHY Type</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define EMAC_PP_PHYTYPE_NONE    0x00000000  // No PHY</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define EMAC_PP_PHYTYPE_1       0x00000003  // Snowflake class PHY</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_PC register.</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define EMAC_PC_PHYEXT          0x80000000  // PHY Select</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define EMAC_PC_PINTFS_M        0x70000000  // Ethernet Interface Select</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define EMAC_PC_PINTFS_IMII     0x00000000  // MII (default) Used for internal</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;                                            <span class="comment">// PHY or external PHY connected</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;                                            <span class="comment">// via MII</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define EMAC_PC_PINTFS_RMII     0x40000000  // RMII: Used for external PHY</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;                                            <span class="comment">// connected via RMII</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define EMAC_PC_DIGRESTART      0x02000000  // PHY Soft Restart</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define EMAC_PC_NIBDETDIS       0x01000000  // Odd Nibble TXER Detection</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define EMAC_PC_RXERIDLE        0x00800000  // RXER Detection During Idle</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define EMAC_PC_ISOMIILL        0x00400000  // Isolate MII in Link Loss</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define EMAC_PC_LRR             0x00200000  // Link Loss Recovery</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define EMAC_PC_TDRRUN          0x00100000  // TDR Auto Run</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define EMAC_PC_FASTLDMODE_M    0x000F8000  // Fast Link Down Mode</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define EMAC_PC_POLSWAP         0x00004000  // Polarity Swap</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define EMAC_PC_MDISWAP         0x00002000  // MDI Swap</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define EMAC_PC_RBSTMDIX        0x00001000  // Robust Auto MDI-X</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define EMAC_PC_FASTMDIX        0x00000800  // Fast Auto MDI-X</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define EMAC_PC_MDIXEN          0x00000400  // MDIX Enable</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define EMAC_PC_FASTRXDV        0x00000200  // Fast RXDV Detection</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define EMAC_PC_FASTLUPD        0x00000100  // FAST Link-Up in Parallel Detect</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define EMAC_PC_EXTFD           0x00000080  // Extended Full Duplex Ability</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define EMAC_PC_FASTANEN        0x00000040  // Fast Auto Negotiation Enable</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define EMAC_PC_FASTANSEL_M     0x00000030  // Fast Auto Negotiation Select</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define EMAC_PC_ANEN            0x00000008  // Auto Negotiation Enable</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define EMAC_PC_ANMODE_M        0x00000006  // Auto Negotiation Mode</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define EMAC_PC_ANMODE_10HD     0x00000000  // When ANEN = 0x0, the mode is</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;                                            <span class="comment">// 10Base-T, Half-Duplex</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define EMAC_PC_ANMODE_10FD     0x00000002  // When ANEN = 0x0, the mode is</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;                                            <span class="comment">// 10Base-T, Full-Duplex</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define EMAC_PC_ANMODE_100HD    0x00000004  // When ANEN = 0x0, the mode is</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;                                            <span class="comment">// 100Base-TX, Half-Duplex</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define EMAC_PC_ANMODE_100FD    0x00000006  // When ANEN = 0x0, the mode is</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;                                            <span class="comment">// 100Base-TX, Full-Duplex</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define EMAC_PC_PHYHOLD         0x00000001  // Ethernet PHY Hold</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define EMAC_PC_FASTLDMODE_S    15</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define EMAC_PC_FASTANSEL_S     4</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_CC register.</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define EMAC_CC_PTPCEN          0x00040000  // PTP Clock Reference Enable</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define EMAC_CC_POL             0x00020000  // LED Polarity Control</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define EMAC_CC_CLKEN           0x00010000  // EN0RREF_CLK Signal Enable</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_EPHYRIS register.</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define EMAC_EPHYRIS_INT        0x00000001  // Ethernet PHY Raw Interrupt</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_EPHYIM register.</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define EMAC_EPHYIM_INT         0x00000001  // Ethernet PHY Interrupt Mask</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_EPHYMISC</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define EMAC_EPHYMISC_INT       0x00000001  // Ethernet PHY Status and Clear</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;                                            <span class="comment">// register</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">// The following are defines for the EPHY register offsets.</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define EPHY_BMCR               0x00000000  // Ethernet PHY Basic Mode Control</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define EPHY_BMSR               0x00000001  // Ethernet PHY Basic Mode Status</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define EPHY_ID1                0x00000002  // Ethernet PHY Identifier Register</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;                                            <span class="comment">// 1</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define EPHY_ID2                0x00000003  // Ethernet PHY Identifier Register</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;                                            <span class="comment">// 2</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define EPHY_ANA                0x00000004  // Ethernet PHY Auto-Negotiation</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;                                            <span class="comment">// Advertisement</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define EPHY_ANLPA              0x00000005  // Ethernet PHY Auto-Negotiation</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;                                            <span class="comment">// Link Partner Ability</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define EPHY_ANER               0x00000006  // Ethernet PHY Auto-Negotiation</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;                                            <span class="comment">// Expansion</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define EPHY_ANNPTR             0x00000007  // Ethernet PHY Auto-Negotiation</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;                                            <span class="comment">// Next Page TX</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR            0x00000008  // Ethernet PHY Auto-Negotiation</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;                                            <span class="comment">// Link Partner Ability Next Page</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define EPHY_CFG1               0x00000009  // Ethernet PHY Configuration 1</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define EPHY_CFG2               0x0000000A  // Ethernet PHY Configuration 2</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define EPHY_CFG3               0x0000000B  // Ethernet PHY Configuration 3</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define EPHY_REGCTL             0x0000000D  // Ethernet PHY Register Control</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define EPHY_ADDAR              0x0000000E  // Ethernet PHY Address or Data</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define EPHY_STS                0x00000010  // Ethernet PHY Status</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define EPHY_SCR                0x00000011  // Ethernet PHY Specific Control</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define EPHY_MISR1              0x00000012  // Ethernet PHY MII Interrupt</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;                                            <span class="comment">// Status 1</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define EPHY_MISR2              0x00000013  // Ethernet PHY MII Interrupt</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;                                            <span class="comment">// Status 2</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define EPHY_FCSCR              0x00000014  // Ethernet PHY False Carrier Sense</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;                                            <span class="comment">// Counter</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define EPHY_RXERCNT            0x00000015  // Ethernet PHY Receive Error Count</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define EPHY_BISTCR             0x00000016  // Ethernet PHY BIST Control</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define EPHY_LEDCR              0x00000018  // Ethernet PHY LED Control</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define EPHY_CTL                0x00000019  // Ethernet PHY Control</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define EPHY_10BTSC             0x0000001A  // Ethernet PHY 10Base-T</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;                                            <span class="comment">// Status/Control - MR26</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define EPHY_BICSR1             0x0000001B  // Ethernet PHY BIST Control and</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;                                            <span class="comment">// Status 1</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define EPHY_BICSR2             0x0000001C  // Ethernet PHY BIST Control and</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;                                            <span class="comment">// Status 2</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define EPHY_CDCR               0x0000001E  // Ethernet PHY Cable Diagnostic</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define EPHY_RCR                0x0000001F  // Ethernet PHY Reset Control</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG             0x00000025  // Ethernet PHY LED Configuration</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_BMCR register.</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define EPHY_BMCR_MIIRESET      0x00008000  // MII Register reset</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define EPHY_BMCR_MIILOOPBK     0x00004000  // MII Loopback</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define EPHY_BMCR_SPEED         0x00002000  // Speed Select</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define EPHY_BMCR_ANEN          0x00001000  // Auto-Negotiate Enable</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define EPHY_BMCR_PWRDWN        0x00000800  // Power Down</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define EPHY_BMCR_ISOLATE       0x00000400  // Port Isolate</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define EPHY_BMCR_RESTARTAN     0x00000200  // Restart Auto-Negotiation</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define EPHY_BMCR_DUPLEXM       0x00000100  // Duplex Mode</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define EPHY_BMCR_COLLTST       0x00000080  // Collision Test</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_BMSR register.</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define EPHY_BMSR_100BTXFD      0x00004000  // 100Base-TX Full Duplex Capable</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define EPHY_BMSR_100BTXHD      0x00002000  // 100Base-TX Half Duplex Capable</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define EPHY_BMSR_10BTFD        0x00001000  // 10 Base-T Full Duplex Capable</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define EPHY_BMSR_10BTHD        0x00000800  // 10 Base-T Half Duplex Capable</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define EPHY_BMSR_MFPRESUP      0x00000040  // Preamble Suppression Capable</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define EPHY_BMSR_ANC           0x00000020  // Auto-Negotiation Complete</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define EPHY_BMSR_RFAULT        0x00000010  // Remote Fault</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define EPHY_BMSR_ANEN          0x00000008  // Auto Negotiation Enabled</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define EPHY_BMSR_LINKSTAT      0x00000004  // Link Status</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define EPHY_BMSR_JABBER        0x00000002  // Jabber Detect</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define EPHY_BMSR_EXTEN         0x00000001  // Extended Capability Enable</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ID1 register.</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define EPHY_ID1_OUIMSB_M       0x0000FFFF  // OUI Most Significant Bits</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define EPHY_ID1_OUIMSB_S       0</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ID2 register.</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define EPHY_ID2_OUILSB_M       0x0000FC00  // OUI Least Significant Bits</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define EPHY_ID2_VNDRMDL_M      0x000003F0  // Vendor Model Number</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define EPHY_ID2_MDLREV_M       0x0000000F  // Model Revision Number</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define EPHY_ID2_OUILSB_S       10</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define EPHY_ID2_VNDRMDL_S      4</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define EPHY_ID2_MDLREV_S       0</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ANA register.</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define EPHY_ANA_NP             0x00008000  // Next Page Indication</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define EPHY_ANA_RF             0x00002000  // Remote Fault</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define EPHY_ANA_ASMDUP         0x00000800  // Asymmetric PAUSE support for</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;                                            <span class="comment">// Full Duplex Links</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define EPHY_ANA_PAUSE          0x00000400  // PAUSE Support for Full Duplex</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;                                            <span class="comment">// Links</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define EPHY_ANA_100BT4         0x00000200  // 100Base-T4 Support</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define EPHY_ANA_100BTXFD       0x00000100  // 100Base-TX Full Duplex Support</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define EPHY_ANA_100BTX         0x00000080  // 100Base-TX Support</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define EPHY_ANA_10BTFD         0x00000040  // 10Base-T Full Duplex Support</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define EPHY_ANA_10BT           0x00000020  // 10Base-T Support</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define EPHY_ANA_SELECT_M       0x0000001F  // Protocol Selection</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define EPHY_ANA_SELECT_S       0</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ANLPA register.</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define EPHY_ANLPA_NP           0x00008000  // Next Page Indication</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define EPHY_ANLPA_ACK          0x00004000  // Acknowledge</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define EPHY_ANLPA_RF           0x00002000  // Remote Fault</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define EPHY_ANLPA_ASMDUP       0x00000800  // Asymmetric PAUSE</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define EPHY_ANLPA_PAUSE        0x00000400  // PAUSE</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define EPHY_ANLPA_100BT4       0x00000200  // 100Base-T4 Support</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define EPHY_ANLPA_100BTXFD     0x00000100  // 100Base-TX Full Duplex Support</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define EPHY_ANLPA_100BTX       0x00000080  // 100Base-TX Support</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define EPHY_ANLPA_10BTFD       0x00000040  // 10Base-T Full Duplex Support</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define EPHY_ANLPA_10BT         0x00000020  // 10Base-T Support</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define EPHY_ANLPA_SELECT_M     0x0000001F  // Protocol Selection</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define EPHY_ANLPA_SELECT_S     0</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ANER register.</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define EPHY_ANER_PDF           0x00000010  // Parallel Detection Fault</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define EPHY_ANER_LPNPABLE      0x00000008  // Link Partner Next Page Able</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define EPHY_ANER_NPABLE        0x00000004  // Next Page Able</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define EPHY_ANER_PAGERX        0x00000002  // Link Code Word Page Received</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define EPHY_ANER_LPANABLE      0x00000001  // Link Partner Auto-Negotiation</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;                                            <span class="comment">// Able</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ANNPTR register.</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define EPHY_ANNPTR_NP          0x00008000  // Next Page Indication</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define EPHY_ANNPTR_MP          0x00002000  // Message Page</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define EPHY_ANNPTR_ACK2        0x00001000  // Acknowledge 2</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define EPHY_ANNPTR_TOGTX       0x00000800  // Toggle</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define EPHY_ANNPTR_CODE_M      0x000007FF  // Code</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define EPHY_ANNPTR_CODE_S      0</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ANLNPTR register.</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_NP         0x00008000  // Next Page Indication</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_ACK        0x00004000  // Acknowledge</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_MP         0x00002000  // Message Page</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_ACK2       0x00001000  // Acknowledge 2</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_TOG        0x00000800  // Toggle</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_CODE_M     0x000007FF  // Code</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_CODE_S     0</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_CFG1 register.</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define EPHY_CFG1_DONE          0x00008000  // Configuration Done</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define EPHY_CFG1_TDRAR         0x00000100  // TDR Auto-Run at Link Down</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define EPHY_CFG1_LLR           0x00000080  // Link Loss Recovery</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define EPHY_CFG1_FAMDIX        0x00000040  // Fast Auto MDI/MDIX</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define EPHY_CFG1_RAMDIX        0x00000020  // Robust Auto MDI/MDIX</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define EPHY_CFG1_FASTANEN      0x00000010  // Fast Auto Negotiation Enable</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define EPHY_CFG1_FANSEL_M      0x0000000C  // Fast Auto-Negotiation Select</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;                                            <span class="comment">// Configuration</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define EPHY_CFG1_FANSEL_BLT80  0x00000000  // Break Link Timer: 80 ms</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define EPHY_CFG1_FANSEL_BLT120 0x00000004  // Break Link Timer: 120 ms</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define EPHY_CFG1_FANSEL_BLT240 0x00000008  // Break Link Timer: 240 ms</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define EPHY_CFG1_FRXDVDET      0x00000002  // FAST RXDV Detection</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_CFG2 register.</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define EPHY_CFG2_FLUPPD        0x00000040  // Fast Link-Up in Parallel Detect</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;                                            <span class="comment">// Mode</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define EPHY_CFG2_EXTFD         0x00000020  // Extended Full-Duplex Ability</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define EPHY_CFG2_ENLEDLINK     0x00000010  // Enhanced LED Functionality</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define EPHY_CFG2_ISOMIILL      0x00000008  // Isolate MII outputs when</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;                                            <span class="comment">// Enhanced Link is not Achievable</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define EPHY_CFG2_RXERRIDLE     0x00000004  // Detection of Receive Symbol</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;                                            <span class="comment">// Error During IDLE State</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define EPHY_CFG2_ODDNDETDIS    0x00000002  // Detection of Transmit Error</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_CFG3 register.</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define EPHY_CFG3_POLSWAP       0x00000080  // Polarity Swap</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define EPHY_CFG3_MDIMDIXS      0x00000040  // MDI/MDIX Swap</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define EPHY_CFG3_FLDWNM_M      0x0000001F  // Fast Link Down Modes</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define EPHY_CFG3_FLDWNM_S      0</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_REGCTL register.</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define EPHY_REGCTL_FUNC_M      0x0000C000  // Function</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define EPHY_REGCTL_FUNC_ADDR   0x00000000  // Address</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define EPHY_REGCTL_FUNC_DATANI 0x00004000  // Data, no post increment</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define EPHY_REGCTL_FUNC_DATAPIRW                                             \</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">                                0x00008000  // Data, post increment on read and</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;                                            <span class="comment">// write</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define EPHY_REGCTL_FUNC_DATAPIWO                                             \</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">                                0x0000C000  // Data, post increment on write</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;                                            <span class="comment">// only</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define EPHY_REGCTL_DEVAD_M     0x0000001F  // Device Address</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define EPHY_REGCTL_DEVAD_S     0</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ADDAR register.</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define EPHY_ADDAR_ADDRDATA_M   0x0000FFFF  // Address or Data</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define EPHY_ADDAR_ADDRDATA_S   0</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_STS register.</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define EPHY_STS_MDIXM          0x00004000  // MDI-X Mode</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define EPHY_STS_RXLERR         0x00002000  // Receive Error Latch</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define EPHY_STS_POLSTAT        0x00001000  // Polarity Status</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define EPHY_STS_FCSL           0x00000800  // False Carrier Sense Latch</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define EPHY_STS_SD             0x00000400  // Signal Detect</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define EPHY_STS_DL             0x00000200  // Descrambler Lock</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define EPHY_STS_PAGERX         0x00000100  // Link Code Page Received</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define EPHY_STS_MIIREQ         0x00000080  // MII Interrupt Pending</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define EPHY_STS_RF             0x00000040  // Remote Fault</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define EPHY_STS_JD             0x00000020  // Jabber Detect</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define EPHY_STS_ANS            0x00000010  // Auto-Negotiation Status</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define EPHY_STS_MIILB          0x00000008  // MII Loopback Status</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define EPHY_STS_DUPLEX         0x00000004  // Duplex Status</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define EPHY_STS_SPEED          0x00000002  // Speed Status</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define EPHY_STS_LINK           0x00000001  // Link Status</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_SCR register.</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define EPHY_SCR_DISCLK         0x00008000  // Disable CLK</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define EPHY_SCR_PSEN           0x00004000  // Power Saving Modes Enable</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define EPHY_SCR_PSMODE_M       0x00003000  // Power Saving Modes</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define EPHY_SCR_PSMODE_NORMAL  0x00000000  // Normal: Normal operation mode.</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;                                            <span class="comment">// PHY is fully functional</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define EPHY_SCR_PSMODE_LOWPWR  0x00001000  // IEEE Power Down</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define EPHY_SCR_PSMODE_ACTWOL  0x00002000  // Active Sleep</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define EPHY_SCR_PSMODE_PASWOL  0x00003000  // Passive Sleep</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define EPHY_SCR_SBPYASS        0x00000800  // Scrambler Bypass</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define EPHY_SCR_LBFIFO_M       0x00000300  // Loopback FIFO Depth</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define EPHY_SCR_LBFIFO_4       0x00000000  // Four nibble FIFO</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define EPHY_SCR_LBFIFO_5       0x00000100  // Five nibble FIFO</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define EPHY_SCR_LBFIFO_6       0x00000200  // Six nibble FIFO</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define EPHY_SCR_LBFIFO_8       0x00000300  // Eight nibble FIFO</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define EPHY_SCR_COLFDM         0x00000010  // Collision in Full-Duplex Mode</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define EPHY_SCR_TINT           0x00000004  // Test Interrupt</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define EPHY_SCR_INTEN          0x00000002  // Interrupt Enable</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_MISR1 register.</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define EPHY_MISR1_LINKSTAT     0x00002000  // Change of Link Status Interrupt</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define EPHY_MISR1_SPEED        0x00001000  // Change of Speed Status Interrupt</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define EPHY_MISR1_DUPLEXM      0x00000800  // Change of Duplex Status</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define EPHY_MISR1_ANC          0x00000400  // Auto-Negotiation Complete</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define EPHY_MISR1_FCHF         0x00000200  // False Carrier Counter Half-Full</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define EPHY_MISR1_RXHF         0x00000100  // Receive Error Counter Half-Full</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define EPHY_MISR1_LINKSTATEN   0x00000020  // Link Status Interrupt Enable</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define EPHY_MISR1_SPEEDEN      0x00000010  // Speed Change Interrupt Enable</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define EPHY_MISR1_DUPLEXMEN    0x00000008  // Duplex Status Interrupt Enable</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define EPHY_MISR1_ANCEN        0x00000004  // Auto-Negotiation Complete</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;                                            <span class="comment">// Interrupt Enable</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define EPHY_MISR1_FCHFEN       0x00000002  // False Carrier Counter Register</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;                                            <span class="comment">// half-full Interrupt Enable</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define EPHY_MISR1_RXHFEN       0x00000001  // Receive Error Counter Register</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;                                            <span class="comment">// Half-Full Event Interrupt</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_MISR2 register.</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define EPHY_MISR2_ANERR        0x00004000  // Auto-Negotiation Error Interrupt</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define EPHY_MISR2_PAGERX       0x00002000  // Page Receive Interrupt</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define EPHY_MISR2_LBFIFO       0x00001000  // Loopback FIFO Overflow/Underflow</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;                                            <span class="comment">// Event Interrupt</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define EPHY_MISR2_MDICO        0x00000800  // MDI/MDIX Crossover Status</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;                                            <span class="comment">// Changed Interrupt</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define EPHY_MISR2_SLEEP        0x00000400  // Sleep Mode Event Interrupt</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define EPHY_MISR2_POLINT       0x00000200  // Polarity Changed Interrupt</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define EPHY_MISR2_JABBER       0x00000100  // Jabber Detect Event Interrupt</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define EPHY_MISR2_ANERREN      0x00000040  // Auto-Negotiation Error Interrupt</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define EPHY_MISR2_PAGERXEN     0x00000020  // Page Receive Interrupt Enable</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define EPHY_MISR2_LBFIFOEN     0x00000010  // Loopback FIFO Overflow/Underflow</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;                                            <span class="comment">// Interrupt Enable</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define EPHY_MISR2_MDICOEN      0x00000008  // MDI/MDIX Crossover Status</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;                                            <span class="comment">// Changed Interrupt Enable</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define EPHY_MISR2_SLEEPEN      0x00000004  // Sleep Mode Event Interrupt</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define EPHY_MISR2_POLINTEN     0x00000002  // Polarity Changed Interrupt</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define EPHY_MISR2_JABBEREN     0x00000001  // Jabber Detect Event Interrupt</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_FCSCR register.</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define EPHY_FCSCR_FCSCNT_M     0x000000FF  // False Carrier Event Counter</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define EPHY_FCSCR_FCSCNT_S     0</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_RXERCNT register.</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define EPHY_RXERCNT_RXERRCNT_M 0x0000FFFF  // Receive Error Count</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define EPHY_RXERCNT_RXERRCNT_S 0</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_BISTCR register.</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_PRBSM       0x00004000  // PRBS Single/Continuous Mode</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_PRBSPKT     0x00002000  // Generated PRBS Packets</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_PKTEN       0x00001000  // Packet Generation Enable</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_PRBSCHKLK   0x00000800  // PRBS Checker Lock Indication</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_PRBSCHKSYNC 0x00000400  // PRBS Checker Lock Sync Loss</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;                                            <span class="comment">// Indication</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_PKTGENSTAT  0x00000200  // Packet Generator Status</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;                                            <span class="comment">// Indication</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_PWRMODE     0x00000100  // Power Mode Indication</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_TXMIILB     0x00000040  // Transmit Data in MII Loopback</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;                                            <span class="comment">// Mode</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_LBMODE_M    0x0000001F  // Loopback Mode Select</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_LBMODE_NPCSIN                                             \</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">                                0x00000001  // Near-end loopback: PCS Input</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;                                            <span class="comment">// Loopback</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_LBMODE_NPCSOUT                                            \</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">                                0x00000002  // Near-end loopback: PCS Output</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;                                            <span class="comment">// Loopback (In 100Base-TX only)</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_LBMODE_NDIG 0x00000004  // Near-end loopback: Digital</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;                                            <span class="comment">// Loopback</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_LBMODE_NANA 0x00000008  // Near-end loopback: Analog</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;                                            <span class="comment">// Loopback (requires 100 Ohm</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;                                            <span class="comment">// termination)</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define EPHY_BISTCR_LBMODE_FREV 0x00000010  // Far-end Loopback: Reverse</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;                                            <span class="comment">// Loopback</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_LEDCR register.</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_M  0x00000600  // LED Blinking Rate (ON/OFF</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;                                            <span class="comment">// duration):</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_20HZ                                             \</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">                                0x00000000  // 20 Hz (50 ms)</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_10HZ                                             \</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">                                0x00000200  // 10 Hz (100 ms)</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_5HZ                                              \</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">                                0x00000400  // 5 Hz (200 ms)</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_2HZ                                              \</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">                                0x00000600  // 2 Hz (500 ms)</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_CTL register.</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define EPHY_CTL_AUTOMDI        0x00008000  // Auto-MDIX Enable</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define EPHY_CTL_FORCEMDI       0x00004000  // Force MDIX</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define EPHY_CTL_PAUSERX        0x00002000  // Pause Receive Negotiated Status</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define EPHY_CTL_PAUSETX        0x00001000  // Pause Transmit Negotiated Status</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor">#define EPHY_CTL_MIILNKSTAT     0x00000800  // MII Link Status</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define EPHY_CTL_BYPLEDSTRCH    0x00000080  // Bypass LED Stretching</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_10BTSC register.</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define EPHY_10BTSC_RXTHEN      0x00002000  // Lower Receiver Threshold Enable</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define EPHY_10BTSC_SQUELCH_M   0x00001E00  // Squelch Configuration</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define EPHY_10BTSC_NLPDIS      0x00000080  // Normal Link Pulse (NLP)</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;                                            <span class="comment">// Transmission Control</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define EPHY_10BTSC_POLSTAT     0x00000010  // 10 Mb Polarity Status</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define EPHY_10BTSC_JABBERD     0x00000001  // Jabber Disable</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define EPHY_10BTSC_SQUELCH_S   9</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_BICSR1 register.</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#define EPHY_BICSR1_ERRCNT_M    0x0000FF00  // BIST Error Count</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define EPHY_BICSR1_IPGLENGTH_M 0x000000FF  // BIST IPG Length</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define EPHY_BICSR1_ERRCNT_S    8</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define EPHY_BICSR1_IPGLENGTH_S 0</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_BICSR2 register.</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define EPHY_BICSR2_PKTLENGTH_M 0x000007FF  // BIST Packet Length</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define EPHY_BICSR2_PKTLENGTH_S 0</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_CDCR register.</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define EPHY_CDCR_START         0x00008000  // Cable Diagnostic Process Start</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define EPHY_CDCR_LINKQUAL_M    0x00000300  // Link Quality Indication</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define EPHY_CDCR_LINKQUAL_GOOD 0x00000100  // Good Quality Link Indication</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define EPHY_CDCR_LINKQUAL_MILD 0x00000200  // Mid- Quality Link Indication</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define EPHY_CDCR_LINKQUAL_POOR 0x00000300  // Poor Quality Link Indication</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define EPHY_CDCR_DONE          0x00000002  // Cable Diagnostic Process Done</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define EPHY_CDCR_FAIL          0x00000001  // Cable Diagnostic Process Fail</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_RCR register.</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define EPHY_RCR_SWRST          0x00008000  // Software Reset</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define EPHY_RCR_SWRESTART      0x00004000  // Software Restart</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_LEDCFG register.</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_M      0x00000F00  // LED2 Configuration</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_LINK   0x00000000  // Link OK</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_RXTX   0x00000100  // RX/TX Activity</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_TX     0x00000200  // TX Activity</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_RX     0x00000300  // RX Activity</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_COL    0x00000400  // Collision</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_100BT  0x00000500  // 100-Base TX</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_10BT   0x00000600  // 10-Base TX</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_FD     0x00000700  // Full Duplex</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_LINKTXRX                                             \</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">                                0x00000800  // Link OK/Blink on TX/RX Activity</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_M      0x000000F0  // LED1 Configuration</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_LINK   0x00000000  // Link OK</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_RXTX   0x00000010  // RX/TX Activity</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_TX     0x00000020  // TX Activity</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_RX     0x00000030  // RX Activity</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_COL    0x00000040  // Collision</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_100BT  0x00000050  // 100-Base TX</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_10BT   0x00000060  // 10-Base TX</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_FD     0x00000070  // Full Duplex</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_LINKTXRX                                             \</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">                                0x00000080  // Link OK/Blink on TX/RX Activity</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_M      0x0000000F  // LED0 Configuration</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_LINK   0x00000000  // Link OK</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_RXTX   0x00000001  // RX/TX Activity</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_TX     0x00000002  // TX Activity</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_RX     0x00000003  // RX Activity</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_COL    0x00000004  // Collision</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_100BT  0x00000005  // 100-Base TX</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_10BT   0x00000006  // 10-Base TX</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_FD     0x00000007  // Full Duplex</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_LINKTXRX                                             \</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">                                0x00000008  // Link OK/Blink on TX/RX Activity</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">// The following definitions are deprecated.</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#ifndef DEPRECATED</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the EMAC_O_CC</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define EMAC_CC_CS_PA7          0x00000001  // GPIO</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#endif // __HW_EMAC_H__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
