
==============================================================
    Jasper Verification Results
==============================================================
    2022.09p001 64 bits for Linux64 3.10.0-1062.1.2.el7.x86_64
    Host Name: icpc
    User Name: master
    Printed on: Wednesday, Feb19, 2025 12:17:50 AM CST
    Working Directory: /home/master/RAG-aided-Assertion-Generation/Evaluation/Dataset/or1200_operandmuxes


==============================================================
SUMMARY
==============================================================
    Total Tasks           : 1
    Total Properties      : 49
          assumptions     : 0                   
           - approved     : 0                   
           - temporary    : 0                   
          assertions      : 17                  
           - proven       : 7                   ( 41.2% )
           - marked_proven: 0                   ( 0.0% )
           - cex          : 10                  ( 58.8% )
           - ar_cex       : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )
          covers          : 32                  
           - unreachable  : 0                   ( 0.0% )
           - covered      : 32                  ( 100.0% )
           - ar_covered   : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )

==============================================================
RESULTS
==============================================================

---------------------------------------------------------------------------------------------------------
       Name                                             |    Result    |  Engine  |  Bound  |  Time    
---------------------------------------------------------------------------------------------------------

---[ <embedded> ]----------------------------------------------------------------------------------------
[1]   or1200_operandmuxes._assert_1                          proven          Hp     Infinite    0.002 s      
[2]   or1200_operandmuxes._assert_1:precondition1            covered         N             2    0.001 s      
[3]   or1200_operandmuxes._assert_2                          proven          Hp     Infinite    0.003 s      
[4]   or1200_operandmuxes._assert_2:precondition1            covered         N             2    0.001 s      
[5]   or1200_operandmuxes._assert_3                          proven          Hp     Infinite    0.003 s      
[6]   or1200_operandmuxes._assert_3:precondition1            covered         N             2    0.001 s      
[7]   or1200_operandmuxes._assert_4                          proven          Hp     Infinite    0.003 s      
[8]   or1200_operandmuxes._assert_4:precondition1            covered         N             2    0.001 s      
[9]   or1200_operandmuxes._assert_5                          proven          Hp     Infinite    0.004 s      
[10]  or1200_operandmuxes._assert_5:precondition1            covered         N             2    0.001 s      
[11]  or1200_operandmuxes._assert_6                          proven          Hp     Infinite    0.004 s      
[12]  or1200_operandmuxes._assert_6:precondition1            covered         N             2    0.001 s      
[13]  or1200_operandmuxes._assert_7                          proven          Hp     Infinite    0.004 s      
[14]  or1200_operandmuxes._assert_7:precondition1            covered         Ht            2    0.004 s      
[15]  or1200_operandmuxes._assert_8                          cex             N             2    0.001 s      
[16]  or1200_operandmuxes._assert_8:precondition1            covered         N             1    0.001 s      
[17]  or1200_operandmuxes._assert_9                          cex             N             2    0.001 s      
[18]  or1200_operandmuxes._assert_9:precondition1            covered         PRE           1    0.000 s      
[19]  or1200_operandmuxes._assert_9:precondition2            covered         Ht            2    0.007 s      
[20]  or1200_operandmuxes._assert_9:precondition3            covered         PRE           1    0.000 s      
[21]  or1200_operandmuxes._assert_9:precondition4            covered         N             1    0.001 s      
[22]  or1200_operandmuxes._assert_10                         cex             Ht            3    0.014 s      
[23]  or1200_operandmuxes._assert_10:precondition1           covered         N             1    0.001 s      
[24]  or1200_operandmuxes._assert_11                         cex             Ht            3    0.014 s      
[25]  or1200_operandmuxes._assert_11:precondition1           covered         PRE           1    0.000 s      
[26]  or1200_operandmuxes._assert_11:precondition2           covered         Ht            2    0.001 s      
[27]  or1200_operandmuxes._assert_11:precondition3           covered         PRE           1    0.000 s      
[28]  or1200_operandmuxes._assert_11:precondition4           covered         N             1    0.001 s      
[29]  or1200_operandmuxes._assert_12                         cex             Ht            3    0.014 s      
[30]  or1200_operandmuxes._assert_12:precondition1           covered         N             1    0.001 s      
[31]  or1200_operandmuxes._assert_13                         cex             Ht            3    0.014 s      
[32]  or1200_operandmuxes._assert_13:precondition1           covered         PRE           1    0.000 s      
[33]  or1200_operandmuxes._assert_13:precondition2           covered         Ht            2    0.009 s      
[34]  or1200_operandmuxes._assert_13:precondition3           covered         PRE           1    0.000 s      
[35]  or1200_operandmuxes._assert_13:precondition4           covered         N             1    0.001 s      
[36]  or1200_operandmuxes._assert_14                         cex             N             2    0.001 s      
[37]  or1200_operandmuxes._assert_14:precondition1           covered         N             1    0.001 s      
[38]  or1200_operandmuxes._assert_15                         cex             N             2    0.001 s      
[39]  or1200_operandmuxes._assert_15:precondition1           covered         PRE           1    0.000 s      
[40]  or1200_operandmuxes._assert_15:precondition2           covered         Ht            2    0.011 s      
[41]  or1200_operandmuxes._assert_15:precondition3           covered         PRE           1    0.000 s      
[42]  or1200_operandmuxes._assert_15:precondition4           covered         N             1    0.001 s      
[43]  or1200_operandmuxes._assert_16                         cex             Ht            3    0.014 s      
[44]  or1200_operandmuxes._assert_16:precondition1           covered         N             1    0.001 s      
[45]  or1200_operandmuxes._assert_17                         cex             Ht            3    0.014 s      
[46]  or1200_operandmuxes._assert_17:precondition1           covered         PRE           1    0.000 s      
[47]  or1200_operandmuxes._assert_17:precondition2           covered         Ht            2    0.001 s      
[48]  or1200_operandmuxes._assert_17:precondition3           covered         PRE           1    0.000 s      
[49]  or1200_operandmuxes._assert_17:precondition4           covered         N             1    0.001 s      
