Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb  8 15:20:11 2020
| Host         : GCS running 64-bit unknown
| Command      : report_design_analysis -file design.rpt
| Design       : fire2_3_expand_1
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------+
|      Characteristics      |                                   Path #1                                   |
+---------------------------+-----------------------------------------------------------------------------+
| Requirement               |                                                                       0.000 |
| Path Delay                |                                                                       2.535 |
| Logic Delay               | 1.421(57%)                                                                  |
| Net Delay                 | 1.113(43%)                                                                  |
| Clock Skew                |                                                                       0.000 |
| Slack                     |                                                                         inf |
| Clock Relationship        | Safely Timed                                                                |
| Logic Levels              |                                                                          11 |
| Routes                    |                                                                           0 |
| Logical Path              | IBUF LUT2 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 LUT5 FDRE |
| Start Point Clock         | input port clock                                                            |
| End Point Clock           |                                                                             |
| DSP Block                 | None                                                                        |
| BRAM                      | None                                                                        |
| IO Crossings              |                                                                           0 |
| Config Crossings          |                                                                           0 |
| SLR Crossings             |                                                                           0 |
| PBlocks                   |                                                                           0 |
| High Fanout               |                                                                        1913 |
| Dont Touch                |                                                                           0 |
| Mark Debug                |                                                                           0 |
| Start Point Pin Primitive | fire2_expand_1_en                                                           |
| End Point Pin Primitive   | FDRE/R                                                                      |
| Start Point Pin           | fire2_expand_1_en                                                           |
| End Point Pin             | ofm_2_reg[10][0]/R                                                          |
+---------------------------+-----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (620, 1000)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+
| End Point Clock | Requirement |  2  |  11 |
+-----------------+-------------+-----+-----+
| (none)          | 0.000ns     | 360 | 640 |
+-----------------+-------------+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


