
Twis_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005234  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080053bc  080053bc  000063bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053f4  080053f4  00007014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080053f4  080053f4  00007014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080053f4  080053f4  00007014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053f4  080053f4  000063f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080053f8  080053f8  000063f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  080053fc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007014  2**0
                  CONTENTS
 10 .bss          00000164  20000014  20000014  00007014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000178  20000178  00007014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fc8a  00000000  00000000  00007044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002786  00000000  00000000  00016cce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000db0  00000000  00000000  00019458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000aa6  00000000  00000000  0001a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b658  00000000  00000000  0001acae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000128c3  00000000  00000000  00036306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a1450  00000000  00000000  00048bc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ea019  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000037c8  00000000  00000000  000ea05c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  000ed824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080053a4 	.word	0x080053a4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	080053a4 	.word	0x080053a4

080001c8 <StartRx>:
static uint8_t frame[FRAME_LEN];
static uint8_t idx = 0;
static uint32_t last_rx_ms = 0;

static void StartRx(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  (void)HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80001cc:	2201      	movs	r2, #1
 80001ce:	4903      	ldr	r1, [pc, #12]	@ (80001dc <StartRx+0x14>)
 80001d0:	4803      	ldr	r0, [pc, #12]	@ (80001e0 <StartRx+0x18>)
 80001d2:	f003 ff71 	bl	80040b8 <HAL_UART_Receive_IT>
}
 80001d6:	bf00      	nop
 80001d8:	bd80      	pop	{r7, pc}
 80001da:	bf00      	nop
 80001dc:	20000031 	.word	0x20000031
 80001e0:	200000d4 	.word	0x200000d4

080001e4 <Comm_Init>:

void Comm_Init(void)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
  idx = 0;
 80001e8:	4b07      	ldr	r3, [pc, #28]	@ (8000208 <Comm_Init+0x24>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	701a      	strb	r2, [r3, #0]
  g_keys_state = 0;
 80001ee:	4b07      	ldr	r3, [pc, #28]	@ (800020c <Comm_Init+0x28>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	701a      	strb	r2, [r3, #0]
  last_rx_ms = HAL_GetTick();
 80001f4:	f000 ffea 	bl	80011cc <HAL_GetTick>
 80001f8:	4603      	mov	r3, r0
 80001fa:	4a05      	ldr	r2, [pc, #20]	@ (8000210 <Comm_Init+0x2c>)
 80001fc:	6013      	str	r3, [r2, #0]
  StartRx();
 80001fe:	f7ff ffe3 	bl	80001c8 <StartRx>
}
 8000202:	bf00      	nop
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	20000037 	.word	0x20000037
 800020c:	20000030 	.word	0x20000030
 8000210:	20000038 	.word	0x20000038

08000214 <HAL_UART_RxCpltCallback>:
{

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a22      	ldr	r2, [pc, #136]	@ (80002ac <HAL_UART_RxCpltCallback+0x98>)
 8000222:	4293      	cmp	r3, r2
 8000224:	d13e      	bne.n	80002a4 <HAL_UART_RxCpltCallback+0x90>

  uint8_t b = rx_byte;
 8000226:	4b22      	ldr	r3, [pc, #136]	@ (80002b0 <HAL_UART_RxCpltCallback+0x9c>)
 8000228:	781b      	ldrb	r3, [r3, #0]
 800022a:	73fb      	strb	r3, [r7, #15]

  if (idx == 0) {
 800022c:	4b21      	ldr	r3, [pc, #132]	@ (80002b4 <HAL_UART_RxCpltCallback+0xa0>)
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	2b00      	cmp	r3, #0
 8000232:	d10d      	bne.n	8000250 <HAL_UART_RxCpltCallback+0x3c>
    if (b == START_BYTE) {
 8000234:	7bfb      	ldrb	r3, [r7, #15]
 8000236:	2bab      	cmp	r3, #171	@ 0xab
 8000238:	d131      	bne.n	800029e <HAL_UART_RxCpltCallback+0x8a>
      frame[idx++] = b;
 800023a:	4b1e      	ldr	r3, [pc, #120]	@ (80002b4 <HAL_UART_RxCpltCallback+0xa0>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	1c5a      	adds	r2, r3, #1
 8000240:	b2d1      	uxtb	r1, r2
 8000242:	4a1c      	ldr	r2, [pc, #112]	@ (80002b4 <HAL_UART_RxCpltCallback+0xa0>)
 8000244:	7011      	strb	r1, [r2, #0]
 8000246:	4619      	mov	r1, r3
 8000248:	4a1b      	ldr	r2, [pc, #108]	@ (80002b8 <HAL_UART_RxCpltCallback+0xa4>)
 800024a:	7bfb      	ldrb	r3, [r7, #15]
 800024c:	5453      	strb	r3, [r2, r1]
 800024e:	e026      	b.n	800029e <HAL_UART_RxCpltCallback+0x8a>
    }
  } else {
    frame[idx++] = b;
 8000250:	4b18      	ldr	r3, [pc, #96]	@ (80002b4 <HAL_UART_RxCpltCallback+0xa0>)
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	1c5a      	adds	r2, r3, #1
 8000256:	b2d1      	uxtb	r1, r2
 8000258:	4a16      	ldr	r2, [pc, #88]	@ (80002b4 <HAL_UART_RxCpltCallback+0xa0>)
 800025a:	7011      	strb	r1, [r2, #0]
 800025c:	4619      	mov	r1, r3
 800025e:	4a16      	ldr	r2, [pc, #88]	@ (80002b8 <HAL_UART_RxCpltCallback+0xa4>)
 8000260:	7bfb      	ldrb	r3, [r7, #15]
 8000262:	5453      	strb	r3, [r2, r1]

    if (idx >= FRAME_LEN) {
 8000264:	4b13      	ldr	r3, [pc, #76]	@ (80002b4 <HAL_UART_RxCpltCallback+0xa0>)
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	2b02      	cmp	r3, #2
 800026a:	d918      	bls.n	800029e <HAL_UART_RxCpltCallback+0x8a>
      uint8_t state = frame[1] & 0x3F;
 800026c:	4b12      	ldr	r3, [pc, #72]	@ (80002b8 <HAL_UART_RxCpltCallback+0xa4>)
 800026e:	785b      	ldrb	r3, [r3, #1]
 8000270:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000274:	73bb      	strb	r3, [r7, #14]
      uint8_t chk   = frame[2];
 8000276:	4b10      	ldr	r3, [pc, #64]	@ (80002b8 <HAL_UART_RxCpltCallback+0xa4>)
 8000278:	789b      	ldrb	r3, [r3, #2]
 800027a:	737b      	strb	r3, [r7, #13]
      idx = 0;
 800027c:	4b0d      	ldr	r3, [pc, #52]	@ (80002b4 <HAL_UART_RxCpltCallback+0xa0>)
 800027e:	2200      	movs	r2, #0
 8000280:	701a      	strb	r2, [r3, #0]

      if (((uint8_t)(state ^ 0xFF)) == chk) {
 8000282:	7bbb      	ldrb	r3, [r7, #14]
 8000284:	43db      	mvns	r3, r3
 8000286:	b2db      	uxtb	r3, r3
 8000288:	7b7a      	ldrb	r2, [r7, #13]
 800028a:	429a      	cmp	r2, r3
 800028c:	d107      	bne.n	800029e <HAL_UART_RxCpltCallback+0x8a>
        g_keys_state = state;
 800028e:	4a0b      	ldr	r2, [pc, #44]	@ (80002bc <HAL_UART_RxCpltCallback+0xa8>)
 8000290:	7bbb      	ldrb	r3, [r7, #14]
 8000292:	7013      	strb	r3, [r2, #0]
        last_rx_ms = HAL_GetTick();
 8000294:	f000 ff9a 	bl	80011cc <HAL_GetTick>
 8000298:	4603      	mov	r3, r0
 800029a:	4a09      	ldr	r2, [pc, #36]	@ (80002c0 <HAL_UART_RxCpltCallback+0xac>)
 800029c:	6013      	str	r3, [r2, #0]
		*/
      }
    }
  }

  StartRx();
 800029e:	f7ff ff93 	bl	80001c8 <StartRx>
 80002a2:	e000      	b.n	80002a6 <HAL_UART_RxCpltCallback+0x92>
  if (huart->Instance != USART1) return;
 80002a4:	bf00      	nop
}
 80002a6:	3710      	adds	r7, #16
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	40013800 	.word	0x40013800
 80002b0:	20000031 	.word	0x20000031
 80002b4:	20000037 	.word	0x20000037
 80002b8:	20000034 	.word	0x20000034
 80002bc:	20000030 	.word	0x20000030
 80002c0:	20000038 	.word	0x20000038

080002c4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a06      	ldr	r2, [pc, #24]	@ (80002ec <HAL_UART_ErrorCallback+0x28>)
 80002d2:	4293      	cmp	r3, r2
 80002d4:	d105      	bne.n	80002e2 <HAL_UART_ErrorCallback+0x1e>
  idx = 0;
 80002d6:	4b06      	ldr	r3, [pc, #24]	@ (80002f0 <HAL_UART_ErrorCallback+0x2c>)
 80002d8:	2200      	movs	r2, #0
 80002da:	701a      	strb	r2, [r3, #0]
  StartRx();
 80002dc:	f7ff ff74 	bl	80001c8 <StartRx>
 80002e0:	e000      	b.n	80002e4 <HAL_UART_ErrorCallback+0x20>
  if (huart->Instance != USART1) return;
 80002e2:	bf00      	nop
}
 80002e4:	3708      	adds	r7, #8
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bd80      	pop	{r7, pc}
 80002ea:	bf00      	nop
 80002ec:	40013800 	.word	0x40013800
 80002f0:	20000037 	.word	0x20000037

080002f4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b086      	sub	sp, #24
 80002f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002fa:	1d3b      	adds	r3, r7, #4
 80002fc:	2200      	movs	r2, #0
 80002fe:	601a      	str	r2, [r3, #0]
 8000300:	605a      	str	r2, [r3, #4]
 8000302:	609a      	str	r2, [r3, #8]
 8000304:	60da      	str	r2, [r3, #12]
 8000306:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000308:	4b1b      	ldr	r3, [pc, #108]	@ (8000378 <MX_GPIO_Init+0x84>)
 800030a:	695b      	ldr	r3, [r3, #20]
 800030c:	4a1a      	ldr	r2, [pc, #104]	@ (8000378 <MX_GPIO_Init+0x84>)
 800030e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000312:	6153      	str	r3, [r2, #20]
 8000314:	4b18      	ldr	r3, [pc, #96]	@ (8000378 <MX_GPIO_Init+0x84>)
 8000316:	695b      	ldr	r3, [r3, #20]
 8000318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800031c:	603b      	str	r3, [r7, #0]
 800031e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_BRAKE_Pin|R_BRAKE_Pin, GPIO_PIN_SET);
 8000320:	2201      	movs	r2, #1
 8000322:	2124      	movs	r1, #36	@ 0x24
 8000324:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000328:	f001 fa5c 	bl	80017e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_DIR_Pin|R_DIR_Pin, GPIO_PIN_RESET);
 800032c:	2200      	movs	r2, #0
 800032e:	2118      	movs	r1, #24
 8000330:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000334:	f001 fa56 	bl	80017e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L_BRAKE_Pin R_BRAKE_Pin */
  GPIO_InitStruct.Pin = L_BRAKE_Pin|R_BRAKE_Pin;
 8000338:	2324      	movs	r3, #36	@ 0x24
 800033a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800033c:	2311      	movs	r3, #17
 800033e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000340:	2300      	movs	r3, #0
 8000342:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000344:	2300      	movs	r3, #0
 8000346:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000348:	1d3b      	adds	r3, r7, #4
 800034a:	4619      	mov	r1, r3
 800034c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000350:	f001 f8d6 	bl	8001500 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_DIR_Pin R_DIR_Pin */
  GPIO_InitStruct.Pin = L_DIR_Pin|R_DIR_Pin;
 8000354:	2318      	movs	r3, #24
 8000356:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000358:	2301      	movs	r3, #1
 800035a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800035c:	2300      	movs	r3, #0
 800035e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000360:	2300      	movs	r3, #0
 8000362:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000364:	1d3b      	adds	r3, r7, #4
 8000366:	4619      	mov	r1, r3
 8000368:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800036c:	f001 f8c8 	bl	8001500 <HAL_GPIO_Init>

}
 8000370:	bf00      	nop
 8000372:	3718      	adds	r7, #24
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}
 8000378:	40021000 	.word	0x40021000

0800037c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000380:	f000 feca 	bl	8001118 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000384:	f000 f816 	bl	80003b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000388:	f7ff ffb4 	bl	80002f4 <MX_GPIO_Init>
  MX_TIM3_Init();
 800038c:	f000 f950 	bl	8000630 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000390:	f000 fa52 	bl	8000838 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000394:	f000 f8d6 	bl	8000544 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  Comm_Init();
 8000398:	f7ff ff24 	bl	80001e4 <Comm_Init>
  Motors_Init();
 800039c:	f000 fc40 	bl	8000c20 <Motors_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	Motors_Control(g_keys_state);
 80003a0:	4b03      	ldr	r3, [pc, #12]	@ (80003b0 <main+0x34>)
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	b2db      	uxtb	r3, r3
 80003a6:	4618      	mov	r0, r3
 80003a8:	f000 fe24 	bl	8000ff4 <Motors_Control>
 80003ac:	e7f8      	b.n	80003a0 <main+0x24>
 80003ae:	bf00      	nop
 80003b0:	20000030 	.word	0x20000030

080003b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b096      	sub	sp, #88	@ 0x58
 80003b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80003be:	2228      	movs	r2, #40	@ 0x28
 80003c0:	2100      	movs	r1, #0
 80003c2:	4618      	mov	r0, r3
 80003c4:	f004 ffc2 	bl	800534c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003c8:	f107 031c 	add.w	r3, r7, #28
 80003cc:	2200      	movs	r2, #0
 80003ce:	601a      	str	r2, [r3, #0]
 80003d0:	605a      	str	r2, [r3, #4]
 80003d2:	609a      	str	r2, [r3, #8]
 80003d4:	60da      	str	r2, [r3, #12]
 80003d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003d8:	1d3b      	adds	r3, r7, #4
 80003da:	2200      	movs	r2, #0
 80003dc:	601a      	str	r2, [r3, #0]
 80003de:	605a      	str	r2, [r3, #4]
 80003e0:	609a      	str	r2, [r3, #8]
 80003e2:	60da      	str	r2, [r3, #12]
 80003e4:	611a      	str	r2, [r3, #16]
 80003e6:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003e8:	2302      	movs	r3, #2
 80003ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003ec:	2301      	movs	r3, #1
 80003ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003f0:	2310      	movs	r3, #16
 80003f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003f4:	2300      	movs	r3, #0
 80003f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003f8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80003fc:	4618      	mov	r0, r3
 80003fe:	f001 fa09 	bl	8001814 <HAL_RCC_OscConfig>
 8000402:	4603      	mov	r3, r0
 8000404:	2b00      	cmp	r3, #0
 8000406:	d001      	beq.n	800040c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000408:	f000 f826 	bl	8000458 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800040c:	230f      	movs	r3, #15
 800040e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000410:	2300      	movs	r3, #0
 8000412:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000414:	2300      	movs	r3, #0
 8000416:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000418:	2300      	movs	r3, #0
 800041a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800041c:	2300      	movs	r3, #0
 800041e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000420:	f107 031c 	add.w	r3, r7, #28
 8000424:	2100      	movs	r1, #0
 8000426:	4618      	mov	r0, r3
 8000428:	f002 fa02 	bl	8002830 <HAL_RCC_ClockConfig>
 800042c:	4603      	mov	r3, r0
 800042e:	2b00      	cmp	r3, #0
 8000430:	d001      	beq.n	8000436 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000432:	f000 f811 	bl	8000458 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000436:	2301      	movs	r3, #1
 8000438:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800043a:	2300      	movs	r3, #0
 800043c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800043e:	1d3b      	adds	r3, r7, #4
 8000440:	4618      	mov	r0, r3
 8000442:	f002 fc39 	bl	8002cb8 <HAL_RCCEx_PeriphCLKConfig>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800044c:	f000 f804 	bl	8000458 <Error_Handler>
  }
}
 8000450:	bf00      	nop
 8000452:	3758      	adds	r7, #88	@ 0x58
 8000454:	46bd      	mov	sp, r7
 8000456:	bd80      	pop	{r7, pc}

08000458 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800045c:	b672      	cpsid	i
}
 800045e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000460:	bf00      	nop
 8000462:	e7fd      	b.n	8000460 <Error_Handler+0x8>

08000464 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000464:	b480      	push	{r7}
 8000466:	b083      	sub	sp, #12
 8000468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800046a:	4b0f      	ldr	r3, [pc, #60]	@ (80004a8 <HAL_MspInit+0x44>)
 800046c:	699b      	ldr	r3, [r3, #24]
 800046e:	4a0e      	ldr	r2, [pc, #56]	@ (80004a8 <HAL_MspInit+0x44>)
 8000470:	f043 0301 	orr.w	r3, r3, #1
 8000474:	6193      	str	r3, [r2, #24]
 8000476:	4b0c      	ldr	r3, [pc, #48]	@ (80004a8 <HAL_MspInit+0x44>)
 8000478:	699b      	ldr	r3, [r3, #24]
 800047a:	f003 0301 	and.w	r3, r3, #1
 800047e:	607b      	str	r3, [r7, #4]
 8000480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000482:	4b09      	ldr	r3, [pc, #36]	@ (80004a8 <HAL_MspInit+0x44>)
 8000484:	69db      	ldr	r3, [r3, #28]
 8000486:	4a08      	ldr	r2, [pc, #32]	@ (80004a8 <HAL_MspInit+0x44>)
 8000488:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800048c:	61d3      	str	r3, [r2, #28]
 800048e:	4b06      	ldr	r3, [pc, #24]	@ (80004a8 <HAL_MspInit+0x44>)
 8000490:	69db      	ldr	r3, [r3, #28]
 8000492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000496:	603b      	str	r3, [r7, #0]
 8000498:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800049a:	bf00      	nop
 800049c:	370c      	adds	r7, #12
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	40021000 	.word	0x40021000

080004ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004b0:	bf00      	nop
 80004b2:	e7fd      	b.n	80004b0 <NMI_Handler+0x4>

080004b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004b8:	bf00      	nop
 80004ba:	e7fd      	b.n	80004b8 <HardFault_Handler+0x4>

080004bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004c0:	bf00      	nop
 80004c2:	e7fd      	b.n	80004c0 <MemManage_Handler+0x4>

080004c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004c8:	bf00      	nop
 80004ca:	e7fd      	b.n	80004c8 <BusFault_Handler+0x4>

080004cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004d0:	bf00      	nop
 80004d2:	e7fd      	b.n	80004d0 <UsageFault_Handler+0x4>

080004d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004d8:	bf00      	nop
 80004da:	46bd      	mov	sp, r7
 80004dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e0:	4770      	bx	lr

080004e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004e2:	b480      	push	{r7}
 80004e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004e6:	bf00      	nop
 80004e8:	46bd      	mov	sp, r7
 80004ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ee:	4770      	bx	lr

080004f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004f4:	bf00      	nop
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr

080004fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004fe:	b580      	push	{r7, lr}
 8000500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000502:	f000 fe4f 	bl	80011a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000506:	bf00      	nop
 8000508:	bd80      	pop	{r7, pc}
	...

0800050c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000510:	4802      	ldr	r0, [pc, #8]	@ (800051c <USART1_IRQHandler+0x10>)
 8000512:	f003 fe15 	bl	8004140 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000516:	bf00      	nop
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	200000d4 	.word	0x200000d4

08000520 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000524:	4b06      	ldr	r3, [pc, #24]	@ (8000540 <SystemInit+0x20>)
 8000526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800052a:	4a05      	ldr	r2, [pc, #20]	@ (8000540 <SystemInit+0x20>)
 800052c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000530:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000534:	bf00      	nop
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	e000ed00 	.word	0xe000ed00

08000544 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b08e      	sub	sp, #56	@ 0x38
 8000548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800054a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	605a      	str	r2, [r3, #4]
 8000554:	609a      	str	r2, [r3, #8]
 8000556:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000558:	f107 031c 	add.w	r3, r7, #28
 800055c:	2200      	movs	r2, #0
 800055e:	601a      	str	r2, [r3, #0]
 8000560:	605a      	str	r2, [r3, #4]
 8000562:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000564:	463b      	mov	r3, r7
 8000566:	2200      	movs	r2, #0
 8000568:	601a      	str	r2, [r3, #0]
 800056a:	605a      	str	r2, [r3, #4]
 800056c:	609a      	str	r2, [r3, #8]
 800056e:	60da      	str	r2, [r3, #12]
 8000570:	611a      	str	r2, [r3, #16]
 8000572:	615a      	str	r2, [r3, #20]
 8000574:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000576:	4b2d      	ldr	r3, [pc, #180]	@ (800062c <MX_TIM2_Init+0xe8>)
 8000578:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800057c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800057e:	4b2b      	ldr	r3, [pc, #172]	@ (800062c <MX_TIM2_Init+0xe8>)
 8000580:	2200      	movs	r2, #0
 8000582:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000584:	4b29      	ldr	r3, [pc, #164]	@ (800062c <MX_TIM2_Init+0xe8>)
 8000586:	2200      	movs	r2, #0
 8000588:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800058a:	4b28      	ldr	r3, [pc, #160]	@ (800062c <MX_TIM2_Init+0xe8>)
 800058c:	f04f 32ff 	mov.w	r2, #4294967295
 8000590:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000592:	4b26      	ldr	r3, [pc, #152]	@ (800062c <MX_TIM2_Init+0xe8>)
 8000594:	2200      	movs	r2, #0
 8000596:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000598:	4b24      	ldr	r3, [pc, #144]	@ (800062c <MX_TIM2_Init+0xe8>)
 800059a:	2200      	movs	r2, #0
 800059c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800059e:	4823      	ldr	r0, [pc, #140]	@ (800062c <MX_TIM2_Init+0xe8>)
 80005a0:	f002 fcae 	bl	8002f00 <HAL_TIM_Base_Init>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80005aa:	f7ff ff55 	bl	8000458 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005b4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005b8:	4619      	mov	r1, r3
 80005ba:	481c      	ldr	r0, [pc, #112]	@ (800062c <MX_TIM2_Init+0xe8>)
 80005bc:	f003 f80d 	bl	80035da <HAL_TIM_ConfigClockSource>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80005c6:	f7ff ff47 	bl	8000458 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80005ca:	4818      	ldr	r0, [pc, #96]	@ (800062c <MX_TIM2_Init+0xe8>)
 80005cc:	f002 fcef 	bl	8002fae <HAL_TIM_PWM_Init>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80005d6:	f7ff ff3f 	bl	8000458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005da:	2300      	movs	r3, #0
 80005dc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005de:	2300      	movs	r3, #0
 80005e0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005e2:	f107 031c 	add.w	r3, r7, #28
 80005e6:	4619      	mov	r1, r3
 80005e8:	4810      	ldr	r0, [pc, #64]	@ (800062c <MX_TIM2_Init+0xe8>)
 80005ea:	f003 fca9 	bl	8003f40 <HAL_TIMEx_MasterConfigSynchronization>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80005f4:	f7ff ff30 	bl	8000458 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005f8:	2360      	movs	r3, #96	@ 0x60
 80005fa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000600:	2300      	movs	r3, #0
 8000602:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000604:	2300      	movs	r3, #0
 8000606:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000608:	463b      	mov	r3, r7
 800060a:	2200      	movs	r2, #0
 800060c:	4619      	mov	r1, r3
 800060e:	4807      	ldr	r0, [pc, #28]	@ (800062c <MX_TIM2_Init+0xe8>)
 8000610:	f002 fea8 	bl	8003364 <HAL_TIM_PWM_ConfigChannel>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800061a:	f7ff ff1d 	bl	8000458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800061e:	4803      	ldr	r0, [pc, #12]	@ (800062c <MX_TIM2_Init+0xe8>)
 8000620:	f000 f8b0 	bl	8000784 <HAL_TIM_MspPostInit>

}
 8000624:	bf00      	nop
 8000626:	3738      	adds	r7, #56	@ 0x38
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	2000003c 	.word	0x2000003c

08000630 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b08e      	sub	sp, #56	@ 0x38
 8000634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000636:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
 8000642:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000644:	f107 031c 	add.w	r3, r7, #28
 8000648:	2200      	movs	r2, #0
 800064a:	601a      	str	r2, [r3, #0]
 800064c:	605a      	str	r2, [r3, #4]
 800064e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000650:	463b      	mov	r3, r7
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	605a      	str	r2, [r3, #4]
 8000658:	609a      	str	r2, [r3, #8]
 800065a:	60da      	str	r2, [r3, #12]
 800065c:	611a      	str	r2, [r3, #16]
 800065e:	615a      	str	r2, [r3, #20]
 8000660:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000662:	4b2d      	ldr	r3, [pc, #180]	@ (8000718 <MX_TIM3_Init+0xe8>)
 8000664:	4a2d      	ldr	r2, [pc, #180]	@ (800071c <MX_TIM3_Init+0xec>)
 8000666:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000668:	4b2b      	ldr	r3, [pc, #172]	@ (8000718 <MX_TIM3_Init+0xe8>)
 800066a:	2200      	movs	r2, #0
 800066c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800066e:	4b2a      	ldr	r3, [pc, #168]	@ (8000718 <MX_TIM3_Init+0xe8>)
 8000670:	2200      	movs	r2, #0
 8000672:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000674:	4b28      	ldr	r3, [pc, #160]	@ (8000718 <MX_TIM3_Init+0xe8>)
 8000676:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800067a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800067c:	4b26      	ldr	r3, [pc, #152]	@ (8000718 <MX_TIM3_Init+0xe8>)
 800067e:	2200      	movs	r2, #0
 8000680:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000682:	4b25      	ldr	r3, [pc, #148]	@ (8000718 <MX_TIM3_Init+0xe8>)
 8000684:	2200      	movs	r2, #0
 8000686:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000688:	4823      	ldr	r0, [pc, #140]	@ (8000718 <MX_TIM3_Init+0xe8>)
 800068a:	f002 fc39 	bl	8002f00 <HAL_TIM_Base_Init>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000694:	f7ff fee0 	bl	8000458 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000698:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800069c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800069e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006a2:	4619      	mov	r1, r3
 80006a4:	481c      	ldr	r0, [pc, #112]	@ (8000718 <MX_TIM3_Init+0xe8>)
 80006a6:	f002 ff98 	bl	80035da <HAL_TIM_ConfigClockSource>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80006b0:	f7ff fed2 	bl	8000458 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80006b4:	4818      	ldr	r0, [pc, #96]	@ (8000718 <MX_TIM3_Init+0xe8>)
 80006b6:	f002 fc7a 	bl	8002fae <HAL_TIM_PWM_Init>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80006c0:	f7ff feca 	bl	8000458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006c4:	2300      	movs	r3, #0
 80006c6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006c8:	2300      	movs	r3, #0
 80006ca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80006cc:	f107 031c 	add.w	r3, r7, #28
 80006d0:	4619      	mov	r1, r3
 80006d2:	4811      	ldr	r0, [pc, #68]	@ (8000718 <MX_TIM3_Init+0xe8>)
 80006d4:	f003 fc34 	bl	8003f40 <HAL_TIMEx_MasterConfigSynchronization>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80006de:	f7ff febb 	bl	8000458 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006e2:	2360      	movs	r3, #96	@ 0x60
 80006e4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80006e6:	2300      	movs	r3, #0
 80006e8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006ea:	2300      	movs	r3, #0
 80006ec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006ee:	2300      	movs	r3, #0
 80006f0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80006f2:	463b      	mov	r3, r7
 80006f4:	2204      	movs	r2, #4
 80006f6:	4619      	mov	r1, r3
 80006f8:	4807      	ldr	r0, [pc, #28]	@ (8000718 <MX_TIM3_Init+0xe8>)
 80006fa:	f002 fe33 	bl	8003364 <HAL_TIM_PWM_ConfigChannel>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000704:	f7ff fea8 	bl	8000458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000708:	4803      	ldr	r0, [pc, #12]	@ (8000718 <MX_TIM3_Init+0xe8>)
 800070a:	f000 f83b 	bl	8000784 <HAL_TIM_MspPostInit>

}
 800070e:	bf00      	nop
 8000710:	3738      	adds	r7, #56	@ 0x38
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000088 	.word	0x20000088
 800071c:	40000400 	.word	0x40000400

08000720 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000730:	d10c      	bne.n	800074c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000732:	4b12      	ldr	r3, [pc, #72]	@ (800077c <HAL_TIM_Base_MspInit+0x5c>)
 8000734:	69db      	ldr	r3, [r3, #28]
 8000736:	4a11      	ldr	r2, [pc, #68]	@ (800077c <HAL_TIM_Base_MspInit+0x5c>)
 8000738:	f043 0301 	orr.w	r3, r3, #1
 800073c:	61d3      	str	r3, [r2, #28]
 800073e:	4b0f      	ldr	r3, [pc, #60]	@ (800077c <HAL_TIM_Base_MspInit+0x5c>)
 8000740:	69db      	ldr	r3, [r3, #28]
 8000742:	f003 0301 	and.w	r3, r3, #1
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800074a:	e010      	b.n	800076e <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a0b      	ldr	r2, [pc, #44]	@ (8000780 <HAL_TIM_Base_MspInit+0x60>)
 8000752:	4293      	cmp	r3, r2
 8000754:	d10b      	bne.n	800076e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000756:	4b09      	ldr	r3, [pc, #36]	@ (800077c <HAL_TIM_Base_MspInit+0x5c>)
 8000758:	69db      	ldr	r3, [r3, #28]
 800075a:	4a08      	ldr	r2, [pc, #32]	@ (800077c <HAL_TIM_Base_MspInit+0x5c>)
 800075c:	f043 0302 	orr.w	r3, r3, #2
 8000760:	61d3      	str	r3, [r2, #28]
 8000762:	4b06      	ldr	r3, [pc, #24]	@ (800077c <HAL_TIM_Base_MspInit+0x5c>)
 8000764:	69db      	ldr	r3, [r3, #28]
 8000766:	f003 0302 	and.w	r3, r3, #2
 800076a:	60bb      	str	r3, [r7, #8]
 800076c:	68bb      	ldr	r3, [r7, #8]
}
 800076e:	bf00      	nop
 8000770:	3714      	adds	r7, #20
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	40021000 	.word	0x40021000
 8000780:	40000400 	.word	0x40000400

08000784 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b08a      	sub	sp, #40	@ 0x28
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078c:	f107 0314 	add.w	r3, r7, #20
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
 800079a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80007a4:	d11d      	bne.n	80007e2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a6:	4b22      	ldr	r3, [pc, #136]	@ (8000830 <HAL_TIM_MspPostInit+0xac>)
 80007a8:	695b      	ldr	r3, [r3, #20]
 80007aa:	4a21      	ldr	r2, [pc, #132]	@ (8000830 <HAL_TIM_MspPostInit+0xac>)
 80007ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007b0:	6153      	str	r3, [r2, #20]
 80007b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000830 <HAL_TIM_MspPostInit+0xac>)
 80007b4:	695b      	ldr	r3, [r3, #20]
 80007b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007ba:	613b      	str	r3, [r7, #16]
 80007bc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = L_PWM_Pin;
 80007be:	2301      	movs	r3, #1
 80007c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c2:	2302      	movs	r3, #2
 80007c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ca:	2300      	movs	r3, #0
 80007cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80007ce:	2301      	movs	r3, #1
 80007d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L_PWM_GPIO_Port, &GPIO_InitStruct);
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	4619      	mov	r1, r3
 80007d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007dc:	f000 fe90 	bl	8001500 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80007e0:	e021      	b.n	8000826 <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM3)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a13      	ldr	r2, [pc, #76]	@ (8000834 <HAL_TIM_MspPostInit+0xb0>)
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d11c      	bne.n	8000826 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ec:	4b10      	ldr	r3, [pc, #64]	@ (8000830 <HAL_TIM_MspPostInit+0xac>)
 80007ee:	695b      	ldr	r3, [r3, #20]
 80007f0:	4a0f      	ldr	r2, [pc, #60]	@ (8000830 <HAL_TIM_MspPostInit+0xac>)
 80007f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007f6:	6153      	str	r3, [r2, #20]
 80007f8:	4b0d      	ldr	r3, [pc, #52]	@ (8000830 <HAL_TIM_MspPostInit+0xac>)
 80007fa:	695b      	ldr	r3, [r3, #20]
 80007fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000800:	60fb      	str	r3, [r7, #12]
 8000802:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = R_PWM_Pin;
 8000804:	2380      	movs	r3, #128	@ 0x80
 8000806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000808:	2302      	movs	r3, #2
 800080a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080c:	2300      	movs	r3, #0
 800080e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000810:	2300      	movs	r3, #0
 8000812:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000814:	2302      	movs	r3, #2
 8000816:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(R_PWM_GPIO_Port, &GPIO_InitStruct);
 8000818:	f107 0314 	add.w	r3, r7, #20
 800081c:	4619      	mov	r1, r3
 800081e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000822:	f000 fe6d 	bl	8001500 <HAL_GPIO_Init>
}
 8000826:	bf00      	nop
 8000828:	3728      	adds	r7, #40	@ 0x28
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40021000 	.word	0x40021000
 8000834:	40000400 	.word	0x40000400

08000838 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800083c:	4b14      	ldr	r3, [pc, #80]	@ (8000890 <MX_USART1_UART_Init+0x58>)
 800083e:	4a15      	ldr	r2, [pc, #84]	@ (8000894 <MX_USART1_UART_Init+0x5c>)
 8000840:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000842:	4b13      	ldr	r3, [pc, #76]	@ (8000890 <MX_USART1_UART_Init+0x58>)
 8000844:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000848:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800084a:	4b11      	ldr	r3, [pc, #68]	@ (8000890 <MX_USART1_UART_Init+0x58>)
 800084c:	2200      	movs	r2, #0
 800084e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000850:	4b0f      	ldr	r3, [pc, #60]	@ (8000890 <MX_USART1_UART_Init+0x58>)
 8000852:	2200      	movs	r2, #0
 8000854:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000856:	4b0e      	ldr	r3, [pc, #56]	@ (8000890 <MX_USART1_UART_Init+0x58>)
 8000858:	2200      	movs	r2, #0
 800085a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800085c:	4b0c      	ldr	r3, [pc, #48]	@ (8000890 <MX_USART1_UART_Init+0x58>)
 800085e:	220c      	movs	r2, #12
 8000860:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000862:	4b0b      	ldr	r3, [pc, #44]	@ (8000890 <MX_USART1_UART_Init+0x58>)
 8000864:	2200      	movs	r2, #0
 8000866:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000868:	4b09      	ldr	r3, [pc, #36]	@ (8000890 <MX_USART1_UART_Init+0x58>)
 800086a:	2200      	movs	r2, #0
 800086c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086e:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <MX_USART1_UART_Init+0x58>)
 8000870:	2200      	movs	r2, #0
 8000872:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000874:	4b06      	ldr	r3, [pc, #24]	@ (8000890 <MX_USART1_UART_Init+0x58>)
 8000876:	2200      	movs	r2, #0
 8000878:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800087a:	4805      	ldr	r0, [pc, #20]	@ (8000890 <MX_USART1_UART_Init+0x58>)
 800087c:	f003 fbce 	bl	800401c <HAL_UART_Init>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000886:	f7ff fde7 	bl	8000458 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800088a:	bf00      	nop
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	200000d4 	.word	0x200000d4
 8000894:	40013800 	.word	0x40013800

08000898 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b08a      	sub	sp, #40	@ 0x28
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a0:	f107 0314 	add.w	r3, r7, #20
 80008a4:	2200      	movs	r2, #0
 80008a6:	601a      	str	r2, [r3, #0]
 80008a8:	605a      	str	r2, [r3, #4]
 80008aa:	609a      	str	r2, [r3, #8]
 80008ac:	60da      	str	r2, [r3, #12]
 80008ae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a1c      	ldr	r2, [pc, #112]	@ (8000928 <HAL_UART_MspInit+0x90>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d131      	bne.n	800091e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80008ba:	4b1c      	ldr	r3, [pc, #112]	@ (800092c <HAL_UART_MspInit+0x94>)
 80008bc:	699b      	ldr	r3, [r3, #24]
 80008be:	4a1b      	ldr	r2, [pc, #108]	@ (800092c <HAL_UART_MspInit+0x94>)
 80008c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008c4:	6193      	str	r3, [r2, #24]
 80008c6:	4b19      	ldr	r3, [pc, #100]	@ (800092c <HAL_UART_MspInit+0x94>)
 80008c8:	699b      	ldr	r3, [r3, #24]
 80008ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008ce:	613b      	str	r3, [r7, #16]
 80008d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d2:	4b16      	ldr	r3, [pc, #88]	@ (800092c <HAL_UART_MspInit+0x94>)
 80008d4:	695b      	ldr	r3, [r3, #20]
 80008d6:	4a15      	ldr	r2, [pc, #84]	@ (800092c <HAL_UART_MspInit+0x94>)
 80008d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008dc:	6153      	str	r3, [r2, #20]
 80008de:	4b13      	ldr	r3, [pc, #76]	@ (800092c <HAL_UART_MspInit+0x94>)
 80008e0:	695b      	ldr	r3, [r3, #20]
 80008e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008e6:	60fb      	str	r3, [r7, #12]
 80008e8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008ea:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80008ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f0:	2302      	movs	r3, #2
 80008f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008f8:	2303      	movs	r3, #3
 80008fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008fc:	2307      	movs	r3, #7
 80008fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	4619      	mov	r1, r3
 8000906:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800090a:	f000 fdf9 	bl	8001500 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800090e:	2200      	movs	r2, #0
 8000910:	2100      	movs	r1, #0
 8000912:	2025      	movs	r0, #37	@ 0x25
 8000914:	f000 fd41 	bl	800139a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000918:	2025      	movs	r0, #37	@ 0x25
 800091a:	f000 fd5a 	bl	80013d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800091e:	bf00      	nop
 8000920:	3728      	adds	r7, #40	@ 0x28
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	40013800 	.word	0x40013800
 800092c:	40021000 	.word	0x40021000

08000930 <tim_apb1_clk_hz>:
static motor_dir_t s_dirL = MOTOR_FWD;
static motor_dir_t s_dirR = MOTOR_FWD;

// Returns the effective APB1 timer clock (TIM2/TIM3)
static uint32_t tim_apb1_clk_hz(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b088      	sub	sp, #32
 8000934:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef clk = {0};
 8000936:	f107 0308 	add.w	r3, r7, #8
 800093a:	2200      	movs	r2, #0
 800093c:	601a      	str	r2, [r3, #0]
 800093e:	605a      	str	r2, [r3, #4]
 8000940:	609a      	str	r2, [r3, #8]
 8000942:	60da      	str	r2, [r3, #12]
 8000944:	611a      	str	r2, [r3, #16]
    uint32_t lat;
    HAL_RCC_GetClockConfig(&clk, &lat);
 8000946:	1d3a      	adds	r2, r7, #4
 8000948:	f107 0308 	add.w	r3, r7, #8
 800094c:	4611      	mov	r1, r2
 800094e:	4618      	mov	r0, r3
 8000950:	f002 f980 	bl	8002c54 <HAL_RCC_GetClockConfig>

    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8000954:	f002 f93a 	bl	8002bcc <HAL_RCC_GetPCLK1Freq>
 8000958:	61f8      	str	r0, [r7, #28]
    return (clk.APB1CLKDivider == RCC_HCLK_DIV1) ? pclk1 : (2u * pclk1);
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	2b00      	cmp	r3, #0
 800095e:	d002      	beq.n	8000966 <tim_apb1_clk_hz+0x36>
 8000960:	69fb      	ldr	r3, [r7, #28]
 8000962:	005b      	lsls	r3, r3, #1
 8000964:	e000      	b.n	8000968 <tim_apb1_clk_hz+0x38>
 8000966:	69fb      	ldr	r3, [r7, #28]
}
 8000968:	4618      	mov	r0, r3
 800096a:	3720      	adds	r7, #32
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}

08000970 <compute_psc_arr>:

// Computes PSC and ARR values so that the timer generates a PWM signal with the requested frequency (pwm_hz), respecting 16-bit timer limits.
static void compute_psc_arr(uint32_t pwm_hz, uint32_t *psc, uint32_t *arr)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b088      	sub	sp, #32
 8000974:	af00      	add	r7, sp, #0
 8000976:	60f8      	str	r0, [r7, #12]
 8000978:	60b9      	str	r1, [r7, #8]
 800097a:	607a      	str	r2, [r7, #4]
    uint32_t clk = tim_apb1_clk_hz();
 800097c:	f7ff ffd8 	bl	8000930 <tim_apb1_clk_hz>
 8000980:	61b8      	str	r0, [r7, #24]
    if (pwm_hz < 1u) pwm_hz = 1u;
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d101      	bne.n	800098c <compute_psc_arr+0x1c>
 8000988:	2301      	movs	r3, #1
 800098a:	60fb      	str	r3, [r7, #12]

    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 800098c:	2300      	movs	r3, #0
 800098e:	61fb      	str	r3, [r7, #28]
 8000990:	e024      	b.n	80009dc <compute_psc_arr+0x6c>
    {
        uint32_t denom = (p + 1u) * pwm_hz;
 8000992:	69fb      	ldr	r3, [r7, #28]
 8000994:	1c5a      	adds	r2, r3, #1
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	fb02 f303 	mul.w	r3, r2, r3
 800099c:	617b      	str	r3, [r7, #20]
        if (denom == 0u) continue;
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d015      	beq.n	80009d0 <compute_psc_arr+0x60>

        uint32_t a = (clk / denom);
 80009a4:	69ba      	ldr	r2, [r7, #24]
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ac:	613b      	str	r3, [r7, #16]
        if (a == 0u) continue;
 80009ae:	693b      	ldr	r3, [r7, #16]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d00f      	beq.n	80009d4 <compute_psc_arr+0x64>
        a -= 1u;
 80009b4:	693b      	ldr	r3, [r7, #16]
 80009b6:	3b01      	subs	r3, #1
 80009b8:	613b      	str	r3, [r7, #16]

        if (a <= 0xFFFFu) { *psc = p; *arr = a; return; }
 80009ba:	693b      	ldr	r3, [r7, #16]
 80009bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80009c0:	d209      	bcs.n	80009d6 <compute_psc_arr+0x66>
 80009c2:	68bb      	ldr	r3, [r7, #8]
 80009c4:	69fa      	ldr	r2, [r7, #28]
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	e011      	b.n	80009f4 <compute_psc_arr+0x84>
        if (denom == 0u) continue;
 80009d0:	bf00      	nop
 80009d2:	e000      	b.n	80009d6 <compute_psc_arr+0x66>
        if (a == 0u) continue;
 80009d4:	bf00      	nop
    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 80009d6:	69fb      	ldr	r3, [r7, #28]
 80009d8:	3301      	adds	r3, #1
 80009da:	61fb      	str	r3, [r7, #28]
 80009dc:	69fb      	ldr	r3, [r7, #28]
 80009de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80009e2:	d3d6      	bcc.n	8000992 <compute_psc_arr+0x22>
    }

    *psc = 0xFFFFu;
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009ea:	601a      	str	r2, [r3, #0]
    *arr = 0xFFFFu;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009f2:	601a      	str	r2, [r3, #0]
}
 80009f4:	3720      	adds	r7, #32
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
	...

080009fc <pct_to_freq_hz>:

// Maps 0..100% to 0..MAX_FREQ_HZ (0% => stop PWM).
static uint32_t pct_to_freq_hz(float pct)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	ed87 0a01 	vstr	s0, [r7, #4]
    if (pct <= 0.0f)  return 0u;
 8000a06:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a12:	d801      	bhi.n	8000a18 <pct_to_freq_hz+0x1c>
 8000a14:	2300      	movs	r3, #0
 8000a16:	e02d      	b.n	8000a74 <pct_to_freq_hz+0x78>
    if (pct >= 100.0f) return MAX_FREQ_HZ;
 8000a18:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a1c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000a80 <pct_to_freq_hz+0x84>
 8000a20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a28:	db02      	blt.n	8000a30 <pct_to_freq_hz+0x34>
 8000a2a:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8000a2e:	e021      	b.n	8000a74 <pct_to_freq_hz+0x78>

    float f = (pct * (float)MAX_FREQ_HZ) / 100.0f;
 8000a30:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a34:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000a84 <pct_to_freq_hz+0x88>
 8000a38:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000a3c:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8000a80 <pct_to_freq_hz+0x84>
 8000a40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a44:	edc7 7a03 	vstr	s15, [r7, #12]
    if (f < 1.0f) f = 1.0f;
 8000a48:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a4c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000a50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a58:	d502      	bpl.n	8000a60 <pct_to_freq_hz+0x64>
 8000a5a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000a5e:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(f + 0.5f);
 8000a60:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a64:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000a68:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000a6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a70:	ee17 3a90 	vmov	r3, s15
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	3714      	adds	r7, #20
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr
 8000a80:	42c80000 	.word	0x42c80000
 8000a84:	46c35000 	.word	0x46c35000

08000a88 <pwm_set_freq_50pct>:

// Sets PWM frequency on a given timer/channel with fixed 50% duty, and starts/stops output as needed.
static void pwm_set_freq_50pct(TIM_HandleTypeDef *htim, uint32_t channel, bool *running, uint32_t freq_hz)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b086      	sub	sp, #24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
 8000a94:	603b      	str	r3, [r7, #0]
    if (freq_hz == 0u) {
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d10b      	bne.n	8000ab4 <pwm_set_freq_50pct+0x2c>
        if (*running) {
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d069      	beq.n	8000b78 <pwm_set_freq_50pct+0xf0>
            HAL_TIM_PWM_Stop(htim, channel);
 8000aa4:	68b9      	ldr	r1, [r7, #8]
 8000aa6:	68f8      	ldr	r0, [r7, #12]
 8000aa8:	f002 fbce 	bl	8003248 <HAL_TIM_PWM_Stop>
            *running = false;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2200      	movs	r2, #0
 8000ab0:	701a      	strb	r2, [r3, #0]
 8000ab2:	e062      	b.n	8000b7a <pwm_set_freq_50pct+0xf2>
        }
        return;
    }

    uint32_t psc, arr;
    compute_psc_arr(freq_hz, &psc, &arr);
 8000ab4:	f107 0210 	add.w	r2, r7, #16
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	4619      	mov	r1, r3
 8000abe:	6838      	ldr	r0, [r7, #0]
 8000ac0:	f7ff ff56 	bl	8000970 <compute_psc_arr>

    __HAL_TIM_SET_PRESCALER(htim, psc);
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	697a      	ldr	r2, [r7, #20]
 8000aca:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(htim, arr);
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	693a      	ldr	r2, [r7, #16]
 8000ad2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ad4:	693a      	ldr	r2, [r7, #16]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	60da      	str	r2, [r3, #12]

    __HAL_TIM_SET_COMPARE(htim, channel, (arr + 1u) / 2u); /* 50% */
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d106      	bne.n	8000aee <pwm_set_freq_50pct+0x66>
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	1c5a      	adds	r2, r3, #1
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	0852      	lsrs	r2, r2, #1
 8000aea:	635a      	str	r2, [r3, #52]	@ 0x34
 8000aec:	e02d      	b.n	8000b4a <pwm_set_freq_50pct+0xc2>
 8000aee:	68bb      	ldr	r3, [r7, #8]
 8000af0:	2b04      	cmp	r3, #4
 8000af2:	d106      	bne.n	8000b02 <pwm_set_freq_50pct+0x7a>
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	3301      	adds	r3, #1
 8000af8:	68fa      	ldr	r2, [r7, #12]
 8000afa:	6812      	ldr	r2, [r2, #0]
 8000afc:	085b      	lsrs	r3, r3, #1
 8000afe:	6393      	str	r3, [r2, #56]	@ 0x38
 8000b00:	e023      	b.n	8000b4a <pwm_set_freq_50pct+0xc2>
 8000b02:	68bb      	ldr	r3, [r7, #8]
 8000b04:	2b08      	cmp	r3, #8
 8000b06:	d106      	bne.n	8000b16 <pwm_set_freq_50pct+0x8e>
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	68fa      	ldr	r2, [r7, #12]
 8000b0e:	6812      	ldr	r2, [r2, #0]
 8000b10:	085b      	lsrs	r3, r3, #1
 8000b12:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000b14:	e019      	b.n	8000b4a <pwm_set_freq_50pct+0xc2>
 8000b16:	68bb      	ldr	r3, [r7, #8]
 8000b18:	2b0c      	cmp	r3, #12
 8000b1a:	d106      	bne.n	8000b2a <pwm_set_freq_50pct+0xa2>
 8000b1c:	693b      	ldr	r3, [r7, #16]
 8000b1e:	3301      	adds	r3, #1
 8000b20:	68fa      	ldr	r2, [r7, #12]
 8000b22:	6812      	ldr	r2, [r2, #0]
 8000b24:	085b      	lsrs	r3, r3, #1
 8000b26:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b28:	e00f      	b.n	8000b4a <pwm_set_freq_50pct+0xc2>
 8000b2a:	68bb      	ldr	r3, [r7, #8]
 8000b2c:	2b10      	cmp	r3, #16
 8000b2e:	d106      	bne.n	8000b3e <pwm_set_freq_50pct+0xb6>
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	3301      	adds	r3, #1
 8000b34:	68fa      	ldr	r2, [r7, #12]
 8000b36:	6812      	ldr	r2, [r2, #0]
 8000b38:	085b      	lsrs	r3, r3, #1
 8000b3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b3c:	e005      	b.n	8000b4a <pwm_set_freq_50pct+0xc2>
 8000b3e:	693b      	ldr	r3, [r7, #16]
 8000b40:	3301      	adds	r3, #1
 8000b42:	68fa      	ldr	r2, [r7, #12]
 8000b44:	6812      	ldr	r2, [r2, #0]
 8000b46:	085b      	lsrs	r3, r3, #1
 8000b48:	65d3      	str	r3, [r2, #92]	@ 0x5c
    __HAL_TIM_SET_COUNTER(htim, 0u);
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	2200      	movs	r2, #0
 8000b50:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_GenerateEvent(htim, TIM_EVENTSOURCE_UPDATE);
 8000b52:	2101      	movs	r1, #1
 8000b54:	68f8      	ldr	r0, [r7, #12]
 8000b56:	f002 fd19 	bl	800358c <HAL_TIM_GenerateEvent>

    if (!*running) {
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	f083 0301 	eor.w	r3, r3, #1
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d008      	beq.n	8000b7a <pwm_set_freq_50pct+0xf2>
        HAL_TIM_PWM_Start(htim, channel);
 8000b68:	68b9      	ldr	r1, [r7, #8]
 8000b6a:	68f8      	ldr	r0, [r7, #12]
 8000b6c:	f002 fa80 	bl	8003070 <HAL_TIM_PWM_Start>
        *running = true;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2201      	movs	r2, #1
 8000b74:	701a      	strb	r2, [r3, #0]
 8000b76:	e000      	b.n	8000b7a <pwm_set_freq_50pct+0xf2>
        return;
 8000b78:	bf00      	nop
    }
}
 8000b7a:	3718      	adds	r7, #24
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <motor_set_dir_left>:

// Directions control
static void motor_set_dir_left(motor_dir_t dir)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(L_DIR_GPIO_Port, L_DIR_Pin,
 8000b8a:	79fb      	ldrb	r3, [r7, #7]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	bf0c      	ite	eq
 8000b90:	2301      	moveq	r3, #1
 8000b92:	2300      	movne	r3, #0
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	461a      	mov	r2, r3
 8000b98:	2108      	movs	r1, #8
 8000b9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b9e:	f000 fe21 	bl	80017e4 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000ba2:	bf00      	nop
 8000ba4:	3708      	adds	r7, #8
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <motor_set_dir_right>:

static void motor_set_dir_right(motor_dir_t dir)
{
 8000baa:	b580      	push	{r7, lr}
 8000bac:	b082      	sub	sp, #8
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(R_DIR_GPIO_Port, R_DIR_Pin,
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	bf0c      	ite	eq
 8000bba:	2301      	moveq	r3, #1
 8000bbc:	2300      	movne	r3, #0
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	2110      	movs	r1, #16
 8000bc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc8:	f000 fe0c 	bl	80017e4 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000bcc:	bf00      	nop
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}

08000bd4 <Motors_Brake>:

// Electronic brake control
void Motors_Brake(bool enable)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71fb      	strb	r3, [r7, #7]
  if (enable) {
 8000bde:	79fb      	ldrb	r3, [r7, #7]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d00c      	beq.n	8000bfe <Motors_Brake+0x2a>
    // Active-LOW brake
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_RESET);
 8000be4:	2200      	movs	r2, #0
 8000be6:	2104      	movs	r1, #4
 8000be8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bec:	f000 fdfa 	bl	80017e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_RESET);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2120      	movs	r1, #32
 8000bf4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bf8:	f000 fdf4 	bl	80017e4 <HAL_GPIO_WritePin>
  } else {
    // Open-drain
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_SET);
  }
}
 8000bfc:	e00b      	b.n	8000c16 <Motors_Brake+0x42>
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_SET);
 8000bfe:	2201      	movs	r2, #1
 8000c00:	2104      	movs	r1, #4
 8000c02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c06:	f000 fded 	bl	80017e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_SET);
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	2120      	movs	r1, #32
 8000c0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c12:	f000 fde7 	bl	80017e4 <HAL_GPIO_WritePin>
}
 8000c16:	bf00      	nop
 8000c18:	3708      	adds	r7, #8
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
	...

08000c20 <Motors_Init>:

// Initializes the motor PWM control state: stops TIM2/TIM3 PWM outputs, resets ramp variables, and captures the initial tick time.
void Motors_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&LEFT_TIM,  LEFT_CH);
 8000c24:	2100      	movs	r1, #0
 8000c26:	481a      	ldr	r0, [pc, #104]	@ (8000c90 <Motors_Init+0x70>)
 8000c28:	f002 fb0e 	bl	8003248 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&RIGHT_TIM, RIGHT_CH);
 8000c2c:	2104      	movs	r1, #4
 8000c2e:	4819      	ldr	r0, [pc, #100]	@ (8000c94 <Motors_Init+0x74>)
 8000c30:	f002 fb0a 	bl	8003248 <HAL_TIM_PWM_Stop>
    s_runL = false;
 8000c34:	4b18      	ldr	r3, [pc, #96]	@ (8000c98 <Motors_Init+0x78>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	701a      	strb	r2, [r3, #0]
    s_runR = false;
 8000c3a:	4b18      	ldr	r3, [pc, #96]	@ (8000c9c <Motors_Init+0x7c>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	701a      	strb	r2, [r3, #0]

    s_curL = s_curR = 0.0f;
 8000c40:	4b17      	ldr	r3, [pc, #92]	@ (8000ca0 <Motors_Init+0x80>)
 8000c42:	f04f 0200 	mov.w	r2, #0
 8000c46:	601a      	str	r2, [r3, #0]
 8000c48:	4b15      	ldr	r3, [pc, #84]	@ (8000ca0 <Motors_Init+0x80>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a15      	ldr	r2, [pc, #84]	@ (8000ca4 <Motors_Init+0x84>)
 8000c4e:	6013      	str	r3, [r2, #0]
    s_tgtL = s_tgtR = 0.0f;
 8000c50:	4b15      	ldr	r3, [pc, #84]	@ (8000ca8 <Motors_Init+0x88>)
 8000c52:	f04f 0200 	mov.w	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	4b13      	ldr	r3, [pc, #76]	@ (8000ca8 <Motors_Init+0x88>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a13      	ldr	r2, [pc, #76]	@ (8000cac <Motors_Init+0x8c>)
 8000c5e:	6013      	str	r3, [r2, #0]
    s_lastTick = HAL_GetTick();
 8000c60:	f000 fab4 	bl	80011cc <HAL_GetTick>
 8000c64:	4603      	mov	r3, r0
 8000c66:	4a12      	ldr	r2, [pc, #72]	@ (8000cb0 <Motors_Init+0x90>)
 8000c68:	6013      	str	r3, [r2, #0]

    s_dirL = MOTOR_FWD;
 8000c6a:	4b12      	ldr	r3, [pc, #72]	@ (8000cb4 <Motors_Init+0x94>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	701a      	strb	r2, [r3, #0]
    s_dirR = MOTOR_FWD;
 8000c70:	4b11      	ldr	r3, [pc, #68]	@ (8000cb8 <Motors_Init+0x98>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	701a      	strb	r2, [r3, #0]
    motor_set_dir_left(s_dirL);
 8000c76:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb4 <Motors_Init+0x94>)
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff ff80 	bl	8000b80 <motor_set_dir_left>
    motor_set_dir_right(s_dirR);
 8000c80:	4b0d      	ldr	r3, [pc, #52]	@ (8000cb8 <Motors_Init+0x98>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff ff90 	bl	8000baa <motor_set_dir_right>
}
 8000c8a:	bf00      	nop
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	2000003c 	.word	0x2000003c
 8000c94:	20000088 	.word	0x20000088
 8000c98:	20000170 	.word	0x20000170
 8000c9c:	20000171 	.word	0x20000171
 8000ca0:	20000160 	.word	0x20000160
 8000ca4:	2000015c 	.word	0x2000015c
 8000ca8:	20000168 	.word	0x20000168
 8000cac:	20000164 	.word	0x20000164
 8000cb0:	2000016c 	.word	0x2000016c
 8000cb4:	20000172 	.word	0x20000172
 8000cb8:	20000173 	.word	0x20000173

08000cbc <Motors_Speed_inPercent>:

// Updates left/right "speed" in percent (0% => stop, 100% => 25 kHz, -100% => reverse 25kHz) using ramp.
void Motors_Speed_inPercent(float left_pct, float right_pct)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b088      	sub	sp, #32
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	ed87 0a01 	vstr	s0, [r7, #4]
 8000cc6:	edc7 0a00 	vstr	s1, [r7]
    motor_dir_t reqDirL = (left_pct  < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 8000cca:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cd6:	bf4c      	ite	mi
 8000cd8:	2301      	movmi	r3, #1
 8000cda:	2300      	movpl	r3, #0
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	75fb      	strb	r3, [r7, #23]
    motor_dir_t reqDirR = (right_pct < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 8000ce0:	edd7 7a00 	vldr	s15, [r7]
 8000ce4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cec:	bf4c      	ite	mi
 8000cee:	2301      	movmi	r3, #1
 8000cf0:	2300      	movpl	r3, #0
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	75bb      	strb	r3, [r7, #22]

    float absL = (left_pct  < 0.0f) ? -left_pct  : left_pct;
 8000cf6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cfa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d02:	d504      	bpl.n	8000d0e <Motors_Speed_inPercent+0x52>
 8000d04:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d08:	eef1 7a67 	vneg.f32	s15, s15
 8000d0c:	e001      	b.n	8000d12 <Motors_Speed_inPercent+0x56>
 8000d0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d12:	edc7 7a07 	vstr	s15, [r7, #28]
    float absR = (right_pct < 0.0f) ? -right_pct : right_pct;
 8000d16:	edd7 7a00 	vldr	s15, [r7]
 8000d1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d22:	d504      	bpl.n	8000d2e <Motors_Speed_inPercent+0x72>
 8000d24:	edd7 7a00 	vldr	s15, [r7]
 8000d28:	eef1 7a67 	vneg.f32	s15, s15
 8000d2c:	e001      	b.n	8000d32 <Motors_Speed_inPercent+0x76>
 8000d2e:	edd7 7a00 	vldr	s15, [r7]
 8000d32:	edc7 7a06 	vstr	s15, [r7, #24]

    if (absL > 100.0f) absL = 100.0f;
 8000d36:	edd7 7a07 	vldr	s15, [r7, #28]
 8000d3a:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8000fb8 <Motors_Speed_inPercent+0x2fc>
 8000d3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d46:	dd01      	ble.n	8000d4c <Motors_Speed_inPercent+0x90>
 8000d48:	4b9c      	ldr	r3, [pc, #624]	@ (8000fbc <Motors_Speed_inPercent+0x300>)
 8000d4a:	61fb      	str	r3, [r7, #28]
    if (absR > 100.0f) absR = 100.0f;
 8000d4c:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d50:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8000fb8 <Motors_Speed_inPercent+0x2fc>
 8000d54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d5c:	dd01      	ble.n	8000d62 <Motors_Speed_inPercent+0xa6>
 8000d5e:	4b97      	ldr	r3, [pc, #604]	@ (8000fbc <Motors_Speed_inPercent+0x300>)
 8000d60:	61bb      	str	r3, [r7, #24]

    bool wantFlipL = (reqDirL != s_dirL);
 8000d62:	4b97      	ldr	r3, [pc, #604]	@ (8000fc0 <Motors_Speed_inPercent+0x304>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	7dfa      	ldrb	r2, [r7, #23]
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	bf14      	ite	ne
 8000d6c:	2301      	movne	r3, #1
 8000d6e:	2300      	moveq	r3, #0
 8000d70:	757b      	strb	r3, [r7, #21]
    bool wantFlipR = (reqDirR != s_dirR);
 8000d72:	4b94      	ldr	r3, [pc, #592]	@ (8000fc4 <Motors_Speed_inPercent+0x308>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	7dba      	ldrb	r2, [r7, #22]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	bf14      	ite	ne
 8000d7c:	2301      	movne	r3, #1
 8000d7e:	2300      	moveq	r3, #0
 8000d80:	753b      	strb	r3, [r7, #20]

    if (wantFlipL && s_curL > 0.0f) absL = 0.0f;
 8000d82:	7d7b      	ldrb	r3, [r7, #21]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d00a      	beq.n	8000d9e <Motors_Speed_inPercent+0xe2>
 8000d88:	4b8f      	ldr	r3, [pc, #572]	@ (8000fc8 <Motors_Speed_inPercent+0x30c>)
 8000d8a:	edd3 7a00 	vldr	s15, [r3]
 8000d8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d96:	dd02      	ble.n	8000d9e <Motors_Speed_inPercent+0xe2>
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	61fb      	str	r3, [r7, #28]
    if (wantFlipR && s_curR > 0.0f) absR = 0.0f;
 8000d9e:	7d3b      	ldrb	r3, [r7, #20]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d00a      	beq.n	8000dba <Motors_Speed_inPercent+0xfe>
 8000da4:	4b89      	ldr	r3, [pc, #548]	@ (8000fcc <Motors_Speed_inPercent+0x310>)
 8000da6:	edd3 7a00 	vldr	s15, [r3]
 8000daa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000dae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000db2:	dd02      	ble.n	8000dba <Motors_Speed_inPercent+0xfe>
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	61bb      	str	r3, [r7, #24]

    s_tgtL = absL;
 8000dba:	4a85      	ldr	r2, [pc, #532]	@ (8000fd0 <Motors_Speed_inPercent+0x314>)
 8000dbc:	69fb      	ldr	r3, [r7, #28]
 8000dbe:	6013      	str	r3, [r2, #0]
    s_tgtR = absR;
 8000dc0:	4a84      	ldr	r2, [pc, #528]	@ (8000fd4 <Motors_Speed_inPercent+0x318>)
 8000dc2:	69bb      	ldr	r3, [r7, #24]
 8000dc4:	6013      	str	r3, [r2, #0]

    uint32_t now = HAL_GetTick();
 8000dc6:	f000 fa01 	bl	80011cc <HAL_GetTick>
 8000dca:	6138      	str	r0, [r7, #16]
    if ((now - s_lastTick) < g_step_period_ms) return;
 8000dcc:	4b82      	ldr	r3, [pc, #520]	@ (8000fd8 <Motors_Speed_inPercent+0x31c>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	693a      	ldr	r2, [r7, #16]
 8000dd2:	1ad2      	subs	r2, r2, r3
 8000dd4:	4b81      	ldr	r3, [pc, #516]	@ (8000fdc <Motors_Speed_inPercent+0x320>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	f0c0 80e9 	bcc.w	8000fb0 <Motors_Speed_inPercent+0x2f4>
    s_lastTick = now;
 8000dde:	4a7e      	ldr	r2, [pc, #504]	@ (8000fd8 <Motors_Speed_inPercent+0x31c>)
 8000de0:	693b      	ldr	r3, [r7, #16]
 8000de2:	6013      	str	r3, [r2, #0]

    float step = g_step_pct;
 8000de4:	4b7e      	ldr	r3, [pc, #504]	@ (8000fe0 <Motors_Speed_inPercent+0x324>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	60fb      	str	r3, [r7, #12]
    if (step <= 0.0f) {
 8000dea:	edd7 7a03 	vldr	s15, [r7, #12]
 8000dee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000df6:	d808      	bhi.n	8000e0a <Motors_Speed_inPercent+0x14e>
        s_curL = s_tgtL;
 8000df8:	4b75      	ldr	r3, [pc, #468]	@ (8000fd0 <Motors_Speed_inPercent+0x314>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a72      	ldr	r2, [pc, #456]	@ (8000fc8 <Motors_Speed_inPercent+0x30c>)
 8000dfe:	6013      	str	r3, [r2, #0]
        s_curR = s_tgtR;
 8000e00:	4b74      	ldr	r3, [pc, #464]	@ (8000fd4 <Motors_Speed_inPercent+0x318>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a71      	ldr	r2, [pc, #452]	@ (8000fcc <Motors_Speed_inPercent+0x310>)
 8000e06:	6013      	str	r3, [r2, #0]
 8000e08:	e091      	b.n	8000f2e <Motors_Speed_inPercent+0x272>
    } else {
        if (s_curL < s_tgtL) { s_curL += step; if (s_curL > s_tgtL) s_curL = s_tgtL; }
 8000e0a:	4b6f      	ldr	r3, [pc, #444]	@ (8000fc8 <Motors_Speed_inPercent+0x30c>)
 8000e0c:	ed93 7a00 	vldr	s14, [r3]
 8000e10:	4b6f      	ldr	r3, [pc, #444]	@ (8000fd0 <Motors_Speed_inPercent+0x314>)
 8000e12:	edd3 7a00 	vldr	s15, [r3]
 8000e16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e1e:	d519      	bpl.n	8000e54 <Motors_Speed_inPercent+0x198>
 8000e20:	4b69      	ldr	r3, [pc, #420]	@ (8000fc8 <Motors_Speed_inPercent+0x30c>)
 8000e22:	ed93 7a00 	vldr	s14, [r3]
 8000e26:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e2e:	4b66      	ldr	r3, [pc, #408]	@ (8000fc8 <Motors_Speed_inPercent+0x30c>)
 8000e30:	edc3 7a00 	vstr	s15, [r3]
 8000e34:	4b64      	ldr	r3, [pc, #400]	@ (8000fc8 <Motors_Speed_inPercent+0x30c>)
 8000e36:	ed93 7a00 	vldr	s14, [r3]
 8000e3a:	4b65      	ldr	r3, [pc, #404]	@ (8000fd0 <Motors_Speed_inPercent+0x314>)
 8000e3c:	edd3 7a00 	vldr	s15, [r3]
 8000e40:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e48:	dd28      	ble.n	8000e9c <Motors_Speed_inPercent+0x1e0>
 8000e4a:	4b61      	ldr	r3, [pc, #388]	@ (8000fd0 <Motors_Speed_inPercent+0x314>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a5e      	ldr	r2, [pc, #376]	@ (8000fc8 <Motors_Speed_inPercent+0x30c>)
 8000e50:	6013      	str	r3, [r2, #0]
 8000e52:	e023      	b.n	8000e9c <Motors_Speed_inPercent+0x1e0>
        else if (s_curL > s_tgtL) { s_curL -= step; if (s_curL < s_tgtL) s_curL = s_tgtL; }
 8000e54:	4b5c      	ldr	r3, [pc, #368]	@ (8000fc8 <Motors_Speed_inPercent+0x30c>)
 8000e56:	ed93 7a00 	vldr	s14, [r3]
 8000e5a:	4b5d      	ldr	r3, [pc, #372]	@ (8000fd0 <Motors_Speed_inPercent+0x314>)
 8000e5c:	edd3 7a00 	vldr	s15, [r3]
 8000e60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e68:	dd18      	ble.n	8000e9c <Motors_Speed_inPercent+0x1e0>
 8000e6a:	4b57      	ldr	r3, [pc, #348]	@ (8000fc8 <Motors_Speed_inPercent+0x30c>)
 8000e6c:	ed93 7a00 	vldr	s14, [r3]
 8000e70:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e78:	4b53      	ldr	r3, [pc, #332]	@ (8000fc8 <Motors_Speed_inPercent+0x30c>)
 8000e7a:	edc3 7a00 	vstr	s15, [r3]
 8000e7e:	4b52      	ldr	r3, [pc, #328]	@ (8000fc8 <Motors_Speed_inPercent+0x30c>)
 8000e80:	ed93 7a00 	vldr	s14, [r3]
 8000e84:	4b52      	ldr	r3, [pc, #328]	@ (8000fd0 <Motors_Speed_inPercent+0x314>)
 8000e86:	edd3 7a00 	vldr	s15, [r3]
 8000e8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e92:	d503      	bpl.n	8000e9c <Motors_Speed_inPercent+0x1e0>
 8000e94:	4b4e      	ldr	r3, [pc, #312]	@ (8000fd0 <Motors_Speed_inPercent+0x314>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a4b      	ldr	r2, [pc, #300]	@ (8000fc8 <Motors_Speed_inPercent+0x30c>)
 8000e9a:	6013      	str	r3, [r2, #0]

        if (s_curR < s_tgtR) { s_curR += step; if (s_curR > s_tgtR) s_curR = s_tgtR; }
 8000e9c:	4b4b      	ldr	r3, [pc, #300]	@ (8000fcc <Motors_Speed_inPercent+0x310>)
 8000e9e:	ed93 7a00 	vldr	s14, [r3]
 8000ea2:	4b4c      	ldr	r3, [pc, #304]	@ (8000fd4 <Motors_Speed_inPercent+0x318>)
 8000ea4:	edd3 7a00 	vldr	s15, [r3]
 8000ea8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eb0:	d519      	bpl.n	8000ee6 <Motors_Speed_inPercent+0x22a>
 8000eb2:	4b46      	ldr	r3, [pc, #280]	@ (8000fcc <Motors_Speed_inPercent+0x310>)
 8000eb4:	ed93 7a00 	vldr	s14, [r3]
 8000eb8:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ebc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ec0:	4b42      	ldr	r3, [pc, #264]	@ (8000fcc <Motors_Speed_inPercent+0x310>)
 8000ec2:	edc3 7a00 	vstr	s15, [r3]
 8000ec6:	4b41      	ldr	r3, [pc, #260]	@ (8000fcc <Motors_Speed_inPercent+0x310>)
 8000ec8:	ed93 7a00 	vldr	s14, [r3]
 8000ecc:	4b41      	ldr	r3, [pc, #260]	@ (8000fd4 <Motors_Speed_inPercent+0x318>)
 8000ece:	edd3 7a00 	vldr	s15, [r3]
 8000ed2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eda:	dd28      	ble.n	8000f2e <Motors_Speed_inPercent+0x272>
 8000edc:	4b3d      	ldr	r3, [pc, #244]	@ (8000fd4 <Motors_Speed_inPercent+0x318>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a3a      	ldr	r2, [pc, #232]	@ (8000fcc <Motors_Speed_inPercent+0x310>)
 8000ee2:	6013      	str	r3, [r2, #0]
 8000ee4:	e023      	b.n	8000f2e <Motors_Speed_inPercent+0x272>
        else if (s_curR > s_tgtR) { s_curR -= step; if (s_curR < s_tgtR) s_curR = s_tgtR; }
 8000ee6:	4b39      	ldr	r3, [pc, #228]	@ (8000fcc <Motors_Speed_inPercent+0x310>)
 8000ee8:	ed93 7a00 	vldr	s14, [r3]
 8000eec:	4b39      	ldr	r3, [pc, #228]	@ (8000fd4 <Motors_Speed_inPercent+0x318>)
 8000eee:	edd3 7a00 	vldr	s15, [r3]
 8000ef2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000efa:	dd18      	ble.n	8000f2e <Motors_Speed_inPercent+0x272>
 8000efc:	4b33      	ldr	r3, [pc, #204]	@ (8000fcc <Motors_Speed_inPercent+0x310>)
 8000efe:	ed93 7a00 	vldr	s14, [r3]
 8000f02:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f0a:	4b30      	ldr	r3, [pc, #192]	@ (8000fcc <Motors_Speed_inPercent+0x310>)
 8000f0c:	edc3 7a00 	vstr	s15, [r3]
 8000f10:	4b2e      	ldr	r3, [pc, #184]	@ (8000fcc <Motors_Speed_inPercent+0x310>)
 8000f12:	ed93 7a00 	vldr	s14, [r3]
 8000f16:	4b2f      	ldr	r3, [pc, #188]	@ (8000fd4 <Motors_Speed_inPercent+0x318>)
 8000f18:	edd3 7a00 	vldr	s15, [r3]
 8000f1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f24:	d503      	bpl.n	8000f2e <Motors_Speed_inPercent+0x272>
 8000f26:	4b2b      	ldr	r3, [pc, #172]	@ (8000fd4 <Motors_Speed_inPercent+0x318>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a28      	ldr	r2, [pc, #160]	@ (8000fcc <Motors_Speed_inPercent+0x310>)
 8000f2c:	6013      	str	r3, [r2, #0]
    }

    if (wantFlipL && s_curL == 0.0f) {
 8000f2e:	7d7b      	ldrb	r3, [r7, #21]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d00f      	beq.n	8000f54 <Motors_Speed_inPercent+0x298>
 8000f34:	4b24      	ldr	r3, [pc, #144]	@ (8000fc8 <Motors_Speed_inPercent+0x30c>)
 8000f36:	edd3 7a00 	vldr	s15, [r3]
 8000f3a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000f3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f42:	d107      	bne.n	8000f54 <Motors_Speed_inPercent+0x298>
        s_dirL = reqDirL;
 8000f44:	4a1e      	ldr	r2, [pc, #120]	@ (8000fc0 <Motors_Speed_inPercent+0x304>)
 8000f46:	7dfb      	ldrb	r3, [r7, #23]
 8000f48:	7013      	strb	r3, [r2, #0]
        motor_set_dir_left(s_dirL);
 8000f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc0 <Motors_Speed_inPercent+0x304>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f7ff fe16 	bl	8000b80 <motor_set_dir_left>
    }
    if (wantFlipR && s_curR == 0.0f) {
 8000f54:	7d3b      	ldrb	r3, [r7, #20]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d00f      	beq.n	8000f7a <Motors_Speed_inPercent+0x2be>
 8000f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000fcc <Motors_Speed_inPercent+0x310>)
 8000f5c:	edd3 7a00 	vldr	s15, [r3]
 8000f60:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f68:	d107      	bne.n	8000f7a <Motors_Speed_inPercent+0x2be>
        s_dirR = reqDirR;
 8000f6a:	4a16      	ldr	r2, [pc, #88]	@ (8000fc4 <Motors_Speed_inPercent+0x308>)
 8000f6c:	7dbb      	ldrb	r3, [r7, #22]
 8000f6e:	7013      	strb	r3, [r2, #0]
        motor_set_dir_right(s_dirR);
 8000f70:	4b14      	ldr	r3, [pc, #80]	@ (8000fc4 <Motors_Speed_inPercent+0x308>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fe18 	bl	8000baa <motor_set_dir_right>
    }

    pwm_set_freq_50pct(&LEFT_TIM,  LEFT_CH,  &s_runL, pct_to_freq_hz(s_curL));
 8000f7a:	4b13      	ldr	r3, [pc, #76]	@ (8000fc8 <Motors_Speed_inPercent+0x30c>)
 8000f7c:	edd3 7a00 	vldr	s15, [r3]
 8000f80:	eeb0 0a67 	vmov.f32	s0, s15
 8000f84:	f7ff fd3a 	bl	80009fc <pct_to_freq_hz>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	4a16      	ldr	r2, [pc, #88]	@ (8000fe4 <Motors_Speed_inPercent+0x328>)
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	4816      	ldr	r0, [pc, #88]	@ (8000fe8 <Motors_Speed_inPercent+0x32c>)
 8000f90:	f7ff fd7a 	bl	8000a88 <pwm_set_freq_50pct>
    pwm_set_freq_50pct(&RIGHT_TIM, RIGHT_CH, &s_runR, pct_to_freq_hz(s_curR));
 8000f94:	4b0d      	ldr	r3, [pc, #52]	@ (8000fcc <Motors_Speed_inPercent+0x310>)
 8000f96:	edd3 7a00 	vldr	s15, [r3]
 8000f9a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f9e:	f7ff fd2d 	bl	80009fc <pct_to_freq_hz>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	4a11      	ldr	r2, [pc, #68]	@ (8000fec <Motors_Speed_inPercent+0x330>)
 8000fa6:	2104      	movs	r1, #4
 8000fa8:	4811      	ldr	r0, [pc, #68]	@ (8000ff0 <Motors_Speed_inPercent+0x334>)
 8000faa:	f7ff fd6d 	bl	8000a88 <pwm_set_freq_50pct>
 8000fae:	e000      	b.n	8000fb2 <Motors_Speed_inPercent+0x2f6>
    if ((now - s_lastTick) < g_step_period_ms) return;
 8000fb0:	bf00      	nop
}
 8000fb2:	3720      	adds	r7, #32
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	42c80000 	.word	0x42c80000
 8000fbc:	42c80000 	.word	0x42c80000
 8000fc0:	20000172 	.word	0x20000172
 8000fc4:	20000173 	.word	0x20000173
 8000fc8:	2000015c 	.word	0x2000015c
 8000fcc:	20000160 	.word	0x20000160
 8000fd0:	20000164 	.word	0x20000164
 8000fd4:	20000168 	.word	0x20000168
 8000fd8:	2000016c 	.word	0x2000016c
 8000fdc:	20000004 	.word	0x20000004
 8000fe0:	20000008 	.word	0x20000008
 8000fe4:	20000170 	.word	0x20000170
 8000fe8:	2000003c 	.word	0x2000003c
 8000fec:	20000171 	.word	0x20000171
 8000ff0:	20000088 	.word	0x20000088

08000ff4 <Motors_Control>:

// Update motors speed via controls
void Motors_Control(uint8_t keys_state) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	71fb      	strb	r3, [r7, #7]
	float left  = 0.0f;
 8000ffe:	f04f 0300 	mov.w	r3, #0
 8001002:	60fb      	str	r3, [r7, #12]
	float right = 0.0f;
 8001004:	f04f 0300 	mov.w	r3, #0
 8001008:	60bb      	str	r3, [r7, #8]

	if (g_keys_state & KEY_SPACE) { // brake
 800100a:	4b2c      	ldr	r3, [pc, #176]	@ (80010bc <Motors_Control+0xc8>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	b2db      	uxtb	r3, r3
 8001010:	f003 0310 	and.w	r3, r3, #16
 8001014:	2b00      	cmp	r3, #0
 8001016:	d00f      	beq.n	8001038 <Motors_Control+0x44>
		left  = 0.0f;
 8001018:	f04f 0300 	mov.w	r3, #0
 800101c:	60fb      	str	r3, [r7, #12]
		right = 0.0f;
 800101e:	f04f 0300 	mov.w	r3, #0
 8001022:	60bb      	str	r3, [r7, #8]
		Motors_Speed_inPercent(left, right);
 8001024:	edd7 0a02 	vldr	s1, [r7, #8]
 8001028:	ed97 0a03 	vldr	s0, [r7, #12]
 800102c:	f7ff fe46 	bl	8000cbc <Motors_Speed_inPercent>
		Motors_Brake(true);
 8001030:	2001      	movs	r0, #1
 8001032:	f7ff fdcf 	bl	8000bd4 <Motors_Brake>
 8001036:	e037      	b.n	80010a8 <Motors_Control+0xb4>
	} else {
		Motors_Brake(false);
 8001038:	2000      	movs	r0, #0
 800103a:	f7ff fdcb 	bl	8000bd4 <Motors_Brake>

		if (g_keys_state & KEY_W) { 		// forward
 800103e:	4b1f      	ldr	r3, [pc, #124]	@ (80010bc <Motors_Control+0xc8>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	b2db      	uxtb	r3, r3
 8001044:	f003 0301 	and.w	r3, r3, #1
 8001048:	2b00      	cmp	r3, #0
 800104a:	d005      	beq.n	8001058 <Motors_Control+0x64>
			left  = -1.0f;
 800104c:	4b1c      	ldr	r3, [pc, #112]	@ (80010c0 <Motors_Control+0xcc>)
 800104e:	60fb      	str	r3, [r7, #12]
			right = 1.0f;
 8001050:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001054:	60bb      	str	r3, [r7, #8]
 8001056:	e027      	b.n	80010a8 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_S) {  // reverse
 8001058:	4b18      	ldr	r3, [pc, #96]	@ (80010bc <Motors_Control+0xc8>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	b2db      	uxtb	r3, r3
 800105e:	f003 0304 	and.w	r3, r3, #4
 8001062:	2b00      	cmp	r3, #0
 8001064:	d005      	beq.n	8001072 <Motors_Control+0x7e>
			left  = 1.0f;
 8001066:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800106a:	60fb      	str	r3, [r7, #12]
			right = -1.0f;
 800106c:	4b14      	ldr	r3, [pc, #80]	@ (80010c0 <Motors_Control+0xcc>)
 800106e:	60bb      	str	r3, [r7, #8]
 8001070:	e01a      	b.n	80010a8 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_A) {  // turn left
 8001072:	4b12      	ldr	r3, [pc, #72]	@ (80010bc <Motors_Control+0xc8>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	b2db      	uxtb	r3, r3
 8001078:	f003 0302 	and.w	r3, r3, #2
 800107c:	2b00      	cmp	r3, #0
 800107e:	d006      	beq.n	800108e <Motors_Control+0x9a>
			left  = 0.5f;
 8001080:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001084:	60fb      	str	r3, [r7, #12]
			right = 0.5f;
 8001086:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800108a:	60bb      	str	r3, [r7, #8]
 800108c:	e00c      	b.n	80010a8 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_D) {  // turn right
 800108e:	4b0b      	ldr	r3, [pc, #44]	@ (80010bc <Motors_Control+0xc8>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	b2db      	uxtb	r3, r3
 8001094:	f003 0308 	and.w	r3, r3, #8
 8001098:	2b00      	cmp	r3, #0
 800109a:	d005      	beq.n	80010a8 <Motors_Control+0xb4>
			left  = -0.5f;
 800109c:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 80010a0:	60fb      	str	r3, [r7, #12]
			right = -0.5f;
 80010a2:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 80010a6:	60bb      	str	r3, [r7, #8]
		}
	}

	Motors_Speed_inPercent(left, right);
 80010a8:	edd7 0a02 	vldr	s1, [r7, #8]
 80010ac:	ed97 0a03 	vldr	s0, [r7, #12]
 80010b0:	f7ff fe04 	bl	8000cbc <Motors_Speed_inPercent>
}
 80010b4:	bf00      	nop
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20000030 	.word	0x20000030
 80010c0:	bf800000 	.word	0xbf800000

080010c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80010c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010fc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80010c8:	f7ff fa2a 	bl	8000520 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010cc:	480c      	ldr	r0, [pc, #48]	@ (8001100 <LoopForever+0x6>)
  ldr r1, =_edata
 80010ce:	490d      	ldr	r1, [pc, #52]	@ (8001104 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001108 <LoopForever+0xe>)
  movs r3, #0
 80010d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010d4:	e002      	b.n	80010dc <LoopCopyDataInit>

080010d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010da:	3304      	adds	r3, #4

080010dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010e0:	d3f9      	bcc.n	80010d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010e2:	4a0a      	ldr	r2, [pc, #40]	@ (800110c <LoopForever+0x12>)
  ldr r4, =_ebss
 80010e4:	4c0a      	ldr	r4, [pc, #40]	@ (8001110 <LoopForever+0x16>)
  movs r3, #0
 80010e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010e8:	e001      	b.n	80010ee <LoopFillZerobss>

080010ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010ec:	3204      	adds	r2, #4

080010ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010f0:	d3fb      	bcc.n	80010ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010f2:	f004 f933 	bl	800535c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80010f6:	f7ff f941 	bl	800037c <main>

080010fa <LoopForever>:

LoopForever:
    b LoopForever
 80010fa:	e7fe      	b.n	80010fa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80010fc:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001100:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001104:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001108:	080053fc 	.word	0x080053fc
  ldr r2, =_sbss
 800110c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001110:	20000178 	.word	0x20000178

08001114 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001114:	e7fe      	b.n	8001114 <ADC1_2_IRQHandler>
	...

08001118 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800111c:	4b08      	ldr	r3, [pc, #32]	@ (8001140 <HAL_Init+0x28>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a07      	ldr	r2, [pc, #28]	@ (8001140 <HAL_Init+0x28>)
 8001122:	f043 0310 	orr.w	r3, r3, #16
 8001126:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001128:	2003      	movs	r0, #3
 800112a:	f000 f92b 	bl	8001384 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800112e:	200f      	movs	r0, #15
 8001130:	f000 f808 	bl	8001144 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001134:	f7ff f996 	bl	8000464 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001138:	2300      	movs	r3, #0
}
 800113a:	4618      	mov	r0, r3
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40022000 	.word	0x40022000

08001144 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800114c:	4b12      	ldr	r3, [pc, #72]	@ (8001198 <HAL_InitTick+0x54>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	4b12      	ldr	r3, [pc, #72]	@ (800119c <HAL_InitTick+0x58>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	4619      	mov	r1, r3
 8001156:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800115a:	fbb3 f3f1 	udiv	r3, r3, r1
 800115e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001162:	4618      	mov	r0, r3
 8001164:	f000 f943 	bl	80013ee <HAL_SYSTICK_Config>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
 8001170:	e00e      	b.n	8001190 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2b0f      	cmp	r3, #15
 8001176:	d80a      	bhi.n	800118e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001178:	2200      	movs	r2, #0
 800117a:	6879      	ldr	r1, [r7, #4]
 800117c:	f04f 30ff 	mov.w	r0, #4294967295
 8001180:	f000 f90b 	bl	800139a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001184:	4a06      	ldr	r2, [pc, #24]	@ (80011a0 <HAL_InitTick+0x5c>)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800118a:	2300      	movs	r3, #0
 800118c:	e000      	b.n	8001190 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
}
 8001190:	4618      	mov	r0, r3
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000000 	.word	0x20000000
 800119c:	20000010 	.word	0x20000010
 80011a0:	2000000c 	.word	0x2000000c

080011a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011a8:	4b06      	ldr	r3, [pc, #24]	@ (80011c4 <HAL_IncTick+0x20>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	461a      	mov	r2, r3
 80011ae:	4b06      	ldr	r3, [pc, #24]	@ (80011c8 <HAL_IncTick+0x24>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4413      	add	r3, r2
 80011b4:	4a04      	ldr	r2, [pc, #16]	@ (80011c8 <HAL_IncTick+0x24>)
 80011b6:	6013      	str	r3, [r2, #0]
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	20000010 	.word	0x20000010
 80011c8:	20000174 	.word	0x20000174

080011cc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  return uwTick;  
 80011d0:	4b03      	ldr	r3, [pc, #12]	@ (80011e0 <HAL_GetTick+0x14>)
 80011d2:	681b      	ldr	r3, [r3, #0]
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	20000174 	.word	0x20000174

080011e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	f003 0307 	and.w	r3, r3, #7
 80011f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001228 <__NVIC_SetPriorityGrouping+0x44>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011fa:	68ba      	ldr	r2, [r7, #8]
 80011fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001200:	4013      	ands	r3, r2
 8001202:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800120c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001210:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001216:	4a04      	ldr	r2, [pc, #16]	@ (8001228 <__NVIC_SetPriorityGrouping+0x44>)
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	60d3      	str	r3, [r2, #12]
}
 800121c:	bf00      	nop
 800121e:	3714      	adds	r7, #20
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	e000ed00 	.word	0xe000ed00

0800122c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001230:	4b04      	ldr	r3, [pc, #16]	@ (8001244 <__NVIC_GetPriorityGrouping+0x18>)
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	0a1b      	lsrs	r3, r3, #8
 8001236:	f003 0307 	and.w	r3, r3, #7
}
 800123a:	4618      	mov	r0, r3
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001256:	2b00      	cmp	r3, #0
 8001258:	db0b      	blt.n	8001272 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	f003 021f 	and.w	r2, r3, #31
 8001260:	4907      	ldr	r1, [pc, #28]	@ (8001280 <__NVIC_EnableIRQ+0x38>)
 8001262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001266:	095b      	lsrs	r3, r3, #5
 8001268:	2001      	movs	r0, #1
 800126a:	fa00 f202 	lsl.w	r2, r0, r2
 800126e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	e000e100 	.word	0xe000e100

08001284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	6039      	str	r1, [r7, #0]
 800128e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001294:	2b00      	cmp	r3, #0
 8001296:	db0a      	blt.n	80012ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	b2da      	uxtb	r2, r3
 800129c:	490c      	ldr	r1, [pc, #48]	@ (80012d0 <__NVIC_SetPriority+0x4c>)
 800129e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a2:	0112      	lsls	r2, r2, #4
 80012a4:	b2d2      	uxtb	r2, r2
 80012a6:	440b      	add	r3, r1
 80012a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012ac:	e00a      	b.n	80012c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	b2da      	uxtb	r2, r3
 80012b2:	4908      	ldr	r1, [pc, #32]	@ (80012d4 <__NVIC_SetPriority+0x50>)
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	f003 030f 	and.w	r3, r3, #15
 80012ba:	3b04      	subs	r3, #4
 80012bc:	0112      	lsls	r2, r2, #4
 80012be:	b2d2      	uxtb	r2, r2
 80012c0:	440b      	add	r3, r1
 80012c2:	761a      	strb	r2, [r3, #24]
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr
 80012d0:	e000e100 	.word	0xe000e100
 80012d4:	e000ed00 	.word	0xe000ed00

080012d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012d8:	b480      	push	{r7}
 80012da:	b089      	sub	sp, #36	@ 0x24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	f1c3 0307 	rsb	r3, r3, #7
 80012f2:	2b04      	cmp	r3, #4
 80012f4:	bf28      	it	cs
 80012f6:	2304      	movcs	r3, #4
 80012f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	3304      	adds	r3, #4
 80012fe:	2b06      	cmp	r3, #6
 8001300:	d902      	bls.n	8001308 <NVIC_EncodePriority+0x30>
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	3b03      	subs	r3, #3
 8001306:	e000      	b.n	800130a <NVIC_EncodePriority+0x32>
 8001308:	2300      	movs	r3, #0
 800130a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800130c:	f04f 32ff 	mov.w	r2, #4294967295
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	fa02 f303 	lsl.w	r3, r2, r3
 8001316:	43da      	mvns	r2, r3
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	401a      	ands	r2, r3
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001320:	f04f 31ff 	mov.w	r1, #4294967295
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	fa01 f303 	lsl.w	r3, r1, r3
 800132a:	43d9      	mvns	r1, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001330:	4313      	orrs	r3, r2
         );
}
 8001332:	4618      	mov	r0, r3
 8001334:	3724      	adds	r7, #36	@ 0x24
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
	...

08001340 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	3b01      	subs	r3, #1
 800134c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001350:	d301      	bcc.n	8001356 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001352:	2301      	movs	r3, #1
 8001354:	e00f      	b.n	8001376 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001356:	4a0a      	ldr	r2, [pc, #40]	@ (8001380 <SysTick_Config+0x40>)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3b01      	subs	r3, #1
 800135c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800135e:	210f      	movs	r1, #15
 8001360:	f04f 30ff 	mov.w	r0, #4294967295
 8001364:	f7ff ff8e 	bl	8001284 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001368:	4b05      	ldr	r3, [pc, #20]	@ (8001380 <SysTick_Config+0x40>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800136e:	4b04      	ldr	r3, [pc, #16]	@ (8001380 <SysTick_Config+0x40>)
 8001370:	2207      	movs	r2, #7
 8001372:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	e000e010 	.word	0xe000e010

08001384 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f7ff ff29 	bl	80011e4 <__NVIC_SetPriorityGrouping>
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b086      	sub	sp, #24
 800139e:	af00      	add	r7, sp, #0
 80013a0:	4603      	mov	r3, r0
 80013a2:	60b9      	str	r1, [r7, #8]
 80013a4:	607a      	str	r2, [r7, #4]
 80013a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013a8:	2300      	movs	r3, #0
 80013aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013ac:	f7ff ff3e 	bl	800122c <__NVIC_GetPriorityGrouping>
 80013b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	68b9      	ldr	r1, [r7, #8]
 80013b6:	6978      	ldr	r0, [r7, #20]
 80013b8:	f7ff ff8e 	bl	80012d8 <NVIC_EncodePriority>
 80013bc:	4602      	mov	r2, r0
 80013be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013c2:	4611      	mov	r1, r2
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff5d 	bl	8001284 <__NVIC_SetPriority>
}
 80013ca:	bf00      	nop
 80013cc:	3718      	adds	r7, #24
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	4603      	mov	r3, r0
 80013da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff ff31 	bl	8001248 <__NVIC_EnableIRQ>
}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b082      	sub	sp, #8
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f7ff ffa2 	bl	8001340 <SysTick_Config>
 80013fc:	4603      	mov	r3, r0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001406:	b480      	push	{r7}
 8001408:	b083      	sub	sp, #12
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d101      	bne.n	8001418 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e02e      	b.n	8001476 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800141e:	2b02      	cmp	r3, #2
 8001420:	d008      	beq.n	8001434 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2204      	movs	r2, #4
 8001426:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2200      	movs	r2, #0
 800142c:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	e020      	b.n	8001476 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f022 020e 	bic.w	r2, r2, #14
 8001442:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f022 0201 	bic.w	r2, r2, #1
 8001452:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800145c:	2101      	movs	r1, #1
 800145e:	fa01 f202 	lsl.w	r2, r1, r2
 8001462:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2201      	movs	r2, #1
 8001468:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2200      	movs	r2, #0
 8001470:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr

08001482 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b084      	sub	sp, #16
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800148a:	2300      	movs	r3, #0
 800148c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001494:	2b02      	cmp	r3, #2
 8001496:	d005      	beq.n	80014a4 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2204      	movs	r2, #4
 800149c:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	73fb      	strb	r3, [r7, #15]
 80014a2:	e027      	b.n	80014f4 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f022 020e 	bic.w	r2, r2, #14
 80014b2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f022 0201 	bic.w	r2, r2, #1
 80014c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014cc:	2101      	movs	r1, #1
 80014ce:	fa01 f202 	lsl.w	r2, r1, r2
 80014d2:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2201      	movs	r2, #1
 80014d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2200      	movs	r2, #0
 80014e0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d003      	beq.n	80014f4 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	4798      	blx	r3
    }
  }
  return status;
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
	...

08001500 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001500:	b480      	push	{r7}
 8001502:	b087      	sub	sp, #28
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800150a:	2300      	movs	r3, #0
 800150c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800150e:	e14e      	b.n	80017ae <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	2101      	movs	r1, #1
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	fa01 f303 	lsl.w	r3, r1, r3
 800151c:	4013      	ands	r3, r2
 800151e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	f000 8140 	beq.w	80017a8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f003 0303 	and.w	r3, r3, #3
 8001530:	2b01      	cmp	r3, #1
 8001532:	d005      	beq.n	8001540 <HAL_GPIO_Init+0x40>
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f003 0303 	and.w	r3, r3, #3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d130      	bne.n	80015a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	2203      	movs	r2, #3
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	43db      	mvns	r3, r3
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	4013      	ands	r3, r2
 8001556:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	68da      	ldr	r2, [r3, #12]
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	fa02 f303 	lsl.w	r3, r2, r3
 8001564:	693a      	ldr	r2, [r7, #16]
 8001566:	4313      	orrs	r3, r2
 8001568:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	693a      	ldr	r2, [r7, #16]
 800156e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001576:	2201      	movs	r2, #1
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	43db      	mvns	r3, r3
 8001580:	693a      	ldr	r2, [r7, #16]
 8001582:	4013      	ands	r3, r2
 8001584:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	091b      	lsrs	r3, r3, #4
 800158c:	f003 0201 	and.w	r2, r3, #1
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	4313      	orrs	r3, r2
 800159a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	693a      	ldr	r2, [r7, #16]
 80015a0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	f003 0303 	and.w	r3, r3, #3
 80015aa:	2b03      	cmp	r3, #3
 80015ac:	d017      	beq.n	80015de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	68db      	ldr	r3, [r3, #12]
 80015b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	2203      	movs	r2, #3
 80015ba:	fa02 f303 	lsl.w	r3, r2, r3
 80015be:	43db      	mvns	r3, r3
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	4013      	ands	r3, r2
 80015c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	689a      	ldr	r2, [r3, #8]
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	005b      	lsls	r3, r3, #1
 80015ce:	fa02 f303 	lsl.w	r3, r2, r3
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	f003 0303 	and.w	r3, r3, #3
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d123      	bne.n	8001632 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	08da      	lsrs	r2, r3, #3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	3208      	adds	r2, #8
 80015f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	f003 0307 	and.w	r3, r3, #7
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	220f      	movs	r2, #15
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	43db      	mvns	r3, r3
 8001608:	693a      	ldr	r2, [r7, #16]
 800160a:	4013      	ands	r3, r2
 800160c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	691a      	ldr	r2, [r3, #16]
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	f003 0307 	and.w	r3, r3, #7
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	fa02 f303 	lsl.w	r3, r2, r3
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	4313      	orrs	r3, r2
 8001622:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	08da      	lsrs	r2, r3, #3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	3208      	adds	r2, #8
 800162c:	6939      	ldr	r1, [r7, #16]
 800162e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	2203      	movs	r2, #3
 800163e:	fa02 f303 	lsl.w	r3, r2, r3
 8001642:	43db      	mvns	r3, r3
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	4013      	ands	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f003 0203 	and.w	r2, r3, #3
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	4313      	orrs	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	693a      	ldr	r2, [r7, #16]
 8001664:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800166e:	2b00      	cmp	r3, #0
 8001670:	f000 809a 	beq.w	80017a8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001674:	4b55      	ldr	r3, [pc, #340]	@ (80017cc <HAL_GPIO_Init+0x2cc>)
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	4a54      	ldr	r2, [pc, #336]	@ (80017cc <HAL_GPIO_Init+0x2cc>)
 800167a:	f043 0301 	orr.w	r3, r3, #1
 800167e:	6193      	str	r3, [r2, #24]
 8001680:	4b52      	ldr	r3, [pc, #328]	@ (80017cc <HAL_GPIO_Init+0x2cc>)
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	60bb      	str	r3, [r7, #8]
 800168a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800168c:	4a50      	ldr	r2, [pc, #320]	@ (80017d0 <HAL_GPIO_Init+0x2d0>)
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	089b      	lsrs	r3, r3, #2
 8001692:	3302      	adds	r3, #2
 8001694:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001698:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	f003 0303 	and.w	r3, r3, #3
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	220f      	movs	r2, #15
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	43db      	mvns	r3, r3
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	4013      	ands	r3, r2
 80016ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80016b6:	d013      	beq.n	80016e0 <HAL_GPIO_Init+0x1e0>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4a46      	ldr	r2, [pc, #280]	@ (80017d4 <HAL_GPIO_Init+0x2d4>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d00d      	beq.n	80016dc <HAL_GPIO_Init+0x1dc>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	4a45      	ldr	r2, [pc, #276]	@ (80017d8 <HAL_GPIO_Init+0x2d8>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d007      	beq.n	80016d8 <HAL_GPIO_Init+0x1d8>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	4a44      	ldr	r2, [pc, #272]	@ (80017dc <HAL_GPIO_Init+0x2dc>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d101      	bne.n	80016d4 <HAL_GPIO_Init+0x1d4>
 80016d0:	2303      	movs	r3, #3
 80016d2:	e006      	b.n	80016e2 <HAL_GPIO_Init+0x1e2>
 80016d4:	2305      	movs	r3, #5
 80016d6:	e004      	b.n	80016e2 <HAL_GPIO_Init+0x1e2>
 80016d8:	2302      	movs	r3, #2
 80016da:	e002      	b.n	80016e2 <HAL_GPIO_Init+0x1e2>
 80016dc:	2301      	movs	r3, #1
 80016de:	e000      	b.n	80016e2 <HAL_GPIO_Init+0x1e2>
 80016e0:	2300      	movs	r3, #0
 80016e2:	697a      	ldr	r2, [r7, #20]
 80016e4:	f002 0203 	and.w	r2, r2, #3
 80016e8:	0092      	lsls	r2, r2, #2
 80016ea:	4093      	lsls	r3, r2
 80016ec:	693a      	ldr	r2, [r7, #16]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80016f2:	4937      	ldr	r1, [pc, #220]	@ (80017d0 <HAL_GPIO_Init+0x2d0>)
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	089b      	lsrs	r3, r3, #2
 80016f8:	3302      	adds	r3, #2
 80016fa:	693a      	ldr	r2, [r7, #16]
 80016fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001700:	4b37      	ldr	r3, [pc, #220]	@ (80017e0 <HAL_GPIO_Init+0x2e0>)
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	43db      	mvns	r3, r3
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	4013      	ands	r3, r2
 800170e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001718:	2b00      	cmp	r3, #0
 800171a:	d003      	beq.n	8001724 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	4313      	orrs	r3, r2
 8001722:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001724:	4a2e      	ldr	r2, [pc, #184]	@ (80017e0 <HAL_GPIO_Init+0x2e0>)
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800172a:	4b2d      	ldr	r3, [pc, #180]	@ (80017e0 <HAL_GPIO_Init+0x2e0>)
 800172c:	68db      	ldr	r3, [r3, #12]
 800172e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	43db      	mvns	r3, r3
 8001734:	693a      	ldr	r2, [r7, #16]
 8001736:	4013      	ands	r3, r2
 8001738:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d003      	beq.n	800174e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	4313      	orrs	r3, r2
 800174c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800174e:	4a24      	ldr	r2, [pc, #144]	@ (80017e0 <HAL_GPIO_Init+0x2e0>)
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001754:	4b22      	ldr	r3, [pc, #136]	@ (80017e0 <HAL_GPIO_Init+0x2e0>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	43db      	mvns	r3, r3
 800175e:	693a      	ldr	r2, [r7, #16]
 8001760:	4013      	ands	r3, r2
 8001762:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800176c:	2b00      	cmp	r3, #0
 800176e:	d003      	beq.n	8001778 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001770:	693a      	ldr	r2, [r7, #16]
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	4313      	orrs	r3, r2
 8001776:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001778:	4a19      	ldr	r2, [pc, #100]	@ (80017e0 <HAL_GPIO_Init+0x2e0>)
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800177e:	4b18      	ldr	r3, [pc, #96]	@ (80017e0 <HAL_GPIO_Init+0x2e0>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	43db      	mvns	r3, r3
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	4013      	ands	r3, r2
 800178c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d003      	beq.n	80017a2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	4313      	orrs	r3, r2
 80017a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80017a2:	4a0f      	ldr	r2, [pc, #60]	@ (80017e0 <HAL_GPIO_Init+0x2e0>)
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	3301      	adds	r3, #1
 80017ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	fa22 f303 	lsr.w	r3, r2, r3
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	f47f aea9 	bne.w	8001510 <HAL_GPIO_Init+0x10>
  }
}
 80017be:	bf00      	nop
 80017c0:	bf00      	nop
 80017c2:	371c      	adds	r7, #28
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	40021000 	.word	0x40021000
 80017d0:	40010000 	.word	0x40010000
 80017d4:	48000400 	.word	0x48000400
 80017d8:	48000800 	.word	0x48000800
 80017dc:	48000c00 	.word	0x48000c00
 80017e0:	40010400 	.word	0x40010400

080017e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	460b      	mov	r3, r1
 80017ee:	807b      	strh	r3, [r7, #2]
 80017f0:	4613      	mov	r3, r2
 80017f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017f4:	787b      	ldrb	r3, [r7, #1]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d003      	beq.n	8001802 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017fa:	887a      	ldrh	r2, [r7, #2]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001800:	e002      	b.n	8001808 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001802:	887a      	ldrh	r2, [r7, #2]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800181a:	af00      	add	r7, sp, #0
 800181c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001820:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001824:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001826:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800182a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d102      	bne.n	800183a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	f000 bff4 	b.w	8002822 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800183a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800183e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0301 	and.w	r3, r3, #1
 800184a:	2b00      	cmp	r3, #0
 800184c:	f000 816d 	beq.w	8001b2a <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001850:	4bb4      	ldr	r3, [pc, #720]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f003 030c 	and.w	r3, r3, #12
 8001858:	2b04      	cmp	r3, #4
 800185a:	d00c      	beq.n	8001876 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800185c:	4bb1      	ldr	r3, [pc, #708]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f003 030c 	and.w	r3, r3, #12
 8001864:	2b08      	cmp	r3, #8
 8001866:	d157      	bne.n	8001918 <HAL_RCC_OscConfig+0x104>
 8001868:	4bae      	ldr	r3, [pc, #696]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001870:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001874:	d150      	bne.n	8001918 <HAL_RCC_OscConfig+0x104>
 8001876:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800187a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800187e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001882:	fa93 f3a3 	rbit	r3, r3
 8001886:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800188a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800188e:	fab3 f383 	clz	r3, r3
 8001892:	b2db      	uxtb	r3, r3
 8001894:	2b3f      	cmp	r3, #63	@ 0x3f
 8001896:	d802      	bhi.n	800189e <HAL_RCC_OscConfig+0x8a>
 8001898:	4ba2      	ldr	r3, [pc, #648]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	e015      	b.n	80018ca <HAL_RCC_OscConfig+0xb6>
 800189e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80018a2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80018aa:	fa93 f3a3 	rbit	r3, r3
 80018ae:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80018b2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80018b6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80018ba:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80018be:	fa93 f3a3 	rbit	r3, r3
 80018c2:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80018c6:	4b97      	ldr	r3, [pc, #604]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 80018c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ca:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80018ce:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80018d2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80018d6:	fa92 f2a2 	rbit	r2, r2
 80018da:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80018de:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80018e2:	fab2 f282 	clz	r2, r2
 80018e6:	b2d2      	uxtb	r2, r2
 80018e8:	f042 0220 	orr.w	r2, r2, #32
 80018ec:	b2d2      	uxtb	r2, r2
 80018ee:	f002 021f 	and.w	r2, r2, #31
 80018f2:	2101      	movs	r1, #1
 80018f4:	fa01 f202 	lsl.w	r2, r1, r2
 80018f8:	4013      	ands	r3, r2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f000 8114 	beq.w	8001b28 <HAL_RCC_OscConfig+0x314>
 8001900:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001904:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	2b00      	cmp	r3, #0
 800190e:	f040 810b 	bne.w	8001b28 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	f000 bf85 	b.w	8002822 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001918:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800191c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001928:	d106      	bne.n	8001938 <HAL_RCC_OscConfig+0x124>
 800192a:	4b7e      	ldr	r3, [pc, #504]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a7d      	ldr	r2, [pc, #500]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 8001930:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001934:	6013      	str	r3, [r2, #0]
 8001936:	e036      	b.n	80019a6 <HAL_RCC_OscConfig+0x192>
 8001938:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800193c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d10c      	bne.n	8001962 <HAL_RCC_OscConfig+0x14e>
 8001948:	4b76      	ldr	r3, [pc, #472]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a75      	ldr	r2, [pc, #468]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 800194e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001952:	6013      	str	r3, [r2, #0]
 8001954:	4b73      	ldr	r3, [pc, #460]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a72      	ldr	r2, [pc, #456]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 800195a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800195e:	6013      	str	r3, [r2, #0]
 8001960:	e021      	b.n	80019a6 <HAL_RCC_OscConfig+0x192>
 8001962:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001966:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001972:	d10c      	bne.n	800198e <HAL_RCC_OscConfig+0x17a>
 8001974:	4b6b      	ldr	r3, [pc, #428]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a6a      	ldr	r2, [pc, #424]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 800197a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800197e:	6013      	str	r3, [r2, #0]
 8001980:	4b68      	ldr	r3, [pc, #416]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a67      	ldr	r2, [pc, #412]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 8001986:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800198a:	6013      	str	r3, [r2, #0]
 800198c:	e00b      	b.n	80019a6 <HAL_RCC_OscConfig+0x192>
 800198e:	4b65      	ldr	r3, [pc, #404]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a64      	ldr	r2, [pc, #400]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 8001994:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001998:	6013      	str	r3, [r2, #0]
 800199a:	4b62      	ldr	r3, [pc, #392]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a61      	ldr	r2, [pc, #388]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 80019a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019a4:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80019a6:	4b5f      	ldr	r3, [pc, #380]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 80019a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019aa:	f023 020f 	bic.w	r2, r3, #15
 80019ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019b2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	495a      	ldr	r1, [pc, #360]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 80019bc:	4313      	orrs	r3, r2
 80019be:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019c4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d054      	beq.n	8001a7a <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d0:	f7ff fbfc 	bl	80011cc <HAL_GetTick>
 80019d4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019d8:	e00a      	b.n	80019f0 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019da:	f7ff fbf7 	bl	80011cc <HAL_GetTick>
 80019de:	4602      	mov	r2, r0
 80019e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b64      	cmp	r3, #100	@ 0x64
 80019e8:	d902      	bls.n	80019f0 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	f000 bf19 	b.w	8002822 <HAL_RCC_OscConfig+0x100e>
 80019f0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80019f4:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80019fc:	fa93 f3a3 	rbit	r3, r3
 8001a00:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001a04:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a08:	fab3 f383 	clz	r3, r3
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a10:	d802      	bhi.n	8001a18 <HAL_RCC_OscConfig+0x204>
 8001a12:	4b44      	ldr	r3, [pc, #272]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	e015      	b.n	8001a44 <HAL_RCC_OscConfig+0x230>
 8001a18:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a1c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a20:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001a24:	fa93 f3a3 	rbit	r3, r3
 8001a28:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001a2c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a30:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001a34:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001a38:	fa93 f3a3 	rbit	r3, r3
 8001a3c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001a40:	4b38      	ldr	r3, [pc, #224]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 8001a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a44:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001a48:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001a4c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001a50:	fa92 f2a2 	rbit	r2, r2
 8001a54:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001a58:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001a5c:	fab2 f282 	clz	r2, r2
 8001a60:	b2d2      	uxtb	r2, r2
 8001a62:	f042 0220 	orr.w	r2, r2, #32
 8001a66:	b2d2      	uxtb	r2, r2
 8001a68:	f002 021f 	and.w	r2, r2, #31
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a72:	4013      	ands	r3, r2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0b0      	beq.n	80019da <HAL_RCC_OscConfig+0x1c6>
 8001a78:	e057      	b.n	8001b2a <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7a:	f7ff fba7 	bl	80011cc <HAL_GetTick>
 8001a7e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a82:	e00a      	b.n	8001a9a <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a84:	f7ff fba2 	bl	80011cc <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b64      	cmp	r3, #100	@ 0x64
 8001a92:	d902      	bls.n	8001a9a <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	f000 bec4 	b.w	8002822 <HAL_RCC_OscConfig+0x100e>
 8001a9a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a9e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001aa6:	fa93 f3a3 	rbit	r3, r3
 8001aaa:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001aae:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ab2:	fab3 f383 	clz	r3, r3
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001aba:	d802      	bhi.n	8001ac2 <HAL_RCC_OscConfig+0x2ae>
 8001abc:	4b19      	ldr	r3, [pc, #100]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	e015      	b.n	8001aee <HAL_RCC_OscConfig+0x2da>
 8001ac2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ac6:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aca:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001ace:	fa93 f3a3 	rbit	r3, r3
 8001ad2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001ad6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ada:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001ade:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001ae2:	fa93 f3a3 	rbit	r3, r3
 8001ae6:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001aea:	4b0e      	ldr	r3, [pc, #56]	@ (8001b24 <HAL_RCC_OscConfig+0x310>)
 8001aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aee:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001af2:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001af6:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001afa:	fa92 f2a2 	rbit	r2, r2
 8001afe:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001b02:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001b06:	fab2 f282 	clz	r2, r2
 8001b0a:	b2d2      	uxtb	r2, r2
 8001b0c:	f042 0220 	orr.w	r2, r2, #32
 8001b10:	b2d2      	uxtb	r2, r2
 8001b12:	f002 021f 	and.w	r2, r2, #31
 8001b16:	2101      	movs	r1, #1
 8001b18:	fa01 f202 	lsl.w	r2, r1, r2
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1b0      	bne.n	8001a84 <HAL_RCC_OscConfig+0x270>
 8001b22:	e002      	b.n	8001b2a <HAL_RCC_OscConfig+0x316>
 8001b24:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b2e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	f000 816c 	beq.w	8001e18 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b40:	4bcc      	ldr	r3, [pc, #816]	@ (8001e74 <HAL_RCC_OscConfig+0x660>)
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f003 030c 	and.w	r3, r3, #12
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d00b      	beq.n	8001b64 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001b4c:	4bc9      	ldr	r3, [pc, #804]	@ (8001e74 <HAL_RCC_OscConfig+0x660>)
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f003 030c 	and.w	r3, r3, #12
 8001b54:	2b08      	cmp	r3, #8
 8001b56:	d16d      	bne.n	8001c34 <HAL_RCC_OscConfig+0x420>
 8001b58:	4bc6      	ldr	r3, [pc, #792]	@ (8001e74 <HAL_RCC_OscConfig+0x660>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d167      	bne.n	8001c34 <HAL_RCC_OscConfig+0x420>
 8001b64:	2302      	movs	r3, #2
 8001b66:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b6a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b6e:	fa93 f3a3 	rbit	r3, r3
 8001b72:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001b76:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b7a:	fab3 f383 	clz	r3, r3
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b82:	d802      	bhi.n	8001b8a <HAL_RCC_OscConfig+0x376>
 8001b84:	4bbb      	ldr	r3, [pc, #748]	@ (8001e74 <HAL_RCC_OscConfig+0x660>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	e013      	b.n	8001bb2 <HAL_RCC_OscConfig+0x39e>
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b90:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b94:	fa93 f3a3 	rbit	r3, r3
 8001b98:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001ba2:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001ba6:	fa93 f3a3 	rbit	r3, r3
 8001baa:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001bae:	4bb1      	ldr	r3, [pc, #708]	@ (8001e74 <HAL_RCC_OscConfig+0x660>)
 8001bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb2:	2202      	movs	r2, #2
 8001bb4:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001bb8:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001bbc:	fa92 f2a2 	rbit	r2, r2
 8001bc0:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001bc4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001bc8:	fab2 f282 	clz	r2, r2
 8001bcc:	b2d2      	uxtb	r2, r2
 8001bce:	f042 0220 	orr.w	r2, r2, #32
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	f002 021f 	and.w	r2, r2, #31
 8001bd8:	2101      	movs	r1, #1
 8001bda:	fa01 f202 	lsl.w	r2, r1, r2
 8001bde:	4013      	ands	r3, r2
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d00a      	beq.n	8001bfa <HAL_RCC_OscConfig+0x3e6>
 8001be4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001be8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	691b      	ldr	r3, [r3, #16]
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d002      	beq.n	8001bfa <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	f000 be14 	b.w	8002822 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bfa:	4b9e      	ldr	r3, [pc, #632]	@ (8001e74 <HAL_RCC_OscConfig+0x660>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c06:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	695b      	ldr	r3, [r3, #20]
 8001c0e:	21f8      	movs	r1, #248	@ 0xf8
 8001c10:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c14:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001c18:	fa91 f1a1 	rbit	r1, r1
 8001c1c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001c20:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001c24:	fab1 f181 	clz	r1, r1
 8001c28:	b2c9      	uxtb	r1, r1
 8001c2a:	408b      	lsls	r3, r1
 8001c2c:	4991      	ldr	r1, [pc, #580]	@ (8001e74 <HAL_RCC_OscConfig+0x660>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c32:	e0f1      	b.n	8001e18 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	691b      	ldr	r3, [r3, #16]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	f000 8083 	beq.w	8001d4c <HAL_RCC_OscConfig+0x538>
 8001c46:	2301      	movs	r3, #1
 8001c48:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001c50:	fa93 f3a3 	rbit	r3, r3
 8001c54:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001c58:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c5c:	fab3 f383 	clz	r3, r3
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001c66:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	2301      	movs	r3, #1
 8001c70:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c72:	f7ff faab 	bl	80011cc <HAL_GetTick>
 8001c76:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c7a:	e00a      	b.n	8001c92 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c7c:	f7ff faa6 	bl	80011cc <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d902      	bls.n	8001c92 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	f000 bdc8 	b.w	8002822 <HAL_RCC_OscConfig+0x100e>
 8001c92:	2302      	movs	r3, #2
 8001c94:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c98:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001c9c:	fa93 f3a3 	rbit	r3, r3
 8001ca0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001ca4:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca8:	fab3 f383 	clz	r3, r3
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cb0:	d802      	bhi.n	8001cb8 <HAL_RCC_OscConfig+0x4a4>
 8001cb2:	4b70      	ldr	r3, [pc, #448]	@ (8001e74 <HAL_RCC_OscConfig+0x660>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	e013      	b.n	8001ce0 <HAL_RCC_OscConfig+0x4cc>
 8001cb8:	2302      	movs	r3, #2
 8001cba:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cbe:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001cc2:	fa93 f3a3 	rbit	r3, r3
 8001cc6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001cca:	2302      	movs	r3, #2
 8001ccc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001cd0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001cd4:	fa93 f3a3 	rbit	r3, r3
 8001cd8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001cdc:	4b65      	ldr	r3, [pc, #404]	@ (8001e74 <HAL_RCC_OscConfig+0x660>)
 8001cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce0:	2202      	movs	r2, #2
 8001ce2:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001ce6:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001cea:	fa92 f2a2 	rbit	r2, r2
 8001cee:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001cf2:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001cf6:	fab2 f282 	clz	r2, r2
 8001cfa:	b2d2      	uxtb	r2, r2
 8001cfc:	f042 0220 	orr.w	r2, r2, #32
 8001d00:	b2d2      	uxtb	r2, r2
 8001d02:	f002 021f 	and.w	r2, r2, #31
 8001d06:	2101      	movs	r1, #1
 8001d08:	fa01 f202 	lsl.w	r2, r1, r2
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d0b4      	beq.n	8001c7c <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d12:	4b58      	ldr	r3, [pc, #352]	@ (8001e74 <HAL_RCC_OscConfig+0x660>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	21f8      	movs	r1, #248	@ 0xf8
 8001d28:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001d30:	fa91 f1a1 	rbit	r1, r1
 8001d34:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001d38:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001d3c:	fab1 f181 	clz	r1, r1
 8001d40:	b2c9      	uxtb	r1, r1
 8001d42:	408b      	lsls	r3, r1
 8001d44:	494b      	ldr	r1, [pc, #300]	@ (8001e74 <HAL_RCC_OscConfig+0x660>)
 8001d46:	4313      	orrs	r3, r2
 8001d48:	600b      	str	r3, [r1, #0]
 8001d4a:	e065      	b.n	8001e18 <HAL_RCC_OscConfig+0x604>
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d52:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001d56:	fa93 f3a3 	rbit	r3, r3
 8001d5a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8001d5e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d62:	fab3 f383 	clz	r3, r3
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001d6c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	461a      	mov	r2, r3
 8001d74:	2300      	movs	r3, #0
 8001d76:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d78:	f7ff fa28 	bl	80011cc <HAL_GetTick>
 8001d7c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d80:	e00a      	b.n	8001d98 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d82:	f7ff fa23 	bl	80011cc <HAL_GetTick>
 8001d86:	4602      	mov	r2, r0
 8001d88:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d902      	bls.n	8001d98 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	f000 bd45 	b.w	8002822 <HAL_RCC_OscConfig+0x100e>
 8001d98:	2302      	movs	r3, #2
 8001d9a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001da2:	fa93 f3a3 	rbit	r3, r3
 8001da6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8001daa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dae:	fab3 f383 	clz	r3, r3
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2b3f      	cmp	r3, #63	@ 0x3f
 8001db6:	d802      	bhi.n	8001dbe <HAL_RCC_OscConfig+0x5aa>
 8001db8:	4b2e      	ldr	r3, [pc, #184]	@ (8001e74 <HAL_RCC_OscConfig+0x660>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	e013      	b.n	8001de6 <HAL_RCC_OscConfig+0x5d2>
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001dc8:	fa93 f3a3 	rbit	r3, r3
 8001dcc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001dd6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001dda:	fa93 f3a3 	rbit	r3, r3
 8001dde:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001de2:	4b24      	ldr	r3, [pc, #144]	@ (8001e74 <HAL_RCC_OscConfig+0x660>)
 8001de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de6:	2202      	movs	r2, #2
 8001de8:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8001dec:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001df0:	fa92 f2a2 	rbit	r2, r2
 8001df4:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001df8:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001dfc:	fab2 f282 	clz	r2, r2
 8001e00:	b2d2      	uxtb	r2, r2
 8001e02:	f042 0220 	orr.w	r2, r2, #32
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	f002 021f 	and.w	r2, r2, #31
 8001e0c:	2101      	movs	r1, #1
 8001e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e12:	4013      	ands	r3, r2
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1b4      	bne.n	8001d82 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e1c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 0308 	and.w	r3, r3, #8
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	f000 8115 	beq.w	8002058 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e32:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	699b      	ldr	r3, [r3, #24]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d07e      	beq.n	8001f3c <HAL_RCC_OscConfig+0x728>
 8001e3e:	2301      	movs	r3, #1
 8001e40:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e44:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001e48:	fa93 f3a3 	rbit	r3, r3
 8001e4c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001e50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e54:	fab3 f383 	clz	r3, r3
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	4b06      	ldr	r3, [pc, #24]	@ (8001e78 <HAL_RCC_OscConfig+0x664>)
 8001e5e:	4413      	add	r3, r2
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	461a      	mov	r2, r3
 8001e64:	2301      	movs	r3, #1
 8001e66:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e68:	f7ff f9b0 	bl	80011cc <HAL_GetTick>
 8001e6c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e70:	e00f      	b.n	8001e92 <HAL_RCC_OscConfig+0x67e>
 8001e72:	bf00      	nop
 8001e74:	40021000 	.word	0x40021000
 8001e78:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e7c:	f7ff f9a6 	bl	80011cc <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d902      	bls.n	8001e92 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	f000 bcc8 	b.w	8002822 <HAL_RCC_OscConfig+0x100e>
 8001e92:	2302      	movs	r3, #2
 8001e94:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e98:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001e9c:	fa93 f3a3 	rbit	r3, r3
 8001ea0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001ea4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001eac:	2202      	movs	r2, #2
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eb4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	fa93 f2a3 	rbit	r2, r3
 8001ebe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ec2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ecc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ed8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	fa93 f2a3 	rbit	r2, r3
 8001ee2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ee6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001eea:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eec:	4bb0      	ldr	r3, [pc, #704]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 8001eee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ef0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ef4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001ef8:	2102      	movs	r1, #2
 8001efa:	6019      	str	r1, [r3, #0]
 8001efc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f00:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	fa93 f1a3 	rbit	r1, r3
 8001f0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f0e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001f12:	6019      	str	r1, [r3, #0]
  return result;
 8001f14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f18:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	fab3 f383 	clz	r3, r3
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	f003 031f 	and.w	r3, r3, #31
 8001f2e:	2101      	movs	r1, #1
 8001f30:	fa01 f303 	lsl.w	r3, r1, r3
 8001f34:	4013      	ands	r3, r2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d0a0      	beq.n	8001e7c <HAL_RCC_OscConfig+0x668>
 8001f3a:	e08d      	b.n	8002058 <HAL_RCC_OscConfig+0x844>
 8001f3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f40:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001f44:	2201      	movs	r2, #1
 8001f46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f4c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	fa93 f2a3 	rbit	r2, r3
 8001f56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f5a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001f5e:	601a      	str	r2, [r3, #0]
  return result;
 8001f60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f64:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001f68:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f6a:	fab3 f383 	clz	r3, r3
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	461a      	mov	r2, r3
 8001f72:	4b90      	ldr	r3, [pc, #576]	@ (80021b4 <HAL_RCC_OscConfig+0x9a0>)
 8001f74:	4413      	add	r3, r2
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	461a      	mov	r2, r3
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f7e:	f7ff f925 	bl	80011cc <HAL_GetTick>
 8001f82:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f86:	e00a      	b.n	8001f9e <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f88:	f7ff f920 	bl	80011cc <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d902      	bls.n	8001f9e <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	f000 bc42 	b.w	8002822 <HAL_RCC_OscConfig+0x100e>
 8001f9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fa2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001fa6:	2202      	movs	r2, #2
 8001fa8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001faa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fae:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	fa93 f2a3 	rbit	r2, r3
 8001fb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fbc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001fc0:	601a      	str	r2, [r3, #0]
 8001fc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fc6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001fca:	2202      	movs	r2, #2
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fd2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	fa93 f2a3 	rbit	r2, r3
 8001fdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fe0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001fe4:	601a      	str	r2, [r3, #0]
 8001fe6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fea:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001fee:	2202      	movs	r2, #2
 8001ff0:	601a      	str	r2, [r3, #0]
 8001ff2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ff6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	fa93 f2a3 	rbit	r2, r3
 8002000:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002004:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002008:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800200a:	4b69      	ldr	r3, [pc, #420]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 800200c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800200e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002012:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002016:	2102      	movs	r1, #2
 8002018:	6019      	str	r1, [r3, #0]
 800201a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800201e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	fa93 f1a3 	rbit	r1, r3
 8002028:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800202c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002030:	6019      	str	r1, [r3, #0]
  return result;
 8002032:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002036:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	fab3 f383 	clz	r3, r3
 8002040:	b2db      	uxtb	r3, r3
 8002042:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002046:	b2db      	uxtb	r3, r3
 8002048:	f003 031f 	and.w	r3, r3, #31
 800204c:	2101      	movs	r1, #1
 800204e:	fa01 f303 	lsl.w	r3, r1, r3
 8002052:	4013      	ands	r3, r2
 8002054:	2b00      	cmp	r3, #0
 8002056:	d197      	bne.n	8001f88 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002058:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800205c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	2b00      	cmp	r3, #0
 800206a:	f000 819e 	beq.w	80023aa <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800206e:	2300      	movs	r3, #0
 8002070:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002074:	4b4e      	ldr	r3, [pc, #312]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 8002076:	69db      	ldr	r3, [r3, #28]
 8002078:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d116      	bne.n	80020ae <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002080:	4b4b      	ldr	r3, [pc, #300]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 8002082:	69db      	ldr	r3, [r3, #28]
 8002084:	4a4a      	ldr	r2, [pc, #296]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 8002086:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800208a:	61d3      	str	r3, [r2, #28]
 800208c:	4b48      	ldr	r3, [pc, #288]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 800208e:	69db      	ldr	r3, [r3, #28]
 8002090:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002094:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002098:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020a2:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80020a6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80020a8:	2301      	movs	r3, #1
 80020aa:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ae:	4b42      	ldr	r3, [pc, #264]	@ (80021b8 <HAL_RCC_OscConfig+0x9a4>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d11a      	bne.n	80020f0 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020ba:	4b3f      	ldr	r3, [pc, #252]	@ (80021b8 <HAL_RCC_OscConfig+0x9a4>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a3e      	ldr	r2, [pc, #248]	@ (80021b8 <HAL_RCC_OscConfig+0x9a4>)
 80020c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020c4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020c6:	f7ff f881 	bl	80011cc <HAL_GetTick>
 80020ca:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ce:	e009      	b.n	80020e4 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020d0:	f7ff f87c 	bl	80011cc <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	2b64      	cmp	r3, #100	@ 0x64
 80020de:	d901      	bls.n	80020e4 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80020e0:	2303      	movs	r3, #3
 80020e2:	e39e      	b.n	8002822 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020e4:	4b34      	ldr	r3, [pc, #208]	@ (80021b8 <HAL_RCC_OscConfig+0x9a4>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d0ef      	beq.n	80020d0 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d106      	bne.n	800210e <HAL_RCC_OscConfig+0x8fa>
 8002100:	4b2b      	ldr	r3, [pc, #172]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 8002102:	6a1b      	ldr	r3, [r3, #32]
 8002104:	4a2a      	ldr	r2, [pc, #168]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 8002106:	f043 0301 	orr.w	r3, r3, #1
 800210a:	6213      	str	r3, [r2, #32]
 800210c:	e035      	b.n	800217a <HAL_RCC_OscConfig+0x966>
 800210e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002112:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d10c      	bne.n	8002138 <HAL_RCC_OscConfig+0x924>
 800211e:	4b24      	ldr	r3, [pc, #144]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 8002120:	6a1b      	ldr	r3, [r3, #32]
 8002122:	4a23      	ldr	r2, [pc, #140]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 8002124:	f023 0301 	bic.w	r3, r3, #1
 8002128:	6213      	str	r3, [r2, #32]
 800212a:	4b21      	ldr	r3, [pc, #132]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 800212c:	6a1b      	ldr	r3, [r3, #32]
 800212e:	4a20      	ldr	r2, [pc, #128]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 8002130:	f023 0304 	bic.w	r3, r3, #4
 8002134:	6213      	str	r3, [r2, #32]
 8002136:	e020      	b.n	800217a <HAL_RCC_OscConfig+0x966>
 8002138:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800213c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	2b05      	cmp	r3, #5
 8002146:	d10c      	bne.n	8002162 <HAL_RCC_OscConfig+0x94e>
 8002148:	4b19      	ldr	r3, [pc, #100]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	4a18      	ldr	r2, [pc, #96]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 800214e:	f043 0304 	orr.w	r3, r3, #4
 8002152:	6213      	str	r3, [r2, #32]
 8002154:	4b16      	ldr	r3, [pc, #88]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 8002156:	6a1b      	ldr	r3, [r3, #32]
 8002158:	4a15      	ldr	r2, [pc, #84]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 800215a:	f043 0301 	orr.w	r3, r3, #1
 800215e:	6213      	str	r3, [r2, #32]
 8002160:	e00b      	b.n	800217a <HAL_RCC_OscConfig+0x966>
 8002162:	4b13      	ldr	r3, [pc, #76]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 8002164:	6a1b      	ldr	r3, [r3, #32]
 8002166:	4a12      	ldr	r2, [pc, #72]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 8002168:	f023 0301 	bic.w	r3, r3, #1
 800216c:	6213      	str	r3, [r2, #32]
 800216e:	4b10      	ldr	r3, [pc, #64]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 8002170:	6a1b      	ldr	r3, [r3, #32]
 8002172:	4a0f      	ldr	r2, [pc, #60]	@ (80021b0 <HAL_RCC_OscConfig+0x99c>)
 8002174:	f023 0304 	bic.w	r3, r3, #4
 8002178:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800217a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800217e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	2b00      	cmp	r3, #0
 8002188:	f000 8087 	beq.w	800229a <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800218c:	f7ff f81e 	bl	80011cc <HAL_GetTick>
 8002190:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002194:	e012      	b.n	80021bc <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002196:	f7ff f819 	bl	80011cc <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d908      	bls.n	80021bc <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e339      	b.n	8002822 <HAL_RCC_OscConfig+0x100e>
 80021ae:	bf00      	nop
 80021b0:	40021000 	.word	0x40021000
 80021b4:	10908120 	.word	0x10908120
 80021b8:	40007000 	.word	0x40007000
 80021bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021c0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80021c4:	2202      	movs	r2, #2
 80021c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021cc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	fa93 f2a3 	rbit	r2, r3
 80021d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021da:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021e4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80021e8:	2202      	movs	r2, #2
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021f0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	fa93 f2a3 	rbit	r2, r3
 80021fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021fe:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002202:	601a      	str	r2, [r3, #0]
  return result;
 8002204:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002208:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800220c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800220e:	fab3 f383 	clz	r3, r3
 8002212:	b2db      	uxtb	r3, r3
 8002214:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b00      	cmp	r3, #0
 800221c:	d102      	bne.n	8002224 <HAL_RCC_OscConfig+0xa10>
 800221e:	4b98      	ldr	r3, [pc, #608]	@ (8002480 <HAL_RCC_OscConfig+0xc6c>)
 8002220:	6a1b      	ldr	r3, [r3, #32]
 8002222:	e013      	b.n	800224c <HAL_RCC_OscConfig+0xa38>
 8002224:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002228:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800222c:	2202      	movs	r2, #2
 800222e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002230:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002234:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	fa93 f2a3 	rbit	r2, r3
 800223e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002242:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	4b8d      	ldr	r3, [pc, #564]	@ (8002480 <HAL_RCC_OscConfig+0xc6c>)
 800224a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800224c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002250:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002254:	2102      	movs	r1, #2
 8002256:	6011      	str	r1, [r2, #0]
 8002258:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800225c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002260:	6812      	ldr	r2, [r2, #0]
 8002262:	fa92 f1a2 	rbit	r1, r2
 8002266:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800226a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800226e:	6011      	str	r1, [r2, #0]
  return result;
 8002270:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002274:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002278:	6812      	ldr	r2, [r2, #0]
 800227a:	fab2 f282 	clz	r2, r2
 800227e:	b2d2      	uxtb	r2, r2
 8002280:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002284:	b2d2      	uxtb	r2, r2
 8002286:	f002 021f 	and.w	r2, r2, #31
 800228a:	2101      	movs	r1, #1
 800228c:	fa01 f202 	lsl.w	r2, r1, r2
 8002290:	4013      	ands	r3, r2
 8002292:	2b00      	cmp	r3, #0
 8002294:	f43f af7f 	beq.w	8002196 <HAL_RCC_OscConfig+0x982>
 8002298:	e07d      	b.n	8002396 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800229a:	f7fe ff97 	bl	80011cc <HAL_GetTick>
 800229e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022a2:	e00b      	b.n	80022bc <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022a4:	f7fe ff92 	bl	80011cc <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e2b2      	b.n	8002822 <HAL_RCC_OscConfig+0x100e>
 80022bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022c0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80022c4:	2202      	movs	r2, #2
 80022c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022cc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	fa93 f2a3 	rbit	r2, r3
 80022d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022da:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022e4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80022e8:	2202      	movs	r2, #2
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022f0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	fa93 f2a3 	rbit	r2, r3
 80022fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022fe:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002302:	601a      	str	r2, [r3, #0]
  return result;
 8002304:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002308:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800230c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800230e:	fab3 f383 	clz	r3, r3
 8002312:	b2db      	uxtb	r3, r3
 8002314:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	d102      	bne.n	8002324 <HAL_RCC_OscConfig+0xb10>
 800231e:	4b58      	ldr	r3, [pc, #352]	@ (8002480 <HAL_RCC_OscConfig+0xc6c>)
 8002320:	6a1b      	ldr	r3, [r3, #32]
 8002322:	e013      	b.n	800234c <HAL_RCC_OscConfig+0xb38>
 8002324:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002328:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800232c:	2202      	movs	r2, #2
 800232e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002330:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002334:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	fa93 f2a3 	rbit	r2, r3
 800233e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002342:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	4b4d      	ldr	r3, [pc, #308]	@ (8002480 <HAL_RCC_OscConfig+0xc6c>)
 800234a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800234c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002350:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002354:	2102      	movs	r1, #2
 8002356:	6011      	str	r1, [r2, #0]
 8002358:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800235c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002360:	6812      	ldr	r2, [r2, #0]
 8002362:	fa92 f1a2 	rbit	r1, r2
 8002366:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800236a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800236e:	6011      	str	r1, [r2, #0]
  return result;
 8002370:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002374:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002378:	6812      	ldr	r2, [r2, #0]
 800237a:	fab2 f282 	clz	r2, r2
 800237e:	b2d2      	uxtb	r2, r2
 8002380:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002384:	b2d2      	uxtb	r2, r2
 8002386:	f002 021f 	and.w	r2, r2, #31
 800238a:	2101      	movs	r1, #1
 800238c:	fa01 f202 	lsl.w	r2, r1, r2
 8002390:	4013      	ands	r3, r2
 8002392:	2b00      	cmp	r3, #0
 8002394:	d186      	bne.n	80022a4 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002396:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800239a:	2b01      	cmp	r3, #1
 800239c:	d105      	bne.n	80023aa <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800239e:	4b38      	ldr	r3, [pc, #224]	@ (8002480 <HAL_RCC_OscConfig+0xc6c>)
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	4a37      	ldr	r2, [pc, #220]	@ (8002480 <HAL_RCC_OscConfig+0xc6c>)
 80023a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023a8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023ae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	f000 8232 	beq.w	8002820 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023bc:	4b30      	ldr	r3, [pc, #192]	@ (8002480 <HAL_RCC_OscConfig+0xc6c>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f003 030c 	and.w	r3, r3, #12
 80023c4:	2b08      	cmp	r3, #8
 80023c6:	f000 8201 	beq.w	80027cc <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	69db      	ldr	r3, [r3, #28]
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	f040 8157 	bne.w	800268a <HAL_RCC_OscConfig+0xe76>
 80023dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023e0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80023e4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80023e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023ee:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	fa93 f2a3 	rbit	r2, r3
 80023f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023fc:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002400:	601a      	str	r2, [r3, #0]
  return result;
 8002402:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002406:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800240a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800240c:	fab3 f383 	clz	r3, r3
 8002410:	b2db      	uxtb	r3, r3
 8002412:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002416:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	461a      	mov	r2, r3
 800241e:	2300      	movs	r3, #0
 8002420:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002422:	f7fe fed3 	bl	80011cc <HAL_GetTick>
 8002426:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800242a:	e009      	b.n	8002440 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800242c:	f7fe fece 	bl	80011cc <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e1f0      	b.n	8002822 <HAL_RCC_OscConfig+0x100e>
 8002440:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002444:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002448:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800244c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002452:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	fa93 f2a3 	rbit	r2, r3
 800245c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002460:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002464:	601a      	str	r2, [r3, #0]
  return result;
 8002466:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800246a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800246e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002470:	fab3 f383 	clz	r3, r3
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b3f      	cmp	r3, #63	@ 0x3f
 8002478:	d804      	bhi.n	8002484 <HAL_RCC_OscConfig+0xc70>
 800247a:	4b01      	ldr	r3, [pc, #4]	@ (8002480 <HAL_RCC_OscConfig+0xc6c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	e029      	b.n	80024d4 <HAL_RCC_OscConfig+0xcc0>
 8002480:	40021000 	.word	0x40021000
 8002484:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002488:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800248c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002490:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002496:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	fa93 f2a3 	rbit	r2, r3
 80024a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024a4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ae:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80024b2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024bc:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	fa93 f2a3 	rbit	r2, r3
 80024c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ca:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	4bc3      	ldr	r3, [pc, #780]	@ (80027e0 <HAL_RCC_OscConfig+0xfcc>)
 80024d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80024d8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80024dc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80024e0:	6011      	str	r1, [r2, #0]
 80024e2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80024e6:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80024ea:	6812      	ldr	r2, [r2, #0]
 80024ec:	fa92 f1a2 	rbit	r1, r2
 80024f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80024f4:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80024f8:	6011      	str	r1, [r2, #0]
  return result;
 80024fa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80024fe:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002502:	6812      	ldr	r2, [r2, #0]
 8002504:	fab2 f282 	clz	r2, r2
 8002508:	b2d2      	uxtb	r2, r2
 800250a:	f042 0220 	orr.w	r2, r2, #32
 800250e:	b2d2      	uxtb	r2, r2
 8002510:	f002 021f 	and.w	r2, r2, #31
 8002514:	2101      	movs	r1, #1
 8002516:	fa01 f202 	lsl.w	r2, r1, r2
 800251a:	4013      	ands	r3, r2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d185      	bne.n	800242c <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002520:	4baf      	ldr	r3, [pc, #700]	@ (80027e0 <HAL_RCC_OscConfig+0xfcc>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002528:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800252c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002534:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002538:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6a1b      	ldr	r3, [r3, #32]
 8002540:	430b      	orrs	r3, r1
 8002542:	49a7      	ldr	r1, [pc, #668]	@ (80027e0 <HAL_RCC_OscConfig+0xfcc>)
 8002544:	4313      	orrs	r3, r2
 8002546:	604b      	str	r3, [r1, #4]
 8002548:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800254c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002550:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002554:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002556:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800255a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	fa93 f2a3 	rbit	r2, r3
 8002564:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002568:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800256c:	601a      	str	r2, [r3, #0]
  return result;
 800256e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002572:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002576:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002578:	fab3 f383 	clz	r3, r3
 800257c:	b2db      	uxtb	r3, r3
 800257e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002582:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	461a      	mov	r2, r3
 800258a:	2301      	movs	r3, #1
 800258c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800258e:	f7fe fe1d 	bl	80011cc <HAL_GetTick>
 8002592:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002596:	e009      	b.n	80025ac <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002598:	f7fe fe18 	bl	80011cc <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d901      	bls.n	80025ac <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e13a      	b.n	8002822 <HAL_RCC_OscConfig+0x100e>
 80025ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025b0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80025b4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80025b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025be:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	fa93 f2a3 	rbit	r2, r3
 80025c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025cc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80025d0:	601a      	str	r2, [r3, #0]
  return result;
 80025d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025d6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80025da:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025dc:	fab3 f383 	clz	r3, r3
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b3f      	cmp	r3, #63	@ 0x3f
 80025e4:	d802      	bhi.n	80025ec <HAL_RCC_OscConfig+0xdd8>
 80025e6:	4b7e      	ldr	r3, [pc, #504]	@ (80027e0 <HAL_RCC_OscConfig+0xfcc>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	e027      	b.n	800263c <HAL_RCC_OscConfig+0xe28>
 80025ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80025f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80025f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025fe:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	fa93 f2a3 	rbit	r2, r3
 8002608:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800260c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002610:	601a      	str	r2, [r3, #0]
 8002612:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002616:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800261a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002624:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	fa93 f2a3 	rbit	r2, r3
 800262e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002632:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002636:	601a      	str	r2, [r3, #0]
 8002638:	4b69      	ldr	r3, [pc, #420]	@ (80027e0 <HAL_RCC_OscConfig+0xfcc>)
 800263a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800263c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002640:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002644:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002648:	6011      	str	r1, [r2, #0]
 800264a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800264e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002652:	6812      	ldr	r2, [r2, #0]
 8002654:	fa92 f1a2 	rbit	r1, r2
 8002658:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800265c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002660:	6011      	str	r1, [r2, #0]
  return result;
 8002662:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002666:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800266a:	6812      	ldr	r2, [r2, #0]
 800266c:	fab2 f282 	clz	r2, r2
 8002670:	b2d2      	uxtb	r2, r2
 8002672:	f042 0220 	orr.w	r2, r2, #32
 8002676:	b2d2      	uxtb	r2, r2
 8002678:	f002 021f 	and.w	r2, r2, #31
 800267c:	2101      	movs	r1, #1
 800267e:	fa01 f202 	lsl.w	r2, r1, r2
 8002682:	4013      	ands	r3, r2
 8002684:	2b00      	cmp	r3, #0
 8002686:	d087      	beq.n	8002598 <HAL_RCC_OscConfig+0xd84>
 8002688:	e0ca      	b.n	8002820 <HAL_RCC_OscConfig+0x100c>
 800268a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800268e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002692:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002696:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002698:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800269c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	fa93 f2a3 	rbit	r2, r3
 80026a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026aa:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80026ae:	601a      	str	r2, [r3, #0]
  return result;
 80026b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80026b8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ba:	fab3 f383 	clz	r3, r3
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80026c4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	461a      	mov	r2, r3
 80026cc:	2300      	movs	r3, #0
 80026ce:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d0:	f7fe fd7c 	bl	80011cc <HAL_GetTick>
 80026d4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026d8:	e009      	b.n	80026ee <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026da:	f7fe fd77 	bl	80011cc <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d901      	bls.n	80026ee <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	e099      	b.n	8002822 <HAL_RCC_OscConfig+0x100e>
 80026ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80026f6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80026fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002700:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	fa93 f2a3 	rbit	r2, r3
 800270a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800270e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002712:	601a      	str	r2, [r3, #0]
  return result;
 8002714:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002718:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800271c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800271e:	fab3 f383 	clz	r3, r3
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b3f      	cmp	r3, #63	@ 0x3f
 8002726:	d802      	bhi.n	800272e <HAL_RCC_OscConfig+0xf1a>
 8002728:	4b2d      	ldr	r3, [pc, #180]	@ (80027e0 <HAL_RCC_OscConfig+0xfcc>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	e027      	b.n	800277e <HAL_RCC_OscConfig+0xf6a>
 800272e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002732:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002736:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800273a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002740:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	fa93 f2a3 	rbit	r2, r3
 800274a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800274e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002758:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800275c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002760:	601a      	str	r2, [r3, #0]
 8002762:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002766:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	fa93 f2a3 	rbit	r2, r3
 8002770:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002774:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002778:	601a      	str	r2, [r3, #0]
 800277a:	4b19      	ldr	r3, [pc, #100]	@ (80027e0 <HAL_RCC_OscConfig+0xfcc>)
 800277c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002782:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002786:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800278a:	6011      	str	r1, [r2, #0]
 800278c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002790:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002794:	6812      	ldr	r2, [r2, #0]
 8002796:	fa92 f1a2 	rbit	r1, r2
 800279a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800279e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80027a2:	6011      	str	r1, [r2, #0]
  return result;
 80027a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027a8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80027ac:	6812      	ldr	r2, [r2, #0]
 80027ae:	fab2 f282 	clz	r2, r2
 80027b2:	b2d2      	uxtb	r2, r2
 80027b4:	f042 0220 	orr.w	r2, r2, #32
 80027b8:	b2d2      	uxtb	r2, r2
 80027ba:	f002 021f 	and.w	r2, r2, #31
 80027be:	2101      	movs	r1, #1
 80027c0:	fa01 f202 	lsl.w	r2, r1, r2
 80027c4:	4013      	ands	r3, r2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d187      	bne.n	80026da <HAL_RCC_OscConfig+0xec6>
 80027ca:	e029      	b.n	8002820 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	69db      	ldr	r3, [r3, #28]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d103      	bne.n	80027e4 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e020      	b.n	8002822 <HAL_RCC_OscConfig+0x100e>
 80027e0:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80027e4:	4b11      	ldr	r3, [pc, #68]	@ (800282c <HAL_RCC_OscConfig+0x1018>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80027ec:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80027f0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80027f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	429a      	cmp	r2, r3
 8002802:	d10b      	bne.n	800281c <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002804:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002808:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800280c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002810:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002818:	429a      	cmp	r2, r3
 800281a:	d001      	beq.n	8002820 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e000      	b.n	8002822 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002820:	2300      	movs	r3, #0
}
 8002822:	4618      	mov	r0, r3
 8002824:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40021000 	.word	0x40021000

08002830 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b09e      	sub	sp, #120	@ 0x78
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800283a:	2300      	movs	r3, #0
 800283c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d101      	bne.n	8002848 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e154      	b.n	8002af2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002848:	4b89      	ldr	r3, [pc, #548]	@ (8002a70 <HAL_RCC_ClockConfig+0x240>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0307 	and.w	r3, r3, #7
 8002850:	683a      	ldr	r2, [r7, #0]
 8002852:	429a      	cmp	r2, r3
 8002854:	d910      	bls.n	8002878 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002856:	4b86      	ldr	r3, [pc, #536]	@ (8002a70 <HAL_RCC_ClockConfig+0x240>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f023 0207 	bic.w	r2, r3, #7
 800285e:	4984      	ldr	r1, [pc, #528]	@ (8002a70 <HAL_RCC_ClockConfig+0x240>)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	4313      	orrs	r3, r2
 8002864:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002866:	4b82      	ldr	r3, [pc, #520]	@ (8002a70 <HAL_RCC_ClockConfig+0x240>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	429a      	cmp	r2, r3
 8002872:	d001      	beq.n	8002878 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e13c      	b.n	8002af2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d008      	beq.n	8002896 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002884:	4b7b      	ldr	r3, [pc, #492]	@ (8002a74 <HAL_RCC_ClockConfig+0x244>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	4978      	ldr	r1, [pc, #480]	@ (8002a74 <HAL_RCC_ClockConfig+0x244>)
 8002892:	4313      	orrs	r3, r2
 8002894:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	2b00      	cmp	r3, #0
 80028a0:	f000 80cd 	beq.w	8002a3e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d137      	bne.n	800291c <HAL_RCC_ClockConfig+0xec>
 80028ac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80028b4:	fa93 f3a3 	rbit	r3, r3
 80028b8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80028ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028bc:	fab3 f383 	clz	r3, r3
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80028c4:	d802      	bhi.n	80028cc <HAL_RCC_ClockConfig+0x9c>
 80028c6:	4b6b      	ldr	r3, [pc, #428]	@ (8002a74 <HAL_RCC_ClockConfig+0x244>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	e00f      	b.n	80028ec <HAL_RCC_ClockConfig+0xbc>
 80028cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80028d4:	fa93 f3a3 	rbit	r3, r3
 80028d8:	667b      	str	r3, [r7, #100]	@ 0x64
 80028da:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028de:	663b      	str	r3, [r7, #96]	@ 0x60
 80028e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80028e2:	fa93 f3a3 	rbit	r3, r3
 80028e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80028e8:	4b62      	ldr	r3, [pc, #392]	@ (8002a74 <HAL_RCC_ClockConfig+0x244>)
 80028ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ec:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80028f0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80028f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80028f4:	fa92 f2a2 	rbit	r2, r2
 80028f8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80028fa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80028fc:	fab2 f282 	clz	r2, r2
 8002900:	b2d2      	uxtb	r2, r2
 8002902:	f042 0220 	orr.w	r2, r2, #32
 8002906:	b2d2      	uxtb	r2, r2
 8002908:	f002 021f 	and.w	r2, r2, #31
 800290c:	2101      	movs	r1, #1
 800290e:	fa01 f202 	lsl.w	r2, r1, r2
 8002912:	4013      	ands	r3, r2
 8002914:	2b00      	cmp	r3, #0
 8002916:	d171      	bne.n	80029fc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e0ea      	b.n	8002af2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	2b02      	cmp	r3, #2
 8002922:	d137      	bne.n	8002994 <HAL_RCC_ClockConfig+0x164>
 8002924:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002928:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800292c:	fa93 f3a3 	rbit	r3, r3
 8002930:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002932:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002934:	fab3 f383 	clz	r3, r3
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b3f      	cmp	r3, #63	@ 0x3f
 800293c:	d802      	bhi.n	8002944 <HAL_RCC_ClockConfig+0x114>
 800293e:	4b4d      	ldr	r3, [pc, #308]	@ (8002a74 <HAL_RCC_ClockConfig+0x244>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	e00f      	b.n	8002964 <HAL_RCC_ClockConfig+0x134>
 8002944:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002948:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800294c:	fa93 f3a3 	rbit	r3, r3
 8002950:	647b      	str	r3, [r7, #68]	@ 0x44
 8002952:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002956:	643b      	str	r3, [r7, #64]	@ 0x40
 8002958:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800295a:	fa93 f3a3 	rbit	r3, r3
 800295e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002960:	4b44      	ldr	r3, [pc, #272]	@ (8002a74 <HAL_RCC_ClockConfig+0x244>)
 8002962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002964:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002968:	63ba      	str	r2, [r7, #56]	@ 0x38
 800296a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800296c:	fa92 f2a2 	rbit	r2, r2
 8002970:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002972:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002974:	fab2 f282 	clz	r2, r2
 8002978:	b2d2      	uxtb	r2, r2
 800297a:	f042 0220 	orr.w	r2, r2, #32
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	f002 021f 	and.w	r2, r2, #31
 8002984:	2101      	movs	r1, #1
 8002986:	fa01 f202 	lsl.w	r2, r1, r2
 800298a:	4013      	ands	r3, r2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d135      	bne.n	80029fc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e0ae      	b.n	8002af2 <HAL_RCC_ClockConfig+0x2c2>
 8002994:	2302      	movs	r3, #2
 8002996:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800299a:	fa93 f3a3 	rbit	r3, r3
 800299e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80029a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029a2:	fab3 f383 	clz	r3, r3
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80029aa:	d802      	bhi.n	80029b2 <HAL_RCC_ClockConfig+0x182>
 80029ac:	4b31      	ldr	r3, [pc, #196]	@ (8002a74 <HAL_RCC_ClockConfig+0x244>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	e00d      	b.n	80029ce <HAL_RCC_ClockConfig+0x19e>
 80029b2:	2302      	movs	r3, #2
 80029b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029b8:	fa93 f3a3 	rbit	r3, r3
 80029bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80029be:	2302      	movs	r3, #2
 80029c0:	623b      	str	r3, [r7, #32]
 80029c2:	6a3b      	ldr	r3, [r7, #32]
 80029c4:	fa93 f3a3 	rbit	r3, r3
 80029c8:	61fb      	str	r3, [r7, #28]
 80029ca:	4b2a      	ldr	r3, [pc, #168]	@ (8002a74 <HAL_RCC_ClockConfig+0x244>)
 80029cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ce:	2202      	movs	r2, #2
 80029d0:	61ba      	str	r2, [r7, #24]
 80029d2:	69ba      	ldr	r2, [r7, #24]
 80029d4:	fa92 f2a2 	rbit	r2, r2
 80029d8:	617a      	str	r2, [r7, #20]
  return result;
 80029da:	697a      	ldr	r2, [r7, #20]
 80029dc:	fab2 f282 	clz	r2, r2
 80029e0:	b2d2      	uxtb	r2, r2
 80029e2:	f042 0220 	orr.w	r2, r2, #32
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	f002 021f 	and.w	r2, r2, #31
 80029ec:	2101      	movs	r1, #1
 80029ee:	fa01 f202 	lsl.w	r2, r1, r2
 80029f2:	4013      	ands	r3, r2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d101      	bne.n	80029fc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e07a      	b.n	8002af2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002a74 <HAL_RCC_ClockConfig+0x244>)
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f023 0203 	bic.w	r2, r3, #3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	491a      	ldr	r1, [pc, #104]	@ (8002a74 <HAL_RCC_ClockConfig+0x244>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a0e:	f7fe fbdd 	bl	80011cc <HAL_GetTick>
 8002a12:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a14:	e00a      	b.n	8002a2c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a16:	f7fe fbd9 	bl	80011cc <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d901      	bls.n	8002a2c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e062      	b.n	8002af2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a2c:	4b11      	ldr	r3, [pc, #68]	@ (8002a74 <HAL_RCC_ClockConfig+0x244>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f003 020c 	and.w	r2, r3, #12
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d1eb      	bne.n	8002a16 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a3e:	4b0c      	ldr	r3, [pc, #48]	@ (8002a70 <HAL_RCC_ClockConfig+0x240>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0307 	and.w	r3, r3, #7
 8002a46:	683a      	ldr	r2, [r7, #0]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d215      	bcs.n	8002a78 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a4c:	4b08      	ldr	r3, [pc, #32]	@ (8002a70 <HAL_RCC_ClockConfig+0x240>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f023 0207 	bic.w	r2, r3, #7
 8002a54:	4906      	ldr	r1, [pc, #24]	@ (8002a70 <HAL_RCC_ClockConfig+0x240>)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a5c:	4b04      	ldr	r3, [pc, #16]	@ (8002a70 <HAL_RCC_ClockConfig+0x240>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0307 	and.w	r3, r3, #7
 8002a64:	683a      	ldr	r2, [r7, #0]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d006      	beq.n	8002a78 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e041      	b.n	8002af2 <HAL_RCC_ClockConfig+0x2c2>
 8002a6e:	bf00      	nop
 8002a70:	40022000 	.word	0x40022000
 8002a74:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d008      	beq.n	8002a96 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a84:	4b1d      	ldr	r3, [pc, #116]	@ (8002afc <HAL_RCC_ClockConfig+0x2cc>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	491a      	ldr	r1, [pc, #104]	@ (8002afc <HAL_RCC_ClockConfig+0x2cc>)
 8002a92:	4313      	orrs	r3, r2
 8002a94:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0308 	and.w	r3, r3, #8
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d009      	beq.n	8002ab6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002aa2:	4b16      	ldr	r3, [pc, #88]	@ (8002afc <HAL_RCC_ClockConfig+0x2cc>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	4912      	ldr	r1, [pc, #72]	@ (8002afc <HAL_RCC_ClockConfig+0x2cc>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002ab6:	f000 f829 	bl	8002b0c <HAL_RCC_GetSysClockFreq>
 8002aba:	4601      	mov	r1, r0
 8002abc:	4b0f      	ldr	r3, [pc, #60]	@ (8002afc <HAL_RCC_ClockConfig+0x2cc>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ac4:	22f0      	movs	r2, #240	@ 0xf0
 8002ac6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac8:	693a      	ldr	r2, [r7, #16]
 8002aca:	fa92 f2a2 	rbit	r2, r2
 8002ace:	60fa      	str	r2, [r7, #12]
  return result;
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	fab2 f282 	clz	r2, r2
 8002ad6:	b2d2      	uxtb	r2, r2
 8002ad8:	40d3      	lsrs	r3, r2
 8002ada:	4a09      	ldr	r2, [pc, #36]	@ (8002b00 <HAL_RCC_ClockConfig+0x2d0>)
 8002adc:	5cd3      	ldrb	r3, [r2, r3]
 8002ade:	fa21 f303 	lsr.w	r3, r1, r3
 8002ae2:	4a08      	ldr	r2, [pc, #32]	@ (8002b04 <HAL_RCC_ClockConfig+0x2d4>)
 8002ae4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002ae6:	4b08      	ldr	r3, [pc, #32]	@ (8002b08 <HAL_RCC_ClockConfig+0x2d8>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7fe fb2a 	bl	8001144 <HAL_InitTick>
  
  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3778      	adds	r7, #120	@ 0x78
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40021000 	.word	0x40021000
 8002b00:	080053bc 	.word	0x080053bc
 8002b04:	20000000 	.word	0x20000000
 8002b08:	2000000c 	.word	0x2000000c

08002b0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b087      	sub	sp, #28
 8002b10:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b12:	2300      	movs	r3, #0
 8002b14:	60fb      	str	r3, [r7, #12]
 8002b16:	2300      	movs	r3, #0
 8002b18:	60bb      	str	r3, [r7, #8]
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	617b      	str	r3, [r7, #20]
 8002b1e:	2300      	movs	r3, #0
 8002b20:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002b22:	2300      	movs	r3, #0
 8002b24:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002b26:	4b1e      	ldr	r3, [pc, #120]	@ (8002ba0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f003 030c 	and.w	r3, r3, #12
 8002b32:	2b04      	cmp	r3, #4
 8002b34:	d002      	beq.n	8002b3c <HAL_RCC_GetSysClockFreq+0x30>
 8002b36:	2b08      	cmp	r3, #8
 8002b38:	d003      	beq.n	8002b42 <HAL_RCC_GetSysClockFreq+0x36>
 8002b3a:	e026      	b.n	8002b8a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b3c:	4b19      	ldr	r3, [pc, #100]	@ (8002ba4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b3e:	613b      	str	r3, [r7, #16]
      break;
 8002b40:	e026      	b.n	8002b90 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	0c9b      	lsrs	r3, r3, #18
 8002b46:	f003 030f 	and.w	r3, r3, #15
 8002b4a:	4a17      	ldr	r2, [pc, #92]	@ (8002ba8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b4c:	5cd3      	ldrb	r3, [r2, r3]
 8002b4e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002b50:	4b13      	ldr	r3, [pc, #76]	@ (8002ba0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b54:	f003 030f 	and.w	r3, r3, #15
 8002b58:	4a14      	ldr	r2, [pc, #80]	@ (8002bac <HAL_RCC_GetSysClockFreq+0xa0>)
 8002b5a:	5cd3      	ldrb	r3, [r2, r3]
 8002b5c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d008      	beq.n	8002b7a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b68:	4a0e      	ldr	r2, [pc, #56]	@ (8002ba4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	fb02 f303 	mul.w	r3, r2, r3
 8002b76:	617b      	str	r3, [r7, #20]
 8002b78:	e004      	b.n	8002b84 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a0c      	ldr	r2, [pc, #48]	@ (8002bb0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b7e:	fb02 f303 	mul.w	r3, r2, r3
 8002b82:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	613b      	str	r3, [r7, #16]
      break;
 8002b88:	e002      	b.n	8002b90 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b8a:	4b06      	ldr	r3, [pc, #24]	@ (8002ba4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b8c:	613b      	str	r3, [r7, #16]
      break;
 8002b8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b90:	693b      	ldr	r3, [r7, #16]
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	371c      	adds	r7, #28
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	007a1200 	.word	0x007a1200
 8002ba8:	080053d4 	.word	0x080053d4
 8002bac:	080053e4 	.word	0x080053e4
 8002bb0:	003d0900 	.word	0x003d0900

08002bb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bb8:	4b03      	ldr	r3, [pc, #12]	@ (8002bc8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bba:	681b      	ldr	r3, [r3, #0]
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	20000000 	.word	0x20000000

08002bcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002bd2:	f7ff ffef 	bl	8002bb4 <HAL_RCC_GetHCLKFreq>
 8002bd6:	4601      	mov	r1, r0
 8002bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002c08 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002be0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002be4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	fa92 f2a2 	rbit	r2, r2
 8002bec:	603a      	str	r2, [r7, #0]
  return result;
 8002bee:	683a      	ldr	r2, [r7, #0]
 8002bf0:	fab2 f282 	clz	r2, r2
 8002bf4:	b2d2      	uxtb	r2, r2
 8002bf6:	40d3      	lsrs	r3, r2
 8002bf8:	4a04      	ldr	r2, [pc, #16]	@ (8002c0c <HAL_RCC_GetPCLK1Freq+0x40>)
 8002bfa:	5cd3      	ldrb	r3, [r2, r3]
 8002bfc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002c00:	4618      	mov	r0, r3
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	080053cc 	.word	0x080053cc

08002c10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002c16:	f7ff ffcd 	bl	8002bb4 <HAL_RCC_GetHCLKFreq>
 8002c1a:	4601      	mov	r1, r0
 8002c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c4c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002c24:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002c28:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	fa92 f2a2 	rbit	r2, r2
 8002c30:	603a      	str	r2, [r7, #0]
  return result;
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	fab2 f282 	clz	r2, r2
 8002c38:	b2d2      	uxtb	r2, r2
 8002c3a:	40d3      	lsrs	r3, r2
 8002c3c:	4a04      	ldr	r2, [pc, #16]	@ (8002c50 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002c3e:	5cd3      	ldrb	r3, [r2, r3]
 8002c40:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002c44:	4618      	mov	r0, r3
 8002c46:	3708      	adds	r7, #8
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	080053cc 	.word	0x080053cc

08002c54 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	220f      	movs	r2, #15
 8002c62:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002c64:	4b12      	ldr	r3, [pc, #72]	@ (8002cb0 <HAL_RCC_GetClockConfig+0x5c>)
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f003 0203 	and.w	r2, r3, #3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002c70:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb0 <HAL_RCC_GetClockConfig+0x5c>)
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8002c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb0 <HAL_RCC_GetClockConfig+0x5c>)
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002c88:	4b09      	ldr	r3, [pc, #36]	@ (8002cb0 <HAL_RCC_GetClockConfig+0x5c>)
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	08db      	lsrs	r3, r3, #3
 8002c8e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8002c96:	4b07      	ldr	r3, [pc, #28]	@ (8002cb4 <HAL_RCC_GetClockConfig+0x60>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0207 	and.w	r2, r3, #7
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	601a      	str	r2, [r3, #0]
}
 8002ca2:	bf00      	nop
 8002ca4:	370c      	adds	r7, #12
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	40022000 	.word	0x40022000

08002cb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b092      	sub	sp, #72	@ 0x48
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f000 80cb 	beq.w	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cdc:	4b85      	ldr	r3, [pc, #532]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002cde:	69db      	ldr	r3, [r3, #28]
 8002ce0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d10e      	bne.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ce8:	4b82      	ldr	r3, [pc, #520]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002cea:	69db      	ldr	r3, [r3, #28]
 8002cec:	4a81      	ldr	r2, [pc, #516]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002cee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cf2:	61d3      	str	r3, [r2, #28]
 8002cf4:	4b7f      	ldr	r3, [pc, #508]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002cf6:	69db      	ldr	r3, [r3, #28]
 8002cf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cfc:	60bb      	str	r3, [r7, #8]
 8002cfe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d00:	2301      	movs	r3, #1
 8002d02:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d06:	4b7c      	ldr	r3, [pc, #496]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d118      	bne.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d12:	4b79      	ldr	r3, [pc, #484]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a78      	ldr	r2, [pc, #480]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d1c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d1e:	f7fe fa55 	bl	80011cc <HAL_GetTick>
 8002d22:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d24:	e008      	b.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d26:	f7fe fa51 	bl	80011cc <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b64      	cmp	r3, #100	@ 0x64
 8002d32:	d901      	bls.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e0d9      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d38:	4b6f      	ldr	r3, [pc, #444]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d0f0      	beq.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d44:	4b6b      	ldr	r3, [pc, #428]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d07b      	beq.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x194>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d5c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d074      	beq.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d62:	4b64      	ldr	r3, [pc, #400]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d6c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d70:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d74:	fa93 f3a3 	rbit	r3, r3
 8002d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d7c:	fab3 f383 	clz	r3, r3
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	461a      	mov	r2, r3
 8002d84:	4b5d      	ldr	r3, [pc, #372]	@ (8002efc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002d86:	4413      	add	r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	6013      	str	r3, [r2, #0]
 8002d90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d94:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d98:	fa93 f3a3 	rbit	r3, r3
 8002d9c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002d9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002da0:	fab3 f383 	clz	r3, r3
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	461a      	mov	r2, r3
 8002da8:	4b54      	ldr	r3, [pc, #336]	@ (8002efc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002daa:	4413      	add	r3, r2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	461a      	mov	r2, r3
 8002db0:	2300      	movs	r3, #0
 8002db2:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002db4:	4a4f      	ldr	r2, [pc, #316]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002db6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002db8:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002dba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d043      	beq.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc4:	f7fe fa02 	bl	80011cc <HAL_GetTick>
 8002dc8:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dca:	e00a      	b.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dcc:	f7fe f9fe 	bl	80011cc <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e084      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x234>
 8002de2:	2302      	movs	r3, #2
 8002de4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002de8:	fa93 f3a3 	rbit	r3, r3
 8002dec:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dee:	2302      	movs	r3, #2
 8002df0:	623b      	str	r3, [r7, #32]
 8002df2:	6a3b      	ldr	r3, [r7, #32]
 8002df4:	fa93 f3a3 	rbit	r3, r3
 8002df8:	61fb      	str	r3, [r7, #28]
  return result;
 8002dfa:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dfc:	fab3 f383 	clz	r3, r3
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d102      	bne.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8002e0c:	4b39      	ldr	r3, [pc, #228]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e0e:	6a1b      	ldr	r3, [r3, #32]
 8002e10:	e007      	b.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8002e12:	2302      	movs	r3, #2
 8002e14:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	fa93 f3a3 	rbit	r3, r3
 8002e1c:	617b      	str	r3, [r7, #20]
 8002e1e:	4b35      	ldr	r3, [pc, #212]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e22:	2202      	movs	r2, #2
 8002e24:	613a      	str	r2, [r7, #16]
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	fa92 f2a2 	rbit	r2, r2
 8002e2c:	60fa      	str	r2, [r7, #12]
  return result;
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	fab2 f282 	clz	r2, r2
 8002e34:	b2d2      	uxtb	r2, r2
 8002e36:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e3a:	b2d2      	uxtb	r2, r2
 8002e3c:	f002 021f 	and.w	r2, r2, #31
 8002e40:	2101      	movs	r1, #1
 8002e42:	fa01 f202 	lsl.w	r2, r1, r2
 8002e46:	4013      	ands	r3, r2
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d0bf      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002e4c:	4b29      	ldr	r3, [pc, #164]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	4926      	ldr	r1, [pc, #152]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e5e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d105      	bne.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e66:	4b23      	ldr	r3, [pc, #140]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	4a22      	ldr	r2, [pc, #136]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e70:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d008      	beq.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e7e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e82:	f023 0203 	bic.w	r2, r3, #3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	491a      	ldr	r1, [pc, #104]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0320 	and.w	r3, r3, #32
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d008      	beq.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e9c:	4b15      	ldr	r3, [pc, #84]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea0:	f023 0210 	bic.w	r2, r3, #16
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	4912      	ldr	r1, [pc, #72]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d008      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002eba:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ebe:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	490b      	ldr	r1, [pc, #44]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d008      	beq.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002ed8:	4b06      	ldr	r3, [pc, #24]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002eda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002edc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	695b      	ldr	r3, [r3, #20]
 8002ee4:	4903      	ldr	r1, [pc, #12]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002eea:	2300      	movs	r3, #0
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3748      	adds	r7, #72	@ 0x48
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	40007000 	.word	0x40007000
 8002efc:	10908100 	.word	0x10908100

08002f00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d101      	bne.n	8002f12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e049      	b.n	8002fa6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d106      	bne.n	8002f2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f7fd fbfa 	bl	8000720 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2202      	movs	r2, #2
 8002f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	3304      	adds	r3, #4
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	4610      	mov	r0, r2
 8002f40:	f000 fc14 	bl	800376c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2201      	movs	r2, #1
 8002f48:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2201      	movs	r2, #1
 8002f70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3708      	adds	r7, #8
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b082      	sub	sp, #8
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d101      	bne.n	8002fc0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e049      	b.n	8003054 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d106      	bne.n	8002fda <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f000 f841 	bl	800305c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2202      	movs	r2, #2
 8002fde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	3304      	adds	r3, #4
 8002fea:	4619      	mov	r1, r3
 8002fec:	4610      	mov	r0, r2
 8002fee:	f000 fbbd 	bl	800376c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2201      	movs	r2, #1
 8003006:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2201      	movs	r2, #1
 800300e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2201      	movs	r2, #1
 8003016:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2201      	movs	r2, #1
 800301e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2201      	movs	r2, #1
 8003026:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2201      	movs	r2, #1
 800302e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2201      	movs	r2, #1
 8003036:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2201      	movs	r2, #1
 800303e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2201      	movs	r2, #1
 8003046:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2201      	movs	r2, #1
 800304e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003052:	2300      	movs	r3, #0
}
 8003054:	4618      	mov	r0, r3
 8003056:	3708      	adds	r7, #8
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003064:	bf00      	nop
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d109      	bne.n	8003094 <HAL_TIM_PWM_Start+0x24>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b01      	cmp	r3, #1
 800308a:	bf14      	ite	ne
 800308c:	2301      	movne	r3, #1
 800308e:	2300      	moveq	r3, #0
 8003090:	b2db      	uxtb	r3, r3
 8003092:	e03c      	b.n	800310e <HAL_TIM_PWM_Start+0x9e>
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	2b04      	cmp	r3, #4
 8003098:	d109      	bne.n	80030ae <HAL_TIM_PWM_Start+0x3e>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	bf14      	ite	ne
 80030a6:	2301      	movne	r3, #1
 80030a8:	2300      	moveq	r3, #0
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	e02f      	b.n	800310e <HAL_TIM_PWM_Start+0x9e>
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	2b08      	cmp	r3, #8
 80030b2:	d109      	bne.n	80030c8 <HAL_TIM_PWM_Start+0x58>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	2b01      	cmp	r3, #1
 80030be:	bf14      	ite	ne
 80030c0:	2301      	movne	r3, #1
 80030c2:	2300      	moveq	r3, #0
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	e022      	b.n	800310e <HAL_TIM_PWM_Start+0x9e>
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	2b0c      	cmp	r3, #12
 80030cc:	d109      	bne.n	80030e2 <HAL_TIM_PWM_Start+0x72>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	bf14      	ite	ne
 80030da:	2301      	movne	r3, #1
 80030dc:	2300      	moveq	r3, #0
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	e015      	b.n	800310e <HAL_TIM_PWM_Start+0x9e>
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	2b10      	cmp	r3, #16
 80030e6:	d109      	bne.n	80030fc <HAL_TIM_PWM_Start+0x8c>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	bf14      	ite	ne
 80030f4:	2301      	movne	r3, #1
 80030f6:	2300      	moveq	r3, #0
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	e008      	b.n	800310e <HAL_TIM_PWM_Start+0x9e>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003102:	b2db      	uxtb	r3, r3
 8003104:	2b01      	cmp	r3, #1
 8003106:	bf14      	ite	ne
 8003108:	2301      	movne	r3, #1
 800310a:	2300      	moveq	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	2b00      	cmp	r3, #0
 8003110:	d001      	beq.n	8003116 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e088      	b.n	8003228 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d104      	bne.n	8003126 <HAL_TIM_PWM_Start+0xb6>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2202      	movs	r2, #2
 8003120:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003124:	e023      	b.n	800316e <HAL_TIM_PWM_Start+0xfe>
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	2b04      	cmp	r3, #4
 800312a:	d104      	bne.n	8003136 <HAL_TIM_PWM_Start+0xc6>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2202      	movs	r2, #2
 8003130:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003134:	e01b      	b.n	800316e <HAL_TIM_PWM_Start+0xfe>
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	2b08      	cmp	r3, #8
 800313a:	d104      	bne.n	8003146 <HAL_TIM_PWM_Start+0xd6>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2202      	movs	r2, #2
 8003140:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003144:	e013      	b.n	800316e <HAL_TIM_PWM_Start+0xfe>
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	2b0c      	cmp	r3, #12
 800314a:	d104      	bne.n	8003156 <HAL_TIM_PWM_Start+0xe6>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2202      	movs	r2, #2
 8003150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003154:	e00b      	b.n	800316e <HAL_TIM_PWM_Start+0xfe>
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	2b10      	cmp	r3, #16
 800315a:	d104      	bne.n	8003166 <HAL_TIM_PWM_Start+0xf6>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2202      	movs	r2, #2
 8003160:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003164:	e003      	b.n	800316e <HAL_TIM_PWM_Start+0xfe>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2202      	movs	r2, #2
 800316a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2201      	movs	r2, #1
 8003174:	6839      	ldr	r1, [r7, #0]
 8003176:	4618      	mov	r0, r3
 8003178:	f000 febc 	bl	8003ef4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a2b      	ldr	r2, [pc, #172]	@ (8003230 <HAL_TIM_PWM_Start+0x1c0>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d00e      	beq.n	80031a4 <HAL_TIM_PWM_Start+0x134>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a2a      	ldr	r2, [pc, #168]	@ (8003234 <HAL_TIM_PWM_Start+0x1c4>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d009      	beq.n	80031a4 <HAL_TIM_PWM_Start+0x134>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a28      	ldr	r2, [pc, #160]	@ (8003238 <HAL_TIM_PWM_Start+0x1c8>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d004      	beq.n	80031a4 <HAL_TIM_PWM_Start+0x134>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a27      	ldr	r2, [pc, #156]	@ (800323c <HAL_TIM_PWM_Start+0x1cc>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d101      	bne.n	80031a8 <HAL_TIM_PWM_Start+0x138>
 80031a4:	2301      	movs	r3, #1
 80031a6:	e000      	b.n	80031aa <HAL_TIM_PWM_Start+0x13a>
 80031a8:	2300      	movs	r3, #0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d007      	beq.n	80031be <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a1b      	ldr	r2, [pc, #108]	@ (8003230 <HAL_TIM_PWM_Start+0x1c0>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d00e      	beq.n	80031e6 <HAL_TIM_PWM_Start+0x176>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031d0:	d009      	beq.n	80031e6 <HAL_TIM_PWM_Start+0x176>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a1a      	ldr	r2, [pc, #104]	@ (8003240 <HAL_TIM_PWM_Start+0x1d0>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d004      	beq.n	80031e6 <HAL_TIM_PWM_Start+0x176>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a14      	ldr	r2, [pc, #80]	@ (8003234 <HAL_TIM_PWM_Start+0x1c4>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d115      	bne.n	8003212 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	689a      	ldr	r2, [r3, #8]
 80031ec:	4b15      	ldr	r3, [pc, #84]	@ (8003244 <HAL_TIM_PWM_Start+0x1d4>)
 80031ee:	4013      	ands	r3, r2
 80031f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2b06      	cmp	r3, #6
 80031f6:	d015      	beq.n	8003224 <HAL_TIM_PWM_Start+0x1b4>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031fe:	d011      	beq.n	8003224 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f042 0201 	orr.w	r2, r2, #1
 800320e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003210:	e008      	b.n	8003224 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f042 0201 	orr.w	r2, r2, #1
 8003220:	601a      	str	r2, [r3, #0]
 8003222:	e000      	b.n	8003226 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003224:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	40012c00 	.word	0x40012c00
 8003234:	40014000 	.word	0x40014000
 8003238:	40014400 	.word	0x40014400
 800323c:	40014800 	.word	0x40014800
 8003240:	40000400 	.word	0x40000400
 8003244:	00010007 	.word	0x00010007

08003248 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2200      	movs	r2, #0
 8003258:	6839      	ldr	r1, [r7, #0]
 800325a:	4618      	mov	r0, r3
 800325c:	f000 fe4a 	bl	8003ef4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a3b      	ldr	r2, [pc, #236]	@ (8003354 <HAL_TIM_PWM_Stop+0x10c>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d00e      	beq.n	8003288 <HAL_TIM_PWM_Stop+0x40>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a3a      	ldr	r2, [pc, #232]	@ (8003358 <HAL_TIM_PWM_Stop+0x110>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d009      	beq.n	8003288 <HAL_TIM_PWM_Stop+0x40>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a38      	ldr	r2, [pc, #224]	@ (800335c <HAL_TIM_PWM_Stop+0x114>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d004      	beq.n	8003288 <HAL_TIM_PWM_Stop+0x40>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a37      	ldr	r2, [pc, #220]	@ (8003360 <HAL_TIM_PWM_Stop+0x118>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d101      	bne.n	800328c <HAL_TIM_PWM_Stop+0x44>
 8003288:	2301      	movs	r3, #1
 800328a:	e000      	b.n	800328e <HAL_TIM_PWM_Stop+0x46>
 800328c:	2300      	movs	r3, #0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d017      	beq.n	80032c2 <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	6a1a      	ldr	r2, [r3, #32]
 8003298:	f241 1311 	movw	r3, #4369	@ 0x1111
 800329c:	4013      	ands	r3, r2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10f      	bne.n	80032c2 <HAL_TIM_PWM_Stop+0x7a>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	6a1a      	ldr	r2, [r3, #32]
 80032a8:	f240 4344 	movw	r3, #1092	@ 0x444
 80032ac:	4013      	ands	r3, r2
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d107      	bne.n	80032c2 <HAL_TIM_PWM_Stop+0x7a>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	6a1a      	ldr	r2, [r3, #32]
 80032c8:	f241 1311 	movw	r3, #4369	@ 0x1111
 80032cc:	4013      	ands	r3, r2
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10f      	bne.n	80032f2 <HAL_TIM_PWM_Stop+0xaa>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	6a1a      	ldr	r2, [r3, #32]
 80032d8:	f240 4344 	movw	r3, #1092	@ 0x444
 80032dc:	4013      	ands	r3, r2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d107      	bne.n	80032f2 <HAL_TIM_PWM_Stop+0xaa>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f022 0201 	bic.w	r2, r2, #1
 80032f0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d104      	bne.n	8003302 <HAL_TIM_PWM_Stop+0xba>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003300:	e023      	b.n	800334a <HAL_TIM_PWM_Stop+0x102>
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	2b04      	cmp	r3, #4
 8003306:	d104      	bne.n	8003312 <HAL_TIM_PWM_Stop+0xca>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003310:	e01b      	b.n	800334a <HAL_TIM_PWM_Stop+0x102>
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	2b08      	cmp	r3, #8
 8003316:	d104      	bne.n	8003322 <HAL_TIM_PWM_Stop+0xda>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003320:	e013      	b.n	800334a <HAL_TIM_PWM_Stop+0x102>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	2b0c      	cmp	r3, #12
 8003326:	d104      	bne.n	8003332 <HAL_TIM_PWM_Stop+0xea>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003330:	e00b      	b.n	800334a <HAL_TIM_PWM_Stop+0x102>
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	2b10      	cmp	r3, #16
 8003336:	d104      	bne.n	8003342 <HAL_TIM_PWM_Stop+0xfa>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003340:	e003      	b.n	800334a <HAL_TIM_PWM_Stop+0x102>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2201      	movs	r2, #1
 8003346:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	3708      	adds	r7, #8
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	40012c00 	.word	0x40012c00
 8003358:	40014000 	.word	0x40014000
 800335c:	40014400 	.word	0x40014400
 8003360:	40014800 	.word	0x40014800

08003364 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b086      	sub	sp, #24
 8003368:	af00      	add	r7, sp, #0
 800336a:	60f8      	str	r0, [r7, #12]
 800336c:	60b9      	str	r1, [r7, #8]
 800336e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003370:	2300      	movs	r3, #0
 8003372:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800337a:	2b01      	cmp	r3, #1
 800337c:	d101      	bne.n	8003382 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800337e:	2302      	movs	r3, #2
 8003380:	e0ff      	b.n	8003582 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2201      	movs	r2, #1
 8003386:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2b14      	cmp	r3, #20
 800338e:	f200 80f0 	bhi.w	8003572 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003392:	a201      	add	r2, pc, #4	@ (adr r2, 8003398 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003398:	080033ed 	.word	0x080033ed
 800339c:	08003573 	.word	0x08003573
 80033a0:	08003573 	.word	0x08003573
 80033a4:	08003573 	.word	0x08003573
 80033a8:	0800342d 	.word	0x0800342d
 80033ac:	08003573 	.word	0x08003573
 80033b0:	08003573 	.word	0x08003573
 80033b4:	08003573 	.word	0x08003573
 80033b8:	0800346f 	.word	0x0800346f
 80033bc:	08003573 	.word	0x08003573
 80033c0:	08003573 	.word	0x08003573
 80033c4:	08003573 	.word	0x08003573
 80033c8:	080034af 	.word	0x080034af
 80033cc:	08003573 	.word	0x08003573
 80033d0:	08003573 	.word	0x08003573
 80033d4:	08003573 	.word	0x08003573
 80033d8:	080034f1 	.word	0x080034f1
 80033dc:	08003573 	.word	0x08003573
 80033e0:	08003573 	.word	0x08003573
 80033e4:	08003573 	.word	0x08003573
 80033e8:	08003531 	.word	0x08003531
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68b9      	ldr	r1, [r7, #8]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f000 fa3e 	bl	8003874 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	699a      	ldr	r2, [r3, #24]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f042 0208 	orr.w	r2, r2, #8
 8003406:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	699a      	ldr	r2, [r3, #24]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f022 0204 	bic.w	r2, r2, #4
 8003416:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	6999      	ldr	r1, [r3, #24]
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	691a      	ldr	r2, [r3, #16]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	430a      	orrs	r2, r1
 8003428:	619a      	str	r2, [r3, #24]
      break;
 800342a:	e0a5      	b.n	8003578 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	68b9      	ldr	r1, [r7, #8]
 8003432:	4618      	mov	r0, r3
 8003434:	f000 faa4 	bl	8003980 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	699a      	ldr	r2, [r3, #24]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003446:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	699a      	ldr	r2, [r3, #24]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003456:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6999      	ldr	r1, [r3, #24]
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	691b      	ldr	r3, [r3, #16]
 8003462:	021a      	lsls	r2, r3, #8
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	430a      	orrs	r2, r1
 800346a:	619a      	str	r2, [r3, #24]
      break;
 800346c:	e084      	b.n	8003578 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68b9      	ldr	r1, [r7, #8]
 8003474:	4618      	mov	r0, r3
 8003476:	f000 fb03 	bl	8003a80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	69da      	ldr	r2, [r3, #28]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f042 0208 	orr.w	r2, r2, #8
 8003488:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	69da      	ldr	r2, [r3, #28]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f022 0204 	bic.w	r2, r2, #4
 8003498:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	69d9      	ldr	r1, [r3, #28]
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	691a      	ldr	r2, [r3, #16]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	430a      	orrs	r2, r1
 80034aa:	61da      	str	r2, [r3, #28]
      break;
 80034ac:	e064      	b.n	8003578 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	68b9      	ldr	r1, [r7, #8]
 80034b4:	4618      	mov	r0, r3
 80034b6:	f000 fb61 	bl	8003b7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	69da      	ldr	r2, [r3, #28]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	69da      	ldr	r2, [r3, #28]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	69d9      	ldr	r1, [r3, #28]
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	021a      	lsls	r2, r3, #8
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	430a      	orrs	r2, r1
 80034ec:	61da      	str	r2, [r3, #28]
      break;
 80034ee:	e043      	b.n	8003578 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68b9      	ldr	r1, [r7, #8]
 80034f6:	4618      	mov	r0, r3
 80034f8:	f000 fba4 	bl	8003c44 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f042 0208 	orr.w	r2, r2, #8
 800350a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 0204 	bic.w	r2, r2, #4
 800351a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	691a      	ldr	r2, [r3, #16]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800352e:	e023      	b.n	8003578 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68b9      	ldr	r1, [r7, #8]
 8003536:	4618      	mov	r0, r3
 8003538:	f000 fbe2 	bl	8003d00 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800354a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800355a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	021a      	lsls	r2, r3, #8
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	430a      	orrs	r2, r1
 800356e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003570:	e002      	b.n	8003578 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	75fb      	strb	r3, [r7, #23]
      break;
 8003576:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003580:	7dfb      	ldrb	r3, [r7, #23]
}
 8003582:	4618      	mov	r0, r3
 8003584:	3718      	adds	r7, #24
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop

0800358c <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800359c:	2b01      	cmp	r3, #1
 800359e:	d101      	bne.n	80035a4 <HAL_TIM_GenerateEvent+0x18>
 80035a0:	2302      	movs	r3, #2
 80035a2:	e014      	b.n	80035ce <HAL_TIM_GenerateEvent+0x42>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2202      	movs	r2, #2
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2201      	movs	r2, #1
 80035c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	370c      	adds	r7, #12
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr

080035da <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80035da:	b580      	push	{r7, lr}
 80035dc:	b084      	sub	sp, #16
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
 80035e2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035e4:	2300      	movs	r3, #0
 80035e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d101      	bne.n	80035f6 <HAL_TIM_ConfigClockSource+0x1c>
 80035f2:	2302      	movs	r3, #2
 80035f4:	e0b6      	b.n	8003764 <HAL_TIM_ConfigClockSource+0x18a>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2201      	movs	r2, #1
 80035fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2202      	movs	r2, #2
 8003602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003614:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003618:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003620:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68ba      	ldr	r2, [r7, #8]
 8003628:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003632:	d03e      	beq.n	80036b2 <HAL_TIM_ConfigClockSource+0xd8>
 8003634:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003638:	f200 8087 	bhi.w	800374a <HAL_TIM_ConfigClockSource+0x170>
 800363c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003640:	f000 8086 	beq.w	8003750 <HAL_TIM_ConfigClockSource+0x176>
 8003644:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003648:	d87f      	bhi.n	800374a <HAL_TIM_ConfigClockSource+0x170>
 800364a:	2b70      	cmp	r3, #112	@ 0x70
 800364c:	d01a      	beq.n	8003684 <HAL_TIM_ConfigClockSource+0xaa>
 800364e:	2b70      	cmp	r3, #112	@ 0x70
 8003650:	d87b      	bhi.n	800374a <HAL_TIM_ConfigClockSource+0x170>
 8003652:	2b60      	cmp	r3, #96	@ 0x60
 8003654:	d050      	beq.n	80036f8 <HAL_TIM_ConfigClockSource+0x11e>
 8003656:	2b60      	cmp	r3, #96	@ 0x60
 8003658:	d877      	bhi.n	800374a <HAL_TIM_ConfigClockSource+0x170>
 800365a:	2b50      	cmp	r3, #80	@ 0x50
 800365c:	d03c      	beq.n	80036d8 <HAL_TIM_ConfigClockSource+0xfe>
 800365e:	2b50      	cmp	r3, #80	@ 0x50
 8003660:	d873      	bhi.n	800374a <HAL_TIM_ConfigClockSource+0x170>
 8003662:	2b40      	cmp	r3, #64	@ 0x40
 8003664:	d058      	beq.n	8003718 <HAL_TIM_ConfigClockSource+0x13e>
 8003666:	2b40      	cmp	r3, #64	@ 0x40
 8003668:	d86f      	bhi.n	800374a <HAL_TIM_ConfigClockSource+0x170>
 800366a:	2b30      	cmp	r3, #48	@ 0x30
 800366c:	d064      	beq.n	8003738 <HAL_TIM_ConfigClockSource+0x15e>
 800366e:	2b30      	cmp	r3, #48	@ 0x30
 8003670:	d86b      	bhi.n	800374a <HAL_TIM_ConfigClockSource+0x170>
 8003672:	2b20      	cmp	r3, #32
 8003674:	d060      	beq.n	8003738 <HAL_TIM_ConfigClockSource+0x15e>
 8003676:	2b20      	cmp	r3, #32
 8003678:	d867      	bhi.n	800374a <HAL_TIM_ConfigClockSource+0x170>
 800367a:	2b00      	cmp	r3, #0
 800367c:	d05c      	beq.n	8003738 <HAL_TIM_ConfigClockSource+0x15e>
 800367e:	2b10      	cmp	r3, #16
 8003680:	d05a      	beq.n	8003738 <HAL_TIM_ConfigClockSource+0x15e>
 8003682:	e062      	b.n	800374a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003694:	f000 fc0e 	bl	8003eb4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80036a6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	609a      	str	r2, [r3, #8]
      break;
 80036b0:	e04f      	b.n	8003752 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036c2:	f000 fbf7 	bl	8003eb4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036d4:	609a      	str	r2, [r3, #8]
      break;
 80036d6:	e03c      	b.n	8003752 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036e4:	461a      	mov	r2, r3
 80036e6:	f000 fb6b 	bl	8003dc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2150      	movs	r1, #80	@ 0x50
 80036f0:	4618      	mov	r0, r3
 80036f2:	f000 fbc4 	bl	8003e7e <TIM_ITRx_SetConfig>
      break;
 80036f6:	e02c      	b.n	8003752 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003704:	461a      	mov	r2, r3
 8003706:	f000 fb8a 	bl	8003e1e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2160      	movs	r1, #96	@ 0x60
 8003710:	4618      	mov	r0, r3
 8003712:	f000 fbb4 	bl	8003e7e <TIM_ITRx_SetConfig>
      break;
 8003716:	e01c      	b.n	8003752 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003724:	461a      	mov	r2, r3
 8003726:	f000 fb4b 	bl	8003dc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2140      	movs	r1, #64	@ 0x40
 8003730:	4618      	mov	r0, r3
 8003732:	f000 fba4 	bl	8003e7e <TIM_ITRx_SetConfig>
      break;
 8003736:	e00c      	b.n	8003752 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4619      	mov	r1, r3
 8003742:	4610      	mov	r0, r2
 8003744:	f000 fb9b 	bl	8003e7e <TIM_ITRx_SetConfig>
      break;
 8003748:	e003      	b.n	8003752 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	73fb      	strb	r3, [r7, #15]
      break;
 800374e:	e000      	b.n	8003752 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003750:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2201      	movs	r2, #1
 8003756:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003762:	7bfb      	ldrb	r3, [r7, #15]
}
 8003764:	4618      	mov	r0, r3
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a38      	ldr	r2, [pc, #224]	@ (8003860 <TIM_Base_SetConfig+0xf4>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d007      	beq.n	8003794 <TIM_Base_SetConfig+0x28>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800378a:	d003      	beq.n	8003794 <TIM_Base_SetConfig+0x28>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4a35      	ldr	r2, [pc, #212]	@ (8003864 <TIM_Base_SetConfig+0xf8>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d108      	bne.n	80037a6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800379a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	68fa      	ldr	r2, [r7, #12]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a2d      	ldr	r2, [pc, #180]	@ (8003860 <TIM_Base_SetConfig+0xf4>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d013      	beq.n	80037d6 <TIM_Base_SetConfig+0x6a>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037b4:	d00f      	beq.n	80037d6 <TIM_Base_SetConfig+0x6a>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a2a      	ldr	r2, [pc, #168]	@ (8003864 <TIM_Base_SetConfig+0xf8>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d00b      	beq.n	80037d6 <TIM_Base_SetConfig+0x6a>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a29      	ldr	r2, [pc, #164]	@ (8003868 <TIM_Base_SetConfig+0xfc>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d007      	beq.n	80037d6 <TIM_Base_SetConfig+0x6a>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a28      	ldr	r2, [pc, #160]	@ (800386c <TIM_Base_SetConfig+0x100>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d003      	beq.n	80037d6 <TIM_Base_SetConfig+0x6a>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a27      	ldr	r2, [pc, #156]	@ (8003870 <TIM_Base_SetConfig+0x104>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d108      	bne.n	80037e8 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	68fa      	ldr	r2, [r7, #12]
 80037fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	689a      	ldr	r2, [r3, #8]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a14      	ldr	r2, [pc, #80]	@ (8003860 <TIM_Base_SetConfig+0xf4>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d00b      	beq.n	800382c <TIM_Base_SetConfig+0xc0>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a14      	ldr	r2, [pc, #80]	@ (8003868 <TIM_Base_SetConfig+0xfc>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d007      	beq.n	800382c <TIM_Base_SetConfig+0xc0>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	4a13      	ldr	r2, [pc, #76]	@ (800386c <TIM_Base_SetConfig+0x100>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d003      	beq.n	800382c <TIM_Base_SetConfig+0xc0>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	4a12      	ldr	r2, [pc, #72]	@ (8003870 <TIM_Base_SetConfig+0x104>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d103      	bne.n	8003834 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	691a      	ldr	r2, [r3, #16]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	f003 0301 	and.w	r3, r3, #1
 8003842:	2b01      	cmp	r3, #1
 8003844:	d105      	bne.n	8003852 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	691b      	ldr	r3, [r3, #16]
 800384a:	f023 0201 	bic.w	r2, r3, #1
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	611a      	str	r2, [r3, #16]
  }
}
 8003852:	bf00      	nop
 8003854:	3714      	adds	r7, #20
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	40012c00 	.word	0x40012c00
 8003864:	40000400 	.word	0x40000400
 8003868:	40014000 	.word	0x40014000
 800386c:	40014400 	.word	0x40014400
 8003870:	40014800 	.word	0x40014800

08003874 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003874:	b480      	push	{r7}
 8003876:	b087      	sub	sp, #28
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6a1b      	ldr	r3, [r3, #32]
 8003888:	f023 0201 	bic.w	r2, r3, #1
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	699b      	ldr	r3, [r3, #24]
 800389a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f023 0303 	bic.w	r3, r3, #3
 80038ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	f023 0302 	bic.w	r3, r3, #2
 80038c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	697a      	ldr	r2, [r7, #20]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4a28      	ldr	r2, [pc, #160]	@ (8003970 <TIM_OC1_SetConfig+0xfc>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d00b      	beq.n	80038ec <TIM_OC1_SetConfig+0x78>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	4a27      	ldr	r2, [pc, #156]	@ (8003974 <TIM_OC1_SetConfig+0x100>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d007      	beq.n	80038ec <TIM_OC1_SetConfig+0x78>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	4a26      	ldr	r2, [pc, #152]	@ (8003978 <TIM_OC1_SetConfig+0x104>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d003      	beq.n	80038ec <TIM_OC1_SetConfig+0x78>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	4a25      	ldr	r2, [pc, #148]	@ (800397c <TIM_OC1_SetConfig+0x108>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d10c      	bne.n	8003906 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	f023 0308 	bic.w	r3, r3, #8
 80038f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	697a      	ldr	r2, [r7, #20]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	f023 0304 	bic.w	r3, r3, #4
 8003904:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a19      	ldr	r2, [pc, #100]	@ (8003970 <TIM_OC1_SetConfig+0xfc>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d00b      	beq.n	8003926 <TIM_OC1_SetConfig+0xb2>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a18      	ldr	r2, [pc, #96]	@ (8003974 <TIM_OC1_SetConfig+0x100>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d007      	beq.n	8003926 <TIM_OC1_SetConfig+0xb2>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a17      	ldr	r2, [pc, #92]	@ (8003978 <TIM_OC1_SetConfig+0x104>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d003      	beq.n	8003926 <TIM_OC1_SetConfig+0xb2>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a16      	ldr	r2, [pc, #88]	@ (800397c <TIM_OC1_SetConfig+0x108>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d111      	bne.n	800394a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800392c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003934:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	4313      	orrs	r3, r2
 800393e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	699b      	ldr	r3, [r3, #24]
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	4313      	orrs	r3, r2
 8003948:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	693a      	ldr	r2, [r7, #16]
 800394e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	68fa      	ldr	r2, [r7, #12]
 8003954:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	685a      	ldr	r2, [r3, #4]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	697a      	ldr	r2, [r7, #20]
 8003962:	621a      	str	r2, [r3, #32]
}
 8003964:	bf00      	nop
 8003966:	371c      	adds	r7, #28
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr
 8003970:	40012c00 	.word	0x40012c00
 8003974:	40014000 	.word	0x40014000
 8003978:	40014400 	.word	0x40014400
 800397c:	40014800 	.word	0x40014800

08003980 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003980:	b480      	push	{r7}
 8003982:	b087      	sub	sp, #28
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a1b      	ldr	r3, [r3, #32]
 8003994:	f023 0210 	bic.w	r2, r3, #16
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80039b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	021b      	lsls	r3, r3, #8
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	4313      	orrs	r3, r2
 80039c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	f023 0320 	bic.w	r3, r3, #32
 80039ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	011b      	lsls	r3, r3, #4
 80039d6:	697a      	ldr	r2, [r7, #20]
 80039d8:	4313      	orrs	r3, r2
 80039da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a24      	ldr	r2, [pc, #144]	@ (8003a70 <TIM_OC2_SetConfig+0xf0>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d10d      	bne.n	8003a00 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	011b      	lsls	r3, r3, #4
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4a1b      	ldr	r2, [pc, #108]	@ (8003a70 <TIM_OC2_SetConfig+0xf0>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d00b      	beq.n	8003a20 <TIM_OC2_SetConfig+0xa0>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	4a1a      	ldr	r2, [pc, #104]	@ (8003a74 <TIM_OC2_SetConfig+0xf4>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d007      	beq.n	8003a20 <TIM_OC2_SetConfig+0xa0>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4a19      	ldr	r2, [pc, #100]	@ (8003a78 <TIM_OC2_SetConfig+0xf8>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d003      	beq.n	8003a20 <TIM_OC2_SetConfig+0xa0>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a18      	ldr	r2, [pc, #96]	@ (8003a7c <TIM_OC2_SetConfig+0xfc>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d113      	bne.n	8003a48 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a26:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a2e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	695b      	ldr	r3, [r3, #20]
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	693a      	ldr	r2, [r7, #16]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	699b      	ldr	r3, [r3, #24]
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	693a      	ldr	r2, [r7, #16]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	693a      	ldr	r2, [r7, #16]
 8003a4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	68fa      	ldr	r2, [r7, #12]
 8003a52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685a      	ldr	r2, [r3, #4]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	621a      	str	r2, [r3, #32]
}
 8003a62:	bf00      	nop
 8003a64:	371c      	adds	r7, #28
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	40012c00 	.word	0x40012c00
 8003a74:	40014000 	.word	0x40014000
 8003a78:	40014400 	.word	0x40014400
 8003a7c:	40014800 	.word	0x40014800

08003a80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b087      	sub	sp, #28
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ab2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f023 0303 	bic.w	r3, r3, #3
 8003aba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68fa      	ldr	r2, [r7, #12]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003acc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	021b      	lsls	r3, r3, #8
 8003ad4:	697a      	ldr	r2, [r7, #20]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a23      	ldr	r2, [pc, #140]	@ (8003b6c <TIM_OC3_SetConfig+0xec>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d10d      	bne.n	8003afe <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ae8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	021b      	lsls	r3, r3, #8
 8003af0:	697a      	ldr	r2, [r7, #20]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003afc:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a1a      	ldr	r2, [pc, #104]	@ (8003b6c <TIM_OC3_SetConfig+0xec>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d00b      	beq.n	8003b1e <TIM_OC3_SetConfig+0x9e>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a19      	ldr	r2, [pc, #100]	@ (8003b70 <TIM_OC3_SetConfig+0xf0>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d007      	beq.n	8003b1e <TIM_OC3_SetConfig+0x9e>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a18      	ldr	r2, [pc, #96]	@ (8003b74 <TIM_OC3_SetConfig+0xf4>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d003      	beq.n	8003b1e <TIM_OC3_SetConfig+0x9e>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a17      	ldr	r2, [pc, #92]	@ (8003b78 <TIM_OC3_SetConfig+0xf8>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d113      	bne.n	8003b46 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	011b      	lsls	r3, r3, #4
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	699b      	ldr	r3, [r3, #24]
 8003b3e:	011b      	lsls	r3, r3, #4
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685a      	ldr	r2, [r3, #4]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	621a      	str	r2, [r3, #32]
}
 8003b60:	bf00      	nop
 8003b62:	371c      	adds	r7, #28
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr
 8003b6c:	40012c00 	.word	0x40012c00
 8003b70:	40014000 	.word	0x40014000
 8003b74:	40014400 	.word	0x40014400
 8003b78:	40014800 	.word	0x40014800

08003b7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b087      	sub	sp, #28
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a1b      	ldr	r3, [r3, #32]
 8003b8a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	69db      	ldr	r3, [r3, #28]
 8003ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003baa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	021b      	lsls	r3, r3, #8
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003bca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	031b      	lsls	r3, r3, #12
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	4a16      	ldr	r2, [pc, #88]	@ (8003c34 <TIM_OC4_SetConfig+0xb8>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d00b      	beq.n	8003bf8 <TIM_OC4_SetConfig+0x7c>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a15      	ldr	r2, [pc, #84]	@ (8003c38 <TIM_OC4_SetConfig+0xbc>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d007      	beq.n	8003bf8 <TIM_OC4_SetConfig+0x7c>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a14      	ldr	r2, [pc, #80]	@ (8003c3c <TIM_OC4_SetConfig+0xc0>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d003      	beq.n	8003bf8 <TIM_OC4_SetConfig+0x7c>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a13      	ldr	r2, [pc, #76]	@ (8003c40 <TIM_OC4_SetConfig+0xc4>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d109      	bne.n	8003c0c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003bfe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	695b      	ldr	r3, [r3, #20]
 8003c04:	019b      	lsls	r3, r3, #6
 8003c06:	697a      	ldr	r2, [r7, #20]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	68fa      	ldr	r2, [r7, #12]
 8003c16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	685a      	ldr	r2, [r3, #4]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	693a      	ldr	r2, [r7, #16]
 8003c24:	621a      	str	r2, [r3, #32]
}
 8003c26:	bf00      	nop
 8003c28:	371c      	adds	r7, #28
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	40012c00 	.word	0x40012c00
 8003c38:	40014000 	.word	0x40014000
 8003c3c:	40014400 	.word	0x40014400
 8003c40:	40014800 	.word	0x40014800

08003c44 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b087      	sub	sp, #28
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a1b      	ldr	r3, [r3, #32]
 8003c52:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a1b      	ldr	r3, [r3, #32]
 8003c58:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003c88:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	041b      	lsls	r3, r3, #16
 8003c90:	693a      	ldr	r2, [r7, #16]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a15      	ldr	r2, [pc, #84]	@ (8003cf0 <TIM_OC5_SetConfig+0xac>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d00b      	beq.n	8003cb6 <TIM_OC5_SetConfig+0x72>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a14      	ldr	r2, [pc, #80]	@ (8003cf4 <TIM_OC5_SetConfig+0xb0>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d007      	beq.n	8003cb6 <TIM_OC5_SetConfig+0x72>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	4a13      	ldr	r2, [pc, #76]	@ (8003cf8 <TIM_OC5_SetConfig+0xb4>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d003      	beq.n	8003cb6 <TIM_OC5_SetConfig+0x72>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a12      	ldr	r2, [pc, #72]	@ (8003cfc <TIM_OC5_SetConfig+0xb8>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d109      	bne.n	8003cca <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cbc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	021b      	lsls	r3, r3, #8
 8003cc4:	697a      	ldr	r2, [r7, #20]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	697a      	ldr	r2, [r7, #20]
 8003cce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	68fa      	ldr	r2, [r7, #12]
 8003cd4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	685a      	ldr	r2, [r3, #4]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	693a      	ldr	r2, [r7, #16]
 8003ce2:	621a      	str	r2, [r3, #32]
}
 8003ce4:	bf00      	nop
 8003ce6:	371c      	adds	r7, #28
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr
 8003cf0:	40012c00 	.word	0x40012c00
 8003cf4:	40014000 	.word	0x40014000
 8003cf8:	40014400 	.word	0x40014400
 8003cfc:	40014800 	.word	0x40014800

08003d00 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b087      	sub	sp, #28
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a1b      	ldr	r3, [r3, #32]
 8003d0e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a1b      	ldr	r3, [r3, #32]
 8003d14:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	021b      	lsls	r3, r3, #8
 8003d3a:	68fa      	ldr	r2, [r7, #12]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003d46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	051b      	lsls	r3, r3, #20
 8003d4e:	693a      	ldr	r2, [r7, #16]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	4a16      	ldr	r2, [pc, #88]	@ (8003db0 <TIM_OC6_SetConfig+0xb0>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d00b      	beq.n	8003d74 <TIM_OC6_SetConfig+0x74>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	4a15      	ldr	r2, [pc, #84]	@ (8003db4 <TIM_OC6_SetConfig+0xb4>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d007      	beq.n	8003d74 <TIM_OC6_SetConfig+0x74>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	4a14      	ldr	r2, [pc, #80]	@ (8003db8 <TIM_OC6_SetConfig+0xb8>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d003      	beq.n	8003d74 <TIM_OC6_SetConfig+0x74>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	4a13      	ldr	r2, [pc, #76]	@ (8003dbc <TIM_OC6_SetConfig+0xbc>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d109      	bne.n	8003d88 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d7a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	695b      	ldr	r3, [r3, #20]
 8003d80:	029b      	lsls	r3, r3, #10
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	621a      	str	r2, [r3, #32]
}
 8003da2:	bf00      	nop
 8003da4:	371c      	adds	r7, #28
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	40012c00 	.word	0x40012c00
 8003db4:	40014000 	.word	0x40014000
 8003db8:	40014400 	.word	0x40014400
 8003dbc:	40014800 	.word	0x40014800

08003dc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b087      	sub	sp, #28
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	60f8      	str	r0, [r7, #12]
 8003dc8:	60b9      	str	r1, [r7, #8]
 8003dca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6a1b      	ldr	r3, [r3, #32]
 8003dd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	f023 0201 	bic.w	r2, r3, #1
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003dea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	011b      	lsls	r3, r3, #4
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	f023 030a 	bic.w	r3, r3, #10
 8003dfc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003dfe:	697a      	ldr	r2, [r7, #20]
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	693a      	ldr	r2, [r7, #16]
 8003e0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	697a      	ldr	r2, [r7, #20]
 8003e10:	621a      	str	r2, [r3, #32]
}
 8003e12:	bf00      	nop
 8003e14:	371c      	adds	r7, #28
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr

08003e1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b087      	sub	sp, #28
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	60f8      	str	r0, [r7, #12]
 8003e26:	60b9      	str	r1, [r7, #8]
 8003e28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6a1b      	ldr	r3, [r3, #32]
 8003e2e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6a1b      	ldr	r3, [r3, #32]
 8003e34:	f023 0210 	bic.w	r2, r3, #16
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	699b      	ldr	r3, [r3, #24]
 8003e40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	031b      	lsls	r3, r3, #12
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e5a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	011b      	lsls	r3, r3, #4
 8003e60:	697a      	ldr	r2, [r7, #20]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	693a      	ldr	r2, [r7, #16]
 8003e6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	697a      	ldr	r2, [r7, #20]
 8003e70:	621a      	str	r2, [r3, #32]
}
 8003e72:	bf00      	nop
 8003e74:	371c      	adds	r7, #28
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr

08003e7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e7e:	b480      	push	{r7}
 8003e80:	b085      	sub	sp, #20
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
 8003e86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e96:	683a      	ldr	r2, [r7, #0]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	f043 0307 	orr.w	r3, r3, #7
 8003ea0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	609a      	str	r2, [r3, #8]
}
 8003ea8:	bf00      	nop
 8003eaa:	3714      	adds	r7, #20
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b087      	sub	sp, #28
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	60b9      	str	r1, [r7, #8]
 8003ebe:	607a      	str	r2, [r7, #4]
 8003ec0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ece:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	021a      	lsls	r2, r3, #8
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	697a      	ldr	r2, [r7, #20]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	609a      	str	r2, [r3, #8]
}
 8003ee8:	bf00      	nop
 8003eea:	371c      	adds	r7, #28
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b087      	sub	sp, #28
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	f003 031f 	and.w	r3, r3, #31
 8003f06:	2201      	movs	r2, #1
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6a1a      	ldr	r2, [r3, #32]
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	43db      	mvns	r3, r3
 8003f16:	401a      	ands	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6a1a      	ldr	r2, [r3, #32]
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	f003 031f 	and.w	r3, r3, #31
 8003f26:	6879      	ldr	r1, [r7, #4]
 8003f28:	fa01 f303 	lsl.w	r3, r1, r3
 8003f2c:	431a      	orrs	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	621a      	str	r2, [r3, #32]
}
 8003f32:	bf00      	nop
 8003f34:	371c      	adds	r7, #28
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
	...

08003f40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d101      	bne.n	8003f58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f54:	2302      	movs	r3, #2
 8003f56:	e054      	b.n	8004002 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2202      	movs	r2, #2
 8003f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a24      	ldr	r2, [pc, #144]	@ (8004010 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d108      	bne.n	8003f94 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003f88:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	68fa      	ldr	r2, [r7, #12]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	68fa      	ldr	r2, [r7, #12]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a17      	ldr	r2, [pc, #92]	@ (8004010 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d00e      	beq.n	8003fd6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fc0:	d009      	beq.n	8003fd6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a13      	ldr	r2, [pc, #76]	@ (8004014 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d004      	beq.n	8003fd6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a11      	ldr	r2, [pc, #68]	@ (8004018 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d10c      	bne.n	8003ff0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fdc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	68ba      	ldr	r2, [r7, #8]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	68ba      	ldr	r2, [r7, #8]
 8003fee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004000:	2300      	movs	r3, #0
}
 8004002:	4618      	mov	r0, r3
 8004004:	3714      	adds	r7, #20
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	40012c00 	.word	0x40012c00
 8004014:	40000400 	.word	0x40000400
 8004018:	40014000 	.word	0x40014000

0800401c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d101      	bne.n	800402e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e040      	b.n	80040b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004032:	2b00      	cmp	r3, #0
 8004034:	d106      	bne.n	8004044 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f7fc fc2a 	bl	8000898 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2224      	movs	r2, #36	@ 0x24
 8004048:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f022 0201 	bic.w	r2, r2, #1
 8004058:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405e:	2b00      	cmp	r3, #0
 8004060:	d002      	beq.n	8004068 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 fc9e 	bl	80049a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f000 fb65 	bl	8004738 <UART_SetConfig>
 800406e:	4603      	mov	r3, r0
 8004070:	2b01      	cmp	r3, #1
 8004072:	d101      	bne.n	8004078 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e01b      	b.n	80040b0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	685a      	ldr	r2, [r3, #4]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004086:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	689a      	ldr	r2, [r3, #8]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004096:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f042 0201 	orr.w	r2, r2, #1
 80040a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f000 fd1d 	bl	8004ae8 <UART_CheckIdleState>
 80040ae:	4603      	mov	r3, r0
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3708      	adds	r7, #8
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b08a      	sub	sp, #40	@ 0x28
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	4613      	mov	r3, r2
 80040c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040cc:	2b20      	cmp	r3, #32
 80040ce:	d132      	bne.n	8004136 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d002      	beq.n	80040dc <HAL_UART_Receive_IT+0x24>
 80040d6:	88fb      	ldrh	r3, [r7, #6]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d101      	bne.n	80040e0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e02b      	b.n	8004138 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2200      	movs	r2, #0
 80040e4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d018      	beq.n	8004126 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	e853 3f00 	ldrex	r3, [r3]
 8004100:	613b      	str	r3, [r7, #16]
   return(result);
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004108:	627b      	str	r3, [r7, #36]	@ 0x24
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	461a      	mov	r2, r3
 8004110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004112:	623b      	str	r3, [r7, #32]
 8004114:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004116:	69f9      	ldr	r1, [r7, #28]
 8004118:	6a3a      	ldr	r2, [r7, #32]
 800411a:	e841 2300 	strex	r3, r2, [r1]
 800411e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1e6      	bne.n	80040f4 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004126:	88fb      	ldrh	r3, [r7, #6]
 8004128:	461a      	mov	r2, r3
 800412a:	68b9      	ldr	r1, [r7, #8]
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	f000 fdf1 	bl	8004d14 <UART_Start_Receive_IT>
 8004132:	4603      	mov	r3, r0
 8004134:	e000      	b.n	8004138 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8004136:	2302      	movs	r3, #2
  }
}
 8004138:	4618      	mov	r0, r3
 800413a:	3728      	adds	r7, #40	@ 0x28
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b0ba      	sub	sp, #232	@ 0xe8
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	69db      	ldr	r3, [r3, #28]
 800414e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004166:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800416a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800416e:	4013      	ands	r3, r2
 8004170:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004174:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004178:	2b00      	cmp	r3, #0
 800417a:	d115      	bne.n	80041a8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800417c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004180:	f003 0320 	and.w	r3, r3, #32
 8004184:	2b00      	cmp	r3, #0
 8004186:	d00f      	beq.n	80041a8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800418c:	f003 0320 	and.w	r3, r3, #32
 8004190:	2b00      	cmp	r3, #0
 8004192:	d009      	beq.n	80041a8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004198:	2b00      	cmp	r3, #0
 800419a:	f000 82ab 	beq.w	80046f4 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	4798      	blx	r3
      }
      return;
 80041a6:	e2a5      	b.n	80046f4 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80041a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f000 8117 	beq.w	80043e0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80041b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041b6:	f003 0301 	and.w	r3, r3, #1
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d106      	bne.n	80041cc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80041be:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80041c2:	4b85      	ldr	r3, [pc, #532]	@ (80043d8 <HAL_UART_IRQHandler+0x298>)
 80041c4:	4013      	ands	r3, r2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	f000 810a 	beq.w	80043e0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80041cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d011      	beq.n	80041fc <HAL_UART_IRQHandler+0xbc>
 80041d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00b      	beq.n	80041fc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2201      	movs	r2, #1
 80041ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041f2:	f043 0201 	orr.w	r2, r3, #1
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80041fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004200:	f003 0302 	and.w	r3, r3, #2
 8004204:	2b00      	cmp	r3, #0
 8004206:	d011      	beq.n	800422c <HAL_UART_IRQHandler+0xec>
 8004208:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800420c:	f003 0301 	and.w	r3, r3, #1
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00b      	beq.n	800422c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2202      	movs	r2, #2
 800421a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004222:	f043 0204 	orr.w	r2, r3, #4
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800422c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004230:	f003 0304 	and.w	r3, r3, #4
 8004234:	2b00      	cmp	r3, #0
 8004236:	d011      	beq.n	800425c <HAL_UART_IRQHandler+0x11c>
 8004238:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800423c:	f003 0301 	and.w	r3, r3, #1
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00b      	beq.n	800425c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2204      	movs	r2, #4
 800424a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004252:	f043 0202 	orr.w	r2, r3, #2
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800425c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004260:	f003 0308 	and.w	r3, r3, #8
 8004264:	2b00      	cmp	r3, #0
 8004266:	d017      	beq.n	8004298 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800426c:	f003 0320 	and.w	r3, r3, #32
 8004270:	2b00      	cmp	r3, #0
 8004272:	d105      	bne.n	8004280 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004274:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004278:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800427c:	2b00      	cmp	r3, #0
 800427e:	d00b      	beq.n	8004298 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2208      	movs	r2, #8
 8004286:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800428e:	f043 0208 	orr.w	r2, r3, #8
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004298:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800429c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d012      	beq.n	80042ca <HAL_UART_IRQHandler+0x18a>
 80042a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00c      	beq.n	80042ca <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80042b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042c0:	f043 0220 	orr.w	r2, r3, #32
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f000 8211 	beq.w	80046f8 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80042d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042da:	f003 0320 	and.w	r3, r3, #32
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d00d      	beq.n	80042fe <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80042e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042e6:	f003 0320 	and.w	r3, r3, #32
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d007      	beq.n	80042fe <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d003      	beq.n	80042fe <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004304:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004312:	2b40      	cmp	r3, #64	@ 0x40
 8004314:	d005      	beq.n	8004322 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004316:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800431a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800431e:	2b00      	cmp	r3, #0
 8004320:	d04f      	beq.n	80043c2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 fdbc 	bl	8004ea0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004332:	2b40      	cmp	r3, #64	@ 0x40
 8004334:	d141      	bne.n	80043ba <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	3308      	adds	r3, #8
 800433c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004340:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004344:	e853 3f00 	ldrex	r3, [r3]
 8004348:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800434c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004350:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004354:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	3308      	adds	r3, #8
 800435e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004362:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004366:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800436a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800436e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004372:	e841 2300 	strex	r3, r2, [r1]
 8004376:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800437a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1d9      	bne.n	8004336 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004386:	2b00      	cmp	r3, #0
 8004388:	d013      	beq.n	80043b2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800438e:	4a13      	ldr	r2, [pc, #76]	@ (80043dc <HAL_UART_IRQHandler+0x29c>)
 8004390:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004396:	4618      	mov	r0, r3
 8004398:	f7fd f873 	bl	8001482 <HAL_DMA_Abort_IT>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d017      	beq.n	80043d2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80043ac:	4610      	mov	r0, r2
 80043ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043b0:	e00f      	b.n	80043d2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f7fb ff86 	bl	80002c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043b8:	e00b      	b.n	80043d2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f7fb ff82 	bl	80002c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043c0:	e007      	b.n	80043d2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f7fb ff7e 	bl	80002c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80043d0:	e192      	b.n	80046f8 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043d2:	bf00      	nop
    return;
 80043d4:	e190      	b.n	80046f8 <HAL_UART_IRQHandler+0x5b8>
 80043d6:	bf00      	nop
 80043d8:	04000120 	.word	0x04000120
 80043dc:	08004f69 	.word	0x08004f69

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	f040 814b 	bne.w	8004680 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80043ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043ee:	f003 0310 	and.w	r3, r3, #16
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f000 8144 	beq.w	8004680 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80043f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043fc:	f003 0310 	and.w	r3, r3, #16
 8004400:	2b00      	cmp	r3, #0
 8004402:	f000 813d 	beq.w	8004680 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2210      	movs	r2, #16
 800440c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004418:	2b40      	cmp	r3, #64	@ 0x40
 800441a:	f040 80b5 	bne.w	8004588 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800442a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800442e:	2b00      	cmp	r3, #0
 8004430:	f000 8164 	beq.w	80046fc <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800443a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800443e:	429a      	cmp	r2, r3
 8004440:	f080 815c 	bcs.w	80046fc <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800444a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	2b20      	cmp	r3, #32
 8004456:	f000 8086 	beq.w	8004566 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004462:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004466:	e853 3f00 	ldrex	r3, [r3]
 800446a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800446e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004472:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004476:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	461a      	mov	r2, r3
 8004480:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004484:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004488:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800448c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004490:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004494:	e841 2300 	strex	r3, r2, [r1]
 8004498:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800449c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d1da      	bne.n	800445a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3308      	adds	r3, #8
 80044aa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044ae:	e853 3f00 	ldrex	r3, [r3]
 80044b2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80044b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80044b6:	f023 0301 	bic.w	r3, r3, #1
 80044ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	3308      	adds	r3, #8
 80044c4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80044c8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80044cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ce:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80044d0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80044d4:	e841 2300 	strex	r3, r2, [r1]
 80044d8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80044da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1e1      	bne.n	80044a4 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	3308      	adds	r3, #8
 80044e6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044ea:	e853 3f00 	ldrex	r3, [r3]
 80044ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80044f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	3308      	adds	r3, #8
 8004500:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004504:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004506:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004508:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800450a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800450c:	e841 2300 	strex	r3, r2, [r1]
 8004510:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004512:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1e3      	bne.n	80044e0 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2220      	movs	r2, #32
 800451c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800452c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800452e:	e853 3f00 	ldrex	r3, [r3]
 8004532:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004534:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004536:	f023 0310 	bic.w	r3, r3, #16
 800453a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	461a      	mov	r2, r3
 8004544:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004548:	65bb      	str	r3, [r7, #88]	@ 0x58
 800454a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800454c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800454e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004550:	e841 2300 	strex	r3, r2, [r1]
 8004554:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004556:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1e4      	bne.n	8004526 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004560:	4618      	mov	r0, r3
 8004562:	f7fc ff50 	bl	8001406 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2202      	movs	r2, #2
 800456a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004578:	b29b      	uxth	r3, r3
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	b29b      	uxth	r3, r3
 800457e:	4619      	mov	r1, r3
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 f8cd 	bl	8004720 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004586:	e0b9      	b.n	80046fc <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004594:	b29b      	uxth	r3, r3
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f000 80ab 	beq.w	8004700 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80045aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	f000 80a6 	beq.w	8004700 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045bc:	e853 3f00 	ldrex	r3, [r3]
 80045c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80045c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	461a      	mov	r2, r3
 80045d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80045d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80045d8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045de:	e841 2300 	strex	r3, r2, [r1]
 80045e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80045e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1e4      	bne.n	80045b4 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	3308      	adds	r3, #8
 80045f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f4:	e853 3f00 	ldrex	r3, [r3]
 80045f8:	623b      	str	r3, [r7, #32]
   return(result);
 80045fa:	6a3b      	ldr	r3, [r7, #32]
 80045fc:	f023 0301 	bic.w	r3, r3, #1
 8004600:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	3308      	adds	r3, #8
 800460a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800460e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004610:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004612:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004614:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004616:	e841 2300 	strex	r3, r2, [r1]
 800461a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800461c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800461e:	2b00      	cmp	r3, #0
 8004620:	d1e3      	bne.n	80045ea <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2220      	movs	r2, #32
 8004626:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	e853 3f00 	ldrex	r3, [r3]
 8004642:	60fb      	str	r3, [r7, #12]
   return(result);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f023 0310 	bic.w	r3, r3, #16
 800464a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	461a      	mov	r2, r3
 8004654:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004658:	61fb      	str	r3, [r7, #28]
 800465a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465c:	69b9      	ldr	r1, [r7, #24]
 800465e:	69fa      	ldr	r2, [r7, #28]
 8004660:	e841 2300 	strex	r3, r2, [r1]
 8004664:	617b      	str	r3, [r7, #20]
   return(result);
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d1e4      	bne.n	8004636 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2202      	movs	r2, #2
 8004670:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004672:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004676:	4619      	mov	r1, r3
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f000 f851 	bl	8004720 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800467e:	e03f      	b.n	8004700 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004684:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d00e      	beq.n	80046aa <HAL_UART_IRQHandler+0x56a>
 800468c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004690:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d008      	beq.n	80046aa <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80046a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 fe48 	bl	8005338 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80046a8:	e02d      	b.n	8004706 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80046aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d00e      	beq.n	80046d4 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80046b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d008      	beq.n	80046d4 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d01c      	beq.n	8004704 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	4798      	blx	r3
    }
    return;
 80046d2:	e017      	b.n	8004704 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80046d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d012      	beq.n	8004706 <HAL_UART_IRQHandler+0x5c6>
 80046e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00c      	beq.n	8004706 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f000 fc51 	bl	8004f94 <UART_EndTransmit_IT>
    return;
 80046f2:	e008      	b.n	8004706 <HAL_UART_IRQHandler+0x5c6>
      return;
 80046f4:	bf00      	nop
 80046f6:	e006      	b.n	8004706 <HAL_UART_IRQHandler+0x5c6>
    return;
 80046f8:	bf00      	nop
 80046fa:	e004      	b.n	8004706 <HAL_UART_IRQHandler+0x5c6>
      return;
 80046fc:	bf00      	nop
 80046fe:	e002      	b.n	8004706 <HAL_UART_IRQHandler+0x5c6>
      return;
 8004700:	bf00      	nop
 8004702:	e000      	b.n	8004706 <HAL_UART_IRQHandler+0x5c6>
    return;
 8004704:	bf00      	nop
  }

}
 8004706:	37e8      	adds	r7, #232	@ 0xe8
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004714:	bf00      	nop
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr

08004720 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	460b      	mov	r3, r1
 800472a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b088      	sub	sp, #32
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004740:	2300      	movs	r3, #0
 8004742:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689a      	ldr	r2, [r3, #8]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	431a      	orrs	r2, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	695b      	ldr	r3, [r3, #20]
 8004752:	431a      	orrs	r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	69db      	ldr	r3, [r3, #28]
 8004758:	4313      	orrs	r3, r2
 800475a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	4b8a      	ldr	r3, [pc, #552]	@ (800498c <UART_SetConfig+0x254>)
 8004764:	4013      	ands	r3, r2
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	6812      	ldr	r2, [r2, #0]
 800476a:	6979      	ldr	r1, [r7, #20]
 800476c:	430b      	orrs	r3, r1
 800476e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	68da      	ldr	r2, [r3, #12]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a1b      	ldr	r3, [r3, #32]
 8004790:	697a      	ldr	r2, [r7, #20]
 8004792:	4313      	orrs	r3, r2
 8004794:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	697a      	ldr	r2, [r7, #20]
 80047a6:	430a      	orrs	r2, r1
 80047a8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a78      	ldr	r2, [pc, #480]	@ (8004990 <UART_SetConfig+0x258>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d120      	bne.n	80047f6 <UART_SetConfig+0xbe>
 80047b4:	4b77      	ldr	r3, [pc, #476]	@ (8004994 <UART_SetConfig+0x25c>)
 80047b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b8:	f003 0303 	and.w	r3, r3, #3
 80047bc:	2b03      	cmp	r3, #3
 80047be:	d817      	bhi.n	80047f0 <UART_SetConfig+0xb8>
 80047c0:	a201      	add	r2, pc, #4	@ (adr r2, 80047c8 <UART_SetConfig+0x90>)
 80047c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c6:	bf00      	nop
 80047c8:	080047d9 	.word	0x080047d9
 80047cc:	080047e5 	.word	0x080047e5
 80047d0:	080047eb 	.word	0x080047eb
 80047d4:	080047df 	.word	0x080047df
 80047d8:	2300      	movs	r3, #0
 80047da:	77fb      	strb	r3, [r7, #31]
 80047dc:	e01d      	b.n	800481a <UART_SetConfig+0xe2>
 80047de:	2302      	movs	r3, #2
 80047e0:	77fb      	strb	r3, [r7, #31]
 80047e2:	e01a      	b.n	800481a <UART_SetConfig+0xe2>
 80047e4:	2304      	movs	r3, #4
 80047e6:	77fb      	strb	r3, [r7, #31]
 80047e8:	e017      	b.n	800481a <UART_SetConfig+0xe2>
 80047ea:	2308      	movs	r3, #8
 80047ec:	77fb      	strb	r3, [r7, #31]
 80047ee:	e014      	b.n	800481a <UART_SetConfig+0xe2>
 80047f0:	2310      	movs	r3, #16
 80047f2:	77fb      	strb	r3, [r7, #31]
 80047f4:	e011      	b.n	800481a <UART_SetConfig+0xe2>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a67      	ldr	r2, [pc, #412]	@ (8004998 <UART_SetConfig+0x260>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d102      	bne.n	8004806 <UART_SetConfig+0xce>
 8004800:	2300      	movs	r3, #0
 8004802:	77fb      	strb	r3, [r7, #31]
 8004804:	e009      	b.n	800481a <UART_SetConfig+0xe2>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a64      	ldr	r2, [pc, #400]	@ (800499c <UART_SetConfig+0x264>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d102      	bne.n	8004816 <UART_SetConfig+0xde>
 8004810:	2300      	movs	r3, #0
 8004812:	77fb      	strb	r3, [r7, #31]
 8004814:	e001      	b.n	800481a <UART_SetConfig+0xe2>
 8004816:	2310      	movs	r3, #16
 8004818:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	69db      	ldr	r3, [r3, #28]
 800481e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004822:	d15a      	bne.n	80048da <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004824:	7ffb      	ldrb	r3, [r7, #31]
 8004826:	2b08      	cmp	r3, #8
 8004828:	d827      	bhi.n	800487a <UART_SetConfig+0x142>
 800482a:	a201      	add	r2, pc, #4	@ (adr r2, 8004830 <UART_SetConfig+0xf8>)
 800482c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004830:	08004855 	.word	0x08004855
 8004834:	0800485d 	.word	0x0800485d
 8004838:	08004865 	.word	0x08004865
 800483c:	0800487b 	.word	0x0800487b
 8004840:	0800486b 	.word	0x0800486b
 8004844:	0800487b 	.word	0x0800487b
 8004848:	0800487b 	.word	0x0800487b
 800484c:	0800487b 	.word	0x0800487b
 8004850:	08004873 	.word	0x08004873
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004854:	f7fe f9ba 	bl	8002bcc <HAL_RCC_GetPCLK1Freq>
 8004858:	61b8      	str	r0, [r7, #24]
        break;
 800485a:	e013      	b.n	8004884 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800485c:	f7fe f9d8 	bl	8002c10 <HAL_RCC_GetPCLK2Freq>
 8004860:	61b8      	str	r0, [r7, #24]
        break;
 8004862:	e00f      	b.n	8004884 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004864:	4b4e      	ldr	r3, [pc, #312]	@ (80049a0 <UART_SetConfig+0x268>)
 8004866:	61bb      	str	r3, [r7, #24]
        break;
 8004868:	e00c      	b.n	8004884 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800486a:	f7fe f94f 	bl	8002b0c <HAL_RCC_GetSysClockFreq>
 800486e:	61b8      	str	r0, [r7, #24]
        break;
 8004870:	e008      	b.n	8004884 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004872:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004876:	61bb      	str	r3, [r7, #24]
        break;
 8004878:	e004      	b.n	8004884 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800487a:	2300      	movs	r3, #0
 800487c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	77bb      	strb	r3, [r7, #30]
        break;
 8004882:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d074      	beq.n	8004974 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	005a      	lsls	r2, r3, #1
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	085b      	lsrs	r3, r3, #1
 8004894:	441a      	add	r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	fbb2 f3f3 	udiv	r3, r2, r3
 800489e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	2b0f      	cmp	r3, #15
 80048a4:	d916      	bls.n	80048d4 <UART_SetConfig+0x19c>
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048ac:	d212      	bcs.n	80048d4 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	f023 030f 	bic.w	r3, r3, #15
 80048b6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	085b      	lsrs	r3, r3, #1
 80048bc:	b29b      	uxth	r3, r3
 80048be:	f003 0307 	and.w	r3, r3, #7
 80048c2:	b29a      	uxth	r2, r3
 80048c4:	89fb      	ldrh	r3, [r7, #14]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	89fa      	ldrh	r2, [r7, #14]
 80048d0:	60da      	str	r2, [r3, #12]
 80048d2:	e04f      	b.n	8004974 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	77bb      	strb	r3, [r7, #30]
 80048d8:	e04c      	b.n	8004974 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80048da:	7ffb      	ldrb	r3, [r7, #31]
 80048dc:	2b08      	cmp	r3, #8
 80048de:	d828      	bhi.n	8004932 <UART_SetConfig+0x1fa>
 80048e0:	a201      	add	r2, pc, #4	@ (adr r2, 80048e8 <UART_SetConfig+0x1b0>)
 80048e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e6:	bf00      	nop
 80048e8:	0800490d 	.word	0x0800490d
 80048ec:	08004915 	.word	0x08004915
 80048f0:	0800491d 	.word	0x0800491d
 80048f4:	08004933 	.word	0x08004933
 80048f8:	08004923 	.word	0x08004923
 80048fc:	08004933 	.word	0x08004933
 8004900:	08004933 	.word	0x08004933
 8004904:	08004933 	.word	0x08004933
 8004908:	0800492b 	.word	0x0800492b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800490c:	f7fe f95e 	bl	8002bcc <HAL_RCC_GetPCLK1Freq>
 8004910:	61b8      	str	r0, [r7, #24]
        break;
 8004912:	e013      	b.n	800493c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004914:	f7fe f97c 	bl	8002c10 <HAL_RCC_GetPCLK2Freq>
 8004918:	61b8      	str	r0, [r7, #24]
        break;
 800491a:	e00f      	b.n	800493c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800491c:	4b20      	ldr	r3, [pc, #128]	@ (80049a0 <UART_SetConfig+0x268>)
 800491e:	61bb      	str	r3, [r7, #24]
        break;
 8004920:	e00c      	b.n	800493c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004922:	f7fe f8f3 	bl	8002b0c <HAL_RCC_GetSysClockFreq>
 8004926:	61b8      	str	r0, [r7, #24]
        break;
 8004928:	e008      	b.n	800493c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800492a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800492e:	61bb      	str	r3, [r7, #24]
        break;
 8004930:	e004      	b.n	800493c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004932:	2300      	movs	r3, #0
 8004934:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	77bb      	strb	r3, [r7, #30]
        break;
 800493a:	bf00      	nop
    }

    if (pclk != 0U)
 800493c:	69bb      	ldr	r3, [r7, #24]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d018      	beq.n	8004974 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	085a      	lsrs	r2, r3, #1
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	441a      	add	r2, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	fbb2 f3f3 	udiv	r3, r2, r3
 8004954:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	2b0f      	cmp	r3, #15
 800495a:	d909      	bls.n	8004970 <UART_SetConfig+0x238>
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004962:	d205      	bcs.n	8004970 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	b29a      	uxth	r2, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	60da      	str	r2, [r3, #12]
 800496e:	e001      	b.n	8004974 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2200      	movs	r2, #0
 8004978:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004980:	7fbb      	ldrb	r3, [r7, #30]
}
 8004982:	4618      	mov	r0, r3
 8004984:	3720      	adds	r7, #32
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	efff69f3 	.word	0xefff69f3
 8004990:	40013800 	.word	0x40013800
 8004994:	40021000 	.word	0x40021000
 8004998:	40004400 	.word	0x40004400
 800499c:	40004800 	.word	0x40004800
 80049a0:	007a1200 	.word	0x007a1200

080049a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b0:	f003 0308 	and.w	r3, r3, #8
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00a      	beq.n	80049ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	430a      	orrs	r2, r1
 80049cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00a      	beq.n	80049f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	430a      	orrs	r2, r1
 80049ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f4:	f003 0302 	and.w	r3, r3, #2
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00a      	beq.n	8004a12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a16:	f003 0304 	and.w	r3, r3, #4
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00a      	beq.n	8004a34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	430a      	orrs	r2, r1
 8004a32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a38:	f003 0310 	and.w	r3, r3, #16
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d00a      	beq.n	8004a56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	430a      	orrs	r2, r1
 8004a54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a5a:	f003 0320 	and.w	r3, r3, #32
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00a      	beq.n	8004a78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	430a      	orrs	r2, r1
 8004a76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d01a      	beq.n	8004aba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	430a      	orrs	r2, r1
 8004a98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004aa2:	d10a      	bne.n	8004aba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004abe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d00a      	beq.n	8004adc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	430a      	orrs	r2, r1
 8004ada:	605a      	str	r2, [r3, #4]
  }
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b098      	sub	sp, #96	@ 0x60
 8004aec:	af02      	add	r7, sp, #8
 8004aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004af8:	f7fc fb68 	bl	80011cc <HAL_GetTick>
 8004afc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0308 	and.w	r3, r3, #8
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d12e      	bne.n	8004b6a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b0c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004b10:	9300      	str	r3, [sp, #0]
 8004b12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b14:	2200      	movs	r2, #0
 8004b16:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 f88c 	bl	8004c38 <UART_WaitOnFlagUntilTimeout>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d021      	beq.n	8004b6a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b2e:	e853 3f00 	ldrex	r3, [r3]
 8004b32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004b34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	461a      	mov	r2, r3
 8004b42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b44:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b4c:	e841 2300 	strex	r3, r2, [r1]
 8004b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d1e6      	bne.n	8004b26 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2220      	movs	r2, #32
 8004b5c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e062      	b.n	8004c30 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 0304 	and.w	r3, r3, #4
 8004b74:	2b04      	cmp	r3, #4
 8004b76:	d149      	bne.n	8004c0c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004b7c:	9300      	str	r3, [sp, #0]
 8004b7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b80:	2200      	movs	r2, #0
 8004b82:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f000 f856 	bl	8004c38 <UART_WaitOnFlagUntilTimeout>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d03c      	beq.n	8004c0c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b9a:	e853 3f00 	ldrex	r3, [r3]
 8004b9e:	623b      	str	r3, [r7, #32]
   return(result);
 8004ba0:	6a3b      	ldr	r3, [r7, #32]
 8004ba2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ba6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	461a      	mov	r2, r3
 8004bae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004bb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bb8:	e841 2300 	strex	r3, r2, [r1]
 8004bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d1e6      	bne.n	8004b92 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	3308      	adds	r3, #8
 8004bca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	e853 3f00 	ldrex	r3, [r3]
 8004bd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f023 0301 	bic.w	r3, r3, #1
 8004bda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	3308      	adds	r3, #8
 8004be2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004be4:	61fa      	str	r2, [r7, #28]
 8004be6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be8:	69b9      	ldr	r1, [r7, #24]
 8004bea:	69fa      	ldr	r2, [r7, #28]
 8004bec:	e841 2300 	strex	r3, r2, [r1]
 8004bf0:	617b      	str	r3, [r7, #20]
   return(result);
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d1e5      	bne.n	8004bc4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2220      	movs	r2, #32
 8004bfc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e011      	b.n	8004c30 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2220      	movs	r2, #32
 8004c10:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2220      	movs	r2, #32
 8004c16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3758      	adds	r7, #88	@ 0x58
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b084      	sub	sp, #16
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	60f8      	str	r0, [r7, #12]
 8004c40:	60b9      	str	r1, [r7, #8]
 8004c42:	603b      	str	r3, [r7, #0]
 8004c44:	4613      	mov	r3, r2
 8004c46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c48:	e04f      	b.n	8004cea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c4a:	69bb      	ldr	r3, [r7, #24]
 8004c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c50:	d04b      	beq.n	8004cea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c52:	f7fc fabb 	bl	80011cc <HAL_GetTick>
 8004c56:	4602      	mov	r2, r0
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	69ba      	ldr	r2, [r7, #24]
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d302      	bcc.n	8004c68 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d101      	bne.n	8004c6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	e04e      	b.n	8004d0a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0304 	and.w	r3, r3, #4
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d037      	beq.n	8004cea <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	2b80      	cmp	r3, #128	@ 0x80
 8004c7e:	d034      	beq.n	8004cea <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	2b40      	cmp	r3, #64	@ 0x40
 8004c84:	d031      	beq.n	8004cea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	69db      	ldr	r3, [r3, #28]
 8004c8c:	f003 0308 	and.w	r3, r3, #8
 8004c90:	2b08      	cmp	r3, #8
 8004c92:	d110      	bne.n	8004cb6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2208      	movs	r2, #8
 8004c9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c9c:	68f8      	ldr	r0, [r7, #12]
 8004c9e:	f000 f8ff 	bl	8004ea0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2208      	movs	r2, #8
 8004ca6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2200      	movs	r2, #0
 8004cae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e029      	b.n	8004d0a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	69db      	ldr	r3, [r3, #28]
 8004cbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cc4:	d111      	bne.n	8004cea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004cce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004cd0:	68f8      	ldr	r0, [r7, #12]
 8004cd2:	f000 f8e5 	bl	8004ea0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2220      	movs	r2, #32
 8004cda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	e00f      	b.n	8004d0a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	69da      	ldr	r2, [r3, #28]
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	68ba      	ldr	r2, [r7, #8]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	bf0c      	ite	eq
 8004cfa:	2301      	moveq	r3, #1
 8004cfc:	2300      	movne	r3, #0
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	461a      	mov	r2, r3
 8004d02:	79fb      	ldrb	r3, [r7, #7]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d0a0      	beq.n	8004c4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3710      	adds	r7, #16
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
	...

08004d14 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b097      	sub	sp, #92	@ 0x5c
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	60f8      	str	r0, [r7, #12]
 8004d1c:	60b9      	str	r1, [r7, #8]
 8004d1e:	4613      	mov	r3, r2
 8004d20:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	68ba      	ldr	r2, [r7, #8]
 8004d26:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	88fa      	ldrh	r2, [r7, #6]
 8004d2c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	88fa      	ldrh	r2, [r7, #6]
 8004d34:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d46:	d10e      	bne.n	8004d66 <UART_Start_Receive_IT+0x52>
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d105      	bne.n	8004d5c <UART_Start_Receive_IT+0x48>
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004d56:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d5a:	e02d      	b.n	8004db8 <UART_Start_Receive_IT+0xa4>
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	22ff      	movs	r2, #255	@ 0xff
 8004d60:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d64:	e028      	b.n	8004db8 <UART_Start_Receive_IT+0xa4>
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d10d      	bne.n	8004d8a <UART_Start_Receive_IT+0x76>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	691b      	ldr	r3, [r3, #16]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d104      	bne.n	8004d80 <UART_Start_Receive_IT+0x6c>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	22ff      	movs	r2, #255	@ 0xff
 8004d7a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d7e:	e01b      	b.n	8004db8 <UART_Start_Receive_IT+0xa4>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	227f      	movs	r2, #127	@ 0x7f
 8004d84:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004d88:	e016      	b.n	8004db8 <UART_Start_Receive_IT+0xa4>
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d92:	d10d      	bne.n	8004db0 <UART_Start_Receive_IT+0x9c>
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d104      	bne.n	8004da6 <UART_Start_Receive_IT+0x92>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	227f      	movs	r2, #127	@ 0x7f
 8004da0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004da4:	e008      	b.n	8004db8 <UART_Start_Receive_IT+0xa4>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	223f      	movs	r2, #63	@ 0x3f
 8004daa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004dae:	e003      	b.n	8004db8 <UART_Start_Receive_IT+0xa4>
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2222      	movs	r2, #34	@ 0x22
 8004dc4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	3308      	adds	r3, #8
 8004dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dd2:	e853 3f00 	ldrex	r3, [r3]
 8004dd6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dda:	f043 0301 	orr.w	r3, r3, #1
 8004dde:	657b      	str	r3, [r7, #84]	@ 0x54
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	3308      	adds	r3, #8
 8004de6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004de8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004dea:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dec:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004dee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004df0:	e841 2300 	strex	r3, r2, [r1]
 8004df4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004df6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1e5      	bne.n	8004dc8 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e04:	d107      	bne.n	8004e16 <UART_Start_Receive_IT+0x102>
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	691b      	ldr	r3, [r3, #16]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d103      	bne.n	8004e16 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	4a21      	ldr	r2, [pc, #132]	@ (8004e98 <UART_Start_Receive_IT+0x184>)
 8004e12:	669a      	str	r2, [r3, #104]	@ 0x68
 8004e14:	e002      	b.n	8004e1c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	4a20      	ldr	r2, [pc, #128]	@ (8004e9c <UART_Start_Receive_IT+0x188>)
 8004e1a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d019      	beq.n	8004e58 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e2c:	e853 3f00 	ldrex	r3, [r3]
 8004e30:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e34:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8004e38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	461a      	mov	r2, r3
 8004e40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e42:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e44:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e46:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004e48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e4a:	e841 2300 	strex	r3, r2, [r1]
 8004e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d1e6      	bne.n	8004e24 <UART_Start_Receive_IT+0x110>
 8004e56:	e018      	b.n	8004e8a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	e853 3f00 	ldrex	r3, [r3]
 8004e64:	613b      	str	r3, [r7, #16]
   return(result);
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	f043 0320 	orr.w	r3, r3, #32
 8004e6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	461a      	mov	r2, r3
 8004e74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e76:	623b      	str	r3, [r7, #32]
 8004e78:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e7a:	69f9      	ldr	r1, [r7, #28]
 8004e7c:	6a3a      	ldr	r2, [r7, #32]
 8004e7e:	e841 2300 	strex	r3, r2, [r1]
 8004e82:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e84:	69bb      	ldr	r3, [r7, #24]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d1e6      	bne.n	8004e58 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8004e8a:	2300      	movs	r3, #0
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	375c      	adds	r7, #92	@ 0x5c
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr
 8004e98:	08005191 	.word	0x08005191
 8004e9c:	08004fe9 	.word	0x08004fe9

08004ea0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b095      	sub	sp, #84	@ 0x54
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004eb0:	e853 3f00 	ldrex	r3, [r3]
 8004eb4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ebc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ec6:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ec8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004ecc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ece:	e841 2300 	strex	r3, r2, [r1]
 8004ed2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1e6      	bne.n	8004ea8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	3308      	adds	r3, #8
 8004ee0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee2:	6a3b      	ldr	r3, [r7, #32]
 8004ee4:	e853 3f00 	ldrex	r3, [r3]
 8004ee8:	61fb      	str	r3, [r7, #28]
   return(result);
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	f023 0301 	bic.w	r3, r3, #1
 8004ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	3308      	adds	r3, #8
 8004ef8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004efa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004efc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004efe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f02:	e841 2300 	strex	r3, r2, [r1]
 8004f06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d1e5      	bne.n	8004eda <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d118      	bne.n	8004f48 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	e853 3f00 	ldrex	r3, [r3]
 8004f22:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	f023 0310 	bic.w	r3, r3, #16
 8004f2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	461a      	mov	r2, r3
 8004f32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f34:	61bb      	str	r3, [r7, #24]
 8004f36:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f38:	6979      	ldr	r1, [r7, #20]
 8004f3a:	69ba      	ldr	r2, [r7, #24]
 8004f3c:	e841 2300 	strex	r3, r2, [r1]
 8004f40:	613b      	str	r3, [r7, #16]
   return(result);
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d1e6      	bne.n	8004f16 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2220      	movs	r2, #32
 8004f4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2200      	movs	r2, #0
 8004f54:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004f5c:	bf00      	nop
 8004f5e:	3754      	adds	r7, #84	@ 0x54
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f74:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f86:	68f8      	ldr	r0, [r7, #12]
 8004f88:	f7fb f99c 	bl	80002c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f8c:	bf00      	nop
 8004f8e:	3710      	adds	r7, #16
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b088      	sub	sp, #32
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	e853 3f00 	ldrex	r3, [r3]
 8004fa8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fb0:	61fb      	str	r3, [r7, #28]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	461a      	mov	r2, r3
 8004fb8:	69fb      	ldr	r3, [r7, #28]
 8004fba:	61bb      	str	r3, [r7, #24]
 8004fbc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fbe:	6979      	ldr	r1, [r7, #20]
 8004fc0:	69ba      	ldr	r2, [r7, #24]
 8004fc2:	e841 2300 	strex	r3, r2, [r1]
 8004fc6:	613b      	str	r3, [r7, #16]
   return(result);
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d1e6      	bne.n	8004f9c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2220      	movs	r2, #32
 8004fd2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f7ff fb96 	bl	800470c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004fe0:	bf00      	nop
 8004fe2:	3720      	adds	r7, #32
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b09c      	sub	sp, #112	@ 0x70
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004ff6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005000:	2b22      	cmp	r3, #34	@ 0x22
 8005002:	f040 80b9 	bne.w	8005178 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800500c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005010:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005014:	b2d9      	uxtb	r1, r3
 8005016:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800501a:	b2da      	uxtb	r2, r3
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005020:	400a      	ands	r2, r1
 8005022:	b2d2      	uxtb	r2, r2
 8005024:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800502a:	1c5a      	adds	r2, r3, #1
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005036:	b29b      	uxth	r3, r3
 8005038:	3b01      	subs	r3, #1
 800503a:	b29a      	uxth	r2, r3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005048:	b29b      	uxth	r3, r3
 800504a:	2b00      	cmp	r3, #0
 800504c:	f040 809c 	bne.w	8005188 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005056:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005058:	e853 3f00 	ldrex	r3, [r3]
 800505c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800505e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005060:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005064:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	461a      	mov	r2, r3
 800506c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800506e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005070:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005072:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005074:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005076:	e841 2300 	strex	r3, r2, [r1]
 800507a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800507c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800507e:	2b00      	cmp	r3, #0
 8005080:	d1e6      	bne.n	8005050 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	3308      	adds	r3, #8
 8005088:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800508a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800508c:	e853 3f00 	ldrex	r3, [r3]
 8005090:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005092:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005094:	f023 0301 	bic.w	r3, r3, #1
 8005098:	667b      	str	r3, [r7, #100]	@ 0x64
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	3308      	adds	r3, #8
 80050a0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80050a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80050a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80050a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050aa:	e841 2300 	strex	r3, r2, [r1]
 80050ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80050b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1e5      	bne.n	8005082 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2220      	movs	r2, #32
 80050ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d018      	beq.n	800510a <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e0:	e853 3f00 	ldrex	r3, [r3]
 80050e4:	623b      	str	r3, [r7, #32]
   return(result);
 80050e6:	6a3b      	ldr	r3, [r7, #32]
 80050e8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80050ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	461a      	mov	r2, r3
 80050f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80050f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050fe:	e841 2300 	strex	r3, r2, [r1]
 8005102:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1e6      	bne.n	80050d8 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800510e:	2b01      	cmp	r3, #1
 8005110:	d12e      	bne.n	8005170 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	e853 3f00 	ldrex	r3, [r3]
 8005124:	60fb      	str	r3, [r7, #12]
   return(result);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	f023 0310 	bic.w	r3, r3, #16
 800512c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	461a      	mov	r2, r3
 8005134:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005136:	61fb      	str	r3, [r7, #28]
 8005138:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800513a:	69b9      	ldr	r1, [r7, #24]
 800513c:	69fa      	ldr	r2, [r7, #28]
 800513e:	e841 2300 	strex	r3, r2, [r1]
 8005142:	617b      	str	r3, [r7, #20]
   return(result);
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d1e6      	bne.n	8005118 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	69db      	ldr	r3, [r3, #28]
 8005150:	f003 0310 	and.w	r3, r3, #16
 8005154:	2b10      	cmp	r3, #16
 8005156:	d103      	bne.n	8005160 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2210      	movs	r2, #16
 800515e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005166:	4619      	mov	r1, r3
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f7ff fad9 	bl	8004720 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800516e:	e00b      	b.n	8005188 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f7fb f84f 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 8005176:	e007      	b.n	8005188 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	699a      	ldr	r2, [r3, #24]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f042 0208 	orr.w	r2, r2, #8
 8005186:	619a      	str	r2, [r3, #24]
}
 8005188:	bf00      	nop
 800518a:	3770      	adds	r7, #112	@ 0x70
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}

08005190 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b09c      	sub	sp, #112	@ 0x70
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800519e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051a8:	2b22      	cmp	r3, #34	@ 0x22
 80051aa:	f040 80b9 	bne.w	8005320 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80051b4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051bc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80051be:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80051c2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80051c6:	4013      	ands	r3, r2
 80051c8:	b29a      	uxth	r2, r3
 80051ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80051cc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051d2:	1c9a      	adds	r2, r3, #2
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80051de:	b29b      	uxth	r3, r3
 80051e0:	3b01      	subs	r3, #1
 80051e2:	b29a      	uxth	r2, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f040 809c 	bne.w	8005330 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005200:	e853 3f00 	ldrex	r3, [r3]
 8005204:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005206:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005208:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800520c:	667b      	str	r3, [r7, #100]	@ 0x64
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	461a      	mov	r2, r3
 8005214:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005216:	657b      	str	r3, [r7, #84]	@ 0x54
 8005218:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800521a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800521c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800521e:	e841 2300 	strex	r3, r2, [r1]
 8005222:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005224:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005226:	2b00      	cmp	r3, #0
 8005228:	d1e6      	bne.n	80051f8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	3308      	adds	r3, #8
 8005230:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005232:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005234:	e853 3f00 	ldrex	r3, [r3]
 8005238:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800523a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523c:	f023 0301 	bic.w	r3, r3, #1
 8005240:	663b      	str	r3, [r7, #96]	@ 0x60
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	3308      	adds	r3, #8
 8005248:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800524a:	643a      	str	r2, [r7, #64]	@ 0x40
 800524c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800524e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005250:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005252:	e841 2300 	strex	r3, r2, [r1]
 8005256:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800525a:	2b00      	cmp	r3, #0
 800525c:	d1e5      	bne.n	800522a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2220      	movs	r2, #32
 8005262:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800527c:	2b00      	cmp	r3, #0
 800527e:	d018      	beq.n	80052b2 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005286:	6a3b      	ldr	r3, [r7, #32]
 8005288:	e853 3f00 	ldrex	r3, [r3]
 800528c:	61fb      	str	r3, [r7, #28]
   return(result);
 800528e:	69fb      	ldr	r3, [r7, #28]
 8005290:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005294:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	461a      	mov	r2, r3
 800529c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800529e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052a0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052a6:	e841 2300 	strex	r3, r2, [r1]
 80052aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80052ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d1e6      	bne.n	8005280 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d12e      	bne.n	8005318 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	e853 3f00 	ldrex	r3, [r3]
 80052cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	f023 0310 	bic.w	r3, r3, #16
 80052d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	461a      	mov	r2, r3
 80052dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80052de:	61bb      	str	r3, [r7, #24]
 80052e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e2:	6979      	ldr	r1, [r7, #20]
 80052e4:	69ba      	ldr	r2, [r7, #24]
 80052e6:	e841 2300 	strex	r3, r2, [r1]
 80052ea:	613b      	str	r3, [r7, #16]
   return(result);
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d1e6      	bne.n	80052c0 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	69db      	ldr	r3, [r3, #28]
 80052f8:	f003 0310 	and.w	r3, r3, #16
 80052fc:	2b10      	cmp	r3, #16
 80052fe:	d103      	bne.n	8005308 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	2210      	movs	r2, #16
 8005306:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800530e:	4619      	mov	r1, r3
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f7ff fa05 	bl	8004720 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005316:	e00b      	b.n	8005330 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f7fa ff7b 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 800531e:	e007      	b.n	8005330 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	699a      	ldr	r2, [r3, #24]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f042 0208 	orr.w	r2, r2, #8
 800532e:	619a      	str	r2, [r3, #24]
}
 8005330:	bf00      	nop
 8005332:	3770      	adds	r7, #112	@ 0x70
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <memset>:
 800534c:	4402      	add	r2, r0
 800534e:	4603      	mov	r3, r0
 8005350:	4293      	cmp	r3, r2
 8005352:	d100      	bne.n	8005356 <memset+0xa>
 8005354:	4770      	bx	lr
 8005356:	f803 1b01 	strb.w	r1, [r3], #1
 800535a:	e7f9      	b.n	8005350 <memset+0x4>

0800535c <__libc_init_array>:
 800535c:	b570      	push	{r4, r5, r6, lr}
 800535e:	4d0d      	ldr	r5, [pc, #52]	@ (8005394 <__libc_init_array+0x38>)
 8005360:	4c0d      	ldr	r4, [pc, #52]	@ (8005398 <__libc_init_array+0x3c>)
 8005362:	1b64      	subs	r4, r4, r5
 8005364:	10a4      	asrs	r4, r4, #2
 8005366:	2600      	movs	r6, #0
 8005368:	42a6      	cmp	r6, r4
 800536a:	d109      	bne.n	8005380 <__libc_init_array+0x24>
 800536c:	4d0b      	ldr	r5, [pc, #44]	@ (800539c <__libc_init_array+0x40>)
 800536e:	4c0c      	ldr	r4, [pc, #48]	@ (80053a0 <__libc_init_array+0x44>)
 8005370:	f000 f818 	bl	80053a4 <_init>
 8005374:	1b64      	subs	r4, r4, r5
 8005376:	10a4      	asrs	r4, r4, #2
 8005378:	2600      	movs	r6, #0
 800537a:	42a6      	cmp	r6, r4
 800537c:	d105      	bne.n	800538a <__libc_init_array+0x2e>
 800537e:	bd70      	pop	{r4, r5, r6, pc}
 8005380:	f855 3b04 	ldr.w	r3, [r5], #4
 8005384:	4798      	blx	r3
 8005386:	3601      	adds	r6, #1
 8005388:	e7ee      	b.n	8005368 <__libc_init_array+0xc>
 800538a:	f855 3b04 	ldr.w	r3, [r5], #4
 800538e:	4798      	blx	r3
 8005390:	3601      	adds	r6, #1
 8005392:	e7f2      	b.n	800537a <__libc_init_array+0x1e>
 8005394:	080053f4 	.word	0x080053f4
 8005398:	080053f4 	.word	0x080053f4
 800539c:	080053f4 	.word	0x080053f4
 80053a0:	080053f8 	.word	0x080053f8

080053a4 <_init>:
 80053a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053a6:	bf00      	nop
 80053a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053aa:	bc08      	pop	{r3}
 80053ac:	469e      	mov	lr, r3
 80053ae:	4770      	bx	lr

080053b0 <_fini>:
 80053b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053b2:	bf00      	nop
 80053b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053b6:	bc08      	pop	{r3}
 80053b8:	469e      	mov	lr, r3
 80053ba:	4770      	bx	lr
