/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [14:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [46:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[78] ? in_data[19] : in_data[15];
  assign celloutsig_1_4z = ~(celloutsig_1_3z[14] & celloutsig_1_0z);
  assign celloutsig_0_12z = ~(celloutsig_0_9z & celloutsig_0_9z);
  assign celloutsig_1_0z = ~((in_data[170] | in_data[127]) & (in_data[189] | in_data[163]));
  assign celloutsig_1_11z = celloutsig_1_7z[0] | in_data[102];
  assign celloutsig_0_7z = celloutsig_0_3z | celloutsig_0_5z;
  assign celloutsig_0_13z = celloutsig_0_3z ^ celloutsig_0_9z;
  reg [10:0] _08_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 11'h000;
    else _08_ <= celloutsig_1_16z[10:0];
  assign out_data[106:96] = _08_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 11'h000;
    else _00_ <= { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_1_7z = celloutsig_1_1z[4:2] & celloutsig_1_2z[4:2];
  assign celloutsig_1_8z = { celloutsig_1_7z[1:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } & in_data[132:121];
  assign celloutsig_1_2z = in_data[172:165] & { in_data[140], celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[145:117], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, in_data[129:102], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_9z = { celloutsig_0_6z[2:1], celloutsig_0_5z } >= { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_10z = celloutsig_0_6z[4:0] >= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_20z = { celloutsig_0_2z[2:0], celloutsig_0_9z, celloutsig_0_9z } >= { _00_[10:7], celloutsig_0_3z };
  assign celloutsig_0_28z = celloutsig_0_18z[5:2] >= { celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_1_14z = celloutsig_1_9z[4:2] > celloutsig_1_12z[9:7];
  assign celloutsig_0_15z = celloutsig_0_4z[7:3] <= { celloutsig_0_4z[1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_1z = { in_data[86:64], celloutsig_0_0z } <= { in_data[23:1], celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_14z[7:3], celloutsig_0_20z } <= { in_data[20], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_6z = ! { in_data[169:157], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[23:12] < { in_data[82:75], celloutsig_0_2z };
  assign celloutsig_1_13z = { celloutsig_1_8z[11:3], celloutsig_1_4z } < { celloutsig_1_3z[11:4], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_4z[12:10], celloutsig_0_0z, celloutsig_0_2z } < { celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z } < { celloutsig_0_2z[3:1], celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_7z } % { 1'h1, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_4z[4:1], celloutsig_0_1z, celloutsig_0_0z } !== { celloutsig_0_2z[1:0], celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_14z[6:2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_9z } !== in_data[77:66];
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } | { in_data[32:30], celloutsig_0_0z };
  assign celloutsig_1_10z = | celloutsig_1_5z[5:1];
  assign celloutsig_1_12z = { celloutsig_1_8z[10:0], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_11z } >> { celloutsig_1_3z[23:9], celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_12z[14:4], celloutsig_1_6z } >> { celloutsig_1_3z[6:3], celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_0_6z = celloutsig_0_4z[8:0] >> { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_4z = { in_data[45:37], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } << { in_data[44:40], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[119:113] <<< { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_3z[38:30] ^ { celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_2z[7:1] ^ { in_data[124:120], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_8z[8], celloutsig_1_7z, celloutsig_1_2z } ^ { in_data[151:145], celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_6z };
  always_latch
    if (clkin_data[0]) celloutsig_0_14z = 15'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_14z = { in_data[27:14], celloutsig_0_1z };
  assign { out_data[139:128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
