
new_ioc_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000983c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  08009a10  08009a10  00019a10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009e28  08009e28  00019e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009e30  08009e30  00019e30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08009e34  08009e34  00019e34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000007c  20000000  08009e38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       000001a0  2000007c  08009eb4  0002007c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00004814  2000021c  0800a054  0002021c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20004a30  0800a054  00024a30  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0004707a  00000000  00000000  0002024c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00008ef2  00000000  00000000  000672c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00016a89  00000000  00000000  000701b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001b28  00000000  00000000  00086c48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002590  00000000  00000000  00088770  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00011ad5  00000000  00000000  0008ad00  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00009d82  00000000  00000000  0009c7d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000a6557  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000056a4  00000000  00000000  000a65d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000021c 	.word	0x2000021c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080099f4 	.word	0x080099f4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000220 	.word	0x20000220
 800020c:	080099f4 	.word	0x080099f4

08000210 <__aeabi_drsub>:
 8000210:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000214:	e002      	b.n	800021c <__adddf3>
 8000216:	bf00      	nop

08000218 <__aeabi_dsub>:
 8000218:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800021c <__adddf3>:
 800021c:	b530      	push	{r4, r5, lr}
 800021e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000222:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000226:	ea94 0f05 	teq	r4, r5
 800022a:	bf08      	it	eq
 800022c:	ea90 0f02 	teqeq	r0, r2
 8000230:	bf1f      	itttt	ne
 8000232:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000236:	ea55 0c02 	orrsne.w	ip, r5, r2
 800023a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800023e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000242:	f000 80e2 	beq.w	800040a <__adddf3+0x1ee>
 8000246:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800024a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800024e:	bfb8      	it	lt
 8000250:	426d      	neglt	r5, r5
 8000252:	dd0c      	ble.n	800026e <__adddf3+0x52>
 8000254:	442c      	add	r4, r5
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	ea82 0000 	eor.w	r0, r2, r0
 8000262:	ea83 0101 	eor.w	r1, r3, r1
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	2d36      	cmp	r5, #54	; 0x36
 8000270:	bf88      	it	hi
 8000272:	bd30      	pophi	{r4, r5, pc}
 8000274:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000278:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800027c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000280:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x70>
 8000286:	4240      	negs	r0, r0
 8000288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800028c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000290:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000294:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x84>
 800029a:	4252      	negs	r2, r2
 800029c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a0:	ea94 0f05 	teq	r4, r5
 80002a4:	f000 80a7 	beq.w	80003f6 <__adddf3+0x1da>
 80002a8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b0:	db0d      	blt.n	80002ce <__adddf3+0xb2>
 80002b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002b6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ba:	1880      	adds	r0, r0, r2
 80002bc:	f141 0100 	adc.w	r1, r1, #0
 80002c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002c4:	1880      	adds	r0, r0, r2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	4159      	adcs	r1, r3
 80002cc:	e00e      	b.n	80002ec <__adddf3+0xd0>
 80002ce:	f1a5 0520 	sub.w	r5, r5, #32
 80002d2:	f10e 0e20 	add.w	lr, lr, #32
 80002d6:	2a01      	cmp	r2, #1
 80002d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002dc:	bf28      	it	cs
 80002de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002e2:	fa43 f305 	asr.w	r3, r3, r5
 80002e6:	18c0      	adds	r0, r0, r3
 80002e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f0:	d507      	bpl.n	8000302 <__adddf3+0xe6>
 80002f2:	f04f 0e00 	mov.w	lr, #0
 80002f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000302:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000306:	d31b      	bcc.n	8000340 <__adddf3+0x124>
 8000308:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800030c:	d30c      	bcc.n	8000328 <__adddf3+0x10c>
 800030e:	0849      	lsrs	r1, r1, #1
 8000310:	ea5f 0030 	movs.w	r0, r0, rrx
 8000314:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000318:	f104 0401 	add.w	r4, r4, #1
 800031c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000320:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000324:	f080 809a 	bcs.w	800045c <__adddf3+0x240>
 8000328:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800032c:	bf08      	it	eq
 800032e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000332:	f150 0000 	adcs.w	r0, r0, #0
 8000336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800033a:	ea41 0105 	orr.w	r1, r1, r5
 800033e:	bd30      	pop	{r4, r5, pc}
 8000340:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000344:	4140      	adcs	r0, r0
 8000346:	eb41 0101 	adc.w	r1, r1, r1
 800034a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800034e:	f1a4 0401 	sub.w	r4, r4, #1
 8000352:	d1e9      	bne.n	8000328 <__adddf3+0x10c>
 8000354:	f091 0f00 	teq	r1, #0
 8000358:	bf04      	itt	eq
 800035a:	4601      	moveq	r1, r0
 800035c:	2000      	moveq	r0, #0
 800035e:	fab1 f381 	clz	r3, r1
 8000362:	bf08      	it	eq
 8000364:	3320      	addeq	r3, #32
 8000366:	f1a3 030b 	sub.w	r3, r3, #11
 800036a:	f1b3 0220 	subs.w	r2, r3, #32
 800036e:	da0c      	bge.n	800038a <__adddf3+0x16e>
 8000370:	320c      	adds	r2, #12
 8000372:	dd08      	ble.n	8000386 <__adddf3+0x16a>
 8000374:	f102 0c14 	add.w	ip, r2, #20
 8000378:	f1c2 020c 	rsb	r2, r2, #12
 800037c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000380:	fa21 f102 	lsr.w	r1, r1, r2
 8000384:	e00c      	b.n	80003a0 <__adddf3+0x184>
 8000386:	f102 0214 	add.w	r2, r2, #20
 800038a:	bfd8      	it	le
 800038c:	f1c2 0c20 	rsble	ip, r2, #32
 8000390:	fa01 f102 	lsl.w	r1, r1, r2
 8000394:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000398:	bfdc      	itt	le
 800039a:	ea41 010c 	orrle.w	r1, r1, ip
 800039e:	4090      	lslle	r0, r2
 80003a0:	1ae4      	subs	r4, r4, r3
 80003a2:	bfa2      	ittt	ge
 80003a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a8:	4329      	orrge	r1, r5
 80003aa:	bd30      	popge	{r4, r5, pc}
 80003ac:	ea6f 0404 	mvn.w	r4, r4
 80003b0:	3c1f      	subs	r4, #31
 80003b2:	da1c      	bge.n	80003ee <__adddf3+0x1d2>
 80003b4:	340c      	adds	r4, #12
 80003b6:	dc0e      	bgt.n	80003d6 <__adddf3+0x1ba>
 80003b8:	f104 0414 	add.w	r4, r4, #20
 80003bc:	f1c4 0220 	rsb	r2, r4, #32
 80003c0:	fa20 f004 	lsr.w	r0, r0, r4
 80003c4:	fa01 f302 	lsl.w	r3, r1, r2
 80003c8:	ea40 0003 	orr.w	r0, r0, r3
 80003cc:	fa21 f304 	lsr.w	r3, r1, r4
 80003d0:	ea45 0103 	orr.w	r1, r5, r3
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f1c4 040c 	rsb	r4, r4, #12
 80003da:	f1c4 0220 	rsb	r2, r4, #32
 80003de:	fa20 f002 	lsr.w	r0, r0, r2
 80003e2:	fa01 f304 	lsl.w	r3, r1, r4
 80003e6:	ea40 0003 	orr.w	r0, r0, r3
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	fa21 f004 	lsr.w	r0, r1, r4
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f094 0f00 	teq	r4, #0
 80003fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003fe:	bf06      	itte	eq
 8000400:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000404:	3401      	addeq	r4, #1
 8000406:	3d01      	subne	r5, #1
 8000408:	e74e      	b.n	80002a8 <__adddf3+0x8c>
 800040a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800040e:	bf18      	it	ne
 8000410:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000414:	d029      	beq.n	800046a <__adddf3+0x24e>
 8000416:	ea94 0f05 	teq	r4, r5
 800041a:	bf08      	it	eq
 800041c:	ea90 0f02 	teqeq	r0, r2
 8000420:	d005      	beq.n	800042e <__adddf3+0x212>
 8000422:	ea54 0c00 	orrs.w	ip, r4, r0
 8000426:	bf04      	itt	eq
 8000428:	4619      	moveq	r1, r3
 800042a:	4610      	moveq	r0, r2
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea91 0f03 	teq	r1, r3
 8000432:	bf1e      	ittt	ne
 8000434:	2100      	movne	r1, #0
 8000436:	2000      	movne	r0, #0
 8000438:	bd30      	popne	{r4, r5, pc}
 800043a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800043e:	d105      	bne.n	800044c <__adddf3+0x230>
 8000440:	0040      	lsls	r0, r0, #1
 8000442:	4149      	adcs	r1, r1
 8000444:	bf28      	it	cs
 8000446:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800044a:	bd30      	pop	{r4, r5, pc}
 800044c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000450:	bf3c      	itt	cc
 8000452:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000456:	bd30      	popcc	{r4, r5, pc}
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf1a      	itte	ne
 8000470:	4619      	movne	r1, r3
 8000472:	4610      	movne	r0, r2
 8000474:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000478:	bf1c      	itt	ne
 800047a:	460b      	movne	r3, r1
 800047c:	4602      	movne	r2, r0
 800047e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000482:	bf06      	itte	eq
 8000484:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000488:	ea91 0f03 	teqeq	r1, r3
 800048c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	bf00      	nop

08000494 <__aeabi_ui2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f04f 0500 	mov.w	r5, #0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e750      	b.n	8000354 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_i2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004cc:	bf48      	it	mi
 80004ce:	4240      	negmi	r0, r0
 80004d0:	f04f 0100 	mov.w	r1, #0
 80004d4:	e73e      	b.n	8000354 <__adddf3+0x138>
 80004d6:	bf00      	nop

080004d8 <__aeabi_f2d>:
 80004d8:	0042      	lsls	r2, r0, #1
 80004da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004de:	ea4f 0131 	mov.w	r1, r1, rrx
 80004e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004e6:	bf1f      	itttt	ne
 80004e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004f4:	4770      	bxne	lr
 80004f6:	f092 0f00 	teq	r2, #0
 80004fa:	bf14      	ite	ne
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e720      	b.n	8000354 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aedc 	beq.w	8000302 <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6c1      	b.n	8000302 <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpun>:
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__aeabi_dcmpun+0x10>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d10a      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x20>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0001 	mov.w	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_d2iz>:
 8000ae0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ae8:	d215      	bcs.n	8000b16 <__aeabi_d2iz+0x36>
 8000aea:	d511      	bpl.n	8000b10 <__aeabi_d2iz+0x30>
 8000aec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000af0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af4:	d912      	bls.n	8000b1c <__aeabi_d2iz+0x3c>
 8000af6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000afa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000afe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b02:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b06:	fa23 f002 	lsr.w	r0, r3, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	4240      	negne	r0, r0
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1a:	d105      	bne.n	8000b28 <__aeabi_d2iz+0x48>
 8000b1c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b20:	bf08      	it	eq
 8000b22:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_uldivmod>:
 8000bd0:	b953      	cbnz	r3, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd2:	b94a      	cbnz	r2, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd4:	2900      	cmp	r1, #0
 8000bd6:	bf08      	it	eq
 8000bd8:	2800      	cmpeq	r0, #0
 8000bda:	bf1c      	itt	ne
 8000bdc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000be0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000be4:	f000 b97a 	b.w	8000edc <__aeabi_idiv0>
 8000be8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf0:	f000 f806 	bl	8000c00 <__udivmoddi4>
 8000bf4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bfc:	b004      	add	sp, #16
 8000bfe:	4770      	bx	lr

08000c00 <__udivmoddi4>:
 8000c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c04:	468c      	mov	ip, r1
 8000c06:	460d      	mov	r5, r1
 8000c08:	4604      	mov	r4, r0
 8000c0a:	9e08      	ldr	r6, [sp, #32]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d151      	bne.n	8000cb4 <__udivmoddi4+0xb4>
 8000c10:	428a      	cmp	r2, r1
 8000c12:	4617      	mov	r7, r2
 8000c14:	d96d      	bls.n	8000cf2 <__udivmoddi4+0xf2>
 8000c16:	fab2 fe82 	clz	lr, r2
 8000c1a:	f1be 0f00 	cmp.w	lr, #0
 8000c1e:	d00b      	beq.n	8000c38 <__udivmoddi4+0x38>
 8000c20:	f1ce 0c20 	rsb	ip, lr, #32
 8000c24:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c28:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c2c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c30:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c34:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c38:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c3c:	0c25      	lsrs	r5, r4, #16
 8000c3e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c42:	fa1f f987 	uxth.w	r9, r7
 8000c46:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c4a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c4e:	fb08 f309 	mul.w	r3, r8, r9
 8000c52:	42ab      	cmp	r3, r5
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x6c>
 8000c56:	19ed      	adds	r5, r5, r7
 8000c58:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 8000c5c:	f080 8123 	bcs.w	8000ea6 <__udivmoddi4+0x2a6>
 8000c60:	42ab      	cmp	r3, r5
 8000c62:	f240 8120 	bls.w	8000ea6 <__udivmoddi4+0x2a6>
 8000c66:	f1a8 0802 	sub.w	r8, r8, #2
 8000c6a:	443d      	add	r5, r7
 8000c6c:	1aed      	subs	r5, r5, r3
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c74:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c78:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c7c:	fb00 f909 	mul.w	r9, r0, r9
 8000c80:	45a1      	cmp	r9, r4
 8000c82:	d909      	bls.n	8000c98 <__udivmoddi4+0x98>
 8000c84:	19e4      	adds	r4, r4, r7
 8000c86:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c8a:	f080 810a 	bcs.w	8000ea2 <__udivmoddi4+0x2a2>
 8000c8e:	45a1      	cmp	r9, r4
 8000c90:	f240 8107 	bls.w	8000ea2 <__udivmoddi4+0x2a2>
 8000c94:	3802      	subs	r0, #2
 8000c96:	443c      	add	r4, r7
 8000c98:	eba4 0409 	sub.w	r4, r4, r9
 8000c9c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d061      	beq.n	8000d6a <__udivmoddi4+0x16a>
 8000ca6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000caa:	2300      	movs	r3, #0
 8000cac:	6034      	str	r4, [r6, #0]
 8000cae:	6073      	str	r3, [r6, #4]
 8000cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	d907      	bls.n	8000cc8 <__udivmoddi4+0xc8>
 8000cb8:	2e00      	cmp	r6, #0
 8000cba:	d054      	beq.n	8000d66 <__udivmoddi4+0x166>
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	e886 0021 	stmia.w	r6, {r0, r5}
 8000cc2:	4608      	mov	r0, r1
 8000cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc8:	fab3 f183 	clz	r1, r3
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	f040 808e 	bne.w	8000dee <__udivmoddi4+0x1ee>
 8000cd2:	42ab      	cmp	r3, r5
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xdc>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80fa 	bhi.w	8000ed0 <__udivmoddi4+0x2d0>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb65 0503 	sbc.w	r5, r5, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	46ac      	mov	ip, r5
 8000ce6:	2e00      	cmp	r6, #0
 8000ce8:	d03f      	beq.n	8000d6a <__udivmoddi4+0x16a>
 8000cea:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	b912      	cbnz	r2, 8000cfa <__udivmoddi4+0xfa>
 8000cf4:	2701      	movs	r7, #1
 8000cf6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cfa:	fab7 fe87 	clz	lr, r7
 8000cfe:	f1be 0f00 	cmp.w	lr, #0
 8000d02:	d134      	bne.n	8000d6e <__udivmoddi4+0x16e>
 8000d04:	1beb      	subs	r3, r5, r7
 8000d06:	0c3a      	lsrs	r2, r7, #16
 8000d08:	fa1f fc87 	uxth.w	ip, r7
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d12:	0c25      	lsrs	r5, r4, #16
 8000d14:	fb02 3318 	mls	r3, r2, r8, r3
 8000d18:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d1c:	fb0c f308 	mul.w	r3, ip, r8
 8000d20:	42ab      	cmp	r3, r5
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x134>
 8000d24:	19ed      	adds	r5, r5, r7
 8000d26:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x132>
 8000d2c:	42ab      	cmp	r3, r5
 8000d2e:	f200 80d1 	bhi.w	8000ed4 <__udivmoddi4+0x2d4>
 8000d32:	4680      	mov	r8, r0
 8000d34:	1aed      	subs	r5, r5, r3
 8000d36:	b2a3      	uxth	r3, r4
 8000d38:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d3c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d40:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d44:	fb0c fc00 	mul.w	ip, ip, r0
 8000d48:	45a4      	cmp	ip, r4
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x15c>
 8000d4c:	19e4      	adds	r4, r4, r7
 8000d4e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x15a>
 8000d54:	45a4      	cmp	ip, r4
 8000d56:	f200 80b8 	bhi.w	8000eca <__udivmoddi4+0x2ca>
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	eba4 040c 	sub.w	r4, r4, ip
 8000d60:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d64:	e79d      	b.n	8000ca2 <__udivmoddi4+0xa2>
 8000d66:	4631      	mov	r1, r6
 8000d68:	4630      	mov	r0, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	f1ce 0420 	rsb	r4, lr, #32
 8000d72:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d76:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d7a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d7e:	0c3a      	lsrs	r2, r7, #16
 8000d80:	fa25 f404 	lsr.w	r4, r5, r4
 8000d84:	ea48 0803 	orr.w	r8, r8, r3
 8000d88:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d8c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d90:	fb02 4411 	mls	r4, r2, r1, r4
 8000d94:	fa1f fc87 	uxth.w	ip, r7
 8000d98:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d9c:	fb01 f30c 	mul.w	r3, r1, ip
 8000da0:	42ab      	cmp	r3, r5
 8000da2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000da6:	d909      	bls.n	8000dbc <__udivmoddi4+0x1bc>
 8000da8:	19ed      	adds	r5, r5, r7
 8000daa:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 8000dae:	f080 808a 	bcs.w	8000ec6 <__udivmoddi4+0x2c6>
 8000db2:	42ab      	cmp	r3, r5
 8000db4:	f240 8087 	bls.w	8000ec6 <__udivmoddi4+0x2c6>
 8000db8:	3902      	subs	r1, #2
 8000dba:	443d      	add	r5, r7
 8000dbc:	1aeb      	subs	r3, r5, r3
 8000dbe:	fa1f f588 	uxth.w	r5, r8
 8000dc2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000dc6:	fb02 3310 	mls	r3, r2, r0, r3
 8000dca:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dce:	fb00 f30c 	mul.w	r3, r0, ip
 8000dd2:	42ab      	cmp	r3, r5
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x1e6>
 8000dd6:	19ed      	adds	r5, r5, r7
 8000dd8:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ddc:	d26f      	bcs.n	8000ebe <__udivmoddi4+0x2be>
 8000dde:	42ab      	cmp	r3, r5
 8000de0:	d96d      	bls.n	8000ebe <__udivmoddi4+0x2be>
 8000de2:	3802      	subs	r0, #2
 8000de4:	443d      	add	r5, r7
 8000de6:	1aeb      	subs	r3, r5, r3
 8000de8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dec:	e78f      	b.n	8000d0e <__udivmoddi4+0x10e>
 8000dee:	f1c1 0720 	rsb	r7, r1, #32
 8000df2:	fa22 f807 	lsr.w	r8, r2, r7
 8000df6:	408b      	lsls	r3, r1
 8000df8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dfc:	ea48 0303 	orr.w	r3, r8, r3
 8000e00:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e04:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e08:	40fd      	lsrs	r5, r7
 8000e0a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e0e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e12:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e16:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e1a:	fa1f f883 	uxth.w	r8, r3
 8000e1e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e22:	fb09 f408 	mul.w	r4, r9, r8
 8000e26:	42ac      	cmp	r4, r5
 8000e28:	fa02 f201 	lsl.w	r2, r2, r1
 8000e2c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x244>
 8000e32:	18ed      	adds	r5, r5, r3
 8000e34:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e38:	d243      	bcs.n	8000ec2 <__udivmoddi4+0x2c2>
 8000e3a:	42ac      	cmp	r4, r5
 8000e3c:	d941      	bls.n	8000ec2 <__udivmoddi4+0x2c2>
 8000e3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e42:	441d      	add	r5, r3
 8000e44:	1b2d      	subs	r5, r5, r4
 8000e46:	fa1f fe8e 	uxth.w	lr, lr
 8000e4a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e4e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e52:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e56:	fb00 f808 	mul.w	r8, r0, r8
 8000e5a:	45a0      	cmp	r8, r4
 8000e5c:	d907      	bls.n	8000e6e <__udivmoddi4+0x26e>
 8000e5e:	18e4      	adds	r4, r4, r3
 8000e60:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000e64:	d229      	bcs.n	8000eba <__udivmoddi4+0x2ba>
 8000e66:	45a0      	cmp	r8, r4
 8000e68:	d927      	bls.n	8000eba <__udivmoddi4+0x2ba>
 8000e6a:	3802      	subs	r0, #2
 8000e6c:	441c      	add	r4, r3
 8000e6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e72:	eba4 0408 	sub.w	r4, r4, r8
 8000e76:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7a:	454c      	cmp	r4, r9
 8000e7c:	46c6      	mov	lr, r8
 8000e7e:	464d      	mov	r5, r9
 8000e80:	d315      	bcc.n	8000eae <__udivmoddi4+0x2ae>
 8000e82:	d012      	beq.n	8000eaa <__udivmoddi4+0x2aa>
 8000e84:	b156      	cbz	r6, 8000e9c <__udivmoddi4+0x29c>
 8000e86:	ebba 030e 	subs.w	r3, sl, lr
 8000e8a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e8e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e92:	40cb      	lsrs	r3, r1
 8000e94:	431f      	orrs	r7, r3
 8000e96:	40cc      	lsrs	r4, r1
 8000e98:	6037      	str	r7, [r6, #0]
 8000e9a:	6074      	str	r4, [r6, #4]
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	e6f8      	b.n	8000c98 <__udivmoddi4+0x98>
 8000ea6:	4690      	mov	r8, r2
 8000ea8:	e6e0      	b.n	8000c6c <__udivmoddi4+0x6c>
 8000eaa:	45c2      	cmp	sl, r8
 8000eac:	d2ea      	bcs.n	8000e84 <__udivmoddi4+0x284>
 8000eae:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb2:	eb69 0503 	sbc.w	r5, r9, r3
 8000eb6:	3801      	subs	r0, #1
 8000eb8:	e7e4      	b.n	8000e84 <__udivmoddi4+0x284>
 8000eba:	4628      	mov	r0, r5
 8000ebc:	e7d7      	b.n	8000e6e <__udivmoddi4+0x26e>
 8000ebe:	4640      	mov	r0, r8
 8000ec0:	e791      	b.n	8000de6 <__udivmoddi4+0x1e6>
 8000ec2:	4681      	mov	r9, r0
 8000ec4:	e7be      	b.n	8000e44 <__udivmoddi4+0x244>
 8000ec6:	4601      	mov	r1, r0
 8000ec8:	e778      	b.n	8000dbc <__udivmoddi4+0x1bc>
 8000eca:	3802      	subs	r0, #2
 8000ecc:	443c      	add	r4, r7
 8000ece:	e745      	b.n	8000d5c <__udivmoddi4+0x15c>
 8000ed0:	4608      	mov	r0, r1
 8000ed2:	e708      	b.n	8000ce6 <__udivmoddi4+0xe6>
 8000ed4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed8:	443d      	add	r5, r7
 8000eda:	e72b      	b.n	8000d34 <__udivmoddi4+0x134>

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ee0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ee2:	4a0e      	ldr	r2, [pc, #56]	; (8000f1c <HAL_InitTick+0x3c>)
 8000ee4:	4b0e      	ldr	r3, [pc, #56]	; (8000f20 <HAL_InitTick+0x40>)
{
 8000ee6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ee8:	7818      	ldrb	r0, [r3, #0]
 8000eea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eee:	fbb3 f3f0 	udiv	r3, r3, r0
 8000ef2:	6810      	ldr	r0, [r2, #0]
 8000ef4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ef8:	f000 facc 	bl	8001494 <HAL_SYSTICK_Config>
 8000efc:	4604      	mov	r4, r0
 8000efe:	b958      	cbnz	r0, 8000f18 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f00:	2d0f      	cmp	r5, #15
 8000f02:	d809      	bhi.n	8000f18 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f04:	4602      	mov	r2, r0
 8000f06:	4629      	mov	r1, r5
 8000f08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f0c:	f000 fa82 	bl	8001414 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f10:	4b04      	ldr	r3, [pc, #16]	; (8000f24 <HAL_InitTick+0x44>)
 8000f12:	4620      	mov	r0, r4
 8000f14:	601d      	str	r5, [r3, #0]
 8000f16:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000f18:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000f1a:	bd38      	pop	{r3, r4, r5, pc}
 8000f1c:	20000010 	.word	0x20000010
 8000f20:	20000000 	.word	0x20000000
 8000f24:	20000004 	.word	0x20000004

08000f28 <HAL_Init>:
{
 8000f28:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f2a:	4b0b      	ldr	r3, [pc, #44]	; (8000f58 <HAL_Init+0x30>)
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f32:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f3a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f42:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f44:	2003      	movs	r0, #3
 8000f46:	f000 fa53 	bl	80013f0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f4a:	200f      	movs	r0, #15
 8000f4c:	f7ff ffc8 	bl	8000ee0 <HAL_InitTick>
  HAL_MspInit();
 8000f50:	f006 fe28 	bl	8007ba4 <HAL_MspInit>
}
 8000f54:	2000      	movs	r0, #0
 8000f56:	bd08      	pop	{r3, pc}
 8000f58:	40023c00 	.word	0x40023c00

08000f5c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f5c:	4a03      	ldr	r2, [pc, #12]	; (8000f6c <HAL_IncTick+0x10>)
 8000f5e:	4b04      	ldr	r3, [pc, #16]	; (8000f70 <HAL_IncTick+0x14>)
 8000f60:	6811      	ldr	r1, [r2, #0]
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	440b      	add	r3, r1
 8000f66:	6013      	str	r3, [r2, #0]
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	20003fa0 	.word	0x20003fa0
 8000f70:	20000000 	.word	0x20000000

08000f74 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f74:	4b01      	ldr	r3, [pc, #4]	; (8000f7c <HAL_GetTick+0x8>)
 8000f76:	6818      	ldr	r0, [r3, #0]
}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	20003fa0 	.word	0x20003fa0

08000f80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f80:	b538      	push	{r3, r4, r5, lr}
 8000f82:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f84:	f7ff fff6 	bl	8000f74 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f88:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000f8a:	bf1c      	itt	ne
 8000f8c:	4b05      	ldrne	r3, [pc, #20]	; (8000fa4 <HAL_Delay+0x24>)
 8000f8e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000f90:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000f92:	bf18      	it	ne
 8000f94:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f96:	f7ff ffed 	bl	8000f74 <HAL_GetTick>
 8000f9a:	1b40      	subs	r0, r0, r5
 8000f9c:	4284      	cmp	r4, r0
 8000f9e:	d8fa      	bhi.n	8000f96 <HAL_Delay+0x16>
  {
  }
}
 8000fa0:	bd38      	pop	{r3, r4, r5, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000000 	.word	0x20000000

08000fa8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000fa8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check CAN handle */
  if (hcan == NULL)
 8000faa:	4604      	mov	r4, r0
 8000fac:	2800      	cmp	r0, #0
 8000fae:	d06e      	beq.n	800108e <HAL_CAN_Init+0xe6>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8000fb0:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000fb4:	b90b      	cbnz	r3, 8000fba <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000fb6:	f005 f997 	bl	80062e8 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000fba:	6822      	ldr	r2, [r4, #0]
 8000fbc:	6813      	ldr	r3, [r2, #0]
 8000fbe:	f023 0302 	bic.w	r3, r3, #2
 8000fc2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fc4:	f7ff ffd6 	bl	8000f74 <HAL_GetTick>
 8000fc8:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 8000fca:	6823      	ldr	r3, [r4, #0]
 8000fcc:	685a      	ldr	r2, [r3, #4]
 8000fce:	0791      	lsls	r1, r2, #30
 8000fd0:	d451      	bmi.n	8001076 <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	f042 0201 	orr.w	r2, r2, #1
 8000fd8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fda:	f7ff ffcb 	bl	8000f74 <HAL_GetTick>
 8000fde:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 8000fe0:	6823      	ldr	r3, [r4, #0]
 8000fe2:	685a      	ldr	r2, [r3, #4]
 8000fe4:	07d2      	lsls	r2, r2, #31
 8000fe6:	d554      	bpl.n	8001092 <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000fe8:	7e22      	ldrb	r2, [r4, #24]
 8000fea:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	bf0c      	ite	eq
 8000ff0:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ff4:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8000ff8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000ffa:	7e62      	ldrb	r2, [r4, #25]
 8000ffc:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	bf0c      	ite	eq
 8001002:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001006:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 800100a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800100c:	7ea2      	ldrb	r2, [r4, #26]
 800100e:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	bf0c      	ite	eq
 8001014:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001018:	f022 0220 	bicne.w	r2, r2, #32
 800101c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800101e:	7ee2      	ldrb	r2, [r4, #27]
 8001020:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	bf0c      	ite	eq
 8001026:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800102a:	f042 0210 	orrne.w	r2, r2, #16
 800102e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001030:	7f22      	ldrb	r2, [r4, #28]
 8001032:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	bf0c      	ite	eq
 8001038:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800103c:	f022 0208 	bicne.w	r2, r2, #8
 8001040:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001042:	7f62      	ldrb	r2, [r4, #29]
 8001044:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	bf0c      	ite	eq
 800104a:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800104e:	f022 0204 	bicne.w	r2, r2, #4
 8001052:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001054:	68e1      	ldr	r1, [r4, #12]
 8001056:	68a2      	ldr	r2, [r4, #8]
 8001058:	430a      	orrs	r2, r1
 800105a:	6921      	ldr	r1, [r4, #16]
 800105c:	430a      	orrs	r2, r1
 800105e:	6961      	ldr	r1, [r4, #20]
 8001060:	430a      	orrs	r2, r1
 8001062:	6861      	ldr	r1, [r4, #4]
 8001064:	3901      	subs	r1, #1
 8001066:	430a      	orrs	r2, r1
 8001068:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800106a:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800106c:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800106e:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8001070:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 8001074:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001076:	f7ff ff7d 	bl	8000f74 <HAL_GetTick>
 800107a:	1b40      	subs	r0, r0, r5
 800107c:	280a      	cmp	r0, #10
 800107e:	d9a4      	bls.n	8000fca <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001080:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001082:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001086:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001088:	2305      	movs	r3, #5
 800108a:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 800108e:	2001      	movs	r0, #1
}
 8001090:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001092:	f7ff ff6f 	bl	8000f74 <HAL_GetTick>
 8001096:	1b40      	subs	r0, r0, r5
 8001098:	280a      	cmp	r0, #10
 800109a:	d9a1      	bls.n	8000fe0 <HAL_CAN_Init+0x38>
 800109c:	e7f0      	b.n	8001080 <HAL_CAN_Init+0xd8>
	...

080010a0 <HAL_CAN_ConfigFilter>:
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos = 0U;
  CAN_TypeDef *can_ip = hcan->Instance;

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80010a0:	f890 3020 	ldrb.w	r3, [r0, #32]
 80010a4:	2b01      	cmp	r3, #1
{
 80010a6:	b530      	push	{r4, r5, lr}
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80010a8:	d003      	beq.n	80010b2 <HAL_CAN_ConfigFilter+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80010aa:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d177      	bne.n	80011a2 <HAL_CAN_ConfigFilter+0x102>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80010b2:	4b3f      	ldr	r3, [pc, #252]	; (80011b0 <HAL_CAN_ConfigFilter+0x110>)
 80010b4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80010b8:	f042 0201 	orr.w	r2, r2, #1
 80010bc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80010c0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80010c4:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 80010c8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80010cc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80010d0:	6a48      	ldr	r0, [r1, #36]	; 0x24
 80010d2:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80010d6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 80010da:	6948      	ldr	r0, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80010dc:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 80010e0:	2401      	movs	r4, #1
 80010e2:	4084      	lsls	r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80010e4:	43e2      	mvns	r2, r4
 80010e6:	4015      	ands	r5, r2
 80010e8:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80010ec:	69cd      	ldr	r5, [r1, #28]
 80010ee:	2d00      	cmp	r5, #0
 80010f0:	d136      	bne.n	8001160 <HAL_CAN_ConfigFilter+0xc0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80010f2:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 80010f6:	4015      	ands	r5, r2
 80010f8:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 80010fc:	00c0      	lsls	r0, r0, #3

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80010fe:	68cd      	ldr	r5, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001100:	888b      	ldrh	r3, [r1, #4]
 8001102:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001106:	f500 40c8 	add.w	r0, r0, #25600	; 0x6400
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800110a:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800110e:	f8c0 3240 	str.w	r3, [r0, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001112:	688d      	ldr	r5, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001114:	880b      	ldrh	r3, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001116:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800111a:	f8c0 3244 	str.w	r3, [r0, #580]	; 0x244
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800111e:	6988      	ldr	r0, [r1, #24]
 8001120:	4b23      	ldr	r3, [pc, #140]	; (80011b0 <HAL_CAN_ConfigFilter+0x110>)
 8001122:	2800      	cmp	r0, #0
 8001124:	d135      	bne.n	8001192 <HAL_CAN_ConfigFilter+0xf2>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001126:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 800112a:	4010      	ands	r0, r2
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800112c:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001130:	6908      	ldr	r0, [r1, #16]
 8001132:	bb90      	cbnz	r0, 800119a <HAL_CAN_ConfigFilter+0xfa>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001134:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8001138:	4002      	ands	r2, r0
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800113a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == ENABLE)
 800113e:	6a0b      	ldr	r3, [r1, #32]
 8001140:	4a1b      	ldr	r2, [pc, #108]	; (80011b0 <HAL_CAN_ConfigFilter+0x110>)
 8001142:	2b01      	cmp	r3, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001144:	bf02      	ittt	eq
 8001146:	f8d2 321c 	ldreq.w	r3, [r2, #540]	; 0x21c
 800114a:	4323      	orreq	r3, r4
 800114c:	f8c2 321c 	streq.w	r3, [r2, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001150:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8001154:	f023 0301 	bic.w	r3, r3, #1
 8001158:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800115c:	2000      	movs	r0, #0
 800115e:	bd30      	pop	{r4, r5, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001160:	2d01      	cmp	r5, #1
 8001162:	d1dc      	bne.n	800111e <HAL_CAN_ConfigFilter+0x7e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001164:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8001168:	4325      	orrs	r5, r4
 800116a:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800116e:	680b      	ldr	r3, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001170:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001172:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001176:	00c3      	lsls	r3, r0, #3
 8001178:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800117c:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001180:	8988      	ldrh	r0, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001182:	f8c3 5240 	str.w	r5, [r3, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001186:	688d      	ldr	r5, [r1, #8]
 8001188:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800118c:	f8c3 0244 	str.w	r0, [r3, #580]	; 0x244
 8001190:	e7c5      	b.n	800111e <HAL_CAN_ConfigFilter+0x7e>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001192:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8001196:	4320      	orrs	r0, r4
 8001198:	e7c8      	b.n	800112c <HAL_CAN_ConfigFilter+0x8c>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800119a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800119e:	4322      	orrs	r2, r4
 80011a0:	e7cb      	b.n	800113a <HAL_CAN_ConfigFilter+0x9a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80011a2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80011a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011a8:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80011aa:	2001      	movs	r0, #1
  }
}
 80011ac:	bd30      	pop	{r4, r5, pc}
 80011ae:	bf00      	nop
 80011b0:	40006400 	.word	0x40006400

080011b4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80011b4:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  if (hcan->State == HAL_CAN_STATE_READY)
 80011b6:	f890 3020 	ldrb.w	r3, [r0, #32]
 80011ba:	2b01      	cmp	r3, #1
{
 80011bc:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80011be:	d11f      	bne.n	8001200 <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011c0:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80011c2:	2302      	movs	r3, #2
 80011c4:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011c8:	6813      	ldr	r3, [r2, #0]
 80011ca:	f023 0301 	bic.w	r3, r3, #1
 80011ce:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80011d0:	f7ff fed0 	bl	8000f74 <HAL_GetTick>
 80011d4:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 80011d6:	6823      	ldr	r3, [r4, #0]
 80011d8:	6858      	ldr	r0, [r3, #4]
 80011da:	f010 0001 	ands.w	r0, r0, #1
 80011de:	d101      	bne.n	80011e4 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011e0:	6260      	str	r0, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80011e2:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80011e4:	f7ff fec6 	bl	8000f74 <HAL_GetTick>
 80011e8:	1b40      	subs	r0, r0, r5
 80011ea:	280a      	cmp	r0, #10
 80011ec:	d9f3      	bls.n	80011d6 <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80011ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80011f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011f4:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 80011f6:	2305      	movs	r3, #5
 80011f8:	f884 3020 	strb.w	r3, [r4, #32]
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
 80011fc:	2001      	movs	r0, #1
  }
}
 80011fe:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001200:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001202:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001206:	6243      	str	r3, [r0, #36]	; 0x24
 8001208:	e7f8      	b.n	80011fc <HAL_CAN_Start+0x48>

0800120a <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800120a:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800120c:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001210:	2c01      	cmp	r4, #1
 8001212:	d003      	beq.n	800121c <HAL_CAN_AddTxMessage+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8001214:	f890 4020 	ldrb.w	r4, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001218:	2c02      	cmp	r4, #2
 800121a:	d141      	bne.n	80012a0 <HAL_CAN_AddTxMessage+0x96>
  {
    /* Check that all the Tx mailboxes are not full */
    if (((hcan->Instance->TSR & CAN_TSR_TME0) != RESET) ||
 800121c:	6804      	ldr	r4, [r0, #0]
 800121e:	68a5      	ldr	r5, [r4, #8]
 8001220:	016f      	lsls	r7, r5, #5
 8001222:	d405      	bmi.n	8001230 <HAL_CAN_AddTxMessage+0x26>
        ((hcan->Instance->TSR & CAN_TSR_TME1) != RESET) ||
 8001224:	68a5      	ldr	r5, [r4, #8]
    if (((hcan->Instance->TSR & CAN_TSR_TME0) != RESET) ||
 8001226:	012e      	lsls	r6, r5, #4
 8001228:	d402      	bmi.n	8001230 <HAL_CAN_AddTxMessage+0x26>
        ((hcan->Instance->TSR & CAN_TSR_TME2) != RESET))
 800122a:	68a5      	ldr	r5, [r4, #8]
        ((hcan->Instance->TSR & CAN_TSR_TME1) != RESET) ||
 800122c:	00ed      	lsls	r5, r5, #3
 800122e:	d531      	bpl.n	8001294 <HAL_CAN_AddTxMessage+0x8a>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (hcan->Instance->TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001230:	68a0      	ldr	r0, [r4, #8]

      /* Store the Tx mailbox */
      *pTxMailbox = 1U << transmitmailbox;
 8001232:	2501      	movs	r5, #1
      transmitmailbox = (hcan->Instance->TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001234:	f3c0 6001 	ubfx	r0, r0, #24, #2
      *pTxMailbox = 1U << transmitmailbox;
 8001238:	4085      	lsls	r5, r0
 800123a:	601d      	str	r5, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800123c:	688d      	ldr	r5, [r1, #8]
 800123e:	68cf      	ldr	r7, [r1, #12]
 8001240:	f100 0318 	add.w	r3, r0, #24
 8001244:	bb0d      	cbnz	r5, 800128a <HAL_CAN_AddTxMessage+0x80>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001246:	680d      	ldr	r5, [r1, #0]
 8001248:	ea47 5545 	orr.w	r5, r7, r5, lsl #21
                                                           pHeader->RTR);
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800124c:	011b      	lsls	r3, r3, #4
 800124e:	0100      	lsls	r0, r0, #4
 8001250:	50e5      	str	r5, [r4, r3]
 8001252:	1823      	adds	r3, r4, r0
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001254:	690d      	ldr	r5, [r1, #16]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001256:	7d09      	ldrb	r1, [r1, #20]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001258:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 800125c:	2901      	cmp	r1, #1
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800125e:	bf02      	ittt	eq
 8001260:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 8001264:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 8001268:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800126c:	4404      	add	r4, r0
 800126e:	6851      	ldr	r1, [r2, #4]
 8001270:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001274:	6812      	ldr	r2, [r2, #0]
 8001276:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800127a:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800127e:	f042 0201 	orr.w	r2, r2, #1
 8001282:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

      /* Return function status */
      return HAL_OK;
 8001286:	2000      	movs	r0, #0
 8001288:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800128a:	684e      	ldr	r6, [r1, #4]
                                                           pHeader->IDE |
 800128c:	433d      	orrs	r5, r7
 800128e:	ea45 05c6 	orr.w	r5, r5, r6, lsl #3
 8001292:	e7db      	b.n	800124c <HAL_CAN_AddTxMessage+0x42>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001294:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001296:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800129a:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800129c:	2001      	movs	r0, #1
  }
}
 800129e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012a0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80012a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012a6:	e7f8      	b.n	800129a <HAL_CAN_AddTxMessage+0x90>

080012a8 <HAL_CAN_IsTxMessagePending>:
  uint32_t status = 0U;

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80012a8:	f890 3020 	ldrb.w	r3, [r0, #32]
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d003      	beq.n	80012b8 <HAL_CAN_IsTxMessagePending+0x10>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80012b0:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d108      	bne.n	80012ca <HAL_CAN_IsTxMessagePending+0x22>
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 80012b8:	6803      	ldr	r3, [r0, #0]
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	0689      	lsls	r1, r1, #26
 80012be:	ea31 0303 	bics.w	r3, r1, r3
 80012c2:	bf14      	ite	ne
 80012c4:	2001      	movne	r0, #1
 80012c6:	2000      	moveq	r0, #0
 80012c8:	4770      	bx	lr
  uint32_t status = 0U;
 80012ca:	2000      	movs	r0, #0
    }
  }

  /* Return status */
  return status;
}
 80012cc:	4770      	bx	lr

080012ce <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80012ce:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80012d0:	f890 4020 	ldrb.w	r4, [r0, #32]
 80012d4:	2c01      	cmp	r4, #1
 80012d6:	d003      	beq.n	80012e0 <HAL_CAN_GetRxMessage+0x12>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80012d8:	f890 4020 	ldrb.w	r4, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80012dc:	2c02      	cmp	r4, #2
 80012de:	d170      	bne.n	80013c2 <HAL_CAN_GetRxMessage+0xf4>
 80012e0:	6806      	ldr	r6, [r0, #0]
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80012e2:	b941      	cbnz	r1, 80012f6 <HAL_CAN_GetRxMessage+0x28>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == RESET)
 80012e4:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == RESET)
 80012e6:	07a4      	lsls	r4, r4, #30
 80012e8:	d109      	bne.n	80012fe <HAL_CAN_GetRxMessage+0x30>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80012ea:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80012ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012f0:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80012f2:	2001      	movs	r0, #1
 80012f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
 80012f6:	2901      	cmp	r1, #1
 80012f8:	d101      	bne.n	80012fe <HAL_CAN_GetRxMessage+0x30>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == RESET)
 80012fa:	6934      	ldr	r4, [r6, #16]
 80012fc:	e7f3      	b.n	80012e6 <HAL_CAN_GetRxMessage+0x18>
 80012fe:	010c      	lsls	r4, r1, #4
 8001300:	1935      	adds	r5, r6, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001302:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8001306:	f007 0704 	and.w	r7, r7, #4
 800130a:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800130c:	2f00      	cmp	r7, #0
 800130e:	d14b      	bne.n	80013a8 <HAL_CAN_GetRxMessage+0xda>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001310:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8001314:	0d7f      	lsrs	r7, r7, #21
 8001316:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8001318:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 800131c:	f3c7 0740 	ubfx	r7, r7, #1, #1
 8001320:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001322:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 8001326:	f007 070f 	and.w	r7, r7, #15
 800132a:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800132c:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001330:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    aData[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos;
 8001334:	4426      	add	r6, r4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001336:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800133a:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800133c:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800133e:	6155      	str	r5, [r2, #20]
    aData[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos;
 8001340:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 8001344:	701a      	strb	r2, [r3, #0]
    aData[1] = (CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos;
 8001346:	6802      	ldr	r2, [r0, #0]
 8001348:	4422      	add	r2, r4
 800134a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800134e:	0a12      	lsrs	r2, r2, #8
 8001350:	705a      	strb	r2, [r3, #1]
    aData[2] = (CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos;
 8001352:	6802      	ldr	r2, [r0, #0]
 8001354:	4422      	add	r2, r4
 8001356:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800135a:	0c12      	lsrs	r2, r2, #16
 800135c:	709a      	strb	r2, [r3, #2]
    aData[3] = (CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos;
 800135e:	6802      	ldr	r2, [r0, #0]
 8001360:	4422      	add	r2, r4
 8001362:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001366:	0e12      	lsrs	r2, r2, #24
 8001368:	70da      	strb	r2, [r3, #3]
    aData[4] = (CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos;
 800136a:	6802      	ldr	r2, [r0, #0]
 800136c:	4422      	add	r2, r4
 800136e:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001372:	711a      	strb	r2, [r3, #4]
    aData[5] = (CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos;
 8001374:	6802      	ldr	r2, [r0, #0]
 8001376:	4422      	add	r2, r4
 8001378:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800137c:	0a12      	lsrs	r2, r2, #8
 800137e:	715a      	strb	r2, [r3, #5]
    aData[6] = (CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos;
 8001380:	6802      	ldr	r2, [r0, #0]
 8001382:	4422      	add	r2, r4
 8001384:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001388:	0c12      	lsrs	r2, r2, #16
 800138a:	719a      	strb	r2, [r3, #6]
    aData[7] = (CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos;
 800138c:	6802      	ldr	r2, [r0, #0]
 800138e:	4414      	add	r4, r2
 8001390:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8001394:	0e12      	lsrs	r2, r2, #24
 8001396:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001398:	b959      	cbnz	r1, 80013b2 <HAL_CAN_GetRxMessage+0xe4>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800139a:	6802      	ldr	r2, [r0, #0]
 800139c:	68d3      	ldr	r3, [r2, #12]
 800139e:	f043 0320 	orr.w	r3, r3, #32
 80013a2:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 80013a4:	2000      	movs	r0, #0
  }
}
 80013a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80013a8:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 80013ac:	08ff      	lsrs	r7, r7, #3
 80013ae:	6057      	str	r7, [r2, #4]
 80013b0:	e7b2      	b.n	8001318 <HAL_CAN_GetRxMessage+0x4a>
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
 80013b2:	2901      	cmp	r1, #1
 80013b4:	d1f6      	bne.n	80013a4 <HAL_CAN_GetRxMessage+0xd6>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80013b6:	6802      	ldr	r2, [r0, #0]
 80013b8:	6913      	ldr	r3, [r2, #16]
 80013ba:	f043 0320 	orr.w	r3, r3, #32
 80013be:	6113      	str	r3, [r2, #16]
 80013c0:	e7f0      	b.n	80013a4 <HAL_CAN_GetRxMessage+0xd6>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013c2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80013c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013c8:	e792      	b.n	80012f0 <HAL_CAN_GetRxMessage+0x22>

080013ca <HAL_CAN_GetRxFifoFillLevel>:
  uint32_t filllevel = 0U;

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80013ca:	f890 3020 	ldrb.w	r3, [r0, #32]
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d003      	beq.n	80013da <HAL_CAN_GetRxFifoFillLevel+0x10>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 80013d2:	f890 3020 	ldrb.w	r3, [r0, #32]
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d107      	bne.n	80013ea <HAL_CAN_GetRxFifoFillLevel+0x20>
 80013da:	6803      	ldr	r3, [r0, #0]
  {
    if (RxFifo == CAN_RX_FIFO0)
 80013dc:	b919      	cbnz	r1, 80013e6 <HAL_CAN_GetRxFifoFillLevel+0x1c>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80013de:	68d8      	ldr	r0, [r3, #12]
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80013e0:	f000 0003 	and.w	r0, r0, #3
 80013e4:	4770      	bx	lr
 80013e6:	6918      	ldr	r0, [r3, #16]
 80013e8:	e7fa      	b.n	80013e0 <HAL_CAN_GetRxFifoFillLevel+0x16>
  uint32_t filllevel = 0U;
 80013ea:	2000      	movs	r0, #0
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
}
 80013ec:	4770      	bx	lr
	...

080013f0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013f0:	4a07      	ldr	r2, [pc, #28]	; (8001410 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80013f2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013f4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013f8:	041b      	lsls	r3, r3, #16
 80013fa:	0c1b      	lsrs	r3, r3, #16
 80013fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001400:	0200      	lsls	r0, r0, #8
 8001402:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001406:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800140a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800140c:	60d3      	str	r3, [r2, #12]
 800140e:	4770      	bx	lr
 8001410:	e000ed00 	.word	0xe000ed00

08001414 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001414:	4b17      	ldr	r3, [pc, #92]	; (8001474 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001416:	b530      	push	{r4, r5, lr}
 8001418:	68dc      	ldr	r4, [r3, #12]
 800141a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800141e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001422:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001424:	2b04      	cmp	r3, #4
 8001426:	bf28      	it	cs
 8001428:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800142a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800142c:	f04f 0501 	mov.w	r5, #1
 8001430:	fa05 f303 	lsl.w	r3, r5, r3
 8001434:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001438:	bf8c      	ite	hi
 800143a:	3c03      	subhi	r4, #3
 800143c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800143e:	4019      	ands	r1, r3
 8001440:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001442:	fa05 f404 	lsl.w	r4, r5, r4
 8001446:	3c01      	subs	r4, #1
 8001448:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800144a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800144c:	ea42 0201 	orr.w	r2, r2, r1
 8001450:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001454:	bfaf      	iteee	ge
 8001456:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145a:	f000 000f 	andlt.w	r0, r0, #15
 800145e:	4b06      	ldrlt	r3, [pc, #24]	; (8001478 <HAL_NVIC_SetPriority+0x64>)
 8001460:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001462:	bfa5      	ittet	ge
 8001464:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001468:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800146a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800146c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001470:	bd30      	pop	{r4, r5, pc}
 8001472:	bf00      	nop
 8001474:	e000ed00 	.word	0xe000ed00
 8001478:	e000ed14 	.word	0xe000ed14

0800147c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800147c:	0942      	lsrs	r2, r0, #5
 800147e:	2301      	movs	r3, #1
 8001480:	f000 001f 	and.w	r0, r0, #31
 8001484:	fa03 f000 	lsl.w	r0, r3, r0
 8001488:	4b01      	ldr	r3, [pc, #4]	; (8001490 <HAL_NVIC_EnableIRQ+0x14>)
 800148a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800148e:	4770      	bx	lr
 8001490:	e000e100 	.word	0xe000e100

08001494 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001494:	3801      	subs	r0, #1
 8001496:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800149a:	d20a      	bcs.n	80014b2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800149c:	4b06      	ldr	r3, [pc, #24]	; (80014b8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800149e:	4a07      	ldr	r2, [pc, #28]	; (80014bc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014a0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a2:	21f0      	movs	r1, #240	; 0xf0
 80014a4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014a8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014aa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014ac:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80014b2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	e000e010 	.word	0xe000e010
 80014bc:	e000ed00 	.word	0xe000ed00

080014c0 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80014c0:	6803      	ldr	r3, [r0, #0]
 80014c2:	b2da      	uxtb	r2, r3
 80014c4:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80014c8:	f023 0303 	bic.w	r3, r3, #3
 80014cc:	2118      	movs	r1, #24
 80014ce:	3a10      	subs	r2, #16
 80014d0:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80014d4:	4904      	ldr	r1, [pc, #16]	; (80014e8 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80014d6:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80014d8:	bf88      	it	hi
 80014da:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80014dc:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80014de:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80014e0:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 80014e2:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	08009be0 	.word	0x08009be0

080014ec <HAL_DMA_Init>:
{
 80014ec:	b570      	push	{r4, r5, r6, lr}
 80014ee:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80014f0:	f7ff fd40 	bl	8000f74 <HAL_GetTick>
 80014f4:	4605      	mov	r5, r0
  if(hdma == NULL)
 80014f6:	2c00      	cmp	r4, #0
 80014f8:	d071      	beq.n	80015de <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 80014fa:	2300      	movs	r3, #0
 80014fc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001500:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8001502:	2302      	movs	r3, #2
 8001504:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8001508:	6813      	ldr	r3, [r2, #0]
 800150a:	f023 0301 	bic.w	r3, r3, #1
 800150e:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001510:	6821      	ldr	r1, [r4, #0]
 8001512:	680b      	ldr	r3, [r1, #0]
 8001514:	07d8      	lsls	r0, r3, #31
 8001516:	d43c      	bmi.n	8001592 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 8001518:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800151a:	4d32      	ldr	r5, [pc, #200]	; (80015e4 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800151c:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800151e:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001520:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001522:	68a3      	ldr	r3, [r4, #8]
 8001524:	4313      	orrs	r3, r2
 8001526:	68e2      	ldr	r2, [r4, #12]
 8001528:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800152a:	6922      	ldr	r2, [r4, #16]
 800152c:	4313      	orrs	r3, r2
 800152e:	6962      	ldr	r2, [r4, #20]
 8001530:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001532:	69e2      	ldr	r2, [r4, #28]
 8001534:	4303      	orrs	r3, r0
 8001536:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8001538:	6a22      	ldr	r2, [r4, #32]
 800153a:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800153c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800153e:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001540:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001544:	bf01      	itttt	eq
 8001546:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8001548:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 800154a:	4335      	orreq	r5, r6
 800154c:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 800154e:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8001550:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001552:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001554:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001558:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800155c:	d10b      	bne.n	8001576 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 800155e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001560:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8001562:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001564:	b13d      	cbz	r5, 8001576 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001566:	b9f8      	cbnz	r0, 80015a8 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8001568:	2a01      	cmp	r2, #1
 800156a:	d02d      	beq.n	80015c8 <HAL_DMA_Init+0xdc>
 800156c:	d301      	bcc.n	8001572 <HAL_DMA_Init+0x86>
 800156e:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001570:	d101      	bne.n	8001576 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001572:	01ea      	lsls	r2, r5, #7
 8001574:	d42b      	bmi.n	80015ce <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8001576:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001578:	4620      	mov	r0, r4
 800157a:	f7ff ffa1 	bl	80014c0 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800157e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001580:	233f      	movs	r3, #63	; 0x3f
 8001582:	4093      	lsls	r3, r2
 8001584:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001586:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001588:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800158a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800158c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001590:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001592:	f7ff fcef 	bl	8000f74 <HAL_GetTick>
 8001596:	1b40      	subs	r0, r0, r5
 8001598:	2805      	cmp	r0, #5
 800159a:	d9b9      	bls.n	8001510 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800159c:	2320      	movs	r3, #32
 800159e:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80015a0:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 80015a2:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80015a6:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80015a8:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80015ac:	d113      	bne.n	80015d6 <HAL_DMA_Init+0xea>
    switch (tmp)
 80015ae:	2a03      	cmp	r2, #3
 80015b0:	d8e1      	bhi.n	8001576 <HAL_DMA_Init+0x8a>
 80015b2:	a001      	add	r0, pc, #4	; (adr r0, 80015b8 <HAL_DMA_Init+0xcc>)
 80015b4:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80015b8:	080015cf 	.word	0x080015cf
 80015bc:	08001573 	.word	0x08001573
 80015c0:	080015cf 	.word	0x080015cf
 80015c4:	080015c9 	.word	0x080015c9
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80015c8:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80015cc:	d1d3      	bne.n	8001576 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80015ce:	2340      	movs	r3, #64	; 0x40
 80015d0:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80015d2:	2001      	movs	r0, #1
 80015d4:	e7e5      	b.n	80015a2 <HAL_DMA_Init+0xb6>
    switch (tmp)
 80015d6:	2a02      	cmp	r2, #2
 80015d8:	d9f9      	bls.n	80015ce <HAL_DMA_Init+0xe2>
 80015da:	2a03      	cmp	r2, #3
 80015dc:	e7c8      	b.n	8001570 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 80015de:	2001      	movs	r0, #1
 80015e0:	bd70      	pop	{r4, r5, r6, pc}
 80015e2:	bf00      	nop
 80015e4:	f010803f 	.word	0xf010803f

080015e8 <HAL_DMA_Start_IT>:
{
 80015e8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 80015ea:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80015ee:	2c01      	cmp	r4, #1
 80015f0:	d036      	beq.n	8001660 <HAL_DMA_Start_IT+0x78>
 80015f2:	2401      	movs	r4, #1
 80015f4:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80015f8:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015fc:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 80015fe:	2c01      	cmp	r4, #1
 8001600:	f04f 0500 	mov.w	r5, #0
 8001604:	f04f 0402 	mov.w	r4, #2
 8001608:	d128      	bne.n	800165c <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 800160a:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800160e:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001610:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001612:	6825      	ldr	r5, [r4, #0]
 8001614:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8001618:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 800161a:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800161c:	6883      	ldr	r3, [r0, #8]
 800161e:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8001620:	bf0e      	itee	eq
 8001622:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8001624:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8001626:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001628:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 800162a:	bf08      	it	eq
 800162c:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800162e:	233f      	movs	r3, #63	; 0x3f
 8001630:	4093      	lsls	r3, r2
 8001632:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001634:	6823      	ldr	r3, [r4, #0]
 8001636:	f043 0316 	orr.w	r3, r3, #22
 800163a:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800163c:	6963      	ldr	r3, [r4, #20]
 800163e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001642:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001644:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001646:	b11b      	cbz	r3, 8001650 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001648:	6823      	ldr	r3, [r4, #0]
 800164a:	f043 0308 	orr.w	r3, r3, #8
 800164e:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001650:	6823      	ldr	r3, [r4, #0]
 8001652:	f043 0301 	orr.w	r3, r3, #1
 8001656:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001658:	2000      	movs	r0, #0
 800165a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 800165c:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8001660:	2002      	movs	r0, #2
}
 8001662:	bd70      	pop	{r4, r5, r6, pc}

08001664 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001664:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001668:	2b02      	cmp	r3, #2
 800166a:	d003      	beq.n	8001674 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800166c:	2380      	movs	r3, #128	; 0x80
 800166e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001670:	2001      	movs	r0, #1
 8001672:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8001674:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001676:	2305      	movs	r3, #5
 8001678:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800167c:	6813      	ldr	r3, [r2, #0]
 800167e:	f023 0301 	bic.w	r3, r3, #1
 8001682:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001684:	2000      	movs	r0, #0
}
 8001686:	4770      	bx	lr

08001688 <HAL_DMA_IRQHandler>:
{
 8001688:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 800168a:	2300      	movs	r3, #0
 800168c:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 800168e:	4b5a      	ldr	r3, [pc, #360]	; (80017f8 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001690:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8001692:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001694:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001696:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001698:	2208      	movs	r2, #8
 800169a:	409a      	lsls	r2, r3
 800169c:	4216      	tst	r6, r2
{
 800169e:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80016a0:	d00c      	beq.n	80016bc <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80016a2:	6801      	ldr	r1, [r0, #0]
 80016a4:	6808      	ldr	r0, [r1, #0]
 80016a6:	0740      	lsls	r0, r0, #29
 80016a8:	d508      	bpl.n	80016bc <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80016aa:	6808      	ldr	r0, [r1, #0]
 80016ac:	f020 0004 	bic.w	r0, r0, #4
 80016b0:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80016b2:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80016b4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80016b6:	f042 0201 	orr.w	r2, r2, #1
 80016ba:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80016bc:	2201      	movs	r2, #1
 80016be:	409a      	lsls	r2, r3
 80016c0:	4216      	tst	r6, r2
 80016c2:	d008      	beq.n	80016d6 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80016c4:	6821      	ldr	r1, [r4, #0]
 80016c6:	6949      	ldr	r1, [r1, #20]
 80016c8:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80016ca:	bf41      	itttt	mi
 80016cc:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80016ce:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80016d0:	f042 0202 	orrmi.w	r2, r2, #2
 80016d4:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80016d6:	2204      	movs	r2, #4
 80016d8:	409a      	lsls	r2, r3
 80016da:	4216      	tst	r6, r2
 80016dc:	d008      	beq.n	80016f0 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80016de:	6821      	ldr	r1, [r4, #0]
 80016e0:	6809      	ldr	r1, [r1, #0]
 80016e2:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80016e4:	bf41      	itttt	mi
 80016e6:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80016e8:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80016ea:	f042 0204 	orrmi.w	r2, r2, #4
 80016ee:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80016f0:	2210      	movs	r2, #16
 80016f2:	409a      	lsls	r2, r3
 80016f4:	4216      	tst	r6, r2
 80016f6:	d010      	beq.n	800171a <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80016f8:	6823      	ldr	r3, [r4, #0]
 80016fa:	6819      	ldr	r1, [r3, #0]
 80016fc:	0709      	lsls	r1, r1, #28
 80016fe:	d50c      	bpl.n	800171a <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001700:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	0350      	lsls	r0, r2, #13
 8001706:	d535      	bpl.n	8001774 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	0319      	lsls	r1, r3, #12
 800170c:	d401      	bmi.n	8001712 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 800170e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001710:	e000      	b.n	8001714 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001712:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8001714:	b10b      	cbz	r3, 800171a <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8001716:	4620      	mov	r0, r4
 8001718:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800171a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800171c:	2220      	movs	r2, #32
 800171e:	408a      	lsls	r2, r1
 8001720:	4216      	tst	r6, r2
 8001722:	d038      	beq.n	8001796 <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001724:	6823      	ldr	r3, [r4, #0]
 8001726:	6818      	ldr	r0, [r3, #0]
 8001728:	06c6      	lsls	r6, r0, #27
 800172a:	d534      	bpl.n	8001796 <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800172c:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800172e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001732:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001734:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001736:	d125      	bne.n	8001784 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001738:	f022 0216 	bic.w	r2, r2, #22
 800173c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800173e:	695a      	ldr	r2, [r3, #20]
 8001740:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001744:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001746:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001748:	b90a      	cbnz	r2, 800174e <HAL_DMA_IRQHandler+0xc6>
 800174a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800174c:	b11a      	cbz	r2, 8001756 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	f022 0208 	bic.w	r2, r2, #8
 8001754:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001756:	233f      	movs	r3, #63	; 0x3f
 8001758:	408b      	lsls	r3, r1
 800175a:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 800175c:	2300      	movs	r3, #0
 800175e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001762:	2301      	movs	r3, #1
 8001764:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001768:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 800176a:	b10b      	cbz	r3, 8001770 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 800176c:	4620      	mov	r0, r4
 800176e:	4798      	blx	r3
}
 8001770:	b003      	add	sp, #12
 8001772:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001778:	bf5e      	ittt	pl
 800177a:	681a      	ldrpl	r2, [r3, #0]
 800177c:	f022 0208 	bicpl.w	r2, r2, #8
 8001780:	601a      	strpl	r2, [r3, #0]
 8001782:	e7c4      	b.n	800170e <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001784:	0350      	lsls	r0, r2, #13
 8001786:	d528      	bpl.n	80017da <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	0319      	lsls	r1, r3, #12
 800178c:	d432      	bmi.n	80017f4 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 800178e:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001790:	b10b      	cbz	r3, 8001796 <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 8001792:	4620      	mov	r0, r4
 8001794:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001796:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001798:	2b00      	cmp	r3, #0
 800179a:	d0e9      	beq.n	8001770 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800179c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800179e:	07da      	lsls	r2, r3, #31
 80017a0:	d519      	bpl.n	80017d6 <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 80017a2:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 80017a4:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 80017a6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80017aa:	6813      	ldr	r3, [r2, #0]
 80017ac:	f023 0301 	bic.w	r3, r3, #1
 80017b0:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80017b2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80017b6:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 80017ba:	9b01      	ldr	r3, [sp, #4]
 80017bc:	3301      	adds	r3, #1
 80017be:	429f      	cmp	r7, r3
 80017c0:	9301      	str	r3, [sp, #4]
 80017c2:	d302      	bcc.n	80017ca <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80017c4:	6813      	ldr	r3, [r2, #0]
 80017c6:	07db      	lsls	r3, r3, #31
 80017c8:	d4f7      	bmi.n	80017ba <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 80017ca:	2300      	movs	r3, #0
 80017cc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80017d0:	2301      	movs	r3, #1
 80017d2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 80017d6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80017d8:	e7c7      	b.n	800176a <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 80017e0:	d108      	bne.n	80017f4 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80017e2:	6819      	ldr	r1, [r3, #0]
 80017e4:	f021 0110 	bic.w	r1, r1, #16
 80017e8:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80017ea:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 80017ec:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80017f0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 80017f4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80017f6:	e7cb      	b.n	8001790 <HAL_DMA_IRQHandler+0x108>
 80017f8:	20000010 	.word	0x20000010

080017fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001800:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001802:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001804:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80019a8 <HAL_GPIO_Init+0x1ac>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001808:	4a65      	ldr	r2, [pc, #404]	; (80019a0 <HAL_GPIO_Init+0x1a4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800180a:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 80019ac <HAL_GPIO_Init+0x1b0>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800180e:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001810:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8001812:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001816:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001818:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800181c:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8001820:	45b6      	cmp	lr, r6
 8001822:	f040 80aa 	bne.w	800197a <HAL_GPIO_Init+0x17e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001826:	684c      	ldr	r4, [r1, #4]
 8001828:	f024 0710 	bic.w	r7, r4, #16
 800182c:	2f02      	cmp	r7, #2
 800182e:	d116      	bne.n	800185e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001830:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001834:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001838:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800183c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001840:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001844:	f04f 0c0f 	mov.w	ip, #15
 8001848:	fa0c fc0b 	lsl.w	ip, ip, fp
 800184c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001850:	690d      	ldr	r5, [r1, #16]
 8001852:	fa05 f50b 	lsl.w	r5, r5, fp
 8001856:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 800185a:	f8ca 5020 	str.w	r5, [sl, #32]
 800185e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001862:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001864:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001868:	fa05 f50a 	lsl.w	r5, r5, sl
 800186c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800186e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001872:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001876:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800187a:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800187c:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001880:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001882:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001886:	d811      	bhi.n	80018ac <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001888:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800188a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800188e:	68cf      	ldr	r7, [r1, #12]
 8001890:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001894:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001898:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800189a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800189c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80018a0:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80018a4:	409f      	lsls	r7, r3
 80018a6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80018aa:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80018ac:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018ae:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018b0:	688f      	ldr	r7, [r1, #8]
 80018b2:	fa07 f70a 	lsl.w	r7, r7, sl
 80018b6:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80018b8:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018ba:	00e5      	lsls	r5, r4, #3
 80018bc:	d55d      	bpl.n	800197a <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018be:	f04f 0b00 	mov.w	fp, #0
 80018c2:	f8cd b00c 	str.w	fp, [sp, #12]
 80018c6:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018ca:	4d36      	ldr	r5, [pc, #216]	; (80019a4 <HAL_GPIO_Init+0x1a8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018cc:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80018d0:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80018d4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80018d8:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80018dc:	9703      	str	r7, [sp, #12]
 80018de:	9f03      	ldr	r7, [sp, #12]
 80018e0:	f023 0703 	bic.w	r7, r3, #3
 80018e4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80018e8:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018ec:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80018f0:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018f4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80018f8:	f04f 0e0f 	mov.w	lr, #15
 80018fc:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001900:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001902:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001906:	d03f      	beq.n	8001988 <HAL_GPIO_Init+0x18c>
 8001908:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800190c:	42a8      	cmp	r0, r5
 800190e:	d03d      	beq.n	800198c <HAL_GPIO_Init+0x190>
 8001910:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001914:	42a8      	cmp	r0, r5
 8001916:	d03b      	beq.n	8001990 <HAL_GPIO_Init+0x194>
 8001918:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800191c:	42a8      	cmp	r0, r5
 800191e:	d039      	beq.n	8001994 <HAL_GPIO_Init+0x198>
 8001920:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001924:	42a8      	cmp	r0, r5
 8001926:	d037      	beq.n	8001998 <HAL_GPIO_Init+0x19c>
 8001928:	4548      	cmp	r0, r9
 800192a:	d037      	beq.n	800199c <HAL_GPIO_Init+0x1a0>
 800192c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001930:	42a8      	cmp	r0, r5
 8001932:	bf14      	ite	ne
 8001934:	2507      	movne	r5, #7
 8001936:	2506      	moveq	r5, #6
 8001938:	fa05 f50c 	lsl.w	r5, r5, ip
 800193c:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001940:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001942:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001944:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001946:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800194a:	bf0c      	ite	eq
 800194c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800194e:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001950:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001952:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001954:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001958:	bf0c      	ite	eq
 800195a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800195c:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800195e:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001960:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001962:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001966:	bf0c      	ite	eq
 8001968:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800196a:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 800196c:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 800196e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001970:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001972:	bf54      	ite	pl
 8001974:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001976:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001978:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800197a:	3301      	adds	r3, #1
 800197c:	2b10      	cmp	r3, #16
 800197e:	f47f af48 	bne.w	8001812 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001982:	b005      	add	sp, #20
 8001984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001988:	465d      	mov	r5, fp
 800198a:	e7d5      	b.n	8001938 <HAL_GPIO_Init+0x13c>
 800198c:	2501      	movs	r5, #1
 800198e:	e7d3      	b.n	8001938 <HAL_GPIO_Init+0x13c>
 8001990:	2502      	movs	r5, #2
 8001992:	e7d1      	b.n	8001938 <HAL_GPIO_Init+0x13c>
 8001994:	2503      	movs	r5, #3
 8001996:	e7cf      	b.n	8001938 <HAL_GPIO_Init+0x13c>
 8001998:	2504      	movs	r5, #4
 800199a:	e7cd      	b.n	8001938 <HAL_GPIO_Init+0x13c>
 800199c:	2505      	movs	r5, #5
 800199e:	e7cb      	b.n	8001938 <HAL_GPIO_Init+0x13c>
 80019a0:	40013c00 	.word	0x40013c00
 80019a4:	40020000 	.word	0x40020000
 80019a8:	40023800 	.word	0x40023800
 80019ac:	40021400 	.word	0x40021400

080019b0 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019b0:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80019b2:	4604      	mov	r4, r0
 80019b4:	2800      	cmp	r0, #0
 80019b6:	d062      	beq.n	8001a7e <HAL_I2C_Init+0xce>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80019b8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80019bc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80019c0:	b91b      	cbnz	r3, 80019ca <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80019c2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80019c6:	f005 f9e7 	bl	8006d98 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019ca:	6822      	ldr	r2, [r4, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80019cc:	4e2d      	ldr	r6, [pc, #180]	; (8001a84 <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 80019ce:	4d2e      	ldr	r5, [pc, #184]	; (8001a88 <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 80019d0:	2324      	movs	r3, #36	; 0x24
 80019d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80019d6:	6813      	ldr	r3, [r2, #0]
 80019d8:	f023 0301 	bic.w	r3, r3, #1
 80019dc:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80019de:	f000 f971 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80019e2:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 80019e4:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80019e6:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80019ea:	42b3      	cmp	r3, r6
 80019ec:	bf84      	itt	hi
 80019ee:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 80019f2:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 80019f4:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80019f6:	bf91      	iteee	ls
 80019f8:	1c69      	addls	r1, r5, #1
 80019fa:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 80019fe:	fbb1 f1f5 	udivhi	r1, r1, r5
 8001a02:	3101      	addhi	r1, #1

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001a04:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001a06:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001a08:	d821      	bhi.n	8001a4e <HAL_I2C_Init+0x9e>
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a10:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001a14:	2b03      	cmp	r3, #3
 8001a16:	bf98      	it	ls
 8001a18:	2004      	movls	r0, #4

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a1a:	6a21      	ldr	r1, [r4, #32]
 8001a1c:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001a1e:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a20:	430b      	orrs	r3, r1
 8001a22:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001a24:	68e1      	ldr	r1, [r4, #12]
 8001a26:	6923      	ldr	r3, [r4, #16]
 8001a28:	430b      	orrs	r3, r1
 8001a2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001a2c:	69a1      	ldr	r1, [r4, #24]
 8001a2e:	6963      	ldr	r3, [r4, #20]
 8001a30:	430b      	orrs	r3, r1
 8001a32:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a34:	6813      	ldr	r3, [r2, #0]
 8001a36:	f043 0301 	orr.w	r3, r3, #1
 8001a3a:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a3c:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001a3e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a40:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001a42:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a46:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a48:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8001a4c:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001a4e:	68a1      	ldr	r1, [r4, #8]
 8001a50:	b949      	cbnz	r1, 8001a66 <HAL_I2C_Init+0xb6>
 8001a52:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001a56:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a5a:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001a5e:	b163      	cbz	r3, 8001a7a <HAL_I2C_Init+0xca>
 8001a60:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8001a64:	e7d9      	b.n	8001a1a <HAL_I2C_Init+0x6a>
 8001a66:	2119      	movs	r1, #25
 8001a68:	434b      	muls	r3, r1
 8001a6a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a6e:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001a72:	b113      	cbz	r3, 8001a7a <HAL_I2C_Init+0xca>
 8001a74:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8001a78:	e7cf      	b.n	8001a1a <HAL_I2C_Init+0x6a>
 8001a7a:	2001      	movs	r0, #1
 8001a7c:	e7cd      	b.n	8001a1a <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 8001a7e:	2001      	movs	r0, #1
}
 8001a80:	bd70      	pop	{r4, r5, r6, pc}
 8001a82:	bf00      	nop
 8001a84:	000186a0 	.word	0x000186a0
 8001a88:	000f4240 	.word	0x000f4240

08001a8c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag, 
                                                        FlagStatus State, uint32_t tickstart, uint32_t Timeout)
{
 8001a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a90:	9d06      	ldr	r5, [sp, #24]
 8001a92:	4604      	mov	r4, r0
 8001a94:	460f      	mov	r7, r1
 8001a96:	4616      	mov	r6, r2
 8001a98:	4698      	mov	r8, r3
  /* Wait until flag is in expected state */    
  while((FlagStatus)(__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8001a9a:	6821      	ldr	r1, [r4, #0]
 8001a9c:	688a      	ldr	r2, [r1, #8]
 8001a9e:	423a      	tst	r2, r7
 8001aa0:	bf14      	ite	ne
 8001aa2:	2201      	movne	r2, #1
 8001aa4:	2200      	moveq	r2, #0
 8001aa6:	42b2      	cmp	r2, r6
 8001aa8:	d102      	bne.n	8001ab0 <QSPI_WaitFlagStateUntilTimeout+0x24>
        
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8001aaa:	2000      	movs	r0, #0
}
 8001aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001ab0:	1c6b      	adds	r3, r5, #1
 8001ab2:	d0f3      	beq.n	8001a9c <QSPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001ab4:	b94d      	cbnz	r5, 8001aca <QSPI_WaitFlagStateUntilTimeout+0x3e>
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8001ab6:	2304      	movs	r3, #4
 8001ab8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8001abc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001abe:	f043 0301 	orr.w	r3, r3, #1
 8001ac2:	6463      	str	r3, [r4, #68]	; 0x44
 8001ac4:	2001      	movs	r0, #1
 8001ac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001aca:	f7ff fa53 	bl	8000f74 <HAL_GetTick>
 8001ace:	eba0 0008 	sub.w	r0, r0, r8
 8001ad2:	4285      	cmp	r5, r0
 8001ad4:	d2e1      	bcs.n	8001a9a <QSPI_WaitFlagStateUntilTimeout+0xe>
 8001ad6:	e7ee      	b.n	8001ab6 <QSPI_WaitFlagStateUntilTimeout+0x2a>

08001ad8 <HAL_QSPI_Init>:
{
 8001ad8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001ada:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001adc:	f7ff fa4a 	bl	8000f74 <HAL_GetTick>
 8001ae0:	4605      	mov	r5, r0
  if(hqspi == NULL)
 8001ae2:	2c00      	cmp	r4, #0
 8001ae4:	d04d      	beq.n	8001b82 <HAL_QSPI_Init+0xaa>
  __HAL_LOCK(hqspi);
 8001ae6:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d04b      	beq.n	8001b86 <HAL_QSPI_Init+0xae>
 8001aee:	2301      	movs	r3, #1
 8001af0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8001af4:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 8001af8:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 8001afc:	b93a      	cbnz	r2, 8001b0e <HAL_QSPI_Init+0x36>
    hqspi->Lock = HAL_UNLOCKED;
 8001afe:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_QSPI_MspInit(hqspi);
 8001b02:	4620      	mov	r0, r4
 8001b04:	f005 fa96 	bl	8007034 <HAL_QSPI_MspInit>
  hqspi->Timeout = Timeout;
 8001b08:	f241 3388 	movw	r3, #5000	; 0x1388
 8001b0c:	64a3      	str	r3, [r4, #72]	; 0x48
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, ((hqspi->Init.FifoThreshold - 1U) << 8U));
 8001b0e:	6820      	ldr	r0, [r4, #0]
 8001b10:	68a1      	ldr	r1, [r4, #8]
 8001b12:	6802      	ldr	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001b14:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, ((hqspi->Init.FifoThreshold - 1U) << 8U));
 8001b16:	3901      	subs	r1, #1
 8001b18:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 8001b1c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001b20:	6002      	str	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001b22:	2120      	movs	r1, #32
 8001b24:	9300      	str	r3, [sp, #0]
 8001b26:	2200      	movs	r2, #0
 8001b28:	462b      	mov	r3, r5
 8001b2a:	4620      	mov	r0, r4
 8001b2c:	f7ff ffae 	bl	8001a8c <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 8001b30:	bb10      	cbnz	r0, 8001b78 <HAL_QSPI_Init+0xa0>
    MODIFY_REG(hqspi->Instance->CR,(QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM), ((hqspi->Init.ClockPrescaler << 24U)| hqspi->Init.SampleShifting | hqspi->Init.FlashID| hqspi->Init.DualFlash ));
 8001b32:	69e5      	ldr	r5, [r4, #28]
 8001b34:	68e3      	ldr	r3, [r4, #12]
 8001b36:	6822      	ldr	r2, [r4, #0]
 8001b38:	432b      	orrs	r3, r5
 8001b3a:	6a25      	ldr	r5, [r4, #32]
 8001b3c:	6811      	ldr	r1, [r2, #0]
 8001b3e:	432b      	orrs	r3, r5
 8001b40:	6865      	ldr	r5, [r4, #4]
 8001b42:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8001b46:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8001b4a:	f021 01d0 	bic.w	r1, r1, #208	; 0xd0
 8001b4e:	430b      	orrs	r3, r1
 8001b50:	6013      	str	r3, [r2, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE), 
 8001b52:	69a1      	ldr	r1, [r4, #24]
 8001b54:	6963      	ldr	r3, [r4, #20]
 8001b56:	6855      	ldr	r5, [r2, #4]
 8001b58:	430b      	orrs	r3, r1
 8001b5a:	6921      	ldr	r1, [r4, #16]
 8001b5c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001b60:	490a      	ldr	r1, [pc, #40]	; (8001b8c <HAL_QSPI_Init+0xb4>)
 8001b62:	4029      	ands	r1, r5
 8001b64:	430b      	orrs	r3, r1
 8001b66:	6053      	str	r3, [r2, #4]
    __HAL_QSPI_ENABLE(hqspi);
 8001b68:	6813      	ldr	r3, [r2, #0]
 8001b6a:	f043 0301 	orr.w	r3, r3, #1
 8001b6e:	6013      	str	r3, [r2, #0]
    hqspi->State = HAL_QSPI_STATE_READY;
 8001b70:	2301      	movs	r3, #1
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;  
 8001b72:	6460      	str	r0, [r4, #68]	; 0x44
    hqspi->State = HAL_QSPI_STATE_READY;
 8001b74:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hqspi);
 8001b78:	2300      	movs	r3, #0
 8001b7a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8001b7e:	b003      	add	sp, #12
 8001b80:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8001b82:	2001      	movs	r0, #1
 8001b84:	e7fb      	b.n	8001b7e <HAL_QSPI_Init+0xa6>
  __HAL_LOCK(hqspi);
 8001b86:	2002      	movs	r0, #2
 8001b88:	e7f9      	b.n	8001b7e <HAL_QSPI_Init+0xa6>
 8001b8a:	bf00      	nop
 8001b8c:	ffe0f8fe 	.word	0xffe0f8fe

08001b90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b94:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b96:	4604      	mov	r4, r0
 8001b98:	b910      	cbnz	r0, 8001ba0 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 8001b9a:	2001      	movs	r0, #1
 8001b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ba0:	4b44      	ldr	r3, [pc, #272]	; (8001cb4 <HAL_RCC_ClockConfig+0x124>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	f002 020f 	and.w	r2, r2, #15
 8001ba8:	428a      	cmp	r2, r1
 8001baa:	d328      	bcc.n	8001bfe <HAL_RCC_ClockConfig+0x6e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bac:	6821      	ldr	r1, [r4, #0]
 8001bae:	078f      	lsls	r7, r1, #30
 8001bb0:	d42d      	bmi.n	8001c0e <HAL_RCC_ClockConfig+0x7e>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bb2:	07c8      	lsls	r0, r1, #31
 8001bb4:	d440      	bmi.n	8001c38 <HAL_RCC_ClockConfig+0xa8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bb6:	4b3f      	ldr	r3, [pc, #252]	; (8001cb4 <HAL_RCC_ClockConfig+0x124>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	f002 020f 	and.w	r2, r2, #15
 8001bbe:	4295      	cmp	r5, r2
 8001bc0:	d366      	bcc.n	8001c90 <HAL_RCC_ClockConfig+0x100>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bc2:	6822      	ldr	r2, [r4, #0]
 8001bc4:	0751      	lsls	r1, r2, #29
 8001bc6:	d46c      	bmi.n	8001ca2 <HAL_RCC_ClockConfig+0x112>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bc8:	0713      	lsls	r3, r2, #28
 8001bca:	d507      	bpl.n	8001bdc <HAL_RCC_ClockConfig+0x4c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bcc:	4a3a      	ldr	r2, [pc, #232]	; (8001cb8 <HAL_RCC_ClockConfig+0x128>)
 8001bce:	6921      	ldr	r1, [r4, #16]
 8001bd0:	6893      	ldr	r3, [r2, #8]
 8001bd2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001bd6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001bda:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001bdc:	f000 fa9a 	bl	8002114 <HAL_RCC_GetSysClockFreq>
 8001be0:	4b35      	ldr	r3, [pc, #212]	; (8001cb8 <HAL_RCC_ClockConfig+0x128>)
 8001be2:	4a36      	ldr	r2, [pc, #216]	; (8001cbc <HAL_RCC_ClockConfig+0x12c>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001bea:	5cd3      	ldrb	r3, [r2, r3]
 8001bec:	40d8      	lsrs	r0, r3
 8001bee:	4b34      	ldr	r3, [pc, #208]	; (8001cc0 <HAL_RCC_ClockConfig+0x130>)
 8001bf0:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001bf2:	200f      	movs	r0, #15
 8001bf4:	f7ff f974 	bl	8000ee0 <HAL_InitTick>

  return HAL_OK;
 8001bf8:	2000      	movs	r0, #0
 8001bfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bfe:	b2ca      	uxtb	r2, r1
 8001c00:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 030f 	and.w	r3, r3, #15
 8001c08:	4299      	cmp	r1, r3
 8001c0a:	d1c6      	bne.n	8001b9a <HAL_RCC_ClockConfig+0xa>
 8001c0c:	e7ce      	b.n	8001bac <HAL_RCC_ClockConfig+0x1c>
 8001c0e:	4b2a      	ldr	r3, [pc, #168]	; (8001cb8 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c10:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c14:	bf1e      	ittt	ne
 8001c16:	689a      	ldrne	r2, [r3, #8]
 8001c18:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001c1c:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c1e:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c20:	bf42      	ittt	mi
 8001c22:	689a      	ldrmi	r2, [r3, #8]
 8001c24:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001c28:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	68a0      	ldr	r0, [r4, #8]
 8001c2e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001c32:	4302      	orrs	r2, r0
 8001c34:	609a      	str	r2, [r3, #8]
 8001c36:	e7bc      	b.n	8001bb2 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c38:	6862      	ldr	r2, [r4, #4]
 8001c3a:	4b1f      	ldr	r3, [pc, #124]	; (8001cb8 <HAL_RCC_ClockConfig+0x128>)
 8001c3c:	2a01      	cmp	r2, #1
 8001c3e:	d11d      	bne.n	8001c7c <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c46:	d0a8      	beq.n	8001b9a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c48:	4e1b      	ldr	r6, [pc, #108]	; (8001cb8 <HAL_RCC_ClockConfig+0x128>)
 8001c4a:	68b3      	ldr	r3, [r6, #8]
 8001c4c:	f023 0303 	bic.w	r3, r3, #3
 8001c50:	4313      	orrs	r3, r2
 8001c52:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001c54:	f7ff f98e 	bl	8000f74 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c58:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001c5c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c5e:	68b3      	ldr	r3, [r6, #8]
 8001c60:	6862      	ldr	r2, [r4, #4]
 8001c62:	f003 030c 	and.w	r3, r3, #12
 8001c66:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001c6a:	d0a4      	beq.n	8001bb6 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c6c:	f7ff f982 	bl	8000f74 <HAL_GetTick>
 8001c70:	1bc0      	subs	r0, r0, r7
 8001c72:	4540      	cmp	r0, r8
 8001c74:	d9f3      	bls.n	8001c5e <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8001c76:	2003      	movs	r0, #3
}
 8001c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c7c:	1e91      	subs	r1, r2, #2
 8001c7e:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c80:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c82:	d802      	bhi.n	8001c8a <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c84:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001c88:	e7dd      	b.n	8001c46 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c8a:	f013 0f02 	tst.w	r3, #2
 8001c8e:	e7da      	b.n	8001c46 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c90:	b2ea      	uxtb	r2, r5
 8001c92:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 030f 	and.w	r3, r3, #15
 8001c9a:	429d      	cmp	r5, r3
 8001c9c:	f47f af7d 	bne.w	8001b9a <HAL_RCC_ClockConfig+0xa>
 8001ca0:	e78f      	b.n	8001bc2 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ca2:	4905      	ldr	r1, [pc, #20]	; (8001cb8 <HAL_RCC_ClockConfig+0x128>)
 8001ca4:	68e0      	ldr	r0, [r4, #12]
 8001ca6:	688b      	ldr	r3, [r1, #8]
 8001ca8:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001cac:	4303      	orrs	r3, r0
 8001cae:	608b      	str	r3, [r1, #8]
 8001cb0:	e78a      	b.n	8001bc8 <HAL_RCC_ClockConfig+0x38>
 8001cb2:	bf00      	nop
 8001cb4:	40023c00 	.word	0x40023c00
 8001cb8:	40023800 	.word	0x40023800
 8001cbc:	08009c2c 	.word	0x08009c2c
 8001cc0:	20000010 	.word	0x20000010

08001cc4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001cc4:	4b04      	ldr	r3, [pc, #16]	; (8001cd8 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001cc6:	4a05      	ldr	r2, [pc, #20]	; (8001cdc <HAL_RCC_GetPCLK1Freq+0x18>)
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001cce:	5cd3      	ldrb	r3, [r2, r3]
 8001cd0:	4a03      	ldr	r2, [pc, #12]	; (8001ce0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001cd2:	6810      	ldr	r0, [r2, #0]
}
 8001cd4:	40d8      	lsrs	r0, r3
 8001cd6:	4770      	bx	lr
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	08009c3c 	.word	0x08009c3c
 8001ce0:	20000010 	.word	0x20000010

08001ce4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ce4:	4b04      	ldr	r3, [pc, #16]	; (8001cf8 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001ce6:	4a05      	ldr	r2, [pc, #20]	; (8001cfc <HAL_RCC_GetPCLK2Freq+0x18>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001cee:	5cd3      	ldrb	r3, [r2, r3]
 8001cf0:	4a03      	ldr	r2, [pc, #12]	; (8001d00 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001cf2:	6810      	ldr	r0, [r2, #0]
}
 8001cf4:	40d8      	lsrs	r0, r3
 8001cf6:	4770      	bx	lr
 8001cf8:	40023800 	.word	0x40023800
 8001cfc:	08009c3c 	.word	0x08009c3c
 8001d00:	20000010 	.word	0x20000010

08001d04 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001d04:	6803      	ldr	r3, [r0, #0]
{
 8001d06:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001d0a:	f013 0601 	ands.w	r6, r3, #1
{
 8001d0e:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001d10:	d00b      	beq.n	8001d2a <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001d12:	49aa      	ldr	r1, [pc, #680]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001d14:	6b86      	ldr	r6, [r0, #56]	; 0x38
 8001d16:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8001d1a:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 8001d1e:	4332      	orrs	r2, r6
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001d20:	fab6 f686 	clz	r6, r6
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001d24:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001d28:	0976      	lsrs	r6, r6, #5
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001d2a:	079d      	lsls	r5, r3, #30
 8001d2c:	d50b      	bpl.n	8001d46 <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001d2e:	48a3      	ldr	r0, [pc, #652]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001d30:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001d32:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8001d36:	f022 52c0 	bic.w	r2, r2, #402653184	; 0x18000000
 8001d3a:	430a      	orrs	r2, r1
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
    {
      plli2sused = 1U;
 8001d3c:	2900      	cmp	r1, #0
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001d3e:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
      plli2sused = 1U;
 8001d42:	bf08      	it	eq
 8001d44:	2601      	moveq	r6, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001d46:	f013 0504 	ands.w	r5, r3, #4
 8001d4a:	d012      	beq.n	8001d72 <HAL_RCCEx_PeriphCLKConfig+0x6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001d4c:	499b      	ldr	r1, [pc, #620]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001d4e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8001d50:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001d54:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001d58:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001d5c:	ea42 0205 	orr.w	r2, r2, r5
    {
      plli2sused = 1U;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001d60:	bf18      	it	ne
 8001d62:	fab5 f585 	clzne	r5, r5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001d66:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001d6a:	bf12      	itee	ne
 8001d6c:	096d      	lsrne	r5, r5, #5
  uint32_t pllsaiused = 0U;
 8001d6e:	2500      	moveq	r5, #0
      plli2sused = 1U;
 8001d70:	2601      	moveq	r6, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001d72:	0718      	lsls	r0, r3, #28
 8001d74:	d50f      	bpl.n	8001d96 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001d76:	4891      	ldr	r0, [pc, #580]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001d78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001d7a:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8001d7e:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8001d82:	430a      	orrs	r2, r1

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001d84:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001d88:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001d8c:	f000 8109 	beq.w	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
      plli2sused = 1U;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1U;
 8001d90:	2900      	cmp	r1, #0
 8001d92:	bf08      	it	eq
 8001d94:	2501      	moveq	r5, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001d96:	0699      	lsls	r1, r3, #26
 8001d98:	d533      	bpl.n	8001e02 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	9301      	str	r3, [sp, #4]
 8001d9e:	4b87      	ldr	r3, [pc, #540]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001da0:	4f87      	ldr	r7, [pc, #540]	; (8001fc0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001da2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001da4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001da8:	641a      	str	r2, [r3, #64]	; 0x40
 8001daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db0:	9301      	str	r3, [sp, #4]
 8001db2:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dba:	603b      	str	r3, [r7, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001dbc:	f7ff f8da 	bl	8000f74 <HAL_GetTick>
 8001dc0:	4680      	mov	r8, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	05da      	lsls	r2, r3, #23
 8001dc6:	f140 80ee 	bpl.w	8001fa6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001dca:	4f7c      	ldr	r7, [pc, #496]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001dcc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001dce:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001dd2:	f040 80fb 	bne.w	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x2c8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001dd6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001dd8:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001ddc:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001de0:	4a76      	ldr	r2, [pc, #472]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001de2:	f040 8116 	bne.w	8002012 <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8001de6:	6891      	ldr	r1, [r2, #8]
 8001de8:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 8001dec:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001df0:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8001df4:	4301      	orrs	r1, r0
 8001df6:	6091      	str	r1, [r2, #8]
 8001df8:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001dfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dfe:	430b      	orrs	r3, r1
 8001e00:	6713      	str	r3, [r2, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001e02:	6823      	ldr	r3, [r4, #0]
 8001e04:	06d9      	lsls	r1, r3, #27
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001e06:	bf42      	ittt	mi
 8001e08:	4b6e      	ldrmi	r3, [pc, #440]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001e0a:	f894 2058 	ldrbmi.w	r2, [r4, #88]	; 0x58
 8001e0e:	601a      	strmi	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8001e10:	6823      	ldr	r3, [r4, #0]
 8001e12:	061a      	lsls	r2, r3, #24
 8001e14:	d508      	bpl.n	8001e28 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8001e16:	4969      	ldr	r1, [pc, #420]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001e18:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001e1a:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 8001e1e:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8001e22:	4302      	orrs	r2, r0
 8001e24:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001e28:	065f      	lsls	r7, r3, #25
 8001e2a:	d508      	bpl.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001e2c:	4963      	ldr	r1, [pc, #396]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001e2e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001e30:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 8001e34:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8001e38:	4302      	orrs	r2, r0
 8001e3a:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001e3e:	05d8      	lsls	r0, r3, #23
 8001e40:	d50c      	bpl.n	8001e5c <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001e42:	485e      	ldr	r0, [pc, #376]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001e44:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8001e46:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 8001e4a:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 8001e4e:	430a      	orrs	r2, r1

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
    {
      pllsaiused = 1U;
 8001e50:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001e54:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
      pllsaiused = 1U;
 8001e58:	bf08      	it	eq
 8001e5a:	2501      	moveq	r5, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8001e5c:	0599      	lsls	r1, r3, #22
 8001e5e:	d508      	bpl.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8001e60:	4956      	ldr	r1, [pc, #344]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001e62:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001e64:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 8001e68:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001e6c:	4302      	orrs	r2, r0
 8001e6e:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001e72:	055a      	lsls	r2, r3, #21
 8001e74:	f100 80d1 	bmi.w	800201a <HAL_RCCEx_PeriphCLKConfig+0x316>
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001e78:	2e01      	cmp	r6, #1
 8001e7a:	f040 80dc 	bne.w	8002036 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001e7e:	4e52      	ldr	r6, [pc, #328]	; (8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001e80:	4f4e      	ldr	r7, [pc, #312]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
    __HAL_RCC_PLLI2S_DISABLE();
 8001e82:	2300      	movs	r3, #0
 8001e84:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001e86:	f7ff f875 	bl	8000f74 <HAL_GetTick>
 8001e8a:	4680      	mov	r8, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	011b      	lsls	r3, r3, #4
 8001e90:	f100 8125 	bmi.w	80020de <HAL_RCCEx_PeriphCLKConfig+0x3da>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001e94:	6822      	ldr	r2, [r4, #0]
 8001e96:	07d0      	lsls	r0, r2, #31
 8001e98:	d501      	bpl.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x19a>
 8001e9a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001e9c:	b11b      	cbz	r3, 8001ea6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8001e9e:	0791      	lsls	r1, r2, #30
 8001ea0:	d515      	bpl.n	8001ece <HAL_RCCEx_PeriphCLKConfig+0x1ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001ea2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001ea4:	b99b      	cbnz	r3, 8001ece <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001ea6:	4945      	ldr	r1, [pc, #276]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001ea8:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001eac:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8001eb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001eb4:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8001eb8:	4303      	orrs	r3, r0
 8001eba:	6860      	ldr	r0, [r4, #4]
 8001ebc:	4303      	orrs	r3, r0
 8001ebe:	68a0      	ldr	r0, [r4, #8]
 8001ec0:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001ec4:	6960      	ldr	r0, [r4, #20]
 8001ec6:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 8001eca:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001ece:	0753      	lsls	r3, r2, #29
 8001ed0:	d503      	bpl.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x1d6>
 8001ed2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001ed4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001ed8:	d005      	beq.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8001eda:	0717      	lsls	r7, r2, #28
 8001edc:	d520      	bpl.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x21c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001ede:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001ee0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ee4:	d11c      	bne.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x21c>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001ee6:	4935      	ldr	r1, [pc, #212]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001ee8:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001eec:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8001ef0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ef4:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001ef8:	4303      	orrs	r3, r0
 8001efa:	6860      	ldr	r0, [r4, #4]
 8001efc:	4303      	orrs	r3, r0
 8001efe:	68a0      	ldr	r0, [r4, #8]
 8001f00:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001f04:	6920      	ldr	r0, [r4, #16]
 8001f06:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001f0a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001f0e:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
 8001f12:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001f14:	f020 001f 	bic.w	r0, r0, #31
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	4303      	orrs	r3, r0
 8001f1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8001f20:	0550      	lsls	r0, r2, #21
 8001f22:	d51b      	bpl.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x258>
 8001f24:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001f26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f2a:	d117      	bne.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x258>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001f2c:	4823      	ldr	r0, [pc, #140]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001f2e:	6867      	ldr	r7, [r4, #4]
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001f30:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001f34:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001f38:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8001f3c:	433b      	orrs	r3, r7
 8001f3e:	68a7      	ldr	r7, [r4, #8]
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001f40:	f3c1 4101 	ubfx	r1, r1, #16, #2
 8001f44:	3101      	adds	r1, #1
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001f46:	ea43 1387 	orr.w	r3, r3, r7, lsl #6
 8001f4a:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8001f4e:	68e1      	ldr	r1, [r4, #12]
 8001f50:	0849      	lsrs	r1, r1, #1
 8001f52:	3901      	subs	r1, #1
 8001f54:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001f58:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001f5c:	0511      	lsls	r1, r2, #20
 8001f5e:	d511      	bpl.n	8001f84 <HAL_RCCEx_PeriphCLKConfig+0x280>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001f60:	6923      	ldr	r3, [r4, #16]
 8001f62:	68a2      	ldr	r2, [r4, #8]
 8001f64:	061b      	lsls	r3, r3, #24
 8001f66:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001f6a:	6862      	ldr	r2, [r4, #4]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	6962      	ldr	r2, [r4, #20]
 8001f70:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001f74:	68e2      	ldr	r2, [r4, #12]
 8001f76:	0852      	lsrs	r2, r2, #1
 8001f78:	3a01      	subs	r2, #1
 8001f7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001f7e:	4a0f      	ldr	r2, [pc, #60]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001f80:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001f84:	2301      	movs	r3, #1
 8001f86:	6033      	str	r3, [r6, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001f88:	f7fe fff4 	bl	8000f74 <HAL_GetTick>
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001f8c:	4e0b      	ldr	r6, [pc, #44]	; (8001fbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
    tickstart = HAL_GetTick();
 8001f8e:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001f90:	6833      	ldr	r3, [r6, #0]
 8001f92:	011a      	lsls	r2, r3, #4
 8001f94:	d453      	bmi.n	800203e <HAL_RCCEx_PeriphCLKConfig+0x33a>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001f96:	f7fe ffed 	bl	8000f74 <HAL_GetTick>
 8001f9a:	1bc0      	subs	r0, r0, r7
 8001f9c:	2802      	cmp	r0, #2
 8001f9e:	d9f7      	bls.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8001fa0:	e008      	b.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      plli2sused = 1U;
 8001fa2:	2601      	movs	r6, #1
 8001fa4:	e6f7      	b.n	8001d96 <HAL_RCCEx_PeriphCLKConfig+0x92>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001fa6:	f7fe ffe5 	bl	8000f74 <HAL_GetTick>
 8001faa:	eba0 0008 	sub.w	r0, r0, r8
 8001fae:	2802      	cmp	r0, #2
 8001fb0:	f67f af07 	bls.w	8001dc2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
        return HAL_TIMEOUT;
 8001fb4:	2003      	movs	r0, #3
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 8001fb6:	b003      	add	sp, #12
 8001fb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40007000 	.word	0x40007000
 8001fc4:	424711e0 	.word	0x424711e0
 8001fc8:	42470068 	.word	0x42470068
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001fcc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001fce:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	f43f aeff 	beq.w	8001dd6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001fd8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001fda:	4a4b      	ldr	r2, [pc, #300]	; (8002108 <HAL_RCCEx_PeriphCLKConfig+0x404>)
 8001fdc:	2101      	movs	r1, #1
 8001fde:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001fe0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 8001fe8:	673b      	str	r3, [r7, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001fea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001fec:	07db      	lsls	r3, r3, #31
 8001fee:	f57f aef2 	bpl.w	8001dd6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
        tickstart = HAL_GetTick();
 8001ff2:	f7fe ffbf 	bl	8000f74 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ff6:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001ffa:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ffc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ffe:	0798      	lsls	r0, r3, #30
 8002000:	f53f aee9 	bmi.w	8001dd6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002004:	f7fe ffb6 	bl	8000f74 <HAL_GetTick>
 8002008:	eba0 0008 	sub.w	r0, r0, r8
 800200c:	4548      	cmp	r0, r9
 800200e:	d9f5      	bls.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8002010:	e7d0      	b.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002012:	6891      	ldr	r1, [r2, #8]
 8002014:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8002018:	e6ed      	b.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800201a:	483c      	ldr	r0, [pc, #240]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x408>)
 800201c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800201e:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 8002022:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002026:	430a      	orrs	r2, r1
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002028:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800202c:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002030:	f47f af22 	bne.w	8001e78 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8002034:	e723      	b.n	8001e7e <HAL_RCCEx_PeriphCLKConfig+0x17a>
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002036:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800203a:	f43f af20 	beq.w	8001e7e <HAL_RCCEx_PeriphCLKConfig+0x17a>
  if(pllsaiused == 1U)
 800203e:	2d01      	cmp	r5, #1
 8002040:	d14b      	bne.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    __HAL_RCC_PLLSAI_DISABLE();
 8002042:	4d33      	ldr	r5, [pc, #204]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x40c>)
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002044:	4e31      	ldr	r6, [pc, #196]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x408>)
    __HAL_RCC_PLLSAI_DISABLE();
 8002046:	2300      	movs	r3, #0
 8002048:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800204a:	f7fe ff93 	bl	8000f74 <HAL_GetTick>
 800204e:	4607      	mov	r7, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002050:	6833      	ldr	r3, [r6, #0]
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	d44b      	bmi.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x3ea>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002056:	6821      	ldr	r1, [r4, #0]
 8002058:	074e      	lsls	r6, r1, #29
 800205a:	d501      	bpl.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800205c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800205e:	b11b      	cbz	r3, 8002068 <HAL_RCCEx_PeriphCLKConfig+0x364>
 8002060:	0708      	lsls	r0, r1, #28
 8002062:	d51a      	bpl.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x396>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002064:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002066:	b9c3      	cbnz	r3, 800209a <HAL_RCCEx_PeriphCLKConfig+0x396>
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8002068:	4a28      	ldr	r2, [pc, #160]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x408>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 800206a:	69a0      	ldr	r0, [r4, #24]
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800206c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8002070:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002074:	4303      	orrs	r3, r0
 8002076:	69e0      	ldr	r0, [r4, #28]
 8002078:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800207c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800207e:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8002082:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002086:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800208a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800208c:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8002090:	3801      	subs	r0, #1
 8002092:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002096:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800209a:	05ca      	lsls	r2, r1, #23
 800209c:	d514      	bpl.n	80020c8 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 800209e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80020a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80020a4:	d110      	bne.n	80020c8 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80020a6:	4919      	ldr	r1, [pc, #100]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x408>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80020a8:	69a2      	ldr	r2, [r4, #24]
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80020aa:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80020ae:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80020b2:	4313      	orrs	r3, r2
 80020b4:	69e2      	ldr	r2, [r4, #28]
 80020b6:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80020ba:	6a22      	ldr	r2, [r4, #32]
 80020bc:	0852      	lsrs	r2, r2, #1
 80020be:	3a01      	subs	r2, #1
 80020c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80020c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    __HAL_RCC_PLLSAI_ENABLE();
 80020c8:	2301      	movs	r3, #1
 80020ca:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80020cc:	f7fe ff52 	bl	8000f74 <HAL_GetTick>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80020d0:	4c0e      	ldr	r4, [pc, #56]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x408>)
    tickstart = HAL_GetTick();
 80020d2:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80020d4:	6823      	ldr	r3, [r4, #0]
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	d50f      	bpl.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x3f6>
  return HAL_OK;
 80020da:	2000      	movs	r0, #0
 80020dc:	e76b      	b.n	8001fb6 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80020de:	f7fe ff49 	bl	8000f74 <HAL_GetTick>
 80020e2:	eba0 0008 	sub.w	r0, r0, r8
 80020e6:	2802      	cmp	r0, #2
 80020e8:	f67f aed0 	bls.w	8001e8c <HAL_RCCEx_PeriphCLKConfig+0x188>
 80020ec:	e762      	b.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80020ee:	f7fe ff41 	bl	8000f74 <HAL_GetTick>
 80020f2:	1bc0      	subs	r0, r0, r7
 80020f4:	2802      	cmp	r0, #2
 80020f6:	d9ab      	bls.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80020f8:	e75c      	b.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80020fa:	f7fe ff3b 	bl	8000f74 <HAL_GetTick>
 80020fe:	1b40      	subs	r0, r0, r5
 8002100:	2802      	cmp	r0, #2
 8002102:	d9e7      	bls.n	80020d4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8002104:	e756      	b.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002106:	bf00      	nop
 8002108:	42470e40 	.word	0x42470e40
 800210c:	40023800 	.word	0x40023800
 8002110:	42470070 	.word	0x42470070

08002114 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002114:	4920      	ldr	r1, [pc, #128]	; (8002198 <HAL_RCC_GetSysClockFreq+0x84>)
{
 8002116:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002118:	688b      	ldr	r3, [r1, #8]
 800211a:	f003 030c 	and.w	r3, r3, #12
 800211e:	2b08      	cmp	r3, #8
 8002120:	d007      	beq.n	8002132 <HAL_RCC_GetSysClockFreq+0x1e>
 8002122:	2b0c      	cmp	r3, #12
 8002124:	d020      	beq.n	8002168 <HAL_RCC_GetSysClockFreq+0x54>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002126:	4a1d      	ldr	r2, [pc, #116]	; (800219c <HAL_RCC_GetSysClockFreq+0x88>)
 8002128:	481d      	ldr	r0, [pc, #116]	; (80021a0 <HAL_RCC_GetSysClockFreq+0x8c>)
 800212a:	2b04      	cmp	r3, #4
 800212c:	bf18      	it	ne
 800212e:	4610      	movne	r0, r2
 8002130:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002132:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002134:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002136:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002138:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800213c:	bf14      	ite	ne
 800213e:	4818      	ldrne	r0, [pc, #96]	; (80021a0 <HAL_RCC_GetSysClockFreq+0x8c>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002140:	4816      	ldreq	r0, [pc, #88]	; (800219c <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002142:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002146:	bf18      	it	ne
 8002148:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800214a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800214e:	fba1 0100 	umull	r0, r1, r1, r0
 8002152:	f7fe fd3d 	bl	8000bd0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002156:	4b10      	ldr	r3, [pc, #64]	; (8002198 <HAL_RCC_GetSysClockFreq+0x84>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800215e:	3301      	adds	r3, #1
 8002160:	005b      	lsls	r3, r3, #1
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);

      sysclockfreq = pllvco/pllr;
 8002162:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002166:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002168:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800216a:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800216c:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800216e:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002172:	bf14      	ite	ne
 8002174:	480a      	ldrne	r0, [pc, #40]	; (80021a0 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002176:	4809      	ldreq	r0, [pc, #36]	; (800219c <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002178:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800217c:	bf18      	it	ne
 800217e:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002180:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002184:	fba1 0100 	umull	r0, r1, r1, r0
 8002188:	f7fe fd22 	bl	8000bd0 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800218c:	4b02      	ldr	r3, [pc, #8]	; (8002198 <HAL_RCC_GetSysClockFreq+0x84>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8002194:	e7e5      	b.n	8002162 <HAL_RCC_GetSysClockFreq+0x4e>
 8002196:	bf00      	nop
 8002198:	40023800 	.word	0x40023800
 800219c:	00f42400 	.word	0x00f42400
 80021a0:	007a1200 	.word	0x007a1200

080021a4 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021a4:	6803      	ldr	r3, [r0, #0]
{
 80021a6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021aa:	07df      	lsls	r7, r3, #31
{
 80021ac:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021ae:	d410      	bmi.n	80021d2 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021b0:	6823      	ldr	r3, [r4, #0]
 80021b2:	079e      	lsls	r6, r3, #30
 80021b4:	d467      	bmi.n	8002286 <HAL_RCC_OscConfig+0xe2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021b6:	6823      	ldr	r3, [r4, #0]
 80021b8:	071a      	lsls	r2, r3, #28
 80021ba:	f100 80b2 	bmi.w	8002322 <HAL_RCC_OscConfig+0x17e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021be:	6823      	ldr	r3, [r4, #0]
 80021c0:	075b      	lsls	r3, r3, #29
 80021c2:	f100 80d0 	bmi.w	8002366 <HAL_RCC_OscConfig+0x1c2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021c6:	69a2      	ldr	r2, [r4, #24]
 80021c8:	2a00      	cmp	r2, #0
 80021ca:	f040 8139 	bne.w	8002440 <HAL_RCC_OscConfig+0x29c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80021ce:	2000      	movs	r0, #0
 80021d0:	e01e      	b.n	8002210 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80021d2:	4b97      	ldr	r3, [pc, #604]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	f002 020c 	and.w	r2, r2, #12
 80021da:	2a04      	cmp	r2, #4
 80021dc:	d010      	beq.n	8002200 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80021e4:	2a08      	cmp	r2, #8
 80021e6:	d102      	bne.n	80021ee <HAL_RCC_OscConfig+0x4a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	025d      	lsls	r5, r3, #9
 80021ec:	d408      	bmi.n	8002200 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021ee:	4b90      	ldr	r3, [pc, #576]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
 80021f0:	689a      	ldr	r2, [r3, #8]
 80021f2:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80021f6:	2a0c      	cmp	r2, #12
 80021f8:	d10d      	bne.n	8002216 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	0250      	lsls	r0, r2, #9
 80021fe:	d50a      	bpl.n	8002216 <HAL_RCC_OscConfig+0x72>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002200:	4b8b      	ldr	r3, [pc, #556]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	0399      	lsls	r1, r3, #14
 8002206:	d5d3      	bpl.n	80021b0 <HAL_RCC_OscConfig+0xc>
 8002208:	6863      	ldr	r3, [r4, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d1d0      	bne.n	80021b0 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800220e:	2001      	movs	r0, #1
}
 8002210:	b002      	add	sp, #8
 8002212:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002216:	6862      	ldr	r2, [r4, #4]
 8002218:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800221c:	d111      	bne.n	8002242 <HAL_RCC_OscConfig+0x9e>
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002224:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002226:	f7fe fea5 	bl	8000f74 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800222a:	4d81      	ldr	r5, [pc, #516]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 800222c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800222e:	682b      	ldr	r3, [r5, #0]
 8002230:	039a      	lsls	r2, r3, #14
 8002232:	d4bd      	bmi.n	80021b0 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002234:	f7fe fe9e 	bl	8000f74 <HAL_GetTick>
 8002238:	1b80      	subs	r0, r0, r6
 800223a:	2864      	cmp	r0, #100	; 0x64
 800223c:	d9f7      	bls.n	800222e <HAL_RCC_OscConfig+0x8a>
            return HAL_TIMEOUT;
 800223e:	2003      	movs	r0, #3
 8002240:	e7e6      	b.n	8002210 <HAL_RCC_OscConfig+0x6c>
 8002242:	4d7b      	ldr	r5, [pc, #492]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002244:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8002248:	682b      	ldr	r3, [r5, #0]
 800224a:	d107      	bne.n	800225c <HAL_RCC_OscConfig+0xb8>
 800224c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002250:	602b      	str	r3, [r5, #0]
 8002252:	682b      	ldr	r3, [r5, #0]
 8002254:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002258:	602b      	str	r3, [r5, #0]
 800225a:	e7e4      	b.n	8002226 <HAL_RCC_OscConfig+0x82>
 800225c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002260:	602b      	str	r3, [r5, #0]
 8002262:	682b      	ldr	r3, [r5, #0]
 8002264:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002268:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800226a:	2a00      	cmp	r2, #0
 800226c:	d1db      	bne.n	8002226 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 800226e:	f7fe fe81 	bl	8000f74 <HAL_GetTick>
 8002272:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002274:	682b      	ldr	r3, [r5, #0]
 8002276:	039b      	lsls	r3, r3, #14
 8002278:	d59a      	bpl.n	80021b0 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800227a:	f7fe fe7b 	bl	8000f74 <HAL_GetTick>
 800227e:	1b80      	subs	r0, r0, r6
 8002280:	2864      	cmp	r0, #100	; 0x64
 8002282:	d9f7      	bls.n	8002274 <HAL_RCC_OscConfig+0xd0>
 8002284:	e7db      	b.n	800223e <HAL_RCC_OscConfig+0x9a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002286:	4b6a      	ldr	r3, [pc, #424]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
 8002288:	689a      	ldr	r2, [r3, #8]
 800228a:	f012 0f0c 	tst.w	r2, #12
 800228e:	d010      	beq.n	80022b2 <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002290:	689a      	ldr	r2, [r3, #8]
 8002292:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002296:	2a08      	cmp	r2, #8
 8002298:	d102      	bne.n	80022a0 <HAL_RCC_OscConfig+0xfc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	025f      	lsls	r7, r3, #9
 800229e:	d508      	bpl.n	80022b2 <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022a0:	4a63      	ldr	r2, [pc, #396]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
 80022a2:	6893      	ldr	r3, [r2, #8]
 80022a4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80022a8:	2b0c      	cmp	r3, #12
 80022aa:	d111      	bne.n	80022d0 <HAL_RCC_OscConfig+0x12c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022ac:	6853      	ldr	r3, [r2, #4]
 80022ae:	025e      	lsls	r6, r3, #9
 80022b0:	d40e      	bmi.n	80022d0 <HAL_RCC_OscConfig+0x12c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022b2:	4b5f      	ldr	r3, [pc, #380]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	0795      	lsls	r5, r2, #30
 80022b8:	d502      	bpl.n	80022c0 <HAL_RCC_OscConfig+0x11c>
 80022ba:	68e2      	ldr	r2, [r4, #12]
 80022bc:	2a01      	cmp	r2, #1
 80022be:	d1a6      	bne.n	800220e <HAL_RCC_OscConfig+0x6a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	6921      	ldr	r1, [r4, #16]
 80022c4:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80022c8:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80022cc:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ce:	e772      	b.n	80021b6 <HAL_RCC_OscConfig+0x12>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80022d0:	68e2      	ldr	r2, [r4, #12]
 80022d2:	4b58      	ldr	r3, [pc, #352]	; (8002434 <HAL_RCC_OscConfig+0x290>)
 80022d4:	b1b2      	cbz	r2, 8002304 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_ENABLE();
 80022d6:	2201      	movs	r2, #1
 80022d8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80022da:	f7fe fe4b 	bl	8000f74 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022de:	4d54      	ldr	r5, [pc, #336]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 80022e0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022e2:	682b      	ldr	r3, [r5, #0]
 80022e4:	0798      	lsls	r0, r3, #30
 80022e6:	d507      	bpl.n	80022f8 <HAL_RCC_OscConfig+0x154>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e8:	682b      	ldr	r3, [r5, #0]
 80022ea:	6922      	ldr	r2, [r4, #16]
 80022ec:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80022f0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80022f4:	602b      	str	r3, [r5, #0]
 80022f6:	e75e      	b.n	80021b6 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022f8:	f7fe fe3c 	bl	8000f74 <HAL_GetTick>
 80022fc:	1b80      	subs	r0, r0, r6
 80022fe:	2802      	cmp	r0, #2
 8002300:	d9ef      	bls.n	80022e2 <HAL_RCC_OscConfig+0x13e>
 8002302:	e79c      	b.n	800223e <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_HSI_DISABLE();
 8002304:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002306:	f7fe fe35 	bl	8000f74 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800230a:	4d49      	ldr	r5, [pc, #292]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 800230c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800230e:	682b      	ldr	r3, [r5, #0]
 8002310:	0799      	lsls	r1, r3, #30
 8002312:	f57f af50 	bpl.w	80021b6 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002316:	f7fe fe2d 	bl	8000f74 <HAL_GetTick>
 800231a:	1b80      	subs	r0, r0, r6
 800231c:	2802      	cmp	r0, #2
 800231e:	d9f6      	bls.n	800230e <HAL_RCC_OscConfig+0x16a>
 8002320:	e78d      	b.n	800223e <HAL_RCC_OscConfig+0x9a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002322:	6962      	ldr	r2, [r4, #20]
 8002324:	4b44      	ldr	r3, [pc, #272]	; (8002438 <HAL_RCC_OscConfig+0x294>)
 8002326:	b17a      	cbz	r2, 8002348 <HAL_RCC_OscConfig+0x1a4>
      __HAL_RCC_LSI_ENABLE();
 8002328:	2201      	movs	r2, #1
 800232a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800232c:	f7fe fe22 	bl	8000f74 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002330:	4d3f      	ldr	r5, [pc, #252]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8002332:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002334:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002336:	079f      	lsls	r7, r3, #30
 8002338:	f53f af41 	bmi.w	80021be <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800233c:	f7fe fe1a 	bl	8000f74 <HAL_GetTick>
 8002340:	1b80      	subs	r0, r0, r6
 8002342:	2802      	cmp	r0, #2
 8002344:	d9f6      	bls.n	8002334 <HAL_RCC_OscConfig+0x190>
 8002346:	e77a      	b.n	800223e <HAL_RCC_OscConfig+0x9a>
      __HAL_RCC_LSI_DISABLE();
 8002348:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800234a:	f7fe fe13 	bl	8000f74 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800234e:	4d38      	ldr	r5, [pc, #224]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8002350:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002352:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002354:	0798      	lsls	r0, r3, #30
 8002356:	f57f af32 	bpl.w	80021be <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800235a:	f7fe fe0b 	bl	8000f74 <HAL_GetTick>
 800235e:	1b80      	subs	r0, r0, r6
 8002360:	2802      	cmp	r0, #2
 8002362:	d9f6      	bls.n	8002352 <HAL_RCC_OscConfig+0x1ae>
 8002364:	e76b      	b.n	800223e <HAL_RCC_OscConfig+0x9a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002366:	4b32      	ldr	r3, [pc, #200]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
 8002368:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800236a:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 800236e:	d128      	bne.n	80023c2 <HAL_RCC_OscConfig+0x21e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002370:	9201      	str	r2, [sp, #4]
 8002372:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002374:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002378:	641a      	str	r2, [r3, #64]	; 0x40
 800237a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002380:	9301      	str	r3, [sp, #4]
 8002382:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002384:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002386:	4d2d      	ldr	r5, [pc, #180]	; (800243c <HAL_RCC_OscConfig+0x298>)
 8002388:	682b      	ldr	r3, [r5, #0]
 800238a:	05d9      	lsls	r1, r3, #23
 800238c:	d51b      	bpl.n	80023c6 <HAL_RCC_OscConfig+0x222>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800238e:	68a3      	ldr	r3, [r4, #8]
 8002390:	4d27      	ldr	r5, [pc, #156]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
 8002392:	2b01      	cmp	r3, #1
 8002394:	d127      	bne.n	80023e6 <HAL_RCC_OscConfig+0x242>
 8002396:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800239e:	f7fe fde9 	bl	8000f74 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a2:	4d23      	ldr	r5, [pc, #140]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 80023a4:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023a6:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023aa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80023ac:	079b      	lsls	r3, r3, #30
 80023ae:	d539      	bpl.n	8002424 <HAL_RCC_OscConfig+0x280>
    if(pwrclkchanged == SET)
 80023b0:	2e00      	cmp	r6, #0
 80023b2:	f43f af08 	beq.w	80021c6 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 80023b6:	4a1e      	ldr	r2, [pc, #120]	; (8002430 <HAL_RCC_OscConfig+0x28c>)
 80023b8:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80023ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023be:	6413      	str	r3, [r2, #64]	; 0x40
 80023c0:	e701      	b.n	80021c6 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 80023c2:	2600      	movs	r6, #0
 80023c4:	e7df      	b.n	8002386 <HAL_RCC_OscConfig+0x1e2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023c6:	682b      	ldr	r3, [r5, #0]
 80023c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023cc:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80023ce:	f7fe fdd1 	bl	8000f74 <HAL_GetTick>
 80023d2:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023d4:	682b      	ldr	r3, [r5, #0]
 80023d6:	05da      	lsls	r2, r3, #23
 80023d8:	d4d9      	bmi.n	800238e <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023da:	f7fe fdcb 	bl	8000f74 <HAL_GetTick>
 80023de:	1bc0      	subs	r0, r0, r7
 80023e0:	2802      	cmp	r0, #2
 80023e2:	d9f7      	bls.n	80023d4 <HAL_RCC_OscConfig+0x230>
 80023e4:	e72b      	b.n	800223e <HAL_RCC_OscConfig+0x9a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023e6:	2b05      	cmp	r3, #5
 80023e8:	d104      	bne.n	80023f4 <HAL_RCC_OscConfig+0x250>
 80023ea:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80023ec:	f043 0304 	orr.w	r3, r3, #4
 80023f0:	672b      	str	r3, [r5, #112]	; 0x70
 80023f2:	e7d0      	b.n	8002396 <HAL_RCC_OscConfig+0x1f2>
 80023f4:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80023f6:	f022 0201 	bic.w	r2, r2, #1
 80023fa:	672a      	str	r2, [r5, #112]	; 0x70
 80023fc:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80023fe:	f022 0204 	bic.w	r2, r2, #4
 8002402:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002404:	2b00      	cmp	r3, #0
 8002406:	d1ca      	bne.n	800239e <HAL_RCC_OscConfig+0x1fa>
      tickstart = HAL_GetTick();
 8002408:	f7fe fdb4 	bl	8000f74 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800240c:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002410:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002412:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002414:	0798      	lsls	r0, r3, #30
 8002416:	d5cb      	bpl.n	80023b0 <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002418:	f7fe fdac 	bl	8000f74 <HAL_GetTick>
 800241c:	1bc0      	subs	r0, r0, r7
 800241e:	4540      	cmp	r0, r8
 8002420:	d9f7      	bls.n	8002412 <HAL_RCC_OscConfig+0x26e>
 8002422:	e70c      	b.n	800223e <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002424:	f7fe fda6 	bl	8000f74 <HAL_GetTick>
 8002428:	1bc0      	subs	r0, r0, r7
 800242a:	4540      	cmp	r0, r8
 800242c:	d9bd      	bls.n	80023aa <HAL_RCC_OscConfig+0x206>
 800242e:	e706      	b.n	800223e <HAL_RCC_OscConfig+0x9a>
 8002430:	40023800 	.word	0x40023800
 8002434:	42470000 	.word	0x42470000
 8002438:	42470e80 	.word	0x42470e80
 800243c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002440:	4d23      	ldr	r5, [pc, #140]	; (80024d0 <HAL_RCC_OscConfig+0x32c>)
 8002442:	68ab      	ldr	r3, [r5, #8]
 8002444:	f003 030c 	and.w	r3, r3, #12
 8002448:	2b08      	cmp	r3, #8
 800244a:	f43f aee0 	beq.w	800220e <HAL_RCC_OscConfig+0x6a>
 800244e:	4e21      	ldr	r6, [pc, #132]	; (80024d4 <HAL_RCC_OscConfig+0x330>)
 8002450:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002452:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8002454:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002456:	d12d      	bne.n	80024b4 <HAL_RCC_OscConfig+0x310>
        tickstart = HAL_GetTick();
 8002458:	f7fe fd8c 	bl	8000f74 <HAL_GetTick>
 800245c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800245e:	682b      	ldr	r3, [r5, #0]
 8002460:	0199      	lsls	r1, r3, #6
 8002462:	d421      	bmi.n	80024a8 <HAL_RCC_OscConfig+0x304>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002464:	6a22      	ldr	r2, [r4, #32]
 8002466:	69e3      	ldr	r3, [r4, #28]
 8002468:	4313      	orrs	r3, r2
 800246a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800246c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002470:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002472:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002476:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002478:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800247c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800247e:	4c14      	ldr	r4, [pc, #80]	; (80024d0 <HAL_RCC_OscConfig+0x32c>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002480:	0852      	lsrs	r2, r2, #1
 8002482:	3a01      	subs	r2, #1
 8002484:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002488:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800248a:	2301      	movs	r3, #1
 800248c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800248e:	f7fe fd71 	bl	8000f74 <HAL_GetTick>
 8002492:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002494:	6823      	ldr	r3, [r4, #0]
 8002496:	019a      	lsls	r2, r3, #6
 8002498:	f53f ae99 	bmi.w	80021ce <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800249c:	f7fe fd6a 	bl	8000f74 <HAL_GetTick>
 80024a0:	1b40      	subs	r0, r0, r5
 80024a2:	2802      	cmp	r0, #2
 80024a4:	d9f6      	bls.n	8002494 <HAL_RCC_OscConfig+0x2f0>
 80024a6:	e6ca      	b.n	800223e <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024a8:	f7fe fd64 	bl	8000f74 <HAL_GetTick>
 80024ac:	1bc0      	subs	r0, r0, r7
 80024ae:	2802      	cmp	r0, #2
 80024b0:	d9d5      	bls.n	800245e <HAL_RCC_OscConfig+0x2ba>
 80024b2:	e6c4      	b.n	800223e <HAL_RCC_OscConfig+0x9a>
        tickstart = HAL_GetTick();
 80024b4:	f7fe fd5e 	bl	8000f74 <HAL_GetTick>
 80024b8:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ba:	682b      	ldr	r3, [r5, #0]
 80024bc:	019b      	lsls	r3, r3, #6
 80024be:	f57f ae86 	bpl.w	80021ce <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024c2:	f7fe fd57 	bl	8000f74 <HAL_GetTick>
 80024c6:	1b00      	subs	r0, r0, r4
 80024c8:	2802      	cmp	r0, #2
 80024ca:	d9f6      	bls.n	80024ba <HAL_RCC_OscConfig+0x316>
 80024cc:	e6b7      	b.n	800223e <HAL_RCC_OscConfig+0x9a>
 80024ce:	bf00      	nop
 80024d0:	40023800 	.word	0x40023800
 80024d4:	42470060 	.word	0x42470060

080024d8 <SD_DMATransmitCplt>:
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)     
{
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
  
  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80024d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80024de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024e2:	63d3      	str	r3, [r2, #60]	; 0x3c
 80024e4:	4770      	bx	lr

080024e6 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80024e6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80024ea:	b089      	sub	sp, #36	; 0x24
 80024ec:	4605      	mov	r5, r0
 80024ee:	460e      	mov	r6, r1
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  uint32_t tickstart = HAL_GetTick();
 80024f0:	f7fe fd40 	bl	8000f74 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 80024f4:	2300      	movs	r3, #0
  uint32_t tickstart = HAL_GetTick();
 80024f6:	4681      	mov	r9, r0
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80024f8:	2108      	movs	r1, #8
 80024fa:	6828      	ldr	r0, [r5, #0]
  uint32_t tempscr[2U] = {0U, 0U};
 80024fc:	9300      	str	r3, [sp, #0]
 80024fe:	9301      	str	r3, [sp, #4]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8002500:	f001 fcd7 	bl	8003eb2 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_OK)
 8002504:	4604      	mov	r4, r0
 8002506:	bb40      	cbnz	r0, 800255a <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8002508:	6d29      	ldr	r1, [r5, #80]	; 0x50
 800250a:	6828      	ldr	r0, [r5, #0]
 800250c:	0409      	lsls	r1, r1, #16
 800250e:	f001 fddb 	bl	80040c8 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_OK)
 8002512:	4604      	mov	r4, r0
 8002514:	bb08      	cbnz	r0, 800255a <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002516:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800251a:	9302      	str	r3, [sp, #8]
  config.DataLength    = 8U;
 800251c:	2308      	movs	r3, #8
 800251e:	9303      	str	r3, [sp, #12]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8002520:	2330      	movs	r3, #48	; 0x30
 8002522:	9304      	str	r3, [sp, #16]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8002524:	2302      	movs	r3, #2
 8002526:	9305      	str	r3, [sp, #20]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8002528:	9006      	str	r0, [sp, #24]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800252a:	2301      	movs	r3, #1
  SDIO_ConfigData(hsd->Instance, &config);
 800252c:	a902      	add	r1, sp, #8
 800252e:	6828      	ldr	r0, [r5, #0]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8002530:	9307      	str	r3, [sp, #28]
  SDIO_ConfigData(hsd->Instance, &config);
 8002532:	f001 fcab 	bl	8003e8c <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8002536:	6828      	ldr	r0, [r5, #0]
 8002538:	f001 fdf7 	bl	800412a <SDMMC_CmdSendSCR>
  if(errorstate != HAL_OK)
 800253c:	4604      	mov	r4, r0
 800253e:	b960      	cbnz	r0, 800255a <SD_FindSCR+0x74>
 8002540:	4607      	mov	r7, r0
  {
    return errorstate;
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8002542:	f240 482a 	movw	r8, #1066	; 0x42a
 8002546:	6828      	ldr	r0, [r5, #0]
 8002548:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800254a:	ea13 0f08 	tst.w	r3, r8
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800254e:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8002550:	d007      	beq.n	8002562 <SD_FindSCR+0x7c>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8002552:	0719      	lsls	r1, r3, #28
 8002554:	d518      	bpl.n	8002588 <SD_FindSCR+0xa2>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8002556:	2408      	movs	r4, #8
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8002558:	6384      	str	r4, [r0, #56]	; 0x38
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
  }

  return HAL_SD_ERROR_NONE;
}
 800255a:	4620      	mov	r0, r4
 800255c:	b009      	add	sp, #36	; 0x24
 800255e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8002562:	029b      	lsls	r3, r3, #10
 8002564:	d507      	bpl.n	8002576 <SD_FindSCR+0x90>
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8002566:	f001 fbd3 	bl	8003d10 <SDIO_ReadFIFO>
 800256a:	ab08      	add	r3, sp, #32
 800256c:	eb03 0387 	add.w	r3, r3, r7, lsl #2
      index++;
 8002570:	3701      	adds	r7, #1
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8002572:	f843 0c20 	str.w	r0, [r3, #-32]
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8002576:	f7fe fcfd 	bl	8000f74 <HAL_GetTick>
 800257a:	eba0 0009 	sub.w	r0, r0, r9
 800257e:	3001      	adds	r0, #1
 8002580:	d1e1      	bne.n	8002546 <SD_FindSCR+0x60>
      return HAL_SD_ERROR_TIMEOUT;
 8002582:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8002586:	e7e8      	b.n	800255a <SD_FindSCR+0x74>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8002588:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800258a:	079a      	lsls	r2, r3, #30
 800258c:	d501      	bpl.n	8002592 <SD_FindSCR+0xac>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800258e:	2402      	movs	r4, #2
 8002590:	e7e2      	b.n	8002558 <SD_FindSCR+0x72>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8002592:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002594:	069b      	lsls	r3, r3, #26
 8002596:	d501      	bpl.n	800259c <SD_FindSCR+0xb6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8002598:	2420      	movs	r4, #32
 800259a:	e7dd      	b.n	8002558 <SD_FindSCR+0x72>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800259c:	f240 53ff 	movw	r3, #1535	; 0x5ff
 80025a0:	6383      	str	r3, [r0, #56]	; 0x38
 80025a2:	9b00      	ldr	r3, [sp, #0]
 80025a4:	ba1b      	rev	r3, r3
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80025a6:	6073      	str	r3, [r6, #4]
 80025a8:	9b01      	ldr	r3, [sp, #4]
 80025aa:	ba1b      	rev	r3, r3
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80025ac:	6033      	str	r3, [r6, #0]
  return HAL_SD_ERROR_NONE;
 80025ae:	e7d4      	b.n	800255a <SD_FindSCR+0x74>

080025b0 <HAL_SD_ReadBlocks_DMA>:
{
 80025b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80025b4:	4616      	mov	r6, r2
 80025b6:	b087      	sub	sp, #28
 80025b8:	4605      	mov	r5, r0
 80025ba:	4698      	mov	r8, r3
  if(NULL == pData)
 80025bc:	460a      	mov	r2, r1
 80025be:	b939      	cbnz	r1, 80025d0 <HAL_SD_ReadBlocks_DMA+0x20>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80025c0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80025c2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80025c6:	63ab      	str	r3, [r5, #56]	; 0x38
    return HAL_ERROR;
 80025c8:	2001      	movs	r0, #1
}
 80025ca:	b007      	add	sp, #28
 80025cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 80025d0:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 80025d4:	b2c4      	uxtb	r4, r0
 80025d6:	2c01      	cmp	r4, #1
 80025d8:	d168      	bne.n	80026ac <HAL_SD_ReadBlocks_DMA+0xfc>
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80025da:	6def      	ldr	r7, [r5, #92]	; 0x5c
 80025dc:	eb06 0008 	add.w	r0, r6, r8
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80025e0:	2300      	movs	r3, #0
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80025e2:	42b8      	cmp	r0, r7
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80025e4:	63ab      	str	r3, [r5, #56]	; 0x38
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80025e6:	d903      	bls.n	80025f0 <HAL_SD_ReadBlocks_DMA+0x40>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80025e8:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80025ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80025ee:	e7ea      	b.n	80025c6 <HAL_SD_ReadBlocks_DMA+0x16>
    hsd->Instance->DCTRL = 0U;
 80025f0:	682f      	ldr	r7, [r5, #0]
    hsd->State = HAL_SD_STATE_BUSY;
 80025f2:	2103      	movs	r1, #3
 80025f4:	f885 1034 	strb.w	r1, [r5, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 80025f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80025fa:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80025fc:	492c      	ldr	r1, [pc, #176]	; (80026b0 <HAL_SD_ReadBlocks_DMA+0x100>)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80025fe:	f440 7095 	orr.w	r0, r0, #298	; 0x12a
 8002602:	63f8      	str	r0, [r7, #60]	; 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8002604:	6be8      	ldr	r0, [r5, #60]	; 0x3c
    HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8002606:	ea4f 2948 	mov.w	r9, r8, lsl #9
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800260a:	63c1      	str	r1, [r0, #60]	; 0x3c
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800260c:	4929      	ldr	r1, [pc, #164]	; (80026b4 <HAL_SD_ReadBlocks_DMA+0x104>)
 800260e:	64c1      	str	r1, [r0, #76]	; 0x4c
    hsd->hdmarx->XferAbortCallback = NULL;
 8002610:	6503      	str	r3, [r0, #80]	; 0x50
    HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8002612:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002616:	ea4f 0399 	mov.w	r3, r9, lsr #2
 800261a:	f7fe ffe5 	bl	80015e8 <HAL_DMA_Start_IT>
    __HAL_SD_DMA_ENABLE(hsd);
 800261e:	4b26      	ldr	r3, [pc, #152]	; (80026b8 <HAL_SD_ReadBlocks_DMA+0x108>)
    SDIO_ConfigData(hsd->Instance, &config);
 8002620:	6828      	ldr	r0, [r5, #0]
    __HAL_SD_DMA_ENABLE(hsd);
 8002622:	601c      	str	r4, [r3, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002624:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002626:	2b01      	cmp	r3, #1
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002628:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800262c:	e88d 0208 	stmia.w	sp, {r3, r9}
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002630:	f04f 0390 	mov.w	r3, #144	; 0x90
 8002634:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8002636:	f04f 0302 	mov.w	r3, #2
 800263a:	9303      	str	r3, [sp, #12]
    SDIO_ConfigData(hsd->Instance, &config);
 800263c:	4669      	mov	r1, sp
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800263e:	f04f 0300 	mov.w	r3, #0
    config.DPSM          = SDIO_DPSM_ENABLE;
 8002642:	f04f 0401 	mov.w	r4, #1
      BlockAdd *= 512U;
 8002646:	bf18      	it	ne
 8002648:	0276      	lslne	r6, r6, #9
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800264a:	9304      	str	r3, [sp, #16]
    config.DPSM          = SDIO_DPSM_ENABLE;
 800264c:	9405      	str	r4, [sp, #20]
    SDIO_ConfigData(hsd->Instance, &config);
 800264e:	f001 fc1d 	bl	8003e8c <SDIO_ConfigData>
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002652:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002656:	6828      	ldr	r0, [r5, #0]
 8002658:	f001 fc2b 	bl	8003eb2 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 800265c:	b148      	cbz	r0, 8002672 <HAL_SD_ReadBlocks_DMA+0xc2>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 800265e:	682b      	ldr	r3, [r5, #0]
 8002660:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8002664:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002666:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8002668:	4318      	orrs	r0, r3
 800266a:	63a8      	str	r0, [r5, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800266c:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
 8002670:	e7aa      	b.n	80025c8 <HAL_SD_ReadBlocks_DMA+0x18>
    if(NumberOfBlocks > 1U)
 8002672:	f1b8 0f01 	cmp.w	r8, #1
 8002676:	d912      	bls.n	800269e <HAL_SD_ReadBlocks_DMA+0xee>
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8002678:	2382      	movs	r3, #130	; 0x82
 800267a:	632b      	str	r3, [r5, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 800267c:	4631      	mov	r1, r6
 800267e:	6828      	ldr	r0, [r5, #0]
 8002680:	f001 fc47 	bl	8003f12 <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002684:	2800      	cmp	r0, #0
 8002686:	d0a0      	beq.n	80025ca <HAL_SD_ReadBlocks_DMA+0x1a>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8002688:	682b      	ldr	r3, [r5, #0]
 800268a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800268e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002690:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8002692:	4318      	orrs	r0, r3
 8002694:	63a8      	str	r0, [r5, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002696:	2001      	movs	r0, #1
 8002698:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
      return HAL_ERROR;
 800269c:	e795      	b.n	80025ca <HAL_SD_ReadBlocks_DMA+0x1a>
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800269e:	2381      	movs	r3, #129	; 0x81
 80026a0:	632b      	str	r3, [r5, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 80026a2:	4631      	mov	r1, r6
 80026a4:	6828      	ldr	r0, [r5, #0]
 80026a6:	f001 fc1c 	bl	8003ee2 <SDMMC_CmdReadSingleBlock>
 80026aa:	e7eb      	b.n	8002684 <HAL_SD_ReadBlocks_DMA+0xd4>
    return HAL_BUSY;
 80026ac:	2002      	movs	r0, #2
 80026ae:	e78c      	b.n	80025ca <HAL_SD_ReadBlocks_DMA+0x1a>
 80026b0:	080027bf 	.word	0x080027bf
 80026b4:	08002d1d 	.word	0x08002d1d
 80026b8:	4225858c 	.word	0x4225858c

080026bc <HAL_SD_WriteBlocks_DMA>:
{
 80026bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026c0:	4604      	mov	r4, r0
 80026c2:	b086      	sub	sp, #24
 80026c4:	4615      	mov	r5, r2
 80026c6:	461e      	mov	r6, r3
  if(NULL == pData)
 80026c8:	460f      	mov	r7, r1
 80026ca:	b939      	cbnz	r1, 80026dc <HAL_SD_WriteBlocks_DMA+0x20>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80026cc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80026ce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80026d2:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 80026d4:	2001      	movs	r0, #1
}
 80026d6:	b006      	add	sp, #24
 80026d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 80026dc:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 80026e0:	b2c0      	uxtb	r0, r0
 80026e2:	2801      	cmp	r0, #1
 80026e4:	d162      	bne.n	80027ac <HAL_SD_WriteBlocks_DMA+0xf0>
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80026e6:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80026e8:	18eb      	adds	r3, r5, r3
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80026ea:	2200      	movs	r2, #0
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80026ec:	428b      	cmp	r3, r1
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80026ee:	63a2      	str	r2, [r4, #56]	; 0x38
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80026f0:	d904      	bls.n	80026fc <HAL_SD_WriteBlocks_DMA+0x40>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80026f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80026f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026f8:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 80026fa:	e7ec      	b.n	80026d6 <HAL_SD_WriteBlocks_DMA+0x1a>
    hsd->Instance->DCTRL = 0U;
 80026fc:	6820      	ldr	r0, [r4, #0]
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80026fe:	492c      	ldr	r1, [pc, #176]	; (80027b0 <HAL_SD_WriteBlocks_DMA+0xf4>)
    hsd->State = HAL_SD_STATE_BUSY;
 8002700:	2303      	movs	r3, #3
 8002702:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8002706:	62c2      	str	r2, [r0, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));    
 8002708:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800270a:	f043 031a 	orr.w	r3, r3, #26
 800270e:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8002710:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002712:	63d9      	str	r1, [r3, #60]	; 0x3c
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8002714:	4927      	ldr	r1, [pc, #156]	; (80027b4 <HAL_SD_WriteBlocks_DMA+0xf8>)
 8002716:	64d9      	str	r1, [r3, #76]	; 0x4c
    hsd->hdmatx->XferAbortCallback = NULL;
 8002718:	651a      	str	r2, [r3, #80]	; 0x50
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800271a:	6c63      	ldr	r3, [r4, #68]	; 0x44
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800271c:	f44f 7100 	mov.w	r1, #512	; 0x200
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002720:	2b01      	cmp	r3, #1
      BlockAdd *= 512U;
 8002722:	bf18      	it	ne
 8002724:	026d      	lslne	r5, r5, #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002726:	f001 fbc4 	bl	8003eb2 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 800272a:	b150      	cbz	r0, 8002742 <HAL_SD_WriteBlocks_DMA+0x86>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 800272c:	6823      	ldr	r3, [r4, #0]
 800272e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8002732:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002734:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002736:	4318      	orrs	r0, r3
 8002738:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800273a:	2001      	movs	r0, #1
 800273c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 8002740:	e7c9      	b.n	80026d6 <HAL_SD_WriteBlocks_DMA+0x1a>
    if(NumberOfBlocks > 1U)
 8002742:	2e01      	cmp	r6, #1
 8002744:	d90f      	bls.n	8002766 <HAL_SD_WriteBlocks_DMA+0xaa>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8002746:	23a0      	movs	r3, #160	; 0xa0
 8002748:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 800274a:	4629      	mov	r1, r5
 800274c:	6820      	ldr	r0, [r4, #0]
 800274e:	f001 fc10 	bl	8003f72 <SDMMC_CmdWriteMultiBlock>
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 8002752:	4605      	mov	r5, r0
 8002754:	6822      	ldr	r2, [r4, #0]
    if(errorstate != HAL_SD_ERROR_NONE)
 8002756:	b168      	cbz	r0, 8002774 <HAL_SD_WriteBlocks_DMA+0xb8>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8002758:	f240 53ff 	movw	r3, #1535	; 0x5ff
 800275c:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800275e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002760:	4305      	orrs	r5, r0
 8002762:	63a5      	str	r5, [r4, #56]	; 0x38
 8002764:	e7e9      	b.n	800273a <HAL_SD_WriteBlocks_DMA+0x7e>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8002766:	2390      	movs	r3, #144	; 0x90
 8002768:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 800276a:	4629      	mov	r1, r5
 800276c:	6820      	ldr	r0, [r4, #0]
 800276e:	f001 fbe8 	bl	8003f42 <SDMMC_CmdWriteSingleBlock>
 8002772:	e7ee      	b.n	8002752 <HAL_SD_WriteBlocks_DMA+0x96>
    __HAL_SD_DMA_ENABLE(hsd);
 8002774:	4b10      	ldr	r3, [pc, #64]	; (80027b8 <HAL_SD_WriteBlocks_DMA+0xfc>)
    HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8002776:	6c20      	ldr	r0, [r4, #64]	; 0x40
    __HAL_SD_DMA_ENABLE(hsd);
 8002778:	f04f 0801 	mov.w	r8, #1
    HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 800277c:	0276      	lsls	r6, r6, #9
    __HAL_SD_DMA_ENABLE(hsd);
 800277e:	f8c3 8000 	str.w	r8, [r3]
    HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8002782:	3280      	adds	r2, #128	; 0x80
 8002784:	08b3      	lsrs	r3, r6, #2
 8002786:	4639      	mov	r1, r7
 8002788:	f7fe ff2e 	bl	80015e8 <HAL_DMA_Start_IT>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800278c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8002790:	e88d 0048 	stmia.w	sp, {r3, r6}
    SDIO_ConfigData(hsd->Instance, &config);
 8002794:	4669      	mov	r1, sp
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002796:	2390      	movs	r3, #144	; 0x90
    SDIO_ConfigData(hsd->Instance, &config);
 8002798:	6820      	ldr	r0, [r4, #0]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800279a:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800279c:	9503      	str	r5, [sp, #12]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800279e:	9504      	str	r5, [sp, #16]
    config.DPSM          = SDIO_DPSM_ENABLE;
 80027a0:	f8cd 8014 	str.w	r8, [sp, #20]
    SDIO_ConfigData(hsd->Instance, &config);
 80027a4:	f001 fb72 	bl	8003e8c <SDIO_ConfigData>
    return HAL_OK;
 80027a8:	4628      	mov	r0, r5
 80027aa:	e794      	b.n	80026d6 <HAL_SD_WriteBlocks_DMA+0x1a>
    return HAL_BUSY;
 80027ac:	2002      	movs	r0, #2
 80027ae:	e792      	b.n	80026d6 <HAL_SD_WriteBlocks_DMA+0x1a>
 80027b0:	080024d9 	.word	0x080024d9
 80027b4:	08002d1d 	.word	0x08002d1d
 80027b8:	4225858c 	.word	0x4225858c

080027bc <HAL_SD_ErrorCallback>:
 80027bc:	4770      	bx	lr

080027be <SD_DMAReceiveCplt>:
{
 80027be:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80027c0:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80027c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80027c4:	2b82      	cmp	r3, #130	; 0x82
 80027c6:	d109      	bne.n	80027dc <SD_DMAReceiveCplt+0x1e>
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80027c8:	6820      	ldr	r0, [r4, #0]
 80027ca:	f001 fbeb 	bl	8003fa4 <SDMMC_CmdStopTransfer>
    if(errorstate != HAL_SD_ERROR_NONE)
 80027ce:	b128      	cbz	r0, 80027dc <SD_DMAReceiveCplt+0x1e>
      hsd->ErrorCode |= errorstate;
 80027d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027d2:	4318      	orrs	r0, r3
 80027d4:	63a0      	str	r0, [r4, #56]	; 0x38
      HAL_SD_ErrorCallback(hsd);
 80027d6:	4620      	mov	r0, r4
 80027d8:	f7ff fff0 	bl	80027bc <HAL_SD_ErrorCallback>
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80027dc:	6823      	ldr	r3, [r4, #0]
 80027de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027e0:	f022 0208 	bic.w	r2, r2, #8
 80027e4:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80027e6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80027ea:	639a      	str	r2, [r3, #56]	; 0x38
  hsd->State = HAL_SD_STATE_READY;
 80027ec:	2301      	movs	r3, #1
 80027ee:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  HAL_SD_RxCpltCallback(hsd);
 80027f2:	4620      	mov	r0, r4
 80027f4:	f003 fd73 	bl	80062de <HAL_SD_RxCpltCallback>
 80027f8:	bd10      	pop	{r4, pc}

080027fa <HAL_SD_GetCardCSD>:
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 80027fa:	6e43      	ldr	r3, [r0, #100]	; 0x64
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 80027fc:	0f9a      	lsrs	r2, r3, #30
 80027fe:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 8002800:	f3c3 6283 	ubfx	r2, r3, #26, #4
 8002804:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 8002806:	f3c3 6201 	ubfx	r2, r3, #24, #2
 800280a:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)tmp;
 800280c:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8002810:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)tmp;
 8002812:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8002816:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)tmp;
 8002818:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 800281a:	714b      	strb	r3, [r1, #5]
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 800281c:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800281e:	0e1a      	lsrs	r2, r3, #24
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 8002820:	0112      	lsls	r2, r2, #4
 8002822:	80ca      	strh	r2, [r1, #6]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8002824:	88ca      	ldrh	r2, [r1, #6]
{
 8002826:	b530      	push	{r4, r5, lr}
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8002828:	b292      	uxth	r2, r2
 800282a:	f3c3 5403 	ubfx	r4, r3, #20, #4
 800282e:	4322      	orrs	r2, r4
 8002830:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 8002832:	f3c3 4203 	ubfx	r2, r3, #16, #4
 8002836:	720a      	strb	r2, [r1, #8]
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 8002838:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 800283c:	09d4      	lsrs	r4, r2, #7
 800283e:	724c      	strb	r4, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 8002840:	f3c2 1480 	ubfx	r4, r2, #6, #1
 8002844:	728c      	strb	r4, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 8002846:	f3c2 1440 	ubfx	r4, r2, #5, #1
 800284a:	72cc      	strb	r4, [r1, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 800284c:	f3c2 1400 	ubfx	r4, r2, #4, #1
 8002850:	730c      	strb	r4, [r1, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 8002852:	2400      	movs	r4, #0
 8002854:	734c      	strb	r4, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 8002856:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002858:	2c00      	cmp	r4, #0
 800285a:	f040 8083 	bne.w	8002964 <HAL_SD_GetCardCSD+0x16a>
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 800285e:	0292      	lsls	r2, r2, #10
 8002860:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8002864:	610a      	str	r2, [r1, #16]
    pCSD->DeviceSize |= (tmp) << 2U;
 8002866:	690a      	ldr	r2, [r1, #16]
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 800286e:	4313      	orrs	r3, r2
 8002870:	610b      	str	r3, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8002872:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 8002874:	690b      	ldr	r3, [r1, #16]
 8002876:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 800287a:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 800287c:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 8002880:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 8002882:	f3c2 6302 	ubfx	r3, r2, #24, #3
 8002886:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 8002888:	f3c2 5342 	ubfx	r3, r2, #21, #3
 800288c:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 800288e:	f3c2 4382 	ubfx	r3, r2, #18, #3
 8002892:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 8002894:	0bd3      	lsrs	r3, r2, #15
 8002896:	f003 0306 	and.w	r3, r3, #6
 800289a:	760b      	strb	r3, [r1, #24]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 800289c:	7e0c      	ldrb	r4, [r1, #24]
 800289e:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80028a2:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 80028a6:	4322      	orrs	r2, r4
 80028a8:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80028aa:	690a      	ldr	r2, [r1, #16]
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 80028ac:	7e0c      	ldrb	r4, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80028ae:	3201      	adds	r2, #1
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 80028b0:	3402      	adds	r4, #2
 80028b2:	40a2      	lsls	r2, r4
 80028b4:	6542      	str	r2, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 80028b6:	7a0d      	ldrb	r5, [r1, #8]
 80028b8:	2401      	movs	r4, #1
 80028ba:	40ac      	lsls	r4, r5
 80028bc:	6584      	str	r4, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 80028be:	0a64      	lsrs	r4, r4, #9
 80028c0:	4362      	muls	r2, r4
 80028c2:	65c2      	str	r2, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80028c4:	f44f 7200 	mov.w	r2, #512	; 0x200
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 80028c8:	6602      	str	r2, [r0, #96]	; 0x60
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 80028ca:	f3c3 1280 	ubfx	r2, r3, #6, #1
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	f003 037e 	and.w	r3, r3, #126	; 0x7e
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 80028d4:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 80028d6:	768b      	strb	r3, [r1, #26]
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 80028d8:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 80028da:	7e8a      	ldrb	r2, [r1, #26]
 80028dc:	f3c3 14c0 	ubfx	r4, r3, #7, #1
 80028e0:	4322      	orrs	r2, r4
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 80028e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 80028e6:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 80028e8:	76cb      	strb	r3, [r1, #27]
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 80028ea:	6f03      	ldr	r3, [r0, #112]	; 0x70
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 80028ec:	0fda      	lsrs	r2, r3, #31
 80028ee:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 80028f0:	f3c3 7241 	ubfx	r2, r3, #29, #2
 80028f4:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 80028f6:	f3c3 6282 	ubfx	r2, r3, #26, #3
 80028fa:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 80028fc:	0d9a      	lsrs	r2, r3, #22
 80028fe:	f002 020c 	and.w	r2, r2, #12
 8002902:	77ca      	strb	r2, [r1, #31]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 8002904:	7fca      	ldrb	r2, [r1, #31]
 8002906:	f3c3 5081 	ubfx	r0, r3, #22, #2
 800290a:	4302      	orrs	r2, r0
 800290c:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 800290e:	f3c3 5240 	ubfx	r2, r3, #21, #1
 8002912:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3           = 0U;
 8002916:	2000      	movs	r0, #0
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 8002918:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3           = 0U;
 800291c:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 8002920:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 8002924:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8002928:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 800292c:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8002930:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 8002934:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8002938:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 800293c:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8002940:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 8002944:	f3c3 2281 	ubfx	r2, r3, #10, #2
 8002948:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 800294c:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 8002950:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC              = (tmp & 0x03U);
 8002954:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 8002958:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 800295c:	2301      	movs	r3, #1
 800295e:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
}
 8002962:	bd30      	pop	{r4, r5, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8002964:	2c01      	cmp	r4, #1
 8002966:	d11a      	bne.n	800299e <HAL_SD_GetCardCSD+0x1a4>
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 8002968:	041b      	lsls	r3, r3, #16
 800296a:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800296e:	610b      	str	r3, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8002970:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    pCSD->DeviceSize |= (tmp << 8U);
 8002972:	690a      	ldr	r2, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8002974:	0e1c      	lsrs	r4, r3, #24
    pCSD->DeviceSize |= (tmp << 8U);
 8002976:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 800297a:	610a      	str	r2, [r1, #16]
    pCSD->DeviceSize |= (tmp);
 800297c:	690c      	ldr	r4, [r1, #16]
 800297e:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8002982:	4322      	orrs	r2, r4
 8002984:	610a      	str	r2, [r1, #16]
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 8002986:	690a      	ldr	r2, [r1, #16]
 8002988:	0292      	lsls	r2, r2, #10
 800298a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800298e:	6542      	str	r2, [r0, #84]	; 0x54
 8002990:	65c2      	str	r2, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 8002992:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002996:	f3c3 2307 	ubfx	r3, r3, #8, #8
 800299a:	6582      	str	r2, [r0, #88]	; 0x58
 800299c:	e794      	b.n	80028c8 <HAL_SD_GetCardCSD+0xce>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 800299e:	6803      	ldr	r3, [r0, #0]
 80029a0:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80029a4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80029a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80029a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029ac:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80029ae:	2301      	movs	r3, #1
 80029b0:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 80029b4:	4618      	mov	r0, r3
 80029b6:	bd30      	pop	{r4, r5, pc}

080029b8 <HAL_SD_InitCard>:
{
 80029b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029ba:	b099      	sub	sp, #100	; 0x64
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80029bc:	2500      	movs	r5, #0
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80029be:	2376      	movs	r3, #118	; 0x76
 80029c0:	930c      	str	r3, [sp, #48]	; 0x30
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80029c2:	950a      	str	r5, [sp, #40]	; 0x28
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80029c4:	950b      	str	r5, [sp, #44]	; 0x2c
  SDIO_Init(hsd->Instance, Init);
 80029c6:	ab0a      	add	r3, sp, #40	; 0x28
{
 80029c8:	4604      	mov	r4, r0
  SDIO_Init(hsd->Instance, Init);
 80029ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80029ce:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  __HAL_SD_DISABLE(hsd); 
 80029d2:	4e6f      	ldr	r6, [pc, #444]	; (8002b90 <HAL_SD_InitCard+0x1d8>)
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80029d4:	9507      	str	r5, [sp, #28]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80029d6:	9508      	str	r5, [sp, #32]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80029d8:	9509      	str	r5, [sp, #36]	; 0x24
  SDIO_Init(hsd->Instance, Init);
 80029da:	ab07      	add	r3, sp, #28
 80029dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029de:	6820      	ldr	r0, [r4, #0]
 80029e0:	f001 f97a 	bl	8003cd8 <SDIO_Init>
  __HAL_SD_ENABLE(hsd);
 80029e4:	2701      	movs	r7, #1
  __HAL_SD_DISABLE(hsd); 
 80029e6:	6035      	str	r5, [r6, #0]
  SDIO_PowerState_ON(hsd->Instance);
 80029e8:	6820      	ldr	r0, [r4, #0]
 80029ea:	f001 f999 	bl	8003d20 <SDIO_PowerState_ON>
  __HAL_SD_ENABLE(hsd);
 80029ee:	6037      	str	r7, [r6, #0]
  HAL_Delay(2U);
 80029f0:	2002      	movs	r0, #2
 80029f2:	f7fe fac5 	bl	8000f80 <HAL_Delay>
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80029f6:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0U;
 80029f8:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80029fa:	f001 fb05 	bl	8004008 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 80029fe:	4606      	mov	r6, r0
 8002a00:	b968      	cbnz	r0, 8002a1e <HAL_SD_InitCard+0x66>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8002a02:	6820      	ldr	r0, [r4, #0]
 8002a04:	f001 fb28 	bl	8004058 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002a08:	b380      	cbz	r0, 8002a6c <HAL_SD_InitCard+0xb4>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8002a0a:	64a6      	str	r6, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8002a0c:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8002a10:	9b06      	ldr	r3, [sp, #24]
 8002a12:	1c5a      	adds	r2, r3, #1
 8002a14:	42ab      	cmp	r3, r5
 8002a16:	9206      	str	r2, [sp, #24]
 8002a18:	d108      	bne.n	8002a2c <HAL_SD_InitCard+0x74>
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8002a1a:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    hsd->State = HAL_SD_STATE_READY;
 8002a1e:	2001      	movs	r0, #1
 8002a20:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002a24:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002a26:	430e      	orrs	r6, r1
 8002a28:	63a6      	str	r6, [r4, #56]	; 0x38
    return HAL_ERROR;
 8002a2a:	e081      	b.n	8002b30 <HAL_SD_InitCard+0x178>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	6820      	ldr	r0, [r4, #0]
 8002a30:	f001 fb4a 	bl	80040c8 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002a34:	4601      	mov	r1, r0
 8002a36:	b110      	cbz	r0, 8002a3e <HAL_SD_InitCard+0x86>
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002a38:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 8002a3c:	e7ef      	b.n	8002a1e <HAL_SD_InitCard+0x66>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 8002a3e:	6820      	ldr	r0, [r4, #0]
 8002a40:	f001 fb5a 	bl	80040f8 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002a44:	4601      	mov	r1, r0
 8002a46:	2800      	cmp	r0, #0
 8002a48:	d1f6      	bne.n	8002a38 <HAL_SD_InitCard+0x80>
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002a4a:	6820      	ldr	r0, [r4, #0]
 8002a4c:	f001 f983 	bl	8003d56 <SDIO_GetResponse>
    while(validvoltage == 0U)
 8002a50:	2800      	cmp	r0, #0
 8002a52:	dadd      	bge.n	8002a10 <HAL_SD_InitCard+0x58>
    hsd->SdCard.CardType = CARD_SDSC;
 8002a54:	2300      	movs	r3, #0
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8002a56:	6463      	str	r3, [r4, #68]	; 0x44
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 8002a58:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1U;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 8002a60:	f001 f962 	bl	8003d28 <SDIO_GetPowerState>
 8002a64:	bb10      	cbnz	r0, 8002aac <HAL_SD_InitCard+0xf4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002a66:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8002a6a:	e06b      	b.n	8002b44 <HAL_SD_InitCard+0x18c>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8002a6c:	64a7      	str	r7, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8002a6e:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8002a72:	9b06      	ldr	r3, [sp, #24]
 8002a74:	1c5a      	adds	r2, r3, #1
 8002a76:	42ab      	cmp	r3, r5
 8002a78:	9206      	str	r2, [sp, #24]
 8002a7a:	d0ce      	beq.n	8002a1a <HAL_SD_InitCard+0x62>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	6820      	ldr	r0, [r4, #0]
 8002a80:	f001 fb22 	bl	80040c8 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002a84:	4606      	mov	r6, r0
 8002a86:	2800      	cmp	r0, #0
 8002a88:	d1c9      	bne.n	8002a1e <HAL_SD_InitCard+0x66>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 8002a8a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002a8e:	6820      	ldr	r0, [r4, #0]
 8002a90:	f001 fb32 	bl	80040f8 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002a94:	4606      	mov	r6, r0
 8002a96:	2800      	cmp	r0, #0
 8002a98:	d1c1      	bne.n	8002a1e <HAL_SD_InitCard+0x66>
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002a9a:	4601      	mov	r1, r0
 8002a9c:	6820      	ldr	r0, [r4, #0]
 8002a9e:	f001 f95a 	bl	8003d56 <SDIO_GetResponse>
    while(validvoltage == 0U)
 8002aa2:	0fc3      	lsrs	r3, r0, #31
 8002aa4:	d0e5      	beq.n	8002a72 <HAL_SD_InitCard+0xba>
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8002aa6:	0042      	lsls	r2, r0, #1
 8002aa8:	d5d4      	bpl.n	8002a54 <HAL_SD_InitCard+0x9c>
 8002aaa:	e7d4      	b.n	8002a56 <HAL_SD_InitCard+0x9e>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002aac:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002aae:	2b03      	cmp	r3, #3
 8002ab0:	d01a      	beq.n	8002ae8 <HAL_SD_InitCard+0x130>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8002ab2:	6820      	ldr	r0, [r4, #0]
 8002ab4:	f001 fb51 	bl	800415a <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002ab8:	4605      	mov	r5, r0
 8002aba:	2800      	cmp	r0, #0
 8002abc:	d142      	bne.n	8002b44 <HAL_SD_InitCard+0x18c>
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002abe:	4601      	mov	r1, r0
 8002ac0:	6820      	ldr	r0, [r4, #0]
 8002ac2:	f001 f948 	bl	8003d56 <SDIO_GetResponse>
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002ac6:	2104      	movs	r1, #4
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002ac8:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002aca:	6820      	ldr	r0, [r4, #0]
 8002acc:	f001 f943 	bl	8003d56 <SDIO_GetResponse>
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002ad0:	2108      	movs	r1, #8
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002ad2:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002ad4:	6820      	ldr	r0, [r4, #0]
 8002ad6:	f001 f93e 	bl	8003d56 <SDIO_GetResponse>
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002ada:	210c      	movs	r1, #12
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002adc:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002ade:	6820      	ldr	r0, [r4, #0]
 8002ae0:	f001 f939 	bl	8003d56 <SDIO_GetResponse>
 8002ae4:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002ae8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002aea:	2b03      	cmp	r3, #3
 8002aec:	d122      	bne.n	8002b34 <HAL_SD_InitCard+0x17c>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002aee:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002af0:	2b03      	cmp	r3, #3
 8002af2:	d12e      	bne.n	8002b52 <HAL_SD_InitCard+0x19a>
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8002af4:	2104      	movs	r1, #4
 8002af6:	6820      	ldr	r0, [r4, #0]
 8002af8:	f001 f92d 	bl	8003d56 <SDIO_GetResponse>
 8002afc:	0d00      	lsrs	r0, r0, #20
 8002afe:	64e0      	str	r0, [r4, #76]	; 0x4c
  HAL_SD_GetCardCSD(hsd, &CSD);
 8002b00:	a90d      	add	r1, sp, #52	; 0x34
 8002b02:	4620      	mov	r0, r4
 8002b04:	f7ff fe79 	bl	80027fa <HAL_SD_GetCardCSD>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8002b08:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002b0a:	6820      	ldr	r0, [r4, #0]
 8002b0c:	0412      	lsls	r2, r2, #16
 8002b0e:	2300      	movs	r3, #0
 8002b10:	f001 fa62 	bl	8003fd8 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002b14:	4605      	mov	r5, r0
 8002b16:	b9a8      	cbnz	r0, 8002b44 <HAL_SD_InitCard+0x18c>
  SDIO_Init(hsd->Instance, hsd->Init);
 8002b18:	f104 0310 	add.w	r3, r4, #16
 8002b1c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002b20:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002b24:	1d23      	adds	r3, r4, #4
 8002b26:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b28:	6820      	ldr	r0, [r4, #0]
 8002b2a:	f001 f8d5 	bl	8003cd8 <SDIO_Init>
  return HAL_OK;
 8002b2e:	4628      	mov	r0, r5
}
 8002b30:	b019      	add	sp, #100	; 0x64
 8002b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8002b34:	f10d 0116 	add.w	r1, sp, #22
 8002b38:	6820      	ldr	r0, [r4, #0]
 8002b3a:	f001 fb39 	bl	80041b0 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002b3e:	4605      	mov	r5, r0
 8002b40:	2800      	cmp	r0, #0
 8002b42:	d0d4      	beq.n	8002aee <HAL_SD_InitCard+0x136>
    hsd->State = HAL_SD_STATE_READY;
 8002b44:	2001      	movs	r0, #1
 8002b46:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002b4a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b4c:	431d      	orrs	r5, r3
 8002b4e:	63a5      	str	r5, [r4, #56]	; 0x38
 8002b50:	e7ee      	b.n	8002b30 <HAL_SD_InitCard+0x178>
    hsd->SdCard.RelCardAdd = sd_rca;
 8002b52:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8002b56:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002b58:	6820      	ldr	r0, [r4, #0]
 8002b5a:	0409      	lsls	r1, r1, #16
 8002b5c:	f001 fb12 	bl	8004184 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002b60:	4605      	mov	r5, r0
 8002b62:	2800      	cmp	r0, #0
 8002b64:	d1ee      	bne.n	8002b44 <HAL_SD_InitCard+0x18c>
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002b66:	4601      	mov	r1, r0
 8002b68:	6820      	ldr	r0, [r4, #0]
 8002b6a:	f001 f8f4 	bl	8003d56 <SDIO_GetResponse>
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002b6e:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002b70:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002b72:	6820      	ldr	r0, [r4, #0]
 8002b74:	f001 f8ef 	bl	8003d56 <SDIO_GetResponse>
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002b78:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002b7a:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002b7c:	6820      	ldr	r0, [r4, #0]
 8002b7e:	f001 f8ea 	bl	8003d56 <SDIO_GetResponse>
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002b82:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002b84:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002b86:	6820      	ldr	r0, [r4, #0]
 8002b88:	f001 f8e5 	bl	8003d56 <SDIO_GetResponse>
 8002b8c:	6720      	str	r0, [r4, #112]	; 0x70
 8002b8e:	e7b1      	b.n	8002af4 <HAL_SD_InitCard+0x13c>
 8002b90:	422580a0 	.word	0x422580a0

08002b94 <HAL_SD_Init>:
{
 8002b94:	b510      	push	{r4, lr}
  if(hsd == NULL)
 8002b96:	4604      	mov	r4, r0
 8002b98:	b1a0      	cbz	r0, 8002bc4 <HAL_SD_Init+0x30>
  if(hsd->State == HAL_SD_STATE_RESET)
 8002b9a:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8002b9e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002ba2:	b913      	cbnz	r3, 8002baa <HAL_SD_Init+0x16>
    hsd->Lock = HAL_UNLOCKED;
 8002ba4:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 8002ba6:	f004 fb71 	bl	800728c <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 8002baa:	2303      	movs	r3, #3
 8002bac:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  HAL_SD_InitCard(hsd);
 8002bb0:	4620      	mov	r0, r4
 8002bb2:	f7ff ff01 	bl	80029b8 <HAL_SD_InitCard>
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bb6:	2000      	movs	r0, #0
  hsd->State = HAL_SD_STATE_READY;
 8002bb8:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bba:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8002bbc:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 8002bbe:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8002bc2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002bc4:	2001      	movs	r0, #1
}
 8002bc6:	bd10      	pop	{r4, pc}

08002bc8 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8002bc8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002bca:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8002bcc:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002bce:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8002bd0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002bd2:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8002bd4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002bd6:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8002bd8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002bda:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8002bdc:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002bde:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8002be0:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002be2:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8002be4:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002be6:	61cb      	str	r3, [r1, #28]
}
 8002be8:	2000      	movs	r0, #0
 8002bea:	4770      	bx	lr

08002bec <HAL_SD_ConfigWideBusOperation>:
{
 8002bec:	b570      	push	{r4, r5, r6, lr}
  hsd->State = HAL_SD_STATE_BUSY;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002bf4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002bf6:	2b03      	cmp	r3, #3
{
 8002bf8:	b08a      	sub	sp, #40	; 0x28
 8002bfa:	4604      	mov	r4, r0
 8002bfc:	460e      	mov	r6, r1
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002bfe:	d002      	beq.n	8002c06 <HAL_SD_ConfigWideBusOperation+0x1a>
    if(WideMode == SDIO_BUS_WIDE_8B)
 8002c00:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002c04:	d103      	bne.n	8002c0e <HAL_SD_ConfigWideBusOperation+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002c06:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c0c:	e056      	b.n	8002cbc <HAL_SD_ConfigWideBusOperation+0xd0>
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8002c0e:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8002c12:	d12d      	bne.n	8002c70 <HAL_SD_ConfigWideBusOperation+0x84>
  uint32_t scr[2U] = {0U, 0U};
 8002c14:	2100      	movs	r1, #0
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8002c16:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0U, 0U};
 8002c18:	9104      	str	r1, [sp, #16]
 8002c1a:	9105      	str	r1, [sp, #20]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8002c1c:	f001 f89b 	bl	8003d56 <SDIO_GetResponse>
 8002c20:	0180      	lsls	r0, r0, #6
 8002c22:	d420      	bmi.n	8002c66 <HAL_SD_ConfigWideBusOperation+0x7a>
  errorstate = SD_FindSCR(hsd, scr);
 8002c24:	a904      	add	r1, sp, #16
 8002c26:	4620      	mov	r0, r4
 8002c28:	f7ff fc5d 	bl	80024e6 <SD_FindSCR>
  if(errorstate != HAL_OK)
 8002c2c:	b960      	cbnz	r0, 8002c48 <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8002c2e:	9b05      	ldr	r3, [sp, #20]
 8002c30:	0359      	lsls	r1, r3, #13
 8002c32:	d51a      	bpl.n	8002c6a <HAL_SD_ConfigWideBusOperation+0x7e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002c34:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002c36:	6820      	ldr	r0, [r4, #0]
 8002c38:	0409      	lsls	r1, r1, #16
 8002c3a:	f001 fa45 	bl	80040c8 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_OK)
 8002c3e:	b918      	cbnz	r0, 8002c48 <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8002c40:	2102      	movs	r1, #2
 8002c42:	6820      	ldr	r0, [r4, #0]
 8002c44:	f001 fb38 	bl	80042b8 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8002c48:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c4a:	4318      	orrs	r0, r3
      hsd->ErrorCode |= errorstate;
 8002c4c:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8002c4e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8002c50:	2d00      	cmp	r5, #0
 8002c52:	d035      	beq.n	8002cc0 <HAL_SD_ConfigWideBusOperation+0xd4>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002c54:	6823      	ldr	r3, [r4, #0]
 8002c56:	f240 52ff 	movw	r2, #1535	; 0x5ff
    hsd->State = HAL_SD_STATE_READY;
 8002c5a:	2001      	movs	r0, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002c5c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002c5e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 8002c62:	b00a      	add	sp, #40	; 0x28
 8002c64:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8002c66:	4630      	mov	r0, r6
 8002c68:	e7ee      	b.n	8002c48 <HAL_SD_ConfigWideBusOperation+0x5c>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002c6a:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002c6e:	e7eb      	b.n	8002c48 <HAL_SD_ConfigWideBusOperation+0x5c>
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8002c70:	bb09      	cbnz	r1, 8002cb6 <HAL_SD_ConfigWideBusOperation+0xca>
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8002c72:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0U, 0U};
 8002c74:	9104      	str	r1, [sp, #16]
 8002c76:	9105      	str	r1, [sp, #20]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8002c78:	f001 f86d 	bl	8003d56 <SDIO_GetResponse>
 8002c7c:	0182      	lsls	r2, r0, #6
 8002c7e:	d414      	bmi.n	8002caa <HAL_SD_ConfigWideBusOperation+0xbe>
  errorstate = SD_FindSCR(hsd, scr);
 8002c80:	a904      	add	r1, sp, #16
 8002c82:	4620      	mov	r0, r4
 8002c84:	f7ff fc2f 	bl	80024e6 <SD_FindSCR>
  if(errorstate != HAL_OK)
 8002c88:	b960      	cbnz	r0, 8002ca4 <HAL_SD_ConfigWideBusOperation+0xb8>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8002c8a:	9b05      	ldr	r3, [sp, #20]
 8002c8c:	03db      	lsls	r3, r3, #15
 8002c8e:	d50f      	bpl.n	8002cb0 <HAL_SD_ConfigWideBusOperation+0xc4>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002c90:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002c92:	6820      	ldr	r0, [r4, #0]
 8002c94:	0409      	lsls	r1, r1, #16
 8002c96:	f001 fa17 	bl	80040c8 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_OK)
 8002c9a:	b918      	cbnz	r0, 8002ca4 <HAL_SD_ConfigWideBusOperation+0xb8>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8002c9c:	4601      	mov	r1, r0
 8002c9e:	6820      	ldr	r0, [r4, #0]
 8002ca0:	f001 fb0a 	bl	80042b8 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8002ca4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002ca6:	4308      	orrs	r0, r1
 8002ca8:	e7d0      	b.n	8002c4c <HAL_SD_ConfigWideBusOperation+0x60>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8002caa:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002cae:	e7f9      	b.n	8002ca4 <HAL_SD_ConfigWideBusOperation+0xb8>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002cb0:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002cb4:	e7f6      	b.n	8002ca4 <HAL_SD_ConfigWideBusOperation+0xb8>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002cb6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002cb8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002cbc:	63a3      	str	r3, [r4, #56]	; 0x38
 8002cbe:	e7c6      	b.n	8002c4e <HAL_SD_ConfigWideBusOperation+0x62>
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8002cc0:	6863      	ldr	r3, [r4, #4]
 8002cc2:	9304      	str	r3, [sp, #16]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8002cc4:	68a3      	ldr	r3, [r4, #8]
 8002cc6:	9305      	str	r3, [sp, #20]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8002cc8:	68e3      	ldr	r3, [r4, #12]
 8002cca:	9306      	str	r3, [sp, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8002ccc:	6963      	ldr	r3, [r4, #20]
 8002cce:	9308      	str	r3, [sp, #32]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8002cd0:	69a3      	ldr	r3, [r4, #24]
 8002cd2:	9309      	str	r3, [sp, #36]	; 0x24
    Init.BusWide             = WideMode;
 8002cd4:	9607      	str	r6, [sp, #28]
    SDIO_Init(hsd->Instance, Init);
 8002cd6:	ab0a      	add	r3, sp, #40	; 0x28
 8002cd8:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8002cdc:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002ce0:	ab04      	add	r3, sp, #16
 8002ce2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ce4:	6820      	ldr	r0, [r4, #0]
 8002ce6:	f000 fff7 	bl	8003cd8 <SDIO_Init>
  hsd->State = HAL_SD_STATE_READY;
 8002cea:	2301      	movs	r3, #1
 8002cec:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8002cf0:	4628      	mov	r0, r5
 8002cf2:	e7b6      	b.n	8002c62 <HAL_SD_ConfigWideBusOperation+0x76>

08002cf4 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002cf4:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8002cf6:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002cf8:	0409      	lsls	r1, r1, #16
{
 8002cfa:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002cfc:	6800      	ldr	r0, [r0, #0]
 8002cfe:	f001 faab 	bl	8004258 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_OK)
 8002d02:	4601      	mov	r1, r0
 8002d04:	b928      	cbnz	r0, 8002d12 <HAL_SD_GetCardState+0x1e>
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002d06:	6820      	ldr	r0, [r4, #0]
 8002d08:	f001 f825 	bl	8003d56 <SDIO_GetResponse>
  return cardstate;
 8002d0c:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 8002d10:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 8002d12:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002d14:	4319      	orrs	r1, r3
 8002d16:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 8002d18:	2000      	movs	r0, #0
 8002d1a:	e7f7      	b.n	8002d0c <HAL_SD_GetCardState+0x18>

08002d1c <SD_DMAError>:
{
 8002d1c:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8002d1e:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if((hsd->hdmarx->ErrorCode == HAL_DMA_ERROR_TE) || (hsd->hdmatx->ErrorCode == HAL_DMA_ERROR_TE))
 8002d20:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002d22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d003      	beq.n	8002d30 <SD_DMAError+0x14>
 8002d28:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d11b      	bne.n	8002d68 <SD_DMAError+0x4c>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002d30:	6823      	ldr	r3, [r4, #0]
 8002d32:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8002d36:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8002d38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d3a:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8002d3e:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8002d40:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002d42:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002d46:	63a3      	str	r3, [r4, #56]	; 0x38
    CardState = HAL_SD_GetCardState(hsd);
 8002d48:	4620      	mov	r0, r4
 8002d4a:	f7ff ffd3 	bl	8002cf4 <HAL_SD_GetCardState>
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8002d4e:	3805      	subs	r0, #5
 8002d50:	b2c0      	uxtb	r0, r0
 8002d52:	2801      	cmp	r0, #1
 8002d54:	d805      	bhi.n	8002d62 <SD_DMAError+0x46>
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8002d56:	6820      	ldr	r0, [r4, #0]
 8002d58:	f001 f924 	bl	8003fa4 <SDMMC_CmdStopTransfer>
 8002d5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002d5e:	4318      	orrs	r0, r3
 8002d60:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State= HAL_SD_STATE_READY;
 8002d62:	2301      	movs	r3, #1
 8002d64:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  HAL_SD_ErrorCallback(hsd);
 8002d68:	4620      	mov	r0, r4
 8002d6a:	f7ff fd27 	bl	80027bc <HAL_SD_ErrorCallback>
 8002d6e:	bd10      	pop	{r4, pc}

08002d70 <SD_DMATxAbort>:
{
 8002d70:	b538      	push	{r3, r4, r5, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8002d72:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->hdmatx != NULL)
 8002d74:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002d76:	b10b      	cbz	r3, 8002d7c <SD_DMATxAbort+0xc>
    hsd->hdmatx = NULL;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	6423      	str	r3, [r4, #64]	; 0x40
  if(hsd->hdmarx == NULL)
 8002d7c:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8002d7e:	b9c5      	cbnz	r5, 8002db2 <SD_DMATxAbort+0x42>
    CardState = HAL_SD_GetCardState(hsd);
 8002d80:	4620      	mov	r0, r4
 8002d82:	f7ff ffb7 	bl	8002cf4 <HAL_SD_GetCardState>
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8002d86:	3805      	subs	r0, #5
    hsd->State = HAL_SD_STATE_READY;
 8002d88:	2301      	movs	r3, #1
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8002d8a:	b2c0      	uxtb	r0, r0
 8002d8c:	4298      	cmp	r0, r3
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002d8e:	63a5      	str	r5, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002d90:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8002d94:	d80d      	bhi.n	8002db2 <SD_DMATxAbort+0x42>
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8002d96:	6820      	ldr	r0, [r4, #0]
 8002d98:	f001 f904 	bl	8003fa4 <SDMMC_CmdStopTransfer>
 8002d9c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002d9e:	4318      	orrs	r0, r3
 8002da0:	63a0      	str	r0, [r4, #56]	; 0x38
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8002da2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        HAL_SD_AbortCallback(hsd);
 8002da4:	4620      	mov	r0, r4
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8002da6:	b113      	cbz	r3, 8002dae <SD_DMATxAbort+0x3e>
        HAL_SD_AbortCallback(hsd);
 8002da8:	f003 fa91 	bl	80062ce <HAL_SD_AbortCallback>
 8002dac:	bd38      	pop	{r3, r4, r5, pc}
        HAL_SD_ErrorCallback(hsd);
 8002dae:	f7ff fd05 	bl	80027bc <HAL_SD_ErrorCallback>
 8002db2:	bd38      	pop	{r3, r4, r5, pc}

08002db4 <SD_DMARxAbort>:
{
 8002db4:	b538      	push	{r3, r4, r5, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8002db6:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->hdmarx != NULL)
 8002db8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002dba:	b10b      	cbz	r3, 8002dc0 <SD_DMARxAbort+0xc>
    hsd->hdmarx = NULL;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	63e3      	str	r3, [r4, #60]	; 0x3c
  if(hsd->hdmatx == NULL)
 8002dc0:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8002dc2:	b9c5      	cbnz	r5, 8002df6 <SD_DMARxAbort+0x42>
    CardState = HAL_SD_GetCardState(hsd);
 8002dc4:	4620      	mov	r0, r4
 8002dc6:	f7ff ff95 	bl	8002cf4 <HAL_SD_GetCardState>
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8002dca:	3805      	subs	r0, #5
    hsd->State = HAL_SD_STATE_READY;
 8002dcc:	2301      	movs	r3, #1
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8002dce:	b2c0      	uxtb	r0, r0
 8002dd0:	4298      	cmp	r0, r3
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002dd2:	63a5      	str	r5, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002dd4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8002dd8:	d80d      	bhi.n	8002df6 <SD_DMARxAbort+0x42>
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8002dda:	6820      	ldr	r0, [r4, #0]
 8002ddc:	f001 f8e2 	bl	8003fa4 <SDMMC_CmdStopTransfer>
 8002de0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002de2:	4318      	orrs	r0, r3
 8002de4:	63a0      	str	r0, [r4, #56]	; 0x38
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8002de6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        HAL_SD_AbortCallback(hsd);
 8002de8:	4620      	mov	r0, r4
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8002dea:	b113      	cbz	r3, 8002df2 <SD_DMARxAbort+0x3e>
        HAL_SD_AbortCallback(hsd);
 8002dec:	f003 fa6f 	bl	80062ce <HAL_SD_AbortCallback>
 8002df0:	bd38      	pop	{r3, r4, r5, pc}
        HAL_SD_ErrorCallback(hsd);
 8002df2:	f7ff fce3 	bl	80027bc <HAL_SD_ErrorCallback>
 8002df6:	bd38      	pop	{r3, r4, r5, pc}

08002df8 <HAL_SD_IRQHandler>:
{
 8002df8:	b570      	push	{r4, r5, r6, lr}
 8002dfa:	4604      	mov	r4, r0
  if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DATAEND) != RESET)
 8002dfc:	6800      	ldr	r0, [r0, #0]
 8002dfe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002e00:	05db      	lsls	r3, r3, #23
 8002e02:	d54d      	bpl.n	8002ea0 <HAL_SD_IRQHandler+0xa8>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND); 
 8002e04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e08:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8002e0a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002e0c:	f423 739d 	bic.w	r3, r3, #314	; 0x13a
 8002e10:	63c3      	str	r3, [r0, #60]	; 0x3c
    if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8002e12:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002e14:	f013 0f08 	tst.w	r3, #8
      if(((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET))
 8002e18:	6b23      	ldr	r3, [r4, #48]	; 0x30
    if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8002e1a:	d01e      	beq.n	8002e5a <HAL_SD_IRQHandler+0x62>
      if(((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET))
 8002e1c:	079e      	lsls	r6, r3, #30
 8002e1e:	d402      	bmi.n	8002e26 <HAL_SD_IRQHandler+0x2e>
 8002e20:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002e22:	069d      	lsls	r5, r3, #26
 8002e24:	d508      	bpl.n	8002e38 <HAL_SD_IRQHandler+0x40>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002e26:	f001 f8bd 	bl	8003fa4 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8002e2a:	b128      	cbz	r0, 8002e38 <HAL_SD_IRQHandler+0x40>
          hsd->ErrorCode |= errorstate;
 8002e2c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002e2e:	4318      	orrs	r0, r3
 8002e30:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8002e32:	4620      	mov	r0, r4
 8002e34:	f7ff fcc2 	bl	80027bc <HAL_SD_ErrorCallback>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002e38:	6823      	ldr	r3, [r4, #0]
 8002e3a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8002e3e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002e40:	2301      	movs	r3, #1
 8002e42:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET))
 8002e46:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002e48:	07d9      	lsls	r1, r3, #31
        HAL_SD_RxCpltCallback(hsd);
 8002e4a:	4620      	mov	r0, r4
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET))
 8002e4c:	d402      	bmi.n	8002e54 <HAL_SD_IRQHandler+0x5c>
 8002e4e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002e50:	079a      	lsls	r2, r3, #30
 8002e52:	d522      	bpl.n	8002e9a <HAL_SD_IRQHandler+0xa2>
        HAL_SD_RxCpltCallback(hsd);
 8002e54:	f003 fa43 	bl	80062de <HAL_SD_RxCpltCallback>
 8002e58:	bd70      	pop	{r4, r5, r6, pc}
    else if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8002e5a:	061b      	lsls	r3, r3, #24
 8002e5c:	f140 809b 	bpl.w	8002f96 <HAL_SD_IRQHandler+0x19e>
      if((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET)
 8002e60:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002e62:	069e      	lsls	r6, r3, #26
 8002e64:	d508      	bpl.n	8002e78 <HAL_SD_IRQHandler+0x80>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002e66:	f001 f89d 	bl	8003fa4 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8002e6a:	b128      	cbz	r0, 8002e78 <HAL_SD_IRQHandler+0x80>
          hsd->ErrorCode |= errorstate;
 8002e6c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002e6e:	4318      	orrs	r0, r3
 8002e70:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8002e72:	4620      	mov	r0, r4
 8002e74:	f7ff fca2 	bl	80027bc <HAL_SD_ErrorCallback>
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) == RESET) && ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == RESET))
 8002e78:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002e7a:	07dd      	lsls	r5, r3, #31
 8002e7c:	f100 808b 	bmi.w	8002f96 <HAL_SD_IRQHandler+0x19e>
 8002e80:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002e82:	0798      	lsls	r0, r3, #30
 8002e84:	f100 8087 	bmi.w	8002f96 <HAL_SD_IRQHandler+0x19e>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8002e88:	6822      	ldr	r2, [r4, #0]
 8002e8a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002e8c:	f023 0308 	bic.w	r3, r3, #8
 8002e90:	62d3      	str	r3, [r2, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8002e92:	2301      	movs	r3, #1
 8002e94:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8002e98:	4620      	mov	r0, r4
 8002e9a:	f003 fa1c 	bl	80062d6 <HAL_SD_TxCpltCallback>
 8002e9e:	bd70      	pop	{r4, r5, r6, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXFIFOHE) != RESET)
 8002ea0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002ea2:	0459      	lsls	r1, r3, #17
 8002ea4:	d510      	bpl.n	8002ec8 <HAL_SD_IRQHandler+0xd0>
static HAL_StatusTypeDef SD_Write_IT(SD_HandleTypeDef *hsd)
{
  uint32_t count = 0U;
  uint32_t* tmp;
  
  tmp = (uint32_t*)hsd->pTxBuffPtr;
 8002ea6:	6a25      	ldr	r5, [r4, #32]
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_TXFIFOHE);
 8002ea8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002eac:	6383      	str	r3, [r0, #56]	; 0x38
 8002eae:	f105 0620 	add.w	r6, r5, #32
  
  /* Write data to SDIO Tx FIFO */
  for(count = 0U; count < 8U; count++)
  {
    SDIO_WriteFIFO(hsd->Instance, (tmp + count));
 8002eb2:	4629      	mov	r1, r5
 8002eb4:	6820      	ldr	r0, [r4, #0]
 8002eb6:	3504      	adds	r5, #4
 8002eb8:	f000 ff2d 	bl	8003d16 <SDIO_WriteFIFO>
  for(count = 0U; count < 8U; count++)
 8002ebc:	42ae      	cmp	r6, r5
 8002ebe:	d1f8      	bne.n	8002eb2 <HAL_SD_IRQHandler+0xba>
  }
  
  hsd->pTxBuffPtr += 8U;
 8002ec0:	6a23      	ldr	r3, [r4, #32]
 8002ec2:	3320      	adds	r3, #32
 8002ec4:	6223      	str	r3, [r4, #32]
 8002ec6:	bd70      	pop	{r4, r5, r6, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXFIFOHF) != RESET)
 8002ec8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002eca:	041a      	lsls	r2, r3, #16
 8002ecc:	d510      	bpl.n	8002ef0 <HAL_SD_IRQHandler+0xf8>
  tmp = (uint32_t*)hsd->pRxBuffPtr;
 8002ece:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXFIFOHF);
 8002ed0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ed4:	1f2e      	subs	r6, r5, #4
 8002ed6:	6383      	str	r3, [r0, #56]	; 0x38
 8002ed8:	351c      	adds	r5, #28
    *(tmp + count) = SDIO_ReadFIFO(hsd->Instance);
 8002eda:	6820      	ldr	r0, [r4, #0]
 8002edc:	f000 ff18 	bl	8003d10 <SDIO_ReadFIFO>
 8002ee0:	f846 0f04 	str.w	r0, [r6, #4]!
  for(count = 0U; count < 8U; count++)
 8002ee4:	42ae      	cmp	r6, r5
 8002ee6:	d1f8      	bne.n	8002eda <HAL_SD_IRQHandler+0xe2>
  hsd->pRxBuffPtr += 8U;
 8002ee8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002eea:	3320      	adds	r3, #32
 8002eec:	62a3      	str	r3, [r4, #40]	; 0x28
 8002eee:	bd70      	pop	{r4, r5, r6, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_TXUNDERR) != RESET)
 8002ef0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002ef2:	f013 0f3a 	tst.w	r3, #58	; 0x3a
 8002ef6:	d04e      	beq.n	8002f96 <HAL_SD_IRQHandler+0x19e>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL) != RESET)
 8002ef8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002efa:	079b      	lsls	r3, r3, #30
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL; 
 8002efc:	bf42      	ittt	mi
 8002efe:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8002f00:	f043 0302 	orrmi.w	r3, r3, #2
 8002f04:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DTIMEOUT) != RESET)
 8002f06:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002f08:	071e      	lsls	r6, r3, #28
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT; 
 8002f0a:	bf42      	ittt	mi
 8002f0c:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8002f0e:	f043 0308 	orrmi.w	r3, r3, #8
 8002f12:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXOVERR) != RESET)
 8002f14:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002f16:	069d      	lsls	r5, r3, #26
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN; 
 8002f18:	bf42      	ittt	mi
 8002f1a:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8002f1c:	f043 0320 	orrmi.w	r3, r3, #32
 8002f20:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXUNDERR) != RESET)
 8002f22:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002f24:	06d9      	lsls	r1, r3, #27
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN; 
 8002f26:	bf42      	ittt	mi
 8002f28:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8002f2a:	f043 0310 	orrmi.w	r3, r3, #16
 8002f2e:	63a3      	strmi	r3, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002f30:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8002f34:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8002f36:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002f38:	f423 739d 	bic.w	r3, r3, #314	; 0x13a
 8002f3c:	63c3      	str	r3, [r0, #60]	; 0x3c
    if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8002f3e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002f40:	061a      	lsls	r2, r3, #24
 8002f42:	d51f      	bpl.n	8002f84 <HAL_SD_IRQHandler+0x18c>
      if(hsd->hdmatx != NULL)
 8002f44:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002f46:	b148      	cbz	r0, 8002f5c <HAL_SD_IRQHandler+0x164>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8002f48:	4b13      	ldr	r3, [pc, #76]	; (8002f98 <HAL_SD_IRQHandler+0x1a0>)
 8002f4a:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8002f4c:	f7fe fb8a 	bl	8001664 <HAL_DMA_Abort_IT>
 8002f50:	b308      	cbz	r0, 8002f96 <HAL_SD_IRQHandler+0x19e>
          SD_DMATxAbort(hsd->hdmatx);
 8002f52:	6c20      	ldr	r0, [r4, #64]	; 0x40
}
 8002f54:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          SD_DMATxAbort(hsd->hdmatx);
 8002f58:	f7ff bf0a 	b.w	8002d70 <SD_DMATxAbort>
      else if(hsd->hdmarx != NULL)
 8002f5c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002f5e:	b148      	cbz	r0, 8002f74 <HAL_SD_IRQHandler+0x17c>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8002f60:	4b0e      	ldr	r3, [pc, #56]	; (8002f9c <HAL_SD_IRQHandler+0x1a4>)
 8002f62:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8002f64:	f7fe fb7e 	bl	8001664 <HAL_DMA_Abort_IT>
 8002f68:	b1a8      	cbz	r0, 8002f96 <HAL_SD_IRQHandler+0x19e>
          SD_DMARxAbort(hsd->hdmarx);
 8002f6a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
}
 8002f6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          SD_DMARxAbort(hsd->hdmarx);
 8002f70:	f7ff bf20 	b.w	8002db4 <SD_DMARxAbort>
        hsd->State = HAL_SD_STATE_READY;
 8002f74:	2301      	movs	r3, #1
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002f76:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002f78:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_AbortCallback(hsd);
 8002f7c:	4620      	mov	r0, r4
 8002f7e:	f003 f9a6 	bl	80062ce <HAL_SD_AbortCallback>
 8002f82:	bd70      	pop	{r4, r5, r6, pc}
    else if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8002f84:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002f86:	071b      	lsls	r3, r3, #28
 8002f88:	d505      	bpl.n	8002f96 <HAL_SD_IRQHandler+0x19e>
      hsd->State = HAL_SD_STATE_READY;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      HAL_SD_ErrorCallback(hsd);
 8002f90:	4620      	mov	r0, r4
 8002f92:	f7ff fc13 	bl	80027bc <HAL_SD_ErrorCallback>
 8002f96:	bd70      	pop	{r4, r5, r6, pc}
 8002f98:	08002d71 	.word	0x08002d71
 8002f9c:	08002db5 	.word	0x08002db5

08002fa0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002fa0:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8002fa2:	4604      	mov	r4, r0
 8002fa4:	2800      	cmp	r0, #0
 8002fa6:	d036      	beq.n	8003016 <HAL_SPI_Init+0x76>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8002fac:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8002fb0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002fb4:	b91b      	cbnz	r3, 8002fbe <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002fb6:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002fba:	f004 fa51 	bl	8007460 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002fbe:	6821      	ldr	r1, [r4, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002fc0:	68a0      	ldr	r0, [r4, #8]
 8002fc2:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002fc4:	2302      	movs	r3, #2
 8002fc6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002fca:	680b      	ldr	r3, [r1, #0]
 8002fcc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fd0:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002fd2:	6863      	ldr	r3, [r4, #4]
 8002fd4:	4303      	orrs	r3, r0
 8002fd6:	68e0      	ldr	r0, [r4, #12]
 8002fd8:	4303      	orrs	r3, r0
 8002fda:	6920      	ldr	r0, [r4, #16]
 8002fdc:	4303      	orrs	r3, r0
 8002fde:	6960      	ldr	r0, [r4, #20]
 8002fe0:	4303      	orrs	r3, r0
 8002fe2:	69e0      	ldr	r0, [r4, #28]
 8002fe4:	4303      	orrs	r3, r0
 8002fe6:	6a20      	ldr	r0, [r4, #32]
 8002fe8:	4303      	orrs	r3, r0
 8002fea:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002fec:	4303      	orrs	r3, r0
 8002fee:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8002ff2:	4303      	orrs	r3, r0
 8002ff4:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002ff6:	0c12      	lsrs	r2, r2, #16
 8002ff8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002ffa:	f002 0204 	and.w	r2, r2, #4
 8002ffe:	431a      	orrs	r2, r3
 8003000:	604a      	str	r2, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003002:	69cb      	ldr	r3, [r1, #28]
 8003004:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003008:	61cb      	str	r3, [r1, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800300a:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800300c:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800300e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003010:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8003014:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003016:	2001      	movs	r0, #1
}
 8003018:	bd10      	pop	{r4, pc}
	...

0800301c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800301c:	6a03      	ldr	r3, [r0, #32]
 800301e:	f023 0301 	bic.w	r3, r3, #1
 8003022:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003024:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003026:	6842      	ldr	r2, [r0, #4]
{
 8003028:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800302a:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800302c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800302e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003032:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003034:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8003036:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800303a:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800303c:	4c0c      	ldr	r4, [pc, #48]	; (8003070 <TIM_OC1_SetConfig+0x54>)
 800303e:	42a0      	cmp	r0, r4
 8003040:	d009      	beq.n	8003056 <TIM_OC1_SetConfig+0x3a>
 8003042:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003046:	42a0      	cmp	r0, r4
 8003048:	d005      	beq.n	8003056 <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800304a:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800304c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800304e:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003050:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003052:	6203      	str	r3, [r0, #32]
} 
 8003054:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 8003056:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8003058:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 800305a:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800305e:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003060:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003062:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003066:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8003068:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800306c:	4322      	orrs	r2, r4
 800306e:	e7ec      	b.n	800304a <TIM_OC1_SetConfig+0x2e>
 8003070:	40010000 	.word	0x40010000

08003074 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003074:	6a03      	ldr	r3, [r0, #32]
 8003076:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800307a:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800307c:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800307e:	6842      	ldr	r2, [r0, #4]
{
 8003080:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003082:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003084:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8003086:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800308a:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800308c:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800308e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003092:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003096:	4c0e      	ldr	r4, [pc, #56]	; (80030d0 <TIM_OC3_SetConfig+0x5c>)
 8003098:	42a0      	cmp	r0, r4
 800309a:	d009      	beq.n	80030b0 <TIM_OC3_SetConfig+0x3c>
 800309c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80030a0:	42a0      	cmp	r0, r4
 80030a2:	d005      	beq.n	80030b0 <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030a4:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80030a6:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80030a8:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80030aa:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030ac:	6203      	str	r3, [r0, #32]
}
 80030ae:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80030b0:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80030b2:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 80030b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80030b8:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80030bc:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80030be:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80030c2:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80030c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80030c8:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 80030cc:	e7ea      	b.n	80030a4 <TIM_OC3_SetConfig+0x30>
 80030ce:	bf00      	nop
 80030d0:	40010000 	.word	0x40010000

080030d4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80030d4:	6a03      	ldr	r3, [r0, #32]
 80030d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80030da:	6203      	str	r3, [r0, #32]
{
 80030dc:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030de:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80030e0:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030e2:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030e4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80030e6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030ea:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80030ee:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80030f0:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80030f4:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80030f8:	4d09      	ldr	r5, [pc, #36]	; (8003120 <TIM_OC4_SetConfig+0x4c>)
 80030fa:	42a8      	cmp	r0, r5
 80030fc:	d009      	beq.n	8003112 <TIM_OC4_SetConfig+0x3e>
 80030fe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003102:	42a8      	cmp	r0, r5
 8003104:	d005      	beq.n	8003112 <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003106:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003108:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800310a:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800310c:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800310e:	6204      	str	r4, [r0, #32]
}
 8003110:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003112:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003114:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003118:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800311c:	e7f3      	b.n	8003106 <TIM_OC4_SetConfig+0x32>
 800311e:	bf00      	nop
 8003120:	40010000 	.word	0x40010000

08003124 <TIM_SlaveTimer_SetConfig>:
  uint32_t tmpsmcr = 0U;
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

 /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003124:	6803      	ldr	r3, [r0, #0]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003126:	6848      	ldr	r0, [r1, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003128:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800312a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
{
 800312e:	b530      	push	{r4, r5, lr}
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003130:	4302      	orrs	r2, r0

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003132:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003134:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003138:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
  
  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800313a:	2850      	cmp	r0, #80	; 0x50
  htim->Instance->SMCR = tmpsmcr;
 800313c:	609a      	str	r2, [r3, #8]
  switch (sSlaveConfig->InputTrigger)
 800313e:	d021      	beq.n	8003184 <TIM_SlaveTimer_SetConfig+0x60>
 8003140:	d802      	bhi.n	8003148 <TIM_SlaveTimer_SetConfig+0x24>
 8003142:	2840      	cmp	r0, #64	; 0x40
 8003144:	d010      	beq.n	8003168 <TIM_SlaveTimer_SetConfig+0x44>
 8003146:	bd30      	pop	{r4, r5, pc}
 8003148:	2860      	cmp	r0, #96	; 0x60
 800314a:	d02d      	beq.n	80031a8 <TIM_SlaveTimer_SetConfig+0x84>
 800314c:	2870      	cmp	r0, #112	; 0x70
 800314e:	d13d      	bne.n	80031cc <TIM_SlaveTimer_SetConfig+0xa8>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003150:	68ca      	ldr	r2, [r1, #12]
 8003152:	688c      	ldr	r4, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 8003154:	6898      	ldr	r0, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003156:	6909      	ldr	r1, [r1, #16]
 8003158:	4322      	orrs	r2, r4
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800315a:	f420 407f 	bic.w	r0, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800315e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003162:	4302      	orrs	r2, r0

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003164:	609a      	str	r2, [r3, #8]
 8003166:	bd30      	pop	{r4, r5, pc}
      tmpccer = htim->Instance->CCER;
 8003168:	6a18      	ldr	r0, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800316a:	6a1a      	ldr	r2, [r3, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800316c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800316e:	f022 0201 	bic.w	r2, r2, #1
 8003172:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;    
 8003174:	699a      	ldr	r2, [r3, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003176:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800317a:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800317e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;                               
 8003180:	6218      	str	r0, [r3, #32]
    break;
 8003182:	bd30      	pop	{r4, r5, pc}
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003184:	6888      	ldr	r0, [r1, #8]
 8003186:	690d      	ldr	r5, [r1, #16]
  tmpccer = TIMx->CCER;
 8003188:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800318a:	6a1c      	ldr	r4, [r3, #32]
 800318c:	f024 0401 	bic.w	r4, r4, #1
 8003190:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8003192:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003194:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003198:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800319c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 80031a0:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 80031a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031a4:	6219      	str	r1, [r3, #32]
 80031a6:	bd30      	pop	{r4, r5, pc}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031a8:	6a18      	ldr	r0, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80031aa:	688c      	ldr	r4, [r1, #8]
 80031ac:	690d      	ldr	r5, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031ae:	f020 0010 	bic.w	r0, r0, #16
 80031b2:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031b4:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80031b6:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80031b8:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80031bc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80031c0:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 80031c4:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 80031c8:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80031ca:	621a      	str	r2, [r3, #32]
 80031cc:	bd30      	pop	{r4, r5, pc}

080031ce <HAL_TIM_OC_MspInit>:
 80031ce:	4770      	bx	lr

080031d0 <HAL_TIM_IC_MspInit>:
 80031d0:	4770      	bx	lr

080031d2 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80031d2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80031d6:	2b01      	cmp	r3, #1
{
 80031d8:	b570      	push	{r4, r5, r6, lr}
 80031da:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80031de:	d01c      	beq.n	800321a <HAL_TIM_ConfigClockSource+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 80031e0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpsmcr = htim->Instance->SMCR;
 80031e4:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 80031e6:	2201      	movs	r2, #1
 80031e8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 80031ec:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031ee:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80031f2:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80031f6:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80031f8:	680a      	ldr	r2, [r1, #0]
 80031fa:	2a40      	cmp	r2, #64	; 0x40
 80031fc:	d079      	beq.n	80032f2 <HAL_TIM_ConfigClockSource+0x120>
 80031fe:	d819      	bhi.n	8003234 <HAL_TIM_ConfigClockSource+0x62>
 8003200:	2a10      	cmp	r2, #16
 8003202:	f000 8093 	beq.w	800332c <HAL_TIM_ConfigClockSource+0x15a>
 8003206:	d80a      	bhi.n	800321e <HAL_TIM_ConfigClockSource+0x4c>
 8003208:	2a00      	cmp	r2, #0
 800320a:	f000 8089 	beq.w	8003320 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 800320e:	2301      	movs	r3, #1
 8003210:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8003214:	2300      	movs	r3, #0
 8003216:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 800321a:	4618      	mov	r0, r3
}
 800321c:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800321e:	2a20      	cmp	r2, #32
 8003220:	f000 808a 	beq.w	8003338 <HAL_TIM_ConfigClockSource+0x166>
 8003224:	2a30      	cmp	r2, #48	; 0x30
 8003226:	d1f2      	bne.n	800320e <HAL_TIM_ConfigClockSource+0x3c>
   tmpsmcr = TIMx->SMCR;
 8003228:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800322a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800322e:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8003232:	e036      	b.n	80032a2 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8003234:	2a70      	cmp	r2, #112	; 0x70
 8003236:	d036      	beq.n	80032a6 <HAL_TIM_ConfigClockSource+0xd4>
 8003238:	d81b      	bhi.n	8003272 <HAL_TIM_ConfigClockSource+0xa0>
 800323a:	2a50      	cmp	r2, #80	; 0x50
 800323c:	d042      	beq.n	80032c4 <HAL_TIM_ConfigClockSource+0xf2>
 800323e:	2a60      	cmp	r2, #96	; 0x60
 8003240:	d1e5      	bne.n	800320e <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003242:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8003244:	684d      	ldr	r5, [r1, #4]
 8003246:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003248:	f024 0410 	bic.w	r4, r4, #16
 800324c:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800324e:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8003250:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003252:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003256:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800325a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800325e:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8003262:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8003264:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8003266:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003268:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800326c:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8003270:	e017      	b.n	80032a2 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8003272:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003276:	d011      	beq.n	800329c <HAL_TIM_ConfigClockSource+0xca>
 8003278:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800327c:	d1c7      	bne.n	800320e <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800327e:	688a      	ldr	r2, [r1, #8]
 8003280:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003282:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003284:	68c9      	ldr	r1, [r1, #12]
 8003286:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003288:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800328c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003290:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8003292:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003294:	689a      	ldr	r2, [r3, #8]
 8003296:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800329a:	e002      	b.n	80032a2 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800329c:	689a      	ldr	r2, [r3, #8]
 800329e:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80032a2:	609a      	str	r2, [r3, #8]
 80032a4:	e7b3      	b.n	800320e <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80032a6:	688a      	ldr	r2, [r1, #8]
 80032a8:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80032aa:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80032ac:	68c9      	ldr	r1, [r1, #12]
 80032ae:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032b0:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80032b4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80032b8:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80032ba:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80032bc:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032be:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 80032c2:	e7ee      	b.n	80032a2 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80032c4:	684c      	ldr	r4, [r1, #4]
 80032c6:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80032c8:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032ca:	6a1d      	ldr	r5, [r3, #32]
 80032cc:	f025 0501 	bic.w	r5, r5, #1
 80032d0:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80032d2:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032d4:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032d8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032dc:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80032e0:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80032e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032e4:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80032e6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80032e8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80032ec:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 80032f0:	e7d7      	b.n	80032a2 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80032f2:	684c      	ldr	r4, [r1, #4]
 80032f4:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80032f6:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032f8:	6a1d      	ldr	r5, [r3, #32]
 80032fa:	f025 0501 	bic.w	r5, r5, #1
 80032fe:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8003300:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003302:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003306:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800330a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800330e:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8003310:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003312:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8003314:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003316:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800331a:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 800331e:	e7c0      	b.n	80032a2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8003320:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003322:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003326:	f042 0207 	orr.w	r2, r2, #7
 800332a:	e7ba      	b.n	80032a2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800332c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800332e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003332:	f042 0217 	orr.w	r2, r2, #23
 8003336:	e7b4      	b.n	80032a2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8003338:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800333a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800333e:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8003342:	e7ae      	b.n	80032a2 <HAL_TIM_ConfigClockSource+0xd0>

08003344 <HAL_TIM_SlaveConfigSynchronization>:
{
 8003344:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003346:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800334a:	2b01      	cmp	r3, #1
{
 800334c:	4604      	mov	r4, r0
 800334e:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003352:	d015      	beq.n	8003380 <HAL_TIM_SlaveConfigSynchronization+0x3c>
 8003354:	2501      	movs	r5, #1
 8003356:	f880 5038 	strb.w	r5, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 800335a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 800335e:	f7ff fee1 	bl	8003124 <TIM_SlaveTimer_SetConfig>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003362:	6823      	ldr	r3, [r4, #0]
 8003364:	68da      	ldr	r2, [r3, #12]
 8003366:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800336a:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800336c:	68da      	ldr	r2, [r3, #12]
  __HAL_UNLOCK(htim);  
 800336e:	2000      	movs	r0, #0
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003370:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003374:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 8003376:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);  
 800337a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  return HAL_OK;
 800337e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8003380:	4618      	mov	r0, r3
} 
 8003382:	bd38      	pop	{r3, r4, r5, pc}

08003384 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003384:	4a2e      	ldr	r2, [pc, #184]	; (8003440 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8003386:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003388:	4290      	cmp	r0, r2
 800338a:	d012      	beq.n	80033b2 <TIM_Base_SetConfig+0x2e>
 800338c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003390:	d00f      	beq.n	80033b2 <TIM_Base_SetConfig+0x2e>
 8003392:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003396:	4290      	cmp	r0, r2
 8003398:	d00b      	beq.n	80033b2 <TIM_Base_SetConfig+0x2e>
 800339a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800339e:	4290      	cmp	r0, r2
 80033a0:	d007      	beq.n	80033b2 <TIM_Base_SetConfig+0x2e>
 80033a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80033a6:	4290      	cmp	r0, r2
 80033a8:	d003      	beq.n	80033b2 <TIM_Base_SetConfig+0x2e>
 80033aa:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80033ae:	4290      	cmp	r0, r2
 80033b0:	d11d      	bne.n	80033ee <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 80033b2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80033b8:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80033ba:	4a21      	ldr	r2, [pc, #132]	; (8003440 <TIM_Base_SetConfig+0xbc>)
 80033bc:	4290      	cmp	r0, r2
 80033be:	d104      	bne.n	80033ca <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033c0:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80033c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033c6:	4313      	orrs	r3, r2
 80033c8:	e028      	b.n	800341c <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80033ca:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80033ce:	d0f7      	beq.n	80033c0 <TIM_Base_SetConfig+0x3c>
 80033d0:	4a1c      	ldr	r2, [pc, #112]	; (8003444 <TIM_Base_SetConfig+0xc0>)
 80033d2:	4290      	cmp	r0, r2
 80033d4:	d0f4      	beq.n	80033c0 <TIM_Base_SetConfig+0x3c>
 80033d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80033da:	4290      	cmp	r0, r2
 80033dc:	d0f0      	beq.n	80033c0 <TIM_Base_SetConfig+0x3c>
 80033de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80033e2:	4290      	cmp	r0, r2
 80033e4:	d0ec      	beq.n	80033c0 <TIM_Base_SetConfig+0x3c>
 80033e6:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80033ea:	4290      	cmp	r0, r2
 80033ec:	d0e8      	beq.n	80033c0 <TIM_Base_SetConfig+0x3c>
 80033ee:	4a16      	ldr	r2, [pc, #88]	; (8003448 <TIM_Base_SetConfig+0xc4>)
 80033f0:	4290      	cmp	r0, r2
 80033f2:	d0e5      	beq.n	80033c0 <TIM_Base_SetConfig+0x3c>
 80033f4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80033f8:	4290      	cmp	r0, r2
 80033fa:	d0e1      	beq.n	80033c0 <TIM_Base_SetConfig+0x3c>
 80033fc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003400:	4290      	cmp	r0, r2
 8003402:	d0dd      	beq.n	80033c0 <TIM_Base_SetConfig+0x3c>
 8003404:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003408:	4290      	cmp	r0, r2
 800340a:	d0d9      	beq.n	80033c0 <TIM_Base_SetConfig+0x3c>
 800340c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003410:	4290      	cmp	r0, r2
 8003412:	d0d5      	beq.n	80033c0 <TIM_Base_SetConfig+0x3c>
 8003414:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003418:	4290      	cmp	r0, r2
 800341a:	d0d1      	beq.n	80033c0 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 800341c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800341e:	688b      	ldr	r3, [r1, #8]
 8003420:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003422:	680b      	ldr	r3, [r1, #0]
 8003424:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8003426:	4b06      	ldr	r3, [pc, #24]	; (8003440 <TIM_Base_SetConfig+0xbc>)
 8003428:	4298      	cmp	r0, r3
 800342a:	d006      	beq.n	800343a <TIM_Base_SetConfig+0xb6>
 800342c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003430:	4298      	cmp	r0, r3
 8003432:	d002      	beq.n	800343a <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 8003434:	2301      	movs	r3, #1
 8003436:	6143      	str	r3, [r0, #20]
}
 8003438:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 800343a:	690b      	ldr	r3, [r1, #16]
 800343c:	6303      	str	r3, [r0, #48]	; 0x30
 800343e:	e7f9      	b.n	8003434 <TIM_Base_SetConfig+0xb0>
 8003440:	40010000 	.word	0x40010000
 8003444:	40000400 	.word	0x40000400
 8003448:	40014000 	.word	0x40014000

0800344c <HAL_TIM_Base_Init>:
{ 
 800344c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800344e:	4604      	mov	r4, r0
 8003450:	b1a0      	cbz	r0, 800347c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8003452:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003456:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800345a:	b91b      	cbnz	r3, 8003464 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800345c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8003460:	f004 fd1e 	bl	8007ea0 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003464:	2302      	movs	r3, #2
 8003466:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800346a:	6820      	ldr	r0, [r4, #0]
 800346c:	1d21      	adds	r1, r4, #4
 800346e:	f7ff ff89 	bl	8003384 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003472:	2301      	movs	r3, #1
 8003474:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003478:	2000      	movs	r0, #0
 800347a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800347c:	2001      	movs	r0, #1
}
 800347e:	bd10      	pop	{r4, pc}

08003480 <HAL_TIM_OC_Init>:
{
 8003480:	b510      	push	{r4, lr}
  if(htim == NULL)
 8003482:	4604      	mov	r4, r0
 8003484:	b1a0      	cbz	r0, 80034b0 <HAL_TIM_OC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8003486:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800348a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800348e:	b91b      	cbnz	r3, 8003498 <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003490:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_OC_MspInit(htim);
 8003494:	f7ff fe9b 	bl	80031ce <HAL_TIM_OC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003498:	2302      	movs	r3, #2
 800349a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
 800349e:	6820      	ldr	r0, [r4, #0]
 80034a0:	1d21      	adds	r1, r4, #4
 80034a2:	f7ff ff6f 	bl	8003384 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80034a6:	2301      	movs	r3, #1
 80034a8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80034ac:	2000      	movs	r0, #0
 80034ae:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80034b0:	2001      	movs	r0, #1
}
 80034b2:	bd10      	pop	{r4, pc}

080034b4 <HAL_TIM_IC_Init>:
{
 80034b4:	b510      	push	{r4, lr}
  if(htim == NULL)
 80034b6:	4604      	mov	r4, r0
 80034b8:	b1a0      	cbz	r0, 80034e4 <HAL_TIM_IC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80034ba:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80034be:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80034c2:	b91b      	cbnz	r3, 80034cc <HAL_TIM_IC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80034c4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_IC_MspInit(htim);
 80034c8:	f7ff fe82 	bl	80031d0 <HAL_TIM_IC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;   
 80034cc:	2302      	movs	r3, #2
 80034ce:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80034d2:	6820      	ldr	r0, [r4, #0]
 80034d4:	1d21      	adds	r1, r4, #4
 80034d6:	f7ff ff55 	bl	8003384 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80034da:	2301      	movs	r3, #1
 80034dc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80034e0:	2000      	movs	r0, #0
 80034e2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80034e4:	2001      	movs	r0, #1
}
 80034e6:	bd10      	pop	{r4, pc}

080034e8 <TIM_TI1_SetConfig>:
{
 80034e8:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034ea:	6a04      	ldr	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80034ec:	4e1a      	ldr	r6, [pc, #104]	; (8003558 <TIM_TI1_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034ee:	f024 0401 	bic.w	r4, r4, #1
 80034f2:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034f4:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80034f6:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80034f8:	42b0      	cmp	r0, r6
 80034fa:	f024 0403 	bic.w	r4, r4, #3
 80034fe:	d01a      	beq.n	8003536 <TIM_TI1_SetConfig+0x4e>
 8003500:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003504:	d017      	beq.n	8003536 <TIM_TI1_SetConfig+0x4e>
 8003506:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 800350a:	42b0      	cmp	r0, r6
 800350c:	d013      	beq.n	8003536 <TIM_TI1_SetConfig+0x4e>
 800350e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003512:	42b0      	cmp	r0, r6
 8003514:	d00f      	beq.n	8003536 <TIM_TI1_SetConfig+0x4e>
 8003516:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800351a:	42b0      	cmp	r0, r6
 800351c:	d00b      	beq.n	8003536 <TIM_TI1_SetConfig+0x4e>
 800351e:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 8003522:	42b0      	cmp	r0, r6
 8003524:	d007      	beq.n	8003536 <TIM_TI1_SetConfig+0x4e>
 8003526:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 800352a:	42b0      	cmp	r0, r6
 800352c:	d003      	beq.n	8003536 <TIM_TI1_SetConfig+0x4e>
 800352e:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8003532:	42b0      	cmp	r0, r6
 8003534:	d10d      	bne.n	8003552 <TIM_TI1_SetConfig+0x6a>
    tmpccmr1 |= TIM_ICSelection;
 8003536:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003538:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800353a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800353e:	b2db      	uxtb	r3, r3
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003540:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003544:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003548:	431a      	orrs	r2, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800354a:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 800354c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800354e:	6201      	str	r1, [r0, #32]
}
 8003550:	bd70      	pop	{r4, r5, r6, pc}
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003552:	f044 0201 	orr.w	r2, r4, #1
 8003556:	e7ef      	b.n	8003538 <TIM_TI1_SetConfig+0x50>
 8003558:	40010000 	.word	0x40010000

0800355c <HAL_TIM_IC_ConfigChannel>:
{
 800355c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800355e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003562:	2b01      	cmp	r3, #1
{
 8003564:	4604      	mov	r4, r0
 8003566:	460d      	mov	r5, r1
 8003568:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800356c:	d019      	beq.n	80035a2 <HAL_TIM_IC_ConfigChannel+0x46>
 800356e:	2301      	movs	r3, #1
 8003570:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8003574:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  if (Channel == TIM_CHANNEL_1)
 8003578:	b9a2      	cbnz	r2, 80035a4 <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI1_SetConfig(htim->Instance,
 800357a:	68cb      	ldr	r3, [r1, #12]
 800357c:	6820      	ldr	r0, [r4, #0]
 800357e:	c906      	ldmia	r1, {r1, r2}
 8003580:	f7ff ffb2 	bl	80034e8 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003584:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003586:	68a9      	ldr	r1, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003588:	699a      	ldr	r2, [r3, #24]
 800358a:	f022 020c 	bic.w	r2, r2, #12
 800358e:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003590:	699a      	ldr	r2, [r3, #24]
 8003592:	430a      	orrs	r2, r1
 8003594:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8003596:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8003598:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800359a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 800359e:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 80035a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 80035a4:	2a04      	cmp	r2, #4
 80035a6:	688e      	ldr	r6, [r1, #8]
 80035a8:	6823      	ldr	r3, [r4, #0]
 80035aa:	68e8      	ldr	r0, [r5, #12]
 80035ac:	c982      	ldmia	r1, {r1, r7}
 80035ae:	d11f      	bne.n	80035f0 <HAL_TIM_IC_ConfigChannel+0x94>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035b0:	6a1a      	ldr	r2, [r3, #32]
 80035b2:	f022 0210 	bic.w	r2, r2, #16
 80035b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035b8:	699a      	ldr	r2, [r3, #24]
  tmpccer = TIMx->CCER;
 80035ba:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80035bc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80035c0:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80035c4:	0300      	lsls	r0, r0, #12
 80035c6:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035c8:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80035cc:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80035ce:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80035d0:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035d4:	f025 00a0 	bic.w	r0, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80035d8:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 80035da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035dc:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80035de:	699a      	ldr	r2, [r3, #24]
 80035e0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80035e4:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80035e6:	699a      	ldr	r2, [r3, #24]
 80035e8:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 80035ec:	619e      	str	r6, [r3, #24]
 80035ee:	e7d2      	b.n	8003596 <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_3)
 80035f0:	2a08      	cmp	r2, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80035f2:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 80035f4:	d11c      	bne.n	8003630 <HAL_TIM_IC_ConfigChannel+0xd4>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80035f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80035fa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80035fc:	69da      	ldr	r2, [r3, #28]
  tmpccer = TIMx->CCER;
 80035fe:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003600:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr2 |= TIM_ICSelection;
 8003604:	433a      	orrs	r2, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003606:	0100      	lsls	r0, r0, #4
 8003608:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800360a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800360e:	0209      	lsls	r1, r1, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003610:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003612:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003616:	f425 6020 	bic.w	r0, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800361a:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 800361c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800361e:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003620:	69da      	ldr	r2, [r3, #28]
 8003622:	f022 020c 	bic.w	r2, r2, #12
 8003626:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003628:	69da      	ldr	r2, [r3, #28]
 800362a:	4316      	orrs	r6, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800362c:	61de      	str	r6, [r3, #28]
 800362e:	e7b2      	b.n	8003596 <HAL_TIM_IC_ConfigChannel+0x3a>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003630:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003634:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003636:	69da      	ldr	r2, [r3, #28]
  tmpccer = TIMx->CCER;
 8003638:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800363a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800363e:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003642:	0300      	lsls	r0, r0, #12
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003644:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003648:	b280      	uxth	r0, r0
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800364a:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800364c:	4310      	orrs	r0, r2
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800364e:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003652:	f425 4220 	bic.w	r2, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003656:	4311      	orrs	r1, r2
  TIMx->CCMR2 = tmpccmr2;
 8003658:	61d8      	str	r0, [r3, #28]
  TIMx->CCER = tmpccer ;
 800365a:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800365c:	69da      	ldr	r2, [r3, #28]
 800365e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003662:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003664:	69da      	ldr	r2, [r3, #28]
 8003666:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 800366a:	e7df      	b.n	800362c <HAL_TIM_IC_ConfigChannel+0xd0>

0800366c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800366c:	6a03      	ldr	r3, [r0, #32]
 800366e:	f023 0310 	bic.w	r3, r3, #16
 8003672:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003674:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8003676:	6842      	ldr	r2, [r0, #4]
{
 8003678:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 800367a:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800367c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800367e:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003682:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003686:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003688:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800368c:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003690:	4c0d      	ldr	r4, [pc, #52]	; (80036c8 <TIM_OC2_SetConfig+0x5c>)
 8003692:	42a0      	cmp	r0, r4
 8003694:	d009      	beq.n	80036aa <TIM_OC2_SetConfig+0x3e>
 8003696:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800369a:	42a0      	cmp	r0, r4
 800369c:	d005      	beq.n	80036aa <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 800369e:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 80036a0:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 80036a2:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80036a4:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80036a6:	6203      	str	r3, [r0, #32]
}
 80036a8:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80036aa:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80036ac:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 80036ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80036b2:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80036b6:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80036b8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80036bc:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80036be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80036c2:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 80036c6:	e7ea      	b.n	800369e <TIM_OC2_SetConfig+0x32>
 80036c8:	40010000 	.word	0x40010000

080036cc <HAL_TIM_OC_ConfigChannel>:
{
 80036cc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim); 
 80036ce:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80036d2:	2b01      	cmp	r3, #1
{
 80036d4:	4604      	mov	r4, r0
 80036d6:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim); 
 80036da:	d018      	beq.n	800370e <HAL_TIM_OC_ConfigChannel+0x42>
 80036dc:	2301      	movs	r3, #1
 80036de:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 80036e2:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
 80036e6:	461d      	mov	r5, r3
  switch (Channel)
 80036e8:	2a0c      	cmp	r2, #12
 80036ea:	d80b      	bhi.n	8003704 <HAL_TIM_OC_ConfigChannel+0x38>
 80036ec:	e8df f002 	tbb	[pc, r2]
 80036f0:	0a0a0a07 	.word	0x0a0a0a07
 80036f4:	0a0a0a10 	.word	0x0a0a0a10
 80036f8:	0a0a0a14 	.word	0x0a0a0a14
 80036fc:	18          	.byte	0x18
 80036fd:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80036fe:	6820      	ldr	r0, [r4, #0]
 8003700:	f7ff fc8c 	bl	800301c <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim); 
 8003704:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003706:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim); 
 800370a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 800370e:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003710:	6820      	ldr	r0, [r4, #0]
 8003712:	f7ff ffab 	bl	800366c <TIM_OC2_SetConfig>
    break;
 8003716:	e7f5      	b.n	8003704 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003718:	6820      	ldr	r0, [r4, #0]
 800371a:	f7ff fcab 	bl	8003074 <TIM_OC3_SetConfig>
    break;
 800371e:	e7f1      	b.n	8003704 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003720:	6820      	ldr	r0, [r4, #0]
 8003722:	f7ff fcd7 	bl	80030d4 <TIM_OC4_SetConfig>
    break;
 8003726:	e7ed      	b.n	8003704 <HAL_TIM_OC_ConfigChannel+0x38>

08003728 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8003728:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800372c:	2b01      	cmp	r3, #1
{
 800372e:	b510      	push	{r4, lr}
 8003730:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003734:	d018      	beq.n	8003768 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003736:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800373a:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 800373c:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800373e:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003740:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003742:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003746:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8003748:	685a      	ldr	r2, [r3, #4]
 800374a:	4322      	orrs	r2, r4
 800374c:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800374e:	689a      	ldr	r2, [r3, #8]
 8003750:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003754:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003756:	689a      	ldr	r2, [r3, #8]
 8003758:	430a      	orrs	r2, r1
 800375a:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 800375c:	2301      	movs	r3, #1
 800375e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003762:	2300      	movs	r3, #0
 8003764:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8003768:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 800376a:	bd10      	pop	{r4, pc}

0800376c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800376c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003770:	2b01      	cmp	r3, #1
 8003772:	d01f      	beq.n	80037b4 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003774:	68cb      	ldr	r3, [r1, #12]
 8003776:	688a      	ldr	r2, [r1, #8]
 8003778:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800377c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800377e:	684a      	ldr	r2, [r1, #4]
 8003780:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003784:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003786:	680a      	ldr	r2, [r1, #0]
 8003788:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800378c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800378e:	690a      	ldr	r2, [r1, #16]
 8003790:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003794:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003796:	694a      	ldr	r2, [r1, #20]
 8003798:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800379c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800379e:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80037a0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80037a4:	4313      	orrs	r3, r2
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80037a6:	6802      	ldr	r2, [r0, #0]
 80037a8:	6453      	str	r3, [r2, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 80037aa:	2300      	movs	r3, #0
 80037ac:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 80037b0:	4618      	mov	r0, r3
 80037b2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80037b4:	2002      	movs	r0, #2
}
 80037b6:	4770      	bx	lr

080037b8 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80037bc:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80037be:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 80037c0:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80037c2:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80037c4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80037c8:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80037ca:	6133      	str	r3, [r6, #16]
{
 80037cc:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80037ce:	6883      	ldr	r3, [r0, #8]
 80037d0:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 80037d2:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80037d4:	4303      	orrs	r3, r0
 80037d6:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80037d8:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80037dc:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80037de:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80037e2:	430b      	orrs	r3, r1
 80037e4:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80037e6:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80037e8:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80037ea:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80037ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 80037f0:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037f2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 80037f6:	6173      	str	r3, [r6, #20]
 80037f8:	4b7a      	ldr	r3, [pc, #488]	; (80039e4 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037fa:	d17c      	bne.n	80038f6 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80037fc:	429e      	cmp	r6, r3
 80037fe:	d003      	beq.n	8003808 <UART_SetConfig+0x50>
 8003800:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003804:	429e      	cmp	r6, r3
 8003806:	d144      	bne.n	8003892 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003808:	f7fe fa6c 	bl	8001ce4 <HAL_RCC_GetPCLK2Freq>
 800380c:	2519      	movs	r5, #25
 800380e:	fb05 f300 	mul.w	r3, r5, r0
 8003812:	6860      	ldr	r0, [r4, #4]
 8003814:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003818:	0040      	lsls	r0, r0, #1
 800381a:	fbb3 f3f0 	udiv	r3, r3, r0
 800381e:	fbb3 f3f9 	udiv	r3, r3, r9
 8003822:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003826:	f7fe fa5d 	bl	8001ce4 <HAL_RCC_GetPCLK2Freq>
 800382a:	6863      	ldr	r3, [r4, #4]
 800382c:	4368      	muls	r0, r5
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	fbb0 f7f3 	udiv	r7, r0, r3
 8003834:	f7fe fa56 	bl	8001ce4 <HAL_RCC_GetPCLK2Freq>
 8003838:	6863      	ldr	r3, [r4, #4]
 800383a:	4368      	muls	r0, r5
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003842:	fbb3 f3f9 	udiv	r3, r3, r9
 8003846:	fb09 7313 	mls	r3, r9, r3, r7
 800384a:	00db      	lsls	r3, r3, #3
 800384c:	3332      	adds	r3, #50	; 0x32
 800384e:	fbb3 f3f9 	udiv	r3, r3, r9
 8003852:	005b      	lsls	r3, r3, #1
 8003854:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8003858:	f7fe fa44 	bl	8001ce4 <HAL_RCC_GetPCLK2Freq>
 800385c:	6862      	ldr	r2, [r4, #4]
 800385e:	4368      	muls	r0, r5
 8003860:	0052      	lsls	r2, r2, #1
 8003862:	fbb0 faf2 	udiv	sl, r0, r2
 8003866:	f7fe fa3d 	bl	8001ce4 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800386a:	6863      	ldr	r3, [r4, #4]
 800386c:	4368      	muls	r0, r5
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	fbb0 f3f3 	udiv	r3, r0, r3
 8003874:	fbb3 f3f9 	udiv	r3, r3, r9
 8003878:	fb09 a313 	mls	r3, r9, r3, sl
 800387c:	00db      	lsls	r3, r3, #3
 800387e:	3332      	adds	r3, #50	; 0x32
 8003880:	fbb3 f3f9 	udiv	r3, r3, r9
 8003884:	f003 0307 	and.w	r3, r3, #7
 8003888:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800388a:	443b      	add	r3, r7
 800388c:	60b3      	str	r3, [r6, #8]
 800388e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003892:	f7fe fa17 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 8003896:	2519      	movs	r5, #25
 8003898:	fb05 f300 	mul.w	r3, r5, r0
 800389c:	6860      	ldr	r0, [r4, #4]
 800389e:	f04f 0964 	mov.w	r9, #100	; 0x64
 80038a2:	0040      	lsls	r0, r0, #1
 80038a4:	fbb3 f3f0 	udiv	r3, r3, r0
 80038a8:	fbb3 f3f9 	udiv	r3, r3, r9
 80038ac:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80038b0:	f7fe fa08 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 80038b4:	6863      	ldr	r3, [r4, #4]
 80038b6:	4368      	muls	r0, r5
 80038b8:	005b      	lsls	r3, r3, #1
 80038ba:	fbb0 f7f3 	udiv	r7, r0, r3
 80038be:	f7fe fa01 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 80038c2:	6863      	ldr	r3, [r4, #4]
 80038c4:	4368      	muls	r0, r5
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80038cc:	fbb3 f3f9 	udiv	r3, r3, r9
 80038d0:	fb09 7313 	mls	r3, r9, r3, r7
 80038d4:	00db      	lsls	r3, r3, #3
 80038d6:	3332      	adds	r3, #50	; 0x32
 80038d8:	fbb3 f3f9 	udiv	r3, r3, r9
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80038e2:	f7fe f9ef 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 80038e6:	6862      	ldr	r2, [r4, #4]
 80038e8:	4368      	muls	r0, r5
 80038ea:	0052      	lsls	r2, r2, #1
 80038ec:	fbb0 faf2 	udiv	sl, r0, r2
 80038f0:	f7fe f9e8 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 80038f4:	e7b9      	b.n	800386a <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80038f6:	429e      	cmp	r6, r3
 80038f8:	d002      	beq.n	8003900 <UART_SetConfig+0x148>
 80038fa:	4b3b      	ldr	r3, [pc, #236]	; (80039e8 <UART_SetConfig+0x230>)
 80038fc:	429e      	cmp	r6, r3
 80038fe:	d140      	bne.n	8003982 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003900:	f7fe f9f0 	bl	8001ce4 <HAL_RCC_GetPCLK2Freq>
 8003904:	6867      	ldr	r7, [r4, #4]
 8003906:	2519      	movs	r5, #25
 8003908:	f04f 0964 	mov.w	r9, #100	; 0x64
 800390c:	fb05 f300 	mul.w	r3, r5, r0
 8003910:	00bf      	lsls	r7, r7, #2
 8003912:	fbb3 f3f7 	udiv	r3, r3, r7
 8003916:	fbb3 f3f9 	udiv	r3, r3, r9
 800391a:	011f      	lsls	r7, r3, #4
 800391c:	f7fe f9e2 	bl	8001ce4 <HAL_RCC_GetPCLK2Freq>
 8003920:	6863      	ldr	r3, [r4, #4]
 8003922:	4368      	muls	r0, r5
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	fbb0 f8f3 	udiv	r8, r0, r3
 800392a:	f7fe f9db 	bl	8001ce4 <HAL_RCC_GetPCLK2Freq>
 800392e:	6863      	ldr	r3, [r4, #4]
 8003930:	4368      	muls	r0, r5
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	fbb0 f3f3 	udiv	r3, r0, r3
 8003938:	fbb3 f3f9 	udiv	r3, r3, r9
 800393c:	fb09 8313 	mls	r3, r9, r3, r8
 8003940:	011b      	lsls	r3, r3, #4
 8003942:	3332      	adds	r3, #50	; 0x32
 8003944:	fbb3 f3f9 	udiv	r3, r3, r9
 8003948:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800394c:	f7fe f9ca 	bl	8001ce4 <HAL_RCC_GetPCLK2Freq>
 8003950:	6862      	ldr	r2, [r4, #4]
 8003952:	4368      	muls	r0, r5
 8003954:	0092      	lsls	r2, r2, #2
 8003956:	fbb0 faf2 	udiv	sl, r0, r2
 800395a:	f7fe f9c3 	bl	8001ce4 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800395e:	6863      	ldr	r3, [r4, #4]
 8003960:	4368      	muls	r0, r5
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	fbb0 f3f3 	udiv	r3, r0, r3
 8003968:	fbb3 f3f9 	udiv	r3, r3, r9
 800396c:	fb09 a313 	mls	r3, r9, r3, sl
 8003970:	011b      	lsls	r3, r3, #4
 8003972:	3332      	adds	r3, #50	; 0x32
 8003974:	fbb3 f3f9 	udiv	r3, r3, r9
 8003978:	f003 030f 	and.w	r3, r3, #15
 800397c:	ea43 0308 	orr.w	r3, r3, r8
 8003980:	e783      	b.n	800388a <UART_SetConfig+0xd2>
 8003982:	f7fe f99f 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 8003986:	6867      	ldr	r7, [r4, #4]
 8003988:	2519      	movs	r5, #25
 800398a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800398e:	fb05 f300 	mul.w	r3, r5, r0
 8003992:	00bf      	lsls	r7, r7, #2
 8003994:	fbb3 f3f7 	udiv	r3, r3, r7
 8003998:	fbb3 f3f9 	udiv	r3, r3, r9
 800399c:	011f      	lsls	r7, r3, #4
 800399e:	f7fe f991 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 80039a2:	6863      	ldr	r3, [r4, #4]
 80039a4:	4368      	muls	r0, r5
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	fbb0 f8f3 	udiv	r8, r0, r3
 80039ac:	f7fe f98a 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 80039b0:	6863      	ldr	r3, [r4, #4]
 80039b2:	4368      	muls	r0, r5
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80039ba:	fbb3 f3f9 	udiv	r3, r3, r9
 80039be:	fb09 8313 	mls	r3, r9, r3, r8
 80039c2:	011b      	lsls	r3, r3, #4
 80039c4:	3332      	adds	r3, #50	; 0x32
 80039c6:	fbb3 f3f9 	udiv	r3, r3, r9
 80039ca:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80039ce:	f7fe f979 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 80039d2:	6862      	ldr	r2, [r4, #4]
 80039d4:	4368      	muls	r0, r5
 80039d6:	0092      	lsls	r2, r2, #2
 80039d8:	fbb0 faf2 	udiv	sl, r0, r2
 80039dc:	f7fe f972 	bl	8001cc4 <HAL_RCC_GetPCLK1Freq>
 80039e0:	e7bd      	b.n	800395e <UART_SetConfig+0x1a6>
 80039e2:	bf00      	nop
 80039e4:	40011000 	.word	0x40011000
 80039e8:	40011400 	.word	0x40011400

080039ec <HAL_UART_Init>:
{
 80039ec:	b510      	push	{r4, lr}
  if(huart == NULL)
 80039ee:	4604      	mov	r4, r0
 80039f0:	b340      	cbz	r0, 8003a44 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 80039f2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80039f6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80039fa:	b91b      	cbnz	r3, 8003a04 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80039fc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8003a00:	f004 fd12 	bl	8008428 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003a04:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003a06:	2324      	movs	r3, #36	; 0x24
 8003a08:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8003a0c:	68d3      	ldr	r3, [r2, #12]
 8003a0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a12:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003a14:	4620      	mov	r0, r4
 8003a16:	f7ff fecf 	bl	80037b8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a1a:	6823      	ldr	r3, [r4, #0]
 8003a1c:	691a      	ldr	r2, [r3, #16]
 8003a1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a22:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a24:	695a      	ldr	r2, [r3, #20]
 8003a26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a2a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003a2c:	68da      	ldr	r2, [r3, #12]
 8003a2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a32:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a34:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8003a36:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a38:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003a3a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003a3e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8003a42:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003a44:	2001      	movs	r0, #1
}
 8003a46:	bd10      	pop	{r4, pc}

08003a48 <LL_ADC_CommonInit>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8003a48:	4b0e      	ldr	r3, [pc, #56]	; (8003a84 <LL_ADC_CommonInit+0x3c>)
 8003a4a:	4a0f      	ldr	r2, [pc, #60]	; (8003a88 <LL_ADC_CommonInit+0x40>)
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8003a4c:	b530      	push	{r4, r5, lr}
 8003a4e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003a52:	f853 4cf8 	ldr.w	r4, [r3, #-248]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	6892      	ldr	r2, [r2, #8]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 serie, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0U)
 8003a5a:	4323      	orrs	r3, r4
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	07db      	lsls	r3, r3, #31
 8003a60:	d40e      	bmi.n	8003a80 <LL_ADC_CommonInit+0x38>
 8003a62:	4c0a      	ldr	r4, [pc, #40]	; (8003a8c <LL_ADC_CommonInit+0x44>)
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8003a64:	6843      	ldr	r3, [r0, #4]
  if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8003a66:	684d      	ldr	r5, [r1, #4]
 8003a68:	680a      	ldr	r2, [r1, #0]
      MODIFY_REG(ADCxy_COMMON->CCR,
 8003a6a:	4023      	ands	r3, r4
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8003a6c:	b125      	cbz	r5, 8003a78 <LL_ADC_CommonInit+0x30>
      MODIFY_REG(ADCxy_COMMON->CCR,
 8003a6e:	432b      	orrs	r3, r5
 8003a70:	4313      	orrs	r3, r2
 8003a72:	688a      	ldr	r2, [r1, #8]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	68ca      	ldr	r2, [r1, #12]
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	6043      	str	r3, [r0, #4]
  ErrorStatus status = SUCCESS;
 8003a7c:	2001      	movs	r0, #1
 8003a7e:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8003a80:	2000      	movs	r0, #0
  }
  
  return status;
}
 8003a82:	bd30      	pop	{r4, r5, pc}
 8003a84:	40012000 	.word	0x40012000
 8003a88:	40012200 	.word	0x40012200
 8003a8c:	fffc10e0 	.word	0xfffc10e0

08003a90 <LL_ADC_Init>:
 8003a90:	6883      	ldr	r3, [r0, #8]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8003a92:	07db      	lsls	r3, r3, #31
{
 8003a94:	b510      	push	{r4, lr}
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8003a96:	d411      	bmi.n	8003abc <LL_ADC_Init+0x2c>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 8003a98:	6842      	ldr	r2, [r0, #4]
 8003a9a:	680b      	ldr	r3, [r1, #0]
 8003a9c:	688c      	ldr	r4, [r1, #8]
 8003a9e:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003aa2:	4323      	orrs	r3, r4
 8003aa4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	6043      	str	r3, [r0, #4]
              ,
                 ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );
    
    MODIFY_REG(ADCx->CR2,
 8003aac:	6883      	ldr	r3, [r0, #8]
 8003aae:	684a      	ldr	r2, [r1, #4]
 8003ab0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	6083      	str	r3, [r0, #8]
  ErrorStatus status = SUCCESS;
 8003ab8:	2001      	movs	r0, #1
 8003aba:	bd10      	pop	{r4, pc}

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8003abc:	2000      	movs	r0, #0
  }
  return status;
}
 8003abe:	bd10      	pop	{r4, pc}

08003ac0 <LL_ADC_REG_Init>:
 8003ac0:	6883      	ldr	r3, [r0, #8]
  assert_param(IS_LL_ADC_REG_CONTINUOUS_MODE(ADC_REG_InitStruct->ContinuousMode));
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8003ac2:	07db      	lsls	r3, r3, #31
{
 8003ac4:	b510      	push	{r4, lr}
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8003ac6:	d41b      	bmi.n	8003b00 <LL_ADC_REG_Init+0x40>
    /* Note: On this STM32 serie, ADC trigger edge is set when starting       */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
    {
      MODIFY_REG(ADCx->CR1,
 8003ac8:	6843      	ldr	r3, [r0, #4]
  if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8003aca:	684a      	ldr	r2, [r1, #4]
      MODIFY_REG(ADCx->CR1,
 8003acc:	f423 4368 	bic.w	r3, r3, #59392	; 0xe800
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8003ad0:	b112      	cbz	r2, 8003ad8 <LL_ADC_REG_Init+0x18>
      MODIFY_REG(ADCx->CR1,
 8003ad2:	688c      	ldr	r4, [r1, #8]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	4323      	orrs	r3, r4
                 | ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 8003ad8:	6043      	str	r3, [r0, #4]
                   ADC_REG_InitStruct->SequencerLength
                 | LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 8003ada:	6884      	ldr	r4, [r0, #8]
 8003adc:	4b09      	ldr	r3, [pc, #36]	; (8003b04 <LL_ADC_REG_Init+0x44>)
 8003ade:	4023      	ands	r3, r4
 8003ae0:	68cc      	ldr	r4, [r1, #12]
 8003ae2:	4323      	orrs	r3, r4
 8003ae4:	690c      	ldr	r4, [r1, #16]
 8003ae6:	6809      	ldr	r1, [r1, #0]
 8003ae8:	4323      	orrs	r3, r4
 8003aea:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8003aee:	430b      	orrs	r3, r1
 8003af0:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8003af2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003af4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003af8:	4313      	orrs	r3, r2
 8003afa:	62c3      	str	r3, [r0, #44]	; 0x2c
  ErrorStatus status = SUCCESS;
 8003afc:	2001      	movs	r0, #1
 8003afe:	bd10      	pop	{r4, pc}
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8003b00:	2000      	movs	r0, #0
  }
  return status;
}
 8003b02:	bd10      	pop	{r4, pc}
 8003b04:	c0fffcfd 	.word	0xc0fffcfd

08003b08 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003b08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003b0c:	680a      	ldr	r2, [r1, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b0e:	fa92 f4a2 	rbit	r4, r2

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8003b12:	f04f 0e01 	mov.w	lr, #1
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003b16:	fab4 f484 	clz	r4, r4
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003b1a:	2503      	movs	r5, #3
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003b1c:	270f      	movs	r7, #15
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003b1e:	fa32 f304 	lsrs.w	r3, r2, r4
 8003b22:	d10d      	bne.n	8003b40 <LL_GPIO_Init+0x38>
      }
    }
    pinpos++;
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003b24:	684b      	ldr	r3, [r1, #4]
 8003b26:	3b01      	subs	r3, #1
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d806      	bhi.n	8003b3a <LL_GPIO_Init+0x32>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003b2c:	6843      	ldr	r3, [r0, #4]
 8003b2e:	68c9      	ldr	r1, [r1, #12]
 8003b30:	ea23 0302 	bic.w	r3, r3, r2
 8003b34:	434a      	muls	r2, r1
 8003b36:	431a      	orrs	r2, r3
 8003b38:	6042      	str	r2, [r0, #4]
    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);

  }
  return (SUCCESS);
}
 8003b3a:	2001      	movs	r0, #1
 8003b3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8003b40:	fa0e f304 	lsl.w	r3, lr, r4
    if (currentpin)
 8003b44:	4013      	ands	r3, r2
 8003b46:	d069      	beq.n	8003c1c <LL_GPIO_Init+0x114>
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003b48:	f8d1 8004 	ldr.w	r8, [r1, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003b4c:	f8d0 9000 	ldr.w	r9, [r0]
 8003b50:	fa93 fca3 	rbit	ip, r3
 8003b54:	fabc fc8c 	clz	ip, ip
 8003b58:	fa93 f6a3 	rbit	r6, r3
 8003b5c:	fab6 f686 	clz	r6, r6
 8003b60:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8003b64:	fa05 fc0c 	lsl.w	ip, r5, ip
 8003b68:	0076      	lsls	r6, r6, #1
 8003b6a:	ea29 0c0c 	bic.w	ip, r9, ip
 8003b6e:	fa08 f606 	lsl.w	r6, r8, r6
 8003b72:	ea4c 0606 	orr.w	r6, ip, r6
 8003b76:	6006      	str	r6, [r0, #0]
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003b78:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8003b7c:	2e01      	cmp	r6, #1
 8003b7e:	d816      	bhi.n	8003bae <LL_GPIO_Init+0xa6>
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003b80:	6886      	ldr	r6, [r0, #8]
 8003b82:	fa93 fca3 	rbit	ip, r3
 8003b86:	fabc fc8c 	clz	ip, ip
 8003b8a:	fa93 f9a3 	rbit	r9, r3
 8003b8e:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8003b92:	fa05 fc0c 	lsl.w	ip, r5, ip
 8003b96:	ea26 0c0c 	bic.w	ip, r6, ip
 8003b9a:	fab9 f989 	clz	r9, r9
 8003b9e:	688e      	ldr	r6, [r1, #8]
 8003ba0:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8003ba4:	fa06 f609 	lsl.w	r6, r6, r9
 8003ba8:	ea4c 0606 	orr.w	r6, ip, r6
 8003bac:	6086      	str	r6, [r0, #8]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003bae:	68c6      	ldr	r6, [r0, #12]
 8003bb0:	fa93 fca3 	rbit	ip, r3
 8003bb4:	fabc fc8c 	clz	ip, ip
 8003bb8:	fa93 f9a3 	rbit	r9, r3
 8003bbc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8003bc0:	fa05 fc0c 	lsl.w	ip, r5, ip
 8003bc4:	ea26 0c0c 	bic.w	ip, r6, ip
 8003bc8:	fab9 f989 	clz	r9, r9
 8003bcc:	690e      	ldr	r6, [r1, #16]
 8003bce:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8003bd2:	fa06 f609 	lsl.w	r6, r6, r9
 8003bd6:	ea4c 0606 	orr.w	r6, ip, r6
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003bda:	f1b8 0f02 	cmp.w	r8, #2
 8003bde:	60c6      	str	r6, [r0, #12]
 8003be0:	d11c      	bne.n	8003c1c <LL_GPIO_Init+0x114>
 8003be2:	fa93 f6a3 	rbit	r6, r3
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003be6:	fab6 f686 	clz	r6, r6
 8003bea:	2e07      	cmp	r6, #7
 8003bec:	f8d1 c014 	ldr.w	ip, [r1, #20]
 8003bf0:	dc16      	bgt.n	8003c20 <LL_GPIO_Init+0x118>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8003bf2:	f8d0 8020 	ldr.w	r8, [r0, #32]
 8003bf6:	fa93 f6a3 	rbit	r6, r3
 8003bfa:	fab6 f686 	clz	r6, r6
 8003bfe:	fa93 f3a3 	rbit	r3, r3
 8003c02:	fab3 f383 	clz	r3, r3
 8003c06:	00b6      	lsls	r6, r6, #2
 8003c08:	fa07 f606 	lsl.w	r6, r7, r6
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	ea28 0606 	bic.w	r6, r8, r6
 8003c12:	fa0c fc03 	lsl.w	ip, ip, r3
 8003c16:	ea46 060c 	orr.w	r6, r6, ip
 8003c1a:	6206      	str	r6, [r0, #32]
    pinpos++;
 8003c1c:	3401      	adds	r4, #1
 8003c1e:	e77e      	b.n	8003b1e <LL_GPIO_Init+0x16>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003c20:	f8d0 8024 	ldr.w	r8, [r0, #36]	; 0x24
 8003c24:	0a1b      	lsrs	r3, r3, #8
 8003c26:	fa93 f6a3 	rbit	r6, r3
 8003c2a:	fab6 f686 	clz	r6, r6
 8003c2e:	fa93 f3a3 	rbit	r3, r3
 8003c32:	fab3 f383 	clz	r3, r3
 8003c36:	00b6      	lsls	r6, r6, #2
 8003c38:	fa07 f606 	lsl.w	r6, r7, r6
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	ea28 0606 	bic.w	r6, r8, r6
 8003c42:	fa0c f303 	lsl.w	r3, ip, r3
 8003c46:	4333      	orrs	r3, r6
 8003c48:	6243      	str	r3, [r0, #36]	; 0x24
 8003c4a:	e7e7      	b.n	8003c1c <LL_GPIO_Init+0x114>

08003c4c <SDMMC_GetCmdResp2>:
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003c4c:	4b11      	ldr	r3, [pc, #68]	; (8003c94 <SDMMC_GetCmdResp2+0x48>)
 8003c4e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	fbb3 f2f2 	udiv	r2, r3, r2
 8003c58:	f241 3388 	movw	r3, #5000	; 0x1388
 8003c5c:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8003c5e:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8003c62:	d314      	bcc.n	8003c8e <SDMMC_GetCmdResp2+0x42>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8003c64:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003c66:	f012 0f45 	tst.w	r2, #69	; 0x45
 8003c6a:	d0f8      	beq.n	8003c5e <SDMMC_GetCmdResp2+0x12>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8003c6c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003c6e:	075b      	lsls	r3, r3, #29
 8003c70:	d503      	bpl.n	8003c7a <SDMMC_GetCmdResp2+0x2e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8003c72:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003c74:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	4770      	bx	lr
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8003c7a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003c7c:	f013 0301 	ands.w	r3, r3, #1
 8003c80:	d001      	beq.n	8003c86 <SDMMC_GetCmdResp2+0x3a>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003c82:	2301      	movs	r3, #1
 8003c84:	e7f6      	b.n	8003c74 <SDMMC_GetCmdResp2+0x28>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8003c86:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003c8a:	6382      	str	r2, [r0, #56]	; 0x38
 8003c8c:	e7f3      	b.n	8003c76 <SDMMC_GetCmdResp2+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 8003c8e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003c92:	e7f0      	b.n	8003c76 <SDMMC_GetCmdResp2+0x2a>
 8003c94:	20000010 	.word	0x20000010

08003c98 <SDMMC_GetCmdResp3>:
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003c98:	4b0e      	ldr	r3, [pc, #56]	; (8003cd4 <SDMMC_GetCmdResp3+0x3c>)
 8003c9a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	fbb3 f2f2 	udiv	r2, r3, r2
 8003ca4:	f241 3388 	movw	r3, #5000	; 0x1388
 8003ca8:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8003caa:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8003cae:	d30e      	bcc.n	8003cce <SDMMC_GetCmdResp3+0x36>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8003cb0:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003cb2:	f012 0f45 	tst.w	r2, #69	; 0x45
 8003cb6:	d0f8      	beq.n	8003caa <SDMMC_GetCmdResp3+0x12>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8003cb8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003cba:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8003cbe:	bf15      	itete	ne
 8003cc0:	2304      	movne	r3, #4
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8003cc2:	f240 52ff 	movweq	r2, #1535	; 0x5ff
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8003cc6:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8003cc8:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8003cca:	4618      	mov	r0, r3
 8003ccc:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8003cce:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8003cd2:	4770      	bx	lr
 8003cd4:	20000010 	.word	0x20000010

08003cd8 <SDIO_Init>:
{
 8003cd8:	b084      	sub	sp, #16
 8003cda:	b510      	push	{r4, lr}
 8003cdc:	ac03      	add	r4, sp, #12
 8003cde:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 8003ce2:	9904      	ldr	r1, [sp, #16]
 8003ce4:	9b03      	ldr	r3, [sp, #12]
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8003ce6:	6842      	ldr	r2, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 8003ce8:	430b      	orrs	r3, r1
             Init.ClockBypass         |\
 8003cea:	9905      	ldr	r1, [sp, #20]
 8003cec:	430b      	orrs	r3, r1
             Init.ClockPowerSave      |\
 8003cee:	9906      	ldr	r1, [sp, #24]
 8003cf0:	430b      	orrs	r3, r1
             Init.BusWide             |\
 8003cf2:	9907      	ldr	r1, [sp, #28]
 8003cf4:	430b      	orrs	r3, r1
             Init.HardwareFlowControl |\
 8003cf6:	9908      	ldr	r1, [sp, #32]
}
 8003cf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8003cfc:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
             Init.HardwareFlowControl |\
 8003d00:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8003d02:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8003d06:	4313      	orrs	r3, r2
 8003d08:	6043      	str	r3, [r0, #4]
}
 8003d0a:	b004      	add	sp, #16
 8003d0c:	2000      	movs	r0, #0
 8003d0e:	4770      	bx	lr

08003d10 <SDIO_ReadFIFO>:
 8003d10:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8003d14:	4770      	bx	lr

08003d16 <SDIO_WriteFIFO>:
  SDIOx->FIFO = *pWriteData;
 8003d16:	680b      	ldr	r3, [r1, #0]
 8003d18:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 8003d1c:	2000      	movs	r0, #0
 8003d1e:	4770      	bx	lr

08003d20 <SDIO_PowerState_ON>:
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8003d20:	2303      	movs	r3, #3
 8003d22:	6003      	str	r3, [r0, #0]
}
 8003d24:	2000      	movs	r0, #0
 8003d26:	4770      	bx	lr

08003d28 <SDIO_GetPowerState>:
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8003d28:	6800      	ldr	r0, [r0, #0]
}
 8003d2a:	f000 0003 	and.w	r0, r0, #3
 8003d2e:	4770      	bx	lr

08003d30 <SDIO_SendCommand>:
  SDIOx->ARG = Command->Argument;
 8003d30:	680b      	ldr	r3, [r1, #0]
{
 8003d32:	b510      	push	{r4, lr}
  SDIOx->ARG = Command->Argument;
 8003d34:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8003d36:	688c      	ldr	r4, [r1, #8]
 8003d38:	684b      	ldr	r3, [r1, #4]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8003d3a:	68c2      	ldr	r2, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8003d3c:	4323      	orrs	r3, r4
                       Command->Response         |\
 8003d3e:	68cc      	ldr	r4, [r1, #12]
                       Command->WaitForInterrupt |\
 8003d40:	6909      	ldr	r1, [r1, #16]
                       Command->Response         |\
 8003d42:	4323      	orrs	r3, r4
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8003d44:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
                       Command->WaitForInterrupt |\
 8003d48:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8003d4a:	f022 020f 	bic.w	r2, r2, #15
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	60c3      	str	r3, [r0, #12]
}
 8003d52:	2000      	movs	r0, #0
 8003d54:	bd10      	pop	{r4, pc}

08003d56 <SDIO_GetResponse>:
{
 8003d56:	b082      	sub	sp, #8
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 8003d58:	3014      	adds	r0, #20
 8003d5a:	4401      	add	r1, r0
  __IO uint32_t tmp = 0U;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	9301      	str	r3, [sp, #4]
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 8003d60:	9101      	str	r1, [sp, #4]
  return (*(__IO uint32_t *) tmp);
 8003d62:	9b01      	ldr	r3, [sp, #4]
 8003d64:	6818      	ldr	r0, [r3, #0]
}  
 8003d66:	b002      	add	sp, #8
 8003d68:	4770      	bx	lr
	...

08003d6c <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8003d6c:	4b45      	ldr	r3, [pc, #276]	; (8003e84 <SDMMC_GetCmdResp1+0x118>)
{
 8003d6e:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 8003d76:	fbb3 f3f4 	udiv	r3, r3, r4
 8003d7a:	435a      	muls	r2, r3
    if (count-- == 0U)
 8003d7c:	2a00      	cmp	r2, #0
 8003d7e:	d04a      	beq.n	8003e16 <SDMMC_GetCmdResp1+0xaa>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8003d80:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003d82:	f013 0f45 	tst.w	r3, #69	; 0x45
 8003d86:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8003d8a:	d0f7      	beq.n	8003d7c <SDMMC_GetCmdResp1+0x10>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8003d8c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003d8e:	075c      	lsls	r4, r3, #29
 8003d90:	d503      	bpl.n	8003d9a <SDMMC_GetCmdResp1+0x2e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8003d92:	2304      	movs	r3, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003d94:	6383      	str	r3, [r0, #56]	; 0x38
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	bd10      	pop	{r4, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8003d9a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003d9c:	f013 0301 	ands.w	r3, r3, #1
 8003da0:	d001      	beq.n	8003da6 <SDMMC_GetCmdResp1+0x3a>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003da2:	2301      	movs	r3, #1
 8003da4:	e7f6      	b.n	8003d94 <SDMMC_GetCmdResp1+0x28>
  return (uint8_t)(SDIOx->RESPCMD);
 8003da6:	6902      	ldr	r2, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8003da8:	b2d2      	uxtb	r2, r2
 8003daa:	4291      	cmp	r1, r2
 8003dac:	d136      	bne.n	8003e1c <SDMMC_GetCmdResp1+0xb0>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8003dae:	f240 52ff 	movw	r2, #1535	; 0x5ff
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8003db2:	4619      	mov	r1, r3
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8003db4:	6382      	str	r2, [r0, #56]	; 0x38
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8003db6:	f7ff ffce 	bl	8003d56 <SDIO_GetResponse>
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8003dba:	4b33      	ldr	r3, [pc, #204]	; (8003e88 <SDMMC_GetCmdResp1+0x11c>)
 8003dbc:	4003      	ands	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d0e9      	beq.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8003dc2:	2800      	cmp	r0, #0
 8003dc4:	db2c      	blt.n	8003e20 <SDMMC_GetCmdResp1+0xb4>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8003dc6:	0042      	lsls	r2, r0, #1
 8003dc8:	d42d      	bmi.n	8003e26 <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8003dca:	0084      	lsls	r4, r0, #2
 8003dcc:	d42d      	bmi.n	8003e2a <SDMMC_GetCmdResp1+0xbe>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8003dce:	00c1      	lsls	r1, r0, #3
 8003dd0:	d42d      	bmi.n	8003e2e <SDMMC_GetCmdResp1+0xc2>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8003dd2:	0102      	lsls	r2, r0, #4
 8003dd4:	d42e      	bmi.n	8003e34 <SDMMC_GetCmdResp1+0xc8>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8003dd6:	0144      	lsls	r4, r0, #5
 8003dd8:	d42f      	bmi.n	8003e3a <SDMMC_GetCmdResp1+0xce>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8003dda:	01c1      	lsls	r1, r0, #7
 8003ddc:	d430      	bmi.n	8003e40 <SDMMC_GetCmdResp1+0xd4>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8003dde:	0202      	lsls	r2, r0, #8
 8003de0:	d431      	bmi.n	8003e46 <SDMMC_GetCmdResp1+0xda>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8003de2:	0244      	lsls	r4, r0, #9
 8003de4:	d432      	bmi.n	8003e4c <SDMMC_GetCmdResp1+0xe0>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8003de6:	0281      	lsls	r1, r0, #10
 8003de8:	d433      	bmi.n	8003e52 <SDMMC_GetCmdResp1+0xe6>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8003dea:	02c2      	lsls	r2, r0, #11
 8003dec:	d434      	bmi.n	8003e58 <SDMMC_GetCmdResp1+0xec>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8003dee:	0344      	lsls	r4, r0, #13
 8003df0:	d435      	bmi.n	8003e5e <SDMMC_GetCmdResp1+0xf2>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8003df2:	0381      	lsls	r1, r0, #14
 8003df4:	d436      	bmi.n	8003e64 <SDMMC_GetCmdResp1+0xf8>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8003df6:	03c2      	lsls	r2, r0, #15
 8003df8:	d437      	bmi.n	8003e6a <SDMMC_GetCmdResp1+0xfe>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8003dfa:	0404      	lsls	r4, r0, #16
 8003dfc:	d438      	bmi.n	8003e70 <SDMMC_GetCmdResp1+0x104>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8003dfe:	0441      	lsls	r1, r0, #17
 8003e00:	d439      	bmi.n	8003e76 <SDMMC_GetCmdResp1+0x10a>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8003e02:	0482      	lsls	r2, r0, #18
 8003e04:	d43a      	bmi.n	8003e7c <SDMMC_GetCmdResp1+0x110>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8003e06:	f010 0f08 	tst.w	r0, #8
 8003e0a:	bf14      	ite	ne
 8003e0c:	f44f 0300 	movne.w	r3, #8388608	; 0x800000
 8003e10:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
 8003e14:	e7bf      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 8003e16:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003e1a:	e7bc      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e7ba      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8003e20:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e24:	e7b7      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8003e26:	2340      	movs	r3, #64	; 0x40
 8003e28:	e7b5      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8003e2a:	2380      	movs	r3, #128	; 0x80
 8003e2c:	e7b3      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8003e2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e32:	e7b0      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8003e34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e38:	e7ad      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8003e3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e3e:	e7aa      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8003e40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003e44:	e7a7      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8003e46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e4a:	e7a4      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8003e4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e50:	e7a1      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8003e52:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003e56:	e79e      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CC_ERR;
 8003e58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e5c:	e79b      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8003e5e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e62:	e798      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8003e64:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003e68:	e795      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8003e6a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e6e:	e792      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8003e70:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003e74:	e78f      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8003e76:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003e7a:	e78c      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ERASE_RESET;
 8003e7c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003e80:	e789      	b.n	8003d96 <SDMMC_GetCmdResp1+0x2a>
 8003e82:	bf00      	nop
 8003e84:	20000010 	.word	0x20000010
 8003e88:	fdffe008 	.word	0xfdffe008

08003e8c <SDIO_ConfigData>:
  SDIOx->DTIMER = Data->DataTimeOut;
 8003e8c:	680b      	ldr	r3, [r1, #0]
{
 8003e8e:	b510      	push	{r4, lr}
  SDIOx->DTIMER = Data->DataTimeOut;
 8003e90:	6243      	str	r3, [r0, #36]	; 0x24
  SDIOx->DLEN = Data->DataLength;
 8003e92:	684b      	ldr	r3, [r1, #4]
 8003e94:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8003e96:	68cc      	ldr	r4, [r1, #12]
 8003e98:	688b      	ldr	r3, [r1, #8]
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8003e9a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8003e9c:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 8003e9e:	690c      	ldr	r4, [r1, #16]
                       Data->TransferMode  |\
 8003ea0:	6949      	ldr	r1, [r1, #20]
                       Data->TransferDir   |\
 8003ea2:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 8003ea4:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8003ea6:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8003eae:	2000      	movs	r0, #0
 8003eb0:	bd10      	pop	{r4, pc}

08003eb2 <SDMMC_CmdBlockLength>:
{
 8003eb2:	b530      	push	{r4, r5, lr}
 8003eb4:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003eb6:	2340      	movs	r3, #64	; 0x40
 8003eb8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003eba:	2300      	movs	r3, #0
{
 8003ebc:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8003ebe:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8003ec0:	2410      	movs	r4, #16
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003ec2:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003ec4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003ec6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003eca:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8003ecc:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003ece:	f7ff ff2f 	bl	8003d30 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8003ed2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ed6:	4621      	mov	r1, r4
 8003ed8:	4628      	mov	r0, r5
 8003eda:	f7ff ff47 	bl	8003d6c <SDMMC_GetCmdResp1>
}
 8003ede:	b007      	add	sp, #28
 8003ee0:	bd30      	pop	{r4, r5, pc}

08003ee2 <SDMMC_CmdReadSingleBlock>:
{
 8003ee2:	b530      	push	{r4, r5, lr}
 8003ee4:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003ee6:	2340      	movs	r3, #64	; 0x40
 8003ee8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003eea:	2300      	movs	r3, #0
{
 8003eec:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8003eee:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8003ef0:	2411      	movs	r4, #17
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003ef2:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003ef4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003ef6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003efa:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8003efc:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003efe:	f7ff ff17 	bl	8003d30 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8003f02:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f06:	4621      	mov	r1, r4
 8003f08:	4628      	mov	r0, r5
 8003f0a:	f7ff ff2f 	bl	8003d6c <SDMMC_GetCmdResp1>
}
 8003f0e:	b007      	add	sp, #28
 8003f10:	bd30      	pop	{r4, r5, pc}

08003f12 <SDMMC_CmdReadMultiBlock>:
{
 8003f12:	b530      	push	{r4, r5, lr}
 8003f14:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003f16:	2340      	movs	r3, #64	; 0x40
 8003f18:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003f1a:	2300      	movs	r3, #0
{
 8003f1c:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8003f1e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8003f20:	2412      	movs	r4, #18
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003f22:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003f24:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003f26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f2a:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8003f2c:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003f2e:	f7ff feff 	bl	8003d30 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8003f32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f36:	4621      	mov	r1, r4
 8003f38:	4628      	mov	r0, r5
 8003f3a:	f7ff ff17 	bl	8003d6c <SDMMC_GetCmdResp1>
}
 8003f3e:	b007      	add	sp, #28
 8003f40:	bd30      	pop	{r4, r5, pc}

08003f42 <SDMMC_CmdWriteSingleBlock>:
{
 8003f42:	b530      	push	{r4, r5, lr}
 8003f44:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003f46:	2340      	movs	r3, #64	; 0x40
 8003f48:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003f4a:	2300      	movs	r3, #0
{
 8003f4c:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8003f4e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8003f50:	2418      	movs	r4, #24
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003f52:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003f54:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003f56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f5a:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8003f5c:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003f5e:	f7ff fee7 	bl	8003d30 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8003f62:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f66:	4621      	mov	r1, r4
 8003f68:	4628      	mov	r0, r5
 8003f6a:	f7ff feff 	bl	8003d6c <SDMMC_GetCmdResp1>
}
 8003f6e:	b007      	add	sp, #28
 8003f70:	bd30      	pop	{r4, r5, pc}

08003f72 <SDMMC_CmdWriteMultiBlock>:
{
 8003f72:	b530      	push	{r4, r5, lr}
 8003f74:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003f76:	2340      	movs	r3, #64	; 0x40
 8003f78:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003f7a:	2300      	movs	r3, #0
{
 8003f7c:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8003f7e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8003f80:	2419      	movs	r4, #25
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003f82:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003f84:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003f86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f8a:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8003f8c:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003f8e:	f7ff fecf 	bl	8003d30 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8003f92:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f96:	4621      	mov	r1, r4
 8003f98:	4628      	mov	r0, r5
 8003f9a:	f7ff fee7 	bl	8003d6c <SDMMC_GetCmdResp1>
}
 8003f9e:	b007      	add	sp, #28
 8003fa0:	bd30      	pop	{r4, r5, pc}
	...

08003fa4 <SDMMC_CmdStopTransfer>:
{
 8003fa4:	b530      	push	{r4, r5, lr}
 8003fa6:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0U;
 8003fa8:	2300      	movs	r3, #0
{
 8003faa:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0U;
 8003fac:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8003fae:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003fb0:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003fb2:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003fb4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003fb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003fba:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003fbc:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8003fbe:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003fc0:	f7ff feb6 	bl	8003d30 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 8003fc4:	4a03      	ldr	r2, [pc, #12]	; (8003fd4 <SDMMC_CmdStopTransfer+0x30>)
 8003fc6:	4621      	mov	r1, r4
 8003fc8:	4628      	mov	r0, r5
 8003fca:	f7ff fecf 	bl	8003d6c <SDMMC_GetCmdResp1>
}
 8003fce:	b007      	add	sp, #28
 8003fd0:	bd30      	pop	{r4, r5, pc}
 8003fd2:	bf00      	nop
 8003fd4:	05f5e100 	.word	0x05f5e100

08003fd8 <SDMMC_CmdSelDesel>:
{
 8003fd8:	b530      	push	{r4, r5, lr}
 8003fda:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003fdc:	2340      	movs	r3, #64	; 0x40
 8003fde:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003fe0:	2300      	movs	r3, #0
{
 8003fe2:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8003fe4:	2407      	movs	r4, #7
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003fe6:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003fe8:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003fea:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8003fee:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003ff0:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8003ff2:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003ff4:	f7ff fe9c 	bl	8003d30 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8003ff8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ffc:	4621      	mov	r1, r4
 8003ffe:	4628      	mov	r0, r5
 8004000:	f7ff feb4 	bl	8003d6c <SDMMC_GetCmdResp1>
}
 8004004:	b007      	add	sp, #28
 8004006:	bd30      	pop	{r4, r5, pc}

08004008 <SDMMC_CmdGoIdleState>:
{
 8004008:	b510      	push	{r4, lr}
 800400a:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0U;
 800400c:	2300      	movs	r3, #0
 800400e:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8004010:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8004012:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004014:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004016:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004018:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800401c:	9305      	str	r3, [sp, #20]
{
 800401e:	4604      	mov	r4, r0
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004020:	f7ff fe86 	bl	8003d30 <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004024:	4b0b      	ldr	r3, [pc, #44]	; (8004054 <SDMMC_CmdGoIdleState+0x4c>)
 8004026:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	fbb3 f2f2 	udiv	r2, r3, r2
 8004030:	f241 3388 	movw	r3, #5000	; 0x1388
 8004034:	4353      	muls	r3, r2
    if (count-- == 0U)
 8004036:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 800403a:	d308      	bcc.n	800404e <SDMMC_CmdGoIdleState+0x46>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800403c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800403e:	0612      	lsls	r2, r2, #24
 8004040:	d5f9      	bpl.n	8004036 <SDMMC_CmdGoIdleState+0x2e>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8004042:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8004046:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 8004048:	2000      	movs	r0, #0
}
 800404a:	b006      	add	sp, #24
 800404c:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 800404e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 8004052:	e7fa      	b.n	800404a <SDMMC_CmdGoIdleState+0x42>
 8004054:	20000010 	.word	0x20000010

08004058 <SDMMC_CmdOperCond>:
{
 8004058:	b510      	push	{r4, lr}
 800405a:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800405c:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8004060:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8004062:	2308      	movs	r3, #8
 8004064:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004066:	2340      	movs	r3, #64	; 0x40
 8004068:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800406a:	2300      	movs	r3, #0
 800406c:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800406e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004070:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004074:	9305      	str	r3, [sp, #20]
{
 8004076:	4604      	mov	r4, r0
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004078:	f7ff fe5a 	bl	8003d30 <SDIO_SendCommand>
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800407c:	4b11      	ldr	r3, [pc, #68]	; (80040c4 <SDMMC_CmdOperCond+0x6c>)
 800407e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	fbb3 f2f2 	udiv	r2, r3, r2
 8004088:	f241 3388 	movw	r3, #5000	; 0x1388
 800408c:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 800408e:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8004092:	d314      	bcc.n	80040be <SDMMC_CmdOperCond+0x66>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8004094:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004096:	f012 0f45 	tst.w	r2, #69	; 0x45
 800409a:	d0f8      	beq.n	800408e <SDMMC_CmdOperCond+0x36>

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800409c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800409e:	f012 0204 	ands.w	r2, r2, #4
 80040a2:	d004      	beq.n	80040ae <SDMMC_CmdOperCond+0x56>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80040a4:	2340      	movs	r3, #64	; 0x40
 80040a6:	63a3      	str	r3, [r4, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80040a8:	2004      	movs	r0, #4
}
 80040aa:	b006      	add	sp, #24
 80040ac:	bd10      	pop	{r4, pc}
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80040ae:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80040b0:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 80040b4:	d0f9      	beq.n	80040aa <SDMMC_CmdOperCond+0x52>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80040b6:	2340      	movs	r3, #64	; 0x40
 80040b8:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80040ba:	4610      	mov	r0, r2
 80040bc:	e7f5      	b.n	80040aa <SDMMC_CmdOperCond+0x52>
      return SDMMC_ERROR_TIMEOUT;
 80040be:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80040c2:	e7f2      	b.n	80040aa <SDMMC_CmdOperCond+0x52>
 80040c4:	20000010 	.word	0x20000010

080040c8 <SDMMC_CmdAppCommand>:
{
 80040c8:	b530      	push	{r4, r5, lr}
 80040ca:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80040cc:	2340      	movs	r3, #64	; 0x40
 80040ce:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80040d0:	2300      	movs	r3, #0
{
 80040d2:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80040d4:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80040d6:	2437      	movs	r4, #55	; 0x37
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80040d8:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80040da:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80040dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040e0:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80040e2:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80040e4:	f7ff fe24 	bl	8003d30 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80040e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80040ec:	4621      	mov	r1, r4
 80040ee:	4628      	mov	r0, r5
 80040f0:	f7ff fe3c 	bl	8003d6c <SDMMC_GetCmdResp1>
}
 80040f4:	b007      	add	sp, #28
 80040f6:	bd30      	pop	{r4, r5, pc}

080040f8 <SDMMC_CmdAppOperCommand>:
{
 80040f8:	b510      	push	{r4, lr}
 80040fa:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80040fc:	2329      	movs	r3, #41	; 0x29
 80040fe:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8004100:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004104:	2340      	movs	r3, #64	; 0x40
 8004106:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8004108:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800410c:	2300      	movs	r3, #0
{
 800410e:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8004110:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004112:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004114:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004116:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800411a:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800411c:	f7ff fe08 	bl	8003d30 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8004120:	4620      	mov	r0, r4
 8004122:	f7ff fdb9 	bl	8003c98 <SDMMC_GetCmdResp3>
}
 8004126:	b006      	add	sp, #24
 8004128:	bd10      	pop	{r4, pc}

0800412a <SDMMC_CmdSendSCR>:
{
 800412a:	b530      	push	{r4, r5, lr}
 800412c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0U;
 800412e:	2300      	movs	r3, #0
{
 8004130:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0U;
 8004132:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8004134:	2433      	movs	r4, #51	; 0x33
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004136:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004138:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800413a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800413c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004140:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004142:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8004144:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004146:	f7ff fdf3 	bl	8003d30 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800414a:	f241 3288 	movw	r2, #5000	; 0x1388
 800414e:	4621      	mov	r1, r4
 8004150:	4628      	mov	r0, r5
 8004152:	f7ff fe0b 	bl	8003d6c <SDMMC_GetCmdResp1>
}
 8004156:	b007      	add	sp, #28
 8004158:	bd30      	pop	{r4, r5, pc}

0800415a <SDMMC_CmdSendCID>:
{
 800415a:	b510      	push	{r4, lr}
 800415c:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0U;
 800415e:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8004160:	2202      	movs	r2, #2
{
 8004162:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8004164:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8004166:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004168:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800416a:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800416c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004170:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8004172:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004174:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004176:	f7ff fddb 	bl	8003d30 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800417a:	4620      	mov	r0, r4
 800417c:	f7ff fd66 	bl	8003c4c <SDMMC_GetCmdResp2>
}
 8004180:	b006      	add	sp, #24
 8004182:	bd10      	pop	{r4, pc}

08004184 <SDMMC_CmdSendCSD>:
{
 8004184:	b510      	push	{r4, lr}
 8004186:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8004188:	2309      	movs	r3, #9
 800418a:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800418c:	23c0      	movs	r3, #192	; 0xc0
 800418e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004190:	2300      	movs	r3, #0
{
 8004192:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8004194:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004196:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004198:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800419a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800419e:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80041a0:	f7ff fdc6 	bl	8003d30 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80041a4:	4620      	mov	r0, r4
 80041a6:	f7ff fd51 	bl	8003c4c <SDMMC_GetCmdResp2>
}
 80041aa:	b006      	add	sp, #24
 80041ac:	bd10      	pop	{r4, pc}
	...

080041b0 <SDMMC_CmdSetRelAdd>:
{
 80041b0:	b530      	push	{r4, r5, lr}
 80041b2:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0U;
 80041b4:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80041b6:	2203      	movs	r2, #3
  sdmmc_cmdinit.Argument         = 0U;
 80041b8:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80041ba:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80041bc:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80041be:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80041c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
 80041c4:	460d      	mov	r5, r1
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80041c6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80041c8:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80041ca:	9305      	str	r3, [sp, #20]
{
 80041cc:	4604      	mov	r4, r0
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80041ce:	f7ff fdaf 	bl	8003d30 <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80041d2:	4b20      	ldr	r3, [pc, #128]	; (8004254 <SDMMC_CmdSetRelAdd+0xa4>)
 80041d4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	fbb3 f2f2 	udiv	r2, r3, r2
 80041de:	f241 3388 	movw	r3, #5000	; 0x1388
 80041e2:	4353      	muls	r3, r2
    if (count-- == 0U)
 80041e4:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 80041e8:	d32b      	bcc.n	8004242 <SDMMC_CmdSetRelAdd+0x92>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80041ea:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80041ec:	f012 0f45 	tst.w	r2, #69	; 0x45
 80041f0:	d0f8      	beq.n	80041e4 <SDMMC_CmdSetRelAdd+0x34>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80041f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80041f4:	075a      	lsls	r2, r3, #29
 80041f6:	d503      	bpl.n	8004200 <SDMMC_CmdSetRelAdd+0x50>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80041f8:	2004      	movs	r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80041fa:	63a0      	str	r0, [r4, #56]	; 0x38
}
 80041fc:	b007      	add	sp, #28
 80041fe:	bd30      	pop	{r4, r5, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8004200:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004202:	f011 0101 	ands.w	r1, r1, #1
 8004206:	d001      	beq.n	800420c <SDMMC_CmdSetRelAdd+0x5c>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004208:	2001      	movs	r0, #1
 800420a:	e7f6      	b.n	80041fa <SDMMC_CmdSetRelAdd+0x4a>
  return (uint8_t)(SDIOx->RESPCMD);
 800420c:	6923      	ldr	r3, [r4, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b03      	cmp	r3, #3
 8004212:	d119      	bne.n	8004248 <SDMMC_CmdSetRelAdd+0x98>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8004214:	f240 53ff 	movw	r3, #1535	; 0x5ff
 8004218:	63a3      	str	r3, [r4, #56]	; 0x38
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800421a:	4620      	mov	r0, r4
 800421c:	f7ff fd9b 	bl	8003d56 <SDIO_GetResponse>
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8004220:	f410 4360 	ands.w	r3, r0, #57344	; 0xe000
 8004224:	d103      	bne.n	800422e <SDMMC_CmdSetRelAdd+0x7e>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8004226:	0c00      	lsrs	r0, r0, #16
 8004228:	8028      	strh	r0, [r5, #0]
    return SDMMC_ERROR_NONE;
 800422a:	4618      	mov	r0, r3
 800422c:	e7e6      	b.n	80041fc <SDMMC_CmdSetRelAdd+0x4c>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800422e:	0443      	lsls	r3, r0, #17
 8004230:	d40c      	bmi.n	800424c <SDMMC_CmdSetRelAdd+0x9c>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8004232:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 8004236:	bf14      	ite	ne
 8004238:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 800423c:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8004240:	e7dc      	b.n	80041fc <SDMMC_CmdSetRelAdd+0x4c>
      return SDMMC_ERROR_TIMEOUT;
 8004242:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8004246:	e7d9      	b.n	80041fc <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004248:	2001      	movs	r0, #1
 800424a:	e7d7      	b.n	80041fc <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800424c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004250:	e7d4      	b.n	80041fc <SDMMC_CmdSetRelAdd+0x4c>
 8004252:	bf00      	nop
 8004254:	20000010 	.word	0x20000010

08004258 <SDMMC_CmdSendStatus>:
{
 8004258:	b530      	push	{r4, r5, lr}
 800425a:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800425c:	2340      	movs	r3, #64	; 0x40
 800425e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004260:	2300      	movs	r3, #0
{
 8004262:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8004264:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8004266:	240d      	movs	r4, #13
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004268:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800426a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800426c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004270:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8004272:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004274:	f7ff fd5c 	bl	8003d30 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8004278:	f241 3288 	movw	r2, #5000	; 0x1388
 800427c:	4621      	mov	r1, r4
 800427e:	4628      	mov	r0, r5
 8004280:	f7ff fd74 	bl	8003d6c <SDMMC_GetCmdResp1>
}
 8004284:	b007      	add	sp, #28
 8004286:	bd30      	pop	{r4, r5, pc}

08004288 <SDMMC_CmdSwitch>:
{
 8004288:	b530      	push	{r4, r5, lr}
 800428a:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800428c:	2340      	movs	r3, #64	; 0x40
 800428e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004290:	2300      	movs	r3, #0
{
 8004292:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 8004294:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 8004296:	2406      	movs	r4, #6
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004298:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800429a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800429c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042a0:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 80042a2:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80042a4:	f7ff fd44 	bl	8003d30 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_HS_SWITCH, SDIO_CMDTIMEOUT);
 80042a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ac:	4621      	mov	r1, r4
 80042ae:	4628      	mov	r0, r5
 80042b0:	f7ff fd5c 	bl	8003d6c <SDMMC_GetCmdResp1>
}
 80042b4:	b007      	add	sp, #28
 80042b6:	bd30      	pop	{r4, r5, pc}

080042b8 <SDMMC_CmdBusWidth>:
 80042b8:	f7ff bfe6 	b.w	8004288 <SDMMC_CmdSwitch>

080042bc <LL_TIM_Init>:
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042bc:	4a2f      	ldr	r2, [pc, #188]	; (800437c <LL_TIM_Init+0xc0>)
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80042be:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042c0:	4290      	cmp	r0, r2
 80042c2:	d012      	beq.n	80042ea <LL_TIM_Init+0x2e>
 80042c4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80042c8:	d00f      	beq.n	80042ea <LL_TIM_Init+0x2e>
 80042ca:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80042ce:	4290      	cmp	r0, r2
 80042d0:	d00b      	beq.n	80042ea <LL_TIM_Init+0x2e>
 80042d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80042d6:	4290      	cmp	r0, r2
 80042d8:	d007      	beq.n	80042ea <LL_TIM_Init+0x2e>
 80042da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80042de:	4290      	cmp	r0, r2
 80042e0:	d003      	beq.n	80042ea <LL_TIM_Init+0x2e>
 80042e2:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80042e6:	4290      	cmp	r0, r2
 80042e8:	d119      	bne.n	800431e <LL_TIM_Init+0x62>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80042ea:	684a      	ldr	r2, [r1, #4]
 80042ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042f0:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042f2:	4a22      	ldr	r2, [pc, #136]	; (800437c <LL_TIM_Init+0xc0>)
 80042f4:	4290      	cmp	r0, r2
 80042f6:	d029      	beq.n	800434c <LL_TIM_Init+0x90>
 80042f8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80042fc:	d026      	beq.n	800434c <LL_TIM_Init+0x90>
 80042fe:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004302:	4290      	cmp	r0, r2
 8004304:	d022      	beq.n	800434c <LL_TIM_Init+0x90>
 8004306:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800430a:	4290      	cmp	r0, r2
 800430c:	d01e      	beq.n	800434c <LL_TIM_Init+0x90>
 800430e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004312:	4290      	cmp	r0, r2
 8004314:	d01a      	beq.n	800434c <LL_TIM_Init+0x90>
 8004316:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800431a:	4290      	cmp	r0, r2
 800431c:	d016      	beq.n	800434c <LL_TIM_Init+0x90>
 800431e:	4a18      	ldr	r2, [pc, #96]	; (8004380 <LL_TIM_Init+0xc4>)
 8004320:	4290      	cmp	r0, r2
 8004322:	d013      	beq.n	800434c <LL_TIM_Init+0x90>
 8004324:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004328:	4290      	cmp	r0, r2
 800432a:	d00f      	beq.n	800434c <LL_TIM_Init+0x90>
 800432c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004330:	4290      	cmp	r0, r2
 8004332:	d00b      	beq.n	800434c <LL_TIM_Init+0x90>
 8004334:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8004338:	4290      	cmp	r0, r2
 800433a:	d007      	beq.n	800434c <LL_TIM_Init+0x90>
 800433c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004340:	4290      	cmp	r0, r2
 8004342:	d003      	beq.n	800434c <LL_TIM_Init+0x90>
 8004344:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004348:	4290      	cmp	r0, r2
 800434a:	d103      	bne.n	8004354 <LL_TIM_Init+0x98>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800434c:	68ca      	ldr	r2, [r1, #12]
 800434e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004352:	4313      	orrs	r3, r2
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8004354:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8004356:	688b      	ldr	r3, [r1, #8]
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
  WRITE_REG(TIMx->ARR, AutoReload);
 8004358:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800435a:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800435c:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800435e:	4b07      	ldr	r3, [pc, #28]	; (800437c <LL_TIM_Init+0xc0>)
 8004360:	4298      	cmp	r0, r3
 8004362:	d003      	beq.n	800436c <LL_TIM_Init+0xb0>
 8004364:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004368:	4298      	cmp	r0, r3
 800436a:	d101      	bne.n	8004370 <LL_TIM_Init+0xb4>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800436c:	7c0b      	ldrb	r3, [r1, #16]
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800436e:	6303      	str	r3, [r0, #48]	; 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8004370:	6943      	ldr	r3, [r0, #20]
 8004372:	f043 0301 	orr.w	r3, r3, #1
 8004376:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8004378:	2001      	movs	r0, #1
 800437a:	4770      	bx	lr
 800437c:	40010000 	.word	0x40010000
 8004380:	40014000 	.word	0x40014000

08004384 <LL_TIM_OC_Init>:
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
  ErrorStatus result = ERROR;

  switch (Channel)
 8004384:	2910      	cmp	r1, #16
{
 8004386:	b530      	push	{r4, r5, lr}
  switch (Channel)
 8004388:	d066      	beq.n	8004458 <LL_TIM_OC_Init+0xd4>
 800438a:	d803      	bhi.n	8004394 <LL_TIM_OC_Init+0x10>
 800438c:	2901      	cmp	r1, #1
 800438e:	d02f      	beq.n	80043f0 <LL_TIM_OC_Init+0x6c>
  ErrorStatus result = ERROR;
 8004390:	2000      	movs	r0, #0
    default:
      break;
  }

  return result;
}
 8004392:	bd30      	pop	{r4, r5, pc}
  switch (Channel)
 8004394:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8004398:	f000 8094 	beq.w	80044c4 <LL_TIM_OC_Init+0x140>
 800439c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80043a0:	d1f6      	bne.n	8004390 <LL_TIM_OC_Init+0xc>
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80043a2:	6a03      	ldr	r3, [r0, #32]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80043a4:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80043a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043aa:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80043ac:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80043ae:	6844      	ldr	r4, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80043b0:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80043b2:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 80043b6:	ea41 2105 	orr.w	r1, r1, r5, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80043ba:	6915      	ldr	r5, [r2, #16]
 80043bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80043c0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80043c4:	6855      	ldr	r5, [r2, #4]
 80043c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043ca:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043ce:	4d58      	ldr	r5, [pc, #352]	; (8004530 <LL_TIM_OC_Init+0x1ac>)
 80043d0:	42a8      	cmp	r0, r5
 80043d2:	d003      	beq.n	80043dc <LL_TIM_OC_Init+0x58>
 80043d4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80043d8:	42a8      	cmp	r0, r5
 80043da:	d104      	bne.n	80043e6 <LL_TIM_OC_Init+0x62>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80043dc:	6995      	ldr	r5, [r2, #24]
 80043de:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
 80043e2:	ea44 1485 	orr.w	r4, r4, r5, lsl #6

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80043e6:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80043e8:	6044      	str	r4, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80043ea:	61c1      	str	r1, [r0, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80043ec:	6402      	str	r2, [r0, #64]	; 0x40
 80043ee:	e030      	b.n	8004452 <LL_TIM_OC_Init+0xce>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80043f0:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80043f2:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80043f4:	f023 0301 	bic.w	r3, r3, #1
 80043f8:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80043fa:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80043fc:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80043fe:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8004400:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 8004404:	432c      	orrs	r4, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8004406:	6915      	ldr	r5, [r2, #16]
 8004408:	f023 0302 	bic.w	r3, r3, #2
 800440c:	432b      	orrs	r3, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800440e:	6855      	ldr	r5, [r2, #4]
 8004410:	f023 0301 	bic.w	r3, r3, #1
 8004414:	432b      	orrs	r3, r5
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004416:	4d46      	ldr	r5, [pc, #280]	; (8004530 <LL_TIM_OC_Init+0x1ac>)
 8004418:	42a8      	cmp	r0, r5
 800441a:	d003      	beq.n	8004424 <LL_TIM_OC_Init+0xa0>
 800441c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004420:	42a8      	cmp	r0, r5
 8004422:	d112      	bne.n	800444a <LL_TIM_OC_Init+0xc6>
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8004424:	6955      	ldr	r5, [r2, #20]
 8004426:	f023 0308 	bic.w	r3, r3, #8
 800442a:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800442e:	6895      	ldr	r5, [r2, #8]
 8004430:	f023 0304 	bic.w	r3, r3, #4
 8004434:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8004438:	6995      	ldr	r5, [r2, #24]
 800443a:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800443e:	4329      	orrs	r1, r5
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004440:	69d5      	ldr	r5, [r2, #28]
 8004442:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8004446:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800444a:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800444c:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800444e:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004450:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004452:	6203      	str	r3, [r0, #32]
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8004454:	2001      	movs	r0, #1
      break;
 8004456:	bd30      	pop	{r4, r5, pc}
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8004458:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800445a:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800445c:	f023 0310 	bic.w	r3, r3, #16
 8004460:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004462:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004464:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004466:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004468:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 800446c:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004470:	6915      	ldr	r5, [r2, #16]
 8004472:	f023 0320 	bic.w	r3, r3, #32
 8004476:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800447a:	6855      	ldr	r5, [r2, #4]
 800447c:	f023 0310 	bic.w	r3, r3, #16
 8004480:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004484:	4d2a      	ldr	r5, [pc, #168]	; (8004530 <LL_TIM_OC_Init+0x1ac>)
 8004486:	42a8      	cmp	r0, r5
 8004488:	d003      	beq.n	8004492 <LL_TIM_OC_Init+0x10e>
 800448a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800448e:	42a8      	cmp	r0, r5
 8004490:	d113      	bne.n	80044ba <LL_TIM_OC_Init+0x136>
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8004492:	6955      	ldr	r5, [r2, #20]
 8004494:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004498:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800449c:	6895      	ldr	r5, [r2, #8]
 800449e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044a2:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80044a6:	6995      	ldr	r5, [r2, #24]
 80044a8:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80044ac:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80044b0:	69d5      	ldr	r5, [r2, #28]
 80044b2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 80044b6:	ea41 01c5 	orr.w	r1, r1, r5, lsl #3
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80044ba:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80044bc:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80044be:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80044c0:	6382      	str	r2, [r0, #56]	; 0x38
 80044c2:	e7c6      	b.n	8004452 <LL_TIM_OC_Init+0xce>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80044c4:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80044c6:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80044c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044cc:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80044ce:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80044d0:	6841      	ldr	r1, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80044d2:	69c4      	ldr	r4, [r0, #28]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80044d4:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 80044d8:	432c      	orrs	r4, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80044da:	6915      	ldr	r5, [r2, #16]
 80044dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044e0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80044e4:	6855      	ldr	r5, [r2, #4]
 80044e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044ea:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ee:	4d10      	ldr	r5, [pc, #64]	; (8004530 <LL_TIM_OC_Init+0x1ac>)
 80044f0:	42a8      	cmp	r0, r5
 80044f2:	d003      	beq.n	80044fc <LL_TIM_OC_Init+0x178>
 80044f4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80044f8:	42a8      	cmp	r0, r5
 80044fa:	d113      	bne.n	8004524 <LL_TIM_OC_Init+0x1a0>
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80044fc:	6955      	ldr	r5, [r2, #20]
 80044fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004502:	ea43 2385 	orr.w	r3, r3, r5, lsl #10
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8004506:	6895      	ldr	r5, [r2, #8]
 8004508:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800450c:	ea43 2385 	orr.w	r3, r3, r5, lsl #10
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8004510:	6995      	ldr	r5, [r2, #24]
 8004512:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8004516:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800451a:	69d5      	ldr	r5, [r2, #28]
 800451c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8004520:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8004524:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004526:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004528:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800452a:	63c2      	str	r2, [r0, #60]	; 0x3c
 800452c:	e791      	b.n	8004452 <LL_TIM_OC_Init+0xce>
 800452e:	bf00      	nop
 8004530:	40010000 	.word	0x40010000

08004534 <LL_TIM_BDTR_Init>:
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8004534:	688a      	ldr	r2, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8004536:	7b0b      	ldrb	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8004538:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 800453a:	684a      	ldr	r2, [r1, #4]
 800453c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004540:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8004542:	680a      	ldr	r2, [r1, #0]
 8004544:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004548:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 800454a:	89ca      	ldrh	r2, [r1, #14]
 800454c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004550:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8004552:	690a      	ldr	r2, [r1, #16]
 8004554:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004558:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 800455a:	694a      	ldr	r2, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 800455c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004560:	4313      	orrs	r3, r2
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8004562:	6443      	str	r3, [r0, #68]	; 0x44
}
 8004564:	2001      	movs	r0, #1
 8004566:	4770      	bx	lr

08004568 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8004568:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 800456a:	4b0f      	ldr	r3, [pc, #60]	; (80045a8 <FATFS_LinkDriverEx+0x40>)
 800456c:	7a5d      	ldrb	r5, [r3, #9]
 800456e:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 8004572:	b9b5      	cbnz	r5, 80045a2 <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8004574:	7a5d      	ldrb	r5, [r3, #9]
 8004576:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8004578:	7a5d      	ldrb	r5, [r3, #9]
 800457a:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800457e:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8004580:	7a58      	ldrb	r0, [r3, #9]
 8004582:	4418      	add	r0, r3
 8004584:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8004586:	7a5a      	ldrb	r2, [r3, #9]
 8004588:	b2d2      	uxtb	r2, r2
 800458a:	1c50      	adds	r0, r2, #1
 800458c:	b2c0      	uxtb	r0, r0
 800458e:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8004590:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 8004592:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 8004594:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8004596:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8004598:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 800459a:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 800459c:	70cc      	strb	r4, [r1, #3]
 800459e:	4620      	mov	r0, r4
 80045a0:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 80045a2:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 80045a4:	bd30      	pop	{r4, r5, pc}
 80045a6:	bf00      	nop
 80045a8:	20000238 	.word	0x20000238

080045ac <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 80045ac:	2200      	movs	r2, #0
 80045ae:	f7ff bfdb 	b.w	8004568 <FATFS_LinkDriverEx>

080045b2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80045b2:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80045b4:	f000 ff9e 	bl	80054f4 <vTaskStartScheduler>
  
  return osOK;
}
 80045b8:	2000      	movs	r0, #0
 80045ba:	bd08      	pop	{r3, pc}

080045bc <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 80045bc:	b508      	push	{r3, lr}
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 80045be:	f001 fa39 	bl	8005a34 <xTaskGetSchedulerState>
  else
    return 1;
#else
	return (-1);
#endif	
}
 80045c2:	f110 30ff 	adds.w	r0, r0, #4294967295	; 0xffffffff
 80045c6:	bf18      	it	ne
 80045c8:	2001      	movne	r0, #1
 80045ca:	bd08      	pop	{r3, pc}

080045cc <osKernelSysTick>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045cc:	f3ef 8305 	mrs	r3, IPSR
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
  if (inHandlerMode()) {
 80045d0:	b10b      	cbz	r3, 80045d6 <osKernelSysTick+0xa>
    return xTaskGetTickCountFromISR();
 80045d2:	f000 bfd9 	b.w	8005588 <xTaskGetTickCountFromISR>
  }
  else {
    return xTaskGetTickCount();
 80045d6:	f000 bfd1 	b.w	800557c <xTaskGetTickCount>

080045da <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80045da:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80045dc:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 80045e0:	8a02      	ldrh	r2, [r0, #16]
{
 80045e2:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80045e4:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 80045e8:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 80045ea:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 80045ec:	bf14      	ite	ne
 80045ee:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80045f0:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80045f2:	a803      	add	r0, sp, #12
 80045f4:	9001      	str	r0, [sp, #4]
 80045f6:	9400      	str	r4, [sp, #0]
 80045f8:	4628      	mov	r0, r5
 80045fa:	f000 feab 	bl	8005354 <xTaskCreate>
 80045fe:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004600:	bf0c      	ite	eq
 8004602:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8004604:	2000      	movne	r0, #0
}
 8004606:	b005      	add	sp, #20
 8004608:	bd30      	pop	{r4, r5, pc}

0800460a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800460a:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800460c:	2800      	cmp	r0, #0
 800460e:	bf08      	it	eq
 8004610:	2001      	moveq	r0, #1
 8004612:	f001 f8cb 	bl	80057ac <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004616:	2000      	movs	r0, #0
 8004618:	bd08      	pop	{r3, pc}

0800461a <osMessageCreate>:
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800461a:	2200      	movs	r2, #0
 800461c:	c803      	ldmia	r0, {r0, r1}
 800461e:	f000 bbe9 	b.w	8004df4 <xQueueGenericCreate>
	...

08004624 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8004624:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  portBASE_TYPE taskWoken = pdFALSE;
 8004626:	2400      	movs	r4, #0
{
 8004628:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800462a:	9403      	str	r4, [sp, #12]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
 800462c:	42a2      	cmp	r2, r4
 800462e:	bf08      	it	eq
 8004630:	2201      	moveq	r2, #1
 8004632:	f3ef 8305 	mrs	r3, IPSR
  }
  
  if (inHandlerMode()) {
 8004636:	b1ab      	cbz	r3, 8004664 <osMessagePut+0x40>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8004638:	4623      	mov	r3, r4
 800463a:	aa03      	add	r2, sp, #12
 800463c:	a901      	add	r1, sp, #4
 800463e:	f000 fcb1 	bl	8004fa4 <xQueueGenericSendFromISR>
 8004642:	2801      	cmp	r0, #1
 8004644:	d002      	beq.n	800464c <osMessagePut+0x28>
      return osErrorOS;
 8004646:	20ff      	movs	r0, #255	; 0xff
      return osErrorOS;
    }
  }
  
  return osOK;
}
 8004648:	b004      	add	sp, #16
 800464a:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 800464c:	9b03      	ldr	r3, [sp, #12]
 800464e:	b13b      	cbz	r3, 8004660 <osMessagePut+0x3c>
 8004650:	4b07      	ldr	r3, [pc, #28]	; (8004670 <osMessagePut+0x4c>)
 8004652:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004656:	601a      	str	r2, [r3, #0]
 8004658:	f3bf 8f4f 	dsb	sy
 800465c:	f3bf 8f6f 	isb	sy
  return osOK;
 8004660:	2000      	movs	r0, #0
 8004662:	e7f1      	b.n	8004648 <osMessagePut+0x24>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8004664:	a901      	add	r1, sp, #4
 8004666:	f000 fbe7 	bl	8004e38 <xQueueGenericSend>
 800466a:	2801      	cmp	r0, #1
 800466c:	d1eb      	bne.n	8004646 <osMessagePut+0x22>
 800466e:	e7f7      	b.n	8004660 <osMessagePut+0x3c>
 8004670:	e000ed04 	.word	0xe000ed04

08004674 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8004674:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004676:	b085      	sub	sp, #20
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
  event.value.v = 0;
 8004678:	2600      	movs	r6, #0
{
 800467a:	4604      	mov	r4, r0
 800467c:	4617      	mov	r7, r2
 800467e:	4608      	mov	r0, r1
  event.def.message_id = queue_id;
 8004680:	9103      	str	r1, [sp, #12]
  event.value.v = 0;
 8004682:	9602      	str	r6, [sp, #8]
 8004684:	ad01      	add	r5, sp, #4
  
  if (queue_id == NULL) {
 8004686:	b911      	cbnz	r1, 800468e <osMessageGet+0x1a>
    event.status = osErrorParameter;
 8004688:	2380      	movs	r3, #128	; 0x80
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
      /* We have mail */
      event.status = osEventMessage;
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800468a:	9301      	str	r3, [sp, #4]
 800468c:	e017      	b.n	80046be <osMessageGet+0x4a>
  taskWoken = pdFALSE;
 800468e:	9600      	str	r6, [sp, #0]
 8004690:	f3ef 8305 	mrs	r3, IPSR
  if (inHandlerMode()) {
 8004694:	b1d3      	cbz	r3, 80046cc <osMessageGet+0x58>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8004696:	466a      	mov	r2, sp
 8004698:	a902      	add	r1, sp, #8
 800469a:	f000 fda9 	bl	80051f0 <xQueueReceiveFromISR>
 800469e:	2801      	cmp	r0, #1
      event.status = osEventMessage;
 80046a0:	bf04      	itt	eq
 80046a2:	2310      	moveq	r3, #16
 80046a4:	9301      	streq	r3, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 80046a6:	9b00      	ldr	r3, [sp, #0]
      event.status = osOK;
 80046a8:	bf18      	it	ne
 80046aa:	9601      	strne	r6, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 80046ac:	b13b      	cbz	r3, 80046be <osMessageGet+0x4a>
 80046ae:	4b0d      	ldr	r3, [pc, #52]	; (80046e4 <osMessageGet+0x70>)
 80046b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046b4:	601a      	str	r2, [r3, #0]
 80046b6:	f3bf 8f4f 	dsb	sy
 80046ba:	f3bf 8f6f 	isb	sy
    }
  }
  
  return event;
 80046be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80046c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80046c6:	4620      	mov	r0, r4
 80046c8:	b005      	add	sp, #20
 80046ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80046cc:	a902      	add	r1, sp, #8
 80046ce:	f000 fccb 	bl	8005068 <xQueueGenericReceive>
 80046d2:	2801      	cmp	r0, #1
 80046d4:	d101      	bne.n	80046da <osMessageGet+0x66>
      event.status = osEventMessage;
 80046d6:	2310      	movs	r3, #16
 80046d8:	e7d7      	b.n	800468a <osMessageGet+0x16>
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80046da:	2f00      	cmp	r7, #0
 80046dc:	bf0c      	ite	eq
 80046de:	2300      	moveq	r3, #0
 80046e0:	2340      	movne	r3, #64	; 0x40
 80046e2:	e7d2      	b.n	800468a <osMessageGet+0x16>
 80046e4:	e000ed04 	.word	0xe000ed04

080046e8 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80046e8:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80046ea:	f001 f9a3 	bl	8005a34 <xTaskGetSchedulerState>
 80046ee:	2801      	cmp	r0, #1
 80046f0:	d003      	beq.n	80046fa <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80046f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 80046f6:	f000 b905 	b.w	8004904 <xPortSysTickHandler>
 80046fa:	bd08      	pop	{r3, pc}

080046fc <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046fc:	f100 0308 	add.w	r3, r0, #8
 8004700:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004702:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004706:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004708:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800470a:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800470c:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800470e:	6003      	str	r3, [r0, #0]
 8004710:	4770      	bx	lr

08004712 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004712:	2300      	movs	r3, #0
 8004714:	6103      	str	r3, [r0, #16]
 8004716:	4770      	bx	lr

08004718 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004718:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800471a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800471c:	689a      	ldr	r2, [r3, #8]
 800471e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004720:	689a      	ldr	r2, [r3, #8]
 8004722:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004724:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8004726:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004728:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800472a:	3301      	adds	r3, #1
 800472c:	6003      	str	r3, [r0, #0]
 800472e:	4770      	bx	lr

08004730 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004730:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004732:	1c53      	adds	r3, r2, #1
{
 8004734:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8004736:	d10a      	bne.n	800474e <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004738:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800473a:	685a      	ldr	r2, [r3, #4]
 800473c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800473e:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004740:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8004742:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8004744:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004746:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004748:	3301      	adds	r3, #1
 800474a:	6003      	str	r3, [r0, #0]
 800474c:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800474e:	f100 0308 	add.w	r3, r0, #8
 8004752:	685c      	ldr	r4, [r3, #4]
 8004754:	6825      	ldr	r5, [r4, #0]
 8004756:	42aa      	cmp	r2, r5
 8004758:	d3ef      	bcc.n	800473a <vListInsert+0xa>
 800475a:	4623      	mov	r3, r4
 800475c:	e7f9      	b.n	8004752 <vListInsert+0x22>

0800475e <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800475e:	6841      	ldr	r1, [r0, #4]
 8004760:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004762:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004764:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004766:	6882      	ldr	r2, [r0, #8]
 8004768:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800476a:	6859      	ldr	r1, [r3, #4]
 800476c:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800476e:	bf08      	it	eq
 8004770:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004772:	2200      	movs	r2, #0
 8004774:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004776:	6818      	ldr	r0, [r3, #0]
 8004778:	3801      	subs	r0, #1
 800477a:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 800477c:	4770      	bx	lr
	...

08004780 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004780:	4b0a      	ldr	r3, [pc, #40]	; (80047ac <prvTaskExitError+0x2c>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	3301      	adds	r3, #1
 8004786:	d008      	beq.n	800479a <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800478c:	f383 8811 	msr	BASEPRI, r3
 8004790:	f3bf 8f6f 	isb	sy
 8004794:	f3bf 8f4f 	dsb	sy
 8004798:	e7fe      	b.n	8004798 <prvTaskExitError+0x18>
 800479a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800479e:	f383 8811 	msr	BASEPRI, r3
 80047a2:	f3bf 8f6f 	isb	sy
 80047a6:	f3bf 8f4f 	dsb	sy
 80047aa:	e7fe      	b.n	80047aa <prvTaskExitError+0x2a>
 80047ac:	20000008 	.word	0x20000008

080047b0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80047b0:	4806      	ldr	r0, [pc, #24]	; (80047cc <prvPortStartFirstTask+0x1c>)
 80047b2:	6800      	ldr	r0, [r0, #0]
 80047b4:	6800      	ldr	r0, [r0, #0]
 80047b6:	f380 8808 	msr	MSP, r0
 80047ba:	b662      	cpsie	i
 80047bc:	b661      	cpsie	f
 80047be:	f3bf 8f4f 	dsb	sy
 80047c2:	f3bf 8f6f 	isb	sy
 80047c6:	df00      	svc	0
 80047c8:	bf00      	nop
 80047ca:	0000      	.short	0x0000
 80047cc:	e000ed08 	.word	0xe000ed08

080047d0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80047d0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80047e0 <vPortEnableVFP+0x10>
 80047d4:	6801      	ldr	r1, [r0, #0]
 80047d6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80047da:	6001      	str	r1, [r0, #0]
 80047dc:	4770      	bx	lr
 80047de:	0000      	.short	0x0000
 80047e0:	e000ed88 	.word	0xe000ed88

080047e4 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80047e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047e8:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80047ec:	4b07      	ldr	r3, [pc, #28]	; (800480c <pxPortInitialiseStack+0x28>)
 80047ee:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80047f2:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80047f6:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80047fa:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80047fe:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8004802:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8004806:	3844      	subs	r0, #68	; 0x44
 8004808:	4770      	bx	lr
 800480a:	bf00      	nop
 800480c:	08004781 	.word	0x08004781

08004810 <SVC_Handler>:
	__asm volatile (
 8004810:	4b07      	ldr	r3, [pc, #28]	; (8004830 <pxCurrentTCBConst2>)
 8004812:	6819      	ldr	r1, [r3, #0]
 8004814:	6808      	ldr	r0, [r1, #0]
 8004816:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800481a:	f380 8809 	msr	PSP, r0
 800481e:	f3bf 8f6f 	isb	sy
 8004822:	f04f 0000 	mov.w	r0, #0
 8004826:	f380 8811 	msr	BASEPRI, r0
 800482a:	4770      	bx	lr
 800482c:	f3af 8000 	nop.w

08004830 <pxCurrentTCBConst2>:
 8004830:	20003e64 	.word	0x20003e64

08004834 <vPortEnterCritical>:
 8004834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004838:	f383 8811 	msr	BASEPRI, r3
 800483c:	f3bf 8f6f 	isb	sy
 8004840:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8004844:	4a0a      	ldr	r2, [pc, #40]	; (8004870 <vPortEnterCritical+0x3c>)
 8004846:	6813      	ldr	r3, [r2, #0]
 8004848:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800484a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800484c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800484e:	d10d      	bne.n	800486c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004850:	4b08      	ldr	r3, [pc, #32]	; (8004874 <vPortEnterCritical+0x40>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004858:	d008      	beq.n	800486c <vPortEnterCritical+0x38>
 800485a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800485e:	f383 8811 	msr	BASEPRI, r3
 8004862:	f3bf 8f6f 	isb	sy
 8004866:	f3bf 8f4f 	dsb	sy
 800486a:	e7fe      	b.n	800486a <vPortEnterCritical+0x36>
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	20000008 	.word	0x20000008
 8004874:	e000ed04 	.word	0xe000ed04

08004878 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8004878:	4a08      	ldr	r2, [pc, #32]	; (800489c <vPortExitCritical+0x24>)
 800487a:	6813      	ldr	r3, [r2, #0]
 800487c:	b943      	cbnz	r3, 8004890 <vPortExitCritical+0x18>
 800487e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004882:	f383 8811 	msr	BASEPRI, r3
 8004886:	f3bf 8f6f 	isb	sy
 800488a:	f3bf 8f4f 	dsb	sy
 800488e:	e7fe      	b.n	800488e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8004890:	3b01      	subs	r3, #1
 8004892:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004894:	b90b      	cbnz	r3, 800489a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004896:	f383 8811 	msr	BASEPRI, r3
 800489a:	4770      	bx	lr
 800489c:	20000008 	.word	0x20000008

080048a0 <PendSV_Handler>:
	__asm volatile
 80048a0:	f3ef 8009 	mrs	r0, PSP
 80048a4:	f3bf 8f6f 	isb	sy
 80048a8:	4b15      	ldr	r3, [pc, #84]	; (8004900 <pxCurrentTCBConst>)
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	f01e 0f10 	tst.w	lr, #16
 80048b0:	bf08      	it	eq
 80048b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80048b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048ba:	6010      	str	r0, [r2, #0]
 80048bc:	f84d 3d04 	str.w	r3, [sp, #-4]!
 80048c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80048c4:	f380 8811 	msr	BASEPRI, r0
 80048c8:	f3bf 8f4f 	dsb	sy
 80048cc:	f3bf 8f6f 	isb	sy
 80048d0:	f000 ffca 	bl	8005868 <vTaskSwitchContext>
 80048d4:	f04f 0000 	mov.w	r0, #0
 80048d8:	f380 8811 	msr	BASEPRI, r0
 80048dc:	bc08      	pop	{r3}
 80048de:	6819      	ldr	r1, [r3, #0]
 80048e0:	6808      	ldr	r0, [r1, #0]
 80048e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048e6:	f01e 0f10 	tst.w	lr, #16
 80048ea:	bf08      	it	eq
 80048ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80048f0:	f380 8809 	msr	PSP, r0
 80048f4:	f3bf 8f6f 	isb	sy
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	f3af 8000 	nop.w

08004900 <pxCurrentTCBConst>:
 8004900:	20003e64 	.word	0x20003e64

08004904 <xPortSysTickHandler>:
{
 8004904:	b508      	push	{r3, lr}
	__asm volatile
 8004906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800490a:	f383 8811 	msr	BASEPRI, r3
 800490e:	f3bf 8f6f 	isb	sy
 8004912:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8004916:	f000 fe3f 	bl	8005598 <xTaskIncrementTick>
 800491a:	b118      	cbz	r0, 8004924 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800491c:	4b03      	ldr	r3, [pc, #12]	; (800492c <xPortSysTickHandler+0x28>)
 800491e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004922:	601a      	str	r2, [r3, #0]
	__asm volatile
 8004924:	2300      	movs	r3, #0
 8004926:	f383 8811 	msr	BASEPRI, r3
 800492a:	bd08      	pop	{r3, pc}
 800492c:	e000ed04 	.word	0xe000ed04

08004930 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004930:	4b06      	ldr	r3, [pc, #24]	; (800494c <vPortSetupTimerInterrupt+0x1c>)
 8004932:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	fbb3 f3f2 	udiv	r3, r3, r2
 800493c:	4a04      	ldr	r2, [pc, #16]	; (8004950 <vPortSetupTimerInterrupt+0x20>)
 800493e:	3b01      	subs	r3, #1
 8004940:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004942:	4b04      	ldr	r3, [pc, #16]	; (8004954 <vPortSetupTimerInterrupt+0x24>)
 8004944:	2207      	movs	r2, #7
 8004946:	601a      	str	r2, [r3, #0]
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	20000010 	.word	0x20000010
 8004950:	e000e014 	.word	0xe000e014
 8004954:	e000e010 	.word	0xe000e010

08004958 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004958:	4b31      	ldr	r3, [pc, #196]	; (8004a20 <xPortStartScheduler+0xc8>)
 800495a:	4a32      	ldr	r2, [pc, #200]	; (8004a24 <xPortStartScheduler+0xcc>)
{
 800495c:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800495e:	6819      	ldr	r1, [r3, #0]
 8004960:	4291      	cmp	r1, r2
 8004962:	d108      	bne.n	8004976 <xPortStartScheduler+0x1e>
	__asm volatile
 8004964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004968:	f383 8811 	msr	BASEPRI, r3
 800496c:	f3bf 8f6f 	isb	sy
 8004970:	f3bf 8f4f 	dsb	sy
 8004974:	e7fe      	b.n	8004974 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	4b2b      	ldr	r3, [pc, #172]	; (8004a28 <xPortStartScheduler+0xd0>)
 800497a:	429a      	cmp	r2, r3
 800497c:	d108      	bne.n	8004990 <xPortStartScheduler+0x38>
 800497e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004982:	f383 8811 	msr	BASEPRI, r3
 8004986:	f3bf 8f6f 	isb	sy
 800498a:	f3bf 8f4f 	dsb	sy
 800498e:	e7fe      	b.n	800498e <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004990:	4b26      	ldr	r3, [pc, #152]	; (8004a2c <xPortStartScheduler+0xd4>)
 8004992:	781a      	ldrb	r2, [r3, #0]
 8004994:	b2d2      	uxtb	r2, r2
 8004996:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004998:	22ff      	movs	r2, #255	; 0xff
 800499a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800499c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800499e:	4a24      	ldr	r2, [pc, #144]	; (8004a30 <xPortStartScheduler+0xd8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80049a6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80049aa:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80049ae:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80049b0:	4b20      	ldr	r3, [pc, #128]	; (8004a34 <xPortStartScheduler+0xdc>)
 80049b2:	2207      	movs	r2, #7
 80049b4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80049b6:	2100      	movs	r1, #0
 80049b8:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80049bc:	0600      	lsls	r0, r0, #24
 80049be:	f102 34ff 	add.w	r4, r2, #4294967295	; 0xffffffff
 80049c2:	d423      	bmi.n	8004a0c <xPortStartScheduler+0xb4>
 80049c4:	b101      	cbz	r1, 80049c8 <xPortStartScheduler+0x70>
 80049c6:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80049cc:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80049d0:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80049d2:	9b01      	ldr	r3, [sp, #4]
 80049d4:	4a15      	ldr	r2, [pc, #84]	; (8004a2c <xPortStartScheduler+0xd4>)
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80049da:	4b17      	ldr	r3, [pc, #92]	; (8004a38 <xPortStartScheduler+0xe0>)
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80049e2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80049ea:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80049ec:	f7ff ffa0 	bl	8004930 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80049f0:	4b12      	ldr	r3, [pc, #72]	; (8004a3c <xPortStartScheduler+0xe4>)
 80049f2:	2200      	movs	r2, #0
 80049f4:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 80049f6:	f7ff feeb 	bl	80047d0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80049fa:	4a11      	ldr	r2, [pc, #68]	; (8004a40 <xPortStartScheduler+0xe8>)
 80049fc:	6813      	ldr	r3, [r2, #0]
 80049fe:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004a02:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8004a04:	f7ff fed4 	bl	80047b0 <prvPortStartFirstTask>
	prvTaskExitError();
 8004a08:	f7ff feba 	bl	8004780 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a0c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8004a10:	0052      	lsls	r2, r2, #1
 8004a12:	b2d2      	uxtb	r2, r2
 8004a14:	f88d 2003 	strb.w	r2, [sp, #3]
 8004a18:	2101      	movs	r1, #1
 8004a1a:	4622      	mov	r2, r4
 8004a1c:	e7cc      	b.n	80049b8 <xPortStartScheduler+0x60>
 8004a1e:	bf00      	nop
 8004a20:	e000ed00 	.word	0xe000ed00
 8004a24:	410fc271 	.word	0x410fc271
 8004a28:	410fc270 	.word	0x410fc270
 8004a2c:	e000e400 	.word	0xe000e400
 8004a30:	20000244 	.word	0x20000244
 8004a34:	20000248 	.word	0x20000248
 8004a38:	e000ed20 	.word	0xe000ed20
 8004a3c:	20000008 	.word	0x20000008
 8004a40:	e000ef34 	.word	0xe000ef34

08004a44 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8004a44:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004a48:	2b0f      	cmp	r3, #15
 8004a4a:	d90e      	bls.n	8004a6a <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004a4c:	4a10      	ldr	r2, [pc, #64]	; (8004a90 <vPortValidateInterruptPriority+0x4c>)
 8004a4e:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004a50:	4a10      	ldr	r2, [pc, #64]	; (8004a94 <vPortValidateInterruptPriority+0x50>)
 8004a52:	7812      	ldrb	r2, [r2, #0]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d908      	bls.n	8004a6a <vPortValidateInterruptPriority+0x26>
 8004a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a5c:	f383 8811 	msr	BASEPRI, r3
 8004a60:	f3bf 8f6f 	isb	sy
 8004a64:	f3bf 8f4f 	dsb	sy
 8004a68:	e7fe      	b.n	8004a68 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004a6a:	4b0b      	ldr	r3, [pc, #44]	; (8004a98 <vPortValidateInterruptPriority+0x54>)
 8004a6c:	4a0b      	ldr	r2, [pc, #44]	; (8004a9c <vPortValidateInterruptPriority+0x58>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	6812      	ldr	r2, [r2, #0]
 8004a72:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d908      	bls.n	8004a8c <vPortValidateInterruptPriority+0x48>
 8004a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a7e:	f383 8811 	msr	BASEPRI, r3
 8004a82:	f3bf 8f6f 	isb	sy
 8004a86:	f3bf 8f4f 	dsb	sy
 8004a8a:	e7fe      	b.n	8004a8a <vPortValidateInterruptPriority+0x46>
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop
 8004a90:	e000e3f0 	.word	0xe000e3f0
 8004a94:	20000244 	.word	0x20000244
 8004a98:	e000ed0c 	.word	0xe000ed0c
 8004a9c:	20000248 	.word	0x20000248

08004aa0 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004aa0:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004aa2:	4b0f      	ldr	r3, [pc, #60]	; (8004ae0 <prvInsertBlockIntoFreeList+0x40>)
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	4282      	cmp	r2, r0
 8004aa8:	d318      	bcc.n	8004adc <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004aaa:	685c      	ldr	r4, [r3, #4]
 8004aac:	1919      	adds	r1, r3, r4
 8004aae:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004ab0:	bf01      	itttt	eq
 8004ab2:	6841      	ldreq	r1, [r0, #4]
 8004ab4:	4618      	moveq	r0, r3
 8004ab6:	1909      	addeq	r1, r1, r4
 8004ab8:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004aba:	6844      	ldr	r4, [r0, #4]
 8004abc:	1901      	adds	r1, r0, r4
 8004abe:	428a      	cmp	r2, r1
 8004ac0:	d107      	bne.n	8004ad2 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004ac2:	4908      	ldr	r1, [pc, #32]	; (8004ae4 <prvInsertBlockIntoFreeList+0x44>)
 8004ac4:	6809      	ldr	r1, [r1, #0]
 8004ac6:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004ac8:	bf1f      	itttt	ne
 8004aca:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004acc:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004ace:	1909      	addne	r1, r1, r4
 8004ad0:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004ad2:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004ad4:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004ad6:	bf18      	it	ne
 8004ad8:	6018      	strne	r0, [r3, #0]
 8004ada:	bd10      	pop	{r4, pc}
 8004adc:	4613      	mov	r3, r2
 8004ade:	e7e1      	b.n	8004aa4 <prvInsertBlockIntoFreeList+0x4>
 8004ae0:	20003e5c 	.word	0x20003e5c
 8004ae4:	2000024c 	.word	0x2000024c

08004ae8 <pvPortMalloc>:
{
 8004ae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004aec:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8004aee:	f000 fd3d 	bl	800556c <vTaskSuspendAll>
		if( pxEnd == NULL )
 8004af2:	493e      	ldr	r1, [pc, #248]	; (8004bec <pvPortMalloc+0x104>)
 8004af4:	4d3e      	ldr	r5, [pc, #248]	; (8004bf0 <pvPortMalloc+0x108>)
 8004af6:	680b      	ldr	r3, [r1, #0]
 8004af8:	bb0b      	cbnz	r3, 8004b3e <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8004afa:	4a3e      	ldr	r2, [pc, #248]	; (8004bf4 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004afc:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004afe:	bf1f      	itttt	ne
 8004b00:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b02:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004b06:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
 8004b0a:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b0c:	bf14      	ite	ne
 8004b0e:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004b10:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004b14:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8004b16:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b18:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004b1c:	4e36      	ldr	r6, [pc, #216]	; (8004bf8 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 8004b1e:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004b20:	2000      	movs	r0, #0
 8004b22:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004b24:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8004b26:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004b28:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004b2a:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004b2c:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b2e:	4b33      	ldr	r3, [pc, #204]	; (8004bfc <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004b30:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b32:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b34:	4b32      	ldr	r3, [pc, #200]	; (8004c00 <pvPortMalloc+0x118>)
 8004b36:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004b38:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004b3c:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004b3e:	682f      	ldr	r7, [r5, #0]
 8004b40:	4227      	tst	r7, r4
 8004b42:	d116      	bne.n	8004b72 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8004b44:	2c00      	cmp	r4, #0
 8004b46:	d041      	beq.n	8004bcc <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8004b48:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004b4c:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004b4e:	bf1c      	itt	ne
 8004b50:	f023 0307 	bicne.w	r3, r3, #7
 8004b54:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004b56:	b163      	cbz	r3, 8004b72 <pvPortMalloc+0x8a>
 8004b58:	4a29      	ldr	r2, [pc, #164]	; (8004c00 <pvPortMalloc+0x118>)
 8004b5a:	6816      	ldr	r6, [r2, #0]
 8004b5c:	42b3      	cmp	r3, r6
 8004b5e:	4690      	mov	r8, r2
 8004b60:	d807      	bhi.n	8004b72 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8004b62:	4a25      	ldr	r2, [pc, #148]	; (8004bf8 <pvPortMalloc+0x110>)
 8004b64:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b66:	6868      	ldr	r0, [r5, #4]
 8004b68:	4283      	cmp	r3, r0
 8004b6a:	d804      	bhi.n	8004b76 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8004b6c:	6809      	ldr	r1, [r1, #0]
 8004b6e:	428d      	cmp	r5, r1
 8004b70:	d107      	bne.n	8004b82 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8004b72:	2400      	movs	r4, #0
 8004b74:	e02a      	b.n	8004bcc <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b76:	682c      	ldr	r4, [r5, #0]
 8004b78:	2c00      	cmp	r4, #0
 8004b7a:	d0f7      	beq.n	8004b6c <pvPortMalloc+0x84>
 8004b7c:	462a      	mov	r2, r5
 8004b7e:	4625      	mov	r5, r4
 8004b80:	e7f1      	b.n	8004b66 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004b82:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004b84:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004b86:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004b88:	1ac2      	subs	r2, r0, r3
 8004b8a:	2a10      	cmp	r2, #16
 8004b8c:	d90f      	bls.n	8004bae <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004b8e:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b90:	0741      	lsls	r1, r0, #29
 8004b92:	d008      	beq.n	8004ba6 <pvPortMalloc+0xbe>
 8004b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b98:	f383 8811 	msr	BASEPRI, r3
 8004b9c:	f3bf 8f6f 	isb	sy
 8004ba0:	f3bf 8f4f 	dsb	sy
 8004ba4:	e7fe      	b.n	8004ba4 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004ba6:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004ba8:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004baa:	f7ff ff79 	bl	8004aa0 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004bae:	4913      	ldr	r1, [pc, #76]	; (8004bfc <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004bb0:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004bb2:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004bb4:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004bb6:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004bb8:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 8004bba:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004bbe:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004bc2:	bf38      	it	cc
 8004bc4:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004bc6:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004bc8:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004bca:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8004bcc:	f000 fd76 	bl	80056bc <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004bd0:	0763      	lsls	r3, r4, #29
 8004bd2:	d008      	beq.n	8004be6 <pvPortMalloc+0xfe>
 8004bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bd8:	f383 8811 	msr	BASEPRI, r3
 8004bdc:	f3bf 8f6f 	isb	sy
 8004be0:	f3bf 8f4f 	dsb	sy
 8004be4:	e7fe      	b.n	8004be4 <pvPortMalloc+0xfc>
}
 8004be6:	4620      	mov	r0, r4
 8004be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bec:	2000024c 	.word	0x2000024c
 8004bf0:	20003e50 	.word	0x20003e50
 8004bf4:	20000250 	.word	0x20000250
 8004bf8:	20003e5c 	.word	0x20003e5c
 8004bfc:	20003e58 	.word	0x20003e58
 8004c00:	20003e54 	.word	0x20003e54

08004c04 <vPortFree>:
{
 8004c04:	b510      	push	{r4, lr}
	if( pv != NULL )
 8004c06:	4604      	mov	r4, r0
 8004c08:	b370      	cbz	r0, 8004c68 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004c0a:	4a18      	ldr	r2, [pc, #96]	; (8004c6c <vPortFree+0x68>)
 8004c0c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8004c10:	6812      	ldr	r2, [r2, #0]
 8004c12:	4213      	tst	r3, r2
 8004c14:	d108      	bne.n	8004c28 <vPortFree+0x24>
 8004c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c1a:	f383 8811 	msr	BASEPRI, r3
 8004c1e:	f3bf 8f6f 	isb	sy
 8004c22:	f3bf 8f4f 	dsb	sy
 8004c26:	e7fe      	b.n	8004c26 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004c28:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8004c2c:	b141      	cbz	r1, 8004c40 <vPortFree+0x3c>
 8004c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c32:	f383 8811 	msr	BASEPRI, r3
 8004c36:	f3bf 8f6f 	isb	sy
 8004c3a:	f3bf 8f4f 	dsb	sy
 8004c3e:	e7fe      	b.n	8004c3e <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004c40:	ea23 0302 	bic.w	r3, r3, r2
 8004c44:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8004c48:	f000 fc90 	bl	800556c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004c4c:	4a08      	ldr	r2, [pc, #32]	; (8004c70 <vPortFree+0x6c>)
 8004c4e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004c52:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004c54:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004c58:	440b      	add	r3, r1
 8004c5a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004c5c:	f7ff ff20 	bl	8004aa0 <prvInsertBlockIntoFreeList>
}
 8004c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8004c64:	f000 bd2a 	b.w	80056bc <xTaskResumeAll>
 8004c68:	bd10      	pop	{r4, pc}
 8004c6a:	bf00      	nop
 8004c6c:	20003e50 	.word	0x20003e50
 8004c70:	20003e54 	.word	0x20003e54

08004c74 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004c74:	b570      	push	{r4, r5, r6, lr}
 8004c76:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004c78:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c7a:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 8004c7c:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004c7e:	b942      	cbnz	r2, 8004c92 <prvCopyDataToQueue+0x1e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c80:	6805      	ldr	r5, [r0, #0]
 8004c82:	b99d      	cbnz	r5, 8004cac <prvCopyDataToQueue+0x38>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004c84:	6840      	ldr	r0, [r0, #4]
 8004c86:	f000 ff2b 	bl	8005ae0 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8004c8a:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8004c8c:	3601      	adds	r6, #1
 8004c8e:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8004c90:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8004c92:	b96d      	cbnz	r5, 8004cb0 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004c94:	6880      	ldr	r0, [r0, #8]
 8004c96:	f003 fcfb 	bl	8008690 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004c9a:	68a3      	ldr	r3, [r4, #8]
 8004c9c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004c9e:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004ca0:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004ca2:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d301      	bcc.n	8004cac <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004ca8:	6823      	ldr	r3, [r4, #0]
 8004caa:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8004cac:	2000      	movs	r0, #0
 8004cae:	e7ed      	b.n	8004c8c <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cb0:	68c0      	ldr	r0, [r0, #12]
 8004cb2:	f003 fced 	bl	8008690 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004cb6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004cb8:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004cba:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004cbc:	425b      	negs	r3, r3
 8004cbe:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004cc0:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004cc2:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004cc4:	bf3e      	ittt	cc
 8004cc6:	6862      	ldrcc	r2, [r4, #4]
 8004cc8:	189b      	addcc	r3, r3, r2
 8004cca:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8004ccc:	2d02      	cmp	r5, #2
 8004cce:	d1ed      	bne.n	8004cac <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004cd0:	b10e      	cbz	r6, 8004cd6 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8004cd2:	3e01      	subs	r6, #1
 8004cd4:	e7ea      	b.n	8004cac <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8004cd6:	4630      	mov	r0, r6
 8004cd8:	e7d8      	b.n	8004c8c <prvCopyDataToQueue+0x18>

08004cda <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004cda:	4603      	mov	r3, r0
 8004cdc:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004cde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8004ce0:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ce2:	b162      	cbz	r2, 8004cfe <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004ce4:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004ce6:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004ce8:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004cea:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004cec:	60d9      	str	r1, [r3, #12]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004cee:	bf24      	itt	cs
 8004cf0:	6819      	ldrcs	r1, [r3, #0]
 8004cf2:	60d9      	strcs	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004cf4:	68d9      	ldr	r1, [r3, #12]
	}
}
 8004cf6:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004cfa:	f003 bcc9 	b.w	8008690 <memcpy>
}
 8004cfe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d02:	4770      	bx	lr

08004d04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004d04:	b570      	push	{r4, r5, r6, lr}
 8004d06:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004d08:	f7ff fd94 	bl	8004834 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004d0c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d10:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8004d14:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d16:	2d00      	cmp	r5, #0
 8004d18:	dc14      	bgt.n	8004d44 <prvUnlockQueue+0x40>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004d1a:	23ff      	movs	r3, #255	; 0xff
 8004d1c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004d20:	f7ff fdaa 	bl	8004878 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004d24:	f7ff fd86 	bl	8004834 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004d28:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44

		while( cRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d2c:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8004d30:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d32:	2d00      	cmp	r5, #0
 8004d34:	dc12      	bgt.n	8004d5c <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004d36:	23ff      	movs	r3, #255	; 0xff
 8004d38:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8004d3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8004d40:	f7ff bd9a 	b.w	8004878 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d0e7      	beq.n	8004d1a <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d4a:	4630      	mov	r0, r6
 8004d4c:	f000 fde0 	bl	8005910 <xTaskRemoveFromEventList>
 8004d50:	b108      	cbz	r0, 8004d56 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8004d52:	f000 fe69 	bl	8005a28 <vTaskMissedYield>
 8004d56:	3d01      	subs	r5, #1
 8004d58:	b26d      	sxtb	r5, r5
 8004d5a:	e7dc      	b.n	8004d16 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d5c:	6923      	ldr	r3, [r4, #16]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d0e9      	beq.n	8004d36 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d62:	4630      	mov	r0, r6
 8004d64:	f000 fdd4 	bl	8005910 <xTaskRemoveFromEventList>
 8004d68:	b108      	cbz	r0, 8004d6e <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 8004d6a:	f000 fe5d 	bl	8005a28 <vTaskMissedYield>
 8004d6e:	3d01      	subs	r5, #1
 8004d70:	b26d      	sxtb	r5, r5
 8004d72:	e7de      	b.n	8004d32 <prvUnlockQueue+0x2e>

08004d74 <xQueueGenericReset>:
{
 8004d74:	b538      	push	{r3, r4, r5, lr}
 8004d76:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8004d78:	4604      	mov	r4, r0
 8004d7a:	b940      	cbnz	r0, 8004d8e <xQueueGenericReset+0x1a>
 8004d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d80:	f383 8811 	msr	BASEPRI, r3
 8004d84:	f3bf 8f6f 	isb	sy
 8004d88:	f3bf 8f4f 	dsb	sy
 8004d8c:	e7fe      	b.n	8004d8c <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8004d8e:	f7ff fd51 	bl	8004834 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004d92:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8004d94:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004d96:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d98:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004d9a:	4343      	muls	r3, r0
 8004d9c:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004d9e:	1a1b      	subs	r3, r3, r0
 8004da0:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004da2:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004da4:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004da6:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8004da8:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004daa:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8004dac:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004db0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8004db4:	b995      	cbnz	r5, 8004ddc <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004db6:	6923      	ldr	r3, [r4, #16]
 8004db8:	b163      	cbz	r3, 8004dd4 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004dba:	f104 0010 	add.w	r0, r4, #16
 8004dbe:	f000 fda7 	bl	8005910 <xTaskRemoveFromEventList>
 8004dc2:	b138      	cbz	r0, 8004dd4 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8004dc4:	4b0a      	ldr	r3, [pc, #40]	; (8004df0 <xQueueGenericReset+0x7c>)
 8004dc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dca:	601a      	str	r2, [r3, #0]
 8004dcc:	f3bf 8f4f 	dsb	sy
 8004dd0:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8004dd4:	f7ff fd50 	bl	8004878 <vPortExitCritical>
}
 8004dd8:	2001      	movs	r0, #1
 8004dda:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004ddc:	f104 0010 	add.w	r0, r4, #16
 8004de0:	f7ff fc8c 	bl	80046fc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004de4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004de8:	f7ff fc88 	bl	80046fc <vListInitialise>
 8004dec:	e7f2      	b.n	8004dd4 <xQueueGenericReset+0x60>
 8004dee:	bf00      	nop
 8004df0:	e000ed04 	.word	0xe000ed04

08004df4 <xQueueGenericCreate>:
	{
 8004df4:	b570      	push	{r4, r5, r6, lr}
 8004df6:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004df8:	4606      	mov	r6, r0
 8004dfa:	b940      	cbnz	r0, 8004e0e <xQueueGenericCreate+0x1a>
 8004dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e00:	f383 8811 	msr	BASEPRI, r3
 8004e04:	f3bf 8f6f 	isb	sy
 8004e08:	f3bf 8f4f 	dsb	sy
 8004e0c:	e7fe      	b.n	8004e0c <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e0e:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004e10:	3048      	adds	r0, #72	; 0x48
 8004e12:	f7ff fe69 	bl	8004ae8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8004e16:	4604      	mov	r4, r0
 8004e18:	b138      	cbz	r0, 8004e2a <xQueueGenericCreate+0x36>
	if( uxItemSize == ( UBaseType_t ) 0 )
 8004e1a:	b945      	cbnz	r5, 8004e2e <xQueueGenericCreate+0x3a>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004e1c:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8004e1e:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004e20:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004e22:	2101      	movs	r1, #1
 8004e24:	4620      	mov	r0, r4
 8004e26:	f7ff ffa5 	bl	8004d74 <xQueueGenericReset>
	}
 8004e2a:	4620      	mov	r0, r4
 8004e2c:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004e2e:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004e32:	6003      	str	r3, [r0, #0]
 8004e34:	e7f3      	b.n	8004e1e <xQueueGenericCreate+0x2a>
	...

08004e38 <xQueueGenericSend>:
{
 8004e38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e3c:	4689      	mov	r9, r1
 8004e3e:	9201      	str	r2, [sp, #4]
 8004e40:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8004e42:	4604      	mov	r4, r0
 8004e44:	b940      	cbnz	r0, 8004e58 <xQueueGenericSend+0x20>
 8004e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e4a:	f383 8811 	msr	BASEPRI, r3
 8004e4e:	f3bf 8f6f 	isb	sy
 8004e52:	f3bf 8f4f 	dsb	sy
 8004e56:	e7fe      	b.n	8004e56 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e58:	2900      	cmp	r1, #0
 8004e5a:	f040 8088 	bne.w	8004f6e <xQueueGenericSend+0x136>
 8004e5e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	f000 8084 	beq.w	8004f6e <xQueueGenericSend+0x136>
 8004e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e6a:	f383 8811 	msr	BASEPRI, r3
 8004e6e:	f3bf 8f6f 	isb	sy
 8004e72:	f3bf 8f4f 	dsb	sy
 8004e76:	e7fe      	b.n	8004e76 <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e78:	9e01      	ldr	r6, [sp, #4]
 8004e7a:	2e00      	cmp	r6, #0
 8004e7c:	f000 8082 	beq.w	8004f84 <xQueueGenericSend+0x14c>
 8004e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e84:	f383 8811 	msr	BASEPRI, r3
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	f3bf 8f4f 	dsb	sy
 8004e90:	e7fe      	b.n	8004e90 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e92:	9d01      	ldr	r5, [sp, #4]
 8004e94:	b91d      	cbnz	r5, 8004e9e <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 8004e96:	f7ff fcef 	bl	8004878 <vPortExitCritical>
			return errQUEUE_FULL;
 8004e9a:	2000      	movs	r0, #0
 8004e9c:	e058      	b.n	8004f50 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 8004e9e:	b916      	cbnz	r6, 8004ea6 <xQueueGenericSend+0x6e>
					vTaskSetTimeOutState( &xTimeOut );
 8004ea0:	a802      	add	r0, sp, #8
 8004ea2:	f000 fd77 	bl	8005994 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8004ea6:	f7ff fce7 	bl	8004878 <vPortExitCritical>
		vTaskSuspendAll();
 8004eaa:	f000 fb5f 	bl	800556c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004eae:	f7ff fcc1 	bl	8004834 <vPortEnterCritical>
 8004eb2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004eb6:	2bff      	cmp	r3, #255	; 0xff
 8004eb8:	bf08      	it	eq
 8004eba:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8004ebe:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004ec2:	2bff      	cmp	r3, #255	; 0xff
 8004ec4:	bf08      	it	eq
 8004ec6:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8004eca:	f7ff fcd5 	bl	8004878 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004ece:	a901      	add	r1, sp, #4
 8004ed0:	a802      	add	r0, sp, #8
 8004ed2:	f000 fd6f 	bl	80059b4 <xTaskCheckForTimeOut>
 8004ed6:	2800      	cmp	r0, #0
 8004ed8:	d143      	bne.n	8004f62 <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004eda:	f7ff fcab 	bl	8004834 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ede:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8004ee0:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8004ee2:	f7ff fcc9 	bl	8004878 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004ee6:	42ae      	cmp	r6, r5
 8004ee8:	d135      	bne.n	8004f56 <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004eea:	9901      	ldr	r1, [sp, #4]
 8004eec:	f104 0010 	add.w	r0, r4, #16
 8004ef0:	f000 fcf4 	bl	80058dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ef4:	4620      	mov	r0, r4
 8004ef6:	f7ff ff05 	bl	8004d04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004efa:	f000 fbdf 	bl	80056bc <xTaskResumeAll>
 8004efe:	b938      	cbnz	r0, 8004f10 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 8004f00:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004f04:	f8ca 3000 	str.w	r3, [sl]
 8004f08:	f3bf 8f4f 	dsb	sy
 8004f0c:	f3bf 8f6f 	isb	sy
 8004f10:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8004f12:	f7ff fc8f 	bl	8004834 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f16:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004f18:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d301      	bcc.n	8004f22 <xQueueGenericSend+0xea>
 8004f1e:	2f02      	cmp	r7, #2
 8004f20:	d1b7      	bne.n	8004e92 <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f22:	463a      	mov	r2, r7
 8004f24:	4649      	mov	r1, r9
 8004f26:	4620      	mov	r0, r4
 8004f28:	f7ff fea4 	bl	8004c74 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f2e:	b11b      	cbz	r3, 8004f38 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f30:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004f34:	f000 fcec 	bl	8005910 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8004f38:	b138      	cbz	r0, 8004f4a <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 8004f3a:	4b19      	ldr	r3, [pc, #100]	; (8004fa0 <xQueueGenericSend+0x168>)
 8004f3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f40:	601a      	str	r2, [r3, #0]
 8004f42:	f3bf 8f4f 	dsb	sy
 8004f46:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8004f4a:	f7ff fc95 	bl	8004878 <vPortExitCritical>
				return pdPASS;
 8004f4e:	2001      	movs	r0, #1
}
 8004f50:	b004      	add	sp, #16
 8004f52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8004f56:	4620      	mov	r0, r4
 8004f58:	f7ff fed4 	bl	8004d04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004f5c:	f000 fbae 	bl	80056bc <xTaskResumeAll>
 8004f60:	e7d6      	b.n	8004f10 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 8004f62:	4620      	mov	r0, r4
 8004f64:	f7ff fece 	bl	8004d04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f68:	f000 fba8 	bl	80056bc <xTaskResumeAll>
 8004f6c:	e795      	b.n	8004e9a <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004f6e:	2f02      	cmp	r7, #2
 8004f70:	d102      	bne.n	8004f78 <xQueueGenericSend+0x140>
 8004f72:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d10a      	bne.n	8004f8e <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004f78:	f000 fd5c 	bl	8005a34 <xTaskGetSchedulerState>
 8004f7c:	2800      	cmp	r0, #0
 8004f7e:	f43f af7b 	beq.w	8004e78 <xQueueGenericSend+0x40>
 8004f82:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8004f84:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8004f88:	f8df a014 	ldr.w	sl, [pc, #20]	; 8004fa0 <xQueueGenericSend+0x168>
 8004f8c:	e7c1      	b.n	8004f12 <xQueueGenericSend+0xda>
 8004f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f92:	f383 8811 	msr	BASEPRI, r3
 8004f96:	f3bf 8f6f 	isb	sy
 8004f9a:	f3bf 8f4f 	dsb	sy
 8004f9e:	e7fe      	b.n	8004f9e <xQueueGenericSend+0x166>
 8004fa0:	e000ed04 	.word	0xe000ed04

08004fa4 <xQueueGenericSendFromISR>:
{
 8004fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fa8:	4688      	mov	r8, r1
 8004faa:	4691      	mov	r9, r2
 8004fac:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8004fae:	4604      	mov	r4, r0
 8004fb0:	b940      	cbnz	r0, 8004fc4 <xQueueGenericSendFromISR+0x20>
 8004fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fb6:	f383 8811 	msr	BASEPRI, r3
 8004fba:	f3bf 8f6f 	isb	sy
 8004fbe:	f3bf 8f4f 	dsb	sy
 8004fc2:	e7fe      	b.n	8004fc2 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fc4:	bb09      	cbnz	r1, 800500a <xQueueGenericSendFromISR+0x66>
 8004fc6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004fc8:	b1fb      	cbz	r3, 800500a <xQueueGenericSendFromISR+0x66>
 8004fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fce:	f383 8811 	msr	BASEPRI, r3
 8004fd2:	f3bf 8f6f 	isb	sy
 8004fd6:	f3bf 8f4f 	dsb	sy
 8004fda:	e7fe      	b.n	8004fda <xQueueGenericSendFromISR+0x36>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004fdc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004fe0:	f000 fc96 	bl	8005910 <xTaskRemoveFromEventList>
 8004fe4:	2800      	cmp	r0, #0
 8004fe6:	d034      	beq.n	8005052 <xQueueGenericSendFromISR+0xae>
							if( pxHigherPriorityTaskWoken != NULL )
 8004fe8:	f1b9 0f00 	cmp.w	r9, #0
 8004fec:	d031      	beq.n	8005052 <xQueueGenericSendFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004fee:	2001      	movs	r0, #1
 8004ff0:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 8004ff4:	f386 8811 	msr	BASEPRI, r6
}
 8004ff8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004ffc:	3501      	adds	r5, #1
 8004ffe:	b26d      	sxtb	r5, r5
 8005000:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8005004:	e025      	b.n	8005052 <xQueueGenericSendFromISR+0xae>
			xReturn = errQUEUE_FULL;
 8005006:	2000      	movs	r0, #0
 8005008:	e7f4      	b.n	8004ff4 <xQueueGenericSendFromISR+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800500a:	2f02      	cmp	r7, #2
 800500c:	d102      	bne.n	8005014 <xQueueGenericSendFromISR+0x70>
 800500e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005010:	2b01      	cmp	r3, #1
 8005012:	d120      	bne.n	8005056 <xQueueGenericSendFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005014:	f7ff fd16 	bl	8004a44 <vPortValidateInterruptPriority>
	__asm volatile
 8005018:	f3ef 8611 	mrs	r6, BASEPRI
 800501c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005020:	f383 8811 	msr	BASEPRI, r3
 8005024:	f3bf 8f6f 	isb	sy
 8005028:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800502c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800502e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005030:	429a      	cmp	r2, r3
 8005032:	d301      	bcc.n	8005038 <xQueueGenericSendFromISR+0x94>
 8005034:	2f02      	cmp	r7, #2
 8005036:	d1e6      	bne.n	8005006 <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 8005038:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800503c:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 800503e:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005040:	4641      	mov	r1, r8
 8005042:	4620      	mov	r0, r4
 8005044:	f7ff fe16 	bl	8004c74 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8005048:	1c6b      	adds	r3, r5, #1
 800504a:	d1d7      	bne.n	8004ffc <xQueueGenericSendFromISR+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800504c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1c4      	bne.n	8004fdc <xQueueGenericSendFromISR+0x38>
			xReturn = pdPASS;
 8005052:	2001      	movs	r0, #1
 8005054:	e7ce      	b.n	8004ff4 <xQueueGenericSendFromISR+0x50>
	__asm volatile
 8005056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800505a:	f383 8811 	msr	BASEPRI, r3
 800505e:	f3bf 8f6f 	isb	sy
 8005062:	f3bf 8f4f 	dsb	sy
 8005066:	e7fe      	b.n	8005066 <xQueueGenericSendFromISR+0xc2>

08005068 <xQueueGenericReceive>:
{
 8005068:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800506c:	4688      	mov	r8, r1
 800506e:	9201      	str	r2, [sp, #4]
 8005070:	4699      	mov	r9, r3
	configASSERT( pxQueue );
 8005072:	4604      	mov	r4, r0
 8005074:	b940      	cbnz	r0, 8005088 <xQueueGenericReceive+0x20>
 8005076:	f04f 0350 	mov.w	r3, #80	; 0x50
 800507a:	f383 8811 	msr	BASEPRI, r3
 800507e:	f3bf 8f6f 	isb	sy
 8005082:	f3bf 8f4f 	dsb	sy
 8005086:	e7fe      	b.n	8005086 <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005088:	2900      	cmp	r1, #0
 800508a:	f040 80a5 	bne.w	80051d8 <xQueueGenericReceive+0x170>
 800508e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005090:	2b00      	cmp	r3, #0
 8005092:	f000 80a1 	beq.w	80051d8 <xQueueGenericReceive+0x170>
 8005096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800509a:	f383 8811 	msr	BASEPRI, r3
 800509e:	f3bf 8f6f 	isb	sy
 80050a2:	f3bf 8f4f 	dsb	sy
 80050a6:	e7fe      	b.n	80050a6 <xQueueGenericReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80050a8:	9e01      	ldr	r6, [sp, #4]
 80050aa:	2e00      	cmp	r6, #0
 80050ac:	f000 809a 	beq.w	80051e4 <xQueueGenericReceive+0x17c>
 80050b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050b4:	f383 8811 	msr	BASEPRI, r3
 80050b8:	f3bf 8f6f 	isb	sy
 80050bc:	f3bf 8f4f 	dsb	sy
 80050c0:	e7fe      	b.n	80050c0 <xQueueGenericReceive+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 80050c4:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d06d      	beq.n	80051a6 <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050ca:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80050ce:	e05f      	b.n	8005190 <xQueueGenericReceive+0x128>
				if( xTicksToWait == ( TickType_t ) 0 )
 80050d0:	9d01      	ldr	r5, [sp, #4]
 80050d2:	b91d      	cbnz	r5, 80050dc <xQueueGenericReceive+0x74>
					taskEXIT_CRITICAL();
 80050d4:	f7ff fbd0 	bl	8004878 <vPortExitCritical>
				return errQUEUE_EMPTY;
 80050d8:	4628      	mov	r0, r5
 80050da:	e067      	b.n	80051ac <xQueueGenericReceive+0x144>
				else if( xEntryTimeSet == pdFALSE )
 80050dc:	b916      	cbnz	r6, 80050e4 <xQueueGenericReceive+0x7c>
					vTaskSetTimeOutState( &xTimeOut );
 80050de:	a802      	add	r0, sp, #8
 80050e0:	f000 fc58 	bl	8005994 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 80050e4:	f7ff fbc8 	bl	8004878 <vPortExitCritical>
		vTaskSuspendAll();
 80050e8:	f000 fa40 	bl	800556c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050ec:	f7ff fba2 	bl	8004834 <vPortEnterCritical>
 80050f0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80050f4:	2bff      	cmp	r3, #255	; 0xff
 80050f6:	bf08      	it	eq
 80050f8:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 80050fc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005100:	2bff      	cmp	r3, #255	; 0xff
 8005102:	bf08      	it	eq
 8005104:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8005108:	f7ff fbb6 	bl	8004878 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800510c:	a901      	add	r1, sp, #4
 800510e:	a802      	add	r0, sp, #8
 8005110:	f000 fc50 	bl	80059b4 <xTaskCheckForTimeOut>
 8005114:	2800      	cmp	r0, #0
 8005116:	d152      	bne.n	80051be <xQueueGenericReceive+0x156>
	taskENTER_CRITICAL();
 8005118:	f7ff fb8c 	bl	8004834 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800511c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 800511e:	f7ff fbab 	bl	8004878 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005122:	2d00      	cmp	r5, #0
 8005124:	d145      	bne.n	80051b2 <xQueueGenericReceive+0x14a>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005126:	6823      	ldr	r3, [r4, #0]
 8005128:	b933      	cbnz	r3, 8005138 <xQueueGenericReceive+0xd0>
						taskENTER_CRITICAL();
 800512a:	f7ff fb83 	bl	8004834 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800512e:	6860      	ldr	r0, [r4, #4]
 8005130:	f000 fc90 	bl	8005a54 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 8005134:	f7ff fba0 	bl	8004878 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005138:	9901      	ldr	r1, [sp, #4]
 800513a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800513e:	f000 fbcd 	bl	80058dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005142:	4620      	mov	r0, r4
 8005144:	f7ff fdde 	bl	8004d04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005148:	f000 fab8 	bl	80056bc <xTaskResumeAll>
 800514c:	b938      	cbnz	r0, 800515e <xQueueGenericReceive+0xf6>
					portYIELD_WITHIN_API();
 800514e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005152:	f8ca 3000 	str.w	r3, [sl]
 8005156:	f3bf 8f4f 	dsb	sy
 800515a:	f3bf 8f6f 	isb	sy
 800515e:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8005160:	f7ff fb68 	bl	8004834 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005164:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005166:	2d00      	cmp	r5, #0
 8005168:	d0b2      	beq.n	80050d0 <xQueueGenericReceive+0x68>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800516a:	4641      	mov	r1, r8
 800516c:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800516e:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005170:	f7ff fdb3 	bl	8004cda <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8005174:	f1b9 0f00 	cmp.w	r9, #0
 8005178:	d1a3      	bne.n	80050c2 <xQueueGenericReceive+0x5a>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800517a:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800517c:	3d01      	subs	r5, #1
 800517e:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005180:	b913      	cbnz	r3, 8005188 <xQueueGenericReceive+0x120>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8005182:	f000 fcfd 	bl	8005b80 <pvTaskIncrementMutexHeldCount>
 8005186:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005188:	6923      	ldr	r3, [r4, #16]
 800518a:	b163      	cbz	r3, 80051a6 <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800518c:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005190:	f000 fbbe 	bl	8005910 <xTaskRemoveFromEventList>
 8005194:	b138      	cbz	r0, 80051a6 <xQueueGenericReceive+0x13e>
							queueYIELD_IF_USING_PREEMPTION();
 8005196:	4b15      	ldr	r3, [pc, #84]	; (80051ec <xQueueGenericReceive+0x184>)
 8005198:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800519c:	601a      	str	r2, [r3, #0]
 800519e:	f3bf 8f4f 	dsb	sy
 80051a2:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80051a6:	f7ff fb67 	bl	8004878 <vPortExitCritical>
				return pdPASS;
 80051aa:	2001      	movs	r0, #1
}
 80051ac:	b004      	add	sp, #16
 80051ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 80051b2:	4620      	mov	r0, r4
 80051b4:	f7ff fda6 	bl	8004d04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80051b8:	f000 fa80 	bl	80056bc <xTaskResumeAll>
 80051bc:	e7cf      	b.n	800515e <xQueueGenericReceive+0xf6>
			prvUnlockQueue( pxQueue );
 80051be:	4620      	mov	r0, r4
 80051c0:	f7ff fda0 	bl	8004d04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80051c4:	f000 fa7a 	bl	80056bc <xTaskResumeAll>
	taskENTER_CRITICAL();
 80051c8:	f7ff fb34 	bl	8004834 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80051cc:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 80051ce:	f7ff fb53 	bl	8004878 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80051d2:	2d00      	cmp	r5, #0
 80051d4:	d1c3      	bne.n	800515e <xQueueGenericReceive+0xf6>
 80051d6:	e77f      	b.n	80050d8 <xQueueGenericReceive+0x70>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051d8:	f000 fc2c 	bl	8005a34 <xTaskGetSchedulerState>
 80051dc:	2800      	cmp	r0, #0
 80051de:	f43f af63 	beq.w	80050a8 <xQueueGenericReceive+0x40>
 80051e2:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 80051e4:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 80051e6:	f8df a004 	ldr.w	sl, [pc, #4]	; 80051ec <xQueueGenericReceive+0x184>
 80051ea:	e7b9      	b.n	8005160 <xQueueGenericReceive+0xf8>
 80051ec:	e000ed04 	.word	0xe000ed04

080051f0 <xQueueReceiveFromISR>:
{
 80051f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051f4:	4689      	mov	r9, r1
 80051f6:	4690      	mov	r8, r2
	configASSERT( pxQueue );
 80051f8:	4605      	mov	r5, r0
 80051fa:	b940      	cbnz	r0, 800520e <xQueueReceiveFromISR+0x1e>
 80051fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005200:	f383 8811 	msr	BASEPRI, r3
 8005204:	f3bf 8f6f 	isb	sy
 8005208:	f3bf 8f4f 	dsb	sy
 800520c:	e7fe      	b.n	800520c <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800520e:	bb71      	cbnz	r1, 800526e <xQueueReceiveFromISR+0x7e>
 8005210:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005212:	b363      	cbz	r3, 800526e <xQueueReceiveFromISR+0x7e>
 8005214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005218:	f383 8811 	msr	BASEPRI, r3
 800521c:	f3bf 8f6f 	isb	sy
 8005220:	f3bf 8f4f 	dsb	sy
 8005224:	e7fe      	b.n	8005224 <xQueueReceiveFromISR+0x34>
			const int8_t cRxLock = pxQueue->cRxLock;
 8005226:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800522a:	4649      	mov	r1, r9
			const int8_t cRxLock = pxQueue->cRxLock;
 800522c:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800522e:	4628      	mov	r0, r5
 8005230:	f7ff fd53 	bl	8004cda <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8005234:	3c01      	subs	r4, #1
			if( cRxLock == queueUNLOCKED )
 8005236:	1c73      	adds	r3, r6, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8005238:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 800523a:	d113      	bne.n	8005264 <xQueueReceiveFromISR+0x74>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800523c:	692b      	ldr	r3, [r5, #16]
 800523e:	b90b      	cbnz	r3, 8005244 <xQueueReceiveFromISR+0x54>
			xReturn = pdPASS;
 8005240:	2001      	movs	r0, #1
 8005242:	e00b      	b.n	800525c <xQueueReceiveFromISR+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005244:	f105 0010 	add.w	r0, r5, #16
 8005248:	f000 fb62 	bl	8005910 <xTaskRemoveFromEventList>
 800524c:	2800      	cmp	r0, #0
 800524e:	d0f7      	beq.n	8005240 <xQueueReceiveFromISR+0x50>
						if( pxHigherPriorityTaskWoken != NULL )
 8005250:	f1b8 0f00 	cmp.w	r8, #0
 8005254:	d0f4      	beq.n	8005240 <xQueueReceiveFromISR+0x50>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005256:	2001      	movs	r0, #1
 8005258:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile
 800525c:	f387 8811 	msr	BASEPRI, r7
}
 8005260:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005264:	3601      	adds	r6, #1
 8005266:	b276      	sxtb	r6, r6
 8005268:	f885 6044 	strb.w	r6, [r5, #68]	; 0x44
 800526c:	e7e8      	b.n	8005240 <xQueueReceiveFromISR+0x50>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800526e:	f7ff fbe9 	bl	8004a44 <vPortValidateInterruptPriority>
	__asm volatile
 8005272:	f3ef 8711 	mrs	r7, BASEPRI
 8005276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800527a:	f383 8811 	msr	BASEPRI, r3
 800527e:	f3bf 8f6f 	isb	sy
 8005282:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005286:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005288:	2c00      	cmp	r4, #0
 800528a:	d1cc      	bne.n	8005226 <xQueueReceiveFromISR+0x36>
			xReturn = pdFAIL;
 800528c:	4620      	mov	r0, r4
 800528e:	e7e5      	b.n	800525c <xQueueReceiveFromISR+0x6c>

08005290 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005290:	4a06      	ldr	r2, [pc, #24]	; (80052ac <prvResetNextTaskUnblockTime+0x1c>)
 8005292:	6813      	ldr	r3, [r2, #0]
 8005294:	6819      	ldr	r1, [r3, #0]
 8005296:	4b06      	ldr	r3, [pc, #24]	; (80052b0 <prvResetNextTaskUnblockTime+0x20>)
 8005298:	b919      	cbnz	r1, 80052a2 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800529a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800529e:	601a      	str	r2, [r3, #0]
 80052a0:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80052a2:	6812      	ldr	r2, [r2, #0]
 80052a4:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80052a6:	68d2      	ldr	r2, [r2, #12]
 80052a8:	6852      	ldr	r2, [r2, #4]
 80052aa:	e7f8      	b.n	800529e <prvResetNextTaskUnblockTime+0xe>
 80052ac:	20003e68 	.word	0x20003e68
 80052b0:	20003f40 	.word	0x20003f40

080052b4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80052b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80052b6:	4b1b      	ldr	r3, [pc, #108]	; (8005324 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80052b8:	4e1b      	ldr	r6, [pc, #108]	; (8005328 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 80052ba:	681d      	ldr	r5, [r3, #0]
{
 80052bc:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80052be:	6830      	ldr	r0, [r6, #0]
 80052c0:	3004      	adds	r0, #4
{
 80052c2:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80052c4:	f7ff fa4b 	bl	800475e <uxListRemove>
 80052c8:	4633      	mov	r3, r6
 80052ca:	b940      	cbnz	r0, 80052de <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80052cc:	6831      	ldr	r1, [r6, #0]
 80052ce:	4e17      	ldr	r6, [pc, #92]	; (800532c <prvAddCurrentTaskToDelayedList+0x78>)
 80052d0:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80052d2:	6832      	ldr	r2, [r6, #0]
 80052d4:	2001      	movs	r0, #1
 80052d6:	4088      	lsls	r0, r1
 80052d8:	ea22 0200 	bic.w	r2, r2, r0
 80052dc:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80052de:	1c62      	adds	r2, r4, #1
 80052e0:	d107      	bne.n	80052f2 <prvAddCurrentTaskToDelayedList+0x3e>
 80052e2:	b137      	cbz	r7, 80052f2 <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80052e4:	6819      	ldr	r1, [r3, #0]
 80052e6:	4812      	ldr	r0, [pc, #72]	; (8005330 <prvAddCurrentTaskToDelayedList+0x7c>)
 80052e8:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80052ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80052ee:	f7ff ba13 	b.w	8004718 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80052f2:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80052f4:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 80052f6:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80052f8:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 80052fa:	d907      	bls.n	800530c <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80052fc:	4a0d      	ldr	r2, [pc, #52]	; (8005334 <prvAddCurrentTaskToDelayedList+0x80>)
 80052fe:	6810      	ldr	r0, [r2, #0]
 8005300:	6819      	ldr	r1, [r3, #0]
}
 8005302:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005306:	3104      	adds	r1, #4
 8005308:	f7ff ba12 	b.w	8004730 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800530c:	4a0a      	ldr	r2, [pc, #40]	; (8005338 <prvAddCurrentTaskToDelayedList+0x84>)
 800530e:	6810      	ldr	r0, [r2, #0]
 8005310:	6819      	ldr	r1, [r3, #0]
 8005312:	3104      	adds	r1, #4
 8005314:	f7ff fa0c 	bl	8004730 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005318:	4b08      	ldr	r3, [pc, #32]	; (800533c <prvAddCurrentTaskToDelayedList+0x88>)
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 800531e:	bf38      	it	cc
 8005320:	601c      	strcc	r4, [r3, #0]
 8005322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005324:	20003f88 	.word	0x20003f88
 8005328:	20003e64 	.word	0x20003e64
 800532c:	20003f10 	.word	0x20003f10
 8005330:	20003f60 	.word	0x20003f60
 8005334:	20003e6c 	.word	0x20003e6c
 8005338:	20003e68 	.word	0x20003e68
 800533c:	20003f40 	.word	0x20003f40

08005340 <prvTaskIsTaskSuspended.part.0>:
	__asm volatile
 8005340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005344:	f383 8811 	msr	BASEPRI, r3
 8005348:	f3bf 8f6f 	isb	sy
 800534c:	f3bf 8f4f 	dsb	sy
 8005350:	e7fe      	b.n	8005350 <prvTaskIsTaskSuspended.part.0+0x10>
	...

08005354 <xTaskCreate>:
	{
 8005354:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005358:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 800535c:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800535e:	4650      	mov	r0, sl
	{
 8005360:	460f      	mov	r7, r1
 8005362:	4699      	mov	r9, r3
 8005364:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005366:	f7ff fbbf 	bl	8004ae8 <pvPortMalloc>
			if( pxStack != NULL )
 800536a:	4605      	mov	r5, r0
 800536c:	2800      	cmp	r0, #0
 800536e:	f000 8096 	beq.w	800549e <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005372:	2054      	movs	r0, #84	; 0x54
 8005374:	f7ff fbb8 	bl	8004ae8 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8005378:	4604      	mov	r4, r0
 800537a:	2800      	cmp	r0, #0
 800537c:	f000 808c 	beq.w	8005498 <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005380:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8005384:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005386:	4455      	add	r5, sl
 8005388:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800538a:	f025 0a07 	bic.w	sl, r5, #7
 800538e:	f100 0234 	add.w	r2, r0, #52	; 0x34
 8005392:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005394:	7859      	ldrb	r1, [r3, #1]
 8005396:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 800539a:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800539e:	b109      	cbz	r1, 80053a4 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80053a0:	42bb      	cmp	r3, r7
 80053a2:	d1f7      	bne.n	8005394 <xTaskCreate+0x40>
 80053a4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80053a6:	2d06      	cmp	r5, #6
 80053a8:	bf28      	it	cs
 80053aa:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80053ac:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80053b0:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 80053b2:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80053b4:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80053b6:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80053b8:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 80053bc:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80053c0:	f7ff f9a7 	bl	8004712 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053c4:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80053c8:	f104 0018 	add.w	r0, r4, #24
 80053cc:	f7ff f9a1 	bl	8004712 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80053d0:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80053d4:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053d6:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80053d8:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80053da:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80053de:	464a      	mov	r2, r9
 80053e0:	4641      	mov	r1, r8
 80053e2:	4650      	mov	r0, sl
 80053e4:	f7ff f9fe 	bl	80047e4 <pxPortInitialiseStack>
 80053e8:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 80053ea:	b106      	cbz	r6, 80053ee <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80053ec:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 80053ee:	f7ff fa21 	bl	8004834 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80053f2:	4b32      	ldr	r3, [pc, #200]	; (80054bc <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 80053f4:	4e32      	ldr	r6, [pc, #200]	; (80054c0 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 80054ec <xTaskCreate+0x198>
 80053fc:	3201      	adds	r2, #1
 80053fe:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8005400:	6835      	ldr	r5, [r6, #0]
 8005402:	2d00      	cmp	r5, #0
 8005404:	d14e      	bne.n	80054a4 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 8005406:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	2b01      	cmp	r3, #1
 800540c:	d11d      	bne.n	800544a <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800540e:	eb08 0005 	add.w	r0, r8, r5
 8005412:	3514      	adds	r5, #20
 8005414:	f7ff f972 	bl	80046fc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005418:	2d8c      	cmp	r5, #140	; 0x8c
 800541a:	d1f8      	bne.n	800540e <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 800541c:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 80054f0 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8005420:	4d28      	ldr	r5, [pc, #160]	; (80054c4 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8005422:	4648      	mov	r0, r9
 8005424:	f7ff f96a 	bl	80046fc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005428:	4628      	mov	r0, r5
 800542a:	f7ff f967 	bl	80046fc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800542e:	4826      	ldr	r0, [pc, #152]	; (80054c8 <xTaskCreate+0x174>)
 8005430:	f7ff f964 	bl	80046fc <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8005434:	4825      	ldr	r0, [pc, #148]	; (80054cc <xTaskCreate+0x178>)
 8005436:	f7ff f961 	bl	80046fc <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800543a:	4825      	ldr	r0, [pc, #148]	; (80054d0 <xTaskCreate+0x17c>)
 800543c:	f7ff f95e 	bl	80046fc <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8005440:	4b24      	ldr	r3, [pc, #144]	; (80054d4 <xTaskCreate+0x180>)
 8005442:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005446:	4b24      	ldr	r3, [pc, #144]	; (80054d8 <xTaskCreate+0x184>)
 8005448:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 800544a:	4a24      	ldr	r2, [pc, #144]	; (80054dc <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 800544c:	4924      	ldr	r1, [pc, #144]	; (80054e0 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 800544e:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8005450:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8005452:	3301      	adds	r3, #1
 8005454:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8005456:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005458:	2501      	movs	r5, #1
 800545a:	fa05 f302 	lsl.w	r3, r5, r2
 800545e:	4303      	orrs	r3, r0
 8005460:	2014      	movs	r0, #20
 8005462:	600b      	str	r3, [r1, #0]
 8005464:	fb00 8002 	mla	r0, r0, r2, r8
 8005468:	4639      	mov	r1, r7
 800546a:	f7ff f955 	bl	8004718 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800546e:	f7ff fa03 	bl	8004878 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8005472:	4b1c      	ldr	r3, [pc, #112]	; (80054e4 <xTaskCreate+0x190>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	b163      	cbz	r3, 8005492 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005478:	6833      	ldr	r3, [r6, #0]
 800547a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800547c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800547e:	429a      	cmp	r2, r3
 8005480:	d207      	bcs.n	8005492 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 8005482:	4b19      	ldr	r3, [pc, #100]	; (80054e8 <xTaskCreate+0x194>)
 8005484:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005488:	601a      	str	r2, [r3, #0]
 800548a:	f3bf 8f4f 	dsb	sy
 800548e:	f3bf 8f6f 	isb	sy
	}
 8005492:	4628      	mov	r0, r5
 8005494:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8005498:	4628      	mov	r0, r5
 800549a:	f7ff fbb3 	bl	8004c04 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800549e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80054a2:	e7f6      	b.n	8005492 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 80054a4:	4b0f      	ldr	r3, [pc, #60]	; (80054e4 <xTaskCreate+0x190>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d1ce      	bne.n	800544a <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80054ac:	6833      	ldr	r3, [r6, #0]
 80054ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80054b2:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 80054b4:	bf98      	it	ls
 80054b6:	6034      	strls	r4, [r6, #0]
 80054b8:	e7c7      	b.n	800544a <xTaskCreate+0xf6>
 80054ba:	bf00      	nop
 80054bc:	20003efc 	.word	0x20003efc
 80054c0:	20003e64 	.word	0x20003e64
 80054c4:	20003f28 	.word	0x20003f28
 80054c8:	20003f48 	.word	0x20003f48
 80054cc:	20003f74 	.word	0x20003f74
 80054d0:	20003f60 	.word	0x20003f60
 80054d4:	20003e68 	.word	0x20003e68
 80054d8:	20003e6c 	.word	0x20003e6c
 80054dc:	20003f0c 	.word	0x20003f0c
 80054e0:	20003f10 	.word	0x20003f10
 80054e4:	20003f5c 	.word	0x20003f5c
 80054e8:	e000ed04 	.word	0xe000ed04
 80054ec:	20003e70 	.word	0x20003e70
 80054f0:	20003f14 	.word	0x20003f14

080054f4 <vTaskStartScheduler>:
{
 80054f4:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 80054f6:	4b17      	ldr	r3, [pc, #92]	; (8005554 <vTaskStartScheduler+0x60>)
 80054f8:	9301      	str	r3, [sp, #4]
 80054fa:	2400      	movs	r4, #0
 80054fc:	9400      	str	r4, [sp, #0]
 80054fe:	4623      	mov	r3, r4
 8005500:	2280      	movs	r2, #128	; 0x80
 8005502:	4915      	ldr	r1, [pc, #84]	; (8005558 <vTaskStartScheduler+0x64>)
 8005504:	4815      	ldr	r0, [pc, #84]	; (800555c <vTaskStartScheduler+0x68>)
 8005506:	f7ff ff25 	bl	8005354 <xTaskCreate>
	if( xReturn == pdPASS )
 800550a:	2801      	cmp	r0, #1
 800550c:	d114      	bne.n	8005538 <vTaskStartScheduler+0x44>
 800550e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005512:	f383 8811 	msr	BASEPRI, r3
 8005516:	f3bf 8f6f 	isb	sy
 800551a:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800551e:	4b10      	ldr	r3, [pc, #64]	; (8005560 <vTaskStartScheduler+0x6c>)
 8005520:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005524:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005526:	4b0f      	ldr	r3, [pc, #60]	; (8005564 <vTaskStartScheduler+0x70>)
 8005528:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800552a:	4b0f      	ldr	r3, [pc, #60]	; (8005568 <vTaskStartScheduler+0x74>)
 800552c:	601c      	str	r4, [r3, #0]
}
 800552e:	b002      	add	sp, #8
 8005530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8005534:	f7ff ba10 	b.w	8004958 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005538:	3001      	adds	r0, #1
 800553a:	d108      	bne.n	800554e <vTaskStartScheduler+0x5a>
 800553c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005540:	f383 8811 	msr	BASEPRI, r3
 8005544:	f3bf 8f6f 	isb	sy
 8005548:	f3bf 8f4f 	dsb	sy
 800554c:	e7fe      	b.n	800554c <vTaskStartScheduler+0x58>
}
 800554e:	b002      	add	sp, #8
 8005550:	bd10      	pop	{r4, pc}
 8005552:	bf00      	nop
 8005554:	20003f3c 	.word	0x20003f3c
 8005558:	08009be8 	.word	0x08009be8
 800555c:	080057f5 	.word	0x080057f5
 8005560:	20003f40 	.word	0x20003f40
 8005564:	20003f5c 	.word	0x20003f5c
 8005568:	20003f88 	.word	0x20003f88

0800556c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800556c:	4a02      	ldr	r2, [pc, #8]	; (8005578 <vTaskSuspendAll+0xc>)
 800556e:	6813      	ldr	r3, [r2, #0]
 8005570:	3301      	adds	r3, #1
 8005572:	6013      	str	r3, [r2, #0]
 8005574:	4770      	bx	lr
 8005576:	bf00      	nop
 8005578:	20003f08 	.word	0x20003f08

0800557c <xTaskGetTickCount>:
		xTicks = xTickCount;
 800557c:	4b01      	ldr	r3, [pc, #4]	; (8005584 <xTaskGetTickCount+0x8>)
 800557e:	6818      	ldr	r0, [r3, #0]
}
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	20003f88 	.word	0x20003f88

08005588 <xTaskGetTickCountFromISR>:
{
 8005588:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800558a:	f7ff fa5b 	bl	8004a44 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 800558e:	4b01      	ldr	r3, [pc, #4]	; (8005594 <xTaskGetTickCountFromISR+0xc>)
 8005590:	6818      	ldr	r0, [r3, #0]
}
 8005592:	bd08      	pop	{r3, pc}
 8005594:	20003f88 	.word	0x20003f88

08005598 <xTaskIncrementTick>:
{
 8005598:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800559c:	4b3c      	ldr	r3, [pc, #240]	; (8005690 <xTaskIncrementTick+0xf8>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d153      	bne.n	800564c <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 80055a4:	4b3b      	ldr	r3, [pc, #236]	; (8005694 <xTaskIncrementTick+0xfc>)
 80055a6:	681c      	ldr	r4, [r3, #0]
 80055a8:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80055aa:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 80055ac:	b9bc      	cbnz	r4, 80055de <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 80055ae:	4b3a      	ldr	r3, [pc, #232]	; (8005698 <xTaskIncrementTick+0x100>)
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	6812      	ldr	r2, [r2, #0]
 80055b4:	b142      	cbz	r2, 80055c8 <xTaskIncrementTick+0x30>
 80055b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ba:	f383 8811 	msr	BASEPRI, r3
 80055be:	f3bf 8f6f 	isb	sy
 80055c2:	f3bf 8f4f 	dsb	sy
 80055c6:	e7fe      	b.n	80055c6 <xTaskIncrementTick+0x2e>
 80055c8:	4a34      	ldr	r2, [pc, #208]	; (800569c <xTaskIncrementTick+0x104>)
 80055ca:	6819      	ldr	r1, [r3, #0]
 80055cc:	6810      	ldr	r0, [r2, #0]
 80055ce:	6018      	str	r0, [r3, #0]
 80055d0:	6011      	str	r1, [r2, #0]
 80055d2:	4a33      	ldr	r2, [pc, #204]	; (80056a0 <xTaskIncrementTick+0x108>)
 80055d4:	6813      	ldr	r3, [r2, #0]
 80055d6:	3301      	adds	r3, #1
 80055d8:	6013      	str	r3, [r2, #0]
 80055da:	f7ff fe59 	bl	8005290 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80055de:	4d31      	ldr	r5, [pc, #196]	; (80056a4 <xTaskIncrementTick+0x10c>)
 80055e0:	4f31      	ldr	r7, [pc, #196]	; (80056a8 <xTaskIncrementTick+0x110>)
 80055e2:	682b      	ldr	r3, [r5, #0]
 80055e4:	429c      	cmp	r4, r3
 80055e6:	f04f 0b00 	mov.w	fp, #0
 80055ea:	d33e      	bcc.n	800566a <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055ec:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8005698 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 80055f0:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 80056b8 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055f4:	f8d8 2000 	ldr.w	r2, [r8]
 80055f8:	6812      	ldr	r2, [r2, #0]
 80055fa:	bb72      	cbnz	r2, 800565a <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005600:	602a      	str	r2, [r5, #0]
					break;
 8005602:	e032      	b.n	800566a <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005604:	f106 0a04 	add.w	sl, r6, #4
 8005608:	4650      	mov	r0, sl
 800560a:	f7ff f8a8 	bl	800475e <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800560e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8005610:	b119      	cbz	r1, 800561a <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005612:	f106 0018 	add.w	r0, r6, #24
 8005616:	f7ff f8a2 	bl	800475e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800561a:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 800561c:	f8d9 3000 	ldr.w	r3, [r9]
 8005620:	2201      	movs	r2, #1
 8005622:	fa02 f100 	lsl.w	r1, r2, r0
 8005626:	4319      	orrs	r1, r3
 8005628:	4b20      	ldr	r3, [pc, #128]	; (80056ac <xTaskIncrementTick+0x114>)
 800562a:	f8c9 1000 	str.w	r1, [r9]
 800562e:	f04f 0e14 	mov.w	lr, #20
 8005632:	4651      	mov	r1, sl
 8005634:	fb0e 3000 	mla	r0, lr, r0, r3
 8005638:	f7ff f86e 	bl	8004718 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800563c:	6838      	ldr	r0, [r7, #0]
 800563e:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8005640:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8005642:	4291      	cmp	r1, r2
 8005644:	bf28      	it	cs
 8005646:	f04f 0b01 	movcs.w	fp, #1
 800564a:	e7d3      	b.n	80055f4 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 800564c:	4a18      	ldr	r2, [pc, #96]	; (80056b0 <xTaskIncrementTick+0x118>)
 800564e:	6813      	ldr	r3, [r2, #0]
 8005650:	3301      	adds	r3, #1
 8005652:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8005654:	f04f 0b00 	mov.w	fp, #0
 8005658:	e011      	b.n	800567e <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800565a:	f8d8 2000 	ldr.w	r2, [r8]
 800565e:	68d2      	ldr	r2, [r2, #12]
 8005660:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005662:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8005664:	428c      	cmp	r4, r1
 8005666:	d2cd      	bcs.n	8005604 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 8005668:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800566a:	683a      	ldr	r2, [r7, #0]
 800566c:	4b0f      	ldr	r3, [pc, #60]	; (80056ac <xTaskIncrementTick+0x114>)
 800566e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005670:	2214      	movs	r2, #20
 8005672:	434a      	muls	r2, r1
 8005674:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8005676:	2a02      	cmp	r2, #2
 8005678:	bf28      	it	cs
 800567a:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 800567e:	4a0d      	ldr	r2, [pc, #52]	; (80056b4 <xTaskIncrementTick+0x11c>)
 8005680:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8005682:	2a00      	cmp	r2, #0
 8005684:	bf18      	it	ne
 8005686:	f04f 0b01 	movne.w	fp, #1
}
 800568a:	4658      	mov	r0, fp
 800568c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005690:	20003f08 	.word	0x20003f08
 8005694:	20003f88 	.word	0x20003f88
 8005698:	20003e68 	.word	0x20003e68
 800569c:	20003e6c 	.word	0x20003e6c
 80056a0:	20003f44 	.word	0x20003f44
 80056a4:	20003f40 	.word	0x20003f40
 80056a8:	20003e64 	.word	0x20003e64
 80056ac:	20003e70 	.word	0x20003e70
 80056b0:	20003f04 	.word	0x20003f04
 80056b4:	20003f8c 	.word	0x20003f8c
 80056b8:	20003f10 	.word	0x20003f10

080056bc <xTaskResumeAll>:
{
 80056bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 80056c0:	4c31      	ldr	r4, [pc, #196]	; (8005788 <xTaskResumeAll+0xcc>)
 80056c2:	6823      	ldr	r3, [r4, #0]
 80056c4:	b943      	cbnz	r3, 80056d8 <xTaskResumeAll+0x1c>
 80056c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056ca:	f383 8811 	msr	BASEPRI, r3
 80056ce:	f3bf 8f6f 	isb	sy
 80056d2:	f3bf 8f4f 	dsb	sy
 80056d6:	e7fe      	b.n	80056d6 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 80056d8:	f7ff f8ac 	bl	8004834 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80056dc:	6823      	ldr	r3, [r4, #0]
 80056de:	3b01      	subs	r3, #1
 80056e0:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056e2:	6824      	ldr	r4, [r4, #0]
 80056e4:	b12c      	cbz	r4, 80056f2 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 80056e6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80056e8:	f7ff f8c6 	bl	8004878 <vPortExitCritical>
}
 80056ec:	4620      	mov	r0, r4
 80056ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80056f2:	4b26      	ldr	r3, [pc, #152]	; (800578c <xTaskResumeAll+0xd0>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d0f5      	beq.n	80056e6 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80056fa:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80057a4 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 80056fe:	4f24      	ldr	r7, [pc, #144]	; (8005790 <xTaskResumeAll+0xd4>)
 8005700:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 80057a8 <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005704:	f8d9 3000 	ldr.w	r3, [r9]
 8005708:	b9e3      	cbnz	r3, 8005744 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 800570a:	b10c      	cbz	r4, 8005710 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 800570c:	f7ff fdc0 	bl	8005290 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005710:	4d20      	ldr	r5, [pc, #128]	; (8005794 <xTaskResumeAll+0xd8>)
 8005712:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005714:	b144      	cbz	r4, 8005728 <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8005716:	4e20      	ldr	r6, [pc, #128]	; (8005798 <xTaskResumeAll+0xdc>)
 8005718:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 800571a:	f7ff ff3d 	bl	8005598 <xTaskIncrementTick>
 800571e:	b100      	cbz	r0, 8005722 <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8005720:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005722:	3c01      	subs	r4, #1
 8005724:	d1f9      	bne.n	800571a <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 8005726:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8005728:	4b1b      	ldr	r3, [pc, #108]	; (8005798 <xTaskResumeAll+0xdc>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d0da      	beq.n	80056e6 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8005730:	4b1a      	ldr	r3, [pc, #104]	; (800579c <xTaskResumeAll+0xe0>)
 8005732:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005736:	601a      	str	r2, [r3, #0]
 8005738:	f3bf 8f4f 	dsb	sy
 800573c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8005740:	2401      	movs	r4, #1
 8005742:	e7d1      	b.n	80056e8 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005744:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8005748:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800574a:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800574c:	f104 0018 	add.w	r0, r4, #24
 8005750:	f7ff f805 	bl	800475e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005754:	4630      	mov	r0, r6
 8005756:	f7ff f802 	bl	800475e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800575a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800575c:	6839      	ldr	r1, [r7, #0]
 800575e:	2501      	movs	r5, #1
 8005760:	fa05 f302 	lsl.w	r3, r5, r2
 8005764:	2014      	movs	r0, #20
 8005766:	430b      	orrs	r3, r1
 8005768:	fb00 8002 	mla	r0, r0, r2, r8
 800576c:	4631      	mov	r1, r6
 800576e:	603b      	str	r3, [r7, #0]
 8005770:	f7fe ffd2 	bl	8004718 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005774:	4b0a      	ldr	r3, [pc, #40]	; (80057a0 <xTaskResumeAll+0xe4>)
 8005776:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800577c:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 800577e:	bf24      	itt	cs
 8005780:	4b05      	ldrcs	r3, [pc, #20]	; (8005798 <xTaskResumeAll+0xdc>)
 8005782:	601d      	strcs	r5, [r3, #0]
 8005784:	e7be      	b.n	8005704 <xTaskResumeAll+0x48>
 8005786:	bf00      	nop
 8005788:	20003f08 	.word	0x20003f08
 800578c:	20003efc 	.word	0x20003efc
 8005790:	20003f10 	.word	0x20003f10
 8005794:	20003f04 	.word	0x20003f04
 8005798:	20003f8c 	.word	0x20003f8c
 800579c:	e000ed04 	.word	0xe000ed04
 80057a0:	20003e64 	.word	0x20003e64
 80057a4:	20003f48 	.word	0x20003f48
 80057a8:	20003e70 	.word	0x20003e70

080057ac <vTaskDelay>:
	{
 80057ac:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80057ae:	b940      	cbnz	r0, 80057c2 <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 80057b0:	4b0e      	ldr	r3, [pc, #56]	; (80057ec <vTaskDelay+0x40>)
 80057b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057b6:	601a      	str	r2, [r3, #0]
 80057b8:	f3bf 8f4f 	dsb	sy
 80057bc:	f3bf 8f6f 	isb	sy
 80057c0:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80057c2:	4b0b      	ldr	r3, [pc, #44]	; (80057f0 <vTaskDelay+0x44>)
 80057c4:	6819      	ldr	r1, [r3, #0]
 80057c6:	b141      	cbz	r1, 80057da <vTaskDelay+0x2e>
 80057c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057cc:	f383 8811 	msr	BASEPRI, r3
 80057d0:	f3bf 8f6f 	isb	sy
 80057d4:	f3bf 8f4f 	dsb	sy
 80057d8:	e7fe      	b.n	80057d8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80057da:	f7ff fec7 	bl	800556c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80057de:	f7ff fd69 	bl	80052b4 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80057e2:	f7ff ff6b 	bl	80056bc <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80057e6:	2800      	cmp	r0, #0
 80057e8:	d0e2      	beq.n	80057b0 <vTaskDelay+0x4>
 80057ea:	bd08      	pop	{r3, pc}
 80057ec:	e000ed04 	.word	0xe000ed04
 80057f0:	20003f08 	.word	0x20003f08

080057f4 <prvIdleTask>:
{
 80057f4:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80057f6:	4e17      	ldr	r6, [pc, #92]	; (8005854 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80057f8:	4c17      	ldr	r4, [pc, #92]	; (8005858 <prvIdleTask+0x64>)
 80057fa:	6823      	ldr	r3, [r4, #0]
 80057fc:	b963      	cbnz	r3, 8005818 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80057fe:	4b17      	ldr	r3, [pc, #92]	; (800585c <prvIdleTask+0x68>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	2b01      	cmp	r3, #1
 8005804:	d9f8      	bls.n	80057f8 <prvIdleTask+0x4>
				taskYIELD();
 8005806:	4b16      	ldr	r3, [pc, #88]	; (8005860 <prvIdleTask+0x6c>)
 8005808:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800580c:	601a      	str	r2, [r3, #0]
 800580e:	f3bf 8f4f 	dsb	sy
 8005812:	f3bf 8f6f 	isb	sy
 8005816:	e7ef      	b.n	80057f8 <prvIdleTask+0x4>
			vTaskSuspendAll();
 8005818:	f7ff fea8 	bl	800556c <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800581c:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 800581e:	f7ff ff4d 	bl	80056bc <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8005822:	2d00      	cmp	r5, #0
 8005824:	d0e9      	beq.n	80057fa <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8005826:	f7ff f805 	bl	8004834 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800582a:	68f3      	ldr	r3, [r6, #12]
 800582c:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800582e:	1d28      	adds	r0, r5, #4
 8005830:	f7fe ff95 	bl	800475e <uxListRemove>
					--uxCurrentNumberOfTasks;
 8005834:	4a0b      	ldr	r2, [pc, #44]	; (8005864 <prvIdleTask+0x70>)
 8005836:	6813      	ldr	r3, [r2, #0]
 8005838:	3b01      	subs	r3, #1
 800583a:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800583c:	6823      	ldr	r3, [r4, #0]
 800583e:	3b01      	subs	r3, #1
 8005840:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8005842:	f7ff f819 	bl	8004878 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8005846:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8005848:	f7ff f9dc 	bl	8004c04 <vPortFree>
			vPortFree( pxTCB );
 800584c:	4628      	mov	r0, r5
 800584e:	f7ff f9d9 	bl	8004c04 <vPortFree>
 8005852:	e7d2      	b.n	80057fa <prvIdleTask+0x6>
 8005854:	20003f74 	.word	0x20003f74
 8005858:	20003f00 	.word	0x20003f00
 800585c:	20003e70 	.word	0x20003e70
 8005860:	e000ed04 	.word	0xe000ed04
 8005864:	20003efc 	.word	0x20003efc

08005868 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005868:	4b17      	ldr	r3, [pc, #92]	; (80058c8 <vTaskSwitchContext+0x60>)
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	4b17      	ldr	r3, [pc, #92]	; (80058cc <vTaskSwitchContext+0x64>)
{
 800586e:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005870:	b112      	cbz	r2, 8005878 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8005872:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005874:	601a      	str	r2, [r3, #0]
 8005876:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8005878:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800587a:	4b15      	ldr	r3, [pc, #84]	; (80058d0 <vTaskSwitchContext+0x68>)
 800587c:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800587e:	fab3 f383 	clz	r3, r3
 8005882:	b2db      	uxtb	r3, r3
 8005884:	f1c3 031f 	rsb	r3, r3, #31
 8005888:	2214      	movs	r2, #20
 800588a:	4912      	ldr	r1, [pc, #72]	; (80058d4 <vTaskSwitchContext+0x6c>)
 800588c:	435a      	muls	r2, r3
 800588e:	1888      	adds	r0, r1, r2
 8005890:	588c      	ldr	r4, [r1, r2]
 8005892:	b944      	cbnz	r4, 80058a6 <vTaskSwitchContext+0x3e>
	__asm volatile
 8005894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005898:	f383 8811 	msr	BASEPRI, r3
 800589c:	f3bf 8f6f 	isb	sy
 80058a0:	f3bf 8f4f 	dsb	sy
 80058a4:	e7fe      	b.n	80058a4 <vTaskSwitchContext+0x3c>
 80058a6:	6844      	ldr	r4, [r0, #4]
 80058a8:	3208      	adds	r2, #8
 80058aa:	6864      	ldr	r4, [r4, #4]
 80058ac:	6044      	str	r4, [r0, #4]
 80058ae:	440a      	add	r2, r1
 80058b0:	4294      	cmp	r4, r2
 80058b2:	bf04      	itt	eq
 80058b4:	6862      	ldreq	r2, [r4, #4]
 80058b6:	6042      	streq	r2, [r0, #4]
 80058b8:	2214      	movs	r2, #20
 80058ba:	fb02 1303 	mla	r3, r2, r3, r1
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	68da      	ldr	r2, [r3, #12]
 80058c2:	4b05      	ldr	r3, [pc, #20]	; (80058d8 <vTaskSwitchContext+0x70>)
 80058c4:	e7d6      	b.n	8005874 <vTaskSwitchContext+0xc>
 80058c6:	bf00      	nop
 80058c8:	20003f08 	.word	0x20003f08
 80058cc:	20003f8c 	.word	0x20003f8c
 80058d0:	20003f10 	.word	0x20003f10
 80058d4:	20003e70 	.word	0x20003e70
 80058d8:	20003e64 	.word	0x20003e64

080058dc <vTaskPlaceOnEventList>:
{
 80058dc:	b510      	push	{r4, lr}
 80058de:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 80058e0:	b940      	cbnz	r0, 80058f4 <vTaskPlaceOnEventList+0x18>
 80058e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e6:	f383 8811 	msr	BASEPRI, r3
 80058ea:	f3bf 8f6f 	isb	sy
 80058ee:	f3bf 8f4f 	dsb	sy
 80058f2:	e7fe      	b.n	80058f2 <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058f4:	4b05      	ldr	r3, [pc, #20]	; (800590c <vTaskPlaceOnEventList+0x30>)
 80058f6:	6819      	ldr	r1, [r3, #0]
 80058f8:	3118      	adds	r1, #24
 80058fa:	f7fe ff19 	bl	8004730 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80058fe:	4620      	mov	r0, r4
 8005900:	2101      	movs	r1, #1
}
 8005902:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005906:	f7ff bcd5 	b.w	80052b4 <prvAddCurrentTaskToDelayedList>
 800590a:	bf00      	nop
 800590c:	20003e64 	.word	0x20003e64

08005910 <xTaskRemoveFromEventList>:
{
 8005910:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005912:	68c3      	ldr	r3, [r0, #12]
 8005914:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8005916:	b944      	cbnz	r4, 800592a <xTaskRemoveFromEventList+0x1a>
 8005918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800591c:	f383 8811 	msr	BASEPRI, r3
 8005920:	f3bf 8f6f 	isb	sy
 8005924:	f3bf 8f4f 	dsb	sy
 8005928:	e7fe      	b.n	8005928 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800592a:	f104 0518 	add.w	r5, r4, #24
 800592e:	4628      	mov	r0, r5
 8005930:	f7fe ff15 	bl	800475e <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005934:	4b11      	ldr	r3, [pc, #68]	; (800597c <xTaskRemoveFromEventList+0x6c>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	b9e3      	cbnz	r3, 8005974 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800593a:	1d25      	adds	r5, r4, #4
 800593c:	4628      	mov	r0, r5
 800593e:	f7fe ff0e 	bl	800475e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005942:	490f      	ldr	r1, [pc, #60]	; (8005980 <xTaskRemoveFromEventList+0x70>)
 8005944:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005946:	6808      	ldr	r0, [r1, #0]
 8005948:	2301      	movs	r3, #1
 800594a:	4093      	lsls	r3, r2
 800594c:	4303      	orrs	r3, r0
 800594e:	600b      	str	r3, [r1, #0]
 8005950:	4b0c      	ldr	r3, [pc, #48]	; (8005984 <xTaskRemoveFromEventList+0x74>)
 8005952:	2014      	movs	r0, #20
 8005954:	4629      	mov	r1, r5
 8005956:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800595a:	f7fe fedd 	bl	8004718 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800595e:	4b0a      	ldr	r3, [pc, #40]	; (8005988 <xTaskRemoveFromEventList+0x78>)
 8005960:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005966:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8005968:	bf83      	ittte	hi
 800596a:	4b08      	ldrhi	r3, [pc, #32]	; (800598c <xTaskRemoveFromEventList+0x7c>)
 800596c:	2001      	movhi	r0, #1
 800596e:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8005970:	2000      	movls	r0, #0
}
 8005972:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005974:	4629      	mov	r1, r5
 8005976:	4806      	ldr	r0, [pc, #24]	; (8005990 <xTaskRemoveFromEventList+0x80>)
 8005978:	e7ef      	b.n	800595a <xTaskRemoveFromEventList+0x4a>
 800597a:	bf00      	nop
 800597c:	20003f08 	.word	0x20003f08
 8005980:	20003f10 	.word	0x20003f10
 8005984:	20003e70 	.word	0x20003e70
 8005988:	20003e64 	.word	0x20003e64
 800598c:	20003f8c 	.word	0x20003f8c
 8005990:	20003f48 	.word	0x20003f48

08005994 <vTaskSetTimeOutState>:
{
 8005994:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 8005996:	b908      	cbnz	r0, 800599c <vTaskSetTimeOutState+0x8>
 8005998:	f7ff fcd2 	bl	8005340 <prvTaskIsTaskSuspended.part.0>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800599c:	4b03      	ldr	r3, [pc, #12]	; (80059ac <vTaskSetTimeOutState+0x18>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80059a2:	4b03      	ldr	r3, [pc, #12]	; (80059b0 <vTaskSetTimeOutState+0x1c>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	6043      	str	r3, [r0, #4]
 80059a8:	bd08      	pop	{r3, pc}
 80059aa:	bf00      	nop
 80059ac:	20003f44 	.word	0x20003f44
 80059b0:	20003f88 	.word	0x20003f88

080059b4 <xTaskCheckForTimeOut>:
{
 80059b4:	b538      	push	{r3, r4, r5, lr}
 80059b6:	460d      	mov	r5, r1
	configASSERT( pxTimeOut );
 80059b8:	4604      	mov	r4, r0
 80059ba:	b940      	cbnz	r0, 80059ce <xTaskCheckForTimeOut+0x1a>
 80059bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c0:	f383 8811 	msr	BASEPRI, r3
 80059c4:	f3bf 8f6f 	isb	sy
 80059c8:	f3bf 8f4f 	dsb	sy
 80059cc:	e7fe      	b.n	80059cc <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 80059ce:	b941      	cbnz	r1, 80059e2 <xTaskCheckForTimeOut+0x2e>
 80059d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059d4:	f383 8811 	msr	BASEPRI, r3
 80059d8:	f3bf 8f6f 	isb	sy
 80059dc:	f3bf 8f4f 	dsb	sy
 80059e0:	e7fe      	b.n	80059e0 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 80059e2:	f7fe ff27 	bl	8004834 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80059e6:	4b0e      	ldr	r3, [pc, #56]	; (8005a20 <xTaskCheckForTimeOut+0x6c>)
 80059e8:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 80059ea:	682b      	ldr	r3, [r5, #0]
 80059ec:	1c5a      	adds	r2, r3, #1
 80059ee:	d010      	beq.n	8005a12 <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80059f0:	4a0c      	ldr	r2, [pc, #48]	; (8005a24 <xTaskCheckForTimeOut+0x70>)
 80059f2:	6820      	ldr	r0, [r4, #0]
 80059f4:	6812      	ldr	r2, [r2, #0]
 80059f6:	4290      	cmp	r0, r2
 80059f8:	6862      	ldr	r2, [r4, #4]
 80059fa:	d001      	beq.n	8005a00 <xTaskCheckForTimeOut+0x4c>
 80059fc:	4291      	cmp	r1, r2
 80059fe:	d20d      	bcs.n	8005a1c <xTaskCheckForTimeOut+0x68>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005a00:	1a88      	subs	r0, r1, r2
 8005a02:	4283      	cmp	r3, r0
 8005a04:	d90a      	bls.n	8005a1c <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8005a06:	1a5b      	subs	r3, r3, r1
 8005a08:	4413      	add	r3, r2
 8005a0a:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8005a0c:	4620      	mov	r0, r4
 8005a0e:	f7ff ffc1 	bl	8005994 <vTaskSetTimeOutState>
				xReturn = pdFALSE;
 8005a12:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8005a14:	f7fe ff30 	bl	8004878 <vPortExitCritical>
}
 8005a18:	4620      	mov	r0, r4
 8005a1a:	bd38      	pop	{r3, r4, r5, pc}
			xReturn = pdTRUE;
 8005a1c:	2401      	movs	r4, #1
 8005a1e:	e7f9      	b.n	8005a14 <xTaskCheckForTimeOut+0x60>
 8005a20:	20003f88 	.word	0x20003f88
 8005a24:	20003f44 	.word	0x20003f44

08005a28 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8005a28:	4b01      	ldr	r3, [pc, #4]	; (8005a30 <vTaskMissedYield+0x8>)
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	601a      	str	r2, [r3, #0]
 8005a2e:	4770      	bx	lr
 8005a30:	20003f8c 	.word	0x20003f8c

08005a34 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8005a34:	4b05      	ldr	r3, [pc, #20]	; (8005a4c <xTaskGetSchedulerState+0x18>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	b133      	cbz	r3, 8005a48 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a3a:	4b05      	ldr	r3, [pc, #20]	; (8005a50 <xTaskGetSchedulerState+0x1c>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8005a40:	bf0c      	ite	eq
 8005a42:	2002      	moveq	r0, #2
 8005a44:	2000      	movne	r0, #0
 8005a46:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005a48:	2001      	movs	r0, #1
	}
 8005a4a:	4770      	bx	lr
 8005a4c:	20003f5c 	.word	0x20003f5c
 8005a50:	20003f08 	.word	0x20003f08

08005a54 <vTaskPriorityInherit>:
	{
 8005a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 8005a58:	4604      	mov	r4, r0
 8005a5a:	2800      	cmp	r0, #0
 8005a5c:	d038      	beq.n	8005ad0 <vTaskPriorityInherit+0x7c>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005a5e:	4d1d      	ldr	r5, [pc, #116]	; (8005ad4 <vTaskPriorityInherit+0x80>)
 8005a60:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8005a62:	682a      	ldr	r2, [r5, #0]
 8005a64:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d232      	bcs.n	8005ad0 <vTaskPriorityInherit+0x7c>
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005a6a:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005a6c:	4e1a      	ldr	r6, [pc, #104]	; (8005ad8 <vTaskPriorityInherit+0x84>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005a6e:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a70:	bfa1      	itttt	ge
 8005a72:	682a      	ldrge	r2, [r5, #0]
 8005a74:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 8005a76:	f1c2 0207 	rsbge	r2, r2, #7
 8005a7a:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005a7c:	2714      	movs	r7, #20
 8005a7e:	6942      	ldr	r2, [r0, #20]
 8005a80:	fb07 6303 	mla	r3, r7, r3, r6
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d120      	bne.n	8005aca <vTaskPriorityInherit+0x76>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a88:	f100 0804 	add.w	r8, r0, #4
 8005a8c:	4640      	mov	r0, r8
 8005a8e:	f7fe fe66 	bl	800475e <uxListRemove>
 8005a92:	4a12      	ldr	r2, [pc, #72]	; (8005adc <vTaskPriorityInherit+0x88>)
 8005a94:	b948      	cbnz	r0, 8005aaa <vTaskPriorityInherit+0x56>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005a96:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005a98:	4347      	muls	r7, r0
 8005a9a:	59f3      	ldr	r3, [r6, r7]
 8005a9c:	b92b      	cbnz	r3, 8005aaa <vTaskPriorityInherit+0x56>
 8005a9e:	6813      	ldr	r3, [r2, #0]
 8005aa0:	2101      	movs	r1, #1
 8005aa2:	4081      	lsls	r1, r0
 8005aa4:	ea23 0301 	bic.w	r3, r3, r1
 8005aa8:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005aaa:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 8005aac:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005aae:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005ab0:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	4083      	lsls	r3, r0
 8005ab6:	430b      	orrs	r3, r1
 8005ab8:	6013      	str	r3, [r2, #0]
 8005aba:	2314      	movs	r3, #20
 8005abc:	4641      	mov	r1, r8
 8005abe:	fb03 6000 	mla	r0, r3, r0, r6
	}
 8005ac2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
 8005ac6:	f7fe be27 	b.w	8004718 <vListInsertEnd>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005aca:	682b      	ldr	r3, [r5, #0]
 8005acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ace:	62c3      	str	r3, [r0, #44]	; 0x2c
 8005ad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ad4:	20003e64 	.word	0x20003e64
 8005ad8:	20003e70 	.word	0x20003e70
 8005adc:	20003f10 	.word	0x20003f10

08005ae0 <xTaskPriorityDisinherit>:
	{
 8005ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8005ae2:	4604      	mov	r4, r0
 8005ae4:	b908      	cbnz	r0, 8005aea <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8005ae6:	2000      	movs	r0, #0
 8005ae8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8005aea:	4b22      	ldr	r3, [pc, #136]	; (8005b74 <xTaskPriorityDisinherit+0x94>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4298      	cmp	r0, r3
 8005af0:	d008      	beq.n	8005b04 <xTaskPriorityDisinherit+0x24>
 8005af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005af6:	f383 8811 	msr	BASEPRI, r3
 8005afa:	f3bf 8f6f 	isb	sy
 8005afe:	f3bf 8f4f 	dsb	sy
 8005b02:	e7fe      	b.n	8005b02 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8005b04:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8005b06:	b943      	cbnz	r3, 8005b1a <xTaskPriorityDisinherit+0x3a>
 8005b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b0c:	f383 8811 	msr	BASEPRI, r3
 8005b10:	f3bf 8f6f 	isb	sy
 8005b14:	f3bf 8f4f 	dsb	sy
 8005b18:	e7fe      	b.n	8005b18 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b1a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8005b1c:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8005b1e:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b20:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8005b22:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b24:	d0df      	beq.n	8005ae6 <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1dd      	bne.n	8005ae6 <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b2a:	1d05      	adds	r5, r0, #4
 8005b2c:	4628      	mov	r0, r5
 8005b2e:	f7fe fe16 	bl	800475e <uxListRemove>
 8005b32:	4e11      	ldr	r6, [pc, #68]	; (8005b78 <xTaskPriorityDisinherit+0x98>)
 8005b34:	4a11      	ldr	r2, [pc, #68]	; (8005b7c <xTaskPriorityDisinherit+0x9c>)
 8005b36:	b950      	cbnz	r0, 8005b4e <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005b38:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005b3a:	2114      	movs	r1, #20
 8005b3c:	4379      	muls	r1, r7
 8005b3e:	5873      	ldr	r3, [r6, r1]
 8005b40:	b92b      	cbnz	r3, 8005b4e <xTaskPriorityDisinherit+0x6e>
 8005b42:	6813      	ldr	r3, [r2, #0]
 8005b44:	2001      	movs	r0, #1
 8005b46:	40b8      	lsls	r0, r7
 8005b48:	ea23 0300 	bic.w	r3, r3, r0
 8005b4c:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005b4e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005b50:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b52:	f1c3 0107 	rsb	r1, r3, #7
 8005b56:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8005b58:	6811      	ldr	r1, [r2, #0]
 8005b5a:	2401      	movs	r4, #1
 8005b5c:	fa04 f003 	lsl.w	r0, r4, r3
 8005b60:	4308      	orrs	r0, r1
 8005b62:	6010      	str	r0, [r2, #0]
 8005b64:	2014      	movs	r0, #20
 8005b66:	fb00 6003 	mla	r0, r0, r3, r6
 8005b6a:	4629      	mov	r1, r5
 8005b6c:	f7fe fdd4 	bl	8004718 <vListInsertEnd>
					xReturn = pdTRUE;
 8005b70:	4620      	mov	r0, r4
	}
 8005b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b74:	20003e64 	.word	0x20003e64
 8005b78:	20003e70 	.word	0x20003e70
 8005b7c:	20003f10 	.word	0x20003f10

08005b80 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8005b80:	4b04      	ldr	r3, [pc, #16]	; (8005b94 <pvTaskIncrementMutexHeldCount+0x14>)
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	b11a      	cbz	r2, 8005b8e <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8005b86:	6819      	ldr	r1, [r3, #0]
 8005b88:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8005b8a:	3201      	adds	r2, #1
 8005b8c:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 8005b8e:	6818      	ldr	r0, [r3, #0]
	}
 8005b90:	4770      	bx	lr
 8005b92:	bf00      	nop
 8005b94:	20003e64 	.word	0x20003e64

08005b98 <CAN_Config>:

/*
 * Configures CAN protocol for 250kbit/s without interrupt for reading (only polling).
 */
void CAN_Config(uint32_t id)
{
 8005b98:	b5f0      	push	{r4, r5, r6, r7, lr}
  CAN_FilterTypeDef  sFilterConfig;

  /*##-1- Configure the CAN peripheral #######################################*/
  hcan1.Instance = CAN1;
  hcan1.Init.Prescaler = 9;
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8005b9a:	4a1a      	ldr	r2, [pc, #104]	; (8005c04 <CAN_Config+0x6c>)
  hcan1.Instance = CAN1;
 8005b9c:	4d1a      	ldr	r5, [pc, #104]	; (8005c08 <CAN_Config+0x70>)
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8005b9e:	2400      	movs	r4, #0
 8005ba0:	2309      	movs	r3, #9
 8005ba2:	e885 001c 	stmia.w	r5, {r2, r3, r4}
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8005ba6:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
{
 8005baa:	b08b      	sub	sp, #44	; 0x2c
 8005bac:	4607      	mov	r7, r0
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
  hcan1.Init.TimeTriggeredMode = DISABLE;
  hcan1.Init.AutoBusOff = DISABLE;
  hcan1.Init.AutoWakeUp = DISABLE;
  hcan1.Init.AutoRetransmission = ENABLE;
 8005bae:	2601      	movs	r6, #1
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8005bb0:	612b      	str	r3, [r5, #16]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
  hcan1.Init.TransmitFifoPriority = DISABLE;
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8005bb2:	4628      	mov	r0, r5
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8005bb4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005bb8:	616b      	str	r3, [r5, #20]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8005bba:	60ec      	str	r4, [r5, #12]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8005bbc:	762c      	strb	r4, [r5, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8005bbe:	766c      	strb	r4, [r5, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8005bc0:	76ac      	strb	r4, [r5, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8005bc2:	76ee      	strb	r6, [r5, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8005bc4:	772c      	strb	r4, [r5, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8005bc6:	776c      	strb	r4, [r5, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8005bc8:	f7fb f9ee 	bl	8000fa8 <HAL_CAN_Init>
  sFilterConfig.FilterIdLow = 0x0000;
  sFilterConfig.FilterMaskIdHigh = 0x0000;
  sFilterConfig.FilterMaskIdLow = 0x0000;
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
  sFilterConfig.FilterActivation = ENABLE;
  sFilterConfig.SlaveStartFilterBank = 14;
 8005bcc:	230e      	movs	r3, #14

  if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8005bce:	4669      	mov	r1, sp
 8005bd0:	4628      	mov	r0, r5
  sFilterConfig.SlaveStartFilterBank = 14;
 8005bd2:	9309      	str	r3, [sp, #36]	; 0x24
  sFilterConfig.FilterBank = 0;
 8005bd4:	9405      	str	r4, [sp, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8005bd6:	9406      	str	r4, [sp, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8005bd8:	9607      	str	r6, [sp, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 8005bda:	9400      	str	r4, [sp, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8005bdc:	9401      	str	r4, [sp, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8005bde:	9402      	str	r4, [sp, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8005be0:	9403      	str	r4, [sp, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8005be2:	9404      	str	r4, [sp, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8005be4:	9608      	str	r6, [sp, #32]
  if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8005be6:	f7fb fa5b 	bl	80010a0 <HAL_CAN_ConfigFilter>
    /* Filter configuration Error */
//	  _Error_Handler(__FILE__, __LINE__);
  }

  /*##-3- Start the CAN peripheral ###########################################*/
  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8005bea:	4628      	mov	r0, r5
 8005bec:	f7fb fae2 	bl	80011b4 <HAL_CAN_Start>
//    /* Notification Error */
//	  _Error_Handler(__FILE__, __LINE__);
//  }

  /*##-5- Configure Transmission process #####################################*/
  TxHeader.StdId = id;
 8005bf0:	4b06      	ldr	r3, [pc, #24]	; (8005c0c <CAN_Config+0x74>)
  TxHeader.ExtId = id; // not needed
  TxHeader.RTR = CAN_RTR_DATA;
  TxHeader.IDE = CAN_ID_STD;
  TxHeader.DLC = 8;
 8005bf2:	2208      	movs	r2, #8
  TxHeader.StdId = id;
 8005bf4:	601f      	str	r7, [r3, #0]
  TxHeader.ExtId = id; // not needed
 8005bf6:	605f      	str	r7, [r3, #4]
  TxHeader.RTR = CAN_RTR_DATA;
 8005bf8:	60dc      	str	r4, [r3, #12]
  TxHeader.IDE = CAN_ID_STD;
 8005bfa:	609c      	str	r4, [r3, #8]
  TxHeader.DLC = 8;
 8005bfc:	611a      	str	r2, [r3, #16]
  TxHeader.TransmitGlobalTime = DISABLE;
 8005bfe:	751c      	strb	r4, [r3, #20]
}
 8005c00:	b00b      	add	sp, #44	; 0x2c
 8005c02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c04:	40006400 	.word	0x40006400
 8005c08:	2000401c 	.word	0x2000401c
 8005c0c:	20003fb8 	.word	0x20003fb8

08005c10 <setFrame>:
 * Sends a frame of 8 bytes (payload) on the CAN bus using our predefined protocol.
 * byte 0..3 --> some uint32_t
 * byte 4    --> data_id, see CAN_communication.h
 * byte 5..7 --> timestamp
 */
void setFrame(uint32_t data, uint8_t data_id, uint32_t timestamp) {
 8005c10:	b538      	push	{r3, r4, r5, lr}
	TxData[0] = (uint8_t) (data >> 24);
 8005c12:	4b17      	ldr	r3, [pc, #92]	; (8005c70 <setFrame+0x60>)
	TxData[4] = data_id;
	TxData[5] = (uint8_t) (timestamp >> 16);
	TxData[6] = (uint8_t) (timestamp >> 8);
	TxData[7] = (uint8_t) (timestamp >> 0);

	while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8005c14:	4d17      	ldr	r5, [pc, #92]	; (8005c74 <setFrame+0x64>)
	TxData[4] = data_id;
 8005c16:	7119      	strb	r1, [r3, #4]
	TxData[0] = (uint8_t) (data >> 24);
 8005c18:	0e04      	lsrs	r4, r0, #24
	TxData[5] = (uint8_t) (timestamp >> 16);
 8005c1a:	0c11      	lsrs	r1, r2, #16
	TxData[0] = (uint8_t) (data >> 24);
 8005c1c:	701c      	strb	r4, [r3, #0]
	TxData[1] = (uint8_t) (data >> 16);
 8005c1e:	0c04      	lsrs	r4, r0, #16
 8005c20:	705c      	strb	r4, [r3, #1]
	TxData[5] = (uint8_t) (timestamp >> 16);
 8005c22:	7159      	strb	r1, [r3, #5]
	TxData[2] = (uint8_t) (data >> 8);
 8005c24:	0a04      	lsrs	r4, r0, #8
	TxData[6] = (uint8_t) (timestamp >> 8);
 8005c26:	0a11      	lsrs	r1, r2, #8
	TxData[2] = (uint8_t) (data >> 8);
 8005c28:	709c      	strb	r4, [r3, #2]
	TxData[3] = (uint8_t) (data >> 0);
 8005c2a:	70d8      	strb	r0, [r3, #3]
	TxData[6] = (uint8_t) (timestamp >> 8);
 8005c2c:	7199      	strb	r1, [r3, #6]
	TxData[7] = (uint8_t) (timestamp >> 0);
 8005c2e:	71da      	strb	r2, [r3, #7]
	while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8005c30:	6829      	ldr	r1, [r5, #0]
 8005c32:	4811      	ldr	r0, [pc, #68]	; (8005c78 <setFrame+0x68>)
 8005c34:	f7fb fb38 	bl	80012a8 <HAL_CAN_IsTxMessagePending>
 8005c38:	4604      	mov	r4, r0
 8005c3a:	b970      	cbnz	r0, 8005c5a <setFrame+0x4a>
		led_set_rgb(1000, 1000, 1000);
	}

	if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 8005c3c:	4a0c      	ldr	r2, [pc, #48]	; (8005c70 <setFrame+0x60>)
 8005c3e:	4b0d      	ldr	r3, [pc, #52]	; (8005c74 <setFrame+0x64>)
 8005c40:	490e      	ldr	r1, [pc, #56]	; (8005c7c <setFrame+0x6c>)
 8005c42:	480d      	ldr	r0, [pc, #52]	; (8005c78 <setFrame+0x68>)
 8005c44:	f7fb fae1 	bl	800120a <HAL_CAN_AddTxMessage>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	b168      	cbz	r0, 8005c68 <setFrame+0x58>
		// deal with it (never fails)
		led_set_rgb(50, 0, 0);
 8005c4c:	4622      	mov	r2, r4
 8005c4e:	4621      	mov	r1, r4
 8005c50:	2032      	movs	r0, #50	; 0x32
	}
	else {
		led_set_rgb(0, 1000, 0);
	}
}
 8005c52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		led_set_rgb(0, 1000, 0);
 8005c56:	f001 b915 	b.w	8006e84 <led_set_rgb>
		led_set_rgb(1000, 1000, 1000);
 8005c5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005c5e:	4611      	mov	r1, r2
 8005c60:	4610      	mov	r0, r2
 8005c62:	f001 f90f 	bl	8006e84 <led_set_rgb>
 8005c66:	e7e3      	b.n	8005c30 <setFrame+0x20>
		led_set_rgb(0, 1000, 0);
 8005c68:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005c6c:	e7f1      	b.n	8005c52 <setFrame+0x42>
 8005c6e:	bf00      	nop
 8005c70:	20003fa4 	.word	0x20003fa4
 8005c74:	20003fac 	.word	0x20003fac
 8005c78:	2000401c 	.word	0x2000401c
 8005c7c:	20003fb8 	.word	0x20003fb8

08005c80 <readFrame>:
 *
 * byte 0..3 --> some uint32_t
 * byte 4    --> data_id, see CAN_communication.h
 * byte 5..7 --> timestamp
 */
uint32_t readFrame(void) {
 8005c80:	b570      	push	{r4, r5, r6, lr}
	uint32_t fill_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0);
 8005c82:	2100      	movs	r1, #0
 8005c84:	4815      	ldr	r0, [pc, #84]	; (8005cdc <readFrame+0x5c>)
 8005c86:	f7fb fba0 	bl	80013ca <HAL_CAN_GetRxFifoFillLevel>
	if (fill_level > 0) {
 8005c8a:	4605      	mov	r5, r0
 8005c8c:	b318      	cbz	r0, 8005cd6 <readFrame+0x56>
		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData);
 8005c8e:	4c14      	ldr	r4, [pc, #80]	; (8005ce0 <readFrame+0x60>)
 8005c90:	4e14      	ldr	r6, [pc, #80]	; (8005ce4 <readFrame+0x64>)
 8005c92:	4812      	ldr	r0, [pc, #72]	; (8005cdc <readFrame+0x5c>)
 8005c94:	4623      	mov	r3, r4
 8005c96:	4632      	mov	r2, r6
 8005c98:	2100      	movs	r1, #0
 8005c9a:	f7fb fb18 	bl	80012ce <HAL_CAN_GetRxMessage>
        current_msg.data = 0;
        current_msg.data += (uint32_t) RxData[0] << 24;
        current_msg.data += (uint32_t) RxData[1] << 16;
 8005c9e:	7863      	ldrb	r3, [r4, #1]
        current_msg.data += (uint32_t) RxData[0] << 24;
 8005ca0:	7821      	ldrb	r1, [r4, #0]
        current_msg.data += (uint32_t) RxData[2] << 8;
		current_msg.data += (uint32_t) RxData[3] << 0;
 8005ca2:	4a11      	ldr	r2, [pc, #68]	; (8005ce8 <readFrame+0x68>)
        current_msg.data += (uint32_t) RxData[1] << 16;
 8005ca4:	041b      	lsls	r3, r3, #16
 8005ca6:	eb03 6301 	add.w	r3, r3, r1, lsl #24
		current_msg.data += (uint32_t) RxData[3] << 0;
 8005caa:	78e1      	ldrb	r1, [r4, #3]
 8005cac:	440b      	add	r3, r1
        current_msg.data += (uint32_t) RxData[2] << 8;
 8005cae:	78a1      	ldrb	r1, [r4, #2]
		current_msg.data += (uint32_t) RxData[3] << 0;
 8005cb0:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8005cb4:	6013      	str	r3, [r2, #0]

		current_msg.id = RxData[4];
 8005cb6:	7923      	ldrb	r3, [r4, #4]
 8005cb8:	7113      	strb	r3, [r2, #4]
		//----------------------------------------------------------------------check if works
		uint8_t* ptr = (uint8_t*) &current_msg.timestamp;
		*ptr = 0;
		memcpy(&ptr[1], &RxData[5], 3);
 8005cba:	f834 3f05 	ldrh.w	r3, [r4, #5]!
 8005cbe:	f8a2 3009 	strh.w	r3, [r2, #9]
 8005cc2:	78a3      	ldrb	r3, [r4, #2]
 8005cc4:	72d3      	strb	r3, [r2, #11]
		*ptr = 0;
 8005cc6:	2100      	movs	r1, #0
		//----------------------------------------------------------------------check if works
		current_msg.id_CAN = RxHeader.StdId;
 8005cc8:	6833      	ldr	r3, [r6, #0]
		*ptr = 0;
 8005cca:	7211      	strb	r1, [r2, #8]
		current_msg.id_CAN = RxHeader.StdId;
 8005ccc:	60d3      	str	r3, [r2, #12]
		led_set_rgb(0, 0, 50);
 8005cce:	4608      	mov	r0, r1
 8005cd0:	2232      	movs	r2, #50	; 0x32
 8005cd2:	f001 f8d7 	bl	8006e84 <led_set_rgb>
	}
	return fill_level;
}
 8005cd6:	4628      	mov	r0, r5
 8005cd8:	bd70      	pop	{r4, r5, r6, pc}
 8005cda:	bf00      	nop
 8005cdc:	2000401c 	.word	0x2000401c
 8005ce0:	20003fb0 	.word	0x20003fb0
 8005ce4:	20003fd0 	.word	0x20003fd0
 8005ce8:	20003fec 	.word	0x20003fec

08005cec <longBip>:
//  HAL_GPIO_WritePin (BUZZER_GPIO_Port, BUZZER_Pin, SET);
//  buzzerDelayMs = 300;
}

void longBip ()
{
 8005cec:	4770      	bx	lr
	...

08005cf0 <TK_state_machine>:
volatile uint32_t currentBaroSeqNumber = 0;
volatile uint32_t currentBaroTimestamp = 0;
volatile uint32_t currentPitotSeqNumber = 0;

void TK_state_machine (void const * argument)
{
 8005cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cf4:	ed2d 8b02 	vpush	{d8}

  osDelay (2000);
 8005cf8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
{
 8005cfc:	b0b9      	sub	sp, #228	; 0xe4
  osDelay (2000);
 8005cfe:	f7fe fc84 	bl	800460a <osDelay>
  // TODO: Set low package data rate
  // TODO: Airbrakes HelloWorld

  // State Machine initialization
  // Hyp: rocket is on rail waiting for lift-off
  currentState = STATE_CALIBRATION;
 8005d02:	4eb3      	ldr	r6, [pc, #716]	; (8005fd0 <TK_state_machine+0x2e0>)
  float32_t max_altitude = calib_initial_altitude;
 8005d04:	4bb3      	ldr	r3, [pc, #716]	; (8005fd4 <TK_state_machine+0x2e4>)
  float32_t td_last_alt = 0;
 8005d06:	ed9f 8ab4 	vldr	s16, [pc, #720]	; 8005fd8 <TK_state_machine+0x2e8>
  float32_t max_altitude = calib_initial_altitude;
 8005d0a:	edd3 8a00 	vldr	s17, [r3]
 8005d0e:	9300      	str	r3, [sp, #0]
  currentState = STATE_CALIBRATION;
 8005d10:	2400      	movs	r4, #0
 8005d12:	7034      	strb	r4, [r6, #0]
  uint32_t sec_counter = 0;
 8005d14:	46a3      	mov	fp, r4
  uint32_t apogee_counter = 0;
 8005d16:	46a2      	mov	sl, r4
  uint8_t calibDataCounter = 0;
 8005d18:	46a0      	mov	r8, r4
  uint32_t lastImuSeqNumber = 0, lastBaroSeqNumber = 0;
 8005d1a:	9402      	str	r4, [sp, #8]
 8005d1c:	9401      	str	r4, [sp, #4]
  uint32_t time_tmp = 0;
 8005d1e:	4625      	mov	r5, r4

  // State Machine main task loop
  for (;;)
    {
      // Check state at max period where sensors are updated
      osDelay (8);
 8005d20:	2008      	movs	r0, #8
 8005d22:	f7fe fc72 	bl	800460a <osDelay>

      // if new imu data is available
      if (currentImuSeqNumber > lastImuSeqNumber)
 8005d26:	4bad      	ldr	r3, [pc, #692]	; (8005fdc <TK_state_machine+0x2ec>)
 8005d28:	9a01      	ldr	r2, [sp, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d241      	bcs.n	8005db4 <TK_state_machine+0xc4>
extern IMU_data IMU_buffer[];
extern BARO_data BARO_buffer[];

static inline IMU_data* getCurrentIMU_data ()
{
  return &IMU_buffer[currentImuSeqNumber % CIRC_BUFFER_SIZE];
 8005d30:	4baa      	ldr	r3, [pc, #680]	; (8005fdc <TK_state_machine+0x2ec>)
 8005d32:	49ab      	ldr	r1, [pc, #684]	; (8005fe0 <TK_state_machine+0x2f0>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	2228      	movs	r2, #40	; 0x28
 8005d38:	f003 0307 	and.w	r3, r3, #7
 8005d3c:	fb02 1303 	mla	r3, r2, r3, r1
 8005d40:	9303      	str	r3, [sp, #12]
        {
          // Update accelerometer reading
          imu_data = getCurrentIMU_data ();
          lastImuSeqNumber = currentImuSeqNumber;
 8005d42:	4ba6      	ldr	r3, [pc, #664]	; (8005fdc <TK_state_machine+0x2ec>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	9301      	str	r3, [sp, #4]
          imuIsReady = 1; // set new data flag to true
 8005d48:	2101      	movs	r1, #1
        {
          imuIsReady = 0; // set new data flag to false
        }

      // if new barometer data is available
      if (currentBaroSeqNumber > lastBaroSeqNumber)
 8005d4a:	4ba6      	ldr	r3, [pc, #664]	; (8005fe4 <TK_state_machine+0x2f4>)
 8005d4c:	9802      	ldr	r0, [sp, #8]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	4290      	cmp	r0, r2
 8005d52:	d231      	bcs.n	8005db8 <TK_state_machine+0xc8>
}

static inline BARO_data* getCurrentBARO_data ()
{
  return &BARO_buffer[currentBaroSeqNumber % CIRC_BUFFER_SIZE];
 8005d54:	681f      	ldr	r7, [r3, #0]
 8005d56:	4aa4      	ldr	r2, [pc, #656]	; (8005fe8 <TK_state_machine+0x2f8>)
        {
          // Update barometer reading
          baro_data = getCurrentBARO_data ();
          lastBaroSeqNumber = currentBaroSeqNumber;
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	9302      	str	r3, [sp, #8]
 8005d5c:	f007 0707 	and.w	r7, r7, #7
 8005d60:	200c      	movs	r0, #12
 8005d62:	fb00 2707 	mla	r7, r0, r7, r2
          baroIsReady = 1; // set new data flag to true
 8005d66:	f04f 0901 	mov.w	r9, #1
      else
        {
          baroIsReady = 0; // set new data flag to false
        }

      if (LIFTOFF_TIME != 0 && (HAL_GetTick() - LIFTOFF_TIME) > 4 * 60 * 1000) {
 8005d6a:	4aa0      	ldr	r2, [pc, #640]	; (8005fec <TK_state_machine+0x2fc>)
 8005d6c:	6810      	ldr	r0, [r2, #0]
 8005d6e:	b168      	cbz	r0, 8005d8c <TK_state_machine+0x9c>
 8005d70:	9205      	str	r2, [sp, #20]
 8005d72:	9104      	str	r1, [sp, #16]
 8005d74:	f7fb f8fe 	bl	8000f74 <HAL_GetTick>
 8005d78:	9a05      	ldr	r2, [sp, #20]
 8005d7a:	9904      	ldr	r1, [sp, #16]
 8005d7c:	6812      	ldr	r2, [r2, #0]
 8005d7e:	1a80      	subs	r0, r0, r2
 8005d80:	4a9b      	ldr	r2, [pc, #620]	; (8005ff0 <TK_state_machine+0x300>)
 8005d82:	4290      	cmp	r0, r2
          currentState = STATE_TOUCHDOWN;
 8005d84:	bf82      	ittt	hi
 8005d86:	4b92      	ldrhi	r3, [pc, #584]	; (8005fd0 <TK_state_machine+0x2e0>)
 8005d88:	2206      	movhi	r2, #6
 8005d8a:	701a      	strbhi	r2, [r3, #0]
      }

      // State Machine
      switch (currentState)
 8005d8c:	4b90      	ldr	r3, [pc, #576]	; (8005fd0 <TK_state_machine+0x2e0>)
 8005d8e:	781a      	ldrb	r2, [r3, #0]
 8005d90:	2a06      	cmp	r2, #6
 8005d92:	d8c5      	bhi.n	8005d20 <TK_state_machine+0x30>
 8005d94:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005d98:	00380013 	.word	0x00380013
 8005d9c:	007b006e 	.word	0x007b006e
 8005da0:	00e000b1 	.word	0x00e000b1
 8005da4:	010a      	.short	0x010a

                // update the minimum altitude detected up to this point
                if ((baro_data->altitude - calib_initial_altitude) > ROCKET_CST_REC_SECONDARY_ALT)
                  {
                    // As long as the measured altitude is above the secondary recovery event altitude, keep buffer counter to 0
                    sec_counter = 0;
 8005da6:	f04f 0b00 	mov.w	fp, #0
 8005daa:	e7b9      	b.n	8005d20 <TK_state_machine+0x30>
                          {
                            // if the counter is larger than a given value, toggle the state trigger
                            counterTdTrig = 1;
                          }
                      }
                    td_last_alt = baro_data->altitude;
 8005dac:	eeb0 8a67 	vmov.f32	s16, s15
                        td_counter = 0;
 8005db0:	2400      	movs	r4, #0
 8005db2:	e7b5      	b.n	8005d20 <TK_state_machine+0x30>
          imuIsReady = 0; // set new data flag to false
 8005db4:	2100      	movs	r1, #0
 8005db6:	e7c8      	b.n	8005d4a <TK_state_machine+0x5a>
          baroIsReady = 0; // set new data flag to false
 8005db8:	f04f 0900 	mov.w	r9, #0
 8005dbc:	e7d5      	b.n	8005d6a <TK_state_machine+0x7a>
            if (baroIsReady)
 8005dbe:	f1b9 0f00 	cmp.w	r9, #0
 8005dc2:	d0ad      	beq.n	8005d20 <TK_state_machine+0x30>
                if (calibDataCounter > CALIB_BARO_BUFFER_SIZE)
 8005dc4:	f1b8 0f32 	cmp.w	r8, #50	; 0x32
 8005dc8:	d913      	bls.n	8005df2 <TK_state_machine+0x102>
 8005dca:	eddf 7a83 	vldr	s15, [pc, #524]	; 8005fd8 <TK_state_machine+0x2e8>
 8005dce:	ab06      	add	r3, sp, #24
 8005dd0:	aa38      	add	r2, sp, #224	; 0xe0
  uint8_t i;
  float32_t sum = 0.0;

  for(i = 0 ; i < arraySize ; i++)
    {
      sum += array[i];
 8005dd2:	ecb3 7a01 	vldmia	r3!, {s14}
  for(i = 0 ; i < arraySize ; i++)
 8005dd6:	429a      	cmp	r2, r3
      sum += array[i];
 8005dd8:	ee77 7a87 	vadd.f32	s15, s15, s14
  for(i = 0 ; i < arraySize ; i++)
 8005ddc:	d1f9      	bne.n	8005dd2 <TK_state_machine+0xe2>
    }

  return sum/arraySize;
 8005dde:	eddf 6a85 	vldr	s13, [pc, #532]	; 8005ff4 <TK_state_machine+0x304>
                    calib_initial_altitude = array_mean (calibData, CALIB_BARO_BUFFER_SIZE);
 8005de2:	9b00      	ldr	r3, [sp, #0]
 8005de4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005de8:	ed83 7a00 	vstr	s14, [r3]
                    currentState = STATE_IDLE;
 8005dec:	2301      	movs	r3, #1
                currentState = STATE_COAST; // switch to coast state
 8005dee:	7033      	strb	r3, [r6, #0]
 8005df0:	e796      	b.n	8005d20 <TK_state_machine+0x30>
                    calibData[calibDataCounter++] = baro_data->altitude;
 8005df2:	aa38      	add	r2, sp, #224	; 0xe0
 8005df4:	f108 0301 	add.w	r3, r8, #1
 8005df8:	eb02 0888 	add.w	r8, r2, r8, lsl #2
 8005dfc:	68ba      	ldr	r2, [r7, #8]
 8005dfe:	f848 2cc8 	str.w	r2, [r8, #-200]
 8005e02:	fa5f f883 	uxtb.w	r8, r3
 8005e06:	e78b      	b.n	8005d20 <TK_state_machine+0x30>
            if (imuIsReady)
 8005e08:	2900      	cmp	r1, #0
 8005e0a:	d089      	beq.n	8005d20 <TK_state_machine+0x30>
                uint8_t liftoffAccelTrig = (abs_fl32 (imu_data->acceleration.y) > ROCKET_CST_LIFTOFF_TRIG_ACCEL);
 8005e0c:	9b03      	ldr	r3, [sp, #12]
                if (LIFTOFF_TIME != 0)
 8005e0e:	f8df 91dc 	ldr.w	r9, [pc, #476]	; 8005fec <TK_state_machine+0x2fc>
                uint8_t liftoffAccelTrig = (abs_fl32 (imu_data->acceleration.y) > ROCKET_CST_LIFTOFF_TRIG_ACCEL);
 8005e12:	edd3 7a01 	vldr	s15, [r3, #4]
                if (LIFTOFF_TIME != 0)
 8005e16:	f8d9 2000 	ldr.w	r2, [r9]
  return (v >= 0) ? v : -v;
 8005e1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005e1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e22:	bfb8      	it	lt
 8005e24:	eef1 7a67 	vneglt.f32	s15, s15
 8005e28:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
                    if (liftoffAccelTrig && HAL_GetTick () - LIFTOFF_TIME > LIFTOFF_DETECTION_DELAY)
 8005e2c:	eef4 7ac7 	vcmpe.f32	s15, s14
                if (LIFTOFF_TIME != 0)
 8005e30:	b1a2      	cbz	r2, 8005e5c <TK_state_machine+0x16c>
                    if (liftoffAccelTrig && HAL_GetTick () - LIFTOFF_TIME > LIFTOFF_DETECTION_DELAY)
 8005e32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e36:	dd0d      	ble.n	8005e54 <TK_state_machine+0x164>
 8005e38:	f7fb f89c 	bl	8000f74 <HAL_GetTick>
 8005e3c:	f8d9 3000 	ldr.w	r3, [r9]
 8005e40:	1ac0      	subs	r0, r0, r3
 8005e42:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
 8005e46:	f67f af6b 	bls.w	8005d20 <TK_state_machine+0x30>
                        currentState = STATE_LIFTOFF; // Switch to lift-off state
 8005e4a:	2302      	movs	r3, #2
 8005e4c:	7033      	strb	r3, [r6, #0]
                        longBip();
 8005e4e:	f7ff ff4d 	bl	8005cec <longBip>
                        break;
 8005e52:	e765      	b.n	8005d20 <TK_state_machine+0x30>
                        LIFTOFF_TIME = 0;
 8005e54:	2500      	movs	r5, #0
 8005e56:	f8c9 5000 	str.w	r5, [r9]
 8005e5a:	e761      	b.n	8005d20 <TK_state_machine+0x30>
                if (liftoffAccelTrig)
 8005e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e60:	f77f af5e 	ble.w	8005d20 <TK_state_machine+0x30>
                    LIFTOFF_TIME = HAL_GetTick ();
 8005e64:	f7fb f886 	bl	8000f74 <HAL_GetTick>
 8005e68:	f8c9 0000 	str.w	r0, [r9]
                    time_tmp = HAL_GetTick (); // Start timer to estimate motor burn out
 8005e6c:	f7fb f882 	bl	8000f74 <HAL_GetTick>
 8005e70:	4605      	mov	r5, r0
 8005e72:	e755      	b.n	8005d20 <TK_state_machine+0x30>
            flight_status = 10;
 8005e74:	4b60      	ldr	r3, [pc, #384]	; (8005ff8 <TK_state_machine+0x308>)
 8005e76:	220a      	movs	r2, #10
 8005e78:	601a      	str	r2, [r3, #0]
            uint32_t currentTime = HAL_GetTick ();
 8005e7a:	f7fb f87b 	bl	8000f74 <HAL_GetTick>
            if ((currentTime - time_tmp) > ROCKET_CST_MOTOR_BURNTIME)
 8005e7e:	f641 1364 	movw	r3, #6500	; 0x1964
 8005e82:	1b40      	subs	r0, r0, r5
 8005e84:	4298      	cmp	r0, r3
 8005e86:	f67f af4b 	bls.w	8005d20 <TK_state_machine+0x30>
                currentState = STATE_COAST; // switch to coast state
 8005e8a:	2303      	movs	r3, #3
 8005e8c:	e7af      	b.n	8005dee <TK_state_machine+0xfe>
            flight_status = 20;
 8005e8e:	4a5a      	ldr	r2, [pc, #360]	; (8005ff8 <TK_state_machine+0x308>)
 8005e90:	2114      	movs	r1, #20
 8005e92:	6011      	str	r1, [r2, #0]
            if (baroIsReady)
 8005e94:	f1b9 0f00 	cmp.w	r9, #0
 8005e98:	f43f af42 	beq.w	8005d20 <TK_state_machine+0x30>
                uint8_t minAltTrig = ((baro_data->altitude - calib_initial_altitude) > ROCKET_CST_MIN_TRIG_AGL);
 8005e9c:	edd7 7a02 	vldr	s15, [r7, #8]
 8005ea0:	9b00      	ldr	r3, [sp, #0]
                if (max_altitude < baro_data->altitude)
 8005ea2:	eef4 8ae7 	vcmpe.f32	s17, s15
                uint8_t minAltTrig = ((baro_data->altitude - calib_initial_altitude) > ROCKET_CST_MIN_TRIG_AGL);
 8005ea6:	ed93 7a00 	vldr	s14, [r3]
                if (max_altitude < baro_data->altitude)
 8005eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                uint8_t minAltTrig = ((baro_data->altitude - calib_initial_altitude) > ROCKET_CST_MIN_TRIG_AGL);
 8005eae:	ee37 7ac7 	vsub.f32	s14, s15, s14
                if (max_altitude < baro_data->altitude)
 8005eb2:	f100 8088 	bmi.w	8005fc6 <TK_state_machine+0x2d6>
                    apogee_counter++;
 8005eb6:	f10a 0a01 	add.w	sl, sl, #1
                    if (apogee_counter > APOGEE_BUFFER_SIZE)
 8005eba:	f1ba 0f64 	cmp.w	sl, #100	; 0x64
 8005ebe:	f67f af2f 	bls.w	8005d20 <TK_state_machine+0x30>
                if (minAltTrig && counterAltTrig && diffAltTrig)
 8005ec2:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8005ffc <TK_state_machine+0x30c>
 8005ec6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8005eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                        if (( max_altitude - baro_data->altitude) > APOGEE_ALT_DIFF)
 8005ece:	ee78 7ae7 	vsub.f32	s15, s17, s15
                if (minAltTrig && counterAltTrig && diffAltTrig)
 8005ed2:	f77f af25 	ble.w	8005d20 <TK_state_machine+0x30>
 8005ed6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005eda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ee2:	f77f af1d 	ble.w	8005d20 <TK_state_machine+0x30>
 8005ee6:	9204      	str	r2, [sp, #16]
                    time_tmp = HAL_GetTick (); // save time to mute sensors while ejection occures
 8005ee8:	f7fb f844 	bl	8000f74 <HAL_GetTick>
                    currentState = STATE_PRIMARY; // switch to primary descent phase
 8005eec:	2304      	movs	r3, #4
                    flight_status = 30;
 8005eee:	9a04      	ldr	r2, [sp, #16]
                    currentState = STATE_PRIMARY; // switch to primary descent phase
 8005ef0:	7033      	strb	r3, [r6, #0]
                    flight_status = 30;
 8005ef2:	231e      	movs	r3, #30
                    time_tmp = HAL_GetTick (); // save time to mute sensors while ejection occures
 8005ef4:	4605      	mov	r5, r0
                    flight_status = 30;
 8005ef6:	6013      	str	r3, [r2, #0]
 8005ef8:	e712      	b.n	8005d20 <TK_state_machine+0x30>
            longBip();
 8005efa:	f7ff fef7 	bl	8005cec <longBip>
            if (baroIsReady)
 8005efe:	f1b9 0f00 	cmp.w	r9, #0
 8005f02:	f43f af0d 	beq.w	8005d20 <TK_state_machine+0x30>
                uint8_t sensorMuteTimeTrig = ((HAL_GetTick () - time_tmp) > APOGEE_MUTE_TIME);
 8005f06:	f7fb f835 	bl	8000f74 <HAL_GetTick>
                if ((baro_data->altitude - calib_initial_altitude) > ROCKET_CST_REC_SECONDARY_ALT)
 8005f0a:	9b00      	ldr	r3, [sp, #0]
 8005f0c:	edd7 7a02 	vldr	s15, [r7, #8]
 8005f10:	ed93 7a00 	vldr	s14, [r3]
 8005f14:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005f18:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8006000 <TK_state_machine+0x310>
 8005f1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                uint8_t sensorMuteTimeTrig = ((HAL_GetTick () - time_tmp) > APOGEE_MUTE_TIME);
 8005f24:	eba0 0005 	sub.w	r0, r0, r5
                if ((baro_data->altitude - calib_initial_altitude) > ROCKET_CST_REC_SECONDARY_ALT)
 8005f28:	f73f af3d 	bgt.w	8005da6 <TK_state_machine+0xb6>
                    sec_counter++;
 8005f2c:	f10b 0b01 	add.w	fp, fp, #1
                    if (sec_counter > SECONDARY_BUFFER_SIZE)
 8005f30:	f1bb 0f05 	cmp.w	fp, #5
 8005f34:	f67f aef4 	bls.w	8005d20 <TK_state_machine+0x30>
                if (sensorMuteTimeTrig && counterSecTrig)
 8005f38:	f241 3388 	movw	r3, #5000	; 0x1388
 8005f3c:	4298      	cmp	r0, r3
 8005f3e:	f67f aeef 	bls.w	8005d20 <TK_state_machine+0x30>
                    time_tmp = HAL_GetTick (); // save current time to start differed touchdown detection rate
 8005f42:	f7fb f817 	bl	8000f74 <HAL_GetTick>
                    currentState = STATE_SECONDARY; // switch to secondary recovery phase
 8005f46:	2305      	movs	r3, #5
 8005f48:	7033      	strb	r3, [r6, #0]
                    flight_status = 35;
 8005f4a:	4b2b      	ldr	r3, [pc, #172]	; (8005ff8 <TK_state_machine+0x308>)
                    td_last_alt = baro_data->altitude; // save altitude measurement for touchdown detection
 8005f4c:	ed97 8a02 	vldr	s16, [r7, #8]
                    flight_status = 35;
 8005f50:	2223      	movs	r2, #35	; 0x23
                    time_tmp = HAL_GetTick (); // save current time to start differed touchdown detection rate
 8005f52:	4605      	mov	r5, r0
                    flight_status = 35;
 8005f54:	601a      	str	r2, [r3, #0]
 8005f56:	e6e3      	b.n	8005d20 <TK_state_machine+0x30>
            longBip();
 8005f58:	f7ff fec8 	bl	8005cec <longBip>
            if ((HAL_GetTick () - time_tmp) > TOUCHDOWN_DELAY_TIME)
 8005f5c:	f7fb f80a 	bl	8000f74 <HAL_GetTick>
 8005f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f64:	1b40      	subs	r0, r0, r5
 8005f66:	4290      	cmp	r0, r2
 8005f68:	f67f aeda 	bls.w	8005d20 <TK_state_machine+0x30>
                if (baroIsReady)
 8005f6c:	f1b9 0f00 	cmp.w	r9, #0
 8005f70:	f43f aed6 	beq.w	8005d20 <TK_state_machine+0x30>
                    time_tmp = HAL_GetTick ();
 8005f74:	f7fa fffe 	bl	8000f74 <HAL_GetTick>
                    if (abs_fl32 (baro_data->altitude - td_last_alt) > TOUCHDOWN_ALT_DIFF)
 8005f78:	edd7 7a02 	vldr	s15, [r7, #8]
 8005f7c:	ee37 8ac8 	vsub.f32	s16, s15, s16
 8005f80:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8005f84:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8005f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f8c:	bfb8      	it	lt
 8005f8e:	eeb1 8a48 	vneglt.f32	s16, s16
 8005f92:	eeb4 8ac7 	vcmpe.f32	s16, s14
 8005f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                    time_tmp = HAL_GetTick ();
 8005f9a:	4605      	mov	r5, r0
                    if (abs_fl32 (baro_data->altitude - td_last_alt) > TOUCHDOWN_ALT_DIFF)
 8005f9c:	f73f af06 	bgt.w	8005dac <TK_state_machine+0xbc>
                        td_counter++;
 8005fa0:	3401      	adds	r4, #1
                        if (td_counter > TOUCHDOWN_BUFFER_SIZE)
 8005fa2:	2c05      	cmp	r4, #5
 8005fa4:	d809      	bhi.n	8005fba <TK_state_machine+0x2ca>
                    td_last_alt = baro_data->altitude;
 8005fa6:	eeb0 8a67 	vmov.f32	s16, s15
 8005faa:	e6b9      	b.n	8005d20 <TK_state_machine+0x30>

        case STATE_TOUCHDOWN:
          {

            for(;;) {
                longBip();
 8005fac:	f7ff fe9e 	bl	8005cec <longBip>
                osDelay(2000);
 8005fb0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8005fb4:	f7fe fb29 	bl	800460a <osDelay>
 8005fb8:	e7f8      	b.n	8005fac <TK_state_machine+0x2bc>
                        currentState = STATE_TOUCHDOWN;
 8005fba:	2306      	movs	r3, #6
 8005fbc:	7033      	strb	r3, [r6, #0]
                        flight_status = 40;
 8005fbe:	4b0e      	ldr	r3, [pc, #56]	; (8005ff8 <TK_state_machine+0x308>)
 8005fc0:	2228      	movs	r2, #40	; 0x28
 8005fc2:	601a      	str	r2, [r3, #0]
 8005fc4:	e7ef      	b.n	8005fa6 <TK_state_machine+0x2b6>
                    max_altitude = baro_data->altitude;
 8005fc6:	eef0 8a67 	vmov.f32	s17, s15
                    apogee_counter = 0;
 8005fca:	f04f 0a00 	mov.w	sl, #0
 8005fce:	e6a7      	b.n	8005d20 <TK_state_machine+0x30>
 8005fd0:	20004000 	.word	0x20004000
 8005fd4:	20004018 	.word	0x20004018
 8005fd8:	00000000 	.word	0x00000000
 8005fdc:	20003f94 	.word	0x20003f94
 8005fe0:	2000007c 	.word	0x2000007c
 8005fe4:	20003f90 	.word	0x20003f90
 8005fe8:	200001bc 	.word	0x200001bc
 8005fec:	20004004 	.word	0x20004004
 8005ff0:	0003a980 	.word	0x0003a980
 8005ff4:	42480000 	.word	0x42480000
 8005ff8:	20004010 	.word	0x20004010
 8005ffc:	44a28000 	.word	0x44a28000
 8006000:	43480000 	.word	0x43480000

08006004 <LL_AHB1_GRP1_EnableClock>:
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8006004:	4b05      	ldr	r3, [pc, #20]	; (800601c <LL_AHB1_GRP1_EnableClock+0x18>)
 8006006:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006008:	4302      	orrs	r2, r0
 800600a:	631a      	str	r2, [r3, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800600c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
{
 800600e:	b082      	sub	sp, #8
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8006010:	4018      	ands	r0, r3
 8006012:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 8006014:	9b01      	ldr	r3, [sp, #4]
}
 8006016:	b002      	add	sp, #8
 8006018:	4770      	bx	lr
 800601a:	bf00      	nop
 800601c:	40023800 	.word	0x40023800

08006020 <LL_ADC_SetChannelSamplingTime.constprop.0>:
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
 8006020:	b510      	push	{r4, lr}
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006022:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006026:	fa93 f3a3 	rbit	r3, r3
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 800602a:	f001 7200 	and.w	r2, r1, #33554432	; 0x2000000
 800602e:	fab3 f383 	clz	r3, r3
 8006032:	fa22 f303 	lsr.w	r3, r2, r3
 8006036:	300c      	adds	r0, #12
 8006038:	f04f 74f8 	mov.w	r4, #32505856	; 0x1f00000
 800603c:	fa94 f2a4 	rbit	r2, r4
  MODIFY_REG(*preg,
 8006040:	fab2 f282 	clz	r2, r2
 8006044:	fa94 f4a4 	rbit	r4, r4
 8006048:	f001 71f8 	and.w	r1, r1, #32505856	; 0x1f00000
 800604c:	40d1      	lsrs	r1, r2
 800604e:	2207      	movs	r2, #7
 8006050:	fa02 f101 	lsl.w	r1, r2, r1
 8006054:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8006058:	ea22 0201 	bic.w	r2, r2, r1
 800605c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8006060:	bd10      	pop	{r4, pc}
	...

08006064 <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8006064:	b570      	push	{r4, r5, r6, lr}
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8006066:	2400      	movs	r4, #0
{
 8006068:	b094      	sub	sp, #80	; 0x50
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800606a:	4621      	mov	r1, r4
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 800606c:	2610      	movs	r6, #16
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800606e:	2214      	movs	r2, #20
 8006070:	a809      	add	r0, sp, #36	; 0x24
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8006072:	9402      	str	r4, [sp, #8]
 8006074:	9403      	str	r4, [sp, #12]
 8006076:	9404      	str	r4, [sp, #16]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8006078:	f002 fb15 	bl	80086a6 <memset>
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 800607c:	4632      	mov	r2, r6
 800607e:	4621      	mov	r1, r4
 8006080:	a805      	add	r0, sp, #20
 8006082:	f002 fb10 	bl	80086a6 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006086:	4621      	mov	r1, r4
 8006088:	2218      	movs	r2, #24
 800608a:	a80e      	add	r0, sp, #56	; 0x38
 800608c:	f002 fb0b 	bl	80086a6 <memset>
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8006090:	4b2c      	ldr	r3, [pc, #176]	; (8006144 <MX_ADC1_Init+0xe0>)
 8006092:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006094:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006098:	645a      	str	r2, [r3, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800609a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800609c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060a0:	9301      	str	r3, [sp, #4]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80060a2:	2001      	movs	r0, #1
  (void)tmpreg;
 80060a4:	9b01      	ldr	r3, [sp, #4]
 80060a6:	f7ff ffad 	bl	8006004 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80060aa:	2004      	movs	r0, #4
 80060ac:	f7ff ffaa 	bl	8006004 <LL_AHB1_GRP1_EnableClock>
  PA2   ------> ADC1_IN2
  PA3   ------> ADC1_IN3
  PC4   ------> ADC1_IN14 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80060b0:	2503      	movs	r5, #3
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80060b2:	230c      	movs	r3, #12
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060b4:	a90e      	add	r1, sp, #56	; 0x38
 80060b6:	4824      	ldr	r0, [pc, #144]	; (8006148 <MX_ADC1_Init+0xe4>)
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80060b8:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80060ba:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80060bc:	9412      	str	r4, [sp, #72]	; 0x48
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060be:	f7fd fd23 	bl	8003b08 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80060c2:	950f      	str	r5, [sp, #60]	; 0x3c
  /**Common config 
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 80060c4:	4d21      	ldr	r5, [pc, #132]	; (800614c <MX_ADC1_Init+0xe8>)
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80060c6:	4822      	ldr	r0, [pc, #136]	; (8006150 <MX_ADC1_Init+0xec>)
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 80060c8:	960e      	str	r6, [sp, #56]	; 0x38
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80060ca:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80060cc:	9412      	str	r4, [sp, #72]	; 0x48
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80060ce:	f7fd fd1b 	bl	8003b08 <LL_GPIO_Init>
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 80060d2:	a902      	add	r1, sp, #8
 80060d4:	4628      	mov	r0, r5
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 80060d6:	9402      	str	r4, [sp, #8]
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80060d8:	9403      	str	r4, [sp, #12]
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
 80060da:	9404      	str	r4, [sp, #16]
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 80060dc:	f7fd fcd8 	bl	8003a90 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 80060e0:	f44f 7380 	mov.w	r3, #256	; 0x100
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80060e4:	a909      	add	r1, sp, #36	; 0x24
 80060e6:	4628      	mov	r0, r5
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 80060e8:	930d      	str	r3, [sp, #52]	; 0x34
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80060ea:	9409      	str	r4, [sp, #36]	; 0x24
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 80060ec:	940a      	str	r4, [sp, #40]	; 0x28
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 80060ee:	940b      	str	r4, [sp, #44]	; 0x2c
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80060f0:	940c      	str	r4, [sp, #48]	; 0x30
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80060f2:	f7fd fce5 	bl	8003ac0 <LL_ADC_REG_Init>
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 80060f6:	68ab      	ldr	r3, [r5, #8]
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
  LL_ADC_DisableIT_EOCS(ADC1);
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 80060f8:	4816      	ldr	r0, [pc, #88]	; (8006154 <MX_ADC1_Init+0xf0>)
 80060fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80060fe:	60ab      	str	r3, [r5, #8]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOCS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8006100:	686b      	ldr	r3, [r5, #4]
 8006102:	f023 0320 	bic.w	r3, r3, #32
 8006106:	606b      	str	r3, [r5, #4]
 8006108:	a905      	add	r1, sp, #20
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
 800610a:	9405      	str	r4, [sp, #20]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 800610c:	9406      	str	r4, [sp, #24]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 800610e:	f7fd fc9b 	bl	8003a48 <LL_ADC_CommonInit>
 8006112:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006116:	fa93 f3a3 	rbit	r3, r3
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 800611a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800611e:	fab3 f383 	clz	r3, r3
 8006122:	40da      	lsrs	r2, r3
 8006124:	490c      	ldr	r1, [pc, #48]	; (8006158 <MX_ADC1_Init+0xf4>)
  MODIFY_REG(*preg,
 8006126:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 800612a:	f023 031f 	bic.w	r3, r3, #31
 800612e:	f043 0302 	orr.w	r3, r3, #2
 8006132:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  /**Configure Regular Channel 
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_3CYCLES);
 8006136:	4628      	mov	r0, r5
 8006138:	4908      	ldr	r1, [pc, #32]	; (800615c <MX_ADC1_Init+0xf8>)
 800613a:	f7ff ff71 	bl	8006020 <LL_ADC_SetChannelSamplingTime.constprop.0>

}
 800613e:	b014      	add	sp, #80	; 0x50
 8006140:	bd70      	pop	{r4, r5, r6, pc}
 8006142:	bf00      	nop
 8006144:	40023800 	.word	0x40023800
 8006148:	40020000 	.word	0x40020000
 800614c:	40012000 	.word	0x40012000
 8006150:	40020800 	.word	0x40020800
 8006154:	40012300 	.word	0x40012300
 8006158:	4001202c 	.word	0x4001202c
 800615c:	02600002 	.word	0x02600002

08006160 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8006160:	b530      	push	{r4, r5, lr}
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8006162:	2214      	movs	r2, #20
{
 8006164:	b091      	sub	sp, #68	; 0x44
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8006166:	2400      	movs	r4, #0
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8006168:	4621      	mov	r1, r4
 800616a:	eb0d 0002 	add.w	r0, sp, r2
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800616e:	9402      	str	r4, [sp, #8]
 8006170:	9403      	str	r4, [sp, #12]
 8006172:	9404      	str	r4, [sp, #16]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8006174:	f002 fa97 	bl	80086a6 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006178:	4621      	mov	r1, r4
 800617a:	2218      	movs	r2, #24
 800617c:	a80a      	add	r0, sp, #40	; 0x28
 800617e:	f002 fa92 	bl	80086a6 <memset>
  SET_BIT(RCC->APB2ENR, Periphs);
 8006182:	4b29      	ldr	r3, [pc, #164]	; (8006228 <MX_ADC2_Init+0xc8>)
 8006184:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006186:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800618a:	645a      	str	r2, [r3, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800618c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800618e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006192:	9301      	str	r3, [sp, #4]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC2);
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8006194:	2004      	movs	r0, #4
  (void)tmpreg;
 8006196:	9b01      	ldr	r3, [sp, #4]
 8006198:	f7ff ff34 	bl	8006004 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800619c:	2001      	movs	r0, #1
 800619e:	f7ff ff31 	bl	8006004 <LL_AHB1_GRP1_EnableClock>
  PC0   ------> ADC2_IN10
  PC1   ------> ADC2_IN11
  PA4   ------> ADC2_IN4
  PA5   ------> ADC2_IN5 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 80061a2:	2503      	movs	r5, #3
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061a4:	a90a      	add	r1, sp, #40	; 0x28
 80061a6:	4821      	ldr	r0, [pc, #132]	; (800622c <MX_ADC2_Init+0xcc>)
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 80061a8:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80061aa:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80061ac:	940e      	str	r4, [sp, #56]	; 0x38
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061ae:	f7fd fcab 	bl	8003b08 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80061b2:	950b      	str	r5, [sp, #44]	; 0x2c
  /**Common config 
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
  LL_ADC_Init(ADC2, &ADC_InitStruct);
 80061b4:	4d1e      	ldr	r5, [pc, #120]	; (8006230 <MX_ADC2_Init+0xd0>)
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061b6:	481f      	ldr	r0, [pc, #124]	; (8006234 <MX_ADC2_Init+0xd4>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80061b8:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 80061ba:	2330      	movs	r3, #48	; 0x30
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061bc:	a90a      	add	r1, sp, #40	; 0x28
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 80061be:	930a      	str	r3, [sp, #40]	; 0x28
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061c0:	f7fd fca2 	bl	8003b08 <LL_GPIO_Init>
  LL_ADC_Init(ADC2, &ADC_InitStruct);
 80061c4:	a902      	add	r1, sp, #8
 80061c6:	4628      	mov	r0, r5
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 80061c8:	9402      	str	r4, [sp, #8]
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80061ca:	9403      	str	r4, [sp, #12]
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
 80061cc:	9404      	str	r4, [sp, #16]
  LL_ADC_Init(ADC2, &ADC_InitStruct);
 80061ce:	f7fd fc5f 	bl	8003a90 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 80061d2:	f44f 7380 	mov.w	r3, #256	; 0x100
  LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 80061d6:	a905      	add	r1, sp, #20
 80061d8:	4628      	mov	r0, r5
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 80061da:	9309      	str	r3, [sp, #36]	; 0x24
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80061dc:	9405      	str	r4, [sp, #20]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 80061de:	9406      	str	r4, [sp, #24]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 80061e0:	9407      	str	r4, [sp, #28]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80061e2:	9408      	str	r4, [sp, #32]
  LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 80061e4:	f7fd fc6c 	bl	8003ac0 <LL_ADC_REG_Init>
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 80061e8:	68ab      	ldr	r3, [r5, #8]
 80061ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80061ee:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 80061f0:	686b      	ldr	r3, [r5, #4]
 80061f2:	f023 0320 	bic.w	r3, r3, #32
 80061f6:	606b      	str	r3, [r5, #4]
 80061f8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80061fc:	fa93 f3a3 	rbit	r3, r3
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8006200:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006204:	fab3 f383 	clz	r3, r3
 8006208:	40da      	lsrs	r2, r3
 800620a:	490b      	ldr	r1, [pc, #44]	; (8006238 <MX_ADC2_Init+0xd8>)
  MODIFY_REG(*preg,
 800620c:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 8006210:	f023 031f 	bic.w	r3, r3, #31
 8006214:	f043 0304 	orr.w	r3, r3, #4
 8006218:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  LL_ADC_REG_SetFlagEndOfConversion(ADC2, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
  LL_ADC_DisableIT_EOCS(ADC2);
  /**Configure Regular Channel 
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_4);
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_3CYCLES);
 800621c:	4628      	mov	r0, r5
 800621e:	4907      	ldr	r1, [pc, #28]	; (800623c <MX_ADC2_Init+0xdc>)
 8006220:	f7ff fefe 	bl	8006020 <LL_ADC_SetChannelSamplingTime.constprop.0>

}
 8006224:	b011      	add	sp, #68	; 0x44
 8006226:	bd30      	pop	{r4, r5, pc}
 8006228:	40023800 	.word	0x40023800
 800622c:	40020800 	.word	0x40020800
 8006230:	40012100 	.word	0x40012100
 8006234:	40020000 	.word	0x40020000
 8006238:	4001212c 	.word	0x4001212c
 800623c:	02c00004 	.word	0x02c00004

08006240 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8006240:	b507      	push	{r0, r1, r2, lr}
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 8006242:	2001      	movs	r0, #1
 8006244:	f88d 0007 	strb.w	r0, [sp, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 8006248:	f89d 3007 	ldrb.w	r3, [sp, #7]
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800624c:	4283      	cmp	r3, r0
 800624e:	d10b      	bne.n	8006268 <BSP_SD_Init+0x28>
  sd_state = HAL_SD_Init(&hsd);
 8006250:	4807      	ldr	r0, [pc, #28]	; (8006270 <BSP_SD_Init+0x30>)
 8006252:	f7fc fc9f 	bl	8002b94 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 8006256:	b938      	cbnz	r0, 8006268 <BSP_SD_Init+0x28>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8006258:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800625c:	4804      	ldr	r0, [pc, #16]	; (8006270 <BSP_SD_Init+0x30>)
 800625e:	f7fc fcc5 	bl	8002bec <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR;
 8006262:	3000      	adds	r0, #0
 8006264:	bf18      	it	ne
 8006266:	2001      	movne	r0, #1
}
 8006268:	b003      	add	sp, #12
 800626a:	f85d fb04 	ldr.w	pc, [sp], #4
 800626e:	bf00      	nop
 8006270:	200046a8 	.word	0x200046a8

08006274 <BSP_SD_ReadBlocks_DMA>:
{
 8006274:	b508      	push	{r3, lr}
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8006276:	4613      	mov	r3, r2
 8006278:	460a      	mov	r2, r1
 800627a:	4601      	mov	r1, r0
 800627c:	4803      	ldr	r0, [pc, #12]	; (800628c <BSP_SD_ReadBlocks_DMA+0x18>)
 800627e:	f7fc f997 	bl	80025b0 <HAL_SD_ReadBlocks_DMA>
}
 8006282:	3000      	adds	r0, #0
 8006284:	bf18      	it	ne
 8006286:	2001      	movne	r0, #1
 8006288:	bd08      	pop	{r3, pc}
 800628a:	bf00      	nop
 800628c:	200046a8 	.word	0x200046a8

08006290 <BSP_SD_WriteBlocks_DMA>:
{
 8006290:	b508      	push	{r3, lr}
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8006292:	4613      	mov	r3, r2
 8006294:	460a      	mov	r2, r1
 8006296:	4601      	mov	r1, r0
 8006298:	4803      	ldr	r0, [pc, #12]	; (80062a8 <BSP_SD_WriteBlocks_DMA+0x18>)
 800629a:	f7fc fa0f 	bl	80026bc <HAL_SD_WriteBlocks_DMA>
}
 800629e:	3000      	adds	r0, #0
 80062a0:	bf18      	it	ne
 80062a2:	2001      	movne	r0, #1
 80062a4:	bd08      	pop	{r3, pc}
 80062a6:	bf00      	nop
 80062a8:	200046a8 	.word	0x200046a8

080062ac <BSP_SD_GetCardState>:
{
 80062ac:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80062ae:	4803      	ldr	r0, [pc, #12]	; (80062bc <BSP_SD_GetCardState+0x10>)
 80062b0:	f7fc fd20 	bl	8002cf4 <HAL_SD_GetCardState>
}
 80062b4:	3804      	subs	r0, #4
 80062b6:	bf18      	it	ne
 80062b8:	2001      	movne	r0, #1
 80062ba:	bd08      	pop	{r3, pc}
 80062bc:	200046a8 	.word	0x200046a8

080062c0 <BSP_SD_GetCardInfo>:
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80062c0:	4601      	mov	r1, r0
 80062c2:	4801      	ldr	r0, [pc, #4]	; (80062c8 <BSP_SD_GetCardInfo+0x8>)
 80062c4:	f7fc bc80 	b.w	8002bc8 <HAL_SD_GetCardInfo>
 80062c8:	200046a8 	.word	0x200046a8

080062cc <BSP_SD_AbortCallback>:
 80062cc:	4770      	bx	lr

080062ce <HAL_SD_AbortCallback>:
{
 80062ce:	b508      	push	{r3, lr}
  BSP_SD_AbortCallback();
 80062d0:	f7ff fffc 	bl	80062cc <BSP_SD_AbortCallback>
 80062d4:	bd08      	pop	{r3, pc}

080062d6 <HAL_SD_TxCpltCallback>:
{
 80062d6:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 80062d8:	f000 ffb4 	bl	8007244 <BSP_SD_WriteCpltCallback>
 80062dc:	bd08      	pop	{r3, pc}

080062de <HAL_SD_RxCpltCallback>:
{
 80062de:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 80062e0:	f000 ffba 	bl	8007258 <BSP_SD_ReadCpltCallback>
 80062e4:	bd08      	pop	{r3, pc}
	...

080062e8 <HAL_CAN_MspInit>:
  }

}

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80062e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062ea:	4604      	mov	r4, r0
 80062ec:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80062ee:	2214      	movs	r2, #20
 80062f0:	2100      	movs	r1, #0
 80062f2:	a803      	add	r0, sp, #12
 80062f4:	f002 f9d7 	bl	80086a6 <memset>
  if(canHandle->Instance==CAN1)
 80062f8:	6822      	ldr	r2, [r4, #0]
 80062fa:	4b1f      	ldr	r3, [pc, #124]	; (8006378 <HAL_CAN_MspInit+0x90>)
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d138      	bne.n	8006372 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8006300:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8006304:	2400      	movs	r4, #0
 8006306:	9400      	str	r4, [sp, #0]
 8006308:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800630a:	481c      	ldr	r0, [pc, #112]	; (800637c <HAL_CAN_MspInit+0x94>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 800630c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8006310:	641a      	str	r2, [r3, #64]	; 0x40
 8006312:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006314:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8006318:	9200      	str	r2, [sp, #0]
 800631a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800631c:	9401      	str	r4, [sp, #4]
 800631e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006320:	f042 0201 	orr.w	r2, r2, #1
 8006324:	631a      	str	r2, [r3, #48]	; 0x30
 8006326:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006328:	f002 0201 	and.w	r2, r2, #1
 800632c:	9201      	str	r2, [sp, #4]
 800632e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006330:	9402      	str	r4, [sp, #8]
 8006332:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006334:	f042 0202 	orr.w	r2, r2, #2
 8006338:	631a      	str	r2, [r3, #48]	; 0x30
 800633a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800633c:	f003 0302 	and.w	r3, r3, #2
 8006340:	9302      	str	r3, [sp, #8]
 8006342:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006344:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006346:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800634a:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800634c:	2509      	movs	r5, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800634e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006350:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006352:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006354:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8006356:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006358:	f7fb fa50 	bl	80017fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800635c:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006360:	a903      	add	r1, sp, #12
 8006362:	4807      	ldr	r0, [pc, #28]	; (8006380 <HAL_CAN_MspInit+0x98>)
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006364:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006366:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006368:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800636a:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800636c:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800636e:	f7fb fa45 	bl	80017fc <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8006372:	b009      	add	sp, #36	; 0x24
 8006374:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006376:	bf00      	nop
 8006378:	40006400 	.word	0x40006400
 800637c:	40020000 	.word	0x40020000
 8006380:	40020400 	.word	0x40020400

08006384 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006384:	b513      	push	{r0, r1, r4, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8006386:	4b20      	ldr	r3, [pc, #128]	; (8006408 <MX_DMA_Init+0x84>)
 8006388:	2400      	movs	r4, #0
 800638a:	9400      	str	r4, [sp, #0]
 800638c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800638e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006392:	631a      	str	r2, [r3, #48]	; 0x30
 8006394:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006396:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 800639a:	9200      	str	r2, [sp, #0]
 800639c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800639e:	9401      	str	r4, [sp, #4]
 80063a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063a2:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80063a6:	631a      	str	r2, [r3, #48]	; 0x30
 80063a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80063ae:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80063b0:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80063b2:	2105      	movs	r1, #5
 80063b4:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 80063b6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80063b8:	f7fb f82c 	bl	8001414 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80063bc:	200c      	movs	r0, #12
 80063be:	f7fb f85d 	bl	800147c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 80063c2:	4622      	mov	r2, r4
 80063c4:	2105      	movs	r1, #5
 80063c6:	200d      	movs	r0, #13
 80063c8:	f7fb f824 	bl	8001414 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80063cc:	200d      	movs	r0, #13
 80063ce:	f7fb f855 	bl	800147c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 80063d2:	4622      	mov	r2, r4
 80063d4:	2105      	movs	r1, #5
 80063d6:	200f      	movs	r0, #15
 80063d8:	f7fb f81c 	bl	8001414 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80063dc:	200f      	movs	r0, #15
 80063de:	f7fb f84d 	bl	800147c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80063e2:	4622      	mov	r2, r4
 80063e4:	2105      	movs	r1, #5
 80063e6:	203b      	movs	r0, #59	; 0x3b
 80063e8:	f7fb f814 	bl	8001414 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80063ec:	203b      	movs	r0, #59	; 0x3b
 80063ee:	f7fb f845 	bl	800147c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80063f2:	4622      	mov	r2, r4
 80063f4:	2105      	movs	r1, #5
 80063f6:	2045      	movs	r0, #69	; 0x45
 80063f8:	f7fb f80c 	bl	8001414 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80063fc:	2045      	movs	r0, #69	; 0x45
 80063fe:	f7fb f83d 	bl	800147c <HAL_NVIC_EnableIRQ>

}
 8006402:	b002      	add	sp, #8
 8006404:	bd10      	pop	{r4, pc}
 8006406:	bf00      	nop
 8006408:	40023800 	.word	0x40023800

0800640c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800640c:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800640e:	4903      	ldr	r1, [pc, #12]	; (800641c <MX_FATFS_Init+0x10>)
 8006410:	4803      	ldr	r0, [pc, #12]	; (8006420 <MX_FATFS_Init+0x14>)
 8006412:	f7fe f8cb 	bl	80045ac <FATFS_LinkDriver>
 8006416:	4b03      	ldr	r3, [pc, #12]	; (8006424 <MX_FATFS_Init+0x18>)
 8006418:	7018      	strb	r0, [r3, #0]
 800641a:	bd08      	pop	{r3, pc}
 800641c:	20004045 	.word	0x20004045
 8006420:	08009c18 	.word	0x08009c18
 8006424:	20004044 	.word	0x20004044

08006428 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8006428:	b508      	push	{r3, lr}
  /* init code for FATFS */
  MX_FATFS_Init();
 800642a:	f7ff ffef 	bl	800640c <MX_FATFS_Init>

  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800642e:	2001      	movs	r0, #1
 8006430:	f7fe f8eb 	bl	800460a <osDelay>
 8006434:	e7fb      	b.n	800642e <StartDefaultTask+0x6>
	...

08006438 <StartReadCAN>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadCAN */
void StartReadCAN(void const * argument)
{
 8006438:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  /* USER CODE BEGIN StartReadCAN */
  /* Infinite loop */
	BARO_data* new_baro_data = 0;
	IMU_data* new_imu_data = 0;
	uint32_t timestamp = HAL_GetTick();
 800643c:	f7fa fd9a 	bl	8000f74 <HAL_GetTick>
	uint32_t a = HAL_GetTick();
	uint8_t oldState = currentState;
 8006440:	4f51      	ldr	r7, [pc, #324]	; (8006588 <StartReadCAN+0x150>)
		if (currentState != oldState) {
			setFrame(0, currentState, a);
			oldState = currentState;
		}
		if (readFrame() > 0) {
			if (current_msg.id_CAN == ID_GPS_SENSOR) {
 8006442:	4d52      	ldr	r5, [pc, #328]	; (800658c <StartReadCAN+0x154>)
					IMUb[4] = current_msg.data;
				}
				if (current_msg.id == DATA_ID_GYRO_Z) {
					led_set_rgb(1000, 0, 0);
					new_imu_data->gyro_rps.z = current_msg.data;
					IMUb[5] = current_msg.data;
 8006444:	f8df 815c 	ldr.w	r8, [pc, #348]	; 80065a4 <StartReadCAN+0x16c>
	uint32_t timestamp = HAL_GetTick();
 8006448:	4681      	mov	r9, r0
	uint32_t a = HAL_GetTick();
 800644a:	f7fa fd93 	bl	8000f74 <HAL_GetTick>
	uint8_t oldState = currentState;
 800644e:	f897 b000 	ldrb.w	fp, [r7]
	IMU_data* new_imu_data = 0;
 8006452:	2400      	movs	r4, #0
	uint8_t oldState = currentState;
 8006454:	fa5f fb8b 	uxtb.w	fp, fp
		osDelay(5);
 8006458:	2005      	movs	r0, #5
 800645a:	f7fe f8d6 	bl	800460a <osDelay>
		a = HAL_GetTick();
 800645e:	f7fa fd89 	bl	8000f74 <HAL_GetTick>
		if (a - timestamp > 2000) {
 8006462:	eba0 0309 	sub.w	r3, r0, r9
 8006466:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
		a = HAL_GetTick();
 800646a:	4682      	mov	sl, r0
		if (a - timestamp > 2000) {
 800646c:	d905      	bls.n	800647a <StartReadCAN+0x42>
			setFrame(0, currentState, a);
 800646e:	4602      	mov	r2, r0
 8006470:	7839      	ldrb	r1, [r7, #0]
 8006472:	2000      	movs	r0, #0
 8006474:	f7ff fbcc 	bl	8005c10 <setFrame>
			timestamp = a;
 8006478:	46d1      	mov	r9, sl
		if (currentState != oldState) {
 800647a:	783e      	ldrb	r6, [r7, #0]
 800647c:	b2f6      	uxtb	r6, r6
 800647e:	45b3      	cmp	fp, r6
 8006480:	d006      	beq.n	8006490 <StartReadCAN+0x58>
			setFrame(0, currentState, a);
 8006482:	7839      	ldrb	r1, [r7, #0]
 8006484:	4652      	mov	r2, sl
 8006486:	2000      	movs	r0, #0
 8006488:	f7ff fbc2 	bl	8005c10 <setFrame>
			oldState = currentState;
 800648c:	783e      	ldrb	r6, [r7, #0]
 800648e:	b2f6      	uxtb	r6, r6
		if (readFrame() > 0) {
 8006490:	f7ff fbf6 	bl	8005c80 <readFrame>
 8006494:	b318      	cbz	r0, 80064de <StartReadCAN+0xa6>
			if (current_msg.id_CAN == ID_GPS_SENSOR) {
 8006496:	68eb      	ldr	r3, [r5, #12]
 8006498:	2b03      	cmp	r3, #3
 800649a:	d120      	bne.n	80064de <StartReadCAN+0xa6>
				if (current_msg.id == DATA_ID_ALTITUDE) {
 800649c:	792b      	ldrb	r3, [r5, #4]
 800649e:	bb03      	cbnz	r3, 80064e2 <StartReadCAN+0xaa>
					new_imu_data = &IMU_buffer[(currentImuSeqNumber + 1) % CIRC_BUFFER_SIZE];
 80064a0:	4a3b      	ldr	r2, [pc, #236]	; (8006590 <StartReadCAN+0x158>)
					new_baro_data = &BARO_buffer[(currentBaroSeqNumber + 1) % CIRC_BUFFER_SIZE];
 80064a2:	4b3c      	ldr	r3, [pc, #240]	; (8006594 <StartReadCAN+0x15c>)
					new_baro_data->altitude = current_msg.data;
 80064a4:	edd5 7a00 	vldr	s15, [r5]
					new_baro_data = &BARO_buffer[(currentBaroSeqNumber + 1) % CIRC_BUFFER_SIZE];
 80064a8:	681b      	ldr	r3, [r3, #0]
					new_imu_data = &IMU_buffer[(currentImuSeqNumber + 1) % CIRC_BUFFER_SIZE];
 80064aa:	6814      	ldr	r4, [r2, #0]
 80064ac:	4a3a      	ldr	r2, [pc, #232]	; (8006598 <StartReadCAN+0x160>)
 80064ae:	3401      	adds	r4, #1
 80064b0:	2128      	movs	r1, #40	; 0x28
 80064b2:	f004 0407 	and.w	r4, r4, #7
					new_baro_data = &BARO_buffer[(currentBaroSeqNumber + 1) % CIRC_BUFFER_SIZE];
 80064b6:	3301      	adds	r3, #1
					new_baro_data->altitude = current_msg.data;
 80064b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
					new_imu_data = &IMU_buffer[(currentImuSeqNumber + 1) % CIRC_BUFFER_SIZE];
 80064bc:	fb01 2404 	mla	r4, r1, r4, r2
					new_baro_data = &BARO_buffer[(currentBaroSeqNumber + 1) % CIRC_BUFFER_SIZE];
 80064c0:	f003 0307 	and.w	r3, r3, #7
					new_baro_data->altitude = current_msg.data;
 80064c4:	210c      	movs	r1, #12
 80064c6:	fb01 2303 	mla	r3, r1, r3, r2
 80064ca:	edc3 7a52 	vstr	s15, [r3, #328]	; 0x148
					zdata[3] = current_msg.data;
 80064ce:	4b33      	ldr	r3, [pc, #204]	; (800659c <StartReadCAN+0x164>)
					zdata[1] = 0;
 80064d0:	2200      	movs	r2, #0
					zdata[3] = current_msg.data;
 80064d2:	edc3 7a03 	vstr	s15, [r3, #12]
					zdata[2] = current_msg.data;
 80064d6:	edc3 7a02 	vstr	s15, [r3, #8]
					zdata[1] = 0;
 80064da:	605a      	str	r2, [r3, #4]
					zdata[0] = 0;
 80064dc:	601a      	str	r2, [r3, #0]
{
 80064de:	46b3      	mov	fp, r6
 80064e0:	e7ba      	b.n	8006458 <StartReadCAN+0x20>
				if (current_msg.id == DATA_ID_ACCELERATION_X) {
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d108      	bne.n	80064f8 <StartReadCAN+0xc0>
					new_imu_data->acceleration.x = current_msg.data;
 80064e6:	edd5 7a00 	vldr	s15, [r5]
 80064ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064ee:	edc4 7a00 	vstr	s15, [r4]
					IMUb[0] = current_msg.data;
 80064f2:	edc8 7a00 	vstr	s15, [r8]
 80064f6:	e7f2      	b.n	80064de <StartReadCAN+0xa6>
				if (current_msg.id == DATA_ID_ACCELERATION_Y) {
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	d108      	bne.n	800650e <StartReadCAN+0xd6>
					new_imu_data->acceleration.y = current_msg.data;
 80064fc:	edd5 7a00 	vldr	s15, [r5]
 8006500:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006504:	edc4 7a01 	vstr	s15, [r4, #4]
					IMUb[1] = current_msg.data;
 8006508:	edc8 7a01 	vstr	s15, [r8, #4]
 800650c:	e7e7      	b.n	80064de <StartReadCAN+0xa6>
				if (current_msg.id == DATA_ID_ACCELERATION_Z) {
 800650e:	2b03      	cmp	r3, #3
 8006510:	d108      	bne.n	8006524 <StartReadCAN+0xec>
					new_imu_data->acceleration.y = current_msg.data;
 8006512:	edd5 7a00 	vldr	s15, [r5]
 8006516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800651a:	edc4 7a01 	vstr	s15, [r4, #4]
					IMUb[2] = current_msg.data;
 800651e:	edc8 7a02 	vstr	s15, [r8, #8]
 8006522:	e7dc      	b.n	80064de <StartReadCAN+0xa6>
				if (current_msg.id == DATA_ID_GYRO_X) {
 8006524:	2b04      	cmp	r3, #4
 8006526:	d108      	bne.n	800653a <StartReadCAN+0x102>
					new_imu_data->gyro_rps.x = current_msg.data;
 8006528:	edd5 7a00 	vldr	s15, [r5]
 800652c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006530:	edc4 7a03 	vstr	s15, [r4, #12]
					IMUb[3] = current_msg.data;
 8006534:	edc8 7a03 	vstr	s15, [r8, #12]
 8006538:	e7d1      	b.n	80064de <StartReadCAN+0xa6>
				if (current_msg.id == DATA_ID_GYRO_Y) {
 800653a:	2b05      	cmp	r3, #5
 800653c:	d108      	bne.n	8006550 <StartReadCAN+0x118>
					new_imu_data->gyro_rps.y = current_msg.data;
 800653e:	edd5 7a00 	vldr	s15, [r5]
 8006542:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006546:	edc4 7a04 	vstr	s15, [r4, #16]
					IMUb[4] = current_msg.data;
 800654a:	edc8 7a04 	vstr	s15, [r8, #16]
 800654e:	e7c6      	b.n	80064de <StartReadCAN+0xa6>
				if (current_msg.id == DATA_ID_GYRO_Z) {
 8006550:	2b06      	cmp	r3, #6
 8006552:	d1c4      	bne.n	80064de <StartReadCAN+0xa6>
					led_set_rgb(1000, 0, 0);
 8006554:	2200      	movs	r2, #0
 8006556:	4611      	mov	r1, r2
 8006558:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800655c:	f000 fc92 	bl	8006e84 <led_set_rgb>
					IMU_avail = 1;
 8006560:	4b0f      	ldr	r3, [pc, #60]	; (80065a0 <StartReadCAN+0x168>)
					new_imu_data->gyro_rps.z = current_msg.data;
 8006562:	edd5 7a00 	vldr	s15, [r5]
					IMU_avail = 1;
 8006566:	2201      	movs	r2, #1
 8006568:	601a      	str	r2, [r3, #0]
				    currentBaroSeqNumber++;
 800656a:	4a0a      	ldr	r2, [pc, #40]	; (8006594 <StartReadCAN+0x15c>)
 800656c:	6813      	ldr	r3, [r2, #0]
 800656e:	3301      	adds	r3, #1
 8006570:	6013      	str	r3, [r2, #0]
				    currentImuSeqNumber++;
 8006572:	4a07      	ldr	r2, [pc, #28]	; (8006590 <StartReadCAN+0x158>)
 8006574:	6813      	ldr	r3, [r2, #0]
					new_imu_data->gyro_rps.z = current_msg.data;
 8006576:	eef8 7a67 	vcvt.f32.u32	s15, s15
				    currentImuSeqNumber++;
 800657a:	3301      	adds	r3, #1
					new_imu_data->gyro_rps.z = current_msg.data;
 800657c:	edc4 7a05 	vstr	s15, [r4, #20]
					IMUb[5] = current_msg.data;
 8006580:	edc8 7a05 	vstr	s15, [r8, #20]
				    currentImuSeqNumber++;
 8006584:	6013      	str	r3, [r2, #0]
 8006586:	e7aa      	b.n	80064de <StartReadCAN+0xa6>
 8006588:	20004000 	.word	0x20004000
 800658c:	20003fec 	.word	0x20003fec
 8006590:	20003f94 	.word	0x20003f94
 8006594:	20003f90 	.word	0x20003f90
 8006598:	2000007c 	.word	0x2000007c
 800659c:	200044c0 	.word	0x200044c0
 80065a0:	20003f98 	.word	0x20003f98
 80065a4:	200044d0 	.word	0x200044d0

080065a8 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 80065a8:	b570      	push	{r4, r5, r6, lr}
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80065aa:	4c1b      	ldr	r4, [pc, #108]	; (8006618 <MX_FREERTOS_Init+0x70>)
 80065ac:	4626      	mov	r6, r4
 80065ae:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
void MX_FREERTOS_Init(void) {
 80065b0:	b094      	sub	sp, #80	; 0x50
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80065b2:	466d      	mov	r5, sp
 80065b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80065b6:	6833      	ldr	r3, [r6, #0]
 80065b8:	602b      	str	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80065ba:	2100      	movs	r1, #0
 80065bc:	4668      	mov	r0, sp
 80065be:	f7fe f80c 	bl	80045da <osThreadCreate>
 80065c2:	4b16      	ldr	r3, [pc, #88]	; (800661c <MX_FREERTOS_Init+0x74>)
  osThreadDef(readCAN, StartReadCAN, osPriorityNormal, 0, 128);
 80065c4:	f104 0614 	add.w	r6, r4, #20
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80065c8:	6018      	str	r0, [r3, #0]
  osThreadDef(readCAN, StartReadCAN, osPriorityNormal, 0, 128);
 80065ca:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80065cc:	ad05      	add	r5, sp, #20
 80065ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80065d0:	6833      	ldr	r3, [r6, #0]
 80065d2:	602b      	str	r3, [r5, #0]
  readCANHandle = osThreadCreate(osThread(readCAN), NULL);
 80065d4:	2100      	movs	r1, #0
 80065d6:	a805      	add	r0, sp, #20
 80065d8:	f7fd ffff 	bl	80045da <osThreadCreate>
 80065dc:	4b10      	ldr	r3, [pc, #64]	; (8006620 <MX_FREERTOS_Init+0x78>)
  osThreadDef(state_machine, TK_state_machine, osPriorityHigh, 0, 1024);
 80065de:	f104 0628 	add.w	r6, r4, #40	; 0x28
  readCANHandle = osThreadCreate(osThread(readCAN), NULL);
 80065e2:	6018      	str	r0, [r3, #0]
  osThreadDef(state_machine, TK_state_machine, osPriorityHigh, 0, 1024);
 80065e4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80065e6:	ad0a      	add	r5, sp, #40	; 0x28
 80065e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80065ea:	6833      	ldr	r3, [r6, #0]
 80065ec:	602b      	str	r3, [r5, #0]
  state_machineHandle = osThreadCreate(osThread(state_machine), NULL);
 80065ee:	2100      	movs	r1, #0
 80065f0:	a80a      	add	r0, sp, #40	; 0x28
 80065f2:	f7fd fff2 	bl	80045da <osThreadCreate>
 80065f6:	4b0b      	ldr	r3, [pc, #44]	; (8006624 <MX_FREERTOS_Init+0x7c>)
  osThreadDef(kalman, TK_kalman, osPriorityHigh, 0, 1024);
 80065f8:	343c      	adds	r4, #60	; 0x3c
  state_machineHandle = osThreadCreate(osThread(state_machine), NULL);
 80065fa:	6018      	str	r0, [r3, #0]
  osThreadDef(kalman, TK_kalman, osPriorityHigh, 0, 1024);
 80065fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80065fe:	ad0f      	add	r5, sp, #60	; 0x3c
 8006600:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006602:	6823      	ldr	r3, [r4, #0]
 8006604:	602b      	str	r3, [r5, #0]
  kalman_handle = osThreadCreate(osThread(kalman), NULL);
 8006606:	2100      	movs	r1, #0
 8006608:	a80f      	add	r0, sp, #60	; 0x3c
 800660a:	f7fd ffe6 	bl	80045da <osThreadCreate>
 800660e:	4b06      	ldr	r3, [pc, #24]	; (8006628 <MX_FREERTOS_Init+0x80>)
 8006610:	6018      	str	r0, [r3, #0]
}
 8006612:	b014      	add	sp, #80	; 0x50
 8006614:	bd70      	pop	{r4, r5, r6, pc}
 8006616:	bf00      	nop
 8006618:	08009a10 	.word	0x08009a10
 800661c:	200044b0 	.word	0x200044b0
 8006620:	200044b4 	.word	0x200044b4
 8006624:	200044bc 	.word	0x200044bc
 8006628:	200044b8 	.word	0x200044b8

0800662c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800662c:	b086      	sub	sp, #24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800662e:	4b1b      	ldr	r3, [pc, #108]	; (800669c <MX_GPIO_Init+0x70>)
 8006630:	2200      	movs	r2, #0
 8006632:	9201      	str	r2, [sp, #4]
 8006634:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006636:	f041 0104 	orr.w	r1, r1, #4
 800663a:	6319      	str	r1, [r3, #48]	; 0x30
 800663c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800663e:	f001 0104 	and.w	r1, r1, #4
 8006642:	9101      	str	r1, [sp, #4]
 8006644:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006646:	9202      	str	r2, [sp, #8]
 8006648:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800664a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800664e:	6319      	str	r1, [r3, #48]	; 0x30
 8006650:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006652:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8006656:	9102      	str	r1, [sp, #8]
 8006658:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800665a:	9203      	str	r2, [sp, #12]
 800665c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800665e:	f041 0101 	orr.w	r1, r1, #1
 8006662:	6319      	str	r1, [r3, #48]	; 0x30
 8006664:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006666:	f001 0101 	and.w	r1, r1, #1
 800666a:	9103      	str	r1, [sp, #12]
 800666c:	9903      	ldr	r1, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800666e:	9204      	str	r2, [sp, #16]
 8006670:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006672:	f041 0102 	orr.w	r1, r1, #2
 8006676:	6319      	str	r1, [r3, #48]	; 0x30
 8006678:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800667a:	f001 0102 	and.w	r1, r1, #2
 800667e:	9104      	str	r1, [sp, #16]
 8006680:	9904      	ldr	r1, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006682:	9205      	str	r2, [sp, #20]
 8006684:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006686:	f042 0208 	orr.w	r2, r2, #8
 800668a:	631a      	str	r2, [r3, #48]	; 0x30
 800668c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800668e:	f003 0308 	and.w	r3, r3, #8
 8006692:	9305      	str	r3, [sp, #20]
 8006694:	9b05      	ldr	r3, [sp, #20]

}
 8006696:	b006      	add	sp, #24
 8006698:	4770      	bx	lr
 800669a:	bf00      	nop
 800669c:	40023800 	.word	0x40023800

080066a0 <TK_kalman>:

//void error(const char * msg)
//{
//    fprintf(stderr, "%s\n", msg);
//}
void TK_kalman() {
 80066a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066a4:	ed2d 8b0a 	vpush	{d8-d12}
 80066a8:	f6ad 5d9c 	subw	sp, sp, #3484	; 0xd9c
	// Do generic EKF initialization
	ekf_t ekf;
	ekf_init(&ekf, Nsta, Mobs);
 80066ac:	ad80      	add	r5, sp, #512	; 0x200
 80066ae:	2204      	movs	r2, #4
 80066b0:	2109      	movs	r1, #9
 80066b2:	4628      	mov	r0, r5
 80066b4:	f001 f840 	bl	8007738 <ekf_init>
		ekf->x[i] = 0;
 80066b8:	2600      	movs	r6, #0
	float Qtmp[81] = { 1.3085e-08, 9.2466e-25, 6.6028e-26, 9.8168e-07,
 80066ba:	f44f 72a2 	mov.w	r2, #324	; 0x144
 80066be:	49bd      	ldr	r1, [pc, #756]	; (80069b4 <TK_kalman+0x314>)
 80066c0:	a82f      	add	r0, sp, #188	; 0xbc
 80066c2:	f001 ffe5 	bl	8008690 <memcpy>
 80066c6:	ac82      	add	r4, sp, #520	; 0x208
 80066c8:	2300      	movs	r3, #0
 80066ca:	4637      	mov	r7, r6
 80066cc:	f503 71b8 	add.w	r1, r3, #368	; 0x170
		ekf->x[i] = 0;
 80066d0:	f844 6b04 	str.w	r6, [r4], #4
 80066d4:	4429      	add	r1, r5
 80066d6:	2200      	movs	r2, #0
			ekf->Q[i][j] = Qtmp[i * 9 + j];
 80066d8:	18d0      	adds	r0, r2, r3
 80066da:	f10d 0ebc 	add.w	lr, sp, #188	; 0xbc
 80066de:	4470      	add	r0, lr
 80066e0:	3204      	adds	r2, #4
 80066e2:	6800      	ldr	r0, [r0, #0]
 80066e4:	f841 0b04 	str.w	r0, [r1], #4
		for (j = 0; j < 9; j++)
 80066e8:	2a24      	cmp	r2, #36	; 0x24
 80066ea:	d1f5      	bne.n	80066d8 <TK_kalman+0x38>
 80066ec:	3324      	adds	r3, #36	; 0x24
	for (i = 0; i < 9; i++) {
 80066ee:	f5b3 7fa2 	cmp.w	r3, #324	; 0x144
 80066f2:	d1eb      	bne.n	80066cc <TK_kalman+0x2c>
	float P0[9] = { 2, 2, 2, 1, 1, 1, 0.1, 0.1, 0.1 };
 80066f4:	4cb0      	ldr	r4, [pc, #704]	; (80069b8 <TK_kalman+0x318>)
 80066f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066f8:	ae26      	add	r6, sp, #152	; 0x98
 80066fa:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80066fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066fe:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8006700:	f854 3b04 	ldr.w	r3, [r4], #4
 8006704:	6033      	str	r3, [r6, #0]
	float R0[4] = { 100, 100, 10, 10 }; //accuracy of the GPS and baro
 8006706:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800670a:	ae22      	add	r6, sp, #136	; 0x88
 800670c:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8006710:	ab26      	add	r3, sp, #152	; 0x98
 8006712:	2200      	movs	r2, #0
		ekf->P[i][i] = P0[i];
 8006714:	18a9      	adds	r1, r5, r2
 8006716:	3228      	adds	r2, #40	; 0x28
 8006718:	f853 0b04 	ldr.w	r0, [r3], #4
 800671c:	62c8      	str	r0, [r1, #44]	; 0x2c
	for (i = 0; i < 9; ++i)
 800671e:	f5b2 7fb4 	cmp.w	r2, #360	; 0x168
 8006722:	d1f7      	bne.n	8006714 <TK_kalman+0x74>
		ekf->R[i][i] = R0[i];
 8006724:	6833      	ldr	r3, [r6, #0]
 8006726:	f8c5 32b4 	str.w	r3, [r5, #692]	; 0x2b4
 800672a:	6873      	ldr	r3, [r6, #4]
 800672c:	f8c5 32c8 	str.w	r3, [r5, #712]	; 0x2c8
 8006730:	68b3      	ldr	r3, [r6, #8]
 8006732:	f8c5 32dc 	str.w	r3, [r5, #732]	; 0x2dc
 8006736:	68f3      	ldr	r3, [r6, #12]
 8006738:	f8c5 32f0 	str.w	r3, [r5, #752]	; 0x2f0
 800673c:	2300      	movs	r3, #0
 800673e:	aa2f      	add	r2, sp, #188	; 0xbc
 8006740:	441a      	add	r2, r3
 8006742:	a92f      	add	r1, sp, #188	; 0xbc
 8006744:	3324      	adds	r3, #36	; 0x24
 8006746:	4419      	add	r1, r3
//    fprintf(ofp, "pX,pY,pZ,vX,vY,vZ\n");

	int j, k;
	for (j = 0; j < 9; j++)
		for (k = 0; k < 9; k++)
			F11[j][k] = 0;
 8006748:	f842 7b04 	str.w	r7, [r2], #4
		for (k = 0; k < 9; k++)
 800674c:	4291      	cmp	r1, r2
 800674e:	d1fb      	bne.n	8006748 <TK_kalman+0xa8>
	for (j = 0; j < 9; j++)
 8006750:	f5b3 7fa2 	cmp.w	r3, #324	; 0x144
 8006754:	d1f3      	bne.n	800673e <TK_kalman+0x9e>
	for (j = 0; j < 6; j++) {
		IMUb[j] = 0;
 8006756:	4c99      	ldr	r4, [pc, #612]	; (80069bc <TK_kalman+0x31c>)
 8006758:	2305      	movs	r3, #5
 800675a:	6027      	str	r7, [r4, #0]
 800675c:	6067      	str	r7, [r4, #4]
 800675e:	60a7      	str	r7, [r4, #8]
 8006760:	60e7      	str	r7, [r4, #12]
 8006762:	6127      	str	r7, [r4, #16]
 8006764:	6167      	str	r7, [r4, #20]
 8006766:	930f      	str	r3, [sp, #60]	; 0x3c

		//readdata(ifp, SV_Pos, SV_Rho);
		// true model 4 rocket
//        readdata2(datafp, IMUb, zdata);
		//TODO: Add data
		if (IMU_avail == 1) {
 8006768:	4b95      	ldr	r3, [pc, #596]	; (80069c0 <TK_kalman+0x320>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2b01      	cmp	r3, #1
 800676e:	f040 82e5 	bne.w	8006d3c <TK_kalman+0x69c>
			IMU_avail = 0;
 8006772:	4b93      	ldr	r3, [pc, #588]	; (80069c0 <TK_kalman+0x320>)
			//getting the data of the captor in the mapping frame IMUb to IMUm
			sr = sin(ekf.x[6]); //roll
 8006774:	ed9d ba88 	vldr	s22, [sp, #544]	; 0x220
			IMU_avail = 0;
 8006778:	2500      	movs	r5, #0
 800677a:	601d      	str	r5, [r3, #0]
			sr = sin(ekf.x[6]); //roll
 800677c:	ee1b 0a10 	vmov	r0, s22
 8006780:	f7f9 feaa 	bl	80004d8 <__aeabi_f2d>
 8006784:	ec41 0b10 	vmov	d0, r0, r1
 8006788:	ec41 0b1c 	vmov	d12, r0, r1
 800678c:	f001 ffd8 	bl	8008740 <sin>
			sp = sin(ekf.x[7]); //pitch
 8006790:	eddd aa89 	vldr	s21, [sp, #548]	; 0x224
 8006794:	ee1a 0a90 	vmov	r0, s21
			sr = sin(ekf.x[6]); //roll
 8006798:	ec5b ab10 	vmov	sl, fp, d0
			sp = sin(ekf.x[7]); //pitch
 800679c:	f7f9 fe9c 	bl	80004d8 <__aeabi_f2d>
 80067a0:	ec41 0b10 	vmov	d0, r0, r1
 80067a4:	ec41 0b19 	vmov	d9, r0, r1
 80067a8:	f001 ffca 	bl	8008740 <sin>
			sy = sin(ekf.x[8]); //yaw
 80067ac:	ed9d aa8a 	vldr	s20, [sp, #552]	; 0x228
 80067b0:	ee1a 0a10 	vmov	r0, s20
			sp = sin(ekf.x[7]); //pitch
 80067b4:	ed8d 0b00 	vstr	d0, [sp]
			sy = sin(ekf.x[8]); //yaw
 80067b8:	f7f9 fe8e 	bl	80004d8 <__aeabi_f2d>
 80067bc:	ec41 0b10 	vmov	d0, r0, r1
 80067c0:	ec41 0b18 	vmov	d8, r0, r1
 80067c4:	f001 ffbc 	bl	8008740 <sin>
 80067c8:	ed8d 0b02 	vstr	d0, [sp, #8]
			cr = cos(ekf.x[6]); //roll
 80067cc:	eeb0 0a4c 	vmov.f32	s0, s24
 80067d0:	eef0 0a6c 	vmov.f32	s1, s25
 80067d4:	f001 ff70 	bl	80086b8 <cos>
 80067d8:	ec57 6b10 	vmov	r6, r7, d0
			cp = cos(ekf.x[7]); //pitch
 80067dc:	eeb0 0a49 	vmov.f32	s0, s18
 80067e0:	eef0 0a69 	vmov.f32	s1, s19
 80067e4:	f001 ff68 	bl	80086b8 <cos>
 80067e8:	ed8d 0b04 	vstr	d0, [sp, #16]
			cy = cos(ekf.x[8]); //yaw
 80067ec:	eeb0 0a48 	vmov.f32	s0, s16
 80067f0:	eef0 0a68 	vmov.f32	s1, s17
 80067f4:	f001 ff60 	bl	80086b8 <cos>

			IMUmd[0] = cp * cy * IMUb[0] + (sr * sp * cy + cr * sy) * IMUb[1]
 80067f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067fc:	ec53 2b10 	vmov	r2, r3, d0
			cy = cos(ekf.x[8]); //yaw
 8006800:	ed8d 0b06 	vstr	d0, [sp, #24]
			IMUmd[0] = cp * cy * IMUb[0] + (sr * sp * cy + cr * sy) * IMUb[1]
 8006804:	f7f9 febc 	bl	8000580 <__aeabi_dmul>
 8006808:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800680c:	6820      	ldr	r0, [r4, #0]
			IMUm[3] = (float) IMUmd[3];
			IMUm[4] = (float) IMUmd[4];
			IMUm[5] = (float) IMUmd[5];

			//fill fx
			ekf.fx[6] = ekf.x[6] + IMUm[3] * dt;
 800680e:	ed9f 8a6d 	vldr	s16, [pc, #436]	; 80069c4 <TK_kalman+0x324>
			IMUmd[0] = cp * cy * IMUb[0] + (sr * sp * cy + cr * sy) * IMUb[1]
 8006812:	f7f9 fe61 	bl	80004d8 <__aeabi_f2d>
 8006816:	e9dd 2300 	ldrd	r2, r3, [sp]
 800681a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800681e:	4650      	mov	r0, sl
 8006820:	4659      	mov	r1, fp
 8006822:	f7f9 fead 	bl	8000580 <__aeabi_dmul>
 8006826:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800682a:	f7f9 fea9 	bl	8000580 <__aeabi_dmul>
 800682e:	4632      	mov	r2, r6
 8006830:	4680      	mov	r8, r0
 8006832:	4689      	mov	r9, r1
 8006834:	463b      	mov	r3, r7
 8006836:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800683a:	f7f9 fea1 	bl	8000580 <__aeabi_dmul>
 800683e:	4602      	mov	r2, r0
 8006840:	460b      	mov	r3, r1
 8006842:	4640      	mov	r0, r8
 8006844:	4649      	mov	r1, r9
 8006846:	f7f9 fce9 	bl	800021c <__adddf3>
 800684a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 800684e:	6860      	ldr	r0, [r4, #4]
 8006850:	f7f9 fe42 	bl	80004d8 <__aeabi_f2d>
					+ (-cr * sp * cy + sr * sy) * IMUb[2];
 8006854:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006858:	9614      	str	r6, [sp, #80]	; 0x50
 800685a:	9315      	str	r3, [sp, #84]	; 0x54
			IMUmd[0] = cp * cy * IMUb[0] + (sr * sp * cy + cr * sy) * IMUb[1]
 800685c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
					+ (-cr * sp * cy + sr * sy) * IMUb[2];
 8006860:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006864:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8006868:	f7f9 fe8a 	bl	8000580 <__aeabi_dmul>
 800686c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006870:	f7f9 fe86 	bl	8000580 <__aeabi_dmul>
 8006874:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006878:	4680      	mov	r8, r0
 800687a:	4689      	mov	r9, r1
 800687c:	4650      	mov	r0, sl
 800687e:	4659      	mov	r1, fp
 8006880:	f7f9 fe7e 	bl	8000580 <__aeabi_dmul>
 8006884:	4602      	mov	r2, r0
 8006886:	460b      	mov	r3, r1
 8006888:	4640      	mov	r0, r8
 800688a:	4649      	mov	r1, r9
 800688c:	f7f9 fcc6 	bl	800021c <__adddf3>
 8006890:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8006894:	68a0      	ldr	r0, [r4, #8]
 8006896:	f7f9 fe1f 	bl	80004d8 <__aeabi_f2d>
			IMUmd[1] = -cp * sy * IMUb[0] + (-sr * sp * sy + cr * cy) * IMUb[1]
 800689a:	9b04      	ldr	r3, [sp, #16]
 800689c:	9318      	str	r3, [sp, #96]	; 0x60
 800689e:	9b05      	ldr	r3, [sp, #20]
 80068a0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80068a4:	9319      	str	r3, [sp, #100]	; 0x64
					+ (-cr * sp * cy + sr * sy) * IMUb[2];
 80068a6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
			IMUmd[1] = -cp * sy * IMUb[0] + (-sr * sp * sy + cr * cy) * IMUb[1]
 80068aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068ae:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 80068b2:	f7f9 fe65 	bl	8000580 <__aeabi_dmul>
 80068b6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80068ba:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
 80068be:	931d      	str	r3, [sp, #116]	; 0x74
 80068c0:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
 80068c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80068c8:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	; 0x70
 80068cc:	f7f9 fe58 	bl	8000580 <__aeabi_dmul>
 80068d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068d4:	f7f9 fe54 	bl	8000580 <__aeabi_dmul>
 80068d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068dc:	4680      	mov	r8, r0
 80068de:	4689      	mov	r9, r1
 80068e0:	4630      	mov	r0, r6
 80068e2:	4639      	mov	r1, r7
 80068e4:	f7f9 fe4c 	bl	8000580 <__aeabi_dmul>
 80068e8:	4602      	mov	r2, r0
 80068ea:	460b      	mov	r3, r1
 80068ec:	4640      	mov	r0, r8
 80068ee:	4649      	mov	r1, r9
 80068f0:	f7f9 fc94 	bl	800021c <__adddf3>
					+ (cr * sp * sy + sr * cy) * IMUb[2];
 80068f4:	4632      	mov	r2, r6
 80068f6:	463b      	mov	r3, r7
			IMUmd[1] = -cp * sy * IMUb[0] + (-sr * sp * sy + cr * cy) * IMUb[1]
 80068f8:	e9cd 011e 	strd	r0, r1, [sp, #120]	; 0x78
					+ (cr * sp * sy + sr * cy) * IMUb[2];
 80068fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006900:	f7f9 fe3e 	bl	8000580 <__aeabi_dmul>
 8006904:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006908:	f7f9 fe3a 	bl	8000580 <__aeabi_dmul>
 800690c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006910:	4680      	mov	r8, r0
 8006912:	4689      	mov	r9, r1
 8006914:	4650      	mov	r0, sl
 8006916:	4659      	mov	r1, fp
 8006918:	f7f9 fe32 	bl	8000580 <__aeabi_dmul>
 800691c:	4602      	mov	r2, r0
 800691e:	460b      	mov	r3, r1
 8006920:	4640      	mov	r0, r8
 8006922:	4649      	mov	r1, r9
 8006924:	f7f9 fc7a 	bl	800021c <__adddf3>
			IMUmd[2] = sp * IMUb[0] - sr * cp * IMUb[1] + cr * cp * IMUb[2];
 8006928:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
					+ (cr * sp * sy + sr * cy) * IMUb[2];
 800692c:	e9cd 0106 	strd	r0, r1, [sp, #24]
			IMUmd[2] = sp * IMUb[0] - sr * cp * IMUb[1] + cr * cp * IMUb[2];
 8006930:	4650      	mov	r0, sl
 8006932:	4659      	mov	r1, fp
 8006934:	f7f9 fe24 	bl	8000580 <__aeabi_dmul>
 8006938:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800693c:	e9cd 0120 	strd	r0, r1, [sp, #128]	; 0x80
 8006940:	4630      	mov	r0, r6
 8006942:	4639      	mov	r1, r7
 8006944:	f7f9 fe1c 	bl	8000580 <__aeabi_dmul>
 8006948:	e9cd 0104 	strd	r0, r1, [sp, #16]
			IMUmd[3] = cp * cy * IMUb[3] + (sr * sp * cy + cr * sy) * IMUb[4]
 800694c:	68e0      	ldr	r0, [r4, #12]
 800694e:	f7f9 fdc3 	bl	80004d8 <__aeabi_f2d>
 8006952:	4680      	mov	r8, r0
 8006954:	6920      	ldr	r0, [r4, #16]
 8006956:	4689      	mov	r9, r1
 8006958:	f7f9 fdbe 	bl	80004d8 <__aeabi_f2d>
 800695c:	4682      	mov	sl, r0
					+ (-cr * sp * cy + sr * sy) * IMUb[5];
 800695e:	6960      	ldr	r0, [r4, #20]
			IMUmd[3] = cp * cy * IMUb[3] + (sr * sp * cy + cr * sy) * IMUb[4]
 8006960:	468b      	mov	fp, r1
					+ (-cr * sp * cy + sr * sy) * IMUb[5];
 8006962:	f7f9 fdb9 	bl	80004d8 <__aeabi_f2d>
			IMUmd[0] = cp * cy * IMUb[0] + (sr * sp * cy + cr * sy) * IMUb[1]
 8006966:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
					+ (-cr * sp * cy + sr * sy) * IMUb[5];
 800696a:	e9cd 0102 	strd	r0, r1, [sp, #8]
			IMUmd[0] = cp * cy * IMUb[0] + (sr * sp * cy + cr * sy) * IMUb[1]
 800696e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006972:	f7f9 fe05 	bl	8000580 <__aeabi_dmul>
 8006976:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800697a:	4606      	mov	r6, r0
 800697c:	460f      	mov	r7, r1
 800697e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8006982:	f7f9 fdfd 	bl	8000580 <__aeabi_dmul>
 8006986:	4602      	mov	r2, r0
 8006988:	460b      	mov	r3, r1
 800698a:	4630      	mov	r0, r6
 800698c:	4639      	mov	r1, r7
 800698e:	f7f9 fc45 	bl	800021c <__adddf3>
					+ (-cr * sp * cy + sr * sy) * IMUb[2];
 8006992:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
			IMUmd[0] = cp * cy * IMUb[0] + (sr * sp * cy + cr * sy) * IMUb[1]
 8006996:	4606      	mov	r6, r0
 8006998:	460f      	mov	r7, r1
					+ (-cr * sp * cy + sr * sy) * IMUb[2];
 800699a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800699e:	f7f9 fdef 	bl	8000580 <__aeabi_dmul>
 80069a2:	4602      	mov	r2, r0
 80069a4:	460b      	mov	r3, r1
 80069a6:	4630      	mov	r0, r6
 80069a8:	4639      	mov	r1, r7
 80069aa:	f7f9 fc37 	bl	800021c <__adddf3>
			IMUm[0] = (float) IMUmd[0];
 80069ae:	f7fa f8bf 	bl	8000b30 <__aeabi_d2f>
 80069b2:	e009      	b.n	80069c8 <TK_kalman+0x328>
 80069b4:	08009a60 	.word	0x08009a60
 80069b8:	08009ba4 	.word	0x08009ba4
 80069bc:	200044d0 	.word	0x200044d0
 80069c0:	20003f98 	.word	0x20003f98
 80069c4:	3ca3d70a 	.word	0x3ca3d70a
			IMUmd[1] = -cp * sy * IMUb[0] + (-sr * sp * sy + cr * cy) * IMUb[1]
 80069c8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
			IMUm[0] = (float) IMUmd[0];
 80069cc:	ee09 0a10 	vmov	s18, r0
			IMUmd[1] = -cp * sy * IMUb[0] + (-sr * sp * sy + cr * cy) * IMUb[1]
 80069d0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80069d4:	f7f9 fdd4 	bl	8000580 <__aeabi_dmul>
 80069d8:	e9dd 231e 	ldrd	r2, r3, [sp, #120]	; 0x78
 80069dc:	4606      	mov	r6, r0
 80069de:	460f      	mov	r7, r1
 80069e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80069e4:	f7f9 fdcc 	bl	8000580 <__aeabi_dmul>
 80069e8:	4602      	mov	r2, r0
 80069ea:	460b      	mov	r3, r1
 80069ec:	4630      	mov	r0, r6
 80069ee:	4639      	mov	r1, r7
 80069f0:	f7f9 fc14 	bl	800021c <__adddf3>
					+ (cr * sp * sy + sr * cy) * IMUb[2];
 80069f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
			IMUmd[1] = -cp * sy * IMUb[0] + (-sr * sp * sy + cr * cy) * IMUb[1]
 80069f8:	4606      	mov	r6, r0
 80069fa:	460f      	mov	r7, r1
					+ (cr * sp * sy + sr * cy) * IMUb[2];
 80069fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006a00:	f7f9 fdbe 	bl	8000580 <__aeabi_dmul>
 8006a04:	4602      	mov	r2, r0
 8006a06:	460b      	mov	r3, r1
 8006a08:	4630      	mov	r0, r6
 8006a0a:	4639      	mov	r1, r7
 8006a0c:	f7f9 fc06 	bl	800021c <__adddf3>
			IMUm[1] = (float) IMUmd[1];
 8006a10:	f7fa f88e 	bl	8000b30 <__aeabi_d2f>
			IMUmd[2] = sp * IMUb[0] - sr * cp * IMUb[1] + cr * cp * IMUb[2];
 8006a14:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
			IMUm[1] = (float) IMUmd[1];
 8006a18:	ee08 0a90 	vmov	s17, r0
			IMUmd[2] = sp * IMUb[0] - sr * cp * IMUb[1] + cr * cp * IMUb[2];
 8006a1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a20:	f7f9 fdae 	bl	8000580 <__aeabi_dmul>
 8006a24:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
 8006a28:	4606      	mov	r6, r0
 8006a2a:	460f      	mov	r7, r1
 8006a2c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006a30:	f7f9 fda6 	bl	8000580 <__aeabi_dmul>
 8006a34:	4602      	mov	r2, r0
 8006a36:	460b      	mov	r3, r1
 8006a38:	4630      	mov	r0, r6
 8006a3a:	4639      	mov	r1, r7
 8006a3c:	f7f9 fbec 	bl	8000218 <__aeabi_dsub>
 8006a40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a44:	4606      	mov	r6, r0
 8006a46:	460f      	mov	r7, r1
 8006a48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006a4c:	f7f9 fd98 	bl	8000580 <__aeabi_dmul>
 8006a50:	4602      	mov	r2, r0
 8006a52:	460b      	mov	r3, r1
 8006a54:	4630      	mov	r0, r6
 8006a56:	4639      	mov	r1, r7
 8006a58:	f7f9 fbe0 	bl	800021c <__adddf3>
			IMUm[2] = (float) IMUmd[2] - 9.81;
 8006a5c:	f7fa f868 	bl	8000b30 <__aeabi_d2f>
 8006a60:	f7f9 fd3a 	bl	80004d8 <__aeabi_f2d>
 8006a64:	a3ba      	add	r3, pc, #744	; (adr r3, 8006d50 <TK_kalman+0x6b0>)
 8006a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a6a:	f7f9 fbd5 	bl	8000218 <__aeabi_dsub>
 8006a6e:	f7fa f85f 	bl	8000b30 <__aeabi_d2f>
			IMUmd[3] = cp * cy * IMUb[3] + (sr * sp * cy + cr * sy) * IMUb[4]
 8006a72:	4642      	mov	r2, r8
			IMUm[2] = (float) IMUmd[2] - 9.81;
 8006a74:	ee09 0a90 	vmov	s19, r0
			IMUmd[3] = cp * cy * IMUb[3] + (sr * sp * cy + cr * sy) * IMUb[4]
 8006a78:	464b      	mov	r3, r9
 8006a7a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a7e:	f7f9 fd7f 	bl	8000580 <__aeabi_dmul>
 8006a82:	4652      	mov	r2, sl
 8006a84:	4606      	mov	r6, r0
 8006a86:	460f      	mov	r7, r1
 8006a88:	465b      	mov	r3, fp
 8006a8a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8006a8e:	f7f9 fd77 	bl	8000580 <__aeabi_dmul>
 8006a92:	4602      	mov	r2, r0
 8006a94:	460b      	mov	r3, r1
 8006a96:	4630      	mov	r0, r6
 8006a98:	4639      	mov	r1, r7
 8006a9a:	f7f9 fbbf 	bl	800021c <__adddf3>
					+ (-cr * sp * cy + sr * sy) * IMUb[5];
 8006a9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
			IMUmd[3] = cp * cy * IMUb[3] + (sr * sp * cy + cr * sy) * IMUb[4]
 8006aa2:	4606      	mov	r6, r0
 8006aa4:	460f      	mov	r7, r1
					+ (-cr * sp * cy + sr * sy) * IMUb[5];
 8006aa6:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8006aaa:	f7f9 fd69 	bl	8000580 <__aeabi_dmul>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	460b      	mov	r3, r1
 8006ab2:	4630      	mov	r0, r6
 8006ab4:	4639      	mov	r1, r7
 8006ab6:	f7f9 fbb1 	bl	800021c <__adddf3>
			IMUm[3] = (float) IMUmd[3];
 8006aba:	f7fa f839 	bl	8000b30 <__aeabi_d2f>
			ekf.fx[6] = ekf.x[6] + IMUm[3] * dt;
 8006abe:	ee07 0a90 	vmov	s15, r0
 8006ac2:	eea7 ba88 	vfma.f32	s22, s15, s16
 8006ac6:	f60d 2388 	addw	r3, sp, #2696	; 0xa88
			IMUmd[4] = -cp * sy * IMUb[3] + (-sr * sp * sy + cr * cy) * IMUb[4]
 8006aca:	4642      	mov	r2, r8
 8006acc:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
			ekf.fx[6] = ekf.x[6] + IMUm[3] * dt;
 8006ad0:	ed83 ba00 	vstr	s22, [r3]
			IMUmd[4] = -cp * sy * IMUb[3] + (-sr * sp * sy + cr * cy) * IMUb[4]
 8006ad4:	464b      	mov	r3, r9
 8006ad6:	f7f9 fd53 	bl	8000580 <__aeabi_dmul>
 8006ada:	4652      	mov	r2, sl
 8006adc:	4606      	mov	r6, r0
 8006ade:	460f      	mov	r7, r1
 8006ae0:	465b      	mov	r3, fp
 8006ae2:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	; 0x78
 8006ae6:	f7f9 fd4b 	bl	8000580 <__aeabi_dmul>
 8006aea:	4602      	mov	r2, r0
 8006aec:	460b      	mov	r3, r1
 8006aee:	4630      	mov	r0, r6
 8006af0:	4639      	mov	r1, r7
 8006af2:	f7f9 fb93 	bl	800021c <__adddf3>
					+ (cr * sp * sy + sr * cy) * IMUb[5];
 8006af6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
			IMUmd[4] = -cp * sy * IMUb[3] + (-sr * sp * sy + cr * cy) * IMUb[4]
 8006afa:	4606      	mov	r6, r0
 8006afc:	460f      	mov	r7, r1
					+ (cr * sp * sy + sr * cy) * IMUb[5];
 8006afe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b02:	f7f9 fd3d 	bl	8000580 <__aeabi_dmul>
 8006b06:	4602      	mov	r2, r0
 8006b08:	460b      	mov	r3, r1
 8006b0a:	4630      	mov	r0, r6
 8006b0c:	4639      	mov	r1, r7
 8006b0e:	f7f9 fb85 	bl	800021c <__adddf3>
			IMUm[4] = (float) IMUmd[4];
 8006b12:	f7fa f80d 	bl	8000b30 <__aeabi_d2f>
			ekf.fx[7] = ekf.x[7] + IMUm[4] * dt;
 8006b16:	ee07 0a90 	vmov	s15, r0
 8006b1a:	eee7 aa88 	vfma.f32	s21, s15, s16
 8006b1e:	f60d 238c 	addw	r3, sp, #2700	; 0xa8c
			IMUmd[5] = sp * IMUb[3] - sr * cp * IMUb[4] + cr * cp * IMUb[5];
 8006b22:	4642      	mov	r2, r8
 8006b24:	e9dd 0100 	ldrd	r0, r1, [sp]
			ekf.fx[7] = ekf.x[7] + IMUm[4] * dt;
 8006b28:	edc3 aa00 	vstr	s21, [r3]
			IMUmd[5] = sp * IMUb[3] - sr * cp * IMUb[4] + cr * cp * IMUb[5];
 8006b2c:	464b      	mov	r3, r9
 8006b2e:	f7f9 fd27 	bl	8000580 <__aeabi_dmul>
 8006b32:	4652      	mov	r2, sl
 8006b34:	4606      	mov	r6, r0
 8006b36:	460f      	mov	r7, r1
 8006b38:	465b      	mov	r3, fp
 8006b3a:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
 8006b3e:	f7f9 fd1f 	bl	8000580 <__aeabi_dmul>
 8006b42:	4602      	mov	r2, r0
 8006b44:	460b      	mov	r3, r1
 8006b46:	4630      	mov	r0, r6
 8006b48:	4639      	mov	r1, r7
 8006b4a:	f7f9 fb65 	bl	8000218 <__aeabi_dsub>
 8006b4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b52:	4606      	mov	r6, r0
 8006b54:	460f      	mov	r7, r1
 8006b56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b5a:	f7f9 fd11 	bl	8000580 <__aeabi_dmul>
 8006b5e:	4602      	mov	r2, r0
 8006b60:	460b      	mov	r3, r1
 8006b62:	4630      	mov	r0, r6
 8006b64:	4639      	mov	r1, r7
 8006b66:	f7f9 fb59 	bl	800021c <__adddf3>
			IMUm[5] = (float) IMUmd[5];
 8006b6a:	f7f9 ffe1 	bl	8000b30 <__aeabi_d2f>
			ekf.fx[8] = ekf.x[8] + IMUm[5] * dt;
 8006b6e:	ee07 0a90 	vmov	s15, r0
 8006b72:	eea7 aa88 	vfma.f32	s20, s15, s16
 8006b76:	f50d 6329 	add.w	r3, sp, #2704	; 0xa90
			ekf.fx[3] = ekf.x[3] + IMUm[0] * dt;
			ekf.fx[4] = ekf.x[4] + IMUm[1] * dt;
			ekf.fx[5] = ekf.x[5] + IMUm[2] * dt;
			ekf.fx[0] = ekf.x[0] + ekf.x[3] * dt;
 8006b7a:	f50d 6827 	add.w	r8, sp, #2672	; 0xa70
			ekf.fx[3] = ekf.x[3] + IMUm[0] * dt;
 8006b7e:	ee29 7a08 	vmul.f32	s14, s18, s16
 8006b82:	eddd 4a85 	vldr	s9, [sp, #532]	; 0x214
			ekf.fx[4] = ekf.x[4] + IMUm[1] * dt;
 8006b86:	ed9d 5a86 	vldr	s10, [sp, #536]	; 0x218
			ekf.fx[8] = ekf.x[8] + IMUm[5] * dt;
 8006b8a:	ed83 aa00 	vstr	s20, [r3]
			ekf.fx[4] = ekf.x[4] + IMUm[1] * dt;
 8006b8e:	ee28 6a88 	vmul.f32	s12, s17, s16
			ekf.fx[3] = ekf.x[3] + IMUm[0] * dt;
 8006b92:	ee74 7a87 	vadd.f32	s15, s9, s14
 8006b96:	f60d 237c 	addw	r3, sp, #2684	; 0xa7c
 8006b9a:	edc3 7a00 	vstr	s15, [r3]
			ekf.fx[5] = ekf.x[5] + IMUm[2] * dt;
 8006b9e:	ee69 6a88 	vmul.f32	s13, s19, s16
			ekf.fx[4] = ekf.x[4] + IMUm[1] * dt;
 8006ba2:	ee75 7a06 	vadd.f32	s15, s10, s12
			ekf.fx[5] = ekf.x[5] + IMUm[2] * dt;
 8006ba6:	eddd 5a87 	vldr	s11, [sp, #540]	; 0x21c
			ekf.fx[1] = ekf.x[1] + ekf.x[4] * dt;
			ekf.fx[2] = ekf.x[2] + ekf.x[5] * dt;

			//fill F
			F11[0][3] = 1 * dt;
 8006baa:	ed8d 8a32 	vstr	s16, [sp, #200]	; 0xc8
			ekf.fx[4] = ekf.x[4] + IMUm[1] * dt;
 8006bae:	f50d 6328 	add.w	r3, sp, #2688	; 0xa80
 8006bb2:	edc3 7a00 	vstr	s15, [r3]
			ekf.fx[5] = ekf.x[5] + IMUm[2] * dt;
 8006bb6:	ee75 7aa6 	vadd.f32	s15, s11, s13
 8006bba:	f60d 2384 	addw	r3, sp, #2692	; 0xa84
 8006bbe:	edc3 7a00 	vstr	s15, [r3]
			ekf.fx[0] = ekf.x[0] + ekf.x[3] * dt;
 8006bc2:	eddd 7a82 	vldr	s15, [sp, #520]	; 0x208
			F11[1][4] = 1 * dt;
 8006bc6:	ed8d 8a3c 	vstr	s16, [sp, #240]	; 0xf0
			ekf.fx[0] = ekf.x[0] + ekf.x[3] * dt;
 8006bca:	eee4 7a88 	vfma.f32	s15, s9, s16
			ekf.fx[1] = ekf.x[1] + ekf.x[4] * dt;
 8006bce:	f60d 2774 	addw	r7, sp, #2676	; 0xa74
			ekf.fx[2] = ekf.x[2] + ekf.x[5] * dt;
 8006bd2:	f60d 2678 	addw	r6, sp, #2680	; 0xa78
			F11[2][5] = 1 * dt;
 8006bd6:	ed8d 8a46 	vstr	s16, [sp, #280]	; 0x118
			ekf.fx[0] = ekf.x[0] + ekf.x[3] * dt;
 8006bda:	edc8 7a00 	vstr	s15, [r8]
			ekf.fx[1] = ekf.x[1] + ekf.x[4] * dt;
 8006bde:	eddd 7a83 	vldr	s15, [sp, #524]	; 0x20c
			F11[3][7] = -IMUm[2] * dt;
			F11[3][8] = IMUm[1] * dt;
 8006be2:	ed8d 6a52 	vstr	s12, [sp, #328]	; 0x148
			ekf.fx[1] = ekf.x[1] + ekf.x[4] * dt;
 8006be6:	eee5 7a08 	vfma.f32	s15, s10, s16
			F11[4][6] = IMUm[2] * dt;
			F11[4][8] = -IMUm[0] * dt;
			F11[5][6] = -IMUm[1] * dt;
			F11[5][7] = IMUm[0] * dt;

			mat_exp(F11, ekf.F, 9); //2nd order taylor, exact since F11^3 = 0
 8006bea:	2209      	movs	r2, #9
 8006bec:	f20d 5184 	addw	r1, sp, #1412	; 0x584
			F11[3][7] = -IMUm[2] * dt;
 8006bf0:	ee69 9ac8 	vnmul.f32	s19, s19, s16
			ekf.fx[1] = ekf.x[1] + ekf.x[4] * dt;
 8006bf4:	edc7 7a00 	vstr	s15, [r7]
			ekf.fx[2] = ekf.x[2] + ekf.x[5] * dt;
 8006bf8:	eddd 7a84 	vldr	s15, [sp, #528]	; 0x210
			F11[3][7] = -IMUm[2] * dt;
 8006bfc:	edcd 9a51 	vstr	s19, [sp, #324]	; 0x144
			ekf.fx[2] = ekf.x[2] + ekf.x[5] * dt;
 8006c00:	eee5 7a88 	vfma.f32	s15, s11, s16
			mat_exp(F11, ekf.F, 9); //2nd order taylor, exact since F11^3 = 0
 8006c04:	a82f      	add	r0, sp, #188	; 0xbc
			F11[4][8] = -IMUm[0] * dt;
 8006c06:	ee29 9a48 	vnmul.f32	s18, s18, s16
			F11[5][6] = -IMUm[1] * dt;
 8006c0a:	ee28 8ac8 	vnmul.f32	s16, s17, s16
			ekf.fx[2] = ekf.x[2] + ekf.x[5] * dt;
 8006c0e:	edc6 7a00 	vstr	s15, [r6]
			F11[4][6] = IMUm[2] * dt;
 8006c12:	edcd 6a59 	vstr	s13, [sp, #356]	; 0x164
			F11[4][8] = -IMUm[0] * dt;
 8006c16:	ed8d 9a5b 	vstr	s18, [sp, #364]	; 0x16c
			F11[5][6] = -IMUm[1] * dt;
 8006c1a:	ed8d 8a62 	vstr	s16, [sp, #392]	; 0x188
			F11[5][7] = IMUm[0] * dt;
 8006c1e:	ed8d 7a63 	vstr	s14, [sp, #396]	; 0x18c
			mat_exp(F11, ekf.F, 9); //2nd order taylor, exact since F11^3 = 0
 8006c22:	f000 fd0d 	bl	8007640 <mat_exp>

			//fill hx
			ekf.hx[0] = ekf.fx[0];
 8006c26:	f60d 2394 	addw	r3, sp, #2708	; 0xa94
 8006c2a:	f8d8 2000 	ldr.w	r2, [r8]
 8006c2e:	601a      	str	r2, [r3, #0]
			ekf.hx[1] = ekf.fx[1];
 8006c30:	f60d 2398 	addw	r3, sp, #2712	; 0xa98
 8006c34:	683a      	ldr	r2, [r7, #0]
 8006c36:	601a      	str	r2, [r3, #0]
			ekf.hx[2] = ekf.fx[2];
 8006c38:	f60d 229c 	addw	r2, sp, #2716	; 0xa9c
 8006c3c:	6833      	ldr	r3, [r6, #0]
 8006c3e:	6013      	str	r3, [r2, #0]
			ekf.hx[3] = ekf.fx[2];
 8006c40:	f50d 622a 	add.w	r2, sp, #2720	; 0xaa0
 8006c44:	f50d 60d9 	add.w	r0, sp, #1736	; 0x6c8
 8006c48:	6013      	str	r3, [r2, #0]

			if (isGPSHere >= 5) { // go for the kalman
 8006c4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c4c:	2b05      	cmp	r3, #5
 8006c4e:	f50d 61de 	add.w	r1, sp, #1776	; 0x6f0
 8006c52:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006c56:	d163      	bne.n	8006d20 <TK_kalman+0x680>
				//fill H
				ekf.H[0][0] = 1;
				ekf.H[1][1] = 1;
				ekf.H[2][2] = 1;
 8006c58:	f50d 62e3 	add.w	r2, sp, #1816	; 0x718
				ekf.H[0][0] = 1;
 8006c5c:	6003      	str	r3, [r0, #0]
				ekf.H[2][2] = 1;
 8006c5e:	6013      	str	r3, [r2, #0]
				ekf.H[3][2] = 1;
 8006c60:	f20d 723c 	addw	r2, sp, #1852	; 0x73c
				ekf.H[1][1] = 1;
 8006c64:	600b      	str	r3, [r1, #0]
				ekf_step(&ekf, zdata);
 8006c66:	a880      	add	r0, sp, #512	; 0x200
 8006c68:	4937      	ldr	r1, [pc, #220]	; (8006d48 <TK_kalman+0x6a8>)
				ekf.H[3][2] = 1;
 8006c6a:	6013      	str	r3, [r2, #0]
				ekf_step(&ekf, zdata);
 8006c6c:	f000 fd90 	bl	8007790 <ekf_step>
				isGPSHere = 0;
 8006c70:	950f      	str	r5, [sp, #60]	; 0x3c

//        fprintf(ofp,"%f, %f, %f, %f, %f, %f\n", ekf.x[0], ekf.x[1], ekf.x[2],ekf.x[3], ekf.x[4], ekf.x[5]);
			//printf("%f, %f, %f, %f, %f, %f\n", ekf.x[0], ekf.x[1], ekf.x[2],ekf.x[3], ekf.x[4], ekf.x[5]);
			//printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f \n", IMUb[0], IMUb[1],IMUb[2],IMUb[3],IMUb[4],IMUb[5],zdata[0],zdata[1],zdata[2],zdata[3]);
			//send estimate to the CAN
			setFrame((int32_t) (1000 * ekf.x[0]), DATA_EKF_0, HAL_GetTick());
 8006c72:	ed9f 8a36 	vldr	s16, [pc, #216]	; 8006d4c <TK_kalman+0x6ac>
 8006c76:	eddd 8a82 	vldr	s17, [sp, #520]	; 0x208
 8006c7a:	ee68 8a88 	vmul.f32	s17, s17, s16
 8006c7e:	f7fa f979 	bl	8000f74 <HAL_GetTick>
 8006c82:	eefd 8ae8 	vcvt.s32.f32	s17, s17
 8006c86:	4602      	mov	r2, r0
 8006c88:	210a      	movs	r1, #10
 8006c8a:	ee18 0a90 	vmov	r0, s17
 8006c8e:	f7fe ffbf 	bl	8005c10 <setFrame>
			setFrame((int32_t) (1000 * ekf.x[1]), DATA_EKF_1, HAL_GetTick());
 8006c92:	eddd 8a83 	vldr	s17, [sp, #524]	; 0x20c
 8006c96:	ee68 8a88 	vmul.f32	s17, s17, s16
 8006c9a:	f7fa f96b 	bl	8000f74 <HAL_GetTick>
 8006c9e:	eefd 8ae8 	vcvt.s32.f32	s17, s17
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	210b      	movs	r1, #11
 8006ca6:	ee18 0a90 	vmov	r0, s17
 8006caa:	f7fe ffb1 	bl	8005c10 <setFrame>
			setFrame((int32_t) (1000 * ekf.x[2]), DATA_EKF_2, HAL_GetTick());
 8006cae:	eddd 8a84 	vldr	s17, [sp, #528]	; 0x210
 8006cb2:	ee68 8a88 	vmul.f32	s17, s17, s16
 8006cb6:	f7fa f95d 	bl	8000f74 <HAL_GetTick>
 8006cba:	eefd 8ae8 	vcvt.s32.f32	s17, s17
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	210c      	movs	r1, #12
 8006cc2:	ee18 0a90 	vmov	r0, s17
 8006cc6:	f7fe ffa3 	bl	8005c10 <setFrame>
			setFrame((int32_t) (1000 * ekf.x[3]), DATA_EKF_3, HAL_GetTick());
 8006cca:	eddd 8a85 	vldr	s17, [sp, #532]	; 0x214
 8006cce:	ee68 8a88 	vmul.f32	s17, s17, s16
 8006cd2:	f7fa f94f 	bl	8000f74 <HAL_GetTick>
 8006cd6:	eefd 8ae8 	vcvt.s32.f32	s17, s17
 8006cda:	4602      	mov	r2, r0
 8006cdc:	210d      	movs	r1, #13
 8006cde:	ee18 0a90 	vmov	r0, s17
 8006ce2:	f7fe ff95 	bl	8005c10 <setFrame>
			setFrame((int32_t) (1000 * ekf.x[4]), DATA_EKF_4, HAL_GetTick());
 8006ce6:	eddd 8a86 	vldr	s17, [sp, #536]	; 0x218
 8006cea:	ee68 8a88 	vmul.f32	s17, s17, s16
 8006cee:	f7fa f941 	bl	8000f74 <HAL_GetTick>
 8006cf2:	eefd 8ae8 	vcvt.s32.f32	s17, s17
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	210e      	movs	r1, #14
 8006cfa:	ee18 0a90 	vmov	r0, s17
 8006cfe:	f7fe ff87 	bl	8005c10 <setFrame>
			setFrame((int32_t) (1000 * ekf.x[5]), DATA_EKF_5, HAL_GetTick());
 8006d02:	eddd 7a87 	vldr	s15, [sp, #540]	; 0x21c
 8006d06:	ee27 8a88 	vmul.f32	s16, s15, s16
 8006d0a:	f7fa f933 	bl	8000f74 <HAL_GetTick>
 8006d0e:	eebd 8ac8 	vcvt.s32.f32	s16, s16
 8006d12:	4602      	mov	r2, r0
 8006d14:	210f      	movs	r1, #15
 8006d16:	ee18 0a10 	vmov	r0, s16
 8006d1a:	f7fe ff79 	bl	8005c10 <setFrame>
 8006d1e:	e523      	b.n	8006768 <TK_kalman+0xc8>
				ekf.H[0][0] = 0;
 8006d20:	2200      	movs	r2, #0
				ekf.H[1][1] = 0;
 8006d22:	600a      	str	r2, [r1, #0]
				ekf.H[2][2] = 0;
 8006d24:	f50d 61e3 	add.w	r1, sp, #1816	; 0x718
				ekf.H[0][0] = 0;
 8006d28:	6002      	str	r2, [r0, #0]
				ekf.H[2][2] = 0;
 8006d2a:	600a      	str	r2, [r1, #0]
				ekf.H[3][2] = 1;
 8006d2c:	f20d 723c 	addw	r2, sp, #1852	; 0x73c
				ekf_step(&ekf, zdata);
 8006d30:	4905      	ldr	r1, [pc, #20]	; (8006d48 <TK_kalman+0x6a8>)
				ekf.H[3][2] = 1;
 8006d32:	6013      	str	r3, [r2, #0]
				ekf_step(&ekf, zdata);
 8006d34:	a880      	add	r0, sp, #512	; 0x200
 8006d36:	f000 fd2b 	bl	8007790 <ekf_step>
 8006d3a:	e79a      	b.n	8006c72 <TK_kalman+0x5d2>
		}
		else {
			osDelay(10);
 8006d3c:	200a      	movs	r0, #10
 8006d3e:	f7fd fc64 	bl	800460a <osDelay>
 8006d42:	e511      	b.n	8006768 <TK_kalman+0xc8>
 8006d44:	f3af 8000 	nop.w
 8006d48:	200044c0 	.word	0x200044c0
 8006d4c:	447a0000 	.word	0x447a0000
 8006d50:	51eb851f 	.word	0x51eb851f
 8006d54:	40239eb8 	.word	0x40239eb8

08006d58 <MX_I2C3_Init>:
I2C_HandleTypeDef hi2c3;
DMA_HandleTypeDef hdma_i2c3_rx;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8006d58:	b508      	push	{r3, lr}

  hi2c3.Instance = I2C3;
 8006d5a:	480c      	ldr	r0, [pc, #48]	; (8006d8c <MX_I2C3_Init+0x34>)
  hi2c3.Init.ClockSpeed = 100000;
 8006d5c:	4b0c      	ldr	r3, [pc, #48]	; (8006d90 <MX_I2C3_Init+0x38>)
 8006d5e:	f8df e034 	ldr.w	lr, [pc, #52]	; 8006d94 <MX_I2C3_Init+0x3c>
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c3.Init.OwnAddress1 = 0;
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006d62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c3.Init.ClockSpeed = 100000;
 8006d66:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	6083      	str	r3, [r0, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8006d6e:	60c3      	str	r3, [r0, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006d70:	6102      	str	r2, [r0, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006d72:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8006d74:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006d76:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006d78:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8006d7a:	f7fa fe19 	bl	80019b0 <HAL_I2C_Init>
 8006d7e:	b118      	cbz	r0, 8006d88 <MX_I2C3_Init+0x30>
  {
    Error_Handler();
  }

}
 8006d80:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8006d84:	f000 b939 	b.w	8006ffa <Error_Handler>
 8006d88:	bd08      	pop	{r3, pc}
 8006d8a:	bf00      	nop
 8006d8c:	200044e8 	.word	0x200044e8
 8006d90:	40005c00 	.word	0x40005c00
 8006d94:	000186a0 	.word	0x000186a0

08006d98 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8006d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d9c:	4606      	mov	r6, r0
 8006d9e:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006da0:	2214      	movs	r2, #20
 8006da2:	2100      	movs	r1, #0
 8006da4:	a803      	add	r0, sp, #12
 8006da6:	f001 fc7e 	bl	80086a6 <memset>
  if(i2cHandle->Instance==I2C3)
 8006daa:	6832      	ldr	r2, [r6, #0]
 8006dac:	4b2f      	ldr	r3, [pc, #188]	; (8006e6c <HAL_I2C_MspInit+0xd4>)
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d159      	bne.n	8006e66 <HAL_I2C_MspInit+0xce>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006db2:	2500      	movs	r5, #0
 8006db4:	4c2e      	ldr	r4, [pc, #184]	; (8006e70 <HAL_I2C_MspInit+0xd8>)
 8006db6:	9500      	str	r5, [sp, #0]
 8006db8:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006dba:	482e      	ldr	r0, [pc, #184]	; (8006e74 <HAL_I2C_MspInit+0xdc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006dbc:	f043 0301 	orr.w	r3, r3, #1
 8006dc0:	6323      	str	r3, [r4, #48]	; 0x30
 8006dc2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006dc4:	f003 0301 	and.w	r3, r3, #1
 8006dc8:	9300      	str	r3, [sp, #0]
 8006dca:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006dcc:	9501      	str	r5, [sp, #4]
 8006dce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006dd0:	f043 0302 	orr.w	r3, r3, #2
 8006dd4:	6323      	str	r3, [r4, #48]	; 0x30
 8006dd6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006dd8:	f003 0302 	and.w	r3, r3, #2
 8006ddc:	9301      	str	r3, [sp, #4]
 8006dde:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006de0:	f04f 0a12 	mov.w	sl, #18
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006de4:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006de8:	f04f 0901 	mov.w	r9, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006dec:	f04f 0803 	mov.w	r8, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8006df0:	2704      	movs	r7, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006df2:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006df4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006df6:	f8cd a010 	str.w	sl, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006dfa:	f8cd 9014 	str.w	r9, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006dfe:	f8cd 8018 	str.w	r8, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8006e02:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e04:	f7fa fcfa 	bl	80017fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8006e08:	2310      	movs	r3, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e0a:	481b      	ldr	r0, [pc, #108]	; (8006e78 <HAL_I2C_MspInit+0xe0>)
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8006e0c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e0e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006e10:	f8cd a010 	str.w	sl, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006e14:	f8cd 9014 	str.w	r9, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e18:	f8cd 8018 	str.w	r8, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8006e1c:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e1e:	f7fa fced 	bl	80017fc <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8006e22:	9502      	str	r5, [sp, #8]
 8006e24:	6c23      	ldr	r3, [r4, #64]	; 0x40
  
    /* I2C3 DMA Init */
    /* I2C3_RX Init */
    hdma_i2c3_rx.Instance = DMA1_Stream2;
    hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_3;
 8006e26:	4a15      	ldr	r2, [pc, #84]	; (8006e7c <HAL_I2C_MspInit+0xe4>)
    __HAL_RCC_I2C3_CLK_ENABLE();
 8006e28:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006e2c:	6423      	str	r3, [r4, #64]	; 0x40
 8006e2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hdma_i2c3_rx.Instance = DMA1_Stream2;
 8006e30:	4c13      	ldr	r4, [pc, #76]	; (8006e80 <HAL_I2C_MspInit+0xe8>)
    __HAL_RCC_I2C3_CLK_ENABLE();
 8006e32:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e36:	9302      	str	r3, [sp, #8]
 8006e38:	9b02      	ldr	r3, [sp, #8]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006e3a:	60a5      	str	r5, [r4, #8]
    hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_3;
 8006e3c:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8006e40:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 8006e44:	4620      	mov	r0, r4
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006e46:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006e4a:	60e5      	str	r5, [r4, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006e4c:	6123      	str	r3, [r4, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006e4e:	6165      	str	r5, [r4, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006e50:	61a5      	str	r5, [r4, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 8006e52:	61e5      	str	r5, [r4, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006e54:	6225      	str	r5, [r4, #32]
    hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006e56:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 8006e58:	f7fa fb48 	bl	80014ec <HAL_DMA_Init>
 8006e5c:	b108      	cbz	r0, 8006e62 <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 8006e5e:	f000 f8cc 	bl	8006ffa <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c3_rx);
 8006e62:	63b4      	str	r4, [r6, #56]	; 0x38
 8006e64:	63a6      	str	r6, [r4, #56]	; 0x38

  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8006e66:	b008      	add	sp, #32
 8006e68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e6c:	40005c00 	.word	0x40005c00
 8006e70:	40023800 	.word	0x40023800
 8006e74:	40020000 	.word	0x40020000
 8006e78:	40020400 	.word	0x40020400
 8006e7c:	40026040 	.word	0x40026040
 8006e80:	2000453c 	.word	0x2000453c

08006e84 <led_set_rgb>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006e84:	4b02      	ldr	r3, [pc, #8]	; (8006e90 <led_set_rgb+0xc>)
 8006e86:	6358      	str	r0, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006e88:	6399      	str	r1, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006e8a:	63da      	str	r2, [r3, #60]	; 0x3c
 8006e8c:	4770      	bx	lr
 8006e8e:	bf00      	nop
 8006e90:	40010400 	.word	0x40010400

08006e94 <led_init>:
  SET_BIT(TIMx->CCER, Channels);
 8006e94:	4b12      	ldr	r3, [pc, #72]	; (8006ee0 <led_init+0x4c>)
 8006e96:	6a1a      	ldr	r2, [r3, #32]
 8006e98:	f042 0204 	orr.w	r2, r2, #4
 8006e9c:	621a      	str	r2, [r3, #32]
 8006e9e:	6a1a      	ldr	r2, [r3, #32]
 8006ea0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ea4:	621a      	str	r2, [r3, #32]
 8006ea6:	6a1a      	ldr	r2, [r3, #32]
 8006ea8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006eac:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
 8006eae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006eb0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006eb4:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8006eb6:	681a      	ldr	r2, [r3, #0]
 8006eb8:	f042 0201 	orr.w	r2, r2, #1
 8006ebc:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 8006ebe:	4a09      	ldr	r2, [pc, #36]	; (8006ee4 <led_init+0x50>)
 8006ec0:	2180      	movs	r1, #128	; 0x80
 8006ec2:	6191      	str	r1, [r2, #24]
 8006ec4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006ec8:	f8c2 1418 	str.w	r1, [r2, #1048]	; 0x418
 8006ecc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006ed0:	f8c2 1418 	str.w	r1, [r2, #1048]	; 0x418
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	635a      	str	r2, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006ed8:	639a      	str	r2, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006eda:	63da      	str	r2, [r3, #60]	; 0x3c
 8006edc:	4770      	bx	lr
 8006ede:	bf00      	nop
 8006ee0:	40010400 	.word	0x40010400
 8006ee4:	40020000 	.word	0x40020000

08006ee8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006ee8:	b530      	push	{r4, r5, lr}
 8006eea:	b0ad      	sub	sp, #180	; 0xb4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006eec:	2234      	movs	r2, #52	; 0x34
 8006eee:	2100      	movs	r1, #0
 8006ef0:	a808      	add	r0, sp, #32
 8006ef2:	f001 fbd8 	bl	80086a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006ef6:	2214      	movs	r2, #20
 8006ef8:	2100      	movs	r1, #0
 8006efa:	a803      	add	r0, sp, #12
 8006efc:	f001 fbd3 	bl	80086a6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006f00:	2100      	movs	r1, #0
 8006f02:	225c      	movs	r2, #92	; 0x5c
 8006f04:	a815      	add	r0, sp, #84	; 0x54
 8006f06:	f001 fbce 	bl	80086a6 <memset>

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006f0a:	2400      	movs	r4, #0
 8006f0c:	4b20      	ldr	r3, [pc, #128]	; (8006f90 <SystemClock_Config+0xa8>)
 8006f0e:	9401      	str	r4, [sp, #4]
 8006f10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f12:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006f16:	641a      	str	r2, [r3, #64]	; 0x40
 8006f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8006f1a:	4a1e      	ldr	r2, [pc, #120]	; (8006f94 <SystemClock_Config+0xac>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8006f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f20:	9301      	str	r3, [sp, #4]
 8006f22:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8006f24:	9402      	str	r4, [sp, #8]
 8006f26:	6813      	ldr	r3, [r2, #0]
 8006f28:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8006f2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006f30:	6013      	str	r3, [r2, #0]
 8006f32:	6813      	ldr	r3, [r2, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006f34:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8006f36:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006f3a:	9302      	str	r3, [sp, #8]
 8006f3c:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006f42:	2310      	movs	r3, #16
 8006f44:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 8;
 8006f46:	2308      	movs	r3, #8
 8006f48:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8006f4a:	2348      	movs	r3, #72	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006f4c:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 72;
 8006f4e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 3;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006f50:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8006f52:	2303      	movs	r3, #3
 8006f54:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006f56:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006f58:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006f5a:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8006f5c:	9514      	str	r5, [sp, #80]	; 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006f5e:	f7fb f921 	bl	80021a4 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006f62:	230f      	movs	r3, #15
 8006f64:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006f66:	4629      	mov	r1, r5
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006f68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006f6c:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006f6e:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006f70:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006f72:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006f74:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006f76:	f7fa fe0b 	bl	8001b90 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8006f7a:	f44f 7340 	mov.w	r3, #768	; 0x300
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006f7e:	a815      	add	r0, sp, #84	; 0x54
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8006f80:	9315      	str	r3, [sp, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8006f82:	942a      	str	r4, [sp, #168]	; 0xa8
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8006f84:	9426      	str	r4, [sp, #152]	; 0x98
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006f86:	f7fa febd 	bl	8001d04 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8006f8a:	b02d      	add	sp, #180	; 0xb4
 8006f8c:	bd30      	pop	{r4, r5, pc}
 8006f8e:	bf00      	nop
 8006f90:	40023800 	.word	0x40023800
 8006f94:	40007000 	.word	0x40007000

08006f98 <main>:
{
 8006f98:	b508      	push	{r3, lr}
  HAL_Init();
 8006f9a:	f7f9 ffc5 	bl	8000f28 <HAL_Init>
  SystemClock_Config();
 8006f9e:	f7ff ffa3 	bl	8006ee8 <SystemClock_Config>
  MX_GPIO_Init();
 8006fa2:	f7ff fb43 	bl	800662c <MX_GPIO_Init>
  MX_DMA_Init();
 8006fa6:	f7ff f9ed 	bl	8006384 <MX_DMA_Init>
  MX_ADC1_Init();
 8006faa:	f7ff f85b 	bl	8006064 <MX_ADC1_Init>
  MX_ADC2_Init();
 8006fae:	f7ff f8d7 	bl	8006160 <MX_ADC2_Init>
  MX_I2C3_Init();
 8006fb2:	f7ff fed1 	bl	8006d58 <MX_I2C3_Init>
  MX_QUADSPI_Init();
 8006fb6:	f000 f821 	bl	8006ffc <MX_QUADSPI_Init>
  MX_SDIO_SD_Init();
 8006fba:	f000 f957 	bl	800726c <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8006fbe:	f000 fa2d 	bl	800741c <MX_SPI2_Init>
  MX_TIM1_Init();
 8006fc2:	f001 f887 	bl	80080d4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8006fc6:	f001 f8e9 	bl	800819c <MX_TIM2_Init>
  MX_TIM3_Init();
 8006fca:	f000 fe65 	bl	8007c98 <MX_TIM3_Init>
  MX_TIM4_Init();
 8006fce:	f001 f937 	bl	8008240 <MX_TIM4_Init>
  MX_TIM5_Init();
 8006fd2:	f001 f981 	bl	80082d8 <MX_TIM5_Init>
  MX_TIM8_Init();
 8006fd6:	f000 feab 	bl	8007d30 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8006fda:	f001 f9d1 	bl	8008380 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8006fde:	f001 f9eb 	bl	80083b8 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8006fe2:	f001 fa05 	bl	80083f0 <MX_USART6_UART_Init>
  CAN_Config(ID_MASTER);
 8006fe6:	2000      	movs	r0, #0
 8006fe8:	f7fe fdd6 	bl	8005b98 <CAN_Config>
  led_init();
 8006fec:	f7ff ff52 	bl	8006e94 <led_init>
  MX_FREERTOS_Init();
 8006ff0:	f7ff fada 	bl	80065a8 <MX_FREERTOS_Init>
  osKernelStart();
 8006ff4:	f7fd fadd 	bl	80045b2 <osKernelStart>
 8006ff8:	e7fe      	b.n	8006ff8 <main+0x60>

08006ffa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006ffa:	4770      	bx	lr

08006ffc <MX_QUADSPI_Init>:

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{

  hqspi.Instance = QUADSPI;
 8006ffc:	480b      	ldr	r0, [pc, #44]	; (800702c <MX_QUADSPI_Init+0x30>)
  hqspi.Init.ClockPrescaler = 255;
 8006ffe:	4a0c      	ldr	r2, [pc, #48]	; (8007030 <MX_QUADSPI_Init+0x34>)
{
 8007000:	b508      	push	{r3, lr}
  hqspi.Init.ClockPrescaler = 255;
 8007002:	23ff      	movs	r3, #255	; 0xff
 8007004:	e880 000c 	stmia.w	r0, {r2, r3}
  hqspi.Init.FifoThreshold = 1;
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8007008:	2300      	movs	r3, #0
  hqspi.Init.FifoThreshold = 1;
 800700a:	2201      	movs	r2, #1
 800700c:	6082      	str	r2, [r0, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800700e:	60c3      	str	r3, [r0, #12]
  hqspi.Init.FlashSize = 1;
 8007010:	6102      	str	r2, [r0, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8007012:	6143      	str	r3, [r0, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8007014:	6183      	str	r3, [r0, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8007016:	61c3      	str	r3, [r0, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8007018:	6203      	str	r3, [r0, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800701a:	f7fa fd5d 	bl	8001ad8 <HAL_QSPI_Init>
 800701e:	b118      	cbz	r0, 8007028 <MX_QUADSPI_Init+0x2c>
  {
    Error_Handler();
  }

}
 8007020:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8007024:	f7ff bfe9 	b.w	8006ffa <Error_Handler>
 8007028:	bd08      	pop	{r3, pc}
 800702a:	bf00      	nop
 800702c:	2000459c 	.word	0x2000459c
 8007030:	a0001000 	.word	0xa0001000

08007034 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8007034:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007036:	4604      	mov	r4, r0
 8007038:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800703a:	2214      	movs	r2, #20
 800703c:	2100      	movs	r1, #0
 800703e:	a803      	add	r0, sp, #12
 8007040:	f001 fb31 	bl	80086a6 <memset>
  if(qspiHandle->Instance==QUADSPI)
 8007044:	6822      	ldr	r2, [r4, #0]
 8007046:	4b23      	ldr	r3, [pc, #140]	; (80070d4 <HAL_QSPI_MspInit+0xa0>)
 8007048:	429a      	cmp	r2, r3
 800704a:	d141      	bne.n	80070d0 <HAL_QSPI_MspInit+0x9c>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800704c:	4b22      	ldr	r3, [pc, #136]	; (80070d8 <HAL_QSPI_MspInit+0xa4>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800704e:	4823      	ldr	r0, [pc, #140]	; (80070dc <HAL_QSPI_MspInit+0xa8>)
    __HAL_RCC_QSPI_CLK_ENABLE();
 8007050:	2400      	movs	r4, #0
 8007052:	9400      	str	r4, [sp, #0]
 8007054:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007056:	f042 0202 	orr.w	r2, r2, #2
 800705a:	639a      	str	r2, [r3, #56]	; 0x38
 800705c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800705e:	f002 0202 	and.w	r2, r2, #2
 8007062:	9200      	str	r2, [sp, #0]
 8007064:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007066:	9401      	str	r4, [sp, #4]
 8007068:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800706a:	f042 0202 	orr.w	r2, r2, #2
 800706e:	631a      	str	r2, [r3, #48]	; 0x30
 8007070:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007072:	f002 0202 	and.w	r2, r2, #2
 8007076:	9201      	str	r2, [sp, #4]
 8007078:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800707a:	9402      	str	r4, [sp, #8]
 800707c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800707e:	f042 0204 	orr.w	r2, r2, #4
 8007082:	631a      	str	r2, [r3, #48]	; 0x30
 8007084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007086:	f003 0304 	and.w	r3, r3, #4
 800708a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800708c:	2602      	movs	r6, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800708e:	2503      	movs	r5, #3
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007090:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007092:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007094:	2304      	movs	r3, #4
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8007096:	2709      	movs	r7, #9
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007098:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800709a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800709c:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 800709e:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070a0:	f7fa fbac 	bl	80017fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80070a4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80070a8:	a903      	add	r1, sp, #12
 80070aa:	480d      	ldr	r0, [pc, #52]	; (80070e0 <HAL_QSPI_MspInit+0xac>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80070ac:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070ae:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070b0:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80070b2:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 80070b4:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80070b6:	f7fa fba1 	bl	80017fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80070ba:	2340      	movs	r3, #64	; 0x40
 80070bc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070be:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 80070c0:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070c2:	4806      	ldr	r0, [pc, #24]	; (80070dc <HAL_QSPI_MspInit+0xa8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070c4:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070c6:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80070c8:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 80070ca:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070cc:	f7fa fb96 	bl	80017fc <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 80070d0:	b009      	add	sp, #36	; 0x24
 80070d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070d4:	a0001000 	.word	0xa0001000
 80070d8:	40023800 	.word	0x40023800
 80070dc:	40020400 	.word	0x40020400
 80070e0:	40020800 	.word	0x40020800

080070e4 <SD_CheckStatus.isra.0>:
/* USER CODE BEGIN beforeFunctionSection */
/* can be used to modify / undefine following code or add new code */
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
 80070e4:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 80070e6:	4c06      	ldr	r4, [pc, #24]	; (8007100 <SD_CheckStatus.isra.0+0x1c>)
 80070e8:	2301      	movs	r3, #1
 80070ea:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80070ec:	f7ff f8de 	bl	80062ac <BSP_SD_GetCardState>
 80070f0:	4623      	mov	r3, r4
 80070f2:	b918      	cbnz	r0, 80070fc <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 80070f4:	7822      	ldrb	r2, [r4, #0]
 80070f6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80070fa:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 80070fc:	7818      	ldrb	r0, [r3, #0]
}
 80070fe:	bd10      	pop	{r4, pc}
 8007100:	2000000c 	.word	0x2000000c

08007104 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8007104:	b513      	push	{r0, r1, r4, lr}
  Stat = STA_NOINIT;
 8007106:	4c0e      	ldr	r4, [pc, #56]	; (8007140 <SD_initialize+0x3c>)
 8007108:	2301      	movs	r3, #1
 800710a:	7023      	strb	r3, [r4, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
  if(osKernelRunning())
 800710c:	f7fd fa56 	bl	80045bc <osKernelRunning>
 8007110:	b198      	cbz	r0, 800713a <SD_initialize+0x36>
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8007112:	f7ff f895 	bl	8006240 <BSP_SD_Init>
 8007116:	b910      	cbnz	r0, 800711e <SD_initialize+0x1a>
    {
      Stat = SD_CheckStatus(lun);
 8007118:	f7ff ffe4 	bl	80070e4 <SD_CheckStatus.isra.0>
 800711c:	7020      	strb	r0, [r4, #0]

    /*
     * if the SD is correctly initialized, create the operation queue
     */

    if (Stat != STA_NOINIT)
 800711e:	7823      	ldrb	r3, [r4, #0]
 8007120:	2b01      	cmp	r3, #1
 8007122:	d00a      	beq.n	800713a <SD_initialize+0x36>
    {
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8007124:	4a07      	ldr	r2, [pc, #28]	; (8007144 <SD_initialize+0x40>)
 8007126:	e892 0003 	ldmia.w	r2, {r0, r1}
 800712a:	e88d 0003 	stmia.w	sp, {r0, r1}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800712e:	2100      	movs	r1, #0
 8007130:	4668      	mov	r0, sp
 8007132:	f7fd fa72 	bl	800461a <osMessageCreate>
 8007136:	4b04      	ldr	r3, [pc, #16]	; (8007148 <SD_initialize+0x44>)
 8007138:	6018      	str	r0, [r3, #0]
    }
  }
  return Stat;
 800713a:	7820      	ldrb	r0, [r4, #0]
}
 800713c:	b002      	add	sp, #8
 800713e:	bd10      	pop	{r4, pc}
 8007140:	2000000c 	.word	0x2000000c
 8007144:	08009bd8 	.word	0x08009bd8
 8007148:	20003f9c 	.word	0x20003f9c

0800714c <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 800714c:	f7ff bfca 	b.w	80070e4 <SD_CheckStatus.isra.0>

08007150 <SD_read.part.1>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
 8007150:	b510      	push	{r4, lr}

    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
        timer = osKernelSysTick() + SD_TIMEOUT;
 8007152:	f7fd fa3b 	bl	80045cc <osKernelSysTick>
 8007156:	f500 44ea 	add.w	r4, r0, #29952	; 0x7500
 800715a:	3430      	adds	r4, #48	; 0x30
        /* block until SDIO IP is ready or a timeout occur */
        while(timer > osKernelSysTick())
 800715c:	f7fd fa36 	bl	80045cc <osKernelSysTick>
 8007160:	4284      	cmp	r4, r0
 8007162:	d801      	bhi.n	8007168 <SD_read.part.1+0x18>
  DRESULT res = RES_ERROR;
 8007164:	2001      	movs	r0, #1
 8007166:	e003      	b.n	8007170 <SD_read.part.1+0x20>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8007168:	f7ff f8a0 	bl	80062ac <BSP_SD_GetCardState>
 800716c:	2800      	cmp	r0, #0
 800716e:	d1f5      	bne.n	800715c <SD_read.part.1+0xc>
      }
    }
  }

  return res;
}
 8007170:	bd10      	pop	{r4, pc}
	...

08007174 <SD_read>:
{
 8007174:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007176:	4608      	mov	r0, r1
 8007178:	4611      	mov	r1, r2
  if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800717a:	461a      	mov	r2, r3
 800717c:	f7ff f87a 	bl	8006274 <BSP_SD_ReadBlocks_DMA>
 8007180:	b988      	cbnz	r0, 80071a6 <SD_read+0x32>
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8007182:	4b0b      	ldr	r3, [pc, #44]	; (80071b0 <SD_read+0x3c>)
 8007184:	f247 5230 	movw	r2, #30000	; 0x7530
 8007188:	6819      	ldr	r1, [r3, #0]
 800718a:	a801      	add	r0, sp, #4
 800718c:	f7fd fa72 	bl	8004674 <osMessageGet>
    if (event.status == osEventMessage)
 8007190:	9b01      	ldr	r3, [sp, #4]
 8007192:	2b10      	cmp	r3, #16
 8007194:	d107      	bne.n	80071a6 <SD_read+0x32>
      if (event.value.v == READ_CPLT_MSG)
 8007196:	9b02      	ldr	r3, [sp, #8]
 8007198:	2b01      	cmp	r3, #1
 800719a:	d104      	bne.n	80071a6 <SD_read+0x32>
}
 800719c:	b005      	add	sp, #20
 800719e:	f85d eb04 	ldr.w	lr, [sp], #4
 80071a2:	f7ff bfd5 	b.w	8007150 <SD_read.part.1>
 80071a6:	2001      	movs	r0, #1
 80071a8:	b005      	add	sp, #20
 80071aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80071ae:	bf00      	nop
 80071b0:	20003f9c 	.word	0x20003f9c

080071b4 <SD_write>:
{
 80071b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80071b6:	4608      	mov	r0, r1
 80071b8:	4611      	mov	r1, r2
  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80071ba:	461a      	mov	r2, r3
 80071bc:	f7ff f868 	bl	8006290 <BSP_SD_WriteBlocks_DMA>
 80071c0:	b988      	cbnz	r0, 80071e6 <SD_write+0x32>
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 80071c2:	4b0b      	ldr	r3, [pc, #44]	; (80071f0 <SD_write+0x3c>)
 80071c4:	f247 5230 	movw	r2, #30000	; 0x7530
 80071c8:	6819      	ldr	r1, [r3, #0]
 80071ca:	a801      	add	r0, sp, #4
 80071cc:	f7fd fa52 	bl	8004674 <osMessageGet>
    if (event.status == osEventMessage)
 80071d0:	9b01      	ldr	r3, [sp, #4]
 80071d2:	2b10      	cmp	r3, #16
 80071d4:	d107      	bne.n	80071e6 <SD_write+0x32>
      if (event.value.v == WRITE_CPLT_MSG)
 80071d6:	9b02      	ldr	r3, [sp, #8]
 80071d8:	2b02      	cmp	r3, #2
 80071da:	d104      	bne.n	80071e6 <SD_write+0x32>
}
 80071dc:	b005      	add	sp, #20
 80071de:	f85d eb04 	ldr.w	lr, [sp], #4
 80071e2:	f7ff bfb5 	b.w	8007150 <SD_read.part.1>
 80071e6:	2001      	movs	r0, #1
 80071e8:	b005      	add	sp, #20
 80071ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80071ee:	bf00      	nop
 80071f0:	20003f9c 	.word	0x20003f9c

080071f4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80071f4:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80071f6:	4b12      	ldr	r3, [pc, #72]	; (8007240 <SD_ioctl+0x4c>)
 80071f8:	781b      	ldrb	r3, [r3, #0]
 80071fa:	07db      	lsls	r3, r3, #31
{
 80071fc:	b088      	sub	sp, #32
 80071fe:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8007200:	d41b      	bmi.n	800723a <SD_ioctl+0x46>

  switch (cmd)
 8007202:	2903      	cmp	r1, #3
 8007204:	d803      	bhi.n	800720e <SD_ioctl+0x1a>
 8007206:	e8df f001 	tbb	[pc, r1]
 800720a:	0510      	.short	0x0510
 800720c:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 800720e:	2004      	movs	r0, #4
  }

  return res;
}
 8007210:	b008      	add	sp, #32
 8007212:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8007214:	4668      	mov	r0, sp
 8007216:	f7ff f853 	bl	80062c0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800721a:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800721c:	6023      	str	r3, [r4, #0]
 800721e:	e004      	b.n	800722a <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 8007220:	4668      	mov	r0, sp
 8007222:	f7ff f84d 	bl	80062c0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8007226:	9b07      	ldr	r3, [sp, #28]
 8007228:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 800722a:	2000      	movs	r0, #0
 800722c:	e7f0      	b.n	8007210 <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 800722e:	4668      	mov	r0, sp
 8007230:	f7ff f846 	bl	80062c0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8007234:	9b07      	ldr	r3, [sp, #28]
 8007236:	0a5b      	lsrs	r3, r3, #9
 8007238:	e7f0      	b.n	800721c <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800723a:	2003      	movs	r0, #3
 800723c:	e7e8      	b.n	8007210 <SD_ioctl+0x1c>
 800723e:	bf00      	nop
 8007240:	2000000c 	.word	0x2000000c

08007244 <BSP_SD_WriteCpltCallback>:
{
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
  osMessagePut(SDQueueID, WRITE_CPLT_MSG, osWaitForever);
 8007244:	4b03      	ldr	r3, [pc, #12]	; (8007254 <BSP_SD_WriteCpltCallback+0x10>)
 8007246:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800724a:	2102      	movs	r1, #2
 800724c:	6818      	ldr	r0, [r3, #0]
 800724e:	f7fd b9e9 	b.w	8004624 <osMessagePut>
 8007252:	bf00      	nop
 8007254:	20003f9c 	.word	0x20003f9c

08007258 <BSP_SD_ReadCpltCallback>:
{
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
  osMessagePut(SDQueueID, READ_CPLT_MSG, osWaitForever);
 8007258:	4b03      	ldr	r3, [pc, #12]	; (8007268 <BSP_SD_ReadCpltCallback+0x10>)
 800725a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800725e:	2101      	movs	r1, #1
 8007260:	6818      	ldr	r0, [r3, #0]
 8007262:	f7fd b9df 	b.w	8004624 <osMessagePut>
 8007266:	bf00      	nop
 8007268:	20003f9c 	.word	0x20003f9c

0800726c <MX_SDIO_SD_Init>:
/* SDIO init function */

void MX_SDIO_SD_Init(void)
{

  hsd.Instance = SDIO;
 800726c:	4b05      	ldr	r3, [pc, #20]	; (8007284 <MX_SDIO_SD_Init+0x18>)
 800726e:	4a06      	ldr	r2, [pc, #24]	; (8007288 <MX_SDIO_SD_Init+0x1c>)
 8007270:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8007272:	2200      	movs	r2, #0
 8007274:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8007276:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8007278:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800727a:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800727c:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 800727e:	619a      	str	r2, [r3, #24]
 8007280:	4770      	bx	lr
 8007282:	bf00      	nop
 8007284:	200046a8 	.word	0x200046a8
 8007288:	40012c00 	.word	0x40012c00

0800728c <HAL_SD_MspInit>:

}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 800728c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007290:	2214      	movs	r2, #20
{
 8007292:	b08b      	sub	sp, #44	; 0x2c
 8007294:	4606      	mov	r6, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007296:	2100      	movs	r1, #0
 8007298:	eb0d 0002 	add.w	r0, sp, r2
 800729c:	f001 fa03 	bl	80086a6 <memset>
  if(sdHandle->Instance==SDIO)
 80072a0:	6832      	ldr	r2, [r6, #0]
 80072a2:	4b56      	ldr	r3, [pc, #344]	; (80073fc <HAL_SD_MspInit+0x170>)
 80072a4:	429a      	cmp	r2, r3
 80072a6:	f040 80a5 	bne.w	80073f4 <HAL_SD_MspInit+0x168>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80072aa:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 80072ae:	2500      	movs	r5, #0
 80072b0:	9501      	str	r5, [sp, #4]
 80072b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80072b4:	4852      	ldr	r0, [pc, #328]	; (8007400 <HAL_SD_MspInit+0x174>)
    __HAL_RCC_SDIO_CLK_ENABLE();
 80072b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80072ba:	645a      	str	r2, [r3, #68]	; 0x44
 80072bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80072be:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80072c2:	9201      	str	r2, [sp, #4]
 80072c4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80072c6:	9502      	str	r5, [sp, #8]
 80072c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072ca:	f042 0202 	orr.w	r2, r2, #2
 80072ce:	631a      	str	r2, [r3, #48]	; 0x30
 80072d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072d2:	f002 0202 	and.w	r2, r2, #2
 80072d6:	9202      	str	r2, [sp, #8]
 80072d8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80072da:	9503      	str	r5, [sp, #12]
 80072dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072de:	f042 0204 	orr.w	r2, r2, #4
 80072e2:	631a      	str	r2, [r3, #48]	; 0x30
 80072e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072e6:	f002 0204 	and.w	r2, r2, #4
 80072ea:	9203      	str	r2, [sp, #12]
 80072ec:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80072ee:	9504      	str	r5, [sp, #16]
 80072f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072f2:	f042 0208 	orr.w	r2, r2, #8
 80072f6:	631a      	str	r2, [r3, #48]	; 0x30
 80072f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072fa:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80072fe:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8007300:	240c      	movs	r4, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007302:	f04f 0802 	mov.w	r8, #2
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007306:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007308:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800730a:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800730c:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800730e:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007310:	f8cd 8018 	str.w	r8, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007314:	9708      	str	r7, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007316:	f7fa fa71 	bl	80017fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800731a:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800731e:	a905      	add	r1, sp, #20
 8007320:	4838      	ldr	r0, [pc, #224]	; (8007404 <HAL_SD_MspInit+0x178>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8007322:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8007324:	9409      	str	r4, [sp, #36]	; 0x24

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007326:	f04f 0904 	mov.w	r9, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800732a:	f8cd 8018 	str.w	r8, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800732e:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007330:	9708      	str	r7, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007332:	f7fa fa63 	bl	80017fc <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007336:	4834      	ldr	r0, [pc, #208]	; (8007408 <HAL_SD_MspInit+0x17c>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8007338:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800733a:	a905      	add	r1, sp, #20

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 800733c:	4c33      	ldr	r4, [pc, #204]	; (800740c <HAL_SD_MspInit+0x180>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800733e:	f8cd 9014 	str.w	r9, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007342:	f8cd 8018 	str.w	r8, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007346:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007348:	9708      	str	r7, [sp, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800734a:	f7fa fa57 	bl	80017fc <HAL_GPIO_Init>
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800734e:	4b30      	ldr	r3, [pc, #192]	; (8007410 <HAL_SD_MspInit+0x184>)
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007350:	60a5      	str	r5, [r4, #8]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8007352:	f04f 6e00 	mov.w	lr, #134217728	; 0x8000000
 8007356:	e884 4008 	stmia.w	r4, {r3, lr}
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800735a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800735e:	6123      	str	r3, [r4, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007360:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007364:	6163      	str	r3, [r4, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007366:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800736a:	61a3      	str	r3, [r4, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800736c:	2320      	movs	r3, #32
 800736e:	61e3      	str	r3, [r4, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8007370:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007374:	62e3      	str	r3, [r4, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8007376:	4620      	mov	r0, r4
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8007378:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800737c:	60e5      	str	r5, [r4, #12]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 800737e:	6225      	str	r5, [r4, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8007380:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8007384:	62a7      	str	r7, [r4, #40]	; 0x28
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8007386:	6323      	str	r3, [r4, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8007388:	f7fa f8b0 	bl	80014ec <HAL_DMA_Init>
 800738c:	b108      	cbz	r0, 8007392 <HAL_SD_MspInit+0x106>
    {
      Error_Handler();
 800738e:	f7ff fe34 	bl	8006ffa <Error_Handler>
    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007392:	4b20      	ldr	r3, [pc, #128]	; (8007414 <HAL_SD_MspInit+0x188>)
    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8007394:	63f4      	str	r4, [r6, #60]	; 0x3c
 8007396:	63a6      	str	r6, [r4, #56]	; 0x38
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8007398:	4c1f      	ldr	r4, [pc, #124]	; (8007418 <HAL_SD_MspInit+0x18c>)
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800739a:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
 800739e:	2740      	movs	r7, #64	; 0x40
 80073a0:	e884 00a8 	stmia.w	r4, {r3, r5, r7}
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80073a4:	2300      	movs	r3, #0
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80073a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80073aa:	60e3      	str	r3, [r4, #12]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80073ac:	6223      	str	r3, [r4, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80073ae:	2304      	movs	r3, #4
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80073b0:	6122      	str	r2, [r4, #16]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80073b2:	6263      	str	r3, [r4, #36]	; 0x24
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80073b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80073b8:	2303      	movs	r3, #3
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80073ba:	6162      	str	r2, [r4, #20]
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80073bc:	62a3      	str	r3, [r4, #40]	; 0x28
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80073be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80073c2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80073c6:	61a2      	str	r2, [r4, #24]
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80073c8:	62e3      	str	r3, [r4, #44]	; 0x2c
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80073ca:	2220      	movs	r2, #32
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80073cc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80073d0:	4620      	mov	r0, r4
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80073d2:	61e2      	str	r2, [r4, #28]
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80073d4:	6323      	str	r3, [r4, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80073d6:	f7fa f889 	bl	80014ec <HAL_DMA_Init>
 80073da:	b108      	cbz	r0, 80073e0 <HAL_SD_MspInit+0x154>
    {
      Error_Handler();
 80073dc:	f7ff fe0d 	bl	8006ffa <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 80073e0:	2031      	movs	r0, #49	; 0x31
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 80073e2:	6434      	str	r4, [r6, #64]	; 0x40
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 80073e4:	2200      	movs	r2, #0
 80073e6:	2105      	movs	r1, #5
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 80073e8:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 80073ea:	f7fa f813 	bl	8001414 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80073ee:	2031      	movs	r0, #49	; 0x31
 80073f0:	f7fa f844 	bl	800147c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 80073f4:	b00b      	add	sp, #44	; 0x2c
 80073f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073fa:	bf00      	nop
 80073fc:	40012c00 	.word	0x40012c00
 8007400:	40020400 	.word	0x40020400
 8007404:	40020800 	.word	0x40020800
 8007408:	40020c00 	.word	0x40020c00
 800740c:	200045e8 	.word	0x200045e8
 8007410:	400264a0 	.word	0x400264a0
 8007414:	40026458 	.word	0x40026458
 8007418:	20004648 	.word	0x20004648

0800741c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800741c:	b508      	push	{r3, lr}

  hspi2.Instance = SPI2;
 800741e:	480e      	ldr	r0, [pc, #56]	; (8007458 <MX_SPI2_Init+0x3c>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8007420:	4b0e      	ldr	r3, [pc, #56]	; (800745c <MX_SPI2_Init+0x40>)
 8007422:	f44f 7e82 	mov.w	lr, #260	; 0x104
 8007426:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800742a:	2300      	movs	r3, #0
 800742c:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800742e:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007430:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007432:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8007434:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007438:	61c3      	str	r3, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800743a:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800743c:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800743e:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8007440:	230a      	movs	r3, #10
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8007442:	6182      	str	r2, [r0, #24]
  hspi2.Init.CRCPolynomial = 10;
 8007444:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8007446:	f7fb fdab 	bl	8002fa0 <HAL_SPI_Init>
 800744a:	b118      	cbz	r0, 8007454 <MX_SPI2_Init+0x38>
  {
    Error_Handler();
  }

}
 800744c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8007450:	f7ff bdd3 	b.w	8006ffa <Error_Handler>
 8007454:	bd08      	pop	{r3, pc}
 8007456:	bf00      	nop
 8007458:	2000472c 	.word	0x2000472c
 800745c:	40003800 	.word	0x40003800

08007460 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007462:	4604      	mov	r4, r0
 8007464:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007466:	2214      	movs	r2, #20
 8007468:	2100      	movs	r1, #0
 800746a:	a803      	add	r0, sp, #12
 800746c:	f001 f91b 	bl	80086a6 <memset>
  if(spiHandle->Instance==SPI2)
 8007470:	6822      	ldr	r2, [r4, #0]
 8007472:	4b1f      	ldr	r3, [pc, #124]	; (80074f0 <HAL_SPI_MspInit+0x90>)
 8007474:	429a      	cmp	r2, r3
 8007476:	d138      	bne.n	80074ea <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007478:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800747c:	2400      	movs	r4, #0
 800747e:	9400      	str	r4, [sp, #0]
 8007480:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007482:	481c      	ldr	r0, [pc, #112]	; (80074f4 <HAL_SPI_MspInit+0x94>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007484:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007488:	641a      	str	r2, [r3, #64]	; 0x40
 800748a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800748c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8007490:	9200      	str	r2, [sp, #0]
 8007492:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007494:	9401      	str	r4, [sp, #4]
 8007496:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007498:	f042 0204 	orr.w	r2, r2, #4
 800749c:	631a      	str	r2, [r3, #48]	; 0x30
 800749e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074a0:	f002 0204 	and.w	r2, r2, #4
 80074a4:	9201      	str	r2, [sp, #4]
 80074a6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80074a8:	9402      	str	r4, [sp, #8]
 80074aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074ac:	f042 0202 	orr.w	r2, r2, #2
 80074b0:	631a      	str	r2, [r3, #48]	; 0x30
 80074b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074b4:	f003 0302 	and.w	r3, r3, #2
 80074b8:	9302      	str	r3, [sp, #8]
 80074ba:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80074bc:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80074be:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074c2:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074c4:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80074c6:	2505      	movs	r5, #5
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80074c8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074ca:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074cc:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80074ce:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80074d0:	f7fa f994 	bl	80017fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80074d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80074d8:	a903      	add	r1, sp, #12
 80074da:	4807      	ldr	r0, [pc, #28]	; (80074f8 <HAL_SPI_MspInit+0x98>)
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80074dc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074de:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074e0:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074e2:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80074e4:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80074e6:	f7fa f989 	bl	80017fc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80074ea:	b009      	add	sp, #36	; 0x24
 80074ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074ee:	bf00      	nop
 80074f0:	40003800 	.word	0x40003800
 80074f4:	40020800 	.word	0x40020800
 80074f8:	40020400 	.word	0x40020400

080074fc <zeros>:
}

static void zeros(float * a, int m, int n)
{
    int j;
    for (j=0; j<m*n; ++j)
 80074fc:	434a      	muls	r2, r1
 80074fe:	2300      	movs	r3, #0
        a[j] = 0;
 8007500:	2100      	movs	r1, #0
    for (j=0; j<m*n; ++j)
 8007502:	4293      	cmp	r3, r2
 8007504:	db00      	blt.n	8007508 <zeros+0xc>
}
 8007506:	4770      	bx	lr
        a[j] = 0;
 8007508:	f840 1b04 	str.w	r1, [r0], #4
    for (j=0; j<m*n; ++j)
 800750c:	3301      	adds	r3, #1
 800750e:	e7f8      	b.n	8007502 <zeros+0x6>

08007510 <mulmat>:
}
#endif

/* C <- A * B */
static void mulmat(float * a, float * b, float * c, int arows, int acols, int bcols)
{
 8007510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007514:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8007518:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
    int i, j,l;

    for(i=0; i<arows; ++i)
        for(j=0; j<bcols; ++j) {
            c[i*bcols+j] = 0;
 800751c:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8007574 <mulmat+0x64>
 8007520:	ea4f 0c89 	mov.w	ip, r9, lsl #2
 8007524:	ea4f 0a88 	mov.w	sl, r8, lsl #2
    for(i=0; i<arows; ++i)
 8007528:	2600      	movs	r6, #0
 800752a:	429e      	cmp	r6, r3
 800752c:	db1e      	blt.n	800756c <mulmat+0x5c>
            for(l=0; l<acols; ++l)
                c[i*bcols+j] += a[i*acols+l] * b[l*bcols+j];
        }
}
 800752e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            c[i*bcols+j] = 0;
 8007532:	ed84 7a00 	vstr	s14, [r4]
 8007536:	eb01 0e85 	add.w	lr, r1, r5, lsl #2
            for(l=0; l<acols; ++l)
 800753a:	4683      	mov	fp, r0
 800753c:	2700      	movs	r7, #0
 800753e:	4547      	cmp	r7, r8
 8007540:	db07      	blt.n	8007552 <mulmat+0x42>
        for(j=0; j<bcols; ++j) {
 8007542:	3501      	adds	r5, #1
 8007544:	3404      	adds	r4, #4
 8007546:	454d      	cmp	r5, r9
 8007548:	dbf3      	blt.n	8007532 <mulmat+0x22>
    for(i=0; i<arows; ++i)
 800754a:	3601      	adds	r6, #1
 800754c:	4462      	add	r2, ip
 800754e:	4450      	add	r0, sl
 8007550:	e7eb      	b.n	800752a <mulmat+0x1a>
                c[i*bcols+j] += a[i*acols+l] * b[l*bcols+j];
 8007552:	edde 6a00 	vldr	s13, [lr]
 8007556:	ecbb 6a01 	vldmia	fp!, {s12}
 800755a:	edd4 7a00 	vldr	s15, [r4]
 800755e:	eee6 7a26 	vfma.f32	s15, s12, s13
            for(l=0; l<acols; ++l)
 8007562:	3701      	adds	r7, #1
 8007564:	44e6      	add	lr, ip
                c[i*bcols+j] += a[i*acols+l] * b[l*bcols+j];
 8007566:	edc4 7a00 	vstr	s15, [r4]
 800756a:	e7e8      	b.n	800753e <mulmat+0x2e>
 800756c:	4614      	mov	r4, r2
 800756e:	2500      	movs	r5, #0
 8007570:	e7e9      	b.n	8007546 <mulmat+0x36>
 8007572:	bf00      	nop
 8007574:	00000000 	.word	0x00000000

08007578 <transpose>:
            y[i] += x[j] * a[i*n+j];
    }
}

static void transpose(float * a, float * at, int m, int n)
{
 8007578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800757c:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8007580:	ea4f 0e82 	mov.w	lr, r2, lsl #2
    int i,j;

    for(i=0; i<m; ++i)
 8007584:	2400      	movs	r4, #0
 8007586:	4294      	cmp	r4, r2
 8007588:	da0f      	bge.n	80075aa <transpose+0x32>
 800758a:	eb01 0684 	add.w	r6, r1, r4, lsl #2
 800758e:	4607      	mov	r7, r0
 8007590:	2500      	movs	r5, #0
 8007592:	e005      	b.n	80075a0 <transpose+0x28>
        for(j=0; j<n; ++j) {
            at[j*m+i] = a[i*n+j];
 8007594:	f857 8b04 	ldr.w	r8, [r7], #4
 8007598:	f8c6 8000 	str.w	r8, [r6]
        for(j=0; j<n; ++j) {
 800759c:	3501      	adds	r5, #1
 800759e:	4476      	add	r6, lr
 80075a0:	429d      	cmp	r5, r3
 80075a2:	dbf7      	blt.n	8007594 <transpose+0x1c>
    for(i=0; i<m; ++i)
 80075a4:	3401      	adds	r4, #1
 80075a6:	4460      	add	r0, ip
 80075a8:	e7ed      	b.n	8007586 <transpose+0xe>
 80075aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080075ae <accum>:
        }
}

/* A <- A + B */
static void accum(float * a, float * b, int m, int n)
{        
 80075ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075b0:	009f      	lsls	r7, r3, #2
    int i,j;

    for(i=0; i<m; ++i)
 80075b2:	2400      	movs	r4, #0
 80075b4:	4294      	cmp	r4, r2
 80075b6:	db0f      	blt.n	80075d8 <accum+0x2a>
        for(j=0; j<n; ++j)
            a[i*n+j] += b[i*n+j];
}
 80075b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
            a[i*n+j] += b[i*n+j];
 80075ba:	ecbe 7a01 	vldmia	lr!, {s14}
 80075be:	edd6 7a00 	vldr	s15, [r6]
 80075c2:	ee77 7a87 	vadd.f32	s15, s15, s14
        for(j=0; j<n; ++j)
 80075c6:	3501      	adds	r5, #1
            a[i*n+j] += b[i*n+j];
 80075c8:	ece6 7a01 	vstmia	r6!, {s15}
        for(j=0; j<n; ++j)
 80075cc:	429d      	cmp	r5, r3
 80075ce:	dbf4      	blt.n	80075ba <accum+0xc>
    for(i=0; i<m; ++i)
 80075d0:	3401      	adds	r4, #1
 80075d2:	4438      	add	r0, r7
 80075d4:	4439      	add	r1, r7
 80075d6:	e7ed      	b.n	80075b4 <accum+0x6>
 80075d8:	468e      	mov	lr, r1
 80075da:	4606      	mov	r6, r0
 80075dc:	2500      	movs	r5, #0
 80075de:	e7f5      	b.n	80075cc <accum+0x1e>

080075e0 <unpack>:
    float * tmp5; 

} ekf_t;

static void unpack(void * v, ekf_t * ekf, int n, int m)
{
 80075e0:	b570      	push	{r4, r5, r6, lr}
    /* skip over n, m in data structure */
    char * cptr = (char *)v;
    cptr += 2*sizeof(int);
 80075e2:	3008      	adds	r0, #8

    float * dptr = (float *)cptr;
    ekf->x = dptr;
    dptr += n;
 80075e4:	0096      	lsls	r6, r2, #2
    ekf->P = dptr;
    dptr += n*n;
 80075e6:	fb02 f502 	mul.w	r5, r2, r2
 80075ea:	00ad      	lsls	r5, r5, #2
    ekf->x = dptr;
 80075ec:	6008      	str	r0, [r1, #0]
    dptr += n;
 80075ee:	4430      	add	r0, r6
    ekf->Q = dptr;
    dptr += n*n;
    ekf->R = dptr;
    dptr += m*m;
 80075f0:	fb03 f403 	mul.w	r4, r3, r3
    ekf->P = dptr;
 80075f4:	6048      	str	r0, [r1, #4]
    dptr += n*n;
 80075f6:	4428      	add	r0, r5
    dptr += m*m;
 80075f8:	00a4      	lsls	r4, r4, #2
    ekf->G = dptr;
    dptr += n*m;
 80075fa:	435a      	muls	r2, r3
    ekf->Q = dptr;
 80075fc:	6088      	str	r0, [r1, #8]
    dptr += n*n;
 80075fe:	4428      	add	r0, r5
    dptr += n*m;
 8007600:	0092      	lsls	r2, r2, #2
    ekf->R = dptr;
 8007602:	60c8      	str	r0, [r1, #12]
    dptr += m*m;
 8007604:	4420      	add	r0, r4
    ekf->G = dptr;
 8007606:	6108      	str	r0, [r1, #16]
    dptr += n*m;
 8007608:	4410      	add	r0, r2
    ekf->F = dptr;
 800760a:	6148      	str	r0, [r1, #20]
    dptr += n*n;
 800760c:	4428      	add	r0, r5
    ekf->H = dptr;
 800760e:	6188      	str	r0, [r1, #24]
    dptr += m*n;
 8007610:	4410      	add	r0, r2
    ekf->Ht = dptr;
 8007612:	61c8      	str	r0, [r1, #28]
    dptr += n*m;
 8007614:	4410      	add	r0, r2
    ekf->Ft = dptr;
 8007616:	6208      	str	r0, [r1, #32]
    dptr += n*n;
 8007618:	4428      	add	r0, r5
    ekf->Pp = dptr;
 800761a:	6248      	str	r0, [r1, #36]	; 0x24
    dptr += n*n;
 800761c:	4428      	add	r0, r5
    ekf->fx = dptr;
 800761e:	6288      	str	r0, [r1, #40]	; 0x28
    dptr += n;
 8007620:	4430      	add	r0, r6
    ekf->hx = dptr;
    dptr += m;
 8007622:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ekf->tmp0 = dptr;
 8007626:	630b      	str	r3, [r1, #48]	; 0x30
    dptr += n*n;
 8007628:	442b      	add	r3, r5
    ekf->tmp1 = dptr;
 800762a:	634b      	str	r3, [r1, #52]	; 0x34
    dptr += n*m;
 800762c:	4413      	add	r3, r2
    ekf->tmp2 = dptr;
 800762e:	638b      	str	r3, [r1, #56]	; 0x38
    dptr += m*n;
 8007630:	4413      	add	r3, r2
    ekf->tmp3 = dptr;
 8007632:	63cb      	str	r3, [r1, #60]	; 0x3c
    dptr += m*m;
 8007634:	4423      	add	r3, r4
    ekf->tmp4 = dptr;
 8007636:	640b      	str	r3, [r1, #64]	; 0x40
    dptr += m*m;
 8007638:	4423      	add	r3, r4
    ekf->hx = dptr;
 800763a:	62c8      	str	r0, [r1, #44]	; 0x2c
    ekf->tmp5 = dptr;
 800763c:	644b      	str	r3, [r1, #68]	; 0x44
 800763e:	bd70      	pop	{r4, r5, r6, pc}

08007640 <mat_exp>:
{
 8007640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007644:	ed2d 8b02 	vpush	{d8}
 8007648:	b087      	sub	sp, #28
 800764a:	0093      	lsls	r3, r2, #2
            PHI[i][j] = 0;
 800764c:	ed9f 8a38 	vldr	s16, [pc, #224]	; 8007730 <mat_exp+0xf0>
 8007650:	9302      	str	r3, [sp, #8]
{
 8007652:	4682      	mov	sl, r0
 8007654:	460c      	mov	r4, r1
 8007656:	4615      	mov	r5, r2
 8007658:	4680      	mov	r8, r0
    for(i=0; i<n; ++i)
 800765a:	f04f 0900 	mov.w	r9, #0
 800765e:	45a9      	cmp	r9, r5
 8007660:	db43      	blt.n	80076ea <mat_exp+0xaa>
 8007662:	2200      	movs	r2, #0
 8007664:	2624      	movs	r6, #36	; 0x24
    for(i=0; i<n; i++)
 8007666:	42aa      	cmp	r2, r5
 8007668:	db47      	blt.n	80076fa <mat_exp+0xba>
 800766a:	2300      	movs	r3, #0
        PHI[i][i]+=1;
 800766c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    for(i=0; i<n; i++)
 8007670:	42ab      	cmp	r3, r5
 8007672:	f104 0428 	add.w	r4, r4, #40	; 0x28
 8007676:	db52      	blt.n	800771e <mat_exp+0xde>
}
 8007678:	b007      	add	sp, #28
 800767a:	ecbd 8b02 	vpop	{d8}
 800767e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            PHI[i][j] = 0;
 8007682:	ed86 8a00 	vstr	s16, [r6]
 8007686:	eb0a 0b87 	add.w	fp, sl, r7, lsl #2
            for(l=0; l<n; ++l)
 800768a:	f8cd 8004 	str.w	r8, [sp, #4]
 800768e:	9b01      	ldr	r3, [sp, #4]
 8007690:	9a03      	ldr	r2, [sp, #12]
 8007692:	4293      	cmp	r3, r2
 8007694:	f10b 0b24 	add.w	fp, fp, #36	; 0x24
 8007698:	d108      	bne.n	80076ac <mat_exp+0x6c>
        for(j=0; j<n; ++j) {
 800769a:	3701      	adds	r7, #1
 800769c:	3604      	adds	r6, #4
 800769e:	42af      	cmp	r7, r5
 80076a0:	d1ef      	bne.n	8007682 <mat_exp+0x42>
    for(i=0; i<n; ++i)
 80076a2:	f109 0901 	add.w	r9, r9, #1
 80076a6:	f108 0824 	add.w	r8, r8, #36	; 0x24
 80076aa:	e7d8      	b.n	800765e <mat_exp+0x1e>
                PHI[i][j] += F[i][l] * F[l][j] * 0.5;
 80076ac:	9b01      	ldr	r3, [sp, #4]
 80076ae:	ed5b 7a09 	vldr	s15, [fp, #-36]	; 0xffffffdc
 80076b2:	ecb3 7a01 	vldmia	r3!, {s14}
 80076b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076ba:	9301      	str	r3, [sp, #4]
 80076bc:	ee17 0a90 	vmov	r0, s15
 80076c0:	f7f8 ff0a 	bl	80004d8 <__aeabi_f2d>
 80076c4:	2200      	movs	r2, #0
 80076c6:	4b1b      	ldr	r3, [pc, #108]	; (8007734 <mat_exp+0xf4>)
 80076c8:	f7f8 ff5a 	bl	8000580 <__aeabi_dmul>
 80076cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80076d0:	6830      	ldr	r0, [r6, #0]
 80076d2:	f7f8 ff01 	bl	80004d8 <__aeabi_f2d>
 80076d6:	4602      	mov	r2, r0
 80076d8:	460b      	mov	r3, r1
 80076da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076de:	f7f8 fd9d 	bl	800021c <__adddf3>
 80076e2:	f7f9 fa25 	bl	8000b30 <__aeabi_d2f>
 80076e6:	6030      	str	r0, [r6, #0]
 80076e8:	e7d1      	b.n	800768e <mat_exp+0x4e>
 80076ea:	2324      	movs	r3, #36	; 0x24
 80076ec:	fb03 4609 	mla	r6, r3, r9, r4
 80076f0:	9b02      	ldr	r3, [sp, #8]
 80076f2:	4443      	add	r3, r8
 80076f4:	9303      	str	r3, [sp, #12]
    for(i=0; i<n; ++i)
 80076f6:	2700      	movs	r7, #0
 80076f8:	e7d1      	b.n	800769e <mat_exp+0x5e>
 80076fa:	fb06 f302 	mul.w	r3, r6, r2
 80076fe:	18e0      	adds	r0, r4, r3
    for(i=0; i<n; i++)
 8007700:	2100      	movs	r1, #0
 8007702:	4453      	add	r3, sl
            PHI[i][j]+=F[i][j];
 8007704:	ecb3 7a01 	vldmia	r3!, {s14}
 8007708:	edd0 7a00 	vldr	s15, [r0]
        for(j=0; j<n; j++)
 800770c:	3101      	adds	r1, #1
            PHI[i][j]+=F[i][j];
 800770e:	ee77 7a87 	vadd.f32	s15, s15, s14
        for(j=0; j<n; j++)
 8007712:	428d      	cmp	r5, r1
            PHI[i][j]+=F[i][j];
 8007714:	ece0 7a01 	vstmia	r0!, {s15}
        for(j=0; j<n; j++)
 8007718:	d1f4      	bne.n	8007704 <mat_exp+0xc4>
    for(i=0; i<n; i++)
 800771a:	3201      	adds	r2, #1
 800771c:	e7a3      	b.n	8007666 <mat_exp+0x26>
        PHI[i][i]+=1;
 800771e:	ed54 7a0a 	vldr	s15, [r4, #-40]	; 0xffffffd8
 8007722:	ee77 7a87 	vadd.f32	s15, s15, s14
    for(i=0; i<n; i++)
 8007726:	3301      	adds	r3, #1
        PHI[i][i]+=1;
 8007728:	ed44 7a0a 	vstr	s15, [r4, #-40]	; 0xffffffd8
 800772c:	e7a0      	b.n	8007670 <mat_exp+0x30>
 800772e:	bf00      	nop
 8007730:	00000000 	.word	0x00000000
 8007734:	3fe00000 	.word	0x3fe00000

08007738 <ekf_init>:
  }

void ekf_init(void * v, int n, int m)
{
 8007738:	b530      	push	{r4, r5, lr}
 800773a:	460c      	mov	r4, r1
 800773c:	b093      	sub	sp, #76	; 0x4c
 800773e:	4615      	mov	r5, r2
    ptr++;
    *ptr = m;

    /* unpack rest of incoming structure for initlization */
    ekf_t ekf;
    unpack(v, &ekf, n, m);
 8007740:	4613      	mov	r3, r2
    *ptr = m;
 8007742:	e880 0030 	stmia.w	r0, {r4, r5}
    unpack(v, &ekf, n, m);
 8007746:	460a      	mov	r2, r1
 8007748:	4669      	mov	r1, sp
 800774a:	f7ff ff49 	bl	80075e0 <unpack>

    /* zero-out matrices */
    zeros(ekf.P, n, n);
 800774e:	4622      	mov	r2, r4
 8007750:	4621      	mov	r1, r4
 8007752:	9801      	ldr	r0, [sp, #4]
 8007754:	f7ff fed2 	bl	80074fc <zeros>
    zeros(ekf.Q, n, n);
 8007758:	4622      	mov	r2, r4
 800775a:	4621      	mov	r1, r4
 800775c:	9802      	ldr	r0, [sp, #8]
 800775e:	f7ff fecd 	bl	80074fc <zeros>
    zeros(ekf.R, m, m);
 8007762:	462a      	mov	r2, r5
 8007764:	4629      	mov	r1, r5
 8007766:	9803      	ldr	r0, [sp, #12]
 8007768:	f7ff fec8 	bl	80074fc <zeros>
    zeros(ekf.G, n, m);
 800776c:	462a      	mov	r2, r5
 800776e:	4621      	mov	r1, r4
 8007770:	9804      	ldr	r0, [sp, #16]
 8007772:	f7ff fec3 	bl	80074fc <zeros>
    zeros(ekf.F, n, n);
 8007776:	4622      	mov	r2, r4
 8007778:	4621      	mov	r1, r4
 800777a:	9805      	ldr	r0, [sp, #20]
 800777c:	f7ff febe 	bl	80074fc <zeros>
    zeros(ekf.H, m, n);
 8007780:	4622      	mov	r2, r4
 8007782:	4629      	mov	r1, r5
 8007784:	9806      	ldr	r0, [sp, #24]
 8007786:	f7ff feb9 	bl	80074fc <zeros>
}
 800778a:	b013      	add	sp, #76	; 0x4c
 800778c:	bd30      	pop	{r4, r5, pc}
	...

08007790 <ekf_step>:

int ekf_step(void * v, float * z)
{        
 8007790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    /* unpack incoming structure */

    int * ptr = (int *)v;
    int n = *ptr;
    ptr++;
    int m = *ptr;
 8007794:	e890 0810 	ldmia.w	r0, {r4, fp}
{        
 8007798:	b09f      	sub	sp, #124	; 0x7c

    ekf_t ekf;
    unpack(v, &ekf, n, m); 
 800779a:	465b      	mov	r3, fp
{        
 800779c:	910a      	str	r1, [sp, #40]	; 0x28
    unpack(v, &ekf, n, m); 
 800779e:	4622      	mov	r2, r4
 80077a0:	a90c      	add	r1, sp, #48	; 0x30
 80077a2:	f7ff ff1d 	bl	80075e0 <unpack>
 
    /* P_k = F_{k-1} P_{k-1} F^T_{k-1} + Q_{k-1} */
    mulmat(ekf.F, ekf.P, ekf.tmp0, n, n, n);
 80077a6:	4623      	mov	r3, r4
 80077a8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80077aa:	990d      	ldr	r1, [sp, #52]	; 0x34
 80077ac:	9811      	ldr	r0, [sp, #68]	; 0x44
 80077ae:	9401      	str	r4, [sp, #4]
 80077b0:	9400      	str	r4, [sp, #0]
 80077b2:	f7ff fead 	bl	8007510 <mulmat>
    transpose(ekf.F, ekf.Ft, n, n);
 80077b6:	4623      	mov	r3, r4
 80077b8:	4622      	mov	r2, r4
 80077ba:	9914      	ldr	r1, [sp, #80]	; 0x50
 80077bc:	9811      	ldr	r0, [sp, #68]	; 0x44
 80077be:	f7ff fedb 	bl	8007578 <transpose>
    mulmat(ekf.tmp0, ekf.Ft, ekf.Pp, n, n, n);
 80077c2:	4623      	mov	r3, r4
 80077c4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80077c6:	9914      	ldr	r1, [sp, #80]	; 0x50
 80077c8:	9818      	ldr	r0, [sp, #96]	; 0x60
 80077ca:	9401      	str	r4, [sp, #4]
 80077cc:	9400      	str	r4, [sp, #0]
 80077ce:	f7ff fe9f 	bl	8007510 <mulmat>
    accum(ekf.Pp, ekf.Q, n, n);
 80077d2:	4623      	mov	r3, r4
 80077d4:	4622      	mov	r2, r4
 80077d6:	990e      	ldr	r1, [sp, #56]	; 0x38
 80077d8:	9815      	ldr	r0, [sp, #84]	; 0x54
 80077da:	f7ff fee8 	bl	80075ae <accum>

    /* G_k = P_k H^T_k (H_k P_k H^T_k + R)^{-1} */
    transpose(ekf.H, ekf.Ht, m, n);
 80077de:	4623      	mov	r3, r4
 80077e0:	465a      	mov	r2, fp
 80077e2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80077e4:	9812      	ldr	r0, [sp, #72]	; 0x48
 80077e6:	f7ff fec7 	bl	8007578 <transpose>
    mulmat(ekf.Pp, ekf.Ht, ekf.tmp1, n, n, m);
 80077ea:	4623      	mov	r3, r4
 80077ec:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80077ee:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80077f0:	9815      	ldr	r0, [sp, #84]	; 0x54
 80077f2:	e88d 0810 	stmia.w	sp, {r4, fp}
 80077f6:	f7ff fe8b 	bl	8007510 <mulmat>
    mulmat(ekf.H, ekf.Pp, ekf.tmp2, m, n, n);
 80077fa:	465b      	mov	r3, fp
 80077fc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80077fe:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007800:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007802:	9401      	str	r4, [sp, #4]
 8007804:	9400      	str	r4, [sp, #0]
 8007806:	f7ff fe83 	bl	8007510 <mulmat>
    mulmat(ekf.tmp2, ekf.Ht, ekf.tmp3, m, n, m);
 800780a:	465b      	mov	r3, fp
 800780c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800780e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007810:	981a      	ldr	r0, [sp, #104]	; 0x68
 8007812:	e88d 0810 	stmia.w	sp, {r4, fp}
 8007816:	f7ff fe7b 	bl	8007510 <mulmat>
    accum(ekf.tmp3, ekf.R, m, m);
 800781a:	465b      	mov	r3, fp
 800781c:	465a      	mov	r2, fp
 800781e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007820:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007822:	f7ff fec4 	bl	80075ae <accum>
    if (cholsl(ekf.tmp3, ekf.tmp4, ekf.tmp5, m)) return 1;
 8007826:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800782a:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800782c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800782e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007832:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007836:	4642      	mov	r2, r8
    for (i = 0; i < n; i++) 
 8007838:	2100      	movs	r1, #0
 800783a:	458b      	cmp	fp, r1
 800783c:	dc4a      	bgt.n	80078d4 <ekf_step+0x144>
 800783e:	f10a 0304 	add.w	r3, sl, #4
 8007842:	9307      	str	r3, [sp, #28]
 8007844:	f10b 0301 	add.w	r3, fp, #1
 8007848:	9602      	str	r6, [sp, #8]
 800784a:	9305      	str	r3, [sp, #20]
 800784c:	4642      	mov	r2, r8
 800784e:	f8cd 8010 	str.w	r8, [sp, #16]
 8007852:	4647      	mov	r7, r8
 8007854:	2500      	movs	r5, #0
    for (i = 0; i < n; i++) {
 8007856:	45ab      	cmp	fp, r5
 8007858:	dc48      	bgt.n	80078ec <ekf_step+0x15c>
 800785a:	f10a 0304 	add.w	r3, sl, #4
 800785e:	9306      	str	r3, [sp, #24]
 8007860:	9b05      	ldr	r3, [sp, #20]
 8007862:	eba3 030b 	sub.w	r3, r3, fp
 8007866:	009b      	lsls	r3, r3, #2
 8007868:	2100      	movs	r1, #0
 800786a:	9307      	str	r3, [sp, #28]
 800786c:	4642      	mov	r2, r8
 800786e:	465f      	mov	r7, fp
 8007870:	460b      	mov	r3, r1
        a[i*n+i] = 1 / p[i];
 8007872:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    for (i = 0; i < n; i++) {
 8007876:	459b      	cmp	fp, r3
 8007878:	dc79      	bgt.n	800796e <ekf_step+0x1de>
 800787a:	f10a 0304 	add.w	r3, sl, #4
 800787e:	9306      	str	r3, [sp, #24]
 8007880:	eb08 000a 	add.w	r0, r8, sl
 8007884:	4641      	mov	r1, r8
 8007886:	2200      	movs	r2, #0
            a[i*n+j] = 0.0;
 8007888:	2500      	movs	r5, #0
    for (i = 0; i < n; i++) {
 800788a:	4593      	cmp	fp, r2
 800788c:	f300 80a5 	bgt.w	80079da <ekf_step+0x24a>
 8007890:	9a05      	ldr	r2, [sp, #20]
 8007892:	f8cd 8010 	str.w	r8, [sp, #16]
 8007896:	f06f 0303 	mvn.w	r3, #3
 800789a:	4353      	muls	r3, r2
 800789c:	9307      	str	r3, [sp, #28]
 800789e:	3304      	adds	r3, #4
 80078a0:	9308      	str	r3, [sp, #32]
 80078a2:	0093      	lsls	r3, r2, #2
 80078a4:	ebaa 0208 	sub.w	r2, sl, r8
 80078a8:	9908      	ldr	r1, [sp, #32]
 80078aa:	9309      	str	r3, [sp, #36]	; 0x24
 80078ac:	3204      	adds	r2, #4
 80078ae:	4643      	mov	r3, r8
 80078b0:	9105      	str	r1, [sp, #20]
 80078b2:	f04f 0900 	mov.w	r9, #0
 80078b6:	920b      	str	r2, [sp, #44]	; 0x2c
    for (i = 0; i < n; i++) {
 80078b8:	45cb      	cmp	fp, r9
 80078ba:	f300 8099 	bgt.w	80079f0 <ekf_step+0x260>
 80078be:	f10a 0504 	add.w	r5, sl, #4
 80078c2:	4640      	mov	r0, r8
 80078c4:	2300      	movs	r3, #0
    for (i = 0; i < n; i++) {
 80078c6:	459b      	cmp	fp, r3
 80078c8:	f340 815a 	ble.w	8007b80 <ekf_step+0x3f0>
 80078cc:	eb08 0183 	add.w	r1, r8, r3, lsl #2
 80078d0:	9a03      	ldr	r2, [sp, #12]
 80078d2:	e0dd      	b.n	8007a90 <ekf_step+0x300>
 80078d4:	eb03 050a 	add.w	r5, r3, sl
    for (i = 0; i < n; i++) 
 80078d8:	4610      	mov	r0, r2
            a[i*n+j] = A[i*n+j];
 80078da:	f853 7b04 	ldr.w	r7, [r3], #4
 80078de:	f840 7b04 	str.w	r7, [r0], #4
        for (j = 0; j < n; j++) 
 80078e2:	42ab      	cmp	r3, r5
 80078e4:	d1f9      	bne.n	80078da <ekf_step+0x14a>
    for (i = 0; i < n; i++) 
 80078e6:	3101      	adds	r1, #1
 80078e8:	4452      	add	r2, sl
 80078ea:	e7a6      	b.n	800783a <ekf_step+0xaa>
    for (i = 0; i < n; i++) {
 80078ec:	4691      	mov	r9, r2
 80078ee:	9706      	str	r7, [sp, #24]
 80078f0:	462b      	mov	r3, r5
            sum = a[i*n+j];
 80078f2:	9906      	ldr	r1, [sp, #24]
 80078f4:	ecf1 7a01 	vldmia	r1!, {s15}
 80078f8:	46ce      	mov	lr, r9
 80078fa:	9106      	str	r1, [sp, #24]
 80078fc:	4639      	mov	r1, r7
            for (k = i - 1; k >= 0; k--) {
 80078fe:	9804      	ldr	r0, [sp, #16]
 8007900:	4281      	cmp	r1, r0
 8007902:	d126      	bne.n	8007952 <ekf_step+0x1c2>
            if (i == j) {
 8007904:	429d      	cmp	r5, r3
 8007906:	d12b      	bne.n	8007960 <ekf_step+0x1d0>
                if (sum <= 0) {
 8007908:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800790c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007910:	9209      	str	r2, [sp, #36]	; 0x24
 8007912:	9308      	str	r3, [sp, #32]
 8007914:	f240 8132 	bls.w	8007b7c <ekf_step+0x3ec>
                p[i] = sqrt(sum);
 8007918:	ee17 0a90 	vmov	r0, s15
 800791c:	f7f8 fddc 	bl	80004d8 <__aeabi_f2d>
 8007920:	ec41 0b10 	vmov	d0, r0, r1
 8007924:	f000 ff54 	bl	80087d0 <sqrt>
 8007928:	ec51 0b10 	vmov	r0, r1, d0
 800792c:	f7f9 f900 	bl	8000b30 <__aeabi_d2f>
 8007930:	9b08      	ldr	r3, [sp, #32]
 8007932:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007934:	6030      	str	r0, [r6, #0]
        for (j = i; j < n; j++) {
 8007936:	3301      	adds	r3, #1
 8007938:	459b      	cmp	fp, r3
 800793a:	44d1      	add	r9, sl
 800793c:	d1d9      	bne.n	80078f2 <ekf_step+0x162>
 800793e:	9b07      	ldr	r3, [sp, #28]
 8007940:	441f      	add	r7, r3
 8007942:	9b04      	ldr	r3, [sp, #16]
 8007944:	4453      	add	r3, sl
 8007946:	9304      	str	r3, [sp, #16]
 8007948:	9b07      	ldr	r3, [sp, #28]
    for (i = 0; i < n; i++) {
 800794a:	3501      	adds	r5, #1
 800794c:	3604      	adds	r6, #4
 800794e:	441a      	add	r2, r3
 8007950:	e781      	b.n	8007856 <ekf_step+0xc6>
                sum -= a[i*n+k] * a[j*n+k];
 8007952:	ed71 6a01 	vldmdb	r1!, {s13}
 8007956:	ed3e 7a01 	vldmdb	lr!, {s14}
 800795a:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800795e:	e7ce      	b.n	80078fe <ekf_step+0x16e>
                a[j*n+i] = sum / p[i];
 8007960:	edd6 6a00 	vldr	s13, [r6]
 8007964:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007968:	ed89 7a00 	vstr	s14, [r9]
 800796c:	e7e3      	b.n	8007936 <ekf_step+0x1a6>
        a[i*n+i] = 1 / p[i];
 800796e:	9802      	ldr	r0, [sp, #8]
 8007970:	ecf0 6a01 	vldmia	r0!, {s13}
 8007974:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007978:	9002      	str	r0, [sp, #8]
        for (j = i + 1; j < n; j++) {
 800797a:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800797e:	1c58      	adds	r0, r3, #1
 8007980:	9004      	str	r0, [sp, #16]
 8007982:	463d      	mov	r5, r7
 8007984:	4606      	mov	r6, r0
        a[i*n+i] = 1 / p[i];
 8007986:	edc2 7a00 	vstr	s15, [r2]
        for (j = i + 1; j < n; j++) {
 800798a:	45b3      	cmp	fp, r6
 800798c:	d01e      	beq.n	80079cc <ekf_step+0x23c>
 800798e:	18e8      	adds	r0, r5, r3
 8007990:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8007994:	4694      	mov	ip, r2
 8007996:	469e      	mov	lr, r3
 8007998:	eddf 7a81 	vldr	s15, [pc, #516]	; 8007ba0 <ekf_step+0x410>
 800799c:	e008      	b.n	80079b0 <ekf_step+0x220>
                sum -= a[j*n+k] * a[k*n+i];
 800799e:	eddc 6a00 	vldr	s13, [ip]
 80079a2:	ecb0 6a01 	vldmia	r0!, {s12}
 80079a6:	eee6 7a66 	vfms.f32	s15, s12, s13
            for (k = i; k < j; k++) {
 80079aa:	f10e 0e01 	add.w	lr, lr, #1
 80079ae:	44d4      	add	ip, sl
 80079b0:	4576      	cmp	r6, lr
 80079b2:	dcf4      	bgt.n	800799e <ekf_step+0x20e>
            a[j*n+i] = sum / p[j];
 80079b4:	ecb9 6a01 	vldmia	r9!, {s12}
 80079b8:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80079bc:	eb01 0085 	add.w	r0, r1, r5, lsl #2
 80079c0:	4440      	add	r0, r8
        for (j = i + 1; j < n; j++) {
 80079c2:	3601      	adds	r6, #1
 80079c4:	445d      	add	r5, fp
            a[j*n+i] = sum / p[j];
 80079c6:	edc0 6a00 	vstr	s13, [r0]
 80079ca:	e7de      	b.n	800798a <ekf_step+0x1fa>
 80079cc:	9b06      	ldr	r3, [sp, #24]
 80079ce:	441a      	add	r2, r3
 80079d0:	9b07      	ldr	r3, [sp, #28]
 80079d2:	445f      	add	r7, fp
 80079d4:	4419      	add	r1, r3
    for (i = 0; i < n; i++) {
 80079d6:	9b04      	ldr	r3, [sp, #16]
 80079d8:	e74d      	b.n	8007876 <ekf_step+0xe6>
        for (j = i + 1; j < n; j++) {
 80079da:	3201      	adds	r2, #1
 80079dc:	460b      	mov	r3, r1
 80079de:	3304      	adds	r3, #4
 80079e0:	4283      	cmp	r3, r0
 80079e2:	d103      	bne.n	80079ec <ekf_step+0x25c>
 80079e4:	9b06      	ldr	r3, [sp, #24]
 80079e6:	4450      	add	r0, sl
 80079e8:	4419      	add	r1, r3
 80079ea:	e74e      	b.n	800788a <ekf_step+0xfa>
            a[i*n+j] = 0.0;
 80079ec:	601d      	str	r5, [r3, #0]
 80079ee:	e7f6      	b.n	80079de <ekf_step+0x24e>
        a[i*n+i] *= a[i*n+i];
 80079f0:	edd3 7a00 	vldr	s15, [r3]
 80079f4:	ee67 7aa7 	vmul.f32	s15, s15, s15
        for (k = i + 1; k < n; k++) {
 80079f8:	f109 0901 	add.w	r9, r9, #1
 80079fc:	eb03 000a 	add.w	r0, r3, sl
        a[i*n+i] *= a[i*n+i];
 8007a00:	edc3 7a00 	vstr	s15, [r3]
        for (k = i + 1; k < n; k++) {
 8007a04:	4601      	mov	r1, r0
 8007a06:	464a      	mov	r2, r9
 8007a08:	4593      	cmp	fp, r2
 8007a0a:	d114      	bne.n	8007a36 <ekf_step+0x2a6>
 8007a0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a0e:	9f05      	ldr	r7, [sp, #20]
 8007a10:	9d04      	ldr	r5, [sp, #16]
 8007a12:	f8cd 9008 	str.w	r9, [sp, #8]
 8007a16:	eb01 0e03 	add.w	lr, r1, r3
        for (j = i + 1; j < n; j++) {
 8007a1a:	9902      	ldr	r1, [sp, #8]
 8007a1c:	428a      	cmp	r2, r1
 8007a1e:	d115      	bne.n	8007a4c <ekf_step+0x2bc>
 8007a20:	9a04      	ldr	r2, [sp, #16]
 8007a22:	9906      	ldr	r1, [sp, #24]
 8007a24:	440a      	add	r2, r1
 8007a26:	9204      	str	r2, [sp, #16]
 8007a28:	9907      	ldr	r1, [sp, #28]
 8007a2a:	9a05      	ldr	r2, [sp, #20]
 8007a2c:	440a      	add	r2, r1
 8007a2e:	9205      	str	r2, [sp, #20]
 8007a30:	9a06      	ldr	r2, [sp, #24]
 8007a32:	4413      	add	r3, r2
 8007a34:	e740      	b.n	80078b8 <ekf_step+0x128>
            a[i*n+i] += a[k*n+i] * a[k*n+i];
 8007a36:	ed91 7a00 	vldr	s14, [r1]
 8007a3a:	edd3 7a00 	vldr	s15, [r3]
 8007a3e:	eee7 7a07 	vfma.f32	s15, s14, s14
        for (k = i + 1; k < n; k++) {
 8007a42:	3201      	adds	r2, #1
 8007a44:	4451      	add	r1, sl
            a[i*n+i] += a[k*n+i] * a[k*n+i];
 8007a46:	edc3 7a00 	vstr	s15, [r3]
 8007a4a:	e7dd      	b.n	8007a08 <ekf_step+0x278>
        for (j = i + 1; j < n; j++) {
 8007a4c:	f8dd c008 	ldr.w	ip, [sp, #8]
 8007a50:	4606      	mov	r6, r0
                a[i*n+j] += a[k*n+i] * a[k*n+j];
 8007a52:	19f1      	adds	r1, r6, r7
 8007a54:	4471      	add	r1, lr
 8007a56:	edd6 6a00 	vldr	s13, [r6]
 8007a5a:	ed91 7a00 	vldr	s14, [r1]
 8007a5e:	edd5 7a01 	vldr	s15, [r5, #4]
 8007a62:	eee6 7a87 	vfma.f32	s15, s13, s14
            for (k = j; k < n; k++) {
 8007a66:	f10c 0c01 	add.w	ip, ip, #1
 8007a6a:	4562      	cmp	r2, ip
 8007a6c:	4456      	add	r6, sl
                a[i*n+j] += a[k*n+i] * a[k*n+j];
 8007a6e:	edc5 7a01 	vstr	s15, [r5, #4]
            for (k = j; k < n; k++) {
 8007a72:	d1ee      	bne.n	8007a52 <ekf_step+0x2c2>
        for (j = i + 1; j < n; j++) {
 8007a74:	9902      	ldr	r1, [sp, #8]
 8007a76:	3101      	adds	r1, #1
 8007a78:	9102      	str	r1, [sp, #8]
 8007a7a:	9908      	ldr	r1, [sp, #32]
 8007a7c:	440f      	add	r7, r1
 8007a7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a80:	4450      	add	r0, sl
 8007a82:	3504      	adds	r5, #4
 8007a84:	448e      	add	lr, r1
 8007a86:	e7c8      	b.n	8007a1a <ekf_step+0x28a>
            a[i*n+j] = a[j*n+i];
 8007a88:	680e      	ldr	r6, [r1, #0]
 8007a8a:	f842 6b04 	str.w	r6, [r2], #4
 8007a8e:	4451      	add	r1, sl
        for (j = 0; j < i; j++) {
 8007a90:	4282      	cmp	r2, r0
 8007a92:	d1f9      	bne.n	8007a88 <ekf_step+0x2f8>
 8007a94:	9a03      	ldr	r2, [sp, #12]
 8007a96:	4452      	add	r2, sl
    for (i = 0; i < n; i++) {
 8007a98:	3301      	adds	r3, #1
 8007a9a:	9203      	str	r2, [sp, #12]
 8007a9c:	4428      	add	r0, r5
 8007a9e:	e712      	b.n	80078c6 <ekf_step+0x136>
        c[j] = a[j] - b[j];
 8007aa0:	ecf3 7a01 	vldmia	r3!, {s15}
 8007aa4:	ecb0 7a01 	vldmia	r0!, {s14}
 8007aa8:	ee77 7ac7 	vsub.f32	s15, s15, s14
    for(j=0; j<n; ++j)
 8007aac:	3201      	adds	r2, #1
        c[j] = a[j] - b[j];
 8007aae:	ece1 7a01 	vstmia	r1!, {s15}
    for(j=0; j<n; ++j)
 8007ab2:	4593      	cmp	fp, r2
 8007ab4:	dcf4      	bgt.n	8007aa0 <ekf_step+0x310>
    mulmat(ekf.tmp1, ekf.tmp4, ekf.G, n, m, m);

    /* \hat{x}_k = \hat{x_k} + G_k(z_k - h(\hat{x}_k)) */
    sub(z, ekf.hx, ekf.tmp5, m);
    mulvec(ekf.G, ekf.tmp5, ekf.tmp2, n, m);
 8007ab6:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007ab8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007aba:	4605      	mov	r5, r0
 8007abc:	4613      	mov	r3, r2
    for(i=0; i<m; ++i) {
 8007abe:	2100      	movs	r1, #0
        y[i] = 0;
 8007ac0:	f04f 0800 	mov.w	r8, #0
    for(i=0; i<m; ++i) {
 8007ac4:	428c      	cmp	r4, r1
 8007ac6:	dc24      	bgt.n	8007b12 <ekf_step+0x382>
 8007ac8:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007aca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    for(j=0; j<n; ++j)
 8007acc:	2300      	movs	r3, #0
 8007ace:	429c      	cmp	r4, r3
 8007ad0:	dc36      	bgt.n	8007b40 <ekf_step+0x3b0>
    add(ekf.fx, ekf.tmp2, ekf.x, n);

    /* P_k = (I - G_k H_k) P_k */
    mulmat(ekf.G, ekf.H, ekf.tmp0, n, m, n);
 8007ad2:	4623      	mov	r3, r4
 8007ad4:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007ad6:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007ad8:	9401      	str	r4, [sp, #4]
 8007ada:	f8cd b000 	str.w	fp, [sp]
 8007ade:	f7ff fd17 	bl	8007510 <mulmat>
    negate(ekf.tmp0, n, n);
 8007ae2:	9818      	ldr	r0, [sp, #96]	; 0x60
 8007ae4:	00a1      	lsls	r1, r4, #2
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	4603      	mov	r3, r0
    for(i=0; i<m; ++i)
 8007aea:	2500      	movs	r5, #0
 8007aec:	42ac      	cmp	r4, r5
 8007aee:	dc31      	bgt.n	8007b54 <ekf_step+0x3c4>
 8007af0:	3104      	adds	r1, #4
 8007af2:	2300      	movs	r3, #0
        a[i*n+i] += 1;
 8007af4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    for (i=0; i<n; ++i)
 8007af8:	429c      	cmp	r4, r3
 8007afa:	dc36      	bgt.n	8007b6a <ekf_step+0x3da>
    mat_addeye(ekf.tmp0, n);
    mulmat(ekf.tmp0, ekf.Pp, ekf.P, n, n, n);
 8007afc:	9401      	str	r4, [sp, #4]
 8007afe:	9400      	str	r4, [sp, #0]
 8007b00:	4623      	mov	r3, r4
 8007b02:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b04:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007b06:	f7ff fd03 	bl	8007510 <mulmat>

    /* success */
    return 0;
 8007b0a:	2000      	movs	r0, #0
}
 8007b0c:	b01f      	add	sp, #124	; 0x7c
 8007b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        y[i] = 0;
 8007b12:	f8c3 8000 	str.w	r8, [r3]
 8007b16:	46ac      	mov	ip, r5
 8007b18:	46be      	mov	lr, r7
        for(j=0; j<n; ++j)
 8007b1a:	2600      	movs	r6, #0
 8007b1c:	45b3      	cmp	fp, r6
 8007b1e:	dc03      	bgt.n	8007b28 <ekf_step+0x398>
    for(i=0; i<m; ++i) {
 8007b20:	3101      	adds	r1, #1
 8007b22:	4455      	add	r5, sl
 8007b24:	3304      	adds	r3, #4
 8007b26:	e7cd      	b.n	8007ac4 <ekf_step+0x334>
            y[i] += x[j] * a[i*n+j];
 8007b28:	ecfe 6a01 	vldmia	lr!, {s13}
 8007b2c:	ecbc 7a01 	vldmia	ip!, {s14}
 8007b30:	edd3 7a00 	vldr	s15, [r3]
 8007b34:	eee6 7a87 	vfma.f32	s15, s13, s14
        for(j=0; j<n; ++j)
 8007b38:	3601      	adds	r6, #1
            y[i] += x[j] * a[i*n+j];
 8007b3a:	edc3 7a00 	vstr	s15, [r3]
 8007b3e:	e7ed      	b.n	8007b1c <ekf_step+0x38c>
        c[j] = a[j] + b[j];
 8007b40:	ecf1 7a01 	vldmia	r1!, {s15}
 8007b44:	ecb2 7a01 	vldmia	r2!, {s14}
 8007b48:	ee77 7a87 	vadd.f32	s15, s15, s14
    for(j=0; j<n; ++j)
 8007b4c:	3301      	adds	r3, #1
        c[j] = a[j] + b[j];
 8007b4e:	ece5 7a01 	vstmia	r5!, {s15}
 8007b52:	e7bc      	b.n	8007ace <ekf_step+0x33e>
 8007b54:	18ce      	adds	r6, r1, r3
            a[i*n+j] = -a[i*n+j];
 8007b56:	edd3 7a00 	vldr	s15, [r3]
 8007b5a:	eef1 7a67 	vneg.f32	s15, s15
 8007b5e:	ece3 7a01 	vstmia	r3!, {s15}
        for(j=0; j<n; ++j)
 8007b62:	429e      	cmp	r6, r3
 8007b64:	d1f7      	bne.n	8007b56 <ekf_step+0x3c6>
    for(i=0; i<m; ++i)
 8007b66:	3501      	adds	r5, #1
 8007b68:	e7c0      	b.n	8007aec <ekf_step+0x35c>
        a[i*n+i] += 1;
 8007b6a:	edd2 7a00 	vldr	s15, [r2]
 8007b6e:	ee77 7a87 	vadd.f32	s15, s15, s14
    for (i=0; i<n; ++i)
 8007b72:	3301      	adds	r3, #1
        a[i*n+i] += 1;
 8007b74:	edc2 7a00 	vstr	s15, [r2]
 8007b78:	440a      	add	r2, r1
 8007b7a:	e7bd      	b.n	8007af8 <ekf_step+0x368>
    if (cholsl(ekf.tmp3, ekf.tmp4, ekf.tmp5, m)) return 1;
 8007b7c:	2001      	movs	r0, #1
 8007b7e:	e7c5      	b.n	8007b0c <ekf_step+0x37c>
    mulmat(ekf.tmp1, ekf.tmp4, ekf.G, n, m, m);
 8007b80:	4623      	mov	r3, r4
 8007b82:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007b84:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007b86:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007b88:	f8cd b004 	str.w	fp, [sp, #4]
 8007b8c:	f8cd b000 	str.w	fp, [sp]
 8007b90:	f7ff fcbe 	bl	8007510 <mulmat>
 8007b94:	9f1d      	ldr	r7, [sp, #116]	; 0x74
 8007b96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b98:	9817      	ldr	r0, [sp, #92]	; 0x5c
    sub(z, ekf.hx, ekf.tmp5, m);
 8007b9a:	4639      	mov	r1, r7
    for(j=0; j<n; ++j)
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	e788      	b.n	8007ab2 <ekf_step+0x322>
 8007ba0:	00000000 	.word	0x00000000

08007ba4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007ba4:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ba6:	4b0f      	ldr	r3, [pc, #60]	; (8007be4 <HAL_MspInit+0x40>)
 8007ba8:	2200      	movs	r2, #0
 8007baa:	9200      	str	r2, [sp, #0]
 8007bac:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8007bae:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8007bb2:	6459      	str	r1, [r3, #68]	; 0x44
 8007bb4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8007bb6:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8007bba:	9100      	str	r1, [sp, #0]
 8007bbc:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007bbe:	9201      	str	r2, [sp, #4]
 8007bc0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8007bc2:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8007bc6:	6419      	str	r1, [r3, #64]	; 0x40
 8007bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007bce:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007bd0:	210f      	movs	r1, #15
 8007bd2:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8007bd6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007bd8:	f7f9 fc1c 	bl	8001414 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007bdc:	b003      	add	sp, #12
 8007bde:	f85d fb04 	ldr.w	pc, [sp], #4
 8007be2:	bf00      	nop
 8007be4:	40023800 	.word	0x40023800

08007be8 <NMI_Handler>:
 8007be8:	4770      	bx	lr

08007bea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007bea:	e7fe      	b.n	8007bea <HardFault_Handler>

08007bec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007bec:	e7fe      	b.n	8007bec <MemManage_Handler>

08007bee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007bee:	e7fe      	b.n	8007bee <BusFault_Handler>

08007bf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007bf0:	e7fe      	b.n	8007bf0 <UsageFault_Handler>

08007bf2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007bf2:	4770      	bx	lr

08007bf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007bf4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007bf6:	f7f9 f9b1 	bl	8000f5c <HAL_IncTick>
  osSystickHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007bfa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  osSystickHandler();
 8007bfe:	f7fc bd73 	b.w	80046e8 <osSystickHandler>
	...

08007c04 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8007c04:	4801      	ldr	r0, [pc, #4]	; (8007c0c <DMA1_Stream1_IRQHandler+0x8>)
 8007c06:	f7f9 bd3f 	b.w	8001688 <HAL_DMA_IRQHandler>
 8007c0a:	bf00      	nop
 8007c0c:	200048b0 	.word	0x200048b0

08007c10 <DMA1_Stream2_IRQHandler>:
void DMA1_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 8007c10:	4801      	ldr	r0, [pc, #4]	; (8007c18 <DMA1_Stream2_IRQHandler+0x8>)
 8007c12:	f7f9 bd39 	b.w	8001688 <HAL_DMA_IRQHandler>
 8007c16:	bf00      	nop
 8007c18:	2000453c 	.word	0x2000453c

08007c1c <DMA1_Stream4_IRQHandler>:
void DMA1_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8007c1c:	4801      	ldr	r0, [pc, #4]	; (8007c24 <DMA1_Stream4_IRQHandler+0x8>)
 8007c1e:	f7f9 bd33 	b.w	8001688 <HAL_DMA_IRQHandler>
 8007c22:	bf00      	nop
 8007c24:	20004950 	.word	0x20004950

08007c28 <SDIO_IRQHandler>:
void SDIO_IRQHandler(void)
{
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8007c28:	4801      	ldr	r0, [pc, #4]	; (8007c30 <SDIO_IRQHandler+0x8>)
 8007c2a:	f7fb b8e5 	b.w	8002df8 <HAL_SD_IRQHandler>
 8007c2e:	bf00      	nop
 8007c30:	200046a8 	.word	0x200046a8

08007c34 <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8007c34:	4801      	ldr	r0, [pc, #4]	; (8007c3c <DMA2_Stream3_IRQHandler+0x8>)
 8007c36:	f7f9 bd27 	b.w	8001688 <HAL_DMA_IRQHandler>
 8007c3a:	bf00      	nop
 8007c3c:	20004648 	.word	0x20004648

08007c40 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8007c40:	4801      	ldr	r0, [pc, #4]	; (8007c48 <DMA2_Stream6_IRQHandler+0x8>)
 8007c42:	f7f9 bd21 	b.w	8001688 <HAL_DMA_IRQHandler>
 8007c46:	bf00      	nop
 8007c48:	200045e8 	.word	0x200045e8

08007c4c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007c4c:	490f      	ldr	r1, [pc, #60]	; (8007c8c <SystemInit+0x40>)
 8007c4e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8007c52:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007c56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007c5a:	4b0d      	ldr	r3, [pc, #52]	; (8007c90 <SystemInit+0x44>)
 8007c5c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007c5e:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8007c60:	f042 0201 	orr.w	r2, r2, #1
 8007c64:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8007c66:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8007c68:	681a      	ldr	r2, [r3, #0]
 8007c6a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8007c6e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007c72:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007c74:	4a07      	ldr	r2, [pc, #28]	; (8007c94 <SystemInit+0x48>)
 8007c76:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007c78:	681a      	ldr	r2, [r3, #0]
 8007c7a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007c7e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007c80:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007c82:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007c86:	608b      	str	r3, [r1, #8]
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop
 8007c8c:	e000ed00 	.word	0xe000ed00
 8007c90:	40023800 	.word	0x40023800
 8007c94:	24003010 	.word	0x24003010

08007c98 <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim2);

}
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007c98:	b510      	push	{r4, lr}
 8007c9a:	b08c      	sub	sp, #48	; 0x30
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c9c:	2400      	movs	r4, #0
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8007c9e:	2214      	movs	r2, #20
 8007ca0:	2100      	movs	r1, #0
 8007ca2:	a807      	add	r0, sp, #28
 8007ca4:	f000 fcff 	bl	80086a6 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8007ca8:	2210      	movs	r2, #16
 8007caa:	4621      	mov	r1, r4
 8007cac:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007cae:	9401      	str	r4, [sp, #4]
 8007cb0:	9402      	str	r4, [sp, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8007cb2:	f000 fcf8 	bl	80086a6 <memset>

  htim3.Instance = TIM3;
 8007cb6:	481c      	ldr	r0, [pc, #112]	; (8007d28 <MX_TIM3_Init+0x90>)
 8007cb8:	4b1c      	ldr	r3, [pc, #112]	; (8007d2c <MX_TIM3_Init+0x94>)
  htim3.Init.Prescaler = 0;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007cba:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 0;
 8007cbc:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.Period = 0;
 8007cc0:	60c4      	str	r4, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007cc2:	6104      	str	r4, [r0, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8007cc4:	f7fb fbc2 	bl	800344c <HAL_TIM_Base_Init>
 8007cc8:	b108      	cbz	r0, 8007cce <MX_TIM3_Init+0x36>
  {
    Error_Handler();
 8007cca:	f7ff f996 	bl	8006ffa <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8007cce:	4816      	ldr	r0, [pc, #88]	; (8007d28 <MX_TIM3_Init+0x90>)
 8007cd0:	f7fb fbf0 	bl	80034b4 <HAL_TIM_IC_Init>
 8007cd4:	b108      	cbz	r0, 8007cda <MX_TIM3_Init+0x42>
  {
    Error_Handler();
 8007cd6:	f7ff f990 	bl	8006ffa <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8007cda:	2307      	movs	r3, #7
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8007cdc:	2400      	movs	r4, #0
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8007cde:	9307      	str	r3, [sp, #28]
  sSlaveConfig.TriggerFilter = 0;
  if (HAL_TIM_SlaveConfigSynchronization(&htim3, &sSlaveConfig) != HAL_OK)
 8007ce0:	a907      	add	r1, sp, #28
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8007ce2:	2350      	movs	r3, #80	; 0x50
  if (HAL_TIM_SlaveConfigSynchronization(&htim3, &sSlaveConfig) != HAL_OK)
 8007ce4:	4810      	ldr	r0, [pc, #64]	; (8007d28 <MX_TIM3_Init+0x90>)
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8007ce6:	9308      	str	r3, [sp, #32]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8007ce8:	9409      	str	r4, [sp, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 8007cea:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchronization(&htim3, &sSlaveConfig) != HAL_OK)
 8007cec:	f7fb fb2a 	bl	8003344 <HAL_TIM_SlaveConfigSynchronization>
 8007cf0:	b108      	cbz	r0, 8007cf6 <MX_TIM3_Init+0x5e>
  {
    Error_Handler();
 8007cf2:	f7ff f982 	bl	8006ffa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007cf6:	a901      	add	r1, sp, #4
 8007cf8:	480b      	ldr	r0, [pc, #44]	; (8007d28 <MX_TIM3_Init+0x90>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007cfa:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007cfc:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007cfe:	f7fb fd13 	bl	8003728 <HAL_TIMEx_MasterConfigSynchronization>
 8007d02:	b108      	cbz	r0, 8007d08 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8007d04:	f7ff f979 	bl	8006ffa <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8007d08:	2201      	movs	r2, #1
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8007d0a:	2300      	movs	r3, #0
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8007d0c:	9204      	str	r2, [sp, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
  sConfigIC.ICFilter = 0;
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8007d0e:	a903      	add	r1, sp, #12
 8007d10:	2204      	movs	r2, #4
 8007d12:	4805      	ldr	r0, [pc, #20]	; (8007d28 <MX_TIM3_Init+0x90>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8007d14:	9303      	str	r3, [sp, #12]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8007d16:	9305      	str	r3, [sp, #20]
  sConfigIC.ICFilter = 0;
 8007d18:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8007d1a:	f7fb fc1f 	bl	800355c <HAL_TIM_IC_ConfigChannel>
 8007d1e:	b108      	cbz	r0, 8007d24 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8007d20:	f7ff f96b 	bl	8006ffa <Error_Handler>
  }

}
 8007d24:	b00c      	add	sp, #48	; 0x30
 8007d26:	bd10      	pop	{r4, pc}
 8007d28:	200047fc 	.word	0x200047fc
 8007d2c:	40000400 	.word	0x40000400

08007d30 <MX_TIM8_Init>:
  HAL_TIM_MspPostInit(&htim5);

}
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8007d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d34:	b09c      	sub	sp, #112	; 0x70
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8007d36:	2214      	movs	r2, #20
 8007d38:	2100      	movs	r1, #0
 8007d3a:	a803      	add	r0, sp, #12
 8007d3c:	f000 fcb3 	bl	80086a6 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8007d40:	2418      	movs	r4, #24
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8007d42:	2220      	movs	r2, #32
 8007d44:	2100      	movs	r1, #0
 8007d46:	a814      	add	r0, sp, #80	; 0x50
  SET_BIT(RCC->APB2ENR, Periphs);
 8007d48:	4e50      	ldr	r6, [pc, #320]	; (8007e8c <MX_TIM8_Init+0x15c>)
  TIM_InitStruct.Prescaler = 1;
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
  TIM_InitStruct.Autoreload = LED_TIM_ARR;
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
  TIM_InitStruct.RepetitionCounter = 0;
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 8007d4a:	4d51      	ldr	r5, [pc, #324]	; (8007e90 <MX_TIM8_Init+0x160>)
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8007d4c:	4f51      	ldr	r7, [pc, #324]	; (8007e94 <MX_TIM8_Init+0x164>)
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8007d4e:	f000 fcaa 	bl	80086a6 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8007d52:	4622      	mov	r2, r4
 8007d54:	2100      	movs	r1, #0
 8007d56:	a808      	add	r0, sp, #32
 8007d58:	f000 fca5 	bl	80086a6 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d5c:	4622      	mov	r2, r4
 8007d5e:	2100      	movs	r1, #0
 8007d60:	a80e      	add	r0, sp, #56	; 0x38
 8007d62:	f000 fca0 	bl	80086a6 <memset>
 8007d66:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8007d68:	f043 0302 	orr.w	r3, r3, #2
 8007d6c:	6473      	str	r3, [r6, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8007d6e:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8007d70:	f003 0302 	and.w	r3, r3, #2
 8007d74:	9302      	str	r3, [sp, #8]
  TIM_InitStruct.Prescaler = 1;
 8007d76:	f04f 0801 	mov.w	r8, #1
  (void)tmpreg;
 8007d7a:	9b02      	ldr	r3, [sp, #8]
 8007d7c:	f8ad 800c 	strh.w	r8, [sp, #12]
  TIM_InitStruct.Autoreload = LED_TIM_ARR;
 8007d80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 8007d84:	a903      	add	r1, sp, #12
 8007d86:	4628      	mov	r0, r5
  TIM_InitStruct.Autoreload = LED_TIM_ARR;
 8007d88:	9305      	str	r3, [sp, #20]
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 8007d8a:	f7fc fa97 	bl	80042bc <LL_TIM_Init>
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8007d8e:	68ab      	ldr	r3, [r5, #8]
 8007d90:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007d94:	f023 0307 	bic.w	r3, r3, #7
 8007d98:	60ab      	str	r3, [r5, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007d9a:	69ab      	ldr	r3, [r5, #24]
 8007d9c:	f043 0308 	orr.w	r3, r3, #8
  LL_TIM_SetClockSource(TIM8, LL_TIM_CLOCKSOURCE_INTERNAL);
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH1);
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8007da0:	2400      	movs	r4, #0
 8007da2:	61ab      	str	r3, [r5, #24]
  TIM_OC_InitStruct.CompareValue = 0;
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8007da4:	aa14      	add	r2, sp, #80	; 0x50
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
 8007da6:	2370      	movs	r3, #112	; 0x70
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8007da8:	4641      	mov	r1, r8
 8007daa:	4628      	mov	r0, r5
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
 8007dac:	9314      	str	r3, [sp, #80]	; 0x50
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8007dae:	9415      	str	r4, [sp, #84]	; 0x54
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8007db0:	9416      	str	r4, [sp, #88]	; 0x58
  TIM_OC_InitStruct.CompareValue = 0;
 8007db2:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8007db4:	9418      	str	r4, [sp, #96]	; 0x60
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8007db6:	9419      	str	r4, [sp, #100]	; 0x64
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8007db8:	941a      	str	r4, [sp, #104]	; 0x68
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8007dba:	941b      	str	r4, [sp, #108]	; 0x6c
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8007dbc:	f7fc fae2 	bl	8004384 <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8007dc0:	69ab      	ldr	r3, [r5, #24]
 8007dc2:	f023 0304 	bic.w	r3, r3, #4
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007dc6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007dca:	61ab      	str	r3, [r5, #24]
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH1);
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH2);
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8007dcc:	aa14      	add	r2, sp, #80	; 0x50
 8007dce:	2110      	movs	r1, #16
 8007dd0:	4628      	mov	r0, r5
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8007dd2:	9415      	str	r4, [sp, #84]	; 0x54
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8007dd4:	9416      	str	r4, [sp, #88]	; 0x58
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8007dd6:	f7fc fad5 	bl	8004384 <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8007dda:	69ab      	ldr	r3, [r5, #24]
 8007ddc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007de0:	61ab      	str	r3, [r5, #24]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007de2:	687b      	ldr	r3, [r7, #4]
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH2);
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH3);
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8007de4:	9415      	str	r4, [sp, #84]	; 0x54
 8007de6:	f043 0308 	orr.w	r3, r3, #8
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8007dea:	aa14      	add	r2, sp, #80	; 0x50
 8007dec:	607b      	str	r3, [r7, #4]
 8007dee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007df2:	4628      	mov	r0, r5
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8007df4:	9416      	str	r4, [sp, #88]	; 0x58
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8007df6:	f7fc fac5 	bl	8004384 <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f023 0304 	bic.w	r3, r3, #4
 8007e00:	607b      	str	r3, [r7, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007e02:	686b      	ldr	r3, [r5, #4]
 8007e04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e08:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8007e0a:	68ab      	ldr	r3, [r5, #8]
 8007e0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e10:	60ab      	str	r3, [r5, #8]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
  TIM_BDTRInitStruct.DeadTime = 0;
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
  LL_TIM_BDTR_Init(TIM8, &TIM_BDTRInitStruct);
 8007e12:	a908      	add	r1, sp, #32
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8007e14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  LL_TIM_BDTR_Init(TIM8, &TIM_BDTRInitStruct);
 8007e18:	4628      	mov	r0, r5
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8007e1a:	930c      	str	r3, [sp, #48]	; 0x30
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8007e1c:	9408      	str	r4, [sp, #32]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8007e1e:	9409      	str	r4, [sp, #36]	; 0x24
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8007e20:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_BDTRInitStruct.DeadTime = 0;
 8007e22:	f88d 402c 	strb.w	r4, [sp, #44]	; 0x2c
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8007e26:	f8ad 402e 	strh.w	r4, [sp, #46]	; 0x2e
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8007e2a:	940d      	str	r4, [sp, #52]	; 0x34
  LL_TIM_BDTR_Init(TIM8, &TIM_BDTRInitStruct);
 8007e2c:	f7fc fb82 	bl	8004534 <LL_TIM_BDTR_Init>
  SET_BIT(RCC->AHB1ENR, Periphs);
 8007e30:	6b33      	ldr	r3, [r6, #48]	; 0x30
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e32:	4819      	ldr	r0, [pc, #100]	; (8007e98 <MX_TIM8_Init+0x168>)
 8007e34:	ea43 0308 	orr.w	r3, r3, r8
 8007e38:	6333      	str	r3, [r6, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8007e3a:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8007e3c:	ea03 0308 	and.w	r3, r3, r8
 8007e40:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8007e42:	9b01      	ldr	r3, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8007e44:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8007e46:	f043 0302 	orr.w	r3, r3, #2
 8007e4a:	6333      	str	r3, [r6, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8007e4c:	6b33      	ldr	r3, [r6, #48]	; 0x30
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007e4e:	9410      	str	r4, [sp, #64]	; 0x40
 8007e50:	f003 0302 	and.w	r3, r3, #2
 8007e54:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8007e56:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007e58:	9411      	str	r4, [sp, #68]	; 0x44
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8007e5a:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8007e5c:	2602      	movs	r6, #2
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8007e5e:	2503      	movs	r5, #3
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e60:	a90e      	add	r1, sp, #56	; 0x38
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8007e62:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8007e64:	960f      	str	r6, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007e66:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8007e68:	9513      	str	r5, [sp, #76]	; 0x4c
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e6a:	f7fb fe4d 	bl	8003b08 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8007e6e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007e72:	a90e      	add	r1, sp, #56	; 0x38
 8007e74:	4809      	ldr	r0, [pc, #36]	; (8007e9c <MX_TIM8_Init+0x16c>)
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8007e76:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8007e78:	960f      	str	r6, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007e7a:	9410      	str	r4, [sp, #64]	; 0x40
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007e7c:	9411      	str	r4, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007e7e:	9412      	str	r4, [sp, #72]	; 0x48
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8007e80:	9513      	str	r5, [sp, #76]	; 0x4c
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007e82:	f7fb fe41 	bl	8003b08 <LL_GPIO_Init>

}
 8007e86:	b01c      	add	sp, #112	; 0x70
 8007e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e8c:	40023800 	.word	0x40023800
 8007e90:	40010400 	.word	0x40010400
 8007e94:	40010418 	.word	0x40010418
 8007e98:	40020000 	.word	0x40020000
 8007e9c:	40020400 	.word	0x40020400

08007ea0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007ea0:	b530      	push	{r4, r5, lr}
 8007ea2:	4604      	mov	r4, r0
 8007ea4:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ea6:	2214      	movs	r2, #20
 8007ea8:	2100      	movs	r1, #0
 8007eaa:	a807      	add	r0, sp, #28
 8007eac:	f000 fbfb 	bl	80086a6 <memset>
  if(tim_baseHandle->Instance==TIM1)
 8007eb0:	6823      	ldr	r3, [r4, #0]
 8007eb2:	4a3c      	ldr	r2, [pc, #240]	; (8007fa4 <HAL_TIM_Base_MspInit+0x104>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d10d      	bne.n	8007ed4 <HAL_TIM_Base_MspInit+0x34>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007eb8:	2300      	movs	r3, #0
 8007eba:	9300      	str	r3, [sp, #0]
 8007ebc:	4b3a      	ldr	r3, [pc, #232]	; (8007fa8 <HAL_TIM_Base_MspInit+0x108>)
 8007ebe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ec0:	f042 0201 	orr.w	r2, r2, #1
 8007ec4:	645a      	str	r2, [r3, #68]	; 0x44
 8007ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ec8:	f003 0301 	and.w	r3, r3, #1
 8007ecc:	9300      	str	r3, [sp, #0]
 8007ece:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8007ed0:	b00d      	add	sp, #52	; 0x34
 8007ed2:	bd30      	pop	{r4, r5, pc}
  else if(tim_baseHandle->Instance==TIM2)
 8007ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ed8:	d10c      	bne.n	8007ef4 <HAL_TIM_Base_MspInit+0x54>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007eda:	2300      	movs	r3, #0
 8007edc:	9301      	str	r3, [sp, #4]
 8007ede:	4b32      	ldr	r3, [pc, #200]	; (8007fa8 <HAL_TIM_Base_MspInit+0x108>)
 8007ee0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007ee2:	f042 0201 	orr.w	r2, r2, #1
 8007ee6:	641a      	str	r2, [r3, #64]	; 0x40
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eea:	f003 0301 	and.w	r3, r3, #1
 8007eee:	9301      	str	r3, [sp, #4]
 8007ef0:	9b01      	ldr	r3, [sp, #4]
 8007ef2:	e7ed      	b.n	8007ed0 <HAL_TIM_Base_MspInit+0x30>
  else if(tim_baseHandle->Instance==TIM3)
 8007ef4:	4a2d      	ldr	r2, [pc, #180]	; (8007fac <HAL_TIM_Base_MspInit+0x10c>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d133      	bne.n	8007f62 <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007efa:	4b2b      	ldr	r3, [pc, #172]	; (8007fa8 <HAL_TIM_Base_MspInit+0x108>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007efc:	482c      	ldr	r0, [pc, #176]	; (8007fb0 <HAL_TIM_Base_MspInit+0x110>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007efe:	2400      	movs	r4, #0
 8007f00:	9402      	str	r4, [sp, #8]
 8007f02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007f04:	f042 0202 	orr.w	r2, r2, #2
 8007f08:	641a      	str	r2, [r3, #64]	; 0x40
 8007f0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007f0c:	f002 0202 	and.w	r2, r2, #2
 8007f10:	9202      	str	r2, [sp, #8]
 8007f12:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f14:	9403      	str	r4, [sp, #12]
 8007f16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f18:	f042 0201 	orr.w	r2, r2, #1
 8007f1c:	631a      	str	r2, [r3, #48]	; 0x30
 8007f1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f20:	f002 0201 	and.w	r2, r2, #1
 8007f24:	9203      	str	r2, [sp, #12]
 8007f26:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007f28:	9404      	str	r4, [sp, #16]
 8007f2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f2c:	f042 0202 	orr.w	r2, r2, #2
 8007f30:	631a      	str	r2, [r3, #48]	; 0x30
 8007f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f34:	f003 0302 	and.w	r3, r3, #2
 8007f38:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f3a:	2502      	movs	r5, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007f3c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f3e:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007f40:	2340      	movs	r3, #64	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f42:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007f44:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007f46:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f48:	f7f9 fc58 	bl	80017fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8007f4c:	2320      	movs	r3, #32
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007f4e:	a907      	add	r1, sp, #28
 8007f50:	4818      	ldr	r0, [pc, #96]	; (8007fb4 <HAL_TIM_Base_MspInit+0x114>)
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8007f52:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f54:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f56:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f58:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007f5a:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007f5c:	f7f9 fc4e 	bl	80017fc <HAL_GPIO_Init>
 8007f60:	e7b6      	b.n	8007ed0 <HAL_TIM_Base_MspInit+0x30>
  else if(tim_baseHandle->Instance==TIM4)
 8007f62:	4a15      	ldr	r2, [pc, #84]	; (8007fb8 <HAL_TIM_Base_MspInit+0x118>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d10c      	bne.n	8007f82 <HAL_TIM_Base_MspInit+0xe2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007f68:	2300      	movs	r3, #0
 8007f6a:	9305      	str	r3, [sp, #20]
 8007f6c:	4b0e      	ldr	r3, [pc, #56]	; (8007fa8 <HAL_TIM_Base_MspInit+0x108>)
 8007f6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007f70:	f042 0204 	orr.w	r2, r2, #4
 8007f74:	641a      	str	r2, [r3, #64]	; 0x40
 8007f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f78:	f003 0304 	and.w	r3, r3, #4
 8007f7c:	9305      	str	r3, [sp, #20]
 8007f7e:	9b05      	ldr	r3, [sp, #20]
 8007f80:	e7a6      	b.n	8007ed0 <HAL_TIM_Base_MspInit+0x30>
  else if(tim_baseHandle->Instance==TIM5)
 8007f82:	4a0e      	ldr	r2, [pc, #56]	; (8007fbc <HAL_TIM_Base_MspInit+0x11c>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d1a3      	bne.n	8007ed0 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007f88:	2300      	movs	r3, #0
 8007f8a:	9306      	str	r3, [sp, #24]
 8007f8c:	4b06      	ldr	r3, [pc, #24]	; (8007fa8 <HAL_TIM_Base_MspInit+0x108>)
 8007f8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007f90:	f042 0208 	orr.w	r2, r2, #8
 8007f94:	641a      	str	r2, [r3, #64]	; 0x40
 8007f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f98:	f003 0308 	and.w	r3, r3, #8
 8007f9c:	9306      	str	r3, [sp, #24]
 8007f9e:	9b06      	ldr	r3, [sp, #24]
}
 8007fa0:	e796      	b.n	8007ed0 <HAL_TIM_Base_MspInit+0x30>
 8007fa2:	bf00      	nop
 8007fa4:	40010000 	.word	0x40010000
 8007fa8:	40023800 	.word	0x40023800
 8007fac:	40000400 	.word	0x40000400
 8007fb0:	40020000 	.word	0x40020000
 8007fb4:	40020400 	.word	0x40020400
 8007fb8:	40000800 	.word	0x40000800
 8007fbc:	40000c00 	.word	0x40000c00

08007fc0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007fc0:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007fc2:	2214      	movs	r2, #20
{
 8007fc4:	b08a      	sub	sp, #40	; 0x28
 8007fc6:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007fc8:	2100      	movs	r1, #0
 8007fca:	eb0d 0002 	add.w	r0, sp, r2
 8007fce:	f000 fb6a 	bl	80086a6 <memset>
  if(timHandle->Instance==TIM1)
 8007fd2:	6823      	ldr	r3, [r4, #0]
 8007fd4:	4a39      	ldr	r2, [pc, #228]	; (80080bc <HAL_TIM_MspPostInit+0xfc>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d115      	bne.n	8008006 <HAL_TIM_MspPostInit+0x46>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007fda:	2300      	movs	r3, #0
 8007fdc:	9300      	str	r3, [sp, #0]
 8007fde:	4b38      	ldr	r3, [pc, #224]	; (80080c0 <HAL_TIM_MspPostInit+0x100>)
 8007fe0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007fe2:	f042 0201 	orr.w	r2, r2, #1
 8007fe6:	631a      	str	r2, [r3, #48]	; 0x30
 8007fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fea:	f003 0301 	and.w	r3, r3, #1
 8007fee:	9300      	str	r3, [sp, #0]
 8007ff0:	9b00      	ldr	r3, [sp, #0]
    /**TIM1 GPIO Configuration    
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8007ff2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007ff6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ff8:	2302      	movs	r3, #2
 8007ffa:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007ffc:	2301      	movs	r3, #1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8007ffe:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008000:	a905      	add	r1, sp, #20
 8008002:	4830      	ldr	r0, [pc, #192]	; (80080c4 <HAL_TIM_MspPostInit+0x104>)
 8008004:	e02d      	b.n	8008062 <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM2)
 8008006:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800800a:	d12e      	bne.n	800806a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800800c:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8008010:	2400      	movs	r4, #0
 8008012:	9401      	str	r4, [sp, #4]
 8008014:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008016:	482b      	ldr	r0, [pc, #172]	; (80080c4 <HAL_TIM_MspPostInit+0x104>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008018:	f042 0201 	orr.w	r2, r2, #1
 800801c:	631a      	str	r2, [r3, #48]	; 0x30
 800801e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008020:	f002 0201 	and.w	r2, r2, #1
 8008024:	9201      	str	r2, [sp, #4]
 8008026:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008028:	9402      	str	r4, [sp, #8]
 800802a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800802c:	f042 0202 	orr.w	r2, r2, #2
 8008030:	631a      	str	r2, [r3, #48]	; 0x30
 8008032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008034:	f003 0302 	and.w	r3, r3, #2
 8008038:	9302      	str	r3, [sp, #8]
 800803a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800803c:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800803e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8008042:	2501      	movs	r5, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008044:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8008046:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008048:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800804a:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800804c:	f7f9 fbd6 	bl	80017fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8008050:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008054:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008056:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008058:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800805a:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800805c:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800805e:	481a      	ldr	r0, [pc, #104]	; (80080c8 <HAL_TIM_MspPostInit+0x108>)
 8008060:	a905      	add	r1, sp, #20
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008062:	f7f9 fbcb 	bl	80017fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8008066:	b00a      	add	sp, #40	; 0x28
 8008068:	bd70      	pop	{r4, r5, r6, pc}
  else if(timHandle->Instance==TIM4)
 800806a:	4a18      	ldr	r2, [pc, #96]	; (80080cc <HAL_TIM_MspPostInit+0x10c>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d111      	bne.n	8008094 <HAL_TIM_MspPostInit+0xd4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008070:	2300      	movs	r3, #0
 8008072:	9303      	str	r3, [sp, #12]
 8008074:	4b12      	ldr	r3, [pc, #72]	; (80080c0 <HAL_TIM_MspPostInit+0x100>)
 8008076:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008078:	f042 0202 	orr.w	r2, r2, #2
 800807c:	631a      	str	r2, [r3, #48]	; 0x30
 800807e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008080:	f003 0302 	and.w	r3, r3, #2
 8008084:	9303      	str	r3, [sp, #12]
 8008086:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8008088:	2380      	movs	r3, #128	; 0x80
 800808a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800808c:	2302      	movs	r3, #2
 800808e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8008090:	9309      	str	r3, [sp, #36]	; 0x24
 8008092:	e7e4      	b.n	800805e <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM5)
 8008094:	4a0e      	ldr	r2, [pc, #56]	; (80080d0 <HAL_TIM_MspPostInit+0x110>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d1e5      	bne.n	8008066 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800809a:	2300      	movs	r3, #0
 800809c:	9304      	str	r3, [sp, #16]
 800809e:	4b08      	ldr	r3, [pc, #32]	; (80080c0 <HAL_TIM_MspPostInit+0x100>)
 80080a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80080a2:	f042 0201 	orr.w	r2, r2, #1
 80080a6:	631a      	str	r2, [r3, #48]	; 0x30
 80080a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080aa:	f003 0301 	and.w	r3, r3, #1
 80080ae:	9304      	str	r3, [sp, #16]
 80080b0:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80080b2:	2303      	movs	r3, #3
 80080b4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80080b6:	2302      	movs	r3, #2
 80080b8:	9306      	str	r3, [sp, #24]
 80080ba:	e7a0      	b.n	8007ffe <HAL_TIM_MspPostInit+0x3e>
 80080bc:	40010000 	.word	0x40010000
 80080c0:	40023800 	.word	0x40023800
 80080c4:	40020000 	.word	0x40020000
 80080c8:	40020400 	.word	0x40020400
 80080cc:	40000800 	.word	0x40000800
 80080d0:	40000c00 	.word	0x40000c00

080080d4 <MX_TIM1_Init>:
{
 80080d4:	b510      	push	{r4, lr}
 80080d6:	b094      	sub	sp, #80	; 0x50
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80080d8:	2400      	movs	r4, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80080da:	2210      	movs	r2, #16
 80080dc:	2100      	movs	r1, #0
 80080de:	a802      	add	r0, sp, #8
 80080e0:	f000 fae1 	bl	80086a6 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80080e4:	221c      	movs	r2, #28
 80080e6:	4621      	mov	r1, r4
 80080e8:	a806      	add	r0, sp, #24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80080ea:	9400      	str	r4, [sp, #0]
 80080ec:	9401      	str	r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80080ee:	f000 fada 	bl	80086a6 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80080f2:	221c      	movs	r2, #28
 80080f4:	4621      	mov	r1, r4
 80080f6:	a80d      	add	r0, sp, #52	; 0x34
 80080f8:	f000 fad5 	bl	80086a6 <memset>
  htim1.Instance = TIM1;
 80080fc:	4825      	ldr	r0, [pc, #148]	; (8008194 <MX_TIM1_Init+0xc0>)
 80080fe:	4b26      	ldr	r3, [pc, #152]	; (8008198 <MX_TIM1_Init+0xc4>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008100:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 0;
 8008102:	e880 0018 	stmia.w	r0, {r3, r4}
  htim1.Init.Period = 0;
 8008106:	60c4      	str	r4, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008108:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800810a:	6144      	str	r4, [r0, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800810c:	f7fb f99e 	bl	800344c <HAL_TIM_Base_Init>
 8008110:	b108      	cbz	r0, 8008116 <MX_TIM1_Init+0x42>
    Error_Handler();
 8008112:	f7fe ff72 	bl	8006ffa <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008116:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800811a:	a902      	add	r1, sp, #8
 800811c:	481d      	ldr	r0, [pc, #116]	; (8008194 <MX_TIM1_Init+0xc0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800811e:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8008120:	f7fb f857 	bl	80031d2 <HAL_TIM_ConfigClockSource>
 8008124:	b108      	cbz	r0, 800812a <MX_TIM1_Init+0x56>
    Error_Handler();
 8008126:	f7fe ff68 	bl	8006ffa <Error_Handler>
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800812a:	481a      	ldr	r0, [pc, #104]	; (8008194 <MX_TIM1_Init+0xc0>)
 800812c:	f7fb f9a8 	bl	8003480 <HAL_TIM_OC_Init>
 8008130:	b108      	cbz	r0, 8008136 <MX_TIM1_Init+0x62>
    Error_Handler();
 8008132:	f7fe ff62 	bl	8006ffa <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008136:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008138:	4669      	mov	r1, sp
 800813a:	4816      	ldr	r0, [pc, #88]	; (8008194 <MX_TIM1_Init+0xc0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800813c:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800813e:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008140:	f7fb faf2 	bl	8003728 <HAL_TIMEx_MasterConfigSynchronization>
 8008144:	b108      	cbz	r0, 800814a <MX_TIM1_Init+0x76>
    Error_Handler();
 8008146:	f7fe ff58 	bl	8006ffa <Error_Handler>
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800814a:	220c      	movs	r2, #12
 800814c:	a906      	add	r1, sp, #24
 800814e:	4811      	ldr	r0, [pc, #68]	; (8008194 <MX_TIM1_Init+0xc0>)
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8008150:	9406      	str	r4, [sp, #24]
  sConfigOC.Pulse = 0;
 8008152:	9407      	str	r4, [sp, #28]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008154:	9408      	str	r4, [sp, #32]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008156:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008158:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800815a:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800815c:	f7fb fab6 	bl	80036cc <HAL_TIM_OC_ConfigChannel>
 8008160:	b108      	cbz	r0, 8008166 <MX_TIM1_Init+0x92>
    Error_Handler();
 8008162:	f7fe ff4a 	bl	8006ffa <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008166:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008168:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800816c:	a90d      	add	r1, sp, #52	; 0x34
 800816e:	4809      	ldr	r0, [pc, #36]	; (8008194 <MX_TIM1_Init+0xc0>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008170:	930d      	str	r3, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008172:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008174:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = 0;
 8008176:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008178:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800817a:	9212      	str	r2, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800817c:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800817e:	f7fb faf5 	bl	800376c <HAL_TIMEx_ConfigBreakDeadTime>
 8008182:	b108      	cbz	r0, 8008188 <MX_TIM1_Init+0xb4>
    Error_Handler();
 8008184:	f7fe ff39 	bl	8006ffa <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8008188:	4802      	ldr	r0, [pc, #8]	; (8008194 <MX_TIM1_Init+0xc0>)
 800818a:	f7ff ff19 	bl	8007fc0 <HAL_TIM_MspPostInit>
}
 800818e:	b014      	add	sp, #80	; 0x50
 8008190:	bd10      	pop	{r4, pc}
 8008192:	bf00      	nop
 8008194:	20004838 	.word	0x20004838
 8008198:	40010000 	.word	0x40010000

0800819c <MX_TIM2_Init>:
{
 800819c:	b510      	push	{r4, lr}
 800819e:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80081a0:	2210      	movs	r2, #16
 80081a2:	2100      	movs	r1, #0
 80081a4:	a803      	add	r0, sp, #12
 80081a6:	f000 fa7e 	bl	80086a6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80081aa:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 80081ac:	221c      	movs	r2, #28
 80081ae:	4621      	mov	r1, r4
 80081b0:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80081b4:	9401      	str	r4, [sp, #4]
 80081b6:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80081b8:	f000 fa75 	bl	80086a6 <memset>
  htim2.Instance = TIM2;
 80081bc:	481f      	ldr	r0, [pc, #124]	; (800823c <MX_TIM2_Init+0xa0>)
 80081be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 0;
 80081c2:	e880 0018 	stmia.w	r0, {r3, r4}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80081c6:	6084      	str	r4, [r0, #8]
  htim2.Init.Period = 0;
 80081c8:	60c4      	str	r4, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80081ca:	6104      	str	r4, [r0, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80081cc:	f7fb f93e 	bl	800344c <HAL_TIM_Base_Init>
 80081d0:	b108      	cbz	r0, 80081d6 <MX_TIM2_Init+0x3a>
    Error_Handler();
 80081d2:	f7fe ff12 	bl	8006ffa <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80081d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80081da:	a903      	add	r1, sp, #12
 80081dc:	4817      	ldr	r0, [pc, #92]	; (800823c <MX_TIM2_Init+0xa0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80081de:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80081e0:	f7fa fff7 	bl	80031d2 <HAL_TIM_ConfigClockSource>
 80081e4:	b108      	cbz	r0, 80081ea <MX_TIM2_Init+0x4e>
    Error_Handler();
 80081e6:	f7fe ff08 	bl	8006ffa <Error_Handler>
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80081ea:	4814      	ldr	r0, [pc, #80]	; (800823c <MX_TIM2_Init+0xa0>)
 80081ec:	f7fb f948 	bl	8003480 <HAL_TIM_OC_Init>
 80081f0:	b108      	cbz	r0, 80081f6 <MX_TIM2_Init+0x5a>
    Error_Handler();
 80081f2:	f7fe ff02 	bl	8006ffa <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80081f6:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80081f8:	a901      	add	r1, sp, #4
 80081fa:	4810      	ldr	r0, [pc, #64]	; (800823c <MX_TIM2_Init+0xa0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80081fc:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80081fe:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008200:	f7fb fa92 	bl	8003728 <HAL_TIMEx_MasterConfigSynchronization>
 8008204:	b108      	cbz	r0, 800820a <MX_TIM2_Init+0x6e>
    Error_Handler();
 8008206:	f7fe fef8 	bl	8006ffa <Error_Handler>
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800820a:	2200      	movs	r2, #0
 800820c:	a907      	add	r1, sp, #28
 800820e:	480b      	ldr	r0, [pc, #44]	; (800823c <MX_TIM2_Init+0xa0>)
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8008210:	9407      	str	r4, [sp, #28]
  sConfigOC.Pulse = 0;
 8008212:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008214:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008216:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008218:	f7fb fa58 	bl	80036cc <HAL_TIM_OC_ConfigChannel>
 800821c:	b108      	cbz	r0, 8008222 <MX_TIM2_Init+0x86>
    Error_Handler();
 800821e:	f7fe feec 	bl	8006ffa <Error_Handler>
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008222:	2204      	movs	r2, #4
 8008224:	a907      	add	r1, sp, #28
 8008226:	4805      	ldr	r0, [pc, #20]	; (800823c <MX_TIM2_Init+0xa0>)
 8008228:	f7fb fa50 	bl	80036cc <HAL_TIM_OC_ConfigChannel>
 800822c:	b108      	cbz	r0, 8008232 <MX_TIM2_Init+0x96>
    Error_Handler();
 800822e:	f7fe fee4 	bl	8006ffa <Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 8008232:	4802      	ldr	r0, [pc, #8]	; (800823c <MX_TIM2_Init+0xa0>)
 8008234:	f7ff fec4 	bl	8007fc0 <HAL_TIM_MspPostInit>
}
 8008238:	b00e      	add	sp, #56	; 0x38
 800823a:	bd10      	pop	{r4, pc}
 800823c:	20004874 	.word	0x20004874

08008240 <MX_TIM4_Init>:
{
 8008240:	b510      	push	{r4, lr}
 8008242:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008244:	2210      	movs	r2, #16
 8008246:	2100      	movs	r1, #0
 8008248:	a803      	add	r0, sp, #12
 800824a:	f000 fa2c 	bl	80086a6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800824e:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008250:	221c      	movs	r2, #28
 8008252:	4621      	mov	r1, r4
 8008254:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008258:	9401      	str	r4, [sp, #4]
 800825a:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800825c:	f000 fa23 	bl	80086a6 <memset>
  htim4.Instance = TIM4;
 8008260:	481b      	ldr	r0, [pc, #108]	; (80082d0 <MX_TIM4_Init+0x90>)
 8008262:	4b1c      	ldr	r3, [pc, #112]	; (80082d4 <MX_TIM4_Init+0x94>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008264:	6084      	str	r4, [r0, #8]
  htim4.Init.Prescaler = 0;
 8008266:	e880 0018 	stmia.w	r0, {r3, r4}
  htim4.Init.Period = 0;
 800826a:	60c4      	str	r4, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800826c:	6104      	str	r4, [r0, #16]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800826e:	f7fb f8ed 	bl	800344c <HAL_TIM_Base_Init>
 8008272:	b108      	cbz	r0, 8008278 <MX_TIM4_Init+0x38>
    Error_Handler();
 8008274:	f7fe fec1 	bl	8006ffa <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008278:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800827c:	a903      	add	r1, sp, #12
 800827e:	4814      	ldr	r0, [pc, #80]	; (80082d0 <MX_TIM4_Init+0x90>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008280:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8008282:	f7fa ffa6 	bl	80031d2 <HAL_TIM_ConfigClockSource>
 8008286:	b108      	cbz	r0, 800828c <MX_TIM4_Init+0x4c>
    Error_Handler();
 8008288:	f7fe feb7 	bl	8006ffa <Error_Handler>
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 800828c:	4810      	ldr	r0, [pc, #64]	; (80082d0 <MX_TIM4_Init+0x90>)
 800828e:	f7fb f8f7 	bl	8003480 <HAL_TIM_OC_Init>
 8008292:	b108      	cbz	r0, 8008298 <MX_TIM4_Init+0x58>
    Error_Handler();
 8008294:	f7fe feb1 	bl	8006ffa <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008298:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800829a:	a901      	add	r1, sp, #4
 800829c:	480c      	ldr	r0, [pc, #48]	; (80082d0 <MX_TIM4_Init+0x90>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800829e:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80082a0:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80082a2:	f7fb fa41 	bl	8003728 <HAL_TIMEx_MasterConfigSynchronization>
 80082a6:	b108      	cbz	r0, 80082ac <MX_TIM4_Init+0x6c>
    Error_Handler();
 80082a8:	f7fe fea7 	bl	8006ffa <Error_Handler>
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80082ac:	2204      	movs	r2, #4
 80082ae:	a907      	add	r1, sp, #28
 80082b0:	4807      	ldr	r0, [pc, #28]	; (80082d0 <MX_TIM4_Init+0x90>)
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80082b2:	9407      	str	r4, [sp, #28]
  sConfigOC.Pulse = 0;
 80082b4:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80082b6:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80082b8:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80082ba:	f7fb fa07 	bl	80036cc <HAL_TIM_OC_ConfigChannel>
 80082be:	b108      	cbz	r0, 80082c4 <MX_TIM4_Init+0x84>
    Error_Handler();
 80082c0:	f7fe fe9b 	bl	8006ffa <Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 80082c4:	4802      	ldr	r0, [pc, #8]	; (80082d0 <MX_TIM4_Init+0x90>)
 80082c6:	f7ff fe7b 	bl	8007fc0 <HAL_TIM_MspPostInit>
}
 80082ca:	b00e      	add	sp, #56	; 0x38
 80082cc:	bd10      	pop	{r4, pc}
 80082ce:	bf00      	nop
 80082d0:	20004784 	.word	0x20004784
 80082d4:	40000800 	.word	0x40000800

080082d8 <MX_TIM5_Init>:
{
 80082d8:	b510      	push	{r4, lr}
 80082da:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80082dc:	2210      	movs	r2, #16
 80082de:	2100      	movs	r1, #0
 80082e0:	a803      	add	r0, sp, #12
 80082e2:	f000 f9e0 	bl	80086a6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80082e6:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 80082e8:	221c      	movs	r2, #28
 80082ea:	4621      	mov	r1, r4
 80082ec:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80082f0:	9401      	str	r4, [sp, #4]
 80082f2:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80082f4:	f000 f9d7 	bl	80086a6 <memset>
  htim5.Instance = TIM5;
 80082f8:	481f      	ldr	r0, [pc, #124]	; (8008378 <MX_TIM5_Init+0xa0>)
 80082fa:	4b20      	ldr	r3, [pc, #128]	; (800837c <MX_TIM5_Init+0xa4>)
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80082fc:	6084      	str	r4, [r0, #8]
  htim5.Init.Prescaler = 0;
 80082fe:	e880 0018 	stmia.w	r0, {r3, r4}
  htim5.Init.Period = 0;
 8008302:	60c4      	str	r4, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008304:	6104      	str	r4, [r0, #16]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8008306:	f7fb f8a1 	bl	800344c <HAL_TIM_Base_Init>
 800830a:	b108      	cbz	r0, 8008310 <MX_TIM5_Init+0x38>
    Error_Handler();
 800830c:	f7fe fe75 	bl	8006ffa <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008310:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8008314:	a903      	add	r1, sp, #12
 8008316:	4818      	ldr	r0, [pc, #96]	; (8008378 <MX_TIM5_Init+0xa0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008318:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800831a:	f7fa ff5a 	bl	80031d2 <HAL_TIM_ConfigClockSource>
 800831e:	b108      	cbz	r0, 8008324 <MX_TIM5_Init+0x4c>
    Error_Handler();
 8008320:	f7fe fe6b 	bl	8006ffa <Error_Handler>
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8008324:	4814      	ldr	r0, [pc, #80]	; (8008378 <MX_TIM5_Init+0xa0>)
 8008326:	f7fb f8ab 	bl	8003480 <HAL_TIM_OC_Init>
 800832a:	b108      	cbz	r0, 8008330 <MX_TIM5_Init+0x58>
    Error_Handler();
 800832c:	f7fe fe65 	bl	8006ffa <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008330:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8008332:	a901      	add	r1, sp, #4
 8008334:	4810      	ldr	r0, [pc, #64]	; (8008378 <MX_TIM5_Init+0xa0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008336:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008338:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800833a:	f7fb f9f5 	bl	8003728 <HAL_TIMEx_MasterConfigSynchronization>
 800833e:	b108      	cbz	r0, 8008344 <MX_TIM5_Init+0x6c>
    Error_Handler();
 8008340:	f7fe fe5b 	bl	8006ffa <Error_Handler>
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008344:	2200      	movs	r2, #0
 8008346:	a907      	add	r1, sp, #28
 8008348:	480b      	ldr	r0, [pc, #44]	; (8008378 <MX_TIM5_Init+0xa0>)
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800834a:	9407      	str	r4, [sp, #28]
  sConfigOC.Pulse = 0;
 800834c:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800834e:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008350:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008352:	f7fb f9bb 	bl	80036cc <HAL_TIM_OC_ConfigChannel>
 8008356:	b108      	cbz	r0, 800835c <MX_TIM5_Init+0x84>
    Error_Handler();
 8008358:	f7fe fe4f 	bl	8006ffa <Error_Handler>
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800835c:	2204      	movs	r2, #4
 800835e:	a907      	add	r1, sp, #28
 8008360:	4805      	ldr	r0, [pc, #20]	; (8008378 <MX_TIM5_Init+0xa0>)
 8008362:	f7fb f9b3 	bl	80036cc <HAL_TIM_OC_ConfigChannel>
 8008366:	b108      	cbz	r0, 800836c <MX_TIM5_Init+0x94>
    Error_Handler();
 8008368:	f7fe fe47 	bl	8006ffa <Error_Handler>
  HAL_TIM_MspPostInit(&htim5);
 800836c:	4802      	ldr	r0, [pc, #8]	; (8008378 <MX_TIM5_Init+0xa0>)
 800836e:	f7ff fe27 	bl	8007fc0 <HAL_TIM_MspPostInit>
}
 8008372:	b00e      	add	sp, #56	; 0x38
 8008374:	bd10      	pop	{r4, pc}
 8008376:	bf00      	nop
 8008378:	200047c0 	.word	0x200047c0
 800837c:	40000c00 	.word	0x40000c00

08008380 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8008380:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8008382:	480b      	ldr	r0, [pc, #44]	; (80083b0 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 9600;
 8008384:	4b0b      	ldr	r3, [pc, #44]	; (80083b4 <MX_USART1_UART_Init+0x34>)
 8008386:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 800838a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800838e:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8008390:	2300      	movs	r3, #0
 8008392:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008394:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8008396:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008398:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800839a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800839c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800839e:	f7fb fb25 	bl	80039ec <HAL_UART_Init>
 80083a2:	b118      	cbz	r0, 80083ac <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80083a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80083a8:	f7fe be27 	b.w	8006ffa <Error_Handler>
 80083ac:	bd08      	pop	{r3, pc}
 80083ae:	bf00      	nop
 80083b0:	200049b0 	.word	0x200049b0
 80083b4:	40011000 	.word	0x40011000

080083b8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80083b8:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 80083ba:	480b      	ldr	r0, [pc, #44]	; (80083e8 <MX_USART3_UART_Init+0x30>)
  huart3.Init.BaudRate = 115200;
 80083bc:	4b0b      	ldr	r3, [pc, #44]	; (80083ec <MX_USART3_UART_Init+0x34>)
 80083be:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 80083c2:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 80083c6:	220c      	movs	r2, #12
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80083c8:	2300      	movs	r3, #0
 80083ca:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80083cc:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80083ce:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80083d0:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80083d2:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80083d4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80083d6:	f7fb fb09 	bl	80039ec <HAL_UART_Init>
 80083da:	b118      	cbz	r0, 80083e4 <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80083dc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80083e0:	f7fe be0b 	b.w	8006ffa <Error_Handler>
 80083e4:	bd08      	pop	{r3, pc}
 80083e6:	bf00      	nop
 80083e8:	20004910 	.word	0x20004910
 80083ec:	40004800 	.word	0x40004800

080083f0 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80083f0:	b508      	push	{r3, lr}

  huart6.Instance = USART6;
 80083f2:	480b      	ldr	r0, [pc, #44]	; (8008420 <MX_USART6_UART_Init+0x30>)
  huart6.Init.BaudRate = 9600;
 80083f4:	4b0b      	ldr	r3, [pc, #44]	; (8008424 <MX_USART6_UART_Init+0x34>)
 80083f6:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 80083fa:	e880 4008 	stmia.w	r0, {r3, lr}
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
  huart6.Init.StopBits = UART_STOPBITS_1;
  huart6.Init.Parity = UART_PARITY_NONE;
  huart6.Init.Mode = UART_MODE_TX_RX;
 80083fe:	220c      	movs	r2, #12
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8008400:	2300      	movs	r3, #0
 8008402:	6083      	str	r3, [r0, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8008404:	60c3      	str	r3, [r0, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8008406:	6103      	str	r3, [r0, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8008408:	6142      	str	r2, [r0, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800840a:	6183      	str	r3, [r0, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800840c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800840e:	f7fb faed 	bl	80039ec <HAL_UART_Init>
 8008412:	b118      	cbz	r0, 800841c <MX_USART6_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8008414:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8008418:	f7fe bdef 	b.w	8006ffa <Error_Handler>
 800841c:	bd08      	pop	{r3, pc}
 800841e:	bf00      	nop
 8008420:	200049f0 	.word	0x200049f0
 8008424:	40011400 	.word	0x40011400

08008428 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800842c:	4606      	mov	r6, r0
 800842e:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008430:	2214      	movs	r2, #20
 8008432:	2100      	movs	r1, #0
 8008434:	a807      	add	r0, sp, #28
 8008436:	f000 f936 	bl	80086a6 <memset>
  if(uartHandle->Instance==USART1)
 800843a:	6833      	ldr	r3, [r6, #0]
 800843c:	4a62      	ldr	r2, [pc, #392]	; (80085c8 <HAL_UART_MspInit+0x1a0>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d125      	bne.n	800848e <HAL_UART_MspInit+0x66>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008442:	4b62      	ldr	r3, [pc, #392]	; (80085cc <HAL_UART_MspInit+0x1a4>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008444:	4862      	ldr	r0, [pc, #392]	; (80085d0 <HAL_UART_MspInit+0x1a8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8008446:	2100      	movs	r1, #0
 8008448:	9100      	str	r1, [sp, #0]
 800844a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800844c:	f042 0210 	orr.w	r2, r2, #16
 8008450:	645a      	str	r2, [r3, #68]	; 0x44
 8008452:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008454:	f002 0210 	and.w	r2, r2, #16
 8008458:	9200      	str	r2, [sp, #0]
 800845a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800845c:	9101      	str	r1, [sp, #4]
 800845e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008460:	f042 0201 	orr.w	r2, r2, #1
 8008464:	631a      	str	r2, [r3, #48]	; 0x30
 8008466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008468:	f003 0301 	and.w	r3, r3, #1
 800846c:	9301      	str	r3, [sp, #4]
 800846e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8008470:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8008474:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008476:	2302      	movs	r3, #2
 8008478:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800847a:	2301      	movs	r3, #1
 800847c:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800847e:	2303      	movs	r3, #3
 8008480:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008482:	2307      	movs	r3, #7
 8008484:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008486:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008488:	f7f9 f9b8 	bl	80017fc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800848c:	e073      	b.n	8008576 <HAL_UART_MspInit+0x14e>
  else if(uartHandle->Instance==USART3)
 800848e:	4a51      	ldr	r2, [pc, #324]	; (80085d4 <HAL_UART_MspInit+0x1ac>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d173      	bne.n	800857c <HAL_UART_MspInit+0x154>
    __HAL_RCC_USART3_CLK_ENABLE();
 8008494:	2500      	movs	r5, #0
 8008496:	4b4d      	ldr	r3, [pc, #308]	; (80085cc <HAL_UART_MspInit+0x1a4>)
 8008498:	9502      	str	r5, [sp, #8]
 800849a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800849c:	484e      	ldr	r0, [pc, #312]	; (80085d8 <HAL_UART_MspInit+0x1b0>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800849e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80084a2:	641a      	str	r2, [r3, #64]	; 0x40
 80084a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80084a6:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80084aa:	9202      	str	r2, [sp, #8]
 80084ac:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80084ae:	9503      	str	r5, [sp, #12]
 80084b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80084b2:	f042 0204 	orr.w	r2, r2, #4
 80084b6:	631a      	str	r2, [r3, #48]	; 0x30
 80084b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80084ba:	f002 0204 	and.w	r2, r2, #4
 80084be:	9203      	str	r2, [sp, #12]
 80084c0:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80084c2:	9504      	str	r5, [sp, #16]
 80084c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80084c6:	f042 0202 	orr.w	r2, r2, #2
 80084ca:	631a      	str	r2, [r3, #48]	; 0x30
 80084cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084ce:	f003 0302 	and.w	r3, r3, #2
 80084d2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80084d4:	2407      	movs	r4, #7
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80084d6:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80084d8:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80084da:	2320      	movs	r3, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084dc:	f04f 0a02 	mov.w	sl, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80084e0:	f04f 0901 	mov.w	r9, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80084e4:	f04f 0803 	mov.w	r8, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80084e8:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80084ea:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80084ec:	f44f 6780 	mov.w	r7, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084f0:	f8cd a020 	str.w	sl, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80084f4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80084f8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80084fc:	f7f9 f97e 	bl	80017fc <HAL_GPIO_Init>
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8008500:	940b      	str	r4, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008502:	4836      	ldr	r0, [pc, #216]	; (80085dc <HAL_UART_MspInit+0x1b4>)
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8008504:	4c36      	ldr	r4, [pc, #216]	; (80085e0 <HAL_UART_MspInit+0x1b8>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8008506:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008508:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800850a:	f8cd a020 	str.w	sl, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800850e:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008512:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008516:	f7f9 f971 	bl	80017fc <HAL_GPIO_Init>
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800851a:	4b32      	ldr	r3, [pc, #200]	; (80085e4 <HAL_UART_MspInit+0x1bc>)
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800851c:	60a5      	str	r5, [r4, #8]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800851e:	f04f 6e00 	mov.w	lr, #134217728	; 0x8000000
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8008522:	4620      	mov	r0, r4
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8008524:	e884 4008 	stmia.w	r4, {r3, lr}
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008528:	60e5      	str	r5, [r4, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800852a:	6127      	str	r7, [r4, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800852c:	6165      	str	r5, [r4, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800852e:	61a5      	str	r5, [r4, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8008530:	61e5      	str	r5, [r4, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8008532:	6225      	str	r5, [r4, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8008534:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8008536:	f7f8 ffd9 	bl	80014ec <HAL_DMA_Init>
 800853a:	b108      	cbz	r0, 8008540 <HAL_UART_MspInit+0x118>
      Error_Handler();
 800853c:	f7fe fd5d 	bl	8006ffa <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8008540:	6374      	str	r4, [r6, #52]	; 0x34
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008542:	4b29      	ldr	r3, [pc, #164]	; (80085e8 <HAL_UART_MspInit+0x1c0>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8008544:	63a6      	str	r6, [r4, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 8008546:	4c29      	ldr	r4, [pc, #164]	; (80085ec <HAL_UART_MspInit+0x1c4>)
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008548:	f04f 6560 	mov.w	r5, #234881024	; 0xe000000
 800854c:	2740      	movs	r7, #64	; 0x40
 800854e:	e884 00a8 	stmia.w	r4, {r3, r5, r7}
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8008552:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008556:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8008558:	4620      	mov	r0, r4
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800855a:	60e3      	str	r3, [r4, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800855c:	6122      	str	r2, [r4, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800855e:	6163      	str	r3, [r4, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008560:	61a3      	str	r3, [r4, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8008562:	61e3      	str	r3, [r4, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8008564:	6223      	str	r3, [r4, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8008566:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8008568:	f7f8 ffc0 	bl	80014ec <HAL_DMA_Init>
 800856c:	b108      	cbz	r0, 8008572 <HAL_UART_MspInit+0x14a>
      Error_Handler();
 800856e:	f7fe fd44 	bl	8006ffa <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8008572:	6334      	str	r4, [r6, #48]	; 0x30
 8008574:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8008576:	b00c      	add	sp, #48	; 0x30
 8008578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  else if(uartHandle->Instance==USART6)
 800857c:	4a1c      	ldr	r2, [pc, #112]	; (80085f0 <HAL_UART_MspInit+0x1c8>)
 800857e:	4293      	cmp	r3, r2
 8008580:	d1f9      	bne.n	8008576 <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART6_CLK_ENABLE();
 8008582:	4b12      	ldr	r3, [pc, #72]	; (80085cc <HAL_UART_MspInit+0x1a4>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008584:	4814      	ldr	r0, [pc, #80]	; (80085d8 <HAL_UART_MspInit+0x1b0>)
    __HAL_RCC_USART6_CLK_ENABLE();
 8008586:	2100      	movs	r1, #0
 8008588:	9105      	str	r1, [sp, #20]
 800858a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800858c:	f042 0220 	orr.w	r2, r2, #32
 8008590:	645a      	str	r2, [r3, #68]	; 0x44
 8008592:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008594:	f002 0220 	and.w	r2, r2, #32
 8008598:	9205      	str	r2, [sp, #20]
 800859a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800859c:	9106      	str	r1, [sp, #24]
 800859e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80085a0:	f042 0204 	orr.w	r2, r2, #4
 80085a4:	631a      	str	r2, [r3, #48]	; 0x30
 80085a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085a8:	f003 0304 	and.w	r3, r3, #4
 80085ac:	9306      	str	r3, [sp, #24]
 80085ae:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80085b0:	23c0      	movs	r3, #192	; 0xc0
 80085b2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085b4:	2302      	movs	r3, #2
 80085b6:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80085b8:	2301      	movs	r3, #1
 80085ba:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80085bc:	2303      	movs	r3, #3
 80085be:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80085c0:	2308      	movs	r3, #8
 80085c2:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80085c4:	a907      	add	r1, sp, #28
 80085c6:	e75f      	b.n	8008488 <HAL_UART_MspInit+0x60>
 80085c8:	40011000 	.word	0x40011000
 80085cc:	40023800 	.word	0x40023800
 80085d0:	40020000 	.word	0x40020000
 80085d4:	40004800 	.word	0x40004800
 80085d8:	40020800 	.word	0x40020800
 80085dc:	40020400 	.word	0x40020400
 80085e0:	200048b0 	.word	0x200048b0
 80085e4:	40026028 	.word	0x40026028
 80085e8:	40026070 	.word	0x40026070
 80085ec:	20004950 	.word	0x20004950
 80085f0:	40011400 	.word	0x40011400

080085f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80085f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800862c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80085f8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80085fa:	e003      	b.n	8008604 <LoopCopyDataInit>

080085fc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80085fc:	4b0c      	ldr	r3, [pc, #48]	; (8008630 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80085fe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008600:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008602:	3104      	adds	r1, #4

08008604 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008604:	480b      	ldr	r0, [pc, #44]	; (8008634 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8008606:	4b0c      	ldr	r3, [pc, #48]	; (8008638 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008608:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800860a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800860c:	d3f6      	bcc.n	80085fc <CopyDataInit>
  ldr  r2, =_sbss
 800860e:	4a0b      	ldr	r2, [pc, #44]	; (800863c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008610:	e002      	b.n	8008618 <LoopFillZerobss>

08008612 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8008612:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008614:	f842 3b04 	str.w	r3, [r2], #4

08008618 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008618:	4b09      	ldr	r3, [pc, #36]	; (8008640 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800861a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800861c:	d3f9      	bcc.n	8008612 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800861e:	f7ff fb15 	bl	8007c4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008622:	f000 f811 	bl	8008648 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008626:	f7fe fcb7 	bl	8006f98 <main>
  bx  lr    
 800862a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800862c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8008630:	08009e38 	.word	0x08009e38
  ldr  r0, =_sdata
 8008634:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008638:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 800863c:	2000021c 	.word	0x2000021c
  ldr  r3, = _ebss
 8008640:	20004a30 	.word	0x20004a30

08008644 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008644:	e7fe      	b.n	8008644 <ADC_IRQHandler>
	...

08008648 <__libc_init_array>:
 8008648:	b570      	push	{r4, r5, r6, lr}
 800864a:	4e0d      	ldr	r6, [pc, #52]	; (8008680 <__libc_init_array+0x38>)
 800864c:	4c0d      	ldr	r4, [pc, #52]	; (8008684 <__libc_init_array+0x3c>)
 800864e:	1ba4      	subs	r4, r4, r6
 8008650:	10a4      	asrs	r4, r4, #2
 8008652:	2500      	movs	r5, #0
 8008654:	42a5      	cmp	r5, r4
 8008656:	d109      	bne.n	800866c <__libc_init_array+0x24>
 8008658:	4e0b      	ldr	r6, [pc, #44]	; (8008688 <__libc_init_array+0x40>)
 800865a:	4c0c      	ldr	r4, [pc, #48]	; (800868c <__libc_init_array+0x44>)
 800865c:	f001 f9ca 	bl	80099f4 <_init>
 8008660:	1ba4      	subs	r4, r4, r6
 8008662:	10a4      	asrs	r4, r4, #2
 8008664:	2500      	movs	r5, #0
 8008666:	42a5      	cmp	r5, r4
 8008668:	d105      	bne.n	8008676 <__libc_init_array+0x2e>
 800866a:	bd70      	pop	{r4, r5, r6, pc}
 800866c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008670:	4798      	blx	r3
 8008672:	3501      	adds	r5, #1
 8008674:	e7ee      	b.n	8008654 <__libc_init_array+0xc>
 8008676:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800867a:	4798      	blx	r3
 800867c:	3501      	adds	r5, #1
 800867e:	e7f2      	b.n	8008666 <__libc_init_array+0x1e>
 8008680:	08009e30 	.word	0x08009e30
 8008684:	08009e30 	.word	0x08009e30
 8008688:	08009e30 	.word	0x08009e30
 800868c:	08009e34 	.word	0x08009e34

08008690 <memcpy>:
 8008690:	b510      	push	{r4, lr}
 8008692:	1e43      	subs	r3, r0, #1
 8008694:	440a      	add	r2, r1
 8008696:	4291      	cmp	r1, r2
 8008698:	d100      	bne.n	800869c <memcpy+0xc>
 800869a:	bd10      	pop	{r4, pc}
 800869c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086a4:	e7f7      	b.n	8008696 <memcpy+0x6>

080086a6 <memset>:
 80086a6:	4402      	add	r2, r0
 80086a8:	4603      	mov	r3, r0
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d100      	bne.n	80086b0 <memset+0xa>
 80086ae:	4770      	bx	lr
 80086b0:	f803 1b01 	strb.w	r1, [r3], #1
 80086b4:	e7f9      	b.n	80086aa <memset+0x4>
	...

080086b8 <cos>:
 80086b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80086ba:	ec51 0b10 	vmov	r0, r1, d0
 80086be:	4a1e      	ldr	r2, [pc, #120]	; (8008738 <cos+0x80>)
 80086c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80086c4:	4293      	cmp	r3, r2
 80086c6:	dc06      	bgt.n	80086d6 <cos+0x1e>
 80086c8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8008730 <cos+0x78>
 80086cc:	f000 fb80 	bl	8008dd0 <__kernel_cos>
 80086d0:	ec51 0b10 	vmov	r0, r1, d0
 80086d4:	e007      	b.n	80086e6 <cos+0x2e>
 80086d6:	4a19      	ldr	r2, [pc, #100]	; (800873c <cos+0x84>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	dd09      	ble.n	80086f0 <cos+0x38>
 80086dc:	ee10 2a10 	vmov	r2, s0
 80086e0:	460b      	mov	r3, r1
 80086e2:	f7f7 fd99 	bl	8000218 <__aeabi_dsub>
 80086e6:	ec41 0b10 	vmov	d0, r0, r1
 80086ea:	b005      	add	sp, #20
 80086ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80086f0:	4668      	mov	r0, sp
 80086f2:	f000 f8c9 	bl	8008888 <__ieee754_rem_pio2>
 80086f6:	f000 0003 	and.w	r0, r0, #3
 80086fa:	2801      	cmp	r0, #1
 80086fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008700:	ed9d 0b00 	vldr	d0, [sp]
 8008704:	d007      	beq.n	8008716 <cos+0x5e>
 8008706:	2802      	cmp	r0, #2
 8008708:	d00e      	beq.n	8008728 <cos+0x70>
 800870a:	2800      	cmp	r0, #0
 800870c:	d0de      	beq.n	80086cc <cos+0x14>
 800870e:	2001      	movs	r0, #1
 8008710:	f000 ff96 	bl	8009640 <__kernel_sin>
 8008714:	e7dc      	b.n	80086d0 <cos+0x18>
 8008716:	f000 ff93 	bl	8009640 <__kernel_sin>
 800871a:	ec53 2b10 	vmov	r2, r3, d0
 800871e:	ee10 0a10 	vmov	r0, s0
 8008722:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008726:	e7de      	b.n	80086e6 <cos+0x2e>
 8008728:	f000 fb52 	bl	8008dd0 <__kernel_cos>
 800872c:	e7f5      	b.n	800871a <cos+0x62>
 800872e:	bf00      	nop
	...
 8008738:	3fe921fb 	.word	0x3fe921fb
 800873c:	7fefffff 	.word	0x7fefffff

08008740 <sin>:
 8008740:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008742:	ec51 0b10 	vmov	r0, r1, d0
 8008746:	4a20      	ldr	r2, [pc, #128]	; (80087c8 <sin+0x88>)
 8008748:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800874c:	4293      	cmp	r3, r2
 800874e:	dc07      	bgt.n	8008760 <sin+0x20>
 8008750:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 80087c0 <sin+0x80>
 8008754:	2000      	movs	r0, #0
 8008756:	f000 ff73 	bl	8009640 <__kernel_sin>
 800875a:	ec51 0b10 	vmov	r0, r1, d0
 800875e:	e007      	b.n	8008770 <sin+0x30>
 8008760:	4a1a      	ldr	r2, [pc, #104]	; (80087cc <sin+0x8c>)
 8008762:	4293      	cmp	r3, r2
 8008764:	dd09      	ble.n	800877a <sin+0x3a>
 8008766:	ee10 2a10 	vmov	r2, s0
 800876a:	460b      	mov	r3, r1
 800876c:	f7f7 fd54 	bl	8000218 <__aeabi_dsub>
 8008770:	ec41 0b10 	vmov	d0, r0, r1
 8008774:	b005      	add	sp, #20
 8008776:	f85d fb04 	ldr.w	pc, [sp], #4
 800877a:	4668      	mov	r0, sp
 800877c:	f000 f884 	bl	8008888 <__ieee754_rem_pio2>
 8008780:	f000 0003 	and.w	r0, r0, #3
 8008784:	2801      	cmp	r0, #1
 8008786:	ed9d 1b02 	vldr	d1, [sp, #8]
 800878a:	ed9d 0b00 	vldr	d0, [sp]
 800878e:	d004      	beq.n	800879a <sin+0x5a>
 8008790:	2802      	cmp	r0, #2
 8008792:	d005      	beq.n	80087a0 <sin+0x60>
 8008794:	b970      	cbnz	r0, 80087b4 <sin+0x74>
 8008796:	2001      	movs	r0, #1
 8008798:	e7dd      	b.n	8008756 <sin+0x16>
 800879a:	f000 fb19 	bl	8008dd0 <__kernel_cos>
 800879e:	e7dc      	b.n	800875a <sin+0x1a>
 80087a0:	2001      	movs	r0, #1
 80087a2:	f000 ff4d 	bl	8009640 <__kernel_sin>
 80087a6:	ec53 2b10 	vmov	r2, r3, d0
 80087aa:	ee10 0a10 	vmov	r0, s0
 80087ae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80087b2:	e7dd      	b.n	8008770 <sin+0x30>
 80087b4:	f000 fb0c 	bl	8008dd0 <__kernel_cos>
 80087b8:	e7f5      	b.n	80087a6 <sin+0x66>
 80087ba:	bf00      	nop
 80087bc:	f3af 8000 	nop.w
	...
 80087c8:	3fe921fb 	.word	0x3fe921fb
 80087cc:	7fefffff 	.word	0x7fefffff

080087d0 <sqrt>:
 80087d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80087d4:	ed2d 8b02 	vpush	{d8}
 80087d8:	b08b      	sub	sp, #44	; 0x2c
 80087da:	ec55 4b10 	vmov	r4, r5, d0
 80087de:	f000 fa45 	bl	8008c6c <__ieee754_sqrt>
 80087e2:	4b26      	ldr	r3, [pc, #152]	; (800887c <sqrt+0xac>)
 80087e4:	eeb0 8a40 	vmov.f32	s16, s0
 80087e8:	eef0 8a60 	vmov.f32	s17, s1
 80087ec:	f993 6000 	ldrsb.w	r6, [r3]
 80087f0:	1c73      	adds	r3, r6, #1
 80087f2:	d02a      	beq.n	800884a <sqrt+0x7a>
 80087f4:	4622      	mov	r2, r4
 80087f6:	462b      	mov	r3, r5
 80087f8:	4620      	mov	r0, r4
 80087fa:	4629      	mov	r1, r5
 80087fc:	f7f8 f95a 	bl	8000ab4 <__aeabi_dcmpun>
 8008800:	4607      	mov	r7, r0
 8008802:	bb10      	cbnz	r0, 800884a <sqrt+0x7a>
 8008804:	f04f 0800 	mov.w	r8, #0
 8008808:	f04f 0900 	mov.w	r9, #0
 800880c:	4642      	mov	r2, r8
 800880e:	464b      	mov	r3, r9
 8008810:	4620      	mov	r0, r4
 8008812:	4629      	mov	r1, r5
 8008814:	f7f8 f926 	bl	8000a64 <__aeabi_dcmplt>
 8008818:	b1b8      	cbz	r0, 800884a <sqrt+0x7a>
 800881a:	2301      	movs	r3, #1
 800881c:	9300      	str	r3, [sp, #0]
 800881e:	4b18      	ldr	r3, [pc, #96]	; (8008880 <sqrt+0xb0>)
 8008820:	9301      	str	r3, [sp, #4]
 8008822:	9708      	str	r7, [sp, #32]
 8008824:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8008828:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800882c:	b9b6      	cbnz	r6, 800885c <sqrt+0x8c>
 800882e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008832:	4668      	mov	r0, sp
 8008834:	f001 f84c 	bl	80098d0 <matherr>
 8008838:	b1d0      	cbz	r0, 8008870 <sqrt+0xa0>
 800883a:	9b08      	ldr	r3, [sp, #32]
 800883c:	b11b      	cbz	r3, 8008846 <sqrt+0x76>
 800883e:	f001 f8d3 	bl	80099e8 <__errno>
 8008842:	9b08      	ldr	r3, [sp, #32]
 8008844:	6003      	str	r3, [r0, #0]
 8008846:	ed9d 8b06 	vldr	d8, [sp, #24]
 800884a:	eeb0 0a48 	vmov.f32	s0, s16
 800884e:	eef0 0a68 	vmov.f32	s1, s17
 8008852:	b00b      	add	sp, #44	; 0x2c
 8008854:	ecbd 8b02 	vpop	{d8}
 8008858:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800885c:	4642      	mov	r2, r8
 800885e:	464b      	mov	r3, r9
 8008860:	4640      	mov	r0, r8
 8008862:	4649      	mov	r1, r9
 8008864:	f7f7 ffb6 	bl	80007d4 <__aeabi_ddiv>
 8008868:	2e02      	cmp	r6, #2
 800886a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800886e:	d1e0      	bne.n	8008832 <sqrt+0x62>
 8008870:	f001 f8ba 	bl	80099e8 <__errno>
 8008874:	2321      	movs	r3, #33	; 0x21
 8008876:	6003      	str	r3, [r0, #0]
 8008878:	e7df      	b.n	800883a <sqrt+0x6a>
 800887a:	bf00      	nop
 800887c:	20000014 	.word	0x20000014
 8008880:	08009c44 	.word	0x08009c44
 8008884:	00000000 	.word	0x00000000

08008888 <__ieee754_rem_pio2>:
 8008888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800888c:	ec57 6b10 	vmov	r6, r7, d0
 8008890:	4bc3      	ldr	r3, [pc, #780]	; (8008ba0 <__ieee754_rem_pio2+0x318>)
 8008892:	b08d      	sub	sp, #52	; 0x34
 8008894:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8008898:	4598      	cmp	r8, r3
 800889a:	4604      	mov	r4, r0
 800889c:	9704      	str	r7, [sp, #16]
 800889e:	dc07      	bgt.n	80088b0 <__ieee754_rem_pio2+0x28>
 80088a0:	2200      	movs	r2, #0
 80088a2:	2300      	movs	r3, #0
 80088a4:	ed84 0b00 	vstr	d0, [r4]
 80088a8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80088ac:	2500      	movs	r5, #0
 80088ae:	e027      	b.n	8008900 <__ieee754_rem_pio2+0x78>
 80088b0:	4bbc      	ldr	r3, [pc, #752]	; (8008ba4 <__ieee754_rem_pio2+0x31c>)
 80088b2:	4598      	cmp	r8, r3
 80088b4:	dc75      	bgt.n	80089a2 <__ieee754_rem_pio2+0x11a>
 80088b6:	9b04      	ldr	r3, [sp, #16]
 80088b8:	4dbb      	ldr	r5, [pc, #748]	; (8008ba8 <__ieee754_rem_pio2+0x320>)
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	ee10 0a10 	vmov	r0, s0
 80088c0:	a3a9      	add	r3, pc, #676	; (adr r3, 8008b68 <__ieee754_rem_pio2+0x2e0>)
 80088c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088c6:	4639      	mov	r1, r7
 80088c8:	dd36      	ble.n	8008938 <__ieee754_rem_pio2+0xb0>
 80088ca:	f7f7 fca5 	bl	8000218 <__aeabi_dsub>
 80088ce:	45a8      	cmp	r8, r5
 80088d0:	4606      	mov	r6, r0
 80088d2:	460f      	mov	r7, r1
 80088d4:	d018      	beq.n	8008908 <__ieee754_rem_pio2+0x80>
 80088d6:	a3a6      	add	r3, pc, #664	; (adr r3, 8008b70 <__ieee754_rem_pio2+0x2e8>)
 80088d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088dc:	f7f7 fc9c 	bl	8000218 <__aeabi_dsub>
 80088e0:	4602      	mov	r2, r0
 80088e2:	460b      	mov	r3, r1
 80088e4:	e9c4 2300 	strd	r2, r3, [r4]
 80088e8:	4630      	mov	r0, r6
 80088ea:	4639      	mov	r1, r7
 80088ec:	f7f7 fc94 	bl	8000218 <__aeabi_dsub>
 80088f0:	a39f      	add	r3, pc, #636	; (adr r3, 8008b70 <__ieee754_rem_pio2+0x2e8>)
 80088f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088f6:	f7f7 fc8f 	bl	8000218 <__aeabi_dsub>
 80088fa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80088fe:	2501      	movs	r5, #1
 8008900:	4628      	mov	r0, r5
 8008902:	b00d      	add	sp, #52	; 0x34
 8008904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008908:	a39b      	add	r3, pc, #620	; (adr r3, 8008b78 <__ieee754_rem_pio2+0x2f0>)
 800890a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800890e:	f7f7 fc83 	bl	8000218 <__aeabi_dsub>
 8008912:	a39b      	add	r3, pc, #620	; (adr r3, 8008b80 <__ieee754_rem_pio2+0x2f8>)
 8008914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008918:	4606      	mov	r6, r0
 800891a:	460f      	mov	r7, r1
 800891c:	f7f7 fc7c 	bl	8000218 <__aeabi_dsub>
 8008920:	4602      	mov	r2, r0
 8008922:	460b      	mov	r3, r1
 8008924:	e9c4 2300 	strd	r2, r3, [r4]
 8008928:	4630      	mov	r0, r6
 800892a:	4639      	mov	r1, r7
 800892c:	f7f7 fc74 	bl	8000218 <__aeabi_dsub>
 8008930:	a393      	add	r3, pc, #588	; (adr r3, 8008b80 <__ieee754_rem_pio2+0x2f8>)
 8008932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008936:	e7de      	b.n	80088f6 <__ieee754_rem_pio2+0x6e>
 8008938:	f7f7 fc70 	bl	800021c <__adddf3>
 800893c:	45a8      	cmp	r8, r5
 800893e:	4606      	mov	r6, r0
 8008940:	460f      	mov	r7, r1
 8008942:	d016      	beq.n	8008972 <__ieee754_rem_pio2+0xea>
 8008944:	a38a      	add	r3, pc, #552	; (adr r3, 8008b70 <__ieee754_rem_pio2+0x2e8>)
 8008946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800894a:	f7f7 fc67 	bl	800021c <__adddf3>
 800894e:	4602      	mov	r2, r0
 8008950:	460b      	mov	r3, r1
 8008952:	e9c4 2300 	strd	r2, r3, [r4]
 8008956:	4630      	mov	r0, r6
 8008958:	4639      	mov	r1, r7
 800895a:	f7f7 fc5d 	bl	8000218 <__aeabi_dsub>
 800895e:	a384      	add	r3, pc, #528	; (adr r3, 8008b70 <__ieee754_rem_pio2+0x2e8>)
 8008960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008964:	f7f7 fc5a 	bl	800021c <__adddf3>
 8008968:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800896c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008970:	e7c6      	b.n	8008900 <__ieee754_rem_pio2+0x78>
 8008972:	a381      	add	r3, pc, #516	; (adr r3, 8008b78 <__ieee754_rem_pio2+0x2f0>)
 8008974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008978:	f7f7 fc50 	bl	800021c <__adddf3>
 800897c:	a380      	add	r3, pc, #512	; (adr r3, 8008b80 <__ieee754_rem_pio2+0x2f8>)
 800897e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008982:	4606      	mov	r6, r0
 8008984:	460f      	mov	r7, r1
 8008986:	f7f7 fc49 	bl	800021c <__adddf3>
 800898a:	4602      	mov	r2, r0
 800898c:	460b      	mov	r3, r1
 800898e:	e9c4 2300 	strd	r2, r3, [r4]
 8008992:	4630      	mov	r0, r6
 8008994:	4639      	mov	r1, r7
 8008996:	f7f7 fc3f 	bl	8000218 <__aeabi_dsub>
 800899a:	a379      	add	r3, pc, #484	; (adr r3, 8008b80 <__ieee754_rem_pio2+0x2f8>)
 800899c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a0:	e7e0      	b.n	8008964 <__ieee754_rem_pio2+0xdc>
 80089a2:	4b82      	ldr	r3, [pc, #520]	; (8008bac <__ieee754_rem_pio2+0x324>)
 80089a4:	4598      	cmp	r8, r3
 80089a6:	f300 80d0 	bgt.w	8008b4a <__ieee754_rem_pio2+0x2c2>
 80089aa:	f000 ff03 	bl	80097b4 <fabs>
 80089ae:	ec57 6b10 	vmov	r6, r7, d0
 80089b2:	ee10 0a10 	vmov	r0, s0
 80089b6:	a374      	add	r3, pc, #464	; (adr r3, 8008b88 <__ieee754_rem_pio2+0x300>)
 80089b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089bc:	4639      	mov	r1, r7
 80089be:	f7f7 fddf 	bl	8000580 <__aeabi_dmul>
 80089c2:	2200      	movs	r2, #0
 80089c4:	4b7a      	ldr	r3, [pc, #488]	; (8008bb0 <__ieee754_rem_pio2+0x328>)
 80089c6:	f7f7 fc29 	bl	800021c <__adddf3>
 80089ca:	f7f8 f889 	bl	8000ae0 <__aeabi_d2iz>
 80089ce:	4605      	mov	r5, r0
 80089d0:	f7f7 fd70 	bl	80004b4 <__aeabi_i2d>
 80089d4:	a364      	add	r3, pc, #400	; (adr r3, 8008b68 <__ieee754_rem_pio2+0x2e0>)
 80089d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089de:	f7f7 fdcf 	bl	8000580 <__aeabi_dmul>
 80089e2:	4602      	mov	r2, r0
 80089e4:	460b      	mov	r3, r1
 80089e6:	4630      	mov	r0, r6
 80089e8:	4639      	mov	r1, r7
 80089ea:	f7f7 fc15 	bl	8000218 <__aeabi_dsub>
 80089ee:	a360      	add	r3, pc, #384	; (adr r3, 8008b70 <__ieee754_rem_pio2+0x2e8>)
 80089f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089f4:	4682      	mov	sl, r0
 80089f6:	468b      	mov	fp, r1
 80089f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089fc:	f7f7 fdc0 	bl	8000580 <__aeabi_dmul>
 8008a00:	2d1f      	cmp	r5, #31
 8008a02:	4606      	mov	r6, r0
 8008a04:	460f      	mov	r7, r1
 8008a06:	dc2a      	bgt.n	8008a5e <__ieee754_rem_pio2+0x1d6>
 8008a08:	1e6a      	subs	r2, r5, #1
 8008a0a:	4b6a      	ldr	r3, [pc, #424]	; (8008bb4 <__ieee754_rem_pio2+0x32c>)
 8008a0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a10:	4598      	cmp	r8, r3
 8008a12:	d024      	beq.n	8008a5e <__ieee754_rem_pio2+0x1d6>
 8008a14:	4632      	mov	r2, r6
 8008a16:	463b      	mov	r3, r7
 8008a18:	4650      	mov	r0, sl
 8008a1a:	4659      	mov	r1, fp
 8008a1c:	f7f7 fbfc 	bl	8000218 <__aeabi_dsub>
 8008a20:	e9c4 0100 	strd	r0, r1, [r4]
 8008a24:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008a28:	4650      	mov	r0, sl
 8008a2a:	4642      	mov	r2, r8
 8008a2c:	464b      	mov	r3, r9
 8008a2e:	4659      	mov	r1, fp
 8008a30:	f7f7 fbf2 	bl	8000218 <__aeabi_dsub>
 8008a34:	463b      	mov	r3, r7
 8008a36:	4632      	mov	r2, r6
 8008a38:	f7f7 fbee 	bl	8000218 <__aeabi_dsub>
 8008a3c:	9b04      	ldr	r3, [sp, #16]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008a44:	f6bf af5c 	bge.w	8008900 <__ieee754_rem_pio2+0x78>
 8008a48:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008a4c:	6063      	str	r3, [r4, #4]
 8008a4e:	f8c4 8000 	str.w	r8, [r4]
 8008a52:	60a0      	str	r0, [r4, #8]
 8008a54:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008a58:	60e3      	str	r3, [r4, #12]
 8008a5a:	426d      	negs	r5, r5
 8008a5c:	e750      	b.n	8008900 <__ieee754_rem_pio2+0x78>
 8008a5e:	4632      	mov	r2, r6
 8008a60:	463b      	mov	r3, r7
 8008a62:	4650      	mov	r0, sl
 8008a64:	4659      	mov	r1, fp
 8008a66:	f7f7 fbd7 	bl	8000218 <__aeabi_dsub>
 8008a6a:	ea4f 5228 	mov.w	r2, r8, asr #20
 8008a6e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008a72:	1ad3      	subs	r3, r2, r3
 8008a74:	2b10      	cmp	r3, #16
 8008a76:	e9c4 0100 	strd	r0, r1, [r4]
 8008a7a:	9205      	str	r2, [sp, #20]
 8008a7c:	ddd2      	ble.n	8008a24 <__ieee754_rem_pio2+0x19c>
 8008a7e:	a33e      	add	r3, pc, #248	; (adr r3, 8008b78 <__ieee754_rem_pio2+0x2f0>)
 8008a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a88:	f7f7 fd7a 	bl	8000580 <__aeabi_dmul>
 8008a8c:	4606      	mov	r6, r0
 8008a8e:	460f      	mov	r7, r1
 8008a90:	4602      	mov	r2, r0
 8008a92:	460b      	mov	r3, r1
 8008a94:	4650      	mov	r0, sl
 8008a96:	4659      	mov	r1, fp
 8008a98:	f7f7 fbbe 	bl	8000218 <__aeabi_dsub>
 8008a9c:	4602      	mov	r2, r0
 8008a9e:	460b      	mov	r3, r1
 8008aa0:	4680      	mov	r8, r0
 8008aa2:	4689      	mov	r9, r1
 8008aa4:	4650      	mov	r0, sl
 8008aa6:	4659      	mov	r1, fp
 8008aa8:	f7f7 fbb6 	bl	8000218 <__aeabi_dsub>
 8008aac:	4632      	mov	r2, r6
 8008aae:	463b      	mov	r3, r7
 8008ab0:	f7f7 fbb2 	bl	8000218 <__aeabi_dsub>
 8008ab4:	a332      	add	r3, pc, #200	; (adr r3, 8008b80 <__ieee754_rem_pio2+0x2f8>)
 8008ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aba:	4606      	mov	r6, r0
 8008abc:	460f      	mov	r7, r1
 8008abe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ac2:	f7f7 fd5d 	bl	8000580 <__aeabi_dmul>
 8008ac6:	4632      	mov	r2, r6
 8008ac8:	463b      	mov	r3, r7
 8008aca:	f7f7 fba5 	bl	8000218 <__aeabi_dsub>
 8008ace:	4602      	mov	r2, r0
 8008ad0:	460b      	mov	r3, r1
 8008ad2:	4606      	mov	r6, r0
 8008ad4:	460f      	mov	r7, r1
 8008ad6:	4640      	mov	r0, r8
 8008ad8:	4649      	mov	r1, r9
 8008ada:	f7f7 fb9d 	bl	8000218 <__aeabi_dsub>
 8008ade:	9a05      	ldr	r2, [sp, #20]
 8008ae0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008ae4:	1ad3      	subs	r3, r2, r3
 8008ae6:	2b31      	cmp	r3, #49	; 0x31
 8008ae8:	e9c4 0100 	strd	r0, r1, [r4]
 8008aec:	dd2a      	ble.n	8008b44 <__ieee754_rem_pio2+0x2bc>
 8008aee:	a328      	add	r3, pc, #160	; (adr r3, 8008b90 <__ieee754_rem_pio2+0x308>)
 8008af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008af8:	f7f7 fd42 	bl	8000580 <__aeabi_dmul>
 8008afc:	4606      	mov	r6, r0
 8008afe:	460f      	mov	r7, r1
 8008b00:	4602      	mov	r2, r0
 8008b02:	460b      	mov	r3, r1
 8008b04:	4640      	mov	r0, r8
 8008b06:	4649      	mov	r1, r9
 8008b08:	f7f7 fb86 	bl	8000218 <__aeabi_dsub>
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	460b      	mov	r3, r1
 8008b10:	4682      	mov	sl, r0
 8008b12:	468b      	mov	fp, r1
 8008b14:	4640      	mov	r0, r8
 8008b16:	4649      	mov	r1, r9
 8008b18:	f7f7 fb7e 	bl	8000218 <__aeabi_dsub>
 8008b1c:	4632      	mov	r2, r6
 8008b1e:	463b      	mov	r3, r7
 8008b20:	f7f7 fb7a 	bl	8000218 <__aeabi_dsub>
 8008b24:	a31c      	add	r3, pc, #112	; (adr r3, 8008b98 <__ieee754_rem_pio2+0x310>)
 8008b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b2a:	4606      	mov	r6, r0
 8008b2c:	460f      	mov	r7, r1
 8008b2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b32:	f7f7 fd25 	bl	8000580 <__aeabi_dmul>
 8008b36:	4632      	mov	r2, r6
 8008b38:	463b      	mov	r3, r7
 8008b3a:	f7f7 fb6d 	bl	8000218 <__aeabi_dsub>
 8008b3e:	4606      	mov	r6, r0
 8008b40:	460f      	mov	r7, r1
 8008b42:	e767      	b.n	8008a14 <__ieee754_rem_pio2+0x18c>
 8008b44:	46c2      	mov	sl, r8
 8008b46:	46cb      	mov	fp, r9
 8008b48:	e76c      	b.n	8008a24 <__ieee754_rem_pio2+0x19c>
 8008b4a:	4b1b      	ldr	r3, [pc, #108]	; (8008bb8 <__ieee754_rem_pio2+0x330>)
 8008b4c:	4598      	cmp	r8, r3
 8008b4e:	dd35      	ble.n	8008bbc <__ieee754_rem_pio2+0x334>
 8008b50:	ee10 2a10 	vmov	r2, s0
 8008b54:	463b      	mov	r3, r7
 8008b56:	4630      	mov	r0, r6
 8008b58:	4639      	mov	r1, r7
 8008b5a:	f7f7 fb5d 	bl	8000218 <__aeabi_dsub>
 8008b5e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008b62:	e9c4 0100 	strd	r0, r1, [r4]
 8008b66:	e6a1      	b.n	80088ac <__ieee754_rem_pio2+0x24>
 8008b68:	54400000 	.word	0x54400000
 8008b6c:	3ff921fb 	.word	0x3ff921fb
 8008b70:	1a626331 	.word	0x1a626331
 8008b74:	3dd0b461 	.word	0x3dd0b461
 8008b78:	1a600000 	.word	0x1a600000
 8008b7c:	3dd0b461 	.word	0x3dd0b461
 8008b80:	2e037073 	.word	0x2e037073
 8008b84:	3ba3198a 	.word	0x3ba3198a
 8008b88:	6dc9c883 	.word	0x6dc9c883
 8008b8c:	3fe45f30 	.word	0x3fe45f30
 8008b90:	2e000000 	.word	0x2e000000
 8008b94:	3ba3198a 	.word	0x3ba3198a
 8008b98:	252049c1 	.word	0x252049c1
 8008b9c:	397b839a 	.word	0x397b839a
 8008ba0:	3fe921fb 	.word	0x3fe921fb
 8008ba4:	4002d97b 	.word	0x4002d97b
 8008ba8:	3ff921fb 	.word	0x3ff921fb
 8008bac:	413921fb 	.word	0x413921fb
 8008bb0:	3fe00000 	.word	0x3fe00000
 8008bb4:	08009c4c 	.word	0x08009c4c
 8008bb8:	7fefffff 	.word	0x7fefffff
 8008bbc:	ea4f 5528 	mov.w	r5, r8, asr #20
 8008bc0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8008bc4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8008bc8:	4630      	mov	r0, r6
 8008bca:	460f      	mov	r7, r1
 8008bcc:	f7f7 ff88 	bl	8000ae0 <__aeabi_d2iz>
 8008bd0:	f7f7 fc70 	bl	80004b4 <__aeabi_i2d>
 8008bd4:	4602      	mov	r2, r0
 8008bd6:	460b      	mov	r3, r1
 8008bd8:	4630      	mov	r0, r6
 8008bda:	4639      	mov	r1, r7
 8008bdc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008be0:	f7f7 fb1a 	bl	8000218 <__aeabi_dsub>
 8008be4:	2200      	movs	r2, #0
 8008be6:	4b1f      	ldr	r3, [pc, #124]	; (8008c64 <__ieee754_rem_pio2+0x3dc>)
 8008be8:	f7f7 fcca 	bl	8000580 <__aeabi_dmul>
 8008bec:	460f      	mov	r7, r1
 8008bee:	4606      	mov	r6, r0
 8008bf0:	f7f7 ff76 	bl	8000ae0 <__aeabi_d2iz>
 8008bf4:	f7f7 fc5e 	bl	80004b4 <__aeabi_i2d>
 8008bf8:	4602      	mov	r2, r0
 8008bfa:	460b      	mov	r3, r1
 8008bfc:	4630      	mov	r0, r6
 8008bfe:	4639      	mov	r1, r7
 8008c00:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008c04:	f7f7 fb08 	bl	8000218 <__aeabi_dsub>
 8008c08:	2200      	movs	r2, #0
 8008c0a:	4b16      	ldr	r3, [pc, #88]	; (8008c64 <__ieee754_rem_pio2+0x3dc>)
 8008c0c:	f7f7 fcb8 	bl	8000580 <__aeabi_dmul>
 8008c10:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008c14:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8008c18:	f04f 0803 	mov.w	r8, #3
 8008c1c:	2600      	movs	r6, #0
 8008c1e:	2700      	movs	r7, #0
 8008c20:	4632      	mov	r2, r6
 8008c22:	463b      	mov	r3, r7
 8008c24:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8008c28:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8008c2c:	f7f7 ff10 	bl	8000a50 <__aeabi_dcmpeq>
 8008c30:	b9b0      	cbnz	r0, 8008c60 <__ieee754_rem_pio2+0x3d8>
 8008c32:	4b0d      	ldr	r3, [pc, #52]	; (8008c68 <__ieee754_rem_pio2+0x3e0>)
 8008c34:	9301      	str	r3, [sp, #4]
 8008c36:	2302      	movs	r3, #2
 8008c38:	9300      	str	r3, [sp, #0]
 8008c3a:	462a      	mov	r2, r5
 8008c3c:	4643      	mov	r3, r8
 8008c3e:	4621      	mov	r1, r4
 8008c40:	a806      	add	r0, sp, #24
 8008c42:	f000 f9ad 	bl	8008fa0 <__kernel_rem_pio2>
 8008c46:	9b04      	ldr	r3, [sp, #16]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	4605      	mov	r5, r0
 8008c4c:	f6bf ae58 	bge.w	8008900 <__ieee754_rem_pio2+0x78>
 8008c50:	6863      	ldr	r3, [r4, #4]
 8008c52:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008c56:	6063      	str	r3, [r4, #4]
 8008c58:	68e3      	ldr	r3, [r4, #12]
 8008c5a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008c5e:	e6fb      	b.n	8008a58 <__ieee754_rem_pio2+0x1d0>
 8008c60:	46d0      	mov	r8, sl
 8008c62:	e7dd      	b.n	8008c20 <__ieee754_rem_pio2+0x398>
 8008c64:	41700000 	.word	0x41700000
 8008c68:	08009ccc 	.word	0x08009ccc

08008c6c <__ieee754_sqrt>:
 8008c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c70:	ec55 4b10 	vmov	r4, r5, d0
 8008c74:	4e54      	ldr	r6, [pc, #336]	; (8008dc8 <__ieee754_sqrt+0x15c>)
 8008c76:	43ae      	bics	r6, r5
 8008c78:	ee10 0a10 	vmov	r0, s0
 8008c7c:	462b      	mov	r3, r5
 8008c7e:	462a      	mov	r2, r5
 8008c80:	4621      	mov	r1, r4
 8008c82:	d113      	bne.n	8008cac <__ieee754_sqrt+0x40>
 8008c84:	ee10 2a10 	vmov	r2, s0
 8008c88:	462b      	mov	r3, r5
 8008c8a:	ee10 0a10 	vmov	r0, s0
 8008c8e:	4629      	mov	r1, r5
 8008c90:	f7f7 fc76 	bl	8000580 <__aeabi_dmul>
 8008c94:	4602      	mov	r2, r0
 8008c96:	460b      	mov	r3, r1
 8008c98:	4620      	mov	r0, r4
 8008c9a:	4629      	mov	r1, r5
 8008c9c:	f7f7 fabe 	bl	800021c <__adddf3>
 8008ca0:	4604      	mov	r4, r0
 8008ca2:	460d      	mov	r5, r1
 8008ca4:	ec45 4b10 	vmov	d0, r4, r5
 8008ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cac:	2d00      	cmp	r5, #0
 8008cae:	dc10      	bgt.n	8008cd2 <__ieee754_sqrt+0x66>
 8008cb0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008cb4:	4330      	orrs	r0, r6
 8008cb6:	d0f5      	beq.n	8008ca4 <__ieee754_sqrt+0x38>
 8008cb8:	b15d      	cbz	r5, 8008cd2 <__ieee754_sqrt+0x66>
 8008cba:	ee10 2a10 	vmov	r2, s0
 8008cbe:	462b      	mov	r3, r5
 8008cc0:	4620      	mov	r0, r4
 8008cc2:	4629      	mov	r1, r5
 8008cc4:	f7f7 faa8 	bl	8000218 <__aeabi_dsub>
 8008cc8:	4602      	mov	r2, r0
 8008cca:	460b      	mov	r3, r1
 8008ccc:	f7f7 fd82 	bl	80007d4 <__aeabi_ddiv>
 8008cd0:	e7e6      	b.n	8008ca0 <__ieee754_sqrt+0x34>
 8008cd2:	151b      	asrs	r3, r3, #20
 8008cd4:	d10c      	bne.n	8008cf0 <__ieee754_sqrt+0x84>
 8008cd6:	2a00      	cmp	r2, #0
 8008cd8:	d06d      	beq.n	8008db6 <__ieee754_sqrt+0x14a>
 8008cda:	2000      	movs	r0, #0
 8008cdc:	02d6      	lsls	r6, r2, #11
 8008cde:	d56e      	bpl.n	8008dbe <__ieee754_sqrt+0x152>
 8008ce0:	1e44      	subs	r4, r0, #1
 8008ce2:	1b1b      	subs	r3, r3, r4
 8008ce4:	f1c0 0420 	rsb	r4, r0, #32
 8008ce8:	fa21 f404 	lsr.w	r4, r1, r4
 8008cec:	4322      	orrs	r2, r4
 8008cee:	4081      	lsls	r1, r0
 8008cf0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008cf4:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8008cf8:	07dd      	lsls	r5, r3, #31
 8008cfa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008cfe:	bf42      	ittt	mi
 8008d00:	0052      	lslmi	r2, r2, #1
 8008d02:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8008d06:	0049      	lslmi	r1, r1, #1
 8008d08:	1058      	asrs	r0, r3, #1
 8008d0a:	2500      	movs	r5, #0
 8008d0c:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8008d10:	441a      	add	r2, r3
 8008d12:	0049      	lsls	r1, r1, #1
 8008d14:	2316      	movs	r3, #22
 8008d16:	462c      	mov	r4, r5
 8008d18:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8008d1c:	19a7      	adds	r7, r4, r6
 8008d1e:	4297      	cmp	r7, r2
 8008d20:	bfde      	ittt	le
 8008d22:	1bd2      	suble	r2, r2, r7
 8008d24:	19bc      	addle	r4, r7, r6
 8008d26:	19ad      	addle	r5, r5, r6
 8008d28:	0052      	lsls	r2, r2, #1
 8008d2a:	3b01      	subs	r3, #1
 8008d2c:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8008d30:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008d34:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008d38:	d1f0      	bne.n	8008d1c <__ieee754_sqrt+0xb0>
 8008d3a:	f04f 0e20 	mov.w	lr, #32
 8008d3e:	469c      	mov	ip, r3
 8008d40:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008d44:	42a2      	cmp	r2, r4
 8008d46:	eb06 070c 	add.w	r7, r6, ip
 8008d4a:	dc02      	bgt.n	8008d52 <__ieee754_sqrt+0xe6>
 8008d4c:	d112      	bne.n	8008d74 <__ieee754_sqrt+0x108>
 8008d4e:	428f      	cmp	r7, r1
 8008d50:	d810      	bhi.n	8008d74 <__ieee754_sqrt+0x108>
 8008d52:	2f00      	cmp	r7, #0
 8008d54:	eb07 0c06 	add.w	ip, r7, r6
 8008d58:	da34      	bge.n	8008dc4 <__ieee754_sqrt+0x158>
 8008d5a:	f1bc 0f00 	cmp.w	ip, #0
 8008d5e:	db31      	blt.n	8008dc4 <__ieee754_sqrt+0x158>
 8008d60:	f104 0801 	add.w	r8, r4, #1
 8008d64:	1b12      	subs	r2, r2, r4
 8008d66:	428f      	cmp	r7, r1
 8008d68:	bf88      	it	hi
 8008d6a:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8008d6e:	1bc9      	subs	r1, r1, r7
 8008d70:	4433      	add	r3, r6
 8008d72:	4644      	mov	r4, r8
 8008d74:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8008d78:	f1be 0e01 	subs.w	lr, lr, #1
 8008d7c:	443a      	add	r2, r7
 8008d7e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008d82:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008d86:	d1dd      	bne.n	8008d44 <__ieee754_sqrt+0xd8>
 8008d88:	430a      	orrs	r2, r1
 8008d8a:	d006      	beq.n	8008d9a <__ieee754_sqrt+0x12e>
 8008d8c:	1c5c      	adds	r4, r3, #1
 8008d8e:	bf13      	iteet	ne
 8008d90:	3301      	addne	r3, #1
 8008d92:	3501      	addeq	r5, #1
 8008d94:	4673      	moveq	r3, lr
 8008d96:	f023 0301 	bicne.w	r3, r3, #1
 8008d9a:	106a      	asrs	r2, r5, #1
 8008d9c:	085b      	lsrs	r3, r3, #1
 8008d9e:	07e9      	lsls	r1, r5, #31
 8008da0:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8008da4:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8008da8:	bf48      	it	mi
 8008daa:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8008dae:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8008db2:	461c      	mov	r4, r3
 8008db4:	e776      	b.n	8008ca4 <__ieee754_sqrt+0x38>
 8008db6:	0aca      	lsrs	r2, r1, #11
 8008db8:	3b15      	subs	r3, #21
 8008dba:	0549      	lsls	r1, r1, #21
 8008dbc:	e78b      	b.n	8008cd6 <__ieee754_sqrt+0x6a>
 8008dbe:	0052      	lsls	r2, r2, #1
 8008dc0:	3001      	adds	r0, #1
 8008dc2:	e78b      	b.n	8008cdc <__ieee754_sqrt+0x70>
 8008dc4:	46a0      	mov	r8, r4
 8008dc6:	e7cd      	b.n	8008d64 <__ieee754_sqrt+0xf8>
 8008dc8:	7ff00000 	.word	0x7ff00000
 8008dcc:	00000000 	.word	0x00000000

08008dd0 <__kernel_cos>:
 8008dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dd4:	ec59 8b10 	vmov	r8, r9, d0
 8008dd8:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 8008ddc:	b085      	sub	sp, #20
 8008dde:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8008de2:	ed8d 1b00 	vstr	d1, [sp]
 8008de6:	da07      	bge.n	8008df8 <__kernel_cos+0x28>
 8008de8:	ee10 0a10 	vmov	r0, s0
 8008dec:	4649      	mov	r1, r9
 8008dee:	f7f7 fe77 	bl	8000ae0 <__aeabi_d2iz>
 8008df2:	2800      	cmp	r0, #0
 8008df4:	f000 80aa 	beq.w	8008f4c <__kernel_cos+0x17c>
 8008df8:	4642      	mov	r2, r8
 8008dfa:	464b      	mov	r3, r9
 8008dfc:	4640      	mov	r0, r8
 8008dfe:	4649      	mov	r1, r9
 8008e00:	f7f7 fbbe 	bl	8000580 <__aeabi_dmul>
 8008e04:	a359      	add	r3, pc, #356	; (adr r3, 8008f6c <__kernel_cos+0x19c>)
 8008e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e0a:	4604      	mov	r4, r0
 8008e0c:	460d      	mov	r5, r1
 8008e0e:	f7f7 fbb7 	bl	8000580 <__aeabi_dmul>
 8008e12:	a358      	add	r3, pc, #352	; (adr r3, 8008f74 <__kernel_cos+0x1a4>)
 8008e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e18:	f7f7 fa00 	bl	800021c <__adddf3>
 8008e1c:	4622      	mov	r2, r4
 8008e1e:	462b      	mov	r3, r5
 8008e20:	f7f7 fbae 	bl	8000580 <__aeabi_dmul>
 8008e24:	a355      	add	r3, pc, #340	; (adr r3, 8008f7c <__kernel_cos+0x1ac>)
 8008e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e2a:	f7f7 f9f5 	bl	8000218 <__aeabi_dsub>
 8008e2e:	4622      	mov	r2, r4
 8008e30:	462b      	mov	r3, r5
 8008e32:	f7f7 fba5 	bl	8000580 <__aeabi_dmul>
 8008e36:	a353      	add	r3, pc, #332	; (adr r3, 8008f84 <__kernel_cos+0x1b4>)
 8008e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e3c:	f7f7 f9ee 	bl	800021c <__adddf3>
 8008e40:	4622      	mov	r2, r4
 8008e42:	462b      	mov	r3, r5
 8008e44:	f7f7 fb9c 	bl	8000580 <__aeabi_dmul>
 8008e48:	a350      	add	r3, pc, #320	; (adr r3, 8008f8c <__kernel_cos+0x1bc>)
 8008e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e4e:	f7f7 f9e3 	bl	8000218 <__aeabi_dsub>
 8008e52:	4622      	mov	r2, r4
 8008e54:	462b      	mov	r3, r5
 8008e56:	f7f7 fb93 	bl	8000580 <__aeabi_dmul>
 8008e5a:	a34e      	add	r3, pc, #312	; (adr r3, 8008f94 <__kernel_cos+0x1c4>)
 8008e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e60:	f7f7 f9dc 	bl	800021c <__adddf3>
 8008e64:	462b      	mov	r3, r5
 8008e66:	4622      	mov	r2, r4
 8008e68:	f7f7 fb8a 	bl	8000580 <__aeabi_dmul>
 8008e6c:	4b3a      	ldr	r3, [pc, #232]	; (8008f58 <__kernel_cos+0x188>)
 8008e6e:	429f      	cmp	r7, r3
 8008e70:	4682      	mov	sl, r0
 8008e72:	468b      	mov	fp, r1
 8008e74:	dc2c      	bgt.n	8008ed0 <__kernel_cos+0x100>
 8008e76:	2200      	movs	r2, #0
 8008e78:	4b38      	ldr	r3, [pc, #224]	; (8008f5c <__kernel_cos+0x18c>)
 8008e7a:	4620      	mov	r0, r4
 8008e7c:	4629      	mov	r1, r5
 8008e7e:	f7f7 fb7f 	bl	8000580 <__aeabi_dmul>
 8008e82:	4652      	mov	r2, sl
 8008e84:	4606      	mov	r6, r0
 8008e86:	460f      	mov	r7, r1
 8008e88:	465b      	mov	r3, fp
 8008e8a:	4620      	mov	r0, r4
 8008e8c:	4629      	mov	r1, r5
 8008e8e:	f7f7 fb77 	bl	8000580 <__aeabi_dmul>
 8008e92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e96:	4604      	mov	r4, r0
 8008e98:	460d      	mov	r5, r1
 8008e9a:	4640      	mov	r0, r8
 8008e9c:	4649      	mov	r1, r9
 8008e9e:	f7f7 fb6f 	bl	8000580 <__aeabi_dmul>
 8008ea2:	4602      	mov	r2, r0
 8008ea4:	460b      	mov	r3, r1
 8008ea6:	4620      	mov	r0, r4
 8008ea8:	4629      	mov	r1, r5
 8008eaa:	f7f7 f9b5 	bl	8000218 <__aeabi_dsub>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	460b      	mov	r3, r1
 8008eb2:	4630      	mov	r0, r6
 8008eb4:	4639      	mov	r1, r7
 8008eb6:	f7f7 f9af 	bl	8000218 <__aeabi_dsub>
 8008eba:	460b      	mov	r3, r1
 8008ebc:	4928      	ldr	r1, [pc, #160]	; (8008f60 <__kernel_cos+0x190>)
 8008ebe:	4602      	mov	r2, r0
 8008ec0:	2000      	movs	r0, #0
 8008ec2:	f7f7 f9a9 	bl	8000218 <__aeabi_dsub>
 8008ec6:	ec41 0b10 	vmov	d0, r0, r1
 8008eca:	b005      	add	sp, #20
 8008ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ed0:	4b24      	ldr	r3, [pc, #144]	; (8008f64 <__kernel_cos+0x194>)
 8008ed2:	4923      	ldr	r1, [pc, #140]	; (8008f60 <__kernel_cos+0x190>)
 8008ed4:	429f      	cmp	r7, r3
 8008ed6:	bfd7      	itett	le
 8008ed8:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 8008edc:	4f22      	ldrgt	r7, [pc, #136]	; (8008f68 <__kernel_cos+0x198>)
 8008ede:	2200      	movle	r2, #0
 8008ee0:	4616      	movle	r6, r2
 8008ee2:	bfd4      	ite	le
 8008ee4:	461f      	movle	r7, r3
 8008ee6:	2600      	movgt	r6, #0
 8008ee8:	4632      	mov	r2, r6
 8008eea:	463b      	mov	r3, r7
 8008eec:	2000      	movs	r0, #0
 8008eee:	f7f7 f993 	bl	8000218 <__aeabi_dsub>
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ef8:	4b18      	ldr	r3, [pc, #96]	; (8008f5c <__kernel_cos+0x18c>)
 8008efa:	4620      	mov	r0, r4
 8008efc:	4629      	mov	r1, r5
 8008efe:	f7f7 fb3f 	bl	8000580 <__aeabi_dmul>
 8008f02:	4632      	mov	r2, r6
 8008f04:	463b      	mov	r3, r7
 8008f06:	f7f7 f987 	bl	8000218 <__aeabi_dsub>
 8008f0a:	4652      	mov	r2, sl
 8008f0c:	4606      	mov	r6, r0
 8008f0e:	460f      	mov	r7, r1
 8008f10:	465b      	mov	r3, fp
 8008f12:	4620      	mov	r0, r4
 8008f14:	4629      	mov	r1, r5
 8008f16:	f7f7 fb33 	bl	8000580 <__aeabi_dmul>
 8008f1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f1e:	4604      	mov	r4, r0
 8008f20:	460d      	mov	r5, r1
 8008f22:	4640      	mov	r0, r8
 8008f24:	4649      	mov	r1, r9
 8008f26:	f7f7 fb2b 	bl	8000580 <__aeabi_dmul>
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	460b      	mov	r3, r1
 8008f2e:	4620      	mov	r0, r4
 8008f30:	4629      	mov	r1, r5
 8008f32:	f7f7 f971 	bl	8000218 <__aeabi_dsub>
 8008f36:	4602      	mov	r2, r0
 8008f38:	460b      	mov	r3, r1
 8008f3a:	4630      	mov	r0, r6
 8008f3c:	4639      	mov	r1, r7
 8008f3e:	f7f7 f96b 	bl	8000218 <__aeabi_dsub>
 8008f42:	4602      	mov	r2, r0
 8008f44:	460b      	mov	r3, r1
 8008f46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f4a:	e7ba      	b.n	8008ec2 <__kernel_cos+0xf2>
 8008f4c:	2000      	movs	r0, #0
 8008f4e:	4904      	ldr	r1, [pc, #16]	; (8008f60 <__kernel_cos+0x190>)
 8008f50:	e7b9      	b.n	8008ec6 <__kernel_cos+0xf6>
 8008f52:	bf00      	nop
 8008f54:	f3af 8000 	nop.w
 8008f58:	3fd33332 	.word	0x3fd33332
 8008f5c:	3fe00000 	.word	0x3fe00000
 8008f60:	3ff00000 	.word	0x3ff00000
 8008f64:	3fe90000 	.word	0x3fe90000
 8008f68:	3fd20000 	.word	0x3fd20000
 8008f6c:	be8838d4 	.word	0xbe8838d4
 8008f70:	bda8fae9 	.word	0xbda8fae9
 8008f74:	bdb4b1c4 	.word	0xbdb4b1c4
 8008f78:	3e21ee9e 	.word	0x3e21ee9e
 8008f7c:	809c52ad 	.word	0x809c52ad
 8008f80:	3e927e4f 	.word	0x3e927e4f
 8008f84:	19cb1590 	.word	0x19cb1590
 8008f88:	3efa01a0 	.word	0x3efa01a0
 8008f8c:	16c15177 	.word	0x16c15177
 8008f90:	3f56c16c 	.word	0x3f56c16c
 8008f94:	5555554c 	.word	0x5555554c
 8008f98:	3fa55555 	.word	0x3fa55555
 8008f9c:	00000000 	.word	0x00000000

08008fa0 <__kernel_rem_pio2>:
 8008fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fa4:	ed2d 8b02 	vpush	{d8}
 8008fa8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8008fac:	1ed4      	subs	r4, r2, #3
 8008fae:	9306      	str	r3, [sp, #24]
 8008fb0:	9102      	str	r1, [sp, #8]
 8008fb2:	4bc3      	ldr	r3, [pc, #780]	; (80092c0 <__kernel_rem_pio2+0x320>)
 8008fb4:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8008fb6:	9009      	str	r0, [sp, #36]	; 0x24
 8008fb8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008fbc:	9300      	str	r3, [sp, #0]
 8008fbe:	9b06      	ldr	r3, [sp, #24]
 8008fc0:	3b01      	subs	r3, #1
 8008fc2:	9304      	str	r3, [sp, #16]
 8008fc4:	2318      	movs	r3, #24
 8008fc6:	fb94 f4f3 	sdiv	r4, r4, r3
 8008fca:	f06f 0317 	mvn.w	r3, #23
 8008fce:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8008fd2:	fb04 3303 	mla	r3, r4, r3, r3
 8008fd6:	eb03 0a02 	add.w	sl, r3, r2
 8008fda:	9b00      	ldr	r3, [sp, #0]
 8008fdc:	9a04      	ldr	r2, [sp, #16]
 8008fde:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 80092b0 <__kernel_rem_pio2+0x310>
 8008fe2:	eb03 0802 	add.w	r8, r3, r2
 8008fe6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8008fe8:	1aa7      	subs	r7, r4, r2
 8008fea:	ae20      	add	r6, sp, #128	; 0x80
 8008fec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8008ff0:	2500      	movs	r5, #0
 8008ff2:	4545      	cmp	r5, r8
 8008ff4:	dd13      	ble.n	800901e <__kernel_rem_pio2+0x7e>
 8008ff6:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80092b0 <__kernel_rem_pio2+0x310>
 8008ffa:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8008ffe:	2600      	movs	r6, #0
 8009000:	9b00      	ldr	r3, [sp, #0]
 8009002:	429e      	cmp	r6, r3
 8009004:	dc32      	bgt.n	800906c <__kernel_rem_pio2+0xcc>
 8009006:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009008:	9303      	str	r3, [sp, #12]
 800900a:	9b06      	ldr	r3, [sp, #24]
 800900c:	199d      	adds	r5, r3, r6
 800900e:	ab20      	add	r3, sp, #128	; 0x80
 8009010:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009014:	9308      	str	r3, [sp, #32]
 8009016:	ec59 8b18 	vmov	r8, r9, d8
 800901a:	2700      	movs	r7, #0
 800901c:	e01f      	b.n	800905e <__kernel_rem_pio2+0xbe>
 800901e:	42ef      	cmn	r7, r5
 8009020:	d407      	bmi.n	8009032 <__kernel_rem_pio2+0x92>
 8009022:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8009026:	f7f7 fa45 	bl	80004b4 <__aeabi_i2d>
 800902a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800902e:	3501      	adds	r5, #1
 8009030:	e7df      	b.n	8008ff2 <__kernel_rem_pio2+0x52>
 8009032:	ec51 0b18 	vmov	r0, r1, d8
 8009036:	e7f8      	b.n	800902a <__kernel_rem_pio2+0x8a>
 8009038:	9908      	ldr	r1, [sp, #32]
 800903a:	9d03      	ldr	r5, [sp, #12]
 800903c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8009040:	9108      	str	r1, [sp, #32]
 8009042:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8009046:	9503      	str	r5, [sp, #12]
 8009048:	f7f7 fa9a 	bl	8000580 <__aeabi_dmul>
 800904c:	4602      	mov	r2, r0
 800904e:	460b      	mov	r3, r1
 8009050:	4640      	mov	r0, r8
 8009052:	4649      	mov	r1, r9
 8009054:	f7f7 f8e2 	bl	800021c <__adddf3>
 8009058:	3701      	adds	r7, #1
 800905a:	4680      	mov	r8, r0
 800905c:	4689      	mov	r9, r1
 800905e:	9b04      	ldr	r3, [sp, #16]
 8009060:	429f      	cmp	r7, r3
 8009062:	dde9      	ble.n	8009038 <__kernel_rem_pio2+0x98>
 8009064:	e8eb 8902 	strd	r8, r9, [fp], #8
 8009068:	3601      	adds	r6, #1
 800906a:	e7c9      	b.n	8009000 <__kernel_rem_pio2+0x60>
 800906c:	9b00      	ldr	r3, [sp, #0]
 800906e:	9f00      	ldr	r7, [sp, #0]
 8009070:	aa0c      	add	r2, sp, #48	; 0x30
 8009072:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009076:	930b      	str	r3, [sp, #44]	; 0x2c
 8009078:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800907a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800907e:	930a      	str	r3, [sp, #40]	; 0x28
 8009080:	ab98      	add	r3, sp, #608	; 0x260
 8009082:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8009086:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800908a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800908e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8009092:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009096:	9308      	str	r3, [sp, #32]
 8009098:	9a08      	ldr	r2, [sp, #32]
 800909a:	ab98      	add	r3, sp, #608	; 0x260
 800909c:	4413      	add	r3, r2
 800909e:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 80090a2:	2600      	movs	r6, #0
 80090a4:	1bbb      	subs	r3, r7, r6
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	dc77      	bgt.n	800919a <__kernel_rem_pio2+0x1fa>
 80090aa:	ec49 8b10 	vmov	d0, r8, r9
 80090ae:	4650      	mov	r0, sl
 80090b0:	f000 fc12 	bl	80098d8 <scalbn>
 80090b4:	ec55 4b10 	vmov	r4, r5, d0
 80090b8:	2200      	movs	r2, #0
 80090ba:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80090be:	ee10 0a10 	vmov	r0, s0
 80090c2:	4629      	mov	r1, r5
 80090c4:	f7f7 fa5c 	bl	8000580 <__aeabi_dmul>
 80090c8:	ec41 0b10 	vmov	d0, r0, r1
 80090cc:	f000 fb7c 	bl	80097c8 <floor>
 80090d0:	2200      	movs	r2, #0
 80090d2:	ec51 0b10 	vmov	r0, r1, d0
 80090d6:	4b7b      	ldr	r3, [pc, #492]	; (80092c4 <__kernel_rem_pio2+0x324>)
 80090d8:	f7f7 fa52 	bl	8000580 <__aeabi_dmul>
 80090dc:	4602      	mov	r2, r0
 80090de:	460b      	mov	r3, r1
 80090e0:	4620      	mov	r0, r4
 80090e2:	4629      	mov	r1, r5
 80090e4:	f7f7 f898 	bl	8000218 <__aeabi_dsub>
 80090e8:	460d      	mov	r5, r1
 80090ea:	4604      	mov	r4, r0
 80090ec:	f7f7 fcf8 	bl	8000ae0 <__aeabi_d2iz>
 80090f0:	9003      	str	r0, [sp, #12]
 80090f2:	f7f7 f9df 	bl	80004b4 <__aeabi_i2d>
 80090f6:	4602      	mov	r2, r0
 80090f8:	460b      	mov	r3, r1
 80090fa:	4620      	mov	r0, r4
 80090fc:	4629      	mov	r1, r5
 80090fe:	f7f7 f88b 	bl	8000218 <__aeabi_dsub>
 8009102:	f1ba 0f00 	cmp.w	sl, #0
 8009106:	4680      	mov	r8, r0
 8009108:	4689      	mov	r9, r1
 800910a:	dd6b      	ble.n	80091e4 <__kernel_rem_pio2+0x244>
 800910c:	1e7a      	subs	r2, r7, #1
 800910e:	ab0c      	add	r3, sp, #48	; 0x30
 8009110:	f1ca 0118 	rsb	r1, sl, #24
 8009114:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009118:	9c03      	ldr	r4, [sp, #12]
 800911a:	fa40 f301 	asr.w	r3, r0, r1
 800911e:	441c      	add	r4, r3
 8009120:	408b      	lsls	r3, r1
 8009122:	1ac0      	subs	r0, r0, r3
 8009124:	ab0c      	add	r3, sp, #48	; 0x30
 8009126:	9403      	str	r4, [sp, #12]
 8009128:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800912c:	f1ca 0317 	rsb	r3, sl, #23
 8009130:	fa40 fb03 	asr.w	fp, r0, r3
 8009134:	f1bb 0f00 	cmp.w	fp, #0
 8009138:	dd62      	ble.n	8009200 <__kernel_rem_pio2+0x260>
 800913a:	9b03      	ldr	r3, [sp, #12]
 800913c:	2200      	movs	r2, #0
 800913e:	3301      	adds	r3, #1
 8009140:	9303      	str	r3, [sp, #12]
 8009142:	4614      	mov	r4, r2
 8009144:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8009148:	4297      	cmp	r7, r2
 800914a:	f300 8089 	bgt.w	8009260 <__kernel_rem_pio2+0x2c0>
 800914e:	f1ba 0f00 	cmp.w	sl, #0
 8009152:	dd07      	ble.n	8009164 <__kernel_rem_pio2+0x1c4>
 8009154:	f1ba 0f01 	cmp.w	sl, #1
 8009158:	f000 8096 	beq.w	8009288 <__kernel_rem_pio2+0x2e8>
 800915c:	f1ba 0f02 	cmp.w	sl, #2
 8009160:	f000 809c 	beq.w	800929c <__kernel_rem_pio2+0x2fc>
 8009164:	f1bb 0f02 	cmp.w	fp, #2
 8009168:	d14a      	bne.n	8009200 <__kernel_rem_pio2+0x260>
 800916a:	4642      	mov	r2, r8
 800916c:	464b      	mov	r3, r9
 800916e:	2000      	movs	r0, #0
 8009170:	4955      	ldr	r1, [pc, #340]	; (80092c8 <__kernel_rem_pio2+0x328>)
 8009172:	f7f7 f851 	bl	8000218 <__aeabi_dsub>
 8009176:	4680      	mov	r8, r0
 8009178:	4689      	mov	r9, r1
 800917a:	2c00      	cmp	r4, #0
 800917c:	d040      	beq.n	8009200 <__kernel_rem_pio2+0x260>
 800917e:	4650      	mov	r0, sl
 8009180:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 80092b8 <__kernel_rem_pio2+0x318>
 8009184:	f000 fba8 	bl	80098d8 <scalbn>
 8009188:	4640      	mov	r0, r8
 800918a:	4649      	mov	r1, r9
 800918c:	ec53 2b10 	vmov	r2, r3, d0
 8009190:	f7f7 f842 	bl	8000218 <__aeabi_dsub>
 8009194:	4680      	mov	r8, r0
 8009196:	4689      	mov	r9, r1
 8009198:	e032      	b.n	8009200 <__kernel_rem_pio2+0x260>
 800919a:	2200      	movs	r2, #0
 800919c:	4b4b      	ldr	r3, [pc, #300]	; (80092cc <__kernel_rem_pio2+0x32c>)
 800919e:	4640      	mov	r0, r8
 80091a0:	4649      	mov	r1, r9
 80091a2:	f7f7 f9ed 	bl	8000580 <__aeabi_dmul>
 80091a6:	f7f7 fc9b 	bl	8000ae0 <__aeabi_d2iz>
 80091aa:	f7f7 f983 	bl	80004b4 <__aeabi_i2d>
 80091ae:	2200      	movs	r2, #0
 80091b0:	4b47      	ldr	r3, [pc, #284]	; (80092d0 <__kernel_rem_pio2+0x330>)
 80091b2:	4604      	mov	r4, r0
 80091b4:	460d      	mov	r5, r1
 80091b6:	f7f7 f9e3 	bl	8000580 <__aeabi_dmul>
 80091ba:	4602      	mov	r2, r0
 80091bc:	460b      	mov	r3, r1
 80091be:	4640      	mov	r0, r8
 80091c0:	4649      	mov	r1, r9
 80091c2:	f7f7 f829 	bl	8000218 <__aeabi_dsub>
 80091c6:	f7f7 fc8b 	bl	8000ae0 <__aeabi_d2iz>
 80091ca:	ab0c      	add	r3, sp, #48	; 0x30
 80091cc:	4629      	mov	r1, r5
 80091ce:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 80091d2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80091d6:	4620      	mov	r0, r4
 80091d8:	f7f7 f820 	bl	800021c <__adddf3>
 80091dc:	3601      	adds	r6, #1
 80091de:	4680      	mov	r8, r0
 80091e0:	4689      	mov	r9, r1
 80091e2:	e75f      	b.n	80090a4 <__kernel_rem_pio2+0x104>
 80091e4:	d106      	bne.n	80091f4 <__kernel_rem_pio2+0x254>
 80091e6:	1e7b      	subs	r3, r7, #1
 80091e8:	aa0c      	add	r2, sp, #48	; 0x30
 80091ea:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80091ee:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80091f2:	e79f      	b.n	8009134 <__kernel_rem_pio2+0x194>
 80091f4:	2200      	movs	r2, #0
 80091f6:	4b37      	ldr	r3, [pc, #220]	; (80092d4 <__kernel_rem_pio2+0x334>)
 80091f8:	f7f7 fc48 	bl	8000a8c <__aeabi_dcmpge>
 80091fc:	bb68      	cbnz	r0, 800925a <__kernel_rem_pio2+0x2ba>
 80091fe:	4683      	mov	fp, r0
 8009200:	2200      	movs	r2, #0
 8009202:	2300      	movs	r3, #0
 8009204:	4640      	mov	r0, r8
 8009206:	4649      	mov	r1, r9
 8009208:	f7f7 fc22 	bl	8000a50 <__aeabi_dcmpeq>
 800920c:	2800      	cmp	r0, #0
 800920e:	f000 80c1 	beq.w	8009394 <__kernel_rem_pio2+0x3f4>
 8009212:	1e7c      	subs	r4, r7, #1
 8009214:	4623      	mov	r3, r4
 8009216:	2200      	movs	r2, #0
 8009218:	9900      	ldr	r1, [sp, #0]
 800921a:	428b      	cmp	r3, r1
 800921c:	da5c      	bge.n	80092d8 <__kernel_rem_pio2+0x338>
 800921e:	2a00      	cmp	r2, #0
 8009220:	f040 808b 	bne.w	800933a <__kernel_rem_pio2+0x39a>
 8009224:	2401      	movs	r4, #1
 8009226:	f06f 0203 	mvn.w	r2, #3
 800922a:	fb02 f304 	mul.w	r3, r2, r4
 800922e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009230:	58cb      	ldr	r3, [r1, r3]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d056      	beq.n	80092e4 <__kernel_rem_pio2+0x344>
 8009236:	9b08      	ldr	r3, [sp, #32]
 8009238:	aa98      	add	r2, sp, #608	; 0x260
 800923a:	4413      	add	r3, r2
 800923c:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 8009240:	9b06      	ldr	r3, [sp, #24]
 8009242:	19dd      	adds	r5, r3, r7
 8009244:	ab20      	add	r3, sp, #128	; 0x80
 8009246:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800924a:	19e3      	adds	r3, r4, r7
 800924c:	1c7e      	adds	r6, r7, #1
 800924e:	9303      	str	r3, [sp, #12]
 8009250:	9b03      	ldr	r3, [sp, #12]
 8009252:	429e      	cmp	r6, r3
 8009254:	dd48      	ble.n	80092e8 <__kernel_rem_pio2+0x348>
 8009256:	461f      	mov	r7, r3
 8009258:	e712      	b.n	8009080 <__kernel_rem_pio2+0xe0>
 800925a:	f04f 0b02 	mov.w	fp, #2
 800925e:	e76c      	b.n	800913a <__kernel_rem_pio2+0x19a>
 8009260:	ab0c      	add	r3, sp, #48	; 0x30
 8009262:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009266:	b94c      	cbnz	r4, 800927c <__kernel_rem_pio2+0x2dc>
 8009268:	b12b      	cbz	r3, 8009276 <__kernel_rem_pio2+0x2d6>
 800926a:	a80c      	add	r0, sp, #48	; 0x30
 800926c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8009270:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8009274:	2301      	movs	r3, #1
 8009276:	3201      	adds	r2, #1
 8009278:	461c      	mov	r4, r3
 800927a:	e765      	b.n	8009148 <__kernel_rem_pio2+0x1a8>
 800927c:	a80c      	add	r0, sp, #48	; 0x30
 800927e:	1acb      	subs	r3, r1, r3
 8009280:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8009284:	4623      	mov	r3, r4
 8009286:	e7f6      	b.n	8009276 <__kernel_rem_pio2+0x2d6>
 8009288:	1e7a      	subs	r2, r7, #1
 800928a:	ab0c      	add	r3, sp, #48	; 0x30
 800928c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009290:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009294:	a90c      	add	r1, sp, #48	; 0x30
 8009296:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800929a:	e763      	b.n	8009164 <__kernel_rem_pio2+0x1c4>
 800929c:	1e7a      	subs	r2, r7, #1
 800929e:	ab0c      	add	r3, sp, #48	; 0x30
 80092a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092a4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80092a8:	e7f4      	b.n	8009294 <__kernel_rem_pio2+0x2f4>
 80092aa:	bf00      	nop
 80092ac:	f3af 8000 	nop.w
	...
 80092bc:	3ff00000 	.word	0x3ff00000
 80092c0:	08009e18 	.word	0x08009e18
 80092c4:	40200000 	.word	0x40200000
 80092c8:	3ff00000 	.word	0x3ff00000
 80092cc:	3e700000 	.word	0x3e700000
 80092d0:	41700000 	.word	0x41700000
 80092d4:	3fe00000 	.word	0x3fe00000
 80092d8:	a90c      	add	r1, sp, #48	; 0x30
 80092da:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80092de:	3b01      	subs	r3, #1
 80092e0:	430a      	orrs	r2, r1
 80092e2:	e799      	b.n	8009218 <__kernel_rem_pio2+0x278>
 80092e4:	3401      	adds	r4, #1
 80092e6:	e7a0      	b.n	800922a <__kernel_rem_pio2+0x28a>
 80092e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092ea:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80092ee:	f7f7 f8e1 	bl	80004b4 <__aeabi_i2d>
 80092f2:	e8e5 0102 	strd	r0, r1, [r5], #8
 80092f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092f8:	9508      	str	r5, [sp, #32]
 80092fa:	461c      	mov	r4, r3
 80092fc:	2700      	movs	r7, #0
 80092fe:	f04f 0800 	mov.w	r8, #0
 8009302:	f04f 0900 	mov.w	r9, #0
 8009306:	9b04      	ldr	r3, [sp, #16]
 8009308:	429f      	cmp	r7, r3
 800930a:	dd03      	ble.n	8009314 <__kernel_rem_pio2+0x374>
 800930c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8009310:	3601      	adds	r6, #1
 8009312:	e79d      	b.n	8009250 <__kernel_rem_pio2+0x2b0>
 8009314:	9908      	ldr	r1, [sp, #32]
 8009316:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800931a:	9108      	str	r1, [sp, #32]
 800931c:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8009320:	f7f7 f92e 	bl	8000580 <__aeabi_dmul>
 8009324:	4602      	mov	r2, r0
 8009326:	460b      	mov	r3, r1
 8009328:	4640      	mov	r0, r8
 800932a:	4649      	mov	r1, r9
 800932c:	f7f6 ff76 	bl	800021c <__adddf3>
 8009330:	3701      	adds	r7, #1
 8009332:	4680      	mov	r8, r0
 8009334:	4689      	mov	r9, r1
 8009336:	e7e6      	b.n	8009306 <__kernel_rem_pio2+0x366>
 8009338:	3c01      	subs	r4, #1
 800933a:	ab0c      	add	r3, sp, #48	; 0x30
 800933c:	f1aa 0a18 	sub.w	sl, sl, #24
 8009340:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d0f7      	beq.n	8009338 <__kernel_rem_pio2+0x398>
 8009348:	4650      	mov	r0, sl
 800934a:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 8009620 <__kernel_rem_pio2+0x680>
 800934e:	f000 fac3 	bl	80098d8 <scalbn>
 8009352:	00e5      	lsls	r5, r4, #3
 8009354:	ab98      	add	r3, sp, #608	; 0x260
 8009356:	eb03 0905 	add.w	r9, r3, r5
 800935a:	ec57 6b10 	vmov	r6, r7, d0
 800935e:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 8009362:	46a0      	mov	r8, r4
 8009364:	f1b8 0f00 	cmp.w	r8, #0
 8009368:	da4d      	bge.n	8009406 <__kernel_rem_pio2+0x466>
 800936a:	ed9f 8baf 	vldr	d8, [pc, #700]	; 8009628 <__kernel_rem_pio2+0x688>
 800936e:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 8009372:	2300      	movs	r3, #0
 8009374:	9304      	str	r3, [sp, #16]
 8009376:	4657      	mov	r7, sl
 8009378:	9b04      	ldr	r3, [sp, #16]
 800937a:	ebb4 0903 	subs.w	r9, r4, r3
 800937e:	d476      	bmi.n	800946e <__kernel_rem_pio2+0x4ce>
 8009380:	4bab      	ldr	r3, [pc, #684]	; (8009630 <__kernel_rem_pio2+0x690>)
 8009382:	461e      	mov	r6, r3
 8009384:	ab70      	add	r3, sp, #448	; 0x1c0
 8009386:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800938a:	ed8d 8b06 	vstr	d8, [sp, #24]
 800938e:	f04f 0800 	mov.w	r8, #0
 8009392:	e05e      	b.n	8009452 <__kernel_rem_pio2+0x4b2>
 8009394:	f1ca 0000 	rsb	r0, sl, #0
 8009398:	ec49 8b10 	vmov	d0, r8, r9
 800939c:	f000 fa9c 	bl	80098d8 <scalbn>
 80093a0:	ec55 4b10 	vmov	r4, r5, d0
 80093a4:	2200      	movs	r2, #0
 80093a6:	4ba3      	ldr	r3, [pc, #652]	; (8009634 <__kernel_rem_pio2+0x694>)
 80093a8:	ee10 0a10 	vmov	r0, s0
 80093ac:	4629      	mov	r1, r5
 80093ae:	f7f7 fb6d 	bl	8000a8c <__aeabi_dcmpge>
 80093b2:	b1f8      	cbz	r0, 80093f4 <__kernel_rem_pio2+0x454>
 80093b4:	2200      	movs	r2, #0
 80093b6:	4ba0      	ldr	r3, [pc, #640]	; (8009638 <__kernel_rem_pio2+0x698>)
 80093b8:	4620      	mov	r0, r4
 80093ba:	4629      	mov	r1, r5
 80093bc:	f7f7 f8e0 	bl	8000580 <__aeabi_dmul>
 80093c0:	f7f7 fb8e 	bl	8000ae0 <__aeabi_d2iz>
 80093c4:	4606      	mov	r6, r0
 80093c6:	f7f7 f875 	bl	80004b4 <__aeabi_i2d>
 80093ca:	2200      	movs	r2, #0
 80093cc:	4b99      	ldr	r3, [pc, #612]	; (8009634 <__kernel_rem_pio2+0x694>)
 80093ce:	f7f7 f8d7 	bl	8000580 <__aeabi_dmul>
 80093d2:	460b      	mov	r3, r1
 80093d4:	4602      	mov	r2, r0
 80093d6:	4629      	mov	r1, r5
 80093d8:	4620      	mov	r0, r4
 80093da:	f7f6 ff1d 	bl	8000218 <__aeabi_dsub>
 80093de:	f7f7 fb7f 	bl	8000ae0 <__aeabi_d2iz>
 80093e2:	1c7c      	adds	r4, r7, #1
 80093e4:	ab0c      	add	r3, sp, #48	; 0x30
 80093e6:	f10a 0a18 	add.w	sl, sl, #24
 80093ea:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80093ee:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 80093f2:	e7a9      	b.n	8009348 <__kernel_rem_pio2+0x3a8>
 80093f4:	4620      	mov	r0, r4
 80093f6:	4629      	mov	r1, r5
 80093f8:	f7f7 fb72 	bl	8000ae0 <__aeabi_d2iz>
 80093fc:	ab0c      	add	r3, sp, #48	; 0x30
 80093fe:	463c      	mov	r4, r7
 8009400:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8009404:	e7a0      	b.n	8009348 <__kernel_rem_pio2+0x3a8>
 8009406:	ab0c      	add	r3, sp, #48	; 0x30
 8009408:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800940c:	f7f7 f852 	bl	80004b4 <__aeabi_i2d>
 8009410:	4632      	mov	r2, r6
 8009412:	463b      	mov	r3, r7
 8009414:	f7f7 f8b4 	bl	8000580 <__aeabi_dmul>
 8009418:	2200      	movs	r2, #0
 800941a:	e969 0102 	strd	r0, r1, [r9, #-8]!
 800941e:	4b86      	ldr	r3, [pc, #536]	; (8009638 <__kernel_rem_pio2+0x698>)
 8009420:	4630      	mov	r0, r6
 8009422:	4639      	mov	r1, r7
 8009424:	f7f7 f8ac 	bl	8000580 <__aeabi_dmul>
 8009428:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800942c:	4606      	mov	r6, r0
 800942e:	460f      	mov	r7, r1
 8009430:	e798      	b.n	8009364 <__kernel_rem_pio2+0x3c4>
 8009432:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8009436:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800943a:	f7f7 f8a1 	bl	8000580 <__aeabi_dmul>
 800943e:	4602      	mov	r2, r0
 8009440:	460b      	mov	r3, r1
 8009442:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009446:	f7f6 fee9 	bl	800021c <__adddf3>
 800944a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800944e:	f108 0801 	add.w	r8, r8, #1
 8009452:	9b00      	ldr	r3, [sp, #0]
 8009454:	4598      	cmp	r8, r3
 8009456:	dc02      	bgt.n	800945e <__kernel_rem_pio2+0x4be>
 8009458:	9b04      	ldr	r3, [sp, #16]
 800945a:	4598      	cmp	r8, r3
 800945c:	dde9      	ble.n	8009432 <__kernel_rem_pio2+0x492>
 800945e:	9b04      	ldr	r3, [sp, #16]
 8009460:	ed9d 7b06 	vldr	d7, [sp, #24]
 8009464:	3301      	adds	r3, #1
 8009466:	ecaa 7b02 	vstmia	sl!, {d7}
 800946a:	9304      	str	r3, [sp, #16]
 800946c:	e784      	b.n	8009378 <__kernel_rem_pio2+0x3d8>
 800946e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8009470:	2b03      	cmp	r3, #3
 8009472:	d85d      	bhi.n	8009530 <__kernel_rem_pio2+0x590>
 8009474:	e8df f003 	tbb	[pc, r3]
 8009478:	0226264b 	.word	0x0226264b
 800947c:	ab98      	add	r3, sp, #608	; 0x260
 800947e:	441d      	add	r5, r3
 8009480:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8009484:	462e      	mov	r6, r5
 8009486:	46a2      	mov	sl, r4
 8009488:	f1ba 0f00 	cmp.w	sl, #0
 800948c:	dc6e      	bgt.n	800956c <__kernel_rem_pio2+0x5cc>
 800948e:	462e      	mov	r6, r5
 8009490:	46a2      	mov	sl, r4
 8009492:	f1ba 0f01 	cmp.w	sl, #1
 8009496:	f300 808a 	bgt.w	80095ae <__kernel_rem_pio2+0x60e>
 800949a:	2000      	movs	r0, #0
 800949c:	2100      	movs	r1, #0
 800949e:	2c01      	cmp	r4, #1
 80094a0:	f300 80a6 	bgt.w	80095f0 <__kernel_rem_pio2+0x650>
 80094a4:	f1bb 0f00 	cmp.w	fp, #0
 80094a8:	f040 80a8 	bne.w	80095fc <__kernel_rem_pio2+0x65c>
 80094ac:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 80094b0:	9c02      	ldr	r4, [sp, #8]
 80094b2:	e9c4 2300 	strd	r2, r3, [r4]
 80094b6:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 80094ba:	e9c4 0104 	strd	r0, r1, [r4, #16]
 80094be:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80094c2:	e035      	b.n	8009530 <__kernel_rem_pio2+0x590>
 80094c4:	3508      	adds	r5, #8
 80094c6:	ab48      	add	r3, sp, #288	; 0x120
 80094c8:	441d      	add	r5, r3
 80094ca:	4626      	mov	r6, r4
 80094cc:	2000      	movs	r0, #0
 80094ce:	2100      	movs	r1, #0
 80094d0:	2e00      	cmp	r6, #0
 80094d2:	da3c      	bge.n	800954e <__kernel_rem_pio2+0x5ae>
 80094d4:	f1bb 0f00 	cmp.w	fp, #0
 80094d8:	d03f      	beq.n	800955a <__kernel_rem_pio2+0x5ba>
 80094da:	4602      	mov	r2, r0
 80094dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80094e0:	9d02      	ldr	r5, [sp, #8]
 80094e2:	e9c5 2300 	strd	r2, r3, [r5]
 80094e6:	4602      	mov	r2, r0
 80094e8:	460b      	mov	r3, r1
 80094ea:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80094ee:	f7f6 fe93 	bl	8000218 <__aeabi_dsub>
 80094f2:	ae4a      	add	r6, sp, #296	; 0x128
 80094f4:	2501      	movs	r5, #1
 80094f6:	42ac      	cmp	r4, r5
 80094f8:	da32      	bge.n	8009560 <__kernel_rem_pio2+0x5c0>
 80094fa:	f1bb 0f00 	cmp.w	fp, #0
 80094fe:	d002      	beq.n	8009506 <__kernel_rem_pio2+0x566>
 8009500:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009504:	4619      	mov	r1, r3
 8009506:	9b02      	ldr	r3, [sp, #8]
 8009508:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800950c:	e010      	b.n	8009530 <__kernel_rem_pio2+0x590>
 800950e:	ab98      	add	r3, sp, #608	; 0x260
 8009510:	441d      	add	r5, r3
 8009512:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8009516:	2000      	movs	r0, #0
 8009518:	2100      	movs	r1, #0
 800951a:	2c00      	cmp	r4, #0
 800951c:	da11      	bge.n	8009542 <__kernel_rem_pio2+0x5a2>
 800951e:	f1bb 0f00 	cmp.w	fp, #0
 8009522:	d002      	beq.n	800952a <__kernel_rem_pio2+0x58a>
 8009524:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009528:	4619      	mov	r1, r3
 800952a:	9b02      	ldr	r3, [sp, #8]
 800952c:	e9c3 0100 	strd	r0, r1, [r3]
 8009530:	9b03      	ldr	r3, [sp, #12]
 8009532:	f003 0007 	and.w	r0, r3, #7
 8009536:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800953a:	ecbd 8b02 	vpop	{d8}
 800953e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009542:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8009546:	f7f6 fe69 	bl	800021c <__adddf3>
 800954a:	3c01      	subs	r4, #1
 800954c:	e7e5      	b.n	800951a <__kernel_rem_pio2+0x57a>
 800954e:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8009552:	f7f6 fe63 	bl	800021c <__adddf3>
 8009556:	3e01      	subs	r6, #1
 8009558:	e7ba      	b.n	80094d0 <__kernel_rem_pio2+0x530>
 800955a:	4602      	mov	r2, r0
 800955c:	460b      	mov	r3, r1
 800955e:	e7bf      	b.n	80094e0 <__kernel_rem_pio2+0x540>
 8009560:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8009564:	f7f6 fe5a 	bl	800021c <__adddf3>
 8009568:	3501      	adds	r5, #1
 800956a:	e7c4      	b.n	80094f6 <__kernel_rem_pio2+0x556>
 800956c:	ed16 7b02 	vldr	d7, [r6, #-8]
 8009570:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 8009574:	ec53 2b17 	vmov	r2, r3, d7
 8009578:	4640      	mov	r0, r8
 800957a:	4649      	mov	r1, r9
 800957c:	ed8d 7b00 	vstr	d7, [sp]
 8009580:	f7f6 fe4c 	bl	800021c <__adddf3>
 8009584:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009588:	4602      	mov	r2, r0
 800958a:	460b      	mov	r3, r1
 800958c:	4640      	mov	r0, r8
 800958e:	4649      	mov	r1, r9
 8009590:	f7f6 fe42 	bl	8000218 <__aeabi_dsub>
 8009594:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009598:	f7f6 fe40 	bl	800021c <__adddf3>
 800959c:	ed9d 7b04 	vldr	d7, [sp, #16]
 80095a0:	e966 0102 	strd	r0, r1, [r6, #-8]!
 80095a4:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80095a8:	ed06 7b02 	vstr	d7, [r6, #-8]
 80095ac:	e76c      	b.n	8009488 <__kernel_rem_pio2+0x4e8>
 80095ae:	ed16 7b02 	vldr	d7, [r6, #-8]
 80095b2:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 80095b6:	ec53 2b17 	vmov	r2, r3, d7
 80095ba:	4640      	mov	r0, r8
 80095bc:	4649      	mov	r1, r9
 80095be:	ed8d 7b00 	vstr	d7, [sp]
 80095c2:	f7f6 fe2b 	bl	800021c <__adddf3>
 80095c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80095ca:	4602      	mov	r2, r0
 80095cc:	460b      	mov	r3, r1
 80095ce:	4640      	mov	r0, r8
 80095d0:	4649      	mov	r1, r9
 80095d2:	f7f6 fe21 	bl	8000218 <__aeabi_dsub>
 80095d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80095da:	f7f6 fe1f 	bl	800021c <__adddf3>
 80095de:	ed9d 7b04 	vldr	d7, [sp, #16]
 80095e2:	e966 0102 	strd	r0, r1, [r6, #-8]!
 80095e6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80095ea:	ed06 7b02 	vstr	d7, [r6, #-8]
 80095ee:	e750      	b.n	8009492 <__kernel_rem_pio2+0x4f2>
 80095f0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80095f4:	f7f6 fe12 	bl	800021c <__adddf3>
 80095f8:	3c01      	subs	r4, #1
 80095fa:	e750      	b.n	800949e <__kernel_rem_pio2+0x4fe>
 80095fc:	9a02      	ldr	r2, [sp, #8]
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	6013      	str	r3, [r2, #0]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6110      	str	r0, [r2, #16]
 8009606:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800960a:	6053      	str	r3, [r2, #4]
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	6093      	str	r3, [r2, #8]
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009616:	60d3      	str	r3, [r2, #12]
 8009618:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800961c:	6153      	str	r3, [r2, #20]
 800961e:	e787      	b.n	8009530 <__kernel_rem_pio2+0x590>
 8009620:	00000000 	.word	0x00000000
 8009624:	3ff00000 	.word	0x3ff00000
	...
 8009630:	08009dd8 	.word	0x08009dd8
 8009634:	41700000 	.word	0x41700000
 8009638:	3e700000 	.word	0x3e700000
 800963c:	00000000 	.word	0x00000000

08009640 <__kernel_sin>:
 8009640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009644:	ec55 4b10 	vmov	r4, r5, d0
 8009648:	b085      	sub	sp, #20
 800964a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800964e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8009652:	ed8d 1b00 	vstr	d1, [sp]
 8009656:	9002      	str	r0, [sp, #8]
 8009658:	da06      	bge.n	8009668 <__kernel_sin+0x28>
 800965a:	ee10 0a10 	vmov	r0, s0
 800965e:	4629      	mov	r1, r5
 8009660:	f7f7 fa3e 	bl	8000ae0 <__aeabi_d2iz>
 8009664:	2800      	cmp	r0, #0
 8009666:	d051      	beq.n	800970c <__kernel_sin+0xcc>
 8009668:	4622      	mov	r2, r4
 800966a:	462b      	mov	r3, r5
 800966c:	4620      	mov	r0, r4
 800966e:	4629      	mov	r1, r5
 8009670:	f7f6 ff86 	bl	8000580 <__aeabi_dmul>
 8009674:	4682      	mov	sl, r0
 8009676:	468b      	mov	fp, r1
 8009678:	4602      	mov	r2, r0
 800967a:	460b      	mov	r3, r1
 800967c:	4620      	mov	r0, r4
 800967e:	4629      	mov	r1, r5
 8009680:	f7f6 ff7e 	bl	8000580 <__aeabi_dmul>
 8009684:	a341      	add	r3, pc, #260	; (adr r3, 800978c <__kernel_sin+0x14c>)
 8009686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800968a:	4680      	mov	r8, r0
 800968c:	4689      	mov	r9, r1
 800968e:	4650      	mov	r0, sl
 8009690:	4659      	mov	r1, fp
 8009692:	f7f6 ff75 	bl	8000580 <__aeabi_dmul>
 8009696:	a33f      	add	r3, pc, #252	; (adr r3, 8009794 <__kernel_sin+0x154>)
 8009698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800969c:	f7f6 fdbc 	bl	8000218 <__aeabi_dsub>
 80096a0:	4652      	mov	r2, sl
 80096a2:	465b      	mov	r3, fp
 80096a4:	f7f6 ff6c 	bl	8000580 <__aeabi_dmul>
 80096a8:	a33c      	add	r3, pc, #240	; (adr r3, 800979c <__kernel_sin+0x15c>)
 80096aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ae:	f7f6 fdb5 	bl	800021c <__adddf3>
 80096b2:	4652      	mov	r2, sl
 80096b4:	465b      	mov	r3, fp
 80096b6:	f7f6 ff63 	bl	8000580 <__aeabi_dmul>
 80096ba:	a33a      	add	r3, pc, #232	; (adr r3, 80097a4 <__kernel_sin+0x164>)
 80096bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096c0:	f7f6 fdaa 	bl	8000218 <__aeabi_dsub>
 80096c4:	4652      	mov	r2, sl
 80096c6:	465b      	mov	r3, fp
 80096c8:	f7f6 ff5a 	bl	8000580 <__aeabi_dmul>
 80096cc:	a337      	add	r3, pc, #220	; (adr r3, 80097ac <__kernel_sin+0x16c>)
 80096ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d2:	f7f6 fda3 	bl	800021c <__adddf3>
 80096d6:	9b02      	ldr	r3, [sp, #8]
 80096d8:	4606      	mov	r6, r0
 80096da:	460f      	mov	r7, r1
 80096dc:	b9db      	cbnz	r3, 8009716 <__kernel_sin+0xd6>
 80096de:	4602      	mov	r2, r0
 80096e0:	460b      	mov	r3, r1
 80096e2:	4650      	mov	r0, sl
 80096e4:	4659      	mov	r1, fp
 80096e6:	f7f6 ff4b 	bl	8000580 <__aeabi_dmul>
 80096ea:	a325      	add	r3, pc, #148	; (adr r3, 8009780 <__kernel_sin+0x140>)
 80096ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f0:	f7f6 fd92 	bl	8000218 <__aeabi_dsub>
 80096f4:	4642      	mov	r2, r8
 80096f6:	464b      	mov	r3, r9
 80096f8:	f7f6 ff42 	bl	8000580 <__aeabi_dmul>
 80096fc:	4602      	mov	r2, r0
 80096fe:	460b      	mov	r3, r1
 8009700:	4620      	mov	r0, r4
 8009702:	4629      	mov	r1, r5
 8009704:	f7f6 fd8a 	bl	800021c <__adddf3>
 8009708:	4604      	mov	r4, r0
 800970a:	460d      	mov	r5, r1
 800970c:	ec45 4b10 	vmov	d0, r4, r5
 8009710:	b005      	add	sp, #20
 8009712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009716:	2200      	movs	r2, #0
 8009718:	4b1b      	ldr	r3, [pc, #108]	; (8009788 <__kernel_sin+0x148>)
 800971a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800971e:	f7f6 ff2f 	bl	8000580 <__aeabi_dmul>
 8009722:	4632      	mov	r2, r6
 8009724:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009728:	463b      	mov	r3, r7
 800972a:	4640      	mov	r0, r8
 800972c:	4649      	mov	r1, r9
 800972e:	f7f6 ff27 	bl	8000580 <__aeabi_dmul>
 8009732:	4602      	mov	r2, r0
 8009734:	460b      	mov	r3, r1
 8009736:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800973a:	f7f6 fd6d 	bl	8000218 <__aeabi_dsub>
 800973e:	4652      	mov	r2, sl
 8009740:	465b      	mov	r3, fp
 8009742:	f7f6 ff1d 	bl	8000580 <__aeabi_dmul>
 8009746:	e9dd 2300 	ldrd	r2, r3, [sp]
 800974a:	f7f6 fd65 	bl	8000218 <__aeabi_dsub>
 800974e:	a30c      	add	r3, pc, #48	; (adr r3, 8009780 <__kernel_sin+0x140>)
 8009750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009754:	4606      	mov	r6, r0
 8009756:	460f      	mov	r7, r1
 8009758:	4640      	mov	r0, r8
 800975a:	4649      	mov	r1, r9
 800975c:	f7f6 ff10 	bl	8000580 <__aeabi_dmul>
 8009760:	4602      	mov	r2, r0
 8009762:	460b      	mov	r3, r1
 8009764:	4630      	mov	r0, r6
 8009766:	4639      	mov	r1, r7
 8009768:	f7f6 fd58 	bl	800021c <__adddf3>
 800976c:	4602      	mov	r2, r0
 800976e:	460b      	mov	r3, r1
 8009770:	4620      	mov	r0, r4
 8009772:	4629      	mov	r1, r5
 8009774:	f7f6 fd50 	bl	8000218 <__aeabi_dsub>
 8009778:	e7c6      	b.n	8009708 <__kernel_sin+0xc8>
 800977a:	bf00      	nop
 800977c:	f3af 8000 	nop.w
 8009780:	55555549 	.word	0x55555549
 8009784:	3fc55555 	.word	0x3fc55555
 8009788:	3fe00000 	.word	0x3fe00000
 800978c:	5acfd57c 	.word	0x5acfd57c
 8009790:	3de5d93a 	.word	0x3de5d93a
 8009794:	8a2b9ceb 	.word	0x8a2b9ceb
 8009798:	3e5ae5e6 	.word	0x3e5ae5e6
 800979c:	57b1fe7d 	.word	0x57b1fe7d
 80097a0:	3ec71de3 	.word	0x3ec71de3
 80097a4:	19c161d5 	.word	0x19c161d5
 80097a8:	3f2a01a0 	.word	0x3f2a01a0
 80097ac:	1110f8a6 	.word	0x1110f8a6
 80097b0:	3f811111 	.word	0x3f811111

080097b4 <fabs>:
 80097b4:	ec53 2b10 	vmov	r2, r3, d0
 80097b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80097bc:	ec43 2b10 	vmov	d0, r2, r3
 80097c0:	4770      	bx	lr
 80097c2:	0000      	movs	r0, r0
 80097c4:	0000      	movs	r0, r0
	...

080097c8 <floor>:
 80097c8:	ec51 0b10 	vmov	r0, r1, d0
 80097cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097d0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80097d4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80097d8:	2e13      	cmp	r6, #19
 80097da:	ee10 8a10 	vmov	r8, s0
 80097de:	460c      	mov	r4, r1
 80097e0:	ee10 5a10 	vmov	r5, s0
 80097e4:	dc35      	bgt.n	8009852 <floor+0x8a>
 80097e6:	2e00      	cmp	r6, #0
 80097e8:	da17      	bge.n	800981a <floor+0x52>
 80097ea:	a335      	add	r3, pc, #212	; (adr r3, 80098c0 <floor+0xf8>)
 80097ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f0:	f7f6 fd14 	bl	800021c <__adddf3>
 80097f4:	2200      	movs	r2, #0
 80097f6:	2300      	movs	r3, #0
 80097f8:	f7f7 f952 	bl	8000aa0 <__aeabi_dcmpgt>
 80097fc:	b150      	cbz	r0, 8009814 <floor+0x4c>
 80097fe:	2c00      	cmp	r4, #0
 8009800:	da5a      	bge.n	80098b8 <floor+0xf0>
 8009802:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009806:	ea53 0308 	orrs.w	r3, r3, r8
 800980a:	4b2f      	ldr	r3, [pc, #188]	; (80098c8 <floor+0x100>)
 800980c:	f04f 0500 	mov.w	r5, #0
 8009810:	bf18      	it	ne
 8009812:	461c      	movne	r4, r3
 8009814:	4621      	mov	r1, r4
 8009816:	4628      	mov	r0, r5
 8009818:	e025      	b.n	8009866 <floor+0x9e>
 800981a:	4f2c      	ldr	r7, [pc, #176]	; (80098cc <floor+0x104>)
 800981c:	4137      	asrs	r7, r6
 800981e:	ea01 0307 	and.w	r3, r1, r7
 8009822:	4303      	orrs	r3, r0
 8009824:	d01f      	beq.n	8009866 <floor+0x9e>
 8009826:	a326      	add	r3, pc, #152	; (adr r3, 80098c0 <floor+0xf8>)
 8009828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800982c:	f7f6 fcf6 	bl	800021c <__adddf3>
 8009830:	2200      	movs	r2, #0
 8009832:	2300      	movs	r3, #0
 8009834:	f7f7 f934 	bl	8000aa0 <__aeabi_dcmpgt>
 8009838:	2800      	cmp	r0, #0
 800983a:	d0eb      	beq.n	8009814 <floor+0x4c>
 800983c:	2c00      	cmp	r4, #0
 800983e:	bfbe      	ittt	lt
 8009840:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8009844:	fa43 f606 	asrlt.w	r6, r3, r6
 8009848:	19a4      	addlt	r4, r4, r6
 800984a:	ea24 0407 	bic.w	r4, r4, r7
 800984e:	2500      	movs	r5, #0
 8009850:	e7e0      	b.n	8009814 <floor+0x4c>
 8009852:	2e33      	cmp	r6, #51	; 0x33
 8009854:	dd0b      	ble.n	800986e <floor+0xa6>
 8009856:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800985a:	d104      	bne.n	8009866 <floor+0x9e>
 800985c:	ee10 2a10 	vmov	r2, s0
 8009860:	460b      	mov	r3, r1
 8009862:	f7f6 fcdb 	bl	800021c <__adddf3>
 8009866:	ec41 0b10 	vmov	d0, r0, r1
 800986a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800986e:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8009872:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009876:	fa23 f707 	lsr.w	r7, r3, r7
 800987a:	4238      	tst	r0, r7
 800987c:	d0f3      	beq.n	8009866 <floor+0x9e>
 800987e:	a310      	add	r3, pc, #64	; (adr r3, 80098c0 <floor+0xf8>)
 8009880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009884:	f7f6 fcca 	bl	800021c <__adddf3>
 8009888:	2200      	movs	r2, #0
 800988a:	2300      	movs	r3, #0
 800988c:	f7f7 f908 	bl	8000aa0 <__aeabi_dcmpgt>
 8009890:	2800      	cmp	r0, #0
 8009892:	d0bf      	beq.n	8009814 <floor+0x4c>
 8009894:	2c00      	cmp	r4, #0
 8009896:	da02      	bge.n	800989e <floor+0xd6>
 8009898:	2e14      	cmp	r6, #20
 800989a:	d103      	bne.n	80098a4 <floor+0xdc>
 800989c:	3401      	adds	r4, #1
 800989e:	ea25 0507 	bic.w	r5, r5, r7
 80098a2:	e7b7      	b.n	8009814 <floor+0x4c>
 80098a4:	2301      	movs	r3, #1
 80098a6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80098aa:	fa03 f606 	lsl.w	r6, r3, r6
 80098ae:	4435      	add	r5, r6
 80098b0:	45a8      	cmp	r8, r5
 80098b2:	bf88      	it	hi
 80098b4:	18e4      	addhi	r4, r4, r3
 80098b6:	e7f2      	b.n	800989e <floor+0xd6>
 80098b8:	2500      	movs	r5, #0
 80098ba:	462c      	mov	r4, r5
 80098bc:	e7aa      	b.n	8009814 <floor+0x4c>
 80098be:	bf00      	nop
 80098c0:	8800759c 	.word	0x8800759c
 80098c4:	7e37e43c 	.word	0x7e37e43c
 80098c8:	bff00000 	.word	0xbff00000
 80098cc:	000fffff 	.word	0x000fffff

080098d0 <matherr>:
 80098d0:	2000      	movs	r0, #0
 80098d2:	4770      	bx	lr
 80098d4:	0000      	movs	r0, r0
	...

080098d8 <scalbn>:
 80098d8:	b570      	push	{r4, r5, r6, lr}
 80098da:	ec55 4b10 	vmov	r4, r5, d0
 80098de:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80098e2:	4606      	mov	r6, r0
 80098e4:	462b      	mov	r3, r5
 80098e6:	b9b2      	cbnz	r2, 8009916 <scalbn+0x3e>
 80098e8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80098ec:	4323      	orrs	r3, r4
 80098ee:	d03c      	beq.n	800996a <scalbn+0x92>
 80098f0:	2200      	movs	r2, #0
 80098f2:	4b33      	ldr	r3, [pc, #204]	; (80099c0 <scalbn+0xe8>)
 80098f4:	4629      	mov	r1, r5
 80098f6:	ee10 0a10 	vmov	r0, s0
 80098fa:	f7f6 fe41 	bl	8000580 <__aeabi_dmul>
 80098fe:	4a31      	ldr	r2, [pc, #196]	; (80099c4 <scalbn+0xec>)
 8009900:	4296      	cmp	r6, r2
 8009902:	4604      	mov	r4, r0
 8009904:	460d      	mov	r5, r1
 8009906:	460b      	mov	r3, r1
 8009908:	da13      	bge.n	8009932 <scalbn+0x5a>
 800990a:	a329      	add	r3, pc, #164	; (adr r3, 80099b0 <scalbn+0xd8>)
 800990c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009910:	f7f6 fe36 	bl	8000580 <__aeabi_dmul>
 8009914:	e00a      	b.n	800992c <scalbn+0x54>
 8009916:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800991a:	428a      	cmp	r2, r1
 800991c:	d10c      	bne.n	8009938 <scalbn+0x60>
 800991e:	ee10 2a10 	vmov	r2, s0
 8009922:	462b      	mov	r3, r5
 8009924:	4620      	mov	r0, r4
 8009926:	4629      	mov	r1, r5
 8009928:	f7f6 fc78 	bl	800021c <__adddf3>
 800992c:	4604      	mov	r4, r0
 800992e:	460d      	mov	r5, r1
 8009930:	e01b      	b.n	800996a <scalbn+0x92>
 8009932:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009936:	3a36      	subs	r2, #54	; 0x36
 8009938:	4432      	add	r2, r6
 800993a:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800993e:	428a      	cmp	r2, r1
 8009940:	dd0b      	ble.n	800995a <scalbn+0x82>
 8009942:	ec45 4b11 	vmov	d1, r4, r5
 8009946:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80099b8 <scalbn+0xe0>
 800994a:	f000 f83f 	bl	80099cc <copysign>
 800994e:	a31a      	add	r3, pc, #104	; (adr r3, 80099b8 <scalbn+0xe0>)
 8009950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009954:	ec51 0b10 	vmov	r0, r1, d0
 8009958:	e7da      	b.n	8009910 <scalbn+0x38>
 800995a:	2a00      	cmp	r2, #0
 800995c:	dd08      	ble.n	8009970 <scalbn+0x98>
 800995e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009962:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009966:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800996a:	ec45 4b10 	vmov	d0, r4, r5
 800996e:	bd70      	pop	{r4, r5, r6, pc}
 8009970:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009974:	da0d      	bge.n	8009992 <scalbn+0xba>
 8009976:	f24c 3350 	movw	r3, #50000	; 0xc350
 800997a:	429e      	cmp	r6, r3
 800997c:	ec45 4b11 	vmov	d1, r4, r5
 8009980:	dce1      	bgt.n	8009946 <scalbn+0x6e>
 8009982:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 80099b0 <scalbn+0xd8>
 8009986:	f000 f821 	bl	80099cc <copysign>
 800998a:	a309      	add	r3, pc, #36	; (adr r3, 80099b0 <scalbn+0xd8>)
 800998c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009990:	e7e0      	b.n	8009954 <scalbn+0x7c>
 8009992:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009996:	3236      	adds	r2, #54	; 0x36
 8009998:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800999c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80099a0:	4620      	mov	r0, r4
 80099a2:	4629      	mov	r1, r5
 80099a4:	2200      	movs	r2, #0
 80099a6:	4b08      	ldr	r3, [pc, #32]	; (80099c8 <scalbn+0xf0>)
 80099a8:	e7b2      	b.n	8009910 <scalbn+0x38>
 80099aa:	bf00      	nop
 80099ac:	f3af 8000 	nop.w
 80099b0:	c2f8f359 	.word	0xc2f8f359
 80099b4:	01a56e1f 	.word	0x01a56e1f
 80099b8:	8800759c 	.word	0x8800759c
 80099bc:	7e37e43c 	.word	0x7e37e43c
 80099c0:	43500000 	.word	0x43500000
 80099c4:	ffff3cb0 	.word	0xffff3cb0
 80099c8:	3c900000 	.word	0x3c900000

080099cc <copysign>:
 80099cc:	ec53 2b10 	vmov	r2, r3, d0
 80099d0:	ee11 0a90 	vmov	r0, s3
 80099d4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80099d8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80099dc:	ea41 0300 	orr.w	r3, r1, r0
 80099e0:	ec43 2b10 	vmov	d0, r2, r3
 80099e4:	4770      	bx	lr
	...

080099e8 <__errno>:
 80099e8:	4b01      	ldr	r3, [pc, #4]	; (80099f0 <__errno+0x8>)
 80099ea:	6818      	ldr	r0, [r3, #0]
 80099ec:	4770      	bx	lr
 80099ee:	bf00      	nop
 80099f0:	20000018 	.word	0x20000018

080099f4 <_init>:
 80099f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099f6:	bf00      	nop
 80099f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099fa:	bc08      	pop	{r3}
 80099fc:	469e      	mov	lr, r3
 80099fe:	4770      	bx	lr

08009a00 <_fini>:
 8009a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a02:	bf00      	nop
 8009a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a06:	bc08      	pop	{r3}
 8009a08:	469e      	mov	lr, r3
 8009a0a:	4770      	bx	lr
