// Seed: 1678859460
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  supply1 id_5 = id_3;
  supply1 id_6;
  wire id_7;
  assign id_4 = id_7;
  for (id_8 = (id_3); !1; id_3 = 1'b0) wire id_9, id_10, id_11, id_12;
  assign id_6 = 1;
  wire id_13;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  always begin
    if (id_1) $display;
  end
  module_0(
      id_3, id_2, id_3, id_2
  );
  always id_1 <= id_1;
endmodule
