EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +0V75_DDR3
#
DEF +0V75_DDR3 #PWR 0 40 Y Y 1 F P
F0 "#PWR" -350 -200 60 H I C CNN
F1 "+0V75_DDR3" 0 200 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  0 100  -50 100 N
P 3 0 1 0  0 0  0 100  50 100 N
X +0V75_DDR3 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +1V1_FPGA
#
DEF +1V1_FPGA #PWR 0 40 Y Y 1 F P
F0 "#PWR" -300 -250 60 H I C CNN
F1 "+1V1_FPGA" 0 200 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 5 0 1 0  0 0  0 100  -50 50  0 100  50 50 N
X +1V1_FPGA 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +1V5_FPGA
#
DEF +1V5_FPGA #PWR 0 40 Y Y 1 F P
F0 "#PWR" -300 -150 60 H I C CNN
F1 "+1V5_FPGA" -50 200 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  0 150  50 100 N
P 3 0 1 0  0 0  0 150  -50 100 N
X +1V5_FPGA 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +1V8_1
#
DEF +1V8_1 #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 0 60 H I C CNN
F1 "+1V8_1" 0 250 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  0 150  50 100 N
P 3 0 1 0  0 0  0 150  -50 100 N
X +1V8_1 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +1V8_2
#
DEF +1V8_2 #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 0 60 H I C CNN
F1 "+1V8_2" 0 250 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  0 150  50 100 N
P 3 0 1 0  0 0  0 150  -50 100 N
X +1V8_2 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +1V8_HDMI
#
DEF +1V8_HDMI #PWR 0 40 Y Y 1 F P
F0 "#PWR" -450 -200 60 H I C CNN
F1 "+1V8_HDMI" 0 150 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  0 100  50 50 N
P 3 0 1 0  0 0  0 100  -50 50 N
X +1V8_HDMI 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +2V5_FPGA
#
DEF +2V5_FPGA #PWR 0 40 Y Y 1 F P
F0 "#PWR" -300 -250 60 H I C CNN
F1 "+2V5_FPGA" 0 200 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 5 0 1 0  0 0  0 100  -50 50  0 100  50 50 N
X +2V5_FPGA 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +3V3_1
#
DEF +3V3_1 #PWR 0 40 Y Y 1 F P
F0 "#PWR" -350 -150 60 H I C CNN
F1 "+3V3_1" 0 150 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 5 0 1 0  0 0  0 100  -50 50  0 100  50 50 N
X +3V3_1 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +3V3_2
#
DEF +3V3_2 #PWR 0 40 Y Y 1 F P
F0 "#PWR" -300 -200 60 H I C CNN
F1 "+3V3_2" 0 150 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 5 0 1 0  0 0  0 100  -50 50  0 100  50 50 N
X +3V3_1 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +3V3_ETH
#
DEF +3V3_ETH #PWR 0 40 Y Y 1 F P
F0 "#PWR" -250 -200 60 H I C CNN
F1 "+3V3_ETH" 0 200 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 5 0 1 0  0 0  0 100  -50 50  0 100  50 50 N
X +3V3_ETH 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +3V3_FPGA
#
DEF +3V3_FPGA #PWR 0 40 Y Y 1 F P
F0 "#PWR" -300 -250 60 H I C CNN
F1 "+3V3_FPGA" 0 200 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 5 0 1 0  0 0  0 100  -50 50  0 100  50 50 N
X +3V3_FPGA 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +3V3_STLINK
#
DEF +3V3_STLINK #PWR 0 40 Y Y 1 F P
F0 "#PWR" -150 -100 60 H I C CNN
F1 "+3V3_STLINK" 0 200 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 5 0 1 0  0 0  0 100  -50 50  0 100  50 50 N
X +3V3_STLINK 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +3V3_STM
#
DEF +3V3_STM #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 60 H I C CNN
F1 "+3V3_STM" 0 200 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  0 100  50 50 N
P 3 0 1 0  0 0  0 100  -50 50 N
X +3V3_STM 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +5V_HDMI
#
DEF +5V_HDMI #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 200 60 H I C CNN
F1 "+5V_HDMI" 0 250 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  -50 50 N
P 2 0 1 0  0 100  50 50 N
X +5V_HDMI 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +5V_PIC
#
DEF +5V_PIC #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 0 60 H I C CNN
F1 "+5V_PIC" 0 250 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  0 150  50 100 N
P 3 0 1 0  0 0  0 150  -50 100 N
X +5V_PIC 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +5V_STLINK
#
DEF +5V_STLINK #PWR 0 40 Y Y 1 F P
F0 "#PWR" -200 -200 60 H I C CNN
F1 "+5V_STLINK" 0 150 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 5 0 1 0  0 0  0 100  -50 50  0 100  50 50 N
X +5V_STLINK 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +5V_STM
#
DEF +5V_STM #PWR 0 40 Y Y 1 F P
F0 "#PWR" -200 -150 60 H I C CNN
F1 "+5V_STM" 0 150 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 5 0 1 0  0 0  0 100  -50 50  0 100  50 50 N
X +5V_STM 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# GND_ETH
#
DEF GND_ETH #PWR 0 40 Y Y 1 F P
F0 "#PWR" -200 250 60 H I C CNN
F1 "GND_ETH" 200 50 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 4 0 1 0  0 0  0 -50  -50 -50  50 -50 N
X GND_ETH 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# GND_FPGA
#
DEF GND_FPGA #PWR 0 40 Y Y 1 F P
F0 "#PWR" -250 -200 60 H I C CNN
F1 "GND_FPGA" 0 -150 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 4 0 1 0  0 0  0 -100  -50 -100  50 -100 N
X GND_FPGA 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# GND_PIC
#
DEF GND_PIC #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 0 60 H I C CNN
F1 "GND_PIC" 0 -250 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  0 -150  100 -150 N
P 3 0 1 0  0 0  0 -150  -100 -150 N
X GND_PIC 1 0 0 200 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# GND_STLINK
#
DEF GND_STLINK #PWR 0 40 Y Y 1 F P
F0 "#PWR" -250 -300 60 H I C CNN
F1 "GND_STLINK" 0 -200 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 4 0 1 0  0 0  0 -100  50 -100  -50 -100 N
X GND_STLINK 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# GND_STM
#
DEF GND_STM #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -250 60 H I C CNN
F1 "GND_STM" 0 -150 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 4 0 1 0  0 0  0 -100  -50 -100  50 -100 N
X GND_STM 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# VCC_FREE_BANK
#
DEF VCC_FREE_BANK #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 0 60 H I C CNN
F1 "VCC_FREE_BANK" 0 300 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  0 100  -50 50 N
P 2 0 1 0  0 100  50 50 N
P 2 0 1 0  0 150  50 100 N
P 3 0 1 0  0 0  0 150  -50 100 N
X VCC_FREE_BANK 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# VDD_ETH
#
DEF VDD_ETH #PWR 0 40 Y Y 1 F P
F0 "#PWR" -50 -150 60 H I C CNN
F1 "VDD_ETH" 0 150 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
C 0 75 25 0 1 0 N
P 2 0 1 0  0 0  0 50 N
X VDD_ETH 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# VREF_DDR3
#
DEF VREF_DDR3 #PWR 0 40 Y Y 1 F P
F0 "#PWR" -200 -200 60 H I C CNN
F1 "VREF_DDR3" 0 150 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 4 0 1 0  0 0  0 100  50 100  -50 100 N
X VREF_DDR3 1 0 0 200 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library
