# SimpleRisc-Pipelined-Processor-Logisim
A pipelined processor of SimpleRisc ISA (toy assembly language by Dr. S.R. Sarangi) in Logisim which is simulable.
