SBY  0:06:01 [formal/rom_stream_loader_task_cover] Removing directory 'formal/rom_stream_loader_task_cover'.
SBY  0:06:01 [formal/rom_stream_loader_task_cover] Copy '../src/rom_stream_loader.v' to 'formal/rom_stream_loader_task_cover/src/rom_stream_loader.v'.
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: smtbmc
SBY  0:06:01 [formal/rom_stream_loader_task_cover] base: starting process "cd formal/rom_stream_loader_task_cover/src; yosys -ql ../model/design.log ../model/design.ys"
SBY  0:06:01 [formal/rom_stream_loader_task_cover] base: finished (returncode=0)
SBY  0:06:01 [formal/rom_stream_loader_task_cover] smt2: starting process "cd formal/rom_stream_loader_task_cover/model; yosys -ql design_smt2.log design_smt2.ys"
SBY  0:06:01 [formal/rom_stream_loader_task_cover] smt2: finished (returncode=0)
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: starting process "cd formal/rom_stream_loader_task_cover; yosys-smtbmc --presat --unroll -c --noprogress -t 60  --append 0 --dump-vcd engine_0/trace%.vcd --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2"
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Solver: yices
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 2..
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 3..
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Reached cover statement at COVER_REQUEST in step 3.
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Reached cover statement at COVER_LOAD_RECEIVED in step 3.
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 3..
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 4..
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Reached cover statement at COVER_WRITING in step 4.
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace1.vcd
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace1.smtc
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 4..
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 5..
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 6..
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 7..
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 8..
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 9..
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Reached cover statement at COVER_ACK in step 9.
SBY  0:06:01 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace2.vcd
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace2.smtc
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 9..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 10..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Reached cover statement at COVER_RESTART_ADDRESS in step 10.
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace3.vcd
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace3.smtc
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 10..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 11..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 12..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 13..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 14..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 15..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 16..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 17..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 18..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 19..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 20..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 21..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 22..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 23..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 24..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 25..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 26..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 27..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 28..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 29..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:00  Checking cover reachability in step 30..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 31..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 32..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 33..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 34..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 35..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 36..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 37..
SBY  0:06:02 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 38..
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 39..
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 40..
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 41..
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 42..
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 43..
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 44..
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 45..
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 46..
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 47..
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 48..
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 49..
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 50..
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Checking cover reachability in step 51..
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Reached cover statement at COVER_FEW_WRITES in step 51.
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:01  Writing trace to VCD file: engine_0/trace4.vcd
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:02  Writing trace to Verilog testbench: engine_0/trace4_tb.v
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:02  Writing trace to constraints file: engine_0/trace4.smtc
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: ##   0:00:02  Status: passed
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: finished (returncode=0)
SBY  0:06:03 [formal/rom_stream_loader_task_cover] engine_0: Status returned by engine: pass
SBY  0:06:03 [formal/rom_stream_loader_task_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)
SBY  0:06:03 [formal/rom_stream_loader_task_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)
SBY  0:06:03 [formal/rom_stream_loader_task_cover] summary: engine_0 (smtbmc) returned pass
SBY  0:06:03 [formal/rom_stream_loader_task_cover] summary: trace: formal/rom_stream_loader_task_cover/engine_0/trace0.vcd
SBY  0:06:03 [formal/rom_stream_loader_task_cover] summary: trace: formal/rom_stream_loader_task_cover/engine_0/trace1.vcd
SBY  0:06:03 [formal/rom_stream_loader_task_cover] summary: trace: formal/rom_stream_loader_task_cover/engine_0/trace2.vcd
SBY  0:06:03 [formal/rom_stream_loader_task_cover] summary: trace: formal/rom_stream_loader_task_cover/engine_0/trace3.vcd
SBY  0:06:03 [formal/rom_stream_loader_task_cover] summary: trace: formal/rom_stream_loader_task_cover/engine_0/trace4.vcd
SBY  0:06:03 [formal/rom_stream_loader_task_cover] DONE (PASS, rc=0)
