/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("ULA_32bits_vlg_vec_tst|A")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 32;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|A";
}

SIGNAL("ULA_32bits_vlg_vec_tst|A_inv")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 32;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|B";
}

SIGNAL("ULA_32bits_vlg_vec_tst|B_inv")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Op")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 3;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Op[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|Op";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Op[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|Op";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Op[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "ULA_32bits_vlg_vec_tst|Op";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Equal")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Output[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|Overflow")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst27|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst26|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst26|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst25|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst25|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst24|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst24|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst23|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst22|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst22|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst21|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst21|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst20|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst20|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst19|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst18|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst18|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst17|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst17|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst16|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst16|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst15|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst14|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst13|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst13|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst12|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst12|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst11|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst10|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst10|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst9|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst9|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst8|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst8|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst7|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst6|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst6|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst5|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst5|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst4|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst4|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst3|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst2|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst2|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst1|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst1|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst66~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A_inv~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B_inv~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst1|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst1|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst2|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst2|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst3|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst3|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst4|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst4|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst5|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst5|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst6|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst6|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst7|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst7|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst8|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst8|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst9|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst9|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst10|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst10|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst11|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst11|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst12|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst12|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst13|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst13|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst14|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst14|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst15|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst15|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst16|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst16|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst17|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst17|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst18|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst18|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst19|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst19|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst20|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst20|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst21|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst21|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst22|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst22|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst23|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst23|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst24|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst24|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst25|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst25|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst26|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst26|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst27|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst27|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst28|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst28|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst29|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst29|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst30|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst30|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst31|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst31|inst6|inst2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst66~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst31|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst31|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst29|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst29|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst28|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst26|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst26|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst26|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst25|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst25|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst25|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst24|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst24|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst24|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst22|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst22|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst22|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst21|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst21|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst21|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst20|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst20|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst20|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst18|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst18|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst18|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst17|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst17|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst17|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst16|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst16|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst16|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst14|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst14|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst14|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst13|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst13|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst13|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst12|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst12|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst12|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst10|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst10|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst10|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst9|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst9|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst9|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst8|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst8|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst8|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst6|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst6|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst6|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst5|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst5|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst5|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst4|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst4|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst4|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst2|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst2|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst2|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst1|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst1|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst1|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst30|inst5~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst27|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst27|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst27|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst27|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst23|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst23|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst23|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst23|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst19|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst19|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst19|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst19|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst15|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst15|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst15|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst15|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst11|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst11|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst11|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst7|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst7|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst7|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst7|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst3|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst3|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst3|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|inst3|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|Op~combout[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|Op~combout[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|Op~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|B~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("ULA_32bits_vlg_vec_tst|i1|A~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.0;
		LEVEL 1 FOR 350.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 350.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 350.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|A_inv")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|B_inv")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Op[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Op[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Op[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Equal")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 950.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Output[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|Overflow")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst27|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst26|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst26|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst25|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst25|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst24|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst24|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst23|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst22|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst22|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst21|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst21|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst20|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst20|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst19|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst18|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst18|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst17|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst17|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst16|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst16|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst15|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst14|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst13|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst13|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst12|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst12|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst11|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst10|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst10|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst9|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst9|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst8|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst8|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst7|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst6|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.0;
		LEVEL 1 FOR 350.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst6|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst5|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 350.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 350.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst5|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst4|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 350.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst4|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst3|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst2|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst2|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst1|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst1|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst66~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A_inv~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B_inv~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst1|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst1|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst2|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst2|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst3|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst3|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst4|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst4|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 300.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst5|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst5|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 550.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 350.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst6|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst6|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst7|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst7|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst8|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst8|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst9|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst9|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst10|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst10|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst11|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst11|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst12|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst12|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst13|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst13|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst14|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst14|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst15|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst15|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst16|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst16|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst17|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst17|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst18|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst18|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst19|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst19|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst20|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst20|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst21|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst21|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst22|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst22|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst23|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst23|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst24|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst24|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst25|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst25|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst26|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst26|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst27|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst27|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst28|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst28|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst29|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst29|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst30|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst30|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst31|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst31|inst6|inst2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst66~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst31|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst31|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst29|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst29|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst28|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst26|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst26|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst26|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst25|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst25|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst25|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst24|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst24|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst24|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst22|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst22|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst22|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst21|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst21|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst21|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst20|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst20|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst20|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst18|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst18|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst18|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst17|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst17|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst17|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst16|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst16|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst16|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst14|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst14|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst14|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst13|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst13|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst13|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst12|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst12|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst12|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst10|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst10|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst10|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst9|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst9|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst9|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst8|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst8|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst8|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst6|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.0;
		LEVEL 1 FOR 350.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst6|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst6|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst5|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 350.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 350.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst5|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst5|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst4|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst4|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst4|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst2|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst2|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst2|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 250.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 250.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst1|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst1|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst1|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 750.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 150.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst64|inst4~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 950.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst30|inst5~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst27|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst27|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst27|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst27|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst23|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst23|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst23|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst23|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst19|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst19|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst19|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst19|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst15|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst15|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst15|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst15|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst11|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst11|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst11|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst7|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst7|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst7|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst7|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst3|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst3|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst3|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|inst3|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|Op~combout[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|Op~combout[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|Op~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 200.0;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|B~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 650.0;
		LEVEL 1 FOR 350.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 350.0;
		LEVEL 1 FOR 300.0;
		LEVEL 0 FOR 350.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 150.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
		LEVEL 0 FOR 100.0;
		LEVEL 1 FOR 100.0;
	}
}

TRANSITION_LIST("ULA_32bits_vlg_vec_tst|i1|A~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 50.0;
		LEVEL 1 FOR 50.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
	CHILDREN = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|A_inv";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
	CHILDREN = 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 1;
	PARENT = 34;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|B_inv";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Op";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
	CHILDREN = 69, 70, 71;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Op[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 1;
	PARENT = 68;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Op[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 1;
	PARENT = 68;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Op[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 1;
	PARENT = 68;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Equal";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Output[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|Overflow";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst27|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst26|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst26|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst25|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst25|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst24|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst24|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst23|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst22|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst22|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst21|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst21|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst20|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst20|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst19|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst18|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst18|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst17|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst17|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst16|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst16|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst15|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst14|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst13|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst13|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst12|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst12|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst11|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst10|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst10|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst9|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst9|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst8|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst8|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst7|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst6|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst6|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst5|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst5|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst4|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst4|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst3|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst2|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst2|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst1|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst1|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst66~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A_inv~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B_inv~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst1|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst1|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst2|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst2|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst3|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst3|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst4|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst4|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst5|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst5|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst6|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst6|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst7|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst7|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst8|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst8|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst9|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst9|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst10|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst10|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst11|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst11|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst12|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst12|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst13|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst13|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst14|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst14|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst15|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst15|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst16|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst16|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst17|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst17|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst18|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst18|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst19|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst19|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst20|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst20|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst21|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst21|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst22|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst22|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst23|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst23|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst24|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst24|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst25|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst25|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst26|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst26|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst27|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst27|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst28|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst28|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst29|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst29|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst30|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst30|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst31|inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst31|inst6|inst2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst66~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst31|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst31|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst29|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst29|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst28|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst28|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst26|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst26|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst26|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst25|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst25|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst25|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst24|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst24|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst24|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst64|inst4~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst22|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst22|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst22|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst21|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst21|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst21|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst20|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst20|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst20|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst64|inst4~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst18|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst18|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst18|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst17|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst17|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst17|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst16|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst16|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst16|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst64|inst4~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst14|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst14|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst14|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst13|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst13|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst13|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst12|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst12|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst12|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst64|inst4~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst64|inst4~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst64|inst4~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst64|inst4~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst64|inst4~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst10|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst10|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst10|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst9|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst9|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst9|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst8|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst8|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst8|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst64|inst4~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst6|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst6|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst6|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst5|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst5|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst5|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst4|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst4|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst4|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst64|inst4~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst2|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst2|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst2|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst1|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst1|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst1|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst64|inst4~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst64|inst4~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst31|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst30|inst5~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst30|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst29|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst27|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst27|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst27|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst27|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst23|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst23|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst23|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst23|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst19|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst19|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst19|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst19|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst15|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst15|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst15|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst15|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst11|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst11|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst11|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst7|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst7|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst7|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst7|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst3|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst3|inst1|LPM_MUX_component|auto_generated|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst3|inst2|LPM_MUX_component|auto_generated|w_mux_outputs27w[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|inst3|inst2|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|Op~combout[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|Op~combout[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|Op~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|B~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 391;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 392;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 393;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 394;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 395;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 396;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 397;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 398;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 399;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 400;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 401;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 402;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 403;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 404;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 405;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 406;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 407;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 408;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 409;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 410;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 411;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 412;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 413;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 414;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 415;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 416;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 417;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 418;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 419;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 420;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 421;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "ULA_32bits_vlg_vec_tst|i1|A~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 422;
	TREE_LEVEL = 0;
}
;
