|top
clock => picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A.clk
reset_n => picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A.resetn
cpu_trap << picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A.trap
CLOCK_50 => IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1.CLOCK_50.DATAIN
VGA_R[0] << VGA_R[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] << VGA_R[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] << VGA_R[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] << VGA_R[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] << VGA_R[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] << VGA_R[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] << VGA_R[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] << VGA_R[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] << VGA_G[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] << VGA_G[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] << VGA_G[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] << VGA_G[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] << VGA_G[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] << VGA_G[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] << VGA_G[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] << VGA_G[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] << VGA_B[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] << VGA_B[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] << VGA_B[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] << VGA_B[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] << VGA_B[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] << VGA_B[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] << VGA_B[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] << VGA_B[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK << VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N << VGA_SYNC_N.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N << VGA_BLANK_N.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS << VGA_HS.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS << VGA_VS.DB_MAX_OUTPUT_PORT_TYPE


|top|AXI5_Lite_IF:M_IF
AXI5_Lite_IF.RID[0] <> <UNC>
AXI5_Lite_IF.RREADY[0] <> <UNC>
AXI5_Lite_IF.RVALID[0] <> <UNC>
AXI5_Lite_IF.RRESP[0] <> <UNC>
AXI5_Lite_IF.RRESP[1] <> <UNC>
AXI5_Lite_IF.RDATA[0] <> <UNC>
AXI5_Lite_IF.RDATA[1] <> <UNC>
AXI5_Lite_IF.RDATA[2] <> <UNC>
AXI5_Lite_IF.RDATA[3] <> <UNC>
AXI5_Lite_IF.RDATA[4] <> <UNC>
AXI5_Lite_IF.RDATA[5] <> <UNC>
AXI5_Lite_IF.RDATA[6] <> <UNC>
AXI5_Lite_IF.RDATA[7] <> <UNC>
AXI5_Lite_IF.RDATA[8] <> <UNC>
AXI5_Lite_IF.RDATA[9] <> <UNC>
AXI5_Lite_IF.RDATA[10] <> <UNC>
AXI5_Lite_IF.RDATA[11] <> <UNC>
AXI5_Lite_IF.RDATA[12] <> <UNC>
AXI5_Lite_IF.RDATA[13] <> <UNC>
AXI5_Lite_IF.RDATA[14] <> <UNC>
AXI5_Lite_IF.RDATA[15] <> <UNC>
AXI5_Lite_IF.RDATA[16] <> <UNC>
AXI5_Lite_IF.RDATA[17] <> <UNC>
AXI5_Lite_IF.RDATA[18] <> <UNC>
AXI5_Lite_IF.RDATA[19] <> <UNC>
AXI5_Lite_IF.RDATA[20] <> <UNC>
AXI5_Lite_IF.RDATA[21] <> <UNC>
AXI5_Lite_IF.RDATA[22] <> <UNC>
AXI5_Lite_IF.RDATA[23] <> <UNC>
AXI5_Lite_IF.RDATA[24] <> <UNC>
AXI5_Lite_IF.RDATA[25] <> <UNC>
AXI5_Lite_IF.RDATA[26] <> <UNC>
AXI5_Lite_IF.RDATA[27] <> <UNC>
AXI5_Lite_IF.RDATA[28] <> <UNC>
AXI5_Lite_IF.RDATA[29] <> <UNC>
AXI5_Lite_IF.RDATA[30] <> <UNC>
AXI5_Lite_IF.RDATA[31] <> <UNC>
AXI5_Lite_IF.ARID[0] <> <UNC>
AXI5_Lite_IF.ARSIZE[0] <> <UNC>
AXI5_Lite_IF.ARSIZE[1] <> <UNC>
AXI5_Lite_IF.ARSIZE[2] <> <UNC>
AXI5_Lite_IF.ARREADY[0] <> <UNC>
AXI5_Lite_IF.ARVALID[0] <> <UNC>
AXI5_Lite_IF.ARPROT[0] <> <UNC>
AXI5_Lite_IF.ARPROT[1] <> <UNC>
AXI5_Lite_IF.ARPROT[2] <> <UNC>
AXI5_Lite_IF.ARADDR[0] <> <UNC>
AXI5_Lite_IF.ARADDR[1] <> <UNC>
AXI5_Lite_IF.ARADDR[2] <> <UNC>
AXI5_Lite_IF.ARADDR[3] <> <UNC>
AXI5_Lite_IF.ARADDR[4] <> <UNC>
AXI5_Lite_IF.ARADDR[5] <> <UNC>
AXI5_Lite_IF.ARADDR[6] <> <UNC>
AXI5_Lite_IF.ARADDR[7] <> <UNC>
AXI5_Lite_IF.ARADDR[8] <> <UNC>
AXI5_Lite_IF.ARADDR[9] <> <UNC>
AXI5_Lite_IF.ARADDR[10] <> <UNC>
AXI5_Lite_IF.ARADDR[11] <> <UNC>
AXI5_Lite_IF.ARADDR[12] <> <UNC>
AXI5_Lite_IF.ARADDR[13] <> <UNC>
AXI5_Lite_IF.ARADDR[14] <> <UNC>
AXI5_Lite_IF.ARADDR[15] <> <UNC>
AXI5_Lite_IF.ARADDR[16] <> <UNC>
AXI5_Lite_IF.ARADDR[17] <> <UNC>
AXI5_Lite_IF.ARADDR[18] <> <UNC>
AXI5_Lite_IF.ARADDR[19] <> <UNC>
AXI5_Lite_IF.ARADDR[20] <> <UNC>
AXI5_Lite_IF.ARADDR[21] <> <UNC>
AXI5_Lite_IF.ARADDR[22] <> <UNC>
AXI5_Lite_IF.ARADDR[23] <> <UNC>
AXI5_Lite_IF.ARADDR[24] <> <UNC>
AXI5_Lite_IF.ARADDR[25] <> <UNC>
AXI5_Lite_IF.ARADDR[26] <> <UNC>
AXI5_Lite_IF.ARADDR[27] <> <UNC>
AXI5_Lite_IF.ARADDR[28] <> <UNC>
AXI5_Lite_IF.ARADDR[29] <> <UNC>
AXI5_Lite_IF.ARADDR[30] <> <UNC>
AXI5_Lite_IF.ARADDR[31] <> <UNC>
AXI5_Lite_IF.BID[0] <> <UNC>
AXI5_Lite_IF.BREADY[0] <> <UNC>
AXI5_Lite_IF.BVALID[0] <> <UNC>
AXI5_Lite_IF.BRESP[0] <> <UNC>
AXI5_Lite_IF.BRESP[1] <> <UNC>
AXI5_Lite_IF.WREADY[0] <> <UNC>
AXI5_Lite_IF.WVALID[0] <> <UNC>
AXI5_Lite_IF.WSTRB[0] <> <UNC>
AXI5_Lite_IF.WSTRB[1] <> <UNC>
AXI5_Lite_IF.WSTRB[2] <> <UNC>
AXI5_Lite_IF.WSTRB[3] <> <UNC>
AXI5_Lite_IF.WDATA[0] <> <UNC>
AXI5_Lite_IF.WDATA[1] <> <UNC>
AXI5_Lite_IF.WDATA[2] <> <UNC>
AXI5_Lite_IF.WDATA[3] <> <UNC>
AXI5_Lite_IF.WDATA[4] <> <UNC>
AXI5_Lite_IF.WDATA[5] <> <UNC>
AXI5_Lite_IF.WDATA[6] <> <UNC>
AXI5_Lite_IF.WDATA[7] <> <UNC>
AXI5_Lite_IF.WDATA[8] <> <UNC>
AXI5_Lite_IF.WDATA[9] <> <UNC>
AXI5_Lite_IF.WDATA[10] <> <UNC>
AXI5_Lite_IF.WDATA[11] <> <UNC>
AXI5_Lite_IF.WDATA[12] <> <UNC>
AXI5_Lite_IF.WDATA[13] <> <UNC>
AXI5_Lite_IF.WDATA[14] <> <UNC>
AXI5_Lite_IF.WDATA[15] <> <UNC>
AXI5_Lite_IF.WDATA[16] <> <UNC>
AXI5_Lite_IF.WDATA[17] <> <UNC>
AXI5_Lite_IF.WDATA[18] <> <UNC>
AXI5_Lite_IF.WDATA[19] <> <UNC>
AXI5_Lite_IF.WDATA[20] <> <UNC>
AXI5_Lite_IF.WDATA[21] <> <UNC>
AXI5_Lite_IF.WDATA[22] <> <UNC>
AXI5_Lite_IF.WDATA[23] <> <UNC>
AXI5_Lite_IF.WDATA[24] <> <UNC>
AXI5_Lite_IF.WDATA[25] <> <UNC>
AXI5_Lite_IF.WDATA[26] <> <UNC>
AXI5_Lite_IF.WDATA[27] <> <UNC>
AXI5_Lite_IF.WDATA[28] <> <UNC>
AXI5_Lite_IF.WDATA[29] <> <UNC>
AXI5_Lite_IF.WDATA[30] <> <UNC>
AXI5_Lite_IF.WDATA[31] <> <UNC>
AXI5_Lite_IF.AWID[0] <> <UNC>
AXI5_Lite_IF.AWSIZE[0] <> <UNC>
AXI5_Lite_IF.AWSIZE[1] <> <UNC>
AXI5_Lite_IF.AWSIZE[2] <> <UNC>
AXI5_Lite_IF.AWREADY[0] <> <UNC>
AXI5_Lite_IF.AWVALID[0] <> <UNC>
AXI5_Lite_IF.AWPROT[0] <> <UNC>
AXI5_Lite_IF.AWPROT[1] <> <UNC>
AXI5_Lite_IF.AWPROT[2] <> <UNC>
AXI5_Lite_IF.AWADDR[0] <> <UNC>
AXI5_Lite_IF.AWADDR[1] <> <UNC>
AXI5_Lite_IF.AWADDR[2] <> <UNC>
AXI5_Lite_IF.AWADDR[3] <> <UNC>
AXI5_Lite_IF.AWADDR[4] <> <UNC>
AXI5_Lite_IF.AWADDR[5] <> <UNC>
AXI5_Lite_IF.AWADDR[6] <> <UNC>
AXI5_Lite_IF.AWADDR[7] <> <UNC>
AXI5_Lite_IF.AWADDR[8] <> <UNC>
AXI5_Lite_IF.AWADDR[9] <> <UNC>
AXI5_Lite_IF.AWADDR[10] <> <UNC>
AXI5_Lite_IF.AWADDR[11] <> <UNC>
AXI5_Lite_IF.AWADDR[12] <> <UNC>
AXI5_Lite_IF.AWADDR[13] <> <UNC>
AXI5_Lite_IF.AWADDR[14] <> <UNC>
AXI5_Lite_IF.AWADDR[15] <> <UNC>
AXI5_Lite_IF.AWADDR[16] <> <UNC>
AXI5_Lite_IF.AWADDR[17] <> <UNC>
AXI5_Lite_IF.AWADDR[18] <> <UNC>
AXI5_Lite_IF.AWADDR[19] <> <UNC>
AXI5_Lite_IF.AWADDR[20] <> <UNC>
AXI5_Lite_IF.AWADDR[21] <> <UNC>
AXI5_Lite_IF.AWADDR[22] <> <UNC>
AXI5_Lite_IF.AWADDR[23] <> <UNC>
AXI5_Lite_IF.AWADDR[24] <> <UNC>
AXI5_Lite_IF.AWADDR[25] <> <UNC>
AXI5_Lite_IF.AWADDR[26] <> <UNC>
AXI5_Lite_IF.AWADDR[27] <> <UNC>
AXI5_Lite_IF.AWADDR[28] <> <UNC>
AXI5_Lite_IF.AWADDR[29] <> <UNC>
AXI5_Lite_IF.AWADDR[30] <> <UNC>
AXI5_Lite_IF.AWADDR[31] <> <UNC>
AXI5_Lite_IF.ARESETn[0] <> <UNC>
AXI5_Lite_IF.ACLK[0] <> <UNC>


|top|AXI5_Lite_IF:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_AXI_if0
AXI5_Lite_IF.RID[0] <> <UNC>
AXI5_Lite_IF.RREADY[0] <> <UNC>
AXI5_Lite_IF.RVALID[0] <> <UNC>
AXI5_Lite_IF.RRESP[0] <> <UNC>
AXI5_Lite_IF.RRESP[1] <> <UNC>
AXI5_Lite_IF.RDATA[0] <> <UNC>
AXI5_Lite_IF.RDATA[1] <> <UNC>
AXI5_Lite_IF.RDATA[2] <> <UNC>
AXI5_Lite_IF.RDATA[3] <> <UNC>
AXI5_Lite_IF.RDATA[4] <> <UNC>
AXI5_Lite_IF.RDATA[5] <> <UNC>
AXI5_Lite_IF.RDATA[6] <> <UNC>
AXI5_Lite_IF.RDATA[7] <> <UNC>
AXI5_Lite_IF.RDATA[8] <> <UNC>
AXI5_Lite_IF.RDATA[9] <> <UNC>
AXI5_Lite_IF.RDATA[10] <> <UNC>
AXI5_Lite_IF.RDATA[11] <> <UNC>
AXI5_Lite_IF.RDATA[12] <> <UNC>
AXI5_Lite_IF.RDATA[13] <> <UNC>
AXI5_Lite_IF.RDATA[14] <> <UNC>
AXI5_Lite_IF.RDATA[15] <> <UNC>
AXI5_Lite_IF.RDATA[16] <> <UNC>
AXI5_Lite_IF.RDATA[17] <> <UNC>
AXI5_Lite_IF.RDATA[18] <> <UNC>
AXI5_Lite_IF.RDATA[19] <> <UNC>
AXI5_Lite_IF.RDATA[20] <> <UNC>
AXI5_Lite_IF.RDATA[21] <> <UNC>
AXI5_Lite_IF.RDATA[22] <> <UNC>
AXI5_Lite_IF.RDATA[23] <> <UNC>
AXI5_Lite_IF.RDATA[24] <> <UNC>
AXI5_Lite_IF.RDATA[25] <> <UNC>
AXI5_Lite_IF.RDATA[26] <> <UNC>
AXI5_Lite_IF.RDATA[27] <> <UNC>
AXI5_Lite_IF.RDATA[28] <> <UNC>
AXI5_Lite_IF.RDATA[29] <> <UNC>
AXI5_Lite_IF.RDATA[30] <> <UNC>
AXI5_Lite_IF.RDATA[31] <> <UNC>
AXI5_Lite_IF.ARID[0] <> <UNC>
AXI5_Lite_IF.ARSIZE[0] <> <UNC>
AXI5_Lite_IF.ARSIZE[1] <> <UNC>
AXI5_Lite_IF.ARSIZE[2] <> <UNC>
AXI5_Lite_IF.ARREADY[0] <> <UNC>
AXI5_Lite_IF.ARVALID[0] <> <UNC>
AXI5_Lite_IF.ARPROT[0] <> <UNC>
AXI5_Lite_IF.ARPROT[1] <> <UNC>
AXI5_Lite_IF.ARPROT[2] <> <UNC>
AXI5_Lite_IF.ARADDR[0] <> <UNC>
AXI5_Lite_IF.ARADDR[1] <> <UNC>
AXI5_Lite_IF.ARADDR[2] <> <UNC>
AXI5_Lite_IF.ARADDR[3] <> <UNC>
AXI5_Lite_IF.ARADDR[4] <> <UNC>
AXI5_Lite_IF.ARADDR[5] <> <UNC>
AXI5_Lite_IF.ARADDR[6] <> <UNC>
AXI5_Lite_IF.ARADDR[7] <> <UNC>
AXI5_Lite_IF.ARADDR[8] <> <UNC>
AXI5_Lite_IF.ARADDR[9] <> <UNC>
AXI5_Lite_IF.ARADDR[10] <> <UNC>
AXI5_Lite_IF.ARADDR[11] <> <UNC>
AXI5_Lite_IF.ARADDR[12] <> <UNC>
AXI5_Lite_IF.ARADDR[13] <> <UNC>
AXI5_Lite_IF.ARADDR[14] <> <UNC>
AXI5_Lite_IF.ARADDR[15] <> <UNC>
AXI5_Lite_IF.ARADDR[16] <> <UNC>
AXI5_Lite_IF.ARADDR[17] <> <UNC>
AXI5_Lite_IF.ARADDR[18] <> <UNC>
AXI5_Lite_IF.ARADDR[19] <> <UNC>
AXI5_Lite_IF.ARADDR[20] <> <UNC>
AXI5_Lite_IF.ARADDR[21] <> <UNC>
AXI5_Lite_IF.ARADDR[22] <> <UNC>
AXI5_Lite_IF.ARADDR[23] <> <UNC>
AXI5_Lite_IF.ARADDR[24] <> <UNC>
AXI5_Lite_IF.ARADDR[25] <> <UNC>
AXI5_Lite_IF.ARADDR[26] <> <UNC>
AXI5_Lite_IF.ARADDR[27] <> <UNC>
AXI5_Lite_IF.ARADDR[28] <> <UNC>
AXI5_Lite_IF.ARADDR[29] <> <UNC>
AXI5_Lite_IF.ARADDR[30] <> <UNC>
AXI5_Lite_IF.ARADDR[31] <> <UNC>
AXI5_Lite_IF.BID[0] <> <UNC>
AXI5_Lite_IF.BREADY[0] <> <UNC>
AXI5_Lite_IF.BVALID[0] <> <UNC>
AXI5_Lite_IF.BRESP[0] <> <UNC>
AXI5_Lite_IF.BRESP[1] <> <UNC>
AXI5_Lite_IF.WREADY[0] <> <UNC>
AXI5_Lite_IF.WVALID[0] <> <UNC>
AXI5_Lite_IF.WSTRB[0] <> <UNC>
AXI5_Lite_IF.WSTRB[1] <> <UNC>
AXI5_Lite_IF.WSTRB[2] <> <UNC>
AXI5_Lite_IF.WSTRB[3] <> <UNC>
AXI5_Lite_IF.WDATA[0] <> <UNC>
AXI5_Lite_IF.WDATA[1] <> <UNC>
AXI5_Lite_IF.WDATA[2] <> <UNC>
AXI5_Lite_IF.WDATA[3] <> <UNC>
AXI5_Lite_IF.WDATA[4] <> <UNC>
AXI5_Lite_IF.WDATA[5] <> <UNC>
AXI5_Lite_IF.WDATA[6] <> <UNC>
AXI5_Lite_IF.WDATA[7] <> <UNC>
AXI5_Lite_IF.WDATA[8] <> <UNC>
AXI5_Lite_IF.WDATA[9] <> <UNC>
AXI5_Lite_IF.WDATA[10] <> <UNC>
AXI5_Lite_IF.WDATA[11] <> <UNC>
AXI5_Lite_IF.WDATA[12] <> <UNC>
AXI5_Lite_IF.WDATA[13] <> <UNC>
AXI5_Lite_IF.WDATA[14] <> <UNC>
AXI5_Lite_IF.WDATA[15] <> <UNC>
AXI5_Lite_IF.WDATA[16] <> <UNC>
AXI5_Lite_IF.WDATA[17] <> <UNC>
AXI5_Lite_IF.WDATA[18] <> <UNC>
AXI5_Lite_IF.WDATA[19] <> <UNC>
AXI5_Lite_IF.WDATA[20] <> <UNC>
AXI5_Lite_IF.WDATA[21] <> <UNC>
AXI5_Lite_IF.WDATA[22] <> <UNC>
AXI5_Lite_IF.WDATA[23] <> <UNC>
AXI5_Lite_IF.WDATA[24] <> <UNC>
AXI5_Lite_IF.WDATA[25] <> <UNC>
AXI5_Lite_IF.WDATA[26] <> <UNC>
AXI5_Lite_IF.WDATA[27] <> <UNC>
AXI5_Lite_IF.WDATA[28] <> <UNC>
AXI5_Lite_IF.WDATA[29] <> <UNC>
AXI5_Lite_IF.WDATA[30] <> <UNC>
AXI5_Lite_IF.WDATA[31] <> <UNC>
AXI5_Lite_IF.AWID[0] <> <UNC>
AXI5_Lite_IF.AWSIZE[0] <> <UNC>
AXI5_Lite_IF.AWSIZE[1] <> <UNC>
AXI5_Lite_IF.AWSIZE[2] <> <UNC>
AXI5_Lite_IF.AWREADY[0] <> <UNC>
AXI5_Lite_IF.AWVALID[0] <> <UNC>
AXI5_Lite_IF.AWPROT[0] <> <UNC>
AXI5_Lite_IF.AWPROT[1] <> <UNC>
AXI5_Lite_IF.AWPROT[2] <> <UNC>
AXI5_Lite_IF.AWADDR[0] <> <UNC>
AXI5_Lite_IF.AWADDR[1] <> <UNC>
AXI5_Lite_IF.AWADDR[2] <> <UNC>
AXI5_Lite_IF.AWADDR[3] <> <UNC>
AXI5_Lite_IF.AWADDR[4] <> <UNC>
AXI5_Lite_IF.AWADDR[5] <> <UNC>
AXI5_Lite_IF.AWADDR[6] <> <UNC>
AXI5_Lite_IF.AWADDR[7] <> <UNC>
AXI5_Lite_IF.AWADDR[8] <> <UNC>
AXI5_Lite_IF.AWADDR[9] <> <UNC>
AXI5_Lite_IF.AWADDR[10] <> <UNC>
AXI5_Lite_IF.AWADDR[11] <> <UNC>
AXI5_Lite_IF.AWADDR[12] <> <UNC>
AXI5_Lite_IF.AWADDR[13] <> <UNC>
AXI5_Lite_IF.AWADDR[14] <> <UNC>
AXI5_Lite_IF.AWADDR[15] <> <UNC>
AXI5_Lite_IF.AWADDR[16] <> <UNC>
AXI5_Lite_IF.AWADDR[17] <> <UNC>
AXI5_Lite_IF.AWADDR[18] <> <UNC>
AXI5_Lite_IF.AWADDR[19] <> <UNC>
AXI5_Lite_IF.AWADDR[20] <> <UNC>
AXI5_Lite_IF.AWADDR[21] <> <UNC>
AXI5_Lite_IF.AWADDR[22] <> <UNC>
AXI5_Lite_IF.AWADDR[23] <> <UNC>
AXI5_Lite_IF.AWADDR[24] <> <UNC>
AXI5_Lite_IF.AWADDR[25] <> <UNC>
AXI5_Lite_IF.AWADDR[26] <> <UNC>
AXI5_Lite_IF.AWADDR[27] <> <UNC>
AXI5_Lite_IF.AWADDR[28] <> <UNC>
AXI5_Lite_IF.AWADDR[29] <> <UNC>
AXI5_Lite_IF.AWADDR[30] <> <UNC>
AXI5_Lite_IF.AWADDR[31] <> <UNC>
AXI5_Lite_IF.ARESETn[0] <> <UNC>
AXI5_Lite_IF.ACLK[0] <> <UNC>


|top|Simple_Worker_Mem_IF:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_if0
Simple_Worker_Mem_IF.rd_ready <> <UNC>
Simple_Worker_Mem_IF.rd_valid <> <UNC>
Simple_Worker_Mem_IF.rd_byteEn[0] <> <UNC>
Simple_Worker_Mem_IF.rd_byteEn[1] <> <UNC>
Simple_Worker_Mem_IF.rd_byteEn[2] <> <UNC>
Simple_Worker_Mem_IF.rd_byteEn[3] <> <UNC>
Simple_Worker_Mem_IF.rd_data[0] <> <UNC>
Simple_Worker_Mem_IF.rd_data[1] <> <UNC>
Simple_Worker_Mem_IF.rd_data[2] <> <UNC>
Simple_Worker_Mem_IF.rd_data[3] <> <UNC>
Simple_Worker_Mem_IF.rd_data[4] <> <UNC>
Simple_Worker_Mem_IF.rd_data[5] <> <UNC>
Simple_Worker_Mem_IF.rd_data[6] <> <UNC>
Simple_Worker_Mem_IF.rd_data[7] <> <UNC>
Simple_Worker_Mem_IF.rd_data[8] <> <UNC>
Simple_Worker_Mem_IF.rd_data[9] <> <UNC>
Simple_Worker_Mem_IF.rd_data[10] <> <UNC>
Simple_Worker_Mem_IF.rd_data[11] <> <UNC>
Simple_Worker_Mem_IF.rd_data[12] <> <UNC>
Simple_Worker_Mem_IF.rd_data[13] <> <UNC>
Simple_Worker_Mem_IF.rd_data[14] <> <UNC>
Simple_Worker_Mem_IF.rd_data[15] <> <UNC>
Simple_Worker_Mem_IF.rd_data[16] <> <UNC>
Simple_Worker_Mem_IF.rd_data[17] <> <UNC>
Simple_Worker_Mem_IF.rd_data[18] <> <UNC>
Simple_Worker_Mem_IF.rd_data[19] <> <UNC>
Simple_Worker_Mem_IF.rd_data[20] <> <UNC>
Simple_Worker_Mem_IF.rd_data[21] <> <UNC>
Simple_Worker_Mem_IF.rd_data[22] <> <UNC>
Simple_Worker_Mem_IF.rd_data[23] <> <UNC>
Simple_Worker_Mem_IF.rd_data[24] <> <UNC>
Simple_Worker_Mem_IF.rd_data[25] <> <UNC>
Simple_Worker_Mem_IF.rd_data[26] <> <UNC>
Simple_Worker_Mem_IF.rd_data[27] <> <UNC>
Simple_Worker_Mem_IF.rd_data[28] <> <UNC>
Simple_Worker_Mem_IF.rd_data[29] <> <UNC>
Simple_Worker_Mem_IF.rd_data[30] <> <UNC>
Simple_Worker_Mem_IF.rd_data[31] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[0] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[1] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[2] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[3] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[4] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[5] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[6] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[7] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[8] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[9] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[10] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[11] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[12] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[13] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[14] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[15] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[16] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[17] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[18] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[19] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[20] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[21] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[22] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[23] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[24] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[25] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[26] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[27] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[28] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[29] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[30] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[31] <> <UNC>
Simple_Worker_Mem_IF.wr_valid <> <UNC>
Simple_Worker_Mem_IF.wr_ready <> <UNC>
Simple_Worker_Mem_IF.wr_byteEn[0] <> <UNC>
Simple_Worker_Mem_IF.wr_byteEn[1] <> <UNC>
Simple_Worker_Mem_IF.wr_byteEn[2] <> <UNC>
Simple_Worker_Mem_IF.wr_byteEn[3] <> <UNC>
Simple_Worker_Mem_IF.wr_data[0] <> <UNC>
Simple_Worker_Mem_IF.wr_data[1] <> <UNC>
Simple_Worker_Mem_IF.wr_data[2] <> <UNC>
Simple_Worker_Mem_IF.wr_data[3] <> <UNC>
Simple_Worker_Mem_IF.wr_data[4] <> <UNC>
Simple_Worker_Mem_IF.wr_data[5] <> <UNC>
Simple_Worker_Mem_IF.wr_data[6] <> <UNC>
Simple_Worker_Mem_IF.wr_data[7] <> <UNC>
Simple_Worker_Mem_IF.wr_data[8] <> <UNC>
Simple_Worker_Mem_IF.wr_data[9] <> <UNC>
Simple_Worker_Mem_IF.wr_data[10] <> <UNC>
Simple_Worker_Mem_IF.wr_data[11] <> <UNC>
Simple_Worker_Mem_IF.wr_data[12] <> <UNC>
Simple_Worker_Mem_IF.wr_data[13] <> <UNC>
Simple_Worker_Mem_IF.wr_data[14] <> <UNC>
Simple_Worker_Mem_IF.wr_data[15] <> <UNC>
Simple_Worker_Mem_IF.wr_data[16] <> <UNC>
Simple_Worker_Mem_IF.wr_data[17] <> <UNC>
Simple_Worker_Mem_IF.wr_data[18] <> <UNC>
Simple_Worker_Mem_IF.wr_data[19] <> <UNC>
Simple_Worker_Mem_IF.wr_data[20] <> <UNC>
Simple_Worker_Mem_IF.wr_data[21] <> <UNC>
Simple_Worker_Mem_IF.wr_data[22] <> <UNC>
Simple_Worker_Mem_IF.wr_data[23] <> <UNC>
Simple_Worker_Mem_IF.wr_data[24] <> <UNC>
Simple_Worker_Mem_IF.wr_data[25] <> <UNC>
Simple_Worker_Mem_IF.wr_data[26] <> <UNC>
Simple_Worker_Mem_IF.wr_data[27] <> <UNC>
Simple_Worker_Mem_IF.wr_data[28] <> <UNC>
Simple_Worker_Mem_IF.wr_data[29] <> <UNC>
Simple_Worker_Mem_IF.wr_data[30] <> <UNC>
Simple_Worker_Mem_IF.wr_data[31] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[0] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[1] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[2] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[3] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[4] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[5] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[6] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[7] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[8] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[9] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[10] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[11] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[12] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[13] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[14] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[15] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[16] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[17] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[18] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[19] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[20] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[21] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[22] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[23] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[24] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[25] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[26] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[27] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[28] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[29] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[30] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[31] <> <UNC>
Simple_Worker_Mem_IF.reset_n <> <UNC>
Simple_Worker_Mem_IF.clock <> <UNC>


|top|AXI5_Lite_IF:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_AXI_if0
AXI5_Lite_IF.RID[0] <> <UNC>
AXI5_Lite_IF.RREADY[0] <> <UNC>
AXI5_Lite_IF.RVALID[0] <> <UNC>
AXI5_Lite_IF.RRESP[0] <> <UNC>
AXI5_Lite_IF.RRESP[1] <> <UNC>
AXI5_Lite_IF.RDATA[0] <> <UNC>
AXI5_Lite_IF.RDATA[1] <> <UNC>
AXI5_Lite_IF.RDATA[2] <> <UNC>
AXI5_Lite_IF.RDATA[3] <> <UNC>
AXI5_Lite_IF.RDATA[4] <> <UNC>
AXI5_Lite_IF.RDATA[5] <> <UNC>
AXI5_Lite_IF.RDATA[6] <> <UNC>
AXI5_Lite_IF.RDATA[7] <> <UNC>
AXI5_Lite_IF.RDATA[8] <> <UNC>
AXI5_Lite_IF.RDATA[9] <> <UNC>
AXI5_Lite_IF.RDATA[10] <> <UNC>
AXI5_Lite_IF.RDATA[11] <> <UNC>
AXI5_Lite_IF.RDATA[12] <> <UNC>
AXI5_Lite_IF.RDATA[13] <> <UNC>
AXI5_Lite_IF.RDATA[14] <> <UNC>
AXI5_Lite_IF.RDATA[15] <> <UNC>
AXI5_Lite_IF.RDATA[16] <> <UNC>
AXI5_Lite_IF.RDATA[17] <> <UNC>
AXI5_Lite_IF.RDATA[18] <> <UNC>
AXI5_Lite_IF.RDATA[19] <> <UNC>
AXI5_Lite_IF.RDATA[20] <> <UNC>
AXI5_Lite_IF.RDATA[21] <> <UNC>
AXI5_Lite_IF.RDATA[22] <> <UNC>
AXI5_Lite_IF.RDATA[23] <> <UNC>
AXI5_Lite_IF.RDATA[24] <> <UNC>
AXI5_Lite_IF.RDATA[25] <> <UNC>
AXI5_Lite_IF.RDATA[26] <> <UNC>
AXI5_Lite_IF.RDATA[27] <> <UNC>
AXI5_Lite_IF.RDATA[28] <> <UNC>
AXI5_Lite_IF.RDATA[29] <> <UNC>
AXI5_Lite_IF.RDATA[30] <> <UNC>
AXI5_Lite_IF.RDATA[31] <> <UNC>
AXI5_Lite_IF.ARID[0] <> <UNC>
AXI5_Lite_IF.ARSIZE[0] <> <UNC>
AXI5_Lite_IF.ARSIZE[1] <> <UNC>
AXI5_Lite_IF.ARSIZE[2] <> <UNC>
AXI5_Lite_IF.ARREADY[0] <> <UNC>
AXI5_Lite_IF.ARVALID[0] <> <UNC>
AXI5_Lite_IF.ARPROT[0] <> <UNC>
AXI5_Lite_IF.ARPROT[1] <> <UNC>
AXI5_Lite_IF.ARPROT[2] <> <UNC>
AXI5_Lite_IF.ARADDR[0] <> <UNC>
AXI5_Lite_IF.ARADDR[1] <> <UNC>
AXI5_Lite_IF.ARADDR[2] <> <UNC>
AXI5_Lite_IF.ARADDR[3] <> <UNC>
AXI5_Lite_IF.ARADDR[4] <> <UNC>
AXI5_Lite_IF.ARADDR[5] <> <UNC>
AXI5_Lite_IF.ARADDR[6] <> <UNC>
AXI5_Lite_IF.ARADDR[7] <> <UNC>
AXI5_Lite_IF.ARADDR[8] <> <UNC>
AXI5_Lite_IF.ARADDR[9] <> <UNC>
AXI5_Lite_IF.ARADDR[10] <> <UNC>
AXI5_Lite_IF.ARADDR[11] <> <UNC>
AXI5_Lite_IF.ARADDR[12] <> <UNC>
AXI5_Lite_IF.ARADDR[13] <> <UNC>
AXI5_Lite_IF.ARADDR[14] <> <UNC>
AXI5_Lite_IF.ARADDR[15] <> <UNC>
AXI5_Lite_IF.ARADDR[16] <> <UNC>
AXI5_Lite_IF.ARADDR[17] <> <UNC>
AXI5_Lite_IF.ARADDR[18] <> <UNC>
AXI5_Lite_IF.ARADDR[19] <> <UNC>
AXI5_Lite_IF.ARADDR[20] <> <UNC>
AXI5_Lite_IF.ARADDR[21] <> <UNC>
AXI5_Lite_IF.ARADDR[22] <> <UNC>
AXI5_Lite_IF.ARADDR[23] <> <UNC>
AXI5_Lite_IF.ARADDR[24] <> <UNC>
AXI5_Lite_IF.ARADDR[25] <> <UNC>
AXI5_Lite_IF.ARADDR[26] <> <UNC>
AXI5_Lite_IF.ARADDR[27] <> <UNC>
AXI5_Lite_IF.ARADDR[28] <> <UNC>
AXI5_Lite_IF.ARADDR[29] <> <UNC>
AXI5_Lite_IF.ARADDR[30] <> <UNC>
AXI5_Lite_IF.ARADDR[31] <> <UNC>
AXI5_Lite_IF.BID[0] <> <UNC>
AXI5_Lite_IF.BREADY[0] <> <UNC>
AXI5_Lite_IF.BVALID[0] <> <UNC>
AXI5_Lite_IF.BRESP[0] <> <UNC>
AXI5_Lite_IF.BRESP[1] <> <UNC>
AXI5_Lite_IF.WREADY[0] <> <UNC>
AXI5_Lite_IF.WVALID[0] <> <UNC>
AXI5_Lite_IF.WSTRB[0] <> <UNC>
AXI5_Lite_IF.WSTRB[1] <> <UNC>
AXI5_Lite_IF.WSTRB[2] <> <UNC>
AXI5_Lite_IF.WSTRB[3] <> <UNC>
AXI5_Lite_IF.WDATA[0] <> <UNC>
AXI5_Lite_IF.WDATA[1] <> <UNC>
AXI5_Lite_IF.WDATA[2] <> <UNC>
AXI5_Lite_IF.WDATA[3] <> <UNC>
AXI5_Lite_IF.WDATA[4] <> <UNC>
AXI5_Lite_IF.WDATA[5] <> <UNC>
AXI5_Lite_IF.WDATA[6] <> <UNC>
AXI5_Lite_IF.WDATA[7] <> <UNC>
AXI5_Lite_IF.WDATA[8] <> <UNC>
AXI5_Lite_IF.WDATA[9] <> <UNC>
AXI5_Lite_IF.WDATA[10] <> <UNC>
AXI5_Lite_IF.WDATA[11] <> <UNC>
AXI5_Lite_IF.WDATA[12] <> <UNC>
AXI5_Lite_IF.WDATA[13] <> <UNC>
AXI5_Lite_IF.WDATA[14] <> <UNC>
AXI5_Lite_IF.WDATA[15] <> <UNC>
AXI5_Lite_IF.WDATA[16] <> <UNC>
AXI5_Lite_IF.WDATA[17] <> <UNC>
AXI5_Lite_IF.WDATA[18] <> <UNC>
AXI5_Lite_IF.WDATA[19] <> <UNC>
AXI5_Lite_IF.WDATA[20] <> <UNC>
AXI5_Lite_IF.WDATA[21] <> <UNC>
AXI5_Lite_IF.WDATA[22] <> <UNC>
AXI5_Lite_IF.WDATA[23] <> <UNC>
AXI5_Lite_IF.WDATA[24] <> <UNC>
AXI5_Lite_IF.WDATA[25] <> <UNC>
AXI5_Lite_IF.WDATA[26] <> <UNC>
AXI5_Lite_IF.WDATA[27] <> <UNC>
AXI5_Lite_IF.WDATA[28] <> <UNC>
AXI5_Lite_IF.WDATA[29] <> <UNC>
AXI5_Lite_IF.WDATA[30] <> <UNC>
AXI5_Lite_IF.WDATA[31] <> <UNC>
AXI5_Lite_IF.AWID[0] <> <UNC>
AXI5_Lite_IF.AWSIZE[0] <> <UNC>
AXI5_Lite_IF.AWSIZE[1] <> <UNC>
AXI5_Lite_IF.AWSIZE[2] <> <UNC>
AXI5_Lite_IF.AWREADY[0] <> <UNC>
AXI5_Lite_IF.AWVALID[0] <> <UNC>
AXI5_Lite_IF.AWPROT[0] <> <UNC>
AXI5_Lite_IF.AWPROT[1] <> <UNC>
AXI5_Lite_IF.AWPROT[2] <> <UNC>
AXI5_Lite_IF.AWADDR[0] <> <UNC>
AXI5_Lite_IF.AWADDR[1] <> <UNC>
AXI5_Lite_IF.AWADDR[2] <> <UNC>
AXI5_Lite_IF.AWADDR[3] <> <UNC>
AXI5_Lite_IF.AWADDR[4] <> <UNC>
AXI5_Lite_IF.AWADDR[5] <> <UNC>
AXI5_Lite_IF.AWADDR[6] <> <UNC>
AXI5_Lite_IF.AWADDR[7] <> <UNC>
AXI5_Lite_IF.AWADDR[8] <> <UNC>
AXI5_Lite_IF.AWADDR[9] <> <UNC>
AXI5_Lite_IF.AWADDR[10] <> <UNC>
AXI5_Lite_IF.AWADDR[11] <> <UNC>
AXI5_Lite_IF.AWADDR[12] <> <UNC>
AXI5_Lite_IF.AWADDR[13] <> <UNC>
AXI5_Lite_IF.AWADDR[14] <> <UNC>
AXI5_Lite_IF.AWADDR[15] <> <UNC>
AXI5_Lite_IF.AWADDR[16] <> <UNC>
AXI5_Lite_IF.AWADDR[17] <> <UNC>
AXI5_Lite_IF.AWADDR[18] <> <UNC>
AXI5_Lite_IF.AWADDR[19] <> <UNC>
AXI5_Lite_IF.AWADDR[20] <> <UNC>
AXI5_Lite_IF.AWADDR[21] <> <UNC>
AXI5_Lite_IF.AWADDR[22] <> <UNC>
AXI5_Lite_IF.AWADDR[23] <> <UNC>
AXI5_Lite_IF.AWADDR[24] <> <UNC>
AXI5_Lite_IF.AWADDR[25] <> <UNC>
AXI5_Lite_IF.AWADDR[26] <> <UNC>
AXI5_Lite_IF.AWADDR[27] <> <UNC>
AXI5_Lite_IF.AWADDR[28] <> <UNC>
AXI5_Lite_IF.AWADDR[29] <> <UNC>
AXI5_Lite_IF.AWADDR[30] <> <UNC>
AXI5_Lite_IF.AWADDR[31] <> <UNC>
AXI5_Lite_IF.ARESETn[0] <> <UNC>
AXI5_Lite_IF.ACLK[0] <> <UNC>


|top|Simple_Worker_Mem_IF:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if0
Simple_Worker_Mem_IF.rd_ready <> <UNC>
Simple_Worker_Mem_IF.rd_valid <> <UNC>
Simple_Worker_Mem_IF.rd_byteEn[0] <> <UNC>
Simple_Worker_Mem_IF.rd_byteEn[1] <> <UNC>
Simple_Worker_Mem_IF.rd_byteEn[2] <> <UNC>
Simple_Worker_Mem_IF.rd_byteEn[3] <> <UNC>
Simple_Worker_Mem_IF.rd_data[0] <> <UNC>
Simple_Worker_Mem_IF.rd_data[1] <> <UNC>
Simple_Worker_Mem_IF.rd_data[2] <> <UNC>
Simple_Worker_Mem_IF.rd_data[3] <> <UNC>
Simple_Worker_Mem_IF.rd_data[4] <> <UNC>
Simple_Worker_Mem_IF.rd_data[5] <> <UNC>
Simple_Worker_Mem_IF.rd_data[6] <> <UNC>
Simple_Worker_Mem_IF.rd_data[7] <> <UNC>
Simple_Worker_Mem_IF.rd_data[8] <> <UNC>
Simple_Worker_Mem_IF.rd_data[9] <> <UNC>
Simple_Worker_Mem_IF.rd_data[10] <> <UNC>
Simple_Worker_Mem_IF.rd_data[11] <> <UNC>
Simple_Worker_Mem_IF.rd_data[12] <> <UNC>
Simple_Worker_Mem_IF.rd_data[13] <> <UNC>
Simple_Worker_Mem_IF.rd_data[14] <> <UNC>
Simple_Worker_Mem_IF.rd_data[15] <> <UNC>
Simple_Worker_Mem_IF.rd_data[16] <> <UNC>
Simple_Worker_Mem_IF.rd_data[17] <> <UNC>
Simple_Worker_Mem_IF.rd_data[18] <> <UNC>
Simple_Worker_Mem_IF.rd_data[19] <> <UNC>
Simple_Worker_Mem_IF.rd_data[20] <> <UNC>
Simple_Worker_Mem_IF.rd_data[21] <> <UNC>
Simple_Worker_Mem_IF.rd_data[22] <> <UNC>
Simple_Worker_Mem_IF.rd_data[23] <> <UNC>
Simple_Worker_Mem_IF.rd_data[24] <> <UNC>
Simple_Worker_Mem_IF.rd_data[25] <> <UNC>
Simple_Worker_Mem_IF.rd_data[26] <> <UNC>
Simple_Worker_Mem_IF.rd_data[27] <> <UNC>
Simple_Worker_Mem_IF.rd_data[28] <> <UNC>
Simple_Worker_Mem_IF.rd_data[29] <> <UNC>
Simple_Worker_Mem_IF.rd_data[30] <> <UNC>
Simple_Worker_Mem_IF.rd_data[31] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[0] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[1] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[2] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[3] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[4] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[5] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[6] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[7] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[8] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[9] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[10] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[11] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[12] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[13] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[14] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[15] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[16] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[17] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[18] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[19] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[20] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[21] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[22] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[23] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[24] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[25] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[26] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[27] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[28] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[29] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[30] <> <UNC>
Simple_Worker_Mem_IF.rd_addr[31] <> <UNC>
Simple_Worker_Mem_IF.wr_valid <> <UNC>
Simple_Worker_Mem_IF.wr_ready <> <UNC>
Simple_Worker_Mem_IF.wr_byteEn[0] <> <UNC>
Simple_Worker_Mem_IF.wr_byteEn[1] <> <UNC>
Simple_Worker_Mem_IF.wr_byteEn[2] <> <UNC>
Simple_Worker_Mem_IF.wr_byteEn[3] <> <UNC>
Simple_Worker_Mem_IF.wr_data[0] <> <UNC>
Simple_Worker_Mem_IF.wr_data[1] <> <UNC>
Simple_Worker_Mem_IF.wr_data[2] <> <UNC>
Simple_Worker_Mem_IF.wr_data[3] <> <UNC>
Simple_Worker_Mem_IF.wr_data[4] <> <UNC>
Simple_Worker_Mem_IF.wr_data[5] <> <UNC>
Simple_Worker_Mem_IF.wr_data[6] <> <UNC>
Simple_Worker_Mem_IF.wr_data[7] <> <UNC>
Simple_Worker_Mem_IF.wr_data[8] <> <UNC>
Simple_Worker_Mem_IF.wr_data[9] <> <UNC>
Simple_Worker_Mem_IF.wr_data[10] <> <UNC>
Simple_Worker_Mem_IF.wr_data[11] <> <UNC>
Simple_Worker_Mem_IF.wr_data[12] <> <UNC>
Simple_Worker_Mem_IF.wr_data[13] <> <UNC>
Simple_Worker_Mem_IF.wr_data[14] <> <UNC>
Simple_Worker_Mem_IF.wr_data[15] <> <UNC>
Simple_Worker_Mem_IF.wr_data[16] <> <UNC>
Simple_Worker_Mem_IF.wr_data[17] <> <UNC>
Simple_Worker_Mem_IF.wr_data[18] <> <UNC>
Simple_Worker_Mem_IF.wr_data[19] <> <UNC>
Simple_Worker_Mem_IF.wr_data[20] <> <UNC>
Simple_Worker_Mem_IF.wr_data[21] <> <UNC>
Simple_Worker_Mem_IF.wr_data[22] <> <UNC>
Simple_Worker_Mem_IF.wr_data[23] <> <UNC>
Simple_Worker_Mem_IF.wr_data[24] <> <UNC>
Simple_Worker_Mem_IF.wr_data[25] <> <UNC>
Simple_Worker_Mem_IF.wr_data[26] <> <UNC>
Simple_Worker_Mem_IF.wr_data[27] <> <UNC>
Simple_Worker_Mem_IF.wr_data[28] <> <UNC>
Simple_Worker_Mem_IF.wr_data[29] <> <UNC>
Simple_Worker_Mem_IF.wr_data[30] <> <UNC>
Simple_Worker_Mem_IF.wr_data[31] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[0] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[1] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[2] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[3] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[4] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[5] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[6] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[7] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[8] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[9] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[10] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[11] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[12] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[13] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[14] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[15] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[16] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[17] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[18] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[19] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[20] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[21] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[22] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[23] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[24] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[25] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[26] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[27] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[28] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[29] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[30] <> <UNC>
Simple_Worker_Mem_IF.wr_addr[31] <> <UNC>
Simple_Worker_Mem_IF.reset_n <> <UNC>
Simple_Worker_Mem_IF.clock <> <UNC>


|top|IP_VGA_IF:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1
IP_VGA_IF.VGA_VS <> <UNC>
IP_VGA_IF.VGA_HS <> <UNC>
IP_VGA_IF.VGA_BLANK_N <> <UNC>
IP_VGA_IF.VGA_SYNC_N <> <UNC>
IP_VGA_IF.VGA_CLK <> <UNC>
IP_VGA_IF.VGA_B[0] <> <UNC>
IP_VGA_IF.VGA_B[1] <> <UNC>
IP_VGA_IF.VGA_B[2] <> <UNC>
IP_VGA_IF.VGA_B[3] <> <UNC>
IP_VGA_IF.VGA_B[4] <> <UNC>
IP_VGA_IF.VGA_B[5] <> <UNC>
IP_VGA_IF.VGA_B[6] <> <UNC>
IP_VGA_IF.VGA_B[7] <> <UNC>
IP_VGA_IF.VGA_G[0] <> <UNC>
IP_VGA_IF.VGA_G[1] <> <UNC>
IP_VGA_IF.VGA_G[2] <> <UNC>
IP_VGA_IF.VGA_G[3] <> <UNC>
IP_VGA_IF.VGA_G[4] <> <UNC>
IP_VGA_IF.VGA_G[5] <> <UNC>
IP_VGA_IF.VGA_G[6] <> <UNC>
IP_VGA_IF.VGA_G[7] <> <UNC>
IP_VGA_IF.VGA_R[0] <> <UNC>
IP_VGA_IF.VGA_R[1] <> <UNC>
IP_VGA_IF.VGA_R[2] <> <UNC>
IP_VGA_IF.VGA_R[3] <> <UNC>
IP_VGA_IF.VGA_R[4] <> <UNC>
IP_VGA_IF.VGA_R[5] <> <UNC>
IP_VGA_IF.VGA_R[6] <> <UNC>
IP_VGA_IF.VGA_R[7] <> <UNC>
IP_VGA_IF.CLOCK_50 <> <UNC>


|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A
AXI_IF.RID[0] => picorv32_axi_adapter:axi_adapter.AXI_IF.RID[0]
AXI_IF.RREADY[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.RREADY[0]
AXI_IF.RVALID[0] => picorv32_axi_adapter:axi_adapter.AXI_IF.RVALID[0]
AXI_IF.RRESP[0] => picorv32_axi_adapter:axi_adapter.AXI_IF.RRESP[0]
AXI_IF.RRESP[1] => picorv32_axi_adapter:axi_adapter.AXI_IF.RRESP[1]
AXI_IF.RDATA[0] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[0]
AXI_IF.RDATA[1] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[1]
AXI_IF.RDATA[2] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[2]
AXI_IF.RDATA[3] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[3]
AXI_IF.RDATA[4] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[4]
AXI_IF.RDATA[5] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[5]
AXI_IF.RDATA[6] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[6]
AXI_IF.RDATA[7] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[7]
AXI_IF.RDATA[8] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[8]
AXI_IF.RDATA[9] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[9]
AXI_IF.RDATA[10] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[10]
AXI_IF.RDATA[11] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[11]
AXI_IF.RDATA[12] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[12]
AXI_IF.RDATA[13] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[13]
AXI_IF.RDATA[14] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[14]
AXI_IF.RDATA[15] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[15]
AXI_IF.RDATA[16] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[16]
AXI_IF.RDATA[17] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[17]
AXI_IF.RDATA[18] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[18]
AXI_IF.RDATA[19] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[19]
AXI_IF.RDATA[20] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[20]
AXI_IF.RDATA[21] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[21]
AXI_IF.RDATA[22] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[22]
AXI_IF.RDATA[23] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[23]
AXI_IF.RDATA[24] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[24]
AXI_IF.RDATA[25] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[25]
AXI_IF.RDATA[26] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[26]
AXI_IF.RDATA[27] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[27]
AXI_IF.RDATA[28] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[28]
AXI_IF.RDATA[29] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[29]
AXI_IF.RDATA[30] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[30]
AXI_IF.RDATA[31] => picorv32_axi_adapter:axi_adapter.AXI_IF.RDATA[31]
AXI_IF.ARID[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARID[0]
AXI_IF.ARSIZE[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARSIZE[0]
AXI_IF.ARSIZE[1] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARSIZE[1]
AXI_IF.ARSIZE[2] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARSIZE[2]
AXI_IF.ARREADY[0] => picorv32_axi_adapter:axi_adapter.AXI_IF.ARREADY[0]
AXI_IF.ARVALID[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARVALID[0]
AXI_IF.ARPROT[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARPROT[0]
AXI_IF.ARPROT[1] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARPROT[1]
AXI_IF.ARPROT[2] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARPROT[2]
AXI_IF.ARADDR[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[0]
AXI_IF.ARADDR[1] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[1]
AXI_IF.ARADDR[2] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[2]
AXI_IF.ARADDR[3] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[3]
AXI_IF.ARADDR[4] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[4]
AXI_IF.ARADDR[5] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[5]
AXI_IF.ARADDR[6] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[6]
AXI_IF.ARADDR[7] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[7]
AXI_IF.ARADDR[8] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[8]
AXI_IF.ARADDR[9] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[9]
AXI_IF.ARADDR[10] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[10]
AXI_IF.ARADDR[11] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[11]
AXI_IF.ARADDR[12] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[12]
AXI_IF.ARADDR[13] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[13]
AXI_IF.ARADDR[14] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[14]
AXI_IF.ARADDR[15] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[15]
AXI_IF.ARADDR[16] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[16]
AXI_IF.ARADDR[17] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[17]
AXI_IF.ARADDR[18] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[18]
AXI_IF.ARADDR[19] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[19]
AXI_IF.ARADDR[20] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[20]
AXI_IF.ARADDR[21] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[21]
AXI_IF.ARADDR[22] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[22]
AXI_IF.ARADDR[23] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[23]
AXI_IF.ARADDR[24] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[24]
AXI_IF.ARADDR[25] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[25]
AXI_IF.ARADDR[26] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[26]
AXI_IF.ARADDR[27] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[27]
AXI_IF.ARADDR[28] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[28]
AXI_IF.ARADDR[29] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[29]
AXI_IF.ARADDR[30] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[30]
AXI_IF.ARADDR[31] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARADDR[31]
AXI_IF.BID[0] => picorv32_axi_adapter:axi_adapter.AXI_IF.BID[0]
AXI_IF.BREADY[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.BREADY[0]
AXI_IF.BVALID[0] => picorv32_axi_adapter:axi_adapter.AXI_IF.BVALID[0]
AXI_IF.BRESP[0] => picorv32_axi_adapter:axi_adapter.AXI_IF.BRESP[0]
AXI_IF.BRESP[1] => picorv32_axi_adapter:axi_adapter.AXI_IF.BRESP[1]
AXI_IF.WREADY[0] => picorv32_axi_adapter:axi_adapter.AXI_IF.WREADY[0]
AXI_IF.WVALID[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WVALID[0]
AXI_IF.WSTRB[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WSTRB[0]
AXI_IF.WSTRB[1] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WSTRB[1]
AXI_IF.WSTRB[2] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WSTRB[2]
AXI_IF.WSTRB[3] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WSTRB[3]
AXI_IF.WDATA[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[0]
AXI_IF.WDATA[1] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[1]
AXI_IF.WDATA[2] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[2]
AXI_IF.WDATA[3] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[3]
AXI_IF.WDATA[4] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[4]
AXI_IF.WDATA[5] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[5]
AXI_IF.WDATA[6] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[6]
AXI_IF.WDATA[7] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[7]
AXI_IF.WDATA[8] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[8]
AXI_IF.WDATA[9] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[9]
AXI_IF.WDATA[10] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[10]
AXI_IF.WDATA[11] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[11]
AXI_IF.WDATA[12] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[12]
AXI_IF.WDATA[13] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[13]
AXI_IF.WDATA[14] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[14]
AXI_IF.WDATA[15] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[15]
AXI_IF.WDATA[16] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[16]
AXI_IF.WDATA[17] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[17]
AXI_IF.WDATA[18] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[18]
AXI_IF.WDATA[19] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[19]
AXI_IF.WDATA[20] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[20]
AXI_IF.WDATA[21] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[21]
AXI_IF.WDATA[22] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[22]
AXI_IF.WDATA[23] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[23]
AXI_IF.WDATA[24] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[24]
AXI_IF.WDATA[25] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[25]
AXI_IF.WDATA[26] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[26]
AXI_IF.WDATA[27] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[27]
AXI_IF.WDATA[28] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[28]
AXI_IF.WDATA[29] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[29]
AXI_IF.WDATA[30] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[30]
AXI_IF.WDATA[31] <= picorv32_axi_adapter:axi_adapter.AXI_IF.WDATA[31]
AXI_IF.AWID[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWID[0]
AXI_IF.AWSIZE[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWSIZE[0]
AXI_IF.AWSIZE[1] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWSIZE[1]
AXI_IF.AWSIZE[2] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWSIZE[2]
AXI_IF.AWREADY[0] => picorv32_axi_adapter:axi_adapter.AXI_IF.AWREADY[0]
AXI_IF.AWVALID[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWVALID[0]
AXI_IF.AWPROT[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWPROT[0]
AXI_IF.AWPROT[1] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWPROT[1]
AXI_IF.AWPROT[2] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWPROT[2]
AXI_IF.AWADDR[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[0]
AXI_IF.AWADDR[1] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[1]
AXI_IF.AWADDR[2] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[2]
AXI_IF.AWADDR[3] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[3]
AXI_IF.AWADDR[4] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[4]
AXI_IF.AWADDR[5] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[5]
AXI_IF.AWADDR[6] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[6]
AXI_IF.AWADDR[7] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[7]
AXI_IF.AWADDR[8] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[8]
AXI_IF.AWADDR[9] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[9]
AXI_IF.AWADDR[10] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[10]
AXI_IF.AWADDR[11] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[11]
AXI_IF.AWADDR[12] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[12]
AXI_IF.AWADDR[13] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[13]
AXI_IF.AWADDR[14] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[14]
AXI_IF.AWADDR[15] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[15]
AXI_IF.AWADDR[16] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[16]
AXI_IF.AWADDR[17] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[17]
AXI_IF.AWADDR[18] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[18]
AXI_IF.AWADDR[19] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[19]
AXI_IF.AWADDR[20] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[20]
AXI_IF.AWADDR[21] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[21]
AXI_IF.AWADDR[22] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[22]
AXI_IF.AWADDR[23] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[23]
AXI_IF.AWADDR[24] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[24]
AXI_IF.AWADDR[25] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[25]
AXI_IF.AWADDR[26] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[26]
AXI_IF.AWADDR[27] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[27]
AXI_IF.AWADDR[28] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[28]
AXI_IF.AWADDR[29] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[29]
AXI_IF.AWADDR[30] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[30]
AXI_IF.AWADDR[31] <= picorv32_axi_adapter:axi_adapter.AXI_IF.AWADDR[31]
AXI_IF.ARESETn[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ARESETn[0]
AXI_IF.ACLK[0] <= picorv32_axi_adapter:axi_adapter.AXI_IF.ACLK[0]
clk => clk.IN1
resetn => resetn.IN1
trap <= picorv32:picorv32_core.trap
pcpi_valid <= picorv32:picorv32_core.pcpi_valid
pcpi_insn[0] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[1] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[2] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[3] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[4] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[5] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[6] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[7] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[8] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[9] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[10] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[11] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[12] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[13] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[14] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[15] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[16] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[17] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[18] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[19] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[20] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[21] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[22] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[23] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[24] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[25] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[26] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[27] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[28] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[29] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[30] <= picorv32:picorv32_core.pcpi_insn
pcpi_insn[31] <= picorv32:picorv32_core.pcpi_insn
pcpi_rs1[0] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[1] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[2] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[3] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[4] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[5] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[6] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[7] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[8] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[9] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[10] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[11] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[12] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[13] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[14] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[15] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[16] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[17] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[18] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[19] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[20] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[21] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[22] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[23] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[24] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[25] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[26] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[27] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[28] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[29] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[30] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs1[31] <= picorv32:picorv32_core.pcpi_rs1
pcpi_rs2[0] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[1] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[2] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[3] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[4] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[5] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[6] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[7] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[8] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[9] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[10] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[11] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[12] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[13] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[14] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[15] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[16] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[17] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[18] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[19] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[20] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[21] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[22] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[23] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[24] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[25] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[26] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[27] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[28] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[29] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[30] <= picorv32:picorv32_core.pcpi_rs2
pcpi_rs2[31] <= picorv32:picorv32_core.pcpi_rs2
pcpi_wr => pcpi_wr.IN1
pcpi_rd[0] => pcpi_rd[0].IN1
pcpi_rd[1] => pcpi_rd[1].IN1
pcpi_rd[2] => pcpi_rd[2].IN1
pcpi_rd[3] => pcpi_rd[3].IN1
pcpi_rd[4] => pcpi_rd[4].IN1
pcpi_rd[5] => pcpi_rd[5].IN1
pcpi_rd[6] => pcpi_rd[6].IN1
pcpi_rd[7] => pcpi_rd[7].IN1
pcpi_rd[8] => pcpi_rd[8].IN1
pcpi_rd[9] => pcpi_rd[9].IN1
pcpi_rd[10] => pcpi_rd[10].IN1
pcpi_rd[11] => pcpi_rd[11].IN1
pcpi_rd[12] => pcpi_rd[12].IN1
pcpi_rd[13] => pcpi_rd[13].IN1
pcpi_rd[14] => pcpi_rd[14].IN1
pcpi_rd[15] => pcpi_rd[15].IN1
pcpi_rd[16] => pcpi_rd[16].IN1
pcpi_rd[17] => pcpi_rd[17].IN1
pcpi_rd[18] => pcpi_rd[18].IN1
pcpi_rd[19] => pcpi_rd[19].IN1
pcpi_rd[20] => pcpi_rd[20].IN1
pcpi_rd[21] => pcpi_rd[21].IN1
pcpi_rd[22] => pcpi_rd[22].IN1
pcpi_rd[23] => pcpi_rd[23].IN1
pcpi_rd[24] => pcpi_rd[24].IN1
pcpi_rd[25] => pcpi_rd[25].IN1
pcpi_rd[26] => pcpi_rd[26].IN1
pcpi_rd[27] => pcpi_rd[27].IN1
pcpi_rd[28] => pcpi_rd[28].IN1
pcpi_rd[29] => pcpi_rd[29].IN1
pcpi_rd[30] => pcpi_rd[30].IN1
pcpi_rd[31] => pcpi_rd[31].IN1
pcpi_wait => pcpi_wait.IN1
pcpi_ready => pcpi_ready.IN1
irq[0] => irq[0].IN1
irq[1] => irq[1].IN1
irq[2] => irq[2].IN1
irq[3] => irq[3].IN1
irq[4] => irq[4].IN1
irq[5] => irq[5].IN1
irq[6] => irq[6].IN1
irq[7] => irq[7].IN1
irq[8] => irq[8].IN1
irq[9] => irq[9].IN1
irq[10] => irq[10].IN1
irq[11] => irq[11].IN1
irq[12] => irq[12].IN1
irq[13] => irq[13].IN1
irq[14] => irq[14].IN1
irq[15] => irq[15].IN1
irq[16] => irq[16].IN1
irq[17] => irq[17].IN1
irq[18] => irq[18].IN1
irq[19] => irq[19].IN1
irq[20] => irq[20].IN1
irq[21] => irq[21].IN1
irq[22] => irq[22].IN1
irq[23] => irq[23].IN1
irq[24] => irq[24].IN1
irq[25] => irq[25].IN1
irq[26] => irq[26].IN1
irq[27] => irq[27].IN1
irq[28] => irq[28].IN1
irq[29] => irq[29].IN1
irq[30] => irq[30].IN1
irq[31] => irq[31].IN1
eoi[0] <= picorv32:picorv32_core.eoi
eoi[1] <= picorv32:picorv32_core.eoi
eoi[2] <= picorv32:picorv32_core.eoi
eoi[3] <= picorv32:picorv32_core.eoi
eoi[4] <= picorv32:picorv32_core.eoi
eoi[5] <= picorv32:picorv32_core.eoi
eoi[6] <= picorv32:picorv32_core.eoi
eoi[7] <= picorv32:picorv32_core.eoi
eoi[8] <= picorv32:picorv32_core.eoi
eoi[9] <= picorv32:picorv32_core.eoi
eoi[10] <= picorv32:picorv32_core.eoi
eoi[11] <= picorv32:picorv32_core.eoi
eoi[12] <= picorv32:picorv32_core.eoi
eoi[13] <= picorv32:picorv32_core.eoi
eoi[14] <= picorv32:picorv32_core.eoi
eoi[15] <= picorv32:picorv32_core.eoi
eoi[16] <= picorv32:picorv32_core.eoi
eoi[17] <= picorv32:picorv32_core.eoi
eoi[18] <= picorv32:picorv32_core.eoi
eoi[19] <= picorv32:picorv32_core.eoi
eoi[20] <= picorv32:picorv32_core.eoi
eoi[21] <= picorv32:picorv32_core.eoi
eoi[22] <= picorv32:picorv32_core.eoi
eoi[23] <= picorv32:picorv32_core.eoi
eoi[24] <= picorv32:picorv32_core.eoi
eoi[25] <= picorv32:picorv32_core.eoi
eoi[26] <= picorv32:picorv32_core.eoi
eoi[27] <= picorv32:picorv32_core.eoi
eoi[28] <= picorv32:picorv32_core.eoi
eoi[29] <= picorv32:picorv32_core.eoi
eoi[30] <= picorv32:picorv32_core.eoi
eoi[31] <= picorv32:picorv32_core.eoi
trace_valid <= picorv32:picorv32_core.trace_valid
trace_data[0] <= picorv32:picorv32_core.trace_data
trace_data[1] <= picorv32:picorv32_core.trace_data
trace_data[2] <= picorv32:picorv32_core.trace_data
trace_data[3] <= picorv32:picorv32_core.trace_data
trace_data[4] <= picorv32:picorv32_core.trace_data
trace_data[5] <= picorv32:picorv32_core.trace_data
trace_data[6] <= picorv32:picorv32_core.trace_data
trace_data[7] <= picorv32:picorv32_core.trace_data
trace_data[8] <= picorv32:picorv32_core.trace_data
trace_data[9] <= picorv32:picorv32_core.trace_data
trace_data[10] <= picorv32:picorv32_core.trace_data
trace_data[11] <= picorv32:picorv32_core.trace_data
trace_data[12] <= picorv32:picorv32_core.trace_data
trace_data[13] <= picorv32:picorv32_core.trace_data
trace_data[14] <= picorv32:picorv32_core.trace_data
trace_data[15] <= picorv32:picorv32_core.trace_data
trace_data[16] <= picorv32:picorv32_core.trace_data
trace_data[17] <= picorv32:picorv32_core.trace_data
trace_data[18] <= picorv32:picorv32_core.trace_data
trace_data[19] <= picorv32:picorv32_core.trace_data
trace_data[20] <= picorv32:picorv32_core.trace_data
trace_data[21] <= picorv32:picorv32_core.trace_data
trace_data[22] <= picorv32:picorv32_core.trace_data
trace_data[23] <= picorv32:picorv32_core.trace_data
trace_data[24] <= picorv32:picorv32_core.trace_data
trace_data[25] <= picorv32:picorv32_core.trace_data
trace_data[26] <= picorv32:picorv32_core.trace_data
trace_data[27] <= picorv32:picorv32_core.trace_data
trace_data[28] <= picorv32:picorv32_core.trace_data
trace_data[29] <= picorv32:picorv32_core.trace_data
trace_data[30] <= picorv32:picorv32_core.trace_data
trace_data[31] <= picorv32:picorv32_core.trace_data
trace_data[32] <= picorv32:picorv32_core.trace_data
trace_data[33] <= picorv32:picorv32_core.trace_data
trace_data[34] <= picorv32:picorv32_core.trace_data
trace_data[35] <= picorv32:picorv32_core.trace_data


|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter
clk => ack_wvalid.CLK
clk => ack_arvalid.CLK
clk => xfer_done.CLK
clk => ack_awvalid.CLK
clk => AXI_IF.ACLK[0].DATAIN
resetn => AXI_IF.ARESETn[0].DATAIN
resetn => ack_awvalid.OUTPUTSELECT
resetn => ack_wvalid.ENA
resetn => ack_arvalid.ENA
resetn => xfer_done.ENA
AXI_IF.RID[0] => ~NO_FANOUT~
AXI_IF.RREADY[0] <= ARVALID.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RVALID[0] => mem_ready.IN0
AXI_IF.RRESP[0] => ~NO_FANOUT~
AXI_IF.RRESP[1] => ~NO_FANOUT~
AXI_IF.RDATA[0] => mem_rdata[0].DATAIN
AXI_IF.RDATA[1] => mem_rdata[1].DATAIN
AXI_IF.RDATA[2] => mem_rdata[2].DATAIN
AXI_IF.RDATA[3] => mem_rdata[3].DATAIN
AXI_IF.RDATA[4] => mem_rdata[4].DATAIN
AXI_IF.RDATA[5] => mem_rdata[5].DATAIN
AXI_IF.RDATA[6] => mem_rdata[6].DATAIN
AXI_IF.RDATA[7] => mem_rdata[7].DATAIN
AXI_IF.RDATA[8] => mem_rdata[8].DATAIN
AXI_IF.RDATA[9] => mem_rdata[9].DATAIN
AXI_IF.RDATA[10] => mem_rdata[10].DATAIN
AXI_IF.RDATA[11] => mem_rdata[11].DATAIN
AXI_IF.RDATA[12] => mem_rdata[12].DATAIN
AXI_IF.RDATA[13] => mem_rdata[13].DATAIN
AXI_IF.RDATA[14] => mem_rdata[14].DATAIN
AXI_IF.RDATA[15] => mem_rdata[15].DATAIN
AXI_IF.RDATA[16] => mem_rdata[16].DATAIN
AXI_IF.RDATA[17] => mem_rdata[17].DATAIN
AXI_IF.RDATA[18] => mem_rdata[18].DATAIN
AXI_IF.RDATA[19] => mem_rdata[19].DATAIN
AXI_IF.RDATA[20] => mem_rdata[20].DATAIN
AXI_IF.RDATA[21] => mem_rdata[21].DATAIN
AXI_IF.RDATA[22] => mem_rdata[22].DATAIN
AXI_IF.RDATA[23] => mem_rdata[23].DATAIN
AXI_IF.RDATA[24] => mem_rdata[24].DATAIN
AXI_IF.RDATA[25] => mem_rdata[25].DATAIN
AXI_IF.RDATA[26] => mem_rdata[26].DATAIN
AXI_IF.RDATA[27] => mem_rdata[27].DATAIN
AXI_IF.RDATA[28] => mem_rdata[28].DATAIN
AXI_IF.RDATA[29] => mem_rdata[29].DATAIN
AXI_IF.RDATA[30] => mem_rdata[30].DATAIN
AXI_IF.RDATA[31] => mem_rdata[31].DATAIN
AXI_IF.ARID[0] <= <GND>
AXI_IF.ARSIZE[0] <= <GND>
AXI_IF.ARSIZE[1] <= <VCC>
AXI_IF.ARSIZE[2] <= <GND>
AXI_IF.ARREADY[0] => always0.IN1
AXI_IF.ARVALID[0] <= ARVALID.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARPROT[0] <= <GND>
AXI_IF.ARPROT[1] <= <GND>
AXI_IF.ARPROT[2] <= mem_instr.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[0] <= mem_addr[0].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[1] <= mem_addr[1].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[2] <= mem_addr[2].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[3] <= mem_addr[3].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[4] <= mem_addr[4].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[5] <= mem_addr[5].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[6] <= mem_addr[6].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[7] <= mem_addr[7].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[8] <= mem_addr[8].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[9] <= mem_addr[9].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[10] <= mem_addr[10].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[11] <= mem_addr[11].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[12] <= mem_addr[12].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[13] <= mem_addr[13].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[14] <= mem_addr[14].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[15] <= mem_addr[15].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[16] <= mem_addr[16].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[17] <= mem_addr[17].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[18] <= mem_addr[18].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[19] <= mem_addr[19].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[20] <= mem_addr[20].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[21] <= mem_addr[21].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[22] <= mem_addr[22].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[23] <= mem_addr[23].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[24] <= mem_addr[24].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[25] <= mem_addr[25].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[26] <= mem_addr[26].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[27] <= mem_addr[27].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[28] <= mem_addr[28].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[29] <= mem_addr[29].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[30] <= mem_addr[30].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARADDR[31] <= mem_addr[31].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.BID[0] => ~NO_FANOUT~
AXI_IF.BREADY[0] <= AWVALID.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.BVALID[0] => mem_ready.IN1
AXI_IF.BRESP[0] => ~NO_FANOUT~
AXI_IF.BRESP[1] => ~NO_FANOUT~
AXI_IF.WREADY[0] => always0.IN1
AXI_IF.WVALID[0] <= WVALID.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WSTRB[0] <= mem_wstrb[0].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WSTRB[1] <= mem_wstrb[1].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WSTRB[2] <= mem_wstrb[2].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WSTRB[3] <= mem_wstrb[3].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[0] <= mem_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[1] <= mem_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[2] <= mem_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[3] <= mem_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[4] <= mem_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[5] <= mem_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[6] <= mem_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[7] <= mem_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[8] <= mem_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[9] <= mem_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[10] <= mem_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[11] <= mem_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[12] <= mem_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[13] <= mem_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[14] <= mem_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[15] <= mem_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[16] <= mem_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[17] <= mem_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[18] <= mem_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[19] <= mem_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[20] <= mem_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[21] <= mem_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[22] <= mem_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[23] <= mem_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[24] <= mem_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[25] <= mem_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[26] <= mem_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[27] <= mem_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[28] <= mem_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[29] <= mem_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[30] <= mem_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WDATA[31] <= mem_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWID[0] <= <GND>
AXI_IF.AWSIZE[0] <= <GND>
AXI_IF.AWSIZE[1] <= <VCC>
AXI_IF.AWSIZE[2] <= <GND>
AXI_IF.AWREADY[0] => always0.IN1
AXI_IF.AWVALID[0] <= AWVALID.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWPROT[0] <= <GND>
AXI_IF.AWPROT[1] <= <GND>
AXI_IF.AWPROT[2] <= <GND>
AXI_IF.AWADDR[0] <= mem_addr[0].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[1] <= mem_addr[1].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[2] <= mem_addr[2].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[3] <= mem_addr[3].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[4] <= mem_addr[4].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[5] <= mem_addr[5].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[6] <= mem_addr[6].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[7] <= mem_addr[7].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[8] <= mem_addr[8].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[9] <= mem_addr[9].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[10] <= mem_addr[10].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[11] <= mem_addr[11].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[12] <= mem_addr[12].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[13] <= mem_addr[13].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[14] <= mem_addr[14].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[15] <= mem_addr[15].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[16] <= mem_addr[16].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[17] <= mem_addr[17].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[18] <= mem_addr[18].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[19] <= mem_addr[19].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[20] <= mem_addr[20].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[21] <= mem_addr[21].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[22] <= mem_addr[22].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[23] <= mem_addr[23].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[24] <= mem_addr[24].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[25] <= mem_addr[25].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[26] <= mem_addr[26].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[27] <= mem_addr[27].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[28] <= mem_addr[28].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[29] <= mem_addr[29].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[30] <= mem_addr[30].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWADDR[31] <= mem_addr[31].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARESETn[0] <= resetn.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ACLK[0] <= clk.DB_MAX_OUTPUT_PORT_TYPE
mem_valid => AWVALID.IN1
mem_valid => ARVALID.IN1
mem_valid => xfer_done.IN1
mem_valid => always0.IN1
mem_instr => AXI_IF.ARPROT[2].DATAIN
mem_ready <= mem_ready.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] => AXI_IF.ARADDR[0].DATAIN
mem_addr[0] => AXI_IF.AWADDR[0].DATAIN
mem_addr[1] => AXI_IF.ARADDR[1].DATAIN
mem_addr[1] => AXI_IF.AWADDR[1].DATAIN
mem_addr[2] => AXI_IF.ARADDR[2].DATAIN
mem_addr[2] => AXI_IF.AWADDR[2].DATAIN
mem_addr[3] => AXI_IF.ARADDR[3].DATAIN
mem_addr[3] => AXI_IF.AWADDR[3].DATAIN
mem_addr[4] => AXI_IF.ARADDR[4].DATAIN
mem_addr[4] => AXI_IF.AWADDR[4].DATAIN
mem_addr[5] => AXI_IF.ARADDR[5].DATAIN
mem_addr[5] => AXI_IF.AWADDR[5].DATAIN
mem_addr[6] => AXI_IF.ARADDR[6].DATAIN
mem_addr[6] => AXI_IF.AWADDR[6].DATAIN
mem_addr[7] => AXI_IF.ARADDR[7].DATAIN
mem_addr[7] => AXI_IF.AWADDR[7].DATAIN
mem_addr[8] => AXI_IF.ARADDR[8].DATAIN
mem_addr[8] => AXI_IF.AWADDR[8].DATAIN
mem_addr[9] => AXI_IF.ARADDR[9].DATAIN
mem_addr[9] => AXI_IF.AWADDR[9].DATAIN
mem_addr[10] => AXI_IF.ARADDR[10].DATAIN
mem_addr[10] => AXI_IF.AWADDR[10].DATAIN
mem_addr[11] => AXI_IF.ARADDR[11].DATAIN
mem_addr[11] => AXI_IF.AWADDR[11].DATAIN
mem_addr[12] => AXI_IF.ARADDR[12].DATAIN
mem_addr[12] => AXI_IF.AWADDR[12].DATAIN
mem_addr[13] => AXI_IF.ARADDR[13].DATAIN
mem_addr[13] => AXI_IF.AWADDR[13].DATAIN
mem_addr[14] => AXI_IF.ARADDR[14].DATAIN
mem_addr[14] => AXI_IF.AWADDR[14].DATAIN
mem_addr[15] => AXI_IF.ARADDR[15].DATAIN
mem_addr[15] => AXI_IF.AWADDR[15].DATAIN
mem_addr[16] => AXI_IF.ARADDR[16].DATAIN
mem_addr[16] => AXI_IF.AWADDR[16].DATAIN
mem_addr[17] => AXI_IF.ARADDR[17].DATAIN
mem_addr[17] => AXI_IF.AWADDR[17].DATAIN
mem_addr[18] => AXI_IF.ARADDR[18].DATAIN
mem_addr[18] => AXI_IF.AWADDR[18].DATAIN
mem_addr[19] => AXI_IF.ARADDR[19].DATAIN
mem_addr[19] => AXI_IF.AWADDR[19].DATAIN
mem_addr[20] => AXI_IF.ARADDR[20].DATAIN
mem_addr[20] => AXI_IF.AWADDR[20].DATAIN
mem_addr[21] => AXI_IF.ARADDR[21].DATAIN
mem_addr[21] => AXI_IF.AWADDR[21].DATAIN
mem_addr[22] => AXI_IF.ARADDR[22].DATAIN
mem_addr[22] => AXI_IF.AWADDR[22].DATAIN
mem_addr[23] => AXI_IF.ARADDR[23].DATAIN
mem_addr[23] => AXI_IF.AWADDR[23].DATAIN
mem_addr[24] => AXI_IF.ARADDR[24].DATAIN
mem_addr[24] => AXI_IF.AWADDR[24].DATAIN
mem_addr[25] => AXI_IF.ARADDR[25].DATAIN
mem_addr[25] => AXI_IF.AWADDR[25].DATAIN
mem_addr[26] => AXI_IF.ARADDR[26].DATAIN
mem_addr[26] => AXI_IF.AWADDR[26].DATAIN
mem_addr[27] => AXI_IF.ARADDR[27].DATAIN
mem_addr[27] => AXI_IF.AWADDR[27].DATAIN
mem_addr[28] => AXI_IF.ARADDR[28].DATAIN
mem_addr[28] => AXI_IF.AWADDR[28].DATAIN
mem_addr[29] => AXI_IF.ARADDR[29].DATAIN
mem_addr[29] => AXI_IF.AWADDR[29].DATAIN
mem_addr[30] => AXI_IF.ARADDR[30].DATAIN
mem_addr[30] => AXI_IF.AWADDR[30].DATAIN
mem_addr[31] => AXI_IF.ARADDR[31].DATAIN
mem_addr[31] => AXI_IF.AWADDR[31].DATAIN
mem_wdata[0] => AXI_IF.WDATA[0].DATAIN
mem_wdata[1] => AXI_IF.WDATA[1].DATAIN
mem_wdata[2] => AXI_IF.WDATA[2].DATAIN
mem_wdata[3] => AXI_IF.WDATA[3].DATAIN
mem_wdata[4] => AXI_IF.WDATA[4].DATAIN
mem_wdata[5] => AXI_IF.WDATA[5].DATAIN
mem_wdata[6] => AXI_IF.WDATA[6].DATAIN
mem_wdata[7] => AXI_IF.WDATA[7].DATAIN
mem_wdata[8] => AXI_IF.WDATA[8].DATAIN
mem_wdata[9] => AXI_IF.WDATA[9].DATAIN
mem_wdata[10] => AXI_IF.WDATA[10].DATAIN
mem_wdata[11] => AXI_IF.WDATA[11].DATAIN
mem_wdata[12] => AXI_IF.WDATA[12].DATAIN
mem_wdata[13] => AXI_IF.WDATA[13].DATAIN
mem_wdata[14] => AXI_IF.WDATA[14].DATAIN
mem_wdata[15] => AXI_IF.WDATA[15].DATAIN
mem_wdata[16] => AXI_IF.WDATA[16].DATAIN
mem_wdata[17] => AXI_IF.WDATA[17].DATAIN
mem_wdata[18] => AXI_IF.WDATA[18].DATAIN
mem_wdata[19] => AXI_IF.WDATA[19].DATAIN
mem_wdata[20] => AXI_IF.WDATA[20].DATAIN
mem_wdata[21] => AXI_IF.WDATA[21].DATAIN
mem_wdata[22] => AXI_IF.WDATA[22].DATAIN
mem_wdata[23] => AXI_IF.WDATA[23].DATAIN
mem_wdata[24] => AXI_IF.WDATA[24].DATAIN
mem_wdata[25] => AXI_IF.WDATA[25].DATAIN
mem_wdata[26] => AXI_IF.WDATA[26].DATAIN
mem_wdata[27] => AXI_IF.WDATA[27].DATAIN
mem_wdata[28] => AXI_IF.WDATA[28].DATAIN
mem_wdata[29] => AXI_IF.WDATA[29].DATAIN
mem_wdata[30] => AXI_IF.WDATA[30].DATAIN
mem_wdata[31] => AXI_IF.WDATA[31].DATAIN
mem_wstrb[0] => WideOr0.IN0
mem_wstrb[0] => WideNor0.IN0
mem_wstrb[0] => AXI_IF.WSTRB[0].DATAIN
mem_wstrb[1] => WideOr0.IN1
mem_wstrb[1] => WideNor0.IN1
mem_wstrb[1] => AXI_IF.WSTRB[1].DATAIN
mem_wstrb[2] => WideOr0.IN2
mem_wstrb[2] => WideNor0.IN2
mem_wstrb[2] => AXI_IF.WSTRB[2].DATAIN
mem_wstrb[3] => WideOr0.IN3
mem_wstrb[3] => WideNor0.IN3
mem_wstrb[3] => AXI_IF.WSTRB[3].DATAIN
mem_rdata[0] <= AXI_IF.RDATA[0].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[1] <= AXI_IF.RDATA[1].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[2] <= AXI_IF.RDATA[2].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[3] <= AXI_IF.RDATA[3].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[4] <= AXI_IF.RDATA[4].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[5] <= AXI_IF.RDATA[5].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[6] <= AXI_IF.RDATA[6].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[7] <= AXI_IF.RDATA[7].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[8] <= AXI_IF.RDATA[8].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[9] <= AXI_IF.RDATA[9].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[10] <= AXI_IF.RDATA[10].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[11] <= AXI_IF.RDATA[11].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[12] <= AXI_IF.RDATA[12].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[13] <= AXI_IF.RDATA[13].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[14] <= AXI_IF.RDATA[14].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[15] <= AXI_IF.RDATA[15].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[16] <= AXI_IF.RDATA[16].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[17] <= AXI_IF.RDATA[17].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[18] <= AXI_IF.RDATA[18].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[19] <= AXI_IF.RDATA[19].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[20] <= AXI_IF.RDATA[20].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[21] <= AXI_IF.RDATA[21].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[22] <= AXI_IF.RDATA[22].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[23] <= AXI_IF.RDATA[23].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[24] <= AXI_IF.RDATA[24].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[25] <= AXI_IF.RDATA[25].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[26] <= AXI_IF.RDATA[26].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[27] <= AXI_IF.RDATA[27].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[28] <= AXI_IF.RDATA[28].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[29] <= AXI_IF.RDATA[29].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[30] <= AXI_IF.RDATA[30].DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[31] <= AXI_IF.RDATA[31].DB_MAX_OUTPUT_PORT_TYPE


|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core
clk => cpuregs.we_a.CLK
clk => cpuregs.waddr_a[4].CLK
clk => cpuregs.waddr_a[3].CLK
clk => cpuregs.waddr_a[2].CLK
clk => cpuregs.waddr_a[1].CLK
clk => cpuregs.waddr_a[0].CLK
clk => cpuregs.data_a[31].CLK
clk => cpuregs.data_a[30].CLK
clk => cpuregs.data_a[29].CLK
clk => cpuregs.data_a[28].CLK
clk => cpuregs.data_a[27].CLK
clk => cpuregs.data_a[26].CLK
clk => cpuregs.data_a[25].CLK
clk => cpuregs.data_a[24].CLK
clk => cpuregs.data_a[23].CLK
clk => cpuregs.data_a[22].CLK
clk => cpuregs.data_a[21].CLK
clk => cpuregs.data_a[20].CLK
clk => cpuregs.data_a[19].CLK
clk => cpuregs.data_a[18].CLK
clk => cpuregs.data_a[17].CLK
clk => cpuregs.data_a[16].CLK
clk => cpuregs.data_a[15].CLK
clk => cpuregs.data_a[14].CLK
clk => cpuregs.data_a[13].CLK
clk => cpuregs.data_a[12].CLK
clk => cpuregs.data_a[11].CLK
clk => cpuregs.data_a[10].CLK
clk => cpuregs.data_a[9].CLK
clk => cpuregs.data_a[8].CLK
clk => cpuregs.data_a[7].CLK
clk => cpuregs.data_a[6].CLK
clk => cpuregs.data_a[5].CLK
clk => cpuregs.data_a[4].CLK
clk => cpuregs.data_a[3].CLK
clk => cpuregs.data_a[2].CLK
clk => cpuregs.data_a[1].CLK
clk => cpuregs.data_a[0].CLK
clk => mem_do_wdata.CLK
clk => mem_do_rdata.CLK
clk => reg_op2[0].CLK
clk => reg_op2[1].CLK
clk => reg_op2[2].CLK
clk => reg_op2[3].CLK
clk => reg_op2[4].CLK
clk => reg_op2[5].CLK
clk => reg_op2[6].CLK
clk => reg_op2[7].CLK
clk => reg_op2[8].CLK
clk => reg_op2[9].CLK
clk => reg_op2[10].CLK
clk => reg_op2[11].CLK
clk => reg_op2[12].CLK
clk => reg_op2[13].CLK
clk => reg_op2[14].CLK
clk => reg_op2[15].CLK
clk => reg_op2[16].CLK
clk => reg_op2[17].CLK
clk => reg_op2[18].CLK
clk => reg_op2[19].CLK
clk => reg_op2[20].CLK
clk => reg_op2[21].CLK
clk => reg_op2[22].CLK
clk => reg_op2[23].CLK
clk => reg_op2[24].CLK
clk => reg_op2[25].CLK
clk => reg_op2[26].CLK
clk => reg_op2[27].CLK
clk => reg_op2[28].CLK
clk => reg_op2[29].CLK
clk => reg_op2[30].CLK
clk => reg_op2[31].CLK
clk => reg_op1[0].CLK
clk => reg_op1[1].CLK
clk => reg_op1[2].CLK
clk => reg_op1[3].CLK
clk => reg_op1[4].CLK
clk => reg_op1[5].CLK
clk => reg_op1[6].CLK
clk => reg_op1[7].CLK
clk => reg_op1[8].CLK
clk => reg_op1[9].CLK
clk => reg_op1[10].CLK
clk => reg_op1[11].CLK
clk => reg_op1[12].CLK
clk => reg_op1[13].CLK
clk => reg_op1[14].CLK
clk => reg_op1[15].CLK
clk => reg_op1[16].CLK
clk => reg_op1[17].CLK
clk => reg_op1[18].CLK
clk => reg_op1[19].CLK
clk => reg_op1[20].CLK
clk => reg_op1[21].CLK
clk => reg_op1[22].CLK
clk => reg_op1[23].CLK
clk => reg_op1[24].CLK
clk => reg_op1[25].CLK
clk => reg_op1[26].CLK
clk => reg_op1[27].CLK
clk => reg_op1[28].CLK
clk => reg_op1[29].CLK
clk => reg_op1[30].CLK
clk => reg_op1[31].CLK
clk => mem_do_prefetch.CLK
clk => latched_compr.CLK
clk => mem_do_rinst.CLK
clk => latched_rd[0].CLK
clk => latched_rd[1].CLK
clk => latched_rd[2].CLK
clk => latched_rd[3].CLK
clk => latched_rd[4].CLK
clk => eoi[0]~reg0.CLK
clk => eoi[1]~reg0.CLK
clk => eoi[2]~reg0.CLK
clk => eoi[3]~reg0.CLK
clk => eoi[4]~reg0.CLK
clk => eoi[5]~reg0.CLK
clk => eoi[6]~reg0.CLK
clk => eoi[7]~reg0.CLK
clk => eoi[8]~reg0.CLK
clk => eoi[9]~reg0.CLK
clk => eoi[10]~reg0.CLK
clk => eoi[11]~reg0.CLK
clk => eoi[12]~reg0.CLK
clk => eoi[13]~reg0.CLK
clk => eoi[14]~reg0.CLK
clk => eoi[15]~reg0.CLK
clk => eoi[16]~reg0.CLK
clk => eoi[17]~reg0.CLK
clk => eoi[18]~reg0.CLK
clk => eoi[19]~reg0.CLK
clk => eoi[20]~reg0.CLK
clk => eoi[21]~reg0.CLK
clk => eoi[22]~reg0.CLK
clk => eoi[23]~reg0.CLK
clk => eoi[24]~reg0.CLK
clk => eoi[25]~reg0.CLK
clk => eoi[26]~reg0.CLK
clk => eoi[27]~reg0.CLK
clk => eoi[28]~reg0.CLK
clk => eoi[29]~reg0.CLK
clk => eoi[30]~reg0.CLK
clk => eoi[31]~reg0.CLK
clk => pcpi_valid~reg0.CLK
clk => latched_is_lb.CLK
clk => latched_is_lh.CLK
clk => latched_is_lu.CLK
clk => latched_branch.CLK
clk => latched_stalu.CLK
clk => latched_store.CLK
clk => count_instr[0].CLK
clk => count_instr[1].CLK
clk => count_instr[2].CLK
clk => count_instr[3].CLK
clk => count_instr[4].CLK
clk => count_instr[5].CLK
clk => count_instr[6].CLK
clk => count_instr[7].CLK
clk => count_instr[8].CLK
clk => count_instr[9].CLK
clk => count_instr[10].CLK
clk => count_instr[11].CLK
clk => count_instr[12].CLK
clk => count_instr[13].CLK
clk => count_instr[14].CLK
clk => count_instr[15].CLK
clk => count_instr[16].CLK
clk => count_instr[17].CLK
clk => count_instr[18].CLK
clk => count_instr[19].CLK
clk => count_instr[20].CLK
clk => count_instr[21].CLK
clk => count_instr[22].CLK
clk => count_instr[23].CLK
clk => count_instr[24].CLK
clk => count_instr[25].CLK
clk => count_instr[26].CLK
clk => count_instr[27].CLK
clk => count_instr[28].CLK
clk => count_instr[29].CLK
clk => count_instr[30].CLK
clk => count_instr[31].CLK
clk => count_instr[32].CLK
clk => count_instr[33].CLK
clk => count_instr[34].CLK
clk => count_instr[35].CLK
clk => count_instr[36].CLK
clk => count_instr[37].CLK
clk => count_instr[38].CLK
clk => count_instr[39].CLK
clk => count_instr[40].CLK
clk => count_instr[41].CLK
clk => count_instr[42].CLK
clk => count_instr[43].CLK
clk => count_instr[44].CLK
clk => count_instr[45].CLK
clk => count_instr[46].CLK
clk => count_instr[47].CLK
clk => count_instr[48].CLK
clk => count_instr[49].CLK
clk => count_instr[50].CLK
clk => count_instr[51].CLK
clk => count_instr[52].CLK
clk => count_instr[53].CLK
clk => count_instr[54].CLK
clk => count_instr[55].CLK
clk => count_instr[56].CLK
clk => count_instr[57].CLK
clk => count_instr[58].CLK
clk => count_instr[59].CLK
clk => count_instr[60].CLK
clk => count_instr[61].CLK
clk => count_instr[62].CLK
clk => count_instr[63].CLK
clk => reg_next_pc[0].CLK
clk => reg_next_pc[1].CLK
clk => reg_next_pc[2].CLK
clk => reg_next_pc[3].CLK
clk => reg_next_pc[4].CLK
clk => reg_next_pc[5].CLK
clk => reg_next_pc[6].CLK
clk => reg_next_pc[7].CLK
clk => reg_next_pc[8].CLK
clk => reg_next_pc[9].CLK
clk => reg_next_pc[10].CLK
clk => reg_next_pc[11].CLK
clk => reg_next_pc[12].CLK
clk => reg_next_pc[13].CLK
clk => reg_next_pc[14].CLK
clk => reg_next_pc[15].CLK
clk => reg_next_pc[16].CLK
clk => reg_next_pc[17].CLK
clk => reg_next_pc[18].CLK
clk => reg_next_pc[19].CLK
clk => reg_next_pc[20].CLK
clk => reg_next_pc[21].CLK
clk => reg_next_pc[22].CLK
clk => reg_next_pc[23].CLK
clk => reg_next_pc[24].CLK
clk => reg_next_pc[25].CLK
clk => reg_next_pc[26].CLK
clk => reg_next_pc[27].CLK
clk => reg_next_pc[28].CLK
clk => reg_next_pc[29].CLK
clk => reg_next_pc[30].CLK
clk => reg_next_pc[31].CLK
clk => reg_pc[0].CLK
clk => reg_pc[1].CLK
clk => reg_pc[2].CLK
clk => reg_pc[3].CLK
clk => reg_pc[4].CLK
clk => reg_pc[5].CLK
clk => reg_pc[6].CLK
clk => reg_pc[7].CLK
clk => reg_pc[8].CLK
clk => reg_pc[9].CLK
clk => reg_pc[10].CLK
clk => reg_pc[11].CLK
clk => reg_pc[12].CLK
clk => reg_pc[13].CLK
clk => reg_pc[14].CLK
clk => reg_pc[15].CLK
clk => reg_pc[16].CLK
clk => reg_pc[17].CLK
clk => reg_pc[18].CLK
clk => reg_pc[19].CLK
clk => reg_pc[20].CLK
clk => reg_pc[21].CLK
clk => reg_pc[22].CLK
clk => reg_pc[23].CLK
clk => reg_pc[24].CLK
clk => reg_pc[25].CLK
clk => reg_pc[26].CLK
clk => reg_pc[27].CLK
clk => reg_pc[28].CLK
clk => reg_pc[29].CLK
clk => reg_pc[30].CLK
clk => reg_pc[31].CLK
clk => trace_data[0]~reg0.CLK
clk => trace_data[1]~reg0.CLK
clk => trace_data[2]~reg0.CLK
clk => trace_data[3]~reg0.CLK
clk => trace_data[4]~reg0.CLK
clk => trace_data[5]~reg0.CLK
clk => trace_data[6]~reg0.CLK
clk => trace_data[7]~reg0.CLK
clk => trace_data[8]~reg0.CLK
clk => trace_data[9]~reg0.CLK
clk => trace_data[10]~reg0.CLK
clk => trace_data[11]~reg0.CLK
clk => trace_data[12]~reg0.CLK
clk => trace_data[13]~reg0.CLK
clk => trace_data[14]~reg0.CLK
clk => trace_data[15]~reg0.CLK
clk => trace_data[16]~reg0.CLK
clk => trace_data[17]~reg0.CLK
clk => trace_data[18]~reg0.CLK
clk => trace_data[19]~reg0.CLK
clk => trace_data[20]~reg0.CLK
clk => trace_data[21]~reg0.CLK
clk => trace_data[22]~reg0.CLK
clk => trace_data[23]~reg0.CLK
clk => trace_data[24]~reg0.CLK
clk => trace_data[25]~reg0.CLK
clk => trace_data[26]~reg0.CLK
clk => trace_data[27]~reg0.CLK
clk => trace_data[28]~reg0.CLK
clk => trace_data[29]~reg0.CLK
clk => trace_data[30]~reg0.CLK
clk => trace_data[31]~reg0.CLK
clk => trace_data[32]~reg0.CLK
clk => trace_data[33]~reg0.CLK
clk => trace_data[34]~reg0.CLK
clk => trace_data[35]~reg0.CLK
clk => trace_valid~reg0.CLK
clk => do_waitirq.CLK
clk => decoder_pseudo_trigger.CLK
clk => decoder_trigger.CLK
clk => count_cycle[0].CLK
clk => count_cycle[1].CLK
clk => count_cycle[2].CLK
clk => count_cycle[3].CLK
clk => count_cycle[4].CLK
clk => count_cycle[5].CLK
clk => count_cycle[6].CLK
clk => count_cycle[7].CLK
clk => count_cycle[8].CLK
clk => count_cycle[9].CLK
clk => count_cycle[10].CLK
clk => count_cycle[11].CLK
clk => count_cycle[12].CLK
clk => count_cycle[13].CLK
clk => count_cycle[14].CLK
clk => count_cycle[15].CLK
clk => count_cycle[16].CLK
clk => count_cycle[17].CLK
clk => count_cycle[18].CLK
clk => count_cycle[19].CLK
clk => count_cycle[20].CLK
clk => count_cycle[21].CLK
clk => count_cycle[22].CLK
clk => count_cycle[23].CLK
clk => count_cycle[24].CLK
clk => count_cycle[25].CLK
clk => count_cycle[26].CLK
clk => count_cycle[27].CLK
clk => count_cycle[28].CLK
clk => count_cycle[29].CLK
clk => count_cycle[30].CLK
clk => count_cycle[31].CLK
clk => count_cycle[32].CLK
clk => count_cycle[33].CLK
clk => count_cycle[34].CLK
clk => count_cycle[35].CLK
clk => count_cycle[36].CLK
clk => count_cycle[37].CLK
clk => count_cycle[38].CLK
clk => count_cycle[39].CLK
clk => count_cycle[40].CLK
clk => count_cycle[41].CLK
clk => count_cycle[42].CLK
clk => count_cycle[43].CLK
clk => count_cycle[44].CLK
clk => count_cycle[45].CLK
clk => count_cycle[46].CLK
clk => count_cycle[47].CLK
clk => count_cycle[48].CLK
clk => count_cycle[49].CLK
clk => count_cycle[50].CLK
clk => count_cycle[51].CLK
clk => count_cycle[52].CLK
clk => count_cycle[53].CLK
clk => count_cycle[54].CLK
clk => count_cycle[55].CLK
clk => count_cycle[56].CLK
clk => count_cycle[57].CLK
clk => count_cycle[58].CLK
clk => count_cycle[59].CLK
clk => count_cycle[60].CLK
clk => count_cycle[61].CLK
clk => count_cycle[62].CLK
clk => count_cycle[63].CLK
clk => alu_out_q[0].CLK
clk => alu_out_q[1].CLK
clk => alu_out_q[2].CLK
clk => alu_out_q[3].CLK
clk => alu_out_q[4].CLK
clk => alu_out_q[5].CLK
clk => alu_out_q[6].CLK
clk => alu_out_q[7].CLK
clk => alu_out_q[8].CLK
clk => alu_out_q[9].CLK
clk => alu_out_q[10].CLK
clk => alu_out_q[11].CLK
clk => alu_out_q[12].CLK
clk => alu_out_q[13].CLK
clk => alu_out_q[14].CLK
clk => alu_out_q[15].CLK
clk => alu_out_q[16].CLK
clk => alu_out_q[17].CLK
clk => alu_out_q[18].CLK
clk => alu_out_q[19].CLK
clk => alu_out_q[20].CLK
clk => alu_out_q[21].CLK
clk => alu_out_q[22].CLK
clk => alu_out_q[23].CLK
clk => alu_out_q[24].CLK
clk => alu_out_q[25].CLK
clk => alu_out_q[26].CLK
clk => alu_out_q[27].CLK
clk => alu_out_q[28].CLK
clk => alu_out_q[29].CLK
clk => alu_out_q[30].CLK
clk => alu_out_q[31].CLK
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk => reg_sh[0].CLK
clk => reg_sh[1].CLK
clk => reg_sh[2].CLK
clk => reg_sh[3].CLK
clk => reg_sh[4].CLK
clk => trap~reg0.CLK
clk => decoded_imm[0].CLK
clk => decoded_imm[1].CLK
clk => decoded_imm[2].CLK
clk => decoded_imm[3].CLK
clk => decoded_imm[4].CLK
clk => decoded_imm[5].CLK
clk => decoded_imm[6].CLK
clk => decoded_imm[7].CLK
clk => decoded_imm[8].CLK
clk => decoded_imm[9].CLK
clk => decoded_imm[10].CLK
clk => decoded_imm[11].CLK
clk => decoded_imm[12].CLK
clk => decoded_imm[13].CLK
clk => decoded_imm[14].CLK
clk => decoded_imm[15].CLK
clk => decoded_imm[16].CLK
clk => decoded_imm[17].CLK
clk => decoded_imm[18].CLK
clk => decoded_imm[19].CLK
clk => decoded_imm[20].CLK
clk => decoded_imm[21].CLK
clk => decoded_imm[22].CLK
clk => decoded_imm[23].CLK
clk => decoded_imm[24].CLK
clk => decoded_imm[25].CLK
clk => decoded_imm[26].CLK
clk => decoded_imm[27].CLK
clk => decoded_imm[28].CLK
clk => decoded_imm[29].CLK
clk => decoded_imm[30].CLK
clk => decoded_imm[31].CLK
clk => is_sll_srl_sra.CLK
clk => is_jalr_addi_slti_sltiu_xori_ori_andi.CLK
clk => is_slli_srli_srai.CLK
clk => instr_timer.CLK
clk => instr_maskirq.CLK
clk => instr_setq.CLK
clk => instr_getq.CLK
clk => instr_rdinstrh.CLK
clk => instr_rdinstr.CLK
clk => instr_rdcycleh.CLK
clk => instr_rdcycle.CLK
clk => instr_and.CLK
clk => instr_or.CLK
clk => instr_sra.CLK
clk => instr_srl.CLK
clk => instr_xor.CLK
clk => instr_sltu.CLK
clk => instr_slt.CLK
clk => instr_sll.CLK
clk => instr_sub.CLK
clk => instr_add.CLK
clk => instr_srai.CLK
clk => instr_srli.CLK
clk => instr_slli.CLK
clk => instr_andi.CLK
clk => instr_ori.CLK
clk => instr_xori.CLK
clk => instr_sltiu.CLK
clk => instr_slti.CLK
clk => instr_addi.CLK
clk => instr_sw.CLK
clk => instr_sh.CLK
clk => instr_sb.CLK
clk => instr_lhu.CLK
clk => instr_lbu.CLK
clk => instr_lw.CLK
clk => instr_lh.CLK
clk => instr_lb.CLK
clk => instr_bgeu.CLK
clk => instr_bltu.CLK
clk => instr_bge.CLK
clk => instr_blt.CLK
clk => instr_bne.CLK
clk => instr_beq.CLK
clk => compressed_instr.CLK
clk => decoded_rs2[0].CLK
clk => decoded_rs2[1].CLK
clk => decoded_rs2[2].CLK
clk => decoded_rs2[3].CLK
clk => decoded_rs2[4].CLK
clk => decoded_rs1[0].CLK
clk => decoded_rs1[1].CLK
clk => decoded_rs1[2].CLK
clk => decoded_rs1[3].CLK
clk => decoded_rs1[4].CLK
clk => decoded_rd[0].CLK
clk => decoded_rd[1].CLK
clk => decoded_rd[2].CLK
clk => decoded_rd[3].CLK
clk => decoded_rd[4].CLK
clk => decoded_imm_j[0].CLK
clk => decoded_imm_j[1].CLK
clk => decoded_imm_j[2].CLK
clk => decoded_imm_j[3].CLK
clk => decoded_imm_j[4].CLK
clk => decoded_imm_j[5].CLK
clk => decoded_imm_j[6].CLK
clk => decoded_imm_j[7].CLK
clk => decoded_imm_j[8].CLK
clk => decoded_imm_j[9].CLK
clk => decoded_imm_j[10].CLK
clk => decoded_imm_j[11].CLK
clk => decoded_imm_j[12].CLK
clk => decoded_imm_j[13].CLK
clk => decoded_imm_j[14].CLK
clk => decoded_imm_j[15].CLK
clk => decoded_imm_j[16].CLK
clk => decoded_imm_j[17].CLK
clk => decoded_imm_j[18].CLK
clk => decoded_imm_j[19].CLK
clk => decoded_imm_j[20].CLK
clk => decoded_imm_j[21].CLK
clk => decoded_imm_j[22].CLK
clk => decoded_imm_j[23].CLK
clk => decoded_imm_j[24].CLK
clk => decoded_imm_j[25].CLK
clk => decoded_imm_j[26].CLK
clk => decoded_imm_j[27].CLK
clk => decoded_imm_j[28].CLK
clk => decoded_imm_j[29].CLK
clk => decoded_imm_j[30].CLK
clk => decoded_imm_j[31].CLK
clk => is_alu_reg_reg.CLK
clk => is_alu_reg_imm.CLK
clk => is_sb_sh_sw.CLK
clk => is_lb_lh_lw_lbu_lhu.CLK
clk => is_beq_bne_blt_bge_bltu_bgeu.CLK
clk => instr_waitirq.CLK
clk => instr_retirq.CLK
clk => instr_jalr.CLK
clk => instr_jal.CLK
clk => instr_auipc.CLK
clk => instr_lui.CLK
clk => is_compare.CLK
clk => is_lbu_lhu_lw.CLK
clk => is_sltiu_bltu_sltu.CLK
clk => is_slti_blt_slt.CLK
clk => is_lui_auipc_jal_jalr_addi_add_sub.CLK
clk => is_lui_auipc_jal.CLK
clk => mem_instr~reg0.CLK
clk => mem_wdata[0]~reg0.CLK
clk => mem_wdata[1]~reg0.CLK
clk => mem_wdata[2]~reg0.CLK
clk => mem_wdata[3]~reg0.CLK
clk => mem_wdata[4]~reg0.CLK
clk => mem_wdata[5]~reg0.CLK
clk => mem_wdata[6]~reg0.CLK
clk => mem_wdata[7]~reg0.CLK
clk => mem_wdata[8]~reg0.CLK
clk => mem_wdata[9]~reg0.CLK
clk => mem_wdata[10]~reg0.CLK
clk => mem_wdata[11]~reg0.CLK
clk => mem_wdata[12]~reg0.CLK
clk => mem_wdata[13]~reg0.CLK
clk => mem_wdata[14]~reg0.CLK
clk => mem_wdata[15]~reg0.CLK
clk => mem_wdata[16]~reg0.CLK
clk => mem_wdata[17]~reg0.CLK
clk => mem_wdata[18]~reg0.CLK
clk => mem_wdata[19]~reg0.CLK
clk => mem_wdata[20]~reg0.CLK
clk => mem_wdata[21]~reg0.CLK
clk => mem_wdata[22]~reg0.CLK
clk => mem_wdata[23]~reg0.CLK
clk => mem_wdata[24]~reg0.CLK
clk => mem_wdata[25]~reg0.CLK
clk => mem_wdata[26]~reg0.CLK
clk => mem_wdata[27]~reg0.CLK
clk => mem_wdata[28]~reg0.CLK
clk => mem_wdata[29]~reg0.CLK
clk => mem_wdata[30]~reg0.CLK
clk => mem_wdata[31]~reg0.CLK
clk => mem_wstrb[0]~reg0.CLK
clk => mem_wstrb[1]~reg0.CLK
clk => mem_wstrb[2]~reg0.CLK
clk => mem_wstrb[3]~reg0.CLK
clk => mem_addr[0]~reg0.CLK
clk => mem_addr[1]~reg0.CLK
clk => mem_addr[2]~reg0.CLK
clk => mem_addr[3]~reg0.CLK
clk => mem_addr[4]~reg0.CLK
clk => mem_addr[5]~reg0.CLK
clk => mem_addr[6]~reg0.CLK
clk => mem_addr[7]~reg0.CLK
clk => mem_addr[8]~reg0.CLK
clk => mem_addr[9]~reg0.CLK
clk => mem_addr[10]~reg0.CLK
clk => mem_addr[11]~reg0.CLK
clk => mem_addr[12]~reg0.CLK
clk => mem_addr[13]~reg0.CLK
clk => mem_addr[14]~reg0.CLK
clk => mem_addr[15]~reg0.CLK
clk => mem_addr[16]~reg0.CLK
clk => mem_addr[17]~reg0.CLK
clk => mem_addr[18]~reg0.CLK
clk => mem_addr[19]~reg0.CLK
clk => mem_addr[20]~reg0.CLK
clk => mem_addr[21]~reg0.CLK
clk => mem_addr[22]~reg0.CLK
clk => mem_addr[23]~reg0.CLK
clk => mem_addr[24]~reg0.CLK
clk => mem_addr[25]~reg0.CLK
clk => mem_addr[26]~reg0.CLK
clk => mem_addr[27]~reg0.CLK
clk => mem_addr[28]~reg0.CLK
clk => mem_addr[29]~reg0.CLK
clk => mem_addr[30]~reg0.CLK
clk => mem_addr[31]~reg0.CLK
clk => mem_valid~reg0.CLK
clk => mem_state[0].CLK
clk => mem_state[1].CLK
clk => mem_rdata_q[0].CLK
clk => mem_rdata_q[1].CLK
clk => mem_rdata_q[2].CLK
clk => mem_rdata_q[3].CLK
clk => mem_rdata_q[4].CLK
clk => mem_rdata_q[5].CLK
clk => mem_rdata_q[6].CLK
clk => mem_rdata_q[7].CLK
clk => mem_rdata_q[8].CLK
clk => mem_rdata_q[9].CLK
clk => mem_rdata_q[10].CLK
clk => mem_rdata_q[11].CLK
clk => mem_rdata_q[12].CLK
clk => mem_rdata_q[13].CLK
clk => mem_rdata_q[14].CLK
clk => mem_rdata_q[15].CLK
clk => mem_rdata_q[16].CLK
clk => mem_rdata_q[17].CLK
clk => mem_rdata_q[18].CLK
clk => mem_rdata_q[19].CLK
clk => mem_rdata_q[20].CLK
clk => mem_rdata_q[21].CLK
clk => mem_rdata_q[22].CLK
clk => mem_rdata_q[23].CLK
clk => mem_rdata_q[24].CLK
clk => mem_rdata_q[25].CLK
clk => mem_rdata_q[26].CLK
clk => mem_rdata_q[27].CLK
clk => mem_rdata_q[28].CLK
clk => mem_rdata_q[29].CLK
clk => mem_rdata_q[30].CLK
clk => mem_rdata_q[31].CLK
clk => mem_wordsize~1.DATAIN
clk => cpu_state~8.DATAIN
clk => cpuregs.CLK0
resetn => comb.IN1
resetn => mem_la_write.IN1
resetn => mem_la_read.IN1
resetn => always16.IN1
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => count_cycle.OUTPUTSELECT
resetn => always18.IN1
resetn => always18.IN1
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => reg_next_pc.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => count_instr.OUTPUTSELECT
resetn => latched_store.OUTPUTSELECT
resetn => latched_stalu.OUTPUTSELECT
resetn => latched_branch.OUTPUTSELECT
resetn => latched_is_lu.OUTPUTSELECT
resetn => latched_is_lh.OUTPUTSELECT
resetn => latched_is_lb.OUTPUTSELECT
resetn => latched_rd.OUTPUTSELECT
resetn => latched_rd.OUTPUTSELECT
resetn => latched_rd.OUTPUTSELECT
resetn => latched_rd.OUTPUTSELECT
resetn => latched_rd.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => reg_out.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => cpu_state.OUTPUTSELECT
resetn => trap.OUTPUTSELECT
resetn => mem_do_rinst.OUTPUTSELECT
resetn => mem_wordsize.OUTPUTSELECT
resetn => mem_wordsize.OUTPUTSELECT
resetn => mem_wordsize.OUTPUTSELECT
resetn => mem_do_prefetch.OUTPUTSELECT
resetn => decoder_trigger.OUTPUTSELECT
resetn => set_mem_do_rinst.OUTPUTSELECT
resetn => set_mem_do_wdata.OUTPUTSELECT
resetn => decoder_pseudo_trigger.OUTPUTSELECT
resetn => set_mem_do_rdata.OUTPUTSELECT
resetn => always5.IN0
resetn => always5.IN1
resetn => mem_state.OUTPUTSELECT
resetn => mem_state.OUTPUTSELECT
resetn => is_beq_bne_blt_bge_bltu_bgeu.OUTPUTSELECT
resetn => is_compare.OUTPUTSELECT
resetn => instr_beq.OUTPUTSELECT
resetn => instr_bne.OUTPUTSELECT
resetn => instr_blt.OUTPUTSELECT
resetn => instr_bge.OUTPUTSELECT
resetn => instr_bltu.OUTPUTSELECT
resetn => instr_bgeu.OUTPUTSELECT
resetn => instr_addi.OUTPUTSELECT
resetn => instr_slti.OUTPUTSELECT
resetn => instr_sltiu.OUTPUTSELECT
resetn => instr_xori.OUTPUTSELECT
resetn => instr_ori.OUTPUTSELECT
resetn => instr_andi.OUTPUTSELECT
resetn => instr_add.OUTPUTSELECT
resetn => instr_sub.OUTPUTSELECT
resetn => instr_sll.OUTPUTSELECT
resetn => instr_slt.OUTPUTSELECT
resetn => instr_sltu.OUTPUTSELECT
resetn => instr_xor.OUTPUTSELECT
resetn => instr_srl.OUTPUTSELECT
resetn => instr_sra.OUTPUTSELECT
resetn => instr_or.OUTPUTSELECT
resetn => instr_and.OUTPUTSELECT
resetn => always18.IN1
resetn => pcpi_valid~reg0.ENA
resetn => eoi[31]~reg0.ENA
resetn => eoi[30]~reg0.ENA
resetn => eoi[29]~reg0.ENA
resetn => eoi[28]~reg0.ENA
resetn => eoi[27]~reg0.ENA
resetn => eoi[26]~reg0.ENA
resetn => eoi[25]~reg0.ENA
resetn => eoi[24]~reg0.ENA
resetn => eoi[23]~reg0.ENA
resetn => eoi[22]~reg0.ENA
resetn => eoi[21]~reg0.ENA
resetn => eoi[20]~reg0.ENA
resetn => eoi[19]~reg0.ENA
resetn => eoi[18]~reg0.ENA
resetn => eoi[17]~reg0.ENA
resetn => eoi[16]~reg0.ENA
resetn => eoi[15]~reg0.ENA
resetn => eoi[14]~reg0.ENA
resetn => eoi[13]~reg0.ENA
resetn => eoi[12]~reg0.ENA
resetn => eoi[11]~reg0.ENA
resetn => eoi[10]~reg0.ENA
resetn => eoi[9]~reg0.ENA
resetn => eoi[8]~reg0.ENA
resetn => eoi[7]~reg0.ENA
resetn => eoi[6]~reg0.ENA
resetn => eoi[5]~reg0.ENA
resetn => eoi[4]~reg0.ENA
resetn => eoi[3]~reg0.ENA
resetn => eoi[2]~reg0.ENA
resetn => eoi[1]~reg0.ENA
resetn => eoi[0]~reg0.ENA
resetn => latched_compr.ENA
resetn => reg_op1[31].ENA
resetn => reg_op1[30].ENA
resetn => reg_op1[29].ENA
resetn => reg_op1[28].ENA
resetn => reg_op1[27].ENA
resetn => reg_op1[26].ENA
resetn => reg_op1[25].ENA
resetn => reg_op1[24].ENA
resetn => reg_op1[23].ENA
resetn => reg_op1[22].ENA
resetn => reg_op1[21].ENA
resetn => reg_op1[20].ENA
resetn => reg_op1[19].ENA
resetn => reg_op1[18].ENA
resetn => reg_op1[17].ENA
resetn => reg_op1[16].ENA
resetn => reg_op1[15].ENA
resetn => reg_op1[14].ENA
resetn => reg_op1[13].ENA
resetn => reg_op1[12].ENA
resetn => reg_op1[11].ENA
resetn => reg_op1[10].ENA
resetn => reg_op1[9].ENA
resetn => reg_op1[8].ENA
resetn => reg_op1[7].ENA
resetn => reg_op1[6].ENA
resetn => reg_op1[5].ENA
resetn => reg_op1[4].ENA
resetn => reg_op1[3].ENA
resetn => reg_op1[2].ENA
resetn => reg_op1[1].ENA
resetn => reg_op1[0].ENA
resetn => reg_op2[31].ENA
resetn => reg_op2[30].ENA
resetn => reg_op2[29].ENA
resetn => reg_op2[28].ENA
resetn => reg_op2[27].ENA
resetn => reg_op2[26].ENA
resetn => reg_op2[25].ENA
resetn => reg_op2[24].ENA
resetn => reg_op2[23].ENA
resetn => reg_op2[22].ENA
resetn => reg_op2[21].ENA
resetn => reg_op2[20].ENA
resetn => reg_op2[19].ENA
resetn => reg_op2[18].ENA
resetn => reg_op2[17].ENA
resetn => reg_op2[16].ENA
resetn => reg_op2[15].ENA
resetn => reg_op2[14].ENA
resetn => reg_op2[13].ENA
resetn => reg_op2[12].ENA
resetn => reg_op2[11].ENA
resetn => reg_op2[10].ENA
resetn => reg_op2[9].ENA
resetn => reg_op2[8].ENA
resetn => reg_op2[7].ENA
resetn => reg_op2[6].ENA
resetn => reg_op2[5].ENA
resetn => reg_op2[4].ENA
resetn => reg_op2[3].ENA
resetn => reg_op2[2].ENA
resetn => reg_op2[1].ENA
resetn => reg_op2[0].ENA
trap <= trap~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_valid <= mem_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_instr <= mem_instr~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_ready => mem_xfer.IN1
mem_ready => always5.IN1
mem_addr[0] <= mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= mem_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= mem_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[18] <= mem_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[19] <= mem_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[20] <= mem_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[21] <= mem_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[22] <= mem_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[23] <= mem_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[24] <= mem_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[25] <= mem_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[26] <= mem_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[27] <= mem_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[28] <= mem_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[29] <= mem_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[30] <= mem_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[31] <= mem_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[0] <= mem_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[1] <= mem_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[2] <= mem_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[3] <= mem_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[4] <= mem_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[5] <= mem_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[6] <= mem_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[7] <= mem_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[8] <= mem_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[9] <= mem_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[10] <= mem_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[11] <= mem_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[12] <= mem_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[13] <= mem_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[14] <= mem_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[15] <= mem_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[16] <= mem_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[17] <= mem_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[18] <= mem_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[19] <= mem_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[20] <= mem_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[21] <= mem_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[22] <= mem_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[23] <= mem_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[24] <= mem_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[25] <= mem_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[26] <= mem_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[27] <= mem_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[28] <= mem_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[29] <= mem_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[30] <= mem_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[31] <= mem_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[0] <= mem_wstrb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[1] <= mem_wstrb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[2] <= mem_wstrb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[3] <= mem_wstrb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[0] => mem_rdata_word.DATAA
mem_rdata[0] => Mux7.IN3
mem_rdata[0] => Selector27.IN2
mem_rdata[0] => mem_rdata_latched_noshuffle[0].DATAB
mem_rdata[1] => mem_rdata_word.DATAA
mem_rdata[1] => Mux6.IN3
mem_rdata[1] => Selector26.IN2
mem_rdata[1] => mem_rdata_latched_noshuffle[1].DATAB
mem_rdata[2] => mem_rdata_word.DATAA
mem_rdata[2] => Mux5.IN3
mem_rdata[2] => Selector25.IN2
mem_rdata[2] => mem_rdata_latched_noshuffle[2].DATAB
mem_rdata[3] => mem_rdata_word.DATAA
mem_rdata[3] => Mux4.IN3
mem_rdata[3] => Selector24.IN2
mem_rdata[3] => mem_rdata_latched_noshuffle[3].DATAB
mem_rdata[4] => mem_rdata_word.DATAA
mem_rdata[4] => Mux3.IN3
mem_rdata[4] => Selector23.IN2
mem_rdata[4] => mem_rdata_latched_noshuffle[4].DATAB
mem_rdata[5] => mem_rdata_word.DATAA
mem_rdata[5] => Mux2.IN3
mem_rdata[5] => Selector22.IN2
mem_rdata[5] => mem_rdata_latched_noshuffle[5].DATAB
mem_rdata[6] => mem_rdata_word.DATAA
mem_rdata[6] => Mux1.IN3
mem_rdata[6] => Selector21.IN2
mem_rdata[6] => mem_rdata_latched_noshuffle[6].DATAB
mem_rdata[7] => mem_rdata_word.DATAA
mem_rdata[7] => Mux0.IN3
mem_rdata[7] => Selector20.IN2
mem_rdata[7] => mem_rdata_latched_noshuffle[7].DATAB
mem_rdata[8] => mem_rdata_word.DATAA
mem_rdata[8] => Mux7.IN2
mem_rdata[8] => Selector19.IN2
mem_rdata[8] => mem_rdata_latched_noshuffle[8].DATAB
mem_rdata[9] => mem_rdata_word.DATAA
mem_rdata[9] => Mux6.IN2
mem_rdata[9] => Selector18.IN2
mem_rdata[9] => mem_rdata_latched_noshuffle[9].DATAB
mem_rdata[10] => mem_rdata_word.DATAA
mem_rdata[10] => Mux5.IN2
mem_rdata[10] => Selector17.IN2
mem_rdata[10] => mem_rdata_latched_noshuffle[10].DATAB
mem_rdata[11] => mem_rdata_word.DATAA
mem_rdata[11] => Mux4.IN2
mem_rdata[11] => Selector16.IN2
mem_rdata[11] => mem_rdata_latched_noshuffle[11].DATAB
mem_rdata[12] => mem_rdata_word.DATAA
mem_rdata[12] => Mux3.IN2
mem_rdata[12] => Selector15.IN2
mem_rdata[12] => mem_rdata_latched_noshuffle[12].DATAB
mem_rdata[13] => mem_rdata_word.DATAA
mem_rdata[13] => Mux2.IN2
mem_rdata[13] => Selector14.IN2
mem_rdata[13] => mem_rdata_latched_noshuffle[13].DATAB
mem_rdata[14] => mem_rdata_word.DATAA
mem_rdata[14] => Mux1.IN2
mem_rdata[14] => Selector13.IN2
mem_rdata[14] => mem_rdata_latched_noshuffle[14].DATAB
mem_rdata[15] => mem_rdata_word.DATAA
mem_rdata[15] => Mux0.IN2
mem_rdata[15] => Selector12.IN2
mem_rdata[15] => mem_rdata_latched_noshuffle[15].DATAB
mem_rdata[16] => mem_rdata_word.DATAB
mem_rdata[16] => Mux7.IN1
mem_rdata[16] => mem_rdata_word[16].DATAB
mem_rdata[16] => mem_rdata_latched_noshuffle[16].DATAB
mem_rdata[17] => mem_rdata_word.DATAB
mem_rdata[17] => Mux6.IN1
mem_rdata[17] => mem_rdata_word[17].DATAB
mem_rdata[17] => mem_rdata_latched_noshuffle[17].DATAB
mem_rdata[18] => mem_rdata_word.DATAB
mem_rdata[18] => Mux5.IN1
mem_rdata[18] => mem_rdata_word[18].DATAB
mem_rdata[18] => mem_rdata_latched_noshuffle[18].DATAB
mem_rdata[19] => mem_rdata_word.DATAB
mem_rdata[19] => Mux4.IN1
mem_rdata[19] => mem_rdata_word[19].DATAB
mem_rdata[19] => mem_rdata_latched_noshuffle[19].DATAB
mem_rdata[20] => mem_rdata_word.DATAB
mem_rdata[20] => Mux3.IN1
mem_rdata[20] => mem_rdata_word[20].DATAB
mem_rdata[20] => mem_rdata_latched_noshuffle[20].DATAB
mem_rdata[21] => mem_rdata_word.DATAB
mem_rdata[21] => Mux2.IN1
mem_rdata[21] => mem_rdata_word[21].DATAB
mem_rdata[21] => mem_rdata_latched_noshuffle[21].DATAB
mem_rdata[22] => mem_rdata_word.DATAB
mem_rdata[22] => Mux1.IN1
mem_rdata[22] => mem_rdata_word[22].DATAB
mem_rdata[22] => mem_rdata_latched_noshuffle[22].DATAB
mem_rdata[23] => mem_rdata_word.DATAB
mem_rdata[23] => Mux0.IN1
mem_rdata[23] => mem_rdata_word[23].DATAB
mem_rdata[23] => mem_rdata_latched_noshuffle[23].DATAB
mem_rdata[24] => mem_rdata_word.DATAB
mem_rdata[24] => Mux7.IN0
mem_rdata[24] => mem_rdata_word[24].DATAB
mem_rdata[24] => mem_rdata_latched_noshuffle[24].DATAB
mem_rdata[25] => mem_rdata_word.DATAB
mem_rdata[25] => Mux6.IN0
mem_rdata[25] => mem_rdata_word[25].DATAB
mem_rdata[25] => mem_rdata_latched_noshuffle[25].DATAB
mem_rdata[26] => mem_rdata_word.DATAB
mem_rdata[26] => Mux5.IN0
mem_rdata[26] => mem_rdata_word[26].DATAB
mem_rdata[26] => mem_rdata_latched_noshuffle[26].DATAB
mem_rdata[27] => mem_rdata_word.DATAB
mem_rdata[27] => Mux4.IN0
mem_rdata[27] => mem_rdata_word[27].DATAB
mem_rdata[27] => mem_rdata_latched_noshuffle[27].DATAB
mem_rdata[28] => mem_rdata_word.DATAB
mem_rdata[28] => Mux3.IN0
mem_rdata[28] => mem_rdata_word[28].DATAB
mem_rdata[28] => mem_rdata_latched_noshuffle[28].DATAB
mem_rdata[29] => mem_rdata_word.DATAB
mem_rdata[29] => Mux2.IN0
mem_rdata[29] => mem_rdata_word[29].DATAB
mem_rdata[29] => mem_rdata_latched_noshuffle[29].DATAB
mem_rdata[30] => mem_rdata_word.DATAB
mem_rdata[30] => Mux1.IN0
mem_rdata[30] => mem_rdata_word[30].DATAB
mem_rdata[30] => mem_rdata_latched_noshuffle[30].DATAB
mem_rdata[31] => mem_rdata_word.DATAB
mem_rdata[31] => Mux0.IN0
mem_rdata[31] => mem_rdata_word[31].DATAB
mem_rdata[31] => mem_rdata_latched_noshuffle[31].DATAB
mem_la_read <= mem_la_read.DB_MAX_OUTPUT_PORT_TYPE
mem_la_write <= mem_la_write.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[0] <= <GND>
mem_la_addr[1] <= <GND>
mem_la_addr[2] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[3] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[4] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[5] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[6] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[7] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[8] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[9] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[10] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[11] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[12] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[13] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[14] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[15] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[16] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[17] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[18] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[19] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[20] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[21] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[22] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[23] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[24] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[25] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[26] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[27] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[28] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[29] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[30] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[31] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[0] <= reg_op2[0].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[1] <= reg_op2[1].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[2] <= reg_op2[2].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[3] <= reg_op2[3].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[4] <= reg_op2[4].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[5] <= reg_op2[5].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[6] <= reg_op2[6].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[7] <= reg_op2[7].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[8] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[9] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[10] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[11] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[12] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[13] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[14] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[15] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[16] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[17] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[18] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[19] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[20] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[21] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[22] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[23] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[0] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[1] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[2] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[3] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
pcpi_valid <= pcpi_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[0] <= <GND>
pcpi_insn[1] <= <GND>
pcpi_insn[2] <= <GND>
pcpi_insn[3] <= <GND>
pcpi_insn[4] <= <GND>
pcpi_insn[5] <= <GND>
pcpi_insn[6] <= <GND>
pcpi_insn[7] <= <GND>
pcpi_insn[8] <= <GND>
pcpi_insn[9] <= <GND>
pcpi_insn[10] <= <GND>
pcpi_insn[11] <= <GND>
pcpi_insn[12] <= <GND>
pcpi_insn[13] <= <GND>
pcpi_insn[14] <= <GND>
pcpi_insn[15] <= <GND>
pcpi_insn[16] <= <GND>
pcpi_insn[17] <= <GND>
pcpi_insn[18] <= <GND>
pcpi_insn[19] <= <GND>
pcpi_insn[20] <= <GND>
pcpi_insn[21] <= <GND>
pcpi_insn[22] <= <GND>
pcpi_insn[23] <= <GND>
pcpi_insn[24] <= <GND>
pcpi_insn[25] <= <GND>
pcpi_insn[26] <= <GND>
pcpi_insn[27] <= <GND>
pcpi_insn[28] <= <GND>
pcpi_insn[29] <= <GND>
pcpi_insn[30] <= <GND>
pcpi_insn[31] <= <GND>
pcpi_rs1[0] <= reg_op1[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[1] <= reg_op1[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[2] <= reg_op1[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[3] <= reg_op1[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[4] <= reg_op1[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[5] <= reg_op1[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[6] <= reg_op1[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[7] <= reg_op1[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[8] <= reg_op1[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[9] <= reg_op1[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[10] <= reg_op1[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[11] <= reg_op1[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[12] <= reg_op1[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[13] <= reg_op1[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[14] <= reg_op1[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[15] <= reg_op1[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[16] <= reg_op1[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[17] <= reg_op1[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[18] <= reg_op1[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[19] <= reg_op1[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[20] <= reg_op1[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[21] <= reg_op1[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[22] <= reg_op1[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[23] <= reg_op1[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[24] <= reg_op1[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[25] <= reg_op1[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[26] <= reg_op1[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[27] <= reg_op1[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[28] <= reg_op1[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[29] <= reg_op1[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[30] <= reg_op1[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[31] <= reg_op1[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[0] <= reg_op2[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[1] <= reg_op2[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[2] <= reg_op2[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[3] <= reg_op2[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[4] <= reg_op2[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[5] <= reg_op2[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[6] <= reg_op2[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[7] <= reg_op2[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[8] <= reg_op2[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[9] <= reg_op2[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[10] <= reg_op2[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[11] <= reg_op2[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[12] <= reg_op2[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[13] <= reg_op2[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[14] <= reg_op2[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[15] <= reg_op2[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[16] <= reg_op2[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[17] <= reg_op2[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[18] <= reg_op2[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[19] <= reg_op2[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[20] <= reg_op2[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[21] <= reg_op2[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[22] <= reg_op2[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[23] <= reg_op2[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[24] <= reg_op2[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[25] <= reg_op2[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[26] <= reg_op2[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[27] <= reg_op2[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[28] <= reg_op2[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[29] <= reg_op2[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[30] <= reg_op2[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[31] <= reg_op2[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_wr => ~NO_FANOUT~
pcpi_rd[0] => ~NO_FANOUT~
pcpi_rd[1] => ~NO_FANOUT~
pcpi_rd[2] => ~NO_FANOUT~
pcpi_rd[3] => ~NO_FANOUT~
pcpi_rd[4] => ~NO_FANOUT~
pcpi_rd[5] => ~NO_FANOUT~
pcpi_rd[6] => ~NO_FANOUT~
pcpi_rd[7] => ~NO_FANOUT~
pcpi_rd[8] => ~NO_FANOUT~
pcpi_rd[9] => ~NO_FANOUT~
pcpi_rd[10] => ~NO_FANOUT~
pcpi_rd[11] => ~NO_FANOUT~
pcpi_rd[12] => ~NO_FANOUT~
pcpi_rd[13] => ~NO_FANOUT~
pcpi_rd[14] => ~NO_FANOUT~
pcpi_rd[15] => ~NO_FANOUT~
pcpi_rd[16] => ~NO_FANOUT~
pcpi_rd[17] => ~NO_FANOUT~
pcpi_rd[18] => ~NO_FANOUT~
pcpi_rd[19] => ~NO_FANOUT~
pcpi_rd[20] => ~NO_FANOUT~
pcpi_rd[21] => ~NO_FANOUT~
pcpi_rd[22] => ~NO_FANOUT~
pcpi_rd[23] => ~NO_FANOUT~
pcpi_rd[24] => ~NO_FANOUT~
pcpi_rd[25] => ~NO_FANOUT~
pcpi_rd[26] => ~NO_FANOUT~
pcpi_rd[27] => ~NO_FANOUT~
pcpi_rd[28] => ~NO_FANOUT~
pcpi_rd[29] => ~NO_FANOUT~
pcpi_rd[30] => ~NO_FANOUT~
pcpi_rd[31] => ~NO_FANOUT~
pcpi_wait => ~NO_FANOUT~
pcpi_ready => ~NO_FANOUT~
irq[0] => ~NO_FANOUT~
irq[1] => ~NO_FANOUT~
irq[2] => ~NO_FANOUT~
irq[3] => ~NO_FANOUT~
irq[4] => ~NO_FANOUT~
irq[5] => ~NO_FANOUT~
irq[6] => ~NO_FANOUT~
irq[7] => ~NO_FANOUT~
irq[8] => ~NO_FANOUT~
irq[9] => ~NO_FANOUT~
irq[10] => ~NO_FANOUT~
irq[11] => ~NO_FANOUT~
irq[12] => ~NO_FANOUT~
irq[13] => ~NO_FANOUT~
irq[14] => ~NO_FANOUT~
irq[15] => ~NO_FANOUT~
irq[16] => ~NO_FANOUT~
irq[17] => ~NO_FANOUT~
irq[18] => ~NO_FANOUT~
irq[19] => ~NO_FANOUT~
irq[20] => ~NO_FANOUT~
irq[21] => ~NO_FANOUT~
irq[22] => ~NO_FANOUT~
irq[23] => ~NO_FANOUT~
irq[24] => ~NO_FANOUT~
irq[25] => ~NO_FANOUT~
irq[26] => ~NO_FANOUT~
irq[27] => ~NO_FANOUT~
irq[28] => ~NO_FANOUT~
irq[29] => ~NO_FANOUT~
irq[30] => ~NO_FANOUT~
irq[31] => ~NO_FANOUT~
eoi[0] <= eoi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[1] <= eoi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[2] <= eoi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[3] <= eoi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[4] <= eoi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[5] <= eoi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[6] <= eoi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[7] <= eoi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[8] <= eoi[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[9] <= eoi[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[10] <= eoi[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[11] <= eoi[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[12] <= eoi[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[13] <= eoi[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[14] <= eoi[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[15] <= eoi[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[16] <= eoi[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[17] <= eoi[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[18] <= eoi[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[19] <= eoi[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[20] <= eoi[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[21] <= eoi[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[22] <= eoi[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[23] <= eoi[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[24] <= eoi[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[25] <= eoi[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[26] <= eoi[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[27] <= eoi[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[28] <= eoi[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[29] <= eoi[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[30] <= eoi[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[31] <= eoi[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_valid <= trace_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[0] <= trace_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[1] <= trace_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[2] <= trace_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[3] <= trace_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[4] <= trace_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[5] <= trace_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[6] <= trace_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[7] <= trace_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[8] <= trace_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[9] <= trace_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[10] <= trace_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[11] <= trace_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[12] <= trace_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[13] <= trace_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[14] <= trace_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[15] <= trace_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[16] <= trace_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[17] <= trace_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[18] <= trace_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[19] <= trace_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[20] <= trace_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[21] <= trace_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[22] <= trace_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[23] <= trace_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[24] <= trace_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[25] <= trace_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[26] <= trace_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[27] <= trace_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[28] <= trace_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[29] <= trace_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[30] <= trace_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[31] <= trace_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[32] <= trace_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[33] <= trace_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[34] <= trace_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[35] <= trace_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7
mem_if.rd_ready <= mem_if.rd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[0] <= mem_if.rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[1] <= mem_if.rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[2] <= mem_if.rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[3] <= mem_if.rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[4] <= mem_if.rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[5] <= mem_if.rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[6] <= mem_if.rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[7] <= mem_if.rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[8] <= mem_if.rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[9] <= mem_if.rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[10] <= mem_if.rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[11] <= mem_if.rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[12] <= mem_if.rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[13] <= mem_if.rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[14] <= mem_if.rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[15] <= mem_if.rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[16] <= mem_if.rd_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[17] <= mem_if.rd_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[18] <= mem_if.rd_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[19] <= mem_if.rd_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[20] <= mem_if.rd_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[21] <= mem_if.rd_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[22] <= mem_if.rd_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[23] <= mem_if.rd_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[24] <= mem_if.rd_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[25] <= mem_if.rd_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[26] <= mem_if.rd_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[27] <= mem_if.rd_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[28] <= mem_if.rd_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[29] <= mem_if.rd_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[30] <= mem_if.rd_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_data[31] <= mem_if.rd_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.rd_byteEn[0] => ~NO_FANOUT~
mem_if.rd_byteEn[1] => ~NO_FANOUT~
mem_if.rd_byteEn[2] => ~NO_FANOUT~
mem_if.rd_byteEn[3] => ~NO_FANOUT~
mem_if.rd_valid => always1.IN1
mem_if.rd_valid => always1.IN1
mem_if.rd_addr[0] => ~NO_FANOUT~
mem_if.rd_addr[1] => ~NO_FANOUT~
mem_if.rd_addr[2] => mem.PORTBRADDR
mem_if.rd_addr[3] => mem.PORTBRADDR1
mem_if.rd_addr[4] => mem.PORTBRADDR2
mem_if.rd_addr[5] => mem.PORTBRADDR3
mem_if.rd_addr[6] => mem.PORTBRADDR4
mem_if.rd_addr[7] => mem.PORTBRADDR5
mem_if.rd_addr[8] => mem.PORTBRADDR6
mem_if.rd_addr[9] => mem.PORTBRADDR7
mem_if.rd_addr[10] => mem.PORTBRADDR8
mem_if.rd_addr[11] => mem.PORTBRADDR9
mem_if.rd_addr[12] => mem.PORTBRADDR10
mem_if.rd_addr[13] => mem.PORTBRADDR11
mem_if.rd_addr[14] => mem.PORTBRADDR12
mem_if.rd_addr[15] => mem.PORTBRADDR13
mem_if.rd_addr[16] => ~NO_FANOUT~
mem_if.rd_addr[17] => ~NO_FANOUT~
mem_if.rd_addr[18] => ~NO_FANOUT~
mem_if.rd_addr[19] => ~NO_FANOUT~
mem_if.rd_addr[20] => ~NO_FANOUT~
mem_if.rd_addr[21] => ~NO_FANOUT~
mem_if.rd_addr[22] => ~NO_FANOUT~
mem_if.rd_addr[23] => ~NO_FANOUT~
mem_if.rd_addr[24] => ~NO_FANOUT~
mem_if.rd_addr[25] => ~NO_FANOUT~
mem_if.rd_addr[26] => ~NO_FANOUT~
mem_if.rd_addr[27] => ~NO_FANOUT~
mem_if.rd_addr[28] => ~NO_FANOUT~
mem_if.rd_addr[29] => ~NO_FANOUT~
mem_if.rd_addr[30] => ~NO_FANOUT~
mem_if.rd_addr[31] => ~NO_FANOUT~
mem_if.wr_ready <= mem_if.wr_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_if.wr_byteEn[0] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[0] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[0] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[0] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[0] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[0] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[0] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[0] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[1] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[1] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[1] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[1] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[1] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[1] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[1] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[1] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[2] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[2] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[2] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[2] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[2] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[2] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[2] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[2] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[3] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[3] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[3] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[3] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[3] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[3] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[3] => maskBytes.OUTPUTSELECT
mem_if.wr_byteEn[3] => maskBytes.OUTPUTSELECT
mem_if.wr_valid => always0.IN1
mem_if.wr_valid => always0.IN1
mem_if.wr_data[0] => maskBytes.DATAB
mem_if.wr_data[1] => maskBytes.DATAB
mem_if.wr_data[2] => maskBytes.DATAB
mem_if.wr_data[3] => maskBytes.DATAB
mem_if.wr_data[4] => maskBytes.DATAB
mem_if.wr_data[5] => maskBytes.DATAB
mem_if.wr_data[6] => maskBytes.DATAB
mem_if.wr_data[7] => maskBytes.DATAB
mem_if.wr_data[8] => maskBytes.DATAB
mem_if.wr_data[9] => maskBytes.DATAB
mem_if.wr_data[10] => maskBytes.DATAB
mem_if.wr_data[11] => maskBytes.DATAB
mem_if.wr_data[12] => maskBytes.DATAB
mem_if.wr_data[13] => maskBytes.DATAB
mem_if.wr_data[14] => maskBytes.DATAB
mem_if.wr_data[15] => maskBytes.DATAB
mem_if.wr_data[16] => maskBytes.DATAB
mem_if.wr_data[17] => maskBytes.DATAB
mem_if.wr_data[18] => maskBytes.DATAB
mem_if.wr_data[19] => maskBytes.DATAB
mem_if.wr_data[20] => maskBytes.DATAB
mem_if.wr_data[21] => maskBytes.DATAB
mem_if.wr_data[22] => maskBytes.DATAB
mem_if.wr_data[23] => maskBytes.DATAB
mem_if.wr_data[24] => maskBytes.DATAB
mem_if.wr_data[25] => maskBytes.DATAB
mem_if.wr_data[26] => maskBytes.DATAB
mem_if.wr_data[27] => maskBytes.DATAB
mem_if.wr_data[28] => maskBytes.DATAB
mem_if.wr_data[29] => maskBytes.DATAB
mem_if.wr_data[30] => maskBytes.DATAB
mem_if.wr_data[31] => maskBytes.DATAB
mem_if.wr_addr[0] => ~NO_FANOUT~
mem_if.wr_addr[1] => ~NO_FANOUT~
mem_if.wr_addr[2] => mem.waddr_a[0].DATAIN
mem_if.wr_addr[2] => mem.WADDR
mem_if.wr_addr[2] => mem.RADDR
mem_if.wr_addr[3] => mem.waddr_a[1].DATAIN
mem_if.wr_addr[3] => mem.WADDR1
mem_if.wr_addr[3] => mem.RADDR1
mem_if.wr_addr[4] => mem.waddr_a[2].DATAIN
mem_if.wr_addr[4] => mem.WADDR2
mem_if.wr_addr[4] => mem.RADDR2
mem_if.wr_addr[5] => mem.waddr_a[3].DATAIN
mem_if.wr_addr[5] => mem.WADDR3
mem_if.wr_addr[5] => mem.RADDR3
mem_if.wr_addr[6] => mem.waddr_a[4].DATAIN
mem_if.wr_addr[6] => mem.WADDR4
mem_if.wr_addr[6] => mem.RADDR4
mem_if.wr_addr[7] => mem.waddr_a[5].DATAIN
mem_if.wr_addr[7] => mem.WADDR5
mem_if.wr_addr[7] => mem.RADDR5
mem_if.wr_addr[8] => mem.waddr_a[6].DATAIN
mem_if.wr_addr[8] => mem.WADDR6
mem_if.wr_addr[8] => mem.RADDR6
mem_if.wr_addr[9] => mem.waddr_a[7].DATAIN
mem_if.wr_addr[9] => mem.WADDR7
mem_if.wr_addr[9] => mem.RADDR7
mem_if.wr_addr[10] => mem.waddr_a[8].DATAIN
mem_if.wr_addr[10] => mem.WADDR8
mem_if.wr_addr[10] => mem.RADDR8
mem_if.wr_addr[11] => mem.waddr_a[9].DATAIN
mem_if.wr_addr[11] => mem.WADDR9
mem_if.wr_addr[11] => mem.RADDR9
mem_if.wr_addr[12] => mem.waddr_a[10].DATAIN
mem_if.wr_addr[12] => mem.WADDR10
mem_if.wr_addr[12] => mem.RADDR10
mem_if.wr_addr[13] => mem.waddr_a[11].DATAIN
mem_if.wr_addr[13] => mem.WADDR11
mem_if.wr_addr[13] => mem.RADDR11
mem_if.wr_addr[14] => mem.waddr_a[12].DATAIN
mem_if.wr_addr[14] => mem.WADDR12
mem_if.wr_addr[14] => mem.RADDR12
mem_if.wr_addr[15] => mem.waddr_a[13].DATAIN
mem_if.wr_addr[15] => mem.WADDR13
mem_if.wr_addr[15] => mem.RADDR13
mem_if.wr_addr[16] => ~NO_FANOUT~
mem_if.wr_addr[17] => ~NO_FANOUT~
mem_if.wr_addr[18] => ~NO_FANOUT~
mem_if.wr_addr[19] => ~NO_FANOUT~
mem_if.wr_addr[20] => ~NO_FANOUT~
mem_if.wr_addr[21] => ~NO_FANOUT~
mem_if.wr_addr[22] => ~NO_FANOUT~
mem_if.wr_addr[23] => ~NO_FANOUT~
mem_if.wr_addr[24] => ~NO_FANOUT~
mem_if.wr_addr[25] => ~NO_FANOUT~
mem_if.wr_addr[26] => ~NO_FANOUT~
mem_if.wr_addr[27] => ~NO_FANOUT~
mem_if.wr_addr[28] => ~NO_FANOUT~
mem_if.wr_addr[29] => ~NO_FANOUT~
mem_if.wr_addr[30] => ~NO_FANOUT~
mem_if.wr_addr[31] => ~NO_FANOUT~
mem_if.reset_n => wr_ready.OUTPUTSELECT
mem_if.reset_n => rd_ready.OUTPUTSELECT
mem_if.clock => mem.we_a.CLK
mem_if.clock => mem.waddr_a[13].CLK
mem_if.clock => mem.waddr_a[12].CLK
mem_if.clock => mem.waddr_a[11].CLK
mem_if.clock => mem.waddr_a[10].CLK
mem_if.clock => mem.waddr_a[9].CLK
mem_if.clock => mem.waddr_a[8].CLK
mem_if.clock => mem.waddr_a[7].CLK
mem_if.clock => mem.waddr_a[6].CLK
mem_if.clock => mem.waddr_a[5].CLK
mem_if.clock => mem.waddr_a[4].CLK
mem_if.clock => mem.waddr_a[3].CLK
mem_if.clock => mem.waddr_a[2].CLK
mem_if.clock => mem.waddr_a[1].CLK
mem_if.clock => mem.waddr_a[0].CLK
mem_if.clock => mem.data_a[31].CLK
mem_if.clock => mem.data_a[30].CLK
mem_if.clock => mem.data_a[29].CLK
mem_if.clock => mem.data_a[28].CLK
mem_if.clock => mem.data_a[27].CLK
mem_if.clock => mem.data_a[26].CLK
mem_if.clock => mem.data_a[25].CLK
mem_if.clock => mem.data_a[24].CLK
mem_if.clock => mem.data_a[23].CLK
mem_if.clock => mem.data_a[22].CLK
mem_if.clock => mem.data_a[21].CLK
mem_if.clock => mem.data_a[20].CLK
mem_if.clock => mem.data_a[19].CLK
mem_if.clock => mem.data_a[18].CLK
mem_if.clock => mem.data_a[17].CLK
mem_if.clock => mem.data_a[16].CLK
mem_if.clock => mem.data_a[15].CLK
mem_if.clock => mem.data_a[14].CLK
mem_if.clock => mem.data_a[13].CLK
mem_if.clock => mem.data_a[12].CLK
mem_if.clock => mem.data_a[11].CLK
mem_if.clock => mem.data_a[10].CLK
mem_if.clock => mem.data_a[9].CLK
mem_if.clock => mem.data_a[8].CLK
mem_if.clock => mem.data_a[7].CLK
mem_if.clock => mem.data_a[6].CLK
mem_if.clock => mem.data_a[5].CLK
mem_if.clock => mem.data_a[4].CLK
mem_if.clock => mem.data_a[3].CLK
mem_if.clock => mem.data_a[2].CLK
mem_if.clock => mem.data_a[1].CLK
mem_if.clock => mem.data_a[0].CLK
mem_if.clock => mem_if.rd_data[0]~reg0.CLK
mem_if.clock => mem_if.rd_data[1]~reg0.CLK
mem_if.clock => mem_if.rd_data[2]~reg0.CLK
mem_if.clock => mem_if.rd_data[3]~reg0.CLK
mem_if.clock => mem_if.rd_data[4]~reg0.CLK
mem_if.clock => mem_if.rd_data[5]~reg0.CLK
mem_if.clock => mem_if.rd_data[6]~reg0.CLK
mem_if.clock => mem_if.rd_data[7]~reg0.CLK
mem_if.clock => mem_if.rd_data[8]~reg0.CLK
mem_if.clock => mem_if.rd_data[9]~reg0.CLK
mem_if.clock => mem_if.rd_data[10]~reg0.CLK
mem_if.clock => mem_if.rd_data[11]~reg0.CLK
mem_if.clock => mem_if.rd_data[12]~reg0.CLK
mem_if.clock => mem_if.rd_data[13]~reg0.CLK
mem_if.clock => mem_if.rd_data[14]~reg0.CLK
mem_if.clock => mem_if.rd_data[15]~reg0.CLK
mem_if.clock => mem_if.rd_data[16]~reg0.CLK
mem_if.clock => mem_if.rd_data[17]~reg0.CLK
mem_if.clock => mem_if.rd_data[18]~reg0.CLK
mem_if.clock => mem_if.rd_data[19]~reg0.CLK
mem_if.clock => mem_if.rd_data[20]~reg0.CLK
mem_if.clock => mem_if.rd_data[21]~reg0.CLK
mem_if.clock => mem_if.rd_data[22]~reg0.CLK
mem_if.clock => mem_if.rd_data[23]~reg0.CLK
mem_if.clock => mem_if.rd_data[24]~reg0.CLK
mem_if.clock => mem_if.rd_data[25]~reg0.CLK
mem_if.clock => mem_if.rd_data[26]~reg0.CLK
mem_if.clock => mem_if.rd_data[27]~reg0.CLK
mem_if.clock => mem_if.rd_data[28]~reg0.CLK
mem_if.clock => mem_if.rd_data[29]~reg0.CLK
mem_if.clock => mem_if.rd_data[30]~reg0.CLK
mem_if.clock => mem_if.rd_data[31]~reg0.CLK
mem_if.clock => mem_if.rd_ready~reg0.CLK
mem_if.clock => mem_if.wr_ready~reg0.CLK
mem_if.clock => mem.CLK0


|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F
Bus.rd_ready <= Bus.rd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[0] <= Bus.rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[1] <= Bus.rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[2] <= Bus.rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[3] <= Bus.rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[4] <= Bus.rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[5] <= Bus.rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[6] <= Bus.rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[7] <= Bus.rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[8] <= Bus.rd_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[9] <= Bus.rd_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[10] <= Bus.rd_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[11] <= Bus.rd_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[12] <= Bus.rd_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[13] <= Bus.rd_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[14] <= Bus.rd_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[15] <= Bus.rd_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[16] <= Bus.rd_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[17] <= Bus.rd_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[18] <= Bus.rd_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[19] <= Bus.rd_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[20] <= Bus.rd_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[21] <= Bus.rd_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[22] <= Bus.rd_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[23] <= Bus.rd_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[24] <= Bus.rd_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[25] <= Bus.rd_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[26] <= Bus.rd_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[27] <= Bus.rd_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[28] <= Bus.rd_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[29] <= Bus.rd_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[30] <= Bus.rd_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_data[31] <= Bus.rd_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.rd_byteEn[3] => ~NO_FANOUT~
Bus.rd_valid => always4.IN1
Bus.rd_addr[0] => Decoder1.IN4
Bus.rd_addr[1] => Decoder1.IN3
Bus.rd_addr[2] => Decoder1.IN2
Bus.rd_addr[3] => Decoder1.IN1
Bus.rd_addr[4] => Decoder1.IN0
Bus.rd_addr[5] => Equal4.IN25
Bus.rd_addr[6] => Equal4.IN24
Bus.rd_addr[7] => Equal4.IN23
Bus.rd_addr[8] => Equal4.IN22
Bus.rd_addr[9] => Equal4.IN21
Bus.rd_addr[10] => Equal4.IN20
Bus.rd_addr[11] => Equal4.IN19
Bus.rd_addr[12] => Equal4.IN18
Bus.rd_addr[13] => Equal4.IN17
Bus.rd_addr[14] => Equal4.IN16
Bus.rd_addr[15] => Equal4.IN15
Bus.rd_addr[16] => Equal4.IN14
Bus.rd_addr[17] => Equal4.IN13
Bus.rd_addr[18] => Equal4.IN12
Bus.rd_addr[19] => Equal4.IN11
Bus.rd_addr[20] => Equal4.IN10
Bus.rd_addr[21] => Equal4.IN9
Bus.rd_addr[22] => Equal4.IN8
Bus.rd_addr[23] => Equal4.IN7
Bus.rd_addr[24] => Equal4.IN6
Bus.rd_addr[25] => Equal4.IN5
Bus.rd_addr[26] => Equal4.IN4
Bus.rd_addr[27] => Equal4.IN3
Bus.rd_addr[28] => Equal4.IN2
Bus.rd_addr[29] => Equal4.IN1
Bus.rd_addr[30] => Equal4.IN0
Bus.rd_addr[31] => Equal4.IN26
Bus.wr_ready <= Bus.wr_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[0] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[1] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[2] => maskBytes.OUTPUTSELECT
Bus.wr_byteEn[3] => ~NO_FANOUT~
Bus.wr_valid => always4.IN1
Bus.wr_data[0] => maskBytes.DATAB
Bus.wr_data[0] => maskBytes.DATAB
Bus.wr_data[0] => maskBytes.DATAB
Bus.wr_data[0] => maskBytes.DATAB
Bus.wr_data[0] => maskBytes.DATAB
Bus.wr_data[0] => maskBytes.DATAB
Bus.wr_data[1] => maskBytes.DATAB
Bus.wr_data[1] => maskBytes.DATAB
Bus.wr_data[1] => maskBytes.DATAB
Bus.wr_data[1] => maskBytes.DATAB
Bus.wr_data[1] => maskBytes.DATAB
Bus.wr_data[2] => maskBytes.DATAB
Bus.wr_data[2] => maskBytes.DATAB
Bus.wr_data[2] => maskBytes.DATAB
Bus.wr_data[2] => maskBytes.DATAB
Bus.wr_data[2] => maskBytes.DATAB
Bus.wr_data[3] => maskBytes.DATAB
Bus.wr_data[3] => maskBytes.DATAB
Bus.wr_data[3] => maskBytes.DATAB
Bus.wr_data[3] => maskBytes.DATAB
Bus.wr_data[3] => maskBytes.DATAB
Bus.wr_data[4] => maskBytes.DATAB
Bus.wr_data[4] => maskBytes.DATAB
Bus.wr_data[4] => maskBytes.DATAB
Bus.wr_data[4] => maskBytes.DATAB
Bus.wr_data[4] => maskBytes.DATAB
Bus.wr_data[5] => maskBytes.DATAB
Bus.wr_data[5] => maskBytes.DATAB
Bus.wr_data[5] => maskBytes.DATAB
Bus.wr_data[5] => maskBytes.DATAB
Bus.wr_data[5] => maskBytes.DATAB
Bus.wr_data[6] => maskBytes.DATAB
Bus.wr_data[6] => maskBytes.DATAB
Bus.wr_data[6] => maskBytes.DATAB
Bus.wr_data[6] => maskBytes.DATAB
Bus.wr_data[6] => maskBytes.DATAB
Bus.wr_data[7] => maskBytes.DATAB
Bus.wr_data[7] => maskBytes.DATAB
Bus.wr_data[7] => maskBytes.DATAB
Bus.wr_data[7] => maskBytes.DATAB
Bus.wr_data[7] => maskBytes.DATAB
Bus.wr_data[8] => maskBytes.DATAB
Bus.wr_data[8] => maskBytes.DATAB
Bus.wr_data[8] => maskBytes.DATAB
Bus.wr_data[9] => maskBytes.DATAB
Bus.wr_data[9] => maskBytes.DATAB
Bus.wr_data[10] => maskBytes.DATAB
Bus.wr_data[11] => maskBytes.DATAB
Bus.wr_data[12] => maskBytes.DATAB
Bus.wr_data[13] => maskBytes.DATAB
Bus.wr_data[14] => maskBytes.DATAB
Bus.wr_data[15] => maskBytes.DATAB
Bus.wr_data[16] => maskBytes.DATAB
Bus.wr_data[17] => maskBytes.DATAB
Bus.wr_data[18] => maskBytes.DATAB
Bus.wr_data[19] => maskBytes.DATAB
Bus.wr_data[20] => maskBytes.DATAB
Bus.wr_data[21] => maskBytes.DATAB
Bus.wr_data[22] => maskBytes.DATAB
Bus.wr_data[23] => maskBytes.DATAB
Bus.wr_data[24] => ~NO_FANOUT~
Bus.wr_data[25] => ~NO_FANOUT~
Bus.wr_data[26] => ~NO_FANOUT~
Bus.wr_data[27] => ~NO_FANOUT~
Bus.wr_data[28] => ~NO_FANOUT~
Bus.wr_data[29] => ~NO_FANOUT~
Bus.wr_data[30] => ~NO_FANOUT~
Bus.wr_data[31] => ~NO_FANOUT~
Bus.wr_addr[0] => Decoder0.IN4
Bus.wr_addr[1] => Decoder0.IN3
Bus.wr_addr[2] => Decoder0.IN2
Bus.wr_addr[3] => Decoder0.IN1
Bus.wr_addr[4] => Decoder0.IN0
Bus.wr_addr[5] => Equal0.IN25
Bus.wr_addr[6] => Equal0.IN24
Bus.wr_addr[7] => Equal0.IN23
Bus.wr_addr[8] => Equal0.IN22
Bus.wr_addr[9] => Equal0.IN21
Bus.wr_addr[10] => Equal0.IN20
Bus.wr_addr[11] => Equal0.IN19
Bus.wr_addr[12] => Equal0.IN18
Bus.wr_addr[13] => Equal0.IN17
Bus.wr_addr[14] => Equal0.IN16
Bus.wr_addr[15] => Equal0.IN15
Bus.wr_addr[16] => Equal0.IN14
Bus.wr_addr[17] => Equal0.IN13
Bus.wr_addr[18] => Equal0.IN12
Bus.wr_addr[19] => Equal0.IN11
Bus.wr_addr[20] => Equal0.IN10
Bus.wr_addr[21] => Equal0.IN9
Bus.wr_addr[22] => Equal0.IN8
Bus.wr_addr[23] => Equal0.IN7
Bus.wr_addr[24] => Equal0.IN6
Bus.wr_addr[25] => Equal0.IN5
Bus.wr_addr[26] => Equal0.IN4
Bus.wr_addr[27] => Equal0.IN3
Bus.wr_addr[28] => Equal0.IN2
Bus.wr_addr[29] => Equal0.IN1
Bus.wr_addr[30] => Equal0.IN0
Bus.wr_addr[31] => Equal0.IN26
Bus.reset_n => en.OUTPUTSELECT
Bus.reset_n => x_in.OUTPUTSELECT
Bus.reset_n => x_in.OUTPUTSELECT
Bus.reset_n => x_in.OUTPUTSELECT
Bus.reset_n => x_in.OUTPUTSELECT
Bus.reset_n => x_in.OUTPUTSELECT
Bus.reset_n => x_in.OUTPUTSELECT
Bus.reset_n => x_in.OUTPUTSELECT
Bus.reset_n => x_in.OUTPUTSELECT
Bus.reset_n => x_in.OUTPUTSELECT
Bus.reset_n => x_in.OUTPUTSELECT
Bus.reset_n => y_in.OUTPUTSELECT
Bus.reset_n => y_in.OUTPUTSELECT
Bus.reset_n => y_in.OUTPUTSELECT
Bus.reset_n => y_in.OUTPUTSELECT
Bus.reset_n => y_in.OUTPUTSELECT
Bus.reset_n => y_in.OUTPUTSELECT
Bus.reset_n => y_in.OUTPUTSELECT
Bus.reset_n => y_in.OUTPUTSELECT
Bus.reset_n => y_in.OUTPUTSELECT
Bus.reset_n => p_in.OUTPUTSELECT
Bus.reset_n => p_in.OUTPUTSELECT
Bus.reset_n => p_in.OUTPUTSELECT
Bus.reset_n => p_in.OUTPUTSELECT
Bus.reset_n => p_in.OUTPUTSELECT
Bus.reset_n => p_in.OUTPUTSELECT
Bus.reset_n => p_in.OUTPUTSELECT
Bus.reset_n => p_in.OUTPUTSELECT
Bus.reset_n => twoBusCycle.OUTPUTSELECT
Bus.reset_n => wr_ready.OUTPUTSELECT
Bus.reset_n => rd_ready.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => rd_data.OUTPUTSELECT
Bus.reset_n => palette.OUTPUTSELECT
Bus.reset_n => vram.OUTPUTSELECT
Bus.clock => always4~60.CLK
Bus.clock => always4~0.CLK
Bus.clock => always4~1.CLK
Bus.clock => always4~2.CLK
Bus.clock => always4~3.CLK
Bus.clock => always4~4.CLK
Bus.clock => always4~5.CLK
Bus.clock => always4~6.CLK
Bus.clock => always4~7.CLK
Bus.clock => always4~8.CLK
Bus.clock => always4~9.CLK
Bus.clock => always4~10.CLK
Bus.clock => always4~11.CLK
Bus.clock => always4~12.CLK
Bus.clock => always4~13.CLK
Bus.clock => always4~14.CLK
Bus.clock => always4~15.CLK
Bus.clock => always4~16.CLK
Bus.clock => always4~17.CLK
Bus.clock => always4~18.CLK
Bus.clock => always4~19.CLK
Bus.clock => always4~20.CLK
Bus.clock => always4~21.CLK
Bus.clock => always4~22.CLK
Bus.clock => always4~23.CLK
Bus.clock => always4~24.CLK
Bus.clock => always4~25.CLK
Bus.clock => always4~26.CLK
Bus.clock => always4~27.CLK
Bus.clock => always4~28.CLK
Bus.clock => always4~29.CLK
Bus.clock => always4~30.CLK
Bus.clock => always4~31.CLK
Bus.clock => always4~32.CLK
Bus.clock => always4~33.CLK
Bus.clock => always4~34.CLK
Bus.clock => always4~35.CLK
Bus.clock => always4~36.CLK
Bus.clock => always4~37.CLK
Bus.clock => always4~38.CLK
Bus.clock => always4~39.CLK
Bus.clock => always4~40.CLK
Bus.clock => always4~41.CLK
Bus.clock => always4~42.CLK
Bus.clock => always4~43.CLK
Bus.clock => always4~44.CLK
Bus.clock => always4~45.CLK
Bus.clock => always4~46.CLK
Bus.clock => always4~47.CLK
Bus.clock => always4~48.CLK
Bus.clock => always4~49.CLK
Bus.clock => always4~50.CLK
Bus.clock => always4~51.CLK
Bus.clock => always4~52.CLK
Bus.clock => always4~53.CLK
Bus.clock => always4~54.CLK
Bus.clock => always4~55.CLK
Bus.clock => always4~56.CLK
Bus.clock => always4~57.CLK
Bus.clock => always4~58.CLK
Bus.clock => always4~59.CLK
Bus.clock => Bus.rd_data[0]~reg0.CLK
Bus.clock => Bus.rd_data[1]~reg0.CLK
Bus.clock => Bus.rd_data[2]~reg0.CLK
Bus.clock => Bus.rd_data[3]~reg0.CLK
Bus.clock => Bus.rd_data[4]~reg0.CLK
Bus.clock => Bus.rd_data[5]~reg0.CLK
Bus.clock => Bus.rd_data[6]~reg0.CLK
Bus.clock => Bus.rd_data[7]~reg0.CLK
Bus.clock => Bus.rd_data[8]~reg0.CLK
Bus.clock => Bus.rd_data[9]~reg0.CLK
Bus.clock => Bus.rd_data[10]~reg0.CLK
Bus.clock => Bus.rd_data[11]~reg0.CLK
Bus.clock => Bus.rd_data[12]~reg0.CLK
Bus.clock => Bus.rd_data[13]~reg0.CLK
Bus.clock => Bus.rd_data[14]~reg0.CLK
Bus.clock => Bus.rd_data[15]~reg0.CLK
Bus.clock => Bus.rd_data[16]~reg0.CLK
Bus.clock => Bus.rd_data[17]~reg0.CLK
Bus.clock => Bus.rd_data[18]~reg0.CLK
Bus.clock => Bus.rd_data[19]~reg0.CLK
Bus.clock => Bus.rd_data[20]~reg0.CLK
Bus.clock => Bus.rd_data[21]~reg0.CLK
Bus.clock => Bus.rd_data[22]~reg0.CLK
Bus.clock => Bus.rd_data[23]~reg0.CLK
Bus.clock => Bus.rd_data[24]~reg0.CLK
Bus.clock => Bus.rd_data[25]~reg0.CLK
Bus.clock => Bus.rd_data[26]~reg0.CLK
Bus.clock => Bus.rd_data[27]~reg0.CLK
Bus.clock => Bus.rd_data[28]~reg0.CLK
Bus.clock => Bus.rd_data[29]~reg0.CLK
Bus.clock => Bus.rd_data[30]~reg0.CLK
Bus.clock => Bus.rd_data[31]~reg0.CLK
Bus.clock => Bus.rd_ready~reg0.CLK
Bus.clock => Bus.wr_ready~reg0.CLK
Bus.clock => twoBusCycle.CLK
Bus.clock => p_in[0].CLK
Bus.clock => p_in[1].CLK
Bus.clock => p_in[2].CLK
Bus.clock => p_in[3].CLK
Bus.clock => p_in[4].CLK
Bus.clock => p_in[5].CLK
Bus.clock => p_in[6].CLK
Bus.clock => p_in[7].CLK
Bus.clock => y_in[0].CLK
Bus.clock => y_in[1].CLK
Bus.clock => y_in[2].CLK
Bus.clock => y_in[3].CLK
Bus.clock => y_in[4].CLK
Bus.clock => y_in[5].CLK
Bus.clock => y_in[6].CLK
Bus.clock => y_in[7].CLK
Bus.clock => y_in[8].CLK
Bus.clock => x_in[0].CLK
Bus.clock => x_in[1].CLK
Bus.clock => x_in[2].CLK
Bus.clock => x_in[3].CLK
Bus.clock => x_in[4].CLK
Bus.clock => x_in[5].CLK
Bus.clock => x_in[6].CLK
Bus.clock => x_in[7].CLK
Bus.clock => x_in[8].CLK
Bus.clock => x_in[9].CLK
Bus.clock => en.CLK
Bus.clock => palette_out_bus[0].CLK
Bus.clock => palette_out_bus[1].CLK
Bus.clock => palette_out_bus[2].CLK
Bus.clock => palette_out_bus[3].CLK
Bus.clock => palette_out_bus[4].CLK
Bus.clock => palette_out_bus[5].CLK
Bus.clock => palette_out_bus[6].CLK
Bus.clock => palette_out_bus[7].CLK
Bus.clock => palette_out_bus[8].CLK
Bus.clock => palette_out_bus[9].CLK
Bus.clock => palette_out_bus[10].CLK
Bus.clock => palette_out_bus[11].CLK
Bus.clock => palette_out_bus[12].CLK
Bus.clock => palette_out_bus[13].CLK
Bus.clock => palette_out_bus[14].CLK
Bus.clock => palette_out_bus[15].CLK
Bus.clock => palette_out_bus[16].CLK
Bus.clock => palette_out_bus[17].CLK
Bus.clock => palette_out_bus[18].CLK
Bus.clock => palette_out_bus[19].CLK
Bus.clock => palette_out_bus[20].CLK
Bus.clock => palette_out_bus[21].CLK
Bus.clock => palette_out_bus[22].CLK
Bus.clock => palette_out_bus[23].CLK
Bus.clock => vram_out_bus[0].CLK
Bus.clock => vram_out_bus[1].CLK
Bus.clock => vram_out_bus[2].CLK
Bus.clock => vram_out_bus[3].CLK
Bus.clock => vram_out_bus[4].CLK
Bus.clock => vram_out_bus[5].CLK
Bus.clock => vram_out_bus[6].CLK
Bus.clock => vram_out_bus[7].CLK
Bus.clock => scanline_s2[0].CLK
Bus.clock => scanline_s2[1].CLK
Bus.clock => scanline_s2[2].CLK
Bus.clock => scanline_s2[3].CLK
Bus.clock => scanline_s2[4].CLK
Bus.clock => scanline_s2[5].CLK
Bus.clock => scanline_s2[6].CLK
Bus.clock => scanline_s2[7].CLK
Bus.clock => scanline_s2[8].CLK
Bus.clock => scanline_s1[0].CLK
Bus.clock => scanline_s1[1].CLK
Bus.clock => scanline_s1[2].CLK
Bus.clock => scanline_s1[3].CLK
Bus.clock => scanline_s1[4].CLK
Bus.clock => scanline_s1[5].CLK
Bus.clock => scanline_s1[6].CLK
Bus.clock => scanline_s1[7].CLK
Bus.clock => scanline_s1[8].CLK
Bus.clock => vram.CLK0
Bus.clock => palette.CLK0
VGA_IF.VGA_VS <= VGA_IF.VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_HS <= VGA_IF.VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_BLANK_N <= VGA_IF.VGA_BLANK_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_SYNC_N <= VGA_IF.VGA_SYNC_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_CLK <= IP_VGA_PLL_Altera:pll.outclk_0
VGA_IF.VGA_B[0] <= VGA_IF.VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_B[1] <= VGA_IF.VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_B[2] <= VGA_IF.VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_B[3] <= VGA_IF.VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_B[4] <= VGA_IF.VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_B[5] <= VGA_IF.VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_B[6] <= VGA_IF.VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_B[7] <= VGA_IF.VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_G[0] <= VGA_IF.VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_G[1] <= VGA_IF.VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_G[2] <= VGA_IF.VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_G[3] <= VGA_IF.VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_G[4] <= VGA_IF.VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_G[5] <= VGA_IF.VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_G[6] <= VGA_IF.VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_G[7] <= VGA_IF.VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_R[0] <= VGA_IF.VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_R[1] <= VGA_IF.VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_R[2] <= VGA_IF.VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_R[3] <= VGA_IF.VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_R[4] <= VGA_IF.VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_R[5] <= VGA_IF.VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_R[6] <= VGA_IF.VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.VGA_R[7] <= VGA_IF.VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_IF.CLOCK_50 => IP_VGA_PLL_Altera:pll.refclk


|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller
USER_IF.rd_ready => always10.IN1
USER_IF.rd_data[0] => user_rddata_latch.DATAB
USER_IF.rd_data[1] => user_rddata_latch.DATAB
USER_IF.rd_data[2] => user_rddata_latch.DATAB
USER_IF.rd_data[3] => user_rddata_latch.DATAB
USER_IF.rd_data[4] => user_rddata_latch.DATAB
USER_IF.rd_data[5] => user_rddata_latch.DATAB
USER_IF.rd_data[6] => user_rddata_latch.DATAB
USER_IF.rd_data[7] => user_rddata_latch.DATAB
USER_IF.rd_data[8] => user_rddata_latch.DATAB
USER_IF.rd_data[9] => user_rddata_latch.DATAB
USER_IF.rd_data[10] => user_rddata_latch.DATAB
USER_IF.rd_data[11] => user_rddata_latch.DATAB
USER_IF.rd_data[12] => user_rddata_latch.DATAB
USER_IF.rd_data[13] => user_rddata_latch.DATAB
USER_IF.rd_data[14] => user_rddata_latch.DATAB
USER_IF.rd_data[15] => user_rddata_latch.DATAB
USER_IF.rd_data[16] => user_rddata_latch.DATAB
USER_IF.rd_data[17] => user_rddata_latch.DATAB
USER_IF.rd_data[18] => user_rddata_latch.DATAB
USER_IF.rd_data[19] => user_rddata_latch.DATAB
USER_IF.rd_data[20] => user_rddata_latch.DATAB
USER_IF.rd_data[21] => user_rddata_latch.DATAB
USER_IF.rd_data[22] => user_rddata_latch.DATAB
USER_IF.rd_data[23] => user_rddata_latch.DATAB
USER_IF.rd_data[24] => user_rddata_latch.DATAB
USER_IF.rd_data[25] => user_rddata_latch.DATAB
USER_IF.rd_data[26] => user_rddata_latch.DATAB
USER_IF.rd_data[27] => user_rddata_latch.DATAB
USER_IF.rd_data[28] => user_rddata_latch.DATAB
USER_IF.rd_data[29] => user_rddata_latch.DATAB
USER_IF.rd_data[30] => user_rddata_latch.DATAB
USER_IF.rd_data[31] => user_rddata_latch.DATAB
USER_IF.rd_byteEn[0] <= <VCC>
USER_IF.rd_byteEn[1] <= <VCC>
USER_IF.rd_byteEn[2] <= <VCC>
USER_IF.rd_byteEn[3] <= <VCC>
USER_IF.rd_valid <= USER_IF.rd_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[0] <= araddr_latch[0].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[1] <= araddr_latch[1].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[2] <= araddr_latch[2].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[3] <= araddr_latch[3].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[4] <= araddr_latch[4].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[5] <= araddr_latch[5].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[6] <= araddr_latch[6].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[7] <= araddr_latch[7].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[8] <= araddr_latch[8].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[9] <= araddr_latch[9].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[10] <= araddr_latch[10].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[11] <= araddr_latch[11].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[12] <= araddr_latch[12].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[13] <= araddr_latch[13].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[14] <= araddr_latch[14].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[15] <= araddr_latch[15].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[16] <= araddr_latch[16].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[17] <= araddr_latch[17].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[18] <= araddr_latch[18].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[19] <= araddr_latch[19].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[20] <= araddr_latch[20].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[21] <= araddr_latch[21].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[22] <= araddr_latch[22].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[23] <= araddr_latch[23].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[24] <= araddr_latch[24].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[25] <= araddr_latch[25].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[26] <= araddr_latch[26].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[27] <= araddr_latch[27].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[28] <= araddr_latch[28].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[29] <= araddr_latch[29].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[30] <= araddr_latch[30].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[31] <= araddr_latch[31].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_ready => always6.IN1
USER_IF.wr_byteEn[0] <= wstrb_latch[0].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_byteEn[1] <= wstrb_latch[1].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_byteEn[2] <= wstrb_latch[2].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_byteEn[3] <= wstrb_latch[3].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_valid <= USER_IF.wr_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[0] <= wdata_latch[0].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[1] <= wdata_latch[1].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[2] <= wdata_latch[2].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[3] <= wdata_latch[3].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[4] <= wdata_latch[4].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[5] <= wdata_latch[5].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[6] <= wdata_latch[6].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[7] <= wdata_latch[7].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[8] <= wdata_latch[8].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[9] <= wdata_latch[9].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[10] <= wdata_latch[10].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[11] <= wdata_latch[11].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[12] <= wdata_latch[12].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[13] <= wdata_latch[13].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[14] <= wdata_latch[14].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[15] <= wdata_latch[15].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[16] <= wdata_latch[16].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[17] <= wdata_latch[17].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[18] <= wdata_latch[18].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[19] <= wdata_latch[19].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[20] <= wdata_latch[20].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[21] <= wdata_latch[21].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[22] <= wdata_latch[22].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[23] <= wdata_latch[23].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[24] <= wdata_latch[24].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[25] <= wdata_latch[25].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[26] <= wdata_latch[26].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[27] <= wdata_latch[27].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[28] <= wdata_latch[28].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[29] <= wdata_latch[29].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[30] <= wdata_latch[30].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[31] <= wdata_latch[31].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[0] <= awaddr_latch[0].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[1] <= awaddr_latch[1].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[2] <= awaddr_latch[2].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[3] <= awaddr_latch[3].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[4] <= awaddr_latch[4].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[5] <= awaddr_latch[5].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[6] <= awaddr_latch[6].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[7] <= awaddr_latch[7].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[8] <= awaddr_latch[8].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[9] <= awaddr_latch[9].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[10] <= awaddr_latch[10].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[11] <= awaddr_latch[11].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[12] <= awaddr_latch[12].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[13] <= awaddr_latch[13].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[14] <= awaddr_latch[14].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[15] <= awaddr_latch[15].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[16] <= awaddr_latch[16].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[17] <= awaddr_latch[17].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[18] <= awaddr_latch[18].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[19] <= awaddr_latch[19].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[20] <= awaddr_latch[20].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[21] <= awaddr_latch[21].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[22] <= awaddr_latch[22].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[23] <= awaddr_latch[23].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[24] <= awaddr_latch[24].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[25] <= awaddr_latch[25].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[26] <= awaddr_latch[26].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[27] <= awaddr_latch[27].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[28] <= awaddr_latch[28].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[29] <= awaddr_latch[29].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[30] <= awaddr_latch[30].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[31] <= awaddr_latch[31].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.reset_n <= AXI_IF.ARESETn[0].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.clock <= AXI_IF.ACLK[0].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RID[0] <= arid_latch[0].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RREADY[0] => always12.IN1
AXI_IF.RREADY[0] => always13.IN1
AXI_IF.RVALID[0] <= AXI_IF.RVALID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RRESP[0] <= <GND>
AXI_IF.RRESP[1] <= <GND>
AXI_IF.RDATA[0] <= user_rddata_latch[0].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[1] <= user_rddata_latch[1].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[2] <= user_rddata_latch[2].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[3] <= user_rddata_latch[3].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[4] <= user_rddata_latch[4].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[5] <= user_rddata_latch[5].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[6] <= user_rddata_latch[6].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[7] <= user_rddata_latch[7].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[8] <= user_rddata_latch[8].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[9] <= user_rddata_latch[9].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[10] <= user_rddata_latch[10].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[11] <= user_rddata_latch[11].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[12] <= user_rddata_latch[12].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[13] <= user_rddata_latch[13].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[14] <= user_rddata_latch[14].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[15] <= user_rddata_latch[15].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[16] <= user_rddata_latch[16].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[17] <= user_rddata_latch[17].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[18] <= user_rddata_latch[18].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[19] <= user_rddata_latch[19].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[20] <= user_rddata_latch[20].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[21] <= user_rddata_latch[21].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[22] <= user_rddata_latch[22].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[23] <= user_rddata_latch[23].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[24] <= user_rddata_latch[24].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[25] <= user_rddata_latch[25].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[26] <= user_rddata_latch[26].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[27] <= user_rddata_latch[27].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[28] <= user_rddata_latch[28].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[29] <= user_rddata_latch[29].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[30] <= user_rddata_latch[30].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[31] <= user_rddata_latch[31].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARID[0] => arid_latch.DATAB
AXI_IF.ARSIZE[0] => ~NO_FANOUT~
AXI_IF.ARSIZE[1] => ~NO_FANOUT~
AXI_IF.ARSIZE[2] => ~NO_FANOUT~
AXI_IF.ARREADY[0] <= AXI_IF.ARREADY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARVALID[0] => always9.IN1
AXI_IF.ARPROT[0] => ~NO_FANOUT~
AXI_IF.ARPROT[1] => ~NO_FANOUT~
AXI_IF.ARPROT[2] => ~NO_FANOUT~
AXI_IF.ARADDR[0] => araddr_latch.DATAB
AXI_IF.ARADDR[1] => araddr_latch.DATAB
AXI_IF.ARADDR[2] => araddr_latch.DATAB
AXI_IF.ARADDR[3] => araddr_latch.DATAB
AXI_IF.ARADDR[4] => araddr_latch.DATAB
AXI_IF.ARADDR[5] => araddr_latch.DATAB
AXI_IF.ARADDR[6] => araddr_latch.DATAB
AXI_IF.ARADDR[7] => araddr_latch.DATAB
AXI_IF.ARADDR[8] => araddr_latch.DATAB
AXI_IF.ARADDR[9] => araddr_latch.DATAB
AXI_IF.ARADDR[10] => araddr_latch.DATAB
AXI_IF.ARADDR[11] => araddr_latch.DATAB
AXI_IF.ARADDR[12] => araddr_latch.DATAB
AXI_IF.ARADDR[13] => araddr_latch.DATAB
AXI_IF.ARADDR[14] => araddr_latch.DATAB
AXI_IF.ARADDR[15] => araddr_latch.DATAB
AXI_IF.ARADDR[16] => araddr_latch.DATAB
AXI_IF.ARADDR[17] => araddr_latch.DATAB
AXI_IF.ARADDR[18] => araddr_latch.DATAB
AXI_IF.ARADDR[19] => araddr_latch.DATAB
AXI_IF.ARADDR[20] => araddr_latch.DATAB
AXI_IF.ARADDR[21] => araddr_latch.DATAB
AXI_IF.ARADDR[22] => araddr_latch.DATAB
AXI_IF.ARADDR[23] => araddr_latch.DATAB
AXI_IF.ARADDR[24] => araddr_latch.DATAB
AXI_IF.ARADDR[25] => araddr_latch.DATAB
AXI_IF.ARADDR[26] => araddr_latch.DATAB
AXI_IF.ARADDR[27] => araddr_latch.DATAB
AXI_IF.ARADDR[28] => araddr_latch.DATAB
AXI_IF.ARADDR[29] => araddr_latch.DATAB
AXI_IF.ARADDR[30] => araddr_latch.DATAB
AXI_IF.ARADDR[31] => araddr_latch.DATAB
AXI_IF.BID[0] <= awid_latch[0].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.BREADY[0] => always5.IN1
AXI_IF.BREADY[0] => always7.IN1
AXI_IF.BVALID[0] <= AXI_IF.BVALID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.BRESP[0] <= <GND>
AXI_IF.BRESP[1] <= <GND>
AXI_IF.WREADY[0] <= AXI_IF.WREADY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WVALID[0] => always4.IN1
AXI_IF.WSTRB[0] => wstrb_latch.DATAB
AXI_IF.WSTRB[1] => wstrb_latch.DATAB
AXI_IF.WSTRB[2] => wstrb_latch.DATAB
AXI_IF.WSTRB[3] => wstrb_latch.DATAB
AXI_IF.WDATA[0] => wdata_latch.DATAB
AXI_IF.WDATA[1] => wdata_latch.DATAB
AXI_IF.WDATA[2] => wdata_latch.DATAB
AXI_IF.WDATA[3] => wdata_latch.DATAB
AXI_IF.WDATA[4] => wdata_latch.DATAB
AXI_IF.WDATA[5] => wdata_latch.DATAB
AXI_IF.WDATA[6] => wdata_latch.DATAB
AXI_IF.WDATA[7] => wdata_latch.DATAB
AXI_IF.WDATA[8] => wdata_latch.DATAB
AXI_IF.WDATA[9] => wdata_latch.DATAB
AXI_IF.WDATA[10] => wdata_latch.DATAB
AXI_IF.WDATA[11] => wdata_latch.DATAB
AXI_IF.WDATA[12] => wdata_latch.DATAB
AXI_IF.WDATA[13] => wdata_latch.DATAB
AXI_IF.WDATA[14] => wdata_latch.DATAB
AXI_IF.WDATA[15] => wdata_latch.DATAB
AXI_IF.WDATA[16] => wdata_latch.DATAB
AXI_IF.WDATA[17] => wdata_latch.DATAB
AXI_IF.WDATA[18] => wdata_latch.DATAB
AXI_IF.WDATA[19] => wdata_latch.DATAB
AXI_IF.WDATA[20] => wdata_latch.DATAB
AXI_IF.WDATA[21] => wdata_latch.DATAB
AXI_IF.WDATA[22] => wdata_latch.DATAB
AXI_IF.WDATA[23] => wdata_latch.DATAB
AXI_IF.WDATA[24] => wdata_latch.DATAB
AXI_IF.WDATA[25] => wdata_latch.DATAB
AXI_IF.WDATA[26] => wdata_latch.DATAB
AXI_IF.WDATA[27] => wdata_latch.DATAB
AXI_IF.WDATA[28] => wdata_latch.DATAB
AXI_IF.WDATA[29] => wdata_latch.DATAB
AXI_IF.WDATA[30] => wdata_latch.DATAB
AXI_IF.WDATA[31] => wdata_latch.DATAB
AXI_IF.AWID[0] => awid_latch.DATAB
AXI_IF.AWSIZE[0] => ~NO_FANOUT~
AXI_IF.AWSIZE[1] => ~NO_FANOUT~
AXI_IF.AWSIZE[2] => ~NO_FANOUT~
AXI_IF.AWREADY[0] <= AXI_IF.AWREADY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWVALID[0] => always2.IN1
AXI_IF.AWPROT[0] => ~NO_FANOUT~
AXI_IF.AWPROT[1] => ~NO_FANOUT~
AXI_IF.AWPROT[2] => ~NO_FANOUT~
AXI_IF.AWADDR[0] => awaddr_latch.DATAB
AXI_IF.AWADDR[1] => awaddr_latch.DATAB
AXI_IF.AWADDR[2] => awaddr_latch.DATAB
AXI_IF.AWADDR[3] => awaddr_latch.DATAB
AXI_IF.AWADDR[4] => awaddr_latch.DATAB
AXI_IF.AWADDR[5] => awaddr_latch.DATAB
AXI_IF.AWADDR[6] => awaddr_latch.DATAB
AXI_IF.AWADDR[7] => awaddr_latch.DATAB
AXI_IF.AWADDR[8] => awaddr_latch.DATAB
AXI_IF.AWADDR[9] => awaddr_latch.DATAB
AXI_IF.AWADDR[10] => awaddr_latch.DATAB
AXI_IF.AWADDR[11] => awaddr_latch.DATAB
AXI_IF.AWADDR[12] => awaddr_latch.DATAB
AXI_IF.AWADDR[13] => awaddr_latch.DATAB
AXI_IF.AWADDR[14] => awaddr_latch.DATAB
AXI_IF.AWADDR[15] => awaddr_latch.DATAB
AXI_IF.AWADDR[16] => awaddr_latch.DATAB
AXI_IF.AWADDR[17] => awaddr_latch.DATAB
AXI_IF.AWADDR[18] => awaddr_latch.DATAB
AXI_IF.AWADDR[19] => awaddr_latch.DATAB
AXI_IF.AWADDR[20] => awaddr_latch.DATAB
AXI_IF.AWADDR[21] => awaddr_latch.DATAB
AXI_IF.AWADDR[22] => awaddr_latch.DATAB
AXI_IF.AWADDR[23] => awaddr_latch.DATAB
AXI_IF.AWADDR[24] => awaddr_latch.DATAB
AXI_IF.AWADDR[25] => awaddr_latch.DATAB
AXI_IF.AWADDR[26] => awaddr_latch.DATAB
AXI_IF.AWADDR[27] => awaddr_latch.DATAB
AXI_IF.AWADDR[28] => awaddr_latch.DATAB
AXI_IF.AWADDR[29] => awaddr_latch.DATAB
AXI_IF.AWADDR[30] => awaddr_latch.DATAB
AXI_IF.AWADDR[31] => awaddr_latch.DATAB
AXI_IF.ARESETn[0] => reset_latch.DATAIN
AXI_IF.ARESETn[0] => AWREADY.OUTPUTSELECT
AXI_IF.ARESETn[0] => WREADY.OUTPUTSELECT
AXI_IF.ARESETn[0] => BVALID.OUTPUTSELECT
AXI_IF.ARESETn[0] => wr_valid.OUTPUTSELECT
AXI_IF.ARESETn[0] => ARREADY.OUTPUTSELECT
AXI_IF.ARESETn[0] => rd_valid.OUTPUTSELECT
AXI_IF.ARESETn[0] => RVALID.OUTPUTSELECT
AXI_IF.ARESETn[0] => USER_IF.reset_n.DATAIN
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wstrb_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wstrb_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wstrb_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wstrb_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awid_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => arid_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => read_address_latched.OUTPUTSELECT
AXI_IF.ARESETn[0] => read_user_handshake_done.OUTPUTSELECT
AXI_IF.ARESETn[0] => read_done.OUTPUTSELECT
AXI_IF.ARESETn[0] => write_address_latched.OUTPUTSELECT
AXI_IF.ARESETn[0] => write_data_latched.OUTPUTSELECT
AXI_IF.ARESETn[0] => write_user_handshake_done.OUTPUTSELECT
AXI_IF.ARESETn[0] => write_done.OUTPUTSELECT
AXI_IF.ACLK[0] => read_done.CLK
AXI_IF.ACLK[0] => read_user_handshake_done.CLK
AXI_IF.ACLK[0] => read_address_latched.CLK
AXI_IF.ACLK[0] => AXI_IF.RVALID[0]~reg0.CLK
AXI_IF.ACLK[0] => user_rddata_latch[0].CLK
AXI_IF.ACLK[0] => user_rddata_latch[1].CLK
AXI_IF.ACLK[0] => user_rddata_latch[2].CLK
AXI_IF.ACLK[0] => user_rddata_latch[3].CLK
AXI_IF.ACLK[0] => user_rddata_latch[4].CLK
AXI_IF.ACLK[0] => user_rddata_latch[5].CLK
AXI_IF.ACLK[0] => user_rddata_latch[6].CLK
AXI_IF.ACLK[0] => user_rddata_latch[7].CLK
AXI_IF.ACLK[0] => user_rddata_latch[8].CLK
AXI_IF.ACLK[0] => user_rddata_latch[9].CLK
AXI_IF.ACLK[0] => user_rddata_latch[10].CLK
AXI_IF.ACLK[0] => user_rddata_latch[11].CLK
AXI_IF.ACLK[0] => user_rddata_latch[12].CLK
AXI_IF.ACLK[0] => user_rddata_latch[13].CLK
AXI_IF.ACLK[0] => user_rddata_latch[14].CLK
AXI_IF.ACLK[0] => user_rddata_latch[15].CLK
AXI_IF.ACLK[0] => user_rddata_latch[16].CLK
AXI_IF.ACLK[0] => user_rddata_latch[17].CLK
AXI_IF.ACLK[0] => user_rddata_latch[18].CLK
AXI_IF.ACLK[0] => user_rddata_latch[19].CLK
AXI_IF.ACLK[0] => user_rddata_latch[20].CLK
AXI_IF.ACLK[0] => user_rddata_latch[21].CLK
AXI_IF.ACLK[0] => user_rddata_latch[22].CLK
AXI_IF.ACLK[0] => user_rddata_latch[23].CLK
AXI_IF.ACLK[0] => user_rddata_latch[24].CLK
AXI_IF.ACLK[0] => user_rddata_latch[25].CLK
AXI_IF.ACLK[0] => user_rddata_latch[26].CLK
AXI_IF.ACLK[0] => user_rddata_latch[27].CLK
AXI_IF.ACLK[0] => user_rddata_latch[28].CLK
AXI_IF.ACLK[0] => user_rddata_latch[29].CLK
AXI_IF.ACLK[0] => user_rddata_latch[30].CLK
AXI_IF.ACLK[0] => user_rddata_latch[31].CLK
AXI_IF.ACLK[0] => USER_IF.rd_valid~reg0.CLK
AXI_IF.ACLK[0] => arid_latch[0].CLK
AXI_IF.ACLK[0] => araddr_latch[0].CLK
AXI_IF.ACLK[0] => araddr_latch[1].CLK
AXI_IF.ACLK[0] => araddr_latch[2].CLK
AXI_IF.ACLK[0] => araddr_latch[3].CLK
AXI_IF.ACLK[0] => araddr_latch[4].CLK
AXI_IF.ACLK[0] => araddr_latch[5].CLK
AXI_IF.ACLK[0] => araddr_latch[6].CLK
AXI_IF.ACLK[0] => araddr_latch[7].CLK
AXI_IF.ACLK[0] => araddr_latch[8].CLK
AXI_IF.ACLK[0] => araddr_latch[9].CLK
AXI_IF.ACLK[0] => araddr_latch[10].CLK
AXI_IF.ACLK[0] => araddr_latch[11].CLK
AXI_IF.ACLK[0] => araddr_latch[12].CLK
AXI_IF.ACLK[0] => araddr_latch[13].CLK
AXI_IF.ACLK[0] => araddr_latch[14].CLK
AXI_IF.ACLK[0] => araddr_latch[15].CLK
AXI_IF.ACLK[0] => araddr_latch[16].CLK
AXI_IF.ACLK[0] => araddr_latch[17].CLK
AXI_IF.ACLK[0] => araddr_latch[18].CLK
AXI_IF.ACLK[0] => araddr_latch[19].CLK
AXI_IF.ACLK[0] => araddr_latch[20].CLK
AXI_IF.ACLK[0] => araddr_latch[21].CLK
AXI_IF.ACLK[0] => araddr_latch[22].CLK
AXI_IF.ACLK[0] => araddr_latch[23].CLK
AXI_IF.ACLK[0] => araddr_latch[24].CLK
AXI_IF.ACLK[0] => araddr_latch[25].CLK
AXI_IF.ACLK[0] => araddr_latch[26].CLK
AXI_IF.ACLK[0] => araddr_latch[27].CLK
AXI_IF.ACLK[0] => araddr_latch[28].CLK
AXI_IF.ACLK[0] => araddr_latch[29].CLK
AXI_IF.ACLK[0] => araddr_latch[30].CLK
AXI_IF.ACLK[0] => araddr_latch[31].CLK
AXI_IF.ACLK[0] => AXI_IF.ARREADY[0]~reg0.CLK
AXI_IF.ACLK[0] => write_done.CLK
AXI_IF.ACLK[0] => write_user_handshake_done.CLK
AXI_IF.ACLK[0] => write_data_latched.CLK
AXI_IF.ACLK[0] => write_address_latched.CLK
AXI_IF.ACLK[0] => USER_IF.wr_valid~reg0.CLK
AXI_IF.ACLK[0] => AXI_IF.BVALID[0]~reg0.CLK
AXI_IF.ACLK[0] => wstrb_latch[0].CLK
AXI_IF.ACLK[0] => wstrb_latch[1].CLK
AXI_IF.ACLK[0] => wstrb_latch[2].CLK
AXI_IF.ACLK[0] => wstrb_latch[3].CLK
AXI_IF.ACLK[0] => wdata_latch[0].CLK
AXI_IF.ACLK[0] => wdata_latch[1].CLK
AXI_IF.ACLK[0] => wdata_latch[2].CLK
AXI_IF.ACLK[0] => wdata_latch[3].CLK
AXI_IF.ACLK[0] => wdata_latch[4].CLK
AXI_IF.ACLK[0] => wdata_latch[5].CLK
AXI_IF.ACLK[0] => wdata_latch[6].CLK
AXI_IF.ACLK[0] => wdata_latch[7].CLK
AXI_IF.ACLK[0] => wdata_latch[8].CLK
AXI_IF.ACLK[0] => wdata_latch[9].CLK
AXI_IF.ACLK[0] => wdata_latch[10].CLK
AXI_IF.ACLK[0] => wdata_latch[11].CLK
AXI_IF.ACLK[0] => wdata_latch[12].CLK
AXI_IF.ACLK[0] => wdata_latch[13].CLK
AXI_IF.ACLK[0] => wdata_latch[14].CLK
AXI_IF.ACLK[0] => wdata_latch[15].CLK
AXI_IF.ACLK[0] => wdata_latch[16].CLK
AXI_IF.ACLK[0] => wdata_latch[17].CLK
AXI_IF.ACLK[0] => wdata_latch[18].CLK
AXI_IF.ACLK[0] => wdata_latch[19].CLK
AXI_IF.ACLK[0] => wdata_latch[20].CLK
AXI_IF.ACLK[0] => wdata_latch[21].CLK
AXI_IF.ACLK[0] => wdata_latch[22].CLK
AXI_IF.ACLK[0] => wdata_latch[23].CLK
AXI_IF.ACLK[0] => wdata_latch[24].CLK
AXI_IF.ACLK[0] => wdata_latch[25].CLK
AXI_IF.ACLK[0] => wdata_latch[26].CLK
AXI_IF.ACLK[0] => wdata_latch[27].CLK
AXI_IF.ACLK[0] => wdata_latch[28].CLK
AXI_IF.ACLK[0] => wdata_latch[29].CLK
AXI_IF.ACLK[0] => wdata_latch[30].CLK
AXI_IF.ACLK[0] => wdata_latch[31].CLK
AXI_IF.ACLK[0] => AXI_IF.WREADY[0]~reg0.CLK
AXI_IF.ACLK[0] => awid_latch[0].CLK
AXI_IF.ACLK[0] => awaddr_latch[0].CLK
AXI_IF.ACLK[0] => awaddr_latch[1].CLK
AXI_IF.ACLK[0] => awaddr_latch[2].CLK
AXI_IF.ACLK[0] => awaddr_latch[3].CLK
AXI_IF.ACLK[0] => awaddr_latch[4].CLK
AXI_IF.ACLK[0] => awaddr_latch[5].CLK
AXI_IF.ACLK[0] => awaddr_latch[6].CLK
AXI_IF.ACLK[0] => awaddr_latch[7].CLK
AXI_IF.ACLK[0] => awaddr_latch[8].CLK
AXI_IF.ACLK[0] => awaddr_latch[9].CLK
AXI_IF.ACLK[0] => awaddr_latch[10].CLK
AXI_IF.ACLK[0] => awaddr_latch[11].CLK
AXI_IF.ACLK[0] => awaddr_latch[12].CLK
AXI_IF.ACLK[0] => awaddr_latch[13].CLK
AXI_IF.ACLK[0] => awaddr_latch[14].CLK
AXI_IF.ACLK[0] => awaddr_latch[15].CLK
AXI_IF.ACLK[0] => awaddr_latch[16].CLK
AXI_IF.ACLK[0] => awaddr_latch[17].CLK
AXI_IF.ACLK[0] => awaddr_latch[18].CLK
AXI_IF.ACLK[0] => awaddr_latch[19].CLK
AXI_IF.ACLK[0] => awaddr_latch[20].CLK
AXI_IF.ACLK[0] => awaddr_latch[21].CLK
AXI_IF.ACLK[0] => awaddr_latch[22].CLK
AXI_IF.ACLK[0] => awaddr_latch[23].CLK
AXI_IF.ACLK[0] => awaddr_latch[24].CLK
AXI_IF.ACLK[0] => awaddr_latch[25].CLK
AXI_IF.ACLK[0] => awaddr_latch[26].CLK
AXI_IF.ACLK[0] => awaddr_latch[27].CLK
AXI_IF.ACLK[0] => awaddr_latch[28].CLK
AXI_IF.ACLK[0] => awaddr_latch[29].CLK
AXI_IF.ACLK[0] => awaddr_latch[30].CLK
AXI_IF.ACLK[0] => awaddr_latch[31].CLK
AXI_IF.ACLK[0] => AXI_IF.AWREADY[0]~reg0.CLK
AXI_IF.ACLK[0] => reset_latch.CLK
AXI_IF.ACLK[0] => USER_IF.clock.DATAIN


|top|AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller
USER_IF.rd_ready => always10.IN1
USER_IF.rd_data[0] => user_rddata_latch.DATAB
USER_IF.rd_data[1] => user_rddata_latch.DATAB
USER_IF.rd_data[2] => user_rddata_latch.DATAB
USER_IF.rd_data[3] => user_rddata_latch.DATAB
USER_IF.rd_data[4] => user_rddata_latch.DATAB
USER_IF.rd_data[5] => user_rddata_latch.DATAB
USER_IF.rd_data[6] => user_rddata_latch.DATAB
USER_IF.rd_data[7] => user_rddata_latch.DATAB
USER_IF.rd_data[8] => user_rddata_latch.DATAB
USER_IF.rd_data[9] => user_rddata_latch.DATAB
USER_IF.rd_data[10] => user_rddata_latch.DATAB
USER_IF.rd_data[11] => user_rddata_latch.DATAB
USER_IF.rd_data[12] => user_rddata_latch.DATAB
USER_IF.rd_data[13] => user_rddata_latch.DATAB
USER_IF.rd_data[14] => user_rddata_latch.DATAB
USER_IF.rd_data[15] => user_rddata_latch.DATAB
USER_IF.rd_data[16] => user_rddata_latch.DATAB
USER_IF.rd_data[17] => user_rddata_latch.DATAB
USER_IF.rd_data[18] => user_rddata_latch.DATAB
USER_IF.rd_data[19] => user_rddata_latch.DATAB
USER_IF.rd_data[20] => user_rddata_latch.DATAB
USER_IF.rd_data[21] => user_rddata_latch.DATAB
USER_IF.rd_data[22] => user_rddata_latch.DATAB
USER_IF.rd_data[23] => user_rddata_latch.DATAB
USER_IF.rd_data[24] => user_rddata_latch.DATAB
USER_IF.rd_data[25] => user_rddata_latch.DATAB
USER_IF.rd_data[26] => user_rddata_latch.DATAB
USER_IF.rd_data[27] => user_rddata_latch.DATAB
USER_IF.rd_data[28] => user_rddata_latch.DATAB
USER_IF.rd_data[29] => user_rddata_latch.DATAB
USER_IF.rd_data[30] => user_rddata_latch.DATAB
USER_IF.rd_data[31] => user_rddata_latch.DATAB
USER_IF.rd_byteEn[0] <= <VCC>
USER_IF.rd_byteEn[1] <= <VCC>
USER_IF.rd_byteEn[2] <= <VCC>
USER_IF.rd_byteEn[3] <= <VCC>
USER_IF.rd_valid <= USER_IF.rd_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[0] <= araddr_latch[0].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[1] <= araddr_latch[1].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[2] <= araddr_latch[2].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[3] <= araddr_latch[3].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[4] <= araddr_latch[4].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[5] <= araddr_latch[5].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[6] <= araddr_latch[6].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[7] <= araddr_latch[7].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[8] <= araddr_latch[8].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[9] <= araddr_latch[9].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[10] <= araddr_latch[10].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[11] <= araddr_latch[11].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[12] <= araddr_latch[12].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[13] <= araddr_latch[13].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[14] <= araddr_latch[14].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[15] <= araddr_latch[15].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[16] <= araddr_latch[16].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[17] <= araddr_latch[17].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[18] <= araddr_latch[18].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[19] <= araddr_latch[19].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[20] <= araddr_latch[20].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[21] <= araddr_latch[21].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[22] <= araddr_latch[22].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[23] <= araddr_latch[23].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[24] <= araddr_latch[24].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[25] <= araddr_latch[25].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[26] <= araddr_latch[26].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[27] <= araddr_latch[27].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[28] <= araddr_latch[28].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[29] <= araddr_latch[29].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[30] <= araddr_latch[30].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.rd_addr[31] <= araddr_latch[31].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_ready => always6.IN1
USER_IF.wr_byteEn[0] <= wstrb_latch[0].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_byteEn[1] <= wstrb_latch[1].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_byteEn[2] <= wstrb_latch[2].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_byteEn[3] <= wstrb_latch[3].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_valid <= USER_IF.wr_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[0] <= wdata_latch[0].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[1] <= wdata_latch[1].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[2] <= wdata_latch[2].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[3] <= wdata_latch[3].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[4] <= wdata_latch[4].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[5] <= wdata_latch[5].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[6] <= wdata_latch[6].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[7] <= wdata_latch[7].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[8] <= wdata_latch[8].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[9] <= wdata_latch[9].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[10] <= wdata_latch[10].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[11] <= wdata_latch[11].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[12] <= wdata_latch[12].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[13] <= wdata_latch[13].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[14] <= wdata_latch[14].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[15] <= wdata_latch[15].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[16] <= wdata_latch[16].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[17] <= wdata_latch[17].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[18] <= wdata_latch[18].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[19] <= wdata_latch[19].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[20] <= wdata_latch[20].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[21] <= wdata_latch[21].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[22] <= wdata_latch[22].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[23] <= wdata_latch[23].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[24] <= wdata_latch[24].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[25] <= wdata_latch[25].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[26] <= wdata_latch[26].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[27] <= wdata_latch[27].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[28] <= wdata_latch[28].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[29] <= wdata_latch[29].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[30] <= wdata_latch[30].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_data[31] <= wdata_latch[31].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[0] <= awaddr_latch[0].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[1] <= awaddr_latch[1].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[2] <= awaddr_latch[2].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[3] <= awaddr_latch[3].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[4] <= awaddr_latch[4].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[5] <= awaddr_latch[5].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[6] <= awaddr_latch[6].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[7] <= awaddr_latch[7].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[8] <= awaddr_latch[8].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[9] <= awaddr_latch[9].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[10] <= awaddr_latch[10].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[11] <= awaddr_latch[11].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[12] <= awaddr_latch[12].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[13] <= awaddr_latch[13].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[14] <= awaddr_latch[14].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[15] <= awaddr_latch[15].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[16] <= awaddr_latch[16].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[17] <= awaddr_latch[17].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[18] <= awaddr_latch[18].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[19] <= awaddr_latch[19].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[20] <= awaddr_latch[20].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[21] <= awaddr_latch[21].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[22] <= awaddr_latch[22].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[23] <= awaddr_latch[23].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[24] <= awaddr_latch[24].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[25] <= awaddr_latch[25].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[26] <= awaddr_latch[26].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[27] <= awaddr_latch[27].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[28] <= awaddr_latch[28].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[29] <= awaddr_latch[29].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[30] <= awaddr_latch[30].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.wr_addr[31] <= awaddr_latch[31].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.reset_n <= AXI_IF.ARESETn[0].DB_MAX_OUTPUT_PORT_TYPE
USER_IF.clock <= AXI_IF.ACLK[0].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RID[0] <= arid_latch[0].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RREADY[0] => always12.IN1
AXI_IF.RREADY[0] => always13.IN1
AXI_IF.RVALID[0] <= AXI_IF.RVALID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RRESP[0] <= <GND>
AXI_IF.RRESP[1] <= <GND>
AXI_IF.RDATA[0] <= user_rddata_latch[0].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[1] <= user_rddata_latch[1].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[2] <= user_rddata_latch[2].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[3] <= user_rddata_latch[3].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[4] <= user_rddata_latch[4].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[5] <= user_rddata_latch[5].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[6] <= user_rddata_latch[6].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[7] <= user_rddata_latch[7].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[8] <= user_rddata_latch[8].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[9] <= user_rddata_latch[9].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[10] <= user_rddata_latch[10].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[11] <= user_rddata_latch[11].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[12] <= user_rddata_latch[12].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[13] <= user_rddata_latch[13].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[14] <= user_rddata_latch[14].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[15] <= user_rddata_latch[15].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[16] <= user_rddata_latch[16].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[17] <= user_rddata_latch[17].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[18] <= user_rddata_latch[18].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[19] <= user_rddata_latch[19].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[20] <= user_rddata_latch[20].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[21] <= user_rddata_latch[21].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[22] <= user_rddata_latch[22].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[23] <= user_rddata_latch[23].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[24] <= user_rddata_latch[24].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[25] <= user_rddata_latch[25].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[26] <= user_rddata_latch[26].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[27] <= user_rddata_latch[27].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[28] <= user_rddata_latch[28].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[29] <= user_rddata_latch[29].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[30] <= user_rddata_latch[30].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.RDATA[31] <= user_rddata_latch[31].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARID[0] => arid_latch.DATAB
AXI_IF.ARSIZE[0] => ~NO_FANOUT~
AXI_IF.ARSIZE[1] => ~NO_FANOUT~
AXI_IF.ARSIZE[2] => ~NO_FANOUT~
AXI_IF.ARREADY[0] <= AXI_IF.ARREADY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.ARVALID[0] => always9.IN1
AXI_IF.ARPROT[0] => ~NO_FANOUT~
AXI_IF.ARPROT[1] => ~NO_FANOUT~
AXI_IF.ARPROT[2] => ~NO_FANOUT~
AXI_IF.ARADDR[0] => araddr_latch.DATAB
AXI_IF.ARADDR[1] => araddr_latch.DATAB
AXI_IF.ARADDR[2] => araddr_latch.DATAB
AXI_IF.ARADDR[3] => araddr_latch.DATAB
AXI_IF.ARADDR[4] => araddr_latch.DATAB
AXI_IF.ARADDR[5] => araddr_latch.DATAB
AXI_IF.ARADDR[6] => araddr_latch.DATAB
AXI_IF.ARADDR[7] => araddr_latch.DATAB
AXI_IF.ARADDR[8] => araddr_latch.DATAB
AXI_IF.ARADDR[9] => araddr_latch.DATAB
AXI_IF.ARADDR[10] => araddr_latch.DATAB
AXI_IF.ARADDR[11] => araddr_latch.DATAB
AXI_IF.ARADDR[12] => araddr_latch.DATAB
AXI_IF.ARADDR[13] => araddr_latch.DATAB
AXI_IF.ARADDR[14] => araddr_latch.DATAB
AXI_IF.ARADDR[15] => araddr_latch.DATAB
AXI_IF.ARADDR[16] => araddr_latch.DATAB
AXI_IF.ARADDR[17] => araddr_latch.DATAB
AXI_IF.ARADDR[18] => araddr_latch.DATAB
AXI_IF.ARADDR[19] => araddr_latch.DATAB
AXI_IF.ARADDR[20] => araddr_latch.DATAB
AXI_IF.ARADDR[21] => araddr_latch.DATAB
AXI_IF.ARADDR[22] => araddr_latch.DATAB
AXI_IF.ARADDR[23] => araddr_latch.DATAB
AXI_IF.ARADDR[24] => araddr_latch.DATAB
AXI_IF.ARADDR[25] => araddr_latch.DATAB
AXI_IF.ARADDR[26] => araddr_latch.DATAB
AXI_IF.ARADDR[27] => araddr_latch.DATAB
AXI_IF.ARADDR[28] => araddr_latch.DATAB
AXI_IF.ARADDR[29] => araddr_latch.DATAB
AXI_IF.ARADDR[30] => araddr_latch.DATAB
AXI_IF.ARADDR[31] => araddr_latch.DATAB
AXI_IF.BID[0] <= awid_latch[0].DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.BREADY[0] => always5.IN1
AXI_IF.BREADY[0] => always7.IN1
AXI_IF.BVALID[0] <= AXI_IF.BVALID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.BRESP[0] <= <GND>
AXI_IF.BRESP[1] <= <GND>
AXI_IF.WREADY[0] <= AXI_IF.WREADY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.WVALID[0] => always4.IN1
AXI_IF.WSTRB[0] => wstrb_latch.DATAB
AXI_IF.WSTRB[1] => wstrb_latch.DATAB
AXI_IF.WSTRB[2] => wstrb_latch.DATAB
AXI_IF.WSTRB[3] => wstrb_latch.DATAB
AXI_IF.WDATA[0] => wdata_latch.DATAB
AXI_IF.WDATA[1] => wdata_latch.DATAB
AXI_IF.WDATA[2] => wdata_latch.DATAB
AXI_IF.WDATA[3] => wdata_latch.DATAB
AXI_IF.WDATA[4] => wdata_latch.DATAB
AXI_IF.WDATA[5] => wdata_latch.DATAB
AXI_IF.WDATA[6] => wdata_latch.DATAB
AXI_IF.WDATA[7] => wdata_latch.DATAB
AXI_IF.WDATA[8] => wdata_latch.DATAB
AXI_IF.WDATA[9] => wdata_latch.DATAB
AXI_IF.WDATA[10] => wdata_latch.DATAB
AXI_IF.WDATA[11] => wdata_latch.DATAB
AXI_IF.WDATA[12] => wdata_latch.DATAB
AXI_IF.WDATA[13] => wdata_latch.DATAB
AXI_IF.WDATA[14] => wdata_latch.DATAB
AXI_IF.WDATA[15] => wdata_latch.DATAB
AXI_IF.WDATA[16] => wdata_latch.DATAB
AXI_IF.WDATA[17] => wdata_latch.DATAB
AXI_IF.WDATA[18] => wdata_latch.DATAB
AXI_IF.WDATA[19] => wdata_latch.DATAB
AXI_IF.WDATA[20] => wdata_latch.DATAB
AXI_IF.WDATA[21] => wdata_latch.DATAB
AXI_IF.WDATA[22] => wdata_latch.DATAB
AXI_IF.WDATA[23] => wdata_latch.DATAB
AXI_IF.WDATA[24] => wdata_latch.DATAB
AXI_IF.WDATA[25] => wdata_latch.DATAB
AXI_IF.WDATA[26] => wdata_latch.DATAB
AXI_IF.WDATA[27] => wdata_latch.DATAB
AXI_IF.WDATA[28] => wdata_latch.DATAB
AXI_IF.WDATA[29] => wdata_latch.DATAB
AXI_IF.WDATA[30] => wdata_latch.DATAB
AXI_IF.WDATA[31] => wdata_latch.DATAB
AXI_IF.AWID[0] => awid_latch.DATAB
AXI_IF.AWSIZE[0] => ~NO_FANOUT~
AXI_IF.AWSIZE[1] => ~NO_FANOUT~
AXI_IF.AWSIZE[2] => ~NO_FANOUT~
AXI_IF.AWREADY[0] <= AXI_IF.AWREADY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AXI_IF.AWVALID[0] => always2.IN1
AXI_IF.AWPROT[0] => ~NO_FANOUT~
AXI_IF.AWPROT[1] => ~NO_FANOUT~
AXI_IF.AWPROT[2] => ~NO_FANOUT~
AXI_IF.AWADDR[0] => awaddr_latch.DATAB
AXI_IF.AWADDR[1] => awaddr_latch.DATAB
AXI_IF.AWADDR[2] => awaddr_latch.DATAB
AXI_IF.AWADDR[3] => awaddr_latch.DATAB
AXI_IF.AWADDR[4] => awaddr_latch.DATAB
AXI_IF.AWADDR[5] => awaddr_latch.DATAB
AXI_IF.AWADDR[6] => awaddr_latch.DATAB
AXI_IF.AWADDR[7] => awaddr_latch.DATAB
AXI_IF.AWADDR[8] => awaddr_latch.DATAB
AXI_IF.AWADDR[9] => awaddr_latch.DATAB
AXI_IF.AWADDR[10] => awaddr_latch.DATAB
AXI_IF.AWADDR[11] => awaddr_latch.DATAB
AXI_IF.AWADDR[12] => awaddr_latch.DATAB
AXI_IF.AWADDR[13] => awaddr_latch.DATAB
AXI_IF.AWADDR[14] => awaddr_latch.DATAB
AXI_IF.AWADDR[15] => awaddr_latch.DATAB
AXI_IF.AWADDR[16] => awaddr_latch.DATAB
AXI_IF.AWADDR[17] => awaddr_latch.DATAB
AXI_IF.AWADDR[18] => awaddr_latch.DATAB
AXI_IF.AWADDR[19] => awaddr_latch.DATAB
AXI_IF.AWADDR[20] => awaddr_latch.DATAB
AXI_IF.AWADDR[21] => awaddr_latch.DATAB
AXI_IF.AWADDR[22] => awaddr_latch.DATAB
AXI_IF.AWADDR[23] => awaddr_latch.DATAB
AXI_IF.AWADDR[24] => awaddr_latch.DATAB
AXI_IF.AWADDR[25] => awaddr_latch.DATAB
AXI_IF.AWADDR[26] => awaddr_latch.DATAB
AXI_IF.AWADDR[27] => awaddr_latch.DATAB
AXI_IF.AWADDR[28] => awaddr_latch.DATAB
AXI_IF.AWADDR[29] => awaddr_latch.DATAB
AXI_IF.AWADDR[30] => awaddr_latch.DATAB
AXI_IF.AWADDR[31] => awaddr_latch.DATAB
AXI_IF.ARESETn[0] => reset_latch.DATAIN
AXI_IF.ARESETn[0] => AWREADY.OUTPUTSELECT
AXI_IF.ARESETn[0] => WREADY.OUTPUTSELECT
AXI_IF.ARESETn[0] => BVALID.OUTPUTSELECT
AXI_IF.ARESETn[0] => wr_valid.OUTPUTSELECT
AXI_IF.ARESETn[0] => ARREADY.OUTPUTSELECT
AXI_IF.ARESETn[0] => rd_valid.OUTPUTSELECT
AXI_IF.ARESETn[0] => RVALID.OUTPUTSELECT
AXI_IF.ARESETn[0] => USER_IF.reset_n.DATAIN
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wdata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wstrb_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wstrb_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wstrb_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => wstrb_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awaddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => awid_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => araddr_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => arid_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => user_rddata_latch.OUTPUTSELECT
AXI_IF.ARESETn[0] => read_address_latched.OUTPUTSELECT
AXI_IF.ARESETn[0] => read_user_handshake_done.OUTPUTSELECT
AXI_IF.ARESETn[0] => read_done.OUTPUTSELECT
AXI_IF.ARESETn[0] => write_address_latched.OUTPUTSELECT
AXI_IF.ARESETn[0] => write_data_latched.OUTPUTSELECT
AXI_IF.ARESETn[0] => write_user_handshake_done.OUTPUTSELECT
AXI_IF.ARESETn[0] => write_done.OUTPUTSELECT
AXI_IF.ACLK[0] => read_done.CLK
AXI_IF.ACLK[0] => read_user_handshake_done.CLK
AXI_IF.ACLK[0] => read_address_latched.CLK
AXI_IF.ACLK[0] => AXI_IF.RVALID[0]~reg0.CLK
AXI_IF.ACLK[0] => user_rddata_latch[0].CLK
AXI_IF.ACLK[0] => user_rddata_latch[1].CLK
AXI_IF.ACLK[0] => user_rddata_latch[2].CLK
AXI_IF.ACLK[0] => user_rddata_latch[3].CLK
AXI_IF.ACLK[0] => user_rddata_latch[4].CLK
AXI_IF.ACLK[0] => user_rddata_latch[5].CLK
AXI_IF.ACLK[0] => user_rddata_latch[6].CLK
AXI_IF.ACLK[0] => user_rddata_latch[7].CLK
AXI_IF.ACLK[0] => user_rddata_latch[8].CLK
AXI_IF.ACLK[0] => user_rddata_latch[9].CLK
AXI_IF.ACLK[0] => user_rddata_latch[10].CLK
AXI_IF.ACLK[0] => user_rddata_latch[11].CLK
AXI_IF.ACLK[0] => user_rddata_latch[12].CLK
AXI_IF.ACLK[0] => user_rddata_latch[13].CLK
AXI_IF.ACLK[0] => user_rddata_latch[14].CLK
AXI_IF.ACLK[0] => user_rddata_latch[15].CLK
AXI_IF.ACLK[0] => user_rddata_latch[16].CLK
AXI_IF.ACLK[0] => user_rddata_latch[17].CLK
AXI_IF.ACLK[0] => user_rddata_latch[18].CLK
AXI_IF.ACLK[0] => user_rddata_latch[19].CLK
AXI_IF.ACLK[0] => user_rddata_latch[20].CLK
AXI_IF.ACLK[0] => user_rddata_latch[21].CLK
AXI_IF.ACLK[0] => user_rddata_latch[22].CLK
AXI_IF.ACLK[0] => user_rddata_latch[23].CLK
AXI_IF.ACLK[0] => user_rddata_latch[24].CLK
AXI_IF.ACLK[0] => user_rddata_latch[25].CLK
AXI_IF.ACLK[0] => user_rddata_latch[26].CLK
AXI_IF.ACLK[0] => user_rddata_latch[27].CLK
AXI_IF.ACLK[0] => user_rddata_latch[28].CLK
AXI_IF.ACLK[0] => user_rddata_latch[29].CLK
AXI_IF.ACLK[0] => user_rddata_latch[30].CLK
AXI_IF.ACLK[0] => user_rddata_latch[31].CLK
AXI_IF.ACLK[0] => USER_IF.rd_valid~reg0.CLK
AXI_IF.ACLK[0] => arid_latch[0].CLK
AXI_IF.ACLK[0] => araddr_latch[0].CLK
AXI_IF.ACLK[0] => araddr_latch[1].CLK
AXI_IF.ACLK[0] => araddr_latch[2].CLK
AXI_IF.ACLK[0] => araddr_latch[3].CLK
AXI_IF.ACLK[0] => araddr_latch[4].CLK
AXI_IF.ACLK[0] => araddr_latch[5].CLK
AXI_IF.ACLK[0] => araddr_latch[6].CLK
AXI_IF.ACLK[0] => araddr_latch[7].CLK
AXI_IF.ACLK[0] => araddr_latch[8].CLK
AXI_IF.ACLK[0] => araddr_latch[9].CLK
AXI_IF.ACLK[0] => araddr_latch[10].CLK
AXI_IF.ACLK[0] => araddr_latch[11].CLK
AXI_IF.ACLK[0] => araddr_latch[12].CLK
AXI_IF.ACLK[0] => araddr_latch[13].CLK
AXI_IF.ACLK[0] => araddr_latch[14].CLK
AXI_IF.ACLK[0] => araddr_latch[15].CLK
AXI_IF.ACLK[0] => araddr_latch[16].CLK
AXI_IF.ACLK[0] => araddr_latch[17].CLK
AXI_IF.ACLK[0] => araddr_latch[18].CLK
AXI_IF.ACLK[0] => araddr_latch[19].CLK
AXI_IF.ACLK[0] => araddr_latch[20].CLK
AXI_IF.ACLK[0] => araddr_latch[21].CLK
AXI_IF.ACLK[0] => araddr_latch[22].CLK
AXI_IF.ACLK[0] => araddr_latch[23].CLK
AXI_IF.ACLK[0] => araddr_latch[24].CLK
AXI_IF.ACLK[0] => araddr_latch[25].CLK
AXI_IF.ACLK[0] => araddr_latch[26].CLK
AXI_IF.ACLK[0] => araddr_latch[27].CLK
AXI_IF.ACLK[0] => araddr_latch[28].CLK
AXI_IF.ACLK[0] => araddr_latch[29].CLK
AXI_IF.ACLK[0] => araddr_latch[30].CLK
AXI_IF.ACLK[0] => araddr_latch[31].CLK
AXI_IF.ACLK[0] => AXI_IF.ARREADY[0]~reg0.CLK
AXI_IF.ACLK[0] => write_done.CLK
AXI_IF.ACLK[0] => write_user_handshake_done.CLK
AXI_IF.ACLK[0] => write_data_latched.CLK
AXI_IF.ACLK[0] => write_address_latched.CLK
AXI_IF.ACLK[0] => USER_IF.wr_valid~reg0.CLK
AXI_IF.ACLK[0] => AXI_IF.BVALID[0]~reg0.CLK
AXI_IF.ACLK[0] => wstrb_latch[0].CLK
AXI_IF.ACLK[0] => wstrb_latch[1].CLK
AXI_IF.ACLK[0] => wstrb_latch[2].CLK
AXI_IF.ACLK[0] => wstrb_latch[3].CLK
AXI_IF.ACLK[0] => wdata_latch[0].CLK
AXI_IF.ACLK[0] => wdata_latch[1].CLK
AXI_IF.ACLK[0] => wdata_latch[2].CLK
AXI_IF.ACLK[0] => wdata_latch[3].CLK
AXI_IF.ACLK[0] => wdata_latch[4].CLK
AXI_IF.ACLK[0] => wdata_latch[5].CLK
AXI_IF.ACLK[0] => wdata_latch[6].CLK
AXI_IF.ACLK[0] => wdata_latch[7].CLK
AXI_IF.ACLK[0] => wdata_latch[8].CLK
AXI_IF.ACLK[0] => wdata_latch[9].CLK
AXI_IF.ACLK[0] => wdata_latch[10].CLK
AXI_IF.ACLK[0] => wdata_latch[11].CLK
AXI_IF.ACLK[0] => wdata_latch[12].CLK
AXI_IF.ACLK[0] => wdata_latch[13].CLK
AXI_IF.ACLK[0] => wdata_latch[14].CLK
AXI_IF.ACLK[0] => wdata_latch[15].CLK
AXI_IF.ACLK[0] => wdata_latch[16].CLK
AXI_IF.ACLK[0] => wdata_latch[17].CLK
AXI_IF.ACLK[0] => wdata_latch[18].CLK
AXI_IF.ACLK[0] => wdata_latch[19].CLK
AXI_IF.ACLK[0] => wdata_latch[20].CLK
AXI_IF.ACLK[0] => wdata_latch[21].CLK
AXI_IF.ACLK[0] => wdata_latch[22].CLK
AXI_IF.ACLK[0] => wdata_latch[23].CLK
AXI_IF.ACLK[0] => wdata_latch[24].CLK
AXI_IF.ACLK[0] => wdata_latch[25].CLK
AXI_IF.ACLK[0] => wdata_latch[26].CLK
AXI_IF.ACLK[0] => wdata_latch[27].CLK
AXI_IF.ACLK[0] => wdata_latch[28].CLK
AXI_IF.ACLK[0] => wdata_latch[29].CLK
AXI_IF.ACLK[0] => wdata_latch[30].CLK
AXI_IF.ACLK[0] => wdata_latch[31].CLK
AXI_IF.ACLK[0] => AXI_IF.WREADY[0]~reg0.CLK
AXI_IF.ACLK[0] => awid_latch[0].CLK
AXI_IF.ACLK[0] => awaddr_latch[0].CLK
AXI_IF.ACLK[0] => awaddr_latch[1].CLK
AXI_IF.ACLK[0] => awaddr_latch[2].CLK
AXI_IF.ACLK[0] => awaddr_latch[3].CLK
AXI_IF.ACLK[0] => awaddr_latch[4].CLK
AXI_IF.ACLK[0] => awaddr_latch[5].CLK
AXI_IF.ACLK[0] => awaddr_latch[6].CLK
AXI_IF.ACLK[0] => awaddr_latch[7].CLK
AXI_IF.ACLK[0] => awaddr_latch[8].CLK
AXI_IF.ACLK[0] => awaddr_latch[9].CLK
AXI_IF.ACLK[0] => awaddr_latch[10].CLK
AXI_IF.ACLK[0] => awaddr_latch[11].CLK
AXI_IF.ACLK[0] => awaddr_latch[12].CLK
AXI_IF.ACLK[0] => awaddr_latch[13].CLK
AXI_IF.ACLK[0] => awaddr_latch[14].CLK
AXI_IF.ACLK[0] => awaddr_latch[15].CLK
AXI_IF.ACLK[0] => awaddr_latch[16].CLK
AXI_IF.ACLK[0] => awaddr_latch[17].CLK
AXI_IF.ACLK[0] => awaddr_latch[18].CLK
AXI_IF.ACLK[0] => awaddr_latch[19].CLK
AXI_IF.ACLK[0] => awaddr_latch[20].CLK
AXI_IF.ACLK[0] => awaddr_latch[21].CLK
AXI_IF.ACLK[0] => awaddr_latch[22].CLK
AXI_IF.ACLK[0] => awaddr_latch[23].CLK
AXI_IF.ACLK[0] => awaddr_latch[24].CLK
AXI_IF.ACLK[0] => awaddr_latch[25].CLK
AXI_IF.ACLK[0] => awaddr_latch[26].CLK
AXI_IF.ACLK[0] => awaddr_latch[27].CLK
AXI_IF.ACLK[0] => awaddr_latch[28].CLK
AXI_IF.ACLK[0] => awaddr_latch[29].CLK
AXI_IF.ACLK[0] => awaddr_latch[30].CLK
AXI_IF.ACLK[0] => awaddr_latch[31].CLK
AXI_IF.ACLK[0] => AXI_IF.AWREADY[0]~reg0.CLK
AXI_IF.ACLK[0] => reset_latch.CLK
AXI_IF.ACLK[0] => USER_IF.clock.DATAIN


|top|AXI_Interconnect:xbar
M_IF.RID[0] <= RID.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RREADY[0] => always0.IN1
M_IF.RREADY[0] => RREADY.DATAB
M_IF.RREADY[0] => RREADY.DATAB
M_IF.RVALID[0] <= RVALID.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RRESP[0] <= RRESP.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RRESP[1] <= RRESP.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[0] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[1] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[2] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[3] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[4] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[5] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[6] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[7] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[8] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[9] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[10] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[11] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[12] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[13] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[14] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[15] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[16] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[17] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[18] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[19] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[20] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[21] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[22] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[23] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[24] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[25] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[26] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[27] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[28] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[29] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[30] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.RDATA[31] <= RDATA.DB_MAX_OUTPUT_PORT_TYPE
M_IF.ARID[0] => ARID.DATAB
M_IF.ARID[0] => ARID.DATAB
M_IF.ARSIZE[0] => ARSIZE.DATAB
M_IF.ARSIZE[0] => ARSIZE.DATAB
M_IF.ARSIZE[1] => ARSIZE.DATAB
M_IF.ARSIZE[1] => ARSIZE.DATAB
M_IF.ARSIZE[2] => ARSIZE.DATAB
M_IF.ARSIZE[2] => ARSIZE.DATAB
M_IF.ARREADY[0] <= ARREADY.DB_MAX_OUTPUT_PORT_TYPE
M_IF.ARVALID[0] => always0.IN1
M_IF.ARVALID[0] => ARVALID.DATAB
M_IF.ARVALID[0] => ARVALID.DATAB
M_IF.ARVALID[0] => read_state.DATAA
M_IF.ARVALID[0] => read_state.DATAA
M_IF.ARPROT[0] => ARPROT.DATAB
M_IF.ARPROT[0] => ARPROT.DATAB
M_IF.ARPROT[1] => ARPROT.DATAB
M_IF.ARPROT[1] => ARPROT.DATAB
M_IF.ARPROT[2] => ARPROT.DATAB
M_IF.ARPROT[2] => ARPROT.DATAB
M_IF.ARADDR[0] => ARADDR.DATAB
M_IF.ARADDR[0] => ARADDR.DATAB
M_IF.ARADDR[1] => ARADDR.DATAB
M_IF.ARADDR[1] => ARADDR.DATAB
M_IF.ARADDR[2] => ARADDR.DATAB
M_IF.ARADDR[2] => ARADDR.DATAB
M_IF.ARADDR[3] => ARADDR.DATAB
M_IF.ARADDR[3] => ARADDR.DATAB
M_IF.ARADDR[4] => ARADDR.DATAB
M_IF.ARADDR[4] => ARADDR.DATAB
M_IF.ARADDR[5] => araddr_latched.DATAB
M_IF.ARADDR[5] => ARADDR.DATAB
M_IF.ARADDR[5] => ARADDR.DATAB
M_IF.ARADDR[5] => araddr_sel[5].DATAA
M_IF.ARADDR[6] => araddr_latched.DATAB
M_IF.ARADDR[6] => ARADDR.DATAB
M_IF.ARADDR[6] => ARADDR.DATAB
M_IF.ARADDR[6] => araddr_sel[6].DATAA
M_IF.ARADDR[7] => araddr_latched.DATAB
M_IF.ARADDR[7] => ARADDR.DATAB
M_IF.ARADDR[7] => ARADDR.DATAB
M_IF.ARADDR[7] => araddr_sel[7].DATAA
M_IF.ARADDR[8] => araddr_latched.DATAB
M_IF.ARADDR[8] => ARADDR.DATAB
M_IF.ARADDR[8] => ARADDR.DATAB
M_IF.ARADDR[8] => araddr_sel[8].DATAA
M_IF.ARADDR[9] => araddr_latched.DATAB
M_IF.ARADDR[9] => ARADDR.DATAB
M_IF.ARADDR[9] => ARADDR.DATAB
M_IF.ARADDR[9] => araddr_sel[9].DATAA
M_IF.ARADDR[10] => araddr_latched.DATAB
M_IF.ARADDR[10] => ARADDR.DATAB
M_IF.ARADDR[10] => ARADDR.DATAB
M_IF.ARADDR[10] => araddr_sel[10].DATAA
M_IF.ARADDR[11] => araddr_latched.DATAB
M_IF.ARADDR[11] => ARADDR.DATAB
M_IF.ARADDR[11] => ARADDR.DATAB
M_IF.ARADDR[11] => araddr_sel[11].DATAA
M_IF.ARADDR[12] => araddr_latched.DATAB
M_IF.ARADDR[12] => ARADDR.DATAB
M_IF.ARADDR[12] => ARADDR.DATAB
M_IF.ARADDR[12] => araddr_sel[12].DATAA
M_IF.ARADDR[13] => araddr_latched.DATAB
M_IF.ARADDR[13] => ARADDR.DATAB
M_IF.ARADDR[13] => ARADDR.DATAB
M_IF.ARADDR[13] => araddr_sel[13].DATAA
M_IF.ARADDR[14] => araddr_latched.DATAB
M_IF.ARADDR[14] => ARADDR.DATAB
M_IF.ARADDR[14] => ARADDR.DATAB
M_IF.ARADDR[14] => araddr_sel[14].DATAA
M_IF.ARADDR[15] => araddr_latched.DATAB
M_IF.ARADDR[15] => ARADDR.DATAB
M_IF.ARADDR[15] => ARADDR.DATAB
M_IF.ARADDR[15] => araddr_sel[15].DATAA
M_IF.ARADDR[16] => araddr_latched.DATAB
M_IF.ARADDR[16] => ARADDR.DATAB
M_IF.ARADDR[16] => ARADDR.DATAB
M_IF.ARADDR[16] => araddr_sel[16].DATAA
M_IF.ARADDR[17] => araddr_latched.DATAB
M_IF.ARADDR[17] => ARADDR.DATAB
M_IF.ARADDR[17] => ARADDR.DATAB
M_IF.ARADDR[17] => araddr_sel[17].DATAA
M_IF.ARADDR[18] => araddr_latched.DATAB
M_IF.ARADDR[18] => ARADDR.DATAB
M_IF.ARADDR[18] => ARADDR.DATAB
M_IF.ARADDR[18] => araddr_sel[18].DATAA
M_IF.ARADDR[19] => araddr_latched.DATAB
M_IF.ARADDR[19] => ARADDR.DATAB
M_IF.ARADDR[19] => ARADDR.DATAB
M_IF.ARADDR[19] => araddr_sel[19].DATAA
M_IF.ARADDR[20] => araddr_latched.DATAB
M_IF.ARADDR[20] => ARADDR.DATAB
M_IF.ARADDR[20] => ARADDR.DATAB
M_IF.ARADDR[20] => araddr_sel[20].DATAA
M_IF.ARADDR[21] => araddr_latched.DATAB
M_IF.ARADDR[21] => ARADDR.DATAB
M_IF.ARADDR[21] => ARADDR.DATAB
M_IF.ARADDR[21] => araddr_sel[21].DATAA
M_IF.ARADDR[22] => araddr_latched.DATAB
M_IF.ARADDR[22] => ARADDR.DATAB
M_IF.ARADDR[22] => ARADDR.DATAB
M_IF.ARADDR[22] => araddr_sel[22].DATAA
M_IF.ARADDR[23] => araddr_latched.DATAB
M_IF.ARADDR[23] => ARADDR.DATAB
M_IF.ARADDR[23] => ARADDR.DATAB
M_IF.ARADDR[23] => araddr_sel[23].DATAA
M_IF.ARADDR[24] => araddr_latched.DATAB
M_IF.ARADDR[24] => ARADDR.DATAB
M_IF.ARADDR[24] => ARADDR.DATAB
M_IF.ARADDR[24] => araddr_sel[24].DATAA
M_IF.ARADDR[25] => araddr_latched.DATAB
M_IF.ARADDR[25] => ARADDR.DATAB
M_IF.ARADDR[25] => ARADDR.DATAB
M_IF.ARADDR[25] => araddr_sel[25].DATAA
M_IF.ARADDR[26] => araddr_latched.DATAB
M_IF.ARADDR[26] => ARADDR.DATAB
M_IF.ARADDR[26] => ARADDR.DATAB
M_IF.ARADDR[26] => araddr_sel[26].DATAA
M_IF.ARADDR[27] => araddr_latched.DATAB
M_IF.ARADDR[27] => ARADDR.DATAB
M_IF.ARADDR[27] => ARADDR.DATAB
M_IF.ARADDR[27] => araddr_sel[27].DATAA
M_IF.ARADDR[28] => araddr_latched.DATAB
M_IF.ARADDR[28] => ARADDR.DATAB
M_IF.ARADDR[28] => ARADDR.DATAB
M_IF.ARADDR[28] => araddr_sel[28].DATAA
M_IF.ARADDR[29] => araddr_latched.DATAB
M_IF.ARADDR[29] => ARADDR.DATAB
M_IF.ARADDR[29] => ARADDR.DATAB
M_IF.ARADDR[29] => araddr_sel[29].DATAA
M_IF.ARADDR[30] => araddr_latched.DATAB
M_IF.ARADDR[30] => ARADDR.DATAB
M_IF.ARADDR[30] => ARADDR.DATAB
M_IF.ARADDR[30] => araddr_sel[30].DATAA
M_IF.ARADDR[31] => araddr_latched.DATAB
M_IF.ARADDR[31] => ARADDR.DATAB
M_IF.ARADDR[31] => ARADDR.DATAB
M_IF.ARADDR[31] => araddr_sel[31].DATAA
M_IF.BID[0] <= BID.DB_MAX_OUTPUT_PORT_TYPE
M_IF.BREADY[0] => always3.IN1
M_IF.BREADY[0] => BREADY.DATAB
M_IF.BREADY[0] => BREADY.DATAB
M_IF.BVALID[0] <= BVALID.DB_MAX_OUTPUT_PORT_TYPE
M_IF.BRESP[0] <= BRESP.DB_MAX_OUTPUT_PORT_TYPE
M_IF.BRESP[1] <= BRESP.DB_MAX_OUTPUT_PORT_TYPE
M_IF.WREADY[0] <= WREADY.DB_MAX_OUTPUT_PORT_TYPE
M_IF.WVALID[0] => WVALID.DATAB
M_IF.WVALID[0] => WVALID.DATAB
M_IF.WSTRB[0] => WSTRB.DATAB
M_IF.WSTRB[0] => WSTRB.DATAB
M_IF.WSTRB[1] => WSTRB.DATAB
M_IF.WSTRB[1] => WSTRB.DATAB
M_IF.WSTRB[2] => WSTRB.DATAB
M_IF.WSTRB[2] => WSTRB.DATAB
M_IF.WSTRB[3] => WSTRB.DATAB
M_IF.WSTRB[3] => WSTRB.DATAB
M_IF.WDATA[0] => WDATA.DATAB
M_IF.WDATA[0] => WDATA.DATAB
M_IF.WDATA[1] => WDATA.DATAB
M_IF.WDATA[1] => WDATA.DATAB
M_IF.WDATA[2] => WDATA.DATAB
M_IF.WDATA[2] => WDATA.DATAB
M_IF.WDATA[3] => WDATA.DATAB
M_IF.WDATA[3] => WDATA.DATAB
M_IF.WDATA[4] => WDATA.DATAB
M_IF.WDATA[4] => WDATA.DATAB
M_IF.WDATA[5] => WDATA.DATAB
M_IF.WDATA[5] => WDATA.DATAB
M_IF.WDATA[6] => WDATA.DATAB
M_IF.WDATA[6] => WDATA.DATAB
M_IF.WDATA[7] => WDATA.DATAB
M_IF.WDATA[7] => WDATA.DATAB
M_IF.WDATA[8] => WDATA.DATAB
M_IF.WDATA[8] => WDATA.DATAB
M_IF.WDATA[9] => WDATA.DATAB
M_IF.WDATA[9] => WDATA.DATAB
M_IF.WDATA[10] => WDATA.DATAB
M_IF.WDATA[10] => WDATA.DATAB
M_IF.WDATA[11] => WDATA.DATAB
M_IF.WDATA[11] => WDATA.DATAB
M_IF.WDATA[12] => WDATA.DATAB
M_IF.WDATA[12] => WDATA.DATAB
M_IF.WDATA[13] => WDATA.DATAB
M_IF.WDATA[13] => WDATA.DATAB
M_IF.WDATA[14] => WDATA.DATAB
M_IF.WDATA[14] => WDATA.DATAB
M_IF.WDATA[15] => WDATA.DATAB
M_IF.WDATA[15] => WDATA.DATAB
M_IF.WDATA[16] => WDATA.DATAB
M_IF.WDATA[16] => WDATA.DATAB
M_IF.WDATA[17] => WDATA.DATAB
M_IF.WDATA[17] => WDATA.DATAB
M_IF.WDATA[18] => WDATA.DATAB
M_IF.WDATA[18] => WDATA.DATAB
M_IF.WDATA[19] => WDATA.DATAB
M_IF.WDATA[19] => WDATA.DATAB
M_IF.WDATA[20] => WDATA.DATAB
M_IF.WDATA[20] => WDATA.DATAB
M_IF.WDATA[21] => WDATA.DATAB
M_IF.WDATA[21] => WDATA.DATAB
M_IF.WDATA[22] => WDATA.DATAB
M_IF.WDATA[22] => WDATA.DATAB
M_IF.WDATA[23] => WDATA.DATAB
M_IF.WDATA[23] => WDATA.DATAB
M_IF.WDATA[24] => WDATA.DATAB
M_IF.WDATA[24] => WDATA.DATAB
M_IF.WDATA[25] => WDATA.DATAB
M_IF.WDATA[25] => WDATA.DATAB
M_IF.WDATA[26] => WDATA.DATAB
M_IF.WDATA[26] => WDATA.DATAB
M_IF.WDATA[27] => WDATA.DATAB
M_IF.WDATA[27] => WDATA.DATAB
M_IF.WDATA[28] => WDATA.DATAB
M_IF.WDATA[28] => WDATA.DATAB
M_IF.WDATA[29] => WDATA.DATAB
M_IF.WDATA[29] => WDATA.DATAB
M_IF.WDATA[30] => WDATA.DATAB
M_IF.WDATA[30] => WDATA.DATAB
M_IF.WDATA[31] => WDATA.DATAB
M_IF.WDATA[31] => WDATA.DATAB
M_IF.AWID[0] => AWID.DATAB
M_IF.AWID[0] => AWID.DATAB
M_IF.AWSIZE[0] => AWSIZE.DATAB
M_IF.AWSIZE[0] => AWSIZE.DATAB
M_IF.AWSIZE[1] => AWSIZE.DATAB
M_IF.AWSIZE[1] => AWSIZE.DATAB
M_IF.AWSIZE[2] => AWSIZE.DATAB
M_IF.AWSIZE[2] => AWSIZE.DATAB
M_IF.AWREADY[0] <= AWREADY.DB_MAX_OUTPUT_PORT_TYPE
M_IF.AWVALID[0] => always3.IN1
M_IF.AWVALID[0] => AWVALID.DATAB
M_IF.AWVALID[0] => AWVALID.DATAB
M_IF.AWVALID[0] => write_state.DATAA
M_IF.AWVALID[0] => write_state.DATAA
M_IF.AWPROT[0] => AWPROT.DATAB
M_IF.AWPROT[0] => AWPROT.DATAB
M_IF.AWPROT[1] => AWPROT.DATAB
M_IF.AWPROT[1] => AWPROT.DATAB
M_IF.AWPROT[2] => AWPROT.DATAB
M_IF.AWPROT[2] => AWPROT.DATAB
M_IF.AWADDR[0] => AWADDR.DATAB
M_IF.AWADDR[0] => AWADDR.DATAB
M_IF.AWADDR[1] => AWADDR.DATAB
M_IF.AWADDR[1] => AWADDR.DATAB
M_IF.AWADDR[2] => AWADDR.DATAB
M_IF.AWADDR[2] => AWADDR.DATAB
M_IF.AWADDR[3] => AWADDR.DATAB
M_IF.AWADDR[3] => AWADDR.DATAB
M_IF.AWADDR[4] => AWADDR.DATAB
M_IF.AWADDR[4] => AWADDR.DATAB
M_IF.AWADDR[5] => awaddr_latched.DATAB
M_IF.AWADDR[5] => awaddr_sel[5].DATAA
M_IF.AWADDR[5] => AWADDR.DATAB
M_IF.AWADDR[5] => AWADDR.DATAB
M_IF.AWADDR[6] => awaddr_latched.DATAB
M_IF.AWADDR[6] => awaddr_sel[6].DATAA
M_IF.AWADDR[6] => AWADDR.DATAB
M_IF.AWADDR[6] => AWADDR.DATAB
M_IF.AWADDR[7] => awaddr_latched.DATAB
M_IF.AWADDR[7] => awaddr_sel[7].DATAA
M_IF.AWADDR[7] => AWADDR.DATAB
M_IF.AWADDR[7] => AWADDR.DATAB
M_IF.AWADDR[8] => awaddr_latched.DATAB
M_IF.AWADDR[8] => awaddr_sel[8].DATAA
M_IF.AWADDR[8] => AWADDR.DATAB
M_IF.AWADDR[8] => AWADDR.DATAB
M_IF.AWADDR[9] => awaddr_latched.DATAB
M_IF.AWADDR[9] => awaddr_sel[9].DATAA
M_IF.AWADDR[9] => AWADDR.DATAB
M_IF.AWADDR[9] => AWADDR.DATAB
M_IF.AWADDR[10] => awaddr_latched.DATAB
M_IF.AWADDR[10] => awaddr_sel[10].DATAA
M_IF.AWADDR[10] => AWADDR.DATAB
M_IF.AWADDR[10] => AWADDR.DATAB
M_IF.AWADDR[11] => awaddr_latched.DATAB
M_IF.AWADDR[11] => awaddr_sel[11].DATAA
M_IF.AWADDR[11] => AWADDR.DATAB
M_IF.AWADDR[11] => AWADDR.DATAB
M_IF.AWADDR[12] => awaddr_latched.DATAB
M_IF.AWADDR[12] => awaddr_sel[12].DATAA
M_IF.AWADDR[12] => AWADDR.DATAB
M_IF.AWADDR[12] => AWADDR.DATAB
M_IF.AWADDR[13] => awaddr_latched.DATAB
M_IF.AWADDR[13] => awaddr_sel[13].DATAA
M_IF.AWADDR[13] => AWADDR.DATAB
M_IF.AWADDR[13] => AWADDR.DATAB
M_IF.AWADDR[14] => awaddr_latched.DATAB
M_IF.AWADDR[14] => awaddr_sel[14].DATAA
M_IF.AWADDR[14] => AWADDR.DATAB
M_IF.AWADDR[14] => AWADDR.DATAB
M_IF.AWADDR[15] => awaddr_latched.DATAB
M_IF.AWADDR[15] => awaddr_sel[15].DATAA
M_IF.AWADDR[15] => AWADDR.DATAB
M_IF.AWADDR[15] => AWADDR.DATAB
M_IF.AWADDR[16] => awaddr_latched.DATAB
M_IF.AWADDR[16] => awaddr_sel[16].DATAA
M_IF.AWADDR[16] => AWADDR.DATAB
M_IF.AWADDR[16] => AWADDR.DATAB
M_IF.AWADDR[17] => awaddr_latched.DATAB
M_IF.AWADDR[17] => awaddr_sel[17].DATAA
M_IF.AWADDR[17] => AWADDR.DATAB
M_IF.AWADDR[17] => AWADDR.DATAB
M_IF.AWADDR[18] => awaddr_latched.DATAB
M_IF.AWADDR[18] => awaddr_sel[18].DATAA
M_IF.AWADDR[18] => AWADDR.DATAB
M_IF.AWADDR[18] => AWADDR.DATAB
M_IF.AWADDR[19] => awaddr_latched.DATAB
M_IF.AWADDR[19] => awaddr_sel[19].DATAA
M_IF.AWADDR[19] => AWADDR.DATAB
M_IF.AWADDR[19] => AWADDR.DATAB
M_IF.AWADDR[20] => awaddr_latched.DATAB
M_IF.AWADDR[20] => awaddr_sel[20].DATAA
M_IF.AWADDR[20] => AWADDR.DATAB
M_IF.AWADDR[20] => AWADDR.DATAB
M_IF.AWADDR[21] => awaddr_latched.DATAB
M_IF.AWADDR[21] => awaddr_sel[21].DATAA
M_IF.AWADDR[21] => AWADDR.DATAB
M_IF.AWADDR[21] => AWADDR.DATAB
M_IF.AWADDR[22] => awaddr_latched.DATAB
M_IF.AWADDR[22] => awaddr_sel[22].DATAA
M_IF.AWADDR[22] => AWADDR.DATAB
M_IF.AWADDR[22] => AWADDR.DATAB
M_IF.AWADDR[23] => awaddr_latched.DATAB
M_IF.AWADDR[23] => awaddr_sel[23].DATAA
M_IF.AWADDR[23] => AWADDR.DATAB
M_IF.AWADDR[23] => AWADDR.DATAB
M_IF.AWADDR[24] => awaddr_latched.DATAB
M_IF.AWADDR[24] => awaddr_sel[24].DATAA
M_IF.AWADDR[24] => AWADDR.DATAB
M_IF.AWADDR[24] => AWADDR.DATAB
M_IF.AWADDR[25] => awaddr_latched.DATAB
M_IF.AWADDR[25] => awaddr_sel[25].DATAA
M_IF.AWADDR[25] => AWADDR.DATAB
M_IF.AWADDR[25] => AWADDR.DATAB
M_IF.AWADDR[26] => awaddr_latched.DATAB
M_IF.AWADDR[26] => awaddr_sel[26].DATAA
M_IF.AWADDR[26] => AWADDR.DATAB
M_IF.AWADDR[26] => AWADDR.DATAB
M_IF.AWADDR[27] => awaddr_latched.DATAB
M_IF.AWADDR[27] => awaddr_sel[27].DATAA
M_IF.AWADDR[27] => AWADDR.DATAB
M_IF.AWADDR[27] => AWADDR.DATAB
M_IF.AWADDR[28] => awaddr_latched.DATAB
M_IF.AWADDR[28] => awaddr_sel[28].DATAA
M_IF.AWADDR[28] => AWADDR.DATAB
M_IF.AWADDR[28] => AWADDR.DATAB
M_IF.AWADDR[29] => awaddr_latched.DATAB
M_IF.AWADDR[29] => awaddr_sel[29].DATAA
M_IF.AWADDR[29] => AWADDR.DATAB
M_IF.AWADDR[29] => AWADDR.DATAB
M_IF.AWADDR[30] => awaddr_latched.DATAB
M_IF.AWADDR[30] => awaddr_sel[30].DATAA
M_IF.AWADDR[30] => AWADDR.DATAB
M_IF.AWADDR[30] => AWADDR.DATAB
M_IF.AWADDR[31] => awaddr_latched.DATAB
M_IF.AWADDR[31] => awaddr_sel[31].DATAA
M_IF.AWADDR[31] => AWADDR.DATAB
M_IF.AWADDR[31] => AWADDR.DATAB
M_IF.ARESETn[0] => mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARESETn[0].DATAIN
M_IF.ARESETn[0] => IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARESETn[0].DATAIN
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => awaddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => read_state.OUTPUTSELECT
M_IF.ARESETn[0] => read_state.OUTPUTSELECT
M_IF.ARESETn[0] => read_state.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => araddr_latched.OUTPUTSELECT
M_IF.ARESETn[0] => write_state.OUTPUTSELECT
M_IF.ARESETn[0] => write_state.OUTPUTSELECT
M_IF.ARESETn[0] => write_state.OUTPUTSELECT
M_IF.ACLK[0] => awaddr_latched[5].CLK
M_IF.ACLK[0] => awaddr_latched[6].CLK
M_IF.ACLK[0] => awaddr_latched[7].CLK
M_IF.ACLK[0] => awaddr_latched[8].CLK
M_IF.ACLK[0] => awaddr_latched[9].CLK
M_IF.ACLK[0] => awaddr_latched[10].CLK
M_IF.ACLK[0] => awaddr_latched[11].CLK
M_IF.ACLK[0] => awaddr_latched[12].CLK
M_IF.ACLK[0] => awaddr_latched[13].CLK
M_IF.ACLK[0] => awaddr_latched[14].CLK
M_IF.ACLK[0] => awaddr_latched[15].CLK
M_IF.ACLK[0] => awaddr_latched[16].CLK
M_IF.ACLK[0] => awaddr_latched[17].CLK
M_IF.ACLK[0] => awaddr_latched[18].CLK
M_IF.ACLK[0] => awaddr_latched[19].CLK
M_IF.ACLK[0] => awaddr_latched[20].CLK
M_IF.ACLK[0] => awaddr_latched[21].CLK
M_IF.ACLK[0] => awaddr_latched[22].CLK
M_IF.ACLK[0] => awaddr_latched[23].CLK
M_IF.ACLK[0] => awaddr_latched[24].CLK
M_IF.ACLK[0] => awaddr_latched[25].CLK
M_IF.ACLK[0] => awaddr_latched[26].CLK
M_IF.ACLK[0] => awaddr_latched[27].CLK
M_IF.ACLK[0] => awaddr_latched[28].CLK
M_IF.ACLK[0] => awaddr_latched[29].CLK
M_IF.ACLK[0] => awaddr_latched[30].CLK
M_IF.ACLK[0] => awaddr_latched[31].CLK
M_IF.ACLK[0] => araddr_latched[5].CLK
M_IF.ACLK[0] => araddr_latched[6].CLK
M_IF.ACLK[0] => araddr_latched[7].CLK
M_IF.ACLK[0] => araddr_latched[8].CLK
M_IF.ACLK[0] => araddr_latched[9].CLK
M_IF.ACLK[0] => araddr_latched[10].CLK
M_IF.ACLK[0] => araddr_latched[11].CLK
M_IF.ACLK[0] => araddr_latched[12].CLK
M_IF.ACLK[0] => araddr_latched[13].CLK
M_IF.ACLK[0] => araddr_latched[14].CLK
M_IF.ACLK[0] => araddr_latched[15].CLK
M_IF.ACLK[0] => araddr_latched[16].CLK
M_IF.ACLK[0] => araddr_latched[17].CLK
M_IF.ACLK[0] => araddr_latched[18].CLK
M_IF.ACLK[0] => araddr_latched[19].CLK
M_IF.ACLK[0] => araddr_latched[20].CLK
M_IF.ACLK[0] => araddr_latched[21].CLK
M_IF.ACLK[0] => araddr_latched[22].CLK
M_IF.ACLK[0] => araddr_latched[23].CLK
M_IF.ACLK[0] => araddr_latched[24].CLK
M_IF.ACLK[0] => araddr_latched[25].CLK
M_IF.ACLK[0] => araddr_latched[26].CLK
M_IF.ACLK[0] => araddr_latched[27].CLK
M_IF.ACLK[0] => araddr_latched[28].CLK
M_IF.ACLK[0] => araddr_latched[29].CLK
M_IF.ACLK[0] => araddr_latched[30].CLK
M_IF.ACLK[0] => araddr_latched[31].CLK
M_IF.ACLK[0] => mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ACLK[0].DATAIN
M_IF.ACLK[0] => IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ACLK[0].DATAIN
M_IF.ACLK[0] => write_state~1.DATAIN
M_IF.ACLK[0] => read_state~1.DATAIN
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RID[0] => RID.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RREADY[0] <= RREADY.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RVALID[0] => RVALID.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RRESP[0] => RRESP.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RRESP[1] => RRESP.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[0] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[1] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[2] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[3] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[4] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[5] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[6] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[7] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[8] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[9] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[10] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[11] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[12] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[13] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[14] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[15] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[16] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[17] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[18] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[19] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[20] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[21] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[22] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[23] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[24] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[25] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[26] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[27] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[28] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[29] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[30] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.RDATA[31] => RDATA.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARID[0] <= ARID.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARSIZE[0] <= ARSIZE.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARSIZE[1] <= ARSIZE.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARSIZE[2] <= ARSIZE.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARREADY[0] => ARREADY.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARVALID[0] <= ARVALID.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARPROT[0] <= ARPROT.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARPROT[1] <= ARPROT.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARPROT[2] <= ARPROT.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[0] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[1] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[2] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[3] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[4] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[5] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[6] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[7] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[8] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[9] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[10] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[11] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[12] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[13] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[14] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[15] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[16] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[17] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[18] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[19] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[20] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[21] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[22] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[23] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[24] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[25] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[26] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[27] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[28] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[29] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[30] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARADDR[31] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.BID[0] => BID.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.BREADY[0] <= BREADY.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.BVALID[0] => BVALID.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.BRESP[0] => BRESP.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.BRESP[1] => BRESP.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WREADY[0] => WREADY.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WVALID[0] <= WVALID.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WSTRB[0] <= WSTRB.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WSTRB[1] <= WSTRB.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WSTRB[2] <= WSTRB.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WSTRB[3] <= WSTRB.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[0] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[1] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[2] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[3] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[4] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[5] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[6] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[7] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[8] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[9] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[10] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[11] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[12] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[13] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[14] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[15] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[16] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[17] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[18] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[19] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[20] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[21] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[22] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[23] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[24] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[25] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[26] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[27] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[28] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[29] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[30] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.WDATA[31] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWID[0] <= AWID.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWSIZE[0] <= AWSIZE.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWSIZE[1] <= AWSIZE.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWSIZE[2] <= AWSIZE.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWREADY[0] => AWREADY.DATAB
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWVALID[0] <= AWVALID.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWPROT[0] <= AWPROT.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWPROT[1] <= AWPROT.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWPROT[2] <= AWPROT.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[0] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[1] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[2] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[3] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[4] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[5] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[6] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[7] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[8] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[9] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[10] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[11] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[12] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[13] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[14] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[15] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[16] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[17] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[18] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[19] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[20] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[21] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[22] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[23] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[24] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[25] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[26] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[27] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[28] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[29] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[30] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.AWADDR[31] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ARESETn[0] <= M_IF.ARESETn[0].DB_MAX_OUTPUT_PORT_TYPE
mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_IF.ACLK[0] <= M_IF.ACLK[0].DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RID[0] => RID.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RREADY[0] <= RREADY.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RVALID[0] => RVALID.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RRESP[0] => RRESP.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RRESP[1] => RRESP.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[0] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[1] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[2] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[3] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[4] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[5] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[6] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[7] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[8] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[9] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[10] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[11] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[12] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[13] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[14] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[15] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[16] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[17] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[18] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[19] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[20] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[21] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[22] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[23] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[24] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[25] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[26] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[27] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[28] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[29] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[30] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.RDATA[31] => RDATA.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARID[0] <= ARID.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARSIZE[0] <= ARSIZE.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARSIZE[1] <= ARSIZE.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARSIZE[2] <= ARSIZE.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARREADY[0] => ARREADY.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARVALID[0] <= ARVALID.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARPROT[0] <= ARPROT.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARPROT[1] <= ARPROT.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARPROT[2] <= ARPROT.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[0] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[1] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[2] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[3] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[4] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[5] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[6] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[7] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[8] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[9] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[10] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[11] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[12] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[13] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[14] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[15] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[16] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[17] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[18] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[19] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[20] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[21] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[22] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[23] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[24] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[25] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[26] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[27] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[28] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[29] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[30] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARADDR[31] <= ARADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.BID[0] => BID.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.BREADY[0] <= BREADY.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.BVALID[0] => BVALID.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.BRESP[0] => BRESP.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.BRESP[1] => BRESP.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WREADY[0] => WREADY.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WVALID[0] <= WVALID.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WSTRB[0] <= WSTRB.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WSTRB[1] <= WSTRB.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WSTRB[2] <= WSTRB.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WSTRB[3] <= WSTRB.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[0] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[1] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[2] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[3] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[4] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[5] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[6] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[7] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[8] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[9] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[10] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[11] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[12] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[13] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[14] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[15] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[16] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[17] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[18] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[19] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[20] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[21] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[22] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[23] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[24] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[25] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[26] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[27] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[28] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[29] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[30] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.WDATA[31] <= WDATA.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWID[0] <= AWID.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWSIZE[0] <= AWSIZE.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWSIZE[1] <= AWSIZE.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWSIZE[2] <= AWSIZE.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWREADY[0] => AWREADY.DATAB
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWVALID[0] <= AWVALID.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWPROT[0] <= AWPROT.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWPROT[1] <= AWPROT.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWPROT[2] <= AWPROT.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[0] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[1] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[2] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[3] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[4] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[5] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[6] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[7] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[8] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[9] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[10] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[11] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[12] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[13] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[14] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[15] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[16] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[17] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[18] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[19] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[20] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[21] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[22] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[23] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[24] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[25] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[26] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[27] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[28] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[29] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[30] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWADDR[31] <= AWADDR.DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARESETn[0] <= M_IF.ARESETn[0].DB_MAX_OUTPUT_PORT_TYPE
IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ACLK[0] <= M_IF.ACLK[0].DB_MAX_OUTPUT_PORT_TYPE


