sv xil_defaultlib --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/c2c6" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ipshared/92ec/_1/algebra-verilog-cpu/project_1.srcs/sources_1/new/alu.sv" \
"../../../bd/design_1/ipshared/92ec/_1/algebra-verilog-cpu/project_1.srcs/sources_1/new/decoder.sv" \
"../../../bd/design_1/ipshared/92ec/_1/algebra-verilog-cpu/project_1.srcs/sources_1/new/cpu_top.sv" \
"../../../bd/design_1/ip/design_1_RISC_V_CPU_0_0/sim/design_1_RISC_V_CPU_0_0.sv" \

verilog xil_defaultlib --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/c2c6" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
