;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-123
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	JMP @-10, 9
	SUB -20, 12
	SUB @121, 126
	SUB @121, 126
	ADD #0, <700
	SUB @127, 106
	SUB 712, @19
	SUB @127, 106
	JMZ @976, #200
	SUB @121, 106
	JMZ @976, #200
	SLT -500, 900
	SLT -500, 900
	JMZ 92, <10
	MOV -1, <-20
	SUB -0, 1
	SPL 0, <-32
	SUB @121, 103
	SPL 20, <-2
	SUB @127, 106
	SUB -20, 12
	SUB @127, 106
	SLT 0, 900
	SUB -20, 12
	SUB 92, @10
	MOV -7, <-20
	JMZ @272, #200
	SUB #12, @200
	JMZ @272, #200
	JMZ -0, -901
	ADD 210, 30
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-32
	JMN <-1, @-20
	SPL 0, <-32
	SUB @121, 103
	SPL 0, <-32
	SPL 0, <-32
	CMP -207, <-123
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-32
