/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_11z ? celloutsig_0_2z[1] : celloutsig_0_15z;
  assign celloutsig_0_12z = celloutsig_0_9z[5] ? celloutsig_0_3z[0] : celloutsig_0_0z;
  assign celloutsig_0_20z = celloutsig_0_18z ? celloutsig_0_9z[9] : celloutsig_0_18z;
  assign celloutsig_0_35z = !(celloutsig_0_13z ? celloutsig_0_34z : celloutsig_0_9z[7]);
  assign celloutsig_1_14z = !(celloutsig_1_10z[2] ? in_data[122] : celloutsig_1_8z);
  assign celloutsig_0_8z = !(celloutsig_0_4z ? celloutsig_0_4z : celloutsig_0_6z);
  assign celloutsig_0_31z = ~(celloutsig_0_12z | celloutsig_0_12z);
  assign celloutsig_0_39z = ~(celloutsig_0_15z | celloutsig_0_9z[3]);
  assign celloutsig_1_9z = ~(celloutsig_1_6z | celloutsig_1_5z);
  assign celloutsig_0_26z = ~(celloutsig_0_21z | celloutsig_0_25z[7]);
  assign celloutsig_0_13z = ~((celloutsig_0_4z | in_data[32]) & (celloutsig_0_7z | celloutsig_0_3z[2]));
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 13'h0000;
    else _00_ <= { in_data[34:25], celloutsig_0_2z };
  assign celloutsig_0_3z = celloutsig_0_2z & in_data[57:55];
  assign celloutsig_0_32z = celloutsig_0_28z[4:1] & { _00_[4:2], celloutsig_0_14z };
  assign celloutsig_0_9z = { in_data[11:5], celloutsig_0_3z } & { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_6z = { celloutsig_1_2z[14:2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z } == { celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_14z = in_data[57:54] == { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_1_18z = in_data[136:133] === { in_data[155], celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_11z = in_data[59:46] === { celloutsig_0_2z[1:0], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_4z = { celloutsig_0_2z[1:0], celloutsig_0_3z } > in_data[36:32];
  assign celloutsig_1_5z = ! { in_data[116:107], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_10z = ! { _00_[9], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[27:23] || in_data[44:40];
  assign celloutsig_0_41z = { celloutsig_0_16z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_39z, celloutsig_0_31z, celloutsig_0_37z, celloutsig_0_40z } || { celloutsig_0_35z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_19z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_0z } || in_data[101:98];
  assign celloutsig_1_8z = { celloutsig_1_2z[14:8], celloutsig_1_0z } || { celloutsig_1_2z[10:4], celloutsig_1_6z };
  assign celloutsig_0_21z = _00_[9:1] || { celloutsig_0_17z[7:0], celloutsig_0_15z };
  assign celloutsig_0_24z = celloutsig_0_22z[7:1] || celloutsig_0_17z[6:0];
  assign celloutsig_0_30z = { in_data[71:67], celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_8z } || { celloutsig_0_17z[7:2], celloutsig_0_14z, celloutsig_0_24z };
  assign celloutsig_0_40z = celloutsig_0_25z[6] & ~(_00_[2]);
  assign celloutsig_1_0z = in_data[106] & ~(in_data[137]);
  assign celloutsig_1_19z = celloutsig_1_0z & ~(celloutsig_1_7z);
  assign celloutsig_0_18z = celloutsig_0_12z & ~(celloutsig_0_7z);
  assign celloutsig_0_16z = celloutsig_0_9z[7] ? { in_data[8:5], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_13z } : { in_data[71:64], celloutsig_0_4z };
  assign celloutsig_0_23z = celloutsig_0_20z ? in_data[87:83] : { celloutsig_0_22z[5:2], celloutsig_0_4z };
  assign celloutsig_0_28z = celloutsig_0_9z[6] ? { celloutsig_0_16z[4:1], celloutsig_0_13z } : { celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_1z };
  assign celloutsig_0_25z = celloutsig_0_9z | { celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_34z = | { celloutsig_0_32z[2:0], celloutsig_0_7z };
  assign celloutsig_1_7z = | { celloutsig_1_2z[13:9], celloutsig_1_0z };
  assign celloutsig_0_7z = | { _00_[11:7], celloutsig_0_0z };
  assign celloutsig_0_27z = | { celloutsig_0_9z[4:1], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_6z = in_data[33] & celloutsig_0_3z[1];
  assign celloutsig_0_19z = _00_[6] & celloutsig_0_16z[4];
  assign celloutsig_0_15z = ~^ in_data[37:23];
  assign celloutsig_0_17z = { celloutsig_0_9z[6:4], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z } << { celloutsig_0_9z[7:1], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[128:126] >> { in_data[189], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = { celloutsig_0_1z[2:1], celloutsig_0_0z } >>> celloutsig_0_1z;
  assign celloutsig_0_22z = celloutsig_0_16z >>> _00_[9:1];
  assign celloutsig_1_2z = { in_data[132:121], celloutsig_1_1z, celloutsig_1_0z } - { in_data[156:149], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_2z[10:5] - { celloutsig_1_2z[4:0], celloutsig_1_8z };
  assign celloutsig_0_1z = { in_data[30], celloutsig_0_0z, celloutsig_0_0z } - in_data[26:24];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
