# compile vhdl design source files
vhdl xil_defaultlib  "../../../4bit_counter.srcs/sources_1/new/slow_clk.vhd"
vhdl xil_defaultlib  "../../../4bit_counter.srcs/sources_1/new/manual_mod.vhd"
vhdl xil_defaultlib  "../../../4bit_counter.srcs/sources_1/new/counter.vhd"
vhdl xil_defaultlib  "../../../4bit_counter.srcs/sim_1/new/test_top.vhd"

# Do not sort compile order
nosort
