// Seed: 2629235129
module module_0 (
    input tri1 id_0,
    output wand id_1,
    input supply0 id_2,
    input tri1 id_3,
    input uwire id_4,
    output wand id_5
);
  uwire [1 : 1] id_7;
  supply1 id_8;
  uwire id_9 = 1;
  assign module_1.id_26 = 0;
  assign id_8 = -1;
  assign id_7 = 1;
  assign id_1 = id_2;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri0 id_6,
    output wor id_7,
    input wire id_8,
    input wor id_9,
    output wand id_10,
    output supply1 id_11,
    input tri0 id_12,
    inout tri0 id_13,
    input wire id_14,
    output uwire id_15,
    input wire id_16,
    input supply1 id_17,
    output supply1 id_18,
    input wire id_19,
    input wand id_20,
    input wor id_21,
    input wor id_22,
    output tri1 id_23,
    input wire id_24,
    output uwire id_25,
    input wand id_26,
    input wire id_27,
    output wire id_28,
    input uwire id_29,
    input tri1 id_30,
    output wire id_31,
    input supply1 id_32,
    output tri1 id_33,
    input tri id_34
    , id_42,
    input supply1 id_35,
    output wor id_36,
    input tri0 id_37,
    input wor id_38,
    input tri1 id_39,
    output tri id_40
);
  assign id_33 = 1;
  module_0 modCall_1 (
      id_4,
      id_23,
      id_2,
      id_22,
      id_9,
      id_7
  );
endmodule
