#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Feb  7 16:02:24 2019
# Process ID: 2248
# Current directory: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7544 C:\Users\Jesus Luciano\Desktop\Computer_Architecture\Integer_Datapath_1\Integer_Datapath_1.xpr
# Log file: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/vivado.log
# Journal file: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 814.137 ; gain = 123.941
update_compile_order -fileset sources_1
file mkdir C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new
can't create directory "C:/Users/Jesus": permission denied
file mkdir C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new
can't create directory "C:/Users/Jesus": permission denied
file mkdir C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new
can't create directory "C:/Users/Jesus": permission denied
file mkdir C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new
can't create directory "C:/Users/Jesus": permission denied
file mkdir C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new
can't create directory "C:/Users/Jesus": permission denied
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new
can't create directory "C:/Users/Jesus": permission denied
file mkdir {C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new}
close [ open {C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new/Integer_Datapath_TB.v} w ]
add_files -fileset sim_1 {{C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sim_1/new/Integer_Datapath_TB.v}}
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Integer_Datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 939.000 ; gain = 98.348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Integer_Datapath' [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/new/Integer_Datapath.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_32' [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'MIPS_32' [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
	Parameter PASS_S bound to: 5'b00000 
	Parameter PASS_T bound to: 5'b00001 
	Parameter ADD bound to: 5'b00010 
	Parameter ADDU bound to: 5'b00011 
	Parameter SUB bound to: 5'b00100 
	Parameter SUBU bound to: 5'b00101 
	Parameter SLT bound to: 5'b00110 
	Parameter SLTU bound to: 5'b00111 
	Parameter AND bound to: 5'b01000 
	Parameter OR bound to: 5'b01001 
	Parameter XOR bound to: 5'b01010 
	Parameter NOR bound to: 5'b01011 
	Parameter SRL bound to: 5'b01100 
	Parameter SRA bound to: 5'b01101 
	Parameter SLL bound to: 5'b01110 
	Parameter ANDI bound to: 5'b10110 
	Parameter ORI bound to: 5'b10111 
	Parameter LUI bound to: 5'b11000 
	Parameter XORI bound to: 5'b11001 
	Parameter INC bound to: 5'b01111 
	Parameter INC4 bound to: 5'b10000 
	Parameter DEC bound to: 5'b10001 
	Parameter DEC4 bound to: 5'b10010 
	Parameter ZEROS bound to: 5'b10011 
	Parameter ONES bound to: 5'b10100 
	Parameter SP_INIT bound to: 5'b10101 
INFO: [Synth 8-6155] done synthesizing module 'MIPS_32' (1#1) [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
INFO: [Synth 8-6157] synthesizing module 'DIV_32' [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DIV_32' (2#1) [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6157] synthesizing module 'MPY_32' [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MPY_32' (3#1) [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu_32' (4#1) [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:15]
WARNING: [Synth 8-5788] Register reg32_reg[1] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[2] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[3] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[4] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[5] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[6] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[7] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[8] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[9] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[10] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[11] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[12] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[13] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[14] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[15] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[16] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[17] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[18] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[19] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[20] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[21] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[22] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[23] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[24] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[25] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[26] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[27] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[28] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[29] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[30] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
WARNING: [Synth 8-5788] Register reg32_reg[31] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:27]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (5#1) [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/imports/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Integer_Datapath' (6#1) [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/new/Integer_Datapath.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 993.578 ; gain = 152.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 993.578 ; gain = 152.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 993.578 ; gain = 152.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1346.270 ; gain = 505.617
16 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1346.270 ; gain = 505.617
close [ open {C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/new/IntReg_Lab3.mem} w ]
add_files {{C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Integer_Datapath_1/Integer_Datapath_1.srcs/sources_1/new/IntReg_Lab3.mem}}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  7 18:08:43 2019...
