

================================================================
== Vitis HLS Report for 'linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s'
================================================================
* Date:           Fri Apr 11 03:52:59 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|      0 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|      0|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|      0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3>|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3>|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3>|  return value|
|p_read       |   in|    8|     ap_none|                                                                     p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                    p_read1|        scalar|
|p_read2      |   in|    8|     ap_none|                                                                    p_read2|        scalar|
|p_read3      |   in|    8|     ap_none|                                                                    p_read3|        scalar|
|p_read4      |   in|    8|     ap_none|                                                                    p_read4|        scalar|
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 2 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 5 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 7 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_5, i4 0"   --->   Operation 8 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln837 = sext i12 %shl_ln"   --->   Operation 9 'sext' 'sext_ln837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln838_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_4, i4 0"   --->   Operation 10 'bitconcatenate' 'shl_ln838_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln837_1 = sext i12 %shl_ln838_1"   --->   Operation 11 'sext' 'sext_ln837_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln838_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_3, i4 0"   --->   Operation 12 'bitconcatenate' 'shl_ln838_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln837_2 = sext i12 %shl_ln838_2"   --->   Operation 13 'sext' 'sext_ln837_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln838_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_2, i4 0"   --->   Operation 14 'bitconcatenate' 'shl_ln838_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln837_3 = sext i12 %shl_ln838_3"   --->   Operation 15 'sext' 'sext_ln837_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln838_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_1, i4 0"   --->   Operation 16 'bitconcatenate' 'shl_ln838_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i12 %shl_ln838_4" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 17 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %sext_ln837" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 18 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %sext_ln837_1" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 19 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %sext_ln837_2" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 20 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %sext_ln837_3" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 21 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %sext_ln34" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 22 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln34 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 23 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln29 (specpipeline  ) [ 00]
p_read_1          (read          ) [ 00]
p_read_2          (read          ) [ 00]
p_read_3          (read          ) [ 00]
p_read_4          (read          ) [ 00]
p_read_5          (read          ) [ 00]
shl_ln            (bitconcatenate) [ 00]
sext_ln837        (sext          ) [ 00]
shl_ln838_1       (bitconcatenate) [ 00]
sext_ln837_1      (sext          ) [ 00]
shl_ln838_2       (bitconcatenate) [ 00]
sext_ln837_2      (sext          ) [ 00]
shl_ln838_3       (bitconcatenate) [ 00]
sext_ln837_3      (sext          ) [ 00]
shl_ln838_4       (bitconcatenate) [ 00]
sext_ln34         (sext          ) [ 00]
mrv               (insertvalue   ) [ 00]
mrv_1             (insertvalue   ) [ 00]
mrv_2             (insertvalue   ) [ 00]
mrv_3             (insertvalue   ) [ 00]
mrv_4             (insertvalue   ) [ 00]
ret_ln34          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="p_read_1_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="8" slack="0"/>
<pin id="28" dir="0" index="1" bw="8" slack="0"/>
<pin id="29" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="p_read_2_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="8" slack="0"/>
<pin id="35" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="p_read_3_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_read_4_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_5_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="shl_ln_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="12" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln837_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln837/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="shl_ln838_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="12" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln837_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="12" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln837_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="shl_ln838_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="12" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln837_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln837_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="shl_ln838_3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln837_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln837_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="shl_ln838_4_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sext_ln34_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mrv_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="80" slack="0"/>
<pin id="118" dir="0" index="1" bw="12" slack="0"/>
<pin id="119" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mrv_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="80" slack="0"/>
<pin id="124" dir="0" index="1" bw="12" slack="0"/>
<pin id="125" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mrv_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="80" slack="0"/>
<pin id="130" dir="0" index="1" bw="12" slack="0"/>
<pin id="131" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mrv_3_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="80" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mrv_4_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="80" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="18" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="8" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="18" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="50" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="44" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="38" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="32" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="26" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="104" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="64" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="76" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="88" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="100" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="112" pin="1"/><net_sink comp="140" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: linear<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3> : p_read | {1 }
	Port: linear<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3> : p_read1 | {1 }
	Port: linear<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3> : p_read2 | {1 }
	Port: linear<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3> : p_read3 | {1 }
	Port: linear<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3> : p_read4 | {1 }
  - Chain level:
	State 1
		sext_ln837 : 1
		sext_ln837_1 : 1
		sext_ln837_2 : 1
		sext_ln837_3 : 1
		sext_ln34 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		ret_ln34 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|
| Operation|   Functional Unit   |
|----------|---------------------|
|          | p_read_1_read_fu_26 |
|          | p_read_2_read_fu_32 |
|   read   | p_read_3_read_fu_38 |
|          | p_read_4_read_fu_44 |
|          | p_read_5_read_fu_50 |
|----------|---------------------|
|          |     shl_ln_fu_56    |
|          |  shl_ln838_1_fu_68  |
|bitconcatenate|  shl_ln838_2_fu_80  |
|          |  shl_ln838_3_fu_92  |
|          |  shl_ln838_4_fu_104 |
|----------|---------------------|
|          |   sext_ln837_fu_64  |
|          |  sext_ln837_1_fu_76 |
|   sext   |  sext_ln837_2_fu_88 |
|          | sext_ln837_3_fu_100 |
|          |   sext_ln34_fu_112  |
|----------|---------------------|
|          |      mrv_fu_116     |
|          |     mrv_1_fu_122    |
|insertvalue|     mrv_2_fu_128    |
|          |     mrv_3_fu_134    |
|          |     mrv_4_fu_140    |
|----------|---------------------|
|   Total  |                     |
|----------|---------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
