Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Fiee/SoftWare/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto db70b68506644b6bacc4a4969a5bb5b8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Risc5CPU_tb_v_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Risc5CPU_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Risc5CPU_tb_v_time_synth.sdf", for root module "Risc5CPU_tb_v/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Risc5CPU_tb_v_time_synth.sdf", for root module "Risc5CPU_tb_v/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF_2
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDRE_default_2
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD192
Compiling module xil_defaultlib.RAM64X1S_HD193
Compiling module xil_defaultlib.RAM64X1S_HD194
Compiling module xil_defaultlib.RAM64X1S_HD195
Compiling module xil_defaultlib.RAM64X1S_HD196
Compiling module xil_defaultlib.RAM64X1S_HD197
Compiling module xil_defaultlib.RAM64X1S_HD198
Compiling module xil_defaultlib.RAM64X1S_HD199
Compiling module xil_defaultlib.RAM64X1S_HD200
Compiling module xil_defaultlib.RAM64X1S_HD201
Compiling module xil_defaultlib.RAM64X1S_HD202
Compiling module xil_defaultlib.RAM64X1S_HD203
Compiling module xil_defaultlib.RAM64X1S_HD204
Compiling module xil_defaultlib.RAM64X1S_HD205
Compiling module xil_defaultlib.RAM64X1S_HD206
Compiling module xil_defaultlib.RAM64X1S_HD207
Compiling module xil_defaultlib.RAM64X1S_HD208
Compiling module xil_defaultlib.RAM64X1S_HD209
Compiling module xil_defaultlib.RAM64X1S_HD210
Compiling module xil_defaultlib.RAM64X1S_HD211
Compiling module xil_defaultlib.RAM64X1S_HD212
Compiling module xil_defaultlib.RAM64X1S_HD213
Compiling module xil_defaultlib.RAM64X1S_HD214
Compiling module xil_defaultlib.RAM64X1S_HD215
Compiling module xil_defaultlib.RAM64X1S_HD216
Compiling module xil_defaultlib.RAM64X1S_HD217
Compiling module xil_defaultlib.RAM64X1S_HD218
Compiling module xil_defaultlib.RAM64X1S_HD219
Compiling module xil_defaultlib.RAM64X1S_HD220
Compiling module xil_defaultlib.RAM64X1S_HD221
Compiling module xil_defaultlib.RAM64X1S_HD222
Compiling module xil_defaultlib.DRAM
Compiling module simprims_ver.CARRY4_2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.BranchTest
Compiling module simprims_ver.RAMD32_2
Compiling module simprims_ver.RAMS32_2
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD223
Compiling module xil_defaultlib.RAM32M_HD224
Compiling module xil_defaultlib.RAM32M_HD225
Compiling module xil_defaultlib.RAM32X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1D_HD226
Compiling module xil_defaultlib.RAM32M_HD227
Compiling module xil_defaultlib.RAM32M_HD228
Compiling module xil_defaultlib.RAM32M_HD229
Compiling module xil_defaultlib.RAM32M_HD230
Compiling module xil_defaultlib.RAM32M_HD231
Compiling module xil_defaultlib.RAM32X1D_HD232
Compiling module xil_defaultlib.RAM32X1D_HD233
Compiling module xil_defaultlib.RAM32M_HD234
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.ID
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.IF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.IF_ID_PipeReg
Compiling module xil_defaultlib.ID_EX_PipeReg
Compiling module xil_defaultlib.EX_mem_PinpeReg
Compiling module xil_defaultlib.DM_WB_PipeReg
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Risc5CPU
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.Risc5CPU_tb_v
Built simulation snapshot Risc5CPU_tb_v_time_synth
