FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VCC\G";
2"GND\G";
3"COMP1_THRESH";
4"UN$1$AD96687$I1$Q1";
5"GND\G";
6"VEE\G";
7"UN$1$AD7243$I2$REFIN";
8"PULSE1_ANAL";
9"PULSE2_ANAL";
10"COMP2_THRESH";
11"UN$1$AD96687$I1$Q1$1";
12"GT";
13"GND\G";
14"UN$1$AD96687$I1$Q2";
15"DGT";
16"UN$1$AD96687$I1$Q2$1";
17"LO*";
18"VTT\G";
19"GND\G";
20"CLK";
21"UN$1$SS22SDP2$I35$P2";
22"UN$1$SS22SDP2$I35$P1";
23"UN$1$SS22SDP2$I34$P2";
24"UN$1$SS22SDP2$I34$P1";
25"UN$1$SS22SDP2$I34$TA1";
26"UN$1$SS22SDP2$I34$TA2";
27"GND\G";
28"VCC\G";
29"VCC\G";
30"DATA_RDY";
31"LE";
32"DATA";
33"TRIG1_OUT_P";
34"TRIG1_OUT_N";
35"TRIG2_OUT_P";
36"TRIG2_OUT_N";
37"DGT_GATE";
38"VEE\G";
39"UN$1$CSMD0805$I8$B";
40"UN$1$AD7243$I2$VDD";
41"VCC\G";
42"UN$1$CSMD0805$I9$B";
43"VEE\G";
44"UN$1$AD7243$I2$VSS";
%"AD96687"
"1","(-150,2950)","0","misc","I1";
;
CDS_LMAN_SYM_OUTLINE"-125,425,125,-300"
CDS_LIB"misc";
"IN_N2"10;
"IN_N1"3;
"IN_P2"9;
"IN_P1"8;
"LE2* \B"0;
"LE1* \B"0;
"VS+"1;
"VS-"6;
"GND2"2;
"GND1"2;
"LE2"0;
"LE1"0;
"Q2* \B"16;
"Q1* \B"11;
"Q2"14;
"Q1"4;
%"CSMD0805"
"1","(-2375,4200)","0","capacitors","I10";
;
PART_NAME"CSMD0805"
VOLTAGE"25V"
PACKTYPE"0805"
VALUE"1UF"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"40;
"A<0>"0;
%"CSMD0805"
"1","(-2400,4125)","0","capacitors","I11";
;
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"25V"
VALUE"1UF"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"44;
"A<0>"0;
%"INPORT"
"1","(-3000,4025)","0","standard","I12";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"32;
%"INPORT"
"1","(-3000,3950)","0","standard","I13";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"20;
%"INPORT"
"1","(-3000,3850)","0","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"31;
%"INPORT"
"1","(-3000,3750)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"30;
%"TRIGGER_LOGIC"
"1","(2400,3025)","0","tubii_tk2_lib","I16";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"TRIG2_OUT_N \B"
VHDL_MODE"OUT"36;
"TRIG2_OUT_P"
VHDL_MODE"OUT"35;
"TRIG1_OUT_N \B"
VHDL_MODE"OUT"34;
"TRIG1_OUT_P"
VHDL_MODE"OUT"33;
"GT"
VHDL_MODE"IN"12;
"DGT_GATE"
VHDL_MODE"IN"37;
"LO* \B"
VHDL_MODE"IN"17;
"OVER_THRESH1_P"
VHDL_MODE"IN"4;
"OVER_THRESH1_N \B"
VHDL_MODE"IN"11;
"OVER_THRESH2_P"
VHDL_MODE"IN"14;
"OVER_THRESH2_N \B"
VHDL_MODE"IN"16;
"POSNEG1_P"
VHDL_MODE"IN"24;
"POSNEG1_N \B"
VHDL_MODE"IN"23;
"POSNEG2_P"
VHDL_MODE"IN"22;
"POSNEG2_N \B"
VHDL_MODE"IN"21;
%"INPORT"
"1","(525,2450)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"INPORT"
"1","(475,2275)","0","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"MC10H131"
"1","(1525,1600)","0","ecl","I19";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225";
"VEE"38;
"CC"0;
"D2"0;
"D1"0;
"CE2* \B"0;
"CE1* \B"0;
"S2"0;
"S1"15;
"R2"0;
"R1"12;
"Q2* \B"0;
"Q1* \B"0;
"Q2"0;
"Q1"37;
"GND2"13;
"GND1"13;
%"AD7243"
"1","(-1800,3850)","0","misc","I2";
;
CDS_LIB"misc"
ABBREV"AD7243"
TITLE"AD7243"
PART_NAME"AD7243"
CDS_LMAN_SYM_OUTLINE"-300,425,300,-550";
"AGND"27;
"REFIN"7;
"REFOUT"7;
"DGND"27;
"ROFS"7;
"SDIN"32;
"SCLK"20;
"SYNC* \B"31;
"VSS"44;
"VDD"40;
"DCEN"19;
"VOUT"3;
"SDO"0;
"LDAC* \B"30;
"CLR* \B"29;
"BNCP"28;
%"INPORT"
"1","(450,1725)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
%"CSMD0603"
"1","(1450,2200)","0","capacitors","I21";
;
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"38;
"A<0>"13;
%"OUTPORT"
"1","(4250,3250)","0","standard","I22";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"33;
%"OUTPORT"
"1","(4250,3150)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"34;
%"OUTPORT"
"1","(4250,2800)","0","standard","I24";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"35;
%"OUTPORT"
"1","(4250,2725)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"36;
%"TESTPOINT_L"
"1","(625,3750)","1","misc","I26";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"11;
%"TESTPOINT_L"
"1","(575,3850)","1","misc","I27";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"4;
%"TESTPOINT_L"
"1","(925,3025)","1","misc","I28";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"16;
%"TESTPOINT_L"
"1","(1125,3050)","1","misc","I29";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"14;
%"TESTPOINT_L"
"1","(-1000,4150)","1","misc","I3";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"3;
%"INPORT"
"1","(-950,3100)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(-975,2800)","0","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"SS22SDP2"
"1","(1525,3925)","2","misc","I34";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,150,150,-150";
"T_B2"25;
"T_B1"26;
"T_A2"26;
"T_A1"25;
"P1"24;
"P2"23;
%"SS22SDP2"
"1","(1525,3575)","2","misc","I35";
;
CDS_LMAN_SYM_OUTLINE"-150,150,150,-150"
CDS_LIB"misc";
"T_B2"25;
"T_B1"26;
"T_A2"26;
"T_A1"25;
"P1"22;
"P2"21;
%"TESTPOINT_L"
"1","(2275,4000)","0","misc","I36";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"24;
%"TESTPOINT_L"
"1","(2275,3900)","0","misc","I37";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"23;
%"TESTPOINT_L"
"1","(2275,3800)","0","misc","I38";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"22;
%"TESTPOINT_L"
"1","(2275,3700)","0","misc","I39";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"21;
%"TESTPOINT_L"
"1","(-2000,2500)","5","misc","I4";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"39;
%"RSMD0805"
"1","(1150,1575)","1","resistors","I40";
;
$LOCATION"?"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"18;
"B<0>"15;
%"CSMD0603"
"1","(-250,3550)","0","capacitors","I41";
;
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
VALUE"0.1UF"
TOL"10%"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V";
"B<0>"1;
"A<0>"2;
%"CSMD0603"
"1","(-275,2475)","0","capacitors","I42";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
TOL"10%"
VALUE"0.1UF"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"6;
"A<0>"5;
%"TESTPOINT_L"
"1","(-2000,2400)","1","misc","I5";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"42;
%"TESTPOINT_L"
"1","(-1900,2450)","4","misc","I6";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"10;
%"TESTPOINT_L"
"1","(-1350,2225)","5","misc","I7";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"10;
%"CSMD0805"
"1","(-2250,2800)","0","capacitors","I8";
;
VOLTAGE"25V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"1UF"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"39;
"A<0>"41;
%"CSMD0805"
"1","(-2250,2150)","0","capacitors","I9";
;
PART_NAME"CSMD0805"
PACKTYPE"0805"
VALUE"1UF"
VOLTAGE"25V"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"42;
"A<0>"43;
END.
