// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "12/16/2022 18:16:08"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module tft_rom_pic_dynamic (
	sys_clk,
	sys_rst_n,
	rgb,
	hsync,
	vsync,
	tft_clk,
	tft_bl,
	tft_de);
input 	sys_clk;
input 	sys_rst_n;
output 	[15:0] rgb;
output 	hsync;
output 	vsync;
output 	tft_clk;
output 	tft_bl;
output 	tft_de;

// Design Ports Information
// rgb[0]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[1]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[2]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[3]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[4]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[5]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[6]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[7]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[8]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[9]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[10]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[11]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[12]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[13]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[14]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[15]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_clk	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_bl	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_de	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("tft_rom_pic_dynamic_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \sys_rst_n~input_o ;
wire \sys_rst_n~inputclkctrl_outclk ;
wire \sys_clk~input_o ;
wire \vga_clk_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \tft_ctrl_inst|Add0~0_combout ;
wire \tft_ctrl_inst|cnt_h~0_combout ;
wire \tft_ctrl_inst|Add0~1 ;
wire \tft_ctrl_inst|Add0~2_combout ;
wire \tft_ctrl_inst|Add0~3 ;
wire \tft_ctrl_inst|Add0~4_combout ;
wire \tft_ctrl_inst|cnt_h~1_combout ;
wire \tft_ctrl_inst|Add0~5 ;
wire \tft_ctrl_inst|Add0~6_combout ;
wire \tft_ctrl_inst|cnt_h~2_combout ;
wire \tft_ctrl_inst|Add0~7 ;
wire \tft_ctrl_inst|Add0~8_combout ;
wire \tft_ctrl_inst|Add0~9 ;
wire \tft_ctrl_inst|Add0~10_combout ;
wire \tft_ctrl_inst|Equal0~1_combout ;
wire \tft_ctrl_inst|Add0~11 ;
wire \tft_ctrl_inst|Add0~12_combout ;
wire \tft_ctrl_inst|Add0~13 ;
wire \tft_ctrl_inst|Add0~14_combout ;
wire \tft_ctrl_inst|Add0~15 ;
wire \tft_ctrl_inst|Add0~16_combout ;
wire \tft_ctrl_inst|Add0~17 ;
wire \tft_ctrl_inst|Add0~18_combout ;
wire \tft_ctrl_inst|cnt_h~3_combout ;
wire \tft_ctrl_inst|Equal0~0_combout ;
wire \tft_ctrl_inst|Equal0~2_combout ;
wire \tft_ctrl_inst|Add1~0_combout ;
wire \tft_ctrl_inst|cnt_v[0]~10_combout ;
wire \tft_ctrl_inst|Add1~1 ;
wire \tft_ctrl_inst|Add1~2_combout ;
wire \tft_ctrl_inst|cnt_v[1]~9_combout ;
wire \tft_ctrl_inst|Add1~3 ;
wire \tft_ctrl_inst|Add1~4_combout ;
wire \tft_ctrl_inst|cnt_v[2]~3_combout ;
wire \tft_ctrl_inst|Add1~5 ;
wire \tft_ctrl_inst|Add1~6_combout ;
wire \tft_ctrl_inst|cnt_v[3]~2_combout ;
wire \tft_ctrl_inst|Add1~7 ;
wire \tft_ctrl_inst|Add1~8_combout ;
wire \tft_ctrl_inst|cnt_v[4]~1_combout ;
wire \tft_ctrl_inst|Add1~9 ;
wire \tft_ctrl_inst|Add1~10_combout ;
wire \tft_ctrl_inst|cnt_v[5]~7_combout ;
wire \tft_ctrl_inst|Add1~17 ;
wire \tft_ctrl_inst|Add1~18_combout ;
wire \tft_ctrl_inst|cnt_v[9]~8_combout ;
wire \tft_ctrl_inst|Add1~11 ;
wire \tft_ctrl_inst|Add1~12_combout ;
wire \tft_ctrl_inst|cnt_v[6]~6_combout ;
wire \tft_ctrl_inst|always1~1_combout ;
wire \tft_ctrl_inst|always1~2_combout ;
wire \tft_ctrl_inst|cnt_v[8]~0_combout ;
wire \tft_ctrl_inst|Add1~13 ;
wire \tft_ctrl_inst|Add1~14_combout ;
wire \tft_ctrl_inst|cnt_v[7]~5_combout ;
wire \tft_ctrl_inst|Add1~15 ;
wire \tft_ctrl_inst|Add1~16_combout ;
wire \tft_ctrl_inst|cnt_v[8]~4_combout ;
wire \tft_ctrl_inst|always1~0_combout ;
wire \tft_ctrl_inst|tft_de~2_combout ;
wire \tft_ctrl_inst|LessThan2~0_combout ;
wire \tft_ctrl_inst|tft_de~3_combout ;
wire \tft_ctrl_inst|LessThan4~0_combout ;
wire \tft_ctrl_inst|tft_de~0_combout ;
wire \tft_ctrl_inst|LessThan0~0_combout ;
wire \tft_ctrl_inst|tft_de~1_combout ;
wire \tft_ctrl_inst|tft_de~4_combout ;
wire \tft_ctrl_inst|tft_de~5_combout ;
wire \tft_ctrl_inst|Add2~0_combout ;
wire \tft_ctrl_inst|pix_x[0]~10_combout ;
wire \tft_ctrl_inst|pix_x[0]~9_combout ;
wire \tft_ctrl_inst|tft_de~6_combout ;
wire \tft_ctrl_inst|tft_de~7_combout ;
wire \tft_ctrl_inst|Add2~1 ;
wire \tft_ctrl_inst|Add2~3 ;
wire \tft_ctrl_inst|Add2~4_combout ;
wire \tft_ctrl_inst|Add2~2_combout ;
wire \tft_pic_inst|always1~10_combout ;
wire \tft_ctrl_inst|pix_y[0]~1_combout ;
wire \tft_ctrl_inst|pix_y[1]~0_combout ;
wire \tft_ctrl_inst|Add3~1 ;
wire \tft_ctrl_inst|Add3~3 ;
wire \tft_ctrl_inst|Add3~5 ;
wire \tft_ctrl_inst|Add3~7 ;
wire \tft_ctrl_inst|Add3~9 ;
wire \tft_ctrl_inst|Add3~11 ;
wire \tft_ctrl_inst|Add3~13 ;
wire \tft_ctrl_inst|Add3~14_combout ;
wire \tft_pic_inst|always1~11_combout ;
wire \tft_pic_inst|x_move[0]~10_combout ;
wire \vga_clk_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~q ;
wire \rst_n~0_combout ;
wire \rst_n~0clkctrl_outclk ;
wire \tft_ctrl_inst|Add2~5 ;
wire \tft_ctrl_inst|Add2~7 ;
wire \tft_ctrl_inst|Add2~9 ;
wire \tft_ctrl_inst|Add2~10_combout ;
wire \tft_pic_inst|pix_back_data[2]~14_combout ;
wire \tft_ctrl_inst|Add3~0_combout ;
wire \tft_ctrl_inst|Add3~23_combout ;
wire \tft_ctrl_inst|Add3~6_combout ;
wire \tft_ctrl_inst|Add3~4_combout ;
wire \tft_ctrl_inst|Add3~2_combout ;
wire \tft_pic_inst|always1~13_combout ;
wire \tft_ctrl_inst|Add3~12_combout ;
wire \tft_ctrl_inst|Add3~10_combout ;
wire \tft_ctrl_inst|Add3~8_combout ;
wire \tft_pic_inst|always1~12_combout ;
wire \tft_pic_inst|always1~14_combout ;
wire \tft_ctrl_inst|Add2~8_combout ;
wire \tft_ctrl_inst|Add2~11 ;
wire \tft_ctrl_inst|Add2~13 ;
wire \tft_ctrl_inst|Add2~14_combout ;
wire \tft_ctrl_inst|Add2~6_combout ;
wire \tft_pic_inst|always1~17_combout ;
wire \tft_ctrl_inst|Add2~15 ;
wire \tft_ctrl_inst|Add2~16_combout ;
wire \tft_ctrl_inst|Add2~12_combout ;
wire \tft_ctrl_inst|pix_x[6]~4_combout ;
wire \tft_ctrl_inst|Add2~17 ;
wire \tft_ctrl_inst|Add2~18_combout ;
wire \tft_pic_inst|always1~9_combout ;
wire \tft_pic_inst|always1~16_combout ;
wire \tft_pic_inst|y_move[1]~10_cout ;
wire \tft_pic_inst|y_move[1]~11_combout ;
wire \tft_pic_inst|y_move[1]~12 ;
wire \tft_pic_inst|y_move[2]~13_combout ;
wire \tft_pic_inst|y_move[2]~14 ;
wire \tft_pic_inst|y_move[3]~15_combout ;
wire \tft_pic_inst|y_move[3]~16 ;
wire \tft_pic_inst|y_move[4]~17_combout ;
wire \tft_pic_inst|y_move[4]~18 ;
wire \tft_pic_inst|y_move[5]~19_combout ;
wire \tft_pic_inst|y_flag~1_combout ;
wire \tft_pic_inst|y_move[5]~20 ;
wire \tft_pic_inst|y_move[6]~21_combout ;
wire \tft_pic_inst|y_move[6]~22 ;
wire \tft_pic_inst|y_move[7]~23_combout ;
wire \tft_pic_inst|y_move[7]~24 ;
wire \tft_pic_inst|y_move[8]~25_combout ;
wire \tft_pic_inst|Equal4~0_combout ;
wire \tft_pic_inst|y_flag~0_combout ;
wire \tft_pic_inst|y_flag~2_combout ;
wire \tft_pic_inst|y_flag~q ;
wire \tft_pic_inst|always2~0_combout ;
wire \tft_pic_inst|y_move[8]~26 ;
wire \tft_pic_inst|y_move[9]~27_combout ;
wire \tft_pic_inst|Add1~1 ;
wire \tft_pic_inst|Add1~3 ;
wire \tft_pic_inst|Add1~5 ;
wire \tft_pic_inst|Add1~7 ;
wire \tft_pic_inst|Add1~9 ;
wire \tft_pic_inst|Add1~11 ;
wire \tft_pic_inst|Add1~12_combout ;
wire \tft_ctrl_inst|Add3~16_combout ;
wire \tft_ctrl_inst|Add3~17_combout ;
wire \tft_pic_inst|Add1~10_combout ;
wire \tft_ctrl_inst|Add3~18_combout ;
wire \tft_pic_inst|Add1~8_combout ;
wire \tft_ctrl_inst|Add3~19_combout ;
wire \tft_pic_inst|Add1~6_combout ;
wire \tft_pic_inst|Add1~4_combout ;
wire \tft_ctrl_inst|Add3~20_combout ;
wire \tft_pic_inst|Add1~2_combout ;
wire \tft_ctrl_inst|Add3~21_combout ;
wire \tft_ctrl_inst|Add3~22_combout ;
wire \tft_pic_inst|Add1~0_combout ;
wire \tft_pic_inst|LessThan13~1_cout ;
wire \tft_pic_inst|LessThan13~3_cout ;
wire \tft_pic_inst|LessThan13~5_cout ;
wire \tft_pic_inst|LessThan13~7_cout ;
wire \tft_pic_inst|LessThan13~9_cout ;
wire \tft_pic_inst|LessThan13~11_cout ;
wire \tft_pic_inst|LessThan13~13_cout ;
wire \tft_pic_inst|LessThan13~15_cout ;
wire \tft_pic_inst|LessThan13~17_cout ;
wire \tft_pic_inst|LessThan13~18_combout ;
wire \tft_pic_inst|LessThan12~1_cout ;
wire \tft_pic_inst|LessThan12~3_cout ;
wire \tft_pic_inst|LessThan12~5_cout ;
wire \tft_pic_inst|LessThan12~7_cout ;
wire \tft_pic_inst|LessThan12~9_cout ;
wire \tft_pic_inst|LessThan12~11_cout ;
wire \tft_pic_inst|LessThan12~13_cout ;
wire \tft_pic_inst|LessThan12~15_cout ;
wire \tft_pic_inst|LessThan12~17_cout ;
wire \tft_pic_inst|LessThan12~18_combout ;
wire \tft_pic_inst|LessThan6~0_combout ;
wire \tft_pic_inst|x_move[0]~11 ;
wire \tft_pic_inst|x_move[1]~12_combout ;
wire \tft_pic_inst|x_move[1]~13 ;
wire \tft_pic_inst|x_move[2]~14_combout ;
wire \tft_pic_inst|x_move[2]~15 ;
wire \tft_pic_inst|x_move[3]~16_combout ;
wire \tft_pic_inst|x_move[3]~17 ;
wire \tft_pic_inst|x_move[4]~18_combout ;
wire \tft_pic_inst|x_move[4]~19 ;
wire \tft_pic_inst|x_move[5]~20_combout ;
wire \tft_pic_inst|x_move[5]~21 ;
wire \tft_pic_inst|x_move[6]~22_combout ;
wire \tft_pic_inst|x_move[6]~23 ;
wire \tft_pic_inst|x_move[7]~24_combout ;
wire \tft_pic_inst|x_move[7]~25 ;
wire \tft_pic_inst|x_move[8]~26_combout ;
wire \tft_pic_inst|x_flag~1_combout ;
wire \tft_pic_inst|x_flag~0_combout ;
wire \tft_pic_inst|Equal2~0_combout ;
wire \tft_pic_inst|x_flag~2_combout ;
wire \tft_pic_inst|x_flag~q ;
wire \tft_pic_inst|always1~15_combout ;
wire \tft_pic_inst|x_move[8]~27 ;
wire \tft_pic_inst|x_move[9]~28_combout ;
wire \tft_pic_inst|Add0~1 ;
wire \tft_pic_inst|Add0~3 ;
wire \tft_pic_inst|Add0~5 ;
wire \tft_pic_inst|Add0~7 ;
wire \tft_pic_inst|Add0~9 ;
wire \tft_pic_inst|Add0~11 ;
wire \tft_pic_inst|Add0~12_combout ;
wire \tft_pic_inst|Add0~10_combout ;
wire \tft_ctrl_inst|pix_x[8]~2_combout ;
wire \tft_pic_inst|Add0~8_combout ;
wire \tft_ctrl_inst|pix_x[7]~3_combout ;
wire \tft_pic_inst|Add0~6_combout ;
wire \tft_pic_inst|Add0~4_combout ;
wire \tft_pic_inst|Add0~2_combout ;
wire \tft_ctrl_inst|pix_x[4]~5_combout ;
wire \tft_pic_inst|Add0~0_combout ;
wire \tft_ctrl_inst|pix_x[3]~6_combout ;
wire \tft_ctrl_inst|pix_x[2]~7_combout ;
wire \tft_ctrl_inst|pix_x[1]~8_combout ;
wire \tft_pic_inst|LessThan11~1_cout ;
wire \tft_pic_inst|LessThan11~3_cout ;
wire \tft_pic_inst|LessThan11~5_cout ;
wire \tft_pic_inst|LessThan11~7_cout ;
wire \tft_pic_inst|LessThan11~9_cout ;
wire \tft_pic_inst|LessThan11~11_cout ;
wire \tft_pic_inst|LessThan11~13_cout ;
wire \tft_pic_inst|LessThan11~15_cout ;
wire \tft_pic_inst|LessThan11~17_cout ;
wire \tft_pic_inst|LessThan11~18_combout ;
wire \tft_pic_inst|LessThan10~1_cout ;
wire \tft_pic_inst|LessThan10~3_cout ;
wire \tft_pic_inst|LessThan10~5_cout ;
wire \tft_pic_inst|LessThan10~7_cout ;
wire \tft_pic_inst|LessThan10~9_cout ;
wire \tft_pic_inst|LessThan10~11_cout ;
wire \tft_pic_inst|LessThan10~13_cout ;
wire \tft_pic_inst|LessThan10~15_cout ;
wire \tft_pic_inst|LessThan10~17_cout ;
wire \tft_pic_inst|LessThan10~18_combout ;
wire \tft_pic_inst|rd_en~0_combout ;
wire \tft_pic_inst|image_valid~0_combout ;
wire \tft_pic_inst|image_valid~q ;
wire \tft_pic_inst|pix_back_data~16_combout ;
wire \tft_pic_inst|pix_back_data[2]~15_combout ;
wire \tft_pic_inst|pix_back_data[2]~38_combout ;
wire \tft_pic_inst|pix_back_data[10]~17_combout ;
wire \tft_pic_inst|pix_back_data~18_combout ;
wire \tft_pic_inst|LessThan8~0_combout ;
wire \tft_pic_inst|always1~8_combout ;
wire \tft_pic_inst|LessThan6~2_combout ;
wire \tft_pic_inst|LessThan6~1_combout ;
wire \tft_pic_inst|LessThan6~3_combout ;
wire \tft_pic_inst|pix_back_data~19_combout ;
wire \tft_pic_inst|pix_back_data~20_combout ;
wire \tft_pic_inst|Add6~0_combout ;
wire \tft_pic_inst|rom_addr[0]~1_combout ;
wire \tft_pic_inst|Add6~1 ;
wire \tft_pic_inst|Add6~2_combout ;
wire \tft_pic_inst|rom_addr[1]~2_combout ;
wire \tft_pic_inst|Add6~3 ;
wire \tft_pic_inst|Add6~4_combout ;
wire \tft_pic_inst|rom_addr[2]~3_combout ;
wire \tft_pic_inst|Add6~5 ;
wire \tft_pic_inst|Add6~6_combout ;
wire \tft_pic_inst|rom_addr[3]~4_combout ;
wire \tft_pic_inst|Add6~7 ;
wire \tft_pic_inst|Add6~8_combout ;
wire \tft_pic_inst|rom_addr[4]~5_combout ;
wire \tft_pic_inst|Add6~9 ;
wire \tft_pic_inst|Add6~10_combout ;
wire \tft_pic_inst|rom_addr[5]~6_combout ;
wire \tft_pic_inst|Equal6~2_combout ;
wire \tft_pic_inst|Add6~11 ;
wire \tft_pic_inst|Add6~12_combout ;
wire \tft_pic_inst|rom_addr[6]~7_combout ;
wire \tft_pic_inst|Add6~13 ;
wire \tft_pic_inst|Add6~14_combout ;
wire \tft_pic_inst|rom_addr[7]~8_combout ;
wire \tft_pic_inst|Add6~15 ;
wire \tft_pic_inst|Add6~16_combout ;
wire \tft_pic_inst|rom_addr[8]~9_combout ;
wire \tft_pic_inst|Add6~17 ;
wire \tft_pic_inst|Add6~18_combout ;
wire \tft_pic_inst|rom_addr[9]~10_combout ;
wire \tft_pic_inst|Add6~19 ;
wire \tft_pic_inst|Add6~20_combout ;
wire \tft_pic_inst|rom_addr[10]~11_combout ;
wire \tft_pic_inst|Add6~21 ;
wire \tft_pic_inst|Add6~22_combout ;
wire \tft_pic_inst|rom_addr[11]~12_combout ;
wire \tft_pic_inst|Add6~23 ;
wire \tft_pic_inst|Add6~24_combout ;
wire \tft_pic_inst|rom_addr[12]~13_combout ;
wire \tft_pic_inst|Equal6~0_combout ;
wire \tft_pic_inst|Equal6~1_combout ;
wire \tft_pic_inst|Equal6~3_combout ;
wire \tft_pic_inst|Equal6~4_combout ;
wire \tft_pic_inst|Add6~25 ;
wire \tft_pic_inst|Add6~26_combout ;
wire \tft_pic_inst|rom_addr[13]~0_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \tft_ctrl_inst|rgb[0]~0_combout ;
wire \tft_ctrl_inst|rgb[0]~1_combout ;
wire \tft_pic_inst|LessThan1~0_combout ;
wire \tft_pic_inst|pix_back_data~21_combout ;
wire \tft_pic_inst|pix_back_data~22_combout ;
wire \tft_pic_inst|pix_back_data~23_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \tft_ctrl_inst|rgb[1]~2_combout ;
wire \tft_ctrl_inst|rgb[1]~3_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \tft_ctrl_inst|rgb[2]~4_combout ;
wire \tft_ctrl_inst|rgb[2]~5_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \tft_ctrl_inst|rgb[3]~6_combout ;
wire \tft_ctrl_inst|rgb[3]~7_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \tft_ctrl_inst|rgb[4]~8_combout ;
wire \tft_ctrl_inst|rgb[4]~9_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \tft_ctrl_inst|rgb[5]~10_combout ;
wire \tft_pic_inst|pix_back_data~25_combout ;
wire \tft_pic_inst|pix_back_data~26_combout ;
wire \tft_pic_inst|pix_back_data~24_combout ;
wire \tft_pic_inst|pix_back_data~27_combout ;
wire \tft_ctrl_inst|rgb[5]~11_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \tft_ctrl_inst|rgb[6]~12_combout ;
wire \tft_ctrl_inst|rgb[6]~13_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \tft_ctrl_inst|rgb[7]~14_combout ;
wire \tft_pic_inst|pix_back_data~36_combout ;
wire \tft_pic_inst|pix_back_data~29_combout ;
wire \tft_pic_inst|pix_back_data~28_combout ;
wire \tft_pic_inst|pix_back_data~30_combout ;
wire \tft_ctrl_inst|rgb[7]~15_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \tft_ctrl_inst|rgb[8]~16_combout ;
wire \tft_ctrl_inst|rgb[8]~17_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \tft_ctrl_inst|rgb[9]~18_combout ;
wire \tft_ctrl_inst|rgb[9]~19_combout ;
wire \tft_pic_inst|pix_back_data~31_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \tft_ctrl_inst|rgb[10]~20_combout ;
wire \tft_ctrl_inst|rgb[10]~21_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \tft_ctrl_inst|rgb[11]~22_combout ;
wire \tft_pic_inst|pix_back_data~32_combout ;
wire \tft_pic_inst|pix_back_data~37_combout ;
wire \tft_pic_inst|pix_back_data~33_combout ;
wire \tft_pic_inst|pix_back_data~34_combout ;
wire \tft_ctrl_inst|rgb[11]~23_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \tft_ctrl_inst|rgb[12]~24_combout ;
wire \tft_pic_inst|pix_back_data~35_combout ;
wire \tft_ctrl_inst|rgb[12]~25_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \tft_ctrl_inst|rgb[13]~26_combout ;
wire \tft_ctrl_inst|rgb[13]~27_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \tft_ctrl_inst|rgb[14]~28_combout ;
wire \tft_ctrl_inst|rgb[14]~29_combout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \tft_ctrl_inst|rgb[15]~30_combout ;
wire \tft_ctrl_inst|rgb[15]~31_combout ;
wire \tft_ctrl_inst|LessThan0~1_combout ;
wire \tft_ctrl_inst|LessThan0~2_combout ;
wire \tft_ctrl_inst|LessThan1~0_combout ;
wire \tft_ctrl_inst|LessThan1~1_combout ;
wire [4:0] \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [13:0] \tft_pic_inst|rom_addr ;
wire [9:0] \tft_pic_inst|x_move ;
wire [9:0] \tft_ctrl_inst|cnt_h ;
wire [9:0] \tft_pic_inst|y_move ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [9:0] \tft_ctrl_inst|cnt_v ;
wire [15:0] \tft_pic_inst|pix_back_data ;

wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [4:0] \vga_clk_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \vga_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \vga_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \vga_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \vga_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \vga_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \rgb[0]~output (
	.i(\tft_ctrl_inst|rgb[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[0]),
	.obar());
// synopsys translate_off
defparam \rgb[0]~output .bus_hold = "false";
defparam \rgb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \rgb[1]~output (
	.i(\tft_ctrl_inst|rgb[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[1]),
	.obar());
// synopsys translate_off
defparam \rgb[1]~output .bus_hold = "false";
defparam \rgb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \rgb[2]~output (
	.i(\tft_ctrl_inst|rgb[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[2]),
	.obar());
// synopsys translate_off
defparam \rgb[2]~output .bus_hold = "false";
defparam \rgb[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \rgb[3]~output (
	.i(\tft_ctrl_inst|rgb[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[3]),
	.obar());
// synopsys translate_off
defparam \rgb[3]~output .bus_hold = "false";
defparam \rgb[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \rgb[4]~output (
	.i(\tft_ctrl_inst|rgb[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[4]),
	.obar());
// synopsys translate_off
defparam \rgb[4]~output .bus_hold = "false";
defparam \rgb[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \rgb[5]~output (
	.i(\tft_ctrl_inst|rgb[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[5]),
	.obar());
// synopsys translate_off
defparam \rgb[5]~output .bus_hold = "false";
defparam \rgb[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \rgb[6]~output (
	.i(\tft_ctrl_inst|rgb[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[6]),
	.obar());
// synopsys translate_off
defparam \rgb[6]~output .bus_hold = "false";
defparam \rgb[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \rgb[7]~output (
	.i(\tft_ctrl_inst|rgb[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[7]),
	.obar());
// synopsys translate_off
defparam \rgb[7]~output .bus_hold = "false";
defparam \rgb[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \rgb[8]~output (
	.i(\tft_ctrl_inst|rgb[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[8]),
	.obar());
// synopsys translate_off
defparam \rgb[8]~output .bus_hold = "false";
defparam \rgb[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \rgb[9]~output (
	.i(\tft_ctrl_inst|rgb[9]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[9]),
	.obar());
// synopsys translate_off
defparam \rgb[9]~output .bus_hold = "false";
defparam \rgb[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \rgb[10]~output (
	.i(\tft_ctrl_inst|rgb[10]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[10]),
	.obar());
// synopsys translate_off
defparam \rgb[10]~output .bus_hold = "false";
defparam \rgb[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \rgb[11]~output (
	.i(\tft_ctrl_inst|rgb[11]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[11]),
	.obar());
// synopsys translate_off
defparam \rgb[11]~output .bus_hold = "false";
defparam \rgb[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \rgb[12]~output (
	.i(\tft_ctrl_inst|rgb[12]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[12]),
	.obar());
// synopsys translate_off
defparam \rgb[12]~output .bus_hold = "false";
defparam \rgb[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \rgb[13]~output (
	.i(\tft_ctrl_inst|rgb[13]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[13]),
	.obar());
// synopsys translate_off
defparam \rgb[13]~output .bus_hold = "false";
defparam \rgb[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \rgb[14]~output (
	.i(\tft_ctrl_inst|rgb[14]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[14]),
	.obar());
// synopsys translate_off
defparam \rgb[14]~output .bus_hold = "false";
defparam \rgb[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \rgb[15]~output (
	.i(\tft_ctrl_inst|rgb[15]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[15]),
	.obar());
// synopsys translate_off
defparam \rgb[15]~output .bus_hold = "false";
defparam \rgb[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \hsync~output (
	.i(\tft_ctrl_inst|LessThan0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \vsync~output (
	.i(\tft_ctrl_inst|LessThan1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \tft_clk~output (
	.i(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_clk),
	.obar());
// synopsys translate_off
defparam \tft_clk~output .bus_hold = "false";
defparam \tft_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \tft_bl~output (
	.i(\sys_rst_n~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_bl),
	.obar());
// synopsys translate_off
defparam \tft_bl~output .bus_hold = "false";
defparam \tft_bl~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \tft_de~output (
	.i(\tft_ctrl_inst|tft_de~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_de),
	.obar());
// synopsys translate_off
defparam \tft_de~output .bus_hold = "false";
defparam \tft_de~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \sys_rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_rst_n~inputclkctrl .clock_type = "global clock";
defparam \sys_rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \vga_clk_inst|altpll_component|auto_generated|pll1 (
	.areset(!\sys_rst_n~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sys_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\vga_clk_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c0_high = 25;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c0_low = 25;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 50;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 9;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .m = 9;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5891;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 277;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \tft_ctrl_inst|Add0~0 (
// Equation(s):
// \tft_ctrl_inst|Add0~0_combout  = \tft_ctrl_inst|cnt_h [0] $ (VCC)
// \tft_ctrl_inst|Add0~1  = CARRY(\tft_ctrl_inst|cnt_h [0])

	.dataa(\tft_ctrl_inst|cnt_h [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add0~0_combout ),
	.cout(\tft_ctrl_inst|Add0~1 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \tft_ctrl_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \tft_ctrl_inst|cnt_h~0 (
// Equation(s):
// \tft_ctrl_inst|cnt_h~0_combout  = (!\tft_ctrl_inst|Equal0~2_combout  & \tft_ctrl_inst|Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Equal0~2_combout ),
	.datad(\tft_ctrl_inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_h~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h~0 .lut_mask = 16'h0F00;
defparam \tft_ctrl_inst|cnt_h~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \tft_ctrl_inst|cnt_h[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_h~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[0] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \tft_ctrl_inst|Add0~2 (
// Equation(s):
// \tft_ctrl_inst|Add0~2_combout  = (\tft_ctrl_inst|cnt_h [1] & (!\tft_ctrl_inst|Add0~1 )) # (!\tft_ctrl_inst|cnt_h [1] & ((\tft_ctrl_inst|Add0~1 ) # (GND)))
// \tft_ctrl_inst|Add0~3  = CARRY((!\tft_ctrl_inst|Add0~1 ) # (!\tft_ctrl_inst|cnt_h [1]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~1 ),
	.combout(\tft_ctrl_inst|Add0~2_combout ),
	.cout(\tft_ctrl_inst|Add0~3 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \tft_ctrl_inst|cnt_h[1] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[1] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \tft_ctrl_inst|Add0~4 (
// Equation(s):
// \tft_ctrl_inst|Add0~4_combout  = (\tft_ctrl_inst|cnt_h [2] & (\tft_ctrl_inst|Add0~3  $ (GND))) # (!\tft_ctrl_inst|cnt_h [2] & (!\tft_ctrl_inst|Add0~3  & VCC))
// \tft_ctrl_inst|Add0~5  = CARRY((\tft_ctrl_inst|cnt_h [2] & !\tft_ctrl_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~3 ),
	.combout(\tft_ctrl_inst|Add0~4_combout ),
	.cout(\tft_ctrl_inst|Add0~5 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \tft_ctrl_inst|cnt_h~1 (
// Equation(s):
// \tft_ctrl_inst|cnt_h~1_combout  = (!\tft_ctrl_inst|Equal0~2_combout  & \tft_ctrl_inst|Add0~4_combout )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|Equal0~2_combout ),
	.datac(\tft_ctrl_inst|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_h~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h~1 .lut_mask = 16'h3030;
defparam \tft_ctrl_inst|cnt_h~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N3
dffeas \tft_ctrl_inst|cnt_h[2] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_h~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[2] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \tft_ctrl_inst|Add0~6 (
// Equation(s):
// \tft_ctrl_inst|Add0~6_combout  = (\tft_ctrl_inst|cnt_h [3] & (!\tft_ctrl_inst|Add0~5 )) # (!\tft_ctrl_inst|cnt_h [3] & ((\tft_ctrl_inst|Add0~5 ) # (GND)))
// \tft_ctrl_inst|Add0~7  = CARRY((!\tft_ctrl_inst|Add0~5 ) # (!\tft_ctrl_inst|cnt_h [3]))

	.dataa(\tft_ctrl_inst|cnt_h [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~5 ),
	.combout(\tft_ctrl_inst|Add0~6_combout ),
	.cout(\tft_ctrl_inst|Add0~7 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \tft_ctrl_inst|cnt_h~2 (
// Equation(s):
// \tft_ctrl_inst|cnt_h~2_combout  = (!\tft_ctrl_inst|Equal0~2_combout  & \tft_ctrl_inst|Add0~6_combout )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|Equal0~2_combout ),
	.datac(\tft_ctrl_inst|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_h~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h~2 .lut_mask = 16'h3030;
defparam \tft_ctrl_inst|cnt_h~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \tft_ctrl_inst|cnt_h[3] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_h~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[3] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \tft_ctrl_inst|Add0~8 (
// Equation(s):
// \tft_ctrl_inst|Add0~8_combout  = (\tft_ctrl_inst|cnt_h [4] & (\tft_ctrl_inst|Add0~7  $ (GND))) # (!\tft_ctrl_inst|cnt_h [4] & (!\tft_ctrl_inst|Add0~7  & VCC))
// \tft_ctrl_inst|Add0~9  = CARRY((\tft_ctrl_inst|cnt_h [4] & !\tft_ctrl_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~7 ),
	.combout(\tft_ctrl_inst|Add0~8_combout ),
	.cout(\tft_ctrl_inst|Add0~9 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \tft_ctrl_inst|cnt_h[4] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[4] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \tft_ctrl_inst|Add0~10 (
// Equation(s):
// \tft_ctrl_inst|Add0~10_combout  = (\tft_ctrl_inst|cnt_h [5] & (!\tft_ctrl_inst|Add0~9 )) # (!\tft_ctrl_inst|cnt_h [5] & ((\tft_ctrl_inst|Add0~9 ) # (GND)))
// \tft_ctrl_inst|Add0~11  = CARRY((!\tft_ctrl_inst|Add0~9 ) # (!\tft_ctrl_inst|cnt_h [5]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~9 ),
	.combout(\tft_ctrl_inst|Add0~10_combout ),
	.cout(\tft_ctrl_inst|Add0~11 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \tft_ctrl_inst|cnt_h[5] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[5] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \tft_ctrl_inst|Equal0~1 (
// Equation(s):
// \tft_ctrl_inst|Equal0~1_combout  = (!\tft_ctrl_inst|cnt_h [4] & (!\tft_ctrl_inst|cnt_h [0] & (!\tft_ctrl_inst|cnt_h [1] & !\tft_ctrl_inst|cnt_h [5])))

	.dataa(\tft_ctrl_inst|cnt_h [4]),
	.datab(\tft_ctrl_inst|cnt_h [0]),
	.datac(\tft_ctrl_inst|cnt_h [1]),
	.datad(\tft_ctrl_inst|cnt_h [5]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \tft_ctrl_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \tft_ctrl_inst|Add0~12 (
// Equation(s):
// \tft_ctrl_inst|Add0~12_combout  = (\tft_ctrl_inst|cnt_h [6] & (\tft_ctrl_inst|Add0~11  $ (GND))) # (!\tft_ctrl_inst|cnt_h [6] & (!\tft_ctrl_inst|Add0~11  & VCC))
// \tft_ctrl_inst|Add0~13  = CARRY((\tft_ctrl_inst|cnt_h [6] & !\tft_ctrl_inst|Add0~11 ))

	.dataa(\tft_ctrl_inst|cnt_h [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~11 ),
	.combout(\tft_ctrl_inst|Add0~12_combout ),
	.cout(\tft_ctrl_inst|Add0~13 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~12 .lut_mask = 16'hA50A;
defparam \tft_ctrl_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \tft_ctrl_inst|cnt_h[6] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[6] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \tft_ctrl_inst|Add0~14 (
// Equation(s):
// \tft_ctrl_inst|Add0~14_combout  = (\tft_ctrl_inst|cnt_h [7] & (!\tft_ctrl_inst|Add0~13 )) # (!\tft_ctrl_inst|cnt_h [7] & ((\tft_ctrl_inst|Add0~13 ) # (GND)))
// \tft_ctrl_inst|Add0~15  = CARRY((!\tft_ctrl_inst|Add0~13 ) # (!\tft_ctrl_inst|cnt_h [7]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~13 ),
	.combout(\tft_ctrl_inst|Add0~14_combout ),
	.cout(\tft_ctrl_inst|Add0~15 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \tft_ctrl_inst|cnt_h[7] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[7] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \tft_ctrl_inst|Add0~16 (
// Equation(s):
// \tft_ctrl_inst|Add0~16_combout  = (\tft_ctrl_inst|cnt_h [8] & (\tft_ctrl_inst|Add0~15  $ (GND))) # (!\tft_ctrl_inst|cnt_h [8] & (!\tft_ctrl_inst|Add0~15  & VCC))
// \tft_ctrl_inst|Add0~17  = CARRY((\tft_ctrl_inst|cnt_h [8] & !\tft_ctrl_inst|Add0~15 ))

	.dataa(\tft_ctrl_inst|cnt_h [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~15 ),
	.combout(\tft_ctrl_inst|Add0~16_combout ),
	.cout(\tft_ctrl_inst|Add0~17 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \tft_ctrl_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \tft_ctrl_inst|cnt_h[8] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[8] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \tft_ctrl_inst|Add0~18 (
// Equation(s):
// \tft_ctrl_inst|Add0~18_combout  = \tft_ctrl_inst|cnt_h [9] $ (\tft_ctrl_inst|Add0~17 )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\tft_ctrl_inst|Add0~17 ),
	.combout(\tft_ctrl_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~18 .lut_mask = 16'h3C3C;
defparam \tft_ctrl_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \tft_ctrl_inst|cnt_h~3 (
// Equation(s):
// \tft_ctrl_inst|cnt_h~3_combout  = (!\tft_ctrl_inst|Equal0~2_combout  & \tft_ctrl_inst|Add0~18_combout )

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|Add0~18_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_h~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h~3 .lut_mask = 16'h5500;
defparam \tft_ctrl_inst|cnt_h~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \tft_ctrl_inst|cnt_h[9] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_h~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[9] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \tft_ctrl_inst|Equal0~0 (
// Equation(s):
// \tft_ctrl_inst|Equal0~0_combout  = (!\tft_ctrl_inst|cnt_h [6] & (!\tft_ctrl_inst|cnt_h [7] & (\tft_ctrl_inst|cnt_h [9] & !\tft_ctrl_inst|cnt_h [8])))

	.dataa(\tft_ctrl_inst|cnt_h [6]),
	.datab(\tft_ctrl_inst|cnt_h [7]),
	.datac(\tft_ctrl_inst|cnt_h [9]),
	.datad(\tft_ctrl_inst|cnt_h [8]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Equal0~0 .lut_mask = 16'h0010;
defparam \tft_ctrl_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \tft_ctrl_inst|Equal0~2 (
// Equation(s):
// \tft_ctrl_inst|Equal0~2_combout  = (\tft_ctrl_inst|Equal0~1_combout  & (\tft_ctrl_inst|cnt_h [2] & (\tft_ctrl_inst|Equal0~0_combout  & \tft_ctrl_inst|cnt_h [3])))

	.dataa(\tft_ctrl_inst|Equal0~1_combout ),
	.datab(\tft_ctrl_inst|cnt_h [2]),
	.datac(\tft_ctrl_inst|Equal0~0_combout ),
	.datad(\tft_ctrl_inst|cnt_h [3]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Equal0~2 .lut_mask = 16'h8000;
defparam \tft_ctrl_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \tft_ctrl_inst|Add1~0 (
// Equation(s):
// \tft_ctrl_inst|Add1~0_combout  = \tft_ctrl_inst|cnt_v [0] $ (VCC)
// \tft_ctrl_inst|Add1~1  = CARRY(\tft_ctrl_inst|cnt_v [0])

	.dataa(\tft_ctrl_inst|cnt_v [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add1~0_combout ),
	.cout(\tft_ctrl_inst|Add1~1 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \tft_ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[0]~10 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[0]~10_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (!\tft_ctrl_inst|cnt_v[8]~0_combout  & ((\tft_ctrl_inst|Add1~0_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [0]) # ((!\tft_ctrl_inst|cnt_v[8]~0_combout 
//  & \tft_ctrl_inst|Add1~0_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [0]),
	.datad(\tft_ctrl_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[0]~10 .lut_mask = 16'h7350;
defparam \tft_ctrl_inst|cnt_v[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \tft_ctrl_inst|cnt_v[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[0]~10_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[0] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \tft_ctrl_inst|Add1~2 (
// Equation(s):
// \tft_ctrl_inst|Add1~2_combout  = (\tft_ctrl_inst|cnt_v [1] & (!\tft_ctrl_inst|Add1~1 )) # (!\tft_ctrl_inst|cnt_v [1] & ((\tft_ctrl_inst|Add1~1 ) # (GND)))
// \tft_ctrl_inst|Add1~3  = CARRY((!\tft_ctrl_inst|Add1~1 ) # (!\tft_ctrl_inst|cnt_v [1]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~1 ),
	.combout(\tft_ctrl_inst|Add1~2_combout ),
	.cout(\tft_ctrl_inst|Add1~3 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[1]~9 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[1]~9_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (!\tft_ctrl_inst|cnt_v[8]~0_combout  & ((\tft_ctrl_inst|Add1~2_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [1]) # ((!\tft_ctrl_inst|cnt_v[8]~0_combout  
// & \tft_ctrl_inst|Add1~2_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [1]),
	.datad(\tft_ctrl_inst|Add1~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[1]~9 .lut_mask = 16'h7350;
defparam \tft_ctrl_inst|cnt_v[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \tft_ctrl_inst|cnt_v[1] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[1]~9_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[1] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \tft_ctrl_inst|Add1~4 (
// Equation(s):
// \tft_ctrl_inst|Add1~4_combout  = (\tft_ctrl_inst|cnt_v [2] & (\tft_ctrl_inst|Add1~3  $ (GND))) # (!\tft_ctrl_inst|cnt_v [2] & (!\tft_ctrl_inst|Add1~3  & VCC))
// \tft_ctrl_inst|Add1~5  = CARRY((\tft_ctrl_inst|cnt_v [2] & !\tft_ctrl_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~3 ),
	.combout(\tft_ctrl_inst|Add1~4_combout ),
	.cout(\tft_ctrl_inst|Add1~5 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[2]~3 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[2]~3_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (\tft_ctrl_inst|Add1~4_combout  & ((!\tft_ctrl_inst|cnt_v[8]~0_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [2]) # ((\tft_ctrl_inst|Add1~4_combout  & 
// !\tft_ctrl_inst|cnt_v[8]~0_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|Add1~4_combout ),
	.datac(\tft_ctrl_inst|cnt_v [2]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[2]~3 .lut_mask = 16'h50DC;
defparam \tft_ctrl_inst|cnt_v[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \tft_ctrl_inst|cnt_v[2] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[2]~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[2] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \tft_ctrl_inst|Add1~6 (
// Equation(s):
// \tft_ctrl_inst|Add1~6_combout  = (\tft_ctrl_inst|cnt_v [3] & (!\tft_ctrl_inst|Add1~5 )) # (!\tft_ctrl_inst|cnt_v [3] & ((\tft_ctrl_inst|Add1~5 ) # (GND)))
// \tft_ctrl_inst|Add1~7  = CARRY((!\tft_ctrl_inst|Add1~5 ) # (!\tft_ctrl_inst|cnt_v [3]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~5 ),
	.combout(\tft_ctrl_inst|Add1~6_combout ),
	.cout(\tft_ctrl_inst|Add1~7 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[3]~2 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[3]~2_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (\tft_ctrl_inst|Add1~6_combout  & ((!\tft_ctrl_inst|cnt_v[8]~0_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [3]) # ((\tft_ctrl_inst|Add1~6_combout  & 
// !\tft_ctrl_inst|cnt_v[8]~0_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|Add1~6_combout ),
	.datac(\tft_ctrl_inst|cnt_v [3]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[3]~2 .lut_mask = 16'h50DC;
defparam \tft_ctrl_inst|cnt_v[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \tft_ctrl_inst|cnt_v[3] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[3]~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[3] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \tft_ctrl_inst|Add1~8 (
// Equation(s):
// \tft_ctrl_inst|Add1~8_combout  = (\tft_ctrl_inst|cnt_v [4] & (\tft_ctrl_inst|Add1~7  $ (GND))) # (!\tft_ctrl_inst|cnt_v [4] & (!\tft_ctrl_inst|Add1~7  & VCC))
// \tft_ctrl_inst|Add1~9  = CARRY((\tft_ctrl_inst|cnt_v [4] & !\tft_ctrl_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~7 ),
	.combout(\tft_ctrl_inst|Add1~8_combout ),
	.cout(\tft_ctrl_inst|Add1~9 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[4]~1 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[4]~1_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (\tft_ctrl_inst|Add1~8_combout  & ((!\tft_ctrl_inst|cnt_v[8]~0_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [4]) # ((\tft_ctrl_inst|Add1~8_combout  & 
// !\tft_ctrl_inst|cnt_v[8]~0_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|Add1~8_combout ),
	.datac(\tft_ctrl_inst|cnt_v [4]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[4]~1 .lut_mask = 16'h50DC;
defparam \tft_ctrl_inst|cnt_v[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N9
dffeas \tft_ctrl_inst|cnt_v[4] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[4]~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[4] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \tft_ctrl_inst|Add1~10 (
// Equation(s):
// \tft_ctrl_inst|Add1~10_combout  = (\tft_ctrl_inst|cnt_v [5] & (!\tft_ctrl_inst|Add1~9 )) # (!\tft_ctrl_inst|cnt_v [5] & ((\tft_ctrl_inst|Add1~9 ) # (GND)))
// \tft_ctrl_inst|Add1~11  = CARRY((!\tft_ctrl_inst|Add1~9 ) # (!\tft_ctrl_inst|cnt_v [5]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~9 ),
	.combout(\tft_ctrl_inst|Add1~10_combout ),
	.cout(\tft_ctrl_inst|Add1~11 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~10 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[5]~7 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[5]~7_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (!\tft_ctrl_inst|cnt_v[8]~0_combout  & ((\tft_ctrl_inst|Add1~10_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [5]) # ((!\tft_ctrl_inst|cnt_v[8]~0_combout 
//  & \tft_ctrl_inst|Add1~10_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [5]),
	.datad(\tft_ctrl_inst|Add1~10_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[5]~7 .lut_mask = 16'h7350;
defparam \tft_ctrl_inst|cnt_v[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \tft_ctrl_inst|cnt_v[5] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[5]~7_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[5] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \tft_ctrl_inst|Add1~16 (
// Equation(s):
// \tft_ctrl_inst|Add1~16_combout  = (\tft_ctrl_inst|cnt_v [8] & (\tft_ctrl_inst|Add1~15  $ (GND))) # (!\tft_ctrl_inst|cnt_v [8] & (!\tft_ctrl_inst|Add1~15  & VCC))
// \tft_ctrl_inst|Add1~17  = CARRY((\tft_ctrl_inst|cnt_v [8] & !\tft_ctrl_inst|Add1~15 ))

	.dataa(\tft_ctrl_inst|cnt_v [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~15 ),
	.combout(\tft_ctrl_inst|Add1~16_combout ),
	.cout(\tft_ctrl_inst|Add1~17 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~16 .lut_mask = 16'hA50A;
defparam \tft_ctrl_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \tft_ctrl_inst|Add1~18 (
// Equation(s):
// \tft_ctrl_inst|Add1~18_combout  = \tft_ctrl_inst|Add1~17  $ (\tft_ctrl_inst|cnt_v [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|cnt_v [9]),
	.cin(\tft_ctrl_inst|Add1~17 ),
	.combout(\tft_ctrl_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~18 .lut_mask = 16'h0FF0;
defparam \tft_ctrl_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[9]~8 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[9]~8_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (!\tft_ctrl_inst|cnt_v[8]~0_combout  & ((\tft_ctrl_inst|Add1~18_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [9]) # ((!\tft_ctrl_inst|cnt_v[8]~0_combout 
//  & \tft_ctrl_inst|Add1~18_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [9]),
	.datad(\tft_ctrl_inst|Add1~18_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[9]~8 .lut_mask = 16'h7350;
defparam \tft_ctrl_inst|cnt_v[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \tft_ctrl_inst|cnt_v[9] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[9]~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[9] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \tft_ctrl_inst|Add1~12 (
// Equation(s):
// \tft_ctrl_inst|Add1~12_combout  = (\tft_ctrl_inst|cnt_v [6] & (\tft_ctrl_inst|Add1~11  $ (GND))) # (!\tft_ctrl_inst|cnt_v [6] & (!\tft_ctrl_inst|Add1~11  & VCC))
// \tft_ctrl_inst|Add1~13  = CARRY((\tft_ctrl_inst|cnt_v [6] & !\tft_ctrl_inst|Add1~11 ))

	.dataa(\tft_ctrl_inst|cnt_v [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~11 ),
	.combout(\tft_ctrl_inst|Add1~12_combout ),
	.cout(\tft_ctrl_inst|Add1~13 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~12 .lut_mask = 16'hA50A;
defparam \tft_ctrl_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[6]~6 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[6]~6_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (!\tft_ctrl_inst|cnt_v[8]~0_combout  & ((\tft_ctrl_inst|Add1~12_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [6]) # ((!\tft_ctrl_inst|cnt_v[8]~0_combout 
//  & \tft_ctrl_inst|Add1~12_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [6]),
	.datad(\tft_ctrl_inst|Add1~12_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[6]~6 .lut_mask = 16'h7350;
defparam \tft_ctrl_inst|cnt_v[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \tft_ctrl_inst|cnt_v[6] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[6]~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[6] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \tft_ctrl_inst|always1~1 (
// Equation(s):
// \tft_ctrl_inst|always1~1_combout  = (!\tft_ctrl_inst|cnt_v [5] & (!\tft_ctrl_inst|cnt_v [9] & (!\tft_ctrl_inst|cnt_v [7] & !\tft_ctrl_inst|cnt_v [6])))

	.dataa(\tft_ctrl_inst|cnt_v [5]),
	.datab(\tft_ctrl_inst|cnt_v [9]),
	.datac(\tft_ctrl_inst|cnt_v [7]),
	.datad(\tft_ctrl_inst|cnt_v [6]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|always1~1 .lut_mask = 16'h0001;
defparam \tft_ctrl_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \tft_ctrl_inst|always1~2 (
// Equation(s):
// \tft_ctrl_inst|always1~2_combout  = (\tft_ctrl_inst|cnt_v [0] & !\tft_ctrl_inst|cnt_v [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|cnt_v [0]),
	.datad(\tft_ctrl_inst|cnt_v [1]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|always1~2 .lut_mask = 16'h00F0;
defparam \tft_ctrl_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[8]~0 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[8]~0_combout  = ((\tft_ctrl_inst|always1~1_combout  & (\tft_ctrl_inst|always1~0_combout  & \tft_ctrl_inst|always1~2_combout ))) # (!\tft_ctrl_inst|Equal0~2_combout )

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|always1~1_combout ),
	.datac(\tft_ctrl_inst|always1~0_combout ),
	.datad(\tft_ctrl_inst|always1~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[8]~0 .lut_mask = 16'hD555;
defparam \tft_ctrl_inst|cnt_v[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \tft_ctrl_inst|Add1~14 (
// Equation(s):
// \tft_ctrl_inst|Add1~14_combout  = (\tft_ctrl_inst|cnt_v [7] & (!\tft_ctrl_inst|Add1~13 )) # (!\tft_ctrl_inst|cnt_v [7] & ((\tft_ctrl_inst|Add1~13 ) # (GND)))
// \tft_ctrl_inst|Add1~15  = CARRY((!\tft_ctrl_inst|Add1~13 ) # (!\tft_ctrl_inst|cnt_v [7]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~13 ),
	.combout(\tft_ctrl_inst|Add1~14_combout ),
	.cout(\tft_ctrl_inst|Add1~15 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[7]~5 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[7]~5_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (!\tft_ctrl_inst|cnt_v[8]~0_combout  & ((\tft_ctrl_inst|Add1~14_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [7]) # ((!\tft_ctrl_inst|cnt_v[8]~0_combout 
//  & \tft_ctrl_inst|Add1~14_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [7]),
	.datad(\tft_ctrl_inst|Add1~14_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[7]~5 .lut_mask = 16'h7350;
defparam \tft_ctrl_inst|cnt_v[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \tft_ctrl_inst|cnt_v[7] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[7]~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[7] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[8]~4 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[8]~4_combout  = (\tft_ctrl_inst|Add1~16_combout  & (((\tft_ctrl_inst|cnt_v [8] & !\tft_ctrl_inst|Equal0~2_combout )) # (!\tft_ctrl_inst|cnt_v[8]~0_combout ))) # (!\tft_ctrl_inst|Add1~16_combout  & (((\tft_ctrl_inst|cnt_v [8] & 
// !\tft_ctrl_inst|Equal0~2_combout ))))

	.dataa(\tft_ctrl_inst|Add1~16_combout ),
	.datab(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [8]),
	.datad(\tft_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[8]~4 .lut_mask = 16'h22F2;
defparam \tft_ctrl_inst|cnt_v[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \tft_ctrl_inst|cnt_v[8] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[8]~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[8] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \tft_ctrl_inst|always1~0 (
// Equation(s):
// \tft_ctrl_inst|always1~0_combout  = (\tft_ctrl_inst|cnt_v [8] & (\tft_ctrl_inst|cnt_v [3] & (\tft_ctrl_inst|cnt_v [2] & \tft_ctrl_inst|cnt_v [4])))

	.dataa(\tft_ctrl_inst|cnt_v [8]),
	.datab(\tft_ctrl_inst|cnt_v [3]),
	.datac(\tft_ctrl_inst|cnt_v [2]),
	.datad(\tft_ctrl_inst|cnt_v [4]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|always1~0 .lut_mask = 16'h8000;
defparam \tft_ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~2 (
// Equation(s):
// \tft_ctrl_inst|tft_de~2_combout  = ((!\tft_ctrl_inst|cnt_h [6] & (!\tft_ctrl_inst|cnt_h [7] & !\tft_ctrl_inst|cnt_h [8]))) # (!\tft_ctrl_inst|cnt_h [9])

	.dataa(\tft_ctrl_inst|cnt_h [6]),
	.datab(\tft_ctrl_inst|cnt_h [7]),
	.datac(\tft_ctrl_inst|cnt_h [9]),
	.datad(\tft_ctrl_inst|cnt_h [8]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~2 .lut_mask = 16'h0F1F;
defparam \tft_ctrl_inst|tft_de~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \tft_ctrl_inst|LessThan2~0 (
// Equation(s):
// \tft_ctrl_inst|LessThan2~0_combout  = ((!\tft_ctrl_inst|cnt_h [2] & ((!\tft_ctrl_inst|cnt_h [1]) # (!\tft_ctrl_inst|cnt_h [0])))) # (!\tft_ctrl_inst|cnt_h [3])

	.dataa(\tft_ctrl_inst|cnt_h [2]),
	.datab(\tft_ctrl_inst|cnt_h [0]),
	.datac(\tft_ctrl_inst|cnt_h [1]),
	.datad(\tft_ctrl_inst|cnt_h [3]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan2~0 .lut_mask = 16'h15FF;
defparam \tft_ctrl_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~3 (
// Equation(s):
// \tft_ctrl_inst|tft_de~3_combout  = (!\tft_ctrl_inst|always1~0_combout  & (\tft_ctrl_inst|tft_de~2_combout  & ((\tft_ctrl_inst|LessThan2~0_combout ) # (!\tft_ctrl_inst|cnt_h [9]))))

	.dataa(\tft_ctrl_inst|always1~0_combout ),
	.datab(\tft_ctrl_inst|tft_de~2_combout ),
	.datac(\tft_ctrl_inst|cnt_h [9]),
	.datad(\tft_ctrl_inst|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~3 .lut_mask = 16'h4404;
defparam \tft_ctrl_inst|tft_de~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \tft_ctrl_inst|LessThan4~0 (
// Equation(s):
// \tft_ctrl_inst|LessThan4~0_combout  = (!\tft_ctrl_inst|cnt_v [7] & (!\tft_ctrl_inst|cnt_v [6] & (!\tft_ctrl_inst|cnt_v [5] & !\tft_ctrl_inst|cnt_v [8])))

	.dataa(\tft_ctrl_inst|cnt_v [7]),
	.datab(\tft_ctrl_inst|cnt_v [6]),
	.datac(\tft_ctrl_inst|cnt_v [5]),
	.datad(\tft_ctrl_inst|cnt_v [8]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan4~0 .lut_mask = 16'h0001;
defparam \tft_ctrl_inst|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~0 (
// Equation(s):
// \tft_ctrl_inst|tft_de~0_combout  = (\tft_ctrl_inst|cnt_v [4]) # (((\tft_ctrl_inst|cnt_v [2] & \tft_ctrl_inst|cnt_v [3])) # (!\tft_ctrl_inst|LessThan4~0_combout ))

	.dataa(\tft_ctrl_inst|cnt_v [4]),
	.datab(\tft_ctrl_inst|LessThan4~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [2]),
	.datad(\tft_ctrl_inst|cnt_v [3]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~0 .lut_mask = 16'hFBBB;
defparam \tft_ctrl_inst|tft_de~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \tft_ctrl_inst|LessThan0~0 (
// Equation(s):
// \tft_ctrl_inst|LessThan0~0_combout  = (!\tft_ctrl_inst|cnt_h [6] & (!\tft_ctrl_inst|cnt_h [7] & (!\tft_ctrl_inst|cnt_h [9] & !\tft_ctrl_inst|cnt_h [8])))

	.dataa(\tft_ctrl_inst|cnt_h [6]),
	.datab(\tft_ctrl_inst|cnt_h [7]),
	.datac(\tft_ctrl_inst|cnt_h [9]),
	.datad(\tft_ctrl_inst|cnt_h [8]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan0~0 .lut_mask = 16'h0001;
defparam \tft_ctrl_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~1 (
// Equation(s):
// \tft_ctrl_inst|tft_de~1_combout  = ((\tft_ctrl_inst|cnt_h [5] & ((\tft_ctrl_inst|cnt_h [4]) # (!\tft_ctrl_inst|LessThan2~0_combout )))) # (!\tft_ctrl_inst|LessThan0~0_combout )

	.dataa(\tft_ctrl_inst|LessThan2~0_combout ),
	.datab(\tft_ctrl_inst|LessThan0~0_combout ),
	.datac(\tft_ctrl_inst|cnt_h [4]),
	.datad(\tft_ctrl_inst|cnt_h [5]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~1 .lut_mask = 16'hF733;
defparam \tft_ctrl_inst|tft_de~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~4 (
// Equation(s):
// \tft_ctrl_inst|tft_de~4_combout  = (!\tft_ctrl_inst|cnt_v [9] & (((!\tft_ctrl_inst|cnt_h [5] & !\tft_ctrl_inst|cnt_h [4])) # (!\tft_ctrl_inst|cnt_h [9])))

	.dataa(\tft_ctrl_inst|cnt_v [9]),
	.datab(\tft_ctrl_inst|cnt_h [5]),
	.datac(\tft_ctrl_inst|cnt_h [4]),
	.datad(\tft_ctrl_inst|cnt_h [9]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~4 .lut_mask = 16'h0155;
defparam \tft_ctrl_inst|tft_de~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~5 (
// Equation(s):
// \tft_ctrl_inst|tft_de~5_combout  = ((!\tft_ctrl_inst|cnt_v [7] & (!\tft_ctrl_inst|cnt_v [6] & !\tft_ctrl_inst|cnt_v [5]))) # (!\tft_ctrl_inst|cnt_v [8])

	.dataa(\tft_ctrl_inst|cnt_v [7]),
	.datab(\tft_ctrl_inst|cnt_v [6]),
	.datac(\tft_ctrl_inst|cnt_v [5]),
	.datad(\tft_ctrl_inst|cnt_v [8]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~5 .lut_mask = 16'h01FF;
defparam \tft_ctrl_inst|tft_de~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \tft_ctrl_inst|Add2~0 (
// Equation(s):
// \tft_ctrl_inst|Add2~0_combout  = \tft_ctrl_inst|cnt_h [0] $ (VCC)
// \tft_ctrl_inst|Add2~1  = CARRY(\tft_ctrl_inst|cnt_h [0])

	.dataa(\tft_ctrl_inst|cnt_h [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add2~0_combout ),
	.cout(\tft_ctrl_inst|Add2~1 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~0 .lut_mask = 16'h55AA;
defparam \tft_ctrl_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \tft_ctrl_inst|pix_x[0]~10 (
// Equation(s):
// \tft_ctrl_inst|pix_x[0]~10_combout  = ((\tft_ctrl_inst|Add2~0_combout ) # (!\tft_ctrl_inst|tft_de~5_combout )) # (!\tft_ctrl_inst|tft_de~4_combout )

	.dataa(\tft_ctrl_inst|tft_de~4_combout ),
	.datab(\tft_ctrl_inst|tft_de~5_combout ),
	.datac(gnd),
	.datad(\tft_ctrl_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|pix_x[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|pix_x[0]~10 .lut_mask = 16'hFF77;
defparam \tft_ctrl_inst|pix_x[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \tft_ctrl_inst|pix_x[0]~9 (
// Equation(s):
// \tft_ctrl_inst|pix_x[0]~9_combout  = (((\tft_ctrl_inst|pix_x[0]~10_combout ) # (!\tft_ctrl_inst|tft_de~1_combout )) # (!\tft_ctrl_inst|tft_de~0_combout )) # (!\tft_ctrl_inst|tft_de~3_combout )

	.dataa(\tft_ctrl_inst|tft_de~3_combout ),
	.datab(\tft_ctrl_inst|tft_de~0_combout ),
	.datac(\tft_ctrl_inst|tft_de~1_combout ),
	.datad(\tft_ctrl_inst|pix_x[0]~10_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|pix_x[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|pix_x[0]~9 .lut_mask = 16'hFF7F;
defparam \tft_ctrl_inst|pix_x[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~6 (
// Equation(s):
// \tft_ctrl_inst|tft_de~6_combout  = (\tft_ctrl_inst|tft_de~4_combout  & \tft_ctrl_inst|tft_de~5_combout )

	.dataa(\tft_ctrl_inst|tft_de~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|tft_de~5_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~6 .lut_mask = 16'hAA00;
defparam \tft_ctrl_inst|tft_de~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~7 (
// Equation(s):
// \tft_ctrl_inst|tft_de~7_combout  = (\tft_ctrl_inst|tft_de~3_combout  & (\tft_ctrl_inst|tft_de~0_combout  & (\tft_ctrl_inst|tft_de~1_combout  & \tft_ctrl_inst|tft_de~6_combout )))

	.dataa(\tft_ctrl_inst|tft_de~3_combout ),
	.datab(\tft_ctrl_inst|tft_de~0_combout ),
	.datac(\tft_ctrl_inst|tft_de~1_combout ),
	.datad(\tft_ctrl_inst|tft_de~6_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~7 .lut_mask = 16'h8000;
defparam \tft_ctrl_inst|tft_de~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \tft_ctrl_inst|Add2~2 (
// Equation(s):
// \tft_ctrl_inst|Add2~2_combout  = (\tft_ctrl_inst|cnt_h [1] & (!\tft_ctrl_inst|Add2~1 )) # (!\tft_ctrl_inst|cnt_h [1] & ((\tft_ctrl_inst|Add2~1 ) # (GND)))
// \tft_ctrl_inst|Add2~3  = CARRY((!\tft_ctrl_inst|Add2~1 ) # (!\tft_ctrl_inst|cnt_h [1]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~1 ),
	.combout(\tft_ctrl_inst|Add2~2_combout ),
	.cout(\tft_ctrl_inst|Add2~3 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \tft_ctrl_inst|Add2~4 (
// Equation(s):
// \tft_ctrl_inst|Add2~4_combout  = (\tft_ctrl_inst|cnt_h [2] & ((GND) # (!\tft_ctrl_inst|Add2~3 ))) # (!\tft_ctrl_inst|cnt_h [2] & (\tft_ctrl_inst|Add2~3  $ (GND)))
// \tft_ctrl_inst|Add2~5  = CARRY((\tft_ctrl_inst|cnt_h [2]) # (!\tft_ctrl_inst|Add2~3 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~3 ),
	.combout(\tft_ctrl_inst|Add2~4_combout ),
	.cout(\tft_ctrl_inst|Add2~5 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~4 .lut_mask = 16'h3CCF;
defparam \tft_ctrl_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \tft_pic_inst|always1~10 (
// Equation(s):
// \tft_pic_inst|always1~10_combout  = (\tft_ctrl_inst|pix_x[0]~9_combout  & (\tft_ctrl_inst|tft_de~7_combout  & (\tft_ctrl_inst|Add2~4_combout  & \tft_ctrl_inst|Add2~2_combout )))

	.dataa(\tft_ctrl_inst|pix_x[0]~9_combout ),
	.datab(\tft_ctrl_inst|tft_de~7_combout ),
	.datac(\tft_ctrl_inst|Add2~4_combout ),
	.datad(\tft_ctrl_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always1~10 .lut_mask = 16'h8000;
defparam \tft_pic_inst|always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N30
cycloneive_lcell_comb \tft_ctrl_inst|pix_y[0]~1 (
// Equation(s):
// \tft_ctrl_inst|pix_y[0]~1_combout  = (\tft_ctrl_inst|cnt_v [0]) # (!\tft_ctrl_inst|tft_de~7_combout )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [0]),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_ctrl_inst|pix_y[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|pix_y[0]~1 .lut_mask = 16'hCFCF;
defparam \tft_ctrl_inst|pix_y[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N4
cycloneive_lcell_comb \tft_ctrl_inst|pix_y[1]~0 (
// Equation(s):
// \tft_ctrl_inst|pix_y[1]~0_combout  = (\tft_ctrl_inst|cnt_v [1]) # (!\tft_ctrl_inst|tft_de~7_combout )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [1]),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_ctrl_inst|pix_y[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|pix_y[1]~0 .lut_mask = 16'hCFCF;
defparam \tft_ctrl_inst|pix_y[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \tft_ctrl_inst|Add3~0 (
// Equation(s):
// \tft_ctrl_inst|Add3~0_combout  = \tft_ctrl_inst|cnt_v [2] $ (VCC)
// \tft_ctrl_inst|Add3~1  = CARRY(\tft_ctrl_inst|cnt_v [2])

	.dataa(\tft_ctrl_inst|cnt_v [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add3~0_combout ),
	.cout(\tft_ctrl_inst|Add3~1 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \tft_ctrl_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \tft_ctrl_inst|Add3~2 (
// Equation(s):
// \tft_ctrl_inst|Add3~2_combout  = (\tft_ctrl_inst|cnt_v [3] & (!\tft_ctrl_inst|Add3~1 )) # (!\tft_ctrl_inst|cnt_v [3] & ((\tft_ctrl_inst|Add3~1 ) # (GND)))
// \tft_ctrl_inst|Add3~3  = CARRY((!\tft_ctrl_inst|Add3~1 ) # (!\tft_ctrl_inst|cnt_v [3]))

	.dataa(\tft_ctrl_inst|cnt_v [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~1 ),
	.combout(\tft_ctrl_inst|Add3~2_combout ),
	.cout(\tft_ctrl_inst|Add3~3 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~2 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \tft_ctrl_inst|Add3~4 (
// Equation(s):
// \tft_ctrl_inst|Add3~4_combout  = (\tft_ctrl_inst|cnt_v [4] & ((GND) # (!\tft_ctrl_inst|Add3~3 ))) # (!\tft_ctrl_inst|cnt_v [4] & (\tft_ctrl_inst|Add3~3  $ (GND)))
// \tft_ctrl_inst|Add3~5  = CARRY((\tft_ctrl_inst|cnt_v [4]) # (!\tft_ctrl_inst|Add3~3 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~3 ),
	.combout(\tft_ctrl_inst|Add3~4_combout ),
	.cout(\tft_ctrl_inst|Add3~5 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~4 .lut_mask = 16'h3CCF;
defparam \tft_ctrl_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \tft_ctrl_inst|Add3~6 (
// Equation(s):
// \tft_ctrl_inst|Add3~6_combout  = (\tft_ctrl_inst|cnt_v [5] & (\tft_ctrl_inst|Add3~5  & VCC)) # (!\tft_ctrl_inst|cnt_v [5] & (!\tft_ctrl_inst|Add3~5 ))
// \tft_ctrl_inst|Add3~7  = CARRY((!\tft_ctrl_inst|cnt_v [5] & !\tft_ctrl_inst|Add3~5 ))

	.dataa(\tft_ctrl_inst|cnt_v [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~5 ),
	.combout(\tft_ctrl_inst|Add3~6_combout ),
	.cout(\tft_ctrl_inst|Add3~7 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~6 .lut_mask = 16'hA505;
defparam \tft_ctrl_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \tft_ctrl_inst|Add3~8 (
// Equation(s):
// \tft_ctrl_inst|Add3~8_combout  = (\tft_ctrl_inst|cnt_v [6] & ((GND) # (!\tft_ctrl_inst|Add3~7 ))) # (!\tft_ctrl_inst|cnt_v [6] & (\tft_ctrl_inst|Add3~7  $ (GND)))
// \tft_ctrl_inst|Add3~9  = CARRY((\tft_ctrl_inst|cnt_v [6]) # (!\tft_ctrl_inst|Add3~7 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~7 ),
	.combout(\tft_ctrl_inst|Add3~8_combout ),
	.cout(\tft_ctrl_inst|Add3~9 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~8 .lut_mask = 16'h3CCF;
defparam \tft_ctrl_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \tft_ctrl_inst|Add3~10 (
// Equation(s):
// \tft_ctrl_inst|Add3~10_combout  = (\tft_ctrl_inst|cnt_v [7] & (\tft_ctrl_inst|Add3~9  & VCC)) # (!\tft_ctrl_inst|cnt_v [7] & (!\tft_ctrl_inst|Add3~9 ))
// \tft_ctrl_inst|Add3~11  = CARRY((!\tft_ctrl_inst|cnt_v [7] & !\tft_ctrl_inst|Add3~9 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~9 ),
	.combout(\tft_ctrl_inst|Add3~10_combout ),
	.cout(\tft_ctrl_inst|Add3~11 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~10 .lut_mask = 16'hC303;
defparam \tft_ctrl_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \tft_ctrl_inst|Add3~12 (
// Equation(s):
// \tft_ctrl_inst|Add3~12_combout  = (\tft_ctrl_inst|cnt_v [8] & ((GND) # (!\tft_ctrl_inst|Add3~11 ))) # (!\tft_ctrl_inst|cnt_v [8] & (\tft_ctrl_inst|Add3~11  $ (GND)))
// \tft_ctrl_inst|Add3~13  = CARRY((\tft_ctrl_inst|cnt_v [8]) # (!\tft_ctrl_inst|Add3~11 ))

	.dataa(\tft_ctrl_inst|cnt_v [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~11 ),
	.combout(\tft_ctrl_inst|Add3~12_combout ),
	.cout(\tft_ctrl_inst|Add3~13 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~12 .lut_mask = 16'h5AAF;
defparam \tft_ctrl_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \tft_ctrl_inst|Add3~14 (
// Equation(s):
// \tft_ctrl_inst|Add3~14_combout  = \tft_ctrl_inst|cnt_v [9] $ (!\tft_ctrl_inst|Add3~13 )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\tft_ctrl_inst|Add3~13 ),
	.combout(\tft_ctrl_inst|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~14 .lut_mask = 16'hC3C3;
defparam \tft_ctrl_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneive_lcell_comb \tft_pic_inst|always1~11 (
// Equation(s):
// \tft_pic_inst|always1~11_combout  = (\tft_pic_inst|always1~10_combout  & (\tft_ctrl_inst|pix_y[0]~1_combout  & (\tft_ctrl_inst|pix_y[1]~0_combout  & !\tft_ctrl_inst|Add3~14_combout )))

	.dataa(\tft_pic_inst|always1~10_combout ),
	.datab(\tft_ctrl_inst|pix_y[0]~1_combout ),
	.datac(\tft_ctrl_inst|pix_y[1]~0_combout ),
	.datad(\tft_ctrl_inst|Add3~14_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|always1~11_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always1~11 .lut_mask = 16'h0080;
defparam \tft_pic_inst|always1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \tft_pic_inst|x_move[0]~10 (
// Equation(s):
// \tft_pic_inst|x_move[0]~10_combout  = \tft_pic_inst|x_move [0] $ (VCC)
// \tft_pic_inst|x_move[0]~11  = CARRY(\tft_pic_inst|x_move [0])

	.dataa(gnd),
	.datab(\tft_pic_inst|x_move [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_pic_inst|x_move[0]~10_combout ),
	.cout(\tft_pic_inst|x_move[0]~11 ));
// synopsys translate_off
defparam \tft_pic_inst|x_move[0]~10 .lut_mask = 16'h33CC;
defparam \tft_pic_inst|x_move[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N0
cycloneive_lcell_comb \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y5_N1
dffeas \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N18
cycloneive_lcell_comb \rst_n~0 (
// Equation(s):
// \rst_n~0_combout  = ((!\sys_rst_n~input_o ) # (!\vga_clk_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(gnd),
	.datab(\vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\sys_rst_n~input_o ),
	.cin(gnd),
	.combout(\rst_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_n~0 .lut_mask = 16'h3FFF;
defparam \rst_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \rst_n~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~0clkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~0clkctrl .clock_type = "global clock";
defparam \rst_n~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \tft_ctrl_inst|Add2~6 (
// Equation(s):
// \tft_ctrl_inst|Add2~6_combout  = (\tft_ctrl_inst|cnt_h [3] & (!\tft_ctrl_inst|Add2~5 )) # (!\tft_ctrl_inst|cnt_h [3] & ((\tft_ctrl_inst|Add2~5 ) # (GND)))
// \tft_ctrl_inst|Add2~7  = CARRY((!\tft_ctrl_inst|Add2~5 ) # (!\tft_ctrl_inst|cnt_h [3]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~5 ),
	.combout(\tft_ctrl_inst|Add2~6_combout ),
	.cout(\tft_ctrl_inst|Add2~7 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~6 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \tft_ctrl_inst|Add2~8 (
// Equation(s):
// \tft_ctrl_inst|Add2~8_combout  = (\tft_ctrl_inst|cnt_h [4] & ((GND) # (!\tft_ctrl_inst|Add2~7 ))) # (!\tft_ctrl_inst|cnt_h [4] & (\tft_ctrl_inst|Add2~7  $ (GND)))
// \tft_ctrl_inst|Add2~9  = CARRY((\tft_ctrl_inst|cnt_h [4]) # (!\tft_ctrl_inst|Add2~7 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~7 ),
	.combout(\tft_ctrl_inst|Add2~8_combout ),
	.cout(\tft_ctrl_inst|Add2~9 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~8 .lut_mask = 16'h3CCF;
defparam \tft_ctrl_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \tft_ctrl_inst|Add2~10 (
// Equation(s):
// \tft_ctrl_inst|Add2~10_combout  = (\tft_ctrl_inst|cnt_h [5] & (!\tft_ctrl_inst|Add2~9 )) # (!\tft_ctrl_inst|cnt_h [5] & ((\tft_ctrl_inst|Add2~9 ) # (GND)))
// \tft_ctrl_inst|Add2~11  = CARRY((!\tft_ctrl_inst|Add2~9 ) # (!\tft_ctrl_inst|cnt_h [5]))

	.dataa(\tft_ctrl_inst|cnt_h [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~9 ),
	.combout(\tft_ctrl_inst|Add2~10_combout ),
	.cout(\tft_ctrl_inst|Add2~11 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~10 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \tft_pic_inst|pix_back_data[2]~14 (
// Equation(s):
// \tft_pic_inst|pix_back_data[2]~14_combout  = (\tft_ctrl_inst|tft_de~7_combout  & !\tft_ctrl_inst|Add2~10_combout )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|tft_de~7_combout ),
	.datac(\tft_ctrl_inst|Add2~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[2]~14 .lut_mask = 16'h0C0C;
defparam \tft_pic_inst|pix_back_data[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \tft_ctrl_inst|Add3~23 (
// Equation(s):
// \tft_ctrl_inst|Add3~23_combout  = (\tft_ctrl_inst|Add3~0_combout ) # (!\tft_ctrl_inst|tft_de~7_combout )

	.dataa(\tft_ctrl_inst|tft_de~7_combout ),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Add3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add3~23_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~23 .lut_mask = 16'hF5F5;
defparam \tft_ctrl_inst|Add3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \tft_pic_inst|always1~13 (
// Equation(s):
// \tft_pic_inst|always1~13_combout  = (!\tft_ctrl_inst|Add3~6_combout  & (!\tft_ctrl_inst|Add3~4_combout  & (\tft_ctrl_inst|tft_de~7_combout  & \tft_ctrl_inst|Add3~2_combout )))

	.dataa(\tft_ctrl_inst|Add3~6_combout ),
	.datab(\tft_ctrl_inst|Add3~4_combout ),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|always1~13_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always1~13 .lut_mask = 16'h1000;
defparam \tft_pic_inst|always1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \tft_pic_inst|always1~12 (
// Equation(s):
// \tft_pic_inst|always1~12_combout  = (\tft_ctrl_inst|Add3~12_combout  & (!\tft_ctrl_inst|Add3~10_combout  & (\tft_ctrl_inst|tft_de~7_combout  & !\tft_ctrl_inst|Add3~8_combout )))

	.dataa(\tft_ctrl_inst|Add3~12_combout ),
	.datab(\tft_ctrl_inst|Add3~10_combout ),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|always1~12_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always1~12 .lut_mask = 16'h0020;
defparam \tft_pic_inst|always1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \tft_pic_inst|always1~14 (
// Equation(s):
// \tft_pic_inst|always1~14_combout  = (\tft_pic_inst|pix_back_data[2]~14_combout  & (\tft_ctrl_inst|Add3~23_combout  & (\tft_pic_inst|always1~13_combout  & \tft_pic_inst|always1~12_combout )))

	.dataa(\tft_pic_inst|pix_back_data[2]~14_combout ),
	.datab(\tft_ctrl_inst|Add3~23_combout ),
	.datac(\tft_pic_inst|always1~13_combout ),
	.datad(\tft_pic_inst|always1~12_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|always1~14_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always1~14 .lut_mask = 16'h8000;
defparam \tft_pic_inst|always1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \tft_ctrl_inst|Add2~12 (
// Equation(s):
// \tft_ctrl_inst|Add2~12_combout  = (\tft_ctrl_inst|cnt_h [6] & ((GND) # (!\tft_ctrl_inst|Add2~11 ))) # (!\tft_ctrl_inst|cnt_h [6] & (\tft_ctrl_inst|Add2~11  $ (GND)))
// \tft_ctrl_inst|Add2~13  = CARRY((\tft_ctrl_inst|cnt_h [6]) # (!\tft_ctrl_inst|Add2~11 ))

	.dataa(\tft_ctrl_inst|cnt_h [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~11 ),
	.combout(\tft_ctrl_inst|Add2~12_combout ),
	.cout(\tft_ctrl_inst|Add2~13 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~12 .lut_mask = 16'h5AAF;
defparam \tft_ctrl_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \tft_ctrl_inst|Add2~14 (
// Equation(s):
// \tft_ctrl_inst|Add2~14_combout  = (\tft_ctrl_inst|cnt_h [7] & (\tft_ctrl_inst|Add2~13  & VCC)) # (!\tft_ctrl_inst|cnt_h [7] & (!\tft_ctrl_inst|Add2~13 ))
// \tft_ctrl_inst|Add2~15  = CARRY((!\tft_ctrl_inst|cnt_h [7] & !\tft_ctrl_inst|Add2~13 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~13 ),
	.combout(\tft_ctrl_inst|Add2~14_combout ),
	.cout(\tft_ctrl_inst|Add2~15 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~14 .lut_mask = 16'hC303;
defparam \tft_ctrl_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \tft_pic_inst|always1~17 (
// Equation(s):
// \tft_pic_inst|always1~17_combout  = (\tft_ctrl_inst|Add2~8_combout  & (\tft_ctrl_inst|tft_de~7_combout  & (\tft_ctrl_inst|Add2~14_combout  & \tft_ctrl_inst|Add2~6_combout )))

	.dataa(\tft_ctrl_inst|Add2~8_combout ),
	.datab(\tft_ctrl_inst|tft_de~7_combout ),
	.datac(\tft_ctrl_inst|Add2~14_combout ),
	.datad(\tft_ctrl_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|always1~17_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always1~17 .lut_mask = 16'h8000;
defparam \tft_pic_inst|always1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \tft_ctrl_inst|Add2~16 (
// Equation(s):
// \tft_ctrl_inst|Add2~16_combout  = (\tft_ctrl_inst|cnt_h [8] & ((GND) # (!\tft_ctrl_inst|Add2~15 ))) # (!\tft_ctrl_inst|cnt_h [8] & (\tft_ctrl_inst|Add2~15  $ (GND)))
// \tft_ctrl_inst|Add2~17  = CARRY((\tft_ctrl_inst|cnt_h [8]) # (!\tft_ctrl_inst|Add2~15 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~15 ),
	.combout(\tft_ctrl_inst|Add2~16_combout ),
	.cout(\tft_ctrl_inst|Add2~17 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~16 .lut_mask = 16'h3CCF;
defparam \tft_ctrl_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \tft_ctrl_inst|pix_x[6]~4 (
// Equation(s):
// \tft_ctrl_inst|pix_x[6]~4_combout  = (\tft_ctrl_inst|tft_de~7_combout  & !\tft_ctrl_inst|Add2~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|pix_x[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|pix_x[6]~4 .lut_mask = 16'h00F0;
defparam \tft_ctrl_inst|pix_x[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \tft_ctrl_inst|Add2~18 (
// Equation(s):
// \tft_ctrl_inst|Add2~18_combout  = \tft_ctrl_inst|Add2~17  $ (!\tft_ctrl_inst|cnt_h [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|cnt_h [9]),
	.cin(\tft_ctrl_inst|Add2~17 ),
	.combout(\tft_ctrl_inst|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~18 .lut_mask = 16'hF00F;
defparam \tft_ctrl_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \tft_pic_inst|always1~9 (
// Equation(s):
// \tft_pic_inst|always1~9_combout  = (\tft_pic_inst|always1~17_combout  & (\tft_ctrl_inst|Add2~16_combout  & (!\tft_ctrl_inst|pix_x[6]~4_combout  & !\tft_ctrl_inst|Add2~18_combout )))

	.dataa(\tft_pic_inst|always1~17_combout ),
	.datab(\tft_ctrl_inst|Add2~16_combout ),
	.datac(\tft_ctrl_inst|pix_x[6]~4_combout ),
	.datad(\tft_ctrl_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always1~9 .lut_mask = 16'h0008;
defparam \tft_pic_inst|always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \tft_pic_inst|always1~16 (
// Equation(s):
// \tft_pic_inst|always1~16_combout  = (\tft_pic_inst|always1~11_combout  & (\tft_pic_inst|always1~14_combout  & \tft_pic_inst|always1~9_combout ))

	.dataa(\tft_pic_inst|always1~11_combout ),
	.datab(gnd),
	.datac(\tft_pic_inst|always1~14_combout ),
	.datad(\tft_pic_inst|always1~9_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|always1~16_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always1~16 .lut_mask = 16'hA000;
defparam \tft_pic_inst|always1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \tft_pic_inst|x_move[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|x_move[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|x_move [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|x_move[0] .is_wysiwyg = "true";
defparam \tft_pic_inst|x_move[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \tft_pic_inst|y_move[1]~10 (
// Equation(s):
// \tft_pic_inst|y_move[1]~10_cout  = CARRY(\tft_pic_inst|x_move [0])

	.dataa(\tft_pic_inst|x_move [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\tft_pic_inst|y_move[1]~10_cout ));
// synopsys translate_off
defparam \tft_pic_inst|y_move[1]~10 .lut_mask = 16'h00AA;
defparam \tft_pic_inst|y_move[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \tft_pic_inst|y_move[1]~11 (
// Equation(s):
// \tft_pic_inst|y_move[1]~11_combout  = (\tft_pic_inst|y_move [1] & ((\tft_pic_inst|always2~0_combout  & (!\tft_pic_inst|y_move[1]~10_cout )) # (!\tft_pic_inst|always2~0_combout  & (\tft_pic_inst|y_move[1]~10_cout  & VCC)))) # (!\tft_pic_inst|y_move [1] & 
// ((\tft_pic_inst|always2~0_combout  & ((\tft_pic_inst|y_move[1]~10_cout ) # (GND))) # (!\tft_pic_inst|always2~0_combout  & (!\tft_pic_inst|y_move[1]~10_cout ))))
// \tft_pic_inst|y_move[1]~12  = CARRY((\tft_pic_inst|y_move [1] & (\tft_pic_inst|always2~0_combout  & !\tft_pic_inst|y_move[1]~10_cout )) # (!\tft_pic_inst|y_move [1] & ((\tft_pic_inst|always2~0_combout ) # (!\tft_pic_inst|y_move[1]~10_cout ))))

	.dataa(\tft_pic_inst|y_move [1]),
	.datab(\tft_pic_inst|always2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|y_move[1]~10_cout ),
	.combout(\tft_pic_inst|y_move[1]~11_combout ),
	.cout(\tft_pic_inst|y_move[1]~12 ));
// synopsys translate_off
defparam \tft_pic_inst|y_move[1]~11 .lut_mask = 16'h694D;
defparam \tft_pic_inst|y_move[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \tft_pic_inst|y_move[1] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|y_move[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|y_move [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|y_move[1] .is_wysiwyg = "true";
defparam \tft_pic_inst|y_move[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \tft_pic_inst|y_move[2]~13 (
// Equation(s):
// \tft_pic_inst|y_move[2]~13_combout  = ((\tft_pic_inst|y_move [2] $ (\tft_pic_inst|always2~0_combout  $ (\tft_pic_inst|y_move[1]~12 )))) # (GND)
// \tft_pic_inst|y_move[2]~14  = CARRY((\tft_pic_inst|y_move [2] & ((!\tft_pic_inst|y_move[1]~12 ) # (!\tft_pic_inst|always2~0_combout ))) # (!\tft_pic_inst|y_move [2] & (!\tft_pic_inst|always2~0_combout  & !\tft_pic_inst|y_move[1]~12 )))

	.dataa(\tft_pic_inst|y_move [2]),
	.datab(\tft_pic_inst|always2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|y_move[1]~12 ),
	.combout(\tft_pic_inst|y_move[2]~13_combout ),
	.cout(\tft_pic_inst|y_move[2]~14 ));
// synopsys translate_off
defparam \tft_pic_inst|y_move[2]~13 .lut_mask = 16'h962B;
defparam \tft_pic_inst|y_move[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \tft_pic_inst|y_move[2] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|y_move[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|y_move [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|y_move[2] .is_wysiwyg = "true";
defparam \tft_pic_inst|y_move[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \tft_pic_inst|y_move[3]~15 (
// Equation(s):
// \tft_pic_inst|y_move[3]~15_combout  = (\tft_pic_inst|always2~0_combout  & ((\tft_pic_inst|y_move [3] & (!\tft_pic_inst|y_move[2]~14 )) # (!\tft_pic_inst|y_move [3] & ((\tft_pic_inst|y_move[2]~14 ) # (GND))))) # (!\tft_pic_inst|always2~0_combout  & 
// ((\tft_pic_inst|y_move [3] & (\tft_pic_inst|y_move[2]~14  & VCC)) # (!\tft_pic_inst|y_move [3] & (!\tft_pic_inst|y_move[2]~14 ))))
// \tft_pic_inst|y_move[3]~16  = CARRY((\tft_pic_inst|always2~0_combout  & ((!\tft_pic_inst|y_move[2]~14 ) # (!\tft_pic_inst|y_move [3]))) # (!\tft_pic_inst|always2~0_combout  & (!\tft_pic_inst|y_move [3] & !\tft_pic_inst|y_move[2]~14 )))

	.dataa(\tft_pic_inst|always2~0_combout ),
	.datab(\tft_pic_inst|y_move [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|y_move[2]~14 ),
	.combout(\tft_pic_inst|y_move[3]~15_combout ),
	.cout(\tft_pic_inst|y_move[3]~16 ));
// synopsys translate_off
defparam \tft_pic_inst|y_move[3]~15 .lut_mask = 16'h692B;
defparam \tft_pic_inst|y_move[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \tft_pic_inst|y_move[3] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|y_move[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|y_move [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|y_move[3] .is_wysiwyg = "true";
defparam \tft_pic_inst|y_move[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \tft_pic_inst|y_move[4]~17 (
// Equation(s):
// \tft_pic_inst|y_move[4]~17_combout  = ((\tft_pic_inst|always2~0_combout  $ (\tft_pic_inst|y_move [4] $ (\tft_pic_inst|y_move[3]~16 )))) # (GND)
// \tft_pic_inst|y_move[4]~18  = CARRY((\tft_pic_inst|always2~0_combout  & (\tft_pic_inst|y_move [4] & !\tft_pic_inst|y_move[3]~16 )) # (!\tft_pic_inst|always2~0_combout  & ((\tft_pic_inst|y_move [4]) # (!\tft_pic_inst|y_move[3]~16 ))))

	.dataa(\tft_pic_inst|always2~0_combout ),
	.datab(\tft_pic_inst|y_move [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|y_move[3]~16 ),
	.combout(\tft_pic_inst|y_move[4]~17_combout ),
	.cout(\tft_pic_inst|y_move[4]~18 ));
// synopsys translate_off
defparam \tft_pic_inst|y_move[4]~17 .lut_mask = 16'h964D;
defparam \tft_pic_inst|y_move[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \tft_pic_inst|y_move[4] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|y_move[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|y_move [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|y_move[4] .is_wysiwyg = "true";
defparam \tft_pic_inst|y_move[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \tft_pic_inst|y_move[5]~19 (
// Equation(s):
// \tft_pic_inst|y_move[5]~19_combout  = (\tft_pic_inst|always2~0_combout  & ((\tft_pic_inst|y_move [5] & (!\tft_pic_inst|y_move[4]~18 )) # (!\tft_pic_inst|y_move [5] & ((\tft_pic_inst|y_move[4]~18 ) # (GND))))) # (!\tft_pic_inst|always2~0_combout  & 
// ((\tft_pic_inst|y_move [5] & (\tft_pic_inst|y_move[4]~18  & VCC)) # (!\tft_pic_inst|y_move [5] & (!\tft_pic_inst|y_move[4]~18 ))))
// \tft_pic_inst|y_move[5]~20  = CARRY((\tft_pic_inst|always2~0_combout  & ((!\tft_pic_inst|y_move[4]~18 ) # (!\tft_pic_inst|y_move [5]))) # (!\tft_pic_inst|always2~0_combout  & (!\tft_pic_inst|y_move [5] & !\tft_pic_inst|y_move[4]~18 )))

	.dataa(\tft_pic_inst|always2~0_combout ),
	.datab(\tft_pic_inst|y_move [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|y_move[4]~18 ),
	.combout(\tft_pic_inst|y_move[5]~19_combout ),
	.cout(\tft_pic_inst|y_move[5]~20 ));
// synopsys translate_off
defparam \tft_pic_inst|y_move[5]~19 .lut_mask = 16'h692B;
defparam \tft_pic_inst|y_move[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \tft_pic_inst|y_move[5] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|y_move[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|y_move [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|y_move[5] .is_wysiwyg = "true";
defparam \tft_pic_inst|y_move[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \tft_pic_inst|y_flag~1 (
// Equation(s):
// \tft_pic_inst|y_flag~1_combout  = (\tft_pic_inst|y_move [1] & ((\tft_pic_inst|y_flag~q ) # ((\tft_pic_inst|y_move [3] & \tft_pic_inst|y_move [5])))) # (!\tft_pic_inst|y_move [1] & (\tft_pic_inst|y_flag~q  & ((\tft_pic_inst|y_move [3]) # 
// (\tft_pic_inst|y_move [5]))))

	.dataa(\tft_pic_inst|y_move [1]),
	.datab(\tft_pic_inst|y_move [3]),
	.datac(\tft_pic_inst|y_flag~q ),
	.datad(\tft_pic_inst|y_move [5]),
	.cin(gnd),
	.combout(\tft_pic_inst|y_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|y_flag~1 .lut_mask = 16'hF8E0;
defparam \tft_pic_inst|y_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \tft_pic_inst|y_move[6]~21 (
// Equation(s):
// \tft_pic_inst|y_move[6]~21_combout  = ((\tft_pic_inst|y_move [6] $ (\tft_pic_inst|always2~0_combout  $ (\tft_pic_inst|y_move[5]~20 )))) # (GND)
// \tft_pic_inst|y_move[6]~22  = CARRY((\tft_pic_inst|y_move [6] & ((!\tft_pic_inst|y_move[5]~20 ) # (!\tft_pic_inst|always2~0_combout ))) # (!\tft_pic_inst|y_move [6] & (!\tft_pic_inst|always2~0_combout  & !\tft_pic_inst|y_move[5]~20 )))

	.dataa(\tft_pic_inst|y_move [6]),
	.datab(\tft_pic_inst|always2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|y_move[5]~20 ),
	.combout(\tft_pic_inst|y_move[6]~21_combout ),
	.cout(\tft_pic_inst|y_move[6]~22 ));
// synopsys translate_off
defparam \tft_pic_inst|y_move[6]~21 .lut_mask = 16'h962B;
defparam \tft_pic_inst|y_move[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \tft_pic_inst|y_move[6] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|y_move[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|y_move [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|y_move[6] .is_wysiwyg = "true";
defparam \tft_pic_inst|y_move[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \tft_pic_inst|y_move[7]~23 (
// Equation(s):
// \tft_pic_inst|y_move[7]~23_combout  = (\tft_pic_inst|always2~0_combout  & ((\tft_pic_inst|y_move [7] & (!\tft_pic_inst|y_move[6]~22 )) # (!\tft_pic_inst|y_move [7] & ((\tft_pic_inst|y_move[6]~22 ) # (GND))))) # (!\tft_pic_inst|always2~0_combout  & 
// ((\tft_pic_inst|y_move [7] & (\tft_pic_inst|y_move[6]~22  & VCC)) # (!\tft_pic_inst|y_move [7] & (!\tft_pic_inst|y_move[6]~22 ))))
// \tft_pic_inst|y_move[7]~24  = CARRY((\tft_pic_inst|always2~0_combout  & ((!\tft_pic_inst|y_move[6]~22 ) # (!\tft_pic_inst|y_move [7]))) # (!\tft_pic_inst|always2~0_combout  & (!\tft_pic_inst|y_move [7] & !\tft_pic_inst|y_move[6]~22 )))

	.dataa(\tft_pic_inst|always2~0_combout ),
	.datab(\tft_pic_inst|y_move [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|y_move[6]~22 ),
	.combout(\tft_pic_inst|y_move[7]~23_combout ),
	.cout(\tft_pic_inst|y_move[7]~24 ));
// synopsys translate_off
defparam \tft_pic_inst|y_move[7]~23 .lut_mask = 16'h692B;
defparam \tft_pic_inst|y_move[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \tft_pic_inst|y_move[7] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|y_move[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|y_move [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|y_move[7] .is_wysiwyg = "true";
defparam \tft_pic_inst|y_move[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \tft_pic_inst|y_move[8]~25 (
// Equation(s):
// \tft_pic_inst|y_move[8]~25_combout  = ((\tft_pic_inst|y_move [8] $ (\tft_pic_inst|always2~0_combout  $ (\tft_pic_inst|y_move[7]~24 )))) # (GND)
// \tft_pic_inst|y_move[8]~26  = CARRY((\tft_pic_inst|y_move [8] & ((!\tft_pic_inst|y_move[7]~24 ) # (!\tft_pic_inst|always2~0_combout ))) # (!\tft_pic_inst|y_move [8] & (!\tft_pic_inst|always2~0_combout  & !\tft_pic_inst|y_move[7]~24 )))

	.dataa(\tft_pic_inst|y_move [8]),
	.datab(\tft_pic_inst|always2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|y_move[7]~24 ),
	.combout(\tft_pic_inst|y_move[8]~25_combout ),
	.cout(\tft_pic_inst|y_move[8]~26 ));
// synopsys translate_off
defparam \tft_pic_inst|y_move[8]~25 .lut_mask = 16'h962B;
defparam \tft_pic_inst|y_move[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \tft_pic_inst|y_move[8] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|y_move[8]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|y_move [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|y_move[8] .is_wysiwyg = "true";
defparam \tft_pic_inst|y_move[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \tft_pic_inst|Equal4~0 (
// Equation(s):
// \tft_pic_inst|Equal4~0_combout  = (\tft_pic_inst|x_move [0] & (!\tft_pic_inst|y_move [2] & (!\tft_pic_inst|y_move [8] & !\tft_pic_inst|y_move [9])))

	.dataa(\tft_pic_inst|x_move [0]),
	.datab(\tft_pic_inst|y_move [2]),
	.datac(\tft_pic_inst|y_move [8]),
	.datad(\tft_pic_inst|y_move [9]),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal4~0 .lut_mask = 16'h0002;
defparam \tft_pic_inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \tft_pic_inst|y_flag~0 (
// Equation(s):
// \tft_pic_inst|y_flag~0_combout  = (\tft_pic_inst|Equal4~0_combout  & (!\tft_pic_inst|y_move [6] & !\tft_pic_inst|y_move [4]))

	.dataa(\tft_pic_inst|Equal4~0_combout ),
	.datab(gnd),
	.datac(\tft_pic_inst|y_move [6]),
	.datad(\tft_pic_inst|y_move [4]),
	.cin(gnd),
	.combout(\tft_pic_inst|y_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|y_flag~0 .lut_mask = 16'h000A;
defparam \tft_pic_inst|y_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \tft_pic_inst|y_flag~2 (
// Equation(s):
// \tft_pic_inst|y_flag~2_combout  = (\tft_pic_inst|y_flag~1_combout  & ((\tft_pic_inst|y_flag~q ) # ((\tft_pic_inst|y_move [7] & \tft_pic_inst|y_flag~0_combout )))) # (!\tft_pic_inst|y_flag~1_combout  & (\tft_pic_inst|y_flag~q  & ((\tft_pic_inst|y_move [7]) 
// # (!\tft_pic_inst|y_flag~0_combout ))))

	.dataa(\tft_pic_inst|y_flag~1_combout ),
	.datab(\tft_pic_inst|y_move [7]),
	.datac(\tft_pic_inst|y_flag~q ),
	.datad(\tft_pic_inst|y_flag~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|y_flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|y_flag~2 .lut_mask = 16'hE8F0;
defparam \tft_pic_inst|y_flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \tft_pic_inst|y_flag (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|y_flag~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|y_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|y_flag .is_wysiwyg = "true";
defparam \tft_pic_inst|y_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \tft_pic_inst|always2~0 (
// Equation(s):
// \tft_pic_inst|always2~0_combout  = (\tft_pic_inst|always1~11_combout  & (!\tft_pic_inst|y_flag~q  & (\tft_pic_inst|always1~14_combout  & \tft_pic_inst|always1~9_combout )))

	.dataa(\tft_pic_inst|always1~11_combout ),
	.datab(\tft_pic_inst|y_flag~q ),
	.datac(\tft_pic_inst|always1~14_combout ),
	.datad(\tft_pic_inst|always1~9_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always2~0 .lut_mask = 16'h2000;
defparam \tft_pic_inst|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \tft_pic_inst|y_move[9]~27 (
// Equation(s):
// \tft_pic_inst|y_move[9]~27_combout  = \tft_pic_inst|always2~0_combout  $ (\tft_pic_inst|y_move[8]~26  $ (!\tft_pic_inst|y_move [9]))

	.dataa(gnd),
	.datab(\tft_pic_inst|always2~0_combout ),
	.datac(gnd),
	.datad(\tft_pic_inst|y_move [9]),
	.cin(\tft_pic_inst|y_move[8]~26 ),
	.combout(\tft_pic_inst|y_move[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|y_move[9]~27 .lut_mask = 16'h3CC3;
defparam \tft_pic_inst|y_move[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \tft_pic_inst|y_move[9] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|y_move[9]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|y_move [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|y_move[9] .is_wysiwyg = "true";
defparam \tft_pic_inst|y_move[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \tft_pic_inst|Add1~0 (
// Equation(s):
// \tft_pic_inst|Add1~0_combout  = (\tft_pic_inst|y_move [2] & (\tft_pic_inst|y_move [3] $ (VCC))) # (!\tft_pic_inst|y_move [2] & (\tft_pic_inst|y_move [3] & VCC))
// \tft_pic_inst|Add1~1  = CARRY((\tft_pic_inst|y_move [2] & \tft_pic_inst|y_move [3]))

	.dataa(\tft_pic_inst|y_move [2]),
	.datab(\tft_pic_inst|y_move [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_pic_inst|Add1~0_combout ),
	.cout(\tft_pic_inst|Add1~1 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~0 .lut_mask = 16'h6688;
defparam \tft_pic_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \tft_pic_inst|Add1~2 (
// Equation(s):
// \tft_pic_inst|Add1~2_combout  = (\tft_pic_inst|y_move [4] & (!\tft_pic_inst|Add1~1 )) # (!\tft_pic_inst|y_move [4] & ((\tft_pic_inst|Add1~1 ) # (GND)))
// \tft_pic_inst|Add1~3  = CARRY((!\tft_pic_inst|Add1~1 ) # (!\tft_pic_inst|y_move [4]))

	.dataa(gnd),
	.datab(\tft_pic_inst|y_move [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~1 ),
	.combout(\tft_pic_inst|Add1~2_combout ),
	.cout(\tft_pic_inst|Add1~3 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \tft_pic_inst|Add1~4 (
// Equation(s):
// \tft_pic_inst|Add1~4_combout  = (\tft_pic_inst|y_move [5] & ((GND) # (!\tft_pic_inst|Add1~3 ))) # (!\tft_pic_inst|y_move [5] & (\tft_pic_inst|Add1~3  $ (GND)))
// \tft_pic_inst|Add1~5  = CARRY((\tft_pic_inst|y_move [5]) # (!\tft_pic_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|y_move [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~3 ),
	.combout(\tft_pic_inst|Add1~4_combout ),
	.cout(\tft_pic_inst|Add1~5 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~4 .lut_mask = 16'h3CCF;
defparam \tft_pic_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \tft_pic_inst|Add1~6 (
// Equation(s):
// \tft_pic_inst|Add1~6_combout  = (\tft_pic_inst|y_move [6] & (\tft_pic_inst|Add1~5  & VCC)) # (!\tft_pic_inst|y_move [6] & (!\tft_pic_inst|Add1~5 ))
// \tft_pic_inst|Add1~7  = CARRY((!\tft_pic_inst|y_move [6] & !\tft_pic_inst|Add1~5 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|y_move [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~5 ),
	.combout(\tft_pic_inst|Add1~6_combout ),
	.cout(\tft_pic_inst|Add1~7 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~6 .lut_mask = 16'hC303;
defparam \tft_pic_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \tft_pic_inst|Add1~8 (
// Equation(s):
// \tft_pic_inst|Add1~8_combout  = (\tft_pic_inst|y_move [7] & (\tft_pic_inst|Add1~7  $ (GND))) # (!\tft_pic_inst|y_move [7] & (!\tft_pic_inst|Add1~7  & VCC))
// \tft_pic_inst|Add1~9  = CARRY((\tft_pic_inst|y_move [7] & !\tft_pic_inst|Add1~7 ))

	.dataa(\tft_pic_inst|y_move [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~7 ),
	.combout(\tft_pic_inst|Add1~8_combout ),
	.cout(\tft_pic_inst|Add1~9 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~8 .lut_mask = 16'hA50A;
defparam \tft_pic_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \tft_pic_inst|Add1~10 (
// Equation(s):
// \tft_pic_inst|Add1~10_combout  = (\tft_pic_inst|y_move [8] & (!\tft_pic_inst|Add1~9 )) # (!\tft_pic_inst|y_move [8] & ((\tft_pic_inst|Add1~9 ) # (GND)))
// \tft_pic_inst|Add1~11  = CARRY((!\tft_pic_inst|Add1~9 ) # (!\tft_pic_inst|y_move [8]))

	.dataa(gnd),
	.datab(\tft_pic_inst|y_move [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~9 ),
	.combout(\tft_pic_inst|Add1~10_combout ),
	.cout(\tft_pic_inst|Add1~11 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~10 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \tft_pic_inst|Add1~12 (
// Equation(s):
// \tft_pic_inst|Add1~12_combout  = \tft_pic_inst|Add1~11  $ (!\tft_pic_inst|y_move [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_pic_inst|y_move [9]),
	.cin(\tft_pic_inst|Add1~11 ),
	.combout(\tft_pic_inst|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Add1~12 .lut_mask = 16'hF00F;
defparam \tft_pic_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
cycloneive_lcell_comb \tft_ctrl_inst|Add3~16 (
// Equation(s):
// \tft_ctrl_inst|Add3~16_combout  = (\tft_ctrl_inst|Add3~14_combout ) # (!\tft_ctrl_inst|tft_de~7_combout )

	.dataa(\tft_ctrl_inst|Add3~14_combout ),
	.datab(gnd),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~16 .lut_mask = 16'hAFAF;
defparam \tft_ctrl_inst|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \tft_ctrl_inst|Add3~17 (
// Equation(s):
// \tft_ctrl_inst|Add3~17_combout  = (\tft_ctrl_inst|Add3~12_combout ) # (!\tft_ctrl_inst|tft_de~7_combout )

	.dataa(\tft_ctrl_inst|tft_de~7_combout ),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Add3~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add3~17_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~17 .lut_mask = 16'hF5F5;
defparam \tft_ctrl_inst|Add3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \tft_ctrl_inst|Add3~18 (
// Equation(s):
// \tft_ctrl_inst|Add3~18_combout  = (\tft_ctrl_inst|Add3~10_combout ) # (!\tft_ctrl_inst|tft_de~7_combout )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|Add3~10_combout ),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~18 .lut_mask = 16'hCFCF;
defparam \tft_ctrl_inst|Add3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \tft_ctrl_inst|Add3~19 (
// Equation(s):
// \tft_ctrl_inst|Add3~19_combout  = (\tft_ctrl_inst|Add3~8_combout ) # (!\tft_ctrl_inst|tft_de~7_combout )

	.dataa(\tft_ctrl_inst|tft_de~7_combout ),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Add3~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~19 .lut_mask = 16'hF5F5;
defparam \tft_ctrl_inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N2
cycloneive_lcell_comb \tft_ctrl_inst|Add3~20 (
// Equation(s):
// \tft_ctrl_inst|Add3~20_combout  = (\tft_ctrl_inst|Add3~6_combout ) # (!\tft_ctrl_inst|tft_de~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|Add3~6_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~20 .lut_mask = 16'hFF0F;
defparam \tft_ctrl_inst|Add3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N28
cycloneive_lcell_comb \tft_ctrl_inst|Add3~21 (
// Equation(s):
// \tft_ctrl_inst|Add3~21_combout  = (\tft_ctrl_inst|Add3~4_combout ) # (!\tft_ctrl_inst|tft_de~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|Add3~4_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add3~21_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~21 .lut_mask = 16'hFF0F;
defparam \tft_ctrl_inst|Add3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N26
cycloneive_lcell_comb \tft_ctrl_inst|Add3~22 (
// Equation(s):
// \tft_ctrl_inst|Add3~22_combout  = (\tft_ctrl_inst|Add3~2_combout ) # (!\tft_ctrl_inst|tft_de~7_combout )

	.dataa(\tft_ctrl_inst|Add3~2_combout ),
	.datab(gnd),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~22 .lut_mask = 16'hAFAF;
defparam \tft_ctrl_inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N6
cycloneive_lcell_comb \tft_pic_inst|LessThan13~1 (
// Equation(s):
// \tft_pic_inst|LessThan13~1_cout  = CARRY((!\tft_ctrl_inst|pix_y[0]~1_combout  & \tft_pic_inst|x_move [0]))

	.dataa(\tft_ctrl_inst|pix_y[0]~1_combout ),
	.datab(\tft_pic_inst|x_move [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\tft_pic_inst|LessThan13~1_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan13~1 .lut_mask = 16'h0044;
defparam \tft_pic_inst|LessThan13~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N8
cycloneive_lcell_comb \tft_pic_inst|LessThan13~3 (
// Equation(s):
// \tft_pic_inst|LessThan13~3_cout  = CARRY((\tft_ctrl_inst|pix_y[1]~0_combout  & ((!\tft_pic_inst|LessThan13~1_cout ) # (!\tft_pic_inst|y_move [1]))) # (!\tft_ctrl_inst|pix_y[1]~0_combout  & (!\tft_pic_inst|y_move [1] & !\tft_pic_inst|LessThan13~1_cout )))

	.dataa(\tft_ctrl_inst|pix_y[1]~0_combout ),
	.datab(\tft_pic_inst|y_move [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan13~1_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan13~3_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan13~3 .lut_mask = 16'h002B;
defparam \tft_pic_inst|LessThan13~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
cycloneive_lcell_comb \tft_pic_inst|LessThan13~5 (
// Equation(s):
// \tft_pic_inst|LessThan13~5_cout  = CARRY((\tft_ctrl_inst|Add3~23_combout  & (!\tft_pic_inst|y_move [2] & !\tft_pic_inst|LessThan13~3_cout )) # (!\tft_ctrl_inst|Add3~23_combout  & ((!\tft_pic_inst|LessThan13~3_cout ) # (!\tft_pic_inst|y_move [2]))))

	.dataa(\tft_ctrl_inst|Add3~23_combout ),
	.datab(\tft_pic_inst|y_move [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan13~3_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan13~5_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan13~5 .lut_mask = 16'h0017;
defparam \tft_pic_inst|LessThan13~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneive_lcell_comb \tft_pic_inst|LessThan13~7 (
// Equation(s):
// \tft_pic_inst|LessThan13~7_cout  = CARRY((\tft_ctrl_inst|Add3~22_combout  & ((!\tft_pic_inst|LessThan13~5_cout ) # (!\tft_pic_inst|Add1~0_combout ))) # (!\tft_ctrl_inst|Add3~22_combout  & (!\tft_pic_inst|Add1~0_combout  & !\tft_pic_inst|LessThan13~5_cout 
// )))

	.dataa(\tft_ctrl_inst|Add3~22_combout ),
	.datab(\tft_pic_inst|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan13~5_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan13~7_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan13~7 .lut_mask = 16'h002B;
defparam \tft_pic_inst|LessThan13~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N14
cycloneive_lcell_comb \tft_pic_inst|LessThan13~9 (
// Equation(s):
// \tft_pic_inst|LessThan13~9_cout  = CARRY((\tft_pic_inst|Add1~2_combout  & ((!\tft_pic_inst|LessThan13~7_cout ) # (!\tft_ctrl_inst|Add3~21_combout ))) # (!\tft_pic_inst|Add1~2_combout  & (!\tft_ctrl_inst|Add3~21_combout  & !\tft_pic_inst|LessThan13~7_cout 
// )))

	.dataa(\tft_pic_inst|Add1~2_combout ),
	.datab(\tft_ctrl_inst|Add3~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan13~7_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan13~9_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan13~9 .lut_mask = 16'h002B;
defparam \tft_pic_inst|LessThan13~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N16
cycloneive_lcell_comb \tft_pic_inst|LessThan13~11 (
// Equation(s):
// \tft_pic_inst|LessThan13~11_cout  = CARRY((\tft_pic_inst|Add1~4_combout  & (\tft_ctrl_inst|Add3~20_combout  & !\tft_pic_inst|LessThan13~9_cout )) # (!\tft_pic_inst|Add1~4_combout  & ((\tft_ctrl_inst|Add3~20_combout ) # (!\tft_pic_inst|LessThan13~9_cout 
// ))))

	.dataa(\tft_pic_inst|Add1~4_combout ),
	.datab(\tft_ctrl_inst|Add3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan13~9_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan13~11_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan13~11 .lut_mask = 16'h004D;
defparam \tft_pic_inst|LessThan13~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N18
cycloneive_lcell_comb \tft_pic_inst|LessThan13~13 (
// Equation(s):
// \tft_pic_inst|LessThan13~13_cout  = CARRY((\tft_ctrl_inst|Add3~19_combout  & (\tft_pic_inst|Add1~6_combout  & !\tft_pic_inst|LessThan13~11_cout )) # (!\tft_ctrl_inst|Add3~19_combout  & ((\tft_pic_inst|Add1~6_combout ) # (!\tft_pic_inst|LessThan13~11_cout 
// ))))

	.dataa(\tft_ctrl_inst|Add3~19_combout ),
	.datab(\tft_pic_inst|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan13~11_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan13~13_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan13~13 .lut_mask = 16'h004D;
defparam \tft_pic_inst|LessThan13~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N20
cycloneive_lcell_comb \tft_pic_inst|LessThan13~15 (
// Equation(s):
// \tft_pic_inst|LessThan13~15_cout  = CARRY((\tft_ctrl_inst|Add3~18_combout  & ((!\tft_pic_inst|LessThan13~13_cout ) # (!\tft_pic_inst|Add1~8_combout ))) # (!\tft_ctrl_inst|Add3~18_combout  & (!\tft_pic_inst|Add1~8_combout  & 
// !\tft_pic_inst|LessThan13~13_cout )))

	.dataa(\tft_ctrl_inst|Add3~18_combout ),
	.datab(\tft_pic_inst|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan13~13_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan13~15_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan13~15 .lut_mask = 16'h002B;
defparam \tft_pic_inst|LessThan13~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N22
cycloneive_lcell_comb \tft_pic_inst|LessThan13~17 (
// Equation(s):
// \tft_pic_inst|LessThan13~17_cout  = CARRY((\tft_ctrl_inst|Add3~17_combout  & (\tft_pic_inst|Add1~10_combout  & !\tft_pic_inst|LessThan13~15_cout )) # (!\tft_ctrl_inst|Add3~17_combout  & ((\tft_pic_inst|Add1~10_combout ) # 
// (!\tft_pic_inst|LessThan13~15_cout ))))

	.dataa(\tft_ctrl_inst|Add3~17_combout ),
	.datab(\tft_pic_inst|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan13~15_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan13~17_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan13~17 .lut_mask = 16'h004D;
defparam \tft_pic_inst|LessThan13~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
cycloneive_lcell_comb \tft_pic_inst|LessThan13~18 (
// Equation(s):
// \tft_pic_inst|LessThan13~18_combout  = (\tft_pic_inst|Add1~12_combout  & ((\tft_pic_inst|LessThan13~17_cout ) # (!\tft_ctrl_inst|Add3~16_combout ))) # (!\tft_pic_inst|Add1~12_combout  & (\tft_pic_inst|LessThan13~17_cout  & !\tft_ctrl_inst|Add3~16_combout 
// ))

	.dataa(\tft_pic_inst|Add1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|Add3~16_combout ),
	.cin(\tft_pic_inst|LessThan13~17_cout ),
	.combout(\tft_pic_inst|LessThan13~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan13~18 .lut_mask = 16'hA0FA;
defparam \tft_pic_inst|LessThan13~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneive_lcell_comb \tft_pic_inst|LessThan12~1 (
// Equation(s):
// \tft_pic_inst|LessThan12~1_cout  = CARRY((\tft_pic_inst|x_move [0] & !\tft_ctrl_inst|pix_y[0]~1_combout ))

	.dataa(\tft_pic_inst|x_move [0]),
	.datab(\tft_ctrl_inst|pix_y[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\tft_pic_inst|LessThan12~1_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan12~1 .lut_mask = 16'h0022;
defparam \tft_pic_inst|LessThan12~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneive_lcell_comb \tft_pic_inst|LessThan12~3 (
// Equation(s):
// \tft_pic_inst|LessThan12~3_cout  = CARRY((\tft_pic_inst|y_move [1] & (\tft_ctrl_inst|pix_y[1]~0_combout  & !\tft_pic_inst|LessThan12~1_cout )) # (!\tft_pic_inst|y_move [1] & ((\tft_ctrl_inst|pix_y[1]~0_combout ) # (!\tft_pic_inst|LessThan12~1_cout ))))

	.dataa(\tft_pic_inst|y_move [1]),
	.datab(\tft_ctrl_inst|pix_y[1]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan12~1_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan12~3_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan12~3 .lut_mask = 16'h004D;
defparam \tft_pic_inst|LessThan12~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \tft_pic_inst|LessThan12~5 (
// Equation(s):
// \tft_pic_inst|LessThan12~5_cout  = CARRY((\tft_pic_inst|y_move [2] & ((!\tft_pic_inst|LessThan12~3_cout ) # (!\tft_ctrl_inst|Add3~23_combout ))) # (!\tft_pic_inst|y_move [2] & (!\tft_ctrl_inst|Add3~23_combout  & !\tft_pic_inst|LessThan12~3_cout )))

	.dataa(\tft_pic_inst|y_move [2]),
	.datab(\tft_ctrl_inst|Add3~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan12~3_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan12~5_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan12~5 .lut_mask = 16'h002B;
defparam \tft_pic_inst|LessThan12~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneive_lcell_comb \tft_pic_inst|LessThan12~7 (
// Equation(s):
// \tft_pic_inst|LessThan12~7_cout  = CARRY((\tft_ctrl_inst|Add3~22_combout  & ((!\tft_pic_inst|LessThan12~5_cout ) # (!\tft_pic_inst|y_move [3]))) # (!\tft_ctrl_inst|Add3~22_combout  & (!\tft_pic_inst|y_move [3] & !\tft_pic_inst|LessThan12~5_cout )))

	.dataa(\tft_ctrl_inst|Add3~22_combout ),
	.datab(\tft_pic_inst|y_move [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan12~5_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan12~7_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan12~7 .lut_mask = 16'h002B;
defparam \tft_pic_inst|LessThan12~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneive_lcell_comb \tft_pic_inst|LessThan12~9 (
// Equation(s):
// \tft_pic_inst|LessThan12~9_cout  = CARRY((\tft_pic_inst|y_move [4] & ((!\tft_pic_inst|LessThan12~7_cout ) # (!\tft_ctrl_inst|Add3~21_combout ))) # (!\tft_pic_inst|y_move [4] & (!\tft_ctrl_inst|Add3~21_combout  & !\tft_pic_inst|LessThan12~7_cout )))

	.dataa(\tft_pic_inst|y_move [4]),
	.datab(\tft_ctrl_inst|Add3~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan12~7_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan12~9_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan12~9 .lut_mask = 16'h002B;
defparam \tft_pic_inst|LessThan12~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneive_lcell_comb \tft_pic_inst|LessThan12~11 (
// Equation(s):
// \tft_pic_inst|LessThan12~11_cout  = CARRY((\tft_ctrl_inst|Add3~20_combout  & ((!\tft_pic_inst|LessThan12~9_cout ) # (!\tft_pic_inst|y_move [5]))) # (!\tft_ctrl_inst|Add3~20_combout  & (!\tft_pic_inst|y_move [5] & !\tft_pic_inst|LessThan12~9_cout )))

	.dataa(\tft_ctrl_inst|Add3~20_combout ),
	.datab(\tft_pic_inst|y_move [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan12~9_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan12~11_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan12~11 .lut_mask = 16'h002B;
defparam \tft_pic_inst|LessThan12~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \tft_pic_inst|LessThan12~13 (
// Equation(s):
// \tft_pic_inst|LessThan12~13_cout  = CARRY((\tft_ctrl_inst|Add3~19_combout  & (\tft_pic_inst|y_move [6] & !\tft_pic_inst|LessThan12~11_cout )) # (!\tft_ctrl_inst|Add3~19_combout  & ((\tft_pic_inst|y_move [6]) # (!\tft_pic_inst|LessThan12~11_cout ))))

	.dataa(\tft_ctrl_inst|Add3~19_combout ),
	.datab(\tft_pic_inst|y_move [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan12~11_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan12~13_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan12~13 .lut_mask = 16'h004D;
defparam \tft_pic_inst|LessThan12~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneive_lcell_comb \tft_pic_inst|LessThan12~15 (
// Equation(s):
// \tft_pic_inst|LessThan12~15_cout  = CARRY((\tft_ctrl_inst|Add3~18_combout  & ((!\tft_pic_inst|LessThan12~13_cout ) # (!\tft_pic_inst|y_move [7]))) # (!\tft_ctrl_inst|Add3~18_combout  & (!\tft_pic_inst|y_move [7] & !\tft_pic_inst|LessThan12~13_cout )))

	.dataa(\tft_ctrl_inst|Add3~18_combout ),
	.datab(\tft_pic_inst|y_move [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan12~13_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan12~15_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan12~15 .lut_mask = 16'h002B;
defparam \tft_pic_inst|LessThan12~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \tft_pic_inst|LessThan12~17 (
// Equation(s):
// \tft_pic_inst|LessThan12~17_cout  = CARRY((\tft_pic_inst|y_move [8] & ((!\tft_pic_inst|LessThan12~15_cout ) # (!\tft_ctrl_inst|Add3~17_combout ))) # (!\tft_pic_inst|y_move [8] & (!\tft_ctrl_inst|Add3~17_combout  & !\tft_pic_inst|LessThan12~15_cout )))

	.dataa(\tft_pic_inst|y_move [8]),
	.datab(\tft_ctrl_inst|Add3~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan12~15_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan12~17_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan12~17 .lut_mask = 16'h002B;
defparam \tft_pic_inst|LessThan12~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneive_lcell_comb \tft_pic_inst|LessThan12~18 (
// Equation(s):
// \tft_pic_inst|LessThan12~18_combout  = (\tft_pic_inst|y_move [9] & ((\tft_pic_inst|LessThan12~17_cout ) # (!\tft_ctrl_inst|Add3~16_combout ))) # (!\tft_pic_inst|y_move [9] & (\tft_pic_inst|LessThan12~17_cout  & !\tft_ctrl_inst|Add3~16_combout ))

	.dataa(\tft_pic_inst|y_move [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|Add3~16_combout ),
	.cin(\tft_pic_inst|LessThan12~17_cout ),
	.combout(\tft_pic_inst|LessThan12~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan12~18 .lut_mask = 16'hA0FA;
defparam \tft_pic_inst|LessThan12~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \tft_pic_inst|LessThan6~0 (
// Equation(s):
// \tft_pic_inst|LessThan6~0_combout  = (\tft_ctrl_inst|tft_de~7_combout  & !\tft_ctrl_inst|Add2~18_combout )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|tft_de~7_combout ),
	.datac(\tft_ctrl_inst|Add2~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_pic_inst|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan6~0 .lut_mask = 16'h0C0C;
defparam \tft_pic_inst|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \tft_pic_inst|x_move[1]~12 (
// Equation(s):
// \tft_pic_inst|x_move[1]~12_combout  = (\tft_pic_inst|x_move [1] & ((\tft_pic_inst|always1~15_combout  & (!\tft_pic_inst|x_move[0]~11 )) # (!\tft_pic_inst|always1~15_combout  & (\tft_pic_inst|x_move[0]~11  & VCC)))) # (!\tft_pic_inst|x_move [1] & 
// ((\tft_pic_inst|always1~15_combout  & ((\tft_pic_inst|x_move[0]~11 ) # (GND))) # (!\tft_pic_inst|always1~15_combout  & (!\tft_pic_inst|x_move[0]~11 ))))
// \tft_pic_inst|x_move[1]~13  = CARRY((\tft_pic_inst|x_move [1] & (\tft_pic_inst|always1~15_combout  & !\tft_pic_inst|x_move[0]~11 )) # (!\tft_pic_inst|x_move [1] & ((\tft_pic_inst|always1~15_combout ) # (!\tft_pic_inst|x_move[0]~11 ))))

	.dataa(\tft_pic_inst|x_move [1]),
	.datab(\tft_pic_inst|always1~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|x_move[0]~11 ),
	.combout(\tft_pic_inst|x_move[1]~12_combout ),
	.cout(\tft_pic_inst|x_move[1]~13 ));
// synopsys translate_off
defparam \tft_pic_inst|x_move[1]~12 .lut_mask = 16'h694D;
defparam \tft_pic_inst|x_move[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \tft_pic_inst|x_move[1] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|x_move[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|x_move [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|x_move[1] .is_wysiwyg = "true";
defparam \tft_pic_inst|x_move[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \tft_pic_inst|x_move[2]~14 (
// Equation(s):
// \tft_pic_inst|x_move[2]~14_combout  = ((\tft_pic_inst|always1~15_combout  $ (\tft_pic_inst|x_move [2] $ (\tft_pic_inst|x_move[1]~13 )))) # (GND)
// \tft_pic_inst|x_move[2]~15  = CARRY((\tft_pic_inst|always1~15_combout  & (\tft_pic_inst|x_move [2] & !\tft_pic_inst|x_move[1]~13 )) # (!\tft_pic_inst|always1~15_combout  & ((\tft_pic_inst|x_move [2]) # (!\tft_pic_inst|x_move[1]~13 ))))

	.dataa(\tft_pic_inst|always1~15_combout ),
	.datab(\tft_pic_inst|x_move [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|x_move[1]~13 ),
	.combout(\tft_pic_inst|x_move[2]~14_combout ),
	.cout(\tft_pic_inst|x_move[2]~15 ));
// synopsys translate_off
defparam \tft_pic_inst|x_move[2]~14 .lut_mask = 16'h964D;
defparam \tft_pic_inst|x_move[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \tft_pic_inst|x_move[2] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|x_move[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|x_move [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|x_move[2] .is_wysiwyg = "true";
defparam \tft_pic_inst|x_move[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \tft_pic_inst|x_move[3]~16 (
// Equation(s):
// \tft_pic_inst|x_move[3]~16_combout  = (\tft_pic_inst|x_move [3] & ((\tft_pic_inst|always1~15_combout  & (!\tft_pic_inst|x_move[2]~15 )) # (!\tft_pic_inst|always1~15_combout  & (\tft_pic_inst|x_move[2]~15  & VCC)))) # (!\tft_pic_inst|x_move [3] & 
// ((\tft_pic_inst|always1~15_combout  & ((\tft_pic_inst|x_move[2]~15 ) # (GND))) # (!\tft_pic_inst|always1~15_combout  & (!\tft_pic_inst|x_move[2]~15 ))))
// \tft_pic_inst|x_move[3]~17  = CARRY((\tft_pic_inst|x_move [3] & (\tft_pic_inst|always1~15_combout  & !\tft_pic_inst|x_move[2]~15 )) # (!\tft_pic_inst|x_move [3] & ((\tft_pic_inst|always1~15_combout ) # (!\tft_pic_inst|x_move[2]~15 ))))

	.dataa(\tft_pic_inst|x_move [3]),
	.datab(\tft_pic_inst|always1~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|x_move[2]~15 ),
	.combout(\tft_pic_inst|x_move[3]~16_combout ),
	.cout(\tft_pic_inst|x_move[3]~17 ));
// synopsys translate_off
defparam \tft_pic_inst|x_move[3]~16 .lut_mask = 16'h694D;
defparam \tft_pic_inst|x_move[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N11
dffeas \tft_pic_inst|x_move[3] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|x_move[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|x_move [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|x_move[3] .is_wysiwyg = "true";
defparam \tft_pic_inst|x_move[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \tft_pic_inst|x_move[4]~18 (
// Equation(s):
// \tft_pic_inst|x_move[4]~18_combout  = ((\tft_pic_inst|x_move [4] $ (\tft_pic_inst|always1~15_combout  $ (\tft_pic_inst|x_move[3]~17 )))) # (GND)
// \tft_pic_inst|x_move[4]~19  = CARRY((\tft_pic_inst|x_move [4] & ((!\tft_pic_inst|x_move[3]~17 ) # (!\tft_pic_inst|always1~15_combout ))) # (!\tft_pic_inst|x_move [4] & (!\tft_pic_inst|always1~15_combout  & !\tft_pic_inst|x_move[3]~17 )))

	.dataa(\tft_pic_inst|x_move [4]),
	.datab(\tft_pic_inst|always1~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|x_move[3]~17 ),
	.combout(\tft_pic_inst|x_move[4]~18_combout ),
	.cout(\tft_pic_inst|x_move[4]~19 ));
// synopsys translate_off
defparam \tft_pic_inst|x_move[4]~18 .lut_mask = 16'h962B;
defparam \tft_pic_inst|x_move[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \tft_pic_inst|x_move[4] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|x_move[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|x_move [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|x_move[4] .is_wysiwyg = "true";
defparam \tft_pic_inst|x_move[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \tft_pic_inst|x_move[5]~20 (
// Equation(s):
// \tft_pic_inst|x_move[5]~20_combout  = (\tft_pic_inst|always1~15_combout  & ((\tft_pic_inst|x_move [5] & (!\tft_pic_inst|x_move[4]~19 )) # (!\tft_pic_inst|x_move [5] & ((\tft_pic_inst|x_move[4]~19 ) # (GND))))) # (!\tft_pic_inst|always1~15_combout  & 
// ((\tft_pic_inst|x_move [5] & (\tft_pic_inst|x_move[4]~19  & VCC)) # (!\tft_pic_inst|x_move [5] & (!\tft_pic_inst|x_move[4]~19 ))))
// \tft_pic_inst|x_move[5]~21  = CARRY((\tft_pic_inst|always1~15_combout  & ((!\tft_pic_inst|x_move[4]~19 ) # (!\tft_pic_inst|x_move [5]))) # (!\tft_pic_inst|always1~15_combout  & (!\tft_pic_inst|x_move [5] & !\tft_pic_inst|x_move[4]~19 )))

	.dataa(\tft_pic_inst|always1~15_combout ),
	.datab(\tft_pic_inst|x_move [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|x_move[4]~19 ),
	.combout(\tft_pic_inst|x_move[5]~20_combout ),
	.cout(\tft_pic_inst|x_move[5]~21 ));
// synopsys translate_off
defparam \tft_pic_inst|x_move[5]~20 .lut_mask = 16'h692B;
defparam \tft_pic_inst|x_move[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \tft_pic_inst|x_move[5] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|x_move[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|x_move [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|x_move[5] .is_wysiwyg = "true";
defparam \tft_pic_inst|x_move[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \tft_pic_inst|x_move[6]~22 (
// Equation(s):
// \tft_pic_inst|x_move[6]~22_combout  = ((\tft_pic_inst|x_move [6] $ (\tft_pic_inst|always1~15_combout  $ (\tft_pic_inst|x_move[5]~21 )))) # (GND)
// \tft_pic_inst|x_move[6]~23  = CARRY((\tft_pic_inst|x_move [6] & ((!\tft_pic_inst|x_move[5]~21 ) # (!\tft_pic_inst|always1~15_combout ))) # (!\tft_pic_inst|x_move [6] & (!\tft_pic_inst|always1~15_combout  & !\tft_pic_inst|x_move[5]~21 )))

	.dataa(\tft_pic_inst|x_move [6]),
	.datab(\tft_pic_inst|always1~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|x_move[5]~21 ),
	.combout(\tft_pic_inst|x_move[6]~22_combout ),
	.cout(\tft_pic_inst|x_move[6]~23 ));
// synopsys translate_off
defparam \tft_pic_inst|x_move[6]~22 .lut_mask = 16'h962B;
defparam \tft_pic_inst|x_move[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \tft_pic_inst|x_move[6] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|x_move[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|x_move [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|x_move[6] .is_wysiwyg = "true";
defparam \tft_pic_inst|x_move[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \tft_pic_inst|x_move[7]~24 (
// Equation(s):
// \tft_pic_inst|x_move[7]~24_combout  = (\tft_pic_inst|always1~15_combout  & ((\tft_pic_inst|x_move [7] & (!\tft_pic_inst|x_move[6]~23 )) # (!\tft_pic_inst|x_move [7] & ((\tft_pic_inst|x_move[6]~23 ) # (GND))))) # (!\tft_pic_inst|always1~15_combout  & 
// ((\tft_pic_inst|x_move [7] & (\tft_pic_inst|x_move[6]~23  & VCC)) # (!\tft_pic_inst|x_move [7] & (!\tft_pic_inst|x_move[6]~23 ))))
// \tft_pic_inst|x_move[7]~25  = CARRY((\tft_pic_inst|always1~15_combout  & ((!\tft_pic_inst|x_move[6]~23 ) # (!\tft_pic_inst|x_move [7]))) # (!\tft_pic_inst|always1~15_combout  & (!\tft_pic_inst|x_move [7] & !\tft_pic_inst|x_move[6]~23 )))

	.dataa(\tft_pic_inst|always1~15_combout ),
	.datab(\tft_pic_inst|x_move [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|x_move[6]~23 ),
	.combout(\tft_pic_inst|x_move[7]~24_combout ),
	.cout(\tft_pic_inst|x_move[7]~25 ));
// synopsys translate_off
defparam \tft_pic_inst|x_move[7]~24 .lut_mask = 16'h692B;
defparam \tft_pic_inst|x_move[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \tft_pic_inst|x_move[7] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|x_move[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|x_move [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|x_move[7] .is_wysiwyg = "true";
defparam \tft_pic_inst|x_move[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \tft_pic_inst|x_move[8]~26 (
// Equation(s):
// \tft_pic_inst|x_move[8]~26_combout  = ((\tft_pic_inst|always1~15_combout  $ (\tft_pic_inst|x_move [8] $ (\tft_pic_inst|x_move[7]~25 )))) # (GND)
// \tft_pic_inst|x_move[8]~27  = CARRY((\tft_pic_inst|always1~15_combout  & (\tft_pic_inst|x_move [8] & !\tft_pic_inst|x_move[7]~25 )) # (!\tft_pic_inst|always1~15_combout  & ((\tft_pic_inst|x_move [8]) # (!\tft_pic_inst|x_move[7]~25 ))))

	.dataa(\tft_pic_inst|always1~15_combout ),
	.datab(\tft_pic_inst|x_move [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|x_move[7]~25 ),
	.combout(\tft_pic_inst|x_move[8]~26_combout ),
	.cout(\tft_pic_inst|x_move[8]~27 ));
// synopsys translate_off
defparam \tft_pic_inst|x_move[8]~26 .lut_mask = 16'h964D;
defparam \tft_pic_inst|x_move[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \tft_pic_inst|x_move[8] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|x_move[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|x_move [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|x_move[8] .is_wysiwyg = "true";
defparam \tft_pic_inst|x_move[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \tft_pic_inst|x_flag~1 (
// Equation(s):
// \tft_pic_inst|x_flag~1_combout  = (\tft_pic_inst|x_move [3] & ((\tft_pic_inst|x_flag~q ) # ((\tft_pic_inst|x_move [8] & \tft_pic_inst|x_move [1])))) # (!\tft_pic_inst|x_move [3] & (\tft_pic_inst|x_flag~q  & ((\tft_pic_inst|x_move [8]) # 
// (\tft_pic_inst|x_move [1]))))

	.dataa(\tft_pic_inst|x_move [3]),
	.datab(\tft_pic_inst|x_move [8]),
	.datac(\tft_pic_inst|x_flag~q ),
	.datad(\tft_pic_inst|x_move [1]),
	.cin(gnd),
	.combout(\tft_pic_inst|x_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|x_flag~1 .lut_mask = 16'hF8E0;
defparam \tft_pic_inst|x_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \tft_pic_inst|x_flag~0 (
// Equation(s):
// \tft_pic_inst|x_flag~0_combout  = (\tft_pic_inst|x_move [6] & ((\tft_pic_inst|x_flag~q ) # ((\tft_pic_inst|x_move [5] & \tft_pic_inst|x_move [4])))) # (!\tft_pic_inst|x_move [6] & (\tft_pic_inst|x_flag~q  & ((\tft_pic_inst|x_move [5]) # 
// (\tft_pic_inst|x_move [4]))))

	.dataa(\tft_pic_inst|x_move [6]),
	.datab(\tft_pic_inst|x_flag~q ),
	.datac(\tft_pic_inst|x_move [5]),
	.datad(\tft_pic_inst|x_move [4]),
	.cin(gnd),
	.combout(\tft_pic_inst|x_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|x_flag~0 .lut_mask = 16'hECC8;
defparam \tft_pic_inst|x_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \tft_pic_inst|Equal2~0 (
// Equation(s):
// \tft_pic_inst|Equal2~0_combout  = (!\tft_pic_inst|x_move [9] & (!\tft_pic_inst|x_move [2] & (\tft_pic_inst|x_move [0] & !\tft_pic_inst|x_move [7])))

	.dataa(\tft_pic_inst|x_move [9]),
	.datab(\tft_pic_inst|x_move [2]),
	.datac(\tft_pic_inst|x_move [0]),
	.datad(\tft_pic_inst|x_move [7]),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal2~0 .lut_mask = 16'h0010;
defparam \tft_pic_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \tft_pic_inst|x_flag~2 (
// Equation(s):
// \tft_pic_inst|x_flag~2_combout  = (\tft_pic_inst|x_flag~1_combout  & ((\tft_pic_inst|x_flag~q ) # ((\tft_pic_inst|x_flag~0_combout  & \tft_pic_inst|Equal2~0_combout )))) # (!\tft_pic_inst|x_flag~1_combout  & (\tft_pic_inst|x_flag~q  & 
// ((\tft_pic_inst|x_flag~0_combout ) # (!\tft_pic_inst|Equal2~0_combout ))))

	.dataa(\tft_pic_inst|x_flag~1_combout ),
	.datab(\tft_pic_inst|x_flag~0_combout ),
	.datac(\tft_pic_inst|x_flag~q ),
	.datad(\tft_pic_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|x_flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|x_flag~2 .lut_mask = 16'hE8F0;
defparam \tft_pic_inst|x_flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \tft_pic_inst|x_flag (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|x_flag~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|x_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|x_flag .is_wysiwyg = "true";
defparam \tft_pic_inst|x_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \tft_pic_inst|always1~15 (
// Equation(s):
// \tft_pic_inst|always1~15_combout  = (\tft_pic_inst|always1~9_combout  & (\tft_pic_inst|always1~11_combout  & (\tft_pic_inst|always1~14_combout  & !\tft_pic_inst|x_flag~q )))

	.dataa(\tft_pic_inst|always1~9_combout ),
	.datab(\tft_pic_inst|always1~11_combout ),
	.datac(\tft_pic_inst|always1~14_combout ),
	.datad(\tft_pic_inst|x_flag~q ),
	.cin(gnd),
	.combout(\tft_pic_inst|always1~15_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always1~15 .lut_mask = 16'h0080;
defparam \tft_pic_inst|always1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \tft_pic_inst|x_move[9]~28 (
// Equation(s):
// \tft_pic_inst|x_move[9]~28_combout  = \tft_pic_inst|x_move [9] $ (\tft_pic_inst|x_move[8]~27  $ (!\tft_pic_inst|always1~15_combout ))

	.dataa(\tft_pic_inst|x_move [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_pic_inst|always1~15_combout ),
	.cin(\tft_pic_inst|x_move[8]~27 ),
	.combout(\tft_pic_inst|x_move[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|x_move[9]~28 .lut_mask = 16'h5AA5;
defparam \tft_pic_inst|x_move[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \tft_pic_inst|x_move[9] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|x_move[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tft_pic_inst|always1~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|x_move [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|x_move[9] .is_wysiwyg = "true";
defparam \tft_pic_inst|x_move[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \tft_pic_inst|Add0~0 (
// Equation(s):
// \tft_pic_inst|Add0~0_combout  = (\tft_pic_inst|x_move [3] & (\tft_pic_inst|x_move [2] $ (VCC))) # (!\tft_pic_inst|x_move [3] & (\tft_pic_inst|x_move [2] & VCC))
// \tft_pic_inst|Add0~1  = CARRY((\tft_pic_inst|x_move [3] & \tft_pic_inst|x_move [2]))

	.dataa(\tft_pic_inst|x_move [3]),
	.datab(\tft_pic_inst|x_move [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_pic_inst|Add0~0_combout ),
	.cout(\tft_pic_inst|Add0~1 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~0 .lut_mask = 16'h6688;
defparam \tft_pic_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \tft_pic_inst|Add0~2 (
// Equation(s):
// \tft_pic_inst|Add0~2_combout  = (\tft_pic_inst|x_move [4] & (!\tft_pic_inst|Add0~1 )) # (!\tft_pic_inst|x_move [4] & ((\tft_pic_inst|Add0~1 ) # (GND)))
// \tft_pic_inst|Add0~3  = CARRY((!\tft_pic_inst|Add0~1 ) # (!\tft_pic_inst|x_move [4]))

	.dataa(gnd),
	.datab(\tft_pic_inst|x_move [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~1 ),
	.combout(\tft_pic_inst|Add0~2_combout ),
	.cout(\tft_pic_inst|Add0~3 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \tft_pic_inst|Add0~4 (
// Equation(s):
// \tft_pic_inst|Add0~4_combout  = (\tft_pic_inst|x_move [5] & ((GND) # (!\tft_pic_inst|Add0~3 ))) # (!\tft_pic_inst|x_move [5] & (\tft_pic_inst|Add0~3  $ (GND)))
// \tft_pic_inst|Add0~5  = CARRY((\tft_pic_inst|x_move [5]) # (!\tft_pic_inst|Add0~3 ))

	.dataa(\tft_pic_inst|x_move [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~3 ),
	.combout(\tft_pic_inst|Add0~4_combout ),
	.cout(\tft_pic_inst|Add0~5 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~4 .lut_mask = 16'h5AAF;
defparam \tft_pic_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \tft_pic_inst|Add0~6 (
// Equation(s):
// \tft_pic_inst|Add0~6_combout  = (\tft_pic_inst|x_move [6] & (\tft_pic_inst|Add0~5  & VCC)) # (!\tft_pic_inst|x_move [6] & (!\tft_pic_inst|Add0~5 ))
// \tft_pic_inst|Add0~7  = CARRY((!\tft_pic_inst|x_move [6] & !\tft_pic_inst|Add0~5 ))

	.dataa(\tft_pic_inst|x_move [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~5 ),
	.combout(\tft_pic_inst|Add0~6_combout ),
	.cout(\tft_pic_inst|Add0~7 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~6 .lut_mask = 16'hA505;
defparam \tft_pic_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \tft_pic_inst|Add0~8 (
// Equation(s):
// \tft_pic_inst|Add0~8_combout  = (\tft_pic_inst|x_move [7] & (\tft_pic_inst|Add0~7  $ (GND))) # (!\tft_pic_inst|x_move [7] & (!\tft_pic_inst|Add0~7  & VCC))
// \tft_pic_inst|Add0~9  = CARRY((\tft_pic_inst|x_move [7] & !\tft_pic_inst|Add0~7 ))

	.dataa(\tft_pic_inst|x_move [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~7 ),
	.combout(\tft_pic_inst|Add0~8_combout ),
	.cout(\tft_pic_inst|Add0~9 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~8 .lut_mask = 16'hA50A;
defparam \tft_pic_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \tft_pic_inst|Add0~10 (
// Equation(s):
// \tft_pic_inst|Add0~10_combout  = (\tft_pic_inst|x_move [8] & (!\tft_pic_inst|Add0~9 )) # (!\tft_pic_inst|x_move [8] & ((\tft_pic_inst|Add0~9 ) # (GND)))
// \tft_pic_inst|Add0~11  = CARRY((!\tft_pic_inst|Add0~9 ) # (!\tft_pic_inst|x_move [8]))

	.dataa(gnd),
	.datab(\tft_pic_inst|x_move [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~9 ),
	.combout(\tft_pic_inst|Add0~10_combout ),
	.cout(\tft_pic_inst|Add0~11 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \tft_pic_inst|Add0~12 (
// Equation(s):
// \tft_pic_inst|Add0~12_combout  = \tft_pic_inst|x_move [9] $ (!\tft_pic_inst|Add0~11 )

	.dataa(gnd),
	.datab(\tft_pic_inst|x_move [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\tft_pic_inst|Add0~11 ),
	.combout(\tft_pic_inst|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Add0~12 .lut_mask = 16'hC3C3;
defparam \tft_pic_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \tft_ctrl_inst|pix_x[8]~2 (
// Equation(s):
// \tft_ctrl_inst|pix_x[8]~2_combout  = (\tft_ctrl_inst|tft_de~7_combout  & !\tft_ctrl_inst|Add2~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|pix_x[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|pix_x[8]~2 .lut_mask = 16'h00F0;
defparam \tft_ctrl_inst|pix_x[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \tft_ctrl_inst|pix_x[7]~3 (
// Equation(s):
// \tft_ctrl_inst|pix_x[7]~3_combout  = (!\tft_ctrl_inst|Add2~14_combout  & \tft_ctrl_inst|tft_de~7_combout )

	.dataa(\tft_ctrl_inst|Add2~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|tft_de~7_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|pix_x[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|pix_x[7]~3 .lut_mask = 16'h5500;
defparam \tft_ctrl_inst|pix_x[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \tft_ctrl_inst|pix_x[4]~5 (
// Equation(s):
// \tft_ctrl_inst|pix_x[4]~5_combout  = (\tft_ctrl_inst|Add2~8_combout ) # (!\tft_ctrl_inst|tft_de~7_combout )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|tft_de~7_combout ),
	.datac(gnd),
	.datad(\tft_ctrl_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|pix_x[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|pix_x[4]~5 .lut_mask = 16'hFF33;
defparam \tft_ctrl_inst|pix_x[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \tft_ctrl_inst|pix_x[3]~6 (
// Equation(s):
// \tft_ctrl_inst|pix_x[3]~6_combout  = (\tft_ctrl_inst|Add2~6_combout ) # (!\tft_ctrl_inst|tft_de~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|pix_x[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|pix_x[3]~6 .lut_mask = 16'hFF0F;
defparam \tft_ctrl_inst|pix_x[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \tft_ctrl_inst|pix_x[2]~7 (
// Equation(s):
// \tft_ctrl_inst|pix_x[2]~7_combout  = (\tft_ctrl_inst|Add2~4_combout ) # (!\tft_ctrl_inst|tft_de~7_combout )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|tft_de~7_combout ),
	.datac(\tft_ctrl_inst|Add2~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_ctrl_inst|pix_x[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|pix_x[2]~7 .lut_mask = 16'hF3F3;
defparam \tft_ctrl_inst|pix_x[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \tft_ctrl_inst|pix_x[1]~8 (
// Equation(s):
// \tft_ctrl_inst|pix_x[1]~8_combout  = (\tft_ctrl_inst|Add2~2_combout ) # (!\tft_ctrl_inst|tft_de~7_combout )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|tft_de~7_combout ),
	.datac(gnd),
	.datad(\tft_ctrl_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|pix_x[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|pix_x[1]~8 .lut_mask = 16'hFF33;
defparam \tft_ctrl_inst|pix_x[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \tft_pic_inst|LessThan11~1 (
// Equation(s):
// \tft_pic_inst|LessThan11~1_cout  = CARRY((\tft_pic_inst|x_move [0] & !\tft_ctrl_inst|pix_x[0]~9_combout ))

	.dataa(\tft_pic_inst|x_move [0]),
	.datab(\tft_ctrl_inst|pix_x[0]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\tft_pic_inst|LessThan11~1_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan11~1 .lut_mask = 16'h0022;
defparam \tft_pic_inst|LessThan11~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \tft_pic_inst|LessThan11~3 (
// Equation(s):
// \tft_pic_inst|LessThan11~3_cout  = CARRY((\tft_pic_inst|x_move [1] & (\tft_ctrl_inst|pix_x[1]~8_combout  & !\tft_pic_inst|LessThan11~1_cout )) # (!\tft_pic_inst|x_move [1] & ((\tft_ctrl_inst|pix_x[1]~8_combout ) # (!\tft_pic_inst|LessThan11~1_cout ))))

	.dataa(\tft_pic_inst|x_move [1]),
	.datab(\tft_ctrl_inst|pix_x[1]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan11~1_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan11~3_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan11~3 .lut_mask = 16'h004D;
defparam \tft_pic_inst|LessThan11~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \tft_pic_inst|LessThan11~5 (
// Equation(s):
// \tft_pic_inst|LessThan11~5_cout  = CARRY((\tft_pic_inst|x_move [2] & (!\tft_ctrl_inst|pix_x[2]~7_combout  & !\tft_pic_inst|LessThan11~3_cout )) # (!\tft_pic_inst|x_move [2] & ((!\tft_pic_inst|LessThan11~3_cout ) # (!\tft_ctrl_inst|pix_x[2]~7_combout ))))

	.dataa(\tft_pic_inst|x_move [2]),
	.datab(\tft_ctrl_inst|pix_x[2]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan11~3_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan11~5_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan11~5 .lut_mask = 16'h0017;
defparam \tft_pic_inst|LessThan11~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \tft_pic_inst|LessThan11~7 (
// Equation(s):
// \tft_pic_inst|LessThan11~7_cout  = CARRY((\tft_pic_inst|Add0~0_combout  & (\tft_ctrl_inst|pix_x[3]~6_combout  & !\tft_pic_inst|LessThan11~5_cout )) # (!\tft_pic_inst|Add0~0_combout  & ((\tft_ctrl_inst|pix_x[3]~6_combout ) # 
// (!\tft_pic_inst|LessThan11~5_cout ))))

	.dataa(\tft_pic_inst|Add0~0_combout ),
	.datab(\tft_ctrl_inst|pix_x[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan11~5_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan11~7_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan11~7 .lut_mask = 16'h004D;
defparam \tft_pic_inst|LessThan11~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \tft_pic_inst|LessThan11~9 (
// Equation(s):
// \tft_pic_inst|LessThan11~9_cout  = CARRY((\tft_pic_inst|Add0~2_combout  & ((!\tft_pic_inst|LessThan11~7_cout ) # (!\tft_ctrl_inst|pix_x[4]~5_combout ))) # (!\tft_pic_inst|Add0~2_combout  & (!\tft_ctrl_inst|pix_x[4]~5_combout  & 
// !\tft_pic_inst|LessThan11~7_cout )))

	.dataa(\tft_pic_inst|Add0~2_combout ),
	.datab(\tft_ctrl_inst|pix_x[4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan11~7_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan11~9_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan11~9 .lut_mask = 16'h002B;
defparam \tft_pic_inst|LessThan11~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \tft_pic_inst|LessThan11~11 (
// Equation(s):
// \tft_pic_inst|LessThan11~11_cout  = CARRY((\tft_pic_inst|Add0~4_combout  & (!\tft_pic_inst|pix_back_data[2]~14_combout  & !\tft_pic_inst|LessThan11~9_cout )) # (!\tft_pic_inst|Add0~4_combout  & ((!\tft_pic_inst|LessThan11~9_cout ) # 
// (!\tft_pic_inst|pix_back_data[2]~14_combout ))))

	.dataa(\tft_pic_inst|Add0~4_combout ),
	.datab(\tft_pic_inst|pix_back_data[2]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan11~9_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan11~11_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan11~11 .lut_mask = 16'h0017;
defparam \tft_pic_inst|LessThan11~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \tft_pic_inst|LessThan11~13 (
// Equation(s):
// \tft_pic_inst|LessThan11~13_cout  = CARRY((\tft_ctrl_inst|pix_x[6]~4_combout  & ((\tft_pic_inst|Add0~6_combout ) # (!\tft_pic_inst|LessThan11~11_cout ))) # (!\tft_ctrl_inst|pix_x[6]~4_combout  & (\tft_pic_inst|Add0~6_combout  & 
// !\tft_pic_inst|LessThan11~11_cout )))

	.dataa(\tft_ctrl_inst|pix_x[6]~4_combout ),
	.datab(\tft_pic_inst|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan11~11_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan11~13_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan11~13 .lut_mask = 16'h008E;
defparam \tft_pic_inst|LessThan11~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \tft_pic_inst|LessThan11~15 (
// Equation(s):
// \tft_pic_inst|LessThan11~15_cout  = CARRY((\tft_pic_inst|Add0~8_combout  & (!\tft_ctrl_inst|pix_x[7]~3_combout  & !\tft_pic_inst|LessThan11~13_cout )) # (!\tft_pic_inst|Add0~8_combout  & ((!\tft_pic_inst|LessThan11~13_cout ) # 
// (!\tft_ctrl_inst|pix_x[7]~3_combout ))))

	.dataa(\tft_pic_inst|Add0~8_combout ),
	.datab(\tft_ctrl_inst|pix_x[7]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan11~13_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan11~15_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan11~15 .lut_mask = 16'h0017;
defparam \tft_pic_inst|LessThan11~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \tft_pic_inst|LessThan11~17 (
// Equation(s):
// \tft_pic_inst|LessThan11~17_cout  = CARRY((\tft_pic_inst|Add0~10_combout  & ((\tft_ctrl_inst|pix_x[8]~2_combout ) # (!\tft_pic_inst|LessThan11~15_cout ))) # (!\tft_pic_inst|Add0~10_combout  & (\tft_ctrl_inst|pix_x[8]~2_combout  & 
// !\tft_pic_inst|LessThan11~15_cout )))

	.dataa(\tft_pic_inst|Add0~10_combout ),
	.datab(\tft_ctrl_inst|pix_x[8]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan11~15_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan11~17_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan11~17 .lut_mask = 16'h008E;
defparam \tft_pic_inst|LessThan11~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \tft_pic_inst|LessThan11~18 (
// Equation(s):
// \tft_pic_inst|LessThan11~18_combout  = (\tft_pic_inst|LessThan6~0_combout  & ((\tft_pic_inst|LessThan11~17_cout ) # (\tft_pic_inst|Add0~12_combout ))) # (!\tft_pic_inst|LessThan6~0_combout  & (\tft_pic_inst|LessThan11~17_cout  & 
// \tft_pic_inst|Add0~12_combout ))

	.dataa(\tft_pic_inst|LessThan6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_pic_inst|Add0~12_combout ),
	.cin(\tft_pic_inst|LessThan11~17_cout ),
	.combout(\tft_pic_inst|LessThan11~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan11~18 .lut_mask = 16'hFAA0;
defparam \tft_pic_inst|LessThan11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \tft_pic_inst|LessThan10~1 (
// Equation(s):
// \tft_pic_inst|LessThan10~1_cout  = CARRY((!\tft_ctrl_inst|pix_x[0]~9_combout  & \tft_pic_inst|x_move [0]))

	.dataa(\tft_ctrl_inst|pix_x[0]~9_combout ),
	.datab(\tft_pic_inst|x_move [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\tft_pic_inst|LessThan10~1_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan10~1 .lut_mask = 16'h0044;
defparam \tft_pic_inst|LessThan10~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \tft_pic_inst|LessThan10~3 (
// Equation(s):
// \tft_pic_inst|LessThan10~3_cout  = CARRY((\tft_ctrl_inst|pix_x[1]~8_combout  & ((!\tft_pic_inst|LessThan10~1_cout ) # (!\tft_pic_inst|x_move [1]))) # (!\tft_ctrl_inst|pix_x[1]~8_combout  & (!\tft_pic_inst|x_move [1] & !\tft_pic_inst|LessThan10~1_cout )))

	.dataa(\tft_ctrl_inst|pix_x[1]~8_combout ),
	.datab(\tft_pic_inst|x_move [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan10~1_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan10~3_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan10~3 .lut_mask = 16'h002B;
defparam \tft_pic_inst|LessThan10~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \tft_pic_inst|LessThan10~5 (
// Equation(s):
// \tft_pic_inst|LessThan10~5_cout  = CARRY((\tft_pic_inst|x_move [2] & ((!\tft_pic_inst|LessThan10~3_cout ) # (!\tft_ctrl_inst|pix_x[2]~7_combout ))) # (!\tft_pic_inst|x_move [2] & (!\tft_ctrl_inst|pix_x[2]~7_combout  & !\tft_pic_inst|LessThan10~3_cout )))

	.dataa(\tft_pic_inst|x_move [2]),
	.datab(\tft_ctrl_inst|pix_x[2]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan10~3_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan10~5_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan10~5 .lut_mask = 16'h002B;
defparam \tft_pic_inst|LessThan10~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \tft_pic_inst|LessThan10~7 (
// Equation(s):
// \tft_pic_inst|LessThan10~7_cout  = CARRY((\tft_pic_inst|x_move [3] & (\tft_ctrl_inst|pix_x[3]~6_combout  & !\tft_pic_inst|LessThan10~5_cout )) # (!\tft_pic_inst|x_move [3] & ((\tft_ctrl_inst|pix_x[3]~6_combout ) # (!\tft_pic_inst|LessThan10~5_cout ))))

	.dataa(\tft_pic_inst|x_move [3]),
	.datab(\tft_ctrl_inst|pix_x[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan10~5_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan10~7_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan10~7 .lut_mask = 16'h004D;
defparam \tft_pic_inst|LessThan10~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \tft_pic_inst|LessThan10~9 (
// Equation(s):
// \tft_pic_inst|LessThan10~9_cout  = CARRY((\tft_ctrl_inst|pix_x[4]~5_combout  & (\tft_pic_inst|x_move [4] & !\tft_pic_inst|LessThan10~7_cout )) # (!\tft_ctrl_inst|pix_x[4]~5_combout  & ((\tft_pic_inst|x_move [4]) # (!\tft_pic_inst|LessThan10~7_cout ))))

	.dataa(\tft_ctrl_inst|pix_x[4]~5_combout ),
	.datab(\tft_pic_inst|x_move [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan10~7_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan10~9_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan10~9 .lut_mask = 16'h004D;
defparam \tft_pic_inst|LessThan10~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \tft_pic_inst|LessThan10~11 (
// Equation(s):
// \tft_pic_inst|LessThan10~11_cout  = CARRY((\tft_pic_inst|x_move [5] & (!\tft_pic_inst|pix_back_data[2]~14_combout  & !\tft_pic_inst|LessThan10~9_cout )) # (!\tft_pic_inst|x_move [5] & ((!\tft_pic_inst|LessThan10~9_cout ) # 
// (!\tft_pic_inst|pix_back_data[2]~14_combout ))))

	.dataa(\tft_pic_inst|x_move [5]),
	.datab(\tft_pic_inst|pix_back_data[2]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan10~9_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan10~11_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan10~11 .lut_mask = 16'h0017;
defparam \tft_pic_inst|LessThan10~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \tft_pic_inst|LessThan10~13 (
// Equation(s):
// \tft_pic_inst|LessThan10~13_cout  = CARRY((\tft_ctrl_inst|pix_x[6]~4_combout  & ((\tft_pic_inst|x_move [6]) # (!\tft_pic_inst|LessThan10~11_cout ))) # (!\tft_ctrl_inst|pix_x[6]~4_combout  & (\tft_pic_inst|x_move [6] & !\tft_pic_inst|LessThan10~11_cout )))

	.dataa(\tft_ctrl_inst|pix_x[6]~4_combout ),
	.datab(\tft_pic_inst|x_move [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan10~11_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan10~13_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan10~13 .lut_mask = 16'h008E;
defparam \tft_pic_inst|LessThan10~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \tft_pic_inst|LessThan10~15 (
// Equation(s):
// \tft_pic_inst|LessThan10~15_cout  = CARRY((\tft_pic_inst|x_move [7] & (!\tft_ctrl_inst|pix_x[7]~3_combout  & !\tft_pic_inst|LessThan10~13_cout )) # (!\tft_pic_inst|x_move [7] & ((!\tft_pic_inst|LessThan10~13_cout ) # (!\tft_ctrl_inst|pix_x[7]~3_combout 
// ))))

	.dataa(\tft_pic_inst|x_move [7]),
	.datab(\tft_ctrl_inst|pix_x[7]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan10~13_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan10~15_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan10~15 .lut_mask = 16'h0017;
defparam \tft_pic_inst|LessThan10~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \tft_pic_inst|LessThan10~17 (
// Equation(s):
// \tft_pic_inst|LessThan10~17_cout  = CARRY((\tft_pic_inst|x_move [8] & ((\tft_ctrl_inst|pix_x[8]~2_combout ) # (!\tft_pic_inst|LessThan10~15_cout ))) # (!\tft_pic_inst|x_move [8] & (\tft_ctrl_inst|pix_x[8]~2_combout  & !\tft_pic_inst|LessThan10~15_cout )))

	.dataa(\tft_pic_inst|x_move [8]),
	.datab(\tft_ctrl_inst|pix_x[8]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|LessThan10~15_cout ),
	.combout(),
	.cout(\tft_pic_inst|LessThan10~17_cout ));
// synopsys translate_off
defparam \tft_pic_inst|LessThan10~17 .lut_mask = 16'h008E;
defparam \tft_pic_inst|LessThan10~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \tft_pic_inst|LessThan10~18 (
// Equation(s):
// \tft_pic_inst|LessThan10~18_combout  = (\tft_pic_inst|LessThan6~0_combout  & ((\tft_pic_inst|LessThan10~17_cout ) # (\tft_pic_inst|x_move [9]))) # (!\tft_pic_inst|LessThan6~0_combout  & (\tft_pic_inst|LessThan10~17_cout  & \tft_pic_inst|x_move [9]))

	.dataa(gnd),
	.datab(\tft_pic_inst|LessThan6~0_combout ),
	.datac(gnd),
	.datad(\tft_pic_inst|x_move [9]),
	.cin(\tft_pic_inst|LessThan10~17_cout ),
	.combout(\tft_pic_inst|LessThan10~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan10~18 .lut_mask = 16'hFCC0;
defparam \tft_pic_inst|LessThan10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cycloneive_lcell_comb \tft_pic_inst|rd_en~0 (
// Equation(s):
// \tft_pic_inst|rd_en~0_combout  = ((\tft_pic_inst|LessThan12~18_combout ) # ((\tft_pic_inst|LessThan10~18_combout ) # (!\tft_pic_inst|LessThan11~18_combout ))) # (!\tft_pic_inst|LessThan13~18_combout )

	.dataa(\tft_pic_inst|LessThan13~18_combout ),
	.datab(\tft_pic_inst|LessThan12~18_combout ),
	.datac(\tft_pic_inst|LessThan11~18_combout ),
	.datad(\tft_pic_inst|LessThan10~18_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~0 .lut_mask = 16'hFFDF;
defparam \tft_pic_inst|rd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \tft_pic_inst|image_valid~0 (
// Equation(s):
// \tft_pic_inst|image_valid~0_combout  = !\tft_pic_inst|rd_en~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_pic_inst|rd_en~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|image_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|image_valid~0 .lut_mask = 16'h00FF;
defparam \tft_pic_inst|image_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \tft_pic_inst|image_valid (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|image_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|image_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|image_valid .is_wysiwyg = "true";
defparam \tft_pic_inst|image_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~16 (
// Equation(s):
// \tft_pic_inst|pix_back_data~16_combout  = (((\tft_ctrl_inst|Add2~12_combout  & \tft_ctrl_inst|Add2~14_combout )) # (!\tft_ctrl_inst|pix_x[8]~2_combout )) # (!\tft_pic_inst|LessThan6~0_combout )

	.dataa(\tft_ctrl_inst|Add2~12_combout ),
	.datab(\tft_pic_inst|LessThan6~0_combout ),
	.datac(\tft_ctrl_inst|Add2~14_combout ),
	.datad(\tft_ctrl_inst|pix_x[8]~2_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~16 .lut_mask = 16'hB3FF;
defparam \tft_pic_inst|pix_back_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \tft_pic_inst|pix_back_data[2]~15 (
// Equation(s):
// \tft_pic_inst|pix_back_data[2]~15_combout  = (!\tft_ctrl_inst|Add2~10_combout  & (!\tft_ctrl_inst|Add2~14_combout  & (\tft_ctrl_inst|tft_de~7_combout  & !\tft_ctrl_inst|Add2~12_combout )))

	.dataa(\tft_ctrl_inst|Add2~10_combout ),
	.datab(\tft_ctrl_inst|Add2~14_combout ),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[2]~15 .lut_mask = 16'h0010;
defparam \tft_pic_inst|pix_back_data[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \tft_pic_inst|pix_back_data[2]~38 (
// Equation(s):
// \tft_pic_inst|pix_back_data[2]~38_combout  = (\tft_ctrl_inst|tft_de~7_combout  & (!\tft_ctrl_inst|Add2~18_combout  & ((\tft_pic_inst|pix_back_data[2]~15_combout ) # (!\tft_ctrl_inst|Add2~16_combout ))))

	.dataa(\tft_pic_inst|pix_back_data[2]~15_combout ),
	.datab(\tft_ctrl_inst|tft_de~7_combout ),
	.datac(\tft_ctrl_inst|Add2~18_combout ),
	.datad(\tft_ctrl_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[2]~38 .lut_mask = 16'h080C;
defparam \tft_pic_inst|pix_back_data[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \tft_pic_inst|pix_back_data[10]~17 (
// Equation(s):
// \tft_pic_inst|pix_back_data[10]~17_combout  = (\tft_ctrl_inst|pix_x[6]~4_combout  & (\tft_ctrl_inst|pix_x[7]~3_combout  & ((!\tft_ctrl_inst|Add2~10_combout ) # (!\tft_ctrl_inst|Add2~8_combout ))))

	.dataa(\tft_ctrl_inst|Add2~8_combout ),
	.datab(\tft_ctrl_inst|Add2~10_combout ),
	.datac(\tft_ctrl_inst|pix_x[6]~4_combout ),
	.datad(\tft_ctrl_inst|pix_x[7]~3_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[10]~17 .lut_mask = 16'h7000;
defparam \tft_pic_inst|pix_back_data[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~18 (
// Equation(s):
// \tft_pic_inst|pix_back_data~18_combout  = (\tft_pic_inst|pix_back_data~16_combout  & (\tft_pic_inst|pix_back_data[2]~38_combout  & ((!\tft_pic_inst|pix_back_data[10]~17_combout ) # (!\tft_ctrl_inst|pix_x[8]~2_combout ))))

	.dataa(\tft_pic_inst|pix_back_data~16_combout ),
	.datab(\tft_ctrl_inst|pix_x[8]~2_combout ),
	.datac(\tft_pic_inst|pix_back_data[2]~38_combout ),
	.datad(\tft_pic_inst|pix_back_data[10]~17_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~18 .lut_mask = 16'h20A0;
defparam \tft_pic_inst|pix_back_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \tft_pic_inst|LessThan8~0 (
// Equation(s):
// \tft_pic_inst|LessThan8~0_combout  = (\tft_ctrl_inst|Add2~12_combout ) # (((\tft_ctrl_inst|Add2~10_combout  & \tft_ctrl_inst|Add2~8_combout )) # (!\tft_ctrl_inst|tft_de~7_combout ))

	.dataa(\tft_ctrl_inst|Add2~10_combout ),
	.datab(\tft_ctrl_inst|Add2~12_combout ),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan8~0 .lut_mask = 16'hEFCF;
defparam \tft_pic_inst|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \tft_pic_inst|always1~8 (
// Equation(s):
// \tft_pic_inst|always1~8_combout  = (\tft_ctrl_inst|Add2~16_combout  & (\tft_ctrl_inst|tft_de~7_combout  & (!\tft_ctrl_inst|Add2~18_combout  & \tft_ctrl_inst|Add2~14_combout )))

	.dataa(\tft_ctrl_inst|Add2~16_combout ),
	.datab(\tft_ctrl_inst|tft_de~7_combout ),
	.datac(\tft_ctrl_inst|Add2~18_combout ),
	.datad(\tft_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always1~8 .lut_mask = 16'h0800;
defparam \tft_pic_inst|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \tft_pic_inst|LessThan6~2 (
// Equation(s):
// \tft_pic_inst|LessThan6~2_combout  = (\tft_pic_inst|LessThan6~0_combout  & (!\tft_ctrl_inst|Add2~14_combout  & (!\tft_ctrl_inst|Add2~10_combout  & !\tft_ctrl_inst|Add2~8_combout )))

	.dataa(\tft_pic_inst|LessThan6~0_combout ),
	.datab(\tft_ctrl_inst|Add2~14_combout ),
	.datac(\tft_ctrl_inst|Add2~10_combout ),
	.datad(\tft_ctrl_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan6~2 .lut_mask = 16'h0002;
defparam \tft_pic_inst|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \tft_pic_inst|LessThan6~1 (
// Equation(s):
// \tft_pic_inst|LessThan6~1_combout  = (\tft_ctrl_inst|tft_de~7_combout  & (!\tft_ctrl_inst|Add2~14_combout  & (!\tft_ctrl_inst|Add2~18_combout  & !\tft_ctrl_inst|Add2~12_combout )))

	.dataa(\tft_ctrl_inst|tft_de~7_combout ),
	.datab(\tft_ctrl_inst|Add2~14_combout ),
	.datac(\tft_ctrl_inst|Add2~18_combout ),
	.datad(\tft_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan6~1 .lut_mask = 16'h0002;
defparam \tft_pic_inst|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \tft_pic_inst|LessThan6~3 (
// Equation(s):
// \tft_pic_inst|LessThan6~3_combout  = (\tft_pic_inst|LessThan6~2_combout ) # ((\tft_pic_inst|LessThan6~1_combout ) # ((\tft_pic_inst|LessThan6~0_combout  & !\tft_ctrl_inst|Add2~16_combout )))

	.dataa(\tft_pic_inst|LessThan6~2_combout ),
	.datab(\tft_pic_inst|LessThan6~0_combout ),
	.datac(\tft_pic_inst|LessThan6~1_combout ),
	.datad(\tft_ctrl_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan6~3 .lut_mask = 16'hFAFE;
defparam \tft_pic_inst|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~19 (
// Equation(s):
// \tft_pic_inst|pix_back_data~19_combout  = (!\tft_pic_inst|LessThan6~3_combout  & ((\tft_pic_inst|LessThan8~0_combout ) # (!\tft_pic_inst|always1~8_combout )))

	.dataa(\tft_pic_inst|LessThan8~0_combout ),
	.datab(gnd),
	.datac(\tft_pic_inst|always1~8_combout ),
	.datad(\tft_pic_inst|LessThan6~3_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~19 .lut_mask = 16'h00AF;
defparam \tft_pic_inst|pix_back_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~20 (
// Equation(s):
// \tft_pic_inst|pix_back_data~20_combout  = (\tft_pic_inst|pix_back_data~18_combout ) # ((!\tft_pic_inst|pix_back_data~19_combout  & !\tft_pic_inst|pix_back_data[2]~38_combout ))

	.dataa(\tft_pic_inst|pix_back_data~18_combout ),
	.datab(\tft_pic_inst|pix_back_data~19_combout ),
	.datac(\tft_pic_inst|pix_back_data[2]~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~20_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~20 .lut_mask = 16'hABAB;
defparam \tft_pic_inst|pix_back_data~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \tft_pic_inst|pix_back_data[2] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[2] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \tft_pic_inst|Add6~0 (
// Equation(s):
// \tft_pic_inst|Add6~0_combout  = \tft_pic_inst|rom_addr [0] $ (VCC)
// \tft_pic_inst|Add6~1  = CARRY(\tft_pic_inst|rom_addr [0])

	.dataa(gnd),
	.datab(\tft_pic_inst|rom_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_pic_inst|Add6~0_combout ),
	.cout(\tft_pic_inst|Add6~1 ));
// synopsys translate_off
defparam \tft_pic_inst|Add6~0 .lut_mask = 16'h33CC;
defparam \tft_pic_inst|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \tft_pic_inst|rom_addr[0]~1 (
// Equation(s):
// \tft_pic_inst|rom_addr[0]~1_combout  = (!\tft_pic_inst|Equal6~4_combout  & ((\tft_pic_inst|rd_en~0_combout  & (\tft_pic_inst|rom_addr [0])) # (!\tft_pic_inst|rd_en~0_combout  & ((\tft_pic_inst|Add6~0_combout )))))

	.dataa(\tft_pic_inst|Equal6~4_combout ),
	.datab(\tft_pic_inst|rd_en~0_combout ),
	.datac(\tft_pic_inst|rom_addr [0]),
	.datad(\tft_pic_inst|Add6~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[0]~1 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rom_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \tft_pic_inst|rom_addr[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_addr[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[0] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \tft_pic_inst|Add6~2 (
// Equation(s):
// \tft_pic_inst|Add6~2_combout  = (\tft_pic_inst|rom_addr [1] & (!\tft_pic_inst|Add6~1 )) # (!\tft_pic_inst|rom_addr [1] & ((\tft_pic_inst|Add6~1 ) # (GND)))
// \tft_pic_inst|Add6~3  = CARRY((!\tft_pic_inst|Add6~1 ) # (!\tft_pic_inst|rom_addr [1]))

	.dataa(\tft_pic_inst|rom_addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add6~1 ),
	.combout(\tft_pic_inst|Add6~2_combout ),
	.cout(\tft_pic_inst|Add6~3 ));
// synopsys translate_off
defparam \tft_pic_inst|Add6~2 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \tft_pic_inst|rom_addr[1]~2 (
// Equation(s):
// \tft_pic_inst|rom_addr[1]~2_combout  = (!\tft_pic_inst|Equal6~4_combout  & ((\tft_pic_inst|rd_en~0_combout  & ((\tft_pic_inst|rom_addr [1]))) # (!\tft_pic_inst|rd_en~0_combout  & (\tft_pic_inst|Add6~2_combout ))))

	.dataa(\tft_pic_inst|Equal6~4_combout ),
	.datab(\tft_pic_inst|Add6~2_combout ),
	.datac(\tft_pic_inst|rom_addr [1]),
	.datad(\tft_pic_inst|rd_en~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_addr[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[1]~2 .lut_mask = 16'h5044;
defparam \tft_pic_inst|rom_addr[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \tft_pic_inst|rom_addr[1] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_addr[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[1] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \tft_pic_inst|Add6~4 (
// Equation(s):
// \tft_pic_inst|Add6~4_combout  = (\tft_pic_inst|rom_addr [2] & (\tft_pic_inst|Add6~3  $ (GND))) # (!\tft_pic_inst|rom_addr [2] & (!\tft_pic_inst|Add6~3  & VCC))
// \tft_pic_inst|Add6~5  = CARRY((\tft_pic_inst|rom_addr [2] & !\tft_pic_inst|Add6~3 ))

	.dataa(\tft_pic_inst|rom_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add6~3 ),
	.combout(\tft_pic_inst|Add6~4_combout ),
	.cout(\tft_pic_inst|Add6~5 ));
// synopsys translate_off
defparam \tft_pic_inst|Add6~4 .lut_mask = 16'hA50A;
defparam \tft_pic_inst|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \tft_pic_inst|rom_addr[2]~3 (
// Equation(s):
// \tft_pic_inst|rom_addr[2]~3_combout  = (!\tft_pic_inst|Equal6~4_combout  & ((\tft_pic_inst|rd_en~0_combout  & (\tft_pic_inst|rom_addr [2])) # (!\tft_pic_inst|rd_en~0_combout  & ((\tft_pic_inst|Add6~4_combout )))))

	.dataa(\tft_pic_inst|Equal6~4_combout ),
	.datab(\tft_pic_inst|rd_en~0_combout ),
	.datac(\tft_pic_inst|rom_addr [2]),
	.datad(\tft_pic_inst|Add6~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_addr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[2]~3 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rom_addr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \tft_pic_inst|rom_addr[2] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_addr[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[2] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \tft_pic_inst|Add6~6 (
// Equation(s):
// \tft_pic_inst|Add6~6_combout  = (\tft_pic_inst|rom_addr [3] & (!\tft_pic_inst|Add6~5 )) # (!\tft_pic_inst|rom_addr [3] & ((\tft_pic_inst|Add6~5 ) # (GND)))
// \tft_pic_inst|Add6~7  = CARRY((!\tft_pic_inst|Add6~5 ) # (!\tft_pic_inst|rom_addr [3]))

	.dataa(\tft_pic_inst|rom_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add6~5 ),
	.combout(\tft_pic_inst|Add6~6_combout ),
	.cout(\tft_pic_inst|Add6~7 ));
// synopsys translate_off
defparam \tft_pic_inst|Add6~6 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \tft_pic_inst|rom_addr[3]~4 (
// Equation(s):
// \tft_pic_inst|rom_addr[3]~4_combout  = (!\tft_pic_inst|Equal6~4_combout  & ((\tft_pic_inst|rd_en~0_combout  & (\tft_pic_inst|rom_addr [3])) # (!\tft_pic_inst|rd_en~0_combout  & ((\tft_pic_inst|Add6~6_combout )))))

	.dataa(\tft_pic_inst|Equal6~4_combout ),
	.datab(\tft_pic_inst|rd_en~0_combout ),
	.datac(\tft_pic_inst|rom_addr [3]),
	.datad(\tft_pic_inst|Add6~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_addr[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[3]~4 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rom_addr[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \tft_pic_inst|rom_addr[3] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_addr[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[3] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \tft_pic_inst|Add6~8 (
// Equation(s):
// \tft_pic_inst|Add6~8_combout  = (\tft_pic_inst|rom_addr [4] & (\tft_pic_inst|Add6~7  $ (GND))) # (!\tft_pic_inst|rom_addr [4] & (!\tft_pic_inst|Add6~7  & VCC))
// \tft_pic_inst|Add6~9  = CARRY((\tft_pic_inst|rom_addr [4] & !\tft_pic_inst|Add6~7 ))

	.dataa(\tft_pic_inst|rom_addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add6~7 ),
	.combout(\tft_pic_inst|Add6~8_combout ),
	.cout(\tft_pic_inst|Add6~9 ));
// synopsys translate_off
defparam \tft_pic_inst|Add6~8 .lut_mask = 16'hA50A;
defparam \tft_pic_inst|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \tft_pic_inst|rom_addr[4]~5 (
// Equation(s):
// \tft_pic_inst|rom_addr[4]~5_combout  = (!\tft_pic_inst|Equal6~4_combout  & ((\tft_pic_inst|rd_en~0_combout  & (\tft_pic_inst|rom_addr [4])) # (!\tft_pic_inst|rd_en~0_combout  & ((\tft_pic_inst|Add6~8_combout )))))

	.dataa(\tft_pic_inst|Equal6~4_combout ),
	.datab(\tft_pic_inst|rd_en~0_combout ),
	.datac(\tft_pic_inst|rom_addr [4]),
	.datad(\tft_pic_inst|Add6~8_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_addr[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[4]~5 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rom_addr[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \tft_pic_inst|rom_addr[4] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_addr[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[4] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \tft_pic_inst|Add6~10 (
// Equation(s):
// \tft_pic_inst|Add6~10_combout  = (\tft_pic_inst|rom_addr [5] & (!\tft_pic_inst|Add6~9 )) # (!\tft_pic_inst|rom_addr [5] & ((\tft_pic_inst|Add6~9 ) # (GND)))
// \tft_pic_inst|Add6~11  = CARRY((!\tft_pic_inst|Add6~9 ) # (!\tft_pic_inst|rom_addr [5]))

	.dataa(gnd),
	.datab(\tft_pic_inst|rom_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add6~9 ),
	.combout(\tft_pic_inst|Add6~10_combout ),
	.cout(\tft_pic_inst|Add6~11 ));
// synopsys translate_off
defparam \tft_pic_inst|Add6~10 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \tft_pic_inst|rom_addr[5]~6 (
// Equation(s):
// \tft_pic_inst|rom_addr[5]~6_combout  = (!\tft_pic_inst|Equal6~4_combout  & ((\tft_pic_inst|rd_en~0_combout  & (\tft_pic_inst|rom_addr [5])) # (!\tft_pic_inst|rd_en~0_combout  & ((\tft_pic_inst|Add6~10_combout )))))

	.dataa(\tft_pic_inst|Equal6~4_combout ),
	.datab(\tft_pic_inst|rd_en~0_combout ),
	.datac(\tft_pic_inst|rom_addr [5]),
	.datad(\tft_pic_inst|Add6~10_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_addr[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[5]~6 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rom_addr[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \tft_pic_inst|rom_addr[5] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_addr[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[5] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \tft_pic_inst|Equal6~2 (
// Equation(s):
// \tft_pic_inst|Equal6~2_combout  = (\tft_pic_inst|rom_addr [2] & (!\tft_pic_inst|rom_addr [5] & (!\tft_pic_inst|rom_addr [4] & \tft_pic_inst|rom_addr [3])))

	.dataa(\tft_pic_inst|rom_addr [2]),
	.datab(\tft_pic_inst|rom_addr [5]),
	.datac(\tft_pic_inst|rom_addr [4]),
	.datad(\tft_pic_inst|rom_addr [3]),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal6~2 .lut_mask = 16'h0200;
defparam \tft_pic_inst|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \tft_pic_inst|Add6~12 (
// Equation(s):
// \tft_pic_inst|Add6~12_combout  = (\tft_pic_inst|rom_addr [6] & (\tft_pic_inst|Add6~11  $ (GND))) # (!\tft_pic_inst|rom_addr [6] & (!\tft_pic_inst|Add6~11  & VCC))
// \tft_pic_inst|Add6~13  = CARRY((\tft_pic_inst|rom_addr [6] & !\tft_pic_inst|Add6~11 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|rom_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add6~11 ),
	.combout(\tft_pic_inst|Add6~12_combout ),
	.cout(\tft_pic_inst|Add6~13 ));
// synopsys translate_off
defparam \tft_pic_inst|Add6~12 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \tft_pic_inst|rom_addr[6]~7 (
// Equation(s):
// \tft_pic_inst|rom_addr[6]~7_combout  = (!\tft_pic_inst|Equal6~4_combout  & ((\tft_pic_inst|rd_en~0_combout  & (\tft_pic_inst|rom_addr [6])) # (!\tft_pic_inst|rd_en~0_combout  & ((\tft_pic_inst|Add6~12_combout )))))

	.dataa(\tft_pic_inst|Equal6~4_combout ),
	.datab(\tft_pic_inst|rd_en~0_combout ),
	.datac(\tft_pic_inst|rom_addr [6]),
	.datad(\tft_pic_inst|Add6~12_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_addr[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[6]~7 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rom_addr[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \tft_pic_inst|rom_addr[6] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_addr[6]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[6] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \tft_pic_inst|Add6~14 (
// Equation(s):
// \tft_pic_inst|Add6~14_combout  = (\tft_pic_inst|rom_addr [7] & (!\tft_pic_inst|Add6~13 )) # (!\tft_pic_inst|rom_addr [7] & ((\tft_pic_inst|Add6~13 ) # (GND)))
// \tft_pic_inst|Add6~15  = CARRY((!\tft_pic_inst|Add6~13 ) # (!\tft_pic_inst|rom_addr [7]))

	.dataa(gnd),
	.datab(\tft_pic_inst|rom_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add6~13 ),
	.combout(\tft_pic_inst|Add6~14_combout ),
	.cout(\tft_pic_inst|Add6~15 ));
// synopsys translate_off
defparam \tft_pic_inst|Add6~14 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \tft_pic_inst|rom_addr[7]~8 (
// Equation(s):
// \tft_pic_inst|rom_addr[7]~8_combout  = (!\tft_pic_inst|Equal6~4_combout  & ((\tft_pic_inst|rd_en~0_combout  & (\tft_pic_inst|rom_addr [7])) # (!\tft_pic_inst|rd_en~0_combout  & ((\tft_pic_inst|Add6~14_combout )))))

	.dataa(\tft_pic_inst|Equal6~4_combout ),
	.datab(\tft_pic_inst|rd_en~0_combout ),
	.datac(\tft_pic_inst|rom_addr [7]),
	.datad(\tft_pic_inst|Add6~14_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_addr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[7]~8 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rom_addr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \tft_pic_inst|rom_addr[7] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_addr[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[7] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \tft_pic_inst|Add6~16 (
// Equation(s):
// \tft_pic_inst|Add6~16_combout  = (\tft_pic_inst|rom_addr [8] & (\tft_pic_inst|Add6~15  $ (GND))) # (!\tft_pic_inst|rom_addr [8] & (!\tft_pic_inst|Add6~15  & VCC))
// \tft_pic_inst|Add6~17  = CARRY((\tft_pic_inst|rom_addr [8] & !\tft_pic_inst|Add6~15 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|rom_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add6~15 ),
	.combout(\tft_pic_inst|Add6~16_combout ),
	.cout(\tft_pic_inst|Add6~17 ));
// synopsys translate_off
defparam \tft_pic_inst|Add6~16 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \tft_pic_inst|rom_addr[8]~9 (
// Equation(s):
// \tft_pic_inst|rom_addr[8]~9_combout  = (!\tft_pic_inst|Equal6~4_combout  & ((\tft_pic_inst|rd_en~0_combout  & (\tft_pic_inst|rom_addr [8])) # (!\tft_pic_inst|rd_en~0_combout  & ((\tft_pic_inst|Add6~16_combout )))))

	.dataa(\tft_pic_inst|Equal6~4_combout ),
	.datab(\tft_pic_inst|rd_en~0_combout ),
	.datac(\tft_pic_inst|rom_addr [8]),
	.datad(\tft_pic_inst|Add6~16_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_addr[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[8]~9 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rom_addr[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \tft_pic_inst|rom_addr[8] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_addr[8]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[8] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \tft_pic_inst|Add6~18 (
// Equation(s):
// \tft_pic_inst|Add6~18_combout  = (\tft_pic_inst|rom_addr [9] & (!\tft_pic_inst|Add6~17 )) # (!\tft_pic_inst|rom_addr [9] & ((\tft_pic_inst|Add6~17 ) # (GND)))
// \tft_pic_inst|Add6~19  = CARRY((!\tft_pic_inst|Add6~17 ) # (!\tft_pic_inst|rom_addr [9]))

	.dataa(\tft_pic_inst|rom_addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add6~17 ),
	.combout(\tft_pic_inst|Add6~18_combout ),
	.cout(\tft_pic_inst|Add6~19 ));
// synopsys translate_off
defparam \tft_pic_inst|Add6~18 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \tft_pic_inst|rom_addr[9]~10 (
// Equation(s):
// \tft_pic_inst|rom_addr[9]~10_combout  = (!\tft_pic_inst|Equal6~4_combout  & ((\tft_pic_inst|rd_en~0_combout  & (\tft_pic_inst|rom_addr [9])) # (!\tft_pic_inst|rd_en~0_combout  & ((\tft_pic_inst|Add6~18_combout )))))

	.dataa(\tft_pic_inst|Equal6~4_combout ),
	.datab(\tft_pic_inst|rd_en~0_combout ),
	.datac(\tft_pic_inst|rom_addr [9]),
	.datad(\tft_pic_inst|Add6~18_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_addr[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[9]~10 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rom_addr[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \tft_pic_inst|rom_addr[9] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_addr[9]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[9] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \tft_pic_inst|Add6~20 (
// Equation(s):
// \tft_pic_inst|Add6~20_combout  = (\tft_pic_inst|rom_addr [10] & (\tft_pic_inst|Add6~19  $ (GND))) # (!\tft_pic_inst|rom_addr [10] & (!\tft_pic_inst|Add6~19  & VCC))
// \tft_pic_inst|Add6~21  = CARRY((\tft_pic_inst|rom_addr [10] & !\tft_pic_inst|Add6~19 ))

	.dataa(\tft_pic_inst|rom_addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add6~19 ),
	.combout(\tft_pic_inst|Add6~20_combout ),
	.cout(\tft_pic_inst|Add6~21 ));
// synopsys translate_off
defparam \tft_pic_inst|Add6~20 .lut_mask = 16'hA50A;
defparam \tft_pic_inst|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \tft_pic_inst|rom_addr[10]~11 (
// Equation(s):
// \tft_pic_inst|rom_addr[10]~11_combout  = (!\tft_pic_inst|Equal6~4_combout  & ((\tft_pic_inst|rd_en~0_combout  & (\tft_pic_inst|rom_addr [10])) # (!\tft_pic_inst|rd_en~0_combout  & ((\tft_pic_inst|Add6~20_combout )))))

	.dataa(\tft_pic_inst|Equal6~4_combout ),
	.datab(\tft_pic_inst|rd_en~0_combout ),
	.datac(\tft_pic_inst|rom_addr [10]),
	.datad(\tft_pic_inst|Add6~20_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_addr[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[10]~11 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rom_addr[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \tft_pic_inst|rom_addr[10] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_addr[10]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[10] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \tft_pic_inst|Add6~22 (
// Equation(s):
// \tft_pic_inst|Add6~22_combout  = (\tft_pic_inst|rom_addr [11] & (!\tft_pic_inst|Add6~21 )) # (!\tft_pic_inst|rom_addr [11] & ((\tft_pic_inst|Add6~21 ) # (GND)))
// \tft_pic_inst|Add6~23  = CARRY((!\tft_pic_inst|Add6~21 ) # (!\tft_pic_inst|rom_addr [11]))

	.dataa(\tft_pic_inst|rom_addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add6~21 ),
	.combout(\tft_pic_inst|Add6~22_combout ),
	.cout(\tft_pic_inst|Add6~23 ));
// synopsys translate_off
defparam \tft_pic_inst|Add6~22 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \tft_pic_inst|rom_addr[11]~12 (
// Equation(s):
// \tft_pic_inst|rom_addr[11]~12_combout  = (!\tft_pic_inst|Equal6~4_combout  & ((\tft_pic_inst|rd_en~0_combout  & (\tft_pic_inst|rom_addr [11])) # (!\tft_pic_inst|rd_en~0_combout  & ((\tft_pic_inst|Add6~22_combout )))))

	.dataa(\tft_pic_inst|Equal6~4_combout ),
	.datab(\tft_pic_inst|rd_en~0_combout ),
	.datac(\tft_pic_inst|rom_addr [11]),
	.datad(\tft_pic_inst|Add6~22_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_addr[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[11]~12 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rom_addr[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \tft_pic_inst|rom_addr[11] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_addr[11]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[11] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \tft_pic_inst|Add6~24 (
// Equation(s):
// \tft_pic_inst|Add6~24_combout  = (\tft_pic_inst|rom_addr [12] & (\tft_pic_inst|Add6~23  $ (GND))) # (!\tft_pic_inst|rom_addr [12] & (!\tft_pic_inst|Add6~23  & VCC))
// \tft_pic_inst|Add6~25  = CARRY((\tft_pic_inst|rom_addr [12] & !\tft_pic_inst|Add6~23 ))

	.dataa(\tft_pic_inst|rom_addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add6~23 ),
	.combout(\tft_pic_inst|Add6~24_combout ),
	.cout(\tft_pic_inst|Add6~25 ));
// synopsys translate_off
defparam \tft_pic_inst|Add6~24 .lut_mask = 16'hA50A;
defparam \tft_pic_inst|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \tft_pic_inst|rom_addr[12]~13 (
// Equation(s):
// \tft_pic_inst|rom_addr[12]~13_combout  = (!\tft_pic_inst|Equal6~4_combout  & ((\tft_pic_inst|rd_en~0_combout  & (\tft_pic_inst|rom_addr [12])) # (!\tft_pic_inst|rd_en~0_combout  & ((\tft_pic_inst|Add6~24_combout )))))

	.dataa(\tft_pic_inst|Equal6~4_combout ),
	.datab(\tft_pic_inst|rd_en~0_combout ),
	.datac(\tft_pic_inst|rom_addr [12]),
	.datad(\tft_pic_inst|Add6~24_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_addr[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[12]~13 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rom_addr[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \tft_pic_inst|rom_addr[12] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_addr[12]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[12] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \tft_pic_inst|Equal6~0 (
// Equation(s):
// \tft_pic_inst|Equal6~0_combout  = (\tft_pic_inst|rom_addr [10] & (!\tft_pic_inst|rom_addr [11] & (!\tft_pic_inst|rom_addr [12] & \tft_pic_inst|rom_addr [13])))

	.dataa(\tft_pic_inst|rom_addr [10]),
	.datab(\tft_pic_inst|rom_addr [11]),
	.datac(\tft_pic_inst|rom_addr [12]),
	.datad(\tft_pic_inst|rom_addr [13]),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal6~0 .lut_mask = 16'h0200;
defparam \tft_pic_inst|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \tft_pic_inst|Equal6~1 (
// Equation(s):
// \tft_pic_inst|Equal6~1_combout  = (\tft_pic_inst|rom_addr [8] & (!\tft_pic_inst|rom_addr [6] & (\tft_pic_inst|rom_addr [9] & !\tft_pic_inst|rom_addr [7])))

	.dataa(\tft_pic_inst|rom_addr [8]),
	.datab(\tft_pic_inst|rom_addr [6]),
	.datac(\tft_pic_inst|rom_addr [9]),
	.datad(\tft_pic_inst|rom_addr [7]),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal6~1 .lut_mask = 16'h0020;
defparam \tft_pic_inst|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \tft_pic_inst|Equal6~3 (
// Equation(s):
// \tft_pic_inst|Equal6~3_combout  = (\tft_pic_inst|rom_addr [1] & \tft_pic_inst|rom_addr [0])

	.dataa(gnd),
	.datab(\tft_pic_inst|rom_addr [1]),
	.datac(gnd),
	.datad(\tft_pic_inst|rom_addr [0]),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal6~3 .lut_mask = 16'hCC00;
defparam \tft_pic_inst|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \tft_pic_inst|Equal6~4 (
// Equation(s):
// \tft_pic_inst|Equal6~4_combout  = (\tft_pic_inst|Equal6~2_combout  & (\tft_pic_inst|Equal6~0_combout  & (\tft_pic_inst|Equal6~1_combout  & \tft_pic_inst|Equal6~3_combout )))

	.dataa(\tft_pic_inst|Equal6~2_combout ),
	.datab(\tft_pic_inst|Equal6~0_combout ),
	.datac(\tft_pic_inst|Equal6~1_combout ),
	.datad(\tft_pic_inst|Equal6~3_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal6~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal6~4 .lut_mask = 16'h8000;
defparam \tft_pic_inst|Equal6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \tft_pic_inst|Add6~26 (
// Equation(s):
// \tft_pic_inst|Add6~26_combout  = \tft_pic_inst|Add6~25  $ (\tft_pic_inst|rom_addr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_pic_inst|rom_addr [13]),
	.cin(\tft_pic_inst|Add6~25 ),
	.combout(\tft_pic_inst|Add6~26_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Add6~26 .lut_mask = 16'h0FF0;
defparam \tft_pic_inst|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \tft_pic_inst|rom_addr[13]~0 (
// Equation(s):
// \tft_pic_inst|rom_addr[13]~0_combout  = (!\tft_pic_inst|Equal6~4_combout  & ((\tft_pic_inst|rd_en~0_combout  & (\tft_pic_inst|rom_addr [13])) # (!\tft_pic_inst|rd_en~0_combout  & ((\tft_pic_inst|Add6~26_combout )))))

	.dataa(\tft_pic_inst|Equal6~4_combout ),
	.datab(\tft_pic_inst|rd_en~0_combout ),
	.datac(\tft_pic_inst|rom_addr [13]),
	.datad(\tft_pic_inst|Add6~26_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_addr[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[13]~0 .lut_mask = 16'h5140;
defparam \tft_pic_inst|rom_addr[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \tft_pic_inst|rom_addr[13] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_addr[13]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_addr[13] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_addr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tft_pic_inst|rom_addr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\tft_pic_inst|rd_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneive_lcell_comb \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0 (
// Equation(s):
// \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0_combout  = !\tft_pic_inst|rd_en~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_pic_inst|rd_en~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0 .lut_mask = 16'h00FF;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N3
dffeas \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneive_lcell_comb \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1 (
// Equation(s):
// \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout  = (!\tft_pic_inst|rom_addr [13] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ) # (!\tft_pic_inst|rd_en~0_combout )))

	.dataa(gnd),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datac(\tft_pic_inst|rom_addr [13]),
	.datad(\tft_pic_inst|rd_en~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1 .lut_mask = 16'h0C0F;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFC80E0C78EBFB1E3871818FFFFFEA78F1869BC835E38898FF0FCFEFE39620E3FB071C0A87F5FEC9F4BC92453A8C78E4A83EC9EADF31CC86007FC1C76A80DE2727EDCF3EBE85010E3E6804C81A3DE87B656B8E187194802EB527D8E286DEB3EBC38AC005AA137CDE466A279CDE1C6C403D23BBE9F69668006571E5C40578B2BBDF86735FB047C724F8583F3F1BF536B5C1007C394B805CF2737FE84DBB1F60F1E49C037EA6B7FB07BBFB8A0F8D41E01FE37ABFFE764808707C064F04BF97DFFF40E41B5303C37E781BE87DFFD8732181B81E77E1C11607FFFE0D566A03C0F46F9E107A7FFFCC65ABDD9F03E73C720187FFFFA58FCEA0F03D71C78065FFFFFF;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hC7AE73078187471C01EFFFFFF7C38F387C0A7E39E085FFFFFFFC38F587E017E1C7001FFFFFFFE0C39E1701778C3801FFFBFFFF0F1C6078260C71C00FFD0BFFF878E383E328E38F00FF74ABFFC3871C1F16C71C7003CEA8CFFF1C79E0FAEF38E3C009AAB03FF8E1C71FA871C79C01923123FFC38E38B9338E38F029279927FE3C71C3941C71C78792BBB8BFE1E38C1A40638E3C792BC991FE861C61A8431C71C792AC599FFC71E303BE18E3CE396ACD0CF9C1871C3BF0C71E3992A9B0EABB1E38E3FF8638E3B94AA78E15F861C77DFE31C72B812218F07B838E3FCBE38E3B3B16358F05FC3C73FC1F8E71F1802858F4FFF0E387C0FC738A1805AD8F0FFF871E3C;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h07E39E22706898F07FFC38E3C03E18E20F80B78F9BFFE1C7BC60F0E7007867F8F8FFFF0E3D870FC73D33C0698F07FFF071DAF07E39E89E3F98F0FFFF8384DF81F1C7B8F2718E1FFFFE1C29FE1F8E28E38798E3FFFFF0E1BBF0F870EF3D198F3FFFFF87773F83E39271D998E7FFFFFC3F51F81F1DD38DD988FFFFFFC1800BC1F8ED9ECD91FFFFFFFE09203E07E718EED9B7FFFFFFF84680F87F1DC36597FFFFFFFFE65C0F83F1C732DBD3FFFFFFFE21E0FE0F8E39ADB03FFFFFFFFC3F07F07C71C2D700FFFFFFFF91707F03E38FADE00FFFFFFFFD07C0FC1F1C6A87803FFFFFFFB07E07E0F8E2A9F803FFFFFFF143F03F0FC70AA1E00FFFFFFF071F83F83E38AD;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h8E007FFFFFF058FC1FC1F1DAB8F803FFFFFF4183E0FE0FC7A8E3801FFFFFF0283F07F07C328F1C01FFFFFF46C1F81F83E12E30F00FFFFFF65F0FC0FE1F82F3C7803FFFFF71F83E03E0F12D8F3801FFFFF59703F03E07869E71E00FFFFF4E7E0F83FC1E7CE38F007FFFF6E3E07C1FC1F7471C7803FFFF383F03E03E0FC738E3C01FFFF881F83F01F83AB9C71E00FFFFAA8FC0F80F83F1CE3CF007FFEA383E0FC1FC3E9E71C7003FFF01E1F83F0FC0F8738E3C01FFCF3B07E1F87E074738E3801FF113E61DFFF7C305F01C670001DE1E667322076FFFD03337FC75C076C824B03AFBFF01924079F8000000000006120C081FFFE807FFFC7FFFFFFFFFFFF000007F;
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cycloneive_lcell_comb \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0 (
// Equation(s):
// \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout  = (\tft_pic_inst|rom_addr [13] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ) # (!\tft_pic_inst|rd_en~0_combout )))

	.dataa(gnd),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datac(\tft_pic_inst|rom_addr [13]),
	.datad(\tft_pic_inst|rd_en~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0 .lut_mask = 16'hC0F0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000800000000001740000000007F00400000000000000E00000008049965A077D000B2D3440000960CED9B7B8286664CE9A00008D381F18C2F20FC009499C1808DFFCFF8F3180FC3870E38F20BDFFFFC1E70E1FC1C38638FD003FFFFF8F3EF0FC171E38E7F067FFAFF8785603F238E1CE3F077FF09FC1871C3FD7CB8471F87FFE3C6E1F6361ED5F0AB9CFC17FFDE3F8740E1C9A906DDC7837FF8E3F86AE30CB9C9C04E387FFFFEEFBD071C8F8B91DE39867FFFEE7F9F39E0FCEF06718807FFFFD78F71862FC478E31E40FFFFFE71A30E3ADFC58F1C746FFFFFE31A1C7BEFF37E30E3C7B;
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \tft_ctrl_inst|rgb[0]~0 (
// Equation(s):
// \tft_ctrl_inst|rgb[0]~0_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[0]~0 .lut_mask = 16'hA820;
defparam \tft_ctrl_inst|rgb[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \tft_ctrl_inst|rgb[0]~1 (
// Equation(s):
// \tft_ctrl_inst|rgb[0]~1_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[0]~0_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [2]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|pix_back_data [2]),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|rgb[0]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[0]~1 .lut_mask = 16'hF040;
defparam \tft_ctrl_inst|rgb[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \tft_pic_inst|LessThan1~0 (
// Equation(s):
// \tft_pic_inst|LessThan1~0_combout  = (\tft_ctrl_inst|Add2~10_combout  & \tft_ctrl_inst|Add2~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Add2~10_combout ),
	.datad(\tft_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan1~0 .lut_mask = 16'hF000;
defparam \tft_pic_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~21 (
// Equation(s):
// \tft_pic_inst|pix_back_data~21_combout  = (\tft_ctrl_inst|Add2~16_combout  & \tft_ctrl_inst|Add2~14_combout )

	.dataa(\tft_ctrl_inst|Add2~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~21_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~21 .lut_mask = 16'hAA00;
defparam \tft_pic_inst|pix_back_data~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~22 (
// Equation(s):
// \tft_pic_inst|pix_back_data~22_combout  = (\tft_pic_inst|LessThan6~3_combout ) # ((!\tft_pic_inst|LessThan1~0_combout  & (\tft_pic_inst|pix_back_data~21_combout  & \tft_pic_inst|LessThan6~0_combout )))

	.dataa(\tft_pic_inst|LessThan1~0_combout ),
	.datab(\tft_pic_inst|LessThan6~3_combout ),
	.datac(\tft_pic_inst|pix_back_data~21_combout ),
	.datad(\tft_pic_inst|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~22_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~22 .lut_mask = 16'hDCCC;
defparam \tft_pic_inst|pix_back_data~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~23 (
// Equation(s):
// \tft_pic_inst|pix_back_data~23_combout  = (\tft_pic_inst|pix_back_data~18_combout ) # ((!\tft_pic_inst|pix_back_data[2]~38_combout  & \tft_pic_inst|pix_back_data~22_combout ))

	.dataa(\tft_pic_inst|pix_back_data~18_combout ),
	.datab(gnd),
	.datac(\tft_pic_inst|pix_back_data[2]~38_combout ),
	.datad(\tft_pic_inst|pix_back_data~22_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~23_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~23 .lut_mask = 16'hAFAA;
defparam \tft_pic_inst|pix_back_data~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \tft_pic_inst|pix_back_data[4] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[4] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h000030180F80F413E0007E0C0000033800FE47650FC203F0C000F0121003E33F1C1BD81F8E000680060BBFB3FAC48F80F8E000241921E9E71FC00E3E078E003C2938008F83BEFF1BF038E004C763018051B9F3F03F81EC000C46BC30002B6F7CC7FC0FC0023C2B022014B33CE05FE07C400044BC36031A77BFA97E05C4043CCA464006B42B7E87F80CF82770A8CC003B4277247FC2CF80450B0480009503E040FE3CFC058039440009108FC00FF1CFE04003808000F5D86C807FECBF0701885000E0FD1FCC03FED1F810198200227CF0DCC01FDD1FC701880000A98B1D9400FEC07E1000800026B633E06003FD03F200080000C6E3F0DF003FD03F8034000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h07D07CF801BD40FC01E000000003F03F8009DE07E000000000003F05F8000DE03F000000000000FC1FE800DF83F800000400000FE07F802DFC0FC000020C00007F03FC0397E07F000058880003F81FE03D3F03F00014CFC0001F81FF01D0F81FC002CCC10000FE07E0150FC07C002426340003F03F40E07E07F0124321F0003F81FC0A03F03F8324F83E0001FC0FE2A01F81FC524C31E00007E07E2240FC0FC924CB5E20007E03FB9E07E03E524CD9F20601F81FB9F03F01ED24CE3F18C01FC0FBDF81F81F526CFBF04A007E07BDFE0FC0E53EC69F006003F03BDFE07E0753046DF000003F83BDFF81F025000D9F004000FC03DFFC0F835000F1F00C0007E07D;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFE07E35701D5F00C0003F07DFFE07E35F83C3F0080001F87D9FF01F34F830BF0000000FC598FFC0FE7FC391F00000007E590FFE07C77E1B1F03000003FCB07FF03C47F261F00000001F8F01FF81F41F8C1F04000000FAF00FF80F20FCE1F100000007AF007FE06E0FFE1F2000000039D007FF03307EE1F200000001E8003FF81381AE1E400000000E8001FFE09810E1D800000000788007FF03C0461F0000000005AC007FF03F0CE300000000005EE001FF81F84E300000000005EF000FFC0FC4E100000000006CF000FFE07FCE600000000003DFC003FF03FCF780000000001DFE001FF81FCF7800000000099FF000FFC0FCCFE0000000008AFF8007FE07CE;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h7E0000000008A7FC003FF02CC7F8000000008A7FE001FFC0CC1F800000000887FF000FFC0400FC000000008C3FF8007FE04E0FF000000008D0FFC001FF84703F800000008D07FE001FF04780F80000000AD0FFF001FF847E0FE0000000BB01FF8003FE43E07F0000000BB01FFC003FF43F03F8000000FB00FFE001FFE0F81FC0000000B007FF0007FA87C0FE00000009003FF8007FE83E03F00000184001FFC003FF01F03F000000600007FF003FF00F81FC00001F24001FF801FFC0F81F8000062119FDFFFFC0FFF003E0FFFEA609E1FC3C00E000000F0FFF87C02E3838C00604000071C07E4000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFF67FFFFFFFFFC080000000000000000000000008F71E79C02F600071D59800009FF0F1E3877B0661C34DC0000AF7FE01F01FC0FFFFF8E1FE00AD003000FC1FF003F80FC0FC0F8000001F80FE001FC07C0FE0B0000000FC03F001FE03F07F0D80070007FA3FC037F01F03F8D00090001F40FC063F40781F8D000D7001F407E167FF3360F8D80114000489FE31EE670607CF80074E007183F3018E00703CB00004801E981F7013EFF7C1CB80002B03E7C1FF001E787E0CB80001900F7E07F01C6703E04B00000B4783F03F2006F01F84D0000038981F83F01F88E0FC4C0;
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \tft_ctrl_inst|rgb[1]~2 (
// Equation(s):
// \tft_ctrl_inst|rgb[1]~2_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[1]~2 .lut_mask = 16'hA088;
defparam \tft_ctrl_inst|rgb[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \tft_ctrl_inst|rgb[1]~3 (
// Equation(s):
// \tft_ctrl_inst|rgb[1]~3_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[1]~2_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [4]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|pix_back_data [4]),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|rgb[1]~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[1]~3 .lut_mask = 16'hF040;
defparam \tft_ctrl_inst|rgb[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFE7FFF000FFFC00207FCDFFFFFC0FFF0007FFF00203FCDFFFFFF3CFFC0C3FE04BC01FCFFFF87E2FF040A3FFFD7000FCFFFF47E19E66161FFFD00007CFFFE8DEBFE87123BCF8E4003CFFFD987B3E0FA23E1C004001CDFF9507B3D1FD3389F9E4000CDFF9D87BFF3FE73C5B0C60004DBF9D87BFC5FFE27DF0E28006DBFDF17A7A3FF9301F0E38003D07F9AFA7E7FFC3C1F8CB8003D07FDBFAF8BFFF1B1C00BF003D03FDFFAF43FFF1F181CFF001D01FDFFAF37FFF0450ACFF800D00FCFE1F97FFFF05938FFC00C007AFE1FFFFE3807918FFE02C003AFE0FFFFD31F713C7FF03D001CFE0FFFFD7397C007FFC3C000DFF0FFFFCF8E400F7FFC3C0007FDAFFFFFF;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hF8007FFFFE7C4003FE1FFFFFFFFC003FFFF7CE001FFFFFFFFFFFC005FFFFFCE000FFFFFFFFFFFF001FFFFFCF8007FFFFFFFFFFF0007FFFDCFC003FFFFFF7FFFF8003FFFC8FE000FFFF9F67FFFC001FFFCCFF000FFFE70F9FFFE001FFFCCFF8003FFCF0FE7FFF0007FFCCFFC003FFC7C7C9FFFC003FFC6FFE000FFC7FBE3FFFC001FFC6FFF0007FC711C1FFFE000FFE6FFF8003DC70CE0FFFF8007FEEBFFC0039C70E207FFF8003FFF1FFE0011C70DE02F9FE001FFF0FFF0011C70D801F9FE000FFB07FF8019C70EC00A5FF8007FB01FFC009C086A0005FFC003FB01FFE009CFC6A0003FFC003FB007FF019FFECE0003FFF0007B003FF819FFCDA0007FFF8007B;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h001FFE198FCDE000BFFFC007B001FFE1907CB80007FFFE007B000FFF1907C3C0017FFFF005F0003FFDA03CE6001FFFFF805F0001FFDA01D4E002FFFFFC04F0000FFCA00D9E005FFFFFE00F00007FFA0073E00FFFFFFF00F00007FE80027E00FFFFFFF80F00001FE0000FE01FFFFFFFC2D00000FF9002FE07FFFFFFFE38000007F5800FE0FFFFFFFFF38000001F9804FE17FFFFFFFFB8800000FFC007E0FFFFFFFFFB8C00000FFF08FCFFFFFFFFFFB8E000007FF88FD7FFFFFFFFFB8F000003FFC8FCFFFFFFFFFF9AF000001FFF0F9FFFFFFFFFFAAFC00000FFF0F87FFFFFFFFF9AFE000007FF0E07FFFFFFFFF8AFF000003FF0C01FFFFFFFFF88FF800001FF0E;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h01FFFFFFFFF88FFC00000FF08007FFFFFFFF88FFE000003F0C007FFFFFFFF88FFF000003F80003FFFFFFFF8CFFF800001F86000FFFFFFFF8DFFFC0000078F0007FFFFFFF8DFFFE00000F8F8007FFFFFFF8DFFFF0000078FE001FFFFFFF8FFFFF8000018FE000FFFFFFF8FFFFFC000008FF0007FFFFFF8FFFFFE000000FF8003FFFFFFBFFFFFF0000047FC001FFFFFFFFFFFFF8000007FE000FFFFFF33FFFFFC000007FF000FFFFFFF3FFFFFF000007FF8003FFFFFE1FFFFFF800003FF8007FFFFA20FFFDFFFFC0000FFFE00000C407E0003FFFE0000000FFFFF8801E07C0FFFE0000000FC07F900000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000800000000000F80000000003F8000000000000000000000000857E07E005F80000FD9E0000087FF01FC02FC06603F8E000009F00001FFFFFF000000FE00008CFFFFFF001FFFFC000FFF000BBFFFFFE000FFFFE0007FF000B7FFFFFF0009FFFE0003FF800B7FFFFFF8028FFFC0001FFC00BFFF9FFFE020FFF800007FE00BFFE18FFE1017FF84003CFF00BFFF187FFB03FFFE10780FF809FFFF8DFF8083FFFEF000FFC09FFFF8FFE0001FFFEC000FFE09FFFFCDFC1801FFFEFC807FF09FFFFEE7F38007FFE38803FF89FFFFF4BE1C003FFFF8801FF8DFFFFF832BE003FFE008E0FF8DF;
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \tft_ctrl_inst|rgb[2]~4 (
// Equation(s):
// \tft_ctrl_inst|rgb[2]~4_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[2]~4 .lut_mask = 16'hE200;
defparam \tft_ctrl_inst|rgb[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \tft_ctrl_inst|rgb[2]~5 (
// Equation(s):
// \tft_ctrl_inst|rgb[2]~5_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[2]~4_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [2]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|pix_back_data [2]),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|rgb[2]~4_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[2]~5 .lut_mask = 16'hF040;
defparam \tft_ctrl_inst|rgb[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFF7FFFFFFFFFFF0000000000000000000000000037FF80003FFFFFFFDE0000000FFFFE0001FFF99FFFF0000001F00001FFFFFFFFFFFF0000002C000000001FFFFFFFF00000038000000000FFFFFFFF80000070000000000FFFFFFFFC00000700000000031FFFFFFFE000007000600000407FFFFFFF800007001E0000180FFFFBFFC000007000E0000207FFFFFF8000000700000C004183FFFF00000000700000E008401FFFF00000000700000F010801FFFF007F8000700000F0210007FFFFC7FC00070000078440003FFFFC7FE00030000038400003FFFFC71F00030;
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00003C880000FFE0001F8003000001C1000007FE0001FC003000001F2000003FFF843FE001000000F2000043FFF8FFFF0010007C0E4090081FFF8FFFF801000F20C40100C3BF0003FFC01002F14C81001C3FE0003FFE03006784C80203C3F60003FFF03006300C8220383FE79E3FFF83006108C82000027E79C7FFF83002200D00400030279C7FFFC3000200D0440003C20007FFFC3000640D0400001F20007FFFC3000680D0080001F27007FFFE3000700D04800004680C7FFFF3000600F01000000691C7FFFF3000200F00001C00493C7FFFF3000200E00003C1F4E00FFFFF3000000E0000383F4000FFFFF3000001E0000300E7FF0FFFFF3000001E000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00007FFFFFF34000000000000000003FFFFF3E000000000000000005FFFFF3E000000000000000001FFFFF3F8000000000000000007FFFF3FC000000000000000003FFFF7FE00000001FE00000001FFFF3FF00000007F040000001FFFF3FF8000000FF0100000007FFF3FFC0000007F8040000003FFF1FFE0000007FC010000001FFF1FFF0000007F2008000000FFD1FFF8000207F90040000007FD1FFFC000607F48020000003FC0FFFE000E07F08000000001FC0FFFF000E07F24008C00000FC0FFFF800E07F040070000007C0FFFFC01E00F800000000003C0FFFFE01E007800004000003C0FFFFF01E00320000400000040FFFFF81E00120000400000040;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFE1E00104000000000040FFFFFE1E00144000800000040FFFFFF1E00188000000000060FFFFFFDC00188001000000060FFFFFFDC00110000000000070FFFFFFDC00020000000000030FFFFFFEC00040004000000030FFFFFFEC00080008000000030FFFFFFEC00100010000000032FFFFFFF500300020000000037FFFFFFF180300040000000037FFFFFFF9807000000000000377FFFFFFFC07802000000000373FFFFFFFF0F004000000000371FFFFFFFF8F000000000000370FFFFFFFFCF020000000000370FFFFFFFFFF0400000000001703FFFFFFFFF0800000000000701FFFFFFFFF1000000000000700FFFFFFFFF20000000000007007FFFFFFFF2;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000000000007003FFFFFFFF40000000000007001FFFFFFFF40000000000007000FFFFFFFF800000000000030007FFFFFFFE00000000000020003FFFFFFFF00000000000020001FFFFFFFF80000000000020000FFFFFFFFE00000000000000007FFFFFFFE00000000000000003FFFFFFFF00000000000000001FFFFFFFF80000000000000000FFFFFFFFC00000000040000007FFFFFFFE00000000048000003FFFFFFFF00000000088000000FFFFFFFF800000001080000007FFFFFFF800000003C8000200003FFFFFFFE00000F8801FFFC0001FFFFFFFFFFFFF0801FFFF0001FFFFFFFFC07FE08000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \tft_ctrl_inst|rgb[3]~6 (
// Equation(s):
// \tft_ctrl_inst|rgb[3]~6_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[3]~6 .lut_mask = 16'hA280;
defparam \tft_ctrl_inst|rgb[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \tft_ctrl_inst|rgb[3]~7 (
// Equation(s):
// \tft_ctrl_inst|rgb[3]~7_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[3]~6_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [4]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|pix_back_data [4]),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|rgb[3]~6_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[3]~7 .lut_mask = 16'hF040;
defparam \tft_ctrl_inst|rgb[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFC307FFFF000000000000FFFFFE30FFFFF800000000000FFFFFE01FFFFFC00000000000FFFFFF01FFFFFC00000000000FFF83F03F0FFFE00000000000FFF01F03F0FFFC40000000000FFF00B07E1FFFC00000000000FFF80307E1FFFC00000000000FFFC0707C1FFFC00000000000FFFE0707C3FFFD80000000000FFFC0F0FC3FFFCFC000000000FFFC1F0F83FFFC3C000000000FFF83F0F87FFFE0C000000000FFF87F0F87FFFE0C000000000FFF8FF0F87FFFFB8710000000FFF9FF0FEFFFFFF8600000000FFFDFF0FFFFFFFF8600000000FFFDFF1FFFFFFE08000000000FFFFFF1FFFFFFC08000000000FFFFFE1FFFFFFF18000000000FFFFFE1FFFFFF;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFF80000000BFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFA0000001FFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFC0000001FFFFFFFE01FFFFFFFE0000000FFFFFFF8003FFFFFFE00000007FFFFFF0000FFFFFFF80000003FFFFFF80003FFFFFFC0000001FFFFFF80000FFFFFFE0000000FFFFFF80C007FFFFFF00000007FFFFF806003FFFFFF80000003FFFFF803001FFFFFFC0000001FFFFF803001FFFFFFE0000000FFFFF80180073FFFFF00000007FFFF80180003FFFFF80000003FFFFF01C0003FFFFFC0000001FFFFF81C0003FFFFFC0000000FFFFFC1C0003FFFFFF80000007FFFFE1C0003FFFFFF80;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h000001FFFFE380007FFFFFF80000001FFFFE380007FFFFFF80000000FFFFE70000FFFFFFF800000003FFFE70000FFFFFFF800000003FFFEE0001FFFFFFF800000003FFFFC0003FFFFFFFC00000001FFFF80003FFFFFFFC00000001FFFF00007FFFFFFFC00000001FFFE0000FFFFFFFFC00000000EFFC0001FFFFFFFFC00000000E7FC0003FFFFFFFFC0000000067F8000FFFFFFFFFC0000000003F8001FFFFFFFFFC0000000000F0003FFFFFFFFFC00000000007000FFFFFFFFFFC00000000003001FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000007FFFFFFFFFFC0000000000000FFFFFFFFFFFC0000000000001FFFFFFFFFFFC0000000000001;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFC0000000000003FFFFFFFFFFFC0000000000003FFFFFFFFFFFC0000000000007FFFFFFFFFFFC0000000000001FFFFFFFFFFFC0000000000000FFFFFFFFFFFC00000000000007FFFFFFFFFFC00000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFC00000000000000FFFFFFFFFFC000000000000007FFFFFFFFFC000000000000003FFFFFFFFF8000000000000001FFFFFFFFF8000000000000000FFFFFFFFF00000000000000007FFFFFFFE00000000000000007FFFFFFFC0000000000000000001FFFFF00000000000000000000000000000000000000000000003F80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF0FFFFFFFFFFFF00000000000000000000000000080000000000000020000000000000000000000000000000000FFFFE00000000000000000013FFFFFFFFE0000000000000007FFFFFFFFF000000000000000FFFFFFFFFF000000000000000FFFFFFFFFC000000000000000FFFFFFFFF8000000000000000FFFFFFFFE0000000000000000FFFFFFFFC0000000000000000FFFFF3FF807C0000000000000FFFFF1FF03FE0000000000000FFFFF0FE07FE0000000000000FFFFF0FC0FFF8000000000000FFFFF8783FFFC000000000000FFFFFC787FFFC000000000000F;
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \tft_ctrl_inst|rgb[4]~8 (
// Equation(s):
// \tft_ctrl_inst|rgb[4]~8_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[4]~8 .lut_mask = 16'hA820;
defparam \tft_ctrl_inst|rgb[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \tft_ctrl_inst|rgb[4]~9 (
// Equation(s):
// \tft_ctrl_inst|rgb[4]~9_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[4]~8_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [4]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|pix_back_data [4]),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|rgb[4]~8_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[4]~9 .lut_mask = 16'hF040;
defparam \tft_ctrl_inst|rgb[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00002A043FC0FE2F16096DD29000075E40F56CF22839CB201980C87AA0F7F636561DA6DB62D81CE04316FF54AE47B1B24D1998B32C120BE5EB94390D9223ED187632311FCD3EBACFCCBC7494218B87D8FB665AD82724A0592798A05281CAC8B3CB993517849E2E034024A6200A6CDB867C4028E47E01494CA54A66CF37F709C708002031CCD83936757EDDB8EC72014606C8779BB527D0DE1380C0029D65CBE4C485FD6329B93A0217472266266A5FFE038A9B204545390CF1330F3FF00918F4017D6F4B0B099F93F7F1138700051AE67878CC881FC332900001C974131CC27FE0FC329D000010AA63864F194F07FAA8F0000018C44C7871DAF01FDC3C800007;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hE933E0E18E8FD0FDC3F0000000803C0F0C72DE0FF9C000000401FF03F0E315F83F86080000000FF037A3085FA1F03D000C80003FC0BE382DFC0F99D1020F4000FE05F0E5D1F07DC7114B870003FC2F87296F83FE1E75E484001FC0FC3B50F41FC10EF1806000FC07C1C907F0FEE262E525000FF01F03703E07EF6B3306F401FF80F808C5F03FF2A36282E007FC0FE28E0FC3FF8A200851001FE07ED0F0FE0FCDA72B655060FF0FFD0B0FF07F7A2F3648DB43F03FC9183F03F5A6FA6CB9C03FC1FCA4F3FC1AFAABE04CB101FE074DE797E06EBA1E24CB401FF074EBB5BE03EF89C24EC4007F004E98E5FC2EA0F904EE4002FC00D4C40FF2E1F3EA4ECA000FE10C;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hE7317E36FF6804E6A0003F12CB3B83FB6734FE4EC80003F82C189E1FFDFEB024EDC0001FC3B4CC62FFE7EB7A4EA40000FEDFE66787DD7F2824C980000FEE2F31B83EE1F7884C5000007EB9199DC3FC1FC664DA000001FEF0CCEC0EC0BC77494000000FC0C66238F48B8D44E4000000FB563313C79010944B0000000F8713B99C31813945000000003F0C8EC6719E0F9434000000017466F6370FD9D14A81000000157673A3B81F8116540000000030B1999CC1FDFD30B00000000229CCEC6707C39935000000006D0C4667307D30AE680000000EAE733399C7DB65B980000000FCE39198CC1CBFBB9E0000000F611D9CC662DBC79C30000000F15CC667730DBA;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h7EC30000000E74C633B99C29E3FC4E00000090F3399DCC62161FD3200000087B1BCCEE673A60FD89000000A2988E4763395A87FC5400000D146C623B19A1363FE3E00000526261B0D98DC713F18600000613399846E664FA0788BC00002698CCE333B9ADF83E664000013CCE6719B998EF47F7120000844E733999CCE3FE1FF8A00006EA3399CCE66217E0FF0780003C139D8E6763445F47F00C000B84CCEE333B99C2F81FB0C000B9E4633398CCC607E0FFD4002AAAF9DD991CF3B1F0FF996805FA50A7C1E6D3120C63267FFFB28BD354993745862F14D7FF82082B708E0BD381FB0A4CCE002082BD85FC00F0403D9FF00006083FFFFFFFFFFFFFFFFFFFFFF0;
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000087FFFFFFFFFFDBFFFFFFFFF9F8180C185EE0DF807C4CF000008A87018FE58C61991A16D207094F859E671B2E1F2932ED4762BBF7FBB66D789C3FFF36AD98CBF0000A00A1FE19936E9B4CF47C000003F001C38C0934D2C2BF8002801F02760E8C49A6960308005C007F47E0F5566DB49006800BB80BE7038054920F34842001DA409B92F91AC7EDE52405001B3C050AFFC4B8AAA1ED6060004A90176E5EEF1432134B4480008A831642FF3109480348700002EC69942FCE8DF852DA0080003180E3C2F1653F24B6D6600001FE427F0BBBF61F6CB66280000D0FEFF48BA261DA69B36C;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \tft_ctrl_inst|rgb[5]~10 (
// Equation(s):
// \tft_ctrl_inst|rgb[5]~10_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[5]~10 .lut_mask = 16'hCA00;
defparam \tft_ctrl_inst|rgb[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~25 (
// Equation(s):
// \tft_pic_inst|pix_back_data~25_combout  = ((\tft_pic_inst|pix_back_data[2]~14_combout ) # ((\tft_ctrl_inst|pix_x[6]~4_combout ) # (\tft_ctrl_inst|pix_x[7]~3_combout ))) # (!\tft_ctrl_inst|pix_x[4]~5_combout )

	.dataa(\tft_ctrl_inst|pix_x[4]~5_combout ),
	.datab(\tft_pic_inst|pix_back_data[2]~14_combout ),
	.datac(\tft_ctrl_inst|pix_x[6]~4_combout ),
	.datad(\tft_ctrl_inst|pix_x[7]~3_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~25_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~25 .lut_mask = 16'hFFFD;
defparam \tft_pic_inst|pix_back_data~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~26 (
// Equation(s):
// \tft_pic_inst|pix_back_data~26_combout  = (!\tft_pic_inst|pix_back_data[10]~17_combout  & (\tft_pic_inst|pix_back_data~25_combout  & ((\tft_pic_inst|LessThan1~0_combout ) # (!\tft_ctrl_inst|pix_x[7]~3_combout ))))

	.dataa(\tft_pic_inst|pix_back_data[10]~17_combout ),
	.datab(\tft_ctrl_inst|pix_x[7]~3_combout ),
	.datac(\tft_pic_inst|pix_back_data~25_combout ),
	.datad(\tft_pic_inst|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~26_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~26 .lut_mask = 16'h5010;
defparam \tft_pic_inst|pix_back_data~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~24 (
// Equation(s):
// \tft_pic_inst|pix_back_data~24_combout  = (!\tft_ctrl_inst|pix_x[8]~2_combout  & (!\tft_pic_inst|LessThan8~0_combout  & (!\tft_pic_inst|LessThan6~3_combout  & !\tft_ctrl_inst|pix_x[7]~3_combout )))

	.dataa(\tft_ctrl_inst|pix_x[8]~2_combout ),
	.datab(\tft_pic_inst|LessThan8~0_combout ),
	.datac(\tft_pic_inst|LessThan6~3_combout ),
	.datad(\tft_ctrl_inst|pix_x[7]~3_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~24_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~24 .lut_mask = 16'h0001;
defparam \tft_pic_inst|pix_back_data~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~27 (
// Equation(s):
// \tft_pic_inst|pix_back_data~27_combout  = (\tft_pic_inst|LessThan6~0_combout  & ((\tft_pic_inst|pix_back_data~24_combout ) # ((\tft_pic_inst|pix_back_data~26_combout  & \tft_ctrl_inst|pix_x[8]~2_combout ))))

	.dataa(\tft_pic_inst|pix_back_data~26_combout ),
	.datab(\tft_pic_inst|LessThan6~0_combout ),
	.datac(\tft_ctrl_inst|pix_x[8]~2_combout ),
	.datad(\tft_pic_inst|pix_back_data~24_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~27_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~27 .lut_mask = 16'hCC80;
defparam \tft_pic_inst|pix_back_data~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \tft_pic_inst|pix_back_data[8] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[8] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \tft_ctrl_inst|rgb[5]~11 (
// Equation(s):
// \tft_ctrl_inst|rgb[5]~11_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[5]~10_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [8]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_ctrl_inst|rgb[5]~10_combout ),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_pic_inst|pix_back_data [8]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[5]~11 .lut_mask = 16'hD0C0;
defparam \tft_ctrl_inst|rgb[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFCA17C000BBCE18618E28EFFFFDBA7F006F7F34CC0C3F9E7FCFE16FF80DDBE061F8E3FBA7E3FFECED80583F05C9C38DCE6437E95E2C04FB8F822E1C0892CD162DECE1DFC3820AF0C2BB6A19C29F8F1B3A931E97C77CA6EFF5BBFBFFC656F24C1E3DA8782A7F3FDFE3CD5D9810E3AB83ADA32B81FE6F963F09870AD80AC8F73FDFDD6E7A6A5E381F8109BFFF55FEBAE77A8DE3C4A82FF8EBF77FFCC15E148707280291F7A7EBFDF0179290387180011C627EFFBF5090FD81C3C0000FF78743FE33BA63180E1F6008AEE07FFFE5E11A1080F0B7003CCF27FFFFCBFAFBC303887003ED7A7FFFF065CBD9B01E2700045747FFFEAD6970B381E5700023C5FFFFF8;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h0F4C077E0F57D0023CFFFFFFFFFFC00FF07E5E00063FFFFFFBFE0003FF03FDF80079F7FFFFFFF00037FC0DDFA00FC2FFFFFFFFC000BFC065FC00662EFEF7FFFF0005FF075FF00238EEDD73FFFC002FF855FF8001E1B74D0FFFE000FFC6FFF4003EFFAAD27FFF0007FE68FFF0011DD641A4FFF0001FFDDFFE0010A9685B17FE0000FFDB3FF0000B96BB1AFFF8000FFEC1FFC000796B019DFFE0007FFB0FFE003392AA79EFFF000FFFC0FFF000196AC78CFEBC003FFF07FF000392AA30EA5FC001FF940FFC0119D2958FCBFE00077CE07FE0119EEB18F47FE00077EF8BFE01187C818F01FF80007EF81FFC019FEA38F0DFFD0003FBC3FFF01209CD8F0DFFF0013F;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h1F0FFE0000FE98F83FFFC013F0F87FF810CE5F8F1BFFFC003B0781FFC20145B8F1FFFFE003F43C1FFC3015738F07FFFF001DE1E07FD100DAB8F3FFFFF000AF0F87FF000AD18F5FFFFF806CF87C3FE2003FB8EDFFFFFE05CFC3E3FE2002BB8EFFFFFFF04B3E1E07F28049989FFFFFFF0391F0F03FF009D983FFFFFFF03D0F8783FF80AD987FFFFFFFC2AC7E3E0FFE0ED9BFFFFFFFFEB8E1F1F0FFD82591FEFFFFFFEBCE0F9F87FF8E5B9BFFFFFFFF9B70787C3FFD29BF4FFFFFFFFBB7C3E3E0FFD2D4CAFFFFFFFFE17C3E1F0FFDA51197FFFFFFFA49F0F0783FD23A467FFFFFFFC29F8F87C3FC29C461FFFFFFFCC8FC7C3E1FD28863CFFFFFFFDDC3C1E0F0FD2D;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h013CFFFFFFFFBC3E0F8783E24003B1FFFFFF9B70F87C3C1EA0002CDFFFFFFAC707C3E1E0E2A00276FFFFFFBE787E3F1F06BA8003ABFFFFF9B3E3E1F8F876B6001C1FFFFFA91E1F8FC783EF100E79FFFFFBC0F8783E1E1AFA007743FFFFCA87C3E0F0786FF80199BFFFFE9C3E1F07878EFF4008EDFFFFDDC1F0F8783C7FFE00075FFFF8FE0F87C3E1E57FE000F87FFFEF707C7E1F1F27FF400FF3FFF03FC3E1F0F87BFFF8004F3FFF3C3C1F0F87C3C9FFE0002BFFCCA4F83C78FC0ECFF0006697F9093F9FFE01C901F07F1E0000328BB6D92DF28FF84A324C000068892B2B504401E25EDA5FFFD081FD85FFFFF0003DFFF0000607C0000000000000000000000F;
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000087FFFFFFFFFEA3FFFFFFFFFFF810001FE060FFFFFC0F0000000CF81555489D7E74B60D63F90090052B4A27E81F648E5678100C0803C78EFCE03FFFA4CE14430FFFFFFF41FFE1E38F1C708263FFFFFC0001FC0F8E38E303197FFC7FE001B7F0C071C71800F7FF8FFF80DE7F0E478E38E0CD7FF48FF4140BFF4F1C0EC700FFFF25FF64A07FF4780A46380AFFF4E9FAF4C7F935F86DB184CFFF965FF7945FB0195C178C0CFFFF85FFD782F8A0655F4C74BFFFFF6FD8202F8716EA64E3CBFFFFE57D2C02F3B88678C71CDFFFFF6F7B800B9A08618F384EFFFFFE3B30008F7C065671C0AB;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \tft_ctrl_inst|rgb[6]~12 (
// Equation(s):
// \tft_ctrl_inst|rgb[6]~12_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[6]~12 .lut_mask = 16'hA808;
defparam \tft_ctrl_inst|rgb[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \tft_ctrl_inst|rgb[6]~13 (
// Equation(s):
// \tft_ctrl_inst|rgb[6]~13_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[6]~12_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [8]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_ctrl_inst|rgb[6]~12_combout ),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_pic_inst|pix_back_data [8]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[6]~13 .lut_mask = 16'hD0C0;
defparam \tft_ctrl_inst|rgb[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00001610000087FFE03E0FB40000015800006CFDC7F7F03B50003024200008CBDF893F03B7000B00360480FD3F05F1FC095000E60BC1800FB39C0A2FE041002E39B818814B837814FF0410001E6363B013F473E067F842001DC23403016B6A3CA01FC66003144742000A897F6CA0FC3600224CAC300068116B6E07F340020D0EC04000A82112603F940000C070C400136087EA03FA100045038040019747E0F807F3000581A8CC002D92750BC07D3000401B8CC0075A2334FE03E30006000820000005D443F01E3000300180000FFC1F7DBF0093000301880001724F8FD3FC0A3000100080001AB673E13FE033000203480000CE977F53FE033000002B000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h0F7FF8FFF033D000011000000000000FFF811E000000000000000003FFFC01F8000000000000000037FFF01FA00000000000000000BFFFA1FC00000000F800000005FFFB1FF0000000CE480000002FFFB1FF8000000D8B60000000FFF97FF400000ECCE0C0000007FF9FFFF00001E416300000001FF80FFE0000224323D0000000FF82FFF0000124D61D4000000FFA6FFFC000524C01E00000007FBDFFFE000524C8FE2000000FFB1FFFF000524CD3F10000003FB2FFFF000524CE7F00000001FB2BFFFC0052ECD9F008000007361FFFE005374EDF0020000073407FFE00530EDDF0000000003407FFFC15006C9F0040000007503FFFF1500495F00800000175;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00FFFE14803D5F00400000175007FFF94000CFF00800000071007FFFD500267F00800000071403FFFD50018BF00000000053E01FFFC7001F3F00000000046F007FFE600261F02000000044F803FFE600003F04000000064FC01FFE600043F04000000050FE01FFF6803E1F08000000012FF00FFFF002E1F70000000022FF807FFF802E1E800000000373FE01FFFE08E1C000000000351FF00FFFD8061B000000000351FF807FFF8463C000000000310FF803FFFD4E280000000001103FE01FFFDCE100000000007303FE00FFFC46800000000006280FF007FFD450000000000022807F803FFC4F8000000000006803FC01FFD4D0000000000007C03FE00FFD4E;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h0000000000005C01FF807FE480000000000065F007FC03FF480000000000071F003FE01FFCA0000000000073F801FF00FF528000000000052FE01FF807F5B6000000000042FE007FC07FC71000000000046FF807FE01F57A0000000000747FC01FF007D7F8000000000753FE00FF807F7F4000000000513FF007F803A7FE000000000431FF803FE01C7FE000000000078FFC01FF00C7FF4000000002F83FE00FF807FFF800000000AFC3FF007FC03FFFE000000000BF07FC07FC013FF000000001CAFF80000038FFFF80FE0000308F8E21CE0E5FFF8C0E3C0001885718339FCD7E0391C63FFFA080027A00000FFFC2000FFFF80FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000087FFFFFFFFFEEBFFFFFFFFFBF00FFFE0001F000003F00000008CFFE6667A69800C70A983FC89A005CC738FB01F1C74987FF0900003F80DFF003FFFC70FE78A0000000001FFFE03F01F80DD800000000001FFF00FC0FC02E1000000000197FF147E07E006700024000059FFE287F03F00F7000540000913FDEA1FF3F803500056800182FFF7600ADFC07500054600388FFF665549BE07100004E006345FD7FE6003F0710000EB01EC02FD3FFEDF8F87200002A83F802FDBED4078FC7200000104D002F6FFDC7F07E7600000307E000BEBFFE9F03FF40000038F4000883EBC8D81FB40;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \tft_ctrl_inst|rgb[7]~14 (
// Equation(s):
// \tft_ctrl_inst|rgb[7]~14_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[7]~14 .lut_mask = 16'hA820;
defparam \tft_ctrl_inst|rgb[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~36 (
// Equation(s):
// \tft_pic_inst|pix_back_data~36_combout  = ((\tft_ctrl_inst|Add2~12_combout  & (\tft_pic_inst|LessThan8~0_combout  & \tft_ctrl_inst|Add2~10_combout ))) # (!\tft_ctrl_inst|pix_x[7]~3_combout )

	.dataa(\tft_ctrl_inst|Add2~12_combout ),
	.datab(\tft_pic_inst|LessThan8~0_combout ),
	.datac(\tft_ctrl_inst|pix_x[7]~3_combout ),
	.datad(\tft_ctrl_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~36_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~36 .lut_mask = 16'h8F0F;
defparam \tft_pic_inst|pix_back_data~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~29 (
// Equation(s):
// \tft_pic_inst|pix_back_data~29_combout  = (\tft_ctrl_inst|tft_de~7_combout  & (!\tft_ctrl_inst|Add2~18_combout  & !\tft_ctrl_inst|Add2~16_combout ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|tft_de~7_combout ),
	.datac(\tft_ctrl_inst|Add2~18_combout ),
	.datad(\tft_ctrl_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~29_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~29 .lut_mask = 16'h000C;
defparam \tft_pic_inst|pix_back_data~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~28 (
// Equation(s):
// \tft_pic_inst|pix_back_data~28_combout  = (\tft_pic_inst|pix_back_data~21_combout  & (\tft_ctrl_inst|tft_de~7_combout  & (!\tft_ctrl_inst|Add2~18_combout  & !\tft_pic_inst|LessThan1~0_combout )))

	.dataa(\tft_pic_inst|pix_back_data~21_combout ),
	.datab(\tft_ctrl_inst|tft_de~7_combout ),
	.datac(\tft_ctrl_inst|Add2~18_combout ),
	.datad(\tft_pic_inst|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~28_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~28 .lut_mask = 16'h0008;
defparam \tft_pic_inst|pix_back_data~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~30 (
// Equation(s):
// \tft_pic_inst|pix_back_data~30_combout  = (\tft_pic_inst|pix_back_data~29_combout  & (\tft_pic_inst|pix_back_data~36_combout  & ((\tft_pic_inst|pix_back_data~28_combout ) # (\tft_pic_inst|pix_back_data~25_combout )))) # 
// (!\tft_pic_inst|pix_back_data~29_combout  & (((\tft_pic_inst|pix_back_data~28_combout ))))

	.dataa(\tft_pic_inst|pix_back_data~36_combout ),
	.datab(\tft_pic_inst|pix_back_data~29_combout ),
	.datac(\tft_pic_inst|pix_back_data~28_combout ),
	.datad(\tft_pic_inst|pix_back_data~25_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~30_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~30 .lut_mask = 16'hB8B0;
defparam \tft_pic_inst|pix_back_data~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \tft_pic_inst|pix_back_data[9] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[9] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \tft_ctrl_inst|rgb[7]~15 (
// Equation(s):
// \tft_ctrl_inst|rgb[7]~15_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[7]~14_combout ) # ((\tft_pic_inst|pix_back_data [9] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|rgb[7]~14_combout ),
	.datab(\tft_pic_inst|pix_back_data [9]),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[7]~15 .lut_mask = 16'hA0E0;
defparam \tft_ctrl_inst|rgb[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000007FFFFFFFFFE73FFFFFFFFF80800000000000000000000000083FFF8787DF1FFFC0F31FC01097FFA0F83A03FE0FC071F8004BFFFFC000C00003FFFF80FF829FFFFFFFFFE000003FFE000E0FFFFFFFFFFFE00000FFF00031AFFFFFFFFFEA8001C7FF80008CFFFC3FFFF9A000B07FFC0008CFFF9DFFFF00C008E1FFC0004CFFF997FFF408038400C80004CFFF983FFD06003DA6670C004CFFFE8DFFC13A03817800C004CFFFF4EFE81FD03C0803FF004EFFFFEC7D17FD03C1CE07F004EFFFFE6F91FFD09C046FFF804AFFFFF4BA3FFF4180049FFC04AFFFFFC787FFF710178EDFE00AF;
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFC57FFFFF1000001FF00AFFFFFC1EFFFF9500F803FFC0BFFFFFC2CFFFF0540019DFFC09FFF37F2DF47F75C0F981FFF2BFFE49E19E97F67C5C0BEFFFBFFFD8EEBBF97E57FC051AFFFBFFFD59B37D1FE3B09C0027FFBEFFD9073BC0FE738880C41FFBEFFCE0377D3FF30E188000FFFEFFDE8727E1FF811950A007FFCFFDE176F87FFF2FF33C803FDCFFFB0F67ABFFEB9F89CC03FC8FFF9FF27C7FFE1BB800C007C8FFF97EBFC3FFD2D97BC0007E8FFF8FEBFBBFFAED97980003F8FFF8FE8FB7FFB7FD2BCC001F8FFFEFE8FFFFF700D1A0C00098FFF8FF1FFFFE7C63624400088FFFEFF1FFFFE3387C00400008FFFDFD5FFFFF0F137F8C00008FFFFFCFFFFFFF;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hF080000000082FFFFE0FFFFFFFFFFFF00000A1FFFFFFFFFFFFFFFFFC00000A07FFFFFFFFFFFFFFFFC80000A05FFFFFFFFFFFFFFFFF40002A03FFFFFFFF07FFFFFFFA0003A00FFFFFFF6FD7FFFFFFD0003A007FFFFFD60F7FFFFFFF0003C00BFFFFF4F0FFBFFFFFF80034000FFFFE87E7CDFFFFFFE0034001FFFFCC783C0FFFFFFF0036000FFFFDC725E13FFFFFF00120003FFF9C705E0BFFFFFF80030001FFF9C70A005FFFFFF000B0000FFF9C70FC01F9FFFFC0090000FFF9C70D800FDFFFFE00900003FF9CF0DA00D1FFFFF88D00001FF9CF0FE0001FFFFF88D00001FF9EF0DA0007FFFFFF8D000003F9BFACE0007FFFFFF8C000000F97FEFE0007FFFFFE8C;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h000001F87FEFA0003FFFFFE8C00000078FFDB0000FFFFFFF8800000038FFD7C001FFFFFFF8840000038FFC64000FFFFFFFA8E0000038FFC5C000FFFFFFFB9F0000019FFDBE007FFFFFFFBBF8000019FFF7C00BFFFFFFFBBFC000019FFEFC013FFFFFFF9FFE0000097FDFE027FFFFFFFDFFF000000FFCFE04FFFFFFFFCFFF8000007F8FE0FFFFFFFFFCFFFE000001F0FE07FFFFFFFFCDFFF000002747E6FFFFFFFFFCDFFF800000787CBFFFFFFFFFC9FFF80000020FCFFFFFFFFFFC9FFFE0000028FEFFFFFFFFFFA9FFFE00000287BFFFFFFFFFF887FFF000003877FFFFFFFFFFB87FFF8000028F7FFFFFFFFFFAC7FFFC000038EFFFFFFFFFFFBD3FFFE000038F;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFBD3FFFF800008FFFFFFFFFFFFBD0FFFFC00008BFFFFFFFFFFFBD0FFFFE000085FFFFFFFFFFFBF07FFFF0000157FFFFFFFFFF9F01FFFF80009C9FFFFFFFFFF8F01FFFFC00080EFFFFFFFFFF8B007FFFE000405FFFFFFFFFF8B003FFFF0000007FFFFFFFFF8A001FFFF800400BFFFFFFFFFAA000FFFF8002001FFFFFFFFFB80007FFFE002001FFFFFFFFFBC0003FFFF001800BFFFFFFFFB80001FFFF8008007FFFFFFFF280000FFFFC008001FFFFFFFF1800003FFFC00800FFFFFFFFE39007FFFFFF800000001FFFFC8907E01F001C0000FFE03FFFF886F07C3E03CFFFC1FC1FFFFF880000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \tft_ctrl_inst|rgb[8]~16 (
// Equation(s):
// \tft_ctrl_inst|rgb[8]~16_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[8]~16 .lut_mask = 16'hAC00;
defparam \tft_ctrl_inst|rgb[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \tft_ctrl_inst|rgb[8]~17 (
// Equation(s):
// \tft_ctrl_inst|rgb[8]~17_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[8]~16_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [8]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_ctrl_inst|rgb[8]~16_combout ),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_pic_inst|pix_back_data [8]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[8]~17 .lut_mask = 16'hD0C0;
defparam \tft_ctrl_inst|rgb[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFDF07FFFFD7F000200031FFFFFFE0FFFFF97F000200030FFFFFEC3FFFFF97E049C00030FFFCFEF1FBFF897FFC7E00030FFF7BFE7FFFF9B7E3D4100030FFEF3FC3E1FFBB7DF8E500030FFE7134BF0FFC308000580031FFE3834FF3FF83F179E7E0031FFFE8707C1FFC0F830C3F0031FFFC0F57E7FFF0E4B0E3F8033FFFD0F17E7FFE27EF0E3FC013FFFE3F1F83FFF3BE7003FC007FFFA7F5FCBFFF1EE0003FF807FFFA7FDF0FFFE0CEF1CFFF807FFFAFFDF4FFFC33E73CFFFC07FFFBFFEFCFFFCFFA738FFFE07FFFBFFEFFFFF8FFA638FFFF67FFFDFEEFFFFF8068F187FFF77FFFDFEEFFFFFC3EC0007FFFF7FFFFFFAFFFFFF00B7FF7FFFF7FFFFFEEFFFFFF;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFF8FCFFFFFFFFFFFC7FFFFFFFFE7F0DFFFFFFFFFFC3FFFFFFFF8FF017FFFFFFFFFC3FFFFFFFF07F807FFFFFFFFFC3FFFFFFFF078402FFFFFFFFFC1FFFFFFFE07EA007FFFFFFFFC1FFFFFFFE07F7003FFFFFFFFC0FFFFFFFE07F3801FFFFFFFFC0FFFFFFFE07F1002FFFFFFFFC0FFFFFFFE07F3C0177FFFFFFC0FFFFFFFE0FF280057FFFFFFC4FFFFFFFE007080007FFFFFFC4FFFFFFFE1FB2C0007FFFFFFC4FFFFFFFE7FF3C0007FFFFFFC4FFFFFFFEFFD380003FFFFFFC4;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFD18000FFFFFFFC4FFFFFFFFFFF7C000FFFFFFFC0FFFFFFFFFFFB00007FFFFFFC0BFFFFFFFFFF78000FFFFFFFC01FFFFFFFFFEF0003FFFFFFFC00FFFFFFFFFFE0001FFFFFFFC007FFFFFFFFFC0003FFFFFFFC003FFFFFFFFF80007FFFFFFFE001FFFFFFFFF0000FFFFFFFFE000FFFFFFFFD0001FFFFFFFFF0007FFFFFFFF0003FFFFFFFFF0001FFFFFFFB001FFFFFFFFFF2000FFFFFFFF803FFFFFFFFFF20007FFFFFF7803FFFFFFFFFF60007FFFFFF7017FFFFFFFFFF60001FFFFFFF03FFFFFFFFFFD60001FFFFFFF83FFFFFFFFFFD70000FFFFFEF87FFFFFFFFFFE700007FFFFFF1FFFFFFFFFFFE300003FFFFEF3FFFFFFFFFFFF200001FFFFEF1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFF2000007FFFFF7FFFFFFFFFFFF2000003FFFFF7FFFFFFFFFFFF2000001FFFFFFFFFFFFFFFFFF0000000FFFF67FFFFFFFFFFFD00000007FFF67FFFFFFFFFFFC00000003FFF7FFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFC00000000FFFBFFFFFFFFFFFFC000000007FFBFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFC000000001FFDFFFFFFFFFFFFC400000000FFF7FFFFFFFFFFFC4000000007FEFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFF2000000003FF7FFFFFFFFFFFC10000000007FFFFFFFFFFFFFE0801FE00003FFFF001FFFFFF4020FFFC0003FFFFE03FFFFFD00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000780000000001F40000000007F000000000000000000000000005FFFF807BFE0003FFC1FFFE007FFFF0039FC00003F81FFFF80FFFFFFFF3FFFFC000000FFFC1FFFFFFFFFFFFFFFC000000FE3FFFFFFFFFFFFFFFF0000003E3FFFFFFFFFF1FFFE38000000F3FFFFFFFFFF0FFF3B8000000F3FFFE3FFFFA0FFEF5E00000073FFFE0FFFE81FFDF9FF0F00073FFFE07FFC05FFDC1878080073FFFF0FFFC1FFFDBE800080073FFFF8FFF87FFFDBE000080071FFFFCEFF07FFFDBF3CF800071FFFFF77C2FFFFDBE388000071FFFFFFF85FFFFDFFF8E000071FFFFFBB4BFFFFD7E008C00031F;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \tft_ctrl_inst|rgb[9]~18 (
// Equation(s):
// \tft_ctrl_inst|rgb[9]~18_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[9]~18 .lut_mask = 16'hA820;
defparam \tft_ctrl_inst|rgb[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \tft_ctrl_inst|rgb[9]~19 (
// Equation(s):
// \tft_ctrl_inst|rgb[9]~19_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[9]~18_combout ) # ((\tft_pic_inst|pix_back_data [9] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|tft_de~7_combout ),
	.datab(\tft_pic_inst|pix_back_data [9]),
	.datac(\tft_ctrl_inst|rgb[9]~18_combout ),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[9]~19 .lut_mask = 16'hA0A8;
defparam \tft_ctrl_inst|rgb[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~31 (
// Equation(s):
// \tft_pic_inst|pix_back_data~31_combout  = (\tft_pic_inst|pix_back_data~30_combout ) # ((\tft_pic_inst|pix_back_data~29_combout  & (!\tft_pic_inst|pix_back_data~36_combout  & !\tft_pic_inst|pix_back_data[10]~17_combout )))

	.dataa(\tft_pic_inst|pix_back_data~30_combout ),
	.datab(\tft_pic_inst|pix_back_data~29_combout ),
	.datac(\tft_pic_inst|pix_back_data~36_combout ),
	.datad(\tft_pic_inst|pix_back_data[10]~17_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~31_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~31 .lut_mask = 16'hAAAE;
defparam \tft_pic_inst|pix_back_data~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \tft_pic_inst|pix_back_data[10] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[10] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFE38FFFFFEFE0001FFFC7FFFFFE31FFFFFEFE0001FFFC7FFFFFF31FFFFFEFFF863FFFC7FFFFFF03FFFFFEFFF8FFFFFC7FFF87F03F0FFFCFFF8FFFFFC7FFF01F07F0FFFCFE0003FFFC7FFF80F87E1FFFCF60003FFFC7FFFC0787E1FFFC060003FFFC7FFFD078FE3FFFF0679E7FFFC7FFFF078FC3FFFFFE79C7FFFC7FFFE0F8FC3FFFDFC79C7FFFE7FFFC1F8FC7FFFC7C0007FFFF7FFFC3F8F87FFFE1C0007FFFF7FFFCFF0F87FFFF3C0007FFFF7FFFDFF0F87FFFFFCF1C7FFFF7FFFDFF1FFFFFFFFCF1C7FFFF7FFFDFF1FFFFFFFFCF1C7FFFF7FFFFFF1FFFFFFF9C000FFFFF7FFFFFF1FFFFFFC18000FFFFF7FFFFFE1FFFFFFFFC800FFFFF7FFFFFF1FFFFFF;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF03FFFFFFFFFFFF7FFFFFFFFF8003FFFFFFFFFFF7FFFFFFFFF0000FFFFFFFFFFF7FFFFFFFFF80003FFFFFFFFFF7FFFFFFFFF87801FFFFFFFFFF7FFFFFFFFF81C00FFFFFFFFFF7FFFFFFFFF80E007FFFFFFFFF7FFFFFFFFF807003FFFFFFFFF7FFFFFFFFF803801FFFFFFFFF7FFFFFFFFF801800FBFFFFFFF7FFFFFFFFF001C0023FFFFFFF3FFFFFFFFFF81C0003FFFFFFF3FFFFFFFFFFC1C0003FFFFFFF3FFFFFFFFFFC1C0003FFFFFFF3FFFFFFFFFFE1C0007FFFFFFF3;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFE3C0007FFFFFFF3FFFFFFFFFFE380007FFFFFFF7FFFFFFFFFFE78000FFFFFFFF7FFFFFFFFFFEF0001FFFFFFFF7FFFFFFFFFFFE0001FFFFFFFF7FFFFFFFFFFFC0003FFFFFFFF7FFFFFFFFFFF80007FFFFFFFF7FFFFFFFFFFF0000FFFFFFFFF7FFFFFFFFFFE0001FFFFFFFFF7FFFFFFFFFFE0003FFFFFFFFF7FFFFFFFFFFC0007FFFFFFFFF7FFFFFFFFFFC000FFFFFFFFFF7FFFFFFFFFF8001FFFFFFFFFF7FFFFFFFFFF8007FFFFFFFFFF7FFFFFFFFFF800FFFFFFFFFFF7FFFFFFFFFF001FFFFFFFFFFF7FFFFFFFFFF007FFFFFFFFFFF7FFFFFFFFFF00FFFFFFFFFFFD7FFFFFFFFFF00FFFFFFFFFFFD7FFFFFFFFFF01FFFFFFFFFFFC7FFFFFFFFFF03;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFC7FFFFFFFFFF03FFFFFFFFFFFC7FFFFFFFFFF07FFFFFFFFFFFC7FFFFFFFFFF07FFFFFFFFFFFC7FFFFFFFFFF8FFFFFFFFFFFFE7FFFFFFFFFF8FFFFFFFFFFFFF7FFFFFFFFFF8FFFFFFFFFFFFF7FFFFFFFFFF8FFFFFFFFFFFFF7FFFFFFFFFFCFFFFFFFFFFFFF7FFFFFFFFFFCFFFFFFFFFFFFF7FFFFFFFFFFCFFFFFFFFFFFFF7FFFFFFFFFFEFFFFFFFFFFFFF3FFFFFFFFFFEFFFFFFFFFFFFF3FFFFFFFFFFF7FFFFFFFFFFFF3FFFFFFFFFFF7FFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF0FFFFFFFFFFFF000000000000000000000000003FFFFFF87FFFFFFFFFE000000FFFFFFFC7FFFFFFFFFE000001FFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFE1FFFC7FFFFFFF07FFFFFFFFFC07FF03FFFFFFF87FFFFFFFFF007FE03FFF0FFF87FFFFFFFFE03FFE3FF8007FF87FFFFF3FF80FFFE7F00007FF87FFFFF1FF03FFFE7F00007FF87FFFFF1FE0FFFFE7E007FFFF87FFFFF8FE1FFFFE7FFC7FFFF87FFFFF87C3FFFFE7FFC7FFFF87FFFFFC787FFFFEFFFC73FFFC7F;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \tft_ctrl_inst|rgb[10]~20 (
// Equation(s):
// \tft_ctrl_inst|rgb[10]~20_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[10]~20 .lut_mask = 16'hCA00;
defparam \tft_ctrl_inst|rgb[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \tft_ctrl_inst|rgb[10]~21 (
// Equation(s):
// \tft_ctrl_inst|rgb[10]~21_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[10]~20_combout ) # ((\tft_pic_inst|pix_back_data [10] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_pic_inst|pix_back_data [10]),
	.datab(\tft_ctrl_inst|rgb[10]~20_combout ),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[10]~21 .lut_mask = 16'hC0E0;
defparam \tft_ctrl_inst|rgb[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFEB9FFFBF965E18687833FFFFFDB97FFF07A53EEDC3E31FFFFFF25FFFF9544434FF1E01FFE4FEEEEDFED073FCC8F0FC4FFD93F93EBFA47FF88EE7C3E2FFED7E29EDF6F0FE3EB23E3F1FFBCDAE7C8FCCF7821E51F015FFA2B36BE9FD8652BB2D0F826FF9B2777FBFC7CB5FD8547C30FFAEAFA7A5FEFF90BE85C3E51FFCE8F77B9FFD7FD77E5C1EE7FF89DF7F91FFEBBF0161E0F97FFFB9E6F3FFFFA1B2100F83A7FFF57F7F67FF8319C518F8195FFF4FABFD7FFB5DA7DD07E0E0FFFBFF9F4BFFF3B8A5DC3E0F0FFF8FE1FFFFD4C09C10C1F000FFFEFE2FFFFDC2AA895C0FC00FFFEFEAFFFFD8608BD9E03E52FFFCFF5FFFFC539AC34F03F46FFFFFD0FFFFE0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h0E5FFAD00FA67FFFFEFFFFFFFFFFFFFA40FF69FFFFFFFFFFFFFFBFFCB607D6AFFFFFFFFFFFFFFFFFE1301D6ABFFFFFFFFFFFFFFFFF8CC1E751FFFFFFFEF7FFFFFFFC6C0F7D4FFFFFFE648BFFFFFFE66053BEFFFFFFA74DEFFFFFFF39046233FFFFFBAAD3FFFFFFF9986A49BFFFFED68122FFFFFFE8C5D298FFFFC92B5937FFFFFF345A046FFFFD92853AFFFFFFF3DCC0EC7FFF392B8399FEFFFFBAEB0733FFF596AA798FFFFFF9AF201B1FFE996ADF8DFBFFFFCBF441E47FE192A878FA3FFFFF7F660E67FE18E2998E39FFFFFBF7E0269FE193EAD8F21FFFFFDF7F8714FE1AF09B8F05FFFFFFD7FC38A7E1DF8AB8F09FFFFFEF0FE0429E0BFDB98F03FFFFFFF0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hBF03CAE06FFDD8F8BFFFFFFF41F85CAE07FE338F93FFFFFFF40F804B627FC738F8FFFFFFFC207E0E661BFCFD8F17FFFFFFC003E07582EFCEB8F3FFFFFFFA5E1F819A2FFE918F3FFFFFFFB7E0FE0CA4FFFBB8E9FFFFFFF93E07E0FE7FFEB98C7FFFFFFFA1F83E0727FFE998AFFFFFFFFB6FC1E80AF7DBDB91FFFFFFFF867E0F81A37D8D98FFFFFFFFF901F03E031BF2D9AFFFFFFFFFC01FC1F0190F25B3FFFFFFFFF8507C1F8160F65B9FFFFFFFFFA783F07C1556A5A7FFFFFFFFF81C1F83F0152297FFFFFFFFFFB0E0F83F01AEA95FFFFFFFFFFD0707E0FC0CEA16FFFFFFFFFF92783E07C04EA0FFFFFFFFFFF947C3F87E066A8FFFFFFFFFFF943E0FC1F07AAD;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFA71F07C0F83EA3FFFFFFFFFFFB38F83F07C0FA3FFFFFFFFFFFD587C1F83E06AFFFFFFFFFFFFE483C0FC1F823F7FFFFFFFFFFF6C1E0FE1F826EFFFFFFFFFFFD3E0F07F0FE136BFFFFFFFFFFC5F0F81F83D1264FFFFFFFFFFE5783F07E1E9654FFFFFFFFFFD67C1F07E0F485C7FFFFFFFFFD27E0F83F07E754BFFFFFFFFFE4BF07C1F83F7679FFFFFFFFF989F83E0FC1F27AC7FFFFFFFF104F81F83C0F8C95FFFFFFFFF9167C0FC1F87C0573FFFFFFFEAB9FF83C1E07ED5FFFFFFFFFE1BC03007FE190001E3E87FFFCE96ECD9933D1041C93319FFFF281C9FF690CBFFFF7193FFFFF081C0001BFF800000FC0000020FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000001FFFFFE07FE8BFFFFF0000E080FFC00BF88006E0061FC000008FFFDAD6FFD850DBF1ADE06013FEE6926E82C006CC27B07E02FFFF03C3D03803FD0931C1383FFFFFFFFFFFF81E1F0F870BFBFFFFFFFDFFFE03F8F878F02E2FFFC7FFFFE8D40B83C3C780E47FFB7FFFF88CC0901E1F1C0A7FFF28FFFF60740690FF90E033FFE8FFFFE2136047F368CF031FFFCE3FFD47EA96FA12CC7835FFFB25FF3ABCFB071581A3C36FFFFB3FF77FAB8A04501B1E32FFFFD6FD83FF5E200899BC7F2FFFFE7FF5FFFDDE1CCDE3C3F4FFFFF677BFFFDB2082EF1E1F5FFFFFA79BFFBDDA0FAEA8F9F7F;
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \tft_ctrl_inst|rgb[11]~22 (
// Equation(s):
// \tft_ctrl_inst|rgb[11]~22_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[11]~22 .lut_mask = 16'hCA00;
defparam \tft_ctrl_inst|rgb[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~32 (
// Equation(s):
// \tft_pic_inst|pix_back_data~32_combout  = (!\tft_ctrl_inst|Add2~10_combout  & (!\tft_ctrl_inst|Add2~12_combout  & (\tft_ctrl_inst|tft_de~7_combout  & !\tft_ctrl_inst|Add2~8_combout )))

	.dataa(\tft_ctrl_inst|Add2~10_combout ),
	.datab(\tft_ctrl_inst|Add2~12_combout ),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~32_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~32 .lut_mask = 16'h0010;
defparam \tft_pic_inst|pix_back_data~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~37 (
// Equation(s):
// \tft_pic_inst|pix_back_data~37_combout  = (\tft_pic_inst|pix_back_data~29_combout  & ((\tft_pic_inst|pix_back_data~32_combout ) # ((\tft_ctrl_inst|tft_de~7_combout  & !\tft_ctrl_inst|Add2~14_combout ))))

	.dataa(\tft_pic_inst|pix_back_data~29_combout ),
	.datab(\tft_pic_inst|pix_back_data~32_combout ),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~37_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~37 .lut_mask = 16'h88A8;
defparam \tft_pic_inst|pix_back_data~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~33 (
// Equation(s):
// \tft_pic_inst|pix_back_data~33_combout  = (\tft_pic_inst|pix_back_data~37_combout ) # (((\tft_ctrl_inst|pix_x[8]~2_combout  & \tft_pic_inst|pix_back_data[10]~17_combout )) # (!\tft_pic_inst|pix_back_data[2]~38_combout ))

	.dataa(\tft_pic_inst|pix_back_data~37_combout ),
	.datab(\tft_ctrl_inst|pix_x[8]~2_combout ),
	.datac(\tft_pic_inst|pix_back_data[2]~38_combout ),
	.datad(\tft_pic_inst|pix_back_data[10]~17_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~33_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~33 .lut_mask = 16'hEFAF;
defparam \tft_pic_inst|pix_back_data~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~34 (
// Equation(s):
// \tft_pic_inst|pix_back_data~34_combout  = (\tft_pic_inst|pix_back_data~33_combout  & ((\tft_pic_inst|pix_back_data[2]~38_combout ) # (!\tft_pic_inst|pix_back_data~19_combout )))

	.dataa(\tft_pic_inst|pix_back_data~33_combout ),
	.datab(\tft_pic_inst|pix_back_data~19_combout ),
	.datac(\tft_pic_inst|pix_back_data[2]~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~34_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~34 .lut_mask = 16'hA2A2;
defparam \tft_pic_inst|pix_back_data~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \tft_pic_inst|pix_back_data[13] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~34_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[13] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \tft_ctrl_inst|rgb[11]~23 (
// Equation(s):
// \tft_ctrl_inst|rgb[11]~23_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[11]~22_combout ) # ((\tft_pic_inst|pix_back_data [13] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|rgb[11]~22_combout ),
	.datab(\tft_pic_inst|pix_back_data [13]),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[11]~23 .lut_mask = 16'hA0E0;
defparam \tft_ctrl_inst|rgb[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FE000001F801E400000FFFF5F01FFFFF407FFF91FFFE0000008BFFFE3181F9FAFC7FACE004897FFF8E3887B0001C349C07E48FFFFFC03CFC003FD0E3E01BE9FFFFFFFFFFFFFE01FF007F1D7FFFFFFFFFFFFFC00FF80FFDE7FFFFFFFFFF5FFF2C3FC07FF63FFFEBFFFFEE7FEC81FE01FF34FFF97FFFF51FFCCE0FFD0FFF4FFF567FFE027FE7400268FFB4FFF54BFFD877FD4853A887FB0FFFC4DFFA2FFFF396600C3FB2FFFF5AFE4BFFFF7EFE8041FB2FFFFCA7DF7FFF9BFAEA1C07B2FFFFF378FFFFF8BE1E5FC03B6FFFFFBFBDFFFFA7FFE0FE01B7FFFFFFB53FFFFE3F4425F01B5F;
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFD417FFFFEBFFE01F8075FFFFFF6AFFFFF8FDC5F5FC075FFFFFC50FFFF787C047FFE045FFF0FF37FB7FE9FFF8F0FF045FFEC1EB9E8FFEFFE416E7FC41FFEE2EBFE87E5E7CFC583FC43FFDCBB7FEAFE4FE03E061FFA3FFD0C7F3F0FF2B6C4C240FFB2FFFDC3F7C5FEA8D19BEE07FB4FFFF4FA7F3FF09EB33C203F94FF9CDFE7C3FFEA7CF8C201F84FFFCBFFF83FFE21EFF6200FE4FFF83FE7C3FFFB6C3E07003F4FFFD7E6F47FFDD8843CB001D6FFFDFEBF63FFB29FF1C7800C3FFFBFF0FD7FF0FFBE38FC00E3FFFCFF1FFFFEE03D2597E0013FFFEFE9FFFFF7B13FC5FF0023FFFEFF1FFFFF2B7B3E1FFC023FFFDFD4FFFFE62FA03EFFC033FFFFFCEFFFFFF;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hF180027FF013FFFFFEEFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE23FFFFFFFFFF07FFFFFFFFFFF33FFFFFFFFF173FFFFFFFFFFFB3FFFFFFFFFD8B7FFFFFFFFFFB7FFFFFFFF2CCE0BFFFFFFFFF9DFFFFFFFEE45635FFFFFFFFF80FFFFFFFC24321CFFFFFFFFF82FFFFFFFB24EC3DBFFFFFFFF86FFFFFFF924C63E7FFFFFFFFADFFFFFFFD24CBFE5FFFFFFFFB5FFFFFFF524CF3F1FFFFFFFFB1BFFFFFF524CDFF0FDFFFFFFB39FFFFFF52ECCDF0CBFFFFFFB21FFFFFF5394FDF005FFFFFFB207FFFFF52FAD9F003FFFFFF9203FFFFF53FCDDF003FFFFFFB201FFFFF57FED9F007FFFFFFB2;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00FFFFF47FDFDF003FFFFFFB2007FFFF5FFEBBF007FFFFFFB2007FFFF4FFC3FF017FFFFFF86001FFFF6FFEFDF00FFFFFFF84001FFFF7FFE53F01FFFFFFFC4E007FFF7FFDA1F07FFFFFFFC4E001FFF5FFFC3F03FFFFFFFE0E001FFF5FFF41F0BFFFFFFFF2F801FFF5FFFE1F17FFFFFFFD3FC017FF5FFEE3E4FFFFFFFFE3FE007FF9FFCE1EFFFFFFFFFE5FF001FFFFFCE1DFFFFFFFFFF5FFC00FFFFF863AFFFFFFFFFF5FFC007FFFFC63BFFFFFFFFFD57FF003FFFF4637FFFFFFFFFD33FF800FFFFCE0FFFFFFFFFFE21FF800FFFE4EBFFFFFFFFFF920FFE003FFF47FFFFFFFFFFF8207FE003FFF467FFFFFFFFFFA603FF801FFF4CFFFFFFFFFFFB601FFC00FFF4D;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFB500FFC007FF4FFFFFFFFFFFFB5807FF003FE4FFFFFFFFFFFF91803FF801FFCFFFFFFFFFFFF81803FFC007FDFFFFFFFFFFFF83C01FFE007FD7FFFFFFFFFFFA2E00FFF001F97FFFFFFFFFFFB6F007FF802F17FFFFFFFFFFFB6F800FFE01797FFFFFFFFFFF94FC00FFE00BD7FFFFFFFFFFF94FE007FF00187FFFFFFFFFFF80FF003FF800EFFFFFFFFFFFFA0FF801FFC00CFFFFFFFFFFFFAC7F8007FC0077FFFFFFFFFFF097FC003FF8037FFFFFFFFFFF1B9FF803FE0013FFFFFFFFFFFCAC00FF801F8FFFE0017FFFFFE8C1C21E3FCCFFE0E0F07FFFF489C7FF8E039FFFF9F8FFFFFD0803FFFE4007FFFFF03FFFFFC00000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \tft_ctrl_inst|rgb[12]~24 (
// Equation(s):
// \tft_ctrl_inst|rgb[12]~24_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[12]~24 .lut_mask = 16'hAC00;
defparam \tft_ctrl_inst|rgb[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~35 (
// Equation(s):
// \tft_pic_inst|pix_back_data~35_combout  = (\tft_pic_inst|pix_back_data~33_combout  & ((\tft_pic_inst|pix_back_data[2]~38_combout ) # (\tft_pic_inst|pix_back_data~22_combout )))

	.dataa(\tft_pic_inst|pix_back_data~33_combout ),
	.datab(gnd),
	.datac(\tft_pic_inst|pix_back_data[2]~38_combout ),
	.datad(\tft_pic_inst|pix_back_data~22_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~35_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~35 .lut_mask = 16'hAAA0;
defparam \tft_pic_inst|pix_back_data~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \tft_pic_inst|pix_back_data[15] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~35_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[15] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \tft_ctrl_inst|rgb[12]~25 (
// Equation(s):
// \tft_ctrl_inst|rgb[12]~25_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[12]~24_combout ) # ((\tft_pic_inst|pix_back_data [15] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|tft_de~7_combout ),
	.datab(\tft_ctrl_inst|rgb[12]~24_combout ),
	.datac(\tft_pic_inst|pix_back_data [15]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[12]~25 .lut_mask = 16'h88A8;
defparam \tft_ctrl_inst|rgb[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFF77FFFFFFFFFC0800000000000000000000000087FFFFC1FBFE0003FFCF000609FFFFF03F5FC00003F8E007ECAFFFFFFFC3FFFFC02F03FFE3EBFFFFFFFFFFFFFFFE00007FDEFFFFFFFFFFFFFFFFF0000FFEEBFFFFFFFFFF1FFFCBC0007FF7BFFFC7FFFFCBFFF97E0001FFBBFFFDDFFFF80FFF8DF0010FFBBFFF99FFFEC07FC87FFB58FFFBFFF987FFF0EFFDED9A3107FFBFFFE8FFF807FFFFEF80083FF9FFFFDFFF05FFFFFF806001FF9FFFFCCFF1FFFFFBF9A7E007F9FFFFE4FD1FFFFFBFBAA0003FDFFFFF4BE1FFFFD3FF870001FCFFFFFC723FFFF97FC432001FCF;
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFC77FFFFF97E00020007CFFFFFC0EFFFFF97EF8000007CFFFFFE2EFFFF89FFF90E0004CFFF87F2DF0FF69FFFC7F0004CFFE6FE1DF97F7FFC380D80048FFD8FFBBE9FF5E7F011DC0048FFC89F77E0FF4B0EC001E0008FFD4077FC3FE338AB007F0009FFCE0777F3FF30E7F8C3F800BFFDE872FE1FFE10D39CFFC02BFFFE176783FFF27D32EFFE03BFFFB0F67EFFFFBFF8943FF03BFFFDBF7FC3FFE3AFC003FFC3BFFF9FF7F4BFFF2CF4BC7FFE1BFFF8FFBF37FFEBF97BCFFFF0FFFFCFE8F97FFB7F97B8FFFF0FFFFDFE8FFFFF6FCDE9C7FFFEFFFF9FE1FFFFE7C2F61C7FFFFFFFFFFF1FFFFE3383C007FFFFFFFFFFF5FFFFF8316039FFFFFFFFFFFEEFFFFFF;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFFFDFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFA797FFFFFFFFFFCFFFFFFFFFD60F7FFFFFFFFFFCBFFFFFFFF8F0FFFFFFFFFFFFC3FFFFFFFF87E7CDFFFFFFFFFC3FFFFFFFEC783E1FFFFFFFFFC1FFFFFFFDC737C17FFFFFFFFC5FFFFFFFDC705C0BFFFFFFFFE4FFFFFFF9C70A007FFFFFFFFFCFFFFFFF9C70FC01F9FFFFFFFCFFFFFFF9C70F800FDFFFFFFFEFFFFFFF9CF0CA00D1FFFFFFFEFFFFFFF9C90FE0003FFFFFFFEFFFFFFF9FFCDE0007FFFFFFDEFFFFFFF9BFCCE0003FFFFFFFEFFFFFFF97FEFA000FFFFFFFFE;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFFFFFF8FFCFA0007FFFFFFFEFFFFFFF8FFDFC0007FFFFFFFEFFFFFFF9FFF3C0017FFFFFFCEFFFFFFF9FFD62000FFFFFFFCCFFFFFFF9FFDFC000FFFFFFFCC1FFFFFF9FFFFE007FFFFFFFCC1FFFFFFBFFF7C00FFFFFFFFC81FFFFFFBFFEFE017FFFFFFFC807FFFFFBFFDFE02FFFFFFFFE803FFFFFBFFCFC07FFFFFFFFF801FFFFFFFFAFE0FFFFFFFFFFA00FFFFFFFF8FE07FFFFFFFFFA003FFFFFFF47C7FFFFFFFFFFA003FFFFFFF87CFFFFFFFFFFFA000FFFFFFF07C7FFFFFFFFFFE0007FFFFFF8FFFFFFFFFFFFDF0007FFFFFF8FBFFFFFFFFFFCF0001FFFFFE877FFFFFFFFFFEF0001FFFFFE86FFFFFFFFFFFDB00007FFFFE8FFFFFFFFFFFFCB00003FFFFE8D;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFFFFFFCA00003FFFFE8FFFFFFFFFFFFCA80000FFFFF8BFFFFFFFFFFFEA800007FFFF87FFFFFFFFFFFFA800003FFFF17FFFFFFFFFFFF8C00001FFFF97FFFFFFFFFFFF8E00000FFFF5FFFFFFFFFFFFFCF000007FFF8FFFFFFFFFFFFFCF800001FFFCFFFFFFFFFFFFDCFC00001FFFAFFFFFFFFFFFFDCFE00000FFFCFFFFFFFFFFFFCCFF000007FFE7FFFFFFFFFFFCCFF800003FFFFFFFFFFFFFFFCC7F800003FFF7FFFFFFFFFFFFD7FC000007FF7FFFFFFFFFFFFB9FF80001FFF7FFFFFFFFFFFD8C000000007FFFFFFFFFFFFF89C03FE03FC3FFFF000FFFFFF0813FFFF0007FFFFE07FFFFFD880000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \tft_ctrl_inst|rgb[13]~26 (
// Equation(s):
// \tft_ctrl_inst|rgb[13]~26_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\tft_pic_inst|image_valid~q ),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[13]~26 .lut_mask = 16'hC480;
defparam \tft_ctrl_inst|rgb[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \tft_ctrl_inst|rgb[13]~27 (
// Equation(s):
// \tft_ctrl_inst|rgb[13]~27_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[13]~26_combout ) # ((\tft_pic_inst|pix_back_data [13] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|rgb[13]~26_combout ),
	.datab(\tft_pic_inst|pix_back_data [13]),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[13]~27 .lut_mask = 16'hA0E0;
defparam \tft_ctrl_inst|rgb[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFDF07FFFFD7F0003FFFB3FFFFFFF0FFFFFD7F0001FFFB3FFFFFEC3FFFFFD7E040DFFF83FFFFFEF1FFFF9D7FFDFFFFF83FFF7BFE7FFFF9B7FFDF3FFF87FFEF3FC3F1FFBAFDF8E7FFF87FFEE130BE1FFB3090007FFFC7FFEA830FF3FFC3F17927FFFC7FFFE8707C1FFC0F830C3FFFC7FFFC0F57E7FFF0F4F0C3FFFC7FFFD0F1FE3FFE2FCF1E3FFFC7FFFE3F1F83FFF3BE708FFFFC7FFFA3F1FCFFFF3FE000FFFFC7FFFA7F1F8FFFE0DEC1CFFFFE7FFFAFFDFC7FFC73E73CFFFFF7FFFBFFEFEFFFCFFE73CFFFFF7FFF9FFEFFFFF9FFA7187FFFF7FFFDFFEFFFFF8028F387FFFF7FFFDFEEFFFFFC3E80007FFFF7FFFFFFAFFFFFFC0A03F7FFFF7FFFFFEFFFFFFF;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFC78FFFFFFFFFFFF7FFFFFFFFE7F0DFFFFFFFFFFF7FFFFFFFFCFF017FFFFFFFFFF7FFFFFFFF07F807FFFFFFFFFF7FFFFFFFF078402FFFFFFFFFF7FFFFFFFE07EA007FFFFFFFFF3FFFFFFFE07F7003FFFFFFFFD3FFFFFFFE07F3801FFFFFFFFC3FFFFFFFE07F1002FFFFFFFFC3FFFFFFFE07F3C0177FFFFFFC1FFFFFFFE0FF380057FFFFFFC1FFFFFFFE067080007FFFFFFC1FFFFFFFE1FB2C0007FFFFFFE1FFFFFFFE7FD3C0003FFFFFFC1FFFFFFFEFFD3C0003FFFFFFC1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFF18000FFFFFFFC1FFFFFFFFFFF7C0007FFFFFFC1FFFFFFFFFFFF0000FFFFFFFF1FFFFFFFFFFF78000FFFFFFFF3FFFFFFFFFFEF0003FFFFFFFF3FFFFFFFFFFFE0001FFFFFFFF3FFFFFFFFFFFC0003FFFFFFFF7FFFFFFFFFFF80007FFFFFFFF7FFFFFFFFFFF0000FFFFFFFFF7FFFFFFFFFFD0001FFFFFFFFF7FFFFFFFFFFF0003FFFFFFFFF7FFFFFFFFFFB001FFFFFFFFFF7FFFFFFFFFFF803FFFFFFFFFF7FFFFFFFFFF7803FFFFFFFFFF7FFFFFFFFFF781FFFFFFFFFFF7FFFFFFFFFFF03FFFFFFFFFFF7FFFFFFFFFFF03FFFFFFFFFFF7FFFFFFFFFFF87FFFFFFFFFFD7FFFFFFFFFFF8FFFFFFFFFFFC7FFFFFFFFFFF3FFFFFFFFFFFC7FFFFFFFFFFF3;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFC7FFFFFFFFFFF7FFFFFFFFFFFC77FFFFFFFFFF7FFFFFFFFFFFC77FFFFFFFFFFFFFFFFFFFFFFC77FFFFFFFFF67FFFFFFFFFFFC73FFFFFFFFF6FFFFFFFFFFFFC71FFFFFFFFFEFFFFFFFFFFFFC30FFFFFFFFFBFFFFFFFFFFFFC307FFFFFFFFBFFFFFFFFFFFFE303FFFFFFFFFFFFFFFFFFFFFE301FFFFFFFFDFFFFFFFFFFFFF300FFFFFFFFDFFFFFFFFFFFFF3007FFFFFFFF7FFFFFFFFFFFF7807FFFFFFFE7FFFFFFFFFFFE2803FFFFFFFF7FFFFFFFFFFFF26007FFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE0BFFFFFC03FFFFFFFFFFFFFFC04FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000F00000000003F000000000000000000000000005FFFFFE07FFFFFFFFF00007007FFFFFC03FFFFFFFFF0007E81FFFFFFFFFFFFFFFFFFC0003C1FFFFFFFFFFFFFFFFFFFF801E3FFFFFFFFFFFFFFFFFFFF000F3FFFFFFFFFFBFFFF7FFFF80077FFFFFFFFFE0FFF1BFFFFE0037FFFE3FFFFA0FFEF7FFFEF0037FFFE0FFFF817FEF9FFC770037FFFE07FFC05FFFD3E3C078037FFFF0FFF80FFFDBF8000FC037FFFF9FFF07FFFDBE001F7E037FFFFEEFF07FFFDFF78FFFF837FFFFF77C2FFFFDFE7CFFFFC33FFFFFFF87FFFFD7FFC7FFFE33FFFFFBBCFFFFFD7E3841FFE33F;
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \tft_ctrl_inst|rgb[14]~28 (
// Equation(s):
// \tft_ctrl_inst|rgb[14]~28_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[14]~28 .lut_mask = 16'hCA00;
defparam \tft_ctrl_inst|rgb[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \tft_ctrl_inst|rgb[14]~29 (
// Equation(s):
// \tft_ctrl_inst|rgb[14]~29_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[14]~28_combout ) # ((\tft_pic_inst|pix_back_data [15] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|tft_de~7_combout ),
	.datab(\tft_ctrl_inst|rgb[14]~28_combout ),
	.datac(\tft_pic_inst|pix_back_data [15]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[14]~29 .lut_mask = 16'h88A8;
defparam \tft_ctrl_inst|rgb[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[0]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFE38FFFFFEFE0001FFFC7FFFFFE31FFFFFEFE0003FFFC7FFFFFF31FFFFFEFFF8F3FFFF7FFFFFF03FFFFFEFFF8FFFFFF7FFF87F03F0FFFCFFF8FFFFFF7FFF01F07F0FFFDFE0003FFFF7FFF10F87F1FFFCF60003FFFF7FFFD0787E1FFFC0600C3FFFF7FFFD078FE3FFFF0679E7FFFF7FFFF078FC3FFFFFE79E7FFFF7FFFE0F8FC7FFFDFE79C7FFFF7FFFC1F8FC7FFFC7C0007FFFF7FFFC7F8F87FFFC1C0007FFFF7FFFCFF8F87FFFF3C3007FFFF7FFFDFF0F8FFFFFFCF1C7FFFF7FFFDFF1FFFFFFFFCF1C7FFFF7FFFFFF1FFFFFFFFCF3CFFFFF7FFFFFF1FFFFFFFDC000FFFFF7FFFFFF1FFFFFFC1C000FFFFF7FFFFFE1FFFFFFFFDFC0FFFFF7FFFFFF1FFFFFF;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF87FFFFFFFFFFFF7FFFFFFFFF8003FFFFFFFFFFF7FFFFFFFFF0000FFFFFFFFFFF7FFFFFFFFF80003FFFFFFFFFF7FFFFFFFFF87801FFFFFFFFFF7FFFFFFFFF81C00FFFFFFFFFF7FFFFFFFFF80E007FFFFFFFFF7FFFFFFFFF807003FFFFFFFFF7FFFFFFFFF803801FFFFFFFFF7FFFFFFFFF801800FBFFFFFFF7FFFFFFFFF001C0023FFFFFFF7FFFFFFFFFF81C0003FFFFFFF7FFFFFFFFFFC1C0003FFFFFFF7FFFFFFFFFFE1C0007FFFFFFF7FFFFFFFFFFE1C0007FFFFFFF7;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFFE3C0007FFFFFFF7FFFFFFFFFFE38000FFFFFFFF7FFFFFFFFFFE78000FFFFFFFF7FFFFFFFFFFEF0001FFFFFFFF7FFFFFFFFFFFE0001FFFFFFFF7FFFFFFFFFFFC0003FFFFFFFF7FFFFFFFFFFF80007FFFFFFFF7FFFFFFFFFFF0000FFFFFFFFF7FFFFFFFFFFE0001FFFFFFFFF7FFFFFFFFFFE0003FFFFFFFFF7FFFFFFFFFFC0007FFFFFFFFF7FFFFFFFFFFC000FFFFFFFFFF7FFFFFFFFFF8001FFFFFFFFFF7FFFFFFFFFF8007FFFFFFFFFF7FFFFFFFFFF800FFFFFFFFFFF7FFFFFFFFFF001FFFFFFFFFFF7FFFFFFFFFF007FFFFFFFFFFF7FFFFFFFFFF00FFFFFFFFFFFF7FFFFFFFFFF01FFFFFFFFFFFF7FFFFFFFFFF01FFFFFFFFFFFF7FFFFFFFFFF03;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFF7FFFFFFFFFF03FFFFFFFFFFFF7FFFFFFFFFF07FFFFFFFFFFFF7FFFFFFFFFF07FFFFFFFFFFFF7FFFFFFFFFF8FFFFFFFFFFFFF7FFFFFFFFFF8FFFFFFFFFFFFF7FFFFFFFFFF8FFFFFFFFFFFFF7FFFFFFFFFFCFFFFFFFFFFFFF7FFFFFFFFFFCFFFFFFFFFFFFF7FFFFFFFFFFCFFFFFFFFFFFFF7FFFFFFFFFFEFFFFFFFFFFFFF7FFFFFFFFFFEFFFFFFFFFFFFF7FFFFFFFFFFEFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(!\tft_pic_inst|rd_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|eq_node[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\tft_pic_inst|rom_addr [12],\tft_pic_inst|rom_addr [11],\tft_pic_inst|rom_addr [10],\tft_pic_inst|rom_addr [9],\tft_pic_inst|rom_addr [8],\tft_pic_inst|rom_addr [7],\tft_pic_inst|rom_addr [6],\tft_pic_inst|rom_addr [5],\tft_pic_inst|rom_addr [4],\tft_pic_inst|rom_addr [3],\tft_pic_inst|rom_addr [2],
\tft_pic_inst|rom_addr [1],\tft_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../../matlab/image.mif";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF0FFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFF8101FFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFF1FFFE7FFFFFFFC7FFFFFFFFFC07FF03FFFFFFFC7FFFFFFFFF00FFF03FFF8FFFC7FFFFFFFFE03FFE3FFC00FFFC7FFFFF3FFC1FFFE7F00007FFC7FFFFE1FF83FFFE7F0000FFFC7FFFFF1FE0FFFFE7E047FFFFC7FFFFF8FE1FFFFE7FFC7FFFFC7FFFFF87C3FFFFEFFFCFFFFFC7FFFFFC787FFFFEFFFCFFFFFC7F;
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \tft_ctrl_inst|rgb[15]~30 (
// Equation(s):
// \tft_ctrl_inst|rgb[15]~30_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # 
// (!\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\tft_pic_inst|image_valid~q ),
	.datac(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\tft_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[15]~30 .lut_mask = 16'hC808;
defparam \tft_ctrl_inst|rgb[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \tft_ctrl_inst|rgb[15]~31 (
// Equation(s):
// \tft_ctrl_inst|rgb[15]~31_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[15]~30_combout ) # ((\tft_pic_inst|pix_back_data [15] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|tft_de~7_combout ),
	.datab(\tft_ctrl_inst|rgb[15]~30_combout ),
	.datac(\tft_pic_inst|pix_back_data [15]),
	.datad(\tft_pic_inst|image_valid~q ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[15]~31 .lut_mask = 16'h88A8;
defparam \tft_ctrl_inst|rgb[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \tft_ctrl_inst|LessThan0~1 (
// Equation(s):
// \tft_ctrl_inst|LessThan0~1_combout  = ((!\tft_ctrl_inst|cnt_h [2] & (!\tft_ctrl_inst|cnt_h [0] & !\tft_ctrl_inst|cnt_h [1]))) # (!\tft_ctrl_inst|cnt_h [3])

	.dataa(\tft_ctrl_inst|cnt_h [2]),
	.datab(\tft_ctrl_inst|cnt_h [0]),
	.datac(\tft_ctrl_inst|cnt_h [1]),
	.datad(\tft_ctrl_inst|cnt_h [3]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan0~1 .lut_mask = 16'h01FF;
defparam \tft_ctrl_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \tft_ctrl_inst|LessThan0~2 (
// Equation(s):
// \tft_ctrl_inst|LessThan0~2_combout  = (\tft_ctrl_inst|LessThan0~0_combout  & (((\tft_ctrl_inst|LessThan0~1_combout  & !\tft_ctrl_inst|cnt_h [4])) # (!\tft_ctrl_inst|cnt_h [5])))

	.dataa(\tft_ctrl_inst|LessThan0~1_combout ),
	.datab(\tft_ctrl_inst|LessThan0~0_combout ),
	.datac(\tft_ctrl_inst|cnt_h [4]),
	.datad(\tft_ctrl_inst|cnt_h [5]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan0~2 .lut_mask = 16'h08CC;
defparam \tft_ctrl_inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \tft_ctrl_inst|LessThan1~0 (
// Equation(s):
// \tft_ctrl_inst|LessThan1~0_combout  = (!\tft_ctrl_inst|cnt_v [9] & (((!\tft_ctrl_inst|cnt_v [2] & !\tft_ctrl_inst|cnt_v [1])) # (!\tft_ctrl_inst|cnt_v [3])))

	.dataa(\tft_ctrl_inst|cnt_v [3]),
	.datab(\tft_ctrl_inst|cnt_v [2]),
	.datac(\tft_ctrl_inst|cnt_v [1]),
	.datad(\tft_ctrl_inst|cnt_v [9]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan1~0 .lut_mask = 16'h0057;
defparam \tft_ctrl_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \tft_ctrl_inst|LessThan1~1 (
// Equation(s):
// \tft_ctrl_inst|LessThan1~1_combout  = (!\tft_ctrl_inst|cnt_v [4] & (\tft_ctrl_inst|LessThan1~0_combout  & \tft_ctrl_inst|LessThan4~0_combout ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [4]),
	.datac(\tft_ctrl_inst|LessThan1~0_combout ),
	.datad(\tft_ctrl_inst|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan1~1 .lut_mask = 16'h3000;
defparam \tft_ctrl_inst|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
