Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Nov 26 19:24:56 2023
| Host         : elec3342 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file sys_top_control_sets_placed.rpt
| Design       : sys_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   116 |
|    Minimum number of control sets                        |   116 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   754 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   116 |
| >= 0 to < 4        |   103 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |              15 |            8 |
| No           | Yes                   | No                     |              43 |           39 |
| Yes          | No                    | No                     |              39 |           14 |
| Yes          | No                    | Yes                    |             192 |           94 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-------------------------------------------+-----------------------------------------------+------------------+----------------+
|                  Clock Signal                  |               Enable Signal               |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+------------------------------------------------+-------------------------------------------+-----------------------------------------------+------------------+----------------+
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[19]_LDC_i_1_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[22]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[22]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[26]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[26]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[24]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[20]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[20]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[8]_LDC_i_1_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[25]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[25]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[19]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[10]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[18]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[18]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[17]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[17]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[16]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[16]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[15]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[14]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[14]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[13]_LDC_i_1_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[21]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[21]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[12]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[5]_LDC_i_1_n_0  |                                           | symb_det_inst/valid_delay_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  symb_det_inst/valid_delay_reg[26]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[26]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[24]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[24]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[20]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[20]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[1]_LDC_i_1_n_0  |                                           | symb_det_inst/valid_delay_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  symb_det_inst/valid_delay_reg[8]_LDC_i_1_n_0  |                                           | symb_det_inst/valid_delay_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  symb_det_inst/valid_delay_reg[25]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[25]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[19]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[19]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[18]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[18]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[17]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[17]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[16]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[16]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[15]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[14]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[14]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[13]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[0]_LDC_i_1_n_0  |                                           | symb_det_inst/valid_delay_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  symb_det_inst/valid_delay_reg[9]_LDC_i_1_n_0  |                                           | symb_det_inst/valid_delay_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  symb_det_inst/valid_delay_reg[23]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[23]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[4]_LDC_i_1_n_0  |                                           | symb_det_inst/valid_delay_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  symb_det_inst/valid_delay_reg[3]_LDC_i_1_n_0  |                                           | symb_det_inst/valid_delay_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  symb_det_inst/valid_delay_reg[31]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[31]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[30]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[30]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[2]_LDC_i_1_n_0  |                                           | symb_det_inst/valid_delay_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  symb_det_inst/valid_delay_reg[29]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[29]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[28]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[28]_LDC_i_2_n_0 |                1 |              1 |
|  symb_det_inst/valid_delay_reg[27]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[27]_LDC_i_2_n_0 |                1 |              1 |
|  mcdecoder_inst/dout_cnt_reg[0]/G0             |                                           |                                               |                1 |              1 |
|  symb_det_inst/valid_delay_reg[11]_LDC_i_1_n_0 |                                           | symb_det_inst/valid_delay_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[11]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[10]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[22]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[22]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[23]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[24]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[7]_LDC_i_1_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[21]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  clk_BUFG                                      |                                           | symb_det_inst/en_samping_debug                |                1 |              1 |
|  clk_BUFG                                      |                                           | symb_det_inst/valid_delay_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  clk_BUFG                                      |                                           | symb_det_inst/sample_done_i_2_n_0             |                1 |              1 |
|  clk_BUFG                                      |                                           |                                               |                1 |              1 |
|  symb_det_inst/valid_delay_reg[7]_LDC_i_1_n_0  |                                           | symb_det_inst/valid_delay_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  symb_det_inst/valid_delay_reg[6]_LDC_i_1_n_0  |                                           | symb_det_inst/valid_delay_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  mcdecoder_inst/state_fin_debug                |                                           | mcdecoder_inst/state_decode_debug             |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[27]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[12]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[9]_LDC_i_1_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[21]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[23]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[4]_LDC_i_1_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[31]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[30]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[27]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[28]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[28]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[29]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[29]_LDC_i_2_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[31]_LDC_i_1_n_0 |                1 |              1 |
|  clk_BUFG                                      | symb_det_inst/data_cycle3                 | symb_det_inst/valid_delay_reg[30]_LDC_i_1_n_0 |                1 |              1 |
|  myuart_inst/busy_reg_i_2_n_0                  |                                           | clr_IBUF                                      |                2 |              2 |
|  symb_det_inst/symbol_out_reg[2]_i_2_n_0       |                                           |                                               |                1 |              3 |
|  myuart_inst/state_reg[3]_i_2_n_0              |                                           | clr_IBUF                                      |                2 |              4 |
|  myuart_inst/baud_counter_reg[3]_i_2_n_0       |                                           | clr_IBUF                                      |                2 |              4 |
|  mcdecoder_inst/next_state__0                  |                                           |                                               |                1 |              4 |
|  clk_wiz_inst/inst/clk_12288k                  | adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0 | clr_IBUF                                      |                1 |              4 |
|  clk_BUFG                                      |                                           | clr_IBUF                                      |                2 |              5 |
|  clk_wiz_inst/inst/clk_12288k                  | clk_wiz_inst/inst/locked                  |                                               |                2 |              7 |
|  clk_wiz_inst/inst/clk_12288k                  |                                           | clr_IBUF                                      |                3 |              7 |
|  clk_wiz_inst/inst/clk_12288k                  | adc_ctrl_inst/dshift                      | clr_IBUF                                      |                3 |             12 |
|  clk_wiz_inst/inst/clk_12288k                  | adc_ctrl_inst/data                        | clr_IBUF                                      |                4 |             12 |
|  clk_BUFG                                      | adc_ctrl_inst/E[0]                        | clr_IBUF                                      |                4 |             17 |
|  clk_BUFG                                      | symb_det_inst/sampling                    | symb_det_inst/en_samping_debug                |                8 |             32 |
|  clk_BUFG                                      | symb_det_inst/data_cycle0                 |                                               |               12 |             32 |
|  clk_BUFG                                      | symb_det_inst/cnt0                        | symb_det_inst/en_samping_debug                |               15 |             64 |
+------------------------------------------------+-------------------------------------------+-----------------------------------------------+------------------+----------------+


