Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 29 22:48:01 2024
| Host         : C26-5CG2151PR3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clkdiv_inst/f_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.996        0.000                      0                   32        0.339        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.996        0.000                      0                   32        0.339        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.848%)  route 3.144ns (79.152%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.638     5.159    clkdiv_inst/clk
    SLICE_X1Y46          FDCE                                         r  clkdiv_inst/f_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clkdiv_inst/f_count_reg[17]/Q
                         net (fo=2, routed)           0.857     6.472    clkdiv_inst/f_count[17]
    SLICE_X1Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.574     7.170    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I1_O)        0.124     7.294 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.713     9.007    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X1Y42          LUT4 (Prop_lut4_I0_O)        0.124     9.131 r  clkdiv_inst/f_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.131    clkdiv_inst/f_count_0[1]
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.518    14.859    clkdiv_inst/clk
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y42          FDCE (Setup_fdce_C_D)        0.029    15.127    clkdiv_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.856ns (21.402%)  route 3.144ns (78.598%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.638     5.159    clkdiv_inst/clk
    SLICE_X1Y46          FDCE                                         r  clkdiv_inst/f_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clkdiv_inst/f_count_reg[17]/Q
                         net (fo=2, routed)           0.857     6.472    clkdiv_inst/f_count[17]
    SLICE_X1Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.574     7.170    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I1_O)        0.124     7.294 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.713     9.007    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X1Y42          LUT4 (Prop_lut4_I0_O)        0.152     9.159 r  clkdiv_inst/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.159    clkdiv_inst/f_count_0[3]
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.518    14.859    clkdiv_inst/clk
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y42          FDCE (Setup_fdce_C_D)        0.075    15.173    clkdiv_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 2.321ns (58.786%)  route 1.627ns (41.214%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.637     5.158    clkdiv_inst/clk
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.419     5.577 r  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.766     6.343    clkdiv_inst/f_count[4]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     7.040 r  clkdiv_inst/f_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    clkdiv_inst/f_count0_carry_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  clkdiv_inst/f_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.154    clkdiv_inst/f_count0_carry__0_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  clkdiv_inst/f_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.268    clkdiv_inst/f_count0_carry__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  clkdiv_inst/f_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.382    clkdiv_inst/f_count0_carry__2_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  clkdiv_inst/f_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.496    clkdiv_inst/f_count0_carry__3_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  clkdiv_inst/f_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.610    clkdiv_inst/f_count0_carry__4_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  clkdiv_inst/f_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.724    clkdiv_inst/f_count0_carry__5_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.946 r  clkdiv_inst/f_count0_carry__6/O[0]
                         net (fo=1, routed)           0.861     8.808    clkdiv_inst/data0[29]
    SLICE_X1Y49          LUT4 (Prop_lut4_I3_O)        0.299     9.107 r  clkdiv_inst/f_count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.107    clkdiv_inst/f_count_0[29]
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.520    14.861    clkdiv_inst/clk
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_count_reg[29]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y49          FDCE (Setup_fdce_C_D)        0.031    15.131    clkdiv_inst/f_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.215%)  route 3.075ns (78.785%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.638     5.159    clkdiv_inst/clk
    SLICE_X1Y43          FDCE                                         r  clkdiv_inst/f_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clkdiv_inst/f_count_reg[5]/Q
                         net (fo=2, routed)           0.857     6.472    clkdiv_inst/f_count[5]
    SLICE_X1Y43          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.436     7.032    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.156 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.782     8.938    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X1Y49          LUT4 (Prop_lut4_I1_O)        0.124     9.062 r  clkdiv_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     9.062    clkdiv_inst/f_clk_i_1_n_0
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.520    14.861    clkdiv_inst/clk
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_clk_reg/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y49          FDCE (Setup_fdce_C_D)        0.029    15.129    clkdiv_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.856ns (21.782%)  route 3.074ns (78.218%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.638     5.159    clkdiv_inst/clk
    SLICE_X1Y43          FDCE                                         r  clkdiv_inst/f_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clkdiv_inst/f_count_reg[5]/Q
                         net (fo=2, routed)           0.857     6.472    clkdiv_inst/f_count[5]
    SLICE_X1Y43          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.436     7.032    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.156 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.781     8.937    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X1Y49          LUT4 (Prop_lut4_I1_O)        0.152     9.089 r  clkdiv_inst/f_count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.089    clkdiv_inst/f_count_0[30]
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.520    14.861    clkdiv_inst/clk
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_count_reg[30]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y49          FDCE (Setup_fdce_C_D)        0.075    15.175    clkdiv_inst/f_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.531%)  route 3.018ns (78.469%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.638     5.159    clkdiv_inst/clk
    SLICE_X1Y46          FDCE                                         r  clkdiv_inst/f_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clkdiv_inst/f_count_reg[17]/Q
                         net (fo=2, routed)           0.857     6.472    clkdiv_inst/f_count[17]
    SLICE_X1Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.574     7.170    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I1_O)        0.124     7.294 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.587     8.881    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.124     9.005 r  clkdiv_inst/f_count[10]_i_1/O
                         net (fo=1, routed)           0.000     9.005    clkdiv_inst/f_count_0[10]
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.519    14.860    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)        0.029    15.128    clkdiv_inst/f_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.854ns (22.058%)  route 3.018ns (77.942%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.638     5.159    clkdiv_inst/clk
    SLICE_X1Y46          FDCE                                         r  clkdiv_inst/f_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clkdiv_inst/f_count_reg[17]/Q
                         net (fo=2, routed)           0.857     6.472    clkdiv_inst/f_count[17]
    SLICE_X1Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.574     7.170    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I1_O)        0.124     7.294 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.587     8.881    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.150     9.031 r  clkdiv_inst/f_count[12]_i_1/O
                         net (fo=1, routed)           0.000     9.031    clkdiv_inst/f_count_0[12]
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.519    14.860    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[12]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)        0.075    15.174    clkdiv_inst/f_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.828ns (21.686%)  route 2.990ns (78.314%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.638     5.159    clkdiv_inst/clk
    SLICE_X1Y46          FDCE                                         r  clkdiv_inst/f_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clkdiv_inst/f_count_reg[17]/Q
                         net (fo=2, routed)           0.857     6.472    clkdiv_inst/f_count[17]
    SLICE_X1Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.574     7.170    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I1_O)        0.124     7.294 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.560     8.853    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.124     8.977 r  clkdiv_inst/f_count[11]_i_1/O
                         net (fo=1, routed)           0.000     8.977    clkdiv_inst/f_count_0[11]
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.519    14.860    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[11]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)        0.031    15.130    clkdiv_inst/f_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.856ns (22.256%)  route 2.990ns (77.744%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.638     5.159    clkdiv_inst/clk
    SLICE_X1Y46          FDCE                                         r  clkdiv_inst/f_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clkdiv_inst/f_count_reg[17]/Q
                         net (fo=2, routed)           0.857     6.472    clkdiv_inst/f_count[17]
    SLICE_X1Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  clkdiv_inst/f_count[30]_i_6/O
                         net (fo=1, routed)           0.574     7.170    clkdiv_inst/f_count[30]_i_6_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I1_O)        0.124     7.294 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.560     8.853    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.152     9.005 r  clkdiv_inst/f_count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.005    clkdiv_inst/f_count_0[9]
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.519    14.860    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[9]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)        0.075    15.174    clkdiv_inst/f_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.828ns (21.993%)  route 2.937ns (78.007%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.638     5.159    clkdiv_inst/clk
    SLICE_X1Y43          FDCE                                         r  clkdiv_inst/f_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clkdiv_inst/f_count_reg[5]/Q
                         net (fo=2, routed)           0.857     6.472    clkdiv_inst/f_count[5]
    SLICE_X1Y43          LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.436     7.032    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.156 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.644     8.800    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.124     8.924 r  clkdiv_inst/f_count[26]_i_1/O
                         net (fo=1, routed)           0.000     8.924    clkdiv_inst/f_count_0[26]
    SLICE_X1Y48          FDCE                                         r  clkdiv_inst/f_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.520    14.861    clkdiv_inst/clk
    SLICE_X1Y48          FDCE                                         r  clkdiv_inst/f_count_reg[26]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y48          FDCE (Setup_fdce_C_D)        0.031    15.131    clkdiv_inst/f_count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  6.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.206%)  route 0.245ns (56.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.477    clkdiv_inst/clk
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  clkdiv_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.245     1.863    clkdiv_inst/f_count[0]
    SLICE_X1Y42          LUT1 (Prop_lut1_I0_O)        0.045     1.908 r  clkdiv_inst/f_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.908    clkdiv_inst/f_count_0[0]
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.865     1.992    clkdiv_inst/clk
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.092     1.569    clkdiv_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.298%)  route 0.287ns (60.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.596     1.479    clkdiv_inst/clk
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_inst/f_clk_reg/Q
                         net (fo=4, routed)           0.287     1.907    clkdiv_inst/CLK
    SLICE_X1Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.952 r  clkdiv_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     1.952    clkdiv_inst/f_clk_i_1_n_0
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.867     1.994    clkdiv_inst/clk
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_clk_reg/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y49          FDCE (Hold_fdce_C_D)         0.091     1.570    clkdiv_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.274ns (46.530%)  route 0.315ns (53.470%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.128     1.606 r  clkdiv_inst/f_count_reg[9]/Q
                         net (fo=2, routed)           0.100     1.706    clkdiv_inst/f_count[9]
    SLICE_X1Y44          LUT5 (Prop_lut5_I2_O)        0.098     1.804 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.215     2.019    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I2_O)        0.048     2.067 r  clkdiv_inst/f_count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.067    clkdiv_inst/f_count_0[12]
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.107     1.585    clkdiv_inst/f_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.275ns (46.542%)  route 0.316ns (53.458%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.128     1.606 r  clkdiv_inst/f_count_reg[9]/Q
                         net (fo=2, routed)           0.100     1.706    clkdiv_inst/f_count[9]
    SLICE_X1Y44          LUT5 (Prop_lut5_I2_O)        0.098     1.804 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.216     2.020    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I2_O)        0.049     2.069 r  clkdiv_inst/f_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.069    clkdiv_inst/f_count_0[9]
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[9]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.107     1.585    clkdiv_inst/f_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.271ns (46.256%)  route 0.315ns (53.744%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.128     1.606 r  clkdiv_inst/f_count_reg[9]/Q
                         net (fo=2, routed)           0.100     1.706    clkdiv_inst/f_count[9]
    SLICE_X1Y44          LUT5 (Prop_lut5_I2_O)        0.098     1.804 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.215     2.019    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I2_O)        0.045     2.064 r  clkdiv_inst/f_count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.064    clkdiv_inst/f_count_0[10]
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[10]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.091     1.569    clkdiv_inst/f_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.271ns (46.177%)  route 0.316ns (53.823%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.478    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.128     1.606 r  clkdiv_inst/f_count_reg[9]/Q
                         net (fo=2, routed)           0.100     1.706    clkdiv_inst/f_count[9]
    SLICE_X1Y44          LUT5 (Prop_lut5_I2_O)        0.098     1.804 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.216     2.020    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I2_O)        0.045     2.065 r  clkdiv_inst/f_count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.065    clkdiv_inst/f_count_0[11]
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     1.993    clkdiv_inst/clk
    SLICE_X1Y44          FDCE                                         r  clkdiv_inst/f_count_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.092     1.570    clkdiv_inst/f_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.235ns (38.394%)  route 0.377ns (61.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.596     1.479    clkdiv_inst/clk
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_inst/f_count_reg[29]/Q
                         net (fo=2, routed)           0.231     1.851    clkdiv_inst/f_count[29]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.045     1.896 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          0.146     2.042    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X1Y49          LUT4 (Prop_lut4_I0_O)        0.049     2.091 r  clkdiv_inst/f_count[30]_i_1/O
                         net (fo=1, routed)           0.000     2.091    clkdiv_inst/f_count_0[30]
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.867     1.994    clkdiv_inst/clk
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_count_reg[30]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y49          FDCE (Hold_fdce_C_D)         0.107     1.586    clkdiv_inst/f_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.270ns (43.882%)  route 0.345ns (56.118%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.477    clkdiv_inst/clk
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.128     1.605 f  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.101     1.707    clkdiv_inst/f_count[4]
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.098     1.805 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.244     2.048    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X1Y42          LUT4 (Prop_lut4_I1_O)        0.044     2.092 r  clkdiv_inst/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.092    clkdiv_inst/f_count_0[3]
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.865     1.992    clkdiv_inst/clk
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.107     1.584    clkdiv_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.271ns (44.045%)  route 0.344ns (55.955%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.477    clkdiv_inst/clk
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.128     1.605 f  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.101     1.707    clkdiv_inst/f_count[4]
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.098     1.805 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.243     2.047    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X1Y42          LUT4 (Prop_lut4_I1_O)        0.045     2.092 r  clkdiv_inst/f_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.092    clkdiv_inst/f_count_0[4]
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.865     1.992    clkdiv_inst/clk
    SLICE_X1Y42          FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.107     1.584    clkdiv_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.231ns (37.989%)  route 0.377ns (62.011%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.596     1.479    clkdiv_inst/clk
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_inst/f_count_reg[29]/Q
                         net (fo=2, routed)           0.231     1.851    clkdiv_inst/f_count[29]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.045     1.896 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          0.146     2.042    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X1Y49          LUT4 (Prop_lut4_I0_O)        0.045     2.087 r  clkdiv_inst/f_count[29]_i_1/O
                         net (fo=1, routed)           0.000     2.087    clkdiv_inst/f_count_0[29]
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.867     1.994    clkdiv_inst/clk
    SLICE_X1Y49          FDCE                                         r  clkdiv_inst/f_count_reg[29]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y49          FDCE (Hold_fdce_C_D)         0.092     1.571    clkdiv_inst/f_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.516    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y49    clkdiv_inst/f_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42    clkdiv_inst/f_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    clkdiv_inst/f_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    clkdiv_inst/f_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    clkdiv_inst/f_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y45    clkdiv_inst/f_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y45    clkdiv_inst/f_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y45    clkdiv_inst/f_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y45    clkdiv_inst/f_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    clkdiv_inst/f_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    clkdiv_inst/f_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    clkdiv_inst/f_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    clkdiv_inst/f_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    clkdiv_inst/f_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49    clkdiv_inst/f_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42    clkdiv_inst/f_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    clkdiv_inst/f_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    clkdiv_inst/f_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    clkdiv_inst/f_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49    clkdiv_inst/f_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    clkdiv_inst/f_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    clkdiv_inst/f_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    clkdiv_inst/f_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    clkdiv_inst/f_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    clkdiv_inst/f_count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    clkdiv_inst/f_count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    clkdiv_inst/f_count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    clkdiv_inst/f_count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    clkdiv_inst/f_count_reg[18]/C



