
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122161                       # Number of seconds simulated
sim_ticks                                122161153485                       # Number of ticks simulated
final_tick                               1176727680576                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102003                       # Simulator instruction rate (inst/s)
host_op_rate                                   132114                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3880116                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907072                       # Number of bytes of host memory used
host_seconds                                 31483.89                       # Real time elapsed on the host
sim_insts                                  3211462197                       # Number of instructions simulated
sim_ops                                    4159460132                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1182080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1665280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2162944                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5015424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1564416                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1564416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9235                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13010                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16898                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39183                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12222                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12222                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9676398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13631829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17705661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                41055801                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13621                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14669                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13621                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41912                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12806166                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12806166                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12806166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9676398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13631829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17705661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53861967                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146652046                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22795301                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18793267                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2029706                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9023151                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8705288                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2382353                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89059                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110908010                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125266929                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22795301                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11087641                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26140986                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6041252                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3218566                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12863189                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1681746                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144245393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.066242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.487212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       118104407     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1343587      0.93%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1911045      1.32%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2517408      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2836552      1.97%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2109224      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1202815      0.83%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1789405      1.24%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12430950      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144245393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.155438                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.854178                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109682301                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4854223                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25671268                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        59998                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3977597                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3640053                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     151137080                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3977597                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110437373                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1107181                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2379215                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24979237                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1364785                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     150150724                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          803                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        275072                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       564339                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          604                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209366802                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    701459040                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    701459040                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38617765                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39469                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22800                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4117158                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14267028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7411763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122802                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1620704                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145998796                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39441                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136490575                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27783                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21279068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     50310063                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144245393                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.946239                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.506345                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86540084     60.00%     60.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23207228     16.09%     76.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12855149      8.91%     85.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8321833      5.77%     90.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7654302      5.31%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3043901      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1842729      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       526873      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       253294      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144245393                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65562     22.24%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        102823     34.88%     57.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126433     42.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114606578     83.97%     83.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2088196      1.53%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12425331      9.10%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7353801      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136490575                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.930710                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             294818                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002160                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417549141                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    167317647                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133891056                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136785393                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       334708                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2999100                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       189319                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           86                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3977597                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         838621                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       111579                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146038237                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1325118                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14267028                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7411763                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22773                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          342                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1183508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1163650                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2347158                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134646461                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12256724                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1844111                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19608852                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18856675                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7352128                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.918136                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133891286                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133891056                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78433856                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213223909                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.912985                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367847                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23141216                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2062832                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140267796                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.876213                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.683547                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90451672     64.48%     64.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23958049     17.08%     81.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9404351      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4830698      3.44%     91.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4229273      3.02%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2020957      1.44%     96.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1766259      1.26%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       826149      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2780388      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140267796                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2780388                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283533047                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296068951                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2406653                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.466520                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.466520                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.681886                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.681886                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606644302                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185763572                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141574624                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146652046                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21744792                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19057844                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1696016                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10817227                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10502988                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1512519                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52941                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    114724745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120888798                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21744792                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12015507                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24589870                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5544996                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1877519                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13076243                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1069398                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    145031210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       120441340     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1235712      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2262516      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1898325      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3484021      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3769483      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          821183      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          644653      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10473977      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    145031210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148275                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.824324                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       113832836                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2956623                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24383683                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24033                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3834031                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2333811                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5047                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136402847                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1304                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3834031                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       114288546                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1383241                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       761915                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23940306                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       823161                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     135441406                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         85570                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       498262                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    179846064                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    614521263                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    614521263                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    145088542                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34757522                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        19309                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9660                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2605304                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22571182                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4372321                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78770                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       970979                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133861658                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        19310                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        125763952                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       101287                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22195513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47646196                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    145031210                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867151                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478156                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     92688718     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21318021     14.70%     78.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10695110      7.37%     85.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7023577      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7322526      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3786471      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1695394      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       420987      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80406      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    145031210                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         314578     59.93%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        131748     25.10%     85.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        78602     14.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     99260214     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1052016      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9649      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     21101991     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4340082      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     125763952                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.857567                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             524928                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004174                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    397185329                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    156076786                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    122918501                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126288880                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       233032                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4081848                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       134901                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3834031                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         905110                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49912                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133880968                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47740                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22571182                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4372321                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9660                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32844                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          194                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       821120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1006822                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1827942                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124410854                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20776079                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1353098                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            25115964                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19164435                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4339885                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.848340                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             123029479                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            122918501                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         70994811                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        168496897                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.838164                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421342                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97503814                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110740258                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23141629                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        19300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1700639                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    141197179                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784295                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660407                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    100074434     70.88%     70.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15952711     11.30%     82.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11537320      8.17%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2579469      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2934424      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1041352      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4356365      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       876978      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1844126      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    141197179                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97503814                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110740258                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22726754                       # Number of memory references committed
system.switch_cpus1.commit.loads             18489334                       # Number of loads committed
system.switch_cpus1.commit.membars               9650                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17343674                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         96663619                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1495101                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1844126                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           273234940                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          271597885                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1620836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97503814                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110740258                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97503814                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.504065                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.504065                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.664865                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.664865                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       575622402                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      161453477                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143121748                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         19300                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146652046                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24406254                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19777882                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2115231                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9781008                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9367981                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2609260                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94153                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106409378                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             134328249                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24406254                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11977241                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29350590                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6873923                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2997322                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12419024                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1709251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    143468852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.143406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.557473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114118262     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2761758      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2105325      1.47%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5165142      3.60%     86.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1161910      0.81%     87.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1669734      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1259382      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          796058      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14431281     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    143468852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166423                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.915966                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105169019                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4616127                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28898999                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       115613                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4669090                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4213505                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42476                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     162087992                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        74963                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4669090                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106058065                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1296519                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1819380                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28115952                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1509842                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     160421804                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        18369                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        278442                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       626502                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       156370                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    225373722                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    747167043                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    747167043                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177779340                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        47594358                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39169                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21948                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5176184                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15487944                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7548796                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       128118                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1683759                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         157559324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146318320                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       196641                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28841301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     62457590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4720                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    143468852                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.019861                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.566026                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82210085     57.30%     57.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25721650     17.93%     75.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12028773      8.38%     83.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8828385      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7850339      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3112655      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3084376      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       477630      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       154959      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    143468852                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         587879     68.57%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        121153     14.13%     82.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       148308     17.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122812246     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2199072      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17221      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13809708      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7480073      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146318320                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.997724                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             857340                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005859                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    437159469                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    186440228                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142636335                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147175660                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       360090                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3787786                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1044                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          443                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       231382                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4669090                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         807637                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        94798                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    157598484                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        54916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15487944                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7548796                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21940                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         82758                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          443                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1150861                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1208664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2359525                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143679675                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13269933                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2638641                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20748234                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20406559                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7478301                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.979732                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142823311                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142636335                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85550407                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        237047753                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.972617                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360899                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104149575                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127905605                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29694010                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2119611                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138799762                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921512                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694201                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86342448     62.21%     62.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24542838     17.68%     79.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10815244      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5666173      4.08%     91.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4517587      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1623493      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1379692      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1030501      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2881786      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138799762                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104149575                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127905605                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19017571                       # Number of memory references committed
system.switch_cpus2.commit.loads             11700158                       # Number of loads committed
system.switch_cpus2.commit.membars              17220                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18377615                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115247538                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2603941                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2881786                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           293517591                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          319868559                       # The number of ROB writes
system.switch_cpus2.timesIdled                  71579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3183194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104149575                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127905605                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104149575                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.408091                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.408091                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.710182                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.710182                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       647857528                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198671155                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      151590370                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34440                       # number of misc regfile writes
system.l2.replacements                          39185                       # number of replacements
system.l2.tagsinuse                      32767.985904                       # Cycle average of tags in use
system.l2.total_refs                          1082865                       # Total number of references to valid blocks.
system.l2.sampled_refs                          71953                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.049616                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           845.590599                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.367587                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3924.416169                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.026412                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5522.685903                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.448606                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5548.597218                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5397.291354                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6260.230920                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5240.331136                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025805                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000316                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.119764                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.168539                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000288                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.169330                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.164712                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.191047                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.159922                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43161                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35176                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        59153                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  137490                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55083                       # number of Writeback hits
system.l2.Writeback_hits::total                 55083                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43161                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35176                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        59153                       # number of demand (read+write) hits
system.l2.demand_hits::total                   137490                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43161                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35176                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        59153                       # number of overall hits
system.l2.overall_hits::total                  137490                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9233                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13010                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        16898                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 39181                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9235                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13010                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        16898                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39183                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9235                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13010                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        16898                       # number of overall misses
system.l2.overall_misses::total                 39183                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2238719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1856110796                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2277909                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2579735813                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2277414                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3290722004                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7733362655                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       407071                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        407071                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2238719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1856517867                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2277909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2579735813                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2277414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3290722004                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7733769726                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2238719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1856517867                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2277909                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2579735813                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2277414                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3290722004                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7733769726                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52394                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        48186                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        76051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              176671                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55083                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55083                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52396                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        48186                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        76051                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               176673                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52396                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        48186                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        76051                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              176673                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.176222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.269995                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.222193                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.221774                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.176254                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.269995                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.222193                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.221783                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.176254                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.269995                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.222193                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.221783                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 201030.087296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 162707.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 198288.686626                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 175185.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 194740.324535                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 197375.326179                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 203535.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 203535.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 201030.629886                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 162707.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 198288.686626                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 175185.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 194740.324535                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 197375.640609                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 201030.629886                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 162707.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 198288.686626                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 175185.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 194740.324535                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 197375.640609                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12222                       # number of writebacks
system.l2.writebacks::total                     12222                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9233                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13010                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        16898                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            39181                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        16898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39183                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        16898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39183                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1318005314                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1462253                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1821675655                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1519359                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2306190580                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5450334073                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       290779                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       290779                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1318296093                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1462253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1821675655                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1519359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2306190580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5450624852                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1318296093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1462253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1821675655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1519359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2306190580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5450624852                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.269995                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.222193                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.221774                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.176254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.269995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.222193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.221783                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.176254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.269995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.222193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.221783                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 142749.411242                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 104446.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140021.187932                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 116873.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 136477.132205                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 139106.558613                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 145389.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 145389.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 142749.982999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 104446.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140021.187932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 116873.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 136477.132205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 139106.879310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 142749.982999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 104446.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140021.187932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 116873.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 136477.132205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 139106.879310                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996270                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012870790                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042078.205645                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996270                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12863173                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12863173                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12863173                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12863173                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12863173                       # number of overall hits
system.cpu0.icache.overall_hits::total       12863173                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2931764                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2931764                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2931764                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2931764                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2931764                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2931764                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12863189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12863189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12863189                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12863189                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12863189                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12863189                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 183235.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 183235.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 183235.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2346819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2346819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2346819                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180524.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52396                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172317266                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52652                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3272.758224                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.282278                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.717722                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911259                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088741                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9124670                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9124670                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185189                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185189                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17569                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17569                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16309859                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16309859                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16309859                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16309859                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       150908                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       150908                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2913                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2913                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153821                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153821                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153821                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153821                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16603302020                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16603302020                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    458398796                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    458398796                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17061700816                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17061700816                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17061700816                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17061700816                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9275578                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9275578                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16463680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16463680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16463680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16463680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016269                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016269                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000405                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009343                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009343                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009343                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009343                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110022.676200                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110022.676200                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 157363.129420                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 157363.129420                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110919.190592                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110919.190592                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110919.190592                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110919.190592                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1183808                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 107618.909091                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24000                       # number of writebacks
system.cpu0.dcache.writebacks::total            24000                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98514                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98514                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2911                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2911                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       101425                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       101425                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       101425                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       101425                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52394                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52394                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            2                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52396                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52396                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52396                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52396                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4768931377                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4768931377                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       423671                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       423671                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4769355048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4769355048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4769355048                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4769355048                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003183                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003183                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003183                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91020.562984                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91020.562984                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 211835.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 211835.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91025.174593                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91025.174593                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91025.174593                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91025.174593                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.825738                       # Cycle average of tags in use
system.cpu1.icache.total_refs               921062149                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1702517.835490                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.825738                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022157                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866708                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13076227                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13076227                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13076227                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13076227                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13076227                       # number of overall hits
system.cpu1.icache.overall_hits::total       13076227                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2712817                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2712817                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2712817                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2712817                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2712817                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2712817                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13076243                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13076243                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13076243                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13076243                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13076243                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13076243                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 169551.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 169551.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 169551.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 169551.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 169551.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 169551.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2394309                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2394309                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2394309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2394309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2394309                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2394309                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 171022.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 171022.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 171022.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 171022.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 171022.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 171022.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 48186                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227345260                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48442                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4693.143553                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.633308                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.366692                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.834505                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.165495                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18805388                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18805388                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4218106                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4218106                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9663                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9663                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9650                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9650                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     23023494                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        23023494                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     23023494                       # number of overall hits
system.cpu1.dcache.overall_hits::total       23023494                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       178140                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       178140                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       178140                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        178140                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       178140                       # number of overall misses
system.cpu1.dcache.overall_misses::total       178140                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21062168656                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21062168656                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21062168656                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21062168656                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21062168656                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21062168656                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18983528                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18983528                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4218106                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4218106                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9650                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9650                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     23201634                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23201634                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     23201634                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23201634                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009384                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009384                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007678                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007678                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007678                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007678                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118233.797328                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118233.797328                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118233.797328                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118233.797328                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118233.797328                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118233.797328                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10109                       # number of writebacks
system.cpu1.dcache.writebacks::total            10109                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       129954                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       129954                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       129954                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       129954                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       129954                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       129954                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        48186                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        48186                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        48186                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        48186                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        48186                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        48186                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4990554295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4990554295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4990554295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4990554295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4990554295                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4990554295                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103568.553003                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103568.553003                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 103568.553003                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103568.553003                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 103568.553003                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103568.553003                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997295                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1014281627                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2044922.635081                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997295                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12419010                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12419010                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12419010                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12419010                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12419010                       # number of overall hits
system.cpu2.icache.overall_hits::total       12419010                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2700671                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2700671                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2700671                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2700671                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2700671                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2700671                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12419024                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12419024                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12419024                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12419024                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12419024                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12419024                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 192905.071429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 192905.071429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 192905.071429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 192905.071429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 192905.071429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 192905.071429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2385514                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2385514                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2385514                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2385514                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2385514                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2385514                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 183501.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 183501.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 183501.076923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 183501.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 183501.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 183501.076923                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 76051                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180555806                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 76307                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2366.176183                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.559966                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.440034                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900625                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099375                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9990846                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9990846                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7282970                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7282970                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21760                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21760                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17220                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17220                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17273816                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17273816                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17273816                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17273816                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       181916                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       181916                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       181916                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        181916                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       181916                       # number of overall misses
system.cpu2.dcache.overall_misses::total       181916                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19719276041                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19719276041                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19719276041                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19719276041                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19719276041                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19719276041                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10172762                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10172762                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7282970                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7282970                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17220                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17220                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17455732                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17455732                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17455732                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17455732                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017883                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017883                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010422                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010422                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010422                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010422                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108397.700263                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108397.700263                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108397.700263                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108397.700263                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108397.700263                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108397.700263                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20974                       # number of writebacks
system.cpu2.dcache.writebacks::total            20974                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       105865                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       105865                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       105865                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       105865                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       105865                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       105865                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        76051                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        76051                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        76051                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        76051                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        76051                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        76051                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7311150653                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7311150653                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7311150653                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7311150653                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7311150653                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7311150653                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004357                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004357                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004357                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004357                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96134.839161                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96134.839161                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96134.839161                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96134.839161                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96134.839161                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96134.839161                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
