// Seed: 3750711834
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic [7:0] id_3;
  wor id_4 = 1;
  assign id_3[1] = id_3;
  tri1 id_5;
  wire id_6;
  assign id_3[1] = id_1;
  assign id_5 = 1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_10;
  initial $display(id_6);
  always_latch @(posedge id_6) begin : LABEL_0
    id_5 = 1'b0;
  end
  wire id_11;
  wire id_12;
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_11,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
