{"version":"1.1.0","info":[["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/cordic/RTL/cosine.sv",[[[[[["cosine",[[0,0],[9,2]],[[0,7],[0,13]],[],["module"]],[76,9]],[[["WIDTH",[[1,0],[1,20]],[[1,10],[1,15]],["cosine"],["parameter-port","parameter"]],["LIMIT",[[2,0],[2,28]],[[2,10],[2,15]],["cosine"],["parameter-port","parameter"]],["clk",[[4,4],[4,13]],[[4,10],[4,13]],["cosine"],["port","input"]],["reset",[[5,4],[5,15]],[[5,10],[5,15]],["cosine"],["port","input"]],["clk_en",[[6,4],[6,16]],[[6,10],[6,16]],["cosine"],["port","input"]],["angle",[[7,4],[7,22]],[[7,17],[7,22]],["cosine"],["port","input"]],["result",[[8,4],[8,24]],[[8,18],[8,24]],["cosine"],["port","output"]],["angles",[[11,0],[11,284]],[[11,30],[11,36]],["cosine"],["localparam"]],["pipeline_stages",[[13,0],[13,31]],[[13,11],[13,26]],["cosine"],["localparam"]],["blocks_per_stage",[[14,0],[14,90]],[[14,40],[14,56]],["cosine"],["localparam"]],["fixedFractionalAngle",[[21,0],[21,37]],[[21,17],[21,37]],["cosine"],["variable","wire"]],["upckr",[[22,0],[22,70]],[[22,36],[22,41]],["cosine"],["instance","unpacker"]],["x_p",[[24,0],[24,41]],[[24,18],[24,21]],["cosine"],["variable","logic"]],["y_p",[[25,0],[25,41]],[[25,18],[25,21]],["cosine"],["variable","logic"]],["w_p",[[26,0],[26,41]],[[26,18],[26,21]],["cosine"],["variable","logic"]],["i",[[28,0],[28,8]],[[28,7],[28,8]],["cosine"],["variable","genvar"]],["j",[[29,0],[29,8]],[[29,7],[29,8]],["cosine"],["variable","genvar"]],["currStage",[[44,4],[44,61]],[[44,22],[44,31]],["cosine"],["localparam"]],["nextStage",[[45,4],[45,65]],[[45,22],[45,31]],["cosine"],["localparam"]],["x_s",[[47,4],[47,54]],[[47,21],[47,24]],["cosine"],["variable","wire"]],["y_s",[[48,4],[48,54]],[[48,21],[48,24]],["cosine"],["variable","wire"]],["w_s",[[49,4],[49,54]],[[49,21],[49,24]],["cosine"],["variable","wire"]],["en0",[[51,4],[51,140]],[[51,28],[51,31]],["cosine"],["instance","engine"]],["iter",[[54,6],[54,45]],[[54,24],[54,28]],["cosine"],["localparam"]],["en",[[55,6],[55,137]],[[55,30],[55,32]],["cosine"],["instance","engine"]],["pckr",[[72,0],[72,59]],[[72,25],[72,29]],["cosine"],["instance","packer"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/cordic/RTL/engine.sv",[[[[[["engine",[[0,0],[11,2]],[[0,7],[0,13]],[],["module"]],[19,9]],[[["WIDTH",[[1,2],[1,22]],[[1,12],[1,17]],["engine"],["parameter-port","parameter"]],["i",[[3,4],[3,17]],[[3,16],[3,17]],["engine"],["port","input"]],["a_i",[[4,4],[4,25]],[[4,22],[4,25]],["engine"],["port","input"]],["x_i",[[5,4],[5,32]],[[5,29],[5,32]],["engine"],["port","signed"]],["y_i",[[6,4],[6,32]],[[6,29],[6,32]],["engine"],["port","signed"]],["w_i",[[7,4],[7,32]],[[7,29],[7,32]],["engine"],["port","signed"]],["x_n",[[8,4],[8,33]],[[8,30],[8,33]],["engine"],["port","signed"]],["y_n",[[9,4],[9,33]],[[9,30],[9,33]],["engine"],["port","signed"]],["w_n",[[10,4],[10,26]],[[10,23],[10,26]],["engine"],["port","output"]],["sign_w",[[13,4],[13,30]],[[13,9],[13,15]],["engine"],["variable","wire"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/cordic/RTL/packer.sv",[[[[[["packer",[[0,0],[5,2]],[[0,7],[0,13]],[],["module"]],[14,9]],[[["WIDTH",[[1,2],[1,22]],[[1,12],[1,17]],["packer"],["parameter-port","parameter"]],["result",[[3,2],[3,26]],[[3,20],[3,26]],["packer"],["port","input"]],["floatResult",[[4,2],[4,27]],[[4,16],[4,27]],["packer"],["port","output"]],["extension",[[10,2],[10,55]],[[10,13],[10,22]],["packer"],["localparam"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/cordic/RTL/rom.sv",[[[[[["rom",[[0,0],[3,2]],[[0,7],[0,10]],[],["module"]],[14,9]],[[["address",[[1,4],[1,23]],[[1,16],[1,23]],["rom"],["port","input"]],["q",[[2,4],[2,19]],[[2,18],[2,19]],["rom"],["port","output"]],["rom_array",[[5,4],[5,33]],[[5,17],[5,26]],["rom"],["variable","logic"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/cordic/RTL/unpacker.sv",[[[[[["unpacker",[[0,0],[6,2]],[[0,7],[0,15]],[],["module"]],[24,0]],[[["FRACTIONAL_BITS",[[1,4],[1,34]],[[1,14],[1,29]],["unpacker"],["parameter-port","parameter"]],["SIGNED",[[2,4],[2,24]],[[2,14],[2,20]],["unpacker"],["parameter-port","parameter"]],["data",[[4,4],[4,21]],[[4,17],[4,21]],["unpacker"],["port","input"]],["result",[[5,4],[5,39]],[[5,33],[5,39]],["unpacker"],["port","output"]],["zeros",[[9,4],[9,44]],[[9,15],[9,20]],["unpacker"],["localparam"]],["fbitsMantissa",[[10,4],[10,62]],[[10,15],[10,28]],["unpacker"],["localparam"]],["e",[[12,4],[12,16]],[[12,15],[12,16]],["unpacker"],["variable","wire"]],["shift",[[13,4],[13,20]],[[13,15],[13,20]],["unpacker"],["variable","wire"]],["E",[[14,4],[14,30]],[[14,15],[14,16]],["unpacker"],["variable","wire"]],["concated",[[15,4],[15,124]],[[15,31],[15,39]],["unpacker"],["variable","wire"]]]]]],null,null,null,[["max2",[[8,4],[9,4]],[[8,12],[8,16]],["source.systemverilog"],["macro"]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/cordic/tb/cosine_tb.v",[[[[[["tb",[[3,0],[3,12]],[[3,7],[3,9]],[],["module"]],[58,0]],[[["angle",[[6,4],[6,20]],[[6,15],[6,20]],["tb"],["variable","reg"]],["result",[[7,4],[7,22]],[[7,16],[7,22]],["tb"],["variable","wire"]],["clk",[[9,4],[9,11]],[[9,8],[9,11]],["tb"],["variable","reg"]],["clk_en",[[9,4],[9,19]],[[9,13],[9,19]],["tb"],["variable","clk"]],["reset",[[9,4],[9,26]],[[9,21],[9,26]],["tb"],["variable","clk_en"]],["dut",[[17,4],[17,49]],[[17,11],[17,14]],["tb"],["instance","cosine"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/cordic/tb/iterations_tb.v",[[[[[["tb",[[3,0],[3,12]],[[3,7],[3,9]],[],["module"]],[66,0]],[[["width",[[5,4],[5,25]],[[5,14],[5,19]],["tb"],["parameter"]],["angle",[[7,4],[7,20]],[[7,15],[7,20]],["tb"],["variable","reg"]],["result",[[8,4],[8,22]],[[8,16],[8,22]],["tb"],["variable","wire"]],["theta",[[9,4],[9,26]],[[9,21],[9,26]],["tb"],["variable","wire"]],["x_s",[[10,4],[10,31]],[[10,21],[10,24]],["tb"],["variable","wire"]],["w_s",[[11,4],[11,31]],[[11,21],[11,24]],["tb"],["variable","wire"]],["dut",[[13,4],[13,46]],[[13,11],[13,14]],["tb"],["instance","cosine"]]],[],[[[["printIterations",[[54,4],[54,25]],[[54,9],[54,24]],["tb"],["task"]],[59,10]],[[["i",[[55,6],[55,11]],[[55,10],[55,11]],["tb","printIterations"],["variable","int"]]]]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/cordic/tb/monte_carlo_tb.sv",[[[[[["tb",[[3,0],[3,12]],[[3,7],[3,9]],[],["module"]],[49,0]],[[["WIDTH",[[5,4],[5,25]],[[5,14],[5,19]],["tb"],["parameter"]],["angle",[[7,4],[7,20]],[[7,15],[7,20]],["tb"],["variable","reg"]],["result",[[8,4],[8,22]],[[8,16],[8,22]],["tb"],["variable","wire"]],["clk",[[9,4],[9,11]],[[9,8],[9,11]],["tb"],["variable","reg"]],["clk_en",[[9,4],[9,19]],[[9,13],[9,19]],["tb"],["variable","clk"]],["reset",[[9,4],[9,26]],[[9,21],[9,26]],["tb"],["variable","clk_en"]],["dut",[[11,4],[11,49]],[[11,11],[11,14]],["tb"],["instance","cosine"]],["i",[[13,4],[13,9]],[[13,8],[13,9]],["tb"],["variable","int"]],["N",[[14,4],[14,9]],[[14,8],[14,9]],["tb"],["variable","int"]],["_",[[15,4],[15,9]],[[15,8],[15,9]],["tb"],["variable","int"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/cordic/tb/packer_tb.sv",[[[[[["tb",[[3,0],[3,13]],[[3,7],[3,9]],[],["module"]],[48,7]],[[["WIDTH",[[5,4],[5,25]],[[5,14],[5,19]],["tb"],["parameter"]],["data",[[7,4],[7,19]],[[7,15],[7,19]],["tb"],["variable","reg"]],["fixed",[[8,4],[8,26]],[[8,21],[8,26]],["tb"],["variable","wire"]],["result",[[9,4],[9,22]],[[9,16],[9,22]],["tb"],["variable","wire"]],["upckr",[[11,4],[11,58]],[[11,40],[11,45]],["tb"],["instance","unpacker"]],["dut",[[12,4],[12,46]],[[12,28],[12,31]],["tb"],["instance","packer"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/cordic/tb/rom_tb.v",[[[[[["tb",[[3,0],[3,13]],[[3,7],[3,9]],[],["module"]],[25,7]],[[["address",[[5,4],[5,21]],[[5,14],[5,21]],["tb"],["variable","reg"]],["data",[[6,4],[6,20]],[[6,16],[6,20]],["tb"],["variable","wire"]],["dut",[[8,4],[8,26]],[[8,8],[8,11]],["tb"],["instance","rom"]],["i",[[10,4],[10,13]],[[10,12],[10,13]],["tb"],["variable","integer"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/cordic/tb/unpacker_tb.v",[[[[[["tb",[[3,0],[3,13]],[[3,7],[3,9]],[],["module"]],[58,9]],[[["WIDTH",[[5,4],[5,25]],[[5,14],[5,19]],["tb"],["parameter"]],["data",[[7,4],[7,19]],[[7,15],[7,19]],["tb"],["variable","reg"]],["sign",[[9,4],[9,13]],[[9,9],[9,13]],["tb"],["variable","wire"]],["isSpecial",[[9,4],[9,24]],[[9,15],[9,24]],["tb"],["variable","sign"]],["result",[[10,4],[10,27]],[[10,21],[10,27]],["tb"],["variable","wire"]],["dut",[[12,4],[12,30]],[[12,13],[12,16]],["tb"],["instance","unpacker"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/fp_add_sub.v",[[[[[["fp_add_sub",[[7,0],[15,3]],[[7,7],[7,17]],[],["module"]],[27,9]],[[["clk",[[8,2],[8,24]],[[8,21],[8,24]],["fp_add_sub"],["port","wire"]],["areset",[[9,2],[9,27]],[[9,21],[9,27]],["fp_add_sub"],["port","wire"]],["en",[[10,2],[10,23]],[[10,21],[10,23]],["fp_add_sub"],["port","wire"]],["a",[[11,2],[11,22]],[[11,21],[11,22]],["fp_add_sub"],["port","wire"]],["b",[[12,2],[12,22]],[[12,21],[12,22]],["fp_add_sub"],["port","wire"]],["q",[[13,2],[13,22]],[[13,21],[13,22]],["fp_add_sub"],["port","wire"]],["opSel",[[14,2],[14,26]],[[14,21],[14,26]],["fp_add_sub"],["port","wire"]],["fp_add_sub_inst",[[17,1],[25,2]],[[17,17],[17,32]],["fp_add_sub"],["instance","fp_add_sub_0002"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/fp_add.v",[[[[[["fp_add",[[7,0],[14,3]],[[7,7],[7,13]],[],["module"]],[25,9]],[[["clk",[[8,2],[8,24]],[[8,21],[8,24]],["fp_add"],["port","wire"]],["areset",[[9,2],[9,27]],[[9,21],[9,27]],["fp_add"],["port","wire"]],["en",[[10,2],[10,23]],[[10,21],[10,23]],["fp_add"],["port","wire"]],["a",[[11,2],[11,22]],[[11,21],[11,22]],["fp_add"],["port","wire"]],["b",[[12,2],[12,22]],[[12,21],[12,22]],["fp_add"],["port","wire"]],["q",[[13,2],[13,22]],[[13,21],[13,22]],["fp_add"],["port","wire"]],["fp_add_inst",[[16,1],[23,2]],[[16,13],[16,24]],["fp_add"],["instance","fp_add_0002"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/fp_mult.v",[[[[[["fp_mult",[[7,0],[14,3]],[[7,7],[7,14]],[],["module"]],[25,9]],[[["clk",[[8,2],[8,24]],[[8,21],[8,24]],["fp_mult"],["port","wire"]],["areset",[[9,2],[9,27]],[[9,21],[9,27]],["fp_mult"],["port","wire"]],["en",[[10,2],[10,23]],[[10,21],[10,23]],["fp_mult"],["port","wire"]],["a",[[11,2],[11,22]],[[11,21],[11,22]],["fp_mult"],["port","wire"]],["b",[[12,2],[12,22]],[[12,21],[12,22]],["fp_mult"],["port","wire"]],["q",[[13,2],[13,22]],[[13,21],[13,22]],["fp_mult"],["port","wire"]],["fp_mult_inst",[[16,1],[23,2]],[[16,14],[16,26]],["fp_mult"],["instance","fp_mult_0002"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/custom/fp_sub.v",[[[[[["fp_sub",[[7,0],[14,3]],[[7,7],[7,13]],[],["module"]],[25,9]],[[["clk",[[8,2],[8,24]],[[8,21],[8,24]],["fp_sub"],["port","wire"]],["areset",[[9,2],[9,27]],[[9,21],[9,27]],["fp_sub"],["port","wire"]],["en",[[10,2],[10,23]],[[10,21],[10,23]],["fp_sub"],["port","wire"]],["a",[[11,2],[11,22]],[[11,21],[11,22]],["fp_sub"],["port","wire"]],["b",[[12,2],[12,22]],[[12,21],[12,22]],["fp_sub"],["port","wire"]],["q",[[13,2],[13,22]],[[13,21],[13,22]],["fp_sub"],["port","wire"]],["fp_sub_inst",[[16,1],[23,2]],[[16,13],[16,24]],["fp_sub"],["instance","fp_sub_0002"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/pll.v",[[[[[["pll",[[7,0],[12,3]],[[7,7],[7,10]],[],["module"]],[22,10]],[[["refclk",[[8,2],[8,21]],[[8,15],[8,21]],["pll"],["port","wire"]],["rst",[[9,2],[9,18]],[[9,15],[9,18]],["pll"],["port","wire"]],["outclk_0",[[10,2],[10,23]],[[10,15],[10,23]],["pll"],["port","wire"]],["outclk_1",[[11,2],[11,23]],[[11,15],[11,23]],["pll"],["port","wire"]],["pll_inst",[[14,1],[20,2]],[[14,10],[14,18]],["pll"],["instance","pll_0002"]]]]]]],null,0]],["/home/omar/Documents/year-3/term_2/DSD/DSD-Binary-Ballet/hardware/pll/pll_0002.v",[[[[[["pll_0002",[[1,0],[17,2]],[[1,8],[1,16]],[],["module"]],[89,1]],[[["refclk",[[4,1],[4,18]],[[4,12],[4,18]],["pll_0002"],["port","wire"]],["rst",[[7,1],[7,15]],[[7,12],[7,15]],["pll_0002"],["port","wire"]],["outclk_0",[[10,1],[10,21]],[[10,13],[10,21]],["pll_0002"],["port","wire"]],["outclk_1",[[13,1],[13,21]],[[13,13],[13,21]],["pll_0002"],["port","wire"]],["locked",[[16,1],[16,19]],[[16,13],[16,19]],["pll_0002"],["port","wire"]],["altera_pll_i",[[19,1],[87,2]],[[80,3],[80,15]],["pll_0002"],["instance","altera_pll"]]]]]]],null,0]]]}