 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_engine
Version: U-2022.12
Date   : Tue May  7 22:24:19 2024
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: mode[1] (input port clocked by clk)
  Endpoint: product[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  mode[1] (in)                                            0.00     200.00 r
  FU1/mode[1] (fusion_unit)                               0.00     200.00 r
  FU1/sign_ctrl/mode[1] (signbit_ctrl)                    0.00     200.00 r
  FU1/sign_ctrl/U16/Z (SC7P5T_INVX1_CSC20L)               6.89     206.89 f
  FU1/sign_ctrl/U8/Z (SC7P5T_OAI32X1_CSC20L)             13.19     220.08 r
  FU1/sign_ctrl/U7/Z (SC7P5T_AN3X1_CSC20L)               82.73     302.82 r
  FU1/sign_ctrl/ll_sx[4] (signbit_ctrl)                   0.00     302.82 r
  FU1/bb_ll_4/sx (bitbrick_1)                             0.00     302.82 r
  FU1/bb_ll_4/U4/Z (SC7P5T_ND2X1_MR_CSC20L)              37.35     340.17 f
  FU1/bb_ll_4/FA_p3b/a (full_adder_3)                     0.00     340.17 f
  FU1/bb_ll_4/FA_p3b/U3/Z (SC7P5T_XOR2X2_CSC20L)         37.87     378.03 r
  FU1/bb_ll_4/FA_p3b/U1/Z (SC7P5T_XOR2X1_CSC20L)         33.99     412.02 r
  FU1/bb_ll_4/FA_p3b/sum (full_adder_3)                   0.00     412.02 r
  FU1/bb_ll_4/FA_p3a/a (full_adder_2)                     0.00     412.02 r
  FU1/bb_ll_4/FA_p3a/U3/Z (SC7P5T_XOR2X2_CSC20L)         39.04     451.06 f
  FU1/bb_ll_4/FA_p3a/U1/Z (SC7P5T_XOR2X1_L_CSC20L)       81.96     533.03 r
  FU1/bb_ll_4/FA_p3a/sum (full_adder_2)                   0.00     533.03 r
  FU1/bb_ll_4/p[3] (bitbrick_1)                           0.00     533.03 r
  FU1/U24/CO (SC7P5T_FAX1_A_CSC20L)                      67.04     600.06 r
  FU1/U143/CO (SC7P5T_FAX1_A_CSC20L)                     46.54     646.60 r
  FU1/U95/S (SC7P5T_FAX2_A_CSC20L)                       56.71     703.31 f
  FU1/add_0_root_add_0_root_add_235_3/B[5] (fusion_unit_DW01_add_13)
                                                          0.00     703.31 f
  FU1/add_0_root_add_0_root_add_235_3/U1_5/S (SC7P5T_FAX1_A_CSC20L)
                                                         86.94     790.25 r
  FU1/add_0_root_add_0_root_add_235_3/SUM[5] (fusion_unit_DW01_add_13)
                                                          0.00     790.25 r
  FU1/add_0_root_add_0_root_add_271_3/A[5] (fusion_unit_DW01_add_91)
                                                          0.00     790.25 r
  FU1/add_0_root_add_0_root_add_271_3/U1_5/CO (SC7P5T_FAX1_A_CSC20L)
                                                         60.40     850.65 r
  FU1/add_0_root_add_0_root_add_271_3/U1_6/CO (SC7P5T_FAX1_A_CSC20L)
                                                         44.79     895.44 r
  FU1/add_0_root_add_0_root_add_271_3/U1_7/CO (SC7P5T_FAX1_A_CSC20L)
                                                         44.79     940.24 r
  FU1/add_0_root_add_0_root_add_271_3/U1_8/CO (SC7P5T_FAX1_A_CSC20L)
                                                         44.75     984.99 r
  FU1/add_0_root_add_0_root_add_271_3/U1_9/CO (SC7P5T_FAX1_A_CSC20L)
                                                         45.40    1030.39 r
  FU1/add_0_root_add_0_root_add_271_3/U1_10/CO (SC7P5T_FAX1_A_CSC20L)
                                                         44.79    1075.18 r
  FU1/add_0_root_add_0_root_add_271_3/U1_11/CO (SC7P5T_FAX1_A_CSC20L)
                                                         44.75    1119.93 r
  FU1/add_0_root_add_0_root_add_271_3/U1_12/CO (SC7P5T_FAX1_A_CSC20L)
                                                         44.79    1164.72 r
  FU1/add_0_root_add_0_root_add_271_3/U1_13/CO (SC7P5T_FAX1_A_CSC20L)
                                                         46.38    1211.11 r
  FU1/add_0_root_add_0_root_add_271_3/U1_14/CO (SC7P5T_FAX2_A_CSC20L)
                                                         32.31    1243.41 r
  FU1/add_0_root_add_0_root_add_271_3/U1_15/Z (SC7P5T_XOR3X2_CSC20L)
                                                         62.22    1305.63 f
  FU1/add_0_root_add_0_root_add_271_3/SUM[15] (fusion_unit_DW01_add_91)
                                                          0.00    1305.63 f
  FU1/U35/Z (SC7P5T_AOI221X1_CSC20L)                     25.45    1331.08 r
  FU1/U41/Z (SC7P5T_ND3X1_MR_CSC20L)                     32.13    1363.21 f
  FU1/U3/Z (SC7P5T_BUFX8_A_CSC20L)                       36.52    1399.73 f
  FU1/product[15] (fusion_unit)                           0.00    1399.73 f
  product[15] (out)                                       0.00    1399.73 f
  data arrival time                                               1399.73

  clock clk (rise edge)                                2000.00    2000.00
  clock network delay (ideal)                             0.00    2000.00
  clock uncertainty                                    -200.00    1800.00
  output external delay                                -400.00    1400.00
  data required time                                              1400.00
  --------------------------------------------------------------------------
  data required time                                              1400.00
  data arrival time                                              -1399.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


1
