PPA Report for priority_pattern_matcher.v (Module: priority_pattern_matcher)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 16
FF Count: 8
IO Count: 45
Cell Count: 157

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 810.37 MHz
Reg-to-Reg Critical Path Delay: 1.001 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
