
Medogonka_L152.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016390  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004128  080164d0  080164d0  000264d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a5f8  0801a5f8  00030310  2**0
                  CONTENTS
  4 .ARM          00000008  0801a5f8  0801a5f8  0002a5f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a600  0801a600  00030310  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801a600  0801a600  0002a600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801a604  0801a604  0002a604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000310  20000000  0801a608  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004908  20000310  0801a918  00030310  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004c18  0801a918  00034c18  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030310  2**0
                  CONTENTS, READONLY
 12 .debug_info   0005d211  00000000  00000000  00030339  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008a7d  00000000  00000000  0008d54a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000026f0  00000000  00000000  00095fc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002310  00000000  00000000  000986b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028457  00000000  00000000  0009a9c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00032b12  00000000  00000000  000c2e1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b5670  00000000  00000000  000f5931  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001aafa1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000af78  00000000  00000000  001ab01c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000310 	.word	0x20000310
 800015c:	00000000 	.word	0x00000000
 8000160:	080164b8 	.word	0x080164b8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000314 	.word	0x20000314
 800017c:	080164b8 	.word	0x080164b8

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002ce:	f1a4 0401 	sub.w	r4, r4, #1
 80002d2:	d1e9      	bne.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_d2uiz>:
 8000ab8:	004a      	lsls	r2, r1, #1
 8000aba:	d211      	bcs.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac0:	d211      	bcs.n	8000ae6 <__aeabi_d2uiz+0x2e>
 8000ac2:	d50d      	bpl.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d40e      	bmi.n	8000aec <__aeabi_d2uiz+0x34>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d102      	bne.n	8000af2 <__aeabi_d2uiz+0x3a>
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295
 8000af0:	4770      	bx	lr
 8000af2:	f04f 0000 	mov.w	r0, #0
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_d2f>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b00:	bf24      	itt	cs
 8000b02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b0a:	d90d      	bls.n	8000b28 <__aeabi_d2f+0x30>
 8000b0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b2c:	d121      	bne.n	8000b72 <__aeabi_d2f+0x7a>
 8000b2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b32:	bfbc      	itt	lt
 8000b34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	4770      	bxlt	lr
 8000b3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b42:	f1c2 0218 	rsb	r2, r2, #24
 8000b46:	f1c2 0c20 	rsb	ip, r2, #32
 8000b4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b52:	bf18      	it	ne
 8000b54:	f040 0001 	orrne.w	r0, r0, #1
 8000b58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b64:	ea40 000c 	orr.w	r0, r0, ip
 8000b68:	fa23 f302 	lsr.w	r3, r3, r2
 8000b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b70:	e7cc      	b.n	8000b0c <__aeabi_d2f+0x14>
 8000b72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b76:	d107      	bne.n	8000b88 <__aeabi_d2f+0x90>
 8000b78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b86:	4770      	bxne	lr
 8000b88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b974 	b.w	8000e98 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	468c      	mov	ip, r1
 8000bce:	4604      	mov	r4, r0
 8000bd0:	9e08      	ldr	r6, [sp, #32]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14b      	bne.n	8000c6e <__udivmoddi4+0xa6>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4615      	mov	r5, r2
 8000bda:	d967      	bls.n	8000cac <__udivmoddi4+0xe4>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b14a      	cbz	r2, 8000bf6 <__udivmoddi4+0x2e>
 8000be2:	f1c2 0720 	rsb	r7, r2, #32
 8000be6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bea:	fa20 f707 	lsr.w	r7, r0, r7
 8000bee:	4095      	lsls	r5, r2
 8000bf0:	ea47 0c03 	orr.w	ip, r7, r3
 8000bf4:	4094      	lsls	r4, r2
 8000bf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bfa:	fbbc f7fe 	udiv	r7, ip, lr
 8000bfe:	fa1f f885 	uxth.w	r8, r5
 8000c02:	fb0e c317 	mls	r3, lr, r7, ip
 8000c06:	fb07 f908 	mul.w	r9, r7, r8
 8000c0a:	0c21      	lsrs	r1, r4, #16
 8000c0c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c10:	4599      	cmp	r9, r3
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x60>
 8000c14:	18eb      	adds	r3, r5, r3
 8000c16:	f107 31ff 	add.w	r1, r7, #4294967295
 8000c1a:	f080 811c 	bcs.w	8000e56 <__udivmoddi4+0x28e>
 8000c1e:	4599      	cmp	r9, r3
 8000c20:	f240 8119 	bls.w	8000e56 <__udivmoddi4+0x28e>
 8000c24:	3f02      	subs	r7, #2
 8000c26:	442b      	add	r3, r5
 8000c28:	eba3 0309 	sub.w	r3, r3, r9
 8000c2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c34:	fb00 f108 	mul.w	r1, r0, r8
 8000c38:	b2a4      	uxth	r4, r4
 8000c3a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c3e:	42a1      	cmp	r1, r4
 8000c40:	d909      	bls.n	8000c56 <__udivmoddi4+0x8e>
 8000c42:	192c      	adds	r4, r5, r4
 8000c44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c48:	f080 8107 	bcs.w	8000e5a <__udivmoddi4+0x292>
 8000c4c:	42a1      	cmp	r1, r4
 8000c4e:	f240 8104 	bls.w	8000e5a <__udivmoddi4+0x292>
 8000c52:	3802      	subs	r0, #2
 8000c54:	442c      	add	r4, r5
 8000c56:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c5a:	2700      	movs	r7, #0
 8000c5c:	1a64      	subs	r4, r4, r1
 8000c5e:	b11e      	cbz	r6, 8000c68 <__udivmoddi4+0xa0>
 8000c60:	2300      	movs	r3, #0
 8000c62:	40d4      	lsrs	r4, r2
 8000c64:	e9c6 4300 	strd	r4, r3, [r6]
 8000c68:	4639      	mov	r1, r7
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0xbe>
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	f000 80ec 	beq.w	8000e50 <__udivmoddi4+0x288>
 8000c78:	2700      	movs	r7, #0
 8000c7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c7e:	4638      	mov	r0, r7
 8000c80:	4639      	mov	r1, r7
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f783 	clz	r7, r3
 8000c8a:	2f00      	cmp	r7, #0
 8000c8c:	d148      	bne.n	8000d20 <__udivmoddi4+0x158>
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0xd0>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80fb 	bhi.w	8000e8e <__udivmoddi4+0x2c6>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469c      	mov	ip, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0e0      	beq.n	8000c68 <__udivmoddi4+0xa0>
 8000ca6:	e9c6 4c00 	strd	r4, ip, [r6]
 8000caa:	e7dd      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000cac:	b902      	cbnz	r2, 8000cb0 <__udivmoddi4+0xe8>
 8000cae:	deff      	udf	#255	; 0xff
 8000cb0:	fab2 f282 	clz	r2, r2
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f040 808f 	bne.w	8000dd8 <__udivmoddi4+0x210>
 8000cba:	2701      	movs	r7, #1
 8000cbc:	1b49      	subs	r1, r1, r5
 8000cbe:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000cc2:	fa1f f985 	uxth.w	r9, r5
 8000cc6:	fbb1 fef8 	udiv	lr, r1, r8
 8000cca:	fb08 111e 	mls	r1, r8, lr, r1
 8000cce:	fb09 f00e 	mul.w	r0, r9, lr
 8000cd2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000cd6:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000cda:	4298      	cmp	r0, r3
 8000cdc:	d907      	bls.n	8000cee <__udivmoddi4+0x126>
 8000cde:	18eb      	adds	r3, r5, r3
 8000ce0:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000ce4:	d202      	bcs.n	8000cec <__udivmoddi4+0x124>
 8000ce6:	4298      	cmp	r0, r3
 8000ce8:	f200 80cd 	bhi.w	8000e86 <__udivmoddi4+0x2be>
 8000cec:	468e      	mov	lr, r1
 8000cee:	1a1b      	subs	r3, r3, r0
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	fb09 f900 	mul.w	r9, r9, r0
 8000cfc:	b2a4      	uxth	r4, r4
 8000cfe:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d02:	45a1      	cmp	r9, r4
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x14e>
 8000d06:	192c      	adds	r4, r5, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x14c>
 8000d0e:	45a1      	cmp	r9, r4
 8000d10:	f200 80b6 	bhi.w	8000e80 <__udivmoddi4+0x2b8>
 8000d14:	4618      	mov	r0, r3
 8000d16:	eba4 0409 	sub.w	r4, r4, r9
 8000d1a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000d1e:	e79e      	b.n	8000c5e <__udivmoddi4+0x96>
 8000d20:	f1c7 0520 	rsb	r5, r7, #32
 8000d24:	40bb      	lsls	r3, r7
 8000d26:	fa22 fc05 	lsr.w	ip, r2, r5
 8000d2a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d2e:	fa21 f405 	lsr.w	r4, r1, r5
 8000d32:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d36:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d3a:	fa1f f88c 	uxth.w	r8, ip
 8000d3e:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d42:	fa20 f305 	lsr.w	r3, r0, r5
 8000d46:	40b9      	lsls	r1, r7
 8000d48:	fb09 fa08 	mul.w	sl, r9, r8
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	0c0b      	lsrs	r3, r1, #16
 8000d50:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d54:	45a2      	cmp	sl, r4
 8000d56:	fa02 f207 	lsl.w	r2, r2, r7
 8000d5a:	fa00 f307 	lsl.w	r3, r0, r7
 8000d5e:	d90b      	bls.n	8000d78 <__udivmoddi4+0x1b0>
 8000d60:	eb1c 0404 	adds.w	r4, ip, r4
 8000d64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d68:	f080 8088 	bcs.w	8000e7c <__udivmoddi4+0x2b4>
 8000d6c:	45a2      	cmp	sl, r4
 8000d6e:	f240 8085 	bls.w	8000e7c <__udivmoddi4+0x2b4>
 8000d72:	f1a9 0902 	sub.w	r9, r9, #2
 8000d76:	4464      	add	r4, ip
 8000d78:	eba4 040a 	sub.w	r4, r4, sl
 8000d7c:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d80:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d84:	fb00 fa08 	mul.w	sl, r0, r8
 8000d88:	b289      	uxth	r1, r1
 8000d8a:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000d8e:	45a2      	cmp	sl, r4
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x1dc>
 8000d92:	eb1c 0404 	adds.w	r4, ip, r4
 8000d96:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d9a:	d26b      	bcs.n	8000e74 <__udivmoddi4+0x2ac>
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d969      	bls.n	8000e74 <__udivmoddi4+0x2ac>
 8000da0:	3802      	subs	r0, #2
 8000da2:	4464      	add	r4, ip
 8000da4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000da8:	fba0 8902 	umull	r8, r9, r0, r2
 8000dac:	eba4 040a 	sub.w	r4, r4, sl
 8000db0:	454c      	cmp	r4, r9
 8000db2:	4641      	mov	r1, r8
 8000db4:	46ce      	mov	lr, r9
 8000db6:	d354      	bcc.n	8000e62 <__udivmoddi4+0x29a>
 8000db8:	d051      	beq.n	8000e5e <__udivmoddi4+0x296>
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d069      	beq.n	8000e92 <__udivmoddi4+0x2ca>
 8000dbe:	1a5a      	subs	r2, r3, r1
 8000dc0:	eb64 040e 	sbc.w	r4, r4, lr
 8000dc4:	fa04 f505 	lsl.w	r5, r4, r5
 8000dc8:	fa22 f307 	lsr.w	r3, r2, r7
 8000dcc:	40fc      	lsrs	r4, r7
 8000dce:	431d      	orrs	r5, r3
 8000dd0:	e9c6 5400 	strd	r5, r4, [r6]
 8000dd4:	2700      	movs	r7, #0
 8000dd6:	e747      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000dd8:	4095      	lsls	r5, r2
 8000dda:	f1c2 0320 	rsb	r3, r2, #32
 8000dde:	fa21 f003 	lsr.w	r0, r1, r3
 8000de2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000de6:	fbb0 f7f8 	udiv	r7, r0, r8
 8000dea:	fa1f f985 	uxth.w	r9, r5
 8000dee:	fb08 0017 	mls	r0, r8, r7, r0
 8000df2:	fa24 f303 	lsr.w	r3, r4, r3
 8000df6:	4091      	lsls	r1, r2
 8000df8:	fb07 fc09 	mul.w	ip, r7, r9
 8000dfc:	430b      	orrs	r3, r1
 8000dfe:	0c19      	lsrs	r1, r3, #16
 8000e00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e04:	458c      	cmp	ip, r1
 8000e06:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x254>
 8000e0c:	1869      	adds	r1, r5, r1
 8000e0e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000e12:	d231      	bcs.n	8000e78 <__udivmoddi4+0x2b0>
 8000e14:	458c      	cmp	ip, r1
 8000e16:	d92f      	bls.n	8000e78 <__udivmoddi4+0x2b0>
 8000e18:	3f02      	subs	r7, #2
 8000e1a:	4429      	add	r1, r5
 8000e1c:	eba1 010c 	sub.w	r1, r1, ip
 8000e20:	fbb1 f0f8 	udiv	r0, r1, r8
 8000e24:	fb08 1c10 	mls	ip, r8, r0, r1
 8000e28:	fb00 fe09 	mul.w	lr, r0, r9
 8000e2c:	b299      	uxth	r1, r3
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	458e      	cmp	lr, r1
 8000e34:	d907      	bls.n	8000e46 <__udivmoddi4+0x27e>
 8000e36:	1869      	adds	r1, r5, r1
 8000e38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e3c:	d218      	bcs.n	8000e70 <__udivmoddi4+0x2a8>
 8000e3e:	458e      	cmp	lr, r1
 8000e40:	d916      	bls.n	8000e70 <__udivmoddi4+0x2a8>
 8000e42:	3802      	subs	r0, #2
 8000e44:	4429      	add	r1, r5
 8000e46:	eba1 010e 	sub.w	r1, r1, lr
 8000e4a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e4e:	e73a      	b.n	8000cc6 <__udivmoddi4+0xfe>
 8000e50:	4637      	mov	r7, r6
 8000e52:	4630      	mov	r0, r6
 8000e54:	e708      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e56:	460f      	mov	r7, r1
 8000e58:	e6e6      	b.n	8000c28 <__udivmoddi4+0x60>
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	e6fb      	b.n	8000c56 <__udivmoddi4+0x8e>
 8000e5e:	4543      	cmp	r3, r8
 8000e60:	d2ab      	bcs.n	8000dba <__udivmoddi4+0x1f2>
 8000e62:	ebb8 0102 	subs.w	r1, r8, r2
 8000e66:	eb69 020c 	sbc.w	r2, r9, ip
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	4696      	mov	lr, r2
 8000e6e:	e7a4      	b.n	8000dba <__udivmoddi4+0x1f2>
 8000e70:	4618      	mov	r0, r3
 8000e72:	e7e8      	b.n	8000e46 <__udivmoddi4+0x27e>
 8000e74:	4608      	mov	r0, r1
 8000e76:	e795      	b.n	8000da4 <__udivmoddi4+0x1dc>
 8000e78:	4607      	mov	r7, r0
 8000e7a:	e7cf      	b.n	8000e1c <__udivmoddi4+0x254>
 8000e7c:	4681      	mov	r9, r0
 8000e7e:	e77b      	b.n	8000d78 <__udivmoddi4+0x1b0>
 8000e80:	3802      	subs	r0, #2
 8000e82:	442c      	add	r4, r5
 8000e84:	e747      	b.n	8000d16 <__udivmoddi4+0x14e>
 8000e86:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e8a:	442b      	add	r3, r5
 8000e8c:	e72f      	b.n	8000cee <__udivmoddi4+0x126>
 8000e8e:	4638      	mov	r0, r7
 8000e90:	e707      	b.n	8000ca2 <__udivmoddi4+0xda>
 8000e92:	4637      	mov	r7, r6
 8000e94:	e6e8      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e96:	bf00      	nop

08000e98 <__aeabi_idiv0>:
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

//======================================================================================
void MX_ADC_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ea2:	1d3b      	adds	r3, r7, #4
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	605a      	str	r2, [r3, #4]
 8000eaa:	609a      	str	r2, [r3, #8]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000eac:	4b26      	ldr	r3, [pc, #152]	; (8000f48 <MX_ADC_Init+0xac>)
 8000eae:	4a27      	ldr	r2, [pc, #156]	; (8000f4c <MX_ADC_Init+0xb0>)
 8000eb0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000eb2:	4b25      	ldr	r3, [pc, #148]	; (8000f48 <MX_ADC_Init+0xac>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000eb8:	4b23      	ldr	r3, [pc, #140]	; (8000f48 <MX_ADC_Init+0xac>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ebe:	4b22      	ldr	r3, [pc, #136]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ec4:	4b20      	ldr	r3, [pc, #128]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000eca:	4b1f      	ldr	r3, [pc, #124]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8000ed0:	4b1d      	ldr	r3, [pc, #116]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8000ed6:	4b1c      	ldr	r3, [pc, #112]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8000edc:	4b1a      	ldr	r3, [pc, #104]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000ee2:	4b19      	ldr	r3, [pc, #100]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 8000eea:	4b17      	ldr	r3, [pc, #92]	; (8000f48 <MX_ADC_Init+0xac>)
 8000eec:	2201      	movs	r2, #1
 8000eee:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000ef0:	4b15      	ldr	r3, [pc, #84]	; (8000f48 <MX_ADC_Init+0xac>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ef8:	4b13      	ldr	r3, [pc, #76]	; (8000f48 <MX_ADC_Init+0xac>)
 8000efa:	2210      	movs	r2, #16
 8000efc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000efe:	4b12      	ldr	r3, [pc, #72]	; (8000f48 <MX_ADC_Init+0xac>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000f04:	4b10      	ldr	r3, [pc, #64]	; (8000f48 <MX_ADC_Init+0xac>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000f0c:	480e      	ldr	r0, [pc, #56]	; (8000f48 <MX_ADC_Init+0xac>)
 8000f0e:	f003 fc27 	bl	8004760 <HAL_ADC_Init>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d002      	beq.n	8000f1e <MX_ADC_Init+0x82>
  {
    Error_Handler(2);
 8000f18:	2002      	movs	r0, #2
 8000f1a:	f002 fb29 	bl	8003570 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000f1e:	2310      	movs	r3, #16
 8000f20:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f22:	2301      	movs	r3, #1
 8000f24:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8000f26:	2300      	movs	r3, #0
 8000f28:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4806      	ldr	r0, [pc, #24]	; (8000f48 <MX_ADC_Init+0xac>)
 8000f30:	f003 ff98 	bl	8004e64 <HAL_ADC_ConfigChannel>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d002      	beq.n	8000f40 <MX_ADC_Init+0xa4>
  {
    Error_Handler(2);
 8000f3a:	2002      	movs	r0, #2
 8000f3c:	f002 fb18 	bl	8003570 <Error_Handler>
  }

}
 8000f40:	bf00      	nop
 8000f42:	3710      	adds	r7, #16
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	20003a14 	.word	0x20003a14
 8000f4c:	40012400 	.word	0x40012400

08000f50 <HAL_ADC_MspInit>:
//======================================================================================
void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b08c      	sub	sp, #48	; 0x30
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f58:	f107 031c 	add.w	r3, r7, #28
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	605a      	str	r2, [r3, #4]
 8000f62:	609a      	str	r2, [r3, #8]
 8000f64:	60da      	str	r2, [r3, #12]
 8000f66:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a31      	ldr	r2, [pc, #196]	; (8001034 <HAL_ADC_MspInit+0xe4>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d15c      	bne.n	800102c <HAL_ADC_MspInit+0xdc>
  {
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f72:	4b31      	ldr	r3, [pc, #196]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000f74:	6a1b      	ldr	r3, [r3, #32]
 8000f76:	4a30      	ldr	r2, [pc, #192]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000f78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f7c:	6213      	str	r3, [r2, #32]
 8000f7e:	4b2e      	ldr	r3, [pc, #184]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000f80:	6a1b      	ldr	r3, [r3, #32]
 8000f82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f86:	61bb      	str	r3, [r7, #24]
 8000f88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	4b2b      	ldr	r3, [pc, #172]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000f8c:	69db      	ldr	r3, [r3, #28]
 8000f8e:	4a2a      	ldr	r2, [pc, #168]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000f90:	f043 0301 	orr.w	r3, r3, #1
 8000f94:	61d3      	str	r3, [r2, #28]
 8000f96:	4b28      	ldr	r3, [pc, #160]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000f98:	69db      	ldr	r3, [r3, #28]
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	617b      	str	r3, [r7, #20]
 8000fa0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa2:	4b25      	ldr	r3, [pc, #148]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000fa4:	69db      	ldr	r3, [r3, #28]
 8000fa6:	4a24      	ldr	r2, [pc, #144]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000fa8:	f043 0304 	orr.w	r3, r3, #4
 8000fac:	61d3      	str	r3, [r2, #28]
 8000fae:	4b22      	ldr	r3, [pc, #136]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000fb0:	69db      	ldr	r3, [r3, #28]
 8000fb2:	f003 0304 	and.w	r3, r3, #4
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fba:	4b1f      	ldr	r3, [pc, #124]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000fbc:	69db      	ldr	r3, [r3, #28]
 8000fbe:	4a1e      	ldr	r2, [pc, #120]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000fc0:	f043 0310 	orr.w	r3, r3, #16
 8000fc4:	61d3      	str	r3, [r2, #28]
 8000fc6:	4b1c      	ldr	r3, [pc, #112]	; (8001038 <HAL_ADC_MspInit+0xe8>)
 8000fc8:	69db      	ldr	r3, [r3, #28]
 8000fca:	f003 0310 	and.w	r3, r3, #16
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC_IN1
    PC5     ------> ADC_IN15
    PE8     ------> ADC_IN23
    PE9     ------> ADC_IN24
    */
    GPIO_InitStruct.Pin = ADC_V_MOTOR_Pin|ADC_V_IN_12V_Pin;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fde:	f107 031c 	add.w	r3, r7, #28
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4815      	ldr	r0, [pc, #84]	; (800103c <HAL_ADC_MspInit+0xec>)
 8000fe6:	f004 fc71 	bl	80058cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_SPEED_Pin;
 8000fea:	2320      	movs	r3, #32
 8000fec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC_SPEED_GPIO_Port, &GPIO_InitStruct);
 8000ff6:	f107 031c 	add.w	r3, r7, #28
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4810      	ldr	r0, [pc, #64]	; (8001040 <HAL_ADC_MspInit+0xf0>)
 8000ffe:	f004 fc65 	bl	80058cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_I_IN_12V_Pin|ADC_I_MOTOR_Pin;
 8001002:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001008:	2303      	movs	r3, #3
 800100a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001010:	f107 031c 	add.w	r3, r7, #28
 8001014:	4619      	mov	r1, r3
 8001016:	480b      	ldr	r0, [pc, #44]	; (8001044 <HAL_ADC_MspInit+0xf4>)
 8001018:	f004 fc58 	bl	80058cc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 800101c:	2200      	movs	r2, #0
 800101e:	2100      	movs	r1, #0
 8001020:	2012      	movs	r0, #18
 8001022:	f004 f9da 	bl	80053da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001026:	2012      	movs	r0, #18
 8001028:	f004 f9f3 	bl	8005412 <HAL_NVIC_EnableIRQ>

  }
}
 800102c:	bf00      	nop
 800102e:	3730      	adds	r7, #48	; 0x30
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	40012400 	.word	0x40012400
 8001038:	40023800 	.word	0x40023800
 800103c:	40020000 	.word	0x40020000
 8001040:	40020800 	.word	0x40020800
 8001044:	40021000 	.word	0x40021000

08001048 <ADC_GetRAWData>:
    HAL_NVIC_DisableIRQ(ADC1_IRQn);
  }
}
//======================================================================================
uint32_t ADC_GetRAWData(uint32_t Channel)												//        
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001050:	f107 030c 	add.w	r3, r7, #12
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]

	sConfig.Rank         = ADC_REGULAR_RANK_1;
 800105c:	2301      	movs	r3, #1
 800105e:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES;
 8001060:	2302      	movs	r3, #2
 8001062:	617b      	str	r3, [r7, #20]

	sConfig.Channel      = Channel;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	60fb      	str	r3, [r7, #12]
 	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001068:	f107 030c 	add.w	r3, r7, #12
 800106c:	4619      	mov	r1, r3
 800106e:	480f      	ldr	r0, [pc, #60]	; (80010ac <ADC_GetRAWData+0x64>)
 8001070:	f003 fef8 	bl	8004e64 <HAL_ADC_ConfigChannel>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d002      	beq.n	8001080 <ADC_GetRAWData+0x38>
	{
		Error_Handler(2);
 800107a:	2002      	movs	r0, #2
 800107c:	f002 fa78 	bl	8003570 <Error_Handler>
	}

	//   
	HAL_ADC_Start(&hadc);
 8001080:	480a      	ldr	r0, [pc, #40]	; (80010ac <ADC_GetRAWData+0x64>)
 8001082:	f003 fcb3 	bl	80049ec <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc, 10);
 8001086:	210a      	movs	r1, #10
 8001088:	4808      	ldr	r0, [pc, #32]	; (80010ac <ADC_GetRAWData+0x64>)
 800108a:	f003 fd3b 	bl	8004b04 <HAL_ADC_PollForConversion>
	ADC_State.ADC_RAW = HAL_ADC_GetValue(&hadc);
 800108e:	4807      	ldr	r0, [pc, #28]	; (80010ac <ADC_GetRAWData+0x64>)
 8001090:	f003 fdc1 	bl	8004c16 <HAL_ADC_GetValue>
 8001094:	4602      	mov	r2, r0
 8001096:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <ADC_GetRAWData+0x68>)
 8001098:	605a      	str	r2, [r3, #4]
	HAL_ADC_Stop(&hadc);
 800109a:	4804      	ldr	r0, [pc, #16]	; (80010ac <ADC_GetRAWData+0x64>)
 800109c:	f003 fd06 	bl	8004aac <HAL_ADC_Stop>

	return ADC_State.ADC_RAW;
 80010a0:	4b03      	ldr	r3, [pc, #12]	; (80010b0 <ADC_GetRAWData+0x68>)
 80010a2:	685b      	ldr	r3, [r3, #4]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3718      	adds	r7, #24
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	20003a14 	.word	0x20003a14
 80010b0:	20003a70 	.word	0x20003a70
 80010b4:	00000000 	.word	0x00000000

080010b8 <ADC_ScanState>:
//======================================================================================
void ADC_ScanState(void)																//       
{
 80010b8:	b598      	push	{r3, r4, r7, lr}
 80010ba:	af00      	add	r7, sp, #0
	// ADC Channel: IN23						- ADC_I_IN_12V
	// ADC Channel: IN24						- ADC_I_MOTOR
	// ADC Channel: Temperature Sensor Channel 	-   
	// ADC Channel: Vrefint Channel				-  ,   

	ADC_State.DataReady = 0;
 80010bc:	4ba8      	ldr	r3, [pc, #672]	; (8001360 <ADC_ScanState+0x2a8>)
 80010be:	2200      	movs	r2, #0
 80010c0:	701a      	strb	r2, [r3, #0]


	ADC_GetRAWData(ADC_CHANNEL_VREFINT);												//   -       
 80010c2:	2011      	movs	r0, #17
 80010c4:	f7ff ffc0 	bl	8001048 <ADC_GetRAWData>
	if (ADC_State.ADC_RAW < 4096)
 80010c8:	4ba5      	ldr	r3, [pc, #660]	; (8001360 <ADC_ScanState+0x2a8>)
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80010d0:	d222      	bcs.n	8001118 <ADC_ScanState+0x60>
	{
		//    ,    
		ADC_State.ADC_Ref_Voltage = __LL_ADC_CALC_VREFANALOG_VOLTAGE(ADC_State.ADC_RAW, hadc.Init.Resolution) / 1000.0; //   -   
 80010d2:	4ba4      	ldr	r3, [pc, #656]	; (8001364 <ADC_ScanState+0x2ac>)
 80010d4:	881b      	ldrh	r3, [r3, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80010dc:	fb03 f202 	mul.w	r2, r3, r2
 80010e0:	4b9f      	ldr	r3, [pc, #636]	; (8001360 <ADC_ScanState+0x2a8>)
 80010e2:	6859      	ldr	r1, [r3, #4]
 80010e4:	4ba0      	ldr	r3, [pc, #640]	; (8001368 <ADC_ScanState+0x2b0>)
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	0ddb      	lsrs	r3, r3, #23
 80010ea:	fa01 f303 	lsl.w	r3, r1, r3
 80010ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff f98e 	bl	8000414 <__aeabi_ui2d>
 80010f8:	f04f 0200 	mov.w	r2, #0
 80010fc:	4b9b      	ldr	r3, [pc, #620]	; (800136c <ADC_ScanState+0x2b4>)
 80010fe:	f7ff fb2d 	bl	800075c <__aeabi_ddiv>
 8001102:	4603      	mov	r3, r0
 8001104:	460c      	mov	r4, r1
 8001106:	4a96      	ldr	r2, [pc, #600]	; (8001360 <ADC_ScanState+0x2a8>)
 8001108:	e9c2 3402 	strd	r3, r4, [r2, #8]
		ADC_State.DataReady++;
 800110c:	4b94      	ldr	r3, [pc, #592]	; (8001360 <ADC_ScanState+0x2a8>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	3301      	adds	r3, #1
 8001112:	b2da      	uxtb	r2, r3
 8001114:	4b92      	ldr	r3, [pc, #584]	; (8001360 <ADC_ScanState+0x2a8>)
 8001116:	701a      	strb	r2, [r3, #0]
	}

	ADC_GetRAWData(ADC_CHANNEL_TEMPSENSOR);												//   -   
 8001118:	2010      	movs	r0, #16
 800111a:	f7ff ff95 	bl	8001048 <ADC_GetRAWData>
	if (ADC_State.ADC_RAW < 4096)
 800111e:	4b90      	ldr	r3, [pc, #576]	; (8001360 <ADC_ScanState+0x2a8>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001126:	d229      	bcs.n	800117c <ADC_ScanState+0xc4>
	{
		//          ,     
		ADC_State.CPU_Temperature 	= COMPUTATION_TEMPERATURE_TEMP30_TEMP110(ADC_State.ADC_RAW) - 2;
 8001128:	4b8d      	ldr	r3, [pc, #564]	; (8001360 <ADC_ScanState+0x2a8>)
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f640 42e4 	movw	r2, #3300	; 0xce4
 8001130:	fb02 f303 	mul.w	r3, r2, r3
 8001134:	4a8e      	ldr	r2, [pc, #568]	; (8001370 <ADC_ScanState+0x2b8>)
 8001136:	fba2 2303 	umull	r2, r3, r2, r3
 800113a:	099b      	lsrs	r3, r3, #6
 800113c:	461a      	mov	r2, r3
 800113e:	4b8d      	ldr	r3, [pc, #564]	; (8001374 <ADC_ScanState+0x2bc>)
 8001140:	881b      	ldrh	r3, [r3, #0]
 8001142:	1ad2      	subs	r2, r2, r3
 8001144:	4613      	mov	r3, r2
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	4413      	add	r3, r2
 800114a:	011b      	lsls	r3, r3, #4
 800114c:	461a      	mov	r2, r3
 800114e:	4b8a      	ldr	r3, [pc, #552]	; (8001378 <ADC_ScanState+0x2c0>)
 8001150:	881b      	ldrh	r3, [r3, #0]
 8001152:	4619      	mov	r1, r3
 8001154:	4b87      	ldr	r3, [pc, #540]	; (8001374 <ADC_ScanState+0x2bc>)
 8001156:	881b      	ldrh	r3, [r3, #0]
 8001158:	1acb      	subs	r3, r1, r3
 800115a:	fb92 f3f3 	sdiv	r3, r2, r3
 800115e:	331c      	adds	r3, #28
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff f967 	bl	8000434 <__aeabi_i2d>
 8001166:	4603      	mov	r3, r0
 8001168:	460c      	mov	r4, r1
 800116a:	4a7d      	ldr	r2, [pc, #500]	; (8001360 <ADC_ScanState+0x2a8>)
 800116c:	e9c2 3404 	strd	r3, r4, [r2, #16]

//		//          ,      
//		ADC_State.CPU_Temperature_raw 	= __LL_ADC_CALC_DATA_TO_VOLTAGE(ADC_State.ADC_Ref_Voltage, ADC_State.ADC_RAW, hadc.Init.Resolution);  //            
//		ADC_State.CPU_TemperatureRef    = __LL_ADC_CALC_TEMPERATURE((uint32_t)(1000*ADC_State.ADC_Ref_Voltage), ADC_State.ADC_RAW , hadc.Init.Resolution) - 2;

		ADC_State.DataReady++;
 8001170:	4b7b      	ldr	r3, [pc, #492]	; (8001360 <ADC_ScanState+0x2a8>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	3301      	adds	r3, #1
 8001176:	b2da      	uxtb	r2, r3
 8001178:	4b79      	ldr	r3, [pc, #484]	; (8001360 <ADC_ScanState+0x2a8>)
 800117a:	701a      	strb	r2, [r3, #0]
	}

	ADC_GetRAWData(CHANNEL_ADC_SPEED);													//   -    (  0..3.3V)
 800117c:	200f      	movs	r0, #15
 800117e:	f7ff ff63 	bl	8001048 <ADC_GetRAWData>
	if (ADC_State.ADC_RAW < 4096)
 8001182:	4b77      	ldr	r3, [pc, #476]	; (8001360 <ADC_ScanState+0x2a8>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800118a:	d235      	bcs.n	80011f8 <ADC_ScanState+0x140>
	{
		ADC_State.Speed_value_volts 	= ADC_State.ADC_RAW * (ADC_REF_VOLTAGE_DEFAULT / 4096) * DIVIDER_ADC_SPEED;
 800118c:	4b74      	ldr	r3, [pc, #464]	; (8001360 <ADC_ScanState+0x2a8>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff f93f 	bl	8000414 <__aeabi_ui2d>
 8001196:	a366      	add	r3, pc, #408	; (adr r3, 8001330 <ADC_ScanState+0x278>)
 8001198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119c:	f7ff f9b4 	bl	8000508 <__aeabi_dmul>
 80011a0:	4603      	mov	r3, r0
 80011a2:	460c      	mov	r4, r1
 80011a4:	4a6e      	ldr	r2, [pc, #440]	; (8001360 <ADC_ScanState+0x2a8>)
 80011a6:	e9c2 3408 	strd	r3, r4, [r2, #32]
		ADC_State.Speed_value_percent	= (uint8_t)( (ADC_State.Speed_value_volts/ADC_REF_VOLTAGE_DEFAULT)*(double)100 );
 80011aa:	4b6d      	ldr	r3, [pc, #436]	; (8001360 <ADC_ScanState+0x2a8>)
 80011ac:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80011b0:	a361      	add	r3, pc, #388	; (adr r3, 8001338 <ADC_ScanState+0x280>)
 80011b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b6:	f7ff fad1 	bl	800075c <__aeabi_ddiv>
 80011ba:	4603      	mov	r3, r0
 80011bc:	460c      	mov	r4, r1
 80011be:	4618      	mov	r0, r3
 80011c0:	4621      	mov	r1, r4
 80011c2:	f04f 0200 	mov.w	r2, #0
 80011c6:	4b6d      	ldr	r3, [pc, #436]	; (800137c <ADC_ScanState+0x2c4>)
 80011c8:	f7ff f99e 	bl	8000508 <__aeabi_dmul>
 80011cc:	4603      	mov	r3, r0
 80011ce:	460c      	mov	r4, r1
 80011d0:	4618      	mov	r0, r3
 80011d2:	4621      	mov	r1, r4
 80011d4:	f7ff fc70 	bl	8000ab8 <__aeabi_d2uiz>
 80011d8:	4603      	mov	r3, r0
 80011da:	b2da      	uxtb	r2, r3
 80011dc:	4b60      	ldr	r3, [pc, #384]	; (8001360 <ADC_ScanState+0x2a8>)
 80011de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		Speed_value_percent = ADC_State.Speed_value_percent;
 80011e2:	4b5f      	ldr	r3, [pc, #380]	; (8001360 <ADC_ScanState+0x2a8>)
 80011e4:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80011e8:	4b65      	ldr	r3, [pc, #404]	; (8001380 <ADC_ScanState+0x2c8>)
 80011ea:	701a      	strb	r2, [r3, #0]

		ADC_State.DataReady++;
 80011ec:	4b5c      	ldr	r3, [pc, #368]	; (8001360 <ADC_ScanState+0x2a8>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	3301      	adds	r3, #1
 80011f2:	b2da      	uxtb	r2, r3
 80011f4:	4b5a      	ldr	r3, [pc, #360]	; (8001360 <ADC_ScanState+0x2a8>)
 80011f6:	701a      	strb	r2, [r3, #0]
	}

	ADC_GetRAWData(CHANNEL_ADC_V_IN_12V);												//   -    
 80011f8:	2001      	movs	r0, #1
 80011fa:	f7ff ff25 	bl	8001048 <ADC_GetRAWData>
	if (ADC_State.ADC_RAW < 4096)
 80011fe:	4b58      	ldr	r3, [pc, #352]	; (8001360 <ADC_ScanState+0x2a8>)
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001206:	d21d      	bcs.n	8001244 <ADC_ScanState+0x18c>
	{
		ADC_State.V_IN_12V_value_volts 	= ADC_State.ADC_RAW * (ADC_REF_VOLTAGE_DEFAULT / 4096) * DIVIDER_ADC_V_IN_12V;
 8001208:	4b55      	ldr	r3, [pc, #340]	; (8001360 <ADC_ScanState+0x2a8>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff f901 	bl	8000414 <__aeabi_ui2d>
 8001212:	a347      	add	r3, pc, #284	; (adr r3, 8001330 <ADC_ScanState+0x278>)
 8001214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001218:	f7ff f976 	bl	8000508 <__aeabi_dmul>
 800121c:	4603      	mov	r3, r0
 800121e:	460c      	mov	r4, r1
 8001220:	4618      	mov	r0, r3
 8001222:	4621      	mov	r1, r4
 8001224:	a346      	add	r3, pc, #280	; (adr r3, 8001340 <ADC_ScanState+0x288>)
 8001226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122a:	f7ff f96d 	bl	8000508 <__aeabi_dmul>
 800122e:	4603      	mov	r3, r0
 8001230:	460c      	mov	r4, r1
 8001232:	4a4b      	ldr	r2, [pc, #300]	; (8001360 <ADC_ScanState+0x2a8>)
 8001234:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30

		ADC_State.DataReady++;
 8001238:	4b49      	ldr	r3, [pc, #292]	; (8001360 <ADC_ScanState+0x2a8>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	3301      	adds	r3, #1
 800123e:	b2da      	uxtb	r2, r3
 8001240:	4b47      	ldr	r3, [pc, #284]	; (8001360 <ADC_ScanState+0x2a8>)
 8001242:	701a      	strb	r2, [r3, #0]
	}

	ADC_GetRAWData(CHANNEL_ADC_V_MOTOR);												//   -    ()
 8001244:	2000      	movs	r0, #0
 8001246:	f7ff feff 	bl	8001048 <ADC_GetRAWData>
	if (ADC_State.ADC_RAW < 4096)
 800124a:	4b45      	ldr	r3, [pc, #276]	; (8001360 <ADC_ScanState+0x2a8>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001252:	d21d      	bcs.n	8001290 <ADC_ScanState+0x1d8>
	{
		ADC_State.V_IN_MOTOR_value_volts 	= ADC_State.ADC_RAW * (ADC_REF_VOLTAGE_DEFAULT / 4096) * DIVIDER_ADC_V_MOTOR;
 8001254:	4b42      	ldr	r3, [pc, #264]	; (8001360 <ADC_ScanState+0x2a8>)
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff f8db 	bl	8000414 <__aeabi_ui2d>
 800125e:	a334      	add	r3, pc, #208	; (adr r3, 8001330 <ADC_ScanState+0x278>)
 8001260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001264:	f7ff f950 	bl	8000508 <__aeabi_dmul>
 8001268:	4603      	mov	r3, r0
 800126a:	460c      	mov	r4, r1
 800126c:	4618      	mov	r0, r3
 800126e:	4621      	mov	r1, r4
 8001270:	a335      	add	r3, pc, #212	; (adr r3, 8001348 <ADC_ScanState+0x290>)
 8001272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001276:	f7ff f947 	bl	8000508 <__aeabi_dmul>
 800127a:	4603      	mov	r3, r0
 800127c:	460c      	mov	r4, r1
 800127e:	4a38      	ldr	r2, [pc, #224]	; (8001360 <ADC_ScanState+0x2a8>)
 8001280:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

		ADC_State.DataReady++;
 8001284:	4b36      	ldr	r3, [pc, #216]	; (8001360 <ADC_ScanState+0x2a8>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	3301      	adds	r3, #1
 800128a:	b2da      	uxtb	r2, r3
 800128c:	4b34      	ldr	r3, [pc, #208]	; (8001360 <ADC_ScanState+0x2a8>)
 800128e:	701a      	strb	r2, [r3, #0]
	}

	ADC_GetRAWData(CHANNEL_ADC_I_IN_12V);												//   -   
 8001290:	2017      	movs	r0, #23
 8001292:	f7ff fed9 	bl	8001048 <ADC_GetRAWData>
	if (ADC_State.ADC_RAW < 4096)
 8001296:	4b32      	ldr	r3, [pc, #200]	; (8001360 <ADC_ScanState+0x2a8>)
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800129e:	d21d      	bcs.n	80012dc <ADC_ScanState+0x224>
	{
		ADC_State.I_IN_12V_value_amperes 	= ADC_State.ADC_RAW * (ADC_REF_VOLTAGE_DEFAULT / 4096) * DIVIDER_ADC_I_IN_12V;
 80012a0:	4b2f      	ldr	r3, [pc, #188]	; (8001360 <ADC_ScanState+0x2a8>)
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff f8b5 	bl	8000414 <__aeabi_ui2d>
 80012aa:	a321      	add	r3, pc, #132	; (adr r3, 8001330 <ADC_ScanState+0x278>)
 80012ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b0:	f7ff f92a 	bl	8000508 <__aeabi_dmul>
 80012b4:	4603      	mov	r3, r0
 80012b6:	460c      	mov	r4, r1
 80012b8:	4618      	mov	r0, r3
 80012ba:	4621      	mov	r1, r4
 80012bc:	a324      	add	r3, pc, #144	; (adr r3, 8001350 <ADC_ScanState+0x298>)
 80012be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c2:	f7ff f921 	bl	8000508 <__aeabi_dmul>
 80012c6:	4603      	mov	r3, r0
 80012c8:	460c      	mov	r4, r1
 80012ca:	4a25      	ldr	r2, [pc, #148]	; (8001360 <ADC_ScanState+0x2a8>)
 80012cc:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40

		ADC_State.DataReady++;
 80012d0:	4b23      	ldr	r3, [pc, #140]	; (8001360 <ADC_ScanState+0x2a8>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	3301      	adds	r3, #1
 80012d6:	b2da      	uxtb	r2, r3
 80012d8:	4b21      	ldr	r3, [pc, #132]	; (8001360 <ADC_ScanState+0x2a8>)
 80012da:	701a      	strb	r2, [r3, #0]
	}

	ADC_GetRAWData(CHANNEL_ADC_I_MOTOR);												//   -  
 80012dc:	2018      	movs	r0, #24
 80012de:	f7ff feb3 	bl	8001048 <ADC_GetRAWData>
	if (ADC_State.ADC_RAW < 4096)
 80012e2:	4b1f      	ldr	r3, [pc, #124]	; (8001360 <ADC_ScanState+0x2a8>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80012ea:	d21d      	bcs.n	8001328 <ADC_ScanState+0x270>
	{
		ADC_State.I_IN_MOTOR_value_amperes 	= ADC_State.ADC_RAW * (ADC_REF_VOLTAGE_DEFAULT / 4096) * DIVIDER_ADC_I_MOTOR;
 80012ec:	4b1c      	ldr	r3, [pc, #112]	; (8001360 <ADC_ScanState+0x2a8>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff f88f 	bl	8000414 <__aeabi_ui2d>
 80012f6:	a30e      	add	r3, pc, #56	; (adr r3, 8001330 <ADC_ScanState+0x278>)
 80012f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fc:	f7ff f904 	bl	8000508 <__aeabi_dmul>
 8001300:	4603      	mov	r3, r0
 8001302:	460c      	mov	r4, r1
 8001304:	4618      	mov	r0, r3
 8001306:	4621      	mov	r1, r4
 8001308:	a313      	add	r3, pc, #76	; (adr r3, 8001358 <ADC_ScanState+0x2a0>)
 800130a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130e:	f7ff f8fb 	bl	8000508 <__aeabi_dmul>
 8001312:	4603      	mov	r3, r0
 8001314:	460c      	mov	r4, r1
 8001316:	4a12      	ldr	r2, [pc, #72]	; (8001360 <ADC_ScanState+0x2a8>)
 8001318:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48

		ADC_State.DataReady++;
 800131c:	4b10      	ldr	r3, [pc, #64]	; (8001360 <ADC_ScanState+0x2a8>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	3301      	adds	r3, #1
 8001322:	b2da      	uxtb	r2, r3
 8001324:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <ADC_ScanState+0x2a8>)
 8001326:	701a      	strb	r2, [r3, #0]
	}

}
 8001328:	bf00      	nop
 800132a:	bd98      	pop	{r3, r4, r7, pc}
 800132c:	f3af 8000 	nop.w
 8001330:	66666666 	.word	0x66666666
 8001334:	3f4a6666 	.word	0x3f4a6666
 8001338:	66666666 	.word	0x66666666
 800133c:	400a6666 	.word	0x400a6666
 8001340:	70a3d70a 	.word	0x70a3d70a
 8001344:	40180a3d 	.word	0x40180a3d
 8001348:	51eb851f 	.word	0x51eb851f
 800134c:	40181eb8 	.word	0x40181eb8
 8001350:	cccccccd 	.word	0xcccccccd
 8001354:	4010cccc 	.word	0x4010cccc
 8001358:	9999999a 	.word	0x9999999a
 800135c:	40099999 	.word	0x40099999
 8001360:	20003a70 	.word	0x20003a70
 8001364:	1ff800f8 	.word	0x1ff800f8
 8001368:	20003a14 	.word	0x20003a14
 800136c:	408f4000 	.word	0x408f4000
 8001370:	057619f1 	.word	0x057619f1
 8001374:	1ff800fa 	.word	0x1ff800fa
 8001378:	1ff800fe 	.word	0x1ff800fe
 800137c:	40590000 	.word	0x40590000
 8001380:	200039f0 	.word	0x200039f0

08001384 <BUZZER_Init>:

uint8_t			BUZZER_BuzzerState;														//   (/)

//======================================================================================
void BUZZER_Init(uint8_t state)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b090      	sub	sp, #64	; 0x40
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_GPIOA_CLK_ENABLE();
 800138e:	4b4e      	ldr	r3, [pc, #312]	; (80014c8 <BUZZER_Init+0x144>)
 8001390:	69db      	ldr	r3, [r3, #28]
 8001392:	4a4d      	ldr	r2, [pc, #308]	; (80014c8 <BUZZER_Init+0x144>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	61d3      	str	r3, [r2, #28]
 800139a:	4b4b      	ldr	r3, [pc, #300]	; (80014c8 <BUZZER_Init+0x144>)
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	623b      	str	r3, [r7, #32]
 80013a4:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80013a6:	4b48      	ldr	r3, [pc, #288]	; (80014c8 <BUZZER_Init+0x144>)
 80013a8:	69db      	ldr	r3, [r3, #28]
 80013aa:	4a47      	ldr	r2, [pc, #284]	; (80014c8 <BUZZER_Init+0x144>)
 80013ac:	f043 0302 	orr.w	r3, r3, #2
 80013b0:	61d3      	str	r3, [r2, #28]
 80013b2:	4b45      	ldr	r3, [pc, #276]	; (80014c8 <BUZZER_Init+0x144>)
 80013b4:	69db      	ldr	r3, [r3, #28]
 80013b6:	f003 0302 	and.w	r3, r3, #2
 80013ba:	61fb      	str	r3, [r7, #28]
 80013bc:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80013be:	4b42      	ldr	r3, [pc, #264]	; (80014c8 <BUZZER_Init+0x144>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	4a41      	ldr	r2, [pc, #260]	; (80014c8 <BUZZER_Init+0x144>)
 80013c4:	f043 0304 	orr.w	r3, r3, #4
 80013c8:	61d3      	str	r3, [r2, #28]
 80013ca:	4b3f      	ldr	r3, [pc, #252]	; (80014c8 <BUZZER_Init+0x144>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	f003 0304 	and.w	r3, r3, #4
 80013d2:	61bb      	str	r3, [r7, #24]
 80013d4:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80013d6:	4b3c      	ldr	r3, [pc, #240]	; (80014c8 <BUZZER_Init+0x144>)
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	4a3b      	ldr	r2, [pc, #236]	; (80014c8 <BUZZER_Init+0x144>)
 80013dc:	f043 0308 	orr.w	r3, r3, #8
 80013e0:	61d3      	str	r3, [r2, #28]
 80013e2:	4b39      	ldr	r3, [pc, #228]	; (80014c8 <BUZZER_Init+0x144>)
 80013e4:	69db      	ldr	r3, [r3, #28]
 80013e6:	f003 0308 	and.w	r3, r3, #8
 80013ea:	617b      	str	r3, [r7, #20]
 80013ec:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80013ee:	4b36      	ldr	r3, [pc, #216]	; (80014c8 <BUZZER_Init+0x144>)
 80013f0:	69db      	ldr	r3, [r3, #28]
 80013f2:	4a35      	ldr	r2, [pc, #212]	; (80014c8 <BUZZER_Init+0x144>)
 80013f4:	f043 0310 	orr.w	r3, r3, #16
 80013f8:	61d3      	str	r3, [r2, #28]
 80013fa:	4b33      	ldr	r3, [pc, #204]	; (80014c8 <BUZZER_Init+0x144>)
 80013fc:	69db      	ldr	r3, [r3, #28]
 80013fe:	f003 0310 	and.w	r3, r3, #16
 8001402:	613b      	str	r3, [r7, #16]
 8001404:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001406:	4b30      	ldr	r3, [pc, #192]	; (80014c8 <BUZZER_Init+0x144>)
 8001408:	69db      	ldr	r3, [r3, #28]
 800140a:	4a2f      	ldr	r2, [pc, #188]	; (80014c8 <BUZZER_Init+0x144>)
 800140c:	f043 0320 	orr.w	r3, r3, #32
 8001410:	61d3      	str	r3, [r2, #28]
 8001412:	4b2d      	ldr	r3, [pc, #180]	; (80014c8 <BUZZER_Init+0x144>)
 8001414:	69db      	ldr	r3, [r3, #28]
 8001416:	f003 0320 	and.w	r3, r3, #32
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]

	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 800141e:	2200      	movs	r2, #0
 8001420:	2120      	movs	r1, #32
 8001422:	482a      	ldr	r0, [pc, #168]	; (80014cc <BUZZER_Init+0x148>)
 8001424:	f004 fbf7 	bl	8005c16 <HAL_GPIO_WritePin>

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001428:	4b27      	ldr	r3, [pc, #156]	; (80014c8 <BUZZER_Init+0x144>)
 800142a:	69db      	ldr	r3, [r3, #28]
 800142c:	4a26      	ldr	r2, [pc, #152]	; (80014c8 <BUZZER_Init+0x144>)
 800142e:	f043 0301 	orr.w	r3, r3, #1
 8001432:	61d3      	str	r3, [r2, #28]
 8001434:	4b24      	ldr	r3, [pc, #144]	; (80014c8 <BUZZER_Init+0x144>)
 8001436:	69db      	ldr	r3, [r3, #28]
 8001438:	f003 0301 	and.w	r3, r3, #1
 800143c:	60bb      	str	r3, [r7, #8]
 800143e:	68bb      	ldr	r3, [r7, #8]
	GPIO_InitStruct.Pin 		= BUZZER_Pin;
 8001440:	2320      	movs	r3, #32
 8001442:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode 		= GPIO_MODE_OUTPUT_PP;
 8001444:	2301      	movs	r3, #1
 8001446:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull 		= GPIO_PULLDOWN;
 8001448:	2302      	movs	r3, #2
 800144a:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_LOW;
 800144c:	2300      	movs	r3, #0
 800144e:	63bb      	str	r3, [r7, #56]	; 0x38


	HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8001450:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001454:	4619      	mov	r1, r3
 8001456:	481d      	ldr	r0, [pc, #116]	; (80014cc <BUZZER_Init+0x148>)
 8001458:	f004 fa38 	bl	80058cc <HAL_GPIO_Init>
	BUZZER_BuzzerState = state;
 800145c:	4a1c      	ldr	r2, [pc, #112]	; (80014d0 <BUZZER_Init+0x14c>)
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	7013      	strb	r3, [r2, #0]


	TIM_MasterConfigTypeDef sMasterConfig;

	htim6.Instance 				= TIM6;
 8001462:	4b1c      	ldr	r3, [pc, #112]	; (80014d4 <BUZZER_Init+0x150>)
 8001464:	4a1c      	ldr	r2, [pc, #112]	; (80014d8 <BUZZER_Init+0x154>)
 8001466:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler 		= 32;
 8001468:	4b1a      	ldr	r3, [pc, #104]	; (80014d4 <BUZZER_Init+0x150>)
 800146a:	2220      	movs	r2, #32
 800146c:	605a      	str	r2, [r3, #4]
	htim6.Init.Period 			= BUZZER_HALF_PERIOD_TIM;
 800146e:	4b19      	ldr	r3, [pc, #100]	; (80014d4 <BUZZER_Init+0x150>)
 8001470:	2279      	movs	r2, #121	; 0x79
 8001472:	60da      	str	r2, [r3, #12]
	htim6.Init.CounterMode 		= TIM_COUNTERMODE_UP;
 8001474:	4b17      	ldr	r3, [pc, #92]	; (80014d4 <BUZZER_Init+0x150>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147a:	4b16      	ldr	r3, [pc, #88]	; (80014d4 <BUZZER_Init+0x150>)
 800147c:	2200      	movs	r2, #0
 800147e:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001480:	4814      	ldr	r0, [pc, #80]	; (80014d4 <BUZZER_Init+0x150>)
 8001482:	f007 f8f7 	bl	8008674 <HAL_TIM_Base_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d002      	beq.n	8001492 <BUZZER_Init+0x10e>
	{
		Error_Handler(4);
 800148c:	2004      	movs	r0, #4
 800148e:	f002 f86f 	bl	8003570 <Error_Handler>
	}

	sMasterConfig.MasterOutputTrigger 	= TIM_TRGO_RESET;
 8001492:	2300      	movs	r3, #0
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
	sMasterConfig.MasterSlaveMode 		= TIM_MASTERSLAVEMODE_DISABLE;
 8001496:	2300      	movs	r3, #0
 8001498:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800149a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800149e:	4619      	mov	r1, r3
 80014a0:	480c      	ldr	r0, [pc, #48]	; (80014d4 <BUZZER_Init+0x150>)
 80014a2:	f008 faab 	bl	80099fc <HAL_TIMEx_MasterConfigSynchronization>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d002      	beq.n	80014b2 <BUZZER_Init+0x12e>
	{
		Error_Handler(4);
 80014ac:	2004      	movs	r0, #4
 80014ae:	f002 f85f 	bl	8003570 <Error_Handler>
	}

	HAL_TIM_Base_MspInit(&htim6);														//    
 80014b2:	4808      	ldr	r0, [pc, #32]	; (80014d4 <BUZZER_Init+0x150>)
 80014b4:	f001 fbce 	bl	8002c54 <HAL_TIM_Base_MspInit>

	HAL_TIM_MspPostInit(&htim6);
 80014b8:	4806      	ldr	r0, [pc, #24]	; (80014d4 <BUZZER_Init+0x150>)
 80014ba:	f001 fc6d 	bl	8002d98 <HAL_TIM_MspPostInit>

}
 80014be:	bf00      	nop
 80014c0:	3740      	adds	r7, #64	; 0x40
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40023800 	.word	0x40023800
 80014cc:	40020400 	.word	0x40020400
 80014d0:	20003ac0 	.word	0x20003ac0
 80014d4:	20003dc8 	.word	0x20003dc8
 80014d8:	40001000 	.word	0x40001000

080014dc <BUZZER_Beep>:
//======================================================================================
void BUZZER_Beep(void) 																	// Generates one short beep in RealMode with stupid waiting
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
//	htim6.Init.Period = 100;
//	HAL_TIM_Base_Init(&htim6);
	if (BUZZER_BuzzerState == BUZZER_STSTE_ON)
 80014e2:	4b0e      	ldr	r3, [pc, #56]	; (800151c <BUZZER_Beep+0x40>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d113      	bne.n	8001512 <BUZZER_Beep+0x36>
	{
		uint16_t len = BUZZER_NUM_HALF_PERIOD_NORM;
 80014ea:	2346      	movs	r3, #70	; 0x46
 80014ec:	80fb      	strh	r3, [r7, #6]
		while (len--)
 80014ee:	e006      	b.n	80014fe <BUZZER_Beep+0x22>
		{
			BUZZER_INV;
 80014f0:	2120      	movs	r1, #32
 80014f2:	480b      	ldr	r0, [pc, #44]	; (8001520 <BUZZER_Beep+0x44>)
 80014f4:	f004 fba7 	bl	8005c46 <HAL_GPIO_TogglePin>
			HAL_Delay(BUZZER_HALF_PERIOD);
 80014f8:	2001      	movs	r0, #1
 80014fa:	f003 f90f 	bl	800471c <HAL_Delay>
		while (len--)
 80014fe:	88fb      	ldrh	r3, [r7, #6]
 8001500:	1e5a      	subs	r2, r3, #1
 8001502:	80fa      	strh	r2, [r7, #6]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d1f3      	bne.n	80014f0 <BUZZER_Beep+0x14>
		}
		BUZZER_OFF;
 8001508:	2200      	movs	r2, #0
 800150a:	2120      	movs	r1, #32
 800150c:	4804      	ldr	r0, [pc, #16]	; (8001520 <BUZZER_Beep+0x44>)
 800150e:	f004 fb82 	bl	8005c16 <HAL_GPIO_WritePin>
	}
}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20003ac0 	.word	0x20003ac0
 8001520:	40020400 	.word	0x40020400

08001524 <BUZZER_BeepTIM>:
//======================================================================================
void BUZZER_BeepTIM(void) 																// Generates one short beep under RTOS
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
	if (BUZZER_BuzzerState == BUZZER_STSTE_ON)
 8001528:	4b09      	ldr	r3, [pc, #36]	; (8001550 <BUZZER_BeepTIM+0x2c>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d10d      	bne.n	800154c <BUZZER_BeepTIM+0x28>
	{
		HAL_TIM_Base_Start_IT(&htim6);													//  ,     -    
 8001530:	4808      	ldr	r0, [pc, #32]	; (8001554 <BUZZER_BeepTIM+0x30>)
 8001532:	f007 f929 	bl	8008788 <HAL_TIM_Base_Start_IT>
		osDelay(BUZZER_NUM_HALF_PERIOD_NORM);											//     RTOS ( 1)
 8001536:	2046      	movs	r0, #70	; 0x46
 8001538:	f00d fb98 	bl	800ec6c <osDelay>
	//	HAL_Delay(BUZZER_NUM_HALF_PERIOD_NORM);											//    HAL ( 1)
		HAL_TIM_Base_Stop_IT(&htim6);
 800153c:	4805      	ldr	r0, [pc, #20]	; (8001554 <BUZZER_BeepTIM+0x30>)
 800153e:	f007 f975 	bl	800882c <HAL_TIM_Base_Stop_IT>
		BUZZER_OFF;
 8001542:	2200      	movs	r2, #0
 8001544:	2120      	movs	r1, #32
 8001546:	4804      	ldr	r0, [pc, #16]	; (8001558 <BUZZER_BeepTIM+0x34>)
 8001548:	f004 fb65 	bl	8005c16 <HAL_GPIO_WritePin>
	}
}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20003ac0 	.word	0x20003ac0
 8001554:	20003dc8 	.word	0x20003dc8
 8001558:	40020400 	.word	0x40020400

0800155c <MX_DAC_Init>:

DAC_HandleTypeDef DacHandle;

//======================================================================================
void MX_DAC_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8001562:	463b      	mov	r3, r7
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
  */
  DacHandle.Instance = DAC;
 800156a:	4b10      	ldr	r3, [pc, #64]	; (80015ac <MX_DAC_Init+0x50>)
 800156c:	4a10      	ldr	r2, [pc, #64]	; (80015b0 <MX_DAC_Init+0x54>)
 800156e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&DacHandle) != HAL_OK)
 8001570:	480e      	ldr	r0, [pc, #56]	; (80015ac <MX_DAC_Init+0x50>)
 8001572:	f003 ff5c 	bl	800542e <HAL_DAC_Init>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d002      	beq.n	8001582 <MX_DAC_Init+0x26>
  {
    Error_Handler(3);
 800157c:	2003      	movs	r0, #3
 800157e:	f001 fff7 	bl	8003570 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001582:	2300      	movs	r3, #0
 8001584:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001586:	2300      	movs	r3, #0
 8001588:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&DacHandle, &sConfig, DACx_CHANNEL) != HAL_OK)
 800158a:	463b      	mov	r3, r7
 800158c:	2200      	movs	r2, #0
 800158e:	4619      	mov	r1, r3
 8001590:	4806      	ldr	r0, [pc, #24]	; (80015ac <MX_DAC_Init+0x50>)
 8001592:	f003 ffe1 	bl	8005558 <HAL_DAC_ConfigChannel>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d002      	beq.n	80015a2 <MX_DAC_Init+0x46>
  {
    Error_Handler(3);
 800159c:	2003      	movs	r0, #3
 800159e:	f001 ffe7 	bl	8003570 <Error_Handler>
  }

}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	20003ac4 	.word	0x20003ac4
 80015b0:	40007400 	.word	0x40007400

080015b4 <HAL_DAC_MspInit>:
//======================================================================================
void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08a      	sub	sp, #40	; 0x28
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]
 80015ca:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a15      	ldr	r2, [pc, #84]	; (8001628 <HAL_DAC_MspInit+0x74>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d123      	bne.n	800161e <HAL_DAC_MspInit+0x6a>
  {
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80015d6:	4b15      	ldr	r3, [pc, #84]	; (800162c <HAL_DAC_MspInit+0x78>)
 80015d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015da:	4a14      	ldr	r2, [pc, #80]	; (800162c <HAL_DAC_MspInit+0x78>)
 80015dc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80015e0:	6253      	str	r3, [r2, #36]	; 0x24
 80015e2:	4b12      	ldr	r3, [pc, #72]	; (800162c <HAL_DAC_MspInit+0x78>)
 80015e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ee:	4b0f      	ldr	r3, [pc, #60]	; (800162c <HAL_DAC_MspInit+0x78>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	4a0e      	ldr	r2, [pc, #56]	; (800162c <HAL_DAC_MspInit+0x78>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	61d3      	str	r3, [r2, #28]
 80015fa:	4b0c      	ldr	r3, [pc, #48]	; (800162c <HAL_DAC_MspInit+0x78>)
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = DAC1__MOTOR_SPEED_Pin;
 8001606:	2310      	movs	r3, #16
 8001608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800160a:	2303      	movs	r3, #3
 800160c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	2300      	movs	r3, #0
 8001610:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DAC1__MOTOR_SPEED_GPIO_Port, &GPIO_InitStruct);
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	4619      	mov	r1, r3
 8001618:	4805      	ldr	r0, [pc, #20]	; (8001630 <HAL_DAC_MspInit+0x7c>)
 800161a:	f004 f957 	bl	80058cc <HAL_GPIO_Init>

  }
}
 800161e:	bf00      	nop
 8001620:	3728      	adds	r7, #40	; 0x28
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40007400 	.word	0x40007400
 800162c:	40023800 	.word	0x40023800
 8001630:	40020000 	.word	0x40020000

08001634 <DAC_SetValue>:
    HAL_GPIO_DeInit(DAC1__MOTOR_SPEED_GPIO_Port, DAC1__MOTOR_SPEED_Pin);
  }
}
//======================================================================================
void DAC_SetValue(uint8_t AValue)														//    
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
	if (HAL_DAC_SetValue(&DacHandle, DACx_CHANNEL, DAC_ALIGN_8B_R, (uint32_t)AValue) != HAL_OK)
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	2208      	movs	r2, #8
 8001642:	2100      	movs	r1, #0
 8001644:	480b      	ldr	r0, [pc, #44]	; (8001674 <DAC_SetValue+0x40>)
 8001646:	f003 ff63 	bl	8005510 <HAL_DAC_SetValue>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d002      	beq.n	8001656 <DAC_SetValue+0x22>
	{
	  Error_Handler(21);//Setting value Error
 8001650:	2015      	movs	r0, #21
 8001652:	f001 ff8d 	bl	8003570 <Error_Handler>
	}

	if (HAL_DAC_Start(&DacHandle, DACx_CHANNEL) != HAL_OK)
 8001656:	2100      	movs	r1, #0
 8001658:	4806      	ldr	r0, [pc, #24]	; (8001674 <DAC_SetValue+0x40>)
 800165a:	f003 ff0a 	bl	8005472 <HAL_DAC_Start>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d002      	beq.n	800166a <DAC_SetValue+0x36>
	{
	  Error_Handler(21);//Start Error
 8001664:	2015      	movs	r0, #21
 8001666:	f001 ff83 	bl	8003570 <Error_Handler>
	}

}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	20003ac4 	.word	0x20003ac4

08001678 <MX_DMA_Init>:
#include <DMA.h>

//======================================================================================
void MX_DMA_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800167e:	4b0c      	ldr	r3, [pc, #48]	; (80016b0 <MX_DMA_Init+0x38>)
 8001680:	69db      	ldr	r3, [r3, #28]
 8001682:	4a0b      	ldr	r2, [pc, #44]	; (80016b0 <MX_DMA_Init+0x38>)
 8001684:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001688:	61d3      	str	r3, [r2, #28]
 800168a:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <MX_DMA_Init+0x38>)
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001692:	607b      	str	r3, [r7, #4]
 8001694:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001696:	2200      	movs	r2, #0
 8001698:	2100      	movs	r1, #0
 800169a:	200f      	movs	r0, #15
 800169c:	f003 fe9d 	bl	80053da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80016a0:	200f      	movs	r0, #15
 80016a2:	f003 feb6 	bl	8005412 <HAL_NVIC_EnableIRQ>

}
 80016a6:	bf00      	nop
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40023800 	.word	0x40023800

080016b4 <DS18B20_Init>:

#include "main.h"
#include "cmsis_os.h" 																	//  osDelay(();
//=======================================================================================
void  DS18B20_Init(void)																//  
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b08c      	sub	sp, #48	; 0x30
 80016b8:	af00      	add	r7, sp, #0
	//  GPIO
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ba:	f107 031c 	add.w	r3, r7, #28
 80016be:	2200      	movs	r2, #0
 80016c0:	601a      	str	r2, [r3, #0]
 80016c2:	605a      	str	r2, [r3, #4]
 80016c4:	609a      	str	r2, [r3, #8]
 80016c6:	60da      	str	r2, [r3, #12]
 80016c8:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80016ca:	4b42      	ldr	r3, [pc, #264]	; (80017d4 <DS18B20_Init+0x120>)
 80016cc:	69db      	ldr	r3, [r3, #28]
 80016ce:	4a41      	ldr	r2, [pc, #260]	; (80017d4 <DS18B20_Init+0x120>)
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	61d3      	str	r3, [r2, #28]
 80016d6:	4b3f      	ldr	r3, [pc, #252]	; (80017d4 <DS18B20_Init+0x120>)
 80016d8:	69db      	ldr	r3, [r3, #28]
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	61bb      	str	r3, [r7, #24]
 80016e0:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80016e2:	4b3c      	ldr	r3, [pc, #240]	; (80017d4 <DS18B20_Init+0x120>)
 80016e4:	69db      	ldr	r3, [r3, #28]
 80016e6:	4a3b      	ldr	r2, [pc, #236]	; (80017d4 <DS18B20_Init+0x120>)
 80016e8:	f043 0302 	orr.w	r3, r3, #2
 80016ec:	61d3      	str	r3, [r2, #28]
 80016ee:	4b39      	ldr	r3, [pc, #228]	; (80017d4 <DS18B20_Init+0x120>)
 80016f0:	69db      	ldr	r3, [r3, #28]
 80016f2:	f003 0302 	and.w	r3, r3, #2
 80016f6:	617b      	str	r3, [r7, #20]
 80016f8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80016fa:	4b36      	ldr	r3, [pc, #216]	; (80017d4 <DS18B20_Init+0x120>)
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	4a35      	ldr	r2, [pc, #212]	; (80017d4 <DS18B20_Init+0x120>)
 8001700:	f043 0304 	orr.w	r3, r3, #4
 8001704:	61d3      	str	r3, [r2, #28]
 8001706:	4b33      	ldr	r3, [pc, #204]	; (80017d4 <DS18B20_Init+0x120>)
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	f003 0304 	and.w	r3, r3, #4
 800170e:	613b      	str	r3, [r7, #16]
 8001710:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001712:	4b30      	ldr	r3, [pc, #192]	; (80017d4 <DS18B20_Init+0x120>)
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	4a2f      	ldr	r2, [pc, #188]	; (80017d4 <DS18B20_Init+0x120>)
 8001718:	f043 0308 	orr.w	r3, r3, #8
 800171c:	61d3      	str	r3, [r2, #28]
 800171e:	4b2d      	ldr	r3, [pc, #180]	; (80017d4 <DS18B20_Init+0x120>)
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	f003 0308 	and.w	r3, r3, #8
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800172a:	4b2a      	ldr	r3, [pc, #168]	; (80017d4 <DS18B20_Init+0x120>)
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	4a29      	ldr	r2, [pc, #164]	; (80017d4 <DS18B20_Init+0x120>)
 8001730:	f043 0310 	orr.w	r3, r3, #16
 8001734:	61d3      	str	r3, [r2, #28]
 8001736:	4b27      	ldr	r3, [pc, #156]	; (80017d4 <DS18B20_Init+0x120>)
 8001738:	69db      	ldr	r3, [r3, #28]
 800173a:	f003 0310 	and.w	r3, r3, #16
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001742:	4b24      	ldr	r3, [pc, #144]	; (80017d4 <DS18B20_Init+0x120>)
 8001744:	69db      	ldr	r3, [r3, #28]
 8001746:	4a23      	ldr	r2, [pc, #140]	; (80017d4 <DS18B20_Init+0x120>)
 8001748:	f043 0320 	orr.w	r3, r3, #32
 800174c:	61d3      	str	r3, [r2, #28]
 800174e:	4b21      	ldr	r3, [pc, #132]	; (80017d4 <DS18B20_Init+0x120>)
 8001750:	69db      	ldr	r3, [r3, #28]
 8001752:	f003 0320 	and.w	r3, r3, #32
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]

	HAL_GPIO_WritePin(TEMP_AIR_1W_GPIO_Port, 		TEMP_AIR_1W_Pin, 		GPIO_PIN_SET);
 800175a:	2201      	movs	r2, #1
 800175c:	2101      	movs	r1, #1
 800175e:	481e      	ldr	r0, [pc, #120]	; (80017d8 <DS18B20_Init+0x124>)
 8001760:	f004 fa59 	bl	8005c16 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TEMP_MOTOR_1W_GPIO_Port, 		TEMP_MOTOR_1W_Pin, 		GPIO_PIN_SET);
 8001764:	2201      	movs	r2, #1
 8001766:	2102      	movs	r1, #2
 8001768:	481b      	ldr	r0, [pc, #108]	; (80017d8 <DS18B20_Init+0x124>)
 800176a:	f004 fa54 	bl	8005c16 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TEMP_DRIVER_1W_GPIO_Port, 	TEMP_DRIVER_1W_Pin, 	GPIO_PIN_SET);
 800176e:	2201      	movs	r2, #1
 8001770:	2104      	movs	r1, #4
 8001772:	4819      	ldr	r0, [pc, #100]	; (80017d8 <DS18B20_Init+0x124>)
 8001774:	f004 fa4f 	bl	8005c16 <HAL_GPIO_WritePin>

	GPIO_InitStruct.Pin = TEMP_AIR_1W_Pin;
 8001778:	2301      	movs	r3, #1
 800177a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177c:	2301      	movs	r3, #1
 800177e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001784:	2301      	movs	r3, #1
 8001786:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(TEMP_AIR_1W_GPIO_Port, &GPIO_InitStruct);
 8001788:	f107 031c 	add.w	r3, r7, #28
 800178c:	4619      	mov	r1, r3
 800178e:	4812      	ldr	r0, [pc, #72]	; (80017d8 <DS18B20_Init+0x124>)
 8001790:	f004 f89c 	bl	80058cc <HAL_GPIO_Init>


	GPIO_InitStruct.Pin = TEMP_MOTOR_1W_Pin;
 8001794:	2302      	movs	r3, #2
 8001796:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001798:	2301      	movs	r3, #1
 800179a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80017a0:	2301      	movs	r3, #1
 80017a2:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(TEMP_MOTOR_1W_GPIO_Port, &GPIO_InitStruct);
 80017a4:	f107 031c 	add.w	r3, r7, #28
 80017a8:	4619      	mov	r1, r3
 80017aa:	480b      	ldr	r0, [pc, #44]	; (80017d8 <DS18B20_Init+0x124>)
 80017ac:	f004 f88e 	bl	80058cc <HAL_GPIO_Init>


	GPIO_InitStruct.Pin = TEMP_DRIVER_1W_Pin;
 80017b0:	2304      	movs	r3, #4
 80017b2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b4:	2301      	movs	r3, #1
 80017b6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80017bc:	2301      	movs	r3, #1
 80017be:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(TEMP_DRIVER_1W_GPIO_Port, &GPIO_InitStruct);
 80017c0:	f107 031c 	add.w	r3, r7, #28
 80017c4:	4619      	mov	r1, r3
 80017c6:	4804      	ldr	r0, [pc, #16]	; (80017d8 <DS18B20_Init+0x124>)
 80017c8:	f004 f880 	bl	80058cc <HAL_GPIO_Init>


}
 80017cc:	bf00      	nop
 80017ce:	3730      	adds	r7, #48	; 0x30
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40023800 	.word	0x40023800
 80017d8:	40020400 	.word	0x40020400

080017dc <DS18B20_ConfigPinToRead>:
//=======================================================================================
void  DS18B20_ConfigPinToRead(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)					//  GPIO     
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b088      	sub	sp, #32
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	460b      	mov	r3, r1
 80017e6:	807b      	strh	r3, [r7, #2]
	//  GPIO
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e8:	f107 030c 	add.w	r3, r7, #12
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]
 80017f2:	609a      	str	r2, [r3, #8]
 80017f4:	60da      	str	r2, [r3, #12]
 80017f6:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin  = GPIO_Pin;
 80017f8:	887b      	ldrh	r3, [r7, #2]
 80017fa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017fc:	2300      	movs	r3, #0
 80017fe:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001800:	f107 030c 	add.w	r3, r7, #12
 8001804:	4619      	mov	r1, r3
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f004 f860 	bl	80058cc <HAL_GPIO_Init>

}
 800180c:	bf00      	nop
 800180e:	3720      	adds	r7, #32
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <DS18B20_ConfigPinToWrite>:
//=======================================================================================
void  DS18B20_ConfigPinToWrite(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)					//  GPIO     
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b088      	sub	sp, #32
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	460b      	mov	r3, r1
 800181e:	807b      	strh	r3, [r7, #2]
	//  GPIO
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001820:	f107 030c 	add.w	r3, r7, #12
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	605a      	str	r2, [r3, #4]
 800182a:	609a      	str	r2, [r3, #8]
 800182c:	60da      	str	r2, [r3, #12]
 800182e:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin  = GPIO_Pin;
 8001830:	887b      	ldrh	r3, [r7, #2]
 8001832:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001834:	2301      	movs	r3, #1
 8001836:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001838:	f107 030c 	add.w	r3, r7, #12
 800183c:	4619      	mov	r1, r3
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f004 f844 	bl	80058cc <HAL_GPIO_Init>
}
 8001844:	bf00      	nop
 8001846:	3720      	adds	r7, #32
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <DS18B20_ResetN>:

//=======================================================================================
//   1-Wire  :
//=======================================================================================
uint8_t DS18B20_ResetN(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)							//  RESET  1-Wire 
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	460b      	mov	r3, r1
 8001856:	807b      	strh	r3, [r7, #2]
	uint8_t ret = 1;																	//   (0=, 1=)
 8001858:	2301      	movs	r3, #1
 800185a:	73fb      	strb	r3, [r7, #15]
	DS18B20_ConfigPinToWrite(GPIOx, GPIO_Pin);											//     
 800185c:	887b      	ldrh	r3, [r7, #2]
 800185e:	4619      	mov	r1, r3
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f7ff ffd7 	bl	8001814 <DS18B20_ConfigPinToWrite>
//	__disable_irq(); 																	//    
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);									//      480 
 8001866:	887b      	ldrh	r3, [r7, #2]
 8001868:	2200      	movs	r2, #0
 800186a:	4619      	mov	r1, r3
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	f004 f9d2 	bl	8005c16 <HAL_GPIO_WritePin>
	Delay_us(480);
 8001872:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8001876:	f001 faed 	bl	8002e54 <Delay_us>
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);									//      60 
 800187a:	887b      	ldrh	r3, [r7, #2]
 800187c:	2201      	movs	r2, #1
 800187e:	4619      	mov	r1, r3
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f004 f9c8 	bl	8005c16 <HAL_GPIO_WritePin>
	Delay_us(60);
 8001886:	203c      	movs	r0, #60	; 0x3c
 8001888:	f001 fae4 	bl	8002e54 <Delay_us>
	DS18B20_ConfigPinToRead(GPIOx, GPIO_Pin);											//     
 800188c:	887b      	ldrh	r3, [r7, #2]
 800188e:	4619      	mov	r1, r3
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff ffa3 	bl	80017dc <DS18B20_ConfigPinToRead>
	ret = HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);											//       420 
 8001896:	887b      	ldrh	r3, [r7, #2]
 8001898:	4619      	mov	r1, r3
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f004 f9a4 	bl	8005be8 <HAL_GPIO_ReadPin>
 80018a0:	4603      	mov	r3, r0
 80018a2:	73fb      	strb	r3, [r7, #15]
	Delay_us(420);
 80018a4:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80018a8:	f001 fad4 	bl	8002e54 <Delay_us>
//	__enable_irq();  																	//     
	return ret;
 80018ac:	7bfb      	ldrb	r3, [r7, #15]
//	_delay_us(60);
//	i = (PortPins(Port) & (1 << Pin));													// Store line value and wait until the completion of 480uS period
//	_delay_us(420);
//	sei();
//	return i;																			// Return the value read from the presence pulse (0=OK, 1=WRONG)
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <DS18B20_Write_BitN>:
//=======================================================================================
void DS18B20_Write_BitN(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState) //  1   1-Wire
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b082      	sub	sp, #8
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	460b      	mov	r3, r1
 80018c0:	807b      	strh	r3, [r7, #2]
 80018c2:	4613      	mov	r3, r2
 80018c4:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);									//      1 
 80018c6:	887b      	ldrh	r3, [r7, #2]
 80018c8:	2200      	movs	r2, #0
 80018ca:	4619      	mov	r1, r3
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f004 f9a2 	bl	8005c16 <HAL_GPIO_WritePin>
	Delay_us(1);
 80018d2:	2001      	movs	r0, #1
 80018d4:	f001 fabe 	bl	8002e54 <Delay_us>
	if (PinState == GPIO_PIN_SET)														//    1
 80018d8:	787b      	ldrb	r3, [r7, #1]
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d105      	bne.n	80018ea <DS18B20_Write_BitN+0x34>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);								// 		  
 80018de:	887b      	ldrh	r3, [r7, #2]
 80018e0:	2200      	movs	r2, #0
 80018e2:	4619      	mov	r1, r3
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f004 f996 	bl	8005c16 <HAL_GPIO_WritePin>
	else																				// 		       60 
	{
	}
	Delay_us(60);
 80018ea:	203c      	movs	r0, #60	; 0x3c
 80018ec:	f001 fab2 	bl	8002e54 <Delay_us>
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);									// 		  
 80018f0:	887b      	ldrh	r3, [r7, #2]
 80018f2:	2200      	movs	r2, #0
 80018f4:	4619      	mov	r1, r3
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f004 f98d 	bl	8005c16 <HAL_GPIO_WritePin>
//	if (bit)																			// If we want to write 1, release the line (if not will keep low)
//		BitClear(PortDDR(Port), Pin);
//	_delay_us(60);																		// Wait for 60uS and release the line
//	BitClear(PortDDR(Port), Pin);

}
 80018fc:	bf00      	nop
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <DS18B20_Write_ByteN>:
//=======================================================================================
void DS18B20_Write_ByteN(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint8_t byte) 			//  1   1-Wire
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	460b      	mov	r3, r1
 800190e:	807b      	strh	r3, [r7, #2]
 8001910:	4613      	mov	r3, r2
 8001912:	707b      	strb	r3, [r7, #1]
	uint8_t i = 8;
 8001914:	2308      	movs	r3, #8
 8001916:	73fb      	strb	r3, [r7, #15]
	DS18B20_ConfigPinToWrite(GPIOx, GPIO_Pin);											//     
 8001918:	887b      	ldrh	r3, [r7, #2]
 800191a:	4619      	mov	r1, r3
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f7ff ff79 	bl	8001814 <DS18B20_ConfigPinToWrite>
//	__disable_irq(); 																	//    
	while (i--)
 8001922:	e00b      	b.n	800193c <DS18B20_Write_ByteN+0x38>
	{
		DS18B20_Write_BitN(GPIOx, GPIO_Pin, (byte & 1));								//   
 8001924:	787b      	ldrb	r3, [r7, #1]
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	b2da      	uxtb	r2, r3
 800192c:	887b      	ldrh	r3, [r7, #2]
 800192e:	4619      	mov	r1, r3
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f7ff ffc0 	bl	80018b6 <DS18B20_Write_BitN>
		byte >>= 1;																		//    1      
 8001936:	787b      	ldrb	r3, [r7, #1]
 8001938:	085b      	lsrs	r3, r3, #1
 800193a:	707b      	strb	r3, [r7, #1]
	while (i--)
 800193c:	7bfb      	ldrb	r3, [r7, #15]
 800193e:	1e5a      	subs	r2, r3, #1
 8001940:	73fa      	strb	r2, [r7, #15]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d1ee      	bne.n	8001924 <DS18B20_Write_ByteN+0x20>
//	while (i--) {
//		DS18B20_Write_BitN(Port, Pin, (byte & 1));										// Write actual bit and shift one position right to make the next bit ready
//		byte >>= 1;
//	}
//	sei();
}
 8001946:	bf00      	nop
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <DS18B20_Read_BitN>:
//=======================================================================================
uint8_t DS18B20_Read_BitN(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) 						//  1   1-Wire
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b084      	sub	sp, #16
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
 8001956:	460b      	mov	r3, r1
 8001958:	807b      	strh	r3, [r7, #2]
	uint8_t bit = 0;
 800195a:	2300      	movs	r3, #0
 800195c:	73fb      	strb	r3, [r7, #15]

	DS18B20_ConfigPinToWrite(GPIOx, GPIO_Pin);											//     
 800195e:	887b      	ldrh	r3, [r7, #2]
 8001960:	4619      	mov	r1, r3
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f7ff ff56 	bl	8001814 <DS18B20_ConfigPinToWrite>
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);									//      1 
 8001968:	887b      	ldrh	r3, [r7, #2]
 800196a:	2200      	movs	r2, #0
 800196c:	4619      	mov	r1, r3
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f004 f951 	bl	8005c16 <HAL_GPIO_WritePin>
	Delay_us(1);
 8001974:	2001      	movs	r0, #1
 8001976:	f001 fa6d 	bl	8002e54 <Delay_us>

	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);									//      14 
 800197a:	887b      	ldrh	r3, [r7, #2]
 800197c:	2201      	movs	r2, #1
 800197e:	4619      	mov	r1, r3
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f004 f948 	bl	8005c16 <HAL_GPIO_WritePin>
	Delay_us(14);
 8001986:	200e      	movs	r0, #14
 8001988:	f001 fa64 	bl	8002e54 <Delay_us>

	DS18B20_ConfigPinToRead(GPIOx, GPIO_Pin);											//     
 800198c:	887b      	ldrh	r3, [r7, #2]
 800198e:	4619      	mov	r1, r3
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f7ff ff23 	bl	80017dc <DS18B20_ConfigPinToRead>
	if (HAL_GPIO_ReadPin(GPIOx, GPIO_Pin) & (1 << GPIO_Pin))							//   
 8001996:	887b      	ldrh	r3, [r7, #2]
 8001998:	4619      	mov	r1, r3
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f004 f924 	bl	8005be8 <HAL_GPIO_ReadPin>
 80019a0:	4603      	mov	r3, r0
 80019a2:	461a      	mov	r2, r3
 80019a4:	887b      	ldrh	r3, [r7, #2]
 80019a6:	fa42 f303 	asr.w	r3, r2, r3
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <DS18B20_Read_BitN+0x68>
		bit = 1;
 80019b2:	2301      	movs	r3, #1
 80019b4:	73fb      	strb	r3, [r7, #15]
	Delay_us(45);																		//  45   ,    
 80019b6:	202d      	movs	r0, #45	; 0x2d
 80019b8:	f001 fa4c 	bl	8002e54 <Delay_us>

	return bit;
 80019bc:	7bfb      	ldrb	r3, [r7, #15]
//	_delay_us(14);
//	if (PortPins(Port) & (1 << Pin))													// Read line value
//		bit = 1;
//	_delay_us(45);																		// Wait for 45uS to end and return read value
//	return bit;
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3710      	adds	r7, #16
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <DS18B20_Read_ByteN>:
//=======================================================================================
uint8_t DS18B20_Read_ByteN(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) 						//  1   1-Wire
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b084      	sub	sp, #16
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
 80019ce:	460b      	mov	r3, r1
 80019d0:	807b      	strh	r3, [r7, #2]
	uint8_t i = 8;
 80019d2:	2308      	movs	r3, #8
 80019d4:	73fb      	strb	r3, [r7, #15]
	uint8_t n = 0;
 80019d6:	2300      	movs	r3, #0
 80019d8:	73bb      	strb	r3, [r7, #14]

//	__disable_irq(); 																	//    
	while (i--)
 80019da:	e00f      	b.n	80019fc <DS18B20_Read_ByteN+0x36>
	{
		n >>= 1;																		//   1  
 80019dc:	7bbb      	ldrb	r3, [r7, #14]
 80019de:	085b      	lsrs	r3, r3, #1
 80019e0:	73bb      	strb	r3, [r7, #14]
		n |= (DS18B20_Read_BitN(GPIOx, GPIO_Pin) << 7);									//    
 80019e2:	887b      	ldrh	r3, [r7, #2]
 80019e4:	4619      	mov	r1, r3
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f7ff ffb1 	bl	800194e <DS18B20_Read_BitN>
 80019ec:	4603      	mov	r3, r0
 80019ee:	01db      	lsls	r3, r3, #7
 80019f0:	b25a      	sxtb	r2, r3
 80019f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	b25b      	sxtb	r3, r3
 80019fa:	73bb      	strb	r3, [r7, #14]
	while (i--)
 80019fc:	7bfb      	ldrb	r3, [r7, #15]
 80019fe:	1e5a      	subs	r2, r3, #1
 8001a00:	73fa      	strb	r2, [r7, #15]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d1ea      	bne.n	80019dc <DS18B20_Read_ByteN+0x16>
	}
//	__enable_irq();  																	//     

	return n;
 8001a06:	7bbb      	ldrb	r3, [r7, #14]
//		n >>= 1;																		// Shift one position right and store read value
//		n |= (DS18B20_Read_BitN(Port, Pin) << 7);
//	}
//	sei();
//	return n;
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <DS18B20_Measure_Async_Start>:

//=======================================================================================
// High-level functions
//=======================================================================================
void DS18B20_Measure_Async_Start(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{	//          -  .
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	460b      	mov	r3, r1
 8001a1a:	807b      	strh	r3, [r7, #2]
	// ..     RAM    DS18B20_CMD_CPYSCRATCHPAD    EEPROM
	//     DS18B20   EEPROM  RAM 
	//         (  )

	//   
	DS18B20_ResetN(GPIOx, GPIO_Pin);													//  
 8001a1c:	887b      	ldrh	r3, [r7, #2]
 8001a1e:	4619      	mov	r1, r3
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f7ff ff13 	bl	800184c <DS18B20_ResetN>
	DS18B20_Write_ByteN(GPIOx, GPIO_Pin, OW_CMD_SKIPROM);								// ..      -   
 8001a26:	887b      	ldrh	r3, [r7, #2]
 8001a28:	22cc      	movs	r2, #204	; 0xcc
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f7ff ff69 	bl	8001904 <DS18B20_Write_ByteN>
	DS18B20_Write_ByteN(GPIOx, GPIO_Pin, DS18B20_CMD_WSCRATCHPAD);						//            ScratchPad (3 )
 8001a32:	887b      	ldrh	r3, [r7, #2]
 8001a34:	224e      	movs	r2, #78	; 0x4e
 8001a36:	4619      	mov	r1, r3
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f7ff ff63 	bl	8001904 <DS18B20_Write_ByteN>
	DS18B20_Write_ByteN(GPIOx, GPIO_Pin, 0);											//   Th (  ,    )
 8001a3e:	887b      	ldrh	r3, [r7, #2]
 8001a40:	2200      	movs	r2, #0
 8001a42:	4619      	mov	r1, r3
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f7ff ff5d 	bl	8001904 <DS18B20_Write_ByteN>
	DS18B20_Write_ByteN(GPIOx, GPIO_Pin, 0);											//   Tl (  ,    )
 8001a4a:	887b      	ldrh	r3, [r7, #2]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	4619      	mov	r1, r3
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f7ff ff57 	bl	8001904 <DS18B20_Write_ByteN>
	DS18B20_Write_ByteN(GPIOx, GPIO_Pin, DS18B20_RES_11BIT);							//    (  )
 8001a56:	887b      	ldrh	r3, [r7, #2]
 8001a58:	225f      	movs	r2, #95	; 0x5f
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7ff ff51 	bl	8001904 <DS18B20_Write_ByteN>



	//DS18X20_Get_Power_Status(GPIOx, Pin);
	//  
	DS18B20_ResetN(GPIOx, GPIO_Pin);													//  
 8001a62:	887b      	ldrh	r3, [r7, #2]
 8001a64:	4619      	mov	r1, r3
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7ff fef0 	bl	800184c <DS18B20_ResetN>
	DS18B20_Write_ByteN(GPIOx, GPIO_Pin, OW_CMD_SKIPROM);								// ..      -   
 8001a6c:	887b      	ldrh	r3, [r7, #2]
 8001a6e:	22cc      	movs	r2, #204	; 0xcc
 8001a70:	4619      	mov	r1, r3
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f7ff ff46 	bl	8001904 <DS18B20_Write_ByteN>

	//BitSet(PortState(GPIOx),  Pin);													// PortState=PullUp      (  )
	//BitClear(PortDDR(Port),  Pin);													//    
	DS18B20_Write_ByteN(GPIOx, GPIO_Pin, DS18B20_CMD_CONVERTTEMP);						//          ( ,     )
 8001a78:	887b      	ldrh	r3, [r7, #2]
 8001a7a:	2244      	movs	r2, #68	; 0x44
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7ff ff40 	bl	8001904 <DS18B20_Write_ByteN>
	//	BitClear(PortState(Port), Pin);	//tristate
	//	BitClear(PortDDR(Port),  Pin);  //input
	//
	//	wdt_reset();

}
 8001a84:	bf00      	nop
 8001a86:	3708      	adds	r7, #8
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <DS18B20_Measure_Async_FinishN>:
//=======================================================================================
uint16_t DS18B20_Measure_Async_FinishN(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b088      	sub	sp, #32
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	460b      	mov	r3, r1
 8001a96:	807b      	strh	r3, [r7, #2]
	//ds_sbi(PortReg(Port), Pin);													// Pull line hi
	//ds_sbi(PortDDR(Port), Pin);

	int16_t Temp_FULL = DS18B20_ERR;											//        (5      0  1,    )
 8001a98:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8001a9c:	83fb      	strh	r3, [r7, #30]
	int16_t Temp_LSByte;	//  16 ,      Temp_FULL ( )
	int16_t Temp_MSByte;	//  16 ,      Temp_FULL ( )
	uint8_t sp[DS18X20_SP_SIZE];
	uint8_t CRC_Result = DS18X20_ERROR_CRC;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	75fb      	strb	r3, [r7, #23]

	if (DS18B20_ResetN(GPIOx, GPIO_Pin) == 0)
 8001aa2:	887b      	ldrh	r3, [r7, #2]
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f7ff fed0 	bl	800184c <DS18B20_ResetN>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d144      	bne.n	8001b3c <DS18B20_Measure_Async_FinishN+0xb0>
	{
		DS18B20_Write_ByteN(GPIOx, GPIO_Pin, OW_CMD_SKIPROM);
 8001ab2:	887b      	ldrh	r3, [r7, #2]
 8001ab4:	22cc      	movs	r2, #204	; 0xcc
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f7ff ff23 	bl	8001904 <DS18B20_Write_ByteN>
		DS18B20_Write_ByteN(GPIOx, GPIO_Pin, DS18B20_CMD_RSCRATCHPAD);				//Read Scratchpad (only 2 first bytes)
 8001abe:	887b      	ldrh	r3, [r7, #2]
 8001ac0:	22be      	movs	r2, #190	; 0xbe
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f7ff ff1d 	bl	8001904 <DS18B20_Write_ByteN>
		//Temp_LSByte = DS18B20_Read_ByteN(Port, Pin);							// temp LSByte 
		//Temp_MSByte = DS18B20_Read_ByteN(Port, Pin);							// temp MSByte 

		//    ScratchPad    CRC
		for (int i = 0; i < DS18X20_SP_SIZE; i++ )
 8001aca:	2300      	movs	r3, #0
 8001acc:	61bb      	str	r3, [r7, #24]
 8001ace:	e00f      	b.n	8001af0 <DS18B20_Measure_Async_FinishN+0x64>
			sp[i] = DS18B20_Read_ByteN(GPIOx, GPIO_Pin);
 8001ad0:	887b      	ldrh	r3, [r7, #2]
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f7ff ff76 	bl	80019c6 <DS18B20_Read_ByteN>
 8001ada:	4603      	mov	r3, r0
 8001adc:	4619      	mov	r1, r3
 8001ade:	f107 0208 	add.w	r2, r7, #8
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	460a      	mov	r2, r1
 8001ae8:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < DS18X20_SP_SIZE; i++ )
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	3301      	adds	r3, #1
 8001aee:	61bb      	str	r3, [r7, #24]
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	2b08      	cmp	r3, #8
 8001af4:	ddec      	ble.n	8001ad0 <DS18B20_Measure_Async_FinishN+0x44>

		DS18B20_ResetN(GPIOx, GPIO_Pin);
 8001af6:	887b      	ldrh	r3, [r7, #2]
 8001af8:	4619      	mov	r1, r3
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7ff fea6 	bl	800184c <DS18B20_ResetN>


		//            CRC.
		//    ,      .
		//        64  ,      . (   ..)
		if ( DS18B20_CRC8( &sp[0], DS18X20_SP_SIZE ) == 0 )								//  CRC ,  2   ( )
 8001b00:	f107 0308 	add.w	r3, r7, #8
 8001b04:	2109      	movs	r1, #9
 8001b06:	4618      	mov	r0, r3
 8001b08:	f000 f835 	bl	8001b76 <DS18B20_CRC8>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d10d      	bne.n	8001b2e <DS18B20_Measure_Async_FinishN+0xa2>
		{
			Temp_LSByte = sp[0];							// temp LSByte 
 8001b12:	7a3b      	ldrb	r3, [r7, #8]
 8001b14:	82bb      	strh	r3, [r7, #20]
			Temp_MSByte = sp[1];							// temp MSByte 
 8001b16:	7a7b      	ldrb	r3, [r7, #9]
 8001b18:	827b      	strh	r3, [r7, #18]
			Temp_FULL   = ((Temp_MSByte << 8) + (Temp_LSByte));
 8001b1a:	8a7b      	ldrh	r3, [r7, #18]
 8001b1c:	021b      	lsls	r3, r3, #8
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	8abb      	ldrh	r3, [r7, #20]
 8001b22:	4413      	add	r3, r2
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	83fb      	strh	r3, [r7, #30]
			CRC_Result = DS18X20_ERROR_CRC;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	75fb      	strb	r3, [r7, #23]
 8001b2c:	e006      	b.n	8001b3c <DS18B20_Measure_Async_FinishN+0xb0>
		}
		else
		{
			//      -       ( !!!!!)
			//wdt_reset();	//     -       !!!!!!
			Temp_FULL = DS18B20_Measure_Async_FinishN(GPIOx, GPIO_Pin);
 8001b2e:	887b      	ldrh	r3, [r7, #2]
 8001b30:	4619      	mov	r1, r3
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7ff ffaa 	bl	8001a8c <DS18B20_Measure_Async_FinishN>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	83fb      	strh	r3, [r7, #30]
		}

	}
	return Temp_FULL;
 8001b3c:	8bfb      	ldrh	r3, [r7, #30]
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3720      	adds	r7, #32
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <DS18B20_Temperature_Integer>:
// LCD_SetUserChar(quarterNote, 0);
//__flash uint8_t Char_User_Celsius[] = {4,4,4,4,4,4,28,28};					// 

//=======================================================================================
uint8_t DS18B20_Temperature_Integer(uint16_t TempWord)							//         
{
 8001b46:	b480      	push	{r7}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	80fb      	strh	r3, [r7, #6]
	if ((TempWord & 0b11111100000000000) > 0) {									//  
 8001b50:	88fb      	ldrh	r3, [r7, #6]
 8001b52:	f403 33fc 	and.w	r3, r3, #129024	; 0x1f800
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	dd02      	ble.n	8001b60 <DS18B20_Temperature_Integer+0x1a>
		// DS18B20       .
		//      ,        .
		//     ,       (~)
		//     .
		TempWord = ~TempWord + 1;												//     
 8001b5a:	88fb      	ldrh	r3, [r7, #6]
 8001b5c:	425b      	negs	r3, r3
 8001b5e:	80fb      	strh	r3, [r7, #6]
	}
	return (int8_t)((TempWord & 0b0000011111110000) >> 4);						//  
 8001b60:	88fb      	ldrh	r3, [r7, #6]
 8001b62:	111b      	asrs	r3, r3, #4
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b6a:	b2db      	uxtb	r3, r3
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bc80      	pop	{r7}
 8001b74:	4770      	bx	lr

08001b76 <DS18B20_CRC8>:

#define CRC8INIT    0x00
#define CRC8POLY    0x18              //0X18 = X^8+X^5+X^4+X^0
////=======================================================================================
uint8_t DS18B20_CRC8( uint8_t *data, uint16_t number_of_bytes_in_data )
{
 8001b76:	b480      	push	{r7}
 8001b78:	b085      	sub	sp, #20
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
 8001b7e:	460b      	mov	r3, r1
 8001b80:	807b      	strh	r3, [r7, #2]
	uint16_t loop_count;
	uint8_t  bit_counter;
	uint8_t  b;
	uint8_t  feedback_bit;

	crc = CRC8INIT;
 8001b82:	2300      	movs	r3, #0
 8001b84:	73fb      	strb	r3, [r7, #15]

	for (loop_count = 0; loop_count != number_of_bytes_in_data; loop_count++)
 8001b86:	2300      	movs	r3, #0
 8001b88:	81bb      	strh	r3, [r7, #12]
 8001b8a:	e02a      	b.n	8001be2 <DS18B20_CRC8+0x6c>
	{
		b = data[loop_count];
 8001b8c:	89bb      	ldrh	r3, [r7, #12]
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	4413      	add	r3, r2
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	72bb      	strb	r3, [r7, #10]

		bit_counter = 8;
 8001b96:	2308      	movs	r3, #8
 8001b98:	72fb      	strb	r3, [r7, #11]
		do {
			feedback_bit = (crc ^ b) & 0x01;
 8001b9a:	7bfa      	ldrb	r2, [r7, #15]
 8001b9c:	7abb      	ldrb	r3, [r7, #10]
 8001b9e:	4053      	eors	r3, r2
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	727b      	strb	r3, [r7, #9]

			if ( feedback_bit == 0x01 ) {
 8001ba8:	7a7b      	ldrb	r3, [r7, #9]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d103      	bne.n	8001bb6 <DS18B20_CRC8+0x40>
				crc = crc ^ CRC8POLY;
 8001bae:	7bfb      	ldrb	r3, [r7, #15]
 8001bb0:	f083 0318 	eor.w	r3, r3, #24
 8001bb4:	73fb      	strb	r3, [r7, #15]
			}
			crc = (crc >> 1) & 0x7F;
 8001bb6:	7bfb      	ldrb	r3, [r7, #15]
 8001bb8:	085b      	lsrs	r3, r3, #1
 8001bba:	73fb      	strb	r3, [r7, #15]
			if ( feedback_bit == 0x01 ) {
 8001bbc:	7a7b      	ldrb	r3, [r7, #9]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d103      	bne.n	8001bca <DS18B20_CRC8+0x54>
				crc = crc | 0x80;
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
 8001bc4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001bc8:	73fb      	strb	r3, [r7, #15]
			}

			b = b >> 1;
 8001bca:	7abb      	ldrb	r3, [r7, #10]
 8001bcc:	085b      	lsrs	r3, r3, #1
 8001bce:	72bb      	strb	r3, [r7, #10]
			bit_counter--;
 8001bd0:	7afb      	ldrb	r3, [r7, #11]
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	72fb      	strb	r3, [r7, #11]

		} while (bit_counter > 0);
 8001bd6:	7afb      	ldrb	r3, [r7, #11]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1de      	bne.n	8001b9a <DS18B20_CRC8+0x24>
	for (loop_count = 0; loop_count != number_of_bytes_in_data; loop_count++)
 8001bdc:	89bb      	ldrh	r3, [r7, #12]
 8001bde:	3301      	adds	r3, #1
 8001be0:	81bb      	strh	r3, [r7, #12]
 8001be2:	89ba      	ldrh	r2, [r7, #12]
 8001be4:	887b      	ldrh	r3, [r7, #2]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d1d0      	bne.n	8001b8c <DS18B20_CRC8+0x16>
	}

	return crc;
 8001bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3714      	adds	r7, #20
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bc80      	pop	{r7}
 8001bf4:	4770      	bx	lr
	...

08001bf8 <Display_Test>:

char str[18];																			//     sprintf

//======================================================================================
void Display_Test(uint16_t pos_x, uint16_t pos_y)										//  
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af04      	add	r7, sp, #16
 8001bfe:	4603      	mov	r3, r0
 8001c00:	460a      	mov	r2, r1
 8001c02:	80fb      	strh	r3, [r7, #6]
 8001c04:	4613      	mov	r3, r2
 8001c06:	80bb      	strh	r3, [r7, #4]
//	sprintf(str, "%04.3f", ADC_State.Speed_value_volts);
//	LCD9488_GUI_Draw_StringColor(10, 230, str, (unsigned char*)LCD55Mono37x48, RED, CYAN, DRAW_NO_OVERLYING);

	sprintf(str, "%02d", Speed_value_percent);
 8001c08:	4b0c      	ldr	r3, [pc, #48]	; (8001c3c <Display_Test+0x44>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	490c      	ldr	r1, [pc, #48]	; (8001c40 <Display_Test+0x48>)
 8001c10:	480c      	ldr	r0, [pc, #48]	; (8001c44 <Display_Test+0x4c>)
 8001c12:	f011 f8bd 	bl	8012d90 <siprintf>
//	LCD9488_GUI_Draw_StringColor(200, 230, str, (unsigned char*)Digital7Mono32x48, RED, CYAN, DRAW_NO_OVERLYING);
	LCD9488_GUI_Draw_StringColor(200, 230, str, (unsigned char*)Unispace32x48_Digits, RED, CYAN, DRAW_NO_OVERLYING);
 8001c16:	2300      	movs	r3, #0
 8001c18:	9302      	str	r3, [sp, #8]
 8001c1a:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001c1e:	9301      	str	r3, [sp, #4]
 8001c20:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	4b08      	ldr	r3, [pc, #32]	; (8001c48 <Display_Test+0x50>)
 8001c28:	4a06      	ldr	r2, [pc, #24]	; (8001c44 <Display_Test+0x4c>)
 8001c2a:	21e6      	movs	r1, #230	; 0xe6
 8001c2c:	20c8      	movs	r0, #200	; 0xc8
 8001c2e:	f002 fcbf 	bl	80045b0 <LCD9488_GUI_Draw_StringColor>


}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	200039f0 	.word	0x200039f0
 8001c40:	080164d0 	.word	0x080164d0
 8001c44:	20003ad8 	.word	0x20003ad8
 8001c48:	08019b08 	.word	0x08019b08

08001c4c <Display_SystemVoltage>:
//======================================================================================
void Display_SystemVoltage(uint16_t pos_x, uint16_t pos_y)								//    
{
 8001c4c:	b590      	push	{r4, r7, lr}
 8001c4e:	b089      	sub	sp, #36	; 0x24
 8001c50:	af04      	add	r7, sp, #16
 8001c52:	4603      	mov	r3, r0
 8001c54:	460a      	mov	r2, r1
 8001c56:	80fb      	strh	r3, [r7, #6]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	80bb      	strh	r3, [r7, #4]
	unsigned char* Font = (unsigned char*)Arial_9;
 8001c5c:	4b1e      	ldr	r3, [pc, #120]	; (8001cd8 <Display_SystemVoltage+0x8c>)
 8001c5e:	60fb      	str	r3, [r7, #12]

	sprintf(str, "Vcc = %3.2fv", ADC_State.ADC_Ref_Voltage);
 8001c60:	4b1e      	ldr	r3, [pc, #120]	; (8001cdc <Display_SystemVoltage+0x90>)
 8001c62:	f103 0408 	add.w	r4, r3, #8
 8001c66:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	4623      	mov	r3, r4
 8001c6e:	491c      	ldr	r1, [pc, #112]	; (8001ce0 <Display_SystemVoltage+0x94>)
 8001c70:	481c      	ldr	r0, [pc, #112]	; (8001ce4 <Display_SystemVoltage+0x98>)
 8001c72:	f011 f88d 	bl	8012d90 <siprintf>
	LCD9488_GUI_Draw_StringColor(pos_x, pos_y, str, Font, RED, CYAN, DRAW_NO_OVERLYING);
 8001c76:	88b9      	ldrh	r1, [r7, #4]
 8001c78:	88f8      	ldrh	r0, [r7, #6]
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	9302      	str	r3, [sp, #8]
 8001c7e:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001c82:	9301      	str	r3, [sp, #4]
 8001c84:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001c88:	9300      	str	r3, [sp, #0]
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	4a15      	ldr	r2, [pc, #84]	; (8001ce4 <Display_SystemVoltage+0x98>)
 8001c8e:	f002 fc8f 	bl	80045b0 <LCD9488_GUI_Draw_StringColor>

	sprintf(str, "Tmp = %+2dC", (int)ADC_State.CPU_Temperature);
 8001c92:	4b12      	ldr	r3, [pc, #72]	; (8001cdc <Display_SystemVoltage+0x90>)
 8001c94:	f103 0410 	add.w	r4, r3, #16
 8001c98:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	4621      	mov	r1, r4
 8001ca0:	f7fe fee2 	bl	8000a68 <__aeabi_d2iz>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	490f      	ldr	r1, [pc, #60]	; (8001ce8 <Display_SystemVoltage+0x9c>)
 8001caa:	480e      	ldr	r0, [pc, #56]	; (8001ce4 <Display_SystemVoltage+0x98>)
 8001cac:	f011 f870 	bl	8012d90 <siprintf>
	LCD9488_GUI_Draw_StringColor(pos_x, pos_y + 10, str, Font, RED, CYAN, DRAW_NO_OVERLYING);
 8001cb0:	88bb      	ldrh	r3, [r7, #4]
 8001cb2:	330a      	adds	r3, #10
 8001cb4:	b299      	uxth	r1, r3
 8001cb6:	88f8      	ldrh	r0, [r7, #6]
 8001cb8:	2300      	movs	r3, #0
 8001cba:	9302      	str	r3, [sp, #8]
 8001cbc:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001cc0:	9301      	str	r3, [sp, #4]
 8001cc2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001cc6:	9300      	str	r3, [sp, #0]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	4a06      	ldr	r2, [pc, #24]	; (8001ce4 <Display_SystemVoltage+0x98>)
 8001ccc:	f002 fc70 	bl	80045b0 <LCD9488_GUI_Draw_StringColor>

}
 8001cd0:	bf00      	nop
 8001cd2:	3714      	adds	r7, #20
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd90      	pop	{r4, r7, pc}
 8001cd8:	08019260 	.word	0x08019260
 8001cdc:	20003a70 	.word	0x20003a70
 8001ce0:	080164d8 	.word	0x080164d8
 8001ce4:	20003ad8 	.word	0x20003ad8
 8001ce8:	080164e8 	.word	0x080164e8

08001cec <Display_MotorDirection>:
//======================================================================================
void Display_MotorDirection(uint16_t pos_x, uint16_t pos_y, TMotorDirection AMotorDirection) //    
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b088      	sub	sp, #32
 8001cf0:	af04      	add	r7, sp, #16
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	80fb      	strh	r3, [r7, #6]
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	80bb      	strh	r3, [r7, #4]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	70fb      	strb	r3, [r7, #3]
	unsigned char* Font = (unsigned char*)Arial28x28;
 8001cfe:	4b1d      	ldr	r3, [pc, #116]	; (8001d74 <Display_MotorDirection+0x88>)
 8001d00:	60fb      	str	r3, [r7, #12]
	switch (AMotorDirection)
 8001d02:	78fb      	ldrb	r3, [r7, #3]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d013      	beq.n	8001d30 <Display_MotorDirection+0x44>
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d020      	beq.n	8001d4e <Display_MotorDirection+0x62>
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d000      	beq.n	8001d12 <Display_MotorDirection+0x26>
		case MD_REV:
			LCD9488_GUI_Draw_StringColor(pos_x, pos_y, "REVERSE", Font, RED, LIGHTBLUE, DRAW_NO_OVERLYING);
			break;
	}

}
 8001d10:	e02c      	b.n	8001d6c <Display_MotorDirection+0x80>
			LCD9488_GUI_Draw_StringColor(pos_x, pos_y, " STOP  ", Font, RED, LIGHTBLUE, DRAW_NO_OVERLYING);
 8001d12:	88b9      	ldrh	r1, [r7, #4]
 8001d14:	88f8      	ldrh	r0, [r7, #6]
 8001d16:	2300      	movs	r3, #0
 8001d18:	9302      	str	r3, [sp, #8]
 8001d1a:	f647 537c 	movw	r3, #32124	; 0x7d7c
 8001d1e:	9301      	str	r3, [sp, #4]
 8001d20:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001d24:	9300      	str	r3, [sp, #0]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	4a13      	ldr	r2, [pc, #76]	; (8001d78 <Display_MotorDirection+0x8c>)
 8001d2a:	f002 fc41 	bl	80045b0 <LCD9488_GUI_Draw_StringColor>
			break;
 8001d2e:	e01d      	b.n	8001d6c <Display_MotorDirection+0x80>
			LCD9488_GUI_Draw_StringColor(pos_x, pos_y, "FORWARD", Font, RED, LIGHTBLUE, DRAW_NO_OVERLYING);
 8001d30:	88b9      	ldrh	r1, [r7, #4]
 8001d32:	88f8      	ldrh	r0, [r7, #6]
 8001d34:	2300      	movs	r3, #0
 8001d36:	9302      	str	r3, [sp, #8]
 8001d38:	f647 537c 	movw	r3, #32124	; 0x7d7c
 8001d3c:	9301      	str	r3, [sp, #4]
 8001d3e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001d42:	9300      	str	r3, [sp, #0]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	4a0d      	ldr	r2, [pc, #52]	; (8001d7c <Display_MotorDirection+0x90>)
 8001d48:	f002 fc32 	bl	80045b0 <LCD9488_GUI_Draw_StringColor>
			break;
 8001d4c:	e00e      	b.n	8001d6c <Display_MotorDirection+0x80>
			LCD9488_GUI_Draw_StringColor(pos_x, pos_y, "REVERSE", Font, RED, LIGHTBLUE, DRAW_NO_OVERLYING);
 8001d4e:	88b9      	ldrh	r1, [r7, #4]
 8001d50:	88f8      	ldrh	r0, [r7, #6]
 8001d52:	2300      	movs	r3, #0
 8001d54:	9302      	str	r3, [sp, #8]
 8001d56:	f647 537c 	movw	r3, #32124	; 0x7d7c
 8001d5a:	9301      	str	r3, [sp, #4]
 8001d5c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001d60:	9300      	str	r3, [sp, #0]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	4a06      	ldr	r2, [pc, #24]	; (8001d80 <Display_MotorDirection+0x94>)
 8001d66:	f002 fc23 	bl	80045b0 <LCD9488_GUI_Draw_StringColor>
			break;
 8001d6a:	bf00      	nop
}
 8001d6c:	bf00      	nop
 8001d6e:	3710      	adds	r7, #16
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	080167f8 	.word	0x080167f8
 8001d78:	080164f4 	.word	0x080164f4
 8001d7c:	080164fc 	.word	0x080164fc
 8001d80:	08016504 	.word	0x08016504

08001d84 <Display_MotorSpeed>:
//======================================================================================
void Display_MotorSpeed(uint16_t pos_x, uint16_t pos_y, uint16_t ASpeed) 					//    
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b088      	sub	sp, #32
 8001d88:	af04      	add	r7, sp, #16
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	80fb      	strh	r3, [r7, #6]
 8001d8e:	460b      	mov	r3, r1
 8001d90:	80bb      	strh	r3, [r7, #4]
 8001d92:	4613      	mov	r3, r2
 8001d94:	807b      	strh	r3, [r7, #2]
	unsigned char* Font = (unsigned char*)Unispace32x48_Digits;
 8001d96:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <Display_MotorSpeed+0x44>)
 8001d98:	60fb      	str	r3, [r7, #12]

	sprintf(str, "%04d", (uint16_t)ASpeed);
 8001d9a:	887b      	ldrh	r3, [r7, #2]
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	490b      	ldr	r1, [pc, #44]	; (8001dcc <Display_MotorSpeed+0x48>)
 8001da0:	480b      	ldr	r0, [pc, #44]	; (8001dd0 <Display_MotorSpeed+0x4c>)
 8001da2:	f010 fff5 	bl	8012d90 <siprintf>
	LCD9488_GUI_Draw_StringColor(pos_x, pos_y, str, Font, BLUE, WHITE, DRAW_NO_OVERLYING);
 8001da6:	88b9      	ldrh	r1, [r7, #4]
 8001da8:	88f8      	ldrh	r0, [r7, #6]
 8001daa:	2300      	movs	r3, #0
 8001dac:	9302      	str	r3, [sp, #8]
 8001dae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001db2:	9301      	str	r3, [sp, #4]
 8001db4:	231f      	movs	r3, #31
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	4a05      	ldr	r2, [pc, #20]	; (8001dd0 <Display_MotorSpeed+0x4c>)
 8001dbc:	f002 fbf8 	bl	80045b0 <LCD9488_GUI_Draw_StringColor>
}
 8001dc0:	bf00      	nop
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	08019b08 	.word	0x08019b08
 8001dcc:	0801650c 	.word	0x0801650c
 8001dd0:	20003ad8 	.word	0x20003ad8

08001dd4 <Display_Temperature>:
//======================================================================================
void Display_Temperature(uint16_t pos_x, uint16_t pos_y, uint16_t ATemp) 					//  
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b088      	sub	sp, #32
 8001dd8:	af04      	add	r7, sp, #16
 8001dda:	4603      	mov	r3, r0
 8001ddc:	80fb      	strh	r3, [r7, #6]
 8001dde:	460b      	mov	r3, r1
 8001de0:	80bb      	strh	r3, [r7, #4]
 8001de2:	4613      	mov	r3, r2
 8001de4:	807b      	strh	r3, [r7, #2]
	unsigned char* Font = (unsigned char*)Arial28x28;
 8001de6:	4b0e      	ldr	r3, [pc, #56]	; (8001e20 <Display_Temperature+0x4c>)
 8001de8:	60fb      	str	r3, [r7, #12]

	sprintf(str, "Temp = %+2d C", DS18B20_Temperature_Integer(ATemp) );
 8001dea:	887b      	ldrh	r3, [r7, #2]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7ff feaa 	bl	8001b46 <DS18B20_Temperature_Integer>
 8001df2:	4603      	mov	r3, r0
 8001df4:	461a      	mov	r2, r3
 8001df6:	490b      	ldr	r1, [pc, #44]	; (8001e24 <Display_Temperature+0x50>)
 8001df8:	480b      	ldr	r0, [pc, #44]	; (8001e28 <Display_Temperature+0x54>)
 8001dfa:	f010 ffc9 	bl	8012d90 <siprintf>
	LCD9488_GUI_Draw_StringColor(pos_x, pos_y, str, Font, BLUE, WHITE, DRAW_NO_OVERLYING);
 8001dfe:	88b9      	ldrh	r1, [r7, #4]
 8001e00:	88f8      	ldrh	r0, [r7, #6]
 8001e02:	2300      	movs	r3, #0
 8001e04:	9302      	str	r3, [sp, #8]
 8001e06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e0a:	9301      	str	r3, [sp, #4]
 8001e0c:	231f      	movs	r3, #31
 8001e0e:	9300      	str	r3, [sp, #0]
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	4a05      	ldr	r2, [pc, #20]	; (8001e28 <Display_Temperature+0x54>)
 8001e14:	f002 fbcc 	bl	80045b0 <LCD9488_GUI_Draw_StringColor>
}
 8001e18:	bf00      	nop
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	080167f8 	.word	0x080167f8
 8001e24:	08016514 	.word	0x08016514
 8001e28:	20003ad8 	.word	0x20003ad8

08001e2c <Encoder_Init>:

#include <Encoder.h>

//=======================================================================================
void  Encoder_Init(void)																	//  GPIO   
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b08c      	sub	sp, #48	; 0x30
 8001e30:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001e32:	4b3d      	ldr	r3, [pc, #244]	; (8001f28 <Encoder_Init+0xfc>)
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	4a3c      	ldr	r2, [pc, #240]	; (8001f28 <Encoder_Init+0xfc>)
 8001e38:	f043 0301 	orr.w	r3, r3, #1
 8001e3c:	61d3      	str	r3, [r2, #28]
 8001e3e:	4b3a      	ldr	r3, [pc, #232]	; (8001f28 <Encoder_Init+0xfc>)
 8001e40:	69db      	ldr	r3, [r3, #28]
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	61bb      	str	r3, [r7, #24]
 8001e48:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4a:	4b37      	ldr	r3, [pc, #220]	; (8001f28 <Encoder_Init+0xfc>)
 8001e4c:	69db      	ldr	r3, [r3, #28]
 8001e4e:	4a36      	ldr	r2, [pc, #216]	; (8001f28 <Encoder_Init+0xfc>)
 8001e50:	f043 0302 	orr.w	r3, r3, #2
 8001e54:	61d3      	str	r3, [r2, #28]
 8001e56:	4b34      	ldr	r3, [pc, #208]	; (8001f28 <Encoder_Init+0xfc>)
 8001e58:	69db      	ldr	r3, [r3, #28]
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	617b      	str	r3, [r7, #20]
 8001e60:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001e62:	4b31      	ldr	r3, [pc, #196]	; (8001f28 <Encoder_Init+0xfc>)
 8001e64:	69db      	ldr	r3, [r3, #28]
 8001e66:	4a30      	ldr	r2, [pc, #192]	; (8001f28 <Encoder_Init+0xfc>)
 8001e68:	f043 0304 	orr.w	r3, r3, #4
 8001e6c:	61d3      	str	r3, [r2, #28]
 8001e6e:	4b2e      	ldr	r3, [pc, #184]	; (8001f28 <Encoder_Init+0xfc>)
 8001e70:	69db      	ldr	r3, [r3, #28]
 8001e72:	f003 0304 	and.w	r3, r3, #4
 8001e76:	613b      	str	r3, [r7, #16]
 8001e78:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001e7a:	4b2b      	ldr	r3, [pc, #172]	; (8001f28 <Encoder_Init+0xfc>)
 8001e7c:	69db      	ldr	r3, [r3, #28]
 8001e7e:	4a2a      	ldr	r2, [pc, #168]	; (8001f28 <Encoder_Init+0xfc>)
 8001e80:	f043 0308 	orr.w	r3, r3, #8
 8001e84:	61d3      	str	r3, [r2, #28]
 8001e86:	4b28      	ldr	r3, [pc, #160]	; (8001f28 <Encoder_Init+0xfc>)
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	f003 0308 	and.w	r3, r3, #8
 8001e8e:	60fb      	str	r3, [r7, #12]
 8001e90:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001e92:	4b25      	ldr	r3, [pc, #148]	; (8001f28 <Encoder_Init+0xfc>)
 8001e94:	69db      	ldr	r3, [r3, #28]
 8001e96:	4a24      	ldr	r2, [pc, #144]	; (8001f28 <Encoder_Init+0xfc>)
 8001e98:	f043 0310 	orr.w	r3, r3, #16
 8001e9c:	61d3      	str	r3, [r2, #28]
 8001e9e:	4b22      	ldr	r3, [pc, #136]	; (8001f28 <Encoder_Init+0xfc>)
 8001ea0:	69db      	ldr	r3, [r3, #28]
 8001ea2:	f003 0310 	and.w	r3, r3, #16
 8001ea6:	60bb      	str	r3, [r7, #8]
 8001ea8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001eaa:	4b1f      	ldr	r3, [pc, #124]	; (8001f28 <Encoder_Init+0xfc>)
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	4a1e      	ldr	r2, [pc, #120]	; (8001f28 <Encoder_Init+0xfc>)
 8001eb0:	f043 0320 	orr.w	r3, r3, #32
 8001eb4:	61d3      	str	r3, [r2, #28]
 8001eb6:	4b1c      	ldr	r3, [pc, #112]	; (8001f28 <Encoder_Init+0xfc>)
 8001eb8:	69db      	ldr	r3, [r3, #28]
 8001eba:	f003 0320 	and.w	r3, r3, #32
 8001ebe:	607b      	str	r3, [r7, #4]
 8001ec0:	687b      	ldr	r3, [r7, #4]


	GPIO_InitTypeDef GPIO_InitStruct;

	// ENC_BTN
	GPIO_InitStruct.Pin 		= ENC_BTN_Pin;
 8001ec2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ec6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode 		= GPIO_MODE_IT_FALLING;
 8001ec8:	4b18      	ldr	r3, [pc, #96]	; (8001f2c <Encoder_Init+0x100>)
 8001eca:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed		= GPIO_SPEED_FREQ_MEDIUM;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(ENC_BTN_GPIO_Port, &GPIO_InitStruct);
 8001ed4:	f107 031c 	add.w	r3, r7, #28
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4815      	ldr	r0, [pc, #84]	; (8001f30 <Encoder_Init+0x104>)
 8001edc:	f003 fcf6 	bl	80058cc <HAL_GPIO_Init>

	// ENC_A
    GPIO_InitStruct.Pin 		= ENC_A_Pin;
 8001ee0:	2308      	movs	r3, #8
 8001ee2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_LOW;
 8001eec:	2300      	movs	r3, #0
 8001eee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate 	= GPIO_AF2_TIM3;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENC_A_GPIO_Port, &GPIO_InitStruct);
 8001ef4:	f107 031c 	add.w	r3, r7, #28
 8001ef8:	4619      	mov	r1, r3
 8001efa:	480e      	ldr	r0, [pc, #56]	; (8001f34 <Encoder_Init+0x108>)
 8001efc:	f003 fce6 	bl	80058cc <HAL_GPIO_Init>

	// ENC_B
    GPIO_InitStruct.Pin 		= ENC_B_Pin;
 8001f00:	2310      	movs	r3, #16
 8001f02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 8001f04:	2302      	movs	r3, #2
 8001f06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_LOW;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f10:	2302      	movs	r3, #2
 8001f12:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENC_B_GPIO_Port, &GPIO_InitStruct);
 8001f14:	f107 031c 	add.w	r3, r7, #28
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4806      	ldr	r0, [pc, #24]	; (8001f34 <Encoder_Init+0x108>)
 8001f1c:	f003 fcd6 	bl	80058cc <HAL_GPIO_Init>
	 //  
	//  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 14, 0);
	//  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);


}
 8001f20:	bf00      	nop
 8001f22:	3730      	adds	r7, #48	; 0x30
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	10210000 	.word	0x10210000
 8001f30:	40020c00 	.word	0x40020c00
 8001f34:	40021000 	.word	0x40021000

08001f38 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
//__weak void configureTimerForRunTimeStats(void)
void configureTimerForRunTimeStats(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim9);
 8001f3c:	4802      	ldr	r0, [pc, #8]	; (8001f48 <configureTimerForRunTimeStats+0x10>)
 8001f3e:	f006 fbd9 	bl	80086f4 <HAL_TIM_Base_Start>
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20003e08 	.word	0x20003e08

08001f4c <getRunTimeCounterValue>:

//__weak unsigned long getRunTimeCounterValue(void)
unsigned long getRunTimeCounterValue(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
    static unsigned long counter = 0;

     counter += __HAL_TIM_GET_COUNTER(&htim9);
 8001f50:	4b08      	ldr	r3, [pc, #32]	; (8001f74 <getRunTimeCounterValue+0x28>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f56:	4b08      	ldr	r3, [pc, #32]	; (8001f78 <getRunTimeCounterValue+0x2c>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	4a06      	ldr	r2, [pc, #24]	; (8001f78 <getRunTimeCounterValue+0x2c>)
 8001f5e:	6013      	str	r3, [r2, #0]
     __HAL_TIM_SET_COUNTER(&htim9, 0);
 8001f60:	4b04      	ldr	r3, [pc, #16]	; (8001f74 <getRunTimeCounterValue+0x28>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2200      	movs	r2, #0
 8001f66:	625a      	str	r2, [r3, #36]	; 0x24

     return counter;
 8001f68:	4b03      	ldr	r3, [pc, #12]	; (8001f78 <getRunTimeCounterValue+0x2c>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bc80      	pop	{r7}
 8001f72:	4770      	bx	lr
 8001f74:	20003e08 	.word	0x20003e08
 8001f78:	2000032c 	.word	0x2000032c

08001f7c <MX_FREERTOS_Init>:

//======================================================================================
void MX_FREERTOS_Init(void)																// FreeRTOS initialization
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  // Create the mutex(es)
  myMutex_I2C1Handle 		= osMutexNew(&myMutex_I2C1_attributes);						// creation of myMutex_I2C1
 8001f80:	4823      	ldr	r0, [pc, #140]	; (8002010 <MX_FREERTOS_Init+0x94>)
 8001f82:	f00c fea1 	bl	800ecc8 <osMutexNew>
 8001f86:	4602      	mov	r2, r0
 8001f88:	4b22      	ldr	r3, [pc, #136]	; (8002014 <MX_FREERTOS_Init+0x98>)
 8001f8a:	601a      	str	r2, [r3, #0]

  // Create the queue(s)
  myQueue_UART_RxHandle 	= osMessageQueueNew (32, sizeof(uint8_t), &myQueue_UART_Rx_attributes);	// creation of myQueue_UART_Rx
 8001f8c:	4a22      	ldr	r2, [pc, #136]	; (8002018 <MX_FREERTOS_Init+0x9c>)
 8001f8e:	2101      	movs	r1, #1
 8001f90:	2020      	movs	r0, #32
 8001f92:	f00c ff33 	bl	800edfc <osMessageQueueNew>
 8001f96:	4602      	mov	r2, r0
 8001f98:	4b20      	ldr	r3, [pc, #128]	; (800201c <MX_FREERTOS_Init+0xa0>)
 8001f9a:	601a      	str	r2, [r3, #0]

  // Create the thread(s)
  defaultTaskHandle 		= osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001f9c:	4a20      	ldr	r2, [pc, #128]	; (8002020 <MX_FREERTOS_Init+0xa4>)
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	4820      	ldr	r0, [pc, #128]	; (8002024 <MX_FREERTOS_Init+0xa8>)
 8001fa2:	f00c fdb9 	bl	800eb18 <osThreadNew>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	4b1f      	ldr	r3, [pc, #124]	; (8002028 <MX_FREERTOS_Init+0xac>)
 8001faa:	601a      	str	r2, [r3, #0]
  myTask_IMUHandle 			= osThreadNew(StartTask_IMU, NULL, &myTask_IMU_attributes);
 8001fac:	4a1f      	ldr	r2, [pc, #124]	; (800202c <MX_FREERTOS_Init+0xb0>)
 8001fae:	2100      	movs	r1, #0
 8001fb0:	481f      	ldr	r0, [pc, #124]	; (8002030 <MX_FREERTOS_Init+0xb4>)
 8001fb2:	f00c fdb1 	bl	800eb18 <osThreadNew>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	4b1e      	ldr	r3, [pc, #120]	; (8002034 <MX_FREERTOS_Init+0xb8>)
 8001fba:	601a      	str	r2, [r3, #0]
  myTask_LCDHandle 			= osThreadNew(StartTask_LCD, NULL, &myTask_LCD_attributes);
 8001fbc:	4a1e      	ldr	r2, [pc, #120]	; (8002038 <MX_FREERTOS_Init+0xbc>)
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	481e      	ldr	r0, [pc, #120]	; (800203c <MX_FREERTOS_Init+0xc0>)
 8001fc2:	f00c fda9 	bl	800eb18 <osThreadNew>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	4b1d      	ldr	r3, [pc, #116]	; (8002040 <MX_FREERTOS_Init+0xc4>)
 8001fca:	601a      	str	r2, [r3, #0]
  myTask_ADCHandle 			= osThreadNew(StartTask_ADC, NULL, &myTask_ADC_attributes);
 8001fcc:	4a1d      	ldr	r2, [pc, #116]	; (8002044 <MX_FREERTOS_Init+0xc8>)
 8001fce:	2100      	movs	r1, #0
 8001fd0:	481d      	ldr	r0, [pc, #116]	; (8002048 <MX_FREERTOS_Init+0xcc>)
 8001fd2:	f00c fda1 	bl	800eb18 <osThreadNew>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	4b1c      	ldr	r3, [pc, #112]	; (800204c <MX_FREERTOS_Init+0xd0>)
 8001fda:	601a      	str	r2, [r3, #0]
  myTask_ScanCTRLHandle 	= osThreadNew(StartTask_ScanControls, NULL, &myTask_ScanCTRL_attributes);
 8001fdc:	4a1c      	ldr	r2, [pc, #112]	; (8002050 <MX_FREERTOS_Init+0xd4>)
 8001fde:	2100      	movs	r1, #0
 8001fe0:	481c      	ldr	r0, [pc, #112]	; (8002054 <MX_FREERTOS_Init+0xd8>)
 8001fe2:	f00c fd99 	bl	800eb18 <osThreadNew>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	4b1b      	ldr	r3, [pc, #108]	; (8002058 <MX_FREERTOS_Init+0xdc>)
 8001fea:	601a      	str	r2, [r3, #0]
  myTask_ScanTempHandle 	= osThreadNew(StartTask_ScanTemperature, NULL, &myTask_ScanTemp_attributes);
 8001fec:	4a1b      	ldr	r2, [pc, #108]	; (800205c <MX_FREERTOS_Init+0xe0>)
 8001fee:	2100      	movs	r1, #0
 8001ff0:	481b      	ldr	r0, [pc, #108]	; (8002060 <MX_FREERTOS_Init+0xe4>)
 8001ff2:	f00c fd91 	bl	800eb18 <osThreadNew>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	4b1a      	ldr	r3, [pc, #104]	; (8002064 <MX_FREERTOS_Init+0xe8>)
 8001ffa:	601a      	str	r2, [r3, #0]
  myTask_SetStateHandle 	= osThreadNew(StartTask_SetState, NULL, &myTask_SetState_attributes);
 8001ffc:	4a1a      	ldr	r2, [pc, #104]	; (8002068 <MX_FREERTOS_Init+0xec>)
 8001ffe:	2100      	movs	r1, #0
 8002000:	481a      	ldr	r0, [pc, #104]	; (800206c <MX_FREERTOS_Init+0xf0>)
 8002002:	f00c fd89 	bl	800eb18 <osThreadNew>
 8002006:	4602      	mov	r2, r0
 8002008:	4b19      	ldr	r3, [pc, #100]	; (8002070 <MX_FREERTOS_Init+0xf4>)
 800200a:	601a      	str	r2, [r3, #0]
}
 800200c:	bf00      	nop
 800200e:	bd80      	pop	{r7, pc}
 8002010:	080167c4 	.word	0x080167c4
 8002014:	20003b70 	.word	0x20003b70
 8002018:	080167ac 	.word	0x080167ac
 800201c:	20003af8 	.word	0x20003af8
 8002020:	080166b0 	.word	0x080166b0
 8002024:	08002075 	.word	0x08002075
 8002028:	20003aec 	.word	0x20003aec
 800202c:	080166d4 	.word	0x080166d4
 8002030:	0800208d 	.word	0x0800208d
 8002034:	20003af0 	.word	0x20003af0
 8002038:	080166f8 	.word	0x080166f8
 800203c:	0800209d 	.word	0x0800209d
 8002040:	20003b7c 	.word	0x20003b7c
 8002044:	0801671c 	.word	0x0801671c
 8002048:	08002125 	.word	0x08002125
 800204c:	20003b74 	.word	0x20003b74
 8002050:	08016740 	.word	0x08016740
 8002054:	08002139 	.word	0x08002139
 8002058:	20003b4c 	.word	0x20003b4c
 800205c:	08016764 	.word	0x08016764
 8002060:	08002161 	.word	0x08002161
 8002064:	20003af4 	.word	0x20003af4
 8002068:	08016788 	.word	0x08016788
 800206c:	080021e1 	.word	0x080021e1
 8002070:	20003b78 	.word	0x20003b78

08002074 <StartDefaultTask>:
//======================================================================================
void StartDefaultTask(void *argument)													//  -
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]

  MX_USB_DEVICE_Init();																	// init code for USB_DEVICE
 800207c:	f00f fb4e 	bl	801171c <MX_USB_DEVICE_Init>

  BUZZER_BeepTIM();																		//    
 8002080:	f7ff fa50 	bl	8001524 <BUZZER_BeepTIM>

  for(;;)
  {
	//LED_LIGHT_INV;
	// LED_GREEN_INV;
    osDelay(100);
 8002084:	2064      	movs	r0, #100	; 0x64
 8002086:	f00c fdf1 	bl	800ec6c <osDelay>
 800208a:	e7fb      	b.n	8002084 <StartDefaultTask+0x10>

0800208c <StartTask_IMU>:

  }
}
//======================================================================================
void StartTask_IMU(void *argument)														//       
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    osDelay(1);
 8002094:	2001      	movs	r0, #1
 8002096:	f00c fde9 	bl	800ec6c <osDelay>
 800209a:	e7fb      	b.n	8002094 <StartTask_IMU+0x8>

0800209c <StartTask_LCD>:
  }
}
//======================================================================================
void StartTask_LCD(void *argument)														//    LCD 
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]

  for(;;)
  {
	Display_Test(0,0);
 80020a4:	2100      	movs	r1, #0
 80020a6:	2000      	movs	r0, #0
 80020a8:	f7ff fda6 	bl	8001bf8 <Display_Test>
	Display_MotorDirection(50, 50, MotorDirection);										//    
 80020ac:	4b17      	ldr	r3, [pc, #92]	; (800210c <StartTask_LCD+0x70>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	461a      	mov	r2, r3
 80020b2:	2132      	movs	r1, #50	; 0x32
 80020b4:	2032      	movs	r0, #50	; 0x32
 80020b6:	f7ff fe19 	bl	8001cec <Display_MotorDirection>
	Display_MotorSpeed(250, 50, MotorSpeed);											//    
 80020ba:	4b15      	ldr	r3, [pc, #84]	; (8002110 <StartTask_LCD+0x74>)
 80020bc:	881b      	ldrh	r3, [r3, #0]
 80020be:	461a      	mov	r2, r3
 80020c0:	2132      	movs	r1, #50	; 0x32
 80020c2:	20fa      	movs	r0, #250	; 0xfa
 80020c4:	f7ff fe5e 	bl	8001d84 <Display_MotorSpeed>

	Display_SystemVoltage(100, 5);
 80020c8:	2105      	movs	r1, #5
 80020ca:	2064      	movs	r0, #100	; 0x64
 80020cc:	f7ff fdbe 	bl	8001c4c <Display_SystemVoltage>

	Display_Temperature(10, 100, Temperature_Air_RAW);									//    
 80020d0:	4b10      	ldr	r3, [pc, #64]	; (8002114 <StartTask_LCD+0x78>)
 80020d2:	881b      	ldrh	r3, [r3, #0]
 80020d4:	461a      	mov	r2, r3
 80020d6:	2164      	movs	r1, #100	; 0x64
 80020d8:	200a      	movs	r0, #10
 80020da:	f7ff fe7b 	bl	8001dd4 <Display_Temperature>
	Display_Temperature(10, 140, Temperature_Motor_RAW);								//    
 80020de:	4b0e      	ldr	r3, [pc, #56]	; (8002118 <StartTask_LCD+0x7c>)
 80020e0:	881b      	ldrh	r3, [r3, #0]
 80020e2:	461a      	mov	r2, r3
 80020e4:	218c      	movs	r1, #140	; 0x8c
 80020e6:	200a      	movs	r0, #10
 80020e8:	f7ff fe74 	bl	8001dd4 <Display_Temperature>
	Display_Temperature(10, 180, Temperature_Driver_RAW);								//    
 80020ec:	4b0b      	ldr	r3, [pc, #44]	; (800211c <StartTask_LCD+0x80>)
 80020ee:	881b      	ldrh	r3, [r3, #0]
 80020f0:	461a      	mov	r2, r3
 80020f2:	21b4      	movs	r1, #180	; 0xb4
 80020f4:	200a      	movs	r0, #10
 80020f6:	f7ff fe6d 	bl	8001dd4 <Display_Temperature>


	LED_GREEN_INV;
 80020fa:	2110      	movs	r1, #16
 80020fc:	4808      	ldr	r0, [pc, #32]	; (8002120 <StartTask_LCD+0x84>)
 80020fe:	f003 fda2 	bl	8005c46 <HAL_GPIO_TogglePin>

    osDelay(200);
 8002102:	20c8      	movs	r0, #200	; 0xc8
 8002104:	f00c fdb2 	bl	800ec6c <osDelay>
	Display_Test(0,0);
 8002108:	e7cc      	b.n	80020a4 <StartTask_LCD+0x8>
 800210a:	bf00      	nop
 800210c:	20003a68 	.word	0x20003a68
 8002110:	200039fa 	.word	0x200039fa
 8002114:	20003a0c 	.word	0x20003a0c
 8002118:	20003a0e 	.word	0x20003a0e
 800211c:	200039fc 	.word	0x200039fc
 8002120:	40020800 	.word	0x40020800

08002124 <StartTask_ADC>:
  }
}
//======================================================================================
void StartTask_ADC(void *argument)														//     (   ,    ,   )
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]

  for(;;)
  {
	ADC_ScanState();																	//       
 800212c:	f7fe ffc4 	bl	80010b8 <ADC_ScanState>
    osDelay(50);
 8002130:	2032      	movs	r0, #50	; 0x32
 8002132:	f00c fd9b 	bl	800ec6c <osDelay>
	ADC_ScanState();																	//       
 8002136:	e7f9      	b.n	800212c <StartTask_ADC+0x8>

08002138 <StartTask_ScanControls>:
  }
}
//======================================================================================
void StartTask_ScanControls(void *argument)												//    
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  HAL_TIM_Base_Start_IT(&htim4);
 8002140:	4806      	ldr	r0, [pc, #24]	; (800215c <StartTask_ScanControls+0x24>)
 8002142:	f006 fb21 	bl	8008788 <HAL_TIM_Base_Start_IT>

  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);											//  TIM4    
 8002146:	2100      	movs	r1, #0
 8002148:	4804      	ldr	r0, [pc, #16]	; (800215c <StartTask_ScanControls+0x24>)
 800214a:	f006 fcbb 	bl	8008ac4 <HAL_TIM_IC_Start_IT>

  for(;;)
  {
	Motor_Scan_DirectionState(); 														//     
 800214e:	f001 fa47 	bl	80035e0 <Motor_Scan_DirectionState>
//	else
//		LED_LIGHT_SET;



    osDelay(10);
 8002152:	200a      	movs	r0, #10
 8002154:	f00c fd8a 	bl	800ec6c <osDelay>
	Motor_Scan_DirectionState(); 														//     
 8002158:	e7f9      	b.n	800214e <StartTask_ScanControls+0x16>
 800215a:	bf00      	nop
 800215c:	20003cc8 	.word	0x20003cc8

08002160 <StartTask_ScanTemperature>:
  }
}
//======================================================================================
void StartTask_ScanTemperature(void *argument)											//     1-Wire   DS18B20
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]

  osDelay(1000);
 8002168:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800216c:	f00c fd7e 	bl	800ec6c <osDelay>

  for(;;)
  {
	DS18B20_Measure_Async_Start(TEMP_AIR_1W_GPIO_Port, 		TEMP_AIR_1W_Pin);			//      
 8002170:	2101      	movs	r1, #1
 8002172:	4816      	ldr	r0, [pc, #88]	; (80021cc <StartTask_ScanTemperature+0x6c>)
 8002174:	f7ff fc4c 	bl	8001a10 <DS18B20_Measure_Async_Start>
	DS18B20_Measure_Async_Start(TEMP_MOTOR_1W_GPIO_Port, 	TEMP_MOTOR_1W_Pin);			//      
 8002178:	2102      	movs	r1, #2
 800217a:	4814      	ldr	r0, [pc, #80]	; (80021cc <StartTask_ScanTemperature+0x6c>)
 800217c:	f7ff fc48 	bl	8001a10 <DS18B20_Measure_Async_Start>
	DS18B20_Measure_Async_Start(TEMP_DRIVER_1W_GPIO_Port,	TEMP_DRIVER_1W_Pin);		//       
 8002180:	2104      	movs	r1, #4
 8002182:	4812      	ldr	r0, [pc, #72]	; (80021cc <StartTask_ScanTemperature+0x6c>)
 8002184:	f7ff fc44 	bl	8001a10 <DS18B20_Measure_Async_Start>

	osDelay(800);																		//  800   12- 
 8002188:	f44f 7048 	mov.w	r0, #800	; 0x320
 800218c:	f00c fd6e 	bl	800ec6c <osDelay>

	Temperature_Air_RAW		= DS18B20_Measure_Async_FinishN(TEMP_AIR_1W_GPIO_Port, 		TEMP_AIR_1W_Pin);			//         
 8002190:	2101      	movs	r1, #1
 8002192:	480e      	ldr	r0, [pc, #56]	; (80021cc <StartTask_ScanTemperature+0x6c>)
 8002194:	f7ff fc7a 	bl	8001a8c <DS18B20_Measure_Async_FinishN>
 8002198:	4603      	mov	r3, r0
 800219a:	461a      	mov	r2, r3
 800219c:	4b0c      	ldr	r3, [pc, #48]	; (80021d0 <StartTask_ScanTemperature+0x70>)
 800219e:	801a      	strh	r2, [r3, #0]
	Temperature_Motor_RAW	= DS18B20_Measure_Async_FinishN(TEMP_MOTOR_1W_GPIO_Port, 	TEMP_MOTOR_1W_Pin);			//         
 80021a0:	2102      	movs	r1, #2
 80021a2:	480a      	ldr	r0, [pc, #40]	; (80021cc <StartTask_ScanTemperature+0x6c>)
 80021a4:	f7ff fc72 	bl	8001a8c <DS18B20_Measure_Async_FinishN>
 80021a8:	4603      	mov	r3, r0
 80021aa:	461a      	mov	r2, r3
 80021ac:	4b09      	ldr	r3, [pc, #36]	; (80021d4 <StartTask_ScanTemperature+0x74>)
 80021ae:	801a      	strh	r2, [r3, #0]
	Temperature_Driver_RAW	= DS18B20_Measure_Async_FinishN(TEMP_DRIVER_1W_GPIO_Port,	TEMP_DRIVER_1W_Pin);		//          
 80021b0:	2104      	movs	r1, #4
 80021b2:	4806      	ldr	r0, [pc, #24]	; (80021cc <StartTask_ScanTemperature+0x6c>)
 80021b4:	f7ff fc6a 	bl	8001a8c <DS18B20_Measure_Async_FinishN>
 80021b8:	4603      	mov	r3, r0
 80021ba:	461a      	mov	r2, r3
 80021bc:	4b06      	ldr	r3, [pc, #24]	; (80021d8 <StartTask_ScanTemperature+0x78>)
 80021be:	801a      	strh	r2, [r3, #0]


    osDelay(10000);																		//    - 10 
 80021c0:	f242 7010 	movw	r0, #10000	; 0x2710
 80021c4:	f00c fd52 	bl	800ec6c <osDelay>
	DS18B20_Measure_Async_Start(TEMP_AIR_1W_GPIO_Port, 		TEMP_AIR_1W_Pin);			//      
 80021c8:	e7d2      	b.n	8002170 <StartTask_ScanTemperature+0x10>
 80021ca:	bf00      	nop
 80021cc:	40020400 	.word	0x40020400
 80021d0:	20003a0c 	.word	0x20003a0c
 80021d4:	20003a0e 	.word	0x20003a0e
 80021d8:	200039fc 	.word	0x200039fc
 80021dc:	00000000 	.word	0x00000000

080021e0 <StartTask_SetState>:
  }
}
//======================================================================================
void StartTask_SetState(void *argument)													//    
{
 80021e0:	b590      	push	{r4, r7, lr}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  for(;;)
  {

	Motor_Set_DirectionState(MotorDirection);											//   
 80021e8:	4b25      	ldr	r3, [pc, #148]	; (8002280 <StartTask_SetState+0xa0>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f001 fa49 	bl	8003684 <Motor_Set_DirectionState>

	//DAC_SetValue((uint8_t)((double)Speed_value_percent*(double)2.55));				//         [0..100]  [0..255],     DAC  [0..3.3V]
	DAC_SetValue((uint8_t)((double)Speed_value_percent*(double)1.58));					//         [0..100]  [0..255],     DAC  [0..3.3V] (1.58 -      0..5V  +)
 80021f2:	4b24      	ldr	r3, [pc, #144]	; (8002284 <StartTask_SetState+0xa4>)
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7fe f90c 	bl	8000414 <__aeabi_ui2d>
 80021fc:	a31c      	add	r3, pc, #112	; (adr r3, 8002270 <StartTask_SetState+0x90>)
 80021fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002202:	f7fe f981 	bl	8000508 <__aeabi_dmul>
 8002206:	4603      	mov	r3, r0
 8002208:	460c      	mov	r4, r1
 800220a:	4618      	mov	r0, r3
 800220c:	4621      	mov	r1, r4
 800220e:	f7fe fc53 	bl	8000ab8 <__aeabi_d2uiz>
 8002212:	4603      	mov	r3, r0
 8002214:	b2db      	uxtb	r3, r3
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff fa0c 	bl	8001634 <DAC_SetValue>

	MotorSpeed = ((MotorSpeed_Period > 0) ? ((uint16_t)((double)60000/(double)MotorSpeed_Period)) : (0) );			//          (  -4)
 800221c:	4b1a      	ldr	r3, [pc, #104]	; (8002288 <StartTask_SetState+0xa8>)
 800221e:	881b      	ldrh	r3, [r3, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d016      	beq.n	8002252 <StartTask_SetState+0x72>
 8002224:	4b18      	ldr	r3, [pc, #96]	; (8002288 <StartTask_SetState+0xa8>)
 8002226:	881b      	ldrh	r3, [r3, #0]
 8002228:	4618      	mov	r0, r3
 800222a:	f7fe f8f3 	bl	8000414 <__aeabi_ui2d>
 800222e:	4603      	mov	r3, r0
 8002230:	460c      	mov	r4, r1
 8002232:	461a      	mov	r2, r3
 8002234:	4623      	mov	r3, r4
 8002236:	a110      	add	r1, pc, #64	; (adr r1, 8002278 <StartTask_SetState+0x98>)
 8002238:	e9d1 0100 	ldrd	r0, r1, [r1]
 800223c:	f7fe fa8e 	bl	800075c <__aeabi_ddiv>
 8002240:	4603      	mov	r3, r0
 8002242:	460c      	mov	r4, r1
 8002244:	4618      	mov	r0, r3
 8002246:	4621      	mov	r1, r4
 8002248:	f7fe fc36 	bl	8000ab8 <__aeabi_d2uiz>
 800224c:	4603      	mov	r3, r0
 800224e:	b29b      	uxth	r3, r3
 8002250:	e000      	b.n	8002254 <StartTask_SetState+0x74>
 8002252:	2300      	movs	r3, #0
 8002254:	4a0d      	ldr	r2, [pc, #52]	; (800228c <StartTask_SetState+0xac>)
 8002256:	8013      	strh	r3, [r2, #0]


	FAN_Set_Speed(Speed_value_percent);													//      ()
 8002258:	4b0a      	ldr	r3, [pc, #40]	; (8002284 <StartTask_SetState+0xa4>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	4618      	mov	r0, r3
 800225e:	f001 fa5b 	bl	8003718 <FAN_Set_Speed>



    osDelay(20);
 8002262:	2014      	movs	r0, #20
 8002264:	f00c fd02 	bl	800ec6c <osDelay>
	Motor_Set_DirectionState(MotorDirection);											//   
 8002268:	e7be      	b.n	80021e8 <StartTask_SetState+0x8>
 800226a:	bf00      	nop
 800226c:	f3af 8000 	nop.w
 8002270:	147ae148 	.word	0x147ae148
 8002274:	3ff947ae 	.word	0x3ff947ae
 8002278:	00000000 	.word	0x00000000
 800227c:	40ed4c00 	.word	0x40ed4c00
 8002280:	20003a68 	.word	0x20003a68
 8002284:	200039f0 	.word	0x200039f0
 8002288:	20003a08 	.word	0x20003a08
 800228c:	200039fa 	.word	0x200039fa

08002290 <MX_GPIO_Init>:
//         EXTI
//     PA8 ------> RCC_MCO

//======================================================================================
void MX_GPIO_Init(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b08c      	sub	sp, #48	; 0x30
 8002294:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002296:	f107 031c 	add.w	r3, r7, #28
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	605a      	str	r2, [r3, #4]
 80022a0:	609a      	str	r2, [r3, #8]
 80022a2:	60da      	str	r2, [r3, #12]
 80022a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a6:	4b52      	ldr	r3, [pc, #328]	; (80023f0 <MX_GPIO_Init+0x160>)
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	4a51      	ldr	r2, [pc, #324]	; (80023f0 <MX_GPIO_Init+0x160>)
 80022ac:	f043 0301 	orr.w	r3, r3, #1
 80022b0:	61d3      	str	r3, [r2, #28]
 80022b2:	4b4f      	ldr	r3, [pc, #316]	; (80023f0 <MX_GPIO_Init+0x160>)
 80022b4:	69db      	ldr	r3, [r3, #28]
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	61bb      	str	r3, [r7, #24]
 80022bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022be:	4b4c      	ldr	r3, [pc, #304]	; (80023f0 <MX_GPIO_Init+0x160>)
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	4a4b      	ldr	r2, [pc, #300]	; (80023f0 <MX_GPIO_Init+0x160>)
 80022c4:	f043 0302 	orr.w	r3, r3, #2
 80022c8:	61d3      	str	r3, [r2, #28]
 80022ca:	4b49      	ldr	r3, [pc, #292]	; (80023f0 <MX_GPIO_Init+0x160>)
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	617b      	str	r3, [r7, #20]
 80022d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022d6:	4b46      	ldr	r3, [pc, #280]	; (80023f0 <MX_GPIO_Init+0x160>)
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	4a45      	ldr	r2, [pc, #276]	; (80023f0 <MX_GPIO_Init+0x160>)
 80022dc:	f043 0304 	orr.w	r3, r3, #4
 80022e0:	61d3      	str	r3, [r2, #28]
 80022e2:	4b43      	ldr	r3, [pc, #268]	; (80023f0 <MX_GPIO_Init+0x160>)
 80022e4:	69db      	ldr	r3, [r3, #28]
 80022e6:	f003 0304 	and.w	r3, r3, #4
 80022ea:	613b      	str	r3, [r7, #16]
 80022ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022ee:	4b40      	ldr	r3, [pc, #256]	; (80023f0 <MX_GPIO_Init+0x160>)
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	4a3f      	ldr	r2, [pc, #252]	; (80023f0 <MX_GPIO_Init+0x160>)
 80022f4:	f043 0308 	orr.w	r3, r3, #8
 80022f8:	61d3      	str	r3, [r2, #28]
 80022fa:	4b3d      	ldr	r3, [pc, #244]	; (80023f0 <MX_GPIO_Init+0x160>)
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	f003 0308 	and.w	r3, r3, #8
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002306:	4b3a      	ldr	r3, [pc, #232]	; (80023f0 <MX_GPIO_Init+0x160>)
 8002308:	69db      	ldr	r3, [r3, #28]
 800230a:	4a39      	ldr	r2, [pc, #228]	; (80023f0 <MX_GPIO_Init+0x160>)
 800230c:	f043 0310 	orr.w	r3, r3, #16
 8002310:	61d3      	str	r3, [r2, #28]
 8002312:	4b37      	ldr	r3, [pc, #220]	; (80023f0 <MX_GPIO_Init+0x160>)
 8002314:	69db      	ldr	r3, [r3, #28]
 8002316:	f003 0310 	and.w	r3, r3, #16
 800231a:	60bb      	str	r3, [r7, #8]
 800231c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800231e:	4b34      	ldr	r3, [pc, #208]	; (80023f0 <MX_GPIO_Init+0x160>)
 8002320:	69db      	ldr	r3, [r3, #28]
 8002322:	4a33      	ldr	r2, [pc, #204]	; (80023f0 <MX_GPIO_Init+0x160>)
 8002324:	f043 0320 	orr.w	r3, r3, #32
 8002328:	61d3      	str	r3, [r2, #28]
 800232a:	4b31      	ldr	r3, [pc, #196]	; (80023f0 <MX_GPIO_Init+0x160>)
 800232c:	69db      	ldr	r3, [r3, #28]
 800232e:	f003 0320 	and.w	r3, r3, #32
 8002332:	607b      	str	r3, [r7, #4]
 8002334:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_LIGHT_Pin|MOTOR_FWD_Pin|MOTOR_BWD_Pin, GPIO_PIN_RESET);
 8002336:	2200      	movs	r2, #0
 8002338:	21e0      	movs	r1, #224	; 0xe0
 800233a:	482e      	ldr	r0, [pc, #184]	; (80023f4 <MX_GPIO_Init+0x164>)
 800233c:	f003 fc6b 	bl	8005c16 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI2_LCD_DC_Pin|SPI2_LCD_RST_Pin|SPI2_LCD_CS_Pin|SPI2_LCD_LED_Pin
 8002340:	2200      	movs	r2, #0
 8002342:	211f      	movs	r1, #31
 8002344:	482c      	ldr	r0, [pc, #176]	; (80023f8 <MX_GPIO_Init+0x168>)
 8002346:	f003 fc66 	bl	8005c16 <HAL_GPIO_WritePin>
                          |LED_GREEN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI1_SD_CS_Pin, GPIO_PIN_RESET);
 800234a:	2200      	movs	r2, #0
 800234c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002350:	482a      	ldr	r0, [pc, #168]	; (80023fc <MX_GPIO_Init+0x16c>)
 8002352:	f003 fc60 	bl	8005c16 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = LED_LIGHT_Pin|MOTOR_FWD_Pin|MOTOR_BWD_Pin;
 8002356:	23e0      	movs	r3, #224	; 0xe0
 8002358:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800235a:	2301      	movs	r3, #1
 800235c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235e:	2300      	movs	r3, #0
 8002360:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002362:	2300      	movs	r3, #0
 8002364:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002366:	f107 031c 	add.w	r3, r7, #28
 800236a:	4619      	mov	r1, r3
 800236c:	4821      	ldr	r0, [pc, #132]	; (80023f4 <MX_GPIO_Init+0x164>)
 800236e:	f003 faad 	bl	80058cc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SPI2_LCD_DC_Pin|SPI2_LCD_RST_Pin|SPI2_LCD_CS_Pin|SPI2_LCD_LED_Pin
 8002372:	231f      	movs	r3, #31
 8002374:	61fb      	str	r3, [r7, #28]
                          |LED_GREEN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002376:	2301      	movs	r3, #1
 8002378:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237a:	2300      	movs	r3, #0
 800237c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800237e:	2300      	movs	r3, #0
 8002380:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002382:	f107 031c 	add.w	r3, r7, #28
 8002386:	4619      	mov	r1, r3
 8002388:	481b      	ldr	r0, [pc, #108]	; (80023f8 <MX_GPIO_Init+0x168>)
 800238a:	f003 fa9f 	bl	80058cc <HAL_GPIO_Init>


  GPIO_InitStruct.Pin = SPI1_SD_CS_Pin;
 800238e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002392:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002394:	2301      	movs	r3, #1
 8002396:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002398:	2300      	movs	r3, #0
 800239a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239c:	2300      	movs	r3, #0
 800239e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI1_SD_CS_GPIO_Port, &GPIO_InitStruct);
 80023a0:	f107 031c 	add.w	r3, r7, #28
 80023a4:	4619      	mov	r1, r3
 80023a6:	4815      	ldr	r0, [pc, #84]	; (80023fc <MX_GPIO_Init+0x16c>)
 80023a8:	f003 fa90 	bl	80058cc <HAL_GPIO_Init>


  GPIO_InitStruct.Pin = INT_IMU_Pin;
 80023ac:	2301      	movs	r3, #1
 80023ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023b0:	4b13      	ldr	r3, [pc, #76]	; (8002400 <MX_GPIO_Init+0x170>)
 80023b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(INT_IMU_GPIO_Port, &GPIO_InitStruct);
 80023b8:	f107 031c 	add.w	r3, r7, #28
 80023bc:	4619      	mov	r1, r3
 80023be:	4811      	ldr	r0, [pc, #68]	; (8002404 <MX_GPIO_Init+0x174>)
 80023c0:	f003 fa84 	bl	80058cc <HAL_GPIO_Init>

  //    MCO
  GPIO_InitStruct.Pin = MCO_Pin;
 80023c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ca:	2302      	movs	r3, #2
 80023cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ce:	2300      	movs	r3, #0
 80023d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d2:	2300      	movs	r3, #0
 80023d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80023d6:	2300      	movs	r3, #0
 80023d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MCO_GPIO_Port, &GPIO_InitStruct);
 80023da:	f107 031c 	add.w	r3, r7, #28
 80023de:	4619      	mov	r1, r3
 80023e0:	4809      	ldr	r0, [pc, #36]	; (8002408 <MX_GPIO_Init+0x178>)
 80023e2:	f003 fa73 	bl	80058cc <HAL_GPIO_Init>

}
 80023e6:	bf00      	nop
 80023e8:	3730      	adds	r7, #48	; 0x30
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40023800 	.word	0x40023800
 80023f4:	40021000 	.word	0x40021000
 80023f8:	40020800 	.word	0x40020800
 80023fc:	40020400 	.word	0x40020400
 8002400:	10110000 	.word	0x10110000
 8002404:	40020c00 	.word	0x40020c00
 8002408:	40020000 	.word	0x40020000

0800240c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

//======================================================================================
void MX_I2C1_Init(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8002410:	4b13      	ldr	r3, [pc, #76]	; (8002460 <MX_I2C1_Init+0x54>)
 8002412:	4a14      	ldr	r2, [pc, #80]	; (8002464 <MX_I2C1_Init+0x58>)
 8002414:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002416:	4b12      	ldr	r3, [pc, #72]	; (8002460 <MX_I2C1_Init+0x54>)
 8002418:	4a13      	ldr	r2, [pc, #76]	; (8002468 <MX_I2C1_Init+0x5c>)
 800241a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800241c:	4b10      	ldr	r3, [pc, #64]	; (8002460 <MX_I2C1_Init+0x54>)
 800241e:	2200      	movs	r2, #0
 8002420:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002422:	4b0f      	ldr	r3, [pc, #60]	; (8002460 <MX_I2C1_Init+0x54>)
 8002424:	2200      	movs	r2, #0
 8002426:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002428:	4b0d      	ldr	r3, [pc, #52]	; (8002460 <MX_I2C1_Init+0x54>)
 800242a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800242e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002430:	4b0b      	ldr	r3, [pc, #44]	; (8002460 <MX_I2C1_Init+0x54>)
 8002432:	2200      	movs	r2, #0
 8002434:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002436:	4b0a      	ldr	r3, [pc, #40]	; (8002460 <MX_I2C1_Init+0x54>)
 8002438:	2200      	movs	r2, #0
 800243a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800243c:	4b08      	ldr	r3, [pc, #32]	; (8002460 <MX_I2C1_Init+0x54>)
 800243e:	2200      	movs	r2, #0
 8002440:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002442:	4b07      	ldr	r3, [pc, #28]	; (8002460 <MX_I2C1_Init+0x54>)
 8002444:	2200      	movs	r2, #0
 8002446:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002448:	4805      	ldr	r0, [pc, #20]	; (8002460 <MX_I2C1_Init+0x54>)
 800244a:	f003 fc15 	bl	8005c78 <HAL_I2C_Init>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d002      	beq.n	800245a <MX_I2C1_Init+0x4e>
  {
    Error_Handler(7);
 8002454:	2007      	movs	r0, #7
 8002456:	f001 f88b 	bl	8003570 <Error_Handler>
  }

}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20003b80 	.word	0x20003b80
 8002464:	40005400 	.word	0x40005400
 8002468:	00061a80 	.word	0x00061a80

0800246c <HAL_I2C_MspInit>:
//======================================================================================
void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b08a      	sub	sp, #40	; 0x28
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002474:	f107 0314 	add.w	r3, r7, #20
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	605a      	str	r2, [r3, #4]
 800247e:	609a      	str	r2, [r3, #8]
 8002480:	60da      	str	r2, [r3, #12]
 8002482:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a17      	ldr	r2, [pc, #92]	; (80024e8 <HAL_I2C_MspInit+0x7c>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d128      	bne.n	80024e0 <HAL_I2C_MspInit+0x74>
  {
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800248e:	4b17      	ldr	r3, [pc, #92]	; (80024ec <HAL_I2C_MspInit+0x80>)
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	4a16      	ldr	r2, [pc, #88]	; (80024ec <HAL_I2C_MspInit+0x80>)
 8002494:	f043 0302 	orr.w	r3, r3, #2
 8002498:	61d3      	str	r3, [r2, #28]
 800249a:	4b14      	ldr	r3, [pc, #80]	; (80024ec <HAL_I2C_MspInit+0x80>)
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	613b      	str	r3, [r7, #16]
 80024a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80024a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80024aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024ac:	2312      	movs	r3, #18
 80024ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024b0:	2301      	movs	r3, #1
 80024b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b4:	2303      	movs	r3, #3
 80024b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80024b8:	2304      	movs	r3, #4
 80024ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024bc:	f107 0314 	add.w	r3, r7, #20
 80024c0:	4619      	mov	r1, r3
 80024c2:	480b      	ldr	r0, [pc, #44]	; (80024f0 <HAL_I2C_MspInit+0x84>)
 80024c4:	f003 fa02 	bl	80058cc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80024c8:	4b08      	ldr	r3, [pc, #32]	; (80024ec <HAL_I2C_MspInit+0x80>)
 80024ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024cc:	4a07      	ldr	r2, [pc, #28]	; (80024ec <HAL_I2C_MspInit+0x80>)
 80024ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80024d2:	6253      	str	r3, [r2, #36]	; 0x24
 80024d4:	4b05      	ldr	r3, [pc, #20]	; (80024ec <HAL_I2C_MspInit+0x80>)
 80024d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	68fb      	ldr	r3, [r7, #12]
  }
}
 80024e0:	bf00      	nop
 80024e2:	3728      	adds	r7, #40	; 0x28
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	40005400 	.word	0x40005400
 80024ec:	40023800 	.word	0x40023800
 80024f0:	40020400 	.word	0x40020400

080024f4 <Keys_Init>:
 */
#include "keys.h"

//=======================================================================================
void  Keys_Init(void)																	//  GPIO   
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b08c      	sub	sp, #48	; 0x30
 80024f8:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80024fa:	4b4b      	ldr	r3, [pc, #300]	; (8002628 <Keys_Init+0x134>)
 80024fc:	69db      	ldr	r3, [r3, #28]
 80024fe:	4a4a      	ldr	r2, [pc, #296]	; (8002628 <Keys_Init+0x134>)
 8002500:	f043 0301 	orr.w	r3, r3, #1
 8002504:	61d3      	str	r3, [r2, #28]
 8002506:	4b48      	ldr	r3, [pc, #288]	; (8002628 <Keys_Init+0x134>)
 8002508:	69db      	ldr	r3, [r3, #28]
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	61bb      	str	r3, [r7, #24]
 8002510:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002512:	4b45      	ldr	r3, [pc, #276]	; (8002628 <Keys_Init+0x134>)
 8002514:	69db      	ldr	r3, [r3, #28]
 8002516:	4a44      	ldr	r2, [pc, #272]	; (8002628 <Keys_Init+0x134>)
 8002518:	f043 0302 	orr.w	r3, r3, #2
 800251c:	61d3      	str	r3, [r2, #28]
 800251e:	4b42      	ldr	r3, [pc, #264]	; (8002628 <Keys_Init+0x134>)
 8002520:	69db      	ldr	r3, [r3, #28]
 8002522:	f003 0302 	and.w	r3, r3, #2
 8002526:	617b      	str	r3, [r7, #20]
 8002528:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800252a:	4b3f      	ldr	r3, [pc, #252]	; (8002628 <Keys_Init+0x134>)
 800252c:	69db      	ldr	r3, [r3, #28]
 800252e:	4a3e      	ldr	r2, [pc, #248]	; (8002628 <Keys_Init+0x134>)
 8002530:	f043 0304 	orr.w	r3, r3, #4
 8002534:	61d3      	str	r3, [r2, #28]
 8002536:	4b3c      	ldr	r3, [pc, #240]	; (8002628 <Keys_Init+0x134>)
 8002538:	69db      	ldr	r3, [r3, #28]
 800253a:	f003 0304 	and.w	r3, r3, #4
 800253e:	613b      	str	r3, [r7, #16]
 8002540:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002542:	4b39      	ldr	r3, [pc, #228]	; (8002628 <Keys_Init+0x134>)
 8002544:	69db      	ldr	r3, [r3, #28]
 8002546:	4a38      	ldr	r2, [pc, #224]	; (8002628 <Keys_Init+0x134>)
 8002548:	f043 0308 	orr.w	r3, r3, #8
 800254c:	61d3      	str	r3, [r2, #28]
 800254e:	4b36      	ldr	r3, [pc, #216]	; (8002628 <Keys_Init+0x134>)
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	f003 0308 	and.w	r3, r3, #8
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800255a:	4b33      	ldr	r3, [pc, #204]	; (8002628 <Keys_Init+0x134>)
 800255c:	69db      	ldr	r3, [r3, #28]
 800255e:	4a32      	ldr	r2, [pc, #200]	; (8002628 <Keys_Init+0x134>)
 8002560:	f043 0310 	orr.w	r3, r3, #16
 8002564:	61d3      	str	r3, [r2, #28]
 8002566:	4b30      	ldr	r3, [pc, #192]	; (8002628 <Keys_Init+0x134>)
 8002568:	69db      	ldr	r3, [r3, #28]
 800256a:	f003 0310 	and.w	r3, r3, #16
 800256e:	60bb      	str	r3, [r7, #8]
 8002570:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002572:	4b2d      	ldr	r3, [pc, #180]	; (8002628 <Keys_Init+0x134>)
 8002574:	69db      	ldr	r3, [r3, #28]
 8002576:	4a2c      	ldr	r2, [pc, #176]	; (8002628 <Keys_Init+0x134>)
 8002578:	f043 0320 	orr.w	r3, r3, #32
 800257c:	61d3      	str	r3, [r2, #28]
 800257e:	4b2a      	ldr	r3, [pc, #168]	; (8002628 <Keys_Init+0x134>)
 8002580:	69db      	ldr	r3, [r3, #28]
 8002582:	f003 0320 	and.w	r3, r3, #32
 8002586:	607b      	str	r3, [r7, #4]
 8002588:	687b      	ldr	r3, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct;


	// BTN_START
	GPIO_InitStruct.Pin 		= BTN_START_Pin;
 800258a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800258e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode 		= GPIO_MODE_IT_FALLING;
 8002590:	4b26      	ldr	r3, [pc, #152]	; (800262c <Keys_Init+0x138>)
 8002592:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8002594:	2300      	movs	r3, #0
 8002596:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed		= GPIO_SPEED_FREQ_MEDIUM;
 8002598:	2301      	movs	r3, #1
 800259a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(BTN_START_GPIO_Port, &GPIO_InitStruct);
 800259c:	f107 031c 	add.w	r3, r7, #28
 80025a0:	4619      	mov	r1, r3
 80025a2:	4823      	ldr	r0, [pc, #140]	; (8002630 <Keys_Init+0x13c>)
 80025a4:	f003 f992 	bl	80058cc <HAL_GPIO_Init>


	// BTN_STOP
	GPIO_InitStruct.Pin 		= BTN_STOP_Pin;
 80025a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025ac:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode 		= GPIO_MODE_IT_FALLING;
 80025ae:	4b1f      	ldr	r3, [pc, #124]	; (800262c <Keys_Init+0x138>)
 80025b0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed		= GPIO_SPEED_FREQ_MEDIUM;
 80025b6:	2301      	movs	r3, #1
 80025b8:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(BTN_STOP_GPIO_Port, &GPIO_InitStruct);
 80025ba:	f107 031c 	add.w	r3, r7, #28
 80025be:	4619      	mov	r1, r3
 80025c0:	481b      	ldr	r0, [pc, #108]	; (8002630 <Keys_Init+0x13c>)
 80025c2:	f003 f983 	bl	80058cc <HAL_GPIO_Init>

	// BTN_MOTOR
	GPIO_InitStruct.Pin 		= BTN_MOTOR_Pin;
 80025c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025ca:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode 		= GPIO_MODE_IT_FALLING;
 80025cc:	4b17      	ldr	r3, [pc, #92]	; (800262c <Keys_Init+0x138>)
 80025ce:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 80025d0:	2300      	movs	r3, #0
 80025d2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed		= GPIO_SPEED_FREQ_MEDIUM;
 80025d4:	2301      	movs	r3, #1
 80025d6:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(BTN_MOTOR_GPIO_Port, &GPIO_InitStruct);
 80025d8:	f107 031c 	add.w	r3, r7, #28
 80025dc:	4619      	mov	r1, r3
 80025de:	4814      	ldr	r0, [pc, #80]	; (8002630 <Keys_Init+0x13c>)
 80025e0:	f003 f974 	bl	80058cc <HAL_GPIO_Init>

	//    
	GPIO_InitStruct.Pin 		= BTN_FWD_Pin;
 80025e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025e8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode 		= GPIO_MODE_IT_FALLING;
 80025ea:	4b10      	ldr	r3, [pc, #64]	; (800262c <Keys_Init+0x138>)
 80025ec:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 80025ee:	2300      	movs	r3, #0
 80025f0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed		= GPIO_SPEED_FREQ_MEDIUM;
 80025f2:	2301      	movs	r3, #1
 80025f4:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(BTN_FWD_GPIO_Port, &GPIO_InitStruct);
 80025f6:	f107 031c 	add.w	r3, r7, #28
 80025fa:	4619      	mov	r1, r3
 80025fc:	480c      	ldr	r0, [pc, #48]	; (8002630 <Keys_Init+0x13c>)
 80025fe:	f003 f965 	bl	80058cc <HAL_GPIO_Init>

	//    
	GPIO_InitStruct.Pin 		= BTN_BWD_Pin;
 8002602:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002606:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode 		= GPIO_MODE_IT_FALLING;
 8002608:	4b08      	ldr	r3, [pc, #32]	; (800262c <Keys_Init+0x138>)
 800260a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 800260c:	2300      	movs	r3, #0
 800260e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed		= GPIO_SPEED_FREQ_MEDIUM;
 8002610:	2301      	movs	r3, #1
 8002612:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(BTN_BWD_GPIO_Port, &GPIO_InitStruct);
 8002614:	f107 031c 	add.w	r3, r7, #28
 8002618:	4619      	mov	r1, r3
 800261a:	4805      	ldr	r0, [pc, #20]	; (8002630 <Keys_Init+0x13c>)
 800261c:	f003 f956 	bl	80058cc <HAL_GPIO_Init>
	 //  
	//  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 14, 0);
	//  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);


}
 8002620:	bf00      	nop
 8002622:	3730      	adds	r7, #48	; 0x30
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	40023800 	.word	0x40023800
 800262c:	10210000 	.word	0x10210000
 8002630:	40020c00 	.word	0x40020c00

08002634 <MX_SPI1_Init>:

DMA_HandleTypeDef hdma_spi2_tx;

//======================================================================================
void MX_SPI1_Init(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002638:	4b18      	ldr	r3, [pc, #96]	; (800269c <MX_SPI1_Init+0x68>)
 800263a:	4a19      	ldr	r2, [pc, #100]	; (80026a0 <MX_SPI1_Init+0x6c>)
 800263c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800263e:	4b17      	ldr	r3, [pc, #92]	; (800269c <MX_SPI1_Init+0x68>)
 8002640:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002644:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002646:	4b15      	ldr	r3, [pc, #84]	; (800269c <MX_SPI1_Init+0x68>)
 8002648:	2200      	movs	r2, #0
 800264a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800264c:	4b13      	ldr	r3, [pc, #76]	; (800269c <MX_SPI1_Init+0x68>)
 800264e:	2200      	movs	r2, #0
 8002650:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002652:	4b12      	ldr	r3, [pc, #72]	; (800269c <MX_SPI1_Init+0x68>)
 8002654:	2200      	movs	r2, #0
 8002656:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002658:	4b10      	ldr	r3, [pc, #64]	; (800269c <MX_SPI1_Init+0x68>)
 800265a:	2200      	movs	r2, #0
 800265c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800265e:	4b0f      	ldr	r3, [pc, #60]	; (800269c <MX_SPI1_Init+0x68>)
 8002660:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002664:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002666:	4b0d      	ldr	r3, [pc, #52]	; (800269c <MX_SPI1_Init+0x68>)
 8002668:	2200      	movs	r2, #0
 800266a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800266c:	4b0b      	ldr	r3, [pc, #44]	; (800269c <MX_SPI1_Init+0x68>)
 800266e:	2200      	movs	r2, #0
 8002670:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002672:	4b0a      	ldr	r3, [pc, #40]	; (800269c <MX_SPI1_Init+0x68>)
 8002674:	2200      	movs	r2, #0
 8002676:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002678:	4b08      	ldr	r3, [pc, #32]	; (800269c <MX_SPI1_Init+0x68>)
 800267a:	2200      	movs	r2, #0
 800267c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800267e:	4b07      	ldr	r3, [pc, #28]	; (800269c <MX_SPI1_Init+0x68>)
 8002680:	220a      	movs	r2, #10
 8002682:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002684:	4805      	ldr	r0, [pc, #20]	; (800269c <MX_SPI1_Init+0x68>)
 8002686:	f005 fd65 	bl	8008154 <HAL_SPI_Init>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d002      	beq.n	8002696 <MX_SPI1_Init+0x62>
  {
    Error_Handler(6);
 8002690:	2006      	movs	r0, #6
 8002692:	f000 ff6d 	bl	8003570 <Error_Handler>
  }

}
 8002696:	bf00      	nop
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	20003c2c 	.word	0x20003c2c
 80026a0:	40013000 	.word	0x40013000

080026a4 <MX_SPI2_Init>:
//======================================================================================
void MX_SPI2_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80026a8:	4b18      	ldr	r3, [pc, #96]	; (800270c <MX_SPI2_Init+0x68>)
 80026aa:	4a19      	ldr	r2, [pc, #100]	; (8002710 <MX_SPI2_Init+0x6c>)
 80026ac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80026ae:	4b17      	ldr	r3, [pc, #92]	; (800270c <MX_SPI2_Init+0x68>)
 80026b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80026b4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80026b6:	4b15      	ldr	r3, [pc, #84]	; (800270c <MX_SPI2_Init+0x68>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80026bc:	4b13      	ldr	r3, [pc, #76]	; (800270c <MX_SPI2_Init+0x68>)
 80026be:	2200      	movs	r2, #0
 80026c0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026c2:	4b12      	ldr	r3, [pc, #72]	; (800270c <MX_SPI2_Init+0x68>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026c8:	4b10      	ldr	r3, [pc, #64]	; (800270c <MX_SPI2_Init+0x68>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80026ce:	4b0f      	ldr	r3, [pc, #60]	; (800270c <MX_SPI2_Init+0x68>)
 80026d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026d4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80026d6:	4b0d      	ldr	r3, [pc, #52]	; (800270c <MX_SPI2_Init+0x68>)
 80026d8:	2200      	movs	r2, #0
 80026da:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026dc:	4b0b      	ldr	r3, [pc, #44]	; (800270c <MX_SPI2_Init+0x68>)
 80026de:	2200      	movs	r2, #0
 80026e0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80026e2:	4b0a      	ldr	r3, [pc, #40]	; (800270c <MX_SPI2_Init+0x68>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026e8:	4b08      	ldr	r3, [pc, #32]	; (800270c <MX_SPI2_Init+0x68>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80026ee:	4b07      	ldr	r3, [pc, #28]	; (800270c <MX_SPI2_Init+0x68>)
 80026f0:	220a      	movs	r2, #10
 80026f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80026f4:	4805      	ldr	r0, [pc, #20]	; (800270c <MX_SPI2_Init+0x68>)
 80026f6:	f005 fd2d 	bl	8008154 <HAL_SPI_Init>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d002      	beq.n	8002706 <MX_SPI2_Init+0x62>
  {
    Error_Handler(6);
 8002700:	2006      	movs	r0, #6
 8002702:	f000 ff35 	bl	8003570 <Error_Handler>
  }

}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	20003bd4 	.word	0x20003bd4
 8002710:	40003800 	.word	0x40003800

08002714 <HAL_SPI_MspInit>:
//======================================================================================
void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b08c      	sub	sp, #48	; 0x30
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800271c:	f107 031c 	add.w	r3, r7, #28
 8002720:	2200      	movs	r2, #0
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	605a      	str	r2, [r3, #4]
 8002726:	609a      	str	r2, [r3, #8]
 8002728:	60da      	str	r2, [r3, #12]
 800272a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a42      	ldr	r2, [pc, #264]	; (800283c <HAL_SPI_MspInit+0x128>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d128      	bne.n	8002788 <HAL_SPI_MspInit+0x74>
  {
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002736:	4b42      	ldr	r3, [pc, #264]	; (8002840 <HAL_SPI_MspInit+0x12c>)
 8002738:	6a1b      	ldr	r3, [r3, #32]
 800273a:	4a41      	ldr	r2, [pc, #260]	; (8002840 <HAL_SPI_MspInit+0x12c>)
 800273c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002740:	6213      	str	r3, [r2, #32]
 8002742:	4b3f      	ldr	r3, [pc, #252]	; (8002840 <HAL_SPI_MspInit+0x12c>)
 8002744:	6a1b      	ldr	r3, [r3, #32]
 8002746:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800274a:	61bb      	str	r3, [r7, #24]
 800274c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800274e:	4b3c      	ldr	r3, [pc, #240]	; (8002840 <HAL_SPI_MspInit+0x12c>)
 8002750:	69db      	ldr	r3, [r3, #28]
 8002752:	4a3b      	ldr	r2, [pc, #236]	; (8002840 <HAL_SPI_MspInit+0x12c>)
 8002754:	f043 0301 	orr.w	r3, r3, #1
 8002758:	61d3      	str	r3, [r2, #28]
 800275a:	4b39      	ldr	r3, [pc, #228]	; (8002840 <HAL_SPI_MspInit+0x12c>)
 800275c:	69db      	ldr	r3, [r3, #28]
 800275e:	f003 0301 	and.w	r3, r3, #1
 8002762:	617b      	str	r3, [r7, #20]
 8002764:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SD_SCK_Pin|SPI1_SD_MISO_Pin|SPI1_SD_MOSI_Pin;
 8002766:	23e0      	movs	r3, #224	; 0xe0
 8002768:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276a:	2302      	movs	r3, #2
 800276c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276e:	2300      	movs	r3, #0
 8002770:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002772:	2303      	movs	r3, #3
 8002774:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002776:	2305      	movs	r3, #5
 8002778:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800277a:	f107 031c 	add.w	r3, r7, #28
 800277e:	4619      	mov	r1, r3
 8002780:	4830      	ldr	r0, [pc, #192]	; (8002844 <HAL_SPI_MspInit+0x130>)
 8002782:	f003 f8a3 	bl	80058cc <HAL_GPIO_Init>
      Error_Handler(6);
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
  }
}
 8002786:	e055      	b.n	8002834 <HAL_SPI_MspInit+0x120>
  else if(spiHandle->Instance==SPI2)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a2e      	ldr	r2, [pc, #184]	; (8002848 <HAL_SPI_MspInit+0x134>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d150      	bne.n	8002834 <HAL_SPI_MspInit+0x120>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002792:	4b2b      	ldr	r3, [pc, #172]	; (8002840 <HAL_SPI_MspInit+0x12c>)
 8002794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002796:	4a2a      	ldr	r2, [pc, #168]	; (8002840 <HAL_SPI_MspInit+0x12c>)
 8002798:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800279c:	6253      	str	r3, [r2, #36]	; 0x24
 800279e:	4b28      	ldr	r3, [pc, #160]	; (8002840 <HAL_SPI_MspInit+0x12c>)
 80027a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027a6:	613b      	str	r3, [r7, #16]
 80027a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027aa:	4b25      	ldr	r3, [pc, #148]	; (8002840 <HAL_SPI_MspInit+0x12c>)
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	4a24      	ldr	r2, [pc, #144]	; (8002840 <HAL_SPI_MspInit+0x12c>)
 80027b0:	f043 0302 	orr.w	r3, r3, #2
 80027b4:	61d3      	str	r3, [r2, #28]
 80027b6:	4b22      	ldr	r3, [pc, #136]	; (8002840 <HAL_SPI_MspInit+0x12c>)
 80027b8:	69db      	ldr	r3, [r3, #28]
 80027ba:	f003 0302 	and.w	r3, r3, #2
 80027be:	60fb      	str	r3, [r7, #12]
 80027c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_MISO_Pin|SPI2_MOSI_Pin;
 80027c2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80027c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c8:	2302      	movs	r3, #2
 80027ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027cc:	2300      	movs	r3, #0
 80027ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d0:	2303      	movs	r3, #3
 80027d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80027d4:	2305      	movs	r3, #5
 80027d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027d8:	f107 031c 	add.w	r3, r7, #28
 80027dc:	4619      	mov	r1, r3
 80027de:	481b      	ldr	r0, [pc, #108]	; (800284c <HAL_SPI_MspInit+0x138>)
 80027e0:	f003 f874 	bl	80058cc <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Channel5;
 80027e4:	4b1a      	ldr	r3, [pc, #104]	; (8002850 <HAL_SPI_MspInit+0x13c>)
 80027e6:	4a1b      	ldr	r2, [pc, #108]	; (8002854 <HAL_SPI_MspInit+0x140>)
 80027e8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027ea:	4b19      	ldr	r3, [pc, #100]	; (8002850 <HAL_SPI_MspInit+0x13c>)
 80027ec:	2210      	movs	r2, #16
 80027ee:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027f0:	4b17      	ldr	r3, [pc, #92]	; (8002850 <HAL_SPI_MspInit+0x13c>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80027f6:	4b16      	ldr	r3, [pc, #88]	; (8002850 <HAL_SPI_MspInit+0x13c>)
 80027f8:	2280      	movs	r2, #128	; 0x80
 80027fa:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027fc:	4b14      	ldr	r3, [pc, #80]	; (8002850 <HAL_SPI_MspInit+0x13c>)
 80027fe:	2200      	movs	r2, #0
 8002800:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002802:	4b13      	ldr	r3, [pc, #76]	; (8002850 <HAL_SPI_MspInit+0x13c>)
 8002804:	2200      	movs	r2, #0
 8002806:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002808:	4b11      	ldr	r3, [pc, #68]	; (8002850 <HAL_SPI_MspInit+0x13c>)
 800280a:	2200      	movs	r2, #0
 800280c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800280e:	4b10      	ldr	r3, [pc, #64]	; (8002850 <HAL_SPI_MspInit+0x13c>)
 8002810:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002814:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002816:	480e      	ldr	r0, [pc, #56]	; (8002850 <HAL_SPI_MspInit+0x13c>)
 8002818:	f002 fef4 	bl	8005604 <HAL_DMA_Init>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d002      	beq.n	8002828 <HAL_SPI_MspInit+0x114>
      Error_Handler(6);
 8002822:	2006      	movs	r0, #6
 8002824:	f000 fea4 	bl	8003570 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4a09      	ldr	r2, [pc, #36]	; (8002850 <HAL_SPI_MspInit+0x13c>)
 800282c:	649a      	str	r2, [r3, #72]	; 0x48
 800282e:	4a08      	ldr	r2, [pc, #32]	; (8002850 <HAL_SPI_MspInit+0x13c>)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6253      	str	r3, [r2, #36]	; 0x24
}
 8002834:	bf00      	nop
 8002836:	3730      	adds	r7, #48	; 0x30
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	40013000 	.word	0x40013000
 8002840:	40023800 	.word	0x40023800
 8002844:	40020000 	.word	0x40020000
 8002848:	40003800 	.word	0x40003800
 800284c:	40020400 	.word	0x40020400
 8002850:	20003c84 	.word	0x20003c84
 8002854:	40026058 	.word	0x40026058

08002858 <MX_TIM3_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

//======================================================================================
void MX_TIM3_Init(void)																	//    
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b08c      	sub	sp, #48	; 0x30
 800285c:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800285e:	f107 030c 	add.w	r3, r7, #12
 8002862:	2224      	movs	r2, #36	; 0x24
 8002864:	2100      	movs	r1, #0
 8002866:	4618      	mov	r0, r3
 8002868:	f00f fbdb 	bl	8012022 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800286c:	1d3b      	adds	r3, r7, #4
 800286e:	2200      	movs	r2, #0
 8002870:	601a      	str	r2, [r3, #0]
 8002872:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8002874:	4b21      	ldr	r3, [pc, #132]	; (80028fc <MX_TIM3_Init+0xa4>)
 8002876:	4a22      	ldr	r2, [pc, #136]	; (8002900 <MX_TIM3_Init+0xa8>)
 8002878:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800287a:	4b20      	ldr	r3, [pc, #128]	; (80028fc <MX_TIM3_Init+0xa4>)
 800287c:	2200      	movs	r2, #0
 800287e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002880:	4b1e      	ldr	r3, [pc, #120]	; (80028fc <MX_TIM3_Init+0xa4>)
 8002882:	2200      	movs	r2, #0
 8002884:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8002886:	4b1d      	ldr	r3, [pc, #116]	; (80028fc <MX_TIM3_Init+0xa4>)
 8002888:	2264      	movs	r2, #100	; 0x64
 800288a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800288c:	4b1b      	ldr	r3, [pc, #108]	; (80028fc <MX_TIM3_Init+0xa4>)
 800288e:	2200      	movs	r2, #0
 8002890:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002892:	4b1a      	ldr	r3, [pc, #104]	; (80028fc <MX_TIM3_Init+0xa4>)
 8002894:	2200      	movs	r2, #0
 8002896:	615a      	str	r2, [r3, #20]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002898:	2301      	movs	r3, #1
 800289a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800289c:	2300      	movs	r3, #0
 800289e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80028a0:	2301      	movs	r3, #1
 80028a2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80028a4:	2300      	movs	r3, #0
 80028a6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80028a8:	2300      	movs	r3, #0
 80028aa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80028ac:	2300      	movs	r3, #0
 80028ae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80028b0:	2301      	movs	r3, #1
 80028b2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80028b4:	2300      	movs	r3, #0
 80028b6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80028b8:	2300      	movs	r3, #0
 80028ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80028bc:	f107 030c 	add.w	r3, r7, #12
 80028c0:	4619      	mov	r1, r3
 80028c2:	480e      	ldr	r0, [pc, #56]	; (80028fc <MX_TIM3_Init+0xa4>)
 80028c4:	f006 f9c8 	bl	8008c58 <HAL_TIM_Encoder_Init>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d002      	beq.n	80028d4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler(4);
 80028ce:	2004      	movs	r0, #4
 80028d0:	f000 fe4e 	bl	8003570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028d4:	2300      	movs	r3, #0
 80028d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028d8:	2300      	movs	r3, #0
 80028da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028dc:	1d3b      	adds	r3, r7, #4
 80028de:	4619      	mov	r1, r3
 80028e0:	4806      	ldr	r0, [pc, #24]	; (80028fc <MX_TIM3_Init+0xa4>)
 80028e2:	f007 f88b 	bl	80099fc <HAL_TIMEx_MasterConfigSynchronization>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d002      	beq.n	80028f2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler(4);
 80028ec:	2004      	movs	r0, #4
 80028ee:	f000 fe3f 	bl	8003570 <Error_Handler>
  }

}
 80028f2:	bf00      	nop
 80028f4:	3730      	adds	r7, #48	; 0x30
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	20003d48 	.word	0x20003d48
 8002900:	40000400 	.word	0x40000400

08002904 <MX_TIM4_Init>:
//======================================================================================
void MX_TIM4_Init(void)																	//          ( )
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b08a      	sub	sp, #40	; 0x28
 8002908:	af00      	add	r7, sp, #0
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800290a:	f107 0318 	add.w	r3, r7, #24
 800290e:	2200      	movs	r2, #0
 8002910:	601a      	str	r2, [r3, #0]
 8002912:	605a      	str	r2, [r3, #4]
 8002914:	609a      	str	r2, [r3, #8]
 8002916:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002918:	f107 0310 	add.w	r3, r7, #16
 800291c:	2200      	movs	r2, #0
 800291e:	601a      	str	r2, [r3, #0]
 8002920:	605a      	str	r2, [r3, #4]
	  TIM_IC_InitTypeDef sConfigIC = {0};
 8002922:	463b      	mov	r3, r7
 8002924:	2200      	movs	r2, #0
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	605a      	str	r2, [r3, #4]
 800292a:	609a      	str	r2, [r3, #8]
 800292c:	60da      	str	r2, [r3, #12]

	  htim4.Instance = TIM4;
 800292e:	4b2f      	ldr	r3, [pc, #188]	; (80029ec <MX_TIM4_Init+0xe8>)
 8002930:	4a2f      	ldr	r2, [pc, #188]	; (80029f0 <MX_TIM4_Init+0xec>)
 8002932:	601a      	str	r2, [r3, #0]
	  htim4.Init.Prescaler = 32000 - 1;													//    100
 8002934:	4b2d      	ldr	r3, [pc, #180]	; (80029ec <MX_TIM4_Init+0xe8>)
 8002936:	f647 42ff 	movw	r2, #31999	; 0x7cff
 800293a:	605a      	str	r2, [r3, #4]
	  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800293c:	4b2b      	ldr	r3, [pc, #172]	; (80029ec <MX_TIM4_Init+0xe8>)
 800293e:	2200      	movs	r2, #0
 8002940:	609a      	str	r2, [r3, #8]
	  htim4.Init.Period = 3000; 														//   3  ( 20      )
 8002942:	4b2a      	ldr	r3, [pc, #168]	; (80029ec <MX_TIM4_Init+0xe8>)
 8002944:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002948:	60da      	str	r2, [r3, #12]
	  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800294a:	4b28      	ldr	r3, [pc, #160]	; (80029ec <MX_TIM4_Init+0xe8>)
 800294c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002950:	611a      	str	r2, [r3, #16]
	  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002952:	4b26      	ldr	r3, [pc, #152]	; (80029ec <MX_TIM4_Init+0xe8>)
 8002954:	2200      	movs	r2, #0
 8002956:	615a      	str	r2, [r3, #20]
	  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002958:	4824      	ldr	r0, [pc, #144]	; (80029ec <MX_TIM4_Init+0xe8>)
 800295a:	f005 fe8b 	bl	8008674 <HAL_TIM_Base_Init>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d002      	beq.n	800296a <MX_TIM4_Init+0x66>
	  {
	    Error_Handler(4);
 8002964:	2004      	movs	r0, #4
 8002966:	f000 fe03 	bl	8003570 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800296a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800296e:	61bb      	str	r3, [r7, #24]
	  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002970:	f107 0318 	add.w	r3, r7, #24
 8002974:	4619      	mov	r1, r3
 8002976:	481d      	ldr	r0, [pc, #116]	; (80029ec <MX_TIM4_Init+0xe8>)
 8002978:	f006 fc3a 	bl	80091f0 <HAL_TIM_ConfigClockSource>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d002      	beq.n	8002988 <MX_TIM4_Init+0x84>
	  {
	    Error_Handler(4);
 8002982:	2004      	movs	r0, #4
 8002984:	f000 fdf4 	bl	8003570 <Error_Handler>
	  }
	  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002988:	4818      	ldr	r0, [pc, #96]	; (80029ec <MX_TIM4_Init+0xe8>)
 800298a:	f006 f853 	bl	8008a34 <HAL_TIM_IC_Init>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d002      	beq.n	800299a <MX_TIM4_Init+0x96>
	  {
	    Error_Handler(4);
 8002994:	2004      	movs	r0, #4
 8002996:	f000 fdeb 	bl	8003570 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800299a:	2300      	movs	r3, #0
 800299c:	613b      	str	r3, [r7, #16]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800299e:	2300      	movs	r3, #0
 80029a0:	617b      	str	r3, [r7, #20]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029a2:	f107 0310 	add.w	r3, r7, #16
 80029a6:	4619      	mov	r1, r3
 80029a8:	4810      	ldr	r0, [pc, #64]	; (80029ec <MX_TIM4_Init+0xe8>)
 80029aa:	f007 f827 	bl	80099fc <HAL_TIMEx_MasterConfigSynchronization>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d002      	beq.n	80029ba <MX_TIM4_Init+0xb6>
	  {
	    Error_Handler(4);
 80029b4:	2004      	movs	r0, #4
 80029b6:	f000 fddb 	bl	8003570 <Error_Handler>
	  }
	  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80029ba:	2300      	movs	r3, #0
 80029bc:	603b      	str	r3, [r7, #0]
	  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80029be:	2301      	movs	r3, #1
 80029c0:	607b      	str	r3, [r7, #4]
	  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80029c2:	2300      	movs	r3, #0
 80029c4:	60bb      	str	r3, [r7, #8]
	  sConfigIC.ICFilter = 0;
 80029c6:	2300      	movs	r3, #0
 80029c8:	60fb      	str	r3, [r7, #12]
	  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80029ca:	463b      	mov	r3, r7
 80029cc:	2200      	movs	r2, #0
 80029ce:	4619      	mov	r1, r3
 80029d0:	4806      	ldr	r0, [pc, #24]	; (80029ec <MX_TIM4_Init+0xe8>)
 80029d2:	f006 fabb 	bl	8008f4c <HAL_TIM_IC_ConfigChannel>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d002      	beq.n	80029e2 <MX_TIM4_Init+0xde>
	  {
	    Error_Handler(4);
 80029dc:	2004      	movs	r0, #4
 80029de:	f000 fdc7 	bl	8003570 <Error_Handler>
//  {
//    Error_Handler(4);
//  }
//  HAL_TIM_MspPostInit(&htim4);

}
 80029e2:	bf00      	nop
 80029e4:	3728      	adds	r7, #40	; 0x28
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	20003cc8 	.word	0x20003cc8
 80029f0:	40000800 	.word	0x40000800

080029f4 <MX_TIM6_Init>:
//======================================================================================
void MX_TIM6_Init(void)																	//      (      RtOS)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
//  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
//  {
//    Error_Handler(4);
//  }
//
}
 80029f8:	bf00      	nop
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bc80      	pop	{r7}
 80029fe:	4770      	bx	lr

08002a00 <MX_TIM9_Init>:
//======================================================================================
void MX_TIM9_Init(void)																	//    (  FreeRTOS)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a06:	f107 0308 	add.w	r3, r7, #8
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	605a      	str	r2, [r3, #4]
 8002a10:	609a      	str	r2, [r3, #8]
 8002a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a14:	463b      	mov	r3, r7
 8002a16:	2200      	movs	r2, #0
 8002a18:	601a      	str	r2, [r3, #0]
 8002a1a:	605a      	str	r2, [r3, #4]

  htim9.Instance = TIM9;
 8002a1c:	4b1e      	ldr	r3, [pc, #120]	; (8002a98 <MX_TIM9_Init+0x98>)
 8002a1e:	4a1f      	ldr	r2, [pc, #124]	; (8002a9c <MX_TIM9_Init+0x9c>)
 8002a20:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 32;
 8002a22:	4b1d      	ldr	r3, [pc, #116]	; (8002a98 <MX_TIM9_Init+0x98>)
 8002a24:	2220      	movs	r2, #32
 8002a26:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a28:	4b1b      	ldr	r3, [pc, #108]	; (8002a98 <MX_TIM9_Init+0x98>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8002a2e:	4b1a      	ldr	r3, [pc, #104]	; (8002a98 <MX_TIM9_Init+0x98>)
 8002a30:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a34:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a36:	4b18      	ldr	r3, [pc, #96]	; (8002a98 <MX_TIM9_Init+0x98>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a3c:	4b16      	ldr	r3, [pc, #88]	; (8002a98 <MX_TIM9_Init+0x98>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002a42:	4815      	ldr	r0, [pc, #84]	; (8002a98 <MX_TIM9_Init+0x98>)
 8002a44:	f005 fe16 	bl	8008674 <HAL_TIM_Base_Init>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d002      	beq.n	8002a54 <MX_TIM9_Init+0x54>
  {
    Error_Handler(4);
 8002a4e:	2004      	movs	r0, #4
 8002a50:	f000 fd8e 	bl	8003570 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a58:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002a5a:	f107 0308 	add.w	r3, r7, #8
 8002a5e:	4619      	mov	r1, r3
 8002a60:	480d      	ldr	r0, [pc, #52]	; (8002a98 <MX_TIM9_Init+0x98>)
 8002a62:	f006 fbc5 	bl	80091f0 <HAL_TIM_ConfigClockSource>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d002      	beq.n	8002a72 <MX_TIM9_Init+0x72>
  {
    Error_Handler(4);
 8002a6c:	2004      	movs	r0, #4
 8002a6e:	f000 fd7f 	bl	8003570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a72:	2300      	movs	r3, #0
 8002a74:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a76:	2300      	movs	r3, #0
 8002a78:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 8002a7a:	463b      	mov	r3, r7
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4806      	ldr	r0, [pc, #24]	; (8002a98 <MX_TIM9_Init+0x98>)
 8002a80:	f006 ffbc 	bl	80099fc <HAL_TIMEx_MasterConfigSynchronization>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d002      	beq.n	8002a90 <MX_TIM9_Init+0x90>
  {
    Error_Handler(4);
 8002a8a:	2004      	movs	r0, #4
 8002a8c:	f000 fd70 	bl	8003570 <Error_Handler>
  }

}
 8002a90:	bf00      	nop
 8002a92:	3718      	adds	r7, #24
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	20003e08 	.word	0x20003e08
 8002a9c:	40010800 	.word	0x40010800

08002aa0 <MX_TIM10_Init>:
//======================================================================================
void MX_TIM10_Init(void)																	//    ( DelayUS() )
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002aa6:	f107 0308 	add.w	r3, r7, #8
 8002aaa:	2200      	movs	r2, #0
 8002aac:	601a      	str	r2, [r3, #0]
 8002aae:	605a      	str	r2, [r3, #4]
 8002ab0:	609a      	str	r2, [r3, #8]
 8002ab2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ab4:	463b      	mov	r3, r7
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	601a      	str	r2, [r3, #0]
 8002aba:	605a      	str	r2, [r3, #4]

  htim10.Instance = TIM10;
 8002abc:	4b1e      	ldr	r3, [pc, #120]	; (8002b38 <MX_TIM10_Init+0x98>)
 8002abe:	4a1f      	ldr	r2, [pc, #124]	; (8002b3c <MX_TIM10_Init+0x9c>)
 8002ac0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 32;
 8002ac2:	4b1d      	ldr	r3, [pc, #116]	; (8002b38 <MX_TIM10_Init+0x98>)
 8002ac4:	2220      	movs	r2, #32
 8002ac6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ac8:	4b1b      	ldr	r3, [pc, #108]	; (8002b38 <MX_TIM10_Init+0x98>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8002ace:	4b1a      	ldr	r3, [pc, #104]	; (8002b38 <MX_TIM10_Init+0x98>)
 8002ad0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ad4:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ad6:	4b18      	ldr	r3, [pc, #96]	; (8002b38 <MX_TIM10_Init+0x98>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002adc:	4b16      	ldr	r3, [pc, #88]	; (8002b38 <MX_TIM10_Init+0x98>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002ae2:	4815      	ldr	r0, [pc, #84]	; (8002b38 <MX_TIM10_Init+0x98>)
 8002ae4:	f005 fdc6 	bl	8008674 <HAL_TIM_Base_Init>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d002      	beq.n	8002af4 <MX_TIM10_Init+0x54>
  {
    Error_Handler(4);
 8002aee:	2004      	movs	r0, #4
 8002af0:	f000 fd3e 	bl	8003570 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002af4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002af8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 8002afa:	f107 0308 	add.w	r3, r7, #8
 8002afe:	4619      	mov	r1, r3
 8002b00:	480d      	ldr	r0, [pc, #52]	; (8002b38 <MX_TIM10_Init+0x98>)
 8002b02:	f006 fb75 	bl	80091f0 <HAL_TIM_ConfigClockSource>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d002      	beq.n	8002b12 <MX_TIM10_Init+0x72>
  {
    Error_Handler(4);
 8002b0c:	2004      	movs	r0, #4
 8002b0e:	f000 fd2f 	bl	8003570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b12:	2300      	movs	r3, #0
 8002b14:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b16:	2300      	movs	r3, #0
 8002b18:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim10, &sMasterConfig) != HAL_OK)
 8002b1a:	463b      	mov	r3, r7
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4806      	ldr	r0, [pc, #24]	; (8002b38 <MX_TIM10_Init+0x98>)
 8002b20:	f006 ff6c 	bl	80099fc <HAL_TIMEx_MasterConfigSynchronization>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d002      	beq.n	8002b30 <MX_TIM10_Init+0x90>
  {
    Error_Handler(4);
 8002b2a:	2004      	movs	r0, #4
 8002b2c:	f000 fd20 	bl	8003570 <Error_Handler>
  }

}
 8002b30:	bf00      	nop
 8002b32:	3718      	adds	r7, #24
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	20003d08 	.word	0x20003d08
 8002b3c:	40010c00 	.word	0x40010c00

08002b40 <MX_TIM11_Init>:
//======================================================================================

void MX_TIM11_Init(void)																//        
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b088      	sub	sp, #32
 8002b44:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b46:	f107 0310 	add.w	r3, r7, #16
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	601a      	str	r2, [r3, #0]
 8002b4e:	605a      	str	r2, [r3, #4]
 8002b50:	609a      	str	r2, [r3, #8]
 8002b52:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b54:	463b      	mov	r3, r7
 8002b56:	2200      	movs	r2, #0
 8002b58:	601a      	str	r2, [r3, #0]
 8002b5a:	605a      	str	r2, [r3, #4]
 8002b5c:	609a      	str	r2, [r3, #8]
 8002b5e:	60da      	str	r2, [r3, #12]

  htim11.Instance = TIM11;
 8002b60:	4b27      	ldr	r3, [pc, #156]	; (8002c00 <MX_TIM11_Init+0xc0>)
 8002b62:	4a28      	ldr	r2, [pc, #160]	; (8002c04 <MX_TIM11_Init+0xc4>)
 8002b64:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 32000;  														//     32000000/32000 = 1000    (1  1 )
 8002b66:	4b26      	ldr	r3, [pc, #152]	; (8002c00 <MX_TIM11_Init+0xc0>)
 8002b68:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8002b6c:	605a      	str	r2, [r3, #4]
  htim11.Init.Period = 100;																// 100    = 100 = 10  .  TIM11->CCR1   0..100 -   
 8002b6e:	4b24      	ldr	r3, [pc, #144]	; (8002c00 <MX_TIM11_Init+0xc0>)
 8002b70:	2264      	movs	r2, #100	; 0x64
 8002b72:	60da      	str	r2, [r3, #12]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b74:	4b22      	ldr	r3, [pc, #136]	; (8002c00 <MX_TIM11_Init+0xc0>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	609a      	str	r2, [r3, #8]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b7a:	4b21      	ldr	r3, [pc, #132]	; (8002c00 <MX_TIM11_Init+0xc0>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b80:	4b1f      	ldr	r3, [pc, #124]	; (8002c00 <MX_TIM11_Init+0xc0>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002b86:	481e      	ldr	r0, [pc, #120]	; (8002c00 <MX_TIM11_Init+0xc0>)
 8002b88:	f005 fd74 	bl	8008674 <HAL_TIM_Base_Init>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d002      	beq.n	8002b98 <MX_TIM11_Init+0x58>
  {
    Error_Handler(4);
 8002b92:	2004      	movs	r0, #4
 8002b94:	f000 fcec 	bl	8003570 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b9c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim11, &sClockSourceConfig) != HAL_OK)
 8002b9e:	f107 0310 	add.w	r3, r7, #16
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	4816      	ldr	r0, [pc, #88]	; (8002c00 <MX_TIM11_Init+0xc0>)
 8002ba6:	f006 fb23 	bl	80091f0 <HAL_TIM_ConfigClockSource>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d002      	beq.n	8002bb6 <MX_TIM11_Init+0x76>
  {
    Error_Handler(4);
 8002bb0:	2004      	movs	r0, #4
 8002bb2:	f000 fcdd 	bl	8003570 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8002bb6:	4812      	ldr	r0, [pc, #72]	; (8002c00 <MX_TIM11_Init+0xc0>)
 8002bb8:	f005 fe5e 	bl	8008878 <HAL_TIM_PWM_Init>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d002      	beq.n	8002bc8 <MX_TIM11_Init+0x88>
  {
    Error_Handler(4);
 8002bc2:	2004      	movs	r0, #4
 8002bc4:	f000 fcd4 	bl	8003570 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bc8:	2360      	movs	r3, #96	; 0x60
 8002bca:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002bd8:	463b      	mov	r3, r7
 8002bda:	2200      	movs	r2, #0
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4808      	ldr	r0, [pc, #32]	; (8002c00 <MX_TIM11_Init+0xc0>)
 8002be0:	f006 fa48 	bl	8009074 <HAL_TIM_PWM_ConfigChannel>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d002      	beq.n	8002bf0 <MX_TIM11_Init+0xb0>
  {
    Error_Handler(4);
 8002bea:	2004      	movs	r0, #4
 8002bec:	f000 fcc0 	bl	8003570 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim11);
 8002bf0:	4803      	ldr	r0, [pc, #12]	; (8002c00 <MX_TIM11_Init+0xc0>)
 8002bf2:	f000 f8d1 	bl	8002d98 <HAL_TIM_MspPostInit>

}
 8002bf6:	bf00      	nop
 8002bf8:	3720      	adds	r7, #32
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	20003d88 	.word	0x20003d88
 8002c04:	40011000 	.word	0x40011000

08002c08 <HAL_TIM_Encoder_MspInit>:
//======================================================================================
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]

//  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(tim_encoderHandle->Instance==TIM3)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a0d      	ldr	r2, [pc, #52]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x44>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d113      	bne.n	8002c42 <HAL_TIM_Encoder_MspInit+0x3a>
  {
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c1a:	4b0d      	ldr	r3, [pc, #52]	; (8002c50 <HAL_TIM_Encoder_MspInit+0x48>)
 8002c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1e:	4a0c      	ldr	r2, [pc, #48]	; (8002c50 <HAL_TIM_Encoder_MspInit+0x48>)
 8002c20:	f043 0302 	orr.w	r3, r3, #2
 8002c24:	6253      	str	r3, [r2, #36]	; 0x24
 8002c26:	4b0a      	ldr	r3, [pc, #40]	; (8002c50 <HAL_TIM_Encoder_MspInit+0x48>)
 8002c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	60fb      	str	r3, [r7, #12]
 8002c30:	68fb      	ldr	r3, [r7, #12]
//    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
//    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002c32:	2200      	movs	r2, #0
 8002c34:	2100      	movs	r1, #0
 8002c36:	201d      	movs	r0, #29
 8002c38:	f002 fbcf 	bl	80053da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002c3c:	201d      	movs	r0, #29
 8002c3e:	f002 fbe8 	bl	8005412 <HAL_NVIC_EnableIRQ>
  }
}
 8002c42:	bf00      	nop
 8002c44:	3710      	adds	r7, #16
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	40000400 	.word	0x40000400
 8002c50:	40023800 	.word	0x40023800

08002c54 <HAL_TIM_Base_MspInit>:
//======================================================================================
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b08e      	sub	sp, #56	; 0x38
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	605a      	str	r2, [r3, #4]
 8002c66:	609a      	str	r2, [r3, #8]
 8002c68:	60da      	str	r2, [r3, #12]
 8002c6a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM4)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a42      	ldr	r2, [pc, #264]	; (8002d7c <HAL_TIM_Base_MspInit+0x128>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d12f      	bne.n	8002cd6 <HAL_TIM_Base_MspInit+0x82>
  {
	/* TIM4 clock enable */
	__HAL_RCC_TIM4_CLK_ENABLE();
 8002c76:	4b42      	ldr	r3, [pc, #264]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7a:	4a41      	ldr	r2, [pc, #260]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002c7c:	f043 0304 	orr.w	r3, r3, #4
 8002c80:	6253      	str	r3, [r2, #36]	; 0x24
 8002c82:	4b3f      	ldr	r3, [pc, #252]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c86:	f003 0304 	and.w	r3, r3, #4
 8002c8a:	623b      	str	r3, [r7, #32]
 8002c8c:	6a3b      	ldr	r3, [r7, #32]

	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002c8e:	4b3c      	ldr	r3, [pc, #240]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002c90:	69db      	ldr	r3, [r3, #28]
 8002c92:	4a3b      	ldr	r2, [pc, #236]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002c94:	f043 0302 	orr.w	r3, r3, #2
 8002c98:	61d3      	str	r3, [r2, #28]
 8002c9a:	4b39      	ldr	r3, [pc, #228]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	61fb      	str	r3, [r7, #28]
 8002ca4:	69fb      	ldr	r3, [r7, #28]
	/**TIM4 GPIO Configuration
	PB6     ------> TIM4_CH1
	*/
	GPIO_InitStruct.Pin = SNS_HALL_IN_Pin;
 8002ca6:	2340      	movs	r3, #64	; 0x40
 8002ca8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002caa:	2302      	movs	r3, #2
 8002cac:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(SNS_HALL_IN_GPIO_Port, &GPIO_InitStruct);
 8002cba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	4830      	ldr	r0, [pc, #192]	; (8002d84 <HAL_TIM_Base_MspInit+0x130>)
 8002cc2:	f002 fe03 	bl	80058cc <HAL_GPIO_Init>

	/* TIM4 interrupt Init */
	HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	2100      	movs	r1, #0
 8002cca:	201e      	movs	r0, #30
 8002ccc:	f002 fb85 	bl	80053da <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002cd0:	201e      	movs	r0, #30
 8002cd2:	f002 fb9e 	bl	8005412 <HAL_NVIC_EnableIRQ>
  }
  if(tim_baseHandle->Instance==TIM6)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a2b      	ldr	r2, [pc, #172]	; (8002d88 <HAL_TIM_Base_MspInit+0x134>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d114      	bne.n	8002d0a <HAL_TIM_Base_MspInit+0xb6>
  {
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002ce0:	4b27      	ldr	r3, [pc, #156]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce4:	4a26      	ldr	r2, [pc, #152]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002ce6:	f043 0310 	orr.w	r3, r3, #16
 8002cea:	6253      	str	r3, [r2, #36]	; 0x24
 8002cec:	4b24      	ldr	r3, [pc, #144]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf0:	f003 0310 	and.w	r3, r3, #16
 8002cf4:	61bb      	str	r3, [r7, #24]
 8002cf6:	69bb      	ldr	r3, [r7, #24]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	2100      	movs	r1, #0
 8002cfc:	202b      	movs	r0, #43	; 0x2b
 8002cfe:	f002 fb6c 	bl	80053da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002d02:	202b      	movs	r0, #43	; 0x2b
 8002d04:	f002 fb85 	bl	8005412 <HAL_NVIC_EnableIRQ>
  else if(tim_baseHandle->Instance==TIM11)
  {
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
  }
}
 8002d08:	e034      	b.n	8002d74 <HAL_TIM_Base_MspInit+0x120>
  else if(tim_baseHandle->Instance==TIM9)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a1f      	ldr	r2, [pc, #124]	; (8002d8c <HAL_TIM_Base_MspInit+0x138>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d10c      	bne.n	8002d2e <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002d14:	4b1a      	ldr	r3, [pc, #104]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002d16:	6a1b      	ldr	r3, [r3, #32]
 8002d18:	4a19      	ldr	r2, [pc, #100]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002d1a:	f043 0304 	orr.w	r3, r3, #4
 8002d1e:	6213      	str	r3, [r2, #32]
 8002d20:	4b17      	ldr	r3, [pc, #92]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002d22:	6a1b      	ldr	r3, [r3, #32]
 8002d24:	f003 0304 	and.w	r3, r3, #4
 8002d28:	617b      	str	r3, [r7, #20]
 8002d2a:	697b      	ldr	r3, [r7, #20]
}
 8002d2c:	e022      	b.n	8002d74 <HAL_TIM_Base_MspInit+0x120>
  else if(tim_baseHandle->Instance==TIM10)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a17      	ldr	r2, [pc, #92]	; (8002d90 <HAL_TIM_Base_MspInit+0x13c>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d10c      	bne.n	8002d52 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002d38:	4b11      	ldr	r3, [pc, #68]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	4a10      	ldr	r2, [pc, #64]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002d3e:	f043 0308 	orr.w	r3, r3, #8
 8002d42:	6213      	str	r3, [r2, #32]
 8002d44:	4b0e      	ldr	r3, [pc, #56]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	f003 0308 	and.w	r3, r3, #8
 8002d4c:	613b      	str	r3, [r7, #16]
 8002d4e:	693b      	ldr	r3, [r7, #16]
}
 8002d50:	e010      	b.n	8002d74 <HAL_TIM_Base_MspInit+0x120>
  else if(tim_baseHandle->Instance==TIM11)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a0f      	ldr	r2, [pc, #60]	; (8002d94 <HAL_TIM_Base_MspInit+0x140>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d10b      	bne.n	8002d74 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002d5c:	4b08      	ldr	r3, [pc, #32]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	4a07      	ldr	r2, [pc, #28]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002d62:	f043 0310 	orr.w	r3, r3, #16
 8002d66:	6213      	str	r3, [r2, #32]
 8002d68:	4b05      	ldr	r3, [pc, #20]	; (8002d80 <HAL_TIM_Base_MspInit+0x12c>)
 8002d6a:	6a1b      	ldr	r3, [r3, #32]
 8002d6c:	f003 0310 	and.w	r3, r3, #16
 8002d70:	60fb      	str	r3, [r7, #12]
 8002d72:	68fb      	ldr	r3, [r7, #12]
}
 8002d74:	bf00      	nop
 8002d76:	3738      	adds	r7, #56	; 0x38
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	40000800 	.word	0x40000800
 8002d80:	40023800 	.word	0x40023800
 8002d84:	40020400 	.word	0x40020400
 8002d88:	40001000 	.word	0x40001000
 8002d8c:	40010800 	.word	0x40010800
 8002d90:	40010c00 	.word	0x40010c00
 8002d94:	40011000 	.word	0x40011000

08002d98 <HAL_TIM_MspPostInit>:
//======================================================================================
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b08a      	sub	sp, #40	; 0x28
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da0:	f107 0314 	add.w	r3, r7, #20
 8002da4:	2200      	movs	r2, #0
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	605a      	str	r2, [r3, #4]
 8002daa:	609a      	str	r2, [r3, #8]
 8002dac:	60da      	str	r2, [r3, #12]
 8002dae:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a22      	ldr	r2, [pc, #136]	; (8002e40 <HAL_TIM_MspPostInit+0xa8>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d11c      	bne.n	8002df4 <HAL_TIM_MspPostInit+0x5c>
  {
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dba:	4b22      	ldr	r3, [pc, #136]	; (8002e44 <HAL_TIM_MspPostInit+0xac>)
 8002dbc:	69db      	ldr	r3, [r3, #28]
 8002dbe:	4a21      	ldr	r2, [pc, #132]	; (8002e44 <HAL_TIM_MspPostInit+0xac>)
 8002dc0:	f043 0302 	orr.w	r3, r3, #2
 8002dc4:	61d3      	str	r3, [r2, #28]
 8002dc6:	4b1f      	ldr	r3, [pc, #124]	; (8002e44 <HAL_TIM_MspPostInit+0xac>)
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	613b      	str	r3, [r7, #16]
 8002dd0:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = SNS_HALL_IN_Pin;
 8002dd2:	2340      	movs	r3, #64	; 0x40
 8002dd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dde:	2300      	movs	r3, #0
 8002de0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002de2:	2302      	movs	r3, #2
 8002de4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SNS_HALL_IN_GPIO_Port, &GPIO_InitStruct);
 8002de6:	f107 0314 	add.w	r3, r7, #20
 8002dea:	4619      	mov	r1, r3
 8002dec:	4816      	ldr	r0, [pc, #88]	; (8002e48 <HAL_TIM_MspPostInit+0xb0>)
 8002dee:	f002 fd6d 	bl	80058cc <HAL_GPIO_Init>
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
    HAL_GPIO_Init(PWM_COOLING_GPIO_Port, &GPIO_InitStruct);
  }

}
 8002df2:	e020      	b.n	8002e36 <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM11)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a14      	ldr	r2, [pc, #80]	; (8002e4c <HAL_TIM_MspPostInit+0xb4>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d11b      	bne.n	8002e36 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002dfe:	4b11      	ldr	r3, [pc, #68]	; (8002e44 <HAL_TIM_MspPostInit+0xac>)
 8002e00:	69db      	ldr	r3, [r3, #28]
 8002e02:	4a10      	ldr	r2, [pc, #64]	; (8002e44 <HAL_TIM_MspPostInit+0xac>)
 8002e04:	f043 0310 	orr.w	r3, r3, #16
 8002e08:	61d3      	str	r3, [r2, #28]
 8002e0a:	4b0e      	ldr	r3, [pc, #56]	; (8002e44 <HAL_TIM_MspPostInit+0xac>)
 8002e0c:	69db      	ldr	r3, [r3, #28]
 8002e0e:	f003 0310 	and.w	r3, r3, #16
 8002e12:	60fb      	str	r3, [r7, #12]
 8002e14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_COOLING_Pin;
 8002e16:	2302      	movs	r3, #2
 8002e18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e1a:	2302      	movs	r3, #2
 8002e1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e22:	2300      	movs	r3, #0
 8002e24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8002e26:	2303      	movs	r3, #3
 8002e28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_COOLING_GPIO_Port, &GPIO_InitStruct);
 8002e2a:	f107 0314 	add.w	r3, r7, #20
 8002e2e:	4619      	mov	r1, r3
 8002e30:	4807      	ldr	r0, [pc, #28]	; (8002e50 <HAL_TIM_MspPostInit+0xb8>)
 8002e32:	f002 fd4b 	bl	80058cc <HAL_GPIO_Init>
}
 8002e36:	bf00      	nop
 8002e38:	3728      	adds	r7, #40	; 0x28
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	40000800 	.word	0x40000800
 8002e44:	40023800 	.word	0x40023800
 8002e48:	40020400 	.word	0x40020400
 8002e4c:	40011000 	.word	0x40011000
 8002e50:	40021000 	.word	0x40021000

08002e54 <Delay_us>:
    __HAL_RCC_TIM11_CLK_DISABLE();
  }
}
//======================================================================================
void Delay_us(uint16_t us)																//   0 .. 65535 
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	80fb      	strh	r3, [r7, #6]
	//  TIM10     1 
    __HAL_TIM_SET_COUNTER(&htim10, 0);													//  
 8002e5e:	4b08      	ldr	r3, [pc, #32]	; (8002e80 <Delay_us+0x2c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2200      	movs	r2, #0
 8002e64:	625a      	str	r2, [r3, #36]	; 0x24
    while(__HAL_TIM_GET_COUNTER(&htim10) <= us)								//     
 8002e66:	bf00      	nop
 8002e68:	4b05      	ldr	r3, [pc, #20]	; (8002e80 <Delay_us+0x2c>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e6e:	88fb      	ldrh	r3, [r7, #6]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d9f9      	bls.n	8002e68 <Delay_us+0x14>
    {
    }
}
 8002e74:	bf00      	nop
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bc80      	pop	{r7}
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	20003d08 	.word	0x20003d08

08002e84 <__io_putchar>:
/**
  * @brief	       printf   C      COM-  USART2
  * 		Retargets the C library printf function to the USART.
  */
PUTCHAR_PROTOTYPE
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* USART implementation of fputc  */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 100);		//       		[115200bps 8N1]
 8002e8c:	1d39      	adds	r1, r7, #4
 8002e8e:	2364      	movs	r3, #100	; 0x64
 8002e90:	2201      	movs	r2, #1
 8002e92:	4804      	ldr	r0, [pc, #16]	; (8002ea4 <__io_putchar+0x20>)
 8002e94:	f006 fe5d 	bl	8009b52 <HAL_UART_Transmit>
  //HAL_UART_Transmit(&huart4, (uint8_t *)&ch, 1, 100);		//   									[115200bps 8N1]
//    huart2.Instance->DR = (uint8_t *)ch;
  return ch;
 8002e98:	687b      	ldr	r3, [r7, #4]
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	20003f48 	.word	0x20003f48

08002ea8 <MX_USART1_UART_Init>:
//=======================================================================================

//======================================================================================
void MX_USART1_UART_Init(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002eac:	4b11      	ldr	r3, [pc, #68]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002eae:	4a12      	ldr	r2, [pc, #72]	; (8002ef8 <MX_USART1_UART_Init+0x50>)
 8002eb0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002eb2:	4b10      	ldr	r3, [pc, #64]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002eb4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002eb8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002eba:	4b0e      	ldr	r3, [pc, #56]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ec0:	4b0c      	ldr	r3, [pc, #48]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ec6:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ecc:	4b09      	ldr	r3, [pc, #36]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002ece:	220c      	movs	r2, #12
 8002ed0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ed2:	4b08      	ldr	r3, [pc, #32]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ed8:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ede:	4805      	ldr	r0, [pc, #20]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002ee0:	f006 fdea 	bl	8009ab8 <HAL_UART_Init>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d002      	beq.n	8002ef0 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler(5);
 8002eea:	2005      	movs	r0, #5
 8002eec:	f000 fb40 	bl	8003570 <Error_Handler>
  }

}
 8002ef0:	bf00      	nop
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	20003ec8 	.word	0x20003ec8
 8002ef8:	40013800 	.word	0x40013800

08002efc <MX_USART2_UART_Init>:
//======================================================================================
void MX_USART2_UART_Init(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002f00:	4b11      	ldr	r3, [pc, #68]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f02:	4a12      	ldr	r2, [pc, #72]	; (8002f4c <MX_USART2_UART_Init+0x50>)
 8002f04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f06:	4b10      	ldr	r3, [pc, #64]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f0e:	4b0e      	ldr	r3, [pc, #56]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f14:	4b0c      	ldr	r3, [pc, #48]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f1a:	4b0b      	ldr	r3, [pc, #44]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f20:	4b09      	ldr	r3, [pc, #36]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f22:	220c      	movs	r2, #12
 8002f24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f26:	4b08      	ldr	r3, [pc, #32]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f2c:	4b06      	ldr	r3, [pc, #24]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f32:	4805      	ldr	r0, [pc, #20]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f34:	f006 fdc0 	bl	8009ab8 <HAL_UART_Init>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d002      	beq.n	8002f44 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler(5);
 8002f3e:	2005      	movs	r0, #5
 8002f40:	f000 fb16 	bl	8003570 <Error_Handler>
  }

}
 8002f44:	bf00      	nop
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	20003f48 	.word	0x20003f48
 8002f4c:	40004400 	.word	0x40004400

08002f50 <MX_USART3_UART_Init>:
//======================================================================================
void MX_USART3_UART_Init(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8002f54:	4b11      	ldr	r3, [pc, #68]	; (8002f9c <MX_USART3_UART_Init+0x4c>)
 8002f56:	4a12      	ldr	r2, [pc, #72]	; (8002fa0 <MX_USART3_UART_Init+0x50>)
 8002f58:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002f5a:	4b10      	ldr	r3, [pc, #64]	; (8002f9c <MX_USART3_UART_Init+0x4c>)
 8002f5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f60:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002f62:	4b0e      	ldr	r3, [pc, #56]	; (8002f9c <MX_USART3_UART_Init+0x4c>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f68:	4b0c      	ldr	r3, [pc, #48]	; (8002f9c <MX_USART3_UART_Init+0x4c>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002f6e:	4b0b      	ldr	r3, [pc, #44]	; (8002f9c <MX_USART3_UART_Init+0x4c>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002f74:	4b09      	ldr	r3, [pc, #36]	; (8002f9c <MX_USART3_UART_Init+0x4c>)
 8002f76:	220c      	movs	r2, #12
 8002f78:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f7a:	4b08      	ldr	r3, [pc, #32]	; (8002f9c <MX_USART3_UART_Init+0x4c>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f80:	4b06      	ldr	r3, [pc, #24]	; (8002f9c <MX_USART3_UART_Init+0x4c>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f86:	4805      	ldr	r0, [pc, #20]	; (8002f9c <MX_USART3_UART_Init+0x4c>)
 8002f88:	f006 fd96 	bl	8009ab8 <HAL_UART_Init>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d002      	beq.n	8002f98 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler(5);
 8002f92:	2005      	movs	r0, #5
 8002f94:	f000 faec 	bl	8003570 <Error_Handler>
  }

}
 8002f98:	bf00      	nop
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	20003e48 	.word	0x20003e48
 8002fa0:	40004800 	.word	0x40004800

08002fa4 <MX_UART4_Init>:
//======================================================================================
void MX_UART4_Init(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8002fa8:	4b11      	ldr	r3, [pc, #68]	; (8002ff0 <MX_UART4_Init+0x4c>)
 8002faa:	4a12      	ldr	r2, [pc, #72]	; (8002ff4 <MX_UART4_Init+0x50>)
 8002fac:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002fae:	4b10      	ldr	r3, [pc, #64]	; (8002ff0 <MX_UART4_Init+0x4c>)
 8002fb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002fb4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002fb6:	4b0e      	ldr	r3, [pc, #56]	; (8002ff0 <MX_UART4_Init+0x4c>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002fbc:	4b0c      	ldr	r3, [pc, #48]	; (8002ff0 <MX_UART4_Init+0x4c>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002fc2:	4b0b      	ldr	r3, [pc, #44]	; (8002ff0 <MX_UART4_Init+0x4c>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002fc8:	4b09      	ldr	r3, [pc, #36]	; (8002ff0 <MX_UART4_Init+0x4c>)
 8002fca:	220c      	movs	r2, #12
 8002fcc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fce:	4b08      	ldr	r3, [pc, #32]	; (8002ff0 <MX_UART4_Init+0x4c>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fd4:	4b06      	ldr	r3, [pc, #24]	; (8002ff0 <MX_UART4_Init+0x4c>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002fda:	4805      	ldr	r0, [pc, #20]	; (8002ff0 <MX_UART4_Init+0x4c>)
 8002fdc:	f006 fd6c 	bl	8009ab8 <HAL_UART_Init>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d002      	beq.n	8002fec <MX_UART4_Init+0x48>
  {
    Error_Handler(5);
 8002fe6:	2005      	movs	r0, #5
 8002fe8:	f000 fac2 	bl	8003570 <Error_Handler>
  }

}
 8002fec:	bf00      	nop
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	20003f08 	.word	0x20003f08
 8002ff4:	40004c00 	.word	0x40004c00

08002ff8 <MX_UART5_Init>:
//======================================================================================
void MX_UART5_Init(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0

  huart5.Instance = UART5;
 8002ffc:	4b11      	ldr	r3, [pc, #68]	; (8003044 <MX_UART5_Init+0x4c>)
 8002ffe:	4a12      	ldr	r2, [pc, #72]	; (8003048 <MX_UART5_Init+0x50>)
 8003000:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8003002:	4b10      	ldr	r3, [pc, #64]	; (8003044 <MX_UART5_Init+0x4c>)
 8003004:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003008:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800300a:	4b0e      	ldr	r3, [pc, #56]	; (8003044 <MX_UART5_Init+0x4c>)
 800300c:	2200      	movs	r2, #0
 800300e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003010:	4b0c      	ldr	r3, [pc, #48]	; (8003044 <MX_UART5_Init+0x4c>)
 8003012:	2200      	movs	r2, #0
 8003014:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8003016:	4b0b      	ldr	r3, [pc, #44]	; (8003044 <MX_UART5_Init+0x4c>)
 8003018:	2200      	movs	r2, #0
 800301a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800301c:	4b09      	ldr	r3, [pc, #36]	; (8003044 <MX_UART5_Init+0x4c>)
 800301e:	220c      	movs	r2, #12
 8003020:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003022:	4b08      	ldr	r3, [pc, #32]	; (8003044 <MX_UART5_Init+0x4c>)
 8003024:	2200      	movs	r2, #0
 8003026:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003028:	4b06      	ldr	r3, [pc, #24]	; (8003044 <MX_UART5_Init+0x4c>)
 800302a:	2200      	movs	r2, #0
 800302c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800302e:	4805      	ldr	r0, [pc, #20]	; (8003044 <MX_UART5_Init+0x4c>)
 8003030:	f006 fd42 	bl	8009ab8 <HAL_UART_Init>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d002      	beq.n	8003040 <MX_UART5_Init+0x48>
  {
    Error_Handler(5);
 800303a:	2005      	movs	r0, #5
 800303c:	f000 fa98 	bl	8003570 <Error_Handler>
  }

}
 8003040:	bf00      	nop
 8003042:	bd80      	pop	{r7, pc}
 8003044:	20003e88 	.word	0x20003e88
 8003048:	40005000 	.word	0x40005000

0800304c <HAL_UART_MspInit>:
//======================================================================================
void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b092      	sub	sp, #72	; 0x48
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003054:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003058:	2200      	movs	r2, #0
 800305a:	601a      	str	r2, [r3, #0]
 800305c:	605a      	str	r2, [r3, #4]
 800305e:	609a      	str	r2, [r3, #8]
 8003060:	60da      	str	r2, [r3, #12]
 8003062:	611a      	str	r2, [r3, #16]

  if(uartHandle->Instance==USART1)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a97      	ldr	r2, [pc, #604]	; (80032c8 <HAL_UART_MspInit+0x27c>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d131      	bne.n	80030d2 <HAL_UART_MspInit+0x86>
  {
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800306e:	4b97      	ldr	r3, [pc, #604]	; (80032cc <HAL_UART_MspInit+0x280>)
 8003070:	6a1b      	ldr	r3, [r3, #32]
 8003072:	4a96      	ldr	r2, [pc, #600]	; (80032cc <HAL_UART_MspInit+0x280>)
 8003074:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003078:	6213      	str	r3, [r2, #32]
 800307a:	4b94      	ldr	r3, [pc, #592]	; (80032cc <HAL_UART_MspInit+0x280>)
 800307c:	6a1b      	ldr	r3, [r3, #32]
 800307e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003082:	633b      	str	r3, [r7, #48]	; 0x30
 8003084:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003086:	4b91      	ldr	r3, [pc, #580]	; (80032cc <HAL_UART_MspInit+0x280>)
 8003088:	69db      	ldr	r3, [r3, #28]
 800308a:	4a90      	ldr	r2, [pc, #576]	; (80032cc <HAL_UART_MspInit+0x280>)
 800308c:	f043 0301 	orr.w	r3, r3, #1
 8003090:	61d3      	str	r3, [r2, #28]
 8003092:	4b8e      	ldr	r3, [pc, #568]	; (80032cc <HAL_UART_MspInit+0x280>)
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	f003 0301 	and.w	r3, r3, #1
 800309a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800309c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_Pin|USART1_RX_Pin;
 800309e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80030a2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a4:	2302      	movs	r3, #2
 80030a6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a8:	2300      	movs	r3, #0
 80030aa:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ac:	2303      	movs	r3, #3
 80030ae:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030b0:	2307      	movs	r3, #7
 80030b2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030b4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80030b8:	4619      	mov	r1, r3
 80030ba:	4885      	ldr	r0, [pc, #532]	; (80032d0 <HAL_UART_MspInit+0x284>)
 80030bc:	f002 fc06 	bl	80058cc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80030c0:	2200      	movs	r2, #0
 80030c2:	2100      	movs	r1, #0
 80030c4:	2025      	movs	r0, #37	; 0x25
 80030c6:	f002 f988 	bl	80053da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80030ca:	2025      	movs	r0, #37	; 0x25
 80030cc:	f002 f9a1 	bl	8005412 <HAL_NVIC_EnableIRQ>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  }
}
 80030d0:	e0f5      	b.n	80032be <HAL_UART_MspInit+0x272>
  else if(uartHandle->Instance==USART2)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a7f      	ldr	r2, [pc, #508]	; (80032d4 <HAL_UART_MspInit+0x288>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d130      	bne.n	800313e <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80030dc:	4b7b      	ldr	r3, [pc, #492]	; (80032cc <HAL_UART_MspInit+0x280>)
 80030de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e0:	4a7a      	ldr	r2, [pc, #488]	; (80032cc <HAL_UART_MspInit+0x280>)
 80030e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030e6:	6253      	str	r3, [r2, #36]	; 0x24
 80030e8:	4b78      	ldr	r3, [pc, #480]	; (80032cc <HAL_UART_MspInit+0x280>)
 80030ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80030f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030f4:	4b75      	ldr	r3, [pc, #468]	; (80032cc <HAL_UART_MspInit+0x280>)
 80030f6:	69db      	ldr	r3, [r3, #28]
 80030f8:	4a74      	ldr	r2, [pc, #464]	; (80032cc <HAL_UART_MspInit+0x280>)
 80030fa:	f043 0301 	orr.w	r3, r3, #1
 80030fe:	61d3      	str	r3, [r2, #28]
 8003100:	4b72      	ldr	r3, [pc, #456]	; (80032cc <HAL_UART_MspInit+0x280>)
 8003102:	69db      	ldr	r3, [r3, #28]
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	627b      	str	r3, [r7, #36]	; 0x24
 800310a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800310c:	230c      	movs	r3, #12
 800310e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003110:	2302      	movs	r3, #2
 8003112:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003114:	2300      	movs	r3, #0
 8003116:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003118:	2303      	movs	r3, #3
 800311a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800311c:	2307      	movs	r3, #7
 800311e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003120:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003124:	4619      	mov	r1, r3
 8003126:	486a      	ldr	r0, [pc, #424]	; (80032d0 <HAL_UART_MspInit+0x284>)
 8003128:	f002 fbd0 	bl	80058cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800312c:	2200      	movs	r2, #0
 800312e:	2100      	movs	r1, #0
 8003130:	2026      	movs	r0, #38	; 0x26
 8003132:	f002 f952 	bl	80053da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003136:	2026      	movs	r0, #38	; 0x26
 8003138:	f002 f96b 	bl	8005412 <HAL_NVIC_EnableIRQ>
}
 800313c:	e0bf      	b.n	80032be <HAL_UART_MspInit+0x272>
  else if(uartHandle->Instance==USART3)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a65      	ldr	r2, [pc, #404]	; (80032d8 <HAL_UART_MspInit+0x28c>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d131      	bne.n	80031ac <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003148:	4b60      	ldr	r3, [pc, #384]	; (80032cc <HAL_UART_MspInit+0x280>)
 800314a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314c:	4a5f      	ldr	r2, [pc, #380]	; (80032cc <HAL_UART_MspInit+0x280>)
 800314e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003152:	6253      	str	r3, [r2, #36]	; 0x24
 8003154:	4b5d      	ldr	r3, [pc, #372]	; (80032cc <HAL_UART_MspInit+0x280>)
 8003156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003158:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800315c:	623b      	str	r3, [r7, #32]
 800315e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003160:	4b5a      	ldr	r3, [pc, #360]	; (80032cc <HAL_UART_MspInit+0x280>)
 8003162:	69db      	ldr	r3, [r3, #28]
 8003164:	4a59      	ldr	r2, [pc, #356]	; (80032cc <HAL_UART_MspInit+0x280>)
 8003166:	f043 0302 	orr.w	r3, r3, #2
 800316a:	61d3      	str	r3, [r2, #28]
 800316c:	4b57      	ldr	r3, [pc, #348]	; (80032cc <HAL_UART_MspInit+0x280>)
 800316e:	69db      	ldr	r3, [r3, #28]
 8003170:	f003 0302 	and.w	r3, r3, #2
 8003174:	61fb      	str	r3, [r7, #28]
 8003176:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = USART3_TX_Pin|USART3_RX_Pin;
 8003178:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800317c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800317e:	2302      	movs	r3, #2
 8003180:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003182:	2300      	movs	r3, #0
 8003184:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003186:	2303      	movs	r3, #3
 8003188:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800318a:	2307      	movs	r3, #7
 800318c:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800318e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003192:	4619      	mov	r1, r3
 8003194:	4851      	ldr	r0, [pc, #324]	; (80032dc <HAL_UART_MspInit+0x290>)
 8003196:	f002 fb99 	bl	80058cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800319a:	2200      	movs	r2, #0
 800319c:	2100      	movs	r1, #0
 800319e:	2027      	movs	r0, #39	; 0x27
 80031a0:	f002 f91b 	bl	80053da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80031a4:	2027      	movs	r0, #39	; 0x27
 80031a6:	f002 f934 	bl	8005412 <HAL_NVIC_EnableIRQ>
}
 80031aa:	e088      	b.n	80032be <HAL_UART_MspInit+0x272>
  else if(uartHandle->Instance==UART4)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a4b      	ldr	r2, [pc, #300]	; (80032e0 <HAL_UART_MspInit+0x294>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d131      	bne.n	800321a <HAL_UART_MspInit+0x1ce>
    __HAL_RCC_UART4_CLK_ENABLE();
 80031b6:	4b45      	ldr	r3, [pc, #276]	; (80032cc <HAL_UART_MspInit+0x280>)
 80031b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ba:	4a44      	ldr	r2, [pc, #272]	; (80032cc <HAL_UART_MspInit+0x280>)
 80031bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80031c0:	6253      	str	r3, [r2, #36]	; 0x24
 80031c2:	4b42      	ldr	r3, [pc, #264]	; (80032cc <HAL_UART_MspInit+0x280>)
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031ca:	61bb      	str	r3, [r7, #24]
 80031cc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80031ce:	4b3f      	ldr	r3, [pc, #252]	; (80032cc <HAL_UART_MspInit+0x280>)
 80031d0:	69db      	ldr	r3, [r3, #28]
 80031d2:	4a3e      	ldr	r2, [pc, #248]	; (80032cc <HAL_UART_MspInit+0x280>)
 80031d4:	f043 0304 	orr.w	r3, r3, #4
 80031d8:	61d3      	str	r3, [r2, #28]
 80031da:	4b3c      	ldr	r3, [pc, #240]	; (80032cc <HAL_UART_MspInit+0x280>)
 80031dc:	69db      	ldr	r3, [r3, #28]
 80031de:	f003 0304 	and.w	r3, r3, #4
 80031e2:	617b      	str	r3, [r7, #20]
 80031e4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = UART4_TX_Pin|UART4_RX_Pin;
 80031e6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80031ea:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ec:	2302      	movs	r3, #2
 80031ee:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031f0:	2301      	movs	r3, #1
 80031f2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031f4:	2303      	movs	r3, #3
 80031f6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80031f8:	2308      	movs	r3, #8
 80031fa:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031fc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003200:	4619      	mov	r1, r3
 8003202:	4838      	ldr	r0, [pc, #224]	; (80032e4 <HAL_UART_MspInit+0x298>)
 8003204:	f002 fb62 	bl	80058cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003208:	2200      	movs	r2, #0
 800320a:	2100      	movs	r1, #0
 800320c:	2030      	movs	r0, #48	; 0x30
 800320e:	f002 f8e4 	bl	80053da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003212:	2030      	movs	r0, #48	; 0x30
 8003214:	f002 f8fd 	bl	8005412 <HAL_NVIC_EnableIRQ>
}
 8003218:	e051      	b.n	80032be <HAL_UART_MspInit+0x272>
  else if(uartHandle->Instance==UART5)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a32      	ldr	r2, [pc, #200]	; (80032e8 <HAL_UART_MspInit+0x29c>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d14c      	bne.n	80032be <HAL_UART_MspInit+0x272>
    __HAL_RCC_UART5_CLK_ENABLE();
 8003224:	4b29      	ldr	r3, [pc, #164]	; (80032cc <HAL_UART_MspInit+0x280>)
 8003226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003228:	4a28      	ldr	r2, [pc, #160]	; (80032cc <HAL_UART_MspInit+0x280>)
 800322a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800322e:	6253      	str	r3, [r2, #36]	; 0x24
 8003230:	4b26      	ldr	r3, [pc, #152]	; (80032cc <HAL_UART_MspInit+0x280>)
 8003232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003234:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003238:	613b      	str	r3, [r7, #16]
 800323a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800323c:	4b23      	ldr	r3, [pc, #140]	; (80032cc <HAL_UART_MspInit+0x280>)
 800323e:	69db      	ldr	r3, [r3, #28]
 8003240:	4a22      	ldr	r2, [pc, #136]	; (80032cc <HAL_UART_MspInit+0x280>)
 8003242:	f043 0304 	orr.w	r3, r3, #4
 8003246:	61d3      	str	r3, [r2, #28]
 8003248:	4b20      	ldr	r3, [pc, #128]	; (80032cc <HAL_UART_MspInit+0x280>)
 800324a:	69db      	ldr	r3, [r3, #28]
 800324c:	f003 0304 	and.w	r3, r3, #4
 8003250:	60fb      	str	r3, [r7, #12]
 8003252:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003254:	4b1d      	ldr	r3, [pc, #116]	; (80032cc <HAL_UART_MspInit+0x280>)
 8003256:	69db      	ldr	r3, [r3, #28]
 8003258:	4a1c      	ldr	r2, [pc, #112]	; (80032cc <HAL_UART_MspInit+0x280>)
 800325a:	f043 0308 	orr.w	r3, r3, #8
 800325e:	61d3      	str	r3, [r2, #28]
 8003260:	4b1a      	ldr	r3, [pc, #104]	; (80032cc <HAL_UART_MspInit+0x280>)
 8003262:	69db      	ldr	r3, [r3, #28]
 8003264:	f003 0308 	and.w	r3, r3, #8
 8003268:	60bb      	str	r3, [r7, #8]
 800326a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = UART5_TX_Pin;
 800326c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003270:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003272:	2302      	movs	r3, #2
 8003274:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003276:	2301      	movs	r3, #1
 8003278:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800327a:	2303      	movs	r3, #3
 800327c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800327e:	2308      	movs	r3, #8
 8003280:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(UART5_TX_GPIO_Port, &GPIO_InitStruct);
 8003282:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003286:	4619      	mov	r1, r3
 8003288:	4816      	ldr	r0, [pc, #88]	; (80032e4 <HAL_UART_MspInit+0x298>)
 800328a:	f002 fb1f 	bl	80058cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART5_RX_Pin;
 800328e:	2304      	movs	r3, #4
 8003290:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003292:	2302      	movs	r3, #2
 8003294:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003296:	2301      	movs	r3, #1
 8003298:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800329a:	2303      	movs	r3, #3
 800329c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800329e:	2308      	movs	r3, #8
 80032a0:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(UART5_RX_GPIO_Port, &GPIO_InitStruct);
 80032a2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80032a6:	4619      	mov	r1, r3
 80032a8:	4810      	ldr	r0, [pc, #64]	; (80032ec <HAL_UART_MspInit+0x2a0>)
 80032aa:	f002 fb0f 	bl	80058cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80032ae:	2200      	movs	r2, #0
 80032b0:	2100      	movs	r1, #0
 80032b2:	2031      	movs	r0, #49	; 0x31
 80032b4:	f002 f891 	bl	80053da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80032b8:	2031      	movs	r0, #49	; 0x31
 80032ba:	f002 f8aa 	bl	8005412 <HAL_NVIC_EnableIRQ>
}
 80032be:	bf00      	nop
 80032c0:	3748      	adds	r7, #72	; 0x48
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	40013800 	.word	0x40013800
 80032cc:	40023800 	.word	0x40023800
 80032d0:	40020000 	.word	0x40020000
 80032d4:	40004400 	.word	0x40004400
 80032d8:	40004800 	.word	0x40004800
 80032dc:	40020400 	.word	0x40020400
 80032e0:	40004c00 	.word	0x40004c00
 80032e4:	40020800 	.word	0x40020800
 80032e8:	40005000 	.word	0x40005000
 80032ec:	40020c00 	.word	0x40020c00

080032f0 <main>:

void SystemClock_Config(void);
void MX_FREERTOS_Init(void);
//======================================================================================
int main(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
	HAL_Init();																			//  HAL
 80032f4:	f001 f9dd 	bl	80046b2 <HAL_Init>
	SystemClock_Config();																//   
 80032f8:	f000 f87a 	bl	80033f0 <SystemClock_Config>

	MX_GPIO_Init();																		//   GPIO,     SPI, UART, I2C, keys, encoder, ADC, DAC
 80032fc:	f7fe ffc8 	bl	8002290 <MX_GPIO_Init>
	MX_DMA_Init();																		//  DMA
 8003300:	f7fe f9ba 	bl	8001678 <MX_DMA_Init>
	MX_SPI1_Init();																		//  SPI1    SD 
 8003304:	f7ff f996 	bl	8002634 <MX_SPI1_Init>
	MX_SPI2_Init();																		//  SPI2    LCD  ILI9488
 8003308:	f7ff f9cc 	bl	80026a4 <MX_SPI2_Init>
	MX_I2C1_Init();																		//  I2C    IMU
 800330c:	f7ff f87e 	bl	800240c <MX_I2C1_Init>

	MX_USART1_UART_Init();																//  USART1
 8003310:	f7ff fdca 	bl	8002ea8 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();																//  USART2  Virtual COM-Port
 8003314:	f7ff fdf2 	bl	8002efc <MX_USART2_UART_Init>
	MX_USART3_UART_Init();																//  USART3
 8003318:	f7ff fe1a 	bl	8002f50 <MX_USART3_UART_Init>
	MX_UART4_Init();																	//  UART4    
 800331c:	f7ff fe42 	bl	8002fa4 <MX_UART4_Init>
	MX_UART5_Init();																	//  UART5
 8003320:	f7ff fe6a 	bl	8002ff8 <MX_UART5_Init>

	MX_DAC_Init();																		//      
 8003324:	f7fe f91a 	bl	800155c <MX_DAC_Init>
	MX_ADC_Init();																		//     , ,  
 8003328:	f7fd fdb8 	bl	8000e9c <MX_ADC_Init>
	MX_TIM3_Init();																		//    
 800332c:	f7ff fa94 	bl	8002858 <MX_TIM3_Init>
	MX_TIM6_Init();																		//    
 8003330:	f7ff fb60 	bl	80029f4 <MX_TIM6_Init>
	MX_TIM4_Init();																		//      
 8003334:	f7ff fae6 	bl	8002904 <MX_TIM4_Init>
	MX_TIM9_Init();																		//    FreeRTOS
 8003338:	f7ff fb62 	bl	8002a00 <MX_TIM9_Init>
	MX_TIM10_Init();																	//     ( DelayUS()   )   1-Wire DS18B20
 800333c:	f7ff fbb0 	bl	8002aa0 <MX_TIM10_Init>
	MX_TIM11_Init();																	//          
 8003340:	f7ff fbfe 	bl	8002b40 <MX_TIM11_Init>

	DS18B20_Init();																		//  
 8003344:	f7fe f9b6 	bl	80016b4 <DS18B20_Init>

	MX_FATFS_Init();																	//       SD Card
 8003348:	f009 f8a0 	bl	800c48c <MX_FATFS_Init>

	Keys_Init();																		//  GPIO   
 800334c:	f7ff f8d2 	bl	80024f4 <Keys_Init>
	Encoder_Init();																		//  GPIO   
 8003350:	f7fe fd6c 	bl	8001e2c <Encoder_Init>

	FAN_Init();																			//  -    
 8003354:	f000 f9ca 	bl	80036ec <FAN_Init>


	BUZZER_Init(BUZZER_STSTE_ON);														//     (/)
 8003358:	2001      	movs	r0, #1
 800335a:	f7fe f813 	bl	8001384 <BUZZER_Init>

  //  //     SPI
  //  uint8_t data = 0;
  //  HAL_SPI_Transmit(&LCD_SPI, &data, 1, 10);

	HAL_Delay(100);
 800335e:	2064      	movs	r0, #100	; 0x64
 8003360:	f001 f9dc 	bl	800471c <HAL_Delay>
	LCD9488_Init();	   																	//   LCD ILI9488
 8003364:	f000 fc02 	bl	8003b6c <LCD9488_Init>
	HAL_Delay(100);
 8003368:	2064      	movs	r0, #100	; 0x64
 800336a:	f001 f9d7 	bl	800471c <HAL_Delay>

	LCD9488_GUI_SetOrientation(1);														//   
 800336e:	2001      	movs	r0, #1
 8003370:	f000 feb6 	bl	80040e0 <LCD9488_GUI_SetOrientation>
	HAL_Delay(100);
 8003374:	2064      	movs	r0, #100	; 0x64
 8003376:	f001 f9d1 	bl	800471c <HAL_Delay>


	BUZZER_Beep();
 800337a:	f7fe f8af 	bl	80014dc <BUZZER_Beep>


	//     UART2
	printf("\033[2J"); 																	//   .   //https://www.linux.org.ru/forum/development/628620
 800337e:	4811      	ldr	r0, [pc, #68]	; (80033c4 <main+0xd4>)
 8003380:	f00f fc86 	bl	8012c90 <iprintf>
	printf("\033[0;0H"); 																//     (, )  // https://www.opennet.ru/base/dev/console_ctl.txt.html
 8003384:	4810      	ldr	r0, [pc, #64]	; (80033c8 <main+0xd8>)
 8003386:	f00f fc83 	bl	8012c90 <iprintf>
	printf("Medogonka. Alex Shamilich\n");												//  
 800338a:	4810      	ldr	r0, [pc, #64]	; (80033cc <main+0xdc>)
 800338c:	f00f fcf4 	bl	8012d78 <puts>
	printf("Version: %s\n", FIRMWARE_VER);
 8003390:	490f      	ldr	r1, [pc, #60]	; (80033d0 <main+0xe0>)
 8003392:	4810      	ldr	r0, [pc, #64]	; (80033d4 <main+0xe4>)
 8003394:	f00f fc7c 	bl	8012c90 <iprintf>
	printf("  Date: %s\n", __DATE__);
 8003398:	490f      	ldr	r1, [pc, #60]	; (80033d8 <main+0xe8>)
 800339a:	4810      	ldr	r0, [pc, #64]	; (80033dc <main+0xec>)
 800339c:	f00f fc78 	bl	8012c90 <iprintf>
	printf("  Time: %s\n", __TIME__);
 80033a0:	490f      	ldr	r1, [pc, #60]	; (80033e0 <main+0xf0>)
 80033a2:	4810      	ldr	r0, [pc, #64]	; (80033e4 <main+0xf4>)
 80033a4:	f00f fc74 	bl	8012c90 <iprintf>
	printf("FreeRTOS. USART2->Virtual_COM, ADC, DAC\n");								//  
 80033a8:	480f      	ldr	r0, [pc, #60]	; (80033e8 <main+0xf8>)
 80033aa:	f00f fce5 	bl	8012d78 <puts>
	printf("TIM4, TIM9, TIM11 \n");														//  
 80033ae:	480f      	ldr	r0, [pc, #60]	; (80033ec <main+0xfc>)
 80033b0:	f00f fce2 	bl	8012d78 <puts>


//	main_test();																		//  LCD

	osKernelInitialize();  																//   FreeRTOS
 80033b4:	f00b fb4a 	bl	800ea4c <osKernelInitialize>
	MX_FREERTOS_Init();																	//   FreeRTOS
 80033b8:	f7fe fde0 	bl	8001f7c <MX_FREERTOS_Init>
	osKernelStart();																	//   FreeRTOS
 80033bc:	f00b fb78 	bl	800eab0 <osKernelStart>



	//         ,   .
	while (1)
 80033c0:	e7fe      	b.n	80033c0 <main+0xd0>
 80033c2:	bf00      	nop
 80033c4:	080165a4 	.word	0x080165a4
 80033c8:	080165ac 	.word	0x080165ac
 80033cc:	080165b4 	.word	0x080165b4
 80033d0:	080165d0 	.word	0x080165d0
 80033d4:	080165d8 	.word	0x080165d8
 80033d8:	080165e8 	.word	0x080165e8
 80033dc:	080165f4 	.word	0x080165f4
 80033e0:	08016600 	.word	0x08016600
 80033e4:	0801660c 	.word	0x0801660c
 80033e8:	08016618 	.word	0x08016618
 80033ec:	08016640 	.word	0x08016640

080033f0 <SystemClock_Config>:
	{
	}
}
//======================================================================================
void SystemClock_Config(void)															// System Clock Configuration
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b092      	sub	sp, #72	; 0x48
 80033f4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033f6:	f107 0314 	add.w	r3, r7, #20
 80033fa:	2234      	movs	r2, #52	; 0x34
 80033fc:	2100      	movs	r1, #0
 80033fe:	4618      	mov	r0, r3
 8003400:	f00e fe0f 	bl	8012022 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003404:	463b      	mov	r3, r7
 8003406:	2200      	movs	r2, #0
 8003408:	601a      	str	r2, [r3, #0]
 800340a:	605a      	str	r2, [r3, #4]
 800340c:	609a      	str	r2, [r3, #8]
 800340e:	60da      	str	r2, [r3, #12]
 8003410:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003412:	4b23      	ldr	r3, [pc, #140]	; (80034a0 <SystemClock_Config+0xb0>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800341a:	4a21      	ldr	r2, [pc, #132]	; (80034a0 <SystemClock_Config+0xb0>)
 800341c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003420:	6013      	str	r3, [r2, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8003422:	2303      	movs	r3, #3
 8003424:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003426:	2301      	movs	r3, #1
 8003428:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800342a:	2301      	movs	r3, #1
 800342c:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800342e:	2310      	movs	r3, #16
 8003430:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003432:	2302      	movs	r3, #2
 8003434:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003436:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800343a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800343c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003440:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8003442:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8003446:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003448:	f107 0314 	add.w	r3, r7, #20
 800344c:	4618      	mov	r0, r3
 800344e:	f004 f85b 	bl	8007508 <HAL_RCC_OscConfig>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d002      	beq.n	800345e <SystemClock_Config+0x6e>
	{
	Error_Handler(0);
 8003458:	2000      	movs	r0, #0
 800345a:	f000 f889 	bl	8003570 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800345e:	230f      	movs	r3, #15
 8003460:	603b      	str	r3, [r7, #0]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003462:	2303      	movs	r3, #3
 8003464:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003466:	2300      	movs	r3, #0
 8003468:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800346a:	2300      	movs	r3, #0
 800346c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800346e:	2300      	movs	r3, #0
 8003470:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003472:	463b      	mov	r3, r7
 8003474:	2101      	movs	r1, #1
 8003476:	4618      	mov	r0, r3
 8003478:	f004 fb76 	bl	8007b68 <HAL_RCC_ClockConfig>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d002      	beq.n	8003488 <SystemClock_Config+0x98>
	{
	Error_Handler(0);
 8003482:	2000      	movs	r0, #0
 8003484:	f000 f874 	bl	8003570 <Error_Handler>
	}
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_16);
 8003488:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800348c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8003490:	2000      	movs	r0, #0
 8003492:	f004 fc9d 	bl	8007dd0 <HAL_RCC_MCOConfig>
}
 8003496:	bf00      	nop
 8003498:	3748      	adds	r7, #72	; 0x48
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	40007000 	.word	0x40007000

080034a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM4)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a0c      	ldr	r2, [pc, #48]	; (80034e4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d102      	bne.n	80034bc <HAL_TIM_PeriodElapsedCallback+0x18>
  {
	MotorSpeed_Period 	= 0;															//       (htim4.Init.Period),     
 80034b6:	4b0c      	ldr	r3, [pc, #48]	; (80034e8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	801a      	strh	r2, [r3, #0]
  }

  if (htim->Instance == TIM7)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a0a      	ldr	r2, [pc, #40]	; (80034ec <HAL_TIM_PeriodElapsedCallback+0x48>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d101      	bne.n	80034ca <HAL_TIM_PeriodElapsedCallback+0x26>
  {
    HAL_IncTick();
 80034c6:	f001 f90d 	bl	80046e4 <HAL_IncTick>
  }
  if (htim->Instance == TIM6)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a08      	ldr	r2, [pc, #32]	; (80034f0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d103      	bne.n	80034dc <HAL_TIM_PeriodElapsedCallback+0x38>
  {
	BUZZER_INV;																			//    
 80034d4:	2120      	movs	r1, #32
 80034d6:	4807      	ldr	r0, [pc, #28]	; (80034f4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80034d8:	f002 fbb5 	bl	8005c46 <HAL_GPIO_TogglePin>
  }

}
 80034dc:	bf00      	nop
 80034de:	3708      	adds	r7, #8
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	40000800 	.word	0x40000800
 80034e8:	20003a08 	.word	0x20003a08
 80034ec:	40001400 	.word	0x40001400
 80034f0:	40001000 	.word	0x40001000
 80034f4:	40020400 	.word	0x40020400

080034f8 <HAL_TIM_IC_CaptureCallback>:
//======================================================================================
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4)															//        
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a08      	ldr	r2, [pc, #32]	; (8003528 <HAL_TIM_IC_CaptureCallback+0x30>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d109      	bne.n	800351e <HAL_TIM_IC_CaptureCallback+0x26>
	{
		MotorSpeed_Period = __HAL_TIM_GET_COUNTER(&htim4);
 800350a:	4b08      	ldr	r3, [pc, #32]	; (800352c <HAL_TIM_IC_CaptureCallback+0x34>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003510:	b29a      	uxth	r2, r3
 8003512:	4b07      	ldr	r3, [pc, #28]	; (8003530 <HAL_TIM_IC_CaptureCallback+0x38>)
 8003514:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim4, 0);
 8003516:	4b05      	ldr	r3, [pc, #20]	; (800352c <HAL_TIM_IC_CaptureCallback+0x34>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2200      	movs	r2, #0
 800351c:	625a      	str	r2, [r3, #36]	; 0x24
	}

}
 800351e:	bf00      	nop
 8003520:	370c      	adds	r7, #12
 8003522:	46bd      	mov	sp, r7
 8003524:	bc80      	pop	{r7}
 8003526:	4770      	bx	lr
 8003528:	40000800 	.word	0x40000800
 800352c:	20003cc8 	.word	0x20003cc8
 8003530:	20003a08 	.word	0x20003a08

08003534 <Delay_for_errror>:
//======================================================================================
void Delay_for_errror(uint32_t ms) 														//      .         
{
 8003534:	b480      	push	{r7}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
    volatile uint32_t 	nCount;
    nCount = SystemCoreClock / 10000 * ms;
 800353c:	4b0a      	ldr	r3, [pc, #40]	; (8003568 <Delay_for_errror+0x34>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a0a      	ldr	r2, [pc, #40]	; (800356c <Delay_for_errror+0x38>)
 8003542:	fba2 2303 	umull	r2, r3, r2, r3
 8003546:	0b5b      	lsrs	r3, r3, #13
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	fb02 f303 	mul.w	r3, r2, r3
 800354e:	60fb      	str	r3, [r7, #12]
    for (; nCount!=0; nCount--);
 8003550:	e002      	b.n	8003558 <Delay_for_errror+0x24>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	3b01      	subs	r3, #1
 8003556:	60fb      	str	r3, [r7, #12]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d1f9      	bne.n	8003552 <Delay_for_errror+0x1e>
}
 800355e:	bf00      	nop
 8003560:	3714      	adds	r7, #20
 8003562:	46bd      	mov	sp, r7
 8003564:	bc80      	pop	{r7}
 8003566:	4770      	bx	lr
 8003568:	20000000 	.word	0x20000000
 800356c:	d1b71759 	.word	0xd1b71759

08003570 <Error_Handler>:
//=======================================================================================
void Error_Handler(uint8_t err_num)														//  
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	4603      	mov	r3, r0
 8003578:	71fb      	strb	r3, [r7, #7]
  //gl_err_num = err_num;
  while(1)
  {
	LED_GREEN_SET;
 800357a:	2201      	movs	r2, #1
 800357c:	2110      	movs	r1, #16
 800357e:	4817      	ldr	r0, [pc, #92]	; (80035dc <Error_Handler+0x6c>)
 8003580:	f002 fb49 	bl	8005c16 <HAL_GPIO_WritePin>
	Delay_for_errror(500);
 8003584:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003588:	f7ff ffd4 	bl	8003534 <Delay_for_errror>
	LED_GREEN_RESET;
 800358c:	2200      	movs	r2, #0
 800358e:	2110      	movs	r1, #16
 8003590:	4812      	ldr	r0, [pc, #72]	; (80035dc <Error_Handler+0x6c>)
 8003592:	f002 fb40 	bl	8005c16 <HAL_GPIO_WritePin>
    Delay_for_errror(500);
 8003596:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800359a:	f7ff ffcb 	bl	8003534 <Delay_for_errror>
    for(uint8_t i=0; i < err_num; ++i)
 800359e:	2300      	movs	r3, #0
 80035a0:	73fb      	strb	r3, [r7, #15]
 80035a2:	e012      	b.n	80035ca <Error_Handler+0x5a>
    {
    	LED_GREEN_SET;
 80035a4:	2201      	movs	r2, #1
 80035a6:	2110      	movs	r1, #16
 80035a8:	480c      	ldr	r0, [pc, #48]	; (80035dc <Error_Handler+0x6c>)
 80035aa:	f002 fb34 	bl	8005c16 <HAL_GPIO_WritePin>
    	Delay_for_errror(130);
 80035ae:	2082      	movs	r0, #130	; 0x82
 80035b0:	f7ff ffc0 	bl	8003534 <Delay_for_errror>
    	LED_GREEN_RESET;
 80035b4:	2200      	movs	r2, #0
 80035b6:	2110      	movs	r1, #16
 80035b8:	4808      	ldr	r0, [pc, #32]	; (80035dc <Error_Handler+0x6c>)
 80035ba:	f002 fb2c 	bl	8005c16 <HAL_GPIO_WritePin>
        Delay_for_errror(130);
 80035be:	2082      	movs	r0, #130	; 0x82
 80035c0:	f7ff ffb8 	bl	8003534 <Delay_for_errror>
    for(uint8_t i=0; i < err_num; ++i)
 80035c4:	7bfb      	ldrb	r3, [r7, #15]
 80035c6:	3301      	adds	r3, #1
 80035c8:	73fb      	strb	r3, [r7, #15]
 80035ca:	7bfa      	ldrb	r2, [r7, #15]
 80035cc:	79fb      	ldrb	r3, [r7, #7]
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d3e8      	bcc.n	80035a4 <Error_Handler+0x34>
    }
    Delay_for_errror(1000);
 80035d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80035d6:	f7ff ffad 	bl	8003534 <Delay_for_errror>
	LED_GREEN_SET;
 80035da:	e7ce      	b.n	800357a <Error_Handler+0xa>
 80035dc:	40020800 	.word	0x40020800

080035e0 <Motor_Scan_DirectionState>:
	osDelay(100);
	MOTOR_BWD_SET;
}
//=======================================================================================
void  Motor_Scan_DirectionState(void)													//     
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
	GPIO_PinState FWD = HAL_GPIO_ReadPin(BTN_FWD_GPIO_Port,  BTN_FWD_Pin);
 80035e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80035ea:	4824      	ldr	r0, [pc, #144]	; (800367c <Motor_Scan_DirectionState+0x9c>)
 80035ec:	f002 fafc 	bl	8005be8 <HAL_GPIO_ReadPin>
 80035f0:	4603      	mov	r3, r0
 80035f2:	71fb      	strb	r3, [r7, #7]
	GPIO_PinState BWD = HAL_GPIO_ReadPin(BTN_BWD_GPIO_Port,  BTN_BWD_Pin);
 80035f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80035f8:	4820      	ldr	r0, [pc, #128]	; (800367c <Motor_Scan_DirectionState+0x9c>)
 80035fa:	f002 faf5 	bl	8005be8 <HAL_GPIO_ReadPin>
 80035fe:	4603      	mov	r3, r0
 8003600:	71bb      	strb	r3, [r7, #6]

	if ( (FWD == GPIO_PIN_SET) &
 8003602:	79fb      	ldrb	r3, [r7, #7]
 8003604:	2b01      	cmp	r3, #1
 8003606:	bf0c      	ite	eq
 8003608:	2301      	moveq	r3, #1
 800360a:	2300      	movne	r3, #0
 800360c:	b2da      	uxtb	r2, r3
 800360e:	79bb      	ldrb	r3, [r7, #6]
 8003610:	2b01      	cmp	r3, #1
 8003612:	bf0c      	ite	eq
 8003614:	2301      	moveq	r3, #1
 8003616:	2300      	movne	r3, #0
 8003618:	b2db      	uxtb	r3, r3
 800361a:	4013      	ands	r3, r2
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d002      	beq.n	8003628 <Motor_Scan_DirectionState+0x48>
		 (BWD == GPIO_PIN_SET) )
	{
		MotorDirection = MD_STOP;
 8003622:	4b17      	ldr	r3, [pc, #92]	; (8003680 <Motor_Scan_DirectionState+0xa0>)
 8003624:	2200      	movs	r2, #0
 8003626:	701a      	strb	r2, [r3, #0]
	}
	if ( (FWD == GPIO_PIN_SET) &
 8003628:	79fb      	ldrb	r3, [r7, #7]
 800362a:	2b01      	cmp	r3, #1
 800362c:	bf0c      	ite	eq
 800362e:	2301      	moveq	r3, #1
 8003630:	2300      	movne	r3, #0
 8003632:	b2da      	uxtb	r2, r3
 8003634:	79bb      	ldrb	r3, [r7, #6]
 8003636:	2b00      	cmp	r3, #0
 8003638:	bf0c      	ite	eq
 800363a:	2301      	moveq	r3, #1
 800363c:	2300      	movne	r3, #0
 800363e:	b2db      	uxtb	r3, r3
 8003640:	4013      	ands	r3, r2
 8003642:	b2db      	uxtb	r3, r3
 8003644:	2b00      	cmp	r3, #0
 8003646:	d002      	beq.n	800364e <Motor_Scan_DirectionState+0x6e>
		 (BWD == GPIO_PIN_RESET) )
	{
		MotorDirection = MD_FWD;
 8003648:	4b0d      	ldr	r3, [pc, #52]	; (8003680 <Motor_Scan_DirectionState+0xa0>)
 800364a:	2201      	movs	r2, #1
 800364c:	701a      	strb	r2, [r3, #0]
	}
	if ( (FWD == GPIO_PIN_RESET) &
 800364e:	79fb      	ldrb	r3, [r7, #7]
 8003650:	2b00      	cmp	r3, #0
 8003652:	bf0c      	ite	eq
 8003654:	2301      	moveq	r3, #1
 8003656:	2300      	movne	r3, #0
 8003658:	b2da      	uxtb	r2, r3
 800365a:	79bb      	ldrb	r3, [r7, #6]
 800365c:	2b01      	cmp	r3, #1
 800365e:	bf0c      	ite	eq
 8003660:	2301      	moveq	r3, #1
 8003662:	2300      	movne	r3, #0
 8003664:	b2db      	uxtb	r3, r3
 8003666:	4013      	ands	r3, r2
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d002      	beq.n	8003674 <Motor_Scan_DirectionState+0x94>
		 (BWD == GPIO_PIN_SET) )
	{
		MotorDirection = MD_REV;
 800366e:	4b04      	ldr	r3, [pc, #16]	; (8003680 <Motor_Scan_DirectionState+0xa0>)
 8003670:	2202      	movs	r2, #2
 8003672:	701a      	strb	r2, [r3, #0]
	}

}
 8003674:	bf00      	nop
 8003676:	3708      	adds	r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	40020c00 	.word	0x40020c00
 8003680:	20003a68 	.word	0x20003a68

08003684 <Motor_Set_DirectionState>:
//=======================================================================================
void  Motor_Set_DirectionState(TMotorDirection ADir)									//   
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	4603      	mov	r3, r0
 800368c:	71fb      	strb	r3, [r7, #7]
	switch (ADir)
 800368e:	79fb      	ldrb	r3, [r7, #7]
 8003690:	2b01      	cmp	r3, #1
 8003692:	d00f      	beq.n	80036b4 <Motor_Set_DirectionState+0x30>
 8003694:	2b02      	cmp	r3, #2
 8003696:	d018      	beq.n	80036ca <Motor_Set_DirectionState+0x46>
 8003698:	2b00      	cmp	r3, #0
 800369a:	d000      	beq.n	800369e <Motor_Set_DirectionState+0x1a>
			MOTOR_FWD_RESET;
			MOTOR_BWD_SET;
			break;
	}

}
 800369c:	e020      	b.n	80036e0 <Motor_Set_DirectionState+0x5c>
			MOTOR_FWD_RESET;
 800369e:	2200      	movs	r2, #0
 80036a0:	2140      	movs	r1, #64	; 0x40
 80036a2:	4811      	ldr	r0, [pc, #68]	; (80036e8 <Motor_Set_DirectionState+0x64>)
 80036a4:	f002 fab7 	bl	8005c16 <HAL_GPIO_WritePin>
			MOTOR_BWD_RESET;
 80036a8:	2200      	movs	r2, #0
 80036aa:	2180      	movs	r1, #128	; 0x80
 80036ac:	480e      	ldr	r0, [pc, #56]	; (80036e8 <Motor_Set_DirectionState+0x64>)
 80036ae:	f002 fab2 	bl	8005c16 <HAL_GPIO_WritePin>
			break;
 80036b2:	e015      	b.n	80036e0 <Motor_Set_DirectionState+0x5c>
			MOTOR_FWD_SET;
 80036b4:	2201      	movs	r2, #1
 80036b6:	2140      	movs	r1, #64	; 0x40
 80036b8:	480b      	ldr	r0, [pc, #44]	; (80036e8 <Motor_Set_DirectionState+0x64>)
 80036ba:	f002 faac 	bl	8005c16 <HAL_GPIO_WritePin>
			MOTOR_BWD_RESET;
 80036be:	2200      	movs	r2, #0
 80036c0:	2180      	movs	r1, #128	; 0x80
 80036c2:	4809      	ldr	r0, [pc, #36]	; (80036e8 <Motor_Set_DirectionState+0x64>)
 80036c4:	f002 faa7 	bl	8005c16 <HAL_GPIO_WritePin>
			break;
 80036c8:	e00a      	b.n	80036e0 <Motor_Set_DirectionState+0x5c>
			MOTOR_FWD_RESET;
 80036ca:	2200      	movs	r2, #0
 80036cc:	2140      	movs	r1, #64	; 0x40
 80036ce:	4806      	ldr	r0, [pc, #24]	; (80036e8 <Motor_Set_DirectionState+0x64>)
 80036d0:	f002 faa1 	bl	8005c16 <HAL_GPIO_WritePin>
			MOTOR_BWD_SET;
 80036d4:	2201      	movs	r2, #1
 80036d6:	2180      	movs	r1, #128	; 0x80
 80036d8:	4803      	ldr	r0, [pc, #12]	; (80036e8 <Motor_Set_DirectionState+0x64>)
 80036da:	f002 fa9c 	bl	8005c16 <HAL_GPIO_WritePin>
			break;
 80036de:	bf00      	nop
}
 80036e0:	bf00      	nop
 80036e2:	3708      	adds	r7, #8
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	40021000 	.word	0x40021000

080036ec <FAN_Init>:
//=======================================================================================
void  FAN_Init(void)																	//     
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	af00      	add	r7, sp, #0
	MX_TIM11_Init();																	//    
 80036f0:	f7ff fa26 	bl	8002b40 <MX_TIM11_Init>

	FAN_Set_Start();																	//    
 80036f4:	f000 f806 	bl	8003704 <FAN_Set_Start>
	FAN_Set_Speed(FAN_SPEED_DEFAULT);													//    -
 80036f8:	2064      	movs	r0, #100	; 0x64
 80036fa:	f000 f80d 	bl	8003718 <FAN_Set_Speed>
}
 80036fe:	bf00      	nop
 8003700:	bd80      	pop	{r7, pc}
	...

08003704 <FAN_Set_Start>:
//=======================================================================================
void  FAN_Set_Start(void)																//    
{
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8003708:	2100      	movs	r1, #0
 800370a:	4802      	ldr	r0, [pc, #8]	; (8003714 <FAN_Set_Start+0x10>)
 800370c:	f005 f8fc 	bl	8008908 <HAL_TIM_PWM_Start>
}
 8003710:	bf00      	nop
 8003712:	bd80      	pop	{r7, pc}
 8003714:	20003d88 	.word	0x20003d88

08003718 <FAN_Set_Speed>:
{
	HAL_TIM_PWM_Stop(&htim11, TIM_CHANNEL_1);
}
//=======================================================================================
void  FAN_Set_Speed(uint8_t APercent)													//     
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	4603      	mov	r3, r0
 8003720:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, APercent);							// ..      (htim11.Init.Period = 100;),
 8003722:	4b04      	ldr	r3, [pc, #16]	; (8003734 <FAN_Set_Speed+0x1c>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	79fa      	ldrb	r2, [r7, #7]
 8003728:	635a      	str	r2, [r3, #52]	; 0x34
																						//     0  100.
																						//     (htim11.Init.Prescaler = 32000;)   
}
 800372a:	bf00      	nop
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	bc80      	pop	{r7}
 8003732:	4770      	bx	lr
 8003734:	20003d88 	.word	0x20003d88

08003738 <HAL_MspInit>:
  ******************************************************************************
  */
#include "main.h"

void HAL_MspInit(void)																	// Initializes the Global MSP.
{
 8003738:	b480      	push	{r7}
 800373a:	b085      	sub	sp, #20
 800373c:	af00      	add	r7, sp, #0

  __HAL_RCC_COMP_CLK_ENABLE();
 800373e:	4b14      	ldr	r3, [pc, #80]	; (8003790 <HAL_MspInit+0x58>)
 8003740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003742:	4a13      	ldr	r2, [pc, #76]	; (8003790 <HAL_MspInit+0x58>)
 8003744:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003748:	6253      	str	r3, [r2, #36]	; 0x24
 800374a:	4b11      	ldr	r3, [pc, #68]	; (8003790 <HAL_MspInit+0x58>)
 800374c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003752:	60fb      	str	r3, [r7, #12]
 8003754:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003756:	4b0e      	ldr	r3, [pc, #56]	; (8003790 <HAL_MspInit+0x58>)
 8003758:	6a1b      	ldr	r3, [r3, #32]
 800375a:	4a0d      	ldr	r2, [pc, #52]	; (8003790 <HAL_MspInit+0x58>)
 800375c:	f043 0301 	orr.w	r3, r3, #1
 8003760:	6213      	str	r3, [r2, #32]
 8003762:	4b0b      	ldr	r3, [pc, #44]	; (8003790 <HAL_MspInit+0x58>)
 8003764:	6a1b      	ldr	r3, [r3, #32]
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	60bb      	str	r3, [r7, #8]
 800376c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800376e:	4b08      	ldr	r3, [pc, #32]	; (8003790 <HAL_MspInit+0x58>)
 8003770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003772:	4a07      	ldr	r2, [pc, #28]	; (8003790 <HAL_MspInit+0x58>)
 8003774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003778:	6253      	str	r3, [r2, #36]	; 0x24
 800377a:	4b05      	ldr	r3, [pc, #20]	; (8003790 <HAL_MspInit+0x58>)
 800377c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003782:	607b      	str	r3, [r7, #4]
 8003784:	687b      	ldr	r3, [r7, #4]

}
 8003786:	bf00      	nop
 8003788:	3714      	adds	r7, #20
 800378a:	46bd      	mov	sp, r7
 800378c:	bc80      	pop	{r7}
 800378e:	4770      	bx	lr
 8003790:	40023800 	.word	0x40023800

08003794 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b08c      	sub	sp, #48	; 0x30
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800379c:	2300      	movs	r3, #0
 800379e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80037a0:	2300      	movs	r3, #0
 80037a2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 80037a4:	2200      	movs	r2, #0
 80037a6:	6879      	ldr	r1, [r7, #4]
 80037a8:	202c      	movs	r0, #44	; 0x2c
 80037aa:	f001 fe16 	bl	80053da <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80037ae:	202c      	movs	r0, #44	; 0x2c
 80037b0:	f001 fe2f 	bl	8005412 <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80037b4:	4b1e      	ldr	r3, [pc, #120]	; (8003830 <HAL_InitTick+0x9c>)
 80037b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b8:	4a1d      	ldr	r2, [pc, #116]	; (8003830 <HAL_InitTick+0x9c>)
 80037ba:	f043 0320 	orr.w	r3, r3, #32
 80037be:	6253      	str	r3, [r2, #36]	; 0x24
 80037c0:	4b1b      	ldr	r3, [pc, #108]	; (8003830 <HAL_InitTick+0x9c>)
 80037c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c4:	f003 0320 	and.w	r3, r3, #32
 80037c8:	60fb      	str	r3, [r7, #12]
 80037ca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80037cc:	f107 0210 	add.w	r2, r7, #16
 80037d0:	f107 0314 	add.w	r3, r7, #20
 80037d4:	4611      	mov	r1, r2
 80037d6:	4618      	mov	r0, r3
 80037d8:	f004 fc2c 	bl	8008034 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80037dc:	f004 fc02 	bl	8007fe4 <HAL_RCC_GetPCLK1Freq>
 80037e0:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80037e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037e4:	4a13      	ldr	r2, [pc, #76]	; (8003834 <HAL_InitTick+0xa0>)
 80037e6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ea:	0c9b      	lsrs	r3, r3, #18
 80037ec:	3b01      	subs	r3, #1
 80037ee:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80037f0:	4b11      	ldr	r3, [pc, #68]	; (8003838 <HAL_InitTick+0xa4>)
 80037f2:	4a12      	ldr	r2, [pc, #72]	; (800383c <HAL_InitTick+0xa8>)
 80037f4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000 / 1000) - 1;
 80037f6:	4b10      	ldr	r3, [pc, #64]	; (8003838 <HAL_InitTick+0xa4>)
 80037f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80037fc:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80037fe:	4a0e      	ldr	r2, [pc, #56]	; (8003838 <HAL_InitTick+0xa4>)
 8003800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003802:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8003804:	4b0c      	ldr	r3, [pc, #48]	; (8003838 <HAL_InitTick+0xa4>)
 8003806:	2200      	movs	r2, #0
 8003808:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800380a:	4b0b      	ldr	r3, [pc, #44]	; (8003838 <HAL_InitTick+0xa4>)
 800380c:	2200      	movs	r2, #0
 800380e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8003810:	4809      	ldr	r0, [pc, #36]	; (8003838 <HAL_InitTick+0xa4>)
 8003812:	f004 ff2f 	bl	8008674 <HAL_TIM_Base_Init>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d104      	bne.n	8003826 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 800381c:	4806      	ldr	r0, [pc, #24]	; (8003838 <HAL_InitTick+0xa4>)
 800381e:	f004 ffb3 	bl	8008788 <HAL_TIM_Base_Start_IT>
 8003822:	4603      	mov	r3, r0
 8003824:	e000      	b.n	8003828 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
}
 8003828:	4618      	mov	r0, r3
 800382a:	3730      	adds	r7, #48	; 0x30
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}
 8003830:	40023800 	.word	0x40023800
 8003834:	431bde83 	.word	0x431bde83
 8003838:	20003f88 	.word	0x20003f88
 800383c:	40001400 	.word	0x40001400

08003840 <NMI_Handler>:
//======================================================================================
/******************************************************************************/
/*           Cortex-M3 Processor Interruption and Exception Handlers          */
/******************************************************************************/
void NMI_Handler(void)																	// Non maskable interrupt.
{
 8003840:	b480      	push	{r7}
 8003842:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003844:	bf00      	nop
 8003846:	46bd      	mov	sp, r7
 8003848:	bc80      	pop	{r7}
 800384a:	4770      	bx	lr

0800384c <HardFault_Handler>:
//======================================================================================
void HardFault_Handler(void)															// Hard fault interrupt.
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
  while (1)
 8003850:	e7fe      	b.n	8003850 <HardFault_Handler+0x4>

08003852 <MemManage_Handler>:
  {
  }
}
//======================================================================================
void MemManage_Handler(void)															// Memory management fault.
{
 8003852:	b480      	push	{r7}
 8003854:	af00      	add	r7, sp, #0
  while (1)
 8003856:	e7fe      	b.n	8003856 <MemManage_Handler+0x4>

08003858 <BusFault_Handler>:
  {
  }
}
//======================================================================================
void BusFault_Handler(void)																// Pre-fetch fault, memory access fault.
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0
  while (1)
 800385c:	e7fe      	b.n	800385c <BusFault_Handler+0x4>

0800385e <UsageFault_Handler>:
  {
  }
}
//======================================================================================
void UsageFault_Handler(void)															// Undefined instruction or illegal state.
{
 800385e:	b480      	push	{r7}
 8003860:	af00      	add	r7, sp, #0
  while (1)
 8003862:	e7fe      	b.n	8003862 <UsageFault_Handler+0x4>

08003864 <DebugMon_Handler>:
//======================================================================================
/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0
}
 8003868:	bf00      	nop
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr

08003870 <DMA1_Channel5_IRQHandler>:
/* please refer to the startup file (startup_stm32l1xx.s).                    */
/******************************************************************************/

//======================================================================================
void DMA1_Channel5_IRQHandler(void)														// DMA1 channel5 global interrupt.
{
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003874:	4802      	ldr	r0, [pc, #8]	; (8003880 <DMA1_Channel5_IRQHandler+0x10>)
 8003876:	f001 ff7a 	bl	800576e <HAL_DMA_IRQHandler>
}
 800387a:	bf00      	nop
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	20003c84 	.word	0x20003c84

08003884 <ADC1_IRQHandler>:
//======================================================================================
void ADC1_IRQHandler(void)																// ADC global interrupt.
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0
  HAL_ADC_IRQHandler(&hadc);
 8003888:	4802      	ldr	r0, [pc, #8]	; (8003894 <ADC1_IRQHandler+0x10>)
 800388a:	f001 f9d0 	bl	8004c2e <HAL_ADC_IRQHandler>
}
 800388e:	bf00      	nop
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	20003a14 	.word	0x20003a14

08003898 <USB_LP_IRQHandler>:
//======================================================================================
void USB_LP_IRQHandler(void)															// USB low priority interrupt.
{
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800389c:	4802      	ldr	r0, [pc, #8]	; (80038a8 <USB_LP_IRQHandler+0x10>)
 800389e:	f002 fc27 	bl	80060f0 <HAL_PCD_IRQHandler>
}
 80038a2:	bf00      	nop
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	20004928 	.word	0x20004928

080038ac <USART1_IRQHandler>:
//======================================================================================
void USART1_IRQHandler(void)															// USART1 global interrupt.
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart1);
 80038b0:	4802      	ldr	r0, [pc, #8]	; (80038bc <USART1_IRQHandler+0x10>)
 80038b2:	f006 f9e7 	bl	8009c84 <HAL_UART_IRQHandler>
}
 80038b6:	bf00      	nop
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	20003ec8 	.word	0x20003ec8

080038c0 <USART2_IRQHandler>:
//======================================================================================
void USART2_IRQHandler(void)															// USART2 global interrupt.
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart2);
 80038c4:	4802      	ldr	r0, [pc, #8]	; (80038d0 <USART2_IRQHandler+0x10>)
 80038c6:	f006 f9dd 	bl	8009c84 <HAL_UART_IRQHandler>
}
 80038ca:	bf00      	nop
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	20003f48 	.word	0x20003f48

080038d4 <USART3_IRQHandler>:
//======================================================================================
void USART3_IRQHandler(void)															// USART3 global interrupt.
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart3);
 80038d8:	4802      	ldr	r0, [pc, #8]	; (80038e4 <USART3_IRQHandler+0x10>)
 80038da:	f006 f9d3 	bl	8009c84 <HAL_UART_IRQHandler>
}
 80038de:	bf00      	nop
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	20003e48 	.word	0x20003e48

080038e8 <UART4_IRQHandler>:
//======================================================================================
void UART4_IRQHandler(void)																// UART4 global interrupt.
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart4);
 80038ec:	4802      	ldr	r0, [pc, #8]	; (80038f8 <UART4_IRQHandler+0x10>)
 80038ee:	f006 f9c9 	bl	8009c84 <HAL_UART_IRQHandler>
}
 80038f2:	bf00      	nop
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	20003f08 	.word	0x20003f08

080038fc <UART5_IRQHandler>:
//======================================================================================
void UART5_IRQHandler(void)																// UART5 global interrupt.
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart5);
 8003900:	4802      	ldr	r0, [pc, #8]	; (800390c <UART5_IRQHandler+0x10>)
 8003902:	f006 f9bf 	bl	8009c84 <HAL_UART_IRQHandler>
}
 8003906:	bf00      	nop
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	20003e88 	.word	0x20003e88

08003910 <TIM3_IRQHandler>:
//======================================================================================
void TIM3_IRQHandler(void)																// TIM3 global interrupt.
{
 8003910:	b580      	push	{r7, lr}
 8003912:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim3);
 8003914:	4802      	ldr	r0, [pc, #8]	; (8003920 <TIM3_IRQHandler+0x10>)
 8003916:	f005 fa3d 	bl	8008d94 <HAL_TIM_IRQHandler>
}
 800391a:	bf00      	nop
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	20003d48 	.word	0x20003d48

08003924 <TIM4_IRQHandler>:
//======================================================================================
void TIM4_IRQHandler(void)																// TIM4 global interrupt.
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim4);
 8003928:	4802      	ldr	r0, [pc, #8]	; (8003934 <TIM4_IRQHandler+0x10>)
 800392a:	f005 fa33 	bl	8008d94 <HAL_TIM_IRQHandler>
}
 800392e:	bf00      	nop
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	20003cc8 	.word	0x20003cc8

08003938 <TIM6_IRQHandler>:
//======================================================================================
void TIM6_IRQHandler(void)																// TIM6 global interrupt.
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim6);
 800393c:	4802      	ldr	r0, [pc, #8]	; (8003948 <TIM6_IRQHandler+0x10>)
 800393e:	f005 fa29 	bl	8008d94 <HAL_TIM_IRQHandler>
}
 8003942:	bf00      	nop
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	20003dc8 	.word	0x20003dc8

0800394c <TIM7_IRQHandler>:
//======================================================================================
void TIM7_IRQHandler(void)																// TIM7 global interrupt.
{
 800394c:	b580      	push	{r7, lr}
 800394e:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim7);
 8003950:	4802      	ldr	r0, [pc, #8]	; (800395c <TIM7_IRQHandler+0x10>)
 8003952:	f005 fa1f 	bl	8008d94 <HAL_TIM_IRQHandler>
}
 8003956:	bf00      	nop
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	20003f88 	.word	0x20003f88

08003960 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800396c:	2300      	movs	r3, #0
 800396e:	617b      	str	r3, [r7, #20]
 8003970:	e00a      	b.n	8003988 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003972:	f3af 8000 	nop.w
 8003976:	4601      	mov	r1, r0
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	1c5a      	adds	r2, r3, #1
 800397c:	60ba      	str	r2, [r7, #8]
 800397e:	b2ca      	uxtb	r2, r1
 8003980:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	3301      	adds	r3, #1
 8003986:	617b      	str	r3, [r7, #20]
 8003988:	697a      	ldr	r2, [r7, #20]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	429a      	cmp	r2, r3
 800398e:	dbf0      	blt.n	8003972 <_read+0x12>
	}

return len;
 8003990:	687b      	ldr	r3, [r7, #4]
}
 8003992:	4618      	mov	r0, r3
 8003994:	3718      	adds	r7, #24
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <_write>:

int _write(int file, char *ptr, int len)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b086      	sub	sp, #24
 800399e:	af00      	add	r7, sp, #0
 80039a0:	60f8      	str	r0, [r7, #12]
 80039a2:	60b9      	str	r1, [r7, #8]
 80039a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039a6:	2300      	movs	r3, #0
 80039a8:	617b      	str	r3, [r7, #20]
 80039aa:	e009      	b.n	80039c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	1c5a      	adds	r2, r3, #1
 80039b0:	60ba      	str	r2, [r7, #8]
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	4618      	mov	r0, r3
 80039b6:	f7ff fa65 	bl	8002e84 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	3301      	adds	r3, #1
 80039be:	617b      	str	r3, [r7, #20]
 80039c0:	697a      	ldr	r2, [r7, #20]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	dbf1      	blt.n	80039ac <_write+0x12>
	}
	return len;
 80039c8:	687b      	ldr	r3, [r7, #4]
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3718      	adds	r7, #24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <_close>:
	return (caddr_t) prev_heap_end;
}
*/

int _close(int file)
{
 80039d2:	b480      	push	{r7}
 80039d4:	b083      	sub	sp, #12
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	6078      	str	r0, [r7, #4]
	return -1;
 80039da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039de:	4618      	mov	r0, r3
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bc80      	pop	{r7}
 80039e6:	4770      	bx	lr

080039e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b083      	sub	sp, #12
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80039f8:	605a      	str	r2, [r3, #4]
	return 0;
 80039fa:	2300      	movs	r3, #0
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bc80      	pop	{r7}
 8003a04:	4770      	bx	lr

08003a06 <_isatty>:

int _isatty(int file)
{
 8003a06:	b480      	push	{r7}
 8003a08:	b083      	sub	sp, #12
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
	return 1;
 8003a0e:	2301      	movs	r3, #1
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	370c      	adds	r7, #12
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bc80      	pop	{r7}
 8003a18:	4770      	bx	lr

08003a1a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a1a:	b480      	push	{r7}
 8003a1c:	b085      	sub	sp, #20
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	60f8      	str	r0, [r7, #12]
 8003a22:	60b9      	str	r1, [r7, #8]
 8003a24:	607a      	str	r2, [r7, #4]
	return 0;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3714      	adds	r7, #20
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bc80      	pop	{r7}
 8003a30:	4770      	bx	lr
	...

08003a34 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003a38:	4b03      	ldr	r3, [pc, #12]	; (8003a48 <SystemInit+0x14>)
 8003a3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a3e:	609a      	str	r2, [r3, #8]
#endif
}
 8003a40:	bf00      	nop
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bc80      	pop	{r7}
 8003a46:	4770      	bx	lr
 8003a48:	e000ed00 	.word	0xe000ed00

08003a4c <LCD9488_Init_GPIO>:
uint16_t LCD9488_Point_Color = 0x0000;
uint16_t LCD9488_Back_Color  = 0xFFFF;
uint16_t LCD9488_DeviceCode;
//=======================================================================================
void LCD9488_Init_GPIO(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b08a      	sub	sp, #40	; 0x28
 8003a50:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a52:	f107 0314 	add.w	r3, r7, #20
 8003a56:	2200      	movs	r2, #0
 8003a58:	601a      	str	r2, [r3, #0]
 8003a5a:	605a      	str	r2, [r3, #4]
 8003a5c:	609a      	str	r2, [r3, #8]
 8003a5e:	60da      	str	r2, [r3, #12]
 8003a60:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003a62:	4b40      	ldr	r3, [pc, #256]	; (8003b64 <LCD9488_Init_GPIO+0x118>)
 8003a64:	69db      	ldr	r3, [r3, #28]
 8003a66:	4a3f      	ldr	r2, [pc, #252]	; (8003b64 <LCD9488_Init_GPIO+0x118>)
 8003a68:	f043 0301 	orr.w	r3, r3, #1
 8003a6c:	61d3      	str	r3, [r2, #28]
 8003a6e:	4b3d      	ldr	r3, [pc, #244]	; (8003b64 <LCD9488_Init_GPIO+0x118>)
 8003a70:	69db      	ldr	r3, [r3, #28]
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	613b      	str	r3, [r7, #16]
 8003a78:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003a7a:	4b3a      	ldr	r3, [pc, #232]	; (8003b64 <LCD9488_Init_GPIO+0x118>)
 8003a7c:	69db      	ldr	r3, [r3, #28]
 8003a7e:	4a39      	ldr	r2, [pc, #228]	; (8003b64 <LCD9488_Init_GPIO+0x118>)
 8003a80:	f043 0302 	orr.w	r3, r3, #2
 8003a84:	61d3      	str	r3, [r2, #28]
 8003a86:	4b37      	ldr	r3, [pc, #220]	; (8003b64 <LCD9488_Init_GPIO+0x118>)
 8003a88:	69db      	ldr	r3, [r3, #28]
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	60fb      	str	r3, [r7, #12]
 8003a90:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003a92:	4b34      	ldr	r3, [pc, #208]	; (8003b64 <LCD9488_Init_GPIO+0x118>)
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	4a33      	ldr	r2, [pc, #204]	; (8003b64 <LCD9488_Init_GPIO+0x118>)
 8003a98:	f043 0304 	orr.w	r3, r3, #4
 8003a9c:	61d3      	str	r3, [r2, #28]
 8003a9e:	4b31      	ldr	r3, [pc, #196]	; (8003b64 <LCD9488_Init_GPIO+0x118>)
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	f003 0304 	and.w	r3, r3, #4
 8003aa6:	60bb      	str	r3, [r7, #8]
 8003aa8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003aaa:	4b2e      	ldr	r3, [pc, #184]	; (8003b64 <LCD9488_Init_GPIO+0x118>)
 8003aac:	69db      	ldr	r3, [r3, #28]
 8003aae:	4a2d      	ldr	r2, [pc, #180]	; (8003b64 <LCD9488_Init_GPIO+0x118>)
 8003ab0:	f043 0308 	orr.w	r3, r3, #8
 8003ab4:	61d3      	str	r3, [r2, #28]
 8003ab6:	4b2b      	ldr	r3, [pc, #172]	; (8003b64 <LCD9488_Init_GPIO+0x118>)
 8003ab8:	69db      	ldr	r3, [r3, #28]
 8003aba:	f003 0308 	and.w	r3, r3, #8
 8003abe:	607b      	str	r3, [r7, #4]
 8003ac0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD9488_DC_RS_GPIO_Port, 		LCD9488_DC_RS_Pin, 	GPIO_PIN_RESET);
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	2101      	movs	r1, #1
 8003ac6:	4828      	ldr	r0, [pc, #160]	; (8003b68 <LCD9488_Init_GPIO+0x11c>)
 8003ac8:	f002 f8a5 	bl	8005c16 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD9488_CS_GPIO_Port, 		LCD9488_CS_Pin, 	GPIO_PIN_RESET);
 8003acc:	2200      	movs	r2, #0
 8003ace:	2104      	movs	r1, #4
 8003ad0:	4825      	ldr	r0, [pc, #148]	; (8003b68 <LCD9488_Init_GPIO+0x11c>)
 8003ad2:	f002 f8a0 	bl	8005c16 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD9488_RST_GPIO_Port, 		LCD9488_RST_Pin, 	GPIO_PIN_RESET);
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	2102      	movs	r1, #2
 8003ada:	4823      	ldr	r0, [pc, #140]	; (8003b68 <LCD9488_Init_GPIO+0x11c>)
 8003adc:	f002 f89b 	bl	8005c16 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD9488_LED_GPIO_Port, 		LCD9488_LED_Pin, 	GPIO_PIN_RESET);
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	2108      	movs	r1, #8
 8003ae4:	4820      	ldr	r0, [pc, #128]	; (8003b68 <LCD9488_Init_GPIO+0x11c>)
 8003ae6:	f002 f896 	bl	8005c16 <HAL_GPIO_WritePin>
//	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//	GPIO_InitStruct.Pull = GPIO_NOPULL;
//	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);

	GPIO_InitStruct.Pin = LCD9488_DC_RS_Pin;
 8003aea:	2301      	movs	r3, #1
 8003aec:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aee:	2301      	movs	r3, #1
 8003af0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003af2:	2300      	movs	r3, #0
 8003af4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003af6:	2302      	movs	r3, #2
 8003af8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LCD9488_DC_RS_GPIO_Port, &GPIO_InitStruct);
 8003afa:	f107 0314 	add.w	r3, r7, #20
 8003afe:	4619      	mov	r1, r3
 8003b00:	4819      	ldr	r0, [pc, #100]	; (8003b68 <LCD9488_Init_GPIO+0x11c>)
 8003b02:	f001 fee3 	bl	80058cc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LCD9488_CS_Pin;
 8003b06:	2304      	movs	r3, #4
 8003b08:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b12:	2302      	movs	r3, #2
 8003b14:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LCD9488_CS_GPIO_Port, &GPIO_InitStruct);
 8003b16:	f107 0314 	add.w	r3, r7, #20
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	4812      	ldr	r0, [pc, #72]	; (8003b68 <LCD9488_Init_GPIO+0x11c>)
 8003b1e:	f001 fed5 	bl	80058cc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LCD9488_RST_Pin;
 8003b22:	2302      	movs	r3, #2
 8003b24:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b26:	2301      	movs	r3, #1
 8003b28:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b2e:	2302      	movs	r3, #2
 8003b30:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LCD9488_RST_GPIO_Port, &GPIO_InitStruct);
 8003b32:	f107 0314 	add.w	r3, r7, #20
 8003b36:	4619      	mov	r1, r3
 8003b38:	480b      	ldr	r0, [pc, #44]	; (8003b68 <LCD9488_Init_GPIO+0x11c>)
 8003b3a:	f001 fec7 	bl	80058cc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LCD9488_LED_Pin;
 8003b3e:	2308      	movs	r3, #8
 8003b40:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b42:	2301      	movs	r3, #1
 8003b44:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b46:	2300      	movs	r3, #0
 8003b48:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LCD9488_LED_GPIO_Port, &GPIO_InitStruct);
 8003b4e:	f107 0314 	add.w	r3, r7, #20
 8003b52:	4619      	mov	r1, r3
 8003b54:	4804      	ldr	r0, [pc, #16]	; (8003b68 <LCD9488_Init_GPIO+0x11c>)
 8003b56:	f001 feb9 	bl	80058cc <HAL_GPIO_Init>
}
 8003b5a:	bf00      	nop
 8003b5c:	3728      	adds	r7, #40	; 0x28
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	40023800 	.word	0x40023800
 8003b68:	40020800 	.word	0x40020800

08003b6c <LCD9488_Init>:
//=======================================================================================
void LCD9488_Init(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
	MX_SPI2_Init();
 8003b70:	f7fe fd98 	bl	80026a4 <MX_SPI2_Init>
	HAL_Delay(100);
 8003b74:	2064      	movs	r0, #100	; 0x64
 8003b76:	f000 fdd1 	bl	800471c <HAL_Delay>
	LCD9488_Init_GPIO();
 8003b7a:	f7ff ff67 	bl	8003a4c <LCD9488_Init_GPIO>

	LCD9488_LED_SET;// 
 8003b7e:	2201      	movs	r2, #1
 8003b80:	2108      	movs	r1, #8
 8003b82:	4870      	ldr	r0, [pc, #448]	; (8003d44 <LCD9488_Init+0x1d8>)
 8003b84:	f002 f847 	bl	8005c16 <HAL_GPIO_WritePin>

	HAL_Delay(100);
 8003b88:	2064      	movs	r0, #100	; 0x64
 8003b8a:	f000 fdc7 	bl	800471c <HAL_Delay>
 	LCD9488_RESET();
 8003b8e:	f000 fa3d 	bl	800400c <LCD9488_RESET>
 	HAL_Delay(100);
 8003b92:	2064      	movs	r0, #100	; 0x64
 8003b94:	f000 fdc2 	bl	800471c <HAL_Delay>

	LCD9488_Transport_WR_REG(0XF7);
 8003b98:	20f7      	movs	r0, #247	; 0xf7
 8003b9a:	f000 f8ed 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0xA9);
 8003b9e:	20a9      	movs	r0, #169	; 0xa9
 8003ba0:	f000 f910 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x51);
 8003ba4:	2051      	movs	r0, #81	; 0x51
 8003ba6:	f000 f90d 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x2C);
 8003baa:	202c      	movs	r0, #44	; 0x2c
 8003bac:	f000 f90a 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x82);
 8003bb0:	2082      	movs	r0, #130	; 0x82
 8003bb2:	f000 f907 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xC0);
 8003bb6:	20c0      	movs	r0, #192	; 0xc0
 8003bb8:	f000 f8de 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x11);
 8003bbc:	2011      	movs	r0, #17
 8003bbe:	f000 f901 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x09);
 8003bc2:	2009      	movs	r0, #9
 8003bc4:	f000 f8fe 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xC1);
 8003bc8:	20c1      	movs	r0, #193	; 0xc1
 8003bca:	f000 f8d5 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x41);
 8003bce:	2041      	movs	r0, #65	; 0x41
 8003bd0:	f000 f8f8 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0XC5);
 8003bd4:	20c5      	movs	r0, #197	; 0xc5
 8003bd6:	f000 f8cf 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x00);
 8003bda:	2000      	movs	r0, #0
 8003bdc:	f000 f8f2 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0A);
 8003be0:	200a      	movs	r0, #10
 8003be2:	f000 f8ef 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x80);
 8003be6:	2080      	movs	r0, #128	; 0x80
 8003be8:	f000 f8ec 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xB1);
 8003bec:	20b1      	movs	r0, #177	; 0xb1
 8003bee:	f000 f8c3 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0xB0);
 8003bf2:	20b0      	movs	r0, #176	; 0xb0
 8003bf4:	f000 f8e6 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x11);
 8003bf8:	2011      	movs	r0, #17
 8003bfa:	f000 f8e3 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xB4);
 8003bfe:	20b4      	movs	r0, #180	; 0xb4
 8003c00:	f000 f8ba 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x02);
 8003c04:	2002      	movs	r0, #2
 8003c06:	f000 f8dd 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xB6);
 8003c0a:	20b6      	movs	r0, #182	; 0xb6
 8003c0c:	f000 f8b4 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x02);
 8003c10:	2002      	movs	r0, #2
 8003c12:	f000 f8d7 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x42);
 8003c16:	2042      	movs	r0, #66	; 0x42
 8003c18:	f000 f8d4 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xB7);
 8003c1c:	20b7      	movs	r0, #183	; 0xb7
 8003c1e:	f000 f8ab 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0xc6);
 8003c22:	20c6      	movs	r0, #198	; 0xc6
 8003c24:	f000 f8ce 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xBE);
 8003c28:	20be      	movs	r0, #190	; 0xbe
 8003c2a:	f000 f8a5 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x00);
 8003c2e:	2000      	movs	r0, #0
 8003c30:	f000 f8c8 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x04);
 8003c34:	2004      	movs	r0, #4
 8003c36:	f000 f8c5 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xE9);
 8003c3a:	20e9      	movs	r0, #233	; 0xe9
 8003c3c:	f000 f89c 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x00);
 8003c40:	2000      	movs	r0, #0
 8003c42:	f000 f8bf 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0x36);
 8003c46:	2036      	movs	r0, #54	; 0x36
 8003c48:	f000 f896 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA((1<<3)|(0<<7)|(1<<6)|(1<<5));
 8003c4c:	2068      	movs	r0, #104	; 0x68
 8003c4e:	f000 f8b9 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0x3A);
 8003c52:	203a      	movs	r0, #58	; 0x3a
 8003c54:	f000 f890 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x66);
 8003c58:	2066      	movs	r0, #102	; 0x66
 8003c5a:	f000 f8b3 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0xE0);
 8003c5e:	20e0      	movs	r0, #224	; 0xe0
 8003c60:	f000 f88a 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x00);
 8003c64:	2000      	movs	r0, #0
 8003c66:	f000 f8ad 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x07);
 8003c6a:	2007      	movs	r0, #7
 8003c6c:	f000 f8aa 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x10);
 8003c70:	2010      	movs	r0, #16
 8003c72:	f000 f8a7 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x09);
 8003c76:	2009      	movs	r0, #9
 8003c78:	f000 f8a4 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x17);
 8003c7c:	2017      	movs	r0, #23
 8003c7e:	f000 f8a1 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0B);
 8003c82:	200b      	movs	r0, #11
 8003c84:	f000 f89e 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x41);
 8003c88:	2041      	movs	r0, #65	; 0x41
 8003c8a:	f000 f89b 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x89);
 8003c8e:	2089      	movs	r0, #137	; 0x89
 8003c90:	f000 f898 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x4B);
 8003c94:	204b      	movs	r0, #75	; 0x4b
 8003c96:	f000 f895 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0A);
 8003c9a:	200a      	movs	r0, #10
 8003c9c:	f000 f892 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0C);
 8003ca0:	200c      	movs	r0, #12
 8003ca2:	f000 f88f 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0E);
 8003ca6:	200e      	movs	r0, #14
 8003ca8:	f000 f88c 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x18);
 8003cac:	2018      	movs	r0, #24
 8003cae:	f000 f889 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x1B);
 8003cb2:	201b      	movs	r0, #27
 8003cb4:	f000 f886 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0F);
 8003cb8:	200f      	movs	r0, #15
 8003cba:	f000 f883 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0XE1);
 8003cbe:	20e1      	movs	r0, #225	; 0xe1
 8003cc0:	f000 f85a 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(0x00);
 8003cc4:	2000      	movs	r0, #0
 8003cc6:	f000 f87d 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x17);
 8003cca:	2017      	movs	r0, #23
 8003ccc:	f000 f87a 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x1A);
 8003cd0:	201a      	movs	r0, #26
 8003cd2:	f000 f877 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x04);
 8003cd6:	2004      	movs	r0, #4
 8003cd8:	f000 f874 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0E);
 8003cdc:	200e      	movs	r0, #14
 8003cde:	f000 f871 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x06);
 8003ce2:	2006      	movs	r0, #6
 8003ce4:	f000 f86e 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x2F);
 8003ce8:	202f      	movs	r0, #47	; 0x2f
 8003cea:	f000 f86b 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x45);
 8003cee:	2045      	movs	r0, #69	; 0x45
 8003cf0:	f000 f868 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x43);
 8003cf4:	2043      	movs	r0, #67	; 0x43
 8003cf6:	f000 f865 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x02);
 8003cfa:	2002      	movs	r0, #2
 8003cfc:	f000 f862 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0A);
 8003d00:	200a      	movs	r0, #10
 8003d02:	f000 f85f 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x09);
 8003d06:	2009      	movs	r0, #9
 8003d08:	f000 f85c 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x32);
 8003d0c:	2032      	movs	r0, #50	; 0x32
 8003d0e:	f000 f859 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x36);
 8003d12:	2036      	movs	r0, #54	; 0x36
 8003d14:	f000 f856 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x0F);
 8003d18:	200f      	movs	r0, #15
 8003d1a:	f000 f853 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_REG(0x11);
 8003d1e:	2011      	movs	r0, #17
 8003d20:	f000 f82a 	bl	8003d78 <LCD9488_Transport_WR_REG>
	HAL_Delay(120);
 8003d24:	2078      	movs	r0, #120	; 0x78
 8003d26:	f000 fcf9 	bl	800471c <HAL_Delay>
	LCD9488_Transport_WR_REG(0x29);
 8003d2a:	2029      	movs	r0, #41	; 0x29
 8003d2c:	f000 f824 	bl	8003d78 <LCD9488_Transport_WR_REG>

	LCD9488_GUI_SetOrientation(USE_HORIZONTAL);
 8003d30:	2000      	movs	r0, #0
 8003d32:	f000 f9d5 	bl	80040e0 <LCD9488_GUI_SetOrientation>
	LCD9488_GUI_Clear(WHITE);
 8003d36:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003d3a:	f000 f8f7 	bl	8003f2c <LCD9488_GUI_Clear>

}
 8003d3e:	bf00      	nop
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	40020800 	.word	0x40020800

08003d48 <LCD9488_Transport_SPI_WriteByte>:
//=======================================================================================
void LCD9488_Transport_SPI_WriteByte(uint8_t Byte)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	4603      	mov	r3, r0
 8003d50:	71fb      	strb	r3, [r7, #7]
	while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003d52:	bf00      	nop
 8003d54:	4b07      	ldr	r3, [pc, #28]	; (8003d74 <LCD9488_Transport_SPI_WriteByte+0x2c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d0f8      	beq.n	8003d54 <LCD9488_Transport_SPI_WriteByte+0xc>
		LCD_SPI.Instance->DR = Byte;
 8003d62:	4b04      	ldr	r3, [pc, #16]	; (8003d74 <LCD9488_Transport_SPI_WriteByte+0x2c>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	79fa      	ldrb	r2, [r7, #7]
 8003d68:	60da      	str	r2, [r3, #12]
}
 8003d6a:	bf00      	nop
 8003d6c:	370c      	adds	r7, #12
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bc80      	pop	{r7}
 8003d72:	4770      	bx	lr
 8003d74:	20003bd4 	.word	0x20003bd4

08003d78 <LCD9488_Transport_WR_REG>:
//=======================================================================================
void LCD9488_Transport_WR_REG(uint8_t data)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	4603      	mov	r3, r0
 8003d80:	71fb      	strb	r3, [r7, #7]
   LCD9488_CS_CLR;
 8003d82:	2200      	movs	r2, #0
 8003d84:	2104      	movs	r1, #4
 8003d86:	480d      	ldr	r0, [pc, #52]	; (8003dbc <LCD9488_Transport_WR_REG+0x44>)
 8003d88:	f001 ff45 	bl	8005c16 <HAL_GPIO_WritePin>
   LCD9488_RS_CLR;
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	2101      	movs	r1, #1
 8003d90:	480a      	ldr	r0, [pc, #40]	; (8003dbc <LCD9488_Transport_WR_REG+0x44>)
 8003d92:	f001 ff40 	bl	8005c16 <HAL_GPIO_WritePin>
   LCD9488_Transport_SPI_WriteByte(data);
 8003d96:	79fb      	ldrb	r3, [r7, #7]
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7ff ffd5 	bl	8003d48 <LCD9488_Transport_SPI_WriteByte>
   HAL_SPI_Transmit(&LCD_SPI, &data, 1, 10);
 8003d9e:	1df9      	adds	r1, r7, #7
 8003da0:	230a      	movs	r3, #10
 8003da2:	2201      	movs	r2, #1
 8003da4:	4806      	ldr	r0, [pc, #24]	; (8003dc0 <LCD9488_Transport_WR_REG+0x48>)
 8003da6:	f004 fa5e 	bl	8008266 <HAL_SPI_Transmit>
   LCD9488_CS_SET;
 8003daa:	2201      	movs	r2, #1
 8003dac:	2104      	movs	r1, #4
 8003dae:	4803      	ldr	r0, [pc, #12]	; (8003dbc <LCD9488_Transport_WR_REG+0x44>)
 8003db0:	f001 ff31 	bl	8005c16 <HAL_GPIO_WritePin>
}
 8003db4:	bf00      	nop
 8003db6:	3708      	adds	r7, #8
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	40020800 	.word	0x40020800
 8003dc0:	20003bd4 	.word	0x20003bd4

08003dc4 <LCD9488_Transport_WR_DATA>:
//=======================================================================================
void LCD9488_Transport_WR_DATA(uint8_t data)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	4603      	mov	r3, r0
 8003dcc:	71fb      	strb	r3, [r7, #7]
   LCD9488_CS_CLR;
 8003dce:	2200      	movs	r2, #0
 8003dd0:	2104      	movs	r1, #4
 8003dd2:	480a      	ldr	r0, [pc, #40]	; (8003dfc <LCD9488_Transport_WR_DATA+0x38>)
 8003dd4:	f001 ff1f 	bl	8005c16 <HAL_GPIO_WritePin>
   LCD9488_RS_SET;
 8003dd8:	2201      	movs	r2, #1
 8003dda:	2101      	movs	r1, #1
 8003ddc:	4807      	ldr	r0, [pc, #28]	; (8003dfc <LCD9488_Transport_WR_DATA+0x38>)
 8003dde:	f001 ff1a 	bl	8005c16 <HAL_GPIO_WritePin>
   LCD9488_Transport_SPI_WriteByte(data);
 8003de2:	79fb      	ldrb	r3, [r7, #7]
 8003de4:	4618      	mov	r0, r3
 8003de6:	f7ff ffaf 	bl	8003d48 <LCD9488_Transport_SPI_WriteByte>
   LCD9488_CS_SET;
 8003dea:	2201      	movs	r2, #1
 8003dec:	2104      	movs	r1, #4
 8003dee:	4803      	ldr	r0, [pc, #12]	; (8003dfc <LCD9488_Transport_WR_DATA+0x38>)
 8003df0:	f001 ff11 	bl	8005c16 <HAL_GPIO_WritePin>
}
 8003df4:	bf00      	nop
 8003df6:	3708      	adds	r7, #8
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	40020800 	.word	0x40020800

08003e00 <LCD9488_WriteReg>:
//=======================================================================================
void LCD9488_WriteReg(uint8_t LCD_Reg, uint16_t LCD_RegValue)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	460a      	mov	r2, r1
 8003e0a:	71fb      	strb	r3, [r7, #7]
 8003e0c:	4613      	mov	r3, r2
 8003e0e:	80bb      	strh	r3, [r7, #4]
	LCD9488_Transport_WR_REG(LCD_Reg);
 8003e10:	79fb      	ldrb	r3, [r7, #7]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7ff ffb0 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(LCD_RegValue);
 8003e18:	88bb      	ldrh	r3, [r7, #4]
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7ff ffd1 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
}
 8003e22:	bf00      	nop
 8003e24:	3708      	adds	r7, #8
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
	...

08003e2c <LCD9488_WriteRAM_Prepare>:
//=======================================================================================
void LCD9488_WriteRAM_Prepare(void)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	af00      	add	r7, sp, #0
	LCD9488_Transport_WR_REG(LCD9488_DEV.WramCmd);
 8003e30:	4b03      	ldr	r3, [pc, #12]	; (8003e40 <LCD9488_WriteRAM_Prepare+0x14>)
 8003e32:	891b      	ldrh	r3, [r3, #8]
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	4618      	mov	r0, r3
 8003e38:	f7ff ff9e 	bl	8003d78 <LCD9488_Transport_WR_REG>
}
 8003e3c:	bf00      	nop
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	20003fcc 	.word	0x20003fcc

08003e44 <LCD9488_WriteData_16Bit>:
//=======================================================================================
void LCD9488_WriteData_16Bit(uint16_t Data)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	80fb      	strh	r3, [r7, #6]
	uint8_t r = (Data>>8)&0xF8; 	// RED Color
 8003e4e:	88fb      	ldrh	r3, [r7, #6]
 8003e50:	0a1b      	lsrs	r3, r3, #8
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	f023 0307 	bic.w	r3, r3, #7
 8003e5a:	73fb      	strb	r3, [r7, #15]
	uint8_t g = (Data>>3)&0xFC; 	// Green Color
 8003e5c:	88fb      	ldrh	r3, [r7, #6]
 8003e5e:	08db      	lsrs	r3, r3, #3
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	f023 0303 	bic.w	r3, r3, #3
 8003e68:	73bb      	strb	r3, [r7, #14]
	uint8_t b = Data<<3; 			// Blue Color
 8003e6a:	88fb      	ldrh	r3, [r7, #6]
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	00db      	lsls	r3, r3, #3
 8003e70:	737b      	strb	r3, [r7, #13]

	LCD9488_CS_CLR;
 8003e72:	2200      	movs	r2, #0
 8003e74:	2104      	movs	r1, #4
 8003e76:	481e      	ldr	r0, [pc, #120]	; (8003ef0 <LCD9488_WriteData_16Bit+0xac>)
 8003e78:	f001 fecd 	bl	8005c16 <HAL_GPIO_WritePin>
	LCD9488_RS_SET;
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	2101      	movs	r1, #1
 8003e80:	481b      	ldr	r0, [pc, #108]	; (8003ef0 <LCD9488_WriteData_16Bit+0xac>)
 8003e82:	f001 fec8 	bl	8005c16 <HAL_GPIO_WritePin>
	while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003e86:	bf00      	nop
 8003e88:	4b1a      	ldr	r3, [pc, #104]	; (8003ef4 <LCD9488_WriteData_16Bit+0xb0>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 0302 	and.w	r3, r3, #2
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d0f8      	beq.n	8003e88 <LCD9488_WriteData_16Bit+0x44>
		LCD_SPI.Instance->DR = r;
 8003e96:	4b17      	ldr	r3, [pc, #92]	; (8003ef4 <LCD9488_WriteData_16Bit+0xb0>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	7bfa      	ldrb	r2, [r7, #15]
 8003e9c:	60da      	str	r2, [r3, #12]

	while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003e9e:	bf00      	nop
 8003ea0:	4b14      	ldr	r3, [pc, #80]	; (8003ef4 <LCD9488_WriteData_16Bit+0xb0>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d0f8      	beq.n	8003ea0 <LCD9488_WriteData_16Bit+0x5c>
		LCD_SPI.Instance->DR = g;
 8003eae:	4b11      	ldr	r3, [pc, #68]	; (8003ef4 <LCD9488_WriteData_16Bit+0xb0>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	7bba      	ldrb	r2, [r7, #14]
 8003eb4:	60da      	str	r2, [r3, #12]

	while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003eb6:	bf00      	nop
 8003eb8:	4b0e      	ldr	r3, [pc, #56]	; (8003ef4 <LCD9488_WriteData_16Bit+0xb0>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f003 0302 	and.w	r3, r3, #2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f8      	beq.n	8003eb8 <LCD9488_WriteData_16Bit+0x74>
		LCD_SPI.Instance->DR = b;
 8003ec6:	4b0b      	ldr	r3, [pc, #44]	; (8003ef4 <LCD9488_WriteData_16Bit+0xb0>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	7b7a      	ldrb	r2, [r7, #13]
 8003ecc:	60da      	str	r2, [r3, #12]

	while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003ece:	bf00      	nop
 8003ed0:	4b08      	ldr	r3, [pc, #32]	; (8003ef4 <LCD9488_WriteData_16Bit+0xb0>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d0f8      	beq.n	8003ed0 <LCD9488_WriteData_16Bit+0x8c>

	LCD9488_CS_SET;
 8003ede:	2201      	movs	r2, #1
 8003ee0:	2104      	movs	r1, #4
 8003ee2:	4803      	ldr	r0, [pc, #12]	; (8003ef0 <LCD9488_WriteData_16Bit+0xac>)
 8003ee4:	f001 fe97 	bl	8005c16 <HAL_GPIO_WritePin>
}
 8003ee8:	bf00      	nop
 8003eea:	3710      	adds	r7, #16
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	40020800 	.word	0x40020800
 8003ef4:	20003bd4 	.word	0x20003bd4

08003ef8 <LCD9488_GUI_Draw_Point>:
//=======================================================================================
void LCD9488_GUI_Draw_Point(uint16_t x,uint16_t y)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	4603      	mov	r3, r0
 8003f00:	460a      	mov	r2, r1
 8003f02:	80fb      	strh	r3, [r7, #6]
 8003f04:	4613      	mov	r3, r2
 8003f06:	80bb      	strh	r3, [r7, #4]
	LCD9488_GUI_SetCursor(x,y);
 8003f08:	88ba      	ldrh	r2, [r7, #4]
 8003f0a:	88fb      	ldrh	r3, [r7, #6]
 8003f0c:	4611      	mov	r1, r2
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f000 f93e 	bl	8004190 <LCD9488_GUI_SetCursor>
	LCD9488_WriteData_16Bit(LCD9488_Point_Color);
 8003f14:	4b04      	ldr	r3, [pc, #16]	; (8003f28 <LCD9488_GUI_Draw_Point+0x30>)
 8003f16:	881b      	ldrh	r3, [r3, #0]
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f7ff ff93 	bl	8003e44 <LCD9488_WriteData_16Bit>
}
 8003f1e:	bf00      	nop
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	20000330 	.word	0x20000330

08003f2c <LCD9488_GUI_Clear>:
//=======================================================================================
void LCD9488_GUI_Clear(uint16_t Color)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	4603      	mov	r3, r0
 8003f34:	80fb      	strh	r3, [r7, #6]
	LCD9488_GUI_SetWindows(0,0,LCD9488_DEV.Width-1,LCD9488_DEV.Height-1);
 8003f36:	4b32      	ldr	r3, [pc, #200]	; (8004000 <LCD9488_GUI_Clear+0xd4>)
 8003f38:	881b      	ldrh	r3, [r3, #0]
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	b29a      	uxth	r2, r3
 8003f3e:	4b30      	ldr	r3, [pc, #192]	; (8004000 <LCD9488_GUI_Clear+0xd4>)
 8003f40:	885b      	ldrh	r3, [r3, #2]
 8003f42:	3b01      	subs	r3, #1
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	2100      	movs	r1, #0
 8003f48:	2000      	movs	r0, #0
 8003f4a:	f000 f875 	bl	8004038 <LCD9488_GUI_SetWindows>
	LCD9488_CS_CLR;
 8003f4e:	2200      	movs	r2, #0
 8003f50:	2104      	movs	r1, #4
 8003f52:	482c      	ldr	r0, [pc, #176]	; (8004004 <LCD9488_GUI_Clear+0xd8>)
 8003f54:	f001 fe5f 	bl	8005c16 <HAL_GPIO_WritePin>
	LCD9488_RS_SET;
 8003f58:	2201      	movs	r2, #1
 8003f5a:	2101      	movs	r1, #1
 8003f5c:	4829      	ldr	r0, [pc, #164]	; (8004004 <LCD9488_GUI_Clear+0xd8>)
 8003f5e:	f001 fe5a 	bl	8005c16 <HAL_GPIO_WritePin>
	uint32_t cnt = LCD9488_DEV.Height * LCD9488_DEV.Width;
 8003f62:	4b27      	ldr	r3, [pc, #156]	; (8004000 <LCD9488_GUI_Clear+0xd4>)
 8003f64:	885b      	ldrh	r3, [r3, #2]
 8003f66:	461a      	mov	r2, r3
 8003f68:	4b25      	ldr	r3, [pc, #148]	; (8004000 <LCD9488_GUI_Clear+0xd4>)
 8003f6a:	881b      	ldrh	r3, [r3, #0]
 8003f6c:	fb03 f302 	mul.w	r3, r3, r2
 8003f70:	60fb      	str	r3, [r7, #12]
	uint8_t r = (Color>>8)&0xF8; 	// RED Color
 8003f72:	88fb      	ldrh	r3, [r7, #6]
 8003f74:	0a1b      	lsrs	r3, r3, #8
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	f023 0307 	bic.w	r3, r3, #7
 8003f7e:	72fb      	strb	r3, [r7, #11]
	uint8_t g = (Color>>3)&0xFC; 	// Green Color
 8003f80:	88fb      	ldrh	r3, [r7, #6]
 8003f82:	08db      	lsrs	r3, r3, #3
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	f023 0303 	bic.w	r3, r3, #3
 8003f8c:	72bb      	strb	r3, [r7, #10]
	uint8_t b = Color<<3; 			// Blue Color
 8003f8e:	88fb      	ldrh	r3, [r7, #6]
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	00db      	lsls	r3, r3, #3
 8003f94:	727b      	strb	r3, [r7, #9]

	while (cnt)
 8003f96:	e026      	b.n	8003fe6 <LCD9488_GUI_Clear+0xba>
	{
		while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003f98:	bf00      	nop
 8003f9a:	4b1b      	ldr	r3, [pc, #108]	; (8004008 <LCD9488_GUI_Clear+0xdc>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	f003 0302 	and.w	r3, r3, #2
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d0f8      	beq.n	8003f9a <LCD9488_GUI_Clear+0x6e>
			LCD_SPI.Instance->DR = r;//RED
 8003fa8:	4b17      	ldr	r3, [pc, #92]	; (8004008 <LCD9488_GUI_Clear+0xdc>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	7afa      	ldrb	r2, [r7, #11]
 8003fae:	60da      	str	r2, [r3, #12]

		while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003fb0:	bf00      	nop
 8003fb2:	4b15      	ldr	r3, [pc, #84]	; (8004008 <LCD9488_GUI_Clear+0xdc>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d0f8      	beq.n	8003fb2 <LCD9488_GUI_Clear+0x86>
			LCD_SPI.Instance->DR = g;//GREEN
 8003fc0:	4b11      	ldr	r3, [pc, #68]	; (8004008 <LCD9488_GUI_Clear+0xdc>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	7aba      	ldrb	r2, [r7, #10]
 8003fc6:	60da      	str	r2, [r3, #12]

		while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 8003fc8:	bf00      	nop
 8003fca:	4b0f      	ldr	r3, [pc, #60]	; (8004008 <LCD9488_GUI_Clear+0xdc>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	f003 0302 	and.w	r3, r3, #2
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d0f8      	beq.n	8003fca <LCD9488_GUI_Clear+0x9e>
			LCD_SPI.Instance->DR = b;//BLUE
 8003fd8:	4b0b      	ldr	r3, [pc, #44]	; (8004008 <LCD9488_GUI_Clear+0xdc>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	7a7a      	ldrb	r2, [r7, #9]
 8003fde:	60da      	str	r2, [r3, #12]

		cnt--;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	60fb      	str	r3, [r7, #12]
	while (cnt)
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d1d5      	bne.n	8003f98 <LCD9488_GUI_Clear+0x6c>
	}
	LCD9488_CS_SET;
 8003fec:	2201      	movs	r2, #1
 8003fee:	2104      	movs	r1, #4
 8003ff0:	4804      	ldr	r0, [pc, #16]	; (8004004 <LCD9488_GUI_Clear+0xd8>)
 8003ff2:	f001 fe10 	bl	8005c16 <HAL_GPIO_WritePin>
}
 8003ff6:	bf00      	nop
 8003ff8:	3710      	adds	r7, #16
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	20003fcc 	.word	0x20003fcc
 8004004:	40020800 	.word	0x40020800
 8004008:	20003bd4 	.word	0x20003bd4

0800400c <LCD9488_RESET>:

//=======================================================================================
void LCD9488_RESET(void)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	af00      	add	r7, sp, #0
	LCD9488_RST_CLR;
 8004010:	2200      	movs	r2, #0
 8004012:	2102      	movs	r1, #2
 8004014:	4807      	ldr	r0, [pc, #28]	; (8004034 <LCD9488_RESET+0x28>)
 8004016:	f001 fdfe 	bl	8005c16 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800401a:	2064      	movs	r0, #100	; 0x64
 800401c:	f000 fb7e 	bl	800471c <HAL_Delay>
	LCD9488_RST_SET;
 8004020:	2201      	movs	r2, #1
 8004022:	2102      	movs	r1, #2
 8004024:	4803      	ldr	r0, [pc, #12]	; (8004034 <LCD9488_RESET+0x28>)
 8004026:	f001 fdf6 	bl	8005c16 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800402a:	2032      	movs	r0, #50	; 0x32
 800402c:	f000 fb76 	bl	800471c <HAL_Delay>
}
 8004030:	bf00      	nop
 8004032:	bd80      	pop	{r7, pc}
 8004034:	40020800 	.word	0x40020800

08004038 <LCD9488_GUI_SetWindows>:
//=======================================================================================
void LCD9488_GUI_SetWindows(uint16_t xStar, uint16_t yStar,uint16_t xEnd,uint16_t yEnd)
{
 8004038:	b590      	push	{r4, r7, lr}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	4604      	mov	r4, r0
 8004040:	4608      	mov	r0, r1
 8004042:	4611      	mov	r1, r2
 8004044:	461a      	mov	r2, r3
 8004046:	4623      	mov	r3, r4
 8004048:	80fb      	strh	r3, [r7, #6]
 800404a:	4603      	mov	r3, r0
 800404c:	80bb      	strh	r3, [r7, #4]
 800404e:	460b      	mov	r3, r1
 8004050:	807b      	strh	r3, [r7, #2]
 8004052:	4613      	mov	r3, r2
 8004054:	803b      	strh	r3, [r7, #0]
	LCD9488_Transport_WR_REG(LCD9488_DEV.SetXcmd);
 8004056:	4b21      	ldr	r3, [pc, #132]	; (80040dc <LCD9488_GUI_SetWindows+0xa4>)
 8004058:	895b      	ldrh	r3, [r3, #10]
 800405a:	b2db      	uxtb	r3, r3
 800405c:	4618      	mov	r0, r3
 800405e:	f7ff fe8b 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(xStar>>8);
 8004062:	88fb      	ldrh	r3, [r7, #6]
 8004064:	0a1b      	lsrs	r3, r3, #8
 8004066:	b29b      	uxth	r3, r3
 8004068:	b2db      	uxtb	r3, r3
 800406a:	4618      	mov	r0, r3
 800406c:	f7ff feaa 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x00FF&xStar);
 8004070:	88fb      	ldrh	r3, [r7, #6]
 8004072:	b2db      	uxtb	r3, r3
 8004074:	4618      	mov	r0, r3
 8004076:	f7ff fea5 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(xEnd>>8);
 800407a:	887b      	ldrh	r3, [r7, #2]
 800407c:	0a1b      	lsrs	r3, r3, #8
 800407e:	b29b      	uxth	r3, r3
 8004080:	b2db      	uxtb	r3, r3
 8004082:	4618      	mov	r0, r3
 8004084:	f7ff fe9e 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x00FF&xEnd);
 8004088:	887b      	ldrh	r3, [r7, #2]
 800408a:	b2db      	uxtb	r3, r3
 800408c:	4618      	mov	r0, r3
 800408e:	f7ff fe99 	bl	8003dc4 <LCD9488_Transport_WR_DATA>

	LCD9488_Transport_WR_REG(LCD9488_DEV.SetYcmd);
 8004092:	4b12      	ldr	r3, [pc, #72]	; (80040dc <LCD9488_GUI_SetWindows+0xa4>)
 8004094:	899b      	ldrh	r3, [r3, #12]
 8004096:	b2db      	uxtb	r3, r3
 8004098:	4618      	mov	r0, r3
 800409a:	f7ff fe6d 	bl	8003d78 <LCD9488_Transport_WR_REG>
	LCD9488_Transport_WR_DATA(yStar>>8);
 800409e:	88bb      	ldrh	r3, [r7, #4]
 80040a0:	0a1b      	lsrs	r3, r3, #8
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	4618      	mov	r0, r3
 80040a8:	f7ff fe8c 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x00FF&yStar);
 80040ac:	88bb      	ldrh	r3, [r7, #4]
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7ff fe87 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(yEnd>>8);
 80040b6:	883b      	ldrh	r3, [r7, #0]
 80040b8:	0a1b      	lsrs	r3, r3, #8
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	4618      	mov	r0, r3
 80040c0:	f7ff fe80 	bl	8003dc4 <LCD9488_Transport_WR_DATA>
	LCD9488_Transport_WR_DATA(0x00FF&yEnd);
 80040c4:	883b      	ldrh	r3, [r7, #0]
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	4618      	mov	r0, r3
 80040ca:	f7ff fe7b 	bl	8003dc4 <LCD9488_Transport_WR_DATA>

	LCD9488_WriteRAM_Prepare();
 80040ce:	f7ff fead 	bl	8003e2c <LCD9488_WriteRAM_Prepare>
}
 80040d2:	bf00      	nop
 80040d4:	370c      	adds	r7, #12
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd90      	pop	{r4, r7, pc}
 80040da:	bf00      	nop
 80040dc:	20003fcc 	.word	0x20003fcc

080040e0 <LCD9488_GUI_SetOrientation>:
//=======================================================================================
void LCD9488_GUI_SetOrientation(uint8_t direction)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	4603      	mov	r3, r0
 80040e8:	71fb      	strb	r3, [r7, #7]
			LCD9488_DEV.SetXcmd=0x2A;
 80040ea:	4b28      	ldr	r3, [pc, #160]	; (800418c <LCD9488_GUI_SetOrientation+0xac>)
 80040ec:	222a      	movs	r2, #42	; 0x2a
 80040ee:	815a      	strh	r2, [r3, #10]
			LCD9488_DEV.SetYcmd=0x2B;
 80040f0:	4b26      	ldr	r3, [pc, #152]	; (800418c <LCD9488_GUI_SetOrientation+0xac>)
 80040f2:	222b      	movs	r2, #43	; 0x2b
 80040f4:	819a      	strh	r2, [r3, #12]
			LCD9488_DEV.WramCmd=0x2C;
 80040f6:	4b25      	ldr	r3, [pc, #148]	; (800418c <LCD9488_GUI_SetOrientation+0xac>)
 80040f8:	222c      	movs	r2, #44	; 0x2c
 80040fa:	811a      	strh	r2, [r3, #8]
	switch(direction){
 80040fc:	79fb      	ldrb	r3, [r7, #7]
 80040fe:	2b03      	cmp	r3, #3
 8004100:	d83e      	bhi.n	8004180 <LCD9488_GUI_SetOrientation+0xa0>
 8004102:	a201      	add	r2, pc, #4	; (adr r2, 8004108 <LCD9488_GUI_SetOrientation+0x28>)
 8004104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004108:	08004119 	.word	0x08004119
 800410c:	08004133 	.word	0x08004133
 8004110:	0800414d 	.word	0x0800414d
 8004114:	08004167 	.word	0x08004167
		case 0:										// 0 degree
			LCD9488_DEV.Width=LCD_W;
 8004118:	4b1c      	ldr	r3, [pc, #112]	; (800418c <LCD9488_GUI_SetOrientation+0xac>)
 800411a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800411e:	801a      	strh	r2, [r3, #0]
			LCD9488_DEV.Height=LCD_H;
 8004120:	4b1a      	ldr	r3, [pc, #104]	; (800418c <LCD9488_GUI_SetOrientation+0xac>)
 8004122:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8004126:	805a      	strh	r2, [r3, #2]
			LCD9488_WriteReg(0x36,(1<<3)|(0<<6)|(0<<7));//BGR==1,MY==0,MX==0,MV==0
 8004128:	2108      	movs	r1, #8
 800412a:	2036      	movs	r0, #54	; 0x36
 800412c:	f7ff fe68 	bl	8003e00 <LCD9488_WriteReg>
		break;
 8004130:	e027      	b.n	8004182 <LCD9488_GUI_SetOrientation+0xa2>
		case 1:										// 90 degree
			LCD9488_DEV.Width=LCD_H;
 8004132:	4b16      	ldr	r3, [pc, #88]	; (800418c <LCD9488_GUI_SetOrientation+0xac>)
 8004134:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8004138:	801a      	strh	r2, [r3, #0]
			LCD9488_DEV.Height=LCD_W;
 800413a:	4b14      	ldr	r3, [pc, #80]	; (800418c <LCD9488_GUI_SetOrientation+0xac>)
 800413c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004140:	805a      	strh	r2, [r3, #2]
			LCD9488_WriteReg(0x36,(1<<3)|(0<<7)|(1<<6)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
 8004142:	2168      	movs	r1, #104	; 0x68
 8004144:	2036      	movs	r0, #54	; 0x36
 8004146:	f7ff fe5b 	bl	8003e00 <LCD9488_WriteReg>
		break;
 800414a:	e01a      	b.n	8004182 <LCD9488_GUI_SetOrientation+0xa2>
		case 2:										// 180 degree
			LCD9488_DEV.Width=LCD_W;
 800414c:	4b0f      	ldr	r3, [pc, #60]	; (800418c <LCD9488_GUI_SetOrientation+0xac>)
 800414e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004152:	801a      	strh	r2, [r3, #0]
			LCD9488_DEV.Height=LCD_H;
 8004154:	4b0d      	ldr	r3, [pc, #52]	; (800418c <LCD9488_GUI_SetOrientation+0xac>)
 8004156:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800415a:	805a      	strh	r2, [r3, #2]
			LCD9488_WriteReg(0x36,(1<<3)|(1<<6)|(1<<7));//BGR==1,MY==0,MX==0,MV==0
 800415c:	21c8      	movs	r1, #200	; 0xc8
 800415e:	2036      	movs	r0, #54	; 0x36
 8004160:	f7ff fe4e 	bl	8003e00 <LCD9488_WriteReg>
		break;
 8004164:	e00d      	b.n	8004182 <LCD9488_GUI_SetOrientation+0xa2>
		case 3:										// 270 degree
			LCD9488_DEV.Width=LCD_H;
 8004166:	4b09      	ldr	r3, [pc, #36]	; (800418c <LCD9488_GUI_SetOrientation+0xac>)
 8004168:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800416c:	801a      	strh	r2, [r3, #0]
			LCD9488_DEV.Height=LCD_W;
 800416e:	4b07      	ldr	r3, [pc, #28]	; (800418c <LCD9488_GUI_SetOrientation+0xac>)
 8004170:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004174:	805a      	strh	r2, [r3, #2]
			LCD9488_WriteReg(0x36,(1<<3)|(1<<7)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
 8004176:	21a8      	movs	r1, #168	; 0xa8
 8004178:	2036      	movs	r0, #54	; 0x36
 800417a:	f7ff fe41 	bl	8003e00 <LCD9488_WriteReg>
		break;
 800417e:	e000      	b.n	8004182 <LCD9488_GUI_SetOrientation+0xa2>
		default:break;
 8004180:	bf00      	nop
	}
}
 8004182:	bf00      	nop
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	20003fcc 	.word	0x20003fcc

08004190 <LCD9488_GUI_SetCursor>:
//=======================================================================================
void LCD9488_GUI_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	4603      	mov	r3, r0
 8004198:	460a      	mov	r2, r1
 800419a:	80fb      	strh	r3, [r7, #6]
 800419c:	4613      	mov	r3, r2
 800419e:	80bb      	strh	r3, [r7, #4]
	LCD9488_GUI_SetWindows(Xpos,Ypos,Xpos,Ypos);										//    1 
 80041a0:	88bb      	ldrh	r3, [r7, #4]
 80041a2:	88fa      	ldrh	r2, [r7, #6]
 80041a4:	88b9      	ldrh	r1, [r7, #4]
 80041a6:	88f8      	ldrh	r0, [r7, #6]
 80041a8:	f7ff ff46 	bl	8004038 <LCD9488_GUI_SetWindows>
}
 80041ac:	bf00      	nop
 80041ae:	3708      	adds	r7, #8
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <LCD9488_GUI_SetFont>:
		LCD9488_GUI_Fill(a,y,b,y,LCD9488_Point_Color);
	}
}
//=======================================================================================
void LCD9488_GUI_SetFont(unsigned char* AFont, uint16_t AFontColor, uint16_t ABackgroundColor) //     
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	460b      	mov	r3, r1
 80041be:	807b      	strh	r3, [r7, #2]
 80041c0:	4613      	mov	r3, r2
 80041c2:	803b      	strh	r3, [r7, #0]
	LCD9488_CurrentFont = AFont;														//      
 80041c4:	4a15      	ldr	r2, [pc, #84]	; (800421c <LCD9488_GUI_SetFont+0x68>)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6013      	str	r3, [r2, #0]
	LCD9488_Point_Color = AFontColor;													//   
 80041ca:	4a15      	ldr	r2, [pc, #84]	; (8004220 <LCD9488_GUI_SetFont+0x6c>)
 80041cc:	887b      	ldrh	r3, [r7, #2]
 80041ce:	8013      	strh	r3, [r2, #0]
	LCD9488_Back_Color  = ABackgroundColor;												//  
 80041d0:	4a14      	ldr	r2, [pc, #80]	; (8004224 <LCD9488_GUI_SetFont+0x70>)
 80041d2:	883b      	ldrh	r3, [r7, #0]
 80041d4:	8013      	strh	r3, [r2, #0]

	//   
	LCD9488_CurrentFont_FirstChar		= LCD9488_CurrentFont[0];          				//    
 80041d6:	4b11      	ldr	r3, [pc, #68]	; (800421c <LCD9488_GUI_SetFont+0x68>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	781a      	ldrb	r2, [r3, #0]
 80041dc:	4b12      	ldr	r3, [pc, #72]	; (8004228 <LCD9488_GUI_SetFont+0x74>)
 80041de:	701a      	strb	r2, [r3, #0]
	LCD9488_CurrentFont_LastChar		= LCD9488_CurrentFont[1];          				//    
 80041e0:	4b0e      	ldr	r3, [pc, #56]	; (800421c <LCD9488_GUI_SetFont+0x68>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	785a      	ldrb	r2, [r3, #1]
 80041e6:	4b11      	ldr	r3, [pc, #68]	; (800422c <LCD9488_GUI_SetFont+0x78>)
 80041e8:	701a      	strb	r2, [r3, #0]
	LCD9488_CurrentFont_Offset			= LCD9488_CurrentFont[2];          				//    1    
 80041ea:	4b0c      	ldr	r3, [pc, #48]	; (800421c <LCD9488_GUI_SetFont+0x68>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	789a      	ldrb	r2, [r3, #2]
 80041f0:	4b0f      	ldr	r3, [pc, #60]	; (8004230 <LCD9488_GUI_SetFont+0x7c>)
 80041f2:	701a      	strb	r2, [r3, #0]
	LCD9488_CurrentFont_PixHoriz 		= LCD9488_CurrentFont[3];           			//    
 80041f4:	4b09      	ldr	r3, [pc, #36]	; (800421c <LCD9488_GUI_SetFont+0x68>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	78da      	ldrb	r2, [r3, #3]
 80041fa:	4b0e      	ldr	r3, [pc, #56]	; (8004234 <LCD9488_GUI_SetFont+0x80>)
 80041fc:	701a      	strb	r2, [r3, #0]
	LCD9488_CurrentFont_PixVert 		= LCD9488_CurrentFont[4];                   	//    
 80041fe:	4b07      	ldr	r3, [pc, #28]	; (800421c <LCD9488_GUI_SetFont+0x68>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	791a      	ldrb	r2, [r3, #4]
 8004204:	4b0c      	ldr	r3, [pc, #48]	; (8004238 <LCD9488_GUI_SetFont+0x84>)
 8004206:	701a      	strb	r2, [r3, #0]
	LCD9488_CurrentFont_BytesPerLine	= LCD9488_CurrentFont[5];                   	//    1    
 8004208:	4b04      	ldr	r3, [pc, #16]	; (800421c <LCD9488_GUI_SetFont+0x68>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	795a      	ldrb	r2, [r3, #5]
 800420e:	4b0b      	ldr	r3, [pc, #44]	; (800423c <LCD9488_GUI_SetFont+0x88>)
 8004210:	701a      	strb	r2, [r3, #0]
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	bc80      	pop	{r7}
 800421a:	4770      	bx	lr
 800421c:	200039f4 	.word	0x200039f4
 8004220:	20000330 	.word	0x20000330
 8004224:	20000004 	.word	0x20000004
 8004228:	20003a0a 	.word	0x20003a0a
 800422c:	200039f8 	.word	0x200039f8
 8004230:	20003a06 	.word	0x20003a06
 8004234:	20003a05 	.word	0x20003a05
 8004238:	20003a04 	.word	0x20003a04
 800423c:	20003a0b 	.word	0x20003a0b

08004240 <LCD9488_GUI_GotoXY>:
//=======================================================================================
void LCD9488_GUI_GotoXY(uint16_t x1, uint16_t y1)										//        
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	4603      	mov	r3, r0
 8004248:	460a      	mov	r2, r1
 800424a:	80fb      	strh	r3, [r7, #6]
 800424c:	4613      	mov	r3, r2
 800424e:	80bb      	strh	r3, [r7, #4]
	char_x = x1;
 8004250:	88fb      	ldrh	r3, [r7, #6]
 8004252:	4a05      	ldr	r2, [pc, #20]	; (8004268 <LCD9488_GUI_GotoXY+0x28>)
 8004254:	6013      	str	r3, [r2, #0]
	char_y = y1;
 8004256:	88bb      	ldrh	r3, [r7, #4]
 8004258:	4a04      	ldr	r2, [pc, #16]	; (800426c <LCD9488_GUI_GotoXY+0x2c>)
 800425a:	6013      	str	r3, [r2, #0]
}
 800425c:	bf00      	nop
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	bc80      	pop	{r7}
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	20003a00 	.word	0x20003a00
 800426c:	20003a10 	.word	0x20003a10

08004270 <LCD9488_GUI_Draw_Char>:
//=======================================================================================
void LCD9488_GUI_Draw_Char(uint16_t fc, uint16_t bc, uint8_t c, ADrawType Overlying)
{
 8004270:	b590      	push	{r4, r7, lr}
 8004272:	b089      	sub	sp, #36	; 0x24
 8004274:	af00      	add	r7, sp, #0
 8004276:	4604      	mov	r4, r0
 8004278:	4608      	mov	r0, r1
 800427a:	4611      	mov	r1, r2
 800427c:	461a      	mov	r2, r3
 800427e:	4623      	mov	r3, r4
 8004280:	80fb      	strh	r3, [r7, #6]
 8004282:	4603      	mov	r3, r0
 8004284:	80bb      	strh	r3, [r7, #4]
 8004286:	460b      	mov	r3, r1
 8004288:	70fb      	strb	r3, [r7, #3]
 800428a:	4613      	mov	r3, r2
 800428c:	70bb      	strb	r3, [r7, #2]
    unsigned int b;
    unsigned char* CurCharBitmap;														//        
    unsigned char z, cur_width;

    if ((c < LCD9488_CurrentFont_FirstChar) || (c > LCD9488_CurrentFont_LastChar))
 800428e:	4b74      	ldr	r3, [pc, #464]	; (8004460 <LCD9488_GUI_Draw_Char+0x1f0>)
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	78fa      	ldrb	r2, [r7, #3]
 8004294:	429a      	cmp	r2, r3
 8004296:	f0c0 817b 	bcc.w	8004590 <LCD9488_GUI_Draw_Char+0x320>
 800429a:	4b72      	ldr	r3, [pc, #456]	; (8004464 <LCD9488_GUI_Draw_Char+0x1f4>)
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	78fa      	ldrb	r2, [r7, #3]
 80042a0:	429a      	cmp	r2, r3
 80042a2:	f200 8175 	bhi.w	8004590 <LCD9488_GUI_Draw_Char+0x320>
    {
    	return;  																		//    ,    
    }

	c = c - LCD9488_CurrentFont_FirstChar; 												//   1    ( ASCII )
 80042a6:	4b6e      	ldr	r3, [pc, #440]	; (8004460 <LCD9488_GUI_Draw_Char+0x1f0>)
 80042a8:	781b      	ldrb	r3, [r3, #0]
 80042aa:	78fa      	ldrb	r2, [r7, #3]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	70fb      	strb	r3, [r7, #3]

    if (char_x + LCD9488_CurrentFont_PixHoriz > LCD9488_DEV.Width)
 80042b0:	4b6d      	ldr	r3, [pc, #436]	; (8004468 <LCD9488_GUI_Draw_Char+0x1f8>)
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	461a      	mov	r2, r3
 80042b6:	4b6d      	ldr	r3, [pc, #436]	; (800446c <LCD9488_GUI_Draw_Char+0x1fc>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4413      	add	r3, r2
 80042bc:	4a6c      	ldr	r2, [pc, #432]	; (8004470 <LCD9488_GUI_Draw_Char+0x200>)
 80042be:	8812      	ldrh	r2, [r2, #0]
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d918      	bls.n	80042f6 <LCD9488_GUI_Draw_Char+0x86>
     {
         char_x = 0;
 80042c4:	4b69      	ldr	r3, [pc, #420]	; (800446c <LCD9488_GUI_Draw_Char+0x1fc>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	601a      	str	r2, [r3, #0]
         char_y = char_y + LCD9488_CurrentFont_PixVert;
 80042ca:	4b6a      	ldr	r3, [pc, #424]	; (8004474 <LCD9488_GUI_Draw_Char+0x204>)
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	461a      	mov	r2, r3
 80042d0:	4b69      	ldr	r3, [pc, #420]	; (8004478 <LCD9488_GUI_Draw_Char+0x208>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4413      	add	r3, r2
 80042d6:	4a68      	ldr	r2, [pc, #416]	; (8004478 <LCD9488_GUI_Draw_Char+0x208>)
 80042d8:	6013      	str	r3, [r2, #0]
         if (char_y >= (LCD9488_DEV.Height - LCD9488_CurrentFont_PixVert) )
 80042da:	4b65      	ldr	r3, [pc, #404]	; (8004470 <LCD9488_GUI_Draw_Char+0x200>)
 80042dc:	885b      	ldrh	r3, [r3, #2]
 80042de:	461a      	mov	r2, r3
 80042e0:	4b64      	ldr	r3, [pc, #400]	; (8004474 <LCD9488_GUI_Draw_Char+0x204>)
 80042e2:	781b      	ldrb	r3, [r3, #0]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	461a      	mov	r2, r3
 80042e8:	4b63      	ldr	r3, [pc, #396]	; (8004478 <LCD9488_GUI_Draw_Char+0x208>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d802      	bhi.n	80042f6 <LCD9488_GUI_Draw_Char+0x86>
         {
             char_y = 0;
 80042f0:	4b61      	ldr	r3, [pc, #388]	; (8004478 <LCD9488_GUI_Draw_Char+0x208>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	601a      	str	r2, [r3, #0]
         }
     }

    CurCharBitmap = &LCD9488_CurrentFont[((c) * LCD9488_CurrentFont_Offset) + 6]; 		//     ( =  ; offset =      ; 6 =  6     -    )
 80042f6:	4b61      	ldr	r3, [pc, #388]	; (800447c <LCD9488_GUI_Draw_Char+0x20c>)
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	78fb      	ldrb	r3, [r7, #3]
 80042fc:	4960      	ldr	r1, [pc, #384]	; (8004480 <LCD9488_GUI_Draw_Char+0x210>)
 80042fe:	7809      	ldrb	r1, [r1, #0]
 8004300:	fb01 f303 	mul.w	r3, r1, r3
 8004304:	3306      	adds	r3, #6
 8004306:	4413      	add	r3, r2
 8004308:	617b      	str	r3, [r7, #20]

    cur_width = CurCharBitmap[0];                          								//    -       -  
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	74fb      	strb	r3, [r7, #19]

    if (Overlying == DRAW_OVERLYING)													//    -           ()
 8004310:	78bb      	ldrb	r3, [r7, #2]
 8004312:	2b01      	cmp	r3, #1
 8004314:	d150      	bne.n	80043b8 <LCD9488_GUI_Draw_Char+0x148>
    {
        for (uint8_t cur_y = 0; cur_y < LCD9488_CurrentFont_PixVert; cur_y++)			//   
 8004316:	2300      	movs	r3, #0
 8004318:	77fb      	strb	r3, [r7, #31]
 800431a:	e03c      	b.n	8004396 <LCD9488_GUI_Draw_Char+0x126>
        {
           for (uint8_t cur_x = 0; cur_x < LCD9488_CurrentFont_PixHoriz; cur_x++)		//   
 800431c:	2300      	movs	r3, #0
 800431e:	77bb      	strb	r3, [r7, #30]
 8004320:	e031      	b.n	8004386 <LCD9488_GUI_Draw_Char+0x116>
           {
               z =  CurCharBitmap[LCD9488_CurrentFont_BytesPerLine * cur_x + ((cur_y & 0xF8) >> 3) + 1];
 8004322:	4b58      	ldr	r3, [pc, #352]	; (8004484 <LCD9488_GUI_Draw_Char+0x214>)
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	461a      	mov	r2, r3
 8004328:	7fbb      	ldrb	r3, [r7, #30]
 800432a:	fb03 f302 	mul.w	r3, r3, r2
 800432e:	7ffa      	ldrb	r2, [r7, #31]
 8004330:	08d2      	lsrs	r2, r2, #3
 8004332:	b2d2      	uxtb	r2, r2
 8004334:	4413      	add	r3, r2
 8004336:	3301      	adds	r3, #1
 8004338:	697a      	ldr	r2, [r7, #20]
 800433a:	4413      	add	r3, r2
 800433c:	781b      	ldrb	r3, [r3, #0]
 800433e:	74bb      	strb	r3, [r7, #18]

               b = 1 << (cur_y & 0x07);
 8004340:	7ffb      	ldrb	r3, [r7, #31]
 8004342:	f003 0307 	and.w	r3, r3, #7
 8004346:	2201      	movs	r2, #1
 8004348:	fa02 f303 	lsl.w	r3, r2, r3
 800434c:	60fb      	str	r3, [r7, #12]

               if (( z & b ) == 0x00) 													// ,      
 800434e:	7cba      	ldrb	r2, [r7, #18]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	4013      	ands	r3, r2
 8004354:	2b00      	cmp	r3, #0
 8004356:	d013      	beq.n	8004380 <LCD9488_GUI_Draw_Char+0x110>
               {

               }
               else																		//   
               {
            	   LCD9488_Point_Color = fc;											//   
 8004358:	4a4b      	ldr	r2, [pc, #300]	; (8004488 <LCD9488_GUI_Draw_Char+0x218>)
 800435a:	88fb      	ldrh	r3, [r7, #6]
 800435c:	8013      	strh	r3, [r2, #0]
            	   LCD9488_GUI_Draw_Point(char_x + cur_x, char_y + cur_y);				//    
 800435e:	7fbb      	ldrb	r3, [r7, #30]
 8004360:	b29a      	uxth	r2, r3
 8004362:	4b42      	ldr	r3, [pc, #264]	; (800446c <LCD9488_GUI_Draw_Char+0x1fc>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	b29b      	uxth	r3, r3
 8004368:	4413      	add	r3, r2
 800436a:	b298      	uxth	r0, r3
 800436c:	7ffb      	ldrb	r3, [r7, #31]
 800436e:	b29a      	uxth	r2, r3
 8004370:	4b41      	ldr	r3, [pc, #260]	; (8004478 <LCD9488_GUI_Draw_Char+0x208>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	b29b      	uxth	r3, r3
 8004376:	4413      	add	r3, r2
 8004378:	b29b      	uxth	r3, r3
 800437a:	4619      	mov	r1, r3
 800437c:	f7ff fdbc 	bl	8003ef8 <LCD9488_GUI_Draw_Point>
           for (uint8_t cur_x = 0; cur_x < LCD9488_CurrentFont_PixHoriz; cur_x++)		//   
 8004380:	7fbb      	ldrb	r3, [r7, #30]
 8004382:	3301      	adds	r3, #1
 8004384:	77bb      	strb	r3, [r7, #30]
 8004386:	4b38      	ldr	r3, [pc, #224]	; (8004468 <LCD9488_GUI_Draw_Char+0x1f8>)
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	7fba      	ldrb	r2, [r7, #30]
 800438c:	429a      	cmp	r2, r3
 800438e:	d3c8      	bcc.n	8004322 <LCD9488_GUI_Draw_Char+0xb2>
        for (uint8_t cur_y = 0; cur_y < LCD9488_CurrentFont_PixVert; cur_y++)			//   
 8004390:	7ffb      	ldrb	r3, [r7, #31]
 8004392:	3301      	adds	r3, #1
 8004394:	77fb      	strb	r3, [r7, #31]
 8004396:	4b37      	ldr	r3, [pc, #220]	; (8004474 <LCD9488_GUI_Draw_Char+0x204>)
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	7ffa      	ldrb	r2, [r7, #31]
 800439c:	429a      	cmp	r2, r3
 800439e:	d3bd      	bcc.n	800431c <LCD9488_GUI_Draw_Char+0xac>
               }


           }
       }
       LCD9488_GUI_SetWindows(0,0,LCD9488_DEV.Width-1,LCD9488_DEV.Height-1);
 80043a0:	4b33      	ldr	r3, [pc, #204]	; (8004470 <LCD9488_GUI_Draw_Char+0x200>)
 80043a2:	881b      	ldrh	r3, [r3, #0]
 80043a4:	3b01      	subs	r3, #1
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	4b31      	ldr	r3, [pc, #196]	; (8004470 <LCD9488_GUI_Draw_Char+0x200>)
 80043aa:	885b      	ldrh	r3, [r3, #2]
 80043ac:	3b01      	subs	r3, #1
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	2100      	movs	r1, #0
 80043b2:	2000      	movs	r0, #0
 80043b4:	f7ff fe40 	bl	8004038 <LCD9488_GUI_SetWindows>

    }
    if (Overlying == DRAW_NO_OVERLYING)													//     -    fc   bc
 80043b8:	78bb      	ldrb	r3, [r7, #2]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f040 80d1 	bne.w	8004562 <LCD9488_GUI_Draw_Char+0x2f2>
    {
    	uint8_t red, green, blue;														//   

        LCD9488_GUI_SetWindows(char_x, char_y, char_x + LCD9488_CurrentFont_PixHoriz - 1, char_y + LCD9488_CurrentFont_PixVert);
 80043c0:	4b2a      	ldr	r3, [pc, #168]	; (800446c <LCD9488_GUI_Draw_Char+0x1fc>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	b298      	uxth	r0, r3
 80043c6:	4b2c      	ldr	r3, [pc, #176]	; (8004478 <LCD9488_GUI_Draw_Char+0x208>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	b299      	uxth	r1, r3
 80043cc:	4b26      	ldr	r3, [pc, #152]	; (8004468 <LCD9488_GUI_Draw_Char+0x1f8>)
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	4b26      	ldr	r3, [pc, #152]	; (800446c <LCD9488_GUI_Draw_Char+0x1fc>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	4413      	add	r3, r2
 80043da:	b29b      	uxth	r3, r3
 80043dc:	3b01      	subs	r3, #1
 80043de:	b29c      	uxth	r4, r3
 80043e0:	4b24      	ldr	r3, [pc, #144]	; (8004474 <LCD9488_GUI_Draw_Char+0x204>)
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	b29a      	uxth	r2, r3
 80043e6:	4b24      	ldr	r3, [pc, #144]	; (8004478 <LCD9488_GUI_Draw_Char+0x208>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	4413      	add	r3, r2
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	4622      	mov	r2, r4
 80043f2:	f7ff fe21 	bl	8004038 <LCD9488_GUI_SetWindows>

        for (uint8_t cur_y = 0; cur_y < LCD9488_CurrentFont_PixVert; cur_y++)			//   
 80043f6:	2300      	movs	r3, #0
 80043f8:	76bb      	strb	r3, [r7, #26]
 80043fa:	e0a0      	b.n	800453e <LCD9488_GUI_Draw_Char+0x2ce>
        {
           for (uint8_t cur_x = 0; cur_x < LCD9488_CurrentFont_PixHoriz; cur_x++)		//   
 80043fc:	2300      	movs	r3, #0
 80043fe:	767b      	strb	r3, [r7, #25]
 8004400:	e094      	b.n	800452c <LCD9488_GUI_Draw_Char+0x2bc>
           {
               z =  CurCharBitmap[LCD9488_CurrentFont_BytesPerLine * cur_x + ((cur_y & 0xF8) >> 3)+1];
 8004402:	4b20      	ldr	r3, [pc, #128]	; (8004484 <LCD9488_GUI_Draw_Char+0x214>)
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	461a      	mov	r2, r3
 8004408:	7e7b      	ldrb	r3, [r7, #25]
 800440a:	fb03 f302 	mul.w	r3, r3, r2
 800440e:	7eba      	ldrb	r2, [r7, #26]
 8004410:	08d2      	lsrs	r2, r2, #3
 8004412:	b2d2      	uxtb	r2, r2
 8004414:	4413      	add	r3, r2
 8004416:	3301      	adds	r3, #1
 8004418:	697a      	ldr	r2, [r7, #20]
 800441a:	4413      	add	r3, r2
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	74bb      	strb	r3, [r7, #18]
               b = 1 << (cur_y & 0x07);
 8004420:	7ebb      	ldrb	r3, [r7, #26]
 8004422:	f003 0307 	and.w	r3, r3, #7
 8004426:	2201      	movs	r2, #1
 8004428:	fa02 f303 	lsl.w	r3, r2, r3
 800442c:	60fb      	str	r3, [r7, #12]

               if (( z & b ) == 0x00) 													// ,      
 800442e:	7cba      	ldrb	r2, [r7, #18]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	4013      	ands	r3, r2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d129      	bne.n	800448c <LCD9488_GUI_Draw_Char+0x21c>
               {
            	   red		= (bc>>8)&0xF8;
 8004438:	88bb      	ldrh	r3, [r7, #4]
 800443a:	0a1b      	lsrs	r3, r3, #8
 800443c:	b29b      	uxth	r3, r3
 800443e:	b2db      	uxtb	r3, r3
 8004440:	f023 0307 	bic.w	r3, r3, #7
 8004444:	777b      	strb	r3, [r7, #29]
            	   green 	= (bc>>3)&0xFC;
 8004446:	88bb      	ldrh	r3, [r7, #4]
 8004448:	08db      	lsrs	r3, r3, #3
 800444a:	b29b      	uxth	r3, r3
 800444c:	b2db      	uxtb	r3, r3
 800444e:	f023 0303 	bic.w	r3, r3, #3
 8004452:	773b      	strb	r3, [r7, #28]
            	   blue	= bc<<3;
 8004454:	88bb      	ldrh	r3, [r7, #4]
 8004456:	b2db      	uxtb	r3, r3
 8004458:	00db      	lsls	r3, r3, #3
 800445a:	76fb      	strb	r3, [r7, #27]
 800445c:	e028      	b.n	80044b0 <LCD9488_GUI_Draw_Char+0x240>
 800445e:	bf00      	nop
 8004460:	20003a0a 	.word	0x20003a0a
 8004464:	200039f8 	.word	0x200039f8
 8004468:	20003a05 	.word	0x20003a05
 800446c:	20003a00 	.word	0x20003a00
 8004470:	20003fcc 	.word	0x20003fcc
 8004474:	20003a04 	.word	0x20003a04
 8004478:	20003a10 	.word	0x20003a10
 800447c:	200039f4 	.word	0x200039f4
 8004480:	20003a06 	.word	0x20003a06
 8004484:	20003a0b 	.word	0x20003a0b
 8004488:	20000330 	.word	0x20000330
               }
               else																		//   
               {
                  	red		= (fc>>8)&0xF8;
 800448c:	88fb      	ldrh	r3, [r7, #6]
 800448e:	0a1b      	lsrs	r3, r3, #8
 8004490:	b29b      	uxth	r3, r3
 8004492:	b2db      	uxtb	r3, r3
 8004494:	f023 0307 	bic.w	r3, r3, #7
 8004498:	777b      	strb	r3, [r7, #29]
                  	green 	= (fc>>3)&0xFC;
 800449a:	88fb      	ldrh	r3, [r7, #6]
 800449c:	08db      	lsrs	r3, r3, #3
 800449e:	b29b      	uxth	r3, r3
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	f023 0303 	bic.w	r3, r3, #3
 80044a6:	773b      	strb	r3, [r7, #28]
                  	blue	= fc<<3;
 80044a8:	88fb      	ldrh	r3, [r7, #6]
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	00db      	lsls	r3, r3, #3
 80044ae:	76fb      	strb	r3, [r7, #27]
               }
               //        
               LCD9488_CS_CLR;
 80044b0:	2200      	movs	r2, #0
 80044b2:	2104      	movs	r1, #4
 80044b4:	4838      	ldr	r0, [pc, #224]	; (8004598 <LCD9488_GUI_Draw_Char+0x328>)
 80044b6:	f001 fbae 	bl	8005c16 <HAL_GPIO_WritePin>
               LCD9488_RS_SET;
 80044ba:	2201      	movs	r2, #1
 80044bc:	2101      	movs	r1, #1
 80044be:	4836      	ldr	r0, [pc, #216]	; (8004598 <LCD9488_GUI_Draw_Char+0x328>)
 80044c0:	f001 fba9 	bl	8005c16 <HAL_GPIO_WritePin>
               while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 80044c4:	bf00      	nop
 80044c6:	4b35      	ldr	r3, [pc, #212]	; (800459c <LCD9488_GUI_Draw_Char+0x32c>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d0f8      	beq.n	80044c6 <LCD9488_GUI_Draw_Char+0x256>
               	   LCD_SPI.Instance->DR = red;
 80044d4:	4b31      	ldr	r3, [pc, #196]	; (800459c <LCD9488_GUI_Draw_Char+0x32c>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	7f7a      	ldrb	r2, [r7, #29]
 80044da:	60da      	str	r2, [r3, #12]
               while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 80044dc:	bf00      	nop
 80044de:	4b2f      	ldr	r3, [pc, #188]	; (800459c <LCD9488_GUI_Draw_Char+0x32c>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d0f8      	beq.n	80044de <LCD9488_GUI_Draw_Char+0x26e>
               	   LCD_SPI.Instance->DR = green;
 80044ec:	4b2b      	ldr	r3, [pc, #172]	; (800459c <LCD9488_GUI_Draw_Char+0x32c>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	7f3a      	ldrb	r2, [r7, #28]
 80044f2:	60da      	str	r2, [r3, #12]
               while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 80044f4:	bf00      	nop
 80044f6:	4b29      	ldr	r3, [pc, #164]	; (800459c <LCD9488_GUI_Draw_Char+0x32c>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d0f8      	beq.n	80044f6 <LCD9488_GUI_Draw_Char+0x286>
               	   LCD_SPI.Instance->DR = blue;
 8004504:	4b25      	ldr	r3, [pc, #148]	; (800459c <LCD9488_GUI_Draw_Char+0x32c>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	7efa      	ldrb	r2, [r7, #27]
 800450a:	60da      	str	r2, [r3, #12]
               while ( !( LCD_SPI.Instance->SR & SPI_SR_TXE ) );
 800450c:	bf00      	nop
 800450e:	4b23      	ldr	r3, [pc, #140]	; (800459c <LCD9488_GUI_Draw_Char+0x32c>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d0f8      	beq.n	800450e <LCD9488_GUI_Draw_Char+0x29e>

               LCD9488_CS_SET;
 800451c:	2201      	movs	r2, #1
 800451e:	2104      	movs	r1, #4
 8004520:	481d      	ldr	r0, [pc, #116]	; (8004598 <LCD9488_GUI_Draw_Char+0x328>)
 8004522:	f001 fb78 	bl	8005c16 <HAL_GPIO_WritePin>
           for (uint8_t cur_x = 0; cur_x < LCD9488_CurrentFont_PixHoriz; cur_x++)		//   
 8004526:	7e7b      	ldrb	r3, [r7, #25]
 8004528:	3301      	adds	r3, #1
 800452a:	767b      	strb	r3, [r7, #25]
 800452c:	4b1c      	ldr	r3, [pc, #112]	; (80045a0 <LCD9488_GUI_Draw_Char+0x330>)
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	7e7a      	ldrb	r2, [r7, #25]
 8004532:	429a      	cmp	r2, r3
 8004534:	f4ff af65 	bcc.w	8004402 <LCD9488_GUI_Draw_Char+0x192>
        for (uint8_t cur_y = 0; cur_y < LCD9488_CurrentFont_PixVert; cur_y++)			//   
 8004538:	7ebb      	ldrb	r3, [r7, #26]
 800453a:	3301      	adds	r3, #1
 800453c:	76bb      	strb	r3, [r7, #26]
 800453e:	4b19      	ldr	r3, [pc, #100]	; (80045a4 <LCD9488_GUI_Draw_Char+0x334>)
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	7eba      	ldrb	r2, [r7, #26]
 8004544:	429a      	cmp	r2, r3
 8004546:	f4ff af59 	bcc.w	80043fc <LCD9488_GUI_Draw_Char+0x18c>
           }
       }
       LCD9488_GUI_SetWindows(0,0,LCD9488_DEV.Width-1,LCD9488_DEV.Height-1);
 800454a:	4b17      	ldr	r3, [pc, #92]	; (80045a8 <LCD9488_GUI_Draw_Char+0x338>)
 800454c:	881b      	ldrh	r3, [r3, #0]
 800454e:	3b01      	subs	r3, #1
 8004550:	b29a      	uxth	r2, r3
 8004552:	4b15      	ldr	r3, [pc, #84]	; (80045a8 <LCD9488_GUI_Draw_Char+0x338>)
 8004554:	885b      	ldrh	r3, [r3, #2]
 8004556:	3b01      	subs	r3, #1
 8004558:	b29b      	uxth	r3, r3
 800455a:	2100      	movs	r1, #0
 800455c:	2000      	movs	r0, #0
 800455e:	f7ff fd6b 	bl	8004038 <LCD9488_GUI_SetWindows>
    }

    //   (char_x, char_y)    
    if ((cur_width + 2) < LCD9488_CurrentFont_PixHoriz)
 8004562:	7cfb      	ldrb	r3, [r7, #19]
 8004564:	3302      	adds	r3, #2
 8004566:	4a0e      	ldr	r2, [pc, #56]	; (80045a0 <LCD9488_GUI_Draw_Char+0x330>)
 8004568:	7812      	ldrb	r2, [r2, #0]
 800456a:	4293      	cmp	r3, r2
 800456c:	da07      	bge.n	800457e <LCD9488_GUI_Draw_Char+0x30e>
    {
        char_x = char_x + cur_width + 2;
 800456e:	7cfa      	ldrb	r2, [r7, #19]
 8004570:	4b0e      	ldr	r3, [pc, #56]	; (80045ac <LCD9488_GUI_Draw_Char+0x33c>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4413      	add	r3, r2
 8004576:	3302      	adds	r3, #2
 8004578:	4a0c      	ldr	r2, [pc, #48]	; (80045ac <LCD9488_GUI_Draw_Char+0x33c>)
 800457a:	6013      	str	r3, [r2, #0]
 800457c:	e009      	b.n	8004592 <LCD9488_GUI_Draw_Char+0x322>
    }
    else
    {
    	char_x = char_x + LCD9488_CurrentFont_PixHoriz;
 800457e:	4b08      	ldr	r3, [pc, #32]	; (80045a0 <LCD9488_GUI_Draw_Char+0x330>)
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	461a      	mov	r2, r3
 8004584:	4b09      	ldr	r3, [pc, #36]	; (80045ac <LCD9488_GUI_Draw_Char+0x33c>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4413      	add	r3, r2
 800458a:	4a08      	ldr	r2, [pc, #32]	; (80045ac <LCD9488_GUI_Draw_Char+0x33c>)
 800458c:	6013      	str	r3, [r2, #0]
 800458e:	e000      	b.n	8004592 <LCD9488_GUI_Draw_Char+0x322>
    	return;  																		//    ,    
 8004590:	bf00      	nop
    }
}
 8004592:	3724      	adds	r7, #36	; 0x24
 8004594:	46bd      	mov	sp, r7
 8004596:	bd90      	pop	{r4, r7, pc}
 8004598:	40020800 	.word	0x40020800
 800459c:	20003bd4 	.word	0x20003bd4
 80045a0:	20003a05 	.word	0x20003a05
 80045a4:	20003a04 	.word	0x20003a04
 80045a8:	20003fcc 	.word	0x20003fcc
 80045ac:	20003a00 	.word	0x20003a00

080045b0 <LCD9488_GUI_Draw_StringColor>:
        p++;
    }
}
//=======================================================================================
void LCD9488_GUI_Draw_StringColor(uint16_t x, uint16_t y, char* str, unsigned char* font, uint16_t fontcolor, uint16_t bgcolor, ADrawType Overlying)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b086      	sub	sp, #24
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60ba      	str	r2, [r7, #8]
 80045b8:	607b      	str	r3, [r7, #4]
 80045ba:	4603      	mov	r3, r0
 80045bc:	81fb      	strh	r3, [r7, #14]
 80045be:	460b      	mov	r3, r1
 80045c0:	81bb      	strh	r3, [r7, #12]
	uint16_t x0 = x;
 80045c2:	89fb      	ldrh	r3, [r7, #14]
 80045c4:	82fb      	strh	r3, [r7, #22]

  	LCD9488_GUI_SetFont(font, fontcolor, bgcolor);
 80045c6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80045c8:	8c3b      	ldrh	r3, [r7, #32]
 80045ca:	4619      	mov	r1, r3
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f7ff fdf1 	bl	80041b4 <LCD9488_GUI_SetFont>
  	LCD9488_GUI_GotoXY(x, y);
 80045d2:	89ba      	ldrh	r2, [r7, #12]
 80045d4:	89fb      	ldrh	r3, [r7, #14]
 80045d6:	4611      	mov	r1, r2
 80045d8:	4618      	mov	r0, r3
 80045da:	f7ff fe31 	bl	8004240 <LCD9488_GUI_GotoXY>
    while(*str != 0)
 80045de:	e030      	b.n	8004642 <LCD9488_GUI_Draw_StringColor+0x92>
    {
		if( x > (LCD9488_DEV.Width - LCD9488_CurrentFont_PixHoriz/2) || y > (LCD9488_DEV.Height - LCD9488_CurrentFont_PixVert) )
 80045e0:	89fa      	ldrh	r2, [r7, #14]
 80045e2:	4b1c      	ldr	r3, [pc, #112]	; (8004654 <LCD9488_GUI_Draw_StringColor+0xa4>)
 80045e4:	881b      	ldrh	r3, [r3, #0]
 80045e6:	4619      	mov	r1, r3
 80045e8:	4b1b      	ldr	r3, [pc, #108]	; (8004658 <LCD9488_GUI_Draw_StringColor+0xa8>)
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	085b      	lsrs	r3, r3, #1
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	1acb      	subs	r3, r1, r3
 80045f2:	429a      	cmp	r2, r3
 80045f4:	dc2a      	bgt.n	800464c <LCD9488_GUI_Draw_StringColor+0x9c>
 80045f6:	89ba      	ldrh	r2, [r7, #12]
 80045f8:	4b16      	ldr	r3, [pc, #88]	; (8004654 <LCD9488_GUI_Draw_StringColor+0xa4>)
 80045fa:	885b      	ldrh	r3, [r3, #2]
 80045fc:	4619      	mov	r1, r3
 80045fe:	4b17      	ldr	r3, [pc, #92]	; (800465c <LCD9488_GUI_Draw_StringColor+0xac>)
 8004600:	781b      	ldrb	r3, [r3, #0]
 8004602:	1acb      	subs	r3, r1, r3
 8004604:	429a      	cmp	r2, r3
 8004606:	dc21      	bgt.n	800464c <LCD9488_GUI_Draw_StringColor+0x9c>
			return;

		if(*str == 0x0D)															//  ,    
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	2b0d      	cmp	r3, #13
 800460e:	d10b      	bne.n	8004628 <LCD9488_GUI_Draw_StringColor+0x78>
        {
            y = y + LCD9488_CurrentFont_PixVert;
 8004610:	4b12      	ldr	r3, [pc, #72]	; (800465c <LCD9488_GUI_Draw_StringColor+0xac>)
 8004612:	781b      	ldrb	r3, [r3, #0]
 8004614:	b29a      	uxth	r2, r3
 8004616:	89bb      	ldrh	r3, [r7, #12]
 8004618:	4413      	add	r3, r2
 800461a:	81bb      	strh	r3, [r7, #12]
			x = x0;
 800461c:	8afb      	ldrh	r3, [r7, #22]
 800461e:	81fb      	strh	r3, [r7, #14]
            str++;
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	3301      	adds	r3, #1
 8004624:	60bb      	str	r3, [r7, #8]
 8004626:	e009      	b.n	800463c <LCD9488_GUI_Draw_StringColor+0x8c>
        }
        else
		{
        	LCD9488_GUI_Draw_Char(LCD9488_Point_Color,LCD9488_Back_Color,*str, Overlying);
 8004628:	4b0d      	ldr	r3, [pc, #52]	; (8004660 <LCD9488_GUI_Draw_StringColor+0xb0>)
 800462a:	8818      	ldrh	r0, [r3, #0]
 800462c:	4b0d      	ldr	r3, [pc, #52]	; (8004664 <LCD9488_GUI_Draw_StringColor+0xb4>)
 800462e:	8819      	ldrh	r1, [r3, #0]
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	781a      	ldrb	r2, [r3, #0]
 8004634:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004638:	f7ff fe1a 	bl	8004270 <LCD9488_GUI_Draw_Char>
		}
		str++;
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	3301      	adds	r3, #1
 8004640:	60bb      	str	r3, [r7, #8]
    while(*str != 0)
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	781b      	ldrb	r3, [r3, #0]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d1ca      	bne.n	80045e0 <LCD9488_GUI_Draw_StringColor+0x30>
 800464a:	e000      	b.n	800464e <LCD9488_GUI_Draw_StringColor+0x9e>
			return;
 800464c:	bf00      	nop
    }
}
 800464e:	3718      	adds	r7, #24
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	20003fcc 	.word	0x20003fcc
 8004658:	20003a05 	.word	0x20003a05
 800465c:	20003a04 	.word	0x20003a04
 8004660:	20000330 	.word	0x20000330
 8004664:	20000004 	.word	0x20000004

08004668 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004668:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800466a:	e003      	b.n	8004674 <LoopCopyDataInit>

0800466c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800466c:	4b0b      	ldr	r3, [pc, #44]	; (800469c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800466e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004670:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004672:	3104      	adds	r1, #4

08004674 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004674:	480a      	ldr	r0, [pc, #40]	; (80046a0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004676:	4b0b      	ldr	r3, [pc, #44]	; (80046a4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004678:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800467a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800467c:	d3f6      	bcc.n	800466c <CopyDataInit>
  ldr r2, =_sbss
 800467e:	4a0a      	ldr	r2, [pc, #40]	; (80046a8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004680:	e002      	b.n	8004688 <LoopFillZerobss>

08004682 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004682:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004684:	f842 3b04 	str.w	r3, [r2], #4

08004688 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004688:	4b08      	ldr	r3, [pc, #32]	; (80046ac <LoopFillZerobss+0x24>)
  cmp r2, r3
 800468a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800468c:	d3f9      	bcc.n	8004682 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800468e:	f7ff f9d1 	bl	8003a34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004692:	f00d fc97 	bl	8011fc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004696:	f7fe fe2b 	bl	80032f0 <main>
  bx lr
 800469a:	4770      	bx	lr
  ldr r3, =_sidata
 800469c:	0801a608 	.word	0x0801a608
  ldr r0, =_sdata
 80046a0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80046a4:	20000310 	.word	0x20000310
  ldr r2, =_sbss
 80046a8:	20000310 	.word	0x20000310
  ldr r3, = _ebss
 80046ac:	20004c18 	.word	0x20004c18

080046b0 <COMP_ACQ_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80046b0:	e7fe      	b.n	80046b0 <COMP_ACQ_IRQHandler>

080046b2 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b082      	sub	sp, #8
 80046b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80046b8:	2300      	movs	r3, #0
 80046ba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046bc:	2003      	movs	r0, #3
 80046be:	f000 fe81 	bl	80053c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80046c2:	2000      	movs	r0, #0
 80046c4:	f7ff f866 	bl	8003794 <HAL_InitTick>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d002      	beq.n	80046d4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	71fb      	strb	r3, [r7, #7]
 80046d2:	e001      	b.n	80046d8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80046d4:	f7ff f830 	bl	8003738 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80046d8:	79fb      	ldrb	r3, [r7, #7]
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
	...

080046e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80046e4:	b480      	push	{r7}
 80046e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80046e8:	4b05      	ldr	r3, [pc, #20]	; (8004700 <HAL_IncTick+0x1c>)
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	4b05      	ldr	r3, [pc, #20]	; (8004704 <HAL_IncTick+0x20>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4413      	add	r3, r2
 80046f2:	4a03      	ldr	r2, [pc, #12]	; (8004700 <HAL_IncTick+0x1c>)
 80046f4:	6013      	str	r3, [r2, #0]
}
 80046f6:	bf00      	nop
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bc80      	pop	{r7}
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	20003fdc 	.word	0x20003fdc
 8004704:	2000000c 	.word	0x2000000c

08004708 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004708:	b480      	push	{r7}
 800470a:	af00      	add	r7, sp, #0
  return uwTick;
 800470c:	4b02      	ldr	r3, [pc, #8]	; (8004718 <HAL_GetTick+0x10>)
 800470e:	681b      	ldr	r3, [r3, #0]
}
 8004710:	4618      	mov	r0, r3
 8004712:	46bd      	mov	sp, r7
 8004714:	bc80      	pop	{r7}
 8004716:	4770      	bx	lr
 8004718:	20003fdc 	.word	0x20003fdc

0800471c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004724:	f7ff fff0 	bl	8004708 <HAL_GetTick>
 8004728:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004734:	d004      	beq.n	8004740 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004736:	4b09      	ldr	r3, [pc, #36]	; (800475c <HAL_Delay+0x40>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68fa      	ldr	r2, [r7, #12]
 800473c:	4413      	add	r3, r2
 800473e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004740:	bf00      	nop
 8004742:	f7ff ffe1 	bl	8004708 <HAL_GetTick>
 8004746:	4602      	mov	r2, r0
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	68fa      	ldr	r2, [r7, #12]
 800474e:	429a      	cmp	r2, r3
 8004750:	d8f7      	bhi.n	8004742 <HAL_Delay+0x26>
  {
  }
}
 8004752:	bf00      	nop
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	2000000c 	.word	0x2000000c

08004760 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b08e      	sub	sp, #56	; 0x38
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004768:	2300      	movs	r3, #0
 800476a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 800476e:	2300      	movs	r3, #0
 8004770:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8004772:	2300      	movs	r3, #0
 8004774:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d101      	bne.n	8004780 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e127      	b.n	80049d0 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	691b      	ldr	r3, [r3, #16]
 8004784:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800478a:	2b00      	cmp	r3, #0
 800478c:	d115      	bne.n	80047ba <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800479c:	4b8e      	ldr	r3, [pc, #568]	; (80049d8 <HAL_ADC_Init+0x278>)
 800479e:	6a1b      	ldr	r3, [r3, #32]
 80047a0:	4a8d      	ldr	r2, [pc, #564]	; (80049d8 <HAL_ADC_Init+0x278>)
 80047a2:	f043 0301 	orr.w	r3, r3, #1
 80047a6:	6213      	str	r3, [r2, #32]
 80047a8:	4b8b      	ldr	r3, [pc, #556]	; (80049d8 <HAL_ADC_Init+0x278>)
 80047aa:	6a1b      	ldr	r3, [r3, #32]
 80047ac:	f003 0301 	and.w	r3, r3, #1
 80047b0:	60bb      	str	r3, [r7, #8]
 80047b2:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f7fc fbcb 	bl	8000f50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047be:	f003 0310 	and.w	r3, r3, #16
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f040 80ff 	bne.w	80049c6 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80047d0:	f023 0302 	bic.w	r3, r3, #2
 80047d4:	f043 0202 	orr.w	r2, r3, #2
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 80047dc:	4b7f      	ldr	r3, [pc, #508]	; (80049dc <HAL_ADC_Init+0x27c>)
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	497c      	ldr	r1, [pc, #496]	; (80049dc <HAL_ADC_Init+0x27c>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80047f6:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047fe:	4619      	mov	r1, r3
 8004800:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004804:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004806:	6a3b      	ldr	r3, [r7, #32]
 8004808:	fa93 f3a3 	rbit	r3, r3
 800480c:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	fab3 f383 	clz	r3, r3
 8004814:	b2db      	uxtb	r3, r3
 8004816:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 800481a:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8004820:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004828:	4619      	mov	r1, r3
 800482a:	2302      	movs	r3, #2
 800482c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800482e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004830:	fa93 f3a3 	rbit	r3, r3
 8004834:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004838:	fab3 f383 	clz	r3, r3
 800483c:	b2db      	uxtb	r3, r3
 800483e:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8004842:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8004844:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004846:	4313      	orrs	r3, r2
 8004848:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800484e:	2b10      	cmp	r3, #16
 8004850:	d007      	beq.n	8004862 <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800485a:	4313      	orrs	r3, r2
 800485c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800485e:	4313      	orrs	r3, r2
 8004860:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800486c:	2b40      	cmp	r3, #64	; 0x40
 800486e:	d04f      	beq.n	8004910 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004876:	4313      	orrs	r3, r2
 8004878:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8004882:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	6912      	ldr	r2, [r2, #16]
 8004888:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800488c:	d003      	beq.n	8004896 <HAL_ADC_Init+0x136>
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	6912      	ldr	r2, [r2, #16]
 8004892:	2a01      	cmp	r2, #1
 8004894:	d102      	bne.n	800489c <HAL_ADC_Init+0x13c>
 8004896:	f44f 7280 	mov.w	r2, #256	; 0x100
 800489a:	e000      	b.n	800489e <HAL_ADC_Init+0x13e>
 800489c:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 800489e:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80048a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048a2:	4313      	orrs	r3, r2
 80048a4:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d125      	bne.n	80048fc <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d114      	bne.n	80048e4 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048be:	3b01      	subs	r3, #1
 80048c0:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80048c4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c6:	69ba      	ldr	r2, [r7, #24]
 80048c8:	fa92 f2a2 	rbit	r2, r2
 80048cc:	617a      	str	r2, [r7, #20]
  return result;
 80048ce:	697a      	ldr	r2, [r7, #20]
 80048d0:	fab2 f282 	clz	r2, r2
 80048d4:	b2d2      	uxtb	r2, r2
 80048d6:	4093      	lsls	r3, r2
 80048d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80048dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048de:	4313      	orrs	r3, r2
 80048e0:	633b      	str	r3, [r7, #48]	; 0x30
 80048e2:	e00b      	b.n	80048fc <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048e8:	f043 0220 	orr.w	r2, r3, #32
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048f4:	f043 0201 	orr.w	r2, r3, #1
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685a      	ldr	r2, [r3, #4]
 8004902:	4b37      	ldr	r3, [pc, #220]	; (80049e0 <HAL_ADC_Init+0x280>)
 8004904:	4013      	ands	r3, r2
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	6812      	ldr	r2, [r2, #0]
 800490a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800490c:	430b      	orrs	r3, r1
 800490e:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	689a      	ldr	r2, [r3, #8]
 8004916:	4b33      	ldr	r3, [pc, #204]	; (80049e4 <HAL_ADC_Init+0x284>)
 8004918:	4013      	ands	r3, r2
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	6812      	ldr	r2, [r2, #0]
 800491e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004920:	430b      	orrs	r3, r1
 8004922:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	691b      	ldr	r3, [r3, #16]
 8004928:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800492c:	d003      	beq.n	8004936 <HAL_ADC_Init+0x1d6>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	691b      	ldr	r3, [r3, #16]
 8004932:	2b01      	cmp	r3, #1
 8004934:	d119      	bne.n	800496a <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800493c:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004944:	3b01      	subs	r3, #1
 8004946:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 800494a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800494c:	693a      	ldr	r2, [r7, #16]
 800494e:	fa92 f2a2 	rbit	r2, r2
 8004952:	60fa      	str	r2, [r7, #12]
  return result;
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	fab2 f282 	clz	r2, r2
 800495a:	b2d2      	uxtb	r2, r2
 800495c:	fa03 f202 	lsl.w	r2, r3, r2
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	430a      	orrs	r2, r1
 8004966:	631a      	str	r2, [r3, #48]	; 0x30
 8004968:	e007      	b.n	800497a <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8004978:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	689a      	ldr	r2, [r3, #8]
 8004980:	4b19      	ldr	r3, [pc, #100]	; (80049e8 <HAL_ADC_Init+0x288>)
 8004982:	4013      	ands	r3, r2
 8004984:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004986:	429a      	cmp	r2, r3
 8004988:	d10b      	bne.n	80049a2 <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004994:	f023 0303 	bic.w	r3, r3, #3
 8004998:	f043 0201 	orr.w	r2, r3, #1
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	64da      	str	r2, [r3, #76]	; 0x4c
 80049a0:	e014      	b.n	80049cc <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049a6:	f023 0312 	bic.w	r3, r3, #18
 80049aa:	f043 0210 	orr.w	r2, r3, #16
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049b6:	f043 0201 	orr.w	r2, r3, #1
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80049c4:	e002      	b.n	80049cc <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 80049cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3738      	adds	r7, #56	; 0x38
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	40023800 	.word	0x40023800
 80049dc:	40012700 	.word	0x40012700
 80049e0:	fcfc16ff 	.word	0xfcfc16ff
 80049e4:	c0fff189 	.word	0xc0fff189
 80049e8:	bf80fffe 	.word	0xbf80fffe

080049ec <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80049f4:	2300      	movs	r3, #0
 80049f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d101      	bne.n	8004a06 <HAL_ADC_Start+0x1a>
 8004a02:	2302      	movs	r3, #2
 8004a04:	e04e      	b.n	8004aa4 <HAL_ADC_Start+0xb8>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f000 fb94 	bl	800513c <ADC_Enable>
 8004a14:	4603      	mov	r3, r0
 8004a16:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8004a18:	7bfb      	ldrb	r3, [r7, #15]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d141      	bne.n	8004aa2 <HAL_ADC_Start+0xb6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a22:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004a26:	f023 0301 	bic.w	r3, r3, #1
 8004a2a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d007      	beq.n	8004a50 <HAL_ADC_Start+0x64>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a44:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004a48:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a5c:	d106      	bne.n	8004a6c <HAL_ADC_Start+0x80>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a62:	f023 0206 	bic.w	r2, r3, #6
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	651a      	str	r2, [r3, #80]	; 0x50
 8004a6a:	e002      	b.n	8004a72 <HAL_ADC_Start+0x86>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	651a      	str	r2, [r3, #80]	; 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004a82:	601a      	str	r2, [r3, #0]
    
    /* Enable conversion of regular group.                                    */
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d107      	bne.n	8004aa2 <HAL_ADC_Start+0xb6>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	689a      	ldr	r2, [r3, #8]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004aa0:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3710      	adds	r7, #16
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d101      	bne.n	8004ac6 <HAL_ADC_Stop+0x1a>
 8004ac2:	2302      	movs	r3, #2
 8004ac4:	e01a      	b.n	8004afc <HAL_ADC_Stop+0x50>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f000 fb8a 	bl	80051e8 <ADC_ConversionStop_Disable>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004ad8:	7bfb      	ldrb	r3, [r7, #15]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d109      	bne.n	8004af2 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ae2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004ae6:	f023 0301 	bic.w	r3, r3, #1
 8004aea:	f043 0201 	orr.w	r2, r3, #1
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8004afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and and polling for end of each conversion. */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b20:	d113      	bne.n	8004b4a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004b2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b30:	d10b      	bne.n	8004b4a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b36:	f043 0220 	orr.w	r2, r3, #32
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e061      	b.n	8004c0e <HAL_ADC_PollForConversion+0x10a>
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004b4a:	f7ff fddd 	bl	8004708 <HAL_GetTick>
 8004b4e:	60f8      	str	r0, [r7, #12]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004b50:	e01a      	b.n	8004b88 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b58:	d016      	beq.n	8004b88 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d007      	beq.n	8004b70 <HAL_ADC_PollForConversion+0x6c>
 8004b60:	f7ff fdd2 	bl	8004708 <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	683a      	ldr	r2, [r7, #0]
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d20b      	bcs.n	8004b88 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b74:	f043 0204 	orr.w	r2, r3, #4
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	64da      	str	r2, [r3, #76]	; 0x4c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
        
        return HAL_TIMEOUT;
 8004b84:	2303      	movs	r3, #3
 8004b86:	e042      	b.n	8004c0e <HAL_ADC_PollForConversion+0x10a>
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 0302 	and.w	r3, r3, #2
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d0dd      	beq.n	8004b52 <HAL_ADC_PollForConversion+0x4e>
  }
  
  /* Clear end of conversion flag of regular group if low power feature     */
  /* "Auto Wait" is disabled, to not interfere with this feature until data */
  /* register is read using function HAL_ADC_GetValue().                    */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d104      	bne.n	8004ba8 <HAL_ADC_PollForConversion+0xa4>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f06f 0212 	mvn.w	r2, #18
 8004ba6:	601a      	str	r2, [r3, #0]
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bac:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	64da      	str	r2, [r3, #76]	; 0x4c
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32L1, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d124      	bne.n	8004c0c <HAL_ADC_PollForConversion+0x108>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d11f      	bne.n	8004c0c <HAL_ADC_PollForConversion+0x108>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd2:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d006      	beq.n	8004be8 <HAL_ADC_PollForConversion+0xe4>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d111      	bne.n	8004c0c <HAL_ADC_PollForConversion+0x108>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	64da      	str	r2, [r3, #76]	; 0x4c
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bf8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d105      	bne.n	8004c0c <HAL_ADC_PollForConversion+0x108>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c04:	f043 0201 	orr.w	r2, r3, #1
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	64da      	str	r2, [r3, #76]	; 0x4c
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3710      	adds	r7, #16
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8004c16:	b480      	push	{r7}
 8004c18:	b083      	sub	sp, #12
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	370c      	adds	r7, #12
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bc80      	pop	{r7}
 8004c2c:	4770      	bx	lr

08004c2e <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b082      	sub	sp, #8
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	f003 0320 	and.w	r3, r3, #32
 8004c40:	2b20      	cmp	r3, #32
 8004c42:	d14e      	bne.n	8004ce2 <HAL_ADC_IRQHandler+0xb4>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0302 	and.w	r3, r3, #2
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	d147      	bne.n	8004ce2 <HAL_ADC_IRQHandler+0xb4>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c56:	f003 0310 	and.w	r3, r3, #16
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d105      	bne.n	8004c6a <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c62:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	64da      	str	r2, [r3, #76]	; 0x4c
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32L1, there is no independent flag of end of sequence.   */
      /*       The test of scan sequence on going is done either with scan    */
      /*       sequence disabled or with end of conversion flag set to        */
      /*       of end of sequence.                                            */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d12c      	bne.n	8004cd2 <HAL_ADC_IRQHandler+0xa4>
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d127      	bne.n	8004cd2 <HAL_ADC_IRQHandler+0xa4>
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c88:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d006      	beq.n	8004c9e <HAL_ADC_IRQHandler+0x70>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d119      	bne.n	8004cd2 <HAL_ADC_IRQHandler+0xa4>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	685a      	ldr	r2, [r3, #4]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f022 0220 	bic.w	r2, r2, #32
 8004cac:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cb2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	64da      	str	r2, [r3, #76]	; 0x4c
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cbe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d105      	bne.n	8004cd2 <HAL_ADC_IRQHandler+0xa4>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cca:	f043 0201 	orr.w	r2, r3, #1
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	64da      	str	r2, [r3, #76]	; 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 f8ab 	bl	8004e2e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f06f 0212 	mvn.w	r2, #18
 8004ce0:	601a      	str	r2, [r3, #0]
    }
  }

  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cec:	2b80      	cmp	r3, #128	; 0x80
 8004cee:	d15c      	bne.n	8004daa <HAL_ADC_IRQHandler+0x17c>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f003 0304 	and.w	r3, r3, #4
 8004cfa:	2b04      	cmp	r3, #4
 8004cfc:	d155      	bne.n	8004daa <HAL_ADC_IRQHandler+0x17c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d02:	f003 0310 	and.w	r3, r3, #16
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d105      	bne.n	8004d16 <HAL_ADC_IRQHandler+0xe8>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d0e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Determine whether any further conversion upcoming on group injected  */
      /* by external trigger, scan sequence on going or by automatic injected */
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d13a      	bne.n	8004d9a <HAL_ADC_IRQHandler+0x16c>
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d2a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d006      	beq.n	8004d40 <HAL_ADC_IRQHandler+0x112>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d12c      	bne.n	8004d9a <HAL_ADC_IRQHandler+0x16c>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d125      	bne.n	8004d9a <HAL_ADC_IRQHandler+0x16c>
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d11e      	bne.n	8004d9a <HAL_ADC_IRQHandler+0x16c>
          (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d119      	bne.n	8004d9a <HAL_ADC_IRQHandler+0x16c>
      {
        /* Disable ADC end of single conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	685a      	ldr	r2, [r3, #4]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d74:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	64da      	str	r2, [r3, #76]	; 0x4c

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d105      	bne.n	8004d9a <HAL_ADC_IRQHandler+0x16c>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d92:	f043 0201 	orr.w	r2, r3, #1
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	64da      	str	r2, [r3, #76]	; 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 fa5e 	bl	800525c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f06f 020c 	mvn.w	r2, #12
 8004da8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004db4:	2b40      	cmp	r3, #64	; 0x40
 8004db6:	d114      	bne.n	8004de2 <HAL_ADC_IRQHandler+0x1b4>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f003 0301 	and.w	r3, r3, #1
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d10d      	bne.n	8004de2 <HAL_ADC_IRQHandler+0x1b4>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dca:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	64da      	str	r2, [r3, #76]	; 0x4c
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 f834 	bl	8004e40 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f06f 0201 	mvn.w	r2, #1
 8004de0:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004dec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004df0:	d119      	bne.n	8004e26 <HAL_ADC_IRQHandler+0x1f8>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR))
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0320 	and.w	r3, r3, #32
 8004dfc:	2b20      	cmp	r3, #32
 8004dfe:	d112      	bne.n	8004e26 <HAL_ADC_IRQHandler+0x1f8>
      /* Note: On STM32L1, ADC overrun can be set through other parameters    */
      /*       refer to description of parameter "EOCSelection" for more      */
      /*       details.                                                       */
      
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e04:	f043 0202 	orr.w	r2, r3, #2
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f06f 0220 	mvn.w	r2, #32
 8004e14:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 f81b 	bl	8004e52 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the Overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f06f 0220 	mvn.w	r2, #32
 8004e24:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8004e26:	bf00      	nop
 8004e28:	3708      	adds	r7, #8
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	b083      	sub	sp, #12
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004e36:	bf00      	nop
 8004e38:	370c      	adds	r7, #12
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bc80      	pop	{r7}
 8004e3e:	4770      	bx	lr

08004e40 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bc80      	pop	{r7}
 8004e50:	4770      	bx	lr

08004e52 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004e52:	b480      	push	{r7}
 8004e54:	b083      	sub	sp, #12
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004e5a:	bf00      	nop
 8004e5c:	370c      	adds	r7, #12
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bc80      	pop	{r7}
 8004e62:	4770      	bx	lr

08004e64 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8004e72:	2300      	movs	r3, #0
 8004e74:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d101      	bne.n	8004e84 <HAL_ADC_ConfigChannel+0x20>
 8004e80:	2302      	movs	r3, #2
 8004e82:	e14f      	b.n	8005124 <HAL_ADC_ConfigChannel+0x2c0>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	2b06      	cmp	r3, #6
 8004e92:	d81c      	bhi.n	8004ece <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	685a      	ldr	r2, [r3, #4]
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	4413      	add	r3, r2
 8004ea4:	3b05      	subs	r3, #5
 8004ea6:	221f      	movs	r2, #31
 8004ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8004eac:	43db      	mvns	r3, r3
 8004eae:	4019      	ands	r1, r3
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	6818      	ldr	r0, [r3, #0]
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	685a      	ldr	r2, [r3, #4]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	4413      	add	r3, r2
 8004ebe:	3b05      	subs	r3, #5
 8004ec0:	fa00 f203 	lsl.w	r2, r0, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	430a      	orrs	r2, r1
 8004eca:	641a      	str	r2, [r3, #64]	; 0x40
 8004ecc:	e07e      	b.n	8004fcc <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	2b0c      	cmp	r3, #12
 8004ed4:	d81c      	bhi.n	8004f10 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	685a      	ldr	r2, [r3, #4]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	4413      	add	r3, r2
 8004ee6:	3b23      	subs	r3, #35	; 0x23
 8004ee8:	221f      	movs	r2, #31
 8004eea:	fa02 f303 	lsl.w	r3, r2, r3
 8004eee:	43db      	mvns	r3, r3
 8004ef0:	4019      	ands	r1, r3
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	6818      	ldr	r0, [r3, #0]
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	685a      	ldr	r2, [r3, #4]
 8004efa:	4613      	mov	r3, r2
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	4413      	add	r3, r2
 8004f00:	3b23      	subs	r3, #35	; 0x23
 8004f02:	fa00 f203 	lsl.w	r2, r0, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	430a      	orrs	r2, r1
 8004f0c:	63da      	str	r2, [r3, #60]	; 0x3c
 8004f0e:	e05d      	b.n	8004fcc <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	2b12      	cmp	r3, #18
 8004f16:	d81c      	bhi.n	8004f52 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	685a      	ldr	r2, [r3, #4]
 8004f22:	4613      	mov	r3, r2
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	4413      	add	r3, r2
 8004f28:	3b41      	subs	r3, #65	; 0x41
 8004f2a:	221f      	movs	r2, #31
 8004f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f30:	43db      	mvns	r3, r3
 8004f32:	4019      	ands	r1, r3
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	6818      	ldr	r0, [r3, #0]
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	685a      	ldr	r2, [r3, #4]
 8004f3c:	4613      	mov	r3, r2
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	4413      	add	r3, r2
 8004f42:	3b41      	subs	r3, #65	; 0x41
 8004f44:	fa00 f203 	lsl.w	r2, r0, r3
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	639a      	str	r2, [r3, #56]	; 0x38
 8004f50:	e03c      	b.n	8004fcc <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	2b18      	cmp	r3, #24
 8004f58:	d81c      	bhi.n	8004f94 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	4613      	mov	r3, r2
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	4413      	add	r3, r2
 8004f6a:	3b5f      	subs	r3, #95	; 0x5f
 8004f6c:	221f      	movs	r2, #31
 8004f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f72:	43db      	mvns	r3, r3
 8004f74:	4019      	ands	r1, r3
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	6818      	ldr	r0, [r3, #0]
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	685a      	ldr	r2, [r3, #4]
 8004f7e:	4613      	mov	r3, r2
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	4413      	add	r3, r2
 8004f84:	3b5f      	subs	r3, #95	; 0x5f
 8004f86:	fa00 f203 	lsl.w	r2, r0, r3
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	635a      	str	r2, [r3, #52]	; 0x34
 8004f92:	e01b      	b.n	8004fcc <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	4613      	mov	r3, r2
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	4413      	add	r3, r2
 8004fa4:	3b7d      	subs	r3, #125	; 0x7d
 8004fa6:	221f      	movs	r2, #31
 8004fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fac:	43db      	mvns	r3, r3
 8004fae:	4019      	ands	r1, r3
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	6818      	ldr	r0, [r3, #0]
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	685a      	ldr	r2, [r3, #4]
 8004fb8:	4613      	mov	r3, r2
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	4413      	add	r3, r2
 8004fbe:	3b7d      	subs	r3, #125	; 0x7d
 8004fc0:	fa00 f203 	lsl.w	r2, r0, r3
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2b09      	cmp	r3, #9
 8004fd2:	d81a      	bhi.n	800500a <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	6959      	ldr	r1, [r3, #20]
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	005b      	lsls	r3, r3, #1
 8004fe2:	4413      	add	r3, r2
 8004fe4:	2207      	movs	r2, #7
 8004fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fea:	43db      	mvns	r3, r3
 8004fec:	4019      	ands	r1, r3
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	6898      	ldr	r0, [r3, #8]
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	005b      	lsls	r3, r3, #1
 8004ffa:	4413      	add	r3, r2
 8004ffc:	fa00 f203 	lsl.w	r2, r0, r3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	430a      	orrs	r2, r1
 8005006:	615a      	str	r2, [r3, #20]
 8005008:	e05d      	b.n	80050c6 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	2b13      	cmp	r3, #19
 8005010:	d81c      	bhi.n	800504c <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	6919      	ldr	r1, [r3, #16]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	4613      	mov	r3, r2
 800501e:	005b      	lsls	r3, r3, #1
 8005020:	4413      	add	r3, r2
 8005022:	3b1e      	subs	r3, #30
 8005024:	2207      	movs	r2, #7
 8005026:	fa02 f303 	lsl.w	r3, r2, r3
 800502a:	43db      	mvns	r3, r3
 800502c:	4019      	ands	r1, r3
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	6898      	ldr	r0, [r3, #8]
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	4613      	mov	r3, r2
 8005038:	005b      	lsls	r3, r3, #1
 800503a:	4413      	add	r3, r2
 800503c:	3b1e      	subs	r3, #30
 800503e:	fa00 f203 	lsl.w	r2, r0, r3
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	430a      	orrs	r2, r1
 8005048:	611a      	str	r2, [r3, #16]
 800504a:	e03c      	b.n	80050c6 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2b1d      	cmp	r3, #29
 8005052:	d81c      	bhi.n	800508e <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68d9      	ldr	r1, [r3, #12]
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	4613      	mov	r3, r2
 8005060:	005b      	lsls	r3, r3, #1
 8005062:	4413      	add	r3, r2
 8005064:	3b3c      	subs	r3, #60	; 0x3c
 8005066:	2207      	movs	r2, #7
 8005068:	fa02 f303 	lsl.w	r3, r2, r3
 800506c:	43db      	mvns	r3, r3
 800506e:	4019      	ands	r1, r3
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	6898      	ldr	r0, [r3, #8]
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	4613      	mov	r3, r2
 800507a:	005b      	lsls	r3, r3, #1
 800507c:	4413      	add	r3, r2
 800507e:	3b3c      	subs	r3, #60	; 0x3c
 8005080:	fa00 f203 	lsl.w	r2, r0, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	430a      	orrs	r2, r1
 800508a:	60da      	str	r2, [r3, #12]
 800508c:	e01b      	b.n	80050c6 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	4613      	mov	r3, r2
 800509a:	005b      	lsls	r3, r3, #1
 800509c:	4413      	add	r3, r2
 800509e:	3b5a      	subs	r3, #90	; 0x5a
 80050a0:	2207      	movs	r2, #7
 80050a2:	fa02 f303 	lsl.w	r3, r2, r3
 80050a6:	43db      	mvns	r3, r3
 80050a8:	4019      	ands	r1, r3
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	6898      	ldr	r0, [r3, #8]
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	4613      	mov	r3, r2
 80050b4:	005b      	lsls	r3, r3, #1
 80050b6:	4413      	add	r3, r2
 80050b8:	3b5a      	subs	r3, #90	; 0x5a
 80050ba:	fa00 f203 	lsl.w	r2, r0, r3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2b10      	cmp	r3, #16
 80050cc:	d003      	beq.n	80050d6 <HAL_ADC_ConfigChannel+0x272>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80050d2:	2b11      	cmp	r3, #17
 80050d4:	d121      	bne.n	800511a <HAL_ADC_ConfigChannel+0x2b6>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 80050d6:	4b16      	ldr	r3, [pc, #88]	; (8005130 <HAL_ADC_ConfigChannel+0x2cc>)
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d11b      	bne.n	800511a <HAL_ADC_ConfigChannel+0x2b6>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 80050e2:	4b13      	ldr	r3, [pc, #76]	; (8005130 <HAL_ADC_ConfigChannel+0x2cc>)
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	4a12      	ldr	r2, [pc, #72]	; (8005130 <HAL_ADC_ConfigChannel+0x2cc>)
 80050e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80050ec:	6053      	str	r3, [r2, #4]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2b10      	cmp	r3, #16
 80050f4:	d111      	bne.n	800511a <HAL_ADC_ConfigChannel+0x2b6>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80050f6:	4b0f      	ldr	r3, [pc, #60]	; (8005134 <HAL_ADC_ConfigChannel+0x2d0>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a0f      	ldr	r2, [pc, #60]	; (8005138 <HAL_ADC_ConfigChannel+0x2d4>)
 80050fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005100:	0c9a      	lsrs	r2, r3, #18
 8005102:	4613      	mov	r3, r2
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	4413      	add	r3, r2
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 800510c:	e002      	b.n	8005114 <HAL_ADC_ConfigChannel+0x2b0>
          {
            wait_loop_index--;
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	3b01      	subs	r3, #1
 8005112:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1f9      	bne.n	800510e <HAL_ADC_ConfigChannel+0x2aa>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8005122:	7bfb      	ldrb	r3, [r7, #15]
}
 8005124:	4618      	mov	r0, r3
 8005126:	3714      	adds	r7, #20
 8005128:	46bd      	mov	sp, r7
 800512a:	bc80      	pop	{r7}
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop
 8005130:	40012700 	.word	0x40012700
 8005134:	20000000 	.word	0x20000000
 8005138:	431bde83 	.word	0x431bde83

0800513c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005144:	2300      	movs	r3, #0
 8005146:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8005148:	2300      	movs	r3, #0
 800514a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005156:	2b40      	cmp	r3, #64	; 0x40
 8005158:	d03c      	beq.n	80051d4 <ADC_Enable+0x98>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	689a      	ldr	r2, [r3, #8]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f042 0201 	orr.w	r2, r2, #1
 8005168:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800516a:	4b1d      	ldr	r3, [pc, #116]	; (80051e0 <ADC_Enable+0xa4>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a1d      	ldr	r2, [pc, #116]	; (80051e4 <ADC_Enable+0xa8>)
 8005170:	fba2 2303 	umull	r2, r3, r2, r3
 8005174:	0c9a      	lsrs	r2, r3, #18
 8005176:	4613      	mov	r3, r2
 8005178:	005b      	lsls	r3, r3, #1
 800517a:	4413      	add	r3, r2
 800517c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 800517e:	e002      	b.n	8005186 <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	3b01      	subs	r3, #1
 8005184:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d1f9      	bne.n	8005180 <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 800518c:	f7ff fabc 	bl	8004708 <HAL_GetTick>
 8005190:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005192:	e018      	b.n	80051c6 <ADC_Enable+0x8a>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 8005194:	f7ff fab8 	bl	8004708 <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	2b02      	cmp	r3, #2
 80051a0:	d911      	bls.n	80051c6 <ADC_Enable+0x8a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051a6:	f043 0210 	orr.w	r2, r3, #16
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	64da      	str	r2, [r3, #76]	; 0x4c
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051b2:	f043 0201 	orr.w	r2, r3, #1
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	651a      	str	r2, [r3, #80]	; 0x50
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e007      	b.n	80051d6 <ADC_Enable+0x9a>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051d0:	2b40      	cmp	r3, #64	; 0x40
 80051d2:	d1df      	bne.n	8005194 <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	20000000 	.word	0x20000000
 80051e4:	431bde83 	.word	0x431bde83

080051e8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80051f0:	2300      	movs	r3, #0
 80051f2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051fe:	2b40      	cmp	r3, #64	; 0x40
 8005200:	d127      	bne.n	8005252 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	689a      	ldr	r2, [r3, #8]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 0201 	bic.w	r2, r2, #1
 8005210:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005212:	f7ff fa79 	bl	8004708 <HAL_GetTick>
 8005216:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */    
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005218:	e014      	b.n	8005244 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart ) > ADC_DISABLE_TIMEOUT)
 800521a:	f7ff fa75 	bl	8004708 <HAL_GetTick>
 800521e:	4602      	mov	r2, r0
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	2b02      	cmp	r3, #2
 8005226:	d90d      	bls.n	8005244 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800522c:	f043 0210 	orr.w	r2, r3, #16
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	64da      	str	r2, [r3, #76]	; 0x4c
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005238:	f043 0201 	orr.w	r2, r3, #1
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	651a      	str	r2, [r3, #80]	; 0x50
        
        return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e007      	b.n	8005254 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800524e:	2b40      	cmp	r3, #64	; 0x40
 8005250:	d0e3      	beq.n	800521a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005252:	2300      	movs	r3, #0
}
 8005254:	4618      	mov	r0, r3
 8005256:	3710      	adds	r7, #16
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}

0800525c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8005264:	bf00      	nop
 8005266:	370c      	adds	r7, #12
 8005268:	46bd      	mov	sp, r7
 800526a:	bc80      	pop	{r7}
 800526c:	4770      	bx	lr
	...

08005270 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f003 0307 	and.w	r3, r3, #7
 800527e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005280:	4b0c      	ldr	r3, [pc, #48]	; (80052b4 <__NVIC_SetPriorityGrouping+0x44>)
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005286:	68ba      	ldr	r2, [r7, #8]
 8005288:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800528c:	4013      	ands	r3, r2
 800528e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005298:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800529c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80052a2:	4a04      	ldr	r2, [pc, #16]	; (80052b4 <__NVIC_SetPriorityGrouping+0x44>)
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	60d3      	str	r3, [r2, #12]
}
 80052a8:	bf00      	nop
 80052aa:	3714      	adds	r7, #20
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bc80      	pop	{r7}
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	e000ed00 	.word	0xe000ed00

080052b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80052b8:	b480      	push	{r7}
 80052ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80052bc:	4b04      	ldr	r3, [pc, #16]	; (80052d0 <__NVIC_GetPriorityGrouping+0x18>)
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	0a1b      	lsrs	r3, r3, #8
 80052c2:	f003 0307 	and.w	r3, r3, #7
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bc80      	pop	{r7}
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	e000ed00 	.word	0xe000ed00

080052d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	4603      	mov	r3, r0
 80052dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	db0b      	blt.n	80052fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052e6:	79fb      	ldrb	r3, [r7, #7]
 80052e8:	f003 021f 	and.w	r2, r3, #31
 80052ec:	4906      	ldr	r1, [pc, #24]	; (8005308 <__NVIC_EnableIRQ+0x34>)
 80052ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052f2:	095b      	lsrs	r3, r3, #5
 80052f4:	2001      	movs	r0, #1
 80052f6:	fa00 f202 	lsl.w	r2, r0, r2
 80052fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80052fe:	bf00      	nop
 8005300:	370c      	adds	r7, #12
 8005302:	46bd      	mov	sp, r7
 8005304:	bc80      	pop	{r7}
 8005306:	4770      	bx	lr
 8005308:	e000e100 	.word	0xe000e100

0800530c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	4603      	mov	r3, r0
 8005314:	6039      	str	r1, [r7, #0]
 8005316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800531c:	2b00      	cmp	r3, #0
 800531e:	db0a      	blt.n	8005336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	b2da      	uxtb	r2, r3
 8005324:	490c      	ldr	r1, [pc, #48]	; (8005358 <__NVIC_SetPriority+0x4c>)
 8005326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800532a:	0112      	lsls	r2, r2, #4
 800532c:	b2d2      	uxtb	r2, r2
 800532e:	440b      	add	r3, r1
 8005330:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005334:	e00a      	b.n	800534c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	b2da      	uxtb	r2, r3
 800533a:	4908      	ldr	r1, [pc, #32]	; (800535c <__NVIC_SetPriority+0x50>)
 800533c:	79fb      	ldrb	r3, [r7, #7]
 800533e:	f003 030f 	and.w	r3, r3, #15
 8005342:	3b04      	subs	r3, #4
 8005344:	0112      	lsls	r2, r2, #4
 8005346:	b2d2      	uxtb	r2, r2
 8005348:	440b      	add	r3, r1
 800534a:	761a      	strb	r2, [r3, #24]
}
 800534c:	bf00      	nop
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	bc80      	pop	{r7}
 8005354:	4770      	bx	lr
 8005356:	bf00      	nop
 8005358:	e000e100 	.word	0xe000e100
 800535c:	e000ed00 	.word	0xe000ed00

08005360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005360:	b480      	push	{r7}
 8005362:	b089      	sub	sp, #36	; 0x24
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f003 0307 	and.w	r3, r3, #7
 8005372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	f1c3 0307 	rsb	r3, r3, #7
 800537a:	2b04      	cmp	r3, #4
 800537c:	bf28      	it	cs
 800537e:	2304      	movcs	r3, #4
 8005380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	3304      	adds	r3, #4
 8005386:	2b06      	cmp	r3, #6
 8005388:	d902      	bls.n	8005390 <NVIC_EncodePriority+0x30>
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	3b03      	subs	r3, #3
 800538e:	e000      	b.n	8005392 <NVIC_EncodePriority+0x32>
 8005390:	2300      	movs	r3, #0
 8005392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005394:	f04f 32ff 	mov.w	r2, #4294967295
 8005398:	69bb      	ldr	r3, [r7, #24]
 800539a:	fa02 f303 	lsl.w	r3, r2, r3
 800539e:	43da      	mvns	r2, r3
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	401a      	ands	r2, r3
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80053a8:	f04f 31ff 	mov.w	r1, #4294967295
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	fa01 f303 	lsl.w	r3, r1, r3
 80053b2:	43d9      	mvns	r1, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80053b8:	4313      	orrs	r3, r2
         );
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3724      	adds	r7, #36	; 0x24
 80053be:	46bd      	mov	sp, r7
 80053c0:	bc80      	pop	{r7}
 80053c2:	4770      	bx	lr

080053c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	f7ff ff4f 	bl	8005270 <__NVIC_SetPriorityGrouping>
}
 80053d2:	bf00      	nop
 80053d4:	3708      	adds	r7, #8
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}

080053da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80053da:	b580      	push	{r7, lr}
 80053dc:	b086      	sub	sp, #24
 80053de:	af00      	add	r7, sp, #0
 80053e0:	4603      	mov	r3, r0
 80053e2:	60b9      	str	r1, [r7, #8]
 80053e4:	607a      	str	r2, [r7, #4]
 80053e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80053e8:	2300      	movs	r3, #0
 80053ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80053ec:	f7ff ff64 	bl	80052b8 <__NVIC_GetPriorityGrouping>
 80053f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	68b9      	ldr	r1, [r7, #8]
 80053f6:	6978      	ldr	r0, [r7, #20]
 80053f8:	f7ff ffb2 	bl	8005360 <NVIC_EncodePriority>
 80053fc:	4602      	mov	r2, r0
 80053fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005402:	4611      	mov	r1, r2
 8005404:	4618      	mov	r0, r3
 8005406:	f7ff ff81 	bl	800530c <__NVIC_SetPriority>
}
 800540a:	bf00      	nop
 800540c:	3718      	adds	r7, #24
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}

08005412 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005412:	b580      	push	{r7, lr}
 8005414:	b082      	sub	sp, #8
 8005416:	af00      	add	r7, sp, #0
 8005418:	4603      	mov	r3, r0
 800541a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800541c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005420:	4618      	mov	r0, r3
 8005422:	f7ff ff57 	bl	80052d4 <__NVIC_EnableIRQ>
}
 8005426:	bf00      	nop
 8005428:	3708      	adds	r7, #8
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}

0800542e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800542e:	b580      	push	{r7, lr}
 8005430:	b082      	sub	sp, #8
 8005432:	af00      	add	r7, sp, #0
 8005434:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d101      	bne.n	8005440 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	e014      	b.n	800546a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	791b      	ldrb	r3, [r3, #4]
 8005444:	b2db      	uxtb	r3, r3
 8005446:	2b00      	cmp	r3, #0
 8005448:	d105      	bne.n	8005456 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f7fc f8af 	bl	80015b4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2202      	movs	r2, #2
 800545a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2201      	movs	r2, #1
 8005466:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3708      	adds	r7, #8
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}

08005472 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005472:	b480      	push	{r7}
 8005474:	b083      	sub	sp, #12
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
 800547a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	795b      	ldrb	r3, [r3, #5]
 8005480:	2b01      	cmp	r3, #1
 8005482:	d101      	bne.n	8005488 <HAL_DAC_Start+0x16>
 8005484:	2302      	movs	r3, #2
 8005486:	e03e      	b.n	8005506 <HAL_DAC_Start+0x94>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2202      	movs	r2, #2
 8005492:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	6819      	ldr	r1, [r3, #0]
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	f003 0310 	and.w	r3, r3, #16
 80054a0:	2201      	movs	r2, #1
 80054a2:	409a      	lsls	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	430a      	orrs	r2, r1
 80054aa:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10f      	bne.n	80054d2 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80054bc:	2b3c      	cmp	r3, #60	; 0x3c
 80054be:	d11b      	bne.n	80054f8 <HAL_DAC_Start+0x86>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	685a      	ldr	r2, [r3, #4]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f042 0201 	orr.w	r2, r2, #1
 80054ce:	605a      	str	r2, [r3, #4]
 80054d0:	e012      	b.n	80054f8 <HAL_DAC_Start+0x86>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << Channel))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80054dc:	213c      	movs	r1, #60	; 0x3c
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	fa01 f303 	lsl.w	r3, r1, r3
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d107      	bne.n	80054f8 <HAL_DAC_Start+0x86>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	685a      	ldr	r2, [r3, #4]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 0202 	orr.w	r2, r2, #2
 80054f6:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	370c      	adds	r7, #12
 800550a:	46bd      	mov	sp, r7
 800550c:	bc80      	pop	{r7}
 800550e:	4770      	bx	lr

08005510 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005510:	b480      	push	{r7}
 8005512:	b087      	sub	sp, #28
 8005514:	af00      	add	r7, sp, #0
 8005516:	60f8      	str	r0, [r7, #12]
 8005518:	60b9      	str	r1, [r7, #8]
 800551a:	607a      	str	r2, [r7, #4]
 800551c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 800551e:	2300      	movs	r3, #0
 8005520:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d105      	bne.n	800553a <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800552e:	697a      	ldr	r2, [r7, #20]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4413      	add	r3, r2
 8005534:	3308      	adds	r3, #8
 8005536:	617b      	str	r3, [r7, #20]
 8005538:	e004      	b.n	8005544 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	4413      	add	r3, r2
 8005540:	3314      	adds	r3, #20
 8005542:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	461a      	mov	r2, r3
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800554c:	2300      	movs	r3, #0
}
 800554e:	4618      	mov	r0, r3
 8005550:	371c      	adds	r7, #28
 8005552:	46bd      	mov	sp, r7
 8005554:	bc80      	pop	{r7}
 8005556:	4770      	bx	lr

08005558 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005558:	b480      	push	{r7}
 800555a:	b087      	sub	sp, #28
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	795b      	ldrb	r3, [r3, #5]
 8005568:	2b01      	cmp	r3, #1
 800556a:	d101      	bne.n	8005570 <HAL_DAC_ConfigChannel+0x18>
 800556c:	2302      	movs	r3, #2
 800556e:	e044      	b.n	80055fa <HAL_DAC_ConfigChannel+0xa2>
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2201      	movs	r2, #1
 8005574:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2202      	movs	r2, #2
 800557a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8005584:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	fa02 f303 	lsl.w	r3, r2, r3
 800558e:	43db      	mvns	r3, r3
 8005590:	697a      	ldr	r2, [r7, #20]
 8005592:	4013      	ands	r3, r2
 8005594:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	4313      	orrs	r3, r2
 80055a0:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80055a2:	693a      	ldr	r2, [r7, #16]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	fa02 f303 	lsl.w	r3, r2, r3
 80055aa:	697a      	ldr	r2, [r7, #20]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	697a      	ldr	r2, [r7, #20]
 80055b6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	6819      	ldr	r1, [r3, #0]
 80055be:	22c0      	movs	r2, #192	; 0xc0
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	fa02 f303 	lsl.w	r3, r2, r3
 80055c6:	43da      	mvns	r2, r3
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	400a      	ands	r2, r1
 80055ce:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6819      	ldr	r1, [r3, #0]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f003 0310 	and.w	r3, r3, #16
 80055dc:	22c0      	movs	r2, #192	; 0xc0
 80055de:	fa02 f303 	lsl.w	r3, r2, r3
 80055e2:	43da      	mvns	r2, r3
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	400a      	ands	r2, r1
 80055ea:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2201      	movs	r2, #1
 80055f0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2200      	movs	r2, #0
 80055f6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80055f8:	2300      	movs	r3, #0
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	371c      	adds	r7, #28
 80055fe:	46bd      	mov	sp, r7
 8005600:	bc80      	pop	{r7}
 8005602:	4770      	bx	lr

08005604 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005604:	b480      	push	{r7}
 8005606:	b085      	sub	sp, #20
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d101      	bne.n	8005616 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e059      	b.n	80056ca <HAL_DMA_Init+0xc6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	461a      	mov	r2, r3
 800561c:	4b2d      	ldr	r3, [pc, #180]	; (80056d4 <HAL_DMA_Init+0xd0>)
 800561e:	429a      	cmp	r2, r3
 8005620:	d80f      	bhi.n	8005642 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	461a      	mov	r2, r3
 8005628:	4b2b      	ldr	r3, [pc, #172]	; (80056d8 <HAL_DMA_Init+0xd4>)
 800562a:	4413      	add	r3, r2
 800562c:	4a2b      	ldr	r2, [pc, #172]	; (80056dc <HAL_DMA_Init+0xd8>)
 800562e:	fba2 2303 	umull	r2, r3, r2, r3
 8005632:	091b      	lsrs	r3, r3, #4
 8005634:	009a      	lsls	r2, r3, #2
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a28      	ldr	r2, [pc, #160]	; (80056e0 <HAL_DMA_Init+0xdc>)
 800563e:	63da      	str	r2, [r3, #60]	; 0x3c
 8005640:	e00e      	b.n	8005660 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	461a      	mov	r2, r3
 8005648:	4b26      	ldr	r3, [pc, #152]	; (80056e4 <HAL_DMA_Init+0xe0>)
 800564a:	4413      	add	r3, r2
 800564c:	4a23      	ldr	r2, [pc, #140]	; (80056dc <HAL_DMA_Init+0xd8>)
 800564e:	fba2 2303 	umull	r2, r3, r2, r3
 8005652:	091b      	lsrs	r3, r3, #4
 8005654:	009a      	lsls	r2, r3, #2
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a22      	ldr	r2, [pc, #136]	; (80056e8 <HAL_DMA_Init+0xe4>)
 800565e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2202      	movs	r2, #2
 8005664:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800567a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8005684:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005690:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	695b      	ldr	r3, [r3, #20]
 8005696:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800569c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	69db      	ldr	r3, [r3, #28]
 80056a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2200      	movs	r2, #0
 80056b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3714      	adds	r7, #20
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bc80      	pop	{r7}
 80056d2:	4770      	bx	lr
 80056d4:	40026407 	.word	0x40026407
 80056d8:	bffd9ff8 	.word	0xbffd9ff8
 80056dc:	cccccccd 	.word	0xcccccccd
 80056e0:	40026000 	.word	0x40026000
 80056e4:	bffd9bf8 	.word	0xbffd9bf8
 80056e8:	40026400 	.word	0x40026400

080056ec <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056f4:	2300      	movs	r3, #0
 80056f6:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	2b02      	cmp	r3, #2
 8005702:	d005      	beq.n	8005710 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2204      	movs	r2, #4
 8005708:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	73fb      	strb	r3, [r7, #15]
 800570e:	e029      	b.n	8005764 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 020e 	bic.w	r2, r2, #14
 800571e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f022 0201 	bic.w	r2, r2, #1
 800572e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005734:	f003 021c 	and.w	r2, r3, #28
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800573c:	2101      	movs	r1, #1
 800573e:	fa01 f202 	lsl.w	r2, r1, r2
 8005742:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005758:	2b00      	cmp	r3, #0
 800575a:	d003      	beq.n	8005764 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	4798      	blx	r3
    }
  }
  return status;
 8005764:	7bfb      	ldrb	r3, [r7, #15]
}
 8005766:	4618      	mov	r0, r3
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800576e:	b580      	push	{r7, lr}
 8005770:	b084      	sub	sp, #16
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578a:	f003 031c 	and.w	r3, r3, #28
 800578e:	2204      	movs	r2, #4
 8005790:	409a      	lsls	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	4013      	ands	r3, r2
 8005796:	2b00      	cmp	r3, #0
 8005798:	d026      	beq.n	80057e8 <HAL_DMA_IRQHandler+0x7a>
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	f003 0304 	and.w	r3, r3, #4
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d021      	beq.n	80057e8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 0320 	and.w	r3, r3, #32
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d107      	bne.n	80057c2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f022 0204 	bic.w	r2, r2, #4
 80057c0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c6:	f003 021c 	and.w	r2, r3, #28
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ce:	2104      	movs	r1, #4
 80057d0:	fa01 f202 	lsl.w	r2, r1, r2
 80057d4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d071      	beq.n	80058c2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80057e6:	e06c      	b.n	80058c2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ec:	f003 031c 	and.w	r3, r3, #28
 80057f0:	2202      	movs	r2, #2
 80057f2:	409a      	lsls	r2, r3
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	4013      	ands	r3, r2
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d02e      	beq.n	800585a <HAL_DMA_IRQHandler+0xec>
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	f003 0302 	and.w	r3, r3, #2
 8005802:	2b00      	cmp	r3, #0
 8005804:	d029      	beq.n	800585a <HAL_DMA_IRQHandler+0xec>
  {
    
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 0320 	and.w	r3, r3, #32
 8005810:	2b00      	cmp	r3, #0
 8005812:	d10b      	bne.n	800582c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f022 020a 	bic.w	r2, r2, #10
 8005822:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005830:	f003 021c 	and.w	r2, r3, #28
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005838:	2102      	movs	r1, #2
 800583a:	fa01 f202 	lsl.w	r2, r1, r2
 800583e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800584c:	2b00      	cmp	r3, #0
 800584e:	d038      	beq.n	80058c2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005858:	e033      	b.n	80058c2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585e:	f003 031c 	and.w	r3, r3, #28
 8005862:	2208      	movs	r2, #8
 8005864:	409a      	lsls	r2, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	4013      	ands	r3, r2
 800586a:	2b00      	cmp	r3, #0
 800586c:	d02a      	beq.n	80058c4 <HAL_DMA_IRQHandler+0x156>
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	f003 0308 	and.w	r3, r3, #8
 8005874:	2b00      	cmp	r3, #0
 8005876:	d025      	beq.n	80058c4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f022 020e 	bic.w	r2, r2, #14
 8005886:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588c:	f003 021c 	and.w	r2, r3, #28
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005894:	2101      	movs	r1, #1
 8005896:	fa01 f202 	lsl.w	r2, r1, r2
 800589a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d004      	beq.n	80058c4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80058c2:	bf00      	nop
 80058c4:	bf00      	nop
}
 80058c6:	3710      	adds	r7, #16
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b087      	sub	sp, #28
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80058d6:	2300      	movs	r3, #0
 80058d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80058da:	2300      	movs	r3, #0
 80058dc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80058de:	2300      	movs	r3, #0
 80058e0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80058e2:	e160      	b.n	8005ba6 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	2101      	movs	r1, #1
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	fa01 f303 	lsl.w	r3, r1, r3
 80058f0:	4013      	ands	r3, r2
 80058f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	f000 8152 	beq.w	8005ba0 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	2b01      	cmp	r3, #1
 8005902:	d00b      	beq.n	800591c <HAL_GPIO_Init+0x50>
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	2b02      	cmp	r3, #2
 800590a:	d007      	beq.n	800591c <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005910:	2b11      	cmp	r3, #17
 8005912:	d003      	beq.n	800591c <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	2b12      	cmp	r3, #18
 800591a:	d130      	bne.n	800597e <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	005b      	lsls	r3, r3, #1
 8005926:	2203      	movs	r2, #3
 8005928:	fa02 f303 	lsl.w	r3, r2, r3
 800592c:	43db      	mvns	r3, r3
 800592e:	693a      	ldr	r2, [r7, #16]
 8005930:	4013      	ands	r3, r2
 8005932:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	68da      	ldr	r2, [r3, #12]
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	005b      	lsls	r3, r3, #1
 800593c:	fa02 f303 	lsl.w	r3, r2, r3
 8005940:	693a      	ldr	r2, [r7, #16]
 8005942:	4313      	orrs	r3, r2
 8005944:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	693a      	ldr	r2, [r7, #16]
 800594a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8005952:	2201      	movs	r2, #1
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	fa02 f303 	lsl.w	r3, r2, r3
 800595a:	43db      	mvns	r3, r3
 800595c:	693a      	ldr	r2, [r7, #16]
 800595e:	4013      	ands	r3, r2
 8005960:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	091b      	lsrs	r3, r3, #4
 8005968:	f003 0201 	and.w	r2, r3, #1
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	fa02 f303 	lsl.w	r3, r2, r3
 8005972:	693a      	ldr	r2, [r7, #16]
 8005974:	4313      	orrs	r3, r2
 8005976:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	693a      	ldr	r2, [r7, #16]
 800597c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	005b      	lsls	r3, r3, #1
 8005988:	2203      	movs	r2, #3
 800598a:	fa02 f303 	lsl.w	r3, r2, r3
 800598e:	43db      	mvns	r3, r3
 8005990:	693a      	ldr	r2, [r7, #16]
 8005992:	4013      	ands	r3, r2
 8005994:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	689a      	ldr	r2, [r3, #8]
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	005b      	lsls	r3, r3, #1
 800599e:	fa02 f303 	lsl.w	r3, r2, r3
 80059a2:	693a      	ldr	r2, [r7, #16]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	693a      	ldr	r2, [r7, #16]
 80059ac:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	2b02      	cmp	r3, #2
 80059b4:	d003      	beq.n	80059be <HAL_GPIO_Init+0xf2>
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	2b12      	cmp	r3, #18
 80059bc:	d123      	bne.n	8005a06 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	08da      	lsrs	r2, r3, #3
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	3208      	adds	r2, #8
 80059c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059ca:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	f003 0307 	and.w	r3, r3, #7
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	220f      	movs	r2, #15
 80059d6:	fa02 f303 	lsl.w	r3, r2, r3
 80059da:	43db      	mvns	r3, r3
 80059dc:	693a      	ldr	r2, [r7, #16]
 80059de:	4013      	ands	r3, r2
 80059e0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	691a      	ldr	r2, [r3, #16]
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	f003 0307 	and.w	r3, r3, #7
 80059ec:	009b      	lsls	r3, r3, #2
 80059ee:	fa02 f303 	lsl.w	r3, r2, r3
 80059f2:	693a      	ldr	r2, [r7, #16]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	08da      	lsrs	r2, r3, #3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	3208      	adds	r2, #8
 8005a00:	6939      	ldr	r1, [r7, #16]
 8005a02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	005b      	lsls	r3, r3, #1
 8005a10:	2203      	movs	r2, #3
 8005a12:	fa02 f303 	lsl.w	r3, r2, r3
 8005a16:	43db      	mvns	r3, r3
 8005a18:	693a      	ldr	r2, [r7, #16]
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	f003 0203 	and.w	r2, r3, #3
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	005b      	lsls	r3, r3, #1
 8005a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2e:	693a      	ldr	r2, [r7, #16]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	693a      	ldr	r2, [r7, #16]
 8005a38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	f000 80ac 	beq.w	8005ba0 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a48:	4b5d      	ldr	r3, [pc, #372]	; (8005bc0 <HAL_GPIO_Init+0x2f4>)
 8005a4a:	6a1b      	ldr	r3, [r3, #32]
 8005a4c:	4a5c      	ldr	r2, [pc, #368]	; (8005bc0 <HAL_GPIO_Init+0x2f4>)
 8005a4e:	f043 0301 	orr.w	r3, r3, #1
 8005a52:	6213      	str	r3, [r2, #32]
 8005a54:	4b5a      	ldr	r3, [pc, #360]	; (8005bc0 <HAL_GPIO_Init+0x2f4>)
 8005a56:	6a1b      	ldr	r3, [r3, #32]
 8005a58:	f003 0301 	and.w	r3, r3, #1
 8005a5c:	60bb      	str	r3, [r7, #8]
 8005a5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8005a60:	4a58      	ldr	r2, [pc, #352]	; (8005bc4 <HAL_GPIO_Init+0x2f8>)
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	089b      	lsrs	r3, r3, #2
 8005a66:	3302      	adds	r3, #2
 8005a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a6c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	f003 0303 	and.w	r3, r3, #3
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	220f      	movs	r2, #15
 8005a78:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7c:	43db      	mvns	r3, r3
 8005a7e:	693a      	ldr	r2, [r7, #16]
 8005a80:	4013      	ands	r3, r2
 8005a82:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4a50      	ldr	r2, [pc, #320]	; (8005bc8 <HAL_GPIO_Init+0x2fc>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d025      	beq.n	8005ad8 <HAL_GPIO_Init+0x20c>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a4f      	ldr	r2, [pc, #316]	; (8005bcc <HAL_GPIO_Init+0x300>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d01f      	beq.n	8005ad4 <HAL_GPIO_Init+0x208>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a4e      	ldr	r2, [pc, #312]	; (8005bd0 <HAL_GPIO_Init+0x304>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d019      	beq.n	8005ad0 <HAL_GPIO_Init+0x204>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a4d      	ldr	r2, [pc, #308]	; (8005bd4 <HAL_GPIO_Init+0x308>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d013      	beq.n	8005acc <HAL_GPIO_Init+0x200>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a4c      	ldr	r2, [pc, #304]	; (8005bd8 <HAL_GPIO_Init+0x30c>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d00d      	beq.n	8005ac8 <HAL_GPIO_Init+0x1fc>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a4b      	ldr	r2, [pc, #300]	; (8005bdc <HAL_GPIO_Init+0x310>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d007      	beq.n	8005ac4 <HAL_GPIO_Init+0x1f8>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a4a      	ldr	r2, [pc, #296]	; (8005be0 <HAL_GPIO_Init+0x314>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d101      	bne.n	8005ac0 <HAL_GPIO_Init+0x1f4>
 8005abc:	2306      	movs	r3, #6
 8005abe:	e00c      	b.n	8005ada <HAL_GPIO_Init+0x20e>
 8005ac0:	2307      	movs	r3, #7
 8005ac2:	e00a      	b.n	8005ada <HAL_GPIO_Init+0x20e>
 8005ac4:	2305      	movs	r3, #5
 8005ac6:	e008      	b.n	8005ada <HAL_GPIO_Init+0x20e>
 8005ac8:	2304      	movs	r3, #4
 8005aca:	e006      	b.n	8005ada <HAL_GPIO_Init+0x20e>
 8005acc:	2303      	movs	r3, #3
 8005ace:	e004      	b.n	8005ada <HAL_GPIO_Init+0x20e>
 8005ad0:	2302      	movs	r3, #2
 8005ad2:	e002      	b.n	8005ada <HAL_GPIO_Init+0x20e>
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e000      	b.n	8005ada <HAL_GPIO_Init+0x20e>
 8005ad8:	2300      	movs	r3, #0
 8005ada:	697a      	ldr	r2, [r7, #20]
 8005adc:	f002 0203 	and.w	r2, r2, #3
 8005ae0:	0092      	lsls	r2, r2, #2
 8005ae2:	4093      	lsls	r3, r2
 8005ae4:	693a      	ldr	r2, [r7, #16]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005aea:	4936      	ldr	r1, [pc, #216]	; (8005bc4 <HAL_GPIO_Init+0x2f8>)
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	089b      	lsrs	r3, r3, #2
 8005af0:	3302      	adds	r3, #2
 8005af2:	693a      	ldr	r2, [r7, #16]
 8005af4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005af8:	4b3a      	ldr	r3, [pc, #232]	; (8005be4 <HAL_GPIO_Init+0x318>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	43db      	mvns	r3, r3
 8005b02:	693a      	ldr	r2, [r7, #16]
 8005b04:	4013      	ands	r3, r2
 8005b06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d003      	beq.n	8005b1c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005b1c:	4a31      	ldr	r2, [pc, #196]	; (8005be4 <HAL_GPIO_Init+0x318>)
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005b22:	4b30      	ldr	r3, [pc, #192]	; (8005be4 <HAL_GPIO_Init+0x318>)
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	43db      	mvns	r3, r3
 8005b2c:	693a      	ldr	r2, [r7, #16]
 8005b2e:	4013      	ands	r3, r2
 8005b30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d003      	beq.n	8005b46 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8005b3e:	693a      	ldr	r2, [r7, #16]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005b46:	4a27      	ldr	r2, [pc, #156]	; (8005be4 <HAL_GPIO_Init+0x318>)
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005b4c:	4b25      	ldr	r3, [pc, #148]	; (8005be4 <HAL_GPIO_Init+0x318>)
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	43db      	mvns	r3, r3
 8005b56:	693a      	ldr	r2, [r7, #16]
 8005b58:	4013      	ands	r3, r2
 8005b5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d003      	beq.n	8005b70 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8005b68:	693a      	ldr	r2, [r7, #16]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005b70:	4a1c      	ldr	r2, [pc, #112]	; (8005be4 <HAL_GPIO_Init+0x318>)
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005b76:	4b1b      	ldr	r3, [pc, #108]	; (8005be4 <HAL_GPIO_Init+0x318>)
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	43db      	mvns	r3, r3
 8005b80:	693a      	ldr	r2, [r7, #16]
 8005b82:	4013      	ands	r3, r2
 8005b84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d003      	beq.n	8005b9a <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005b9a:	4a12      	ldr	r2, [pc, #72]	; (8005be4 <HAL_GPIO_Init+0x318>)
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	fa22 f303 	lsr.w	r3, r2, r3
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f47f ae97 	bne.w	80058e4 <HAL_GPIO_Init+0x18>
  }
}
 8005bb6:	bf00      	nop
 8005bb8:	371c      	adds	r7, #28
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bc80      	pop	{r7}
 8005bbe:	4770      	bx	lr
 8005bc0:	40023800 	.word	0x40023800
 8005bc4:	40010000 	.word	0x40010000
 8005bc8:	40020000 	.word	0x40020000
 8005bcc:	40020400 	.word	0x40020400
 8005bd0:	40020800 	.word	0x40020800
 8005bd4:	40020c00 	.word	0x40020c00
 8005bd8:	40021000 	.word	0x40021000
 8005bdc:	40021400 	.word	0x40021400
 8005be0:	40021800 	.word	0x40021800
 8005be4:	40010400 	.word	0x40010400

08005be8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b085      	sub	sp, #20
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	460b      	mov	r3, r1
 8005bf2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	691a      	ldr	r2, [r3, #16]
 8005bf8:	887b      	ldrh	r3, [r7, #2]
 8005bfa:	4013      	ands	r3, r2
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d002      	beq.n	8005c06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005c00:	2301      	movs	r3, #1
 8005c02:	73fb      	strb	r3, [r7, #15]
 8005c04:	e001      	b.n	8005c0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005c06:	2300      	movs	r3, #0
 8005c08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3714      	adds	r7, #20
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bc80      	pop	{r7}
 8005c14:	4770      	bx	lr

08005c16 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c16:	b480      	push	{r7}
 8005c18:	b083      	sub	sp, #12
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	6078      	str	r0, [r7, #4]
 8005c1e:	460b      	mov	r3, r1
 8005c20:	807b      	strh	r3, [r7, #2]
 8005c22:	4613      	mov	r3, r2
 8005c24:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005c26:	787b      	ldrb	r3, [r7, #1]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d003      	beq.n	8005c34 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005c2c:	887a      	ldrh	r2, [r7, #2]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8005c32:	e003      	b.n	8005c3c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8005c34:	887b      	ldrh	r3, [r7, #2]
 8005c36:	041a      	lsls	r2, r3, #16
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	619a      	str	r2, [r3, #24]
}
 8005c3c:	bf00      	nop
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bc80      	pop	{r7}
 8005c44:	4770      	bx	lr

08005c46 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..G depending on device used) to select the GPIO peripheral for STM32L1XX family devices
  * @param  GPIO_Pin specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005c46:	b480      	push	{r7}
 8005c48:	b085      	sub	sp, #20
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	6078      	str	r0, [r7, #4]
 8005c4e:	460b      	mov	r3, r1
 8005c50:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	695b      	ldr	r3, [r3, #20]
 8005c56:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005c58:	887a      	ldrh	r2, [r7, #2]
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	041a      	lsls	r2, r3, #16
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	43d9      	mvns	r1, r3
 8005c64:	887b      	ldrh	r3, [r7, #2]
 8005c66:	400b      	ands	r3, r1
 8005c68:	431a      	orrs	r2, r3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	619a      	str	r2, [r3, #24]
}
 8005c6e:	bf00      	nop
 8005c70:	3714      	adds	r7, #20
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bc80      	pop	{r7}
 8005c76:	4770      	bx	lr

08005c78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d101      	bne.n	8005c8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	e11f      	b.n	8005eca <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d106      	bne.n	8005ca4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f7fc fbe4 	bl	800246c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2224      	movs	r2, #36	; 0x24
 8005ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 0201 	bic.w	r2, r2, #1
 8005cba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005cca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005cda:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005cdc:	f002 f982 	bl	8007fe4 <HAL_RCC_GetPCLK1Freq>
 8005ce0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	4a7b      	ldr	r2, [pc, #492]	; (8005ed4 <HAL_I2C_Init+0x25c>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d807      	bhi.n	8005cfc <HAL_I2C_Init+0x84>
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	4a7a      	ldr	r2, [pc, #488]	; (8005ed8 <HAL_I2C_Init+0x260>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	bf94      	ite	ls
 8005cf4:	2301      	movls	r3, #1
 8005cf6:	2300      	movhi	r3, #0
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	e006      	b.n	8005d0a <HAL_I2C_Init+0x92>
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	4a77      	ldr	r2, [pc, #476]	; (8005edc <HAL_I2C_Init+0x264>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	bf94      	ite	ls
 8005d04:	2301      	movls	r3, #1
 8005d06:	2300      	movhi	r3, #0
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d001      	beq.n	8005d12 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e0db      	b.n	8005eca <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	4a72      	ldr	r2, [pc, #456]	; (8005ee0 <HAL_I2C_Init+0x268>)
 8005d16:	fba2 2303 	umull	r2, r3, r2, r3
 8005d1a:	0c9b      	lsrs	r3, r3, #18
 8005d1c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	68ba      	ldr	r2, [r7, #8]
 8005d2e:	430a      	orrs	r2, r1
 8005d30:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6a1b      	ldr	r3, [r3, #32]
 8005d38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	4a64      	ldr	r2, [pc, #400]	; (8005ed4 <HAL_I2C_Init+0x25c>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d802      	bhi.n	8005d4c <HAL_I2C_Init+0xd4>
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	3301      	adds	r3, #1
 8005d4a:	e009      	b.n	8005d60 <HAL_I2C_Init+0xe8>
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005d52:	fb02 f303 	mul.w	r3, r2, r3
 8005d56:	4a63      	ldr	r2, [pc, #396]	; (8005ee4 <HAL_I2C_Init+0x26c>)
 8005d58:	fba2 2303 	umull	r2, r3, r2, r3
 8005d5c:	099b      	lsrs	r3, r3, #6
 8005d5e:	3301      	adds	r3, #1
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	6812      	ldr	r2, [r2, #0]
 8005d64:	430b      	orrs	r3, r1
 8005d66:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	69db      	ldr	r3, [r3, #28]
 8005d6e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005d72:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	4956      	ldr	r1, [pc, #344]	; (8005ed4 <HAL_I2C_Init+0x25c>)
 8005d7c:	428b      	cmp	r3, r1
 8005d7e:	d80d      	bhi.n	8005d9c <HAL_I2C_Init+0x124>
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	1e59      	subs	r1, r3, #1
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	005b      	lsls	r3, r3, #1
 8005d8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d8e:	3301      	adds	r3, #1
 8005d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d94:	2b04      	cmp	r3, #4
 8005d96:	bf38      	it	cc
 8005d98:	2304      	movcc	r3, #4
 8005d9a:	e04f      	b.n	8005e3c <HAL_I2C_Init+0x1c4>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d111      	bne.n	8005dc8 <HAL_I2C_Init+0x150>
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	1e58      	subs	r0, r3, #1
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6859      	ldr	r1, [r3, #4]
 8005dac:	460b      	mov	r3, r1
 8005dae:	005b      	lsls	r3, r3, #1
 8005db0:	440b      	add	r3, r1
 8005db2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005db6:	3301      	adds	r3, #1
 8005db8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	bf0c      	ite	eq
 8005dc0:	2301      	moveq	r3, #1
 8005dc2:	2300      	movne	r3, #0
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	e012      	b.n	8005dee <HAL_I2C_Init+0x176>
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	1e58      	subs	r0, r3, #1
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6859      	ldr	r1, [r3, #4]
 8005dd0:	460b      	mov	r3, r1
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	440b      	add	r3, r1
 8005dd6:	0099      	lsls	r1, r3, #2
 8005dd8:	440b      	add	r3, r1
 8005dda:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dde:	3301      	adds	r3, #1
 8005de0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	bf0c      	ite	eq
 8005de8:	2301      	moveq	r3, #1
 8005dea:	2300      	movne	r3, #0
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d001      	beq.n	8005df6 <HAL_I2C_Init+0x17e>
 8005df2:	2301      	movs	r3, #1
 8005df4:	e022      	b.n	8005e3c <HAL_I2C_Init+0x1c4>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d10e      	bne.n	8005e1c <HAL_I2C_Init+0x1a4>
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	1e58      	subs	r0, r3, #1
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6859      	ldr	r1, [r3, #4]
 8005e06:	460b      	mov	r3, r1
 8005e08:	005b      	lsls	r3, r3, #1
 8005e0a:	440b      	add	r3, r1
 8005e0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e10:	3301      	adds	r3, #1
 8005e12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e1a:	e00f      	b.n	8005e3c <HAL_I2C_Init+0x1c4>
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	1e58      	subs	r0, r3, #1
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6859      	ldr	r1, [r3, #4]
 8005e24:	460b      	mov	r3, r1
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	440b      	add	r3, r1
 8005e2a:	0099      	lsls	r1, r3, #2
 8005e2c:	440b      	add	r3, r1
 8005e2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e32:	3301      	adds	r3, #1
 8005e34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e38:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e3c:	6879      	ldr	r1, [r7, #4]
 8005e3e:	6809      	ldr	r1, [r1, #0]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	69da      	ldr	r2, [r3, #28]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	431a      	orrs	r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	430a      	orrs	r2, r1
 8005e5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005e6a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	6911      	ldr	r1, [r2, #16]
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	68d2      	ldr	r2, [r2, #12]
 8005e76:	4311      	orrs	r1, r2
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	6812      	ldr	r2, [r2, #0]
 8005e7c:	430b      	orrs	r3, r1
 8005e7e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	695a      	ldr	r2, [r3, #20]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	699b      	ldr	r3, [r3, #24]
 8005e92:	431a      	orrs	r2, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	430a      	orrs	r2, r1
 8005e9a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f042 0201 	orr.w	r2, r2, #1
 8005eaa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2220      	movs	r2, #32
 8005eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3710      	adds	r7, #16
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	bf00      	nop
 8005ed4:	000186a0 	.word	0x000186a0
 8005ed8:	001e847f 	.word	0x001e847f
 8005edc:	003d08ff 	.word	0x003d08ff
 8005ee0:	431bde83 	.word	0x431bde83
 8005ee4:	10624dd3 	.word	0x10624dd3

08005ee8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005eea:	b08b      	sub	sp, #44	; 0x2c
 8005eec:	af06      	add	r7, sp, #24
 8005eee:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d101      	bne.n	8005efa <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e0d0      	b.n	800609c <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d106      	bne.n	8005f14 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f00b fda2 	bl	8011a58 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2203      	movs	r2, #3
 8005f18:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4618      	mov	r0, r3
 8005f22:	f004 fa2d 	bl	800a380 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f26:	2300      	movs	r3, #0
 8005f28:	73fb      	strb	r3, [r7, #15]
 8005f2a:	e04c      	b.n	8005fc6 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005f2c:	7bfb      	ldrb	r3, [r7, #15]
 8005f2e:	6879      	ldr	r1, [r7, #4]
 8005f30:	1c5a      	adds	r2, r3, #1
 8005f32:	4613      	mov	r3, r2
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	4413      	add	r3, r2
 8005f38:	00db      	lsls	r3, r3, #3
 8005f3a:	440b      	add	r3, r1
 8005f3c:	3301      	adds	r3, #1
 8005f3e:	2201      	movs	r2, #1
 8005f40:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005f42:	7bfb      	ldrb	r3, [r7, #15]
 8005f44:	6879      	ldr	r1, [r7, #4]
 8005f46:	1c5a      	adds	r2, r3, #1
 8005f48:	4613      	mov	r3, r2
 8005f4a:	009b      	lsls	r3, r3, #2
 8005f4c:	4413      	add	r3, r2
 8005f4e:	00db      	lsls	r3, r3, #3
 8005f50:	440b      	add	r3, r1
 8005f52:	7bfa      	ldrb	r2, [r7, #15]
 8005f54:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005f56:	7bfa      	ldrb	r2, [r7, #15]
 8005f58:	7bfb      	ldrb	r3, [r7, #15]
 8005f5a:	b298      	uxth	r0, r3
 8005f5c:	6879      	ldr	r1, [r7, #4]
 8005f5e:	4613      	mov	r3, r2
 8005f60:	009b      	lsls	r3, r3, #2
 8005f62:	4413      	add	r3, r2
 8005f64:	00db      	lsls	r3, r3, #3
 8005f66:	440b      	add	r3, r1
 8005f68:	3336      	adds	r3, #54	; 0x36
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005f6e:	7bfb      	ldrb	r3, [r7, #15]
 8005f70:	6879      	ldr	r1, [r7, #4]
 8005f72:	1c5a      	adds	r2, r3, #1
 8005f74:	4613      	mov	r3, r2
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	4413      	add	r3, r2
 8005f7a:	00db      	lsls	r3, r3, #3
 8005f7c:	440b      	add	r3, r1
 8005f7e:	3303      	adds	r3, #3
 8005f80:	2200      	movs	r2, #0
 8005f82:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005f84:	7bfa      	ldrb	r2, [r7, #15]
 8005f86:	6879      	ldr	r1, [r7, #4]
 8005f88:	4613      	mov	r3, r2
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	4413      	add	r3, r2
 8005f8e:	00db      	lsls	r3, r3, #3
 8005f90:	440b      	add	r3, r1
 8005f92:	3338      	adds	r3, #56	; 0x38
 8005f94:	2200      	movs	r2, #0
 8005f96:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005f98:	7bfa      	ldrb	r2, [r7, #15]
 8005f9a:	6879      	ldr	r1, [r7, #4]
 8005f9c:	4613      	mov	r3, r2
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	4413      	add	r3, r2
 8005fa2:	00db      	lsls	r3, r3, #3
 8005fa4:	440b      	add	r3, r1
 8005fa6:	333c      	adds	r3, #60	; 0x3c
 8005fa8:	2200      	movs	r2, #0
 8005faa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005fac:	7bfa      	ldrb	r2, [r7, #15]
 8005fae:	6879      	ldr	r1, [r7, #4]
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	4413      	add	r3, r2
 8005fb6:	00db      	lsls	r3, r3, #3
 8005fb8:	440b      	add	r3, r1
 8005fba:	3340      	adds	r3, #64	; 0x40
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fc0:	7bfb      	ldrb	r3, [r7, #15]
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	73fb      	strb	r3, [r7, #15]
 8005fc6:	7bfa      	ldrb	r2, [r7, #15]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d3ad      	bcc.n	8005f2c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	73fb      	strb	r3, [r7, #15]
 8005fd4:	e044      	b.n	8006060 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005fd6:	7bfa      	ldrb	r2, [r7, #15]
 8005fd8:	6879      	ldr	r1, [r7, #4]
 8005fda:	4613      	mov	r3, r2
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	4413      	add	r3, r2
 8005fe0:	00db      	lsls	r3, r3, #3
 8005fe2:	440b      	add	r3, r1
 8005fe4:	f203 1369 	addw	r3, r3, #361	; 0x169
 8005fe8:	2200      	movs	r2, #0
 8005fea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005fec:	7bfa      	ldrb	r2, [r7, #15]
 8005fee:	6879      	ldr	r1, [r7, #4]
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	4413      	add	r3, r2
 8005ff6:	00db      	lsls	r3, r3, #3
 8005ff8:	440b      	add	r3, r1
 8005ffa:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005ffe:	7bfa      	ldrb	r2, [r7, #15]
 8006000:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006002:	7bfa      	ldrb	r2, [r7, #15]
 8006004:	6879      	ldr	r1, [r7, #4]
 8006006:	4613      	mov	r3, r2
 8006008:	009b      	lsls	r3, r3, #2
 800600a:	4413      	add	r3, r2
 800600c:	00db      	lsls	r3, r3, #3
 800600e:	440b      	add	r3, r1
 8006010:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8006014:	2200      	movs	r2, #0
 8006016:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006018:	7bfa      	ldrb	r2, [r7, #15]
 800601a:	6879      	ldr	r1, [r7, #4]
 800601c:	4613      	mov	r3, r2
 800601e:	009b      	lsls	r3, r3, #2
 8006020:	4413      	add	r3, r2
 8006022:	00db      	lsls	r3, r3, #3
 8006024:	440b      	add	r3, r1
 8006026:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800602a:	2200      	movs	r2, #0
 800602c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800602e:	7bfa      	ldrb	r2, [r7, #15]
 8006030:	6879      	ldr	r1, [r7, #4]
 8006032:	4613      	mov	r3, r2
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	4413      	add	r3, r2
 8006038:	00db      	lsls	r3, r3, #3
 800603a:	440b      	add	r3, r1
 800603c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8006040:	2200      	movs	r2, #0
 8006042:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006044:	7bfa      	ldrb	r2, [r7, #15]
 8006046:	6879      	ldr	r1, [r7, #4]
 8006048:	4613      	mov	r3, r2
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	4413      	add	r3, r2
 800604e:	00db      	lsls	r3, r3, #3
 8006050:	440b      	add	r3, r1
 8006052:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8006056:	2200      	movs	r2, #0
 8006058:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800605a:	7bfb      	ldrb	r3, [r7, #15]
 800605c:	3301      	adds	r3, #1
 800605e:	73fb      	strb	r3, [r7, #15]
 8006060:	7bfa      	ldrb	r2, [r7, #15]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	429a      	cmp	r2, r3
 8006068:	d3b5      	bcc.n	8005fd6 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	603b      	str	r3, [r7, #0]
 8006070:	687e      	ldr	r6, [r7, #4]
 8006072:	466d      	mov	r5, sp
 8006074:	f106 0410 	add.w	r4, r6, #16
 8006078:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800607a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800607c:	6823      	ldr	r3, [r4, #0]
 800607e:	602b      	str	r3, [r5, #0]
 8006080:	1d33      	adds	r3, r6, #4
 8006082:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006084:	6838      	ldr	r0, [r7, #0]
 8006086:	f004 f995 	bl	800a3b4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2201      	movs	r2, #1
 8006096:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3714      	adds	r7, #20
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080060a4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b082      	sub	sp, #8
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d101      	bne.n	80060ba <HAL_PCD_Start+0x16>
 80060b6:	2302      	movs	r3, #2
 80060b8:	e016      	b.n	80060e8 <HAL_PCD_Start+0x44>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2201      	movs	r2, #1
 80060be:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4618      	mov	r0, r3
 80060c8:	f004 f944 	bl	800a354 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80060cc:	2101      	movs	r1, #1
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f001 fa0e 	bl	80074f0 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4618      	mov	r0, r3
 80060da:	f006 f920 	bl	800c31e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3708      	adds	r7, #8
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4618      	mov	r0, r3
 80060fe:	f006 f918 	bl	800c332 <USB_ReadInterrupts>
 8006102:	4603      	mov	r3, r0
 8006104:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006108:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800610c:	d102      	bne.n	8006114 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 fb0f 	bl	8006732 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4618      	mov	r0, r3
 800611a:	f006 f90a 	bl	800c332 <USB_ReadInterrupts>
 800611e:	4603      	mov	r3, r0
 8006120:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006124:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006128:	d112      	bne.n	8006150 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006132:	b29a      	uxth	r2, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800613c:	b292      	uxth	r2, r2
 800613e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f00b fd03 	bl	8011b4e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006148:	2100      	movs	r1, #0
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 f8c7 	bl	80062de <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4618      	mov	r0, r3
 8006156:	f006 f8ec 	bl	800c332 <USB_ReadInterrupts>
 800615a:	4603      	mov	r3, r0
 800615c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006160:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006164:	d10b      	bne.n	800617e <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800616e:	b29a      	uxth	r2, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006178:	b292      	uxth	r2, r2
 800617a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4618      	mov	r0, r3
 8006184:	f006 f8d5 	bl	800c332 <USB_ReadInterrupts>
 8006188:	4603      	mov	r3, r0
 800618a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800618e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006192:	d10b      	bne.n	80061ac <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800619c:	b29a      	uxth	r2, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061a6:	b292      	uxth	r2, r2
 80061a8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4618      	mov	r0, r3
 80061b2:	f006 f8be 	bl	800c332 <USB_ReadInterrupts>
 80061b6:	4603      	mov	r3, r0
 80061b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80061bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061c0:	d126      	bne.n	8006210 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80061ca:	b29a      	uxth	r2, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f022 0204 	bic.w	r2, r2, #4
 80061d4:	b292      	uxth	r2, r2
 80061d6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80061e2:	b29a      	uxth	r2, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f022 0208 	bic.w	r2, r2, #8
 80061ec:	b292      	uxth	r2, r2
 80061ee:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f00b fce4 	bl	8011bc0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006200:	b29a      	uxth	r2, r3
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800620a:	b292      	uxth	r2, r2
 800620c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4618      	mov	r0, r3
 8006216:	f006 f88c 	bl	800c332 <USB_ReadInterrupts>
 800621a:	4603      	mov	r3, r0
 800621c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006220:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006224:	d126      	bne.n	8006274 <HAL_PCD_IRQHandler+0x184>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800622e:	b29a      	uxth	r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f042 0208 	orr.w	r2, r2, #8
 8006238:	b292      	uxth	r2, r2
 800623a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006246:	b29a      	uxth	r2, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006250:	b292      	uxth	r2, r2
 8006252:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800625e:	b29a      	uxth	r2, r3
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f042 0204 	orr.w	r2, r2, #4
 8006268:	b292      	uxth	r2, r2
 800626a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f00b fc8c 	bl	8011b8c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4618      	mov	r0, r3
 800627a:	f006 f85a 	bl	800c332 <USB_ReadInterrupts>
 800627e:	4603      	mov	r3, r0
 8006280:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006284:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006288:	d10e      	bne.n	80062a8 <HAL_PCD_IRQHandler+0x1b8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006292:	b29a      	uxth	r2, r3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800629c:	b292      	uxth	r2, r2
 800629e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f00b fc45 	bl	8011b32 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4618      	mov	r0, r3
 80062ae:	f006 f840 	bl	800c332 <USB_ReadInterrupts>
 80062b2:	4603      	mov	r3, r0
 80062b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062bc:	d10b      	bne.n	80062d6 <HAL_PCD_IRQHandler+0x1e6>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80062c6:	b29a      	uxth	r2, r3
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062d0:	b292      	uxth	r2, r2
 80062d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80062d6:	bf00      	nop
 80062d8:	3708      	adds	r7, #8
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}

080062de <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80062de:	b580      	push	{r7, lr}
 80062e0:	b082      	sub	sp, #8
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
 80062e6:	460b      	mov	r3, r1
 80062e8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d101      	bne.n	80062f8 <HAL_PCD_SetAddress+0x1a>
 80062f4:	2302      	movs	r3, #2
 80062f6:	e013      	b.n	8006320 <HAL_PCD_SetAddress+0x42>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	78fa      	ldrb	r2, [r7, #3]
 8006304:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	78fa      	ldrb	r2, [r7, #3]
 800630e:	4611      	mov	r1, r2
 8006310:	4618      	mov	r0, r3
 8006312:	f005 fff1 	bl	800c2f8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800631e:	2300      	movs	r3, #0
}
 8006320:	4618      	mov	r0, r3
 8006322:	3708      	adds	r7, #8
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}

08006328 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b084      	sub	sp, #16
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	4608      	mov	r0, r1
 8006332:	4611      	mov	r1, r2
 8006334:	461a      	mov	r2, r3
 8006336:	4603      	mov	r3, r0
 8006338:	70fb      	strb	r3, [r7, #3]
 800633a:	460b      	mov	r3, r1
 800633c:	803b      	strh	r3, [r7, #0]
 800633e:	4613      	mov	r3, r2
 8006340:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006342:	2300      	movs	r3, #0
 8006344:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006346:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800634a:	2b00      	cmp	r3, #0
 800634c:	da0e      	bge.n	800636c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800634e:	78fb      	ldrb	r3, [r7, #3]
 8006350:	f003 0307 	and.w	r3, r3, #7
 8006354:	1c5a      	adds	r2, r3, #1
 8006356:	4613      	mov	r3, r2
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	4413      	add	r3, r2
 800635c:	00db      	lsls	r3, r3, #3
 800635e:	687a      	ldr	r2, [r7, #4]
 8006360:	4413      	add	r3, r2
 8006362:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2201      	movs	r2, #1
 8006368:	705a      	strb	r2, [r3, #1]
 800636a:	e00e      	b.n	800638a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800636c:	78fb      	ldrb	r3, [r7, #3]
 800636e:	f003 0207 	and.w	r2, r3, #7
 8006372:	4613      	mov	r3, r2
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	4413      	add	r3, r2
 8006378:	00db      	lsls	r3, r3, #3
 800637a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	4413      	add	r3, r2
 8006382:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2200      	movs	r2, #0
 8006388:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800638a:	78fb      	ldrb	r3, [r7, #3]
 800638c:	f003 0307 	and.w	r3, r3, #7
 8006390:	b2da      	uxtb	r2, r3
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006396:	883a      	ldrh	r2, [r7, #0]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	78ba      	ldrb	r2, [r7, #2]
 80063a0:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	785b      	ldrb	r3, [r3, #1]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d004      	beq.n	80063b4 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	b29a      	uxth	r2, r3
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80063b4:	78bb      	ldrb	r3, [r7, #2]
 80063b6:	2b02      	cmp	r3, #2
 80063b8:	d102      	bne.n	80063c0 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d101      	bne.n	80063ce <HAL_PCD_EP_Open+0xa6>
 80063ca:	2302      	movs	r3, #2
 80063cc:	e00e      	b.n	80063ec <HAL_PCD_EP_Open+0xc4>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2201      	movs	r2, #1
 80063d2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68f9      	ldr	r1, [r7, #12]
 80063dc:	4618      	mov	r0, r3
 80063de:	f004 f809 	bl	800a3f4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80063ea:	7afb      	ldrb	r3, [r7, #11]
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3710      	adds	r7, #16
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b084      	sub	sp, #16
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	460b      	mov	r3, r1
 80063fe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006400:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006404:	2b00      	cmp	r3, #0
 8006406:	da0e      	bge.n	8006426 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006408:	78fb      	ldrb	r3, [r7, #3]
 800640a:	f003 0307 	and.w	r3, r3, #7
 800640e:	1c5a      	adds	r2, r3, #1
 8006410:	4613      	mov	r3, r2
 8006412:	009b      	lsls	r3, r3, #2
 8006414:	4413      	add	r3, r2
 8006416:	00db      	lsls	r3, r3, #3
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	4413      	add	r3, r2
 800641c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2201      	movs	r2, #1
 8006422:	705a      	strb	r2, [r3, #1]
 8006424:	e00e      	b.n	8006444 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006426:	78fb      	ldrb	r3, [r7, #3]
 8006428:	f003 0207 	and.w	r2, r3, #7
 800642c:	4613      	mov	r3, r2
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	4413      	add	r3, r2
 8006432:	00db      	lsls	r3, r3, #3
 8006434:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006438:	687a      	ldr	r2, [r7, #4]
 800643a:	4413      	add	r3, r2
 800643c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006444:	78fb      	ldrb	r3, [r7, #3]
 8006446:	f003 0307 	and.w	r3, r3, #7
 800644a:	b2da      	uxtb	r2, r3
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006456:	2b01      	cmp	r3, #1
 8006458:	d101      	bne.n	800645e <HAL_PCD_EP_Close+0x6a>
 800645a:	2302      	movs	r3, #2
 800645c:	e00e      	b.n	800647c <HAL_PCD_EP_Close+0x88>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	68f9      	ldr	r1, [r7, #12]
 800646c:	4618      	mov	r0, r3
 800646e:	f004 fb2b 	bl	800aac8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 800647a:	2300      	movs	r3, #0
}
 800647c:	4618      	mov	r0, r3
 800647e:	3710      	adds	r7, #16
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b086      	sub	sp, #24
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	607a      	str	r2, [r7, #4]
 800648e:	603b      	str	r3, [r7, #0]
 8006490:	460b      	mov	r3, r1
 8006492:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006494:	7afb      	ldrb	r3, [r7, #11]
 8006496:	f003 0207 	and.w	r2, r3, #7
 800649a:	4613      	mov	r3, r2
 800649c:	009b      	lsls	r3, r3, #2
 800649e:	4413      	add	r3, r2
 80064a0:	00db      	lsls	r3, r3, #3
 80064a2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80064a6:	68fa      	ldr	r2, [r7, #12]
 80064a8:	4413      	add	r3, r2
 80064aa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	683a      	ldr	r2, [r7, #0]
 80064b6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	2200      	movs	r2, #0
 80064bc:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	2200      	movs	r2, #0
 80064c2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80064c4:	7afb      	ldrb	r3, [r7, #11]
 80064c6:	f003 0307 	and.w	r3, r3, #7
 80064ca:	b2da      	uxtb	r2, r3
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80064d0:	7afb      	ldrb	r3, [r7, #11]
 80064d2:	f003 0307 	and.w	r3, r3, #7
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d106      	bne.n	80064e8 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	6979      	ldr	r1, [r7, #20]
 80064e0:	4618      	mov	r0, r3
 80064e2:	f004 fcdd 	bl	800aea0 <USB_EPStartXfer>
 80064e6:	e005      	b.n	80064f4 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	6979      	ldr	r1, [r7, #20]
 80064ee:	4618      	mov	r0, r3
 80064f0:	f004 fcd6 	bl	800aea0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80064f4:	2300      	movs	r3, #0
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3718      	adds	r7, #24
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}

080064fe <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80064fe:	b480      	push	{r7}
 8006500:	b083      	sub	sp, #12
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
 8006506:	460b      	mov	r3, r1
 8006508:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800650a:	78fb      	ldrb	r3, [r7, #3]
 800650c:	f003 0207 	and.w	r2, r3, #7
 8006510:	6879      	ldr	r1, [r7, #4]
 8006512:	4613      	mov	r3, r2
 8006514:	009b      	lsls	r3, r3, #2
 8006516:	4413      	add	r3, r2
 8006518:	00db      	lsls	r3, r3, #3
 800651a:	440b      	add	r3, r1
 800651c:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8006520:	681b      	ldr	r3, [r3, #0]
}
 8006522:	4618      	mov	r0, r3
 8006524:	370c      	adds	r7, #12
 8006526:	46bd      	mov	sp, r7
 8006528:	bc80      	pop	{r7}
 800652a:	4770      	bx	lr

0800652c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b086      	sub	sp, #24
 8006530:	af00      	add	r7, sp, #0
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	607a      	str	r2, [r7, #4]
 8006536:	603b      	str	r3, [r7, #0]
 8006538:	460b      	mov	r3, r1
 800653a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800653c:	7afb      	ldrb	r3, [r7, #11]
 800653e:	f003 0307 	and.w	r3, r3, #7
 8006542:	1c5a      	adds	r2, r3, #1
 8006544:	4613      	mov	r3, r2
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	4413      	add	r3, r2
 800654a:	00db      	lsls	r3, r3, #3
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	4413      	add	r3, r2
 8006550:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	683a      	ldr	r2, [r7, #0]
 800655c:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	2201      	movs	r2, #1
 8006562:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	683a      	ldr	r2, [r7, #0]
 800656a:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	2200      	movs	r2, #0
 8006570:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	2201      	movs	r2, #1
 8006576:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006578:	7afb      	ldrb	r3, [r7, #11]
 800657a:	f003 0307 	and.w	r3, r3, #7
 800657e:	b2da      	uxtb	r2, r3
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006584:	7afb      	ldrb	r3, [r7, #11]
 8006586:	f003 0307 	and.w	r3, r3, #7
 800658a:	2b00      	cmp	r3, #0
 800658c:	d106      	bne.n	800659c <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	6979      	ldr	r1, [r7, #20]
 8006594:	4618      	mov	r0, r3
 8006596:	f004 fc83 	bl	800aea0 <USB_EPStartXfer>
 800659a:	e005      	b.n	80065a8 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	6979      	ldr	r1, [r7, #20]
 80065a2:	4618      	mov	r0, r3
 80065a4:	f004 fc7c 	bl	800aea0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3718      	adds	r7, #24
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}

080065b2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80065b2:	b580      	push	{r7, lr}
 80065b4:	b084      	sub	sp, #16
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	6078      	str	r0, [r7, #4]
 80065ba:	460b      	mov	r3, r1
 80065bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80065be:	78fb      	ldrb	r3, [r7, #3]
 80065c0:	f003 0207 	and.w	r2, r3, #7
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d901      	bls.n	80065d0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e04c      	b.n	800666a <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80065d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	da0e      	bge.n	80065f6 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80065d8:	78fb      	ldrb	r3, [r7, #3]
 80065da:	f003 0307 	and.w	r3, r3, #7
 80065de:	1c5a      	adds	r2, r3, #1
 80065e0:	4613      	mov	r3, r2
 80065e2:	009b      	lsls	r3, r3, #2
 80065e4:	4413      	add	r3, r2
 80065e6:	00db      	lsls	r3, r3, #3
 80065e8:	687a      	ldr	r2, [r7, #4]
 80065ea:	4413      	add	r3, r2
 80065ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2201      	movs	r2, #1
 80065f2:	705a      	strb	r2, [r3, #1]
 80065f4:	e00c      	b.n	8006610 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80065f6:	78fa      	ldrb	r2, [r7, #3]
 80065f8:	4613      	mov	r3, r2
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	4413      	add	r3, r2
 80065fe:	00db      	lsls	r3, r3, #3
 8006600:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	4413      	add	r3, r2
 8006608:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2201      	movs	r2, #1
 8006614:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006616:	78fb      	ldrb	r3, [r7, #3]
 8006618:	f003 0307 	and.w	r3, r3, #7
 800661c:	b2da      	uxtb	r2, r3
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006628:	2b01      	cmp	r3, #1
 800662a:	d101      	bne.n	8006630 <HAL_PCD_EP_SetStall+0x7e>
 800662c:	2302      	movs	r3, #2
 800662e:	e01c      	b.n	800666a <HAL_PCD_EP_SetStall+0xb8>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	68f9      	ldr	r1, [r7, #12]
 800663e:	4618      	mov	r0, r3
 8006640:	f005 fd5d 	bl	800c0fe <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006644:	78fb      	ldrb	r3, [r7, #3]
 8006646:	f003 0307 	and.w	r3, r3, #7
 800664a:	2b00      	cmp	r3, #0
 800664c:	d108      	bne.n	8006660 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8006658:	4619      	mov	r1, r3
 800665a:	4610      	mov	r0, r2
 800665c:	f005 fe78 	bl	800c350 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8006668:	2300      	movs	r3, #0
}
 800666a:	4618      	mov	r0, r3
 800666c:	3710      	adds	r7, #16
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}

08006672 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006672:	b580      	push	{r7, lr}
 8006674:	b084      	sub	sp, #16
 8006676:	af00      	add	r7, sp, #0
 8006678:	6078      	str	r0, [r7, #4]
 800667a:	460b      	mov	r3, r1
 800667c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800667e:	78fb      	ldrb	r3, [r7, #3]
 8006680:	f003 020f 	and.w	r2, r3, #15
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	429a      	cmp	r2, r3
 800668a:	d901      	bls.n	8006690 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	e040      	b.n	8006712 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006690:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006694:	2b00      	cmp	r3, #0
 8006696:	da0e      	bge.n	80066b6 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006698:	78fb      	ldrb	r3, [r7, #3]
 800669a:	f003 0307 	and.w	r3, r3, #7
 800669e:	1c5a      	adds	r2, r3, #1
 80066a0:	4613      	mov	r3, r2
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	4413      	add	r3, r2
 80066a6:	00db      	lsls	r3, r3, #3
 80066a8:	687a      	ldr	r2, [r7, #4]
 80066aa:	4413      	add	r3, r2
 80066ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2201      	movs	r2, #1
 80066b2:	705a      	strb	r2, [r3, #1]
 80066b4:	e00e      	b.n	80066d4 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80066b6:	78fb      	ldrb	r3, [r7, #3]
 80066b8:	f003 0207 	and.w	r2, r3, #7
 80066bc:	4613      	mov	r3, r2
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	4413      	add	r3, r2
 80066c2:	00db      	lsls	r3, r3, #3
 80066c4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	4413      	add	r3, r2
 80066cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2200      	movs	r2, #0
 80066d2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2200      	movs	r2, #0
 80066d8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80066da:	78fb      	ldrb	r3, [r7, #3]
 80066dc:	f003 0307 	and.w	r3, r3, #7
 80066e0:	b2da      	uxtb	r2, r3
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d101      	bne.n	80066f4 <HAL_PCD_EP_ClrStall+0x82>
 80066f0:	2302      	movs	r3, #2
 80066f2:	e00e      	b.n	8006712 <HAL_PCD_EP_ClrStall+0xa0>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	68f9      	ldr	r1, [r7, #12]
 8006702:	4618      	mov	r0, r3
 8006704:	f005 fd4b 	bl	800c19e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8006710:	2300      	movs	r3, #0
}
 8006712:	4618      	mov	r0, r3
 8006714:	3710      	adds	r7, #16
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}

0800671a <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800671a:	b480      	push	{r7}
 800671c:	b083      	sub	sp, #12
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
 8006722:	460b      	mov	r3, r1
 8006724:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hpcd);
  UNUSED(ep_addr);

  return HAL_OK;
 8006726:	2300      	movs	r3, #0
}
 8006728:	4618      	mov	r0, r3
 800672a:	370c      	adds	r7, #12
 800672c:	46bd      	mov	sp, r7
 800672e:	bc80      	pop	{r7}
 8006730:	4770      	bx	lr

08006732 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8006732:	b580      	push	{r7, lr}
 8006734:	b08e      	sub	sp, #56	; 0x38
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800673a:	e2df      	b.n	8006cfc <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006744:	85fb      	strh	r3, [r7, #46]	; 0x2e
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8006746:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006748:	b2db      	uxtb	r3, r3
 800674a:	f003 030f 	and.w	r3, r3, #15
 800674e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8006752:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006756:	2b00      	cmp	r3, #0
 8006758:	f040 8158 	bne.w	8006a0c <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800675c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800675e:	f003 0310 	and.w	r3, r3, #16
 8006762:	2b00      	cmp	r3, #0
 8006764:	d152      	bne.n	800680c <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	881b      	ldrh	r3, [r3, #0]
 800676c:	b29b      	uxth	r3, r3
 800676e:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8006772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006776:	81fb      	strh	r3, [r7, #14]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	89fb      	ldrh	r3, [r7, #14]
 800677e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006782:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006786:	b29b      	uxth	r3, r3
 8006788:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	3328      	adds	r3, #40	; 0x28
 800678e:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006798:	b29b      	uxth	r3, r3
 800679a:	461a      	mov	r2, r3
 800679c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	00db      	lsls	r3, r3, #3
 80067a2:	4413      	add	r3, r2
 80067a4:	3302      	adds	r3, #2
 80067a6:	005b      	lsls	r3, r3, #1
 80067a8:	687a      	ldr	r2, [r7, #4]
 80067aa:	6812      	ldr	r2, [r2, #0]
 80067ac:	4413      	add	r3, r2
 80067ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80067b2:	881b      	ldrh	r3, [r3, #0]
 80067b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80067b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ba:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80067bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067be:	695a      	ldr	r2, [r3, #20]
 80067c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c2:	69db      	ldr	r3, [r3, #28]
 80067c4:	441a      	add	r2, r3
 80067c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c8:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80067ca:	2100      	movs	r1, #0
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f00b f996 	bl	8011afe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	2b00      	cmp	r3, #0
 80067dc:	f000 828e 	beq.w	8006cfc <PCD_EP_ISR_Handler+0x5ca>
 80067e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	f040 8289 	bne.w	8006cfc <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80067f6:	b2da      	uxtb	r2, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	b292      	uxth	r2, r2
 80067fe:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800680a:	e277      	b.n	8006cfc <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006812:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	881b      	ldrh	r3, [r3, #0]
 800681a:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800681c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800681e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006822:	2b00      	cmp	r3, #0
 8006824:	d034      	beq.n	8006890 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800682e:	b29b      	uxth	r3, r3
 8006830:	461a      	mov	r2, r3
 8006832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006834:	781b      	ldrb	r3, [r3, #0]
 8006836:	00db      	lsls	r3, r3, #3
 8006838:	4413      	add	r3, r2
 800683a:	3306      	adds	r3, #6
 800683c:	005b      	lsls	r3, r3, #1
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	6812      	ldr	r2, [r2, #0]
 8006842:	4413      	add	r3, r2
 8006844:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006848:	881b      	ldrh	r3, [r3, #0]
 800684a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800684e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006850:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6818      	ldr	r0, [r3, #0]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800685c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800685e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006862:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006864:	b29b      	uxth	r3, r3
 8006866:	f005 fdc2 	bl	800c3ee <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	881b      	ldrh	r3, [r3, #0]
 8006870:	b29a      	uxth	r2, r3
 8006872:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006876:	4013      	ands	r3, r2
 8006878:	823b      	strh	r3, [r7, #16]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	8a3a      	ldrh	r2, [r7, #16]
 8006880:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006884:	b292      	uxth	r2, r2
 8006886:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f00b f90b 	bl	8011aa4 <HAL_PCD_SetupStageCallback>
 800688e:	e235      	b.n	8006cfc <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006890:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8006894:	2b00      	cmp	r3, #0
 8006896:	f280 8231 	bge.w	8006cfc <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	881b      	ldrh	r3, [r3, #0]
 80068a0:	b29a      	uxth	r2, r3
 80068a2:	f640 738f 	movw	r3, #3983	; 0xf8f
 80068a6:	4013      	ands	r3, r2
 80068a8:	83bb      	strh	r3, [r7, #28]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	8bba      	ldrh	r2, [r7, #28]
 80068b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80068b4:	b292      	uxth	r2, r2
 80068b6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	461a      	mov	r2, r3
 80068c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	00db      	lsls	r3, r3, #3
 80068ca:	4413      	add	r3, r2
 80068cc:	3306      	adds	r3, #6
 80068ce:	005b      	lsls	r3, r3, #1
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	6812      	ldr	r2, [r2, #0]
 80068d4:	4413      	add	r3, r2
 80068d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80068da:	881b      	ldrh	r3, [r3, #0]
 80068dc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80068e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80068e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e6:	69db      	ldr	r3, [r3, #28]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d019      	beq.n	8006920 <PCD_EP_ISR_Handler+0x1ee>
 80068ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ee:	695b      	ldr	r3, [r3, #20]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d015      	beq.n	8006920 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6818      	ldr	r0, [r3, #0]
 80068f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068fa:	6959      	ldr	r1, [r3, #20]
 80068fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068fe:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006902:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006904:	b29b      	uxth	r3, r3
 8006906:	f005 fd72 	bl	800c3ee <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800690a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690c:	695a      	ldr	r2, [r3, #20]
 800690e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006910:	69db      	ldr	r3, [r3, #28]
 8006912:	441a      	add	r2, r3
 8006914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006916:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006918:	2100      	movs	r1, #0
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f00b f8d4 	bl	8011ac8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	61bb      	str	r3, [r7, #24]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800692e:	b29b      	uxth	r3, r3
 8006930:	461a      	mov	r2, r3
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	4413      	add	r3, r2
 8006936:	61bb      	str	r3, [r7, #24]
 8006938:	69bb      	ldr	r3, [r7, #24]
 800693a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800693e:	617b      	str	r3, [r7, #20]
 8006940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006942:	691b      	ldr	r3, [r3, #16]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d112      	bne.n	800696e <PCD_EP_ISR_Handler+0x23c>
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	881b      	ldrh	r3, [r3, #0]
 800694c:	b29b      	uxth	r3, r3
 800694e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006952:	b29a      	uxth	r2, r3
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	801a      	strh	r2, [r3, #0]
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	881b      	ldrh	r3, [r3, #0]
 800695c:	b29b      	uxth	r3, r3
 800695e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006962:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006966:	b29a      	uxth	r2, r3
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	801a      	strh	r2, [r3, #0]
 800696c:	e02f      	b.n	80069ce <PCD_EP_ISR_Handler+0x29c>
 800696e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006970:	691b      	ldr	r3, [r3, #16]
 8006972:	2b3e      	cmp	r3, #62	; 0x3e
 8006974:	d813      	bhi.n	800699e <PCD_EP_ISR_Handler+0x26c>
 8006976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	085b      	lsrs	r3, r3, #1
 800697c:	633b      	str	r3, [r7, #48]	; 0x30
 800697e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	f003 0301 	and.w	r3, r3, #1
 8006986:	2b00      	cmp	r3, #0
 8006988:	d002      	beq.n	8006990 <PCD_EP_ISR_Handler+0x25e>
 800698a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800698c:	3301      	adds	r3, #1
 800698e:	633b      	str	r3, [r7, #48]	; 0x30
 8006990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006992:	b29b      	uxth	r3, r3
 8006994:	029b      	lsls	r3, r3, #10
 8006996:	b29a      	uxth	r2, r3
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	801a      	strh	r2, [r3, #0]
 800699c:	e017      	b.n	80069ce <PCD_EP_ISR_Handler+0x29c>
 800699e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a0:	691b      	ldr	r3, [r3, #16]
 80069a2:	095b      	lsrs	r3, r3, #5
 80069a4:	633b      	str	r3, [r7, #48]	; 0x30
 80069a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a8:	691b      	ldr	r3, [r3, #16]
 80069aa:	f003 031f 	and.w	r3, r3, #31
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d102      	bne.n	80069b8 <PCD_EP_ISR_Handler+0x286>
 80069b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b4:	3b01      	subs	r3, #1
 80069b6:	633b      	str	r3, [r7, #48]	; 0x30
 80069b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	029b      	lsls	r3, r3, #10
 80069be:	b29b      	uxth	r3, r3
 80069c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069c8:	b29a      	uxth	r2, r3
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	881b      	ldrh	r3, [r3, #0]
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069de:	827b      	strh	r3, [r7, #18]
 80069e0:	8a7b      	ldrh	r3, [r7, #18]
 80069e2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80069e6:	827b      	strh	r3, [r7, #18]
 80069e8:	8a7b      	ldrh	r3, [r7, #18]
 80069ea:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80069ee:	827b      	strh	r3, [r7, #18]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	8a7b      	ldrh	r3, [r7, #18]
 80069f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	8013      	strh	r3, [r2, #0]
 8006a0a:	e177      	b.n	8006cfc <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	461a      	mov	r2, r3
 8006a12:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006a16:	009b      	lsls	r3, r3, #2
 8006a18:	4413      	add	r3, r2
 8006a1a:	881b      	ldrh	r3, [r3, #0]
 8006a1c:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006a1e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	f280 80ea 	bge.w	8006bfc <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006a32:	009b      	lsls	r3, r3, #2
 8006a34:	4413      	add	r3, r2
 8006a36:	881b      	ldrh	r3, [r3, #0]
 8006a38:	b29a      	uxth	r2, r3
 8006a3a:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006a3e:	4013      	ands	r3, r2
 8006a40:	853b      	strh	r3, [r7, #40]	; 0x28
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	461a      	mov	r2, r3
 8006a48:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006a4c:	009b      	lsls	r3, r3, #2
 8006a4e:	4413      	add	r3, r2
 8006a50:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8006a52:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006a56:	b292      	uxth	r2, r2
 8006a58:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006a5a:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8006a5e:	4613      	mov	r3, r2
 8006a60:	009b      	lsls	r3, r3, #2
 8006a62:	4413      	add	r3, r2
 8006a64:	00db      	lsls	r3, r3, #3
 8006a66:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	4413      	add	r3, r2
 8006a6e:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a72:	7b1b      	ldrb	r3, [r3, #12]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d122      	bne.n	8006abe <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	461a      	mov	r2, r3
 8006a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	00db      	lsls	r3, r3, #3
 8006a8a:	4413      	add	r3, r2
 8006a8c:	3306      	adds	r3, #6
 8006a8e:	005b      	lsls	r3, r3, #1
 8006a90:	687a      	ldr	r2, [r7, #4]
 8006a92:	6812      	ldr	r2, [r2, #0]
 8006a94:	4413      	add	r3, r2
 8006a96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a9a:	881b      	ldrh	r3, [r3, #0]
 8006a9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006aa0:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8006aa2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	f000 8087 	beq.w	8006bb8 <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6818      	ldr	r0, [r3, #0]
 8006aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab0:	6959      	ldr	r1, [r3, #20]
 8006ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab4:	88da      	ldrh	r2, [r3, #6]
 8006ab6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006ab8:	f005 fc99 	bl	800c3ee <USB_ReadPMA>
 8006abc:	e07c      	b.n	8006bb8 <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8006abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac0:	78db      	ldrb	r3, [r3, #3]
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d108      	bne.n	8006ad8 <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006ac6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006ac8:	461a      	mov	r2, r3
 8006aca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f000 f923 	bl	8006d18 <HAL_PCD_EP_DB_Receive>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	86fb      	strh	r3, [r7, #54]	; 0x36
 8006ad6:	e06f      	b.n	8006bb8 <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	461a      	mov	r2, r3
 8006ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ae0:	781b      	ldrb	r3, [r3, #0]
 8006ae2:	009b      	lsls	r3, r3, #2
 8006ae4:	4413      	add	r3, r2
 8006ae6:	881b      	ldrh	r3, [r3, #0]
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006aee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006af2:	847b      	strh	r3, [r7, #34]	; 0x22
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	461a      	mov	r2, r3
 8006afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afc:	781b      	ldrb	r3, [r3, #0]
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	441a      	add	r2, r3
 8006b02:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006b04:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b08:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b10:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b20:	781b      	ldrb	r3, [r3, #0]
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	4413      	add	r3, r2
 8006b26:	881b      	ldrh	r3, [r3, #0]
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d021      	beq.n	8006b76 <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	00db      	lsls	r3, r3, #3
 8006b44:	4413      	add	r3, r2
 8006b46:	3302      	adds	r3, #2
 8006b48:	005b      	lsls	r3, r3, #1
 8006b4a:	687a      	ldr	r2, [r7, #4]
 8006b4c:	6812      	ldr	r2, [r2, #0]
 8006b4e:	4413      	add	r3, r2
 8006b50:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006b54:	881b      	ldrh	r3, [r3, #0]
 8006b56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b5a:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8006b5c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d02a      	beq.n	8006bb8 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6818      	ldr	r0, [r3, #0]
 8006b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b68:	6959      	ldr	r1, [r3, #20]
 8006b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b6c:	891a      	ldrh	r2, [r3, #8]
 8006b6e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006b70:	f005 fc3d 	bl	800c3ee <USB_ReadPMA>
 8006b74:	e020      	b.n	8006bb8 <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	461a      	mov	r2, r3
 8006b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b84:	781b      	ldrb	r3, [r3, #0]
 8006b86:	00db      	lsls	r3, r3, #3
 8006b88:	4413      	add	r3, r2
 8006b8a:	3306      	adds	r3, #6
 8006b8c:	005b      	lsls	r3, r3, #1
 8006b8e:	687a      	ldr	r2, [r7, #4]
 8006b90:	6812      	ldr	r2, [r2, #0]
 8006b92:	4413      	add	r3, r2
 8006b94:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006b98:	881b      	ldrh	r3, [r3, #0]
 8006b9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b9e:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8006ba0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d008      	beq.n	8006bb8 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6818      	ldr	r0, [r3, #0]
 8006baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bac:	6959      	ldr	r1, [r3, #20]
 8006bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb0:	895a      	ldrh	r2, [r3, #10]
 8006bb2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006bb4:	f005 fc1b 	bl	800c3ee <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bba:	69da      	ldr	r2, [r3, #28]
 8006bbc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006bbe:	441a      	add	r2, r3
 8006bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8006bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc6:	695a      	ldr	r2, [r3, #20]
 8006bc8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006bca:	441a      	add	r2, r3
 8006bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bce:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd2:	699b      	ldr	r3, [r3, #24]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d004      	beq.n	8006be2 <PCD_EP_ISR_Handler+0x4b0>
 8006bd8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8006bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d206      	bcs.n	8006bf0 <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	4619      	mov	r1, r3
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f00a ff6d 	bl	8011ac8 <HAL_PCD_DataOutStageCallback>
 8006bee:	e005      	b.n	8006bfc <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f004 f952 	bl	800aea0 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006bfc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d07a      	beq.n	8006cfc <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 8006c06:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006c0a:	1c5a      	adds	r2, r3, #1
 8006c0c:	4613      	mov	r3, r2
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	4413      	add	r3, r2
 8006c12:	00db      	lsls	r3, r3, #3
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	4413      	add	r3, r2
 8006c18:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	461a      	mov	r2, r3
 8006c20:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006c24:	009b      	lsls	r3, r3, #2
 8006c26:	4413      	add	r3, r2
 8006c28:	881b      	ldrh	r3, [r3, #0]
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8006c30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c34:	843b      	strh	r3, [r7, #32]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006c40:	009b      	lsls	r3, r3, #2
 8006c42:	441a      	add	r2, r3
 8006c44:	8c3b      	ldrh	r3, [r7, #32]
 8006c46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c4e:	b29b      	uxth	r3, r3
 8006c50:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 8006c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c54:	78db      	ldrb	r3, [r3, #3]
 8006c56:	2b02      	cmp	r3, #2
 8006c58:	d108      	bne.n	8006c6c <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8006c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c5c:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8006c5e:	2b02      	cmp	r3, #2
 8006c60:	d146      	bne.n	8006cf0 <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8006c62:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d141      	bne.n	8006cf0 <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	461a      	mov	r2, r3
 8006c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	00db      	lsls	r3, r3, #3
 8006c7e:	4413      	add	r3, r2
 8006c80:	3302      	adds	r3, #2
 8006c82:	005b      	lsls	r3, r3, #1
 8006c84:	687a      	ldr	r2, [r7, #4]
 8006c86:	6812      	ldr	r2, [r2, #0]
 8006c88:	4413      	add	r3, r2
 8006c8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c8e:	881b      	ldrh	r3, [r3, #0]
 8006c90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c94:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8006c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c98:	699a      	ldr	r2, [r3, #24]
 8006c9a:	8bfb      	ldrh	r3, [r7, #30]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d906      	bls.n	8006cae <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 8006ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca2:	699a      	ldr	r2, [r3, #24]
 8006ca4:	8bfb      	ldrh	r3, [r7, #30]
 8006ca6:	1ad2      	subs	r2, r2, r3
 8006ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006caa:	619a      	str	r2, [r3, #24]
 8006cac:	e002      	b.n	8006cb4 <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 8006cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8006cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb6:	699b      	ldr	r3, [r3, #24]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d106      	bne.n	8006cca <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f00a ff1b 	bl	8011afe <HAL_PCD_DataInStageCallback>
 8006cc8:	e018      	b.n	8006cfc <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8006cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ccc:	695a      	ldr	r2, [r3, #20]
 8006cce:	8bfb      	ldrh	r3, [r7, #30]
 8006cd0:	441a      	add	r2, r3
 8006cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd4:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8006cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd8:	69da      	ldr	r2, [r3, #28]
 8006cda:	8bfb      	ldrh	r3, [r7, #30]
 8006cdc:	441a      	add	r2, r3
 8006cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce0:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006ce8:	4618      	mov	r0, r3
 8006cea:	f004 f8d9 	bl	800aea0 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8006cee:	e005      	b.n	8006cfc <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006cf0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006cf2:	461a      	mov	r2, r3
 8006cf4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 f91b 	bl	8006f32 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	b21b      	sxth	r3, r3
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	f6ff ad17 	blt.w	800673c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006d0e:	2300      	movs	r3, #0
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3738      	adds	r7, #56	; 0x38
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}

08006d18 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b088      	sub	sp, #32
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	60f8      	str	r0, [r7, #12]
 8006d20:	60b9      	str	r1, [r7, #8]
 8006d22:	4613      	mov	r3, r2
 8006d24:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006d26:	88fb      	ldrh	r3, [r7, #6]
 8006d28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d07e      	beq.n	8006e2e <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	461a      	mov	r2, r3
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	00db      	lsls	r3, r3, #3
 8006d42:	4413      	add	r3, r2
 8006d44:	3302      	adds	r3, #2
 8006d46:	005b      	lsls	r3, r3, #1
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	6812      	ldr	r2, [r2, #0]
 8006d4c:	4413      	add	r3, r2
 8006d4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d52:	881b      	ldrh	r3, [r3, #0]
 8006d54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d58:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	699a      	ldr	r2, [r3, #24]
 8006d5e:	8b7b      	ldrh	r3, [r7, #26]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d306      	bcc.n	8006d72 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	699a      	ldr	r2, [r3, #24]
 8006d68:	8b7b      	ldrh	r3, [r7, #26]
 8006d6a:	1ad2      	subs	r2, r2, r3
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	619a      	str	r2, [r3, #24]
 8006d70:	e002      	b.n	8006d78 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	2200      	movs	r2, #0
 8006d76:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	699b      	ldr	r3, [r3, #24]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d123      	bne.n	8006dc8 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	461a      	mov	r2, r3
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	781b      	ldrb	r3, [r3, #0]
 8006d8a:	009b      	lsls	r3, r3, #2
 8006d8c:	4413      	add	r3, r2
 8006d8e:	881b      	ldrh	r3, [r3, #0]
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d9a:	833b      	strh	r3, [r7, #24]
 8006d9c:	8b3b      	ldrh	r3, [r7, #24]
 8006d9e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006da2:	833b      	strh	r3, [r7, #24]
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	461a      	mov	r2, r3
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	009b      	lsls	r3, r3, #2
 8006db0:	441a      	add	r2, r3
 8006db2:	8b3b      	ldrh	r3, [r7, #24]
 8006db4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006db8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006dbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006dc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006dc8:	88fb      	ldrh	r3, [r7, #6]
 8006dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d01f      	beq.n	8006e12 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	781b      	ldrb	r3, [r3, #0]
 8006ddc:	009b      	lsls	r3, r3, #2
 8006dde:	4413      	add	r3, r2
 8006de0:	881b      	ldrh	r3, [r3, #0]
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006de8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dec:	82fb      	strh	r3, [r7, #22]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	461a      	mov	r2, r3
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	781b      	ldrb	r3, [r3, #0]
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	441a      	add	r2, r3
 8006dfc:	8afb      	ldrh	r3, [r7, #22]
 8006dfe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e0a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006e12:	8b7b      	ldrh	r3, [r7, #26]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	f000 8087 	beq.w	8006f28 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	6818      	ldr	r0, [r3, #0]
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	6959      	ldr	r1, [r3, #20]
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	891a      	ldrh	r2, [r3, #8]
 8006e26:	8b7b      	ldrh	r3, [r7, #26]
 8006e28:	f005 fae1 	bl	800c3ee <USB_ReadPMA>
 8006e2c:	e07c      	b.n	8006f28 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	461a      	mov	r2, r3
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	781b      	ldrb	r3, [r3, #0]
 8006e3e:	00db      	lsls	r3, r3, #3
 8006e40:	4413      	add	r3, r2
 8006e42:	3306      	adds	r3, #6
 8006e44:	005b      	lsls	r3, r3, #1
 8006e46:	68fa      	ldr	r2, [r7, #12]
 8006e48:	6812      	ldr	r2, [r2, #0]
 8006e4a:	4413      	add	r3, r2
 8006e4c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e50:	881b      	ldrh	r3, [r3, #0]
 8006e52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e56:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	699a      	ldr	r2, [r3, #24]
 8006e5c:	8b7b      	ldrh	r3, [r7, #26]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d306      	bcc.n	8006e70 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	699a      	ldr	r2, [r3, #24]
 8006e66:	8b7b      	ldrh	r3, [r7, #26]
 8006e68:	1ad2      	subs	r2, r2, r3
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	619a      	str	r2, [r3, #24]
 8006e6e:	e002      	b.n	8006e76 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	2200      	movs	r2, #0
 8006e74:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	699b      	ldr	r3, [r3, #24]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d123      	bne.n	8006ec6 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	461a      	mov	r2, r3
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	4413      	add	r3, r2
 8006e8c:	881b      	ldrh	r3, [r3, #0]
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e98:	83fb      	strh	r3, [r7, #30]
 8006e9a:	8bfb      	ldrh	r3, [r7, #30]
 8006e9c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006ea0:	83fb      	strh	r3, [r7, #30]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	781b      	ldrb	r3, [r3, #0]
 8006eac:	009b      	lsls	r3, r3, #2
 8006eae:	441a      	add	r2, r3
 8006eb0:	8bfb      	ldrh	r3, [r7, #30]
 8006eb2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006eb6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006eba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ebe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ec2:	b29b      	uxth	r3, r3
 8006ec4:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006ec6:	88fb      	ldrh	r3, [r7, #6]
 8006ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d11f      	bne.n	8006f10 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	461a      	mov	r2, r3
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	781b      	ldrb	r3, [r3, #0]
 8006eda:	009b      	lsls	r3, r3, #2
 8006edc:	4413      	add	r3, r2
 8006ede:	881b      	ldrh	r3, [r3, #0]
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ee6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eea:	83bb      	strh	r3, [r7, #28]
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	009b      	lsls	r3, r3, #2
 8006ef8:	441a      	add	r2, r3
 8006efa:	8bbb      	ldrh	r3, [r7, #28]
 8006efc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f00:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f08:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006f10:	8b7b      	ldrh	r3, [r7, #26]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d008      	beq.n	8006f28 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	6818      	ldr	r0, [r3, #0]
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	6959      	ldr	r1, [r3, #20]
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	895a      	ldrh	r2, [r3, #10]
 8006f22:	8b7b      	ldrh	r3, [r7, #26]
 8006f24:	f005 fa63 	bl	800c3ee <USB_ReadPMA>
    }
  }

  return count;
 8006f28:	8b7b      	ldrh	r3, [r7, #26]
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3720      	adds	r7, #32
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}

08006f32 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006f32:	b580      	push	{r7, lr}
 8006f34:	b092      	sub	sp, #72	; 0x48
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	60f8      	str	r0, [r7, #12]
 8006f3a:	60b9      	str	r1, [r7, #8]
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006f40:	88fb      	ldrh	r3, [r7, #6]
 8006f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	f000 8132 	beq.w	80071b0 <HAL_PCD_EP_DB_Transmit+0x27e>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	461a      	mov	r2, r3
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	781b      	ldrb	r3, [r3, #0]
 8006f5c:	00db      	lsls	r3, r3, #3
 8006f5e:	4413      	add	r3, r2
 8006f60:	3302      	adds	r3, #2
 8006f62:	005b      	lsls	r3, r3, #1
 8006f64:	68fa      	ldr	r2, [r7, #12]
 8006f66:	6812      	ldr	r2, [r2, #0]
 8006f68:	4413      	add	r3, r2
 8006f6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f6e:	881b      	ldrh	r3, [r3, #0]
 8006f70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f74:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len > TxByteNbre)
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	699a      	ldr	r2, [r3, #24]
 8006f7a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d906      	bls.n	8006f8e <HAL_PCD_EP_DB_Transmit+0x5c>
    {
      ep->xfer_len -= TxByteNbre;
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	699a      	ldr	r2, [r3, #24]
 8006f84:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006f86:	1ad2      	subs	r2, r2, r3
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	619a      	str	r2, [r3, #24]
 8006f8c:	e002      	b.n	8006f94 <HAL_PCD_EP_DB_Transmit+0x62>
    }
    else
    {
      ep->xfer_len = 0U;
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	2200      	movs	r2, #0
 8006f92:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	699b      	ldr	r3, [r3, #24]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d12c      	bne.n	8006ff6 <HAL_PCD_EP_DB_Transmit+0xc4>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	4619      	mov	r1, r3
 8006fa2:	68f8      	ldr	r0, [r7, #12]
 8006fa4:	f00a fdab 	bl	8011afe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006fa8:	88fb      	ldrh	r3, [r7, #6]
 8006faa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f000 822f 	beq.w	8007412 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	461a      	mov	r2, r3
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	4413      	add	r3, r2
 8006fc2:	881b      	ldrh	r3, [r3, #0]
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fce:	827b      	strh	r3, [r7, #18]
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	781b      	ldrb	r3, [r3, #0]
 8006fda:	009b      	lsls	r3, r3, #2
 8006fdc:	441a      	add	r2, r3
 8006fde:	8a7b      	ldrh	r3, [r7, #18]
 8006fe0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fe4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fe8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006fec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	8013      	strh	r3, [r2, #0]
 8006ff4:	e20d      	b.n	8007412 <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006ff6:	88fb      	ldrh	r3, [r7, #6]
 8006ff8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d01f      	beq.n	8007040 <HAL_PCD_EP_DB_Transmit+0x10e>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	461a      	mov	r2, r3
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	781b      	ldrb	r3, [r3, #0]
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	4413      	add	r3, r2
 800700e:	881b      	ldrh	r3, [r3, #0]
 8007010:	b29b      	uxth	r3, r3
 8007012:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800701a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	461a      	mov	r2, r3
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	781b      	ldrb	r3, [r3, #0]
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	441a      	add	r2, r3
 800702a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800702c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007030:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007034:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007038:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800703c:	b29b      	uxth	r3, r3
 800703e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007046:	2b01      	cmp	r3, #1
 8007048:	f040 81e3 	bne.w	8007412 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	695a      	ldr	r2, [r3, #20]
 8007050:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007052:	441a      	add	r2, r3
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	69da      	ldr	r2, [r3, #28]
 800705c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800705e:	441a      	add	r2, r3
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	6a1a      	ldr	r2, [r3, #32]
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	691b      	ldr	r3, [r3, #16]
 800706c:	429a      	cmp	r2, r3
 800706e:	d309      	bcc.n	8007084 <HAL_PCD_EP_DB_Transmit+0x152>
        {
          len = ep->maxpacket;
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	691b      	ldr	r3, [r3, #16]
 8007074:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	6a1a      	ldr	r2, [r3, #32]
 800707a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800707c:	1ad2      	subs	r2, r2, r3
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	621a      	str	r2, [r3, #32]
 8007082:	e014      	b.n	80070ae <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else if (ep->xfer_len_db == 0U)
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	6a1b      	ldr	r3, [r3, #32]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d106      	bne.n	800709a <HAL_PCD_EP_DB_Transmit+0x168>
        {
          len = TxByteNbre;
 800708c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800708e:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	2200      	movs	r2, #0
 8007094:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8007098:	e009      	b.n	80070ae <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	6a1b      	ldr	r3, [r3, #32]
 80070a6:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	2200      	movs	r2, #0
 80070ac:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	785b      	ldrb	r3, [r3, #1]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d155      	bne.n	8007162 <HAL_PCD_EP_DB_Transmit+0x230>
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	61bb      	str	r3, [r7, #24]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070c4:	b29b      	uxth	r3, r3
 80070c6:	461a      	mov	r2, r3
 80070c8:	69bb      	ldr	r3, [r7, #24]
 80070ca:	4413      	add	r3, r2
 80070cc:	61bb      	str	r3, [r7, #24]
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	781b      	ldrb	r3, [r3, #0]
 80070d2:	011a      	lsls	r2, r3, #4
 80070d4:	69bb      	ldr	r3, [r7, #24]
 80070d6:	4413      	add	r3, r2
 80070d8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80070dc:	617b      	str	r3, [r7, #20]
 80070de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d112      	bne.n	800710a <HAL_PCD_EP_DB_Transmit+0x1d8>
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	881b      	ldrh	r3, [r3, #0]
 80070e8:	b29b      	uxth	r3, r3
 80070ea:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80070ee:	b29a      	uxth	r2, r3
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	801a      	strh	r2, [r3, #0]
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	881b      	ldrh	r3, [r3, #0]
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007102:	b29a      	uxth	r2, r3
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	801a      	strh	r2, [r3, #0]
 8007108:	e047      	b.n	800719a <HAL_PCD_EP_DB_Transmit+0x268>
 800710a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800710c:	2b3e      	cmp	r3, #62	; 0x3e
 800710e:	d811      	bhi.n	8007134 <HAL_PCD_EP_DB_Transmit+0x202>
 8007110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007112:	085b      	lsrs	r3, r3, #1
 8007114:	62bb      	str	r3, [r7, #40]	; 0x28
 8007116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007118:	f003 0301 	and.w	r3, r3, #1
 800711c:	2b00      	cmp	r3, #0
 800711e:	d002      	beq.n	8007126 <HAL_PCD_EP_DB_Transmit+0x1f4>
 8007120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007122:	3301      	adds	r3, #1
 8007124:	62bb      	str	r3, [r7, #40]	; 0x28
 8007126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007128:	b29b      	uxth	r3, r3
 800712a:	029b      	lsls	r3, r3, #10
 800712c:	b29a      	uxth	r2, r3
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	801a      	strh	r2, [r3, #0]
 8007132:	e032      	b.n	800719a <HAL_PCD_EP_DB_Transmit+0x268>
 8007134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007136:	095b      	lsrs	r3, r3, #5
 8007138:	62bb      	str	r3, [r7, #40]	; 0x28
 800713a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800713c:	f003 031f 	and.w	r3, r3, #31
 8007140:	2b00      	cmp	r3, #0
 8007142:	d102      	bne.n	800714a <HAL_PCD_EP_DB_Transmit+0x218>
 8007144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007146:	3b01      	subs	r3, #1
 8007148:	62bb      	str	r3, [r7, #40]	; 0x28
 800714a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800714c:	b29b      	uxth	r3, r3
 800714e:	029b      	lsls	r3, r3, #10
 8007150:	b29b      	uxth	r3, r3
 8007152:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007156:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800715a:	b29a      	uxth	r2, r3
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	801a      	strh	r2, [r3, #0]
 8007160:	e01b      	b.n	800719a <HAL_PCD_EP_DB_Transmit+0x268>
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	785b      	ldrb	r3, [r3, #1]
 8007166:	2b01      	cmp	r3, #1
 8007168:	d117      	bne.n	800719a <HAL_PCD_EP_DB_Transmit+0x268>
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	623b      	str	r3, [r7, #32]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007178:	b29b      	uxth	r3, r3
 800717a:	461a      	mov	r2, r3
 800717c:	6a3b      	ldr	r3, [r7, #32]
 800717e:	4413      	add	r3, r2
 8007180:	623b      	str	r3, [r7, #32]
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	781b      	ldrb	r3, [r3, #0]
 8007186:	011a      	lsls	r2, r3, #4
 8007188:	6a3b      	ldr	r3, [r7, #32]
 800718a:	4413      	add	r3, r2
 800718c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007190:	61fb      	str	r3, [r7, #28]
 8007192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007194:	b29a      	uxth	r2, r3
 8007196:	69fb      	ldr	r3, [r7, #28]
 8007198:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	6818      	ldr	r0, [r3, #0]
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	6959      	ldr	r1, [r3, #20]
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	891a      	ldrh	r2, [r3, #8]
 80071a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	f005 f8dc 	bl	800c366 <USB_WritePMA>
 80071ae:	e130      	b.n	8007412 <HAL_PCD_EP_DB_Transmit+0x4e0>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	461a      	mov	r2, r3
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	781b      	ldrb	r3, [r3, #0]
 80071c0:	00db      	lsls	r3, r3, #3
 80071c2:	4413      	add	r3, r2
 80071c4:	3306      	adds	r3, #6
 80071c6:	005b      	lsls	r3, r3, #1
 80071c8:	68fa      	ldr	r2, [r7, #12]
 80071ca:	6812      	ldr	r2, [r2, #0]
 80071cc:	4413      	add	r3, r2
 80071ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80071d2:	881b      	ldrh	r3, [r3, #0]
 80071d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071d8:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len >= TxByteNbre)
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	699a      	ldr	r2, [r3, #24]
 80071de:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d306      	bcc.n	80071f2 <HAL_PCD_EP_DB_Transmit+0x2c0>
    {
      ep->xfer_len -= TxByteNbre;
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	699a      	ldr	r2, [r3, #24]
 80071e8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80071ea:	1ad2      	subs	r2, r2, r3
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	619a      	str	r2, [r3, #24]
 80071f0:	e002      	b.n	80071f8 <HAL_PCD_EP_DB_Transmit+0x2c6>
    }
    else
    {
      ep->xfer_len = 0U;
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	2200      	movs	r2, #0
 80071f6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	699b      	ldr	r3, [r3, #24]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d12c      	bne.n	800725a <HAL_PCD_EP_DB_Transmit+0x328>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	4619      	mov	r1, r3
 8007206:	68f8      	ldr	r0, [r7, #12]
 8007208:	f00a fc79 	bl	8011afe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800720c:	88fb      	ldrh	r3, [r7, #6]
 800720e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007212:	2b00      	cmp	r3, #0
 8007214:	f040 80fd 	bne.w	8007412 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	461a      	mov	r2, r3
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	009b      	lsls	r3, r3, #2
 8007224:	4413      	add	r3, r2
 8007226:	881b      	ldrh	r3, [r3, #0]
 8007228:	b29b      	uxth	r3, r3
 800722a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800722e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007232:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	461a      	mov	r2, r3
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	781b      	ldrb	r3, [r3, #0]
 800723e:	009b      	lsls	r3, r3, #2
 8007240:	441a      	add	r2, r3
 8007242:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007244:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007248:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800724c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007250:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007254:	b29b      	uxth	r3, r3
 8007256:	8013      	strh	r3, [r2, #0]
 8007258:	e0db      	b.n	8007412 <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800725a:	88fb      	ldrh	r3, [r7, #6]
 800725c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007260:	2b00      	cmp	r3, #0
 8007262:	d11f      	bne.n	80072a4 <HAL_PCD_EP_DB_Transmit+0x372>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	461a      	mov	r2, r3
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	781b      	ldrb	r3, [r3, #0]
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	4413      	add	r3, r2
 8007272:	881b      	ldrh	r3, [r3, #0]
 8007274:	b29b      	uxth	r3, r3
 8007276:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800727a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800727e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	461a      	mov	r2, r3
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	781b      	ldrb	r3, [r3, #0]
 800728a:	009b      	lsls	r3, r3, #2
 800728c:	441a      	add	r2, r3
 800728e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007290:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007294:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007298:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800729c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	f040 80b1 	bne.w	8007412 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	695a      	ldr	r2, [r3, #20]
 80072b4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80072b6:	441a      	add	r2, r3
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	69da      	ldr	r2, [r3, #28]
 80072c0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80072c2:	441a      	add	r2, r3
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	6a1a      	ldr	r2, [r3, #32]
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d309      	bcc.n	80072e8 <HAL_PCD_EP_DB_Transmit+0x3b6>
        {
          len = ep->maxpacket;
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	691b      	ldr	r3, [r3, #16]
 80072d8:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	6a1a      	ldr	r2, [r3, #32]
 80072de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072e0:	1ad2      	subs	r2, r2, r3
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	621a      	str	r2, [r3, #32]
 80072e6:	e014      	b.n	8007312 <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else if (ep->xfer_len_db == 0U)
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	6a1b      	ldr	r3, [r3, #32]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d106      	bne.n	80072fe <HAL_PCD_EP_DB_Transmit+0x3cc>
        {
          len = TxByteNbre;
 80072f0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80072f2:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	2200      	movs	r2, #0
 80072f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80072fc:	e009      	b.n	8007312 <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else
        {
          len = ep->xfer_len_db;
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	6a1b      	ldr	r3, [r3, #32]
 8007302:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	2200      	movs	r2, #0
 8007308:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800730a:	68bb      	ldr	r3, [r7, #8]
 800730c:	2200      	movs	r2, #0
 800730e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	637b      	str	r3, [r7, #52]	; 0x34
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	785b      	ldrb	r3, [r3, #1]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d155      	bne.n	80073cc <HAL_PCD_EP_DB_Transmit+0x49a>
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	647b      	str	r3, [r7, #68]	; 0x44
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800732e:	b29b      	uxth	r3, r3
 8007330:	461a      	mov	r2, r3
 8007332:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007334:	4413      	add	r3, r2
 8007336:	647b      	str	r3, [r7, #68]	; 0x44
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	781b      	ldrb	r3, [r3, #0]
 800733c:	011a      	lsls	r2, r3, #4
 800733e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007340:	4413      	add	r3, r2
 8007342:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007346:	643b      	str	r3, [r7, #64]	; 0x40
 8007348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800734a:	2b00      	cmp	r3, #0
 800734c:	d112      	bne.n	8007374 <HAL_PCD_EP_DB_Transmit+0x442>
 800734e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007350:	881b      	ldrh	r3, [r3, #0]
 8007352:	b29b      	uxth	r3, r3
 8007354:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007358:	b29a      	uxth	r2, r3
 800735a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800735c:	801a      	strh	r2, [r3, #0]
 800735e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007360:	881b      	ldrh	r3, [r3, #0]
 8007362:	b29b      	uxth	r3, r3
 8007364:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007368:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800736c:	b29a      	uxth	r2, r3
 800736e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007370:	801a      	strh	r2, [r3, #0]
 8007372:	e044      	b.n	80073fe <HAL_PCD_EP_DB_Transmit+0x4cc>
 8007374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007376:	2b3e      	cmp	r3, #62	; 0x3e
 8007378:	d811      	bhi.n	800739e <HAL_PCD_EP_DB_Transmit+0x46c>
 800737a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800737c:	085b      	lsrs	r3, r3, #1
 800737e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007382:	f003 0301 	and.w	r3, r3, #1
 8007386:	2b00      	cmp	r3, #0
 8007388:	d002      	beq.n	8007390 <HAL_PCD_EP_DB_Transmit+0x45e>
 800738a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800738c:	3301      	adds	r3, #1
 800738e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007390:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007392:	b29b      	uxth	r3, r3
 8007394:	029b      	lsls	r3, r3, #10
 8007396:	b29a      	uxth	r2, r3
 8007398:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800739a:	801a      	strh	r2, [r3, #0]
 800739c:	e02f      	b.n	80073fe <HAL_PCD_EP_DB_Transmit+0x4cc>
 800739e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073a0:	095b      	lsrs	r3, r3, #5
 80073a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073a6:	f003 031f 	and.w	r3, r3, #31
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d102      	bne.n	80073b4 <HAL_PCD_EP_DB_Transmit+0x482>
 80073ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073b0:	3b01      	subs	r3, #1
 80073b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073b6:	b29b      	uxth	r3, r3
 80073b8:	029b      	lsls	r3, r3, #10
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073c4:	b29a      	uxth	r2, r3
 80073c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073c8:	801a      	strh	r2, [r3, #0]
 80073ca:	e018      	b.n	80073fe <HAL_PCD_EP_DB_Transmit+0x4cc>
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	785b      	ldrb	r3, [r3, #1]
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d114      	bne.n	80073fe <HAL_PCD_EP_DB_Transmit+0x4cc>
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073dc:	b29b      	uxth	r3, r3
 80073de:	461a      	mov	r2, r3
 80073e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073e2:	4413      	add	r3, r2
 80073e4:	637b      	str	r3, [r7, #52]	; 0x34
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	011a      	lsls	r2, r3, #4
 80073ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073ee:	4413      	add	r3, r2
 80073f0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80073f4:	633b      	str	r3, [r7, #48]	; 0x30
 80073f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f8:	b29a      	uxth	r2, r3
 80073fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073fc:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	6818      	ldr	r0, [r3, #0]
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	6959      	ldr	r1, [r3, #20]
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	895a      	ldrh	r2, [r3, #10]
 800740a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800740c:	b29b      	uxth	r3, r3
 800740e:	f004 ffaa 	bl	800c366 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	461a      	mov	r2, r3
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	781b      	ldrb	r3, [r3, #0]
 800741c:	009b      	lsls	r3, r3, #2
 800741e:	4413      	add	r3, r2
 8007420:	881b      	ldrh	r3, [r3, #0]
 8007422:	b29b      	uxth	r3, r3
 8007424:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007428:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800742c:	823b      	strh	r3, [r7, #16]
 800742e:	8a3b      	ldrh	r3, [r7, #16]
 8007430:	f083 0310 	eor.w	r3, r3, #16
 8007434:	823b      	strh	r3, [r7, #16]
 8007436:	8a3b      	ldrh	r3, [r7, #16]
 8007438:	f083 0320 	eor.w	r3, r3, #32
 800743c:	823b      	strh	r3, [r7, #16]
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	461a      	mov	r2, r3
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	781b      	ldrb	r3, [r3, #0]
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	441a      	add	r2, r3
 800744c:	8a3b      	ldrh	r3, [r7, #16]
 800744e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007452:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007456:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800745a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800745e:	b29b      	uxth	r3, r3
 8007460:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007462:	2300      	movs	r3, #0
}
 8007464:	4618      	mov	r0, r3
 8007466:	3748      	adds	r7, #72	; 0x48
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 800746c:	b480      	push	{r7}
 800746e:	b087      	sub	sp, #28
 8007470:	af00      	add	r7, sp, #0
 8007472:	60f8      	str	r0, [r7, #12]
 8007474:	607b      	str	r3, [r7, #4]
 8007476:	460b      	mov	r3, r1
 8007478:	817b      	strh	r3, [r7, #10]
 800747a:	4613      	mov	r3, r2
 800747c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800747e:	897b      	ldrh	r3, [r7, #10]
 8007480:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007484:	b29b      	uxth	r3, r3
 8007486:	2b00      	cmp	r3, #0
 8007488:	d00b      	beq.n	80074a2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800748a:	897b      	ldrh	r3, [r7, #10]
 800748c:	f003 0307 	and.w	r3, r3, #7
 8007490:	1c5a      	adds	r2, r3, #1
 8007492:	4613      	mov	r3, r2
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	4413      	add	r3, r2
 8007498:	00db      	lsls	r3, r3, #3
 800749a:	68fa      	ldr	r2, [r7, #12]
 800749c:	4413      	add	r3, r2
 800749e:	617b      	str	r3, [r7, #20]
 80074a0:	e009      	b.n	80074b6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80074a2:	897a      	ldrh	r2, [r7, #10]
 80074a4:	4613      	mov	r3, r2
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	4413      	add	r3, r2
 80074aa:	00db      	lsls	r3, r3, #3
 80074ac:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80074b0:	68fa      	ldr	r2, [r7, #12]
 80074b2:	4413      	add	r3, r2
 80074b4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80074b6:	893b      	ldrh	r3, [r7, #8]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d107      	bne.n	80074cc <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	2200      	movs	r2, #0
 80074c0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	b29a      	uxth	r2, r3
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	80da      	strh	r2, [r3, #6]
 80074ca:	e00b      	b.n	80074e4 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	2201      	movs	r2, #1
 80074d0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	b29a      	uxth	r2, r3
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	0c1b      	lsrs	r3, r3, #16
 80074de:	b29a      	uxth	r2, r3
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80074e4:	2300      	movs	r3, #0
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	371c      	adds	r7, #28
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bc80      	pop	{r7}
 80074ee:	4770      	bx	lr

080074f0 <HAL_PCDEx_SetConnectionState>:
  * @param  hpcd: PCD handle
  * @param  state: connection state (0 : disconnected / 1: connected)
  * @retval None
  */
__weak void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b083      	sub	sp, #12
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	460b      	mov	r3, r1
 80074fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(hpcd);
  UNUSED(state);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PCDEx_SetConnectionState could be implemented in the user file
   */
}
 80074fc:	bf00      	nop
 80074fe:	370c      	adds	r7, #12
 8007500:	46bd      	mov	sp, r7
 8007502:	bc80      	pop	{r7}
 8007504:	4770      	bx	lr
	...

08007508 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b088      	sub	sp, #32
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d101      	bne.n	800751a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	e31d      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800751a:	4b94      	ldr	r3, [pc, #592]	; (800776c <HAL_RCC_OscConfig+0x264>)
 800751c:	689b      	ldr	r3, [r3, #8]
 800751e:	f003 030c 	and.w	r3, r3, #12
 8007522:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007524:	4b91      	ldr	r3, [pc, #580]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800752c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f003 0301 	and.w	r3, r3, #1
 8007536:	2b00      	cmp	r3, #0
 8007538:	d07b      	beq.n	8007632 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800753a:	69bb      	ldr	r3, [r7, #24]
 800753c:	2b08      	cmp	r3, #8
 800753e:	d006      	beq.n	800754e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007540:	69bb      	ldr	r3, [r7, #24]
 8007542:	2b0c      	cmp	r3, #12
 8007544:	d10f      	bne.n	8007566 <HAL_RCC_OscConfig+0x5e>
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800754c:	d10b      	bne.n	8007566 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800754e:	4b87      	ldr	r3, [pc, #540]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007556:	2b00      	cmp	r3, #0
 8007558:	d06a      	beq.n	8007630 <HAL_RCC_OscConfig+0x128>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d166      	bne.n	8007630 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8007562:	2301      	movs	r3, #1
 8007564:	e2f7      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	2b01      	cmp	r3, #1
 800756c:	d106      	bne.n	800757c <HAL_RCC_OscConfig+0x74>
 800756e:	4b7f      	ldr	r3, [pc, #508]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a7e      	ldr	r2, [pc, #504]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007574:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007578:	6013      	str	r3, [r2, #0]
 800757a:	e02d      	b.n	80075d8 <HAL_RCC_OscConfig+0xd0>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d10c      	bne.n	800759e <HAL_RCC_OscConfig+0x96>
 8007584:	4b79      	ldr	r3, [pc, #484]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a78      	ldr	r2, [pc, #480]	; (800776c <HAL_RCC_OscConfig+0x264>)
 800758a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800758e:	6013      	str	r3, [r2, #0]
 8007590:	4b76      	ldr	r3, [pc, #472]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a75      	ldr	r2, [pc, #468]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007596:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800759a:	6013      	str	r3, [r2, #0]
 800759c:	e01c      	b.n	80075d8 <HAL_RCC_OscConfig+0xd0>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	2b05      	cmp	r3, #5
 80075a4:	d10c      	bne.n	80075c0 <HAL_RCC_OscConfig+0xb8>
 80075a6:	4b71      	ldr	r3, [pc, #452]	; (800776c <HAL_RCC_OscConfig+0x264>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a70      	ldr	r2, [pc, #448]	; (800776c <HAL_RCC_OscConfig+0x264>)
 80075ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80075b0:	6013      	str	r3, [r2, #0]
 80075b2:	4b6e      	ldr	r3, [pc, #440]	; (800776c <HAL_RCC_OscConfig+0x264>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a6d      	ldr	r2, [pc, #436]	; (800776c <HAL_RCC_OscConfig+0x264>)
 80075b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075bc:	6013      	str	r3, [r2, #0]
 80075be:	e00b      	b.n	80075d8 <HAL_RCC_OscConfig+0xd0>
 80075c0:	4b6a      	ldr	r3, [pc, #424]	; (800776c <HAL_RCC_OscConfig+0x264>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a69      	ldr	r2, [pc, #420]	; (800776c <HAL_RCC_OscConfig+0x264>)
 80075c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075ca:	6013      	str	r3, [r2, #0]
 80075cc:	4b67      	ldr	r3, [pc, #412]	; (800776c <HAL_RCC_OscConfig+0x264>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a66      	ldr	r2, [pc, #408]	; (800776c <HAL_RCC_OscConfig+0x264>)
 80075d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d013      	beq.n	8007608 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075e0:	f7fd f892 	bl	8004708 <HAL_GetTick>
 80075e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80075e6:	e008      	b.n	80075fa <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80075e8:	f7fd f88e 	bl	8004708 <HAL_GetTick>
 80075ec:	4602      	mov	r2, r0
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	1ad3      	subs	r3, r2, r3
 80075f2:	2b64      	cmp	r3, #100	; 0x64
 80075f4:	d901      	bls.n	80075fa <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80075f6:	2303      	movs	r3, #3
 80075f8:	e2ad      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80075fa:	4b5c      	ldr	r3, [pc, #368]	; (800776c <HAL_RCC_OscConfig+0x264>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007602:	2b00      	cmp	r3, #0
 8007604:	d0f0      	beq.n	80075e8 <HAL_RCC_OscConfig+0xe0>
 8007606:	e014      	b.n	8007632 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007608:	f7fd f87e 	bl	8004708 <HAL_GetTick>
 800760c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800760e:	e008      	b.n	8007622 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007610:	f7fd f87a 	bl	8004708 <HAL_GetTick>
 8007614:	4602      	mov	r2, r0
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	1ad3      	subs	r3, r2, r3
 800761a:	2b64      	cmp	r3, #100	; 0x64
 800761c:	d901      	bls.n	8007622 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800761e:	2303      	movs	r3, #3
 8007620:	e299      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007622:	4b52      	ldr	r3, [pc, #328]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800762a:	2b00      	cmp	r3, #0
 800762c:	d1f0      	bne.n	8007610 <HAL_RCC_OscConfig+0x108>
 800762e:	e000      	b.n	8007632 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007630:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f003 0302 	and.w	r3, r3, #2
 800763a:	2b00      	cmp	r3, #0
 800763c:	d05a      	beq.n	80076f4 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	2b04      	cmp	r3, #4
 8007642:	d005      	beq.n	8007650 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007644:	69bb      	ldr	r3, [r7, #24]
 8007646:	2b0c      	cmp	r3, #12
 8007648:	d119      	bne.n	800767e <HAL_RCC_OscConfig+0x176>
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d116      	bne.n	800767e <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007650:	4b46      	ldr	r3, [pc, #280]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f003 0302 	and.w	r3, r3, #2
 8007658:	2b00      	cmp	r3, #0
 800765a:	d005      	beq.n	8007668 <HAL_RCC_OscConfig+0x160>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	68db      	ldr	r3, [r3, #12]
 8007660:	2b01      	cmp	r3, #1
 8007662:	d001      	beq.n	8007668 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	e276      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007668:	4b40      	ldr	r3, [pc, #256]	; (800776c <HAL_RCC_OscConfig+0x264>)
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	691b      	ldr	r3, [r3, #16]
 8007674:	021b      	lsls	r3, r3, #8
 8007676:	493d      	ldr	r1, [pc, #244]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007678:	4313      	orrs	r3, r2
 800767a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800767c:	e03a      	b.n	80076f4 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	68db      	ldr	r3, [r3, #12]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d020      	beq.n	80076c8 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007686:	4b3a      	ldr	r3, [pc, #232]	; (8007770 <HAL_RCC_OscConfig+0x268>)
 8007688:	2201      	movs	r2, #1
 800768a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800768c:	f7fd f83c 	bl	8004708 <HAL_GetTick>
 8007690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007692:	e008      	b.n	80076a6 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007694:	f7fd f838 	bl	8004708 <HAL_GetTick>
 8007698:	4602      	mov	r2, r0
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	1ad3      	subs	r3, r2, r3
 800769e:	2b02      	cmp	r3, #2
 80076a0:	d901      	bls.n	80076a6 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80076a2:	2303      	movs	r3, #3
 80076a4:	e257      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80076a6:	4b31      	ldr	r3, [pc, #196]	; (800776c <HAL_RCC_OscConfig+0x264>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f003 0302 	and.w	r3, r3, #2
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d0f0      	beq.n	8007694 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076b2:	4b2e      	ldr	r3, [pc, #184]	; (800776c <HAL_RCC_OscConfig+0x264>)
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	691b      	ldr	r3, [r3, #16]
 80076be:	021b      	lsls	r3, r3, #8
 80076c0:	492a      	ldr	r1, [pc, #168]	; (800776c <HAL_RCC_OscConfig+0x264>)
 80076c2:	4313      	orrs	r3, r2
 80076c4:	604b      	str	r3, [r1, #4]
 80076c6:	e015      	b.n	80076f4 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80076c8:	4b29      	ldr	r3, [pc, #164]	; (8007770 <HAL_RCC_OscConfig+0x268>)
 80076ca:	2200      	movs	r2, #0
 80076cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076ce:	f7fd f81b 	bl	8004708 <HAL_GetTick>
 80076d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80076d4:	e008      	b.n	80076e8 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80076d6:	f7fd f817 	bl	8004708 <HAL_GetTick>
 80076da:	4602      	mov	r2, r0
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	1ad3      	subs	r3, r2, r3
 80076e0:	2b02      	cmp	r3, #2
 80076e2:	d901      	bls.n	80076e8 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80076e4:	2303      	movs	r3, #3
 80076e6:	e236      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80076e8:	4b20      	ldr	r3, [pc, #128]	; (800776c <HAL_RCC_OscConfig+0x264>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 0302 	and.w	r3, r3, #2
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d1f0      	bne.n	80076d6 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f003 0310 	and.w	r3, r3, #16
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	f000 80b8 	beq.w	8007872 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007702:	69bb      	ldr	r3, [r7, #24]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d170      	bne.n	80077ea <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007708:	4b18      	ldr	r3, [pc, #96]	; (800776c <HAL_RCC_OscConfig+0x264>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007710:	2b00      	cmp	r3, #0
 8007712:	d005      	beq.n	8007720 <HAL_RCC_OscConfig+0x218>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	699b      	ldr	r3, [r3, #24]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d101      	bne.n	8007720 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	e21a      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6a1a      	ldr	r2, [r3, #32]
 8007724:	4b11      	ldr	r3, [pc, #68]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800772c:	429a      	cmp	r2, r3
 800772e:	d921      	bls.n	8007774 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6a1b      	ldr	r3, [r3, #32]
 8007734:	4618      	mov	r0, r3
 8007736:	f000 fcad 	bl	8008094 <RCC_SetFlashLatencyFromMSIRange>
 800773a:	4603      	mov	r3, r0
 800773c:	2b00      	cmp	r3, #0
 800773e:	d001      	beq.n	8007744 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8007740:	2301      	movs	r3, #1
 8007742:	e208      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007744:	4b09      	ldr	r3, [pc, #36]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6a1b      	ldr	r3, [r3, #32]
 8007750:	4906      	ldr	r1, [pc, #24]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007752:	4313      	orrs	r3, r2
 8007754:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007756:	4b05      	ldr	r3, [pc, #20]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	69db      	ldr	r3, [r3, #28]
 8007762:	061b      	lsls	r3, r3, #24
 8007764:	4901      	ldr	r1, [pc, #4]	; (800776c <HAL_RCC_OscConfig+0x264>)
 8007766:	4313      	orrs	r3, r2
 8007768:	604b      	str	r3, [r1, #4]
 800776a:	e020      	b.n	80077ae <HAL_RCC_OscConfig+0x2a6>
 800776c:	40023800 	.word	0x40023800
 8007770:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007774:	4ba4      	ldr	r3, [pc, #656]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6a1b      	ldr	r3, [r3, #32]
 8007780:	49a1      	ldr	r1, [pc, #644]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007782:	4313      	orrs	r3, r2
 8007784:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007786:	4ba0      	ldr	r3, [pc, #640]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	69db      	ldr	r3, [r3, #28]
 8007792:	061b      	lsls	r3, r3, #24
 8007794:	499c      	ldr	r1, [pc, #624]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007796:	4313      	orrs	r3, r2
 8007798:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6a1b      	ldr	r3, [r3, #32]
 800779e:	4618      	mov	r0, r3
 80077a0:	f000 fc78 	bl	8008094 <RCC_SetFlashLatencyFromMSIRange>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d001      	beq.n	80077ae <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	e1d3      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6a1b      	ldr	r3, [r3, #32]
 80077b2:	0b5b      	lsrs	r3, r3, #13
 80077b4:	3301      	adds	r3, #1
 80077b6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80077ba:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80077be:	4a92      	ldr	r2, [pc, #584]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 80077c0:	6892      	ldr	r2, [r2, #8]
 80077c2:	0912      	lsrs	r2, r2, #4
 80077c4:	f002 020f 	and.w	r2, r2, #15
 80077c8:	4990      	ldr	r1, [pc, #576]	; (8007a0c <HAL_RCC_OscConfig+0x504>)
 80077ca:	5c8a      	ldrb	r2, [r1, r2]
 80077cc:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80077ce:	4a90      	ldr	r2, [pc, #576]	; (8007a10 <HAL_RCC_OscConfig+0x508>)
 80077d0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80077d2:	4b90      	ldr	r3, [pc, #576]	; (8007a14 <HAL_RCC_OscConfig+0x50c>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4618      	mov	r0, r3
 80077d8:	f7fb ffdc 	bl	8003794 <HAL_InitTick>
 80077dc:	4603      	mov	r3, r0
 80077de:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80077e0:	7bfb      	ldrb	r3, [r7, #15]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d045      	beq.n	8007872 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80077e6:	7bfb      	ldrb	r3, [r7, #15]
 80077e8:	e1b5      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	699b      	ldr	r3, [r3, #24]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d029      	beq.n	8007846 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80077f2:	4b89      	ldr	r3, [pc, #548]	; (8007a18 <HAL_RCC_OscConfig+0x510>)
 80077f4:	2201      	movs	r2, #1
 80077f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077f8:	f7fc ff86 	bl	8004708 <HAL_GetTick>
 80077fc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80077fe:	e008      	b.n	8007812 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007800:	f7fc ff82 	bl	8004708 <HAL_GetTick>
 8007804:	4602      	mov	r2, r0
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	1ad3      	subs	r3, r2, r3
 800780a:	2b02      	cmp	r3, #2
 800780c:	d901      	bls.n	8007812 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800780e:	2303      	movs	r3, #3
 8007810:	e1a1      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007812:	4b7d      	ldr	r3, [pc, #500]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800781a:	2b00      	cmp	r3, #0
 800781c:	d0f0      	beq.n	8007800 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800781e:	4b7a      	ldr	r3, [pc, #488]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6a1b      	ldr	r3, [r3, #32]
 800782a:	4977      	ldr	r1, [pc, #476]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 800782c:	4313      	orrs	r3, r2
 800782e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007830:	4b75      	ldr	r3, [pc, #468]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	69db      	ldr	r3, [r3, #28]
 800783c:	061b      	lsls	r3, r3, #24
 800783e:	4972      	ldr	r1, [pc, #456]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007840:	4313      	orrs	r3, r2
 8007842:	604b      	str	r3, [r1, #4]
 8007844:	e015      	b.n	8007872 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007846:	4b74      	ldr	r3, [pc, #464]	; (8007a18 <HAL_RCC_OscConfig+0x510>)
 8007848:	2200      	movs	r2, #0
 800784a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800784c:	f7fc ff5c 	bl	8004708 <HAL_GetTick>
 8007850:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8007852:	e008      	b.n	8007866 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007854:	f7fc ff58 	bl	8004708 <HAL_GetTick>
 8007858:	4602      	mov	r2, r0
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	1ad3      	subs	r3, r2, r3
 800785e:	2b02      	cmp	r3, #2
 8007860:	d901      	bls.n	8007866 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8007862:	2303      	movs	r3, #3
 8007864:	e177      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8007866:	4b68      	ldr	r3, [pc, #416]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800786e:	2b00      	cmp	r3, #0
 8007870:	d1f0      	bne.n	8007854 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f003 0308 	and.w	r3, r3, #8
 800787a:	2b00      	cmp	r3, #0
 800787c:	d030      	beq.n	80078e0 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	695b      	ldr	r3, [r3, #20]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d016      	beq.n	80078b4 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007886:	4b65      	ldr	r3, [pc, #404]	; (8007a1c <HAL_RCC_OscConfig+0x514>)
 8007888:	2201      	movs	r2, #1
 800788a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800788c:	f7fc ff3c 	bl	8004708 <HAL_GetTick>
 8007890:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007892:	e008      	b.n	80078a6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007894:	f7fc ff38 	bl	8004708 <HAL_GetTick>
 8007898:	4602      	mov	r2, r0
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	1ad3      	subs	r3, r2, r3
 800789e:	2b02      	cmp	r3, #2
 80078a0:	d901      	bls.n	80078a6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80078a2:	2303      	movs	r3, #3
 80078a4:	e157      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80078a6:	4b58      	ldr	r3, [pc, #352]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 80078a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078aa:	f003 0302 	and.w	r3, r3, #2
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d0f0      	beq.n	8007894 <HAL_RCC_OscConfig+0x38c>
 80078b2:	e015      	b.n	80078e0 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80078b4:	4b59      	ldr	r3, [pc, #356]	; (8007a1c <HAL_RCC_OscConfig+0x514>)
 80078b6:	2200      	movs	r2, #0
 80078b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80078ba:	f7fc ff25 	bl	8004708 <HAL_GetTick>
 80078be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80078c0:	e008      	b.n	80078d4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80078c2:	f7fc ff21 	bl	8004708 <HAL_GetTick>
 80078c6:	4602      	mov	r2, r0
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	1ad3      	subs	r3, r2, r3
 80078cc:	2b02      	cmp	r3, #2
 80078ce:	d901      	bls.n	80078d4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80078d0:	2303      	movs	r3, #3
 80078d2:	e140      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80078d4:	4b4c      	ldr	r3, [pc, #304]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 80078d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078d8:	f003 0302 	and.w	r3, r3, #2
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d1f0      	bne.n	80078c2 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f003 0304 	and.w	r3, r3, #4
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	f000 80b5 	beq.w	8007a58 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80078ee:	2300      	movs	r3, #0
 80078f0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80078f2:	4b45      	ldr	r3, [pc, #276]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 80078f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d10d      	bne.n	800791a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078fe:	4b42      	ldr	r3, [pc, #264]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007902:	4a41      	ldr	r2, [pc, #260]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007904:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007908:	6253      	str	r3, [r2, #36]	; 0x24
 800790a:	4b3f      	ldr	r3, [pc, #252]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 800790c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800790e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007912:	60bb      	str	r3, [r7, #8]
 8007914:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007916:	2301      	movs	r3, #1
 8007918:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800791a:	4b41      	ldr	r3, [pc, #260]	; (8007a20 <HAL_RCC_OscConfig+0x518>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007922:	2b00      	cmp	r3, #0
 8007924:	d118      	bne.n	8007958 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007926:	4b3e      	ldr	r3, [pc, #248]	; (8007a20 <HAL_RCC_OscConfig+0x518>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a3d      	ldr	r2, [pc, #244]	; (8007a20 <HAL_RCC_OscConfig+0x518>)
 800792c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007930:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007932:	f7fc fee9 	bl	8004708 <HAL_GetTick>
 8007936:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007938:	e008      	b.n	800794c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800793a:	f7fc fee5 	bl	8004708 <HAL_GetTick>
 800793e:	4602      	mov	r2, r0
 8007940:	693b      	ldr	r3, [r7, #16]
 8007942:	1ad3      	subs	r3, r2, r3
 8007944:	2b64      	cmp	r3, #100	; 0x64
 8007946:	d901      	bls.n	800794c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8007948:	2303      	movs	r3, #3
 800794a:	e104      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800794c:	4b34      	ldr	r3, [pc, #208]	; (8007a20 <HAL_RCC_OscConfig+0x518>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007954:	2b00      	cmp	r3, #0
 8007956:	d0f0      	beq.n	800793a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	2b01      	cmp	r3, #1
 800795e:	d106      	bne.n	800796e <HAL_RCC_OscConfig+0x466>
 8007960:	4b29      	ldr	r3, [pc, #164]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007962:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007964:	4a28      	ldr	r2, [pc, #160]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007966:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800796a:	6353      	str	r3, [r2, #52]	; 0x34
 800796c:	e02d      	b.n	80079ca <HAL_RCC_OscConfig+0x4c2>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d10c      	bne.n	8007990 <HAL_RCC_OscConfig+0x488>
 8007976:	4b24      	ldr	r3, [pc, #144]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007978:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800797a:	4a23      	ldr	r2, [pc, #140]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 800797c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007980:	6353      	str	r3, [r2, #52]	; 0x34
 8007982:	4b21      	ldr	r3, [pc, #132]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007984:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007986:	4a20      	ldr	r2, [pc, #128]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 8007988:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800798c:	6353      	str	r3, [r2, #52]	; 0x34
 800798e:	e01c      	b.n	80079ca <HAL_RCC_OscConfig+0x4c2>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	689b      	ldr	r3, [r3, #8]
 8007994:	2b05      	cmp	r3, #5
 8007996:	d10c      	bne.n	80079b2 <HAL_RCC_OscConfig+0x4aa>
 8007998:	4b1b      	ldr	r3, [pc, #108]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 800799a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800799c:	4a1a      	ldr	r2, [pc, #104]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 800799e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80079a2:	6353      	str	r3, [r2, #52]	; 0x34
 80079a4:	4b18      	ldr	r3, [pc, #96]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 80079a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079a8:	4a17      	ldr	r2, [pc, #92]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 80079aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079ae:	6353      	str	r3, [r2, #52]	; 0x34
 80079b0:	e00b      	b.n	80079ca <HAL_RCC_OscConfig+0x4c2>
 80079b2:	4b15      	ldr	r3, [pc, #84]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 80079b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079b6:	4a14      	ldr	r2, [pc, #80]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 80079b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079bc:	6353      	str	r3, [r2, #52]	; 0x34
 80079be:	4b12      	ldr	r3, [pc, #72]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 80079c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079c2:	4a11      	ldr	r2, [pc, #68]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 80079c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80079c8:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	689b      	ldr	r3, [r3, #8]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d015      	beq.n	80079fe <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079d2:	f7fc fe99 	bl	8004708 <HAL_GetTick>
 80079d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80079d8:	e00a      	b.n	80079f0 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80079da:	f7fc fe95 	bl	8004708 <HAL_GetTick>
 80079de:	4602      	mov	r2, r0
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	1ad3      	subs	r3, r2, r3
 80079e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d901      	bls.n	80079f0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80079ec:	2303      	movs	r3, #3
 80079ee:	e0b2      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80079f0:	4b05      	ldr	r3, [pc, #20]	; (8007a08 <HAL_RCC_OscConfig+0x500>)
 80079f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d0ee      	beq.n	80079da <HAL_RCC_OscConfig+0x4d2>
 80079fc:	e023      	b.n	8007a46 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079fe:	f7fc fe83 	bl	8004708 <HAL_GetTick>
 8007a02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007a04:	e019      	b.n	8007a3a <HAL_RCC_OscConfig+0x532>
 8007a06:	bf00      	nop
 8007a08:	40023800 	.word	0x40023800
 8007a0c:	080167e0 	.word	0x080167e0
 8007a10:	20000000 	.word	0x20000000
 8007a14:	20000008 	.word	0x20000008
 8007a18:	42470020 	.word	0x42470020
 8007a1c:	42470680 	.word	0x42470680
 8007a20:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a24:	f7fc fe70 	bl	8004708 <HAL_GetTick>
 8007a28:	4602      	mov	r2, r0
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	1ad3      	subs	r3, r2, r3
 8007a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d901      	bls.n	8007a3a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8007a36:	2303      	movs	r3, #3
 8007a38:	e08d      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007a3a:	4b49      	ldr	r3, [pc, #292]	; (8007b60 <HAL_RCC_OscConfig+0x658>)
 8007a3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d1ee      	bne.n	8007a24 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007a46:	7ffb      	ldrb	r3, [r7, #31]
 8007a48:	2b01      	cmp	r3, #1
 8007a4a:	d105      	bne.n	8007a58 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a4c:	4b44      	ldr	r3, [pc, #272]	; (8007b60 <HAL_RCC_OscConfig+0x658>)
 8007a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a50:	4a43      	ldr	r2, [pc, #268]	; (8007b60 <HAL_RCC_OscConfig+0x658>)
 8007a52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a56:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d079      	beq.n	8007b54 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	2b0c      	cmp	r3, #12
 8007a64:	d056      	beq.n	8007b14 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a6a:	2b02      	cmp	r3, #2
 8007a6c:	d13b      	bne.n	8007ae6 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a6e:	4b3d      	ldr	r3, [pc, #244]	; (8007b64 <HAL_RCC_OscConfig+0x65c>)
 8007a70:	2200      	movs	r2, #0
 8007a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a74:	f7fc fe48 	bl	8004708 <HAL_GetTick>
 8007a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007a7a:	e008      	b.n	8007a8e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007a7c:	f7fc fe44 	bl	8004708 <HAL_GetTick>
 8007a80:	4602      	mov	r2, r0
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	1ad3      	subs	r3, r2, r3
 8007a86:	2b02      	cmp	r3, #2
 8007a88:	d901      	bls.n	8007a8e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8007a8a:	2303      	movs	r3, #3
 8007a8c:	e063      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007a8e:	4b34      	ldr	r3, [pc, #208]	; (8007b60 <HAL_RCC_OscConfig+0x658>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d1f0      	bne.n	8007a7c <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007a9a:	4b31      	ldr	r3, [pc, #196]	; (8007b60 <HAL_RCC_OscConfig+0x658>)
 8007a9c:	689b      	ldr	r3, [r3, #8]
 8007a9e:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aaa:	4319      	orrs	r1, r3
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ab0:	430b      	orrs	r3, r1
 8007ab2:	492b      	ldr	r1, [pc, #172]	; (8007b60 <HAL_RCC_OscConfig+0x658>)
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007ab8:	4b2a      	ldr	r3, [pc, #168]	; (8007b64 <HAL_RCC_OscConfig+0x65c>)
 8007aba:	2201      	movs	r2, #1
 8007abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007abe:	f7fc fe23 	bl	8004708 <HAL_GetTick>
 8007ac2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007ac4:	e008      	b.n	8007ad8 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007ac6:	f7fc fe1f 	bl	8004708 <HAL_GetTick>
 8007aca:	4602      	mov	r2, r0
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	1ad3      	subs	r3, r2, r3
 8007ad0:	2b02      	cmp	r3, #2
 8007ad2:	d901      	bls.n	8007ad8 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8007ad4:	2303      	movs	r3, #3
 8007ad6:	e03e      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007ad8:	4b21      	ldr	r3, [pc, #132]	; (8007b60 <HAL_RCC_OscConfig+0x658>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d0f0      	beq.n	8007ac6 <HAL_RCC_OscConfig+0x5be>
 8007ae4:	e036      	b.n	8007b54 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ae6:	4b1f      	ldr	r3, [pc, #124]	; (8007b64 <HAL_RCC_OscConfig+0x65c>)
 8007ae8:	2200      	movs	r2, #0
 8007aea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007aec:	f7fc fe0c 	bl	8004708 <HAL_GetTick>
 8007af0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007af2:	e008      	b.n	8007b06 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007af4:	f7fc fe08 	bl	8004708 <HAL_GetTick>
 8007af8:	4602      	mov	r2, r0
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	1ad3      	subs	r3, r2, r3
 8007afe:	2b02      	cmp	r3, #2
 8007b00:	d901      	bls.n	8007b06 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8007b02:	2303      	movs	r3, #3
 8007b04:	e027      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007b06:	4b16      	ldr	r3, [pc, #88]	; (8007b60 <HAL_RCC_OscConfig+0x658>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d1f0      	bne.n	8007af4 <HAL_RCC_OscConfig+0x5ec>
 8007b12:	e01f      	b.n	8007b54 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	d101      	bne.n	8007b20 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e01a      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007b20:	4b0f      	ldr	r3, [pc, #60]	; (8007b60 <HAL_RCC_OscConfig+0x658>)
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d10d      	bne.n	8007b50 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d106      	bne.n	8007b50 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	d001      	beq.n	8007b54 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8007b50:	2301      	movs	r3, #1
 8007b52:	e000      	b.n	8007b56 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8007b54:	2300      	movs	r3, #0
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	3720      	adds	r7, #32
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}
 8007b5e:	bf00      	nop
 8007b60:	40023800 	.word	0x40023800
 8007b64:	42470060 	.word	0x42470060

08007b68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d101      	bne.n	8007b7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e11a      	b.n	8007db2 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007b7c:	4b8f      	ldr	r3, [pc, #572]	; (8007dbc <HAL_RCC_ClockConfig+0x254>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f003 0301 	and.w	r3, r3, #1
 8007b84:	683a      	ldr	r2, [r7, #0]
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d919      	bls.n	8007bbe <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d105      	bne.n	8007b9c <HAL_RCC_ClockConfig+0x34>
 8007b90:	4b8a      	ldr	r3, [pc, #552]	; (8007dbc <HAL_RCC_ClockConfig+0x254>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a89      	ldr	r2, [pc, #548]	; (8007dbc <HAL_RCC_ClockConfig+0x254>)
 8007b96:	f043 0304 	orr.w	r3, r3, #4
 8007b9a:	6013      	str	r3, [r2, #0]
 8007b9c:	4b87      	ldr	r3, [pc, #540]	; (8007dbc <HAL_RCC_ClockConfig+0x254>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f023 0201 	bic.w	r2, r3, #1
 8007ba4:	4985      	ldr	r1, [pc, #532]	; (8007dbc <HAL_RCC_ClockConfig+0x254>)
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bac:	4b83      	ldr	r3, [pc, #524]	; (8007dbc <HAL_RCC_ClockConfig+0x254>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f003 0301 	and.w	r3, r3, #1
 8007bb4:	683a      	ldr	r2, [r7, #0]
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d001      	beq.n	8007bbe <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e0f9      	b.n	8007db2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f003 0302 	and.w	r3, r3, #2
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d008      	beq.n	8007bdc <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007bca:	4b7d      	ldr	r3, [pc, #500]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	689b      	ldr	r3, [r3, #8]
 8007bd6:	497a      	ldr	r1, [pc, #488]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f003 0301 	and.w	r3, r3, #1
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	f000 808e 	beq.w	8007d06 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	2b02      	cmp	r3, #2
 8007bf0:	d107      	bne.n	8007c02 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007bf2:	4b73      	ldr	r3, [pc, #460]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d121      	bne.n	8007c42 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	e0d7      	b.n	8007db2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	2b03      	cmp	r3, #3
 8007c08:	d107      	bne.n	8007c1a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007c0a:	4b6d      	ldr	r3, [pc, #436]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d115      	bne.n	8007c42 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	e0cb      	b.n	8007db2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	2b01      	cmp	r3, #1
 8007c20:	d107      	bne.n	8007c32 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007c22:	4b67      	ldr	r3, [pc, #412]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f003 0302 	and.w	r3, r3, #2
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d109      	bne.n	8007c42 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	e0bf      	b.n	8007db2 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007c32:	4b63      	ldr	r3, [pc, #396]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d101      	bne.n	8007c42 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	e0b7      	b.n	8007db2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007c42:	4b5f      	ldr	r3, [pc, #380]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007c44:	689b      	ldr	r3, [r3, #8]
 8007c46:	f023 0203 	bic.w	r2, r3, #3
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	685b      	ldr	r3, [r3, #4]
 8007c4e:	495c      	ldr	r1, [pc, #368]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007c50:	4313      	orrs	r3, r2
 8007c52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007c54:	f7fc fd58 	bl	8004708 <HAL_GetTick>
 8007c58:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	2b02      	cmp	r3, #2
 8007c60:	d112      	bne.n	8007c88 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007c62:	e00a      	b.n	8007c7a <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c64:	f7fc fd50 	bl	8004708 <HAL_GetTick>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	1ad3      	subs	r3, r2, r3
 8007c6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d901      	bls.n	8007c7a <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8007c76:	2303      	movs	r3, #3
 8007c78:	e09b      	b.n	8007db2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007c7a:	4b51      	ldr	r3, [pc, #324]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007c7c:	689b      	ldr	r3, [r3, #8]
 8007c7e:	f003 030c 	and.w	r3, r3, #12
 8007c82:	2b08      	cmp	r3, #8
 8007c84:	d1ee      	bne.n	8007c64 <HAL_RCC_ClockConfig+0xfc>
 8007c86:	e03e      	b.n	8007d06 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	2b03      	cmp	r3, #3
 8007c8e:	d112      	bne.n	8007cb6 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007c90:	e00a      	b.n	8007ca8 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c92:	f7fc fd39 	bl	8004708 <HAL_GetTick>
 8007c96:	4602      	mov	r2, r0
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	1ad3      	subs	r3, r2, r3
 8007c9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d901      	bls.n	8007ca8 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8007ca4:	2303      	movs	r3, #3
 8007ca6:	e084      	b.n	8007db2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007ca8:	4b45      	ldr	r3, [pc, #276]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	f003 030c 	and.w	r3, r3, #12
 8007cb0:	2b0c      	cmp	r3, #12
 8007cb2:	d1ee      	bne.n	8007c92 <HAL_RCC_ClockConfig+0x12a>
 8007cb4:	e027      	b.n	8007d06 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	685b      	ldr	r3, [r3, #4]
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d11d      	bne.n	8007cfa <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007cbe:	e00a      	b.n	8007cd6 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007cc0:	f7fc fd22 	bl	8004708 <HAL_GetTick>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d901      	bls.n	8007cd6 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8007cd2:	2303      	movs	r3, #3
 8007cd4:	e06d      	b.n	8007db2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007cd6:	4b3a      	ldr	r3, [pc, #232]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007cd8:	689b      	ldr	r3, [r3, #8]
 8007cda:	f003 030c 	and.w	r3, r3, #12
 8007cde:	2b04      	cmp	r3, #4
 8007ce0:	d1ee      	bne.n	8007cc0 <HAL_RCC_ClockConfig+0x158>
 8007ce2:	e010      	b.n	8007d06 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ce4:	f7fc fd10 	bl	8004708 <HAL_GetTick>
 8007ce8:	4602      	mov	r2, r0
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	1ad3      	subs	r3, r2, r3
 8007cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d901      	bls.n	8007cfa <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8007cf6:	2303      	movs	r3, #3
 8007cf8:	e05b      	b.n	8007db2 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007cfa:	4b31      	ldr	r3, [pc, #196]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	f003 030c 	and.w	r3, r3, #12
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d1ee      	bne.n	8007ce4 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007d06:	4b2d      	ldr	r3, [pc, #180]	; (8007dbc <HAL_RCC_ClockConfig+0x254>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f003 0301 	and.w	r3, r3, #1
 8007d0e:	683a      	ldr	r2, [r7, #0]
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d219      	bcs.n	8007d48 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	2b01      	cmp	r3, #1
 8007d18:	d105      	bne.n	8007d26 <HAL_RCC_ClockConfig+0x1be>
 8007d1a:	4b28      	ldr	r3, [pc, #160]	; (8007dbc <HAL_RCC_ClockConfig+0x254>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a27      	ldr	r2, [pc, #156]	; (8007dbc <HAL_RCC_ClockConfig+0x254>)
 8007d20:	f043 0304 	orr.w	r3, r3, #4
 8007d24:	6013      	str	r3, [r2, #0]
 8007d26:	4b25      	ldr	r3, [pc, #148]	; (8007dbc <HAL_RCC_ClockConfig+0x254>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f023 0201 	bic.w	r2, r3, #1
 8007d2e:	4923      	ldr	r1, [pc, #140]	; (8007dbc <HAL_RCC_ClockConfig+0x254>)
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d36:	4b21      	ldr	r3, [pc, #132]	; (8007dbc <HAL_RCC_ClockConfig+0x254>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f003 0301 	and.w	r3, r3, #1
 8007d3e:	683a      	ldr	r2, [r7, #0]
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d001      	beq.n	8007d48 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	e034      	b.n	8007db2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f003 0304 	and.w	r3, r3, #4
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d008      	beq.n	8007d66 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d54:	4b1a      	ldr	r3, [pc, #104]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007d56:	689b      	ldr	r3, [r3, #8]
 8007d58:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	68db      	ldr	r3, [r3, #12]
 8007d60:	4917      	ldr	r1, [pc, #92]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007d62:	4313      	orrs	r3, r2
 8007d64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 0308 	and.w	r3, r3, #8
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d009      	beq.n	8007d86 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007d72:	4b13      	ldr	r3, [pc, #76]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	691b      	ldr	r3, [r3, #16]
 8007d7e:	00db      	lsls	r3, r3, #3
 8007d80:	490f      	ldr	r1, [pc, #60]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007d82:	4313      	orrs	r3, r2
 8007d84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007d86:	f000 f859 	bl	8007e3c <HAL_RCC_GetSysClockFreq>
 8007d8a:	4601      	mov	r1, r0
 8007d8c:	4b0c      	ldr	r3, [pc, #48]	; (8007dc0 <HAL_RCC_ClockConfig+0x258>)
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	091b      	lsrs	r3, r3, #4
 8007d92:	f003 030f 	and.w	r3, r3, #15
 8007d96:	4a0b      	ldr	r2, [pc, #44]	; (8007dc4 <HAL_RCC_ClockConfig+0x25c>)
 8007d98:	5cd3      	ldrb	r3, [r2, r3]
 8007d9a:	fa21 f303 	lsr.w	r3, r1, r3
 8007d9e:	4a0a      	ldr	r2, [pc, #40]	; (8007dc8 <HAL_RCC_ClockConfig+0x260>)
 8007da0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007da2:	4b0a      	ldr	r3, [pc, #40]	; (8007dcc <HAL_RCC_ClockConfig+0x264>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4618      	mov	r0, r3
 8007da8:	f7fb fcf4 	bl	8003794 <HAL_InitTick>
 8007dac:	4603      	mov	r3, r0
 8007dae:	72fb      	strb	r3, [r7, #11]

  return status;
 8007db0:	7afb      	ldrb	r3, [r7, #11]
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3710      	adds	r7, #16
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	40023c00 	.word	0x40023c00
 8007dc0:	40023800 	.word	0x40023800
 8007dc4:	080167e0 	.word	0x080167e0
 8007dc8:	20000000 	.word	0x20000000
 8007dcc:	20000008 	.word	0x20000008

08007dd0 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16 division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b08a      	sub	sp, #40	; 0x28
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	60f8      	str	r0, [r7, #12]
 8007dd8:	60b9      	str	r1, [r7, #8]
 8007dda:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 8007ddc:	2302      	movs	r3, #2
 8007dde:	61bb      	str	r3, [r7, #24]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8007de0:	2302      	movs	r3, #2
 8007de2:	623b      	str	r3, [r7, #32]
  gpio.Pull      = GPIO_NOPULL;
 8007de4:	2300      	movs	r3, #0
 8007de6:	61fb      	str	r3, [r7, #28]
  gpio.Pin       = MCO1_PIN;
 8007de8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007dec:	617b      	str	r3, [r7, #20]
  gpio.Alternate = GPIO_AF0_MCO;
 8007dee:	2300      	movs	r3, #0
 8007df0:	627b      	str	r3, [r7, #36]	; 0x24

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 8007df2:	4b10      	ldr	r3, [pc, #64]	; (8007e34 <HAL_RCC_MCOConfig+0x64>)
 8007df4:	69db      	ldr	r3, [r3, #28]
 8007df6:	4a0f      	ldr	r2, [pc, #60]	; (8007e34 <HAL_RCC_MCOConfig+0x64>)
 8007df8:	f043 0301 	orr.w	r3, r3, #1
 8007dfc:	61d3      	str	r3, [r2, #28]
 8007dfe:	4b0d      	ldr	r3, [pc, #52]	; (8007e34 <HAL_RCC_MCOConfig+0x64>)
 8007e00:	69db      	ldr	r3, [r3, #28]
 8007e02:	f003 0301 	and.w	r3, r3, #1
 8007e06:	613b      	str	r3, [r7, #16]
 8007e08:	693b      	ldr	r3, [r7, #16]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8007e0a:	f107 0314 	add.w	r3, r7, #20
 8007e0e:	4619      	mov	r1, r3
 8007e10:	4809      	ldr	r0, [pc, #36]	; (8007e38 <HAL_RCC_MCOConfig+0x68>)
 8007e12:	f7fd fd5b 	bl	80058cc <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8007e16:	4b07      	ldr	r3, [pc, #28]	; (8007e34 <HAL_RCC_MCOConfig+0x64>)
 8007e18:	689b      	ldr	r3, [r3, #8]
 8007e1a:	f023 42ee 	bic.w	r2, r3, #1996488704	; 0x77000000
 8007e1e:	68b9      	ldr	r1, [r7, #8]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	430b      	orrs	r3, r1
 8007e24:	4903      	ldr	r1, [pc, #12]	; (8007e34 <HAL_RCC_MCOConfig+0x64>)
 8007e26:	4313      	orrs	r3, r2
 8007e28:	608b      	str	r3, [r1, #8]
}
 8007e2a:	bf00      	nop
 8007e2c:	3728      	adds	r7, #40	; 0x28
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}
 8007e32:	bf00      	nop
 8007e34:	40023800 	.word	0x40023800
 8007e38:	40020000 	.word	0x40020000

08007e3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e3e:	b087      	sub	sp, #28
 8007e40:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8007e42:	4b5f      	ldr	r3, [pc, #380]	; (8007fc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8007e44:	689b      	ldr	r3, [r3, #8]
 8007e46:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f003 030c 	and.w	r3, r3, #12
 8007e4e:	2b08      	cmp	r3, #8
 8007e50:	d007      	beq.n	8007e62 <HAL_RCC_GetSysClockFreq+0x26>
 8007e52:	2b0c      	cmp	r3, #12
 8007e54:	d008      	beq.n	8007e68 <HAL_RCC_GetSysClockFreq+0x2c>
 8007e56:	2b04      	cmp	r3, #4
 8007e58:	f040 809f 	bne.w	8007f9a <HAL_RCC_GetSysClockFreq+0x15e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007e5c:	4b59      	ldr	r3, [pc, #356]	; (8007fc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8007e5e:	613b      	str	r3, [r7, #16]
      break;
 8007e60:	e0a9      	b.n	8007fb6 <HAL_RCC_GetSysClockFreq+0x17a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007e62:	4b59      	ldr	r3, [pc, #356]	; (8007fc8 <HAL_RCC_GetSysClockFreq+0x18c>)
 8007e64:	613b      	str	r3, [r7, #16]
      break;
 8007e66:	e0a6      	b.n	8007fb6 <HAL_RCC_GetSysClockFreq+0x17a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	0c9b      	lsrs	r3, r3, #18
 8007e6c:	f003 030f 	and.w	r3, r3, #15
 8007e70:	4a56      	ldr	r2, [pc, #344]	; (8007fcc <HAL_RCC_GetSysClockFreq+0x190>)
 8007e72:	5cd3      	ldrb	r3, [r2, r3]
 8007e74:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	0d9b      	lsrs	r3, r3, #22
 8007e7a:	f003 0303 	and.w	r3, r3, #3
 8007e7e:	3301      	adds	r3, #1
 8007e80:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007e82:	4b4f      	ldr	r3, [pc, #316]	; (8007fc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d041      	beq.n	8007f12 <HAL_RCC_GetSysClockFreq+0xd6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	461d      	mov	r5, r3
 8007e92:	f04f 0600 	mov.w	r6, #0
 8007e96:	4629      	mov	r1, r5
 8007e98:	4632      	mov	r2, r6
 8007e9a:	f04f 0300 	mov.w	r3, #0
 8007e9e:	f04f 0400 	mov.w	r4, #0
 8007ea2:	0154      	lsls	r4, r2, #5
 8007ea4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007ea8:	014b      	lsls	r3, r1, #5
 8007eaa:	4619      	mov	r1, r3
 8007eac:	4622      	mov	r2, r4
 8007eae:	1b49      	subs	r1, r1, r5
 8007eb0:	eb62 0206 	sbc.w	r2, r2, r6
 8007eb4:	f04f 0300 	mov.w	r3, #0
 8007eb8:	f04f 0400 	mov.w	r4, #0
 8007ebc:	0194      	lsls	r4, r2, #6
 8007ebe:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007ec2:	018b      	lsls	r3, r1, #6
 8007ec4:	1a5b      	subs	r3, r3, r1
 8007ec6:	eb64 0402 	sbc.w	r4, r4, r2
 8007eca:	f04f 0100 	mov.w	r1, #0
 8007ece:	f04f 0200 	mov.w	r2, #0
 8007ed2:	00e2      	lsls	r2, r4, #3
 8007ed4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007ed8:	00d9      	lsls	r1, r3, #3
 8007eda:	460b      	mov	r3, r1
 8007edc:	4614      	mov	r4, r2
 8007ede:	195b      	adds	r3, r3, r5
 8007ee0:	eb44 0406 	adc.w	r4, r4, r6
 8007ee4:	f04f 0100 	mov.w	r1, #0
 8007ee8:	f04f 0200 	mov.w	r2, #0
 8007eec:	0262      	lsls	r2, r4, #9
 8007eee:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007ef2:	0259      	lsls	r1, r3, #9
 8007ef4:	460b      	mov	r3, r1
 8007ef6:	4614      	mov	r4, r2
 8007ef8:	4618      	mov	r0, r3
 8007efa:	4621      	mov	r1, r4
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f04f 0400 	mov.w	r4, #0
 8007f02:	461a      	mov	r2, r3
 8007f04:	4623      	mov	r3, r4
 8007f06:	f7f8 fe47 	bl	8000b98 <__aeabi_uldivmod>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	460c      	mov	r4, r1
 8007f0e:	617b      	str	r3, [r7, #20]
 8007f10:	e040      	b.n	8007f94 <HAL_RCC_GetSysClockFreq+0x158>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	461d      	mov	r5, r3
 8007f16:	f04f 0600 	mov.w	r6, #0
 8007f1a:	4629      	mov	r1, r5
 8007f1c:	4632      	mov	r2, r6
 8007f1e:	f04f 0300 	mov.w	r3, #0
 8007f22:	f04f 0400 	mov.w	r4, #0
 8007f26:	0154      	lsls	r4, r2, #5
 8007f28:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007f2c:	014b      	lsls	r3, r1, #5
 8007f2e:	4619      	mov	r1, r3
 8007f30:	4622      	mov	r2, r4
 8007f32:	1b49      	subs	r1, r1, r5
 8007f34:	eb62 0206 	sbc.w	r2, r2, r6
 8007f38:	f04f 0300 	mov.w	r3, #0
 8007f3c:	f04f 0400 	mov.w	r4, #0
 8007f40:	0194      	lsls	r4, r2, #6
 8007f42:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007f46:	018b      	lsls	r3, r1, #6
 8007f48:	1a5b      	subs	r3, r3, r1
 8007f4a:	eb64 0402 	sbc.w	r4, r4, r2
 8007f4e:	f04f 0100 	mov.w	r1, #0
 8007f52:	f04f 0200 	mov.w	r2, #0
 8007f56:	00e2      	lsls	r2, r4, #3
 8007f58:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007f5c:	00d9      	lsls	r1, r3, #3
 8007f5e:	460b      	mov	r3, r1
 8007f60:	4614      	mov	r4, r2
 8007f62:	195b      	adds	r3, r3, r5
 8007f64:	eb44 0406 	adc.w	r4, r4, r6
 8007f68:	f04f 0100 	mov.w	r1, #0
 8007f6c:	f04f 0200 	mov.w	r2, #0
 8007f70:	02a2      	lsls	r2, r4, #10
 8007f72:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007f76:	0299      	lsls	r1, r3, #10
 8007f78:	460b      	mov	r3, r1
 8007f7a:	4614      	mov	r4, r2
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	4621      	mov	r1, r4
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f04f 0400 	mov.w	r4, #0
 8007f86:	461a      	mov	r2, r3
 8007f88:	4623      	mov	r3, r4
 8007f8a:	f7f8 fe05 	bl	8000b98 <__aeabi_uldivmod>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	460c      	mov	r4, r1
 8007f92:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	613b      	str	r3, [r7, #16]
      break;
 8007f98:	e00d      	b.n	8007fb6 <HAL_RCC_GetSysClockFreq+0x17a>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8007f9a:	4b09      	ldr	r3, [pc, #36]	; (8007fc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	0b5b      	lsrs	r3, r3, #13
 8007fa0:	f003 0307 	and.w	r3, r3, #7
 8007fa4:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	3301      	adds	r3, #1
 8007faa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007fae:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb2:	613b      	str	r3, [r7, #16]
      break;
 8007fb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007fb6:	693b      	ldr	r3, [r7, #16]
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	371c      	adds	r7, #28
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fc0:	40023800 	.word	0x40023800
 8007fc4:	00f42400 	.word	0x00f42400
 8007fc8:	007a1200 	.word	0x007a1200
 8007fcc:	080167d4 	.word	0x080167d4

08007fd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007fd4:	4b02      	ldr	r3, [pc, #8]	; (8007fe0 <HAL_RCC_GetHCLKFreq+0x10>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bc80      	pop	{r7}
 8007fde:	4770      	bx	lr
 8007fe0:	20000000 	.word	0x20000000

08007fe4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007fe8:	f7ff fff2 	bl	8007fd0 <HAL_RCC_GetHCLKFreq>
 8007fec:	4601      	mov	r1, r0
 8007fee:	4b05      	ldr	r3, [pc, #20]	; (8008004 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007ff0:	689b      	ldr	r3, [r3, #8]
 8007ff2:	0a1b      	lsrs	r3, r3, #8
 8007ff4:	f003 0307 	and.w	r3, r3, #7
 8007ff8:	4a03      	ldr	r2, [pc, #12]	; (8008008 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ffa:	5cd3      	ldrb	r3, [r2, r3]
 8007ffc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008000:	4618      	mov	r0, r3
 8008002:	bd80      	pop	{r7, pc}
 8008004:	40023800 	.word	0x40023800
 8008008:	080167f0 	.word	0x080167f0

0800800c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008010:	f7ff ffde 	bl	8007fd0 <HAL_RCC_GetHCLKFreq>
 8008014:	4601      	mov	r1, r0
 8008016:	4b05      	ldr	r3, [pc, #20]	; (800802c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	0adb      	lsrs	r3, r3, #11
 800801c:	f003 0307 	and.w	r3, r3, #7
 8008020:	4a03      	ldr	r2, [pc, #12]	; (8008030 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008022:	5cd3      	ldrb	r3, [r2, r3]
 8008024:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008028:	4618      	mov	r0, r3
 800802a:	bd80      	pop	{r7, pc}
 800802c:	40023800 	.word	0x40023800
 8008030:	080167f0 	.word	0x080167f0

08008034 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008034:	b480      	push	{r7}
 8008036:	b083      	sub	sp, #12
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	220f      	movs	r2, #15
 8008042:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008044:	4b11      	ldr	r3, [pc, #68]	; (800808c <HAL_RCC_GetClockConfig+0x58>)
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	f003 0203 	and.w	r2, r3, #3
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008050:	4b0e      	ldr	r3, [pc, #56]	; (800808c <HAL_RCC_GetClockConfig+0x58>)
 8008052:	689b      	ldr	r3, [r3, #8]
 8008054:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800805c:	4b0b      	ldr	r3, [pc, #44]	; (800808c <HAL_RCC_GetClockConfig+0x58>)
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8008068:	4b08      	ldr	r3, [pc, #32]	; (800808c <HAL_RCC_GetClockConfig+0x58>)
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	08db      	lsrs	r3, r3, #3
 800806e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8008076:	4b06      	ldr	r3, [pc, #24]	; (8008090 <HAL_RCC_GetClockConfig+0x5c>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f003 0201 	and.w	r2, r3, #1
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	601a      	str	r2, [r3, #0]
}
 8008082:	bf00      	nop
 8008084:	370c      	adds	r7, #12
 8008086:	46bd      	mov	sp, r7
 8008088:	bc80      	pop	{r7}
 800808a:	4770      	bx	lr
 800808c:	40023800 	.word	0x40023800
 8008090:	40023c00 	.word	0x40023c00

08008094 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8008094:	b480      	push	{r7}
 8008096:	b087      	sub	sp, #28
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800809c:	2300      	movs	r3, #0
 800809e:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80080a0:	4b29      	ldr	r3, [pc, #164]	; (8008148 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80080a2:	689b      	ldr	r3, [r3, #8]
 80080a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d12c      	bne.n	8008106 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80080ac:	4b26      	ldr	r3, [pc, #152]	; (8008148 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80080ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d005      	beq.n	80080c4 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80080b8:	4b24      	ldr	r3, [pc, #144]	; (800814c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80080c0:	617b      	str	r3, [r7, #20]
 80080c2:	e016      	b.n	80080f2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80080c4:	4b20      	ldr	r3, [pc, #128]	; (8008148 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80080c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080c8:	4a1f      	ldr	r2, [pc, #124]	; (8008148 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80080ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080ce:	6253      	str	r3, [r2, #36]	; 0x24
 80080d0:	4b1d      	ldr	r3, [pc, #116]	; (8008148 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80080d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080d8:	60fb      	str	r3, [r7, #12]
 80080da:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80080dc:	4b1b      	ldr	r3, [pc, #108]	; (800814c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80080e4:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80080e6:	4b18      	ldr	r3, [pc, #96]	; (8008148 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80080e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ea:	4a17      	ldr	r2, [pc, #92]	; (8008148 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80080ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80080f0:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80080f8:	d105      	bne.n	8008106 <RCC_SetFlashLatencyFromMSIRange+0x72>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008100:	d101      	bne.n	8008106 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8008102:	2301      	movs	r3, #1
 8008104:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	2b01      	cmp	r3, #1
 800810a:	d105      	bne.n	8008118 <RCC_SetFlashLatencyFromMSIRange+0x84>
 800810c:	4b10      	ldr	r3, [pc, #64]	; (8008150 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a0f      	ldr	r2, [pc, #60]	; (8008150 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008112:	f043 0304 	orr.w	r3, r3, #4
 8008116:	6013      	str	r3, [r2, #0]
 8008118:	4b0d      	ldr	r3, [pc, #52]	; (8008150 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f023 0201 	bic.w	r2, r3, #1
 8008120:	490b      	ldr	r1, [pc, #44]	; (8008150 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	4313      	orrs	r3, r2
 8008126:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008128:	4b09      	ldr	r3, [pc, #36]	; (8008150 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f003 0301 	and.w	r3, r3, #1
 8008130:	693a      	ldr	r2, [r7, #16]
 8008132:	429a      	cmp	r2, r3
 8008134:	d001      	beq.n	800813a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	e000      	b.n	800813c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800813a:	2300      	movs	r3, #0
}
 800813c:	4618      	mov	r0, r3
 800813e:	371c      	adds	r7, #28
 8008140:	46bd      	mov	sp, r7
 8008142:	bc80      	pop	{r7}
 8008144:	4770      	bx	lr
 8008146:	bf00      	nop
 8008148:	40023800 	.word	0x40023800
 800814c:	40007000 	.word	0x40007000
 8008150:	40023c00 	.word	0x40023c00

08008154 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b082      	sub	sp, #8
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d101      	bne.n	8008166 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e07b      	b.n	800825e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx serie.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800816a:	2b00      	cmp	r3, #0
 800816c:	d108      	bne.n	8008180 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008176:	d009      	beq.n	800818c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	61da      	str	r2, [r3, #28]
 800817e:	e005      	b.n	800818c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2200      	movs	r2, #0
 8008184:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2200      	movs	r2, #0
 800818a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2200      	movs	r2, #0
 8008190:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008198:	b2db      	uxtb	r3, r3
 800819a:	2b00      	cmp	r3, #0
 800819c:	d106      	bne.n	80081ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2200      	movs	r2, #0
 80081a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f7fa fab4 	bl	8002714 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2202      	movs	r2, #2
 80081b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681a      	ldr	r2, [r3, #0]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80081c2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80081d4:	431a      	orrs	r2, r3
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	68db      	ldr	r3, [r3, #12]
 80081da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80081de:	431a      	orrs	r2, r3
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	691b      	ldr	r3, [r3, #16]
 80081e4:	f003 0302 	and.w	r3, r3, #2
 80081e8:	431a      	orrs	r2, r3
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	695b      	ldr	r3, [r3, #20]
 80081ee:	f003 0301 	and.w	r3, r3, #1
 80081f2:	431a      	orrs	r2, r3
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	699b      	ldr	r3, [r3, #24]
 80081f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80081fc:	431a      	orrs	r2, r3
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	69db      	ldr	r3, [r3, #28]
 8008202:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008206:	431a      	orrs	r2, r3
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6a1b      	ldr	r3, [r3, #32]
 800820c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008210:	ea42 0103 	orr.w	r1, r2, r3
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008218:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	430a      	orrs	r2, r1
 8008222:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	699b      	ldr	r3, [r3, #24]
 8008228:	0c1b      	lsrs	r3, r3, #16
 800822a:	f003 0104 	and.w	r1, r3, #4
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008232:	f003 0210 	and.w	r2, r3, #16
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	430a      	orrs	r2, r1
 800823c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	69da      	ldr	r2, [r3, #28]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800824c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2201      	movs	r2, #1
 8008258:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800825c:	2300      	movs	r3, #0
}
 800825e:	4618      	mov	r0, r3
 8008260:	3708      	adds	r7, #8
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}

08008266 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008266:	b580      	push	{r7, lr}
 8008268:	b088      	sub	sp, #32
 800826a:	af00      	add	r7, sp, #0
 800826c:	60f8      	str	r0, [r7, #12]
 800826e:	60b9      	str	r1, [r7, #8]
 8008270:	603b      	str	r3, [r7, #0]
 8008272:	4613      	mov	r3, r2
 8008274:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008276:	2300      	movs	r3, #0
 8008278:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008280:	2b01      	cmp	r3, #1
 8008282:	d101      	bne.n	8008288 <HAL_SPI_Transmit+0x22>
 8008284:	2302      	movs	r3, #2
 8008286:	e126      	b.n	80084d6 <HAL_SPI_Transmit+0x270>
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2201      	movs	r2, #1
 800828c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008290:	f7fc fa3a 	bl	8004708 <HAL_GetTick>
 8008294:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008296:	88fb      	ldrh	r3, [r7, #6]
 8008298:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80082a0:	b2db      	uxtb	r3, r3
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d002      	beq.n	80082ac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80082a6:	2302      	movs	r3, #2
 80082a8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80082aa:	e10b      	b.n	80084c4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d002      	beq.n	80082b8 <HAL_SPI_Transmit+0x52>
 80082b2:	88fb      	ldrh	r3, [r7, #6]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d102      	bne.n	80082be <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80082b8:	2301      	movs	r3, #1
 80082ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80082bc:	e102      	b.n	80084c4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2203      	movs	r2, #3
 80082c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2200      	movs	r2, #0
 80082ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	68ba      	ldr	r2, [r7, #8]
 80082d0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	88fa      	ldrh	r2, [r7, #6]
 80082d6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	88fa      	ldrh	r2, [r7, #6]
 80082dc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2200      	movs	r2, #0
 80082e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2200      	movs	r2, #0
 80082e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2200      	movs	r2, #0
 80082ee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	2200      	movs	r2, #0
 80082f4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2200      	movs	r2, #0
 80082fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	689b      	ldr	r3, [r3, #8]
 8008300:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008304:	d10f      	bne.n	8008326 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	681a      	ldr	r2, [r3, #0]
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008314:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	681a      	ldr	r2, [r3, #0]
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008324:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008330:	2b40      	cmp	r3, #64	; 0x40
 8008332:	d007      	beq.n	8008344 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	681a      	ldr	r2, [r3, #0]
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008342:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	68db      	ldr	r3, [r3, #12]
 8008348:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800834c:	d14b      	bne.n	80083e6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	685b      	ldr	r3, [r3, #4]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d002      	beq.n	800835c <HAL_SPI_Transmit+0xf6>
 8008356:	8afb      	ldrh	r3, [r7, #22]
 8008358:	2b01      	cmp	r3, #1
 800835a:	d13e      	bne.n	80083da <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008360:	881a      	ldrh	r2, [r3, #0]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800836c:	1c9a      	adds	r2, r3, #2
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008376:	b29b      	uxth	r3, r3
 8008378:	3b01      	subs	r3, #1
 800837a:	b29a      	uxth	r2, r3
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008380:	e02b      	b.n	80083da <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	689b      	ldr	r3, [r3, #8]
 8008388:	f003 0302 	and.w	r3, r3, #2
 800838c:	2b02      	cmp	r3, #2
 800838e:	d112      	bne.n	80083b6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008394:	881a      	ldrh	r2, [r3, #0]
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083a0:	1c9a      	adds	r2, r3, #2
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	3b01      	subs	r3, #1
 80083ae:	b29a      	uxth	r2, r3
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	86da      	strh	r2, [r3, #54]	; 0x36
 80083b4:	e011      	b.n	80083da <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80083b6:	f7fc f9a7 	bl	8004708 <HAL_GetTick>
 80083ba:	4602      	mov	r2, r0
 80083bc:	69bb      	ldr	r3, [r7, #24]
 80083be:	1ad3      	subs	r3, r2, r3
 80083c0:	683a      	ldr	r2, [r7, #0]
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d803      	bhi.n	80083ce <HAL_SPI_Transmit+0x168>
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083cc:	d102      	bne.n	80083d4 <HAL_SPI_Transmit+0x16e>
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d102      	bne.n	80083da <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80083d4:	2303      	movs	r3, #3
 80083d6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80083d8:	e074      	b.n	80084c4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083de:	b29b      	uxth	r3, r3
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d1ce      	bne.n	8008382 <HAL_SPI_Transmit+0x11c>
 80083e4:	e04c      	b.n	8008480 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d002      	beq.n	80083f4 <HAL_SPI_Transmit+0x18e>
 80083ee:	8afb      	ldrh	r3, [r7, #22]
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d140      	bne.n	8008476 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	330c      	adds	r3, #12
 80083fe:	7812      	ldrb	r2, [r2, #0]
 8008400:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008406:	1c5a      	adds	r2, r3, #1
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008410:	b29b      	uxth	r3, r3
 8008412:	3b01      	subs	r3, #1
 8008414:	b29a      	uxth	r2, r3
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800841a:	e02c      	b.n	8008476 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	f003 0302 	and.w	r3, r3, #2
 8008426:	2b02      	cmp	r3, #2
 8008428:	d113      	bne.n	8008452 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	330c      	adds	r3, #12
 8008434:	7812      	ldrb	r2, [r2, #0]
 8008436:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800843c:	1c5a      	adds	r2, r3, #1
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008446:	b29b      	uxth	r3, r3
 8008448:	3b01      	subs	r3, #1
 800844a:	b29a      	uxth	r2, r3
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	86da      	strh	r2, [r3, #54]	; 0x36
 8008450:	e011      	b.n	8008476 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008452:	f7fc f959 	bl	8004708 <HAL_GetTick>
 8008456:	4602      	mov	r2, r0
 8008458:	69bb      	ldr	r3, [r7, #24]
 800845a:	1ad3      	subs	r3, r2, r3
 800845c:	683a      	ldr	r2, [r7, #0]
 800845e:	429a      	cmp	r2, r3
 8008460:	d803      	bhi.n	800846a <HAL_SPI_Transmit+0x204>
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008468:	d102      	bne.n	8008470 <HAL_SPI_Transmit+0x20a>
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d102      	bne.n	8008476 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8008470:	2303      	movs	r3, #3
 8008472:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008474:	e026      	b.n	80084c4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800847a:	b29b      	uxth	r3, r3
 800847c:	2b00      	cmp	r3, #0
 800847e:	d1cd      	bne.n	800841c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008480:	69ba      	ldr	r2, [r7, #24]
 8008482:	6839      	ldr	r1, [r7, #0]
 8008484:	68f8      	ldr	r0, [r7, #12]
 8008486:	f000 f8b3 	bl	80085f0 <SPI_EndRxTxTransaction>
 800848a:	4603      	mov	r3, r0
 800848c:	2b00      	cmp	r3, #0
 800848e:	d002      	beq.n	8008496 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2220      	movs	r2, #32
 8008494:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d10a      	bne.n	80084b4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800849e:	2300      	movs	r3, #0
 80084a0:	613b      	str	r3, [r7, #16]
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	68db      	ldr	r3, [r3, #12]
 80084a8:	613b      	str	r3, [r7, #16]
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	613b      	str	r3, [r7, #16]
 80084b2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d002      	beq.n	80084c2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	77fb      	strb	r3, [r7, #31]
 80084c0:	e000      	b.n	80084c4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80084c2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2201      	movs	r2, #1
 80084c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	2200      	movs	r2, #0
 80084d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80084d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3720      	adds	r7, #32
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}
	...

080084e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b088      	sub	sp, #32
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	60f8      	str	r0, [r7, #12]
 80084e8:	60b9      	str	r1, [r7, #8]
 80084ea:	603b      	str	r3, [r7, #0]
 80084ec:	4613      	mov	r3, r2
 80084ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80084f0:	f7fc f90a 	bl	8004708 <HAL_GetTick>
 80084f4:	4602      	mov	r2, r0
 80084f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084f8:	1a9b      	subs	r3, r3, r2
 80084fa:	683a      	ldr	r2, [r7, #0]
 80084fc:	4413      	add	r3, r2
 80084fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008500:	f7fc f902 	bl	8004708 <HAL_GetTick>
 8008504:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008506:	4b39      	ldr	r3, [pc, #228]	; (80085ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	015b      	lsls	r3, r3, #5
 800850c:	0d1b      	lsrs	r3, r3, #20
 800850e:	69fa      	ldr	r2, [r7, #28]
 8008510:	fb02 f303 	mul.w	r3, r2, r3
 8008514:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008516:	e054      	b.n	80085c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800851e:	d050      	beq.n	80085c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008520:	f7fc f8f2 	bl	8004708 <HAL_GetTick>
 8008524:	4602      	mov	r2, r0
 8008526:	69bb      	ldr	r3, [r7, #24]
 8008528:	1ad3      	subs	r3, r2, r3
 800852a:	69fa      	ldr	r2, [r7, #28]
 800852c:	429a      	cmp	r2, r3
 800852e:	d902      	bls.n	8008536 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008530:	69fb      	ldr	r3, [r7, #28]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d13d      	bne.n	80085b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	685a      	ldr	r2, [r3, #4]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008544:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800854e:	d111      	bne.n	8008574 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008558:	d004      	beq.n	8008564 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	689b      	ldr	r3, [r3, #8]
 800855e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008562:	d107      	bne.n	8008574 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	681a      	ldr	r2, [r3, #0]
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008572:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008578:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800857c:	d10f      	bne.n	800859e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	681a      	ldr	r2, [r3, #0]
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800858c:	601a      	str	r2, [r3, #0]
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	681a      	ldr	r2, [r3, #0]
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800859c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2201      	movs	r2, #1
 80085a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	2200      	movs	r2, #0
 80085aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80085ae:	2303      	movs	r3, #3
 80085b0:	e017      	b.n	80085e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d101      	bne.n	80085bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80085b8:	2300      	movs	r3, #0
 80085ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	3b01      	subs	r3, #1
 80085c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	689a      	ldr	r2, [r3, #8]
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	4013      	ands	r3, r2
 80085cc:	68ba      	ldr	r2, [r7, #8]
 80085ce:	429a      	cmp	r2, r3
 80085d0:	bf0c      	ite	eq
 80085d2:	2301      	moveq	r3, #1
 80085d4:	2300      	movne	r3, #0
 80085d6:	b2db      	uxtb	r3, r3
 80085d8:	461a      	mov	r2, r3
 80085da:	79fb      	ldrb	r3, [r7, #7]
 80085dc:	429a      	cmp	r2, r3
 80085de:	d19b      	bne.n	8008518 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80085e0:	2300      	movs	r3, #0
}
 80085e2:	4618      	mov	r0, r3
 80085e4:	3720      	adds	r7, #32
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}
 80085ea:	bf00      	nop
 80085ec:	20000000 	.word	0x20000000

080085f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b088      	sub	sp, #32
 80085f4:	af02      	add	r7, sp, #8
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80085fc:	4b1b      	ldr	r3, [pc, #108]	; (800866c <SPI_EndRxTxTransaction+0x7c>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a1b      	ldr	r2, [pc, #108]	; (8008670 <SPI_EndRxTxTransaction+0x80>)
 8008602:	fba2 2303 	umull	r2, r3, r2, r3
 8008606:	0d5b      	lsrs	r3, r3, #21
 8008608:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800860c:	fb02 f303 	mul.w	r3, r2, r3
 8008610:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800861a:	d112      	bne.n	8008642 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	9300      	str	r3, [sp, #0]
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	2200      	movs	r2, #0
 8008624:	2180      	movs	r1, #128	; 0x80
 8008626:	68f8      	ldr	r0, [r7, #12]
 8008628:	f7ff ff5a 	bl	80084e0 <SPI_WaitFlagStateUntilTimeout>
 800862c:	4603      	mov	r3, r0
 800862e:	2b00      	cmp	r3, #0
 8008630:	d016      	beq.n	8008660 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008636:	f043 0220 	orr.w	r2, r3, #32
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800863e:	2303      	movs	r3, #3
 8008640:	e00f      	b.n	8008662 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d00a      	beq.n	800865e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	3b01      	subs	r3, #1
 800864c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	689b      	ldr	r3, [r3, #8]
 8008654:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008658:	2b80      	cmp	r3, #128	; 0x80
 800865a:	d0f2      	beq.n	8008642 <SPI_EndRxTxTransaction+0x52>
 800865c:	e000      	b.n	8008660 <SPI_EndRxTxTransaction+0x70>
        break;
 800865e:	bf00      	nop
  }

  return HAL_OK;
 8008660:	2300      	movs	r3, #0
}
 8008662:	4618      	mov	r0, r3
 8008664:	3718      	adds	r7, #24
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}
 800866a:	bf00      	nop
 800866c:	20000000 	.word	0x20000000
 8008670:	165e9f81 	.word	0x165e9f81

08008674 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b082      	sub	sp, #8
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d101      	bne.n	8008686 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008682:	2301      	movs	r3, #1
 8008684:	e031      	b.n	80086ea <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800868c:	b2db      	uxtb	r3, r3
 800868e:	2b00      	cmp	r3, #0
 8008690:	d106      	bne.n	80086a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2200      	movs	r2, #0
 8008696:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f7fa fada 	bl	8002c54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2202      	movs	r2, #2
 80086a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681a      	ldr	r2, [r3, #0]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	3304      	adds	r3, #4
 80086b0:	4619      	mov	r1, r3
 80086b2:	4610      	mov	r0, r2
 80086b4:	f000 fe6e 	bl	8009394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2201      	movs	r2, #1
 80086bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2201      	movs	r2, #1
 80086c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2201      	movs	r2, #1
 80086cc:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2201      	movs	r2, #1
 80086dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2201      	movs	r2, #1
 80086e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80086e8:	2300      	movs	r3, #0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3708      	adds	r7, #8
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}
	...

080086f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80086f4:	b480      	push	{r7}
 80086f6:	b085      	sub	sp, #20
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008702:	b2db      	uxtb	r3, r3
 8008704:	2b01      	cmp	r3, #1
 8008706:	d001      	beq.n	800870c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008708:	2301      	movs	r3, #1
 800870a:	e032      	b.n	8008772 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2202      	movs	r2, #2
 8008710:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800871c:	d00e      	beq.n	800873c <HAL_TIM_Base_Start+0x48>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4a16      	ldr	r2, [pc, #88]	; (800877c <HAL_TIM_Base_Start+0x88>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d009      	beq.n	800873c <HAL_TIM_Base_Start+0x48>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4a14      	ldr	r2, [pc, #80]	; (8008780 <HAL_TIM_Base_Start+0x8c>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d004      	beq.n	800873c <HAL_TIM_Base_Start+0x48>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4a13      	ldr	r2, [pc, #76]	; (8008784 <HAL_TIM_Base_Start+0x90>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d111      	bne.n	8008760 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	689b      	ldr	r3, [r3, #8]
 8008742:	f003 0307 	and.w	r3, r3, #7
 8008746:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2b06      	cmp	r3, #6
 800874c:	d010      	beq.n	8008770 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f042 0201 	orr.w	r2, r2, #1
 800875c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800875e:	e007      	b.n	8008770 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	681a      	ldr	r2, [r3, #0]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f042 0201 	orr.w	r2, r2, #1
 800876e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008770:	2300      	movs	r3, #0
}
 8008772:	4618      	mov	r0, r3
 8008774:	3714      	adds	r7, #20
 8008776:	46bd      	mov	sp, r7
 8008778:	bc80      	pop	{r7}
 800877a:	4770      	bx	lr
 800877c:	40000400 	.word	0x40000400
 8008780:	40000800 	.word	0x40000800
 8008784:	40010800 	.word	0x40010800

08008788 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008788:	b480      	push	{r7}
 800878a:	b085      	sub	sp, #20
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008796:	b2db      	uxtb	r3, r3
 8008798:	2b01      	cmp	r3, #1
 800879a:	d001      	beq.n	80087a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800879c:	2301      	movs	r3, #1
 800879e:	e03a      	b.n	8008816 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2202      	movs	r2, #2
 80087a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	68da      	ldr	r2, [r3, #12]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f042 0201 	orr.w	r2, r2, #1
 80087b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087c0:	d00e      	beq.n	80087e0 <HAL_TIM_Base_Start_IT+0x58>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4a16      	ldr	r2, [pc, #88]	; (8008820 <HAL_TIM_Base_Start_IT+0x98>)
 80087c8:	4293      	cmp	r3, r2
 80087ca:	d009      	beq.n	80087e0 <HAL_TIM_Base_Start_IT+0x58>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a14      	ldr	r2, [pc, #80]	; (8008824 <HAL_TIM_Base_Start_IT+0x9c>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d004      	beq.n	80087e0 <HAL_TIM_Base_Start_IT+0x58>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4a13      	ldr	r2, [pc, #76]	; (8008828 <HAL_TIM_Base_Start_IT+0xa0>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d111      	bne.n	8008804 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	689b      	ldr	r3, [r3, #8]
 80087e6:	f003 0307 	and.w	r3, r3, #7
 80087ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	2b06      	cmp	r3, #6
 80087f0:	d010      	beq.n	8008814 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f042 0201 	orr.w	r2, r2, #1
 8008800:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008802:	e007      	b.n	8008814 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	681a      	ldr	r2, [r3, #0]
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f042 0201 	orr.w	r2, r2, #1
 8008812:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008814:	2300      	movs	r3, #0
}
 8008816:	4618      	mov	r0, r3
 8008818:	3714      	adds	r7, #20
 800881a:	46bd      	mov	sp, r7
 800881c:	bc80      	pop	{r7}
 800881e:	4770      	bx	lr
 8008820:	40000400 	.word	0x40000400
 8008824:	40000800 	.word	0x40000800
 8008828:	40010800 	.word	0x40010800

0800882c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800882c:	b480      	push	{r7}
 800882e:	b083      	sub	sp, #12
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	68da      	ldr	r2, [r3, #12]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f022 0201 	bic.w	r2, r2, #1
 8008842:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	6a1a      	ldr	r2, [r3, #32]
 800884a:	f241 1311 	movw	r3, #4369	; 0x1111
 800884e:	4013      	ands	r3, r2
 8008850:	2b00      	cmp	r3, #0
 8008852:	d107      	bne.n	8008864 <HAL_TIM_Base_Stop_IT+0x38>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	681a      	ldr	r2, [r3, #0]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f022 0201 	bic.w	r2, r2, #1
 8008862:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2201      	movs	r2, #1
 8008868:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Return function status */
  return HAL_OK;
 800886c:	2300      	movs	r3, #0
}
 800886e:	4618      	mov	r0, r3
 8008870:	370c      	adds	r7, #12
 8008872:	46bd      	mov	sp, r7
 8008874:	bc80      	pop	{r7}
 8008876:	4770      	bx	lr

08008878 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b082      	sub	sp, #8
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d101      	bne.n	800888a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008886:	2301      	movs	r3, #1
 8008888:	e031      	b.n	80088ee <HAL_TIM_PWM_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008890:	b2db      	uxtb	r3, r3
 8008892:	2b00      	cmp	r3, #0
 8008894:	d106      	bne.n	80088a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2200      	movs	r2, #0
 800889a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f000 f829 	bl	80088f6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2202      	movs	r2, #2
 80088a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681a      	ldr	r2, [r3, #0]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	3304      	adds	r3, #4
 80088b4:	4619      	mov	r1, r3
 80088b6:	4610      	mov	r0, r2
 80088b8:	f000 fd6c 	bl	8009394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2201      	movs	r2, #1
 80088c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2201      	movs	r2, #1
 80088c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2201      	movs	r2, #1
 80088e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80088ec:	2300      	movs	r3, #0
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3708      	adds	r7, #8
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}

080088f6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80088f6:	b480      	push	{r7}
 80088f8:	b083      	sub	sp, #12
 80088fa:	af00      	add	r7, sp, #0
 80088fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80088fe:	bf00      	nop
 8008900:	370c      	adds	r7, #12
 8008902:	46bd      	mov	sp, r7
 8008904:	bc80      	pop	{r7}
 8008906:	4770      	bx	lr

08008908 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b084      	sub	sp, #16
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
 8008910:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d109      	bne.n	800892c <HAL_TIM_PWM_Start+0x24>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800891e:	b2db      	uxtb	r3, r3
 8008920:	2b01      	cmp	r3, #1
 8008922:	bf14      	ite	ne
 8008924:	2301      	movne	r3, #1
 8008926:	2300      	moveq	r3, #0
 8008928:	b2db      	uxtb	r3, r3
 800892a:	e022      	b.n	8008972 <HAL_TIM_PWM_Start+0x6a>
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	2b04      	cmp	r3, #4
 8008930:	d109      	bne.n	8008946 <HAL_TIM_PWM_Start+0x3e>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8008938:	b2db      	uxtb	r3, r3
 800893a:	2b01      	cmp	r3, #1
 800893c:	bf14      	ite	ne
 800893e:	2301      	movne	r3, #1
 8008940:	2300      	moveq	r3, #0
 8008942:	b2db      	uxtb	r3, r3
 8008944:	e015      	b.n	8008972 <HAL_TIM_PWM_Start+0x6a>
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	2b08      	cmp	r3, #8
 800894a:	d109      	bne.n	8008960 <HAL_TIM_PWM_Start+0x58>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008952:	b2db      	uxtb	r3, r3
 8008954:	2b01      	cmp	r3, #1
 8008956:	bf14      	ite	ne
 8008958:	2301      	movne	r3, #1
 800895a:	2300      	moveq	r3, #0
 800895c:	b2db      	uxtb	r3, r3
 800895e:	e008      	b.n	8008972 <HAL_TIM_PWM_Start+0x6a>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008966:	b2db      	uxtb	r3, r3
 8008968:	2b01      	cmp	r3, #1
 800896a:	bf14      	ite	ne
 800896c:	2301      	movne	r3, #1
 800896e:	2300      	moveq	r3, #0
 8008970:	b2db      	uxtb	r3, r3
 8008972:	2b00      	cmp	r3, #0
 8008974:	d001      	beq.n	800897a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008976:	2301      	movs	r3, #1
 8008978:	e051      	b.n	8008a1e <HAL_TIM_PWM_Start+0x116>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d104      	bne.n	800898a <HAL_TIM_PWM_Start+0x82>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2202      	movs	r2, #2
 8008984:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8008988:	e013      	b.n	80089b2 <HAL_TIM_PWM_Start+0xaa>
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	2b04      	cmp	r3, #4
 800898e:	d104      	bne.n	800899a <HAL_TIM_PWM_Start+0x92>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2202      	movs	r2, #2
 8008994:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8008998:	e00b      	b.n	80089b2 <HAL_TIM_PWM_Start+0xaa>
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	2b08      	cmp	r3, #8
 800899e:	d104      	bne.n	80089aa <HAL_TIM_PWM_Start+0xa2>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2202      	movs	r2, #2
 80089a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80089a8:	e003      	b.n	80089b2 <HAL_TIM_PWM_Start+0xaa>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2202      	movs	r2, #2
 80089ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	2201      	movs	r2, #1
 80089b8:	6839      	ldr	r1, [r7, #0]
 80089ba:	4618      	mov	r0, r3
 80089bc:	f000 fff9 	bl	80099b2 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089c8:	d00e      	beq.n	80089e8 <HAL_TIM_PWM_Start+0xe0>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	4a16      	ldr	r2, [pc, #88]	; (8008a28 <HAL_TIM_PWM_Start+0x120>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d009      	beq.n	80089e8 <HAL_TIM_PWM_Start+0xe0>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	4a14      	ldr	r2, [pc, #80]	; (8008a2c <HAL_TIM_PWM_Start+0x124>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d004      	beq.n	80089e8 <HAL_TIM_PWM_Start+0xe0>
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	4a13      	ldr	r2, [pc, #76]	; (8008a30 <HAL_TIM_PWM_Start+0x128>)
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d111      	bne.n	8008a0c <HAL_TIM_PWM_Start+0x104>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	689b      	ldr	r3, [r3, #8]
 80089ee:	f003 0307 	and.w	r3, r3, #7
 80089f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	2b06      	cmp	r3, #6
 80089f8:	d010      	beq.n	8008a1c <HAL_TIM_PWM_Start+0x114>
    {
      __HAL_TIM_ENABLE(htim);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	681a      	ldr	r2, [r3, #0]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f042 0201 	orr.w	r2, r2, #1
 8008a08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a0a:	e007      	b.n	8008a1c <HAL_TIM_PWM_Start+0x114>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	681a      	ldr	r2, [r3, #0]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f042 0201 	orr.w	r2, r2, #1
 8008a1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a1c:	2300      	movs	r3, #0
}
 8008a1e:	4618      	mov	r0, r3
 8008a20:	3710      	adds	r7, #16
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}
 8008a26:	bf00      	nop
 8008a28:	40000400 	.word	0x40000400
 8008a2c:	40000800 	.word	0x40000800
 8008a30:	40010800 	.word	0x40010800

08008a34 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b082      	sub	sp, #8
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d101      	bne.n	8008a46 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008a42:	2301      	movs	r3, #1
 8008a44:	e031      	b.n	8008aaa <HAL_TIM_IC_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008a4c:	b2db      	uxtb	r3, r3
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d106      	bne.n	8008a60 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2200      	movs	r2, #0
 8008a56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 f829 	bl	8008ab2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2202      	movs	r2, #2
 8008a64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681a      	ldr	r2, [r3, #0]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	3304      	adds	r3, #4
 8008a70:	4619      	mov	r1, r3
 8008a72:	4610      	mov	r0, r2
 8008a74:	f000 fc8e 	bl	8009394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2201      	movs	r2, #1
 8008a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2201      	movs	r2, #1
 8008a84:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2201      	movs	r2, #1
 8008a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8008aa8:	2300      	movs	r3, #0
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	3708      	adds	r7, #8
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}

08008ab2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008ab2:	b480      	push	{r7}
 8008ab4:	b083      	sub	sp, #12
 8008ab6:	af00      	add	r7, sp, #0
 8008ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008aba:	bf00      	nop
 8008abc:	370c      	adds	r7, #12
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bc80      	pop	{r7}
 8008ac2:	4770      	bx	lr

08008ac4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b084      	sub	sp, #16
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d104      	bne.n	8008ade <HAL_TIM_IC_Start_IT+0x1a>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008ada:	b2db      	uxtb	r3, r3
 8008adc:	e013      	b.n	8008b06 <HAL_TIM_IC_Start_IT+0x42>
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	2b04      	cmp	r3, #4
 8008ae2:	d104      	bne.n	8008aee <HAL_TIM_IC_Start_IT+0x2a>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8008aea:	b2db      	uxtb	r3, r3
 8008aec:	e00b      	b.n	8008b06 <HAL_TIM_IC_Start_IT+0x42>
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	2b08      	cmp	r3, #8
 8008af2:	d104      	bne.n	8008afe <HAL_TIM_IC_Start_IT+0x3a>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	e003      	b.n	8008b06 <HAL_TIM_IC_Start_IT+0x42>
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008b08:	7bfb      	ldrb	r3, [r7, #15]
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d001      	beq.n	8008b12 <HAL_TIM_IC_Start_IT+0x4e>
  {
    return HAL_ERROR;
 8008b0e:	2301      	movs	r3, #1
 8008b10:	e097      	b.n	8008c42 <HAL_TIM_IC_Start_IT+0x17e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d104      	bne.n	8008b22 <HAL_TIM_IC_Start_IT+0x5e>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2202      	movs	r2, #2
 8008b1c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8008b20:	e013      	b.n	8008b4a <HAL_TIM_IC_Start_IT+0x86>
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	2b04      	cmp	r3, #4
 8008b26:	d104      	bne.n	8008b32 <HAL_TIM_IC_Start_IT+0x6e>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2202      	movs	r2, #2
 8008b2c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8008b30:	e00b      	b.n	8008b4a <HAL_TIM_IC_Start_IT+0x86>
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	2b08      	cmp	r3, #8
 8008b36:	d104      	bne.n	8008b42 <HAL_TIM_IC_Start_IT+0x7e>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2202      	movs	r2, #2
 8008b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008b40:	e003      	b.n	8008b4a <HAL_TIM_IC_Start_IT+0x86>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2202      	movs	r2, #2
 8008b46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	2b0c      	cmp	r3, #12
 8008b4e:	d841      	bhi.n	8008bd4 <HAL_TIM_IC_Start_IT+0x110>
 8008b50:	a201      	add	r2, pc, #4	; (adr r2, 8008b58 <HAL_TIM_IC_Start_IT+0x94>)
 8008b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b56:	bf00      	nop
 8008b58:	08008b8d 	.word	0x08008b8d
 8008b5c:	08008bd5 	.word	0x08008bd5
 8008b60:	08008bd5 	.word	0x08008bd5
 8008b64:	08008bd5 	.word	0x08008bd5
 8008b68:	08008b9f 	.word	0x08008b9f
 8008b6c:	08008bd5 	.word	0x08008bd5
 8008b70:	08008bd5 	.word	0x08008bd5
 8008b74:	08008bd5 	.word	0x08008bd5
 8008b78:	08008bb1 	.word	0x08008bb1
 8008b7c:	08008bd5 	.word	0x08008bd5
 8008b80:	08008bd5 	.word	0x08008bd5
 8008b84:	08008bd5 	.word	0x08008bd5
 8008b88:	08008bc3 	.word	0x08008bc3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	68da      	ldr	r2, [r3, #12]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f042 0202 	orr.w	r2, r2, #2
 8008b9a:	60da      	str	r2, [r3, #12]
      break;
 8008b9c:	e01b      	b.n	8008bd6 <HAL_TIM_IC_Start_IT+0x112>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	68da      	ldr	r2, [r3, #12]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f042 0204 	orr.w	r2, r2, #4
 8008bac:	60da      	str	r2, [r3, #12]
      break;
 8008bae:	e012      	b.n	8008bd6 <HAL_TIM_IC_Start_IT+0x112>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	68da      	ldr	r2, [r3, #12]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f042 0208 	orr.w	r2, r2, #8
 8008bbe:	60da      	str	r2, [r3, #12]
      break;
 8008bc0:	e009      	b.n	8008bd6 <HAL_TIM_IC_Start_IT+0x112>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	68da      	ldr	r2, [r3, #12]
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f042 0210 	orr.w	r2, r2, #16
 8008bd0:	60da      	str	r2, [r3, #12]
      break;
 8008bd2:	e000      	b.n	8008bd6 <HAL_TIM_IC_Start_IT+0x112>
    }

    default:
      break;
 8008bd4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	2201      	movs	r2, #1
 8008bdc:	6839      	ldr	r1, [r7, #0]
 8008bde:	4618      	mov	r0, r3
 8008be0:	f000 fee7 	bl	80099b2 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bec:	d00e      	beq.n	8008c0c <HAL_TIM_IC_Start_IT+0x148>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4a16      	ldr	r2, [pc, #88]	; (8008c4c <HAL_TIM_IC_Start_IT+0x188>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d009      	beq.n	8008c0c <HAL_TIM_IC_Start_IT+0x148>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	4a14      	ldr	r2, [pc, #80]	; (8008c50 <HAL_TIM_IC_Start_IT+0x18c>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d004      	beq.n	8008c0c <HAL_TIM_IC_Start_IT+0x148>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4a13      	ldr	r2, [pc, #76]	; (8008c54 <HAL_TIM_IC_Start_IT+0x190>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d111      	bne.n	8008c30 <HAL_TIM_IC_Start_IT+0x16c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	689b      	ldr	r3, [r3, #8]
 8008c12:	f003 0307 	and.w	r3, r3, #7
 8008c16:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	2b06      	cmp	r3, #6
 8008c1c:	d010      	beq.n	8008c40 <HAL_TIM_IC_Start_IT+0x17c>
    {
      __HAL_TIM_ENABLE(htim);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	681a      	ldr	r2, [r3, #0]
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f042 0201 	orr.w	r2, r2, #1
 8008c2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c2e:	e007      	b.n	8008c40 <HAL_TIM_IC_Start_IT+0x17c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f042 0201 	orr.w	r2, r2, #1
 8008c3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008c40:	2300      	movs	r3, #0
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3710      	adds	r7, #16
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}
 8008c4a:	bf00      	nop
 8008c4c:	40000400 	.word	0x40000400
 8008c50:	40000800 	.word	0x40000800
 8008c54:	40010800 	.word	0x40010800

08008c58 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b086      	sub	sp, #24
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
 8008c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d101      	bne.n	8008c6c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008c68:	2301      	movs	r3, #1
 8008c6a:	e08f      	b.n	8008d8c <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d106      	bne.n	8008c86 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f7f9 ffc1 	bl	8002c08 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2202      	movs	r2, #2
 8008c8a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	689b      	ldr	r3, [r3, #8]
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	6812      	ldr	r2, [r2, #0]
 8008c98:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008c9c:	f023 0307 	bic.w	r3, r3, #7
 8008ca0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681a      	ldr	r2, [r3, #0]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	3304      	adds	r3, #4
 8008caa:	4619      	mov	r1, r3
 8008cac:	4610      	mov	r0, r2
 8008cae:	f000 fb71 	bl	8009394 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	689b      	ldr	r3, [r3, #8]
 8008cb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	699b      	ldr	r3, [r3, #24]
 8008cc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	6a1b      	ldr	r3, [r3, #32]
 8008cc8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	697a      	ldr	r2, [r7, #20]
 8008cd0:	4313      	orrs	r3, r2
 8008cd2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008cd4:	693b      	ldr	r3, [r7, #16]
 8008cd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008cda:	f023 0303 	bic.w	r3, r3, #3
 8008cde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	689a      	ldr	r2, [r3, #8]
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	699b      	ldr	r3, [r3, #24]
 8008ce8:	021b      	lsls	r3, r3, #8
 8008cea:	4313      	orrs	r3, r2
 8008cec:	693a      	ldr	r2, [r7, #16]
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008cf8:	f023 030c 	bic.w	r3, r3, #12
 8008cfc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008d04:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008d08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	68da      	ldr	r2, [r3, #12]
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	69db      	ldr	r3, [r3, #28]
 8008d12:	021b      	lsls	r3, r3, #8
 8008d14:	4313      	orrs	r3, r2
 8008d16:	693a      	ldr	r2, [r7, #16]
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	691b      	ldr	r3, [r3, #16]
 8008d20:	011a      	lsls	r2, r3, #4
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	6a1b      	ldr	r3, [r3, #32]
 8008d26:	031b      	lsls	r3, r3, #12
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	693a      	ldr	r2, [r7, #16]
 8008d2c:	4313      	orrs	r3, r2
 8008d2e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008d36:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008d3e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	685a      	ldr	r2, [r3, #4]
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	695b      	ldr	r3, [r3, #20]
 8008d48:	011b      	lsls	r3, r3, #4
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	68fa      	ldr	r2, [r7, #12]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	697a      	ldr	r2, [r7, #20]
 8008d58:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	693a      	ldr	r2, [r7, #16]
 8008d60:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	68fa      	ldr	r2, [r7, #12]
 8008d68:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2201      	movs	r2, #1
 8008d6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2201      	movs	r2, #1
 8008d76:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2201      	movs	r2, #1
 8008d7e:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2201      	movs	r2, #1
 8008d86:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8008d8a:	2300      	movs	r3, #0
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3718      	adds	r7, #24
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}

08008d94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b082      	sub	sp, #8
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	691b      	ldr	r3, [r3, #16]
 8008da2:	f003 0302 	and.w	r3, r3, #2
 8008da6:	2b02      	cmp	r3, #2
 8008da8:	d122      	bne.n	8008df0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	68db      	ldr	r3, [r3, #12]
 8008db0:	f003 0302 	and.w	r3, r3, #2
 8008db4:	2b02      	cmp	r3, #2
 8008db6:	d11b      	bne.n	8008df0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f06f 0202 	mvn.w	r2, #2
 8008dc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2201      	movs	r2, #1
 8008dc6:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	699b      	ldr	r3, [r3, #24]
 8008dce:	f003 0303 	and.w	r3, r3, #3
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d003      	beq.n	8008dde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f7fa fb8e 	bl	80034f8 <HAL_TIM_IC_CaptureCallback>
 8008ddc:	e005      	b.n	8008dea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f000 fabd 	bl	800935e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f000 fac3 	bl	8009370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2200      	movs	r2, #0
 8008dee:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	f003 0304 	and.w	r3, r3, #4
 8008dfa:	2b04      	cmp	r3, #4
 8008dfc:	d122      	bne.n	8008e44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	68db      	ldr	r3, [r3, #12]
 8008e04:	f003 0304 	and.w	r3, r3, #4
 8008e08:	2b04      	cmp	r3, #4
 8008e0a:	d11b      	bne.n	8008e44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f06f 0204 	mvn.w	r2, #4
 8008e14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2202      	movs	r2, #2
 8008e1a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	699b      	ldr	r3, [r3, #24]
 8008e22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d003      	beq.n	8008e32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f7fa fb64 	bl	80034f8 <HAL_TIM_IC_CaptureCallback>
 8008e30:	e005      	b.n	8008e3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f000 fa93 	bl	800935e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f000 fa99 	bl	8009370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2200      	movs	r2, #0
 8008e42:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	691b      	ldr	r3, [r3, #16]
 8008e4a:	f003 0308 	and.w	r3, r3, #8
 8008e4e:	2b08      	cmp	r3, #8
 8008e50:	d122      	bne.n	8008e98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	68db      	ldr	r3, [r3, #12]
 8008e58:	f003 0308 	and.w	r3, r3, #8
 8008e5c:	2b08      	cmp	r3, #8
 8008e5e:	d11b      	bne.n	8008e98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f06f 0208 	mvn.w	r2, #8
 8008e68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2204      	movs	r2, #4
 8008e6e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	69db      	ldr	r3, [r3, #28]
 8008e76:	f003 0303 	and.w	r3, r3, #3
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d003      	beq.n	8008e86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f7fa fb3a 	bl	80034f8 <HAL_TIM_IC_CaptureCallback>
 8008e84:	e005      	b.n	8008e92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 fa69 	bl	800935e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	f000 fa6f 	bl	8009370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2200      	movs	r2, #0
 8008e96:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	691b      	ldr	r3, [r3, #16]
 8008e9e:	f003 0310 	and.w	r3, r3, #16
 8008ea2:	2b10      	cmp	r3, #16
 8008ea4:	d122      	bne.n	8008eec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	68db      	ldr	r3, [r3, #12]
 8008eac:	f003 0310 	and.w	r3, r3, #16
 8008eb0:	2b10      	cmp	r3, #16
 8008eb2:	d11b      	bne.n	8008eec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f06f 0210 	mvn.w	r2, #16
 8008ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2208      	movs	r2, #8
 8008ec2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	69db      	ldr	r3, [r3, #28]
 8008eca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d003      	beq.n	8008eda <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f7fa fb10 	bl	80034f8 <HAL_TIM_IC_CaptureCallback>
 8008ed8:	e005      	b.n	8008ee6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f000 fa3f 	bl	800935e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f000 fa45 	bl	8009370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	691b      	ldr	r3, [r3, #16]
 8008ef2:	f003 0301 	and.w	r3, r3, #1
 8008ef6:	2b01      	cmp	r3, #1
 8008ef8:	d10e      	bne.n	8008f18 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	68db      	ldr	r3, [r3, #12]
 8008f00:	f003 0301 	and.w	r3, r3, #1
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	d107      	bne.n	8008f18 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f06f 0201 	mvn.w	r2, #1
 8008f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f7fa fac6 	bl	80034a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	691b      	ldr	r3, [r3, #16]
 8008f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f22:	2b40      	cmp	r3, #64	; 0x40
 8008f24:	d10e      	bne.n	8008f44 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	68db      	ldr	r3, [r3, #12]
 8008f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f30:	2b40      	cmp	r3, #64	; 0x40
 8008f32:	d107      	bne.n	8008f44 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 fa1f 	bl	8009382 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008f44:	bf00      	nop
 8008f46:	3708      	adds	r7, #8
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bd80      	pop	{r7, pc}

08008f4c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b084      	sub	sp, #16
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	60f8      	str	r0, [r7, #12]
 8008f54:	60b9      	str	r1, [r7, #8]
 8008f56:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	d101      	bne.n	8008f66 <HAL_TIM_IC_ConfigChannel+0x1a>
 8008f62:	2302      	movs	r3, #2
 8008f64:	e082      	b.n	800906c <HAL_TIM_IC_ConfigChannel+0x120>
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2201      	movs	r2, #1
 8008f6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (Channel == TIM_CHANNEL_1)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d11b      	bne.n	8008fac <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	6818      	ldr	r0, [r3, #0]
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	6819      	ldr	r1, [r3, #0]
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	685a      	ldr	r2, [r3, #4]
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	68db      	ldr	r3, [r3, #12]
 8008f84:	f000 fb6c 	bl	8009660 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	699a      	ldr	r2, [r3, #24]
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f022 020c 	bic.w	r2, r2, #12
 8008f96:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	6999      	ldr	r1, [r3, #24]
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	689a      	ldr	r2, [r3, #8]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	430a      	orrs	r2, r1
 8008fa8:	619a      	str	r2, [r3, #24]
 8008faa:	e05a      	b.n	8009062 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2b04      	cmp	r3, #4
 8008fb0:	d11c      	bne.n	8008fec <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	6818      	ldr	r0, [r3, #0]
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	6819      	ldr	r1, [r3, #0]
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	685a      	ldr	r2, [r3, #4]
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	68db      	ldr	r3, [r3, #12]
 8008fc2:	f000 fbdb 	bl	800977c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	699a      	ldr	r2, [r3, #24]
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008fd4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	6999      	ldr	r1, [r3, #24]
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	689b      	ldr	r3, [r3, #8]
 8008fe0:	021a      	lsls	r2, r3, #8
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	430a      	orrs	r2, r1
 8008fe8:	619a      	str	r2, [r3, #24]
 8008fea:	e03a      	b.n	8009062 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2b08      	cmp	r3, #8
 8008ff0:	d11b      	bne.n	800902a <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	6818      	ldr	r0, [r3, #0]
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	6819      	ldr	r1, [r3, #0]
 8008ffa:	68bb      	ldr	r3, [r7, #8]
 8008ffc:	685a      	ldr	r2, [r3, #4]
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	68db      	ldr	r3, [r3, #12]
 8009002:	f000 fc26 	bl	8009852 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	69da      	ldr	r2, [r3, #28]
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f022 020c 	bic.w	r2, r2, #12
 8009014:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	69d9      	ldr	r1, [r3, #28]
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	689a      	ldr	r2, [r3, #8]
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	430a      	orrs	r2, r1
 8009026:	61da      	str	r2, [r3, #28]
 8009028:	e01b      	b.n	8009062 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	6818      	ldr	r0, [r3, #0]
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	6819      	ldr	r1, [r3, #0]
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	685a      	ldr	r2, [r3, #4]
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	68db      	ldr	r3, [r3, #12]
 800903a:	f000 fc45 	bl	80098c8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	69da      	ldr	r2, [r3, #28]
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800904c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	69d9      	ldr	r1, [r3, #28]
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	689b      	ldr	r3, [r3, #8]
 8009058:	021a      	lsls	r2, r3, #8
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	430a      	orrs	r2, r1
 8009060:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2200      	movs	r2, #0
 8009066:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800906a:	2300      	movs	r3, #0
}
 800906c:	4618      	mov	r0, r3
 800906e:	3710      	adds	r7, #16
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}

08009074 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b084      	sub	sp, #16
 8009078:	af00      	add	r7, sp, #0
 800907a:	60f8      	str	r0, [r7, #12]
 800907c:	60b9      	str	r1, [r7, #8]
 800907e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009086:	2b01      	cmp	r3, #1
 8009088:	d101      	bne.n	800908e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800908a:	2302      	movs	r3, #2
 800908c:	e0ac      	b.n	80091e8 <HAL_TIM_PWM_ConfigChannel+0x174>
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2201      	movs	r2, #1
 8009092:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  switch (Channel)
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2b0c      	cmp	r3, #12
 800909a:	f200 809f 	bhi.w	80091dc <HAL_TIM_PWM_ConfigChannel+0x168>
 800909e:	a201      	add	r2, pc, #4	; (adr r2, 80090a4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80090a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090a4:	080090d9 	.word	0x080090d9
 80090a8:	080091dd 	.word	0x080091dd
 80090ac:	080091dd 	.word	0x080091dd
 80090b0:	080091dd 	.word	0x080091dd
 80090b4:	08009119 	.word	0x08009119
 80090b8:	080091dd 	.word	0x080091dd
 80090bc:	080091dd 	.word	0x080091dd
 80090c0:	080091dd 	.word	0x080091dd
 80090c4:	0800915b 	.word	0x0800915b
 80090c8:	080091dd 	.word	0x080091dd
 80090cc:	080091dd 	.word	0x080091dd
 80090d0:	080091dd 	.word	0x080091dd
 80090d4:	0800919b 	.word	0x0800919b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	68b9      	ldr	r1, [r7, #8]
 80090de:	4618      	mov	r0, r3
 80090e0:	f000 f9c8 	bl	8009474 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	699a      	ldr	r2, [r3, #24]
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f042 0208 	orr.w	r2, r2, #8
 80090f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	699a      	ldr	r2, [r3, #24]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f022 0204 	bic.w	r2, r2, #4
 8009102:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	6999      	ldr	r1, [r3, #24]
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	68da      	ldr	r2, [r3, #12]
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	430a      	orrs	r2, r1
 8009114:	619a      	str	r2, [r3, #24]
      break;
 8009116:	e062      	b.n	80091de <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	68b9      	ldr	r1, [r7, #8]
 800911e:	4618      	mov	r0, r3
 8009120:	f000 f9e4 	bl	80094ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	699a      	ldr	r2, [r3, #24]
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009132:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	699a      	ldr	r2, [r3, #24]
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009142:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	6999      	ldr	r1, [r3, #24]
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	68db      	ldr	r3, [r3, #12]
 800914e:	021a      	lsls	r2, r3, #8
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	430a      	orrs	r2, r1
 8009156:	619a      	str	r2, [r3, #24]
      break;
 8009158:	e041      	b.n	80091de <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	68b9      	ldr	r1, [r7, #8]
 8009160:	4618      	mov	r0, r3
 8009162:	f000 fa01 	bl	8009568 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	69da      	ldr	r2, [r3, #28]
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f042 0208 	orr.w	r2, r2, #8
 8009174:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	69da      	ldr	r2, [r3, #28]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f022 0204 	bic.w	r2, r2, #4
 8009184:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	69d9      	ldr	r1, [r3, #28]
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	68da      	ldr	r2, [r3, #12]
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	430a      	orrs	r2, r1
 8009196:	61da      	str	r2, [r3, #28]
      break;
 8009198:	e021      	b.n	80091de <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	68b9      	ldr	r1, [r7, #8]
 80091a0:	4618      	mov	r0, r3
 80091a2:	f000 fa1e 	bl	80095e2 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	69da      	ldr	r2, [r3, #28]
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	69da      	ldr	r2, [r3, #28]
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80091c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	69d9      	ldr	r1, [r3, #28]
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	68db      	ldr	r3, [r3, #12]
 80091d0:	021a      	lsls	r2, r3, #8
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	430a      	orrs	r2, r1
 80091d8:	61da      	str	r2, [r3, #28]
      break;
 80091da:	e000      	b.n	80091de <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80091dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	2200      	movs	r2, #0
 80091e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80091e6:	2300      	movs	r3, #0
}
 80091e8:	4618      	mov	r0, r3
 80091ea:	3710      	adds	r7, #16
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd80      	pop	{r7, pc}

080091f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009200:	2b01      	cmp	r3, #1
 8009202:	d101      	bne.n	8009208 <HAL_TIM_ConfigClockSource+0x18>
 8009204:	2302      	movs	r3, #2
 8009206:	e0a6      	b.n	8009356 <HAL_TIM_ConfigClockSource+0x166>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2201      	movs	r2, #1
 800920c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2202      	movs	r2, #2
 8009214:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	689b      	ldr	r3, [r3, #8]
 800921e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009226:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800922e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	68fa      	ldr	r2, [r7, #12]
 8009236:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	2b40      	cmp	r3, #64	; 0x40
 800923e:	d067      	beq.n	8009310 <HAL_TIM_ConfigClockSource+0x120>
 8009240:	2b40      	cmp	r3, #64	; 0x40
 8009242:	d80b      	bhi.n	800925c <HAL_TIM_ConfigClockSource+0x6c>
 8009244:	2b10      	cmp	r3, #16
 8009246:	d073      	beq.n	8009330 <HAL_TIM_ConfigClockSource+0x140>
 8009248:	2b10      	cmp	r3, #16
 800924a:	d802      	bhi.n	8009252 <HAL_TIM_ConfigClockSource+0x62>
 800924c:	2b00      	cmp	r3, #0
 800924e:	d06f      	beq.n	8009330 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8009250:	e078      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009252:	2b20      	cmp	r3, #32
 8009254:	d06c      	beq.n	8009330 <HAL_TIM_ConfigClockSource+0x140>
 8009256:	2b30      	cmp	r3, #48	; 0x30
 8009258:	d06a      	beq.n	8009330 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800925a:	e073      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800925c:	2b70      	cmp	r3, #112	; 0x70
 800925e:	d00d      	beq.n	800927c <HAL_TIM_ConfigClockSource+0x8c>
 8009260:	2b70      	cmp	r3, #112	; 0x70
 8009262:	d804      	bhi.n	800926e <HAL_TIM_ConfigClockSource+0x7e>
 8009264:	2b50      	cmp	r3, #80	; 0x50
 8009266:	d033      	beq.n	80092d0 <HAL_TIM_ConfigClockSource+0xe0>
 8009268:	2b60      	cmp	r3, #96	; 0x60
 800926a:	d041      	beq.n	80092f0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800926c:	e06a      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800926e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009272:	d066      	beq.n	8009342 <HAL_TIM_ConfigClockSource+0x152>
 8009274:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009278:	d017      	beq.n	80092aa <HAL_TIM_ConfigClockSource+0xba>
      break;
 800927a:	e063      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6818      	ldr	r0, [r3, #0]
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	6899      	ldr	r1, [r3, #8]
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	685a      	ldr	r2, [r3, #4]
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	68db      	ldr	r3, [r3, #12]
 800928c:	f000 fb72 	bl	8009974 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	689b      	ldr	r3, [r3, #8]
 8009296:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800929e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	68fa      	ldr	r2, [r7, #12]
 80092a6:	609a      	str	r2, [r3, #8]
      break;
 80092a8:	e04c      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6818      	ldr	r0, [r3, #0]
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	6899      	ldr	r1, [r3, #8]
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	685a      	ldr	r2, [r3, #4]
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	68db      	ldr	r3, [r3, #12]
 80092ba:	f000 fb5b 	bl	8009974 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	689a      	ldr	r2, [r3, #8]
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80092cc:	609a      	str	r2, [r3, #8]
      break;
 80092ce:	e039      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6818      	ldr	r0, [r3, #0]
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	6859      	ldr	r1, [r3, #4]
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	68db      	ldr	r3, [r3, #12]
 80092dc:	461a      	mov	r2, r3
 80092de:	f000 fa1f 	bl	8009720 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	2150      	movs	r1, #80	; 0x50
 80092e8:	4618      	mov	r0, r3
 80092ea:	f000 fb29 	bl	8009940 <TIM_ITRx_SetConfig>
      break;
 80092ee:	e029      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6818      	ldr	r0, [r3, #0]
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	6859      	ldr	r1, [r3, #4]
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	68db      	ldr	r3, [r3, #12]
 80092fc:	461a      	mov	r2, r3
 80092fe:	f000 fa79 	bl	80097f4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	2160      	movs	r1, #96	; 0x60
 8009308:	4618      	mov	r0, r3
 800930a:	f000 fb19 	bl	8009940 <TIM_ITRx_SetConfig>
      break;
 800930e:	e019      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6818      	ldr	r0, [r3, #0]
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	6859      	ldr	r1, [r3, #4]
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	68db      	ldr	r3, [r3, #12]
 800931c:	461a      	mov	r2, r3
 800931e:	f000 f9ff 	bl	8009720 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	2140      	movs	r1, #64	; 0x40
 8009328:	4618      	mov	r0, r3
 800932a:	f000 fb09 	bl	8009940 <TIM_ITRx_SetConfig>
      break;
 800932e:	e009      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681a      	ldr	r2, [r3, #0]
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	4619      	mov	r1, r3
 800933a:	4610      	mov	r0, r2
 800933c:	f000 fb00 	bl	8009940 <TIM_ITRx_SetConfig>
        break;
 8009340:	e000      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8009342:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2201      	movs	r2, #1
 8009348:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2200      	movs	r2, #0
 8009350:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8009354:	2300      	movs	r3, #0
}
 8009356:	4618      	mov	r0, r3
 8009358:	3710      	adds	r7, #16
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}

0800935e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800935e:	b480      	push	{r7}
 8009360:	b083      	sub	sp, #12
 8009362:	af00      	add	r7, sp, #0
 8009364:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009366:	bf00      	nop
 8009368:	370c      	adds	r7, #12
 800936a:	46bd      	mov	sp, r7
 800936c:	bc80      	pop	{r7}
 800936e:	4770      	bx	lr

08009370 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009370:	b480      	push	{r7}
 8009372:	b083      	sub	sp, #12
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009378:	bf00      	nop
 800937a:	370c      	adds	r7, #12
 800937c:	46bd      	mov	sp, r7
 800937e:	bc80      	pop	{r7}
 8009380:	4770      	bx	lr

08009382 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009382:	b480      	push	{r7}
 8009384:	b083      	sub	sp, #12
 8009386:	af00      	add	r7, sp, #0
 8009388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800938a:	bf00      	nop
 800938c:	370c      	adds	r7, #12
 800938e:	46bd      	mov	sp, r7
 8009390:	bc80      	pop	{r7}
 8009392:	4770      	bx	lr

08009394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009394:	b480      	push	{r7}
 8009396:	b085      	sub	sp, #20
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093aa:	d00f      	beq.n	80093cc <TIM_Base_SetConfig+0x38>
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	4a2b      	ldr	r2, [pc, #172]	; (800945c <TIM_Base_SetConfig+0xc8>)
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d00b      	beq.n	80093cc <TIM_Base_SetConfig+0x38>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	4a2a      	ldr	r2, [pc, #168]	; (8009460 <TIM_Base_SetConfig+0xcc>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d007      	beq.n	80093cc <TIM_Base_SetConfig+0x38>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	4a29      	ldr	r2, [pc, #164]	; (8009464 <TIM_Base_SetConfig+0xd0>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d003      	beq.n	80093cc <TIM_Base_SetConfig+0x38>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	4a28      	ldr	r2, [pc, #160]	; (8009468 <TIM_Base_SetConfig+0xd4>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d108      	bne.n	80093de <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	68fa      	ldr	r2, [r7, #12]
 80093da:	4313      	orrs	r3, r2
 80093dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093e4:	d017      	beq.n	8009416 <TIM_Base_SetConfig+0x82>
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	4a1c      	ldr	r2, [pc, #112]	; (800945c <TIM_Base_SetConfig+0xc8>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d013      	beq.n	8009416 <TIM_Base_SetConfig+0x82>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	4a1b      	ldr	r2, [pc, #108]	; (8009460 <TIM_Base_SetConfig+0xcc>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d00f      	beq.n	8009416 <TIM_Base_SetConfig+0x82>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	4a1a      	ldr	r2, [pc, #104]	; (8009464 <TIM_Base_SetConfig+0xd0>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d00b      	beq.n	8009416 <TIM_Base_SetConfig+0x82>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	4a19      	ldr	r2, [pc, #100]	; (8009468 <TIM_Base_SetConfig+0xd4>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d007      	beq.n	8009416 <TIM_Base_SetConfig+0x82>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	4a18      	ldr	r2, [pc, #96]	; (800946c <TIM_Base_SetConfig+0xd8>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d003      	beq.n	8009416 <TIM_Base_SetConfig+0x82>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	4a17      	ldr	r2, [pc, #92]	; (8009470 <TIM_Base_SetConfig+0xdc>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d108      	bne.n	8009428 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800941c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	68db      	ldr	r3, [r3, #12]
 8009422:	68fa      	ldr	r2, [r7, #12]
 8009424:	4313      	orrs	r3, r2
 8009426:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	691b      	ldr	r3, [r3, #16]
 8009432:	4313      	orrs	r3, r2
 8009434:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	68fa      	ldr	r2, [r7, #12]
 800943a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	689a      	ldr	r2, [r3, #8]
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	681a      	ldr	r2, [r3, #0]
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2201      	movs	r2, #1
 8009450:	615a      	str	r2, [r3, #20]
}
 8009452:	bf00      	nop
 8009454:	3714      	adds	r7, #20
 8009456:	46bd      	mov	sp, r7
 8009458:	bc80      	pop	{r7}
 800945a:	4770      	bx	lr
 800945c:	40000400 	.word	0x40000400
 8009460:	40000800 	.word	0x40000800
 8009464:	40000c00 	.word	0x40000c00
 8009468:	40010800 	.word	0x40010800
 800946c:	40010c00 	.word	0x40010c00
 8009470:	40011000 	.word	0x40011000

08009474 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009474:	b480      	push	{r7}
 8009476:	b087      	sub	sp, #28
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6a1b      	ldr	r3, [r3, #32]
 8009482:	f023 0201 	bic.w	r2, r3, #1
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6a1b      	ldr	r3, [r3, #32]
 800948e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	699b      	ldr	r3, [r3, #24]
 800949a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	f023 0303 	bic.w	r3, r3, #3
 80094aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	68fa      	ldr	r2, [r7, #12]
 80094b2:	4313      	orrs	r3, r2
 80094b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	f023 0302 	bic.w	r3, r3, #2
 80094bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	689b      	ldr	r3, [r3, #8]
 80094c2:	697a      	ldr	r2, [r7, #20]
 80094c4:	4313      	orrs	r3, r2
 80094c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	693a      	ldr	r2, [r7, #16]
 80094cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	68fa      	ldr	r2, [r7, #12]
 80094d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	685a      	ldr	r2, [r3, #4]
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	697a      	ldr	r2, [r7, #20]
 80094e0:	621a      	str	r2, [r3, #32]
}
 80094e2:	bf00      	nop
 80094e4:	371c      	adds	r7, #28
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bc80      	pop	{r7}
 80094ea:	4770      	bx	lr

080094ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80094ec:	b480      	push	{r7}
 80094ee:	b087      	sub	sp, #28
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
 80094f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6a1b      	ldr	r3, [r3, #32]
 80094fa:	f023 0210 	bic.w	r2, r3, #16
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6a1b      	ldr	r3, [r3, #32]
 8009506:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	685b      	ldr	r3, [r3, #4]
 800950c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	699b      	ldr	r3, [r3, #24]
 8009512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800951a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009522:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	021b      	lsls	r3, r3, #8
 800952a:	68fa      	ldr	r2, [r7, #12]
 800952c:	4313      	orrs	r3, r2
 800952e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	f023 0320 	bic.w	r3, r3, #32
 8009536:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	689b      	ldr	r3, [r3, #8]
 800953c:	011b      	lsls	r3, r3, #4
 800953e:	697a      	ldr	r2, [r7, #20]
 8009540:	4313      	orrs	r3, r2
 8009542:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	693a      	ldr	r2, [r7, #16]
 8009548:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	68fa      	ldr	r2, [r7, #12]
 800954e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	685a      	ldr	r2, [r3, #4]
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	697a      	ldr	r2, [r7, #20]
 800955c:	621a      	str	r2, [r3, #32]
}
 800955e:	bf00      	nop
 8009560:	371c      	adds	r7, #28
 8009562:	46bd      	mov	sp, r7
 8009564:	bc80      	pop	{r7}
 8009566:	4770      	bx	lr

08009568 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009568:	b480      	push	{r7}
 800956a:	b087      	sub	sp, #28
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6a1b      	ldr	r3, [r3, #32]
 8009576:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6a1b      	ldr	r3, [r3, #32]
 8009582:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	69db      	ldr	r3, [r3, #28]
 800958e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f023 0303 	bic.w	r3, r3, #3
 800959e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	68fa      	ldr	r2, [r7, #12]
 80095a6:	4313      	orrs	r3, r2
 80095a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80095b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	689b      	ldr	r3, [r3, #8]
 80095b6:	021b      	lsls	r3, r3, #8
 80095b8:	697a      	ldr	r2, [r7, #20]
 80095ba:	4313      	orrs	r3, r2
 80095bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	693a      	ldr	r2, [r7, #16]
 80095c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	68fa      	ldr	r2, [r7, #12]
 80095c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	685a      	ldr	r2, [r3, #4]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	697a      	ldr	r2, [r7, #20]
 80095d6:	621a      	str	r2, [r3, #32]
}
 80095d8:	bf00      	nop
 80095da:	371c      	adds	r7, #28
 80095dc:	46bd      	mov	sp, r7
 80095de:	bc80      	pop	{r7}
 80095e0:	4770      	bx	lr

080095e2 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80095e2:	b480      	push	{r7}
 80095e4:	b087      	sub	sp, #28
 80095e6:	af00      	add	r7, sp, #0
 80095e8:	6078      	str	r0, [r7, #4]
 80095ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6a1b      	ldr	r3, [r3, #32]
 80095f0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6a1b      	ldr	r3, [r3, #32]
 80095fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	69db      	ldr	r3, [r3, #28]
 8009608:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009610:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009618:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	021b      	lsls	r3, r3, #8
 8009620:	68fa      	ldr	r2, [r7, #12]
 8009622:	4313      	orrs	r3, r2
 8009624:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800962c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	689b      	ldr	r3, [r3, #8]
 8009632:	031b      	lsls	r3, r3, #12
 8009634:	697a      	ldr	r2, [r7, #20]
 8009636:	4313      	orrs	r3, r2
 8009638:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	693a      	ldr	r2, [r7, #16]
 800963e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	68fa      	ldr	r2, [r7, #12]
 8009644:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	685a      	ldr	r2, [r3, #4]
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	697a      	ldr	r2, [r7, #20]
 8009652:	621a      	str	r2, [r3, #32]
}
 8009654:	bf00      	nop
 8009656:	371c      	adds	r7, #28
 8009658:	46bd      	mov	sp, r7
 800965a:	bc80      	pop	{r7}
 800965c:	4770      	bx	lr
	...

08009660 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009660:	b480      	push	{r7}
 8009662:	b087      	sub	sp, #28
 8009664:	af00      	add	r7, sp, #0
 8009666:	60f8      	str	r0, [r7, #12]
 8009668:	60b9      	str	r1, [r7, #8]
 800966a:	607a      	str	r2, [r7, #4]
 800966c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	6a1b      	ldr	r3, [r3, #32]
 8009672:	f023 0201 	bic.w	r2, r3, #1
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	699b      	ldr	r3, [r3, #24]
 800967e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	6a1b      	ldr	r3, [r3, #32]
 8009684:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800968c:	d00f      	beq.n	80096ae <TIM_TI1_SetConfig+0x4e>
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	4a1f      	ldr	r2, [pc, #124]	; (8009710 <TIM_TI1_SetConfig+0xb0>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d00b      	beq.n	80096ae <TIM_TI1_SetConfig+0x4e>
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	4a1e      	ldr	r2, [pc, #120]	; (8009714 <TIM_TI1_SetConfig+0xb4>)
 800969a:	4293      	cmp	r3, r2
 800969c:	d007      	beq.n	80096ae <TIM_TI1_SetConfig+0x4e>
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	4a1d      	ldr	r2, [pc, #116]	; (8009718 <TIM_TI1_SetConfig+0xb8>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d003      	beq.n	80096ae <TIM_TI1_SetConfig+0x4e>
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	4a1c      	ldr	r2, [pc, #112]	; (800971c <TIM_TI1_SetConfig+0xbc>)
 80096aa:	4293      	cmp	r3, r2
 80096ac:	d101      	bne.n	80096b2 <TIM_TI1_SetConfig+0x52>
 80096ae:	2301      	movs	r3, #1
 80096b0:	e000      	b.n	80096b4 <TIM_TI1_SetConfig+0x54>
 80096b2:	2300      	movs	r3, #0
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d008      	beq.n	80096ca <TIM_TI1_SetConfig+0x6a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	f023 0303 	bic.w	r3, r3, #3
 80096be:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80096c0:	697a      	ldr	r2, [r7, #20]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	4313      	orrs	r3, r2
 80096c6:	617b      	str	r3, [r7, #20]
 80096c8:	e003      	b.n	80096d2 <TIM_TI1_SetConfig+0x72>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	f043 0301 	orr.w	r3, r3, #1
 80096d0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80096d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	011b      	lsls	r3, r3, #4
 80096de:	b2db      	uxtb	r3, r3
 80096e0:	697a      	ldr	r2, [r7, #20]
 80096e2:	4313      	orrs	r3, r2
 80096e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	f023 030a 	bic.w	r3, r3, #10
 80096ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	f003 030a 	and.w	r3, r3, #10
 80096f4:	693a      	ldr	r2, [r7, #16]
 80096f6:	4313      	orrs	r3, r2
 80096f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	697a      	ldr	r2, [r7, #20]
 80096fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	693a      	ldr	r2, [r7, #16]
 8009704:	621a      	str	r2, [r3, #32]
}
 8009706:	bf00      	nop
 8009708:	371c      	adds	r7, #28
 800970a:	46bd      	mov	sp, r7
 800970c:	bc80      	pop	{r7}
 800970e:	4770      	bx	lr
 8009710:	40000400 	.word	0x40000400
 8009714:	40000800 	.word	0x40000800
 8009718:	40000c00 	.word	0x40000c00
 800971c:	40010800 	.word	0x40010800

08009720 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009720:	b480      	push	{r7}
 8009722:	b087      	sub	sp, #28
 8009724:	af00      	add	r7, sp, #0
 8009726:	60f8      	str	r0, [r7, #12]
 8009728:	60b9      	str	r1, [r7, #8]
 800972a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	6a1b      	ldr	r3, [r3, #32]
 8009730:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	6a1b      	ldr	r3, [r3, #32]
 8009736:	f023 0201 	bic.w	r2, r3, #1
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	699b      	ldr	r3, [r3, #24]
 8009742:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800974a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	011b      	lsls	r3, r3, #4
 8009750:	693a      	ldr	r2, [r7, #16]
 8009752:	4313      	orrs	r3, r2
 8009754:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009756:	697b      	ldr	r3, [r7, #20]
 8009758:	f023 030a 	bic.w	r3, r3, #10
 800975c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800975e:	697a      	ldr	r2, [r7, #20]
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	4313      	orrs	r3, r2
 8009764:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	693a      	ldr	r2, [r7, #16]
 800976a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	697a      	ldr	r2, [r7, #20]
 8009770:	621a      	str	r2, [r3, #32]
}
 8009772:	bf00      	nop
 8009774:	371c      	adds	r7, #28
 8009776:	46bd      	mov	sp, r7
 8009778:	bc80      	pop	{r7}
 800977a:	4770      	bx	lr

0800977c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800977c:	b480      	push	{r7}
 800977e:	b087      	sub	sp, #28
 8009780:	af00      	add	r7, sp, #0
 8009782:	60f8      	str	r0, [r7, #12]
 8009784:	60b9      	str	r1, [r7, #8]
 8009786:	607a      	str	r2, [r7, #4]
 8009788:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	6a1b      	ldr	r3, [r3, #32]
 800978e:	f023 0210 	bic.w	r2, r3, #16
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	699b      	ldr	r3, [r3, #24]
 800979a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	6a1b      	ldr	r3, [r3, #32]
 80097a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80097a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	021b      	lsls	r3, r3, #8
 80097ae:	697a      	ldr	r2, [r7, #20]
 80097b0:	4313      	orrs	r3, r2
 80097b2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80097b4:	697b      	ldr	r3, [r7, #20]
 80097b6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80097ba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	031b      	lsls	r3, r3, #12
 80097c0:	b29b      	uxth	r3, r3
 80097c2:	697a      	ldr	r2, [r7, #20]
 80097c4:	4313      	orrs	r3, r2
 80097c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80097c8:	693b      	ldr	r3, [r7, #16]
 80097ca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80097ce:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	011b      	lsls	r3, r3, #4
 80097d4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80097d8:	693a      	ldr	r2, [r7, #16]
 80097da:	4313      	orrs	r3, r2
 80097dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	697a      	ldr	r2, [r7, #20]
 80097e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	693a      	ldr	r2, [r7, #16]
 80097e8:	621a      	str	r2, [r3, #32]
}
 80097ea:	bf00      	nop
 80097ec:	371c      	adds	r7, #28
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bc80      	pop	{r7}
 80097f2:	4770      	bx	lr

080097f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80097f4:	b480      	push	{r7}
 80097f6:	b087      	sub	sp, #28
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	60f8      	str	r0, [r7, #12]
 80097fc:	60b9      	str	r1, [r7, #8]
 80097fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	6a1b      	ldr	r3, [r3, #32]
 8009804:	f023 0210 	bic.w	r2, r3, #16
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	699b      	ldr	r3, [r3, #24]
 8009810:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	6a1b      	ldr	r3, [r3, #32]
 8009816:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800981e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	031b      	lsls	r3, r3, #12
 8009824:	697a      	ldr	r2, [r7, #20]
 8009826:	4313      	orrs	r3, r2
 8009828:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009830:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	011b      	lsls	r3, r3, #4
 8009836:	693a      	ldr	r2, [r7, #16]
 8009838:	4313      	orrs	r3, r2
 800983a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	697a      	ldr	r2, [r7, #20]
 8009840:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	693a      	ldr	r2, [r7, #16]
 8009846:	621a      	str	r2, [r3, #32]
}
 8009848:	bf00      	nop
 800984a:	371c      	adds	r7, #28
 800984c:	46bd      	mov	sp, r7
 800984e:	bc80      	pop	{r7}
 8009850:	4770      	bx	lr

08009852 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009852:	b480      	push	{r7}
 8009854:	b087      	sub	sp, #28
 8009856:	af00      	add	r7, sp, #0
 8009858:	60f8      	str	r0, [r7, #12]
 800985a:	60b9      	str	r1, [r7, #8]
 800985c:	607a      	str	r2, [r7, #4]
 800985e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	6a1b      	ldr	r3, [r3, #32]
 8009864:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	69db      	ldr	r3, [r3, #28]
 8009870:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	6a1b      	ldr	r3, [r3, #32]
 8009876:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009878:	697b      	ldr	r3, [r7, #20]
 800987a:	f023 0303 	bic.w	r3, r3, #3
 800987e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8009880:	697a      	ldr	r2, [r7, #20]
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	4313      	orrs	r3, r2
 8009886:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009888:	697b      	ldr	r3, [r7, #20]
 800988a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800988e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	011b      	lsls	r3, r3, #4
 8009894:	b2db      	uxtb	r3, r3
 8009896:	697a      	ldr	r2, [r7, #20]
 8009898:	4313      	orrs	r3, r2
 800989a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800989c:	693b      	ldr	r3, [r7, #16]
 800989e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80098a2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	021b      	lsls	r3, r3, #8
 80098a8:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80098ac:	693a      	ldr	r2, [r7, #16]
 80098ae:	4313      	orrs	r3, r2
 80098b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	697a      	ldr	r2, [r7, #20]
 80098b6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	693a      	ldr	r2, [r7, #16]
 80098bc:	621a      	str	r2, [r3, #32]
}
 80098be:	bf00      	nop
 80098c0:	371c      	adds	r7, #28
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bc80      	pop	{r7}
 80098c6:	4770      	bx	lr

080098c8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b087      	sub	sp, #28
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	60f8      	str	r0, [r7, #12]
 80098d0:	60b9      	str	r1, [r7, #8]
 80098d2:	607a      	str	r2, [r7, #4]
 80098d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	6a1b      	ldr	r3, [r3, #32]
 80098da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	69db      	ldr	r3, [r3, #28]
 80098e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	6a1b      	ldr	r3, [r3, #32]
 80098ec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098f4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	021b      	lsls	r3, r3, #8
 80098fa:	697a      	ldr	r2, [r7, #20]
 80098fc:	4313      	orrs	r3, r2
 80098fe:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009900:	697b      	ldr	r3, [r7, #20]
 8009902:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009906:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	031b      	lsls	r3, r3, #12
 800990c:	b29b      	uxth	r3, r3
 800990e:	697a      	ldr	r2, [r7, #20]
 8009910:	4313      	orrs	r3, r2
 8009912:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800991a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	031b      	lsls	r3, r3, #12
 8009920:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8009924:	693a      	ldr	r2, [r7, #16]
 8009926:	4313      	orrs	r3, r2
 8009928:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	697a      	ldr	r2, [r7, #20]
 800992e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	693a      	ldr	r2, [r7, #16]
 8009934:	621a      	str	r2, [r3, #32]
}
 8009936:	bf00      	nop
 8009938:	371c      	adds	r7, #28
 800993a:	46bd      	mov	sp, r7
 800993c:	bc80      	pop	{r7}
 800993e:	4770      	bx	lr

08009940 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009940:	b480      	push	{r7}
 8009942:	b085      	sub	sp, #20
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
 8009948:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	689b      	ldr	r3, [r3, #8]
 800994e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009956:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009958:	683a      	ldr	r2, [r7, #0]
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	4313      	orrs	r3, r2
 800995e:	f043 0307 	orr.w	r3, r3, #7
 8009962:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	68fa      	ldr	r2, [r7, #12]
 8009968:	609a      	str	r2, [r3, #8]
}
 800996a:	bf00      	nop
 800996c:	3714      	adds	r7, #20
 800996e:	46bd      	mov	sp, r7
 8009970:	bc80      	pop	{r7}
 8009972:	4770      	bx	lr

08009974 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009974:	b480      	push	{r7}
 8009976:	b087      	sub	sp, #28
 8009978:	af00      	add	r7, sp, #0
 800997a:	60f8      	str	r0, [r7, #12]
 800997c:	60b9      	str	r1, [r7, #8]
 800997e:	607a      	str	r2, [r7, #4]
 8009980:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	689b      	ldr	r3, [r3, #8]
 8009986:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800998e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	021a      	lsls	r2, r3, #8
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	431a      	orrs	r2, r3
 8009998:	68bb      	ldr	r3, [r7, #8]
 800999a:	4313      	orrs	r3, r2
 800999c:	697a      	ldr	r2, [r7, #20]
 800999e:	4313      	orrs	r3, r2
 80099a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	697a      	ldr	r2, [r7, #20]
 80099a6:	609a      	str	r2, [r3, #8]
}
 80099a8:	bf00      	nop
 80099aa:	371c      	adds	r7, #28
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bc80      	pop	{r7}
 80099b0:	4770      	bx	lr

080099b2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80099b2:	b480      	push	{r7}
 80099b4:	b087      	sub	sp, #28
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	60f8      	str	r0, [r7, #12]
 80099ba:	60b9      	str	r1, [r7, #8]
 80099bc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	f003 031f 	and.w	r3, r3, #31
 80099c4:	2201      	movs	r2, #1
 80099c6:	fa02 f303 	lsl.w	r3, r2, r3
 80099ca:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	6a1a      	ldr	r2, [r3, #32]
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	43db      	mvns	r3, r3
 80099d4:	401a      	ands	r2, r3
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	6a1a      	ldr	r2, [r3, #32]
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	f003 031f 	and.w	r3, r3, #31
 80099e4:	6879      	ldr	r1, [r7, #4]
 80099e6:	fa01 f303 	lsl.w	r3, r1, r3
 80099ea:	431a      	orrs	r2, r3
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	621a      	str	r2, [r3, #32]
}
 80099f0:	bf00      	nop
 80099f2:	371c      	adds	r7, #28
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bc80      	pop	{r7}
 80099f8:	4770      	bx	lr
	...

080099fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b085      	sub	sp, #20
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
 8009a04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009a0c:	2b01      	cmp	r3, #1
 8009a0e:	d101      	bne.n	8009a14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009a10:	2302      	movs	r3, #2
 8009a12:	e046      	b.n	8009aa2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2201      	movs	r2, #1
 8009a18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2202      	movs	r2, #2
 8009a20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	685b      	ldr	r3, [r3, #4]
 8009a2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	689b      	ldr	r3, [r3, #8]
 8009a32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	68fa      	ldr	r2, [r7, #12]
 8009a42:	4313      	orrs	r3, r2
 8009a44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	68fa      	ldr	r2, [r7, #12]
 8009a4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a56:	d00e      	beq.n	8009a76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	4a13      	ldr	r2, [pc, #76]	; (8009aac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d009      	beq.n	8009a76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	4a12      	ldr	r2, [pc, #72]	; (8009ab0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d004      	beq.n	8009a76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	4a10      	ldr	r2, [pc, #64]	; (8009ab4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d10c      	bne.n	8009a90 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009a76:	68bb      	ldr	r3, [r7, #8]
 8009a78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009a7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	685b      	ldr	r3, [r3, #4]
 8009a82:	68ba      	ldr	r2, [r7, #8]
 8009a84:	4313      	orrs	r3, r2
 8009a86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	68ba      	ldr	r2, [r7, #8]
 8009a8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2201      	movs	r2, #1
 8009a94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8009aa0:	2300      	movs	r3, #0
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	3714      	adds	r7, #20
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bc80      	pop	{r7}
 8009aaa:	4770      	bx	lr
 8009aac:	40000400 	.word	0x40000400
 8009ab0:	40000800 	.word	0x40000800
 8009ab4:	40010800 	.word	0x40010800

08009ab8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b082      	sub	sp, #8
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d101      	bne.n	8009aca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	e03f      	b.n	8009b4a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009ad0:	b2db      	uxtb	r3, r3
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d106      	bne.n	8009ae4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	2200      	movs	r2, #0
 8009ada:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f7f9 fab4 	bl	800304c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2224      	movs	r2, #36	; 0x24
 8009ae8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	68da      	ldr	r2, [r3, #12]
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009afa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	f000 fb45 	bl	800a18c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	691a      	ldr	r2, [r3, #16]
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009b10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	695a      	ldr	r2, [r3, #20]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009b20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	68da      	ldr	r2, [r3, #12]
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009b30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	2200      	movs	r2, #0
 8009b36:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2220      	movs	r2, #32
 8009b3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2220      	movs	r2, #32
 8009b44:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8009b48:	2300      	movs	r3, #0
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3708      	adds	r7, #8
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}

08009b52 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b52:	b580      	push	{r7, lr}
 8009b54:	b088      	sub	sp, #32
 8009b56:	af02      	add	r7, sp, #8
 8009b58:	60f8      	str	r0, [r7, #12]
 8009b5a:	60b9      	str	r1, [r7, #8]
 8009b5c:	603b      	str	r3, [r7, #0]
 8009b5e:	4613      	mov	r3, r2
 8009b60:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8009b62:	2300      	movs	r3, #0
 8009b64:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009b6c:	b2db      	uxtb	r3, r3
 8009b6e:	2b20      	cmp	r3, #32
 8009b70:	f040 8083 	bne.w	8009c7a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b74:	68bb      	ldr	r3, [r7, #8]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d002      	beq.n	8009b80 <HAL_UART_Transmit+0x2e>
 8009b7a:	88fb      	ldrh	r3, [r7, #6]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d101      	bne.n	8009b84 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8009b80:	2301      	movs	r3, #1
 8009b82:	e07b      	b.n	8009c7c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009b8a:	2b01      	cmp	r3, #1
 8009b8c:	d101      	bne.n	8009b92 <HAL_UART_Transmit+0x40>
 8009b8e:	2302      	movs	r3, #2
 8009b90:	e074      	b.n	8009c7c <HAL_UART_Transmit+0x12a>
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	2201      	movs	r2, #1
 8009b96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	2221      	movs	r2, #33	; 0x21
 8009ba4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8009ba8:	f7fa fdae 	bl	8004708 <HAL_GetTick>
 8009bac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	88fa      	ldrh	r2, [r7, #6]
 8009bb2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	88fa      	ldrh	r2, [r7, #6]
 8009bb8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8009bc2:	e042      	b.n	8009c4a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009bc8:	b29b      	uxth	r3, r3
 8009bca:	3b01      	subs	r3, #1
 8009bcc:	b29a      	uxth	r2, r3
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	689b      	ldr	r3, [r3, #8]
 8009bd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009bda:	d122      	bne.n	8009c22 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009bdc:	683b      	ldr	r3, [r7, #0]
 8009bde:	9300      	str	r3, [sp, #0]
 8009be0:	697b      	ldr	r3, [r7, #20]
 8009be2:	2200      	movs	r2, #0
 8009be4:	2180      	movs	r1, #128	; 0x80
 8009be6:	68f8      	ldr	r0, [r7, #12]
 8009be8:	f000 f967 	bl	8009eba <UART_WaitOnFlagUntilTimeout>
 8009bec:	4603      	mov	r3, r0
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d001      	beq.n	8009bf6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8009bf2:	2303      	movs	r3, #3
 8009bf4:	e042      	b.n	8009c7c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8009bfa:	693b      	ldr	r3, [r7, #16]
 8009bfc:	881b      	ldrh	r3, [r3, #0]
 8009bfe:	461a      	mov	r2, r3
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009c08:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	691b      	ldr	r3, [r3, #16]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d103      	bne.n	8009c1a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	3302      	adds	r3, #2
 8009c16:	60bb      	str	r3, [r7, #8]
 8009c18:	e017      	b.n	8009c4a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	3301      	adds	r3, #1
 8009c1e:	60bb      	str	r3, [r7, #8]
 8009c20:	e013      	b.n	8009c4a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	9300      	str	r3, [sp, #0]
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	2180      	movs	r1, #128	; 0x80
 8009c2c:	68f8      	ldr	r0, [r7, #12]
 8009c2e:	f000 f944 	bl	8009eba <UART_WaitOnFlagUntilTimeout>
 8009c32:	4603      	mov	r3, r0
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d001      	beq.n	8009c3c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8009c38:	2303      	movs	r3, #3
 8009c3a:	e01f      	b.n	8009c7c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8009c3c:	68bb      	ldr	r3, [r7, #8]
 8009c3e:	1c5a      	adds	r2, r3, #1
 8009c40:	60ba      	str	r2, [r7, #8]
 8009c42:	781a      	ldrb	r2, [r3, #0]
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009c4e:	b29b      	uxth	r3, r3
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d1b7      	bne.n	8009bc4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	9300      	str	r3, [sp, #0]
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	2140      	movs	r1, #64	; 0x40
 8009c5e:	68f8      	ldr	r0, [r7, #12]
 8009c60:	f000 f92b 	bl	8009eba <UART_WaitOnFlagUntilTimeout>
 8009c64:	4603      	mov	r3, r0
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d001      	beq.n	8009c6e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8009c6a:	2303      	movs	r3, #3
 8009c6c:	e006      	b.n	8009c7c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	2220      	movs	r2, #32
 8009c72:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8009c76:	2300      	movs	r3, #0
 8009c78:	e000      	b.n	8009c7c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8009c7a:	2302      	movs	r3, #2
  }
}
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	3718      	adds	r7, #24
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b088      	sub	sp, #32
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	68db      	ldr	r3, [r3, #12]
 8009c9a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	695b      	ldr	r3, [r3, #20]
 8009ca2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009cac:	69fb      	ldr	r3, [r7, #28]
 8009cae:	f003 030f 	and.w	r3, r3, #15
 8009cb2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8009cb4:	693b      	ldr	r3, [r7, #16]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d10d      	bne.n	8009cd6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009cba:	69fb      	ldr	r3, [r7, #28]
 8009cbc:	f003 0320 	and.w	r3, r3, #32
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d008      	beq.n	8009cd6 <HAL_UART_IRQHandler+0x52>
 8009cc4:	69bb      	ldr	r3, [r7, #24]
 8009cc6:	f003 0320 	and.w	r3, r3, #32
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d003      	beq.n	8009cd6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f000 f9db 	bl	800a08a <UART_Receive_IT>
      return;
 8009cd4:	e0d1      	b.n	8009e7a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	f000 80b0 	beq.w	8009e3e <HAL_UART_IRQHandler+0x1ba>
 8009cde:	697b      	ldr	r3, [r7, #20]
 8009ce0:	f003 0301 	and.w	r3, r3, #1
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d105      	bne.n	8009cf4 <HAL_UART_IRQHandler+0x70>
 8009ce8:	69bb      	ldr	r3, [r7, #24]
 8009cea:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	f000 80a5 	beq.w	8009e3e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009cf4:	69fb      	ldr	r3, [r7, #28]
 8009cf6:	f003 0301 	and.w	r3, r3, #1
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d00a      	beq.n	8009d14 <HAL_UART_IRQHandler+0x90>
 8009cfe:	69bb      	ldr	r3, [r7, #24]
 8009d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d005      	beq.n	8009d14 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d0c:	f043 0201 	orr.w	r2, r3, #1
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009d14:	69fb      	ldr	r3, [r7, #28]
 8009d16:	f003 0304 	and.w	r3, r3, #4
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d00a      	beq.n	8009d34 <HAL_UART_IRQHandler+0xb0>
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	f003 0301 	and.w	r3, r3, #1
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d005      	beq.n	8009d34 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d2c:	f043 0202 	orr.w	r2, r3, #2
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009d34:	69fb      	ldr	r3, [r7, #28]
 8009d36:	f003 0302 	and.w	r3, r3, #2
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d00a      	beq.n	8009d54 <HAL_UART_IRQHandler+0xd0>
 8009d3e:	697b      	ldr	r3, [r7, #20]
 8009d40:	f003 0301 	and.w	r3, r3, #1
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d005      	beq.n	8009d54 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d4c:	f043 0204 	orr.w	r2, r3, #4
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009d54:	69fb      	ldr	r3, [r7, #28]
 8009d56:	f003 0308 	and.w	r3, r3, #8
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d00f      	beq.n	8009d7e <HAL_UART_IRQHandler+0xfa>
 8009d5e:	69bb      	ldr	r3, [r7, #24]
 8009d60:	f003 0320 	and.w	r3, r3, #32
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d104      	bne.n	8009d72 <HAL_UART_IRQHandler+0xee>
 8009d68:	697b      	ldr	r3, [r7, #20]
 8009d6a:	f003 0301 	and.w	r3, r3, #1
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d005      	beq.n	8009d7e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d76:	f043 0208 	orr.w	r2, r3, #8
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d078      	beq.n	8009e78 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009d86:	69fb      	ldr	r3, [r7, #28]
 8009d88:	f003 0320 	and.w	r3, r3, #32
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d007      	beq.n	8009da0 <HAL_UART_IRQHandler+0x11c>
 8009d90:	69bb      	ldr	r3, [r7, #24]
 8009d92:	f003 0320 	and.w	r3, r3, #32
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d002      	beq.n	8009da0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f000 f975 	bl	800a08a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	695b      	ldr	r3, [r3, #20]
 8009da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009daa:	2b40      	cmp	r3, #64	; 0x40
 8009dac:	bf0c      	ite	eq
 8009dae:	2301      	moveq	r3, #1
 8009db0:	2300      	movne	r3, #0
 8009db2:	b2db      	uxtb	r3, r3
 8009db4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dba:	f003 0308 	and.w	r3, r3, #8
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d102      	bne.n	8009dc8 <HAL_UART_IRQHandler+0x144>
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d031      	beq.n	8009e2c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f000 f8c0 	bl	8009f4e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	695b      	ldr	r3, [r3, #20]
 8009dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dd8:	2b40      	cmp	r3, #64	; 0x40
 8009dda:	d123      	bne.n	8009e24 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	695a      	ldr	r2, [r3, #20]
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009dea:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d013      	beq.n	8009e1c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009df8:	4a21      	ldr	r2, [pc, #132]	; (8009e80 <HAL_UART_IRQHandler+0x1fc>)
 8009dfa:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e00:	4618      	mov	r0, r3
 8009e02:	f7fb fc73 	bl	80056ec <HAL_DMA_Abort_IT>
 8009e06:	4603      	mov	r3, r0
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d016      	beq.n	8009e3a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e12:	687a      	ldr	r2, [r7, #4]
 8009e14:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009e16:	4610      	mov	r0, r2
 8009e18:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e1a:	e00e      	b.n	8009e3a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	f000 f843 	bl	8009ea8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e22:	e00a      	b.n	8009e3a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f000 f83f 	bl	8009ea8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e2a:	e006      	b.n	8009e3a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f000 f83b 	bl	8009ea8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2200      	movs	r2, #0
 8009e36:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8009e38:	e01e      	b.n	8009e78 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e3a:	bf00      	nop
    return;
 8009e3c:	e01c      	b.n	8009e78 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009e3e:	69fb      	ldr	r3, [r7, #28]
 8009e40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d008      	beq.n	8009e5a <HAL_UART_IRQHandler+0x1d6>
 8009e48:	69bb      	ldr	r3, [r7, #24]
 8009e4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d003      	beq.n	8009e5a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 f8ac 	bl	8009fb0 <UART_Transmit_IT>
    return;
 8009e58:	e00f      	b.n	8009e7a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009e5a:	69fb      	ldr	r3, [r7, #28]
 8009e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d00a      	beq.n	8009e7a <HAL_UART_IRQHandler+0x1f6>
 8009e64:	69bb      	ldr	r3, [r7, #24]
 8009e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d005      	beq.n	8009e7a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f000 f8f3 	bl	800a05a <UART_EndTransmit_IT>
    return;
 8009e74:	bf00      	nop
 8009e76:	e000      	b.n	8009e7a <HAL_UART_IRQHandler+0x1f6>
    return;
 8009e78:	bf00      	nop
  }
}
 8009e7a:	3720      	adds	r7, #32
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}
 8009e80:	08009f89 	.word	0x08009f89

08009e84 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b083      	sub	sp, #12
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009e8c:	bf00      	nop
 8009e8e:	370c      	adds	r7, #12
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bc80      	pop	{r7}
 8009e94:	4770      	bx	lr

08009e96 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009e96:	b480      	push	{r7}
 8009e98:	b083      	sub	sp, #12
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009e9e:	bf00      	nop
 8009ea0:	370c      	adds	r7, #12
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bc80      	pop	{r7}
 8009ea6:	4770      	bx	lr

08009ea8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b083      	sub	sp, #12
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009eb0:	bf00      	nop
 8009eb2:	370c      	adds	r7, #12
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bc80      	pop	{r7}
 8009eb8:	4770      	bx	lr

08009eba <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009eba:	b580      	push	{r7, lr}
 8009ebc:	b084      	sub	sp, #16
 8009ebe:	af00      	add	r7, sp, #0
 8009ec0:	60f8      	str	r0, [r7, #12]
 8009ec2:	60b9      	str	r1, [r7, #8]
 8009ec4:	603b      	str	r3, [r7, #0]
 8009ec6:	4613      	mov	r3, r2
 8009ec8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009eca:	e02c      	b.n	8009f26 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ecc:	69bb      	ldr	r3, [r7, #24]
 8009ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ed2:	d028      	beq.n	8009f26 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009ed4:	69bb      	ldr	r3, [r7, #24]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d007      	beq.n	8009eea <UART_WaitOnFlagUntilTimeout+0x30>
 8009eda:	f7fa fc15 	bl	8004708 <HAL_GetTick>
 8009ede:	4602      	mov	r2, r0
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	1ad3      	subs	r3, r2, r3
 8009ee4:	69ba      	ldr	r2, [r7, #24]
 8009ee6:	429a      	cmp	r2, r3
 8009ee8:	d21d      	bcs.n	8009f26 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	68da      	ldr	r2, [r3, #12]
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009ef8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	695a      	ldr	r2, [r3, #20]
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	f022 0201 	bic.w	r2, r2, #1
 8009f08:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2220      	movs	r2, #32
 8009f0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	2220      	movs	r2, #32
 8009f16:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8009f22:	2303      	movs	r3, #3
 8009f24:	e00f      	b.n	8009f46 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	681a      	ldr	r2, [r3, #0]
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	4013      	ands	r3, r2
 8009f30:	68ba      	ldr	r2, [r7, #8]
 8009f32:	429a      	cmp	r2, r3
 8009f34:	bf0c      	ite	eq
 8009f36:	2301      	moveq	r3, #1
 8009f38:	2300      	movne	r3, #0
 8009f3a:	b2db      	uxtb	r3, r3
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	79fb      	ldrb	r3, [r7, #7]
 8009f40:	429a      	cmp	r2, r3
 8009f42:	d0c3      	beq.n	8009ecc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009f44:	2300      	movs	r3, #0
}
 8009f46:	4618      	mov	r0, r3
 8009f48:	3710      	adds	r7, #16
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}

08009f4e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009f4e:	b480      	push	{r7}
 8009f50:	b083      	sub	sp, #12
 8009f52:	af00      	add	r7, sp, #0
 8009f54:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	68da      	ldr	r2, [r3, #12]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009f64:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	695a      	ldr	r2, [r3, #20]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f022 0201 	bic.w	r2, r2, #1
 8009f74:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2220      	movs	r2, #32
 8009f7a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8009f7e:	bf00      	nop
 8009f80:	370c      	adds	r7, #12
 8009f82:	46bd      	mov	sp, r7
 8009f84:	bc80      	pop	{r7}
 8009f86:	4770      	bx	lr

08009f88 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b084      	sub	sp, #16
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f94:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009fa2:	68f8      	ldr	r0, [r7, #12]
 8009fa4:	f7ff ff80 	bl	8009ea8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009fa8:	bf00      	nop
 8009faa:	3710      	adds	r7, #16
 8009fac:	46bd      	mov	sp, r7
 8009fae:	bd80      	pop	{r7, pc}

08009fb0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b085      	sub	sp, #20
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009fbe:	b2db      	uxtb	r3, r3
 8009fc0:	2b21      	cmp	r3, #33	; 0x21
 8009fc2:	d144      	bne.n	800a04e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	689b      	ldr	r3, [r3, #8]
 8009fc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fcc:	d11a      	bne.n	800a004 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6a1b      	ldr	r3, [r3, #32]
 8009fd2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	881b      	ldrh	r3, [r3, #0]
 8009fd8:	461a      	mov	r2, r3
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009fe2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	691b      	ldr	r3, [r3, #16]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d105      	bne.n	8009ff8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6a1b      	ldr	r3, [r3, #32]
 8009ff0:	1c9a      	adds	r2, r3, #2
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	621a      	str	r2, [r3, #32]
 8009ff6:	e00e      	b.n	800a016 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	6a1b      	ldr	r3, [r3, #32]
 8009ffc:	1c5a      	adds	r2, r3, #1
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	621a      	str	r2, [r3, #32]
 800a002:	e008      	b.n	800a016 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6a1b      	ldr	r3, [r3, #32]
 800a008:	1c59      	adds	r1, r3, #1
 800a00a:	687a      	ldr	r2, [r7, #4]
 800a00c:	6211      	str	r1, [r2, #32]
 800a00e:	781a      	ldrb	r2, [r3, #0]
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a01a:	b29b      	uxth	r3, r3
 800a01c:	3b01      	subs	r3, #1
 800a01e:	b29b      	uxth	r3, r3
 800a020:	687a      	ldr	r2, [r7, #4]
 800a022:	4619      	mov	r1, r3
 800a024:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a026:	2b00      	cmp	r3, #0
 800a028:	d10f      	bne.n	800a04a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	68da      	ldr	r2, [r3, #12]
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a038:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	68da      	ldr	r2, [r3, #12]
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a048:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a04a:	2300      	movs	r3, #0
 800a04c:	e000      	b.n	800a050 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a04e:	2302      	movs	r3, #2
  }
}
 800a050:	4618      	mov	r0, r3
 800a052:	3714      	adds	r7, #20
 800a054:	46bd      	mov	sp, r7
 800a056:	bc80      	pop	{r7}
 800a058:	4770      	bx	lr

0800a05a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a05a:	b580      	push	{r7, lr}
 800a05c:	b082      	sub	sp, #8
 800a05e:	af00      	add	r7, sp, #0
 800a060:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	68da      	ldr	r2, [r3, #12]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a070:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2220      	movs	r2, #32
 800a076:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a07a:	6878      	ldr	r0, [r7, #4]
 800a07c:	f7ff ff02 	bl	8009e84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a080:	2300      	movs	r3, #0
}
 800a082:	4618      	mov	r0, r3
 800a084:	3708      	adds	r7, #8
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}

0800a08a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a08a:	b580      	push	{r7, lr}
 800a08c:	b084      	sub	sp, #16
 800a08e:	af00      	add	r7, sp, #0
 800a090:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a098:	b2db      	uxtb	r3, r3
 800a09a:	2b22      	cmp	r3, #34	; 0x22
 800a09c:	d171      	bne.n	800a182 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	689b      	ldr	r3, [r3, #8]
 800a0a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0a6:	d123      	bne.n	800a0f0 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0ac:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	691b      	ldr	r3, [r3, #16]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d10e      	bne.n	800a0d4 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	685b      	ldr	r3, [r3, #4]
 800a0bc:	b29b      	uxth	r3, r3
 800a0be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0c2:	b29a      	uxth	r2, r3
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0cc:	1c9a      	adds	r2, r3, #2
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	629a      	str	r2, [r3, #40]	; 0x28
 800a0d2:	e029      	b.n	800a128 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	685b      	ldr	r3, [r3, #4]
 800a0da:	b29b      	uxth	r3, r3
 800a0dc:	b2db      	uxtb	r3, r3
 800a0de:	b29a      	uxth	r2, r3
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0e8:	1c5a      	adds	r2, r3, #1
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	629a      	str	r2, [r3, #40]	; 0x28
 800a0ee:	e01b      	b.n	800a128 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	691b      	ldr	r3, [r3, #16]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d10a      	bne.n	800a10e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	6858      	ldr	r0, [r3, #4]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a102:	1c59      	adds	r1, r3, #1
 800a104:	687a      	ldr	r2, [r7, #4]
 800a106:	6291      	str	r1, [r2, #40]	; 0x28
 800a108:	b2c2      	uxtb	r2, r0
 800a10a:	701a      	strb	r2, [r3, #0]
 800a10c:	e00c      	b.n	800a128 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	b2da      	uxtb	r2, r3
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a11a:	1c58      	adds	r0, r3, #1
 800a11c:	6879      	ldr	r1, [r7, #4]
 800a11e:	6288      	str	r0, [r1, #40]	; 0x28
 800a120:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a124:	b2d2      	uxtb	r2, r2
 800a126:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a12c:	b29b      	uxth	r3, r3
 800a12e:	3b01      	subs	r3, #1
 800a130:	b29b      	uxth	r3, r3
 800a132:	687a      	ldr	r2, [r7, #4]
 800a134:	4619      	mov	r1, r3
 800a136:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d120      	bne.n	800a17e <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	68da      	ldr	r2, [r3, #12]
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f022 0220 	bic.w	r2, r2, #32
 800a14a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	68da      	ldr	r2, [r3, #12]
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a15a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	695a      	ldr	r2, [r3, #20]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	f022 0201 	bic.w	r2, r2, #1
 800a16a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2220      	movs	r2, #32
 800a170:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f7ff fe8e 	bl	8009e96 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800a17a:	2300      	movs	r3, #0
 800a17c:	e002      	b.n	800a184 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800a17e:	2300      	movs	r3, #0
 800a180:	e000      	b.n	800a184 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800a182:	2302      	movs	r3, #2
  }
}
 800a184:	4618      	mov	r0, r3
 800a186:	3710      	adds	r7, #16
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}

0800a18c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b084      	sub	sp, #16
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	691b      	ldr	r3, [r3, #16]
 800a19a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	68da      	ldr	r2, [r3, #12]
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	430a      	orrs	r2, r1
 800a1a8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	689a      	ldr	r2, [r3, #8]
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	691b      	ldr	r3, [r3, #16]
 800a1b2:	431a      	orrs	r2, r3
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	695b      	ldr	r3, [r3, #20]
 800a1b8:	431a      	orrs	r2, r3
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	69db      	ldr	r3, [r3, #28]
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	68db      	ldr	r3, [r3, #12]
 800a1c8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a1cc:	f023 030c 	bic.w	r3, r3, #12
 800a1d0:	687a      	ldr	r2, [r7, #4]
 800a1d2:	6812      	ldr	r2, [r2, #0]
 800a1d4:	68b9      	ldr	r1, [r7, #8]
 800a1d6:	430b      	orrs	r3, r1
 800a1d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	695b      	ldr	r3, [r3, #20]
 800a1e0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	699a      	ldr	r2, [r3, #24]
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	430a      	orrs	r2, r1
 800a1ee:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	4a55      	ldr	r2, [pc, #340]	; (800a34c <UART_SetConfig+0x1c0>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d103      	bne.n	800a202 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a1fa:	f7fd ff07 	bl	800800c <HAL_RCC_GetPCLK2Freq>
 800a1fe:	60f8      	str	r0, [r7, #12]
 800a200:	e002      	b.n	800a208 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a202:	f7fd feef 	bl	8007fe4 <HAL_RCC_GetPCLK1Freq>
 800a206:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	69db      	ldr	r3, [r3, #28]
 800a20c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a210:	d14c      	bne.n	800a2ac <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a212:	68fa      	ldr	r2, [r7, #12]
 800a214:	4613      	mov	r3, r2
 800a216:	009b      	lsls	r3, r3, #2
 800a218:	4413      	add	r3, r2
 800a21a:	009a      	lsls	r2, r3, #2
 800a21c:	441a      	add	r2, r3
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	005b      	lsls	r3, r3, #1
 800a224:	fbb2 f3f3 	udiv	r3, r2, r3
 800a228:	4a49      	ldr	r2, [pc, #292]	; (800a350 <UART_SetConfig+0x1c4>)
 800a22a:	fba2 2303 	umull	r2, r3, r2, r3
 800a22e:	095b      	lsrs	r3, r3, #5
 800a230:	0119      	lsls	r1, r3, #4
 800a232:	68fa      	ldr	r2, [r7, #12]
 800a234:	4613      	mov	r3, r2
 800a236:	009b      	lsls	r3, r3, #2
 800a238:	4413      	add	r3, r2
 800a23a:	009a      	lsls	r2, r3, #2
 800a23c:	441a      	add	r2, r3
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	685b      	ldr	r3, [r3, #4]
 800a242:	005b      	lsls	r3, r3, #1
 800a244:	fbb2 f2f3 	udiv	r2, r2, r3
 800a248:	4b41      	ldr	r3, [pc, #260]	; (800a350 <UART_SetConfig+0x1c4>)
 800a24a:	fba3 0302 	umull	r0, r3, r3, r2
 800a24e:	095b      	lsrs	r3, r3, #5
 800a250:	2064      	movs	r0, #100	; 0x64
 800a252:	fb00 f303 	mul.w	r3, r0, r3
 800a256:	1ad3      	subs	r3, r2, r3
 800a258:	00db      	lsls	r3, r3, #3
 800a25a:	3332      	adds	r3, #50	; 0x32
 800a25c:	4a3c      	ldr	r2, [pc, #240]	; (800a350 <UART_SetConfig+0x1c4>)
 800a25e:	fba2 2303 	umull	r2, r3, r2, r3
 800a262:	095b      	lsrs	r3, r3, #5
 800a264:	005b      	lsls	r3, r3, #1
 800a266:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a26a:	4419      	add	r1, r3
 800a26c:	68fa      	ldr	r2, [r7, #12]
 800a26e:	4613      	mov	r3, r2
 800a270:	009b      	lsls	r3, r3, #2
 800a272:	4413      	add	r3, r2
 800a274:	009a      	lsls	r2, r3, #2
 800a276:	441a      	add	r2, r3
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	005b      	lsls	r3, r3, #1
 800a27e:	fbb2 f2f3 	udiv	r2, r2, r3
 800a282:	4b33      	ldr	r3, [pc, #204]	; (800a350 <UART_SetConfig+0x1c4>)
 800a284:	fba3 0302 	umull	r0, r3, r3, r2
 800a288:	095b      	lsrs	r3, r3, #5
 800a28a:	2064      	movs	r0, #100	; 0x64
 800a28c:	fb00 f303 	mul.w	r3, r0, r3
 800a290:	1ad3      	subs	r3, r2, r3
 800a292:	00db      	lsls	r3, r3, #3
 800a294:	3332      	adds	r3, #50	; 0x32
 800a296:	4a2e      	ldr	r2, [pc, #184]	; (800a350 <UART_SetConfig+0x1c4>)
 800a298:	fba2 2303 	umull	r2, r3, r2, r3
 800a29c:	095b      	lsrs	r3, r3, #5
 800a29e:	f003 0207 	and.w	r2, r3, #7
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	440a      	add	r2, r1
 800a2a8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a2aa:	e04a      	b.n	800a342 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a2ac:	68fa      	ldr	r2, [r7, #12]
 800a2ae:	4613      	mov	r3, r2
 800a2b0:	009b      	lsls	r3, r3, #2
 800a2b2:	4413      	add	r3, r2
 800a2b4:	009a      	lsls	r2, r3, #2
 800a2b6:	441a      	add	r2, r3
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	685b      	ldr	r3, [r3, #4]
 800a2bc:	009b      	lsls	r3, r3, #2
 800a2be:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2c2:	4a23      	ldr	r2, [pc, #140]	; (800a350 <UART_SetConfig+0x1c4>)
 800a2c4:	fba2 2303 	umull	r2, r3, r2, r3
 800a2c8:	095b      	lsrs	r3, r3, #5
 800a2ca:	0119      	lsls	r1, r3, #4
 800a2cc:	68fa      	ldr	r2, [r7, #12]
 800a2ce:	4613      	mov	r3, r2
 800a2d0:	009b      	lsls	r3, r3, #2
 800a2d2:	4413      	add	r3, r2
 800a2d4:	009a      	lsls	r2, r3, #2
 800a2d6:	441a      	add	r2, r3
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	685b      	ldr	r3, [r3, #4]
 800a2dc:	009b      	lsls	r3, r3, #2
 800a2de:	fbb2 f2f3 	udiv	r2, r2, r3
 800a2e2:	4b1b      	ldr	r3, [pc, #108]	; (800a350 <UART_SetConfig+0x1c4>)
 800a2e4:	fba3 0302 	umull	r0, r3, r3, r2
 800a2e8:	095b      	lsrs	r3, r3, #5
 800a2ea:	2064      	movs	r0, #100	; 0x64
 800a2ec:	fb00 f303 	mul.w	r3, r0, r3
 800a2f0:	1ad3      	subs	r3, r2, r3
 800a2f2:	011b      	lsls	r3, r3, #4
 800a2f4:	3332      	adds	r3, #50	; 0x32
 800a2f6:	4a16      	ldr	r2, [pc, #88]	; (800a350 <UART_SetConfig+0x1c4>)
 800a2f8:	fba2 2303 	umull	r2, r3, r2, r3
 800a2fc:	095b      	lsrs	r3, r3, #5
 800a2fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a302:	4419      	add	r1, r3
 800a304:	68fa      	ldr	r2, [r7, #12]
 800a306:	4613      	mov	r3, r2
 800a308:	009b      	lsls	r3, r3, #2
 800a30a:	4413      	add	r3, r2
 800a30c:	009a      	lsls	r2, r3, #2
 800a30e:	441a      	add	r2, r3
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	009b      	lsls	r3, r3, #2
 800a316:	fbb2 f2f3 	udiv	r2, r2, r3
 800a31a:	4b0d      	ldr	r3, [pc, #52]	; (800a350 <UART_SetConfig+0x1c4>)
 800a31c:	fba3 0302 	umull	r0, r3, r3, r2
 800a320:	095b      	lsrs	r3, r3, #5
 800a322:	2064      	movs	r0, #100	; 0x64
 800a324:	fb00 f303 	mul.w	r3, r0, r3
 800a328:	1ad3      	subs	r3, r2, r3
 800a32a:	011b      	lsls	r3, r3, #4
 800a32c:	3332      	adds	r3, #50	; 0x32
 800a32e:	4a08      	ldr	r2, [pc, #32]	; (800a350 <UART_SetConfig+0x1c4>)
 800a330:	fba2 2303 	umull	r2, r3, r2, r3
 800a334:	095b      	lsrs	r3, r3, #5
 800a336:	f003 020f 	and.w	r2, r3, #15
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	440a      	add	r2, r1
 800a340:	609a      	str	r2, [r3, #8]
}
 800a342:	bf00      	nop
 800a344:	3710      	adds	r7, #16
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}
 800a34a:	bf00      	nop
 800a34c:	40013800 	.word	0x40013800
 800a350:	51eb851f 	.word	0x51eb851f

0800a354 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800a354:	b480      	push	{r7}
 800a356:	b085      	sub	sp, #20
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2200      	movs	r2, #0
 800a360:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a364:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800a368:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	b29a      	uxth	r2, r3
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800a374:	2300      	movs	r3, #0
}
 800a376:	4618      	mov	r0, r3
 800a378:	3714      	adds	r7, #20
 800a37a:	46bd      	mov	sp, r7
 800a37c:	bc80      	pop	{r7}
 800a37e:	4770      	bx	lr

0800a380 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800a380:	b480      	push	{r7}
 800a382:	b085      	sub	sp, #20
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a388:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800a38c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800a394:	b29a      	uxth	r2, r3
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	b29b      	uxth	r3, r3
 800a39a:	43db      	mvns	r3, r3
 800a39c:	b29b      	uxth	r3, r3
 800a39e:	4013      	ands	r3, r2
 800a3a0:	b29a      	uxth	r2, r3
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800a3a8:	2300      	movs	r3, #0
}
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	3714      	adds	r7, #20
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bc80      	pop	{r7}
 800a3b2:	4770      	bx	lr

0800a3b4 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a3b4:	b084      	sub	sp, #16
 800a3b6:	b480      	push	{r7}
 800a3b8:	b083      	sub	sp, #12
 800a3ba:	af00      	add	r7, sp, #0
 800a3bc:	6078      	str	r0, [r7, #4]
 800a3be:	f107 0014 	add.w	r0, r7, #20
 800a3c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2201      	movs	r2, #1
 800a3ca:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0U;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0U;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	2200      	movs	r2, #0
 800a3da:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800a3e6:	2300      	movs	r3, #0
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	370c      	adds	r7, #12
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bc80      	pop	{r7}
 800a3f0:	b004      	add	sp, #16
 800a3f2:	4770      	bx	lr

0800a3f4 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a3f4:	b480      	push	{r7}
 800a3f6:	b09b      	sub	sp, #108	; 0x6c
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
 800a3fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800a3fe:	2300      	movs	r3, #0
 800a400:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800a404:	687a      	ldr	r2, [r7, #4]
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	781b      	ldrb	r3, [r3, #0]
 800a40a:	009b      	lsls	r3, r3, #2
 800a40c:	4413      	add	r3, r2
 800a40e:	881b      	ldrh	r3, [r3, #0]
 800a410:	b29b      	uxth	r3, r3
 800a412:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800a416:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a41a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	78db      	ldrb	r3, [r3, #3]
 800a422:	2b03      	cmp	r3, #3
 800a424:	d81f      	bhi.n	800a466 <USB_ActivateEndpoint+0x72>
 800a426:	a201      	add	r2, pc, #4	; (adr r2, 800a42c <USB_ActivateEndpoint+0x38>)
 800a428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a42c:	0800a43d 	.word	0x0800a43d
 800a430:	0800a459 	.word	0x0800a459
 800a434:	0800a46f 	.word	0x0800a46f
 800a438:	0800a44b 	.word	0x0800a44b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800a43c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800a440:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a444:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800a448:	e012      	b.n	800a470 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800a44a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800a44e:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800a452:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800a456:	e00b      	b.n	800a470 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800a458:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800a45c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a460:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800a464:	e004      	b.n	800a470 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800a466:	2301      	movs	r3, #1
 800a468:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 800a46c:	e000      	b.n	800a470 <USB_ActivateEndpoint+0x7c>
      break;
 800a46e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800a470:	687a      	ldr	r2, [r7, #4]
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	781b      	ldrb	r3, [r3, #0]
 800a476:	009b      	lsls	r3, r3, #2
 800a478:	441a      	add	r2, r3
 800a47a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800a47e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a482:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a486:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a48a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a48e:	b29b      	uxth	r3, r3
 800a490:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800a492:	687a      	ldr	r2, [r7, #4]
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	781b      	ldrb	r3, [r3, #0]
 800a498:	009b      	lsls	r3, r3, #2
 800a49a:	4413      	add	r3, r2
 800a49c:	881b      	ldrh	r3, [r3, #0]
 800a49e:	b29b      	uxth	r3, r3
 800a4a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a4a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4a8:	b29a      	uxth	r2, r3
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	781b      	ldrb	r3, [r3, #0]
 800a4ae:	b29b      	uxth	r3, r3
 800a4b0:	4313      	orrs	r3, r2
 800a4b2:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800a4b6:	687a      	ldr	r2, [r7, #4]
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	781b      	ldrb	r3, [r3, #0]
 800a4bc:	009b      	lsls	r3, r3, #2
 800a4be:	441a      	add	r2, r3
 800a4c0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800a4c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a4c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a4cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a4d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4d4:	b29b      	uxth	r3, r3
 800a4d6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	7b1b      	ldrb	r3, [r3, #12]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	f040 8149 	bne.w	800a774 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 800a4e2:	683b      	ldr	r3, [r7, #0]
 800a4e4:	785b      	ldrb	r3, [r3, #1]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	f000 8084 	beq.w	800a5f4 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	617b      	str	r3, [r7, #20]
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a4f6:	b29b      	uxth	r3, r3
 800a4f8:	461a      	mov	r2, r3
 800a4fa:	697b      	ldr	r3, [r7, #20]
 800a4fc:	4413      	add	r3, r2
 800a4fe:	617b      	str	r3, [r7, #20]
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	781b      	ldrb	r3, [r3, #0]
 800a504:	011a      	lsls	r2, r3, #4
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	4413      	add	r3, r2
 800a50a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a50e:	613b      	str	r3, [r7, #16]
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	88db      	ldrh	r3, [r3, #6]
 800a514:	085b      	lsrs	r3, r3, #1
 800a516:	b29b      	uxth	r3, r3
 800a518:	005b      	lsls	r3, r3, #1
 800a51a:	b29a      	uxth	r2, r3
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a520:	687a      	ldr	r2, [r7, #4]
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	781b      	ldrb	r3, [r3, #0]
 800a526:	009b      	lsls	r3, r3, #2
 800a528:	4413      	add	r3, r2
 800a52a:	881b      	ldrh	r3, [r3, #0]
 800a52c:	81fb      	strh	r3, [r7, #14]
 800a52e:	89fb      	ldrh	r3, [r7, #14]
 800a530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a534:	2b00      	cmp	r3, #0
 800a536:	d01b      	beq.n	800a570 <USB_ActivateEndpoint+0x17c>
 800a538:	687a      	ldr	r2, [r7, #4]
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	781b      	ldrb	r3, [r3, #0]
 800a53e:	009b      	lsls	r3, r3, #2
 800a540:	4413      	add	r3, r2
 800a542:	881b      	ldrh	r3, [r3, #0]
 800a544:	b29b      	uxth	r3, r3
 800a546:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a54a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a54e:	81bb      	strh	r3, [r7, #12]
 800a550:	687a      	ldr	r2, [r7, #4]
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	781b      	ldrb	r3, [r3, #0]
 800a556:	009b      	lsls	r3, r3, #2
 800a558:	441a      	add	r2, r3
 800a55a:	89bb      	ldrh	r3, [r7, #12]
 800a55c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a560:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a564:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a568:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a56c:	b29b      	uxth	r3, r3
 800a56e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	78db      	ldrb	r3, [r3, #3]
 800a574:	2b01      	cmp	r3, #1
 800a576:	d020      	beq.n	800a5ba <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a578:	687a      	ldr	r2, [r7, #4]
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	781b      	ldrb	r3, [r3, #0]
 800a57e:	009b      	lsls	r3, r3, #2
 800a580:	4413      	add	r3, r2
 800a582:	881b      	ldrh	r3, [r3, #0]
 800a584:	b29b      	uxth	r3, r3
 800a586:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a58a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a58e:	813b      	strh	r3, [r7, #8]
 800a590:	893b      	ldrh	r3, [r7, #8]
 800a592:	f083 0320 	eor.w	r3, r3, #32
 800a596:	813b      	strh	r3, [r7, #8]
 800a598:	687a      	ldr	r2, [r7, #4]
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	781b      	ldrb	r3, [r3, #0]
 800a59e:	009b      	lsls	r3, r3, #2
 800a5a0:	441a      	add	r2, r3
 800a5a2:	893b      	ldrh	r3, [r7, #8]
 800a5a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a5a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a5ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a5b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5b4:	b29b      	uxth	r3, r3
 800a5b6:	8013      	strh	r3, [r2, #0]
 800a5b8:	e27f      	b.n	800aaba <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a5ba:	687a      	ldr	r2, [r7, #4]
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	781b      	ldrb	r3, [r3, #0]
 800a5c0:	009b      	lsls	r3, r3, #2
 800a5c2:	4413      	add	r3, r2
 800a5c4:	881b      	ldrh	r3, [r3, #0]
 800a5c6:	b29b      	uxth	r3, r3
 800a5c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a5cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a5d0:	817b      	strh	r3, [r7, #10]
 800a5d2:	687a      	ldr	r2, [r7, #4]
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	781b      	ldrb	r3, [r3, #0]
 800a5d8:	009b      	lsls	r3, r3, #2
 800a5da:	441a      	add	r2, r3
 800a5dc:	897b      	ldrh	r3, [r7, #10]
 800a5de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a5e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a5e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a5ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5ee:	b29b      	uxth	r3, r3
 800a5f0:	8013      	strh	r3, [r2, #0]
 800a5f2:	e262      	b.n	800aaba <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a5fe:	b29b      	uxth	r3, r3
 800a600:	461a      	mov	r2, r3
 800a602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a604:	4413      	add	r3, r2
 800a606:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	781b      	ldrb	r3, [r3, #0]
 800a60c:	011a      	lsls	r2, r3, #4
 800a60e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a610:	4413      	add	r3, r2
 800a612:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800a616:	62bb      	str	r3, [r7, #40]	; 0x28
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	88db      	ldrh	r3, [r3, #6]
 800a61c:	085b      	lsrs	r3, r3, #1
 800a61e:	b29b      	uxth	r3, r3
 800a620:	005b      	lsls	r3, r3, #1
 800a622:	b29a      	uxth	r2, r3
 800a624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a626:	801a      	strh	r2, [r3, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	627b      	str	r3, [r7, #36]	; 0x24
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a632:	b29b      	uxth	r3, r3
 800a634:	461a      	mov	r2, r3
 800a636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a638:	4413      	add	r3, r2
 800a63a:	627b      	str	r3, [r7, #36]	; 0x24
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	781b      	ldrb	r3, [r3, #0]
 800a640:	011a      	lsls	r2, r3, #4
 800a642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a644:	4413      	add	r3, r2
 800a646:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a64a:	623b      	str	r3, [r7, #32]
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	691b      	ldr	r3, [r3, #16]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d112      	bne.n	800a67a <USB_ActivateEndpoint+0x286>
 800a654:	6a3b      	ldr	r3, [r7, #32]
 800a656:	881b      	ldrh	r3, [r3, #0]
 800a658:	b29b      	uxth	r3, r3
 800a65a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a65e:	b29a      	uxth	r2, r3
 800a660:	6a3b      	ldr	r3, [r7, #32]
 800a662:	801a      	strh	r2, [r3, #0]
 800a664:	6a3b      	ldr	r3, [r7, #32]
 800a666:	881b      	ldrh	r3, [r3, #0]
 800a668:	b29b      	uxth	r3, r3
 800a66a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a66e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a672:	b29a      	uxth	r2, r3
 800a674:	6a3b      	ldr	r3, [r7, #32]
 800a676:	801a      	strh	r2, [r3, #0]
 800a678:	e02f      	b.n	800a6da <USB_ActivateEndpoint+0x2e6>
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	691b      	ldr	r3, [r3, #16]
 800a67e:	2b3e      	cmp	r3, #62	; 0x3e
 800a680:	d813      	bhi.n	800a6aa <USB_ActivateEndpoint+0x2b6>
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	691b      	ldr	r3, [r3, #16]
 800a686:	085b      	lsrs	r3, r3, #1
 800a688:	663b      	str	r3, [r7, #96]	; 0x60
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	691b      	ldr	r3, [r3, #16]
 800a68e:	f003 0301 	and.w	r3, r3, #1
 800a692:	2b00      	cmp	r3, #0
 800a694:	d002      	beq.n	800a69c <USB_ActivateEndpoint+0x2a8>
 800a696:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a698:	3301      	adds	r3, #1
 800a69a:	663b      	str	r3, [r7, #96]	; 0x60
 800a69c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a69e:	b29b      	uxth	r3, r3
 800a6a0:	029b      	lsls	r3, r3, #10
 800a6a2:	b29a      	uxth	r2, r3
 800a6a4:	6a3b      	ldr	r3, [r7, #32]
 800a6a6:	801a      	strh	r2, [r3, #0]
 800a6a8:	e017      	b.n	800a6da <USB_ActivateEndpoint+0x2e6>
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	691b      	ldr	r3, [r3, #16]
 800a6ae:	095b      	lsrs	r3, r3, #5
 800a6b0:	663b      	str	r3, [r7, #96]	; 0x60
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	691b      	ldr	r3, [r3, #16]
 800a6b6:	f003 031f 	and.w	r3, r3, #31
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d102      	bne.n	800a6c4 <USB_ActivateEndpoint+0x2d0>
 800a6be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a6c0:	3b01      	subs	r3, #1
 800a6c2:	663b      	str	r3, [r7, #96]	; 0x60
 800a6c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a6c6:	b29b      	uxth	r3, r3
 800a6c8:	029b      	lsls	r3, r3, #10
 800a6ca:	b29b      	uxth	r3, r3
 800a6cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a6d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a6d4:	b29a      	uxth	r2, r3
 800a6d6:	6a3b      	ldr	r3, [r7, #32]
 800a6d8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a6da:	687a      	ldr	r2, [r7, #4]
 800a6dc:	683b      	ldr	r3, [r7, #0]
 800a6de:	781b      	ldrb	r3, [r3, #0]
 800a6e0:	009b      	lsls	r3, r3, #2
 800a6e2:	4413      	add	r3, r2
 800a6e4:	881b      	ldrh	r3, [r3, #0]
 800a6e6:	83fb      	strh	r3, [r7, #30]
 800a6e8:	8bfb      	ldrh	r3, [r7, #30]
 800a6ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d01b      	beq.n	800a72a <USB_ActivateEndpoint+0x336>
 800a6f2:	687a      	ldr	r2, [r7, #4]
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	781b      	ldrb	r3, [r3, #0]
 800a6f8:	009b      	lsls	r3, r3, #2
 800a6fa:	4413      	add	r3, r2
 800a6fc:	881b      	ldrh	r3, [r3, #0]
 800a6fe:	b29b      	uxth	r3, r3
 800a700:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a704:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a708:	83bb      	strh	r3, [r7, #28]
 800a70a:	687a      	ldr	r2, [r7, #4]
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	781b      	ldrb	r3, [r3, #0]
 800a710:	009b      	lsls	r3, r3, #2
 800a712:	441a      	add	r2, r3
 800a714:	8bbb      	ldrh	r3, [r7, #28]
 800a716:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a71a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a71e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a722:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a726:	b29b      	uxth	r3, r3
 800a728:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a72a:	687a      	ldr	r2, [r7, #4]
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	781b      	ldrb	r3, [r3, #0]
 800a730:	009b      	lsls	r3, r3, #2
 800a732:	4413      	add	r3, r2
 800a734:	881b      	ldrh	r3, [r3, #0]
 800a736:	b29b      	uxth	r3, r3
 800a738:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a73c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a740:	837b      	strh	r3, [r7, #26]
 800a742:	8b7b      	ldrh	r3, [r7, #26]
 800a744:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800a748:	837b      	strh	r3, [r7, #26]
 800a74a:	8b7b      	ldrh	r3, [r7, #26]
 800a74c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800a750:	837b      	strh	r3, [r7, #26]
 800a752:	687a      	ldr	r2, [r7, #4]
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	781b      	ldrb	r3, [r3, #0]
 800a758:	009b      	lsls	r3, r3, #2
 800a75a:	441a      	add	r2, r3
 800a75c:	8b7b      	ldrh	r3, [r7, #26]
 800a75e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a762:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a766:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a76a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a76e:	b29b      	uxth	r3, r3
 800a770:	8013      	strh	r3, [r2, #0]
 800a772:	e1a2      	b.n	800aaba <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 800a774:	687a      	ldr	r2, [r7, #4]
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	781b      	ldrb	r3, [r3, #0]
 800a77a:	009b      	lsls	r3, r3, #2
 800a77c:	4413      	add	r3, r2
 800a77e:	881b      	ldrh	r3, [r3, #0]
 800a780:	b29b      	uxth	r3, r3
 800a782:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a78a:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 800a78e:	687a      	ldr	r2, [r7, #4]
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	781b      	ldrb	r3, [r3, #0]
 800a794:	009b      	lsls	r3, r3, #2
 800a796:	441a      	add	r2, r3
 800a798:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800a79c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a7a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a7a4:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800a7a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a7ac:	b29b      	uxth	r3, r3
 800a7ae:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	65bb      	str	r3, [r7, #88]	; 0x58
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a7ba:	b29b      	uxth	r3, r3
 800a7bc:	461a      	mov	r2, r3
 800a7be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a7c0:	4413      	add	r3, r2
 800a7c2:	65bb      	str	r3, [r7, #88]	; 0x58
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	781b      	ldrb	r3, [r3, #0]
 800a7c8:	011a      	lsls	r2, r3, #4
 800a7ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a7cc:	4413      	add	r3, r2
 800a7ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a7d2:	657b      	str	r3, [r7, #84]	; 0x54
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	891b      	ldrh	r3, [r3, #8]
 800a7d8:	085b      	lsrs	r3, r3, #1
 800a7da:	b29b      	uxth	r3, r3
 800a7dc:	005b      	lsls	r3, r3, #1
 800a7de:	b29a      	uxth	r2, r3
 800a7e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a7e2:	801a      	strh	r2, [r3, #0]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	653b      	str	r3, [r7, #80]	; 0x50
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a7ee:	b29b      	uxth	r3, r3
 800a7f0:	461a      	mov	r2, r3
 800a7f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a7f4:	4413      	add	r3, r2
 800a7f6:	653b      	str	r3, [r7, #80]	; 0x50
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	781b      	ldrb	r3, [r3, #0]
 800a7fc:	011a      	lsls	r2, r3, #4
 800a7fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a800:	4413      	add	r3, r2
 800a802:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800a806:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	895b      	ldrh	r3, [r3, #10]
 800a80c:	085b      	lsrs	r3, r3, #1
 800a80e:	b29b      	uxth	r3, r3
 800a810:	005b      	lsls	r3, r3, #1
 800a812:	b29a      	uxth	r2, r3
 800a814:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a816:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800a818:	683b      	ldr	r3, [r7, #0]
 800a81a:	785b      	ldrb	r3, [r3, #1]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	f040 8091 	bne.w	800a944 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a822:	687a      	ldr	r2, [r7, #4]
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	781b      	ldrb	r3, [r3, #0]
 800a828:	009b      	lsls	r3, r3, #2
 800a82a:	4413      	add	r3, r2
 800a82c:	881b      	ldrh	r3, [r3, #0]
 800a82e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800a830:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800a832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a836:	2b00      	cmp	r3, #0
 800a838:	d01b      	beq.n	800a872 <USB_ActivateEndpoint+0x47e>
 800a83a:	687a      	ldr	r2, [r7, #4]
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	781b      	ldrb	r3, [r3, #0]
 800a840:	009b      	lsls	r3, r3, #2
 800a842:	4413      	add	r3, r2
 800a844:	881b      	ldrh	r3, [r3, #0]
 800a846:	b29b      	uxth	r3, r3
 800a848:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a84c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a850:	877b      	strh	r3, [r7, #58]	; 0x3a
 800a852:	687a      	ldr	r2, [r7, #4]
 800a854:	683b      	ldr	r3, [r7, #0]
 800a856:	781b      	ldrb	r3, [r3, #0]
 800a858:	009b      	lsls	r3, r3, #2
 800a85a:	441a      	add	r2, r3
 800a85c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800a85e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a862:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a866:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a86a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a86e:	b29b      	uxth	r3, r3
 800a870:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	781b      	ldrb	r3, [r3, #0]
 800a878:	009b      	lsls	r3, r3, #2
 800a87a:	4413      	add	r3, r2
 800a87c:	881b      	ldrh	r3, [r3, #0]
 800a87e:	873b      	strh	r3, [r7, #56]	; 0x38
 800a880:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a886:	2b00      	cmp	r3, #0
 800a888:	d01b      	beq.n	800a8c2 <USB_ActivateEndpoint+0x4ce>
 800a88a:	687a      	ldr	r2, [r7, #4]
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	781b      	ldrb	r3, [r3, #0]
 800a890:	009b      	lsls	r3, r3, #2
 800a892:	4413      	add	r3, r2
 800a894:	881b      	ldrh	r3, [r3, #0]
 800a896:	b29b      	uxth	r3, r3
 800a898:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a89c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8a0:	86fb      	strh	r3, [r7, #54]	; 0x36
 800a8a2:	687a      	ldr	r2, [r7, #4]
 800a8a4:	683b      	ldr	r3, [r7, #0]
 800a8a6:	781b      	ldrb	r3, [r3, #0]
 800a8a8:	009b      	lsls	r3, r3, #2
 800a8aa:	441a      	add	r2, r3
 800a8ac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a8ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a8b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a8b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a8ba:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a8be:	b29b      	uxth	r3, r3
 800a8c0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a8c2:	687a      	ldr	r2, [r7, #4]
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	781b      	ldrb	r3, [r3, #0]
 800a8c8:	009b      	lsls	r3, r3, #2
 800a8ca:	4413      	add	r3, r2
 800a8cc:	881b      	ldrh	r3, [r3, #0]
 800a8ce:	b29b      	uxth	r3, r3
 800a8d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a8d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8d8:	86bb      	strh	r3, [r7, #52]	; 0x34
 800a8da:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800a8dc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800a8e0:	86bb      	strh	r3, [r7, #52]	; 0x34
 800a8e2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800a8e4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800a8e8:	86bb      	strh	r3, [r7, #52]	; 0x34
 800a8ea:	687a      	ldr	r2, [r7, #4]
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	781b      	ldrb	r3, [r3, #0]
 800a8f0:	009b      	lsls	r3, r3, #2
 800a8f2:	441a      	add	r2, r3
 800a8f4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800a8f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a8fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a8fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a902:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a906:	b29b      	uxth	r3, r3
 800a908:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a90a:	687a      	ldr	r2, [r7, #4]
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	781b      	ldrb	r3, [r3, #0]
 800a910:	009b      	lsls	r3, r3, #2
 800a912:	4413      	add	r3, r2
 800a914:	881b      	ldrh	r3, [r3, #0]
 800a916:	b29b      	uxth	r3, r3
 800a918:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a91c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a920:	867b      	strh	r3, [r7, #50]	; 0x32
 800a922:	687a      	ldr	r2, [r7, #4]
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	781b      	ldrb	r3, [r3, #0]
 800a928:	009b      	lsls	r3, r3, #2
 800a92a:	441a      	add	r2, r3
 800a92c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800a92e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a932:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a936:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a93a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a93e:	b29b      	uxth	r3, r3
 800a940:	8013      	strh	r3, [r2, #0]
 800a942:	e0ba      	b.n	800aaba <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a944:	687a      	ldr	r2, [r7, #4]
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	781b      	ldrb	r3, [r3, #0]
 800a94a:	009b      	lsls	r3, r3, #2
 800a94c:	4413      	add	r3, r2
 800a94e:	881b      	ldrh	r3, [r3, #0]
 800a950:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800a954:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800a958:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d01d      	beq.n	800a99c <USB_ActivateEndpoint+0x5a8>
 800a960:	687a      	ldr	r2, [r7, #4]
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	781b      	ldrb	r3, [r3, #0]
 800a966:	009b      	lsls	r3, r3, #2
 800a968:	4413      	add	r3, r2
 800a96a:	881b      	ldrh	r3, [r3, #0]
 800a96c:	b29b      	uxth	r3, r3
 800a96e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a972:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a976:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	781b      	ldrb	r3, [r3, #0]
 800a980:	009b      	lsls	r3, r3, #2
 800a982:	441a      	add	r2, r3
 800a984:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800a988:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a98c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a990:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a998:	b29b      	uxth	r3, r3
 800a99a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a99c:	687a      	ldr	r2, [r7, #4]
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	781b      	ldrb	r3, [r3, #0]
 800a9a2:	009b      	lsls	r3, r3, #2
 800a9a4:	4413      	add	r3, r2
 800a9a6:	881b      	ldrh	r3, [r3, #0]
 800a9a8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800a9ac:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800a9b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d01d      	beq.n	800a9f4 <USB_ActivateEndpoint+0x600>
 800a9b8:	687a      	ldr	r2, [r7, #4]
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	781b      	ldrb	r3, [r3, #0]
 800a9be:	009b      	lsls	r3, r3, #2
 800a9c0:	4413      	add	r3, r2
 800a9c2:	881b      	ldrh	r3, [r3, #0]
 800a9c4:	b29b      	uxth	r3, r3
 800a9c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a9ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9ce:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800a9d2:	687a      	ldr	r2, [r7, #4]
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	781b      	ldrb	r3, [r3, #0]
 800a9d8:	009b      	lsls	r3, r3, #2
 800a9da:	441a      	add	r2, r3
 800a9dc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800a9e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a9e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a9e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a9ec:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a9f0:	b29b      	uxth	r3, r3
 800a9f2:	8013      	strh	r3, [r2, #0]


      if (ep->type != EP_TYPE_ISOC)
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	78db      	ldrb	r3, [r3, #3]
 800a9f8:	2b01      	cmp	r3, #1
 800a9fa:	d024      	beq.n	800aa46 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a9fc:	687a      	ldr	r2, [r7, #4]
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	781b      	ldrb	r3, [r3, #0]
 800aa02:	009b      	lsls	r3, r3, #2
 800aa04:	4413      	add	r3, r2
 800aa06:	881b      	ldrh	r3, [r3, #0]
 800aa08:	b29b      	uxth	r3, r3
 800aa0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aa0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aa12:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800aa16:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800aa1a:	f083 0320 	eor.w	r3, r3, #32
 800aa1e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800aa22:	687a      	ldr	r2, [r7, #4]
 800aa24:	683b      	ldr	r3, [r7, #0]
 800aa26:	781b      	ldrb	r3, [r3, #0]
 800aa28:	009b      	lsls	r3, r3, #2
 800aa2a:	441a      	add	r2, r3
 800aa2c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800aa30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aa34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aa38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aa3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa40:	b29b      	uxth	r3, r3
 800aa42:	8013      	strh	r3, [r2, #0]
 800aa44:	e01d      	b.n	800aa82 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aa46:	687a      	ldr	r2, [r7, #4]
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	009b      	lsls	r3, r3, #2
 800aa4e:	4413      	add	r3, r2
 800aa50:	881b      	ldrh	r3, [r3, #0]
 800aa52:	b29b      	uxth	r3, r3
 800aa54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aa58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aa5c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800aa60:	687a      	ldr	r2, [r7, #4]
 800aa62:	683b      	ldr	r3, [r7, #0]
 800aa64:	781b      	ldrb	r3, [r3, #0]
 800aa66:	009b      	lsls	r3, r3, #2
 800aa68:	441a      	add	r2, r3
 800aa6a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800aa6e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aa72:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aa76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aa7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa7e:	b29b      	uxth	r3, r3
 800aa80:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800aa82:	687a      	ldr	r2, [r7, #4]
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	781b      	ldrb	r3, [r3, #0]
 800aa88:	009b      	lsls	r3, r3, #2
 800aa8a:	4413      	add	r3, r2
 800aa8c:	881b      	ldrh	r3, [r3, #0]
 800aa8e:	b29b      	uxth	r3, r3
 800aa90:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800aa94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa98:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800aa9a:	687a      	ldr	r2, [r7, #4]
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	781b      	ldrb	r3, [r3, #0]
 800aaa0:	009b      	lsls	r3, r3, #2
 800aaa2:	441a      	add	r2, r3
 800aaa4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800aaa6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aaaa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aaae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aab2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aab6:	b29b      	uxth	r3, r3
 800aab8:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800aaba:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	376c      	adds	r7, #108	; 0x6c
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bc80      	pop	{r7}
 800aac6:	4770      	bx	lr

0800aac8 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800aac8:	b480      	push	{r7}
 800aaca:	b08d      	sub	sp, #52	; 0x34
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
 800aad0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	7b1b      	ldrb	r3, [r3, #12]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	f040 808e 	bne.w	800abf8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	785b      	ldrb	r3, [r3, #1]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d044      	beq.n	800ab6e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800aae4:	687a      	ldr	r2, [r7, #4]
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	009b      	lsls	r3, r3, #2
 800aaec:	4413      	add	r3, r2
 800aaee:	881b      	ldrh	r3, [r3, #0]
 800aaf0:	81bb      	strh	r3, [r7, #12]
 800aaf2:	89bb      	ldrh	r3, [r7, #12]
 800aaf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d01b      	beq.n	800ab34 <USB_DeactivateEndpoint+0x6c>
 800aafc:	687a      	ldr	r2, [r7, #4]
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	781b      	ldrb	r3, [r3, #0]
 800ab02:	009b      	lsls	r3, r3, #2
 800ab04:	4413      	add	r3, r2
 800ab06:	881b      	ldrh	r3, [r3, #0]
 800ab08:	b29b      	uxth	r3, r3
 800ab0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ab0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab12:	817b      	strh	r3, [r7, #10]
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	009b      	lsls	r3, r3, #2
 800ab1c:	441a      	add	r2, r3
 800ab1e:	897b      	ldrh	r3, [r7, #10]
 800ab20:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ab24:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ab28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab2c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ab30:	b29b      	uxth	r3, r3
 800ab32:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ab34:	687a      	ldr	r2, [r7, #4]
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	781b      	ldrb	r3, [r3, #0]
 800ab3a:	009b      	lsls	r3, r3, #2
 800ab3c:	4413      	add	r3, r2
 800ab3e:	881b      	ldrh	r3, [r3, #0]
 800ab40:	b29b      	uxth	r3, r3
 800ab42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ab46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ab4a:	813b      	strh	r3, [r7, #8]
 800ab4c:	687a      	ldr	r2, [r7, #4]
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	781b      	ldrb	r3, [r3, #0]
 800ab52:	009b      	lsls	r3, r3, #2
 800ab54:	441a      	add	r2, r3
 800ab56:	893b      	ldrh	r3, [r7, #8]
 800ab58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ab5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ab60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab68:	b29b      	uxth	r3, r3
 800ab6a:	8013      	strh	r3, [r2, #0]
 800ab6c:	e192      	b.n	800ae94 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ab6e:	687a      	ldr	r2, [r7, #4]
 800ab70:	683b      	ldr	r3, [r7, #0]
 800ab72:	781b      	ldrb	r3, [r3, #0]
 800ab74:	009b      	lsls	r3, r3, #2
 800ab76:	4413      	add	r3, r2
 800ab78:	881b      	ldrh	r3, [r3, #0]
 800ab7a:	827b      	strh	r3, [r7, #18]
 800ab7c:	8a7b      	ldrh	r3, [r7, #18]
 800ab7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d01b      	beq.n	800abbe <USB_DeactivateEndpoint+0xf6>
 800ab86:	687a      	ldr	r2, [r7, #4]
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	781b      	ldrb	r3, [r3, #0]
 800ab8c:	009b      	lsls	r3, r3, #2
 800ab8e:	4413      	add	r3, r2
 800ab90:	881b      	ldrh	r3, [r3, #0]
 800ab92:	b29b      	uxth	r3, r3
 800ab94:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ab98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab9c:	823b      	strh	r3, [r7, #16]
 800ab9e:	687a      	ldr	r2, [r7, #4]
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	781b      	ldrb	r3, [r3, #0]
 800aba4:	009b      	lsls	r3, r3, #2
 800aba6:	441a      	add	r2, r3
 800aba8:	8a3b      	ldrh	r3, [r7, #16]
 800abaa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800abae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800abb2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800abb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800abba:	b29b      	uxth	r3, r3
 800abbc:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800abbe:	687a      	ldr	r2, [r7, #4]
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	781b      	ldrb	r3, [r3, #0]
 800abc4:	009b      	lsls	r3, r3, #2
 800abc6:	4413      	add	r3, r2
 800abc8:	881b      	ldrh	r3, [r3, #0]
 800abca:	b29b      	uxth	r3, r3
 800abcc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800abd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800abd4:	81fb      	strh	r3, [r7, #14]
 800abd6:	687a      	ldr	r2, [r7, #4]
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	781b      	ldrb	r3, [r3, #0]
 800abdc:	009b      	lsls	r3, r3, #2
 800abde:	441a      	add	r2, r3
 800abe0:	89fb      	ldrh	r3, [r7, #14]
 800abe2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800abe6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800abea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800abee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800abf2:	b29b      	uxth	r3, r3
 800abf4:	8013      	strh	r3, [r2, #0]
 800abf6:	e14d      	b.n	800ae94 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	785b      	ldrb	r3, [r3, #1]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	f040 80a5 	bne.w	800ad4c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ac02:	687a      	ldr	r2, [r7, #4]
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	781b      	ldrb	r3, [r3, #0]
 800ac08:	009b      	lsls	r3, r3, #2
 800ac0a:	4413      	add	r3, r2
 800ac0c:	881b      	ldrh	r3, [r3, #0]
 800ac0e:	843b      	strh	r3, [r7, #32]
 800ac10:	8c3b      	ldrh	r3, [r7, #32]
 800ac12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d01b      	beq.n	800ac52 <USB_DeactivateEndpoint+0x18a>
 800ac1a:	687a      	ldr	r2, [r7, #4]
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	781b      	ldrb	r3, [r3, #0]
 800ac20:	009b      	lsls	r3, r3, #2
 800ac22:	4413      	add	r3, r2
 800ac24:	881b      	ldrh	r3, [r3, #0]
 800ac26:	b29b      	uxth	r3, r3
 800ac28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ac2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac30:	83fb      	strh	r3, [r7, #30]
 800ac32:	687a      	ldr	r2, [r7, #4]
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	781b      	ldrb	r3, [r3, #0]
 800ac38:	009b      	lsls	r3, r3, #2
 800ac3a:	441a      	add	r2, r3
 800ac3c:	8bfb      	ldrh	r3, [r7, #30]
 800ac3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ac42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ac46:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ac4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac4e:	b29b      	uxth	r3, r3
 800ac50:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ac52:	687a      	ldr	r2, [r7, #4]
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	781b      	ldrb	r3, [r3, #0]
 800ac58:	009b      	lsls	r3, r3, #2
 800ac5a:	4413      	add	r3, r2
 800ac5c:	881b      	ldrh	r3, [r3, #0]
 800ac5e:	83bb      	strh	r3, [r7, #28]
 800ac60:	8bbb      	ldrh	r3, [r7, #28]
 800ac62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d01b      	beq.n	800aca2 <USB_DeactivateEndpoint+0x1da>
 800ac6a:	687a      	ldr	r2, [r7, #4]
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	781b      	ldrb	r3, [r3, #0]
 800ac70:	009b      	lsls	r3, r3, #2
 800ac72:	4413      	add	r3, r2
 800ac74:	881b      	ldrh	r3, [r3, #0]
 800ac76:	b29b      	uxth	r3, r3
 800ac78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ac7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac80:	837b      	strh	r3, [r7, #26]
 800ac82:	687a      	ldr	r2, [r7, #4]
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	781b      	ldrb	r3, [r3, #0]
 800ac88:	009b      	lsls	r3, r3, #2
 800ac8a:	441a      	add	r2, r3
 800ac8c:	8b7b      	ldrh	r3, [r7, #26]
 800ac8e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ac92:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ac96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ac9a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ac9e:	b29b      	uxth	r3, r3
 800aca0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800aca2:	687a      	ldr	r2, [r7, #4]
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	009b      	lsls	r3, r3, #2
 800acaa:	4413      	add	r3, r2
 800acac:	881b      	ldrh	r3, [r3, #0]
 800acae:	b29b      	uxth	r3, r3
 800acb0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800acb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800acb8:	833b      	strh	r3, [r7, #24]
 800acba:	687a      	ldr	r2, [r7, #4]
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	781b      	ldrb	r3, [r3, #0]
 800acc0:	009b      	lsls	r3, r3, #2
 800acc2:	441a      	add	r2, r3
 800acc4:	8b3b      	ldrh	r3, [r7, #24]
 800acc6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800acca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800acce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800acd2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800acd6:	b29b      	uxth	r3, r3
 800acd8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800acda:	687a      	ldr	r2, [r7, #4]
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	009b      	lsls	r3, r3, #2
 800ace2:	4413      	add	r3, r2
 800ace4:	881b      	ldrh	r3, [r3, #0]
 800ace6:	b29b      	uxth	r3, r3
 800ace8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800acec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800acf0:	82fb      	strh	r3, [r7, #22]
 800acf2:	687a      	ldr	r2, [r7, #4]
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	781b      	ldrb	r3, [r3, #0]
 800acf8:	009b      	lsls	r3, r3, #2
 800acfa:	441a      	add	r2, r3
 800acfc:	8afb      	ldrh	r3, [r7, #22]
 800acfe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad0e:	b29b      	uxth	r3, r3
 800ad10:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ad12:	687a      	ldr	r2, [r7, #4]
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	781b      	ldrb	r3, [r3, #0]
 800ad18:	009b      	lsls	r3, r3, #2
 800ad1a:	4413      	add	r3, r2
 800ad1c:	881b      	ldrh	r3, [r3, #0]
 800ad1e:	b29b      	uxth	r3, r3
 800ad20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ad24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ad28:	82bb      	strh	r3, [r7, #20]
 800ad2a:	687a      	ldr	r2, [r7, #4]
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	781b      	ldrb	r3, [r3, #0]
 800ad30:	009b      	lsls	r3, r3, #2
 800ad32:	441a      	add	r2, r3
 800ad34:	8abb      	ldrh	r3, [r7, #20]
 800ad36:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad3a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad46:	b29b      	uxth	r3, r3
 800ad48:	8013      	strh	r3, [r2, #0]
 800ad4a:	e0a3      	b.n	800ae94 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ad4c:	687a      	ldr	r2, [r7, #4]
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	781b      	ldrb	r3, [r3, #0]
 800ad52:	009b      	lsls	r3, r3, #2
 800ad54:	4413      	add	r3, r2
 800ad56:	881b      	ldrh	r3, [r3, #0]
 800ad58:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800ad5a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ad5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d01b      	beq.n	800ad9c <USB_DeactivateEndpoint+0x2d4>
 800ad64:	687a      	ldr	r2, [r7, #4]
 800ad66:	683b      	ldr	r3, [r7, #0]
 800ad68:	781b      	ldrb	r3, [r3, #0]
 800ad6a:	009b      	lsls	r3, r3, #2
 800ad6c:	4413      	add	r3, r2
 800ad6e:	881b      	ldrh	r3, [r3, #0]
 800ad70:	b29b      	uxth	r3, r3
 800ad72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ad76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad7a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800ad7c:	687a      	ldr	r2, [r7, #4]
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	781b      	ldrb	r3, [r3, #0]
 800ad82:	009b      	lsls	r3, r3, #2
 800ad84:	441a      	add	r2, r3
 800ad86:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800ad88:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad8c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad90:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ad94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad98:	b29b      	uxth	r3, r3
 800ad9a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ad9c:	687a      	ldr	r2, [r7, #4]
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	009b      	lsls	r3, r3, #2
 800ada4:	4413      	add	r3, r2
 800ada6:	881b      	ldrh	r3, [r3, #0]
 800ada8:	857b      	strh	r3, [r7, #42]	; 0x2a
 800adaa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800adac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d01b      	beq.n	800adec <USB_DeactivateEndpoint+0x324>
 800adb4:	687a      	ldr	r2, [r7, #4]
 800adb6:	683b      	ldr	r3, [r7, #0]
 800adb8:	781b      	ldrb	r3, [r3, #0]
 800adba:	009b      	lsls	r3, r3, #2
 800adbc:	4413      	add	r3, r2
 800adbe:	881b      	ldrh	r3, [r3, #0]
 800adc0:	b29b      	uxth	r3, r3
 800adc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800adc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adca:	853b      	strh	r3, [r7, #40]	; 0x28
 800adcc:	687a      	ldr	r2, [r7, #4]
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	781b      	ldrb	r3, [r3, #0]
 800add2:	009b      	lsls	r3, r3, #2
 800add4:	441a      	add	r2, r3
 800add6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800add8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800addc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ade0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ade4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ade8:	b29b      	uxth	r3, r3
 800adea:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800adec:	687a      	ldr	r2, [r7, #4]
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	781b      	ldrb	r3, [r3, #0]
 800adf2:	009b      	lsls	r3, r3, #2
 800adf4:	4413      	add	r3, r2
 800adf6:	881b      	ldrh	r3, [r3, #0]
 800adf8:	b29b      	uxth	r3, r3
 800adfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800adfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae02:	84fb      	strh	r3, [r7, #38]	; 0x26
 800ae04:	687a      	ldr	r2, [r7, #4]
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	781b      	ldrb	r3, [r3, #0]
 800ae0a:	009b      	lsls	r3, r3, #2
 800ae0c:	441a      	add	r2, r3
 800ae0e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ae10:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae14:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae18:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ae1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae20:	b29b      	uxth	r3, r3
 800ae22:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	781b      	ldrb	r3, [r3, #0]
 800ae2a:	009b      	lsls	r3, r3, #2
 800ae2c:	4413      	add	r3, r2
 800ae2e:	881b      	ldrh	r3, [r3, #0]
 800ae30:	b29b      	uxth	r3, r3
 800ae32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae3a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800ae3c:	687a      	ldr	r2, [r7, #4]
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	781b      	ldrb	r3, [r3, #0]
 800ae42:	009b      	lsls	r3, r3, #2
 800ae44:	441a      	add	r2, r3
 800ae46:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae58:	b29b      	uxth	r3, r3
 800ae5a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ae5c:	687a      	ldr	r2, [r7, #4]
 800ae5e:	683b      	ldr	r3, [r7, #0]
 800ae60:	781b      	ldrb	r3, [r3, #0]
 800ae62:	009b      	lsls	r3, r3, #2
 800ae64:	4413      	add	r3, r2
 800ae66:	881b      	ldrh	r3, [r3, #0]
 800ae68:	b29b      	uxth	r3, r3
 800ae6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ae6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae72:	847b      	strh	r3, [r7, #34]	; 0x22
 800ae74:	687a      	ldr	r2, [r7, #4]
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	781b      	ldrb	r3, [r3, #0]
 800ae7a:	009b      	lsls	r3, r3, #2
 800ae7c:	441a      	add	r2, r3
 800ae7e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ae80:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae84:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae90:	b29b      	uxth	r3, r3
 800ae92:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800ae94:	2300      	movs	r3, #0
}
 800ae96:	4618      	mov	r0, r3
 800ae98:	3734      	adds	r7, #52	; 0x34
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	bc80      	pop	{r7}
 800ae9e:	4770      	bx	lr

0800aea0 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b0c4      	sub	sp, #272	; 0x110
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	1d3b      	adds	r3, r7, #4
 800aea8:	6018      	str	r0, [r3, #0]
 800aeaa:	463b      	mov	r3, r7
 800aeac:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint32_t len;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800aeae:	463b      	mov	r3, r7
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	785b      	ldrb	r3, [r3, #1]
 800aeb4:	2b01      	cmp	r3, #1
 800aeb6:	f040 8566 	bne.w	800b986 <USB_EPStartXfer+0xae6>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800aeba:	463b      	mov	r3, r7
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	699a      	ldr	r2, [r3, #24]
 800aec0:	463b      	mov	r3, r7
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	691b      	ldr	r3, [r3, #16]
 800aec6:	429a      	cmp	r2, r3
 800aec8:	d905      	bls.n	800aed6 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 800aeca:	463b      	mov	r3, r7
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	691b      	ldr	r3, [r3, #16]
 800aed0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800aed4:	e004      	b.n	800aee0 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 800aed6:	463b      	mov	r3, r7
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	699b      	ldr	r3, [r3, #24]
 800aedc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800aee0:	463b      	mov	r3, r7
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	7b1b      	ldrb	r3, [r3, #12]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d12c      	bne.n	800af44 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800aeea:	463b      	mov	r3, r7
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	6959      	ldr	r1, [r3, #20]
 800aef0:	463b      	mov	r3, r7
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	88da      	ldrh	r2, [r3, #6]
 800aef6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800aefa:	b29b      	uxth	r3, r3
 800aefc:	1d38      	adds	r0, r7, #4
 800aefe:	6800      	ldr	r0, [r0, #0]
 800af00:	f001 fa31 	bl	800c366 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800af04:	1d3b      	adds	r3, r7, #4
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	617b      	str	r3, [r7, #20]
 800af0a:	1d3b      	adds	r3, r7, #4
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800af12:	b29b      	uxth	r3, r3
 800af14:	461a      	mov	r2, r3
 800af16:	697b      	ldr	r3, [r7, #20]
 800af18:	4413      	add	r3, r2
 800af1a:	617b      	str	r3, [r7, #20]
 800af1c:	463b      	mov	r3, r7
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	781b      	ldrb	r3, [r3, #0]
 800af22:	011a      	lsls	r2, r3, #4
 800af24:	697b      	ldr	r3, [r7, #20]
 800af26:	4413      	add	r3, r2
 800af28:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800af2c:	f107 0310 	add.w	r3, r7, #16
 800af30:	601a      	str	r2, [r3, #0]
 800af32:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800af36:	b29a      	uxth	r2, r3
 800af38:	f107 0310 	add.w	r3, r7, #16
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	801a      	strh	r2, [r3, #0]
 800af40:	f000 bcec 	b.w	800b91c <USB_EPStartXfer+0xa7c>
    }
    else
    {
      /*double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800af44:	463b      	mov	r3, r7
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	78db      	ldrb	r3, [r3, #3]
 800af4a:	2b02      	cmp	r3, #2
 800af4c:	f040 8356 	bne.w	800b5fc <USB_EPStartXfer+0x75c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800af50:	463b      	mov	r3, r7
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	6a1a      	ldr	r2, [r3, #32]
 800af56:	463b      	mov	r3, r7
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	691b      	ldr	r3, [r3, #16]
 800af5c:	429a      	cmp	r2, r3
 800af5e:	f240 82fa 	bls.w	800b556 <USB_EPStartXfer+0x6b6>
        {
          /*enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 800af62:	1d3b      	adds	r3, r7, #4
 800af64:	681a      	ldr	r2, [r3, #0]
 800af66:	463b      	mov	r3, r7
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	781b      	ldrb	r3, [r3, #0]
 800af6c:	009b      	lsls	r3, r3, #2
 800af6e:	4413      	add	r3, r2
 800af70:	881b      	ldrh	r3, [r3, #0]
 800af72:	b29b      	uxth	r3, r3
 800af74:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af7c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 800af80:	1d3b      	adds	r3, r7, #4
 800af82:	681a      	ldr	r2, [r3, #0]
 800af84:	463b      	mov	r3, r7
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	781b      	ldrb	r3, [r3, #0]
 800af8a:	009b      	lsls	r3, r3, #2
 800af8c:	441a      	add	r2, r3
 800af8e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800af92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800af96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800af9a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800af9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afa2:	b29b      	uxth	r3, r3
 800afa4:	8013      	strh	r3, [r2, #0]
          len = ep->maxpacket;
 800afa6:	463b      	mov	r3, r7
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	691b      	ldr	r3, [r3, #16]
 800afac:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          /*each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800afb0:	463b      	mov	r3, r7
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	6a1a      	ldr	r2, [r3, #32]
 800afb6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800afba:	1ad2      	subs	r2, r2, r3
 800afbc:	463b      	mov	r3, r7
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1*/
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800afc2:	1d3b      	adds	r3, r7, #4
 800afc4:	681a      	ldr	r2, [r3, #0]
 800afc6:	463b      	mov	r3, r7
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	781b      	ldrb	r3, [r3, #0]
 800afcc:	009b      	lsls	r3, r3, #2
 800afce:	4413      	add	r3, r2
 800afd0:	881b      	ldrh	r3, [r3, #0]
 800afd2:	b29b      	uxth	r3, r3
 800afd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afd8:	2b00      	cmp	r3, #0
 800afda:	f000 815e 	beq.w	800b29a <USB_EPStartXfer+0x3fa>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800afde:	1d3b      	adds	r3, r7, #4
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	637b      	str	r3, [r7, #52]	; 0x34
 800afe4:	463b      	mov	r3, r7
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	785b      	ldrb	r3, [r3, #1]
 800afea:	2b00      	cmp	r3, #0
 800afec:	d164      	bne.n	800b0b8 <USB_EPStartXfer+0x218>
 800afee:	1d3b      	adds	r3, r7, #4
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aff4:	1d3b      	adds	r3, r7, #4
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800affc:	b29b      	uxth	r3, r3
 800affe:	461a      	mov	r2, r3
 800b000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b002:	4413      	add	r3, r2
 800b004:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b006:	463b      	mov	r3, r7
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	781b      	ldrb	r3, [r3, #0]
 800b00c:	011a      	lsls	r2, r3, #4
 800b00e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b010:	4413      	add	r3, r2
 800b012:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b016:	62bb      	str	r3, [r7, #40]	; 0x28
 800b018:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d112      	bne.n	800b046 <USB_EPStartXfer+0x1a6>
 800b020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b022:	881b      	ldrh	r3, [r3, #0]
 800b024:	b29b      	uxth	r3, r3
 800b026:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b02a:	b29a      	uxth	r2, r3
 800b02c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b02e:	801a      	strh	r2, [r3, #0]
 800b030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b032:	881b      	ldrh	r3, [r3, #0]
 800b034:	b29b      	uxth	r3, r3
 800b036:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b03a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b03e:	b29a      	uxth	r2, r3
 800b040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b042:	801a      	strh	r2, [r3, #0]
 800b044:	e054      	b.n	800b0f0 <USB_EPStartXfer+0x250>
 800b046:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b04a:	2b3e      	cmp	r3, #62	; 0x3e
 800b04c:	d817      	bhi.n	800b07e <USB_EPStartXfer+0x1de>
 800b04e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b052:	085b      	lsrs	r3, r3, #1
 800b054:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b058:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b05c:	f003 0301 	and.w	r3, r3, #1
 800b060:	2b00      	cmp	r3, #0
 800b062:	d004      	beq.n	800b06e <USB_EPStartXfer+0x1ce>
 800b064:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b068:	3301      	adds	r3, #1
 800b06a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b06e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b072:	b29b      	uxth	r3, r3
 800b074:	029b      	lsls	r3, r3, #10
 800b076:	b29a      	uxth	r2, r3
 800b078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b07a:	801a      	strh	r2, [r3, #0]
 800b07c:	e038      	b.n	800b0f0 <USB_EPStartXfer+0x250>
 800b07e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b082:	095b      	lsrs	r3, r3, #5
 800b084:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b088:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b08c:	f003 031f 	and.w	r3, r3, #31
 800b090:	2b00      	cmp	r3, #0
 800b092:	d104      	bne.n	800b09e <USB_EPStartXfer+0x1fe>
 800b094:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b098:	3b01      	subs	r3, #1
 800b09a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b09e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b0a2:	b29b      	uxth	r3, r3
 800b0a4:	029b      	lsls	r3, r3, #10
 800b0a6:	b29b      	uxth	r3, r3
 800b0a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b0ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b0b0:	b29a      	uxth	r2, r3
 800b0b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0b4:	801a      	strh	r2, [r3, #0]
 800b0b6:	e01b      	b.n	800b0f0 <USB_EPStartXfer+0x250>
 800b0b8:	463b      	mov	r3, r7
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	785b      	ldrb	r3, [r3, #1]
 800b0be:	2b01      	cmp	r3, #1
 800b0c0:	d116      	bne.n	800b0f0 <USB_EPStartXfer+0x250>
 800b0c2:	1d3b      	adds	r3, r7, #4
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b0ca:	b29b      	uxth	r3, r3
 800b0cc:	461a      	mov	r2, r3
 800b0ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0d0:	4413      	add	r3, r2
 800b0d2:	637b      	str	r3, [r7, #52]	; 0x34
 800b0d4:	463b      	mov	r3, r7
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	781b      	ldrb	r3, [r3, #0]
 800b0da:	011a      	lsls	r2, r3, #4
 800b0dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0de:	4413      	add	r3, r2
 800b0e0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b0e4:	633b      	str	r3, [r7, #48]	; 0x30
 800b0e6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b0ea:	b29a      	uxth	r2, r3
 800b0ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0ee:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b0f0:	463b      	mov	r3, r7
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	895b      	ldrh	r3, [r3, #10]
 800b0f6:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b0fa:	463b      	mov	r3, r7
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	6959      	ldr	r1, [r3, #20]
 800b100:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b104:	b29b      	uxth	r3, r3
 800b106:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 800b10a:	1d38      	adds	r0, r7, #4
 800b10c:	6800      	ldr	r0, [r0, #0]
 800b10e:	f001 f92a 	bl	800c366 <USB_WritePMA>
            ep->xfer_buff += len;
 800b112:	463b      	mov	r3, r7
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	695a      	ldr	r2, [r3, #20]
 800b118:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b11c:	441a      	add	r2, r3
 800b11e:	463b      	mov	r3, r7
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b124:	463b      	mov	r3, r7
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	6a1a      	ldr	r2, [r3, #32]
 800b12a:	463b      	mov	r3, r7
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	691b      	ldr	r3, [r3, #16]
 800b130:	429a      	cmp	r2, r3
 800b132:	d90e      	bls.n	800b152 <USB_EPStartXfer+0x2b2>
            {
              len = ep->maxpacket;
 800b134:	463b      	mov	r3, r7
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	691b      	ldr	r3, [r3, #16]
 800b13a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db -= len;
 800b13e:	463b      	mov	r3, r7
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	6a1a      	ldr	r2, [r3, #32]
 800b144:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b148:	1ad2      	subs	r2, r2, r3
 800b14a:	463b      	mov	r3, r7
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	621a      	str	r2, [r3, #32]
 800b150:	e008      	b.n	800b164 <USB_EPStartXfer+0x2c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800b152:	463b      	mov	r3, r7
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	6a1b      	ldr	r3, [r3, #32]
 800b158:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db = 0;
 800b15c:	463b      	mov	r3, r7
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	2200      	movs	r2, #0
 800b162:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b164:	463b      	mov	r3, r7
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	785b      	ldrb	r3, [r3, #1]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d164      	bne.n	800b238 <USB_EPStartXfer+0x398>
 800b16e:	1d3b      	adds	r3, r7, #4
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	61fb      	str	r3, [r7, #28]
 800b174:	1d3b      	adds	r3, r7, #4
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b17c:	b29b      	uxth	r3, r3
 800b17e:	461a      	mov	r2, r3
 800b180:	69fb      	ldr	r3, [r7, #28]
 800b182:	4413      	add	r3, r2
 800b184:	61fb      	str	r3, [r7, #28]
 800b186:	463b      	mov	r3, r7
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	781b      	ldrb	r3, [r3, #0]
 800b18c:	011a      	lsls	r2, r3, #4
 800b18e:	69fb      	ldr	r3, [r7, #28]
 800b190:	4413      	add	r3, r2
 800b192:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b196:	61bb      	str	r3, [r7, #24]
 800b198:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d112      	bne.n	800b1c6 <USB_EPStartXfer+0x326>
 800b1a0:	69bb      	ldr	r3, [r7, #24]
 800b1a2:	881b      	ldrh	r3, [r3, #0]
 800b1a4:	b29b      	uxth	r3, r3
 800b1a6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b1aa:	b29a      	uxth	r2, r3
 800b1ac:	69bb      	ldr	r3, [r7, #24]
 800b1ae:	801a      	strh	r2, [r3, #0]
 800b1b0:	69bb      	ldr	r3, [r7, #24]
 800b1b2:	881b      	ldrh	r3, [r3, #0]
 800b1b4:	b29b      	uxth	r3, r3
 800b1b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b1ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b1be:	b29a      	uxth	r2, r3
 800b1c0:	69bb      	ldr	r3, [r7, #24]
 800b1c2:	801a      	strh	r2, [r3, #0]
 800b1c4:	e057      	b.n	800b276 <USB_EPStartXfer+0x3d6>
 800b1c6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b1ca:	2b3e      	cmp	r3, #62	; 0x3e
 800b1cc:	d817      	bhi.n	800b1fe <USB_EPStartXfer+0x35e>
 800b1ce:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b1d2:	085b      	lsrs	r3, r3, #1
 800b1d4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b1d8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b1dc:	f003 0301 	and.w	r3, r3, #1
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d004      	beq.n	800b1ee <USB_EPStartXfer+0x34e>
 800b1e4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b1e8:	3301      	adds	r3, #1
 800b1ea:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b1ee:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b1f2:	b29b      	uxth	r3, r3
 800b1f4:	029b      	lsls	r3, r3, #10
 800b1f6:	b29a      	uxth	r2, r3
 800b1f8:	69bb      	ldr	r3, [r7, #24]
 800b1fa:	801a      	strh	r2, [r3, #0]
 800b1fc:	e03b      	b.n	800b276 <USB_EPStartXfer+0x3d6>
 800b1fe:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b202:	095b      	lsrs	r3, r3, #5
 800b204:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b208:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b20c:	f003 031f 	and.w	r3, r3, #31
 800b210:	2b00      	cmp	r3, #0
 800b212:	d104      	bne.n	800b21e <USB_EPStartXfer+0x37e>
 800b214:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b218:	3b01      	subs	r3, #1
 800b21a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b21e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b222:	b29b      	uxth	r3, r3
 800b224:	029b      	lsls	r3, r3, #10
 800b226:	b29b      	uxth	r3, r3
 800b228:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b22c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b230:	b29a      	uxth	r2, r3
 800b232:	69bb      	ldr	r3, [r7, #24]
 800b234:	801a      	strh	r2, [r3, #0]
 800b236:	e01e      	b.n	800b276 <USB_EPStartXfer+0x3d6>
 800b238:	463b      	mov	r3, r7
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	785b      	ldrb	r3, [r3, #1]
 800b23e:	2b01      	cmp	r3, #1
 800b240:	d119      	bne.n	800b276 <USB_EPStartXfer+0x3d6>
 800b242:	1d3b      	adds	r3, r7, #4
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	627b      	str	r3, [r7, #36]	; 0x24
 800b248:	1d3b      	adds	r3, r7, #4
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b250:	b29b      	uxth	r3, r3
 800b252:	461a      	mov	r2, r3
 800b254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b256:	4413      	add	r3, r2
 800b258:	627b      	str	r3, [r7, #36]	; 0x24
 800b25a:	463b      	mov	r3, r7
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	781b      	ldrb	r3, [r3, #0]
 800b260:	011a      	lsls	r2, r3, #4
 800b262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b264:	4413      	add	r3, r2
 800b266:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b26a:	623b      	str	r3, [r7, #32]
 800b26c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b270:	b29a      	uxth	r2, r3
 800b272:	6a3b      	ldr	r3, [r7, #32]
 800b274:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b276:	463b      	mov	r3, r7
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	891b      	ldrh	r3, [r3, #8]
 800b27c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b280:	463b      	mov	r3, r7
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	6959      	ldr	r1, [r3, #20]
 800b286:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b28a:	b29b      	uxth	r3, r3
 800b28c:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 800b290:	1d38      	adds	r0, r7, #4
 800b292:	6800      	ldr	r0, [r0, #0]
 800b294:	f001 f867 	bl	800c366 <USB_WritePMA>
 800b298:	e340      	b.n	800b91c <USB_EPStartXfer+0xa7c>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b29a:	463b      	mov	r3, r7
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	785b      	ldrb	r3, [r3, #1]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d164      	bne.n	800b36e <USB_EPStartXfer+0x4ce>
 800b2a4:	1d3b      	adds	r3, r7, #4
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b2aa:	1d3b      	adds	r3, r7, #4
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b2b2:	b29b      	uxth	r3, r3
 800b2b4:	461a      	mov	r2, r3
 800b2b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2b8:	4413      	add	r3, r2
 800b2ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b2bc:	463b      	mov	r3, r7
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	781b      	ldrb	r3, [r3, #0]
 800b2c2:	011a      	lsls	r2, r3, #4
 800b2c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2c6:	4413      	add	r3, r2
 800b2c8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b2cc:	64bb      	str	r3, [r7, #72]	; 0x48
 800b2ce:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d112      	bne.n	800b2fc <USB_EPStartXfer+0x45c>
 800b2d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b2d8:	881b      	ldrh	r3, [r3, #0]
 800b2da:	b29b      	uxth	r3, r3
 800b2dc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b2e0:	b29a      	uxth	r2, r3
 800b2e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b2e4:	801a      	strh	r2, [r3, #0]
 800b2e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b2e8:	881b      	ldrh	r3, [r3, #0]
 800b2ea:	b29b      	uxth	r3, r3
 800b2ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b2f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b2f4:	b29a      	uxth	r2, r3
 800b2f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b2f8:	801a      	strh	r2, [r3, #0]
 800b2fa:	e057      	b.n	800b3ac <USB_EPStartXfer+0x50c>
 800b2fc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b300:	2b3e      	cmp	r3, #62	; 0x3e
 800b302:	d817      	bhi.n	800b334 <USB_EPStartXfer+0x494>
 800b304:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b308:	085b      	lsrs	r3, r3, #1
 800b30a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b30e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b312:	f003 0301 	and.w	r3, r3, #1
 800b316:	2b00      	cmp	r3, #0
 800b318:	d004      	beq.n	800b324 <USB_EPStartXfer+0x484>
 800b31a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b31e:	3301      	adds	r3, #1
 800b320:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b324:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b328:	b29b      	uxth	r3, r3
 800b32a:	029b      	lsls	r3, r3, #10
 800b32c:	b29a      	uxth	r2, r3
 800b32e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b330:	801a      	strh	r2, [r3, #0]
 800b332:	e03b      	b.n	800b3ac <USB_EPStartXfer+0x50c>
 800b334:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b338:	095b      	lsrs	r3, r3, #5
 800b33a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b33e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b342:	f003 031f 	and.w	r3, r3, #31
 800b346:	2b00      	cmp	r3, #0
 800b348:	d104      	bne.n	800b354 <USB_EPStartXfer+0x4b4>
 800b34a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b34e:	3b01      	subs	r3, #1
 800b350:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b354:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b358:	b29b      	uxth	r3, r3
 800b35a:	029b      	lsls	r3, r3, #10
 800b35c:	b29b      	uxth	r3, r3
 800b35e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b362:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b366:	b29a      	uxth	r2, r3
 800b368:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b36a:	801a      	strh	r2, [r3, #0]
 800b36c:	e01e      	b.n	800b3ac <USB_EPStartXfer+0x50c>
 800b36e:	463b      	mov	r3, r7
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	785b      	ldrb	r3, [r3, #1]
 800b374:	2b01      	cmp	r3, #1
 800b376:	d119      	bne.n	800b3ac <USB_EPStartXfer+0x50c>
 800b378:	1d3b      	adds	r3, r7, #4
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	657b      	str	r3, [r7, #84]	; 0x54
 800b37e:	1d3b      	adds	r3, r7, #4
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b386:	b29b      	uxth	r3, r3
 800b388:	461a      	mov	r2, r3
 800b38a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b38c:	4413      	add	r3, r2
 800b38e:	657b      	str	r3, [r7, #84]	; 0x54
 800b390:	463b      	mov	r3, r7
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	781b      	ldrb	r3, [r3, #0]
 800b396:	011a      	lsls	r2, r3, #4
 800b398:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b39a:	4413      	add	r3, r2
 800b39c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b3a0:	653b      	str	r3, [r7, #80]	; 0x50
 800b3a2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b3a6:	b29a      	uxth	r2, r3
 800b3a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b3aa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b3ac:	463b      	mov	r3, r7
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	891b      	ldrh	r3, [r3, #8]
 800b3b2:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b3b6:	463b      	mov	r3, r7
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	6959      	ldr	r1, [r3, #20]
 800b3bc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b3c0:	b29b      	uxth	r3, r3
 800b3c2:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 800b3c6:	1d38      	adds	r0, r7, #4
 800b3c8:	6800      	ldr	r0, [r0, #0]
 800b3ca:	f000 ffcc 	bl	800c366 <USB_WritePMA>
            ep->xfer_buff += len;
 800b3ce:	463b      	mov	r3, r7
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	695a      	ldr	r2, [r3, #20]
 800b3d4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b3d8:	441a      	add	r2, r3
 800b3da:	463b      	mov	r3, r7
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b3e0:	463b      	mov	r3, r7
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	6a1a      	ldr	r2, [r3, #32]
 800b3e6:	463b      	mov	r3, r7
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	691b      	ldr	r3, [r3, #16]
 800b3ec:	429a      	cmp	r2, r3
 800b3ee:	d90e      	bls.n	800b40e <USB_EPStartXfer+0x56e>
            {
              len = ep->maxpacket;
 800b3f0:	463b      	mov	r3, r7
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	691b      	ldr	r3, [r3, #16]
 800b3f6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db -= len;
 800b3fa:	463b      	mov	r3, r7
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	6a1a      	ldr	r2, [r3, #32]
 800b400:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b404:	1ad2      	subs	r2, r2, r3
 800b406:	463b      	mov	r3, r7
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	621a      	str	r2, [r3, #32]
 800b40c:	e008      	b.n	800b420 <USB_EPStartXfer+0x580>
            }
            else
            {
              len = ep->xfer_len_db;
 800b40e:	463b      	mov	r3, r7
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	6a1b      	ldr	r3, [r3, #32]
 800b414:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db = 0;
 800b418:	463b      	mov	r3, r7
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	2200      	movs	r2, #0
 800b41e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b420:	1d3b      	adds	r3, r7, #4
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	647b      	str	r3, [r7, #68]	; 0x44
 800b426:	463b      	mov	r3, r7
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	785b      	ldrb	r3, [r3, #1]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d164      	bne.n	800b4fa <USB_EPStartXfer+0x65a>
 800b430:	1d3b      	adds	r3, r7, #4
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b436:	1d3b      	adds	r3, r7, #4
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b43e:	b29b      	uxth	r3, r3
 800b440:	461a      	mov	r2, r3
 800b442:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b444:	4413      	add	r3, r2
 800b446:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b448:	463b      	mov	r3, r7
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	781b      	ldrb	r3, [r3, #0]
 800b44e:	011a      	lsls	r2, r3, #4
 800b450:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b452:	4413      	add	r3, r2
 800b454:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b458:	63bb      	str	r3, [r7, #56]	; 0x38
 800b45a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d112      	bne.n	800b488 <USB_EPStartXfer+0x5e8>
 800b462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b464:	881b      	ldrh	r3, [r3, #0]
 800b466:	b29b      	uxth	r3, r3
 800b468:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b46c:	b29a      	uxth	r2, r3
 800b46e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b470:	801a      	strh	r2, [r3, #0]
 800b472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b474:	881b      	ldrh	r3, [r3, #0]
 800b476:	b29b      	uxth	r3, r3
 800b478:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b47c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b480:	b29a      	uxth	r2, r3
 800b482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b484:	801a      	strh	r2, [r3, #0]
 800b486:	e054      	b.n	800b532 <USB_EPStartXfer+0x692>
 800b488:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b48c:	2b3e      	cmp	r3, #62	; 0x3e
 800b48e:	d817      	bhi.n	800b4c0 <USB_EPStartXfer+0x620>
 800b490:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b494:	085b      	lsrs	r3, r3, #1
 800b496:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b49a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b49e:	f003 0301 	and.w	r3, r3, #1
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d004      	beq.n	800b4b0 <USB_EPStartXfer+0x610>
 800b4a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b4aa:	3301      	adds	r3, #1
 800b4ac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b4b0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b4b4:	b29b      	uxth	r3, r3
 800b4b6:	029b      	lsls	r3, r3, #10
 800b4b8:	b29a      	uxth	r2, r3
 800b4ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4bc:	801a      	strh	r2, [r3, #0]
 800b4be:	e038      	b.n	800b532 <USB_EPStartXfer+0x692>
 800b4c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b4c4:	095b      	lsrs	r3, r3, #5
 800b4c6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b4ca:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b4ce:	f003 031f 	and.w	r3, r3, #31
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d104      	bne.n	800b4e0 <USB_EPStartXfer+0x640>
 800b4d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b4da:	3b01      	subs	r3, #1
 800b4dc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b4e0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b4e4:	b29b      	uxth	r3, r3
 800b4e6:	029b      	lsls	r3, r3, #10
 800b4e8:	b29b      	uxth	r3, r3
 800b4ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b4ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b4f2:	b29a      	uxth	r2, r3
 800b4f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4f6:	801a      	strh	r2, [r3, #0]
 800b4f8:	e01b      	b.n	800b532 <USB_EPStartXfer+0x692>
 800b4fa:	463b      	mov	r3, r7
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	785b      	ldrb	r3, [r3, #1]
 800b500:	2b01      	cmp	r3, #1
 800b502:	d116      	bne.n	800b532 <USB_EPStartXfer+0x692>
 800b504:	1d3b      	adds	r3, r7, #4
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b50c:	b29b      	uxth	r3, r3
 800b50e:	461a      	mov	r2, r3
 800b510:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b512:	4413      	add	r3, r2
 800b514:	647b      	str	r3, [r7, #68]	; 0x44
 800b516:	463b      	mov	r3, r7
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	781b      	ldrb	r3, [r3, #0]
 800b51c:	011a      	lsls	r2, r3, #4
 800b51e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b520:	4413      	add	r3, r2
 800b522:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b526:	643b      	str	r3, [r7, #64]	; 0x40
 800b528:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b52c:	b29a      	uxth	r2, r3
 800b52e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b530:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b532:	463b      	mov	r3, r7
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	895b      	ldrh	r3, [r3, #10]
 800b538:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b53c:	463b      	mov	r3, r7
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	6959      	ldr	r1, [r3, #20]
 800b542:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b546:	b29b      	uxth	r3, r3
 800b548:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 800b54c:	1d38      	adds	r0, r7, #4
 800b54e:	6800      	ldr	r0, [r0, #0]
 800b550:	f000 ff09 	bl	800c366 <USB_WritePMA>
 800b554:	e1e2      	b.n	800b91c <USB_EPStartXfer+0xa7c>
          }
        }
        /*auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer*/
        else
        {
          len = ep->xfer_len_db;
 800b556:	463b      	mov	r3, r7
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	6a1b      	ldr	r3, [r3, #32]
 800b55c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          /*disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 800b560:	1d3b      	adds	r3, r7, #4
 800b562:	681a      	ldr	r2, [r3, #0]
 800b564:	463b      	mov	r3, r7
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	781b      	ldrb	r3, [r3, #0]
 800b56a:	009b      	lsls	r3, r3, #2
 800b56c:	4413      	add	r3, r2
 800b56e:	881b      	ldrh	r3, [r3, #0]
 800b570:	b29b      	uxth	r3, r3
 800b572:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800b576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b57a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800b57e:	1d3b      	adds	r3, r7, #4
 800b580:	681a      	ldr	r2, [r3, #0]
 800b582:	463b      	mov	r3, r7
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	781b      	ldrb	r3, [r3, #0]
 800b588:	009b      	lsls	r3, r3, #2
 800b58a:	441a      	add	r2, r3
 800b58c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800b590:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b594:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b598:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b59c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5a0:	b29b      	uxth	r3, r3
 800b5a2:	8013      	strh	r3, [r2, #0]
          /*Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b5a4:	1d3b      	adds	r3, r7, #4
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	663b      	str	r3, [r7, #96]	; 0x60
 800b5aa:	1d3b      	adds	r3, r7, #4
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b5b2:	b29b      	uxth	r3, r3
 800b5b4:	461a      	mov	r2, r3
 800b5b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b5b8:	4413      	add	r3, r2
 800b5ba:	663b      	str	r3, [r7, #96]	; 0x60
 800b5bc:	463b      	mov	r3, r7
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	781b      	ldrb	r3, [r3, #0]
 800b5c2:	011a      	lsls	r2, r3, #4
 800b5c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b5c6:	4413      	add	r3, r2
 800b5c8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b5cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b5ce:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b5d2:	b29a      	uxth	r2, r3
 800b5d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b5d6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b5d8:	463b      	mov	r3, r7
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	891b      	ldrh	r3, [r3, #8]
 800b5de:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
          /*Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b5e2:	463b      	mov	r3, r7
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	6959      	ldr	r1, [r3, #20]
 800b5e8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b5ec:	b29b      	uxth	r3, r3
 800b5ee:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 800b5f2:	1d38      	adds	r0, r7, #4
 800b5f4:	6800      	ldr	r0, [r0, #0]
 800b5f6:	f000 feb6 	bl	800c366 <USB_WritePMA>
 800b5fa:	e18f      	b.n	800b91c <USB_EPStartXfer+0xa7c>

      /*mange isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b5fc:	1d3b      	adds	r3, r7, #4
 800b5fe:	681a      	ldr	r2, [r3, #0]
 800b600:	463b      	mov	r3, r7
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	781b      	ldrb	r3, [r3, #0]
 800b606:	009b      	lsls	r3, r3, #2
 800b608:	4413      	add	r3, r2
 800b60a:	881b      	ldrh	r3, [r3, #0]
 800b60c:	b29b      	uxth	r3, r3
 800b60e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b612:	2b00      	cmp	r3, #0
 800b614:	f000 808f 	beq.w	800b736 <USB_EPStartXfer+0x896>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b618:	1d3b      	adds	r3, r7, #4
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	67bb      	str	r3, [r7, #120]	; 0x78
 800b61e:	463b      	mov	r3, r7
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	785b      	ldrb	r3, [r3, #1]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d164      	bne.n	800b6f2 <USB_EPStartXfer+0x852>
 800b628:	1d3b      	adds	r3, r7, #4
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	673b      	str	r3, [r7, #112]	; 0x70
 800b62e:	1d3b      	adds	r3, r7, #4
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b636:	b29b      	uxth	r3, r3
 800b638:	461a      	mov	r2, r3
 800b63a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b63c:	4413      	add	r3, r2
 800b63e:	673b      	str	r3, [r7, #112]	; 0x70
 800b640:	463b      	mov	r3, r7
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	781b      	ldrb	r3, [r3, #0]
 800b646:	011a      	lsls	r2, r3, #4
 800b648:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b64a:	4413      	add	r3, r2
 800b64c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b650:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b652:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b656:	2b00      	cmp	r3, #0
 800b658:	d112      	bne.n	800b680 <USB_EPStartXfer+0x7e0>
 800b65a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b65c:	881b      	ldrh	r3, [r3, #0]
 800b65e:	b29b      	uxth	r3, r3
 800b660:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b664:	b29a      	uxth	r2, r3
 800b666:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b668:	801a      	strh	r2, [r3, #0]
 800b66a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b66c:	881b      	ldrh	r3, [r3, #0]
 800b66e:	b29b      	uxth	r3, r3
 800b670:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b674:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b678:	b29a      	uxth	r2, r3
 800b67a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b67c:	801a      	strh	r2, [r3, #0]
 800b67e:	e054      	b.n	800b72a <USB_EPStartXfer+0x88a>
 800b680:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b684:	2b3e      	cmp	r3, #62	; 0x3e
 800b686:	d817      	bhi.n	800b6b8 <USB_EPStartXfer+0x818>
 800b688:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b68c:	085b      	lsrs	r3, r3, #1
 800b68e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800b692:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b696:	f003 0301 	and.w	r3, r3, #1
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d004      	beq.n	800b6a8 <USB_EPStartXfer+0x808>
 800b69e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6a2:	3301      	adds	r3, #1
 800b6a4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800b6a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6ac:	b29b      	uxth	r3, r3
 800b6ae:	029b      	lsls	r3, r3, #10
 800b6b0:	b29a      	uxth	r2, r3
 800b6b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b6b4:	801a      	strh	r2, [r3, #0]
 800b6b6:	e038      	b.n	800b72a <USB_EPStartXfer+0x88a>
 800b6b8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b6bc:	095b      	lsrs	r3, r3, #5
 800b6be:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800b6c2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b6c6:	f003 031f 	and.w	r3, r3, #31
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d104      	bne.n	800b6d8 <USB_EPStartXfer+0x838>
 800b6ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6d2:	3b01      	subs	r3, #1
 800b6d4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800b6d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6dc:	b29b      	uxth	r3, r3
 800b6de:	029b      	lsls	r3, r3, #10
 800b6e0:	b29b      	uxth	r3, r3
 800b6e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b6e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b6ea:	b29a      	uxth	r2, r3
 800b6ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b6ee:	801a      	strh	r2, [r3, #0]
 800b6f0:	e01b      	b.n	800b72a <USB_EPStartXfer+0x88a>
 800b6f2:	463b      	mov	r3, r7
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	785b      	ldrb	r3, [r3, #1]
 800b6f8:	2b01      	cmp	r3, #1
 800b6fa:	d116      	bne.n	800b72a <USB_EPStartXfer+0x88a>
 800b6fc:	1d3b      	adds	r3, r7, #4
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b704:	b29b      	uxth	r3, r3
 800b706:	461a      	mov	r2, r3
 800b708:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b70a:	4413      	add	r3, r2
 800b70c:	67bb      	str	r3, [r7, #120]	; 0x78
 800b70e:	463b      	mov	r3, r7
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	781b      	ldrb	r3, [r3, #0]
 800b714:	011a      	lsls	r2, r3, #4
 800b716:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b718:	4413      	add	r3, r2
 800b71a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b71e:	677b      	str	r3, [r7, #116]	; 0x74
 800b720:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b724:	b29a      	uxth	r2, r3
 800b726:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b728:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800b72a:	463b      	mov	r3, r7
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	895b      	ldrh	r3, [r3, #10]
 800b730:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
 800b734:	e097      	b.n	800b866 <USB_EPStartXfer+0x9c6>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b736:	463b      	mov	r3, r7
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	785b      	ldrb	r3, [r3, #1]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d168      	bne.n	800b812 <USB_EPStartXfer+0x972>
 800b740:	1d3b      	adds	r3, r7, #4
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b748:	1d3b      	adds	r3, r7, #4
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b750:	b29b      	uxth	r3, r3
 800b752:	461a      	mov	r2, r3
 800b754:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b758:	4413      	add	r3, r2
 800b75a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b75e:	463b      	mov	r3, r7
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	781b      	ldrb	r3, [r3, #0]
 800b764:	011a      	lsls	r2, r3, #4
 800b766:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b76a:	4413      	add	r3, r2
 800b76c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b770:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b772:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b776:	2b00      	cmp	r3, #0
 800b778:	d112      	bne.n	800b7a0 <USB_EPStartXfer+0x900>
 800b77a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b77c:	881b      	ldrh	r3, [r3, #0]
 800b77e:	b29b      	uxth	r3, r3
 800b780:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b784:	b29a      	uxth	r2, r3
 800b786:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b788:	801a      	strh	r2, [r3, #0]
 800b78a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b78c:	881b      	ldrh	r3, [r3, #0]
 800b78e:	b29b      	uxth	r3, r3
 800b790:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b794:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b798:	b29a      	uxth	r2, r3
 800b79a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b79c:	801a      	strh	r2, [r3, #0]
 800b79e:	e05d      	b.n	800b85c <USB_EPStartXfer+0x9bc>
 800b7a0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b7a4:	2b3e      	cmp	r3, #62	; 0x3e
 800b7a6:	d817      	bhi.n	800b7d8 <USB_EPStartXfer+0x938>
 800b7a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b7ac:	085b      	lsrs	r3, r3, #1
 800b7ae:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800b7b2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b7b6:	f003 0301 	and.w	r3, r3, #1
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d004      	beq.n	800b7c8 <USB_EPStartXfer+0x928>
 800b7be:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800b7c2:	3301      	adds	r3, #1
 800b7c4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800b7c8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800b7cc:	b29b      	uxth	r3, r3
 800b7ce:	029b      	lsls	r3, r3, #10
 800b7d0:	b29a      	uxth	r2, r3
 800b7d2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b7d4:	801a      	strh	r2, [r3, #0]
 800b7d6:	e041      	b.n	800b85c <USB_EPStartXfer+0x9bc>
 800b7d8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b7dc:	095b      	lsrs	r3, r3, #5
 800b7de:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800b7e2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b7e6:	f003 031f 	and.w	r3, r3, #31
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d104      	bne.n	800b7f8 <USB_EPStartXfer+0x958>
 800b7ee:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800b7f2:	3b01      	subs	r3, #1
 800b7f4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800b7f8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800b7fc:	b29b      	uxth	r3, r3
 800b7fe:	029b      	lsls	r3, r3, #10
 800b800:	b29b      	uxth	r3, r3
 800b802:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b806:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b80a:	b29a      	uxth	r2, r3
 800b80c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b80e:	801a      	strh	r2, [r3, #0]
 800b810:	e024      	b.n	800b85c <USB_EPStartXfer+0x9bc>
 800b812:	463b      	mov	r3, r7
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	785b      	ldrb	r3, [r3, #1]
 800b818:	2b01      	cmp	r3, #1
 800b81a:	d11f      	bne.n	800b85c <USB_EPStartXfer+0x9bc>
 800b81c:	1d3b      	adds	r3, r7, #4
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b824:	1d3b      	adds	r3, r7, #4
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b82c:	b29b      	uxth	r3, r3
 800b82e:	461a      	mov	r2, r3
 800b830:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b834:	4413      	add	r3, r2
 800b836:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b83a:	463b      	mov	r3, r7
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	781b      	ldrb	r3, [r3, #0]
 800b840:	011a      	lsls	r2, r3, #4
 800b842:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b846:	4413      	add	r3, r2
 800b848:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b84c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b850:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b854:	b29a      	uxth	r2, r3
 800b856:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b85a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b85c:	463b      	mov	r3, r7
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	891b      	ldrh	r3, [r3, #8]
 800b862:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
        }
        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b866:	463b      	mov	r3, r7
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	6959      	ldr	r1, [r3, #20]
 800b86c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b870:	b29b      	uxth	r3, r3
 800b872:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 800b876:	1d38      	adds	r0, r7, #4
 800b878:	6800      	ldr	r0, [r0, #0]
 800b87a:	f000 fd74 	bl	800c366 <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800b87e:	463b      	mov	r3, r7
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	785b      	ldrb	r3, [r3, #1]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d122      	bne.n	800b8ce <USB_EPStartXfer+0xa2e>
 800b888:	1d3b      	adds	r3, r7, #4
 800b88a:	681a      	ldr	r2, [r3, #0]
 800b88c:	463b      	mov	r3, r7
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	781b      	ldrb	r3, [r3, #0]
 800b892:	009b      	lsls	r3, r3, #2
 800b894:	4413      	add	r3, r2
 800b896:	881b      	ldrh	r3, [r3, #0]
 800b898:	b29b      	uxth	r3, r3
 800b89a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b89e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b8a2:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 800b8a6:	1d3b      	adds	r3, r7, #4
 800b8a8:	681a      	ldr	r2, [r3, #0]
 800b8aa:	463b      	mov	r3, r7
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	781b      	ldrb	r3, [r3, #0]
 800b8b0:	009b      	lsls	r3, r3, #2
 800b8b2:	441a      	add	r2, r3
 800b8b4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800b8b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b8bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b8c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b8c4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b8c8:	b29b      	uxth	r3, r3
 800b8ca:	8013      	strh	r3, [r2, #0]
 800b8cc:	e026      	b.n	800b91c <USB_EPStartXfer+0xa7c>
 800b8ce:	463b      	mov	r3, r7
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	785b      	ldrb	r3, [r3, #1]
 800b8d4:	2b01      	cmp	r3, #1
 800b8d6:	d121      	bne.n	800b91c <USB_EPStartXfer+0xa7c>
 800b8d8:	1d3b      	adds	r3, r7, #4
 800b8da:	681a      	ldr	r2, [r3, #0]
 800b8dc:	463b      	mov	r3, r7
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	781b      	ldrb	r3, [r3, #0]
 800b8e2:	009b      	lsls	r3, r3, #2
 800b8e4:	4413      	add	r3, r2
 800b8e6:	881b      	ldrh	r3, [r3, #0]
 800b8e8:	b29b      	uxth	r3, r3
 800b8ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b8ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b8f2:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 800b8f6:	1d3b      	adds	r3, r7, #4
 800b8f8:	681a      	ldr	r2, [r3, #0]
 800b8fa:	463b      	mov	r3, r7
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	781b      	ldrb	r3, [r3, #0]
 800b900:	009b      	lsls	r3, r3, #2
 800b902:	441a      	add	r2, r3
 800b904:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800b908:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b90c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b910:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b918:	b29b      	uxth	r3, r3
 800b91a:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800b91c:	1d3b      	adds	r3, r7, #4
 800b91e:	681a      	ldr	r2, [r3, #0]
 800b920:	463b      	mov	r3, r7
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	781b      	ldrb	r3, [r3, #0]
 800b926:	009b      	lsls	r3, r3, #2
 800b928:	4413      	add	r3, r2
 800b92a:	881b      	ldrh	r3, [r3, #0]
 800b92c:	b29b      	uxth	r3, r3
 800b92e:	f107 020e 	add.w	r2, r7, #14
 800b932:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b936:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b93a:	8013      	strh	r3, [r2, #0]
 800b93c:	f107 030e 	add.w	r3, r7, #14
 800b940:	f107 020e 	add.w	r2, r7, #14
 800b944:	8812      	ldrh	r2, [r2, #0]
 800b946:	f082 0210 	eor.w	r2, r2, #16
 800b94a:	801a      	strh	r2, [r3, #0]
 800b94c:	f107 030e 	add.w	r3, r7, #14
 800b950:	f107 020e 	add.w	r2, r7, #14
 800b954:	8812      	ldrh	r2, [r2, #0]
 800b956:	f082 0220 	eor.w	r2, r2, #32
 800b95a:	801a      	strh	r2, [r3, #0]
 800b95c:	1d3b      	adds	r3, r7, #4
 800b95e:	681a      	ldr	r2, [r3, #0]
 800b960:	463b      	mov	r3, r7
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	781b      	ldrb	r3, [r3, #0]
 800b966:	009b      	lsls	r3, r3, #2
 800b968:	441a      	add	r2, r3
 800b96a:	f107 030e 	add.w	r3, r7, #14
 800b96e:	881b      	ldrh	r3, [r3, #0]
 800b970:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b974:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b978:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b97c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b980:	b29b      	uxth	r3, r3
 800b982:	8013      	strh	r3, [r2, #0]
 800b984:	e3b5      	b.n	800c0f2 <USB_EPStartXfer+0x1252>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800b986:	463b      	mov	r3, r7
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	7b1b      	ldrb	r3, [r3, #12]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	f040 8090 	bne.w	800bab2 <USB_EPStartXfer+0xc12>
    {
      /* Multi packet transfer*/
      if (ep->xfer_len > ep->maxpacket)
 800b992:	463b      	mov	r3, r7
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	699a      	ldr	r2, [r3, #24]
 800b998:	463b      	mov	r3, r7
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	691b      	ldr	r3, [r3, #16]
 800b99e:	429a      	cmp	r2, r3
 800b9a0:	d90e      	bls.n	800b9c0 <USB_EPStartXfer+0xb20>
      {
        len = ep->maxpacket;
 800b9a2:	463b      	mov	r3, r7
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	691b      	ldr	r3, [r3, #16]
 800b9a8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
        ep->xfer_len -= len;
 800b9ac:	463b      	mov	r3, r7
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	699a      	ldr	r2, [r3, #24]
 800b9b2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b9b6:	1ad2      	subs	r2, r2, r3
 800b9b8:	463b      	mov	r3, r7
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	619a      	str	r2, [r3, #24]
 800b9be:	e008      	b.n	800b9d2 <USB_EPStartXfer+0xb32>
      }
      else
      {
        len = ep->xfer_len;
 800b9c0:	463b      	mov	r3, r7
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	699b      	ldr	r3, [r3, #24]
 800b9c6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
        ep->xfer_len = 0U;
 800b9ca:	463b      	mov	r3, r7
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800b9d2:	1d3b      	adds	r3, r7, #4
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b9da:	1d3b      	adds	r3, r7, #4
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b9e2:	b29b      	uxth	r3, r3
 800b9e4:	461a      	mov	r2, r3
 800b9e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b9ea:	4413      	add	r3, r2
 800b9ec:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b9f0:	463b      	mov	r3, r7
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	781b      	ldrb	r3, [r3, #0]
 800b9f6:	011a      	lsls	r2, r3, #4
 800b9f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b9fc:	4413      	add	r3, r2
 800b9fe:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ba02:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ba06:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d116      	bne.n	800ba3c <USB_EPStartXfer+0xb9c>
 800ba0e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ba12:	881b      	ldrh	r3, [r3, #0]
 800ba14:	b29b      	uxth	r3, r3
 800ba16:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ba1a:	b29a      	uxth	r2, r3
 800ba1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ba20:	801a      	strh	r2, [r3, #0]
 800ba22:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ba26:	881b      	ldrh	r3, [r3, #0]
 800ba28:	b29b      	uxth	r3, r3
 800ba2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba32:	b29a      	uxth	r2, r3
 800ba34:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ba38:	801a      	strh	r2, [r3, #0]
 800ba3a:	e32c      	b.n	800c096 <USB_EPStartXfer+0x11f6>
 800ba3c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ba40:	2b3e      	cmp	r3, #62	; 0x3e
 800ba42:	d818      	bhi.n	800ba76 <USB_EPStartXfer+0xbd6>
 800ba44:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ba48:	085b      	lsrs	r3, r3, #1
 800ba4a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ba4e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ba52:	f003 0301 	and.w	r3, r3, #1
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d004      	beq.n	800ba64 <USB_EPStartXfer+0xbc4>
 800ba5a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ba5e:	3301      	adds	r3, #1
 800ba60:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ba64:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ba68:	b29b      	uxth	r3, r3
 800ba6a:	029b      	lsls	r3, r3, #10
 800ba6c:	b29a      	uxth	r2, r3
 800ba6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ba72:	801a      	strh	r2, [r3, #0]
 800ba74:	e30f      	b.n	800c096 <USB_EPStartXfer+0x11f6>
 800ba76:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ba7a:	095b      	lsrs	r3, r3, #5
 800ba7c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ba80:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800ba84:	f003 031f 	and.w	r3, r3, #31
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d104      	bne.n	800ba96 <USB_EPStartXfer+0xbf6>
 800ba8c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ba90:	3b01      	subs	r3, #1
 800ba92:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ba96:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ba9a:	b29b      	uxth	r3, r3
 800ba9c:	029b      	lsls	r3, r3, #10
 800ba9e:	b29b      	uxth	r3, r3
 800baa0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800baa4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800baa8:	b29a      	uxth	r2, r3
 800baaa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800baae:	801a      	strh	r2, [r3, #0]
 800bab0:	e2f1      	b.n	800c096 <USB_EPStartXfer+0x11f6>
    }
    else
    {
      /*First Transfer Coming From HAL_PCD_EP_Receive & From ISR*/
      /*Set the Double buffer counter*/
      if (ep->type == EP_TYPE_BULK)
 800bab2:	463b      	mov	r3, r7
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	78db      	ldrb	r3, [r3, #3]
 800bab8:	2b02      	cmp	r3, #2
 800baba:	f040 818f 	bne.w	800bddc <USB_EPStartXfer+0xf3c>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800babe:	463b      	mov	r3, r7
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	785b      	ldrb	r3, [r3, #1]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d175      	bne.n	800bbb4 <USB_EPStartXfer+0xd14>
 800bac8:	1d3b      	adds	r3, r7, #4
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bad0:	1d3b      	adds	r3, r7, #4
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bad8:	b29b      	uxth	r3, r3
 800bada:	461a      	mov	r2, r3
 800badc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800bae0:	4413      	add	r3, r2
 800bae2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bae6:	463b      	mov	r3, r7
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	781b      	ldrb	r3, [r3, #0]
 800baec:	011a      	lsls	r2, r3, #4
 800baee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800baf2:	4413      	add	r3, r2
 800baf4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800baf8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bafc:	463b      	mov	r3, r7
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	691b      	ldr	r3, [r3, #16]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d116      	bne.n	800bb34 <USB_EPStartXfer+0xc94>
 800bb06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bb0a:	881b      	ldrh	r3, [r3, #0]
 800bb0c:	b29b      	uxth	r3, r3
 800bb0e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bb12:	b29a      	uxth	r2, r3
 800bb14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bb18:	801a      	strh	r2, [r3, #0]
 800bb1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bb1e:	881b      	ldrh	r3, [r3, #0]
 800bb20:	b29b      	uxth	r3, r3
 800bb22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb2a:	b29a      	uxth	r2, r3
 800bb2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bb30:	801a      	strh	r2, [r3, #0]
 800bb32:	e065      	b.n	800bc00 <USB_EPStartXfer+0xd60>
 800bb34:	463b      	mov	r3, r7
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	691b      	ldr	r3, [r3, #16]
 800bb3a:	2b3e      	cmp	r3, #62	; 0x3e
 800bb3c:	d81a      	bhi.n	800bb74 <USB_EPStartXfer+0xcd4>
 800bb3e:	463b      	mov	r3, r7
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	691b      	ldr	r3, [r3, #16]
 800bb44:	085b      	lsrs	r3, r3, #1
 800bb46:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bb4a:	463b      	mov	r3, r7
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	691b      	ldr	r3, [r3, #16]
 800bb50:	f003 0301 	and.w	r3, r3, #1
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d004      	beq.n	800bb62 <USB_EPStartXfer+0xcc2>
 800bb58:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bb5c:	3301      	adds	r3, #1
 800bb5e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bb62:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bb66:	b29b      	uxth	r3, r3
 800bb68:	029b      	lsls	r3, r3, #10
 800bb6a:	b29a      	uxth	r2, r3
 800bb6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bb70:	801a      	strh	r2, [r3, #0]
 800bb72:	e045      	b.n	800bc00 <USB_EPStartXfer+0xd60>
 800bb74:	463b      	mov	r3, r7
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	691b      	ldr	r3, [r3, #16]
 800bb7a:	095b      	lsrs	r3, r3, #5
 800bb7c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bb80:	463b      	mov	r3, r7
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	691b      	ldr	r3, [r3, #16]
 800bb86:	f003 031f 	and.w	r3, r3, #31
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d104      	bne.n	800bb98 <USB_EPStartXfer+0xcf8>
 800bb8e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bb92:	3b01      	subs	r3, #1
 800bb94:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bb98:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800bb9c:	b29b      	uxth	r3, r3
 800bb9e:	029b      	lsls	r3, r3, #10
 800bba0:	b29b      	uxth	r3, r3
 800bba2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bba6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bbaa:	b29a      	uxth	r2, r3
 800bbac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bbb0:	801a      	strh	r2, [r3, #0]
 800bbb2:	e025      	b.n	800bc00 <USB_EPStartXfer+0xd60>
 800bbb4:	463b      	mov	r3, r7
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	785b      	ldrb	r3, [r3, #1]
 800bbba:	2b01      	cmp	r3, #1
 800bbbc:	d120      	bne.n	800bc00 <USB_EPStartXfer+0xd60>
 800bbbe:	1d3b      	adds	r3, r7, #4
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bbc6:	1d3b      	adds	r3, r7, #4
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bbce:	b29b      	uxth	r3, r3
 800bbd0:	461a      	mov	r2, r3
 800bbd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800bbd6:	4413      	add	r3, r2
 800bbd8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bbdc:	463b      	mov	r3, r7
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	781b      	ldrb	r3, [r3, #0]
 800bbe2:	011a      	lsls	r2, r3, #4
 800bbe4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800bbe8:	4413      	add	r3, r2
 800bbea:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bbee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bbf2:	463b      	mov	r3, r7
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	691b      	ldr	r3, [r3, #16]
 800bbf8:	b29a      	uxth	r2, r3
 800bbfa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800bbfe:	801a      	strh	r2, [r3, #0]
 800bc00:	1d3b      	adds	r3, r7, #4
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800bc08:	463b      	mov	r3, r7
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	785b      	ldrb	r3, [r3, #1]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d175      	bne.n	800bcfe <USB_EPStartXfer+0xe5e>
 800bc12:	1d3b      	adds	r3, r7, #4
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800bc1a:	1d3b      	adds	r3, r7, #4
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bc22:	b29b      	uxth	r3, r3
 800bc24:	461a      	mov	r2, r3
 800bc26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800bc2a:	4413      	add	r3, r2
 800bc2c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800bc30:	463b      	mov	r3, r7
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	781b      	ldrb	r3, [r3, #0]
 800bc36:	011a      	lsls	r2, r3, #4
 800bc38:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800bc3c:	4413      	add	r3, r2
 800bc3e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bc42:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800bc46:	463b      	mov	r3, r7
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	691b      	ldr	r3, [r3, #16]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d116      	bne.n	800bc7e <USB_EPStartXfer+0xdde>
 800bc50:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bc54:	881b      	ldrh	r3, [r3, #0]
 800bc56:	b29b      	uxth	r3, r3
 800bc58:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bc5c:	b29a      	uxth	r2, r3
 800bc5e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bc62:	801a      	strh	r2, [r3, #0]
 800bc64:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bc68:	881b      	ldrh	r3, [r3, #0]
 800bc6a:	b29b      	uxth	r3, r3
 800bc6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc74:	b29a      	uxth	r2, r3
 800bc76:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bc7a:	801a      	strh	r2, [r3, #0]
 800bc7c:	e061      	b.n	800bd42 <USB_EPStartXfer+0xea2>
 800bc7e:	463b      	mov	r3, r7
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	691b      	ldr	r3, [r3, #16]
 800bc84:	2b3e      	cmp	r3, #62	; 0x3e
 800bc86:	d81a      	bhi.n	800bcbe <USB_EPStartXfer+0xe1e>
 800bc88:	463b      	mov	r3, r7
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	691b      	ldr	r3, [r3, #16]
 800bc8e:	085b      	lsrs	r3, r3, #1
 800bc90:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bc94:	463b      	mov	r3, r7
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	691b      	ldr	r3, [r3, #16]
 800bc9a:	f003 0301 	and.w	r3, r3, #1
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d004      	beq.n	800bcac <USB_EPStartXfer+0xe0c>
 800bca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bca6:	3301      	adds	r3, #1
 800bca8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bcac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bcb0:	b29b      	uxth	r3, r3
 800bcb2:	029b      	lsls	r3, r3, #10
 800bcb4:	b29a      	uxth	r2, r3
 800bcb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bcba:	801a      	strh	r2, [r3, #0]
 800bcbc:	e041      	b.n	800bd42 <USB_EPStartXfer+0xea2>
 800bcbe:	463b      	mov	r3, r7
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	691b      	ldr	r3, [r3, #16]
 800bcc4:	095b      	lsrs	r3, r3, #5
 800bcc6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bcca:	463b      	mov	r3, r7
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	691b      	ldr	r3, [r3, #16]
 800bcd0:	f003 031f 	and.w	r3, r3, #31
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d104      	bne.n	800bce2 <USB_EPStartXfer+0xe42>
 800bcd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bcdc:	3b01      	subs	r3, #1
 800bcde:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bce2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bce6:	b29b      	uxth	r3, r3
 800bce8:	029b      	lsls	r3, r3, #10
 800bcea:	b29b      	uxth	r3, r3
 800bcec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bcf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bcf4:	b29a      	uxth	r2, r3
 800bcf6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bcfa:	801a      	strh	r2, [r3, #0]
 800bcfc:	e021      	b.n	800bd42 <USB_EPStartXfer+0xea2>
 800bcfe:	463b      	mov	r3, r7
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	785b      	ldrb	r3, [r3, #1]
 800bd04:	2b01      	cmp	r3, #1
 800bd06:	d11c      	bne.n	800bd42 <USB_EPStartXfer+0xea2>
 800bd08:	1d3b      	adds	r3, r7, #4
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bd10:	b29b      	uxth	r3, r3
 800bd12:	461a      	mov	r2, r3
 800bd14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bd18:	4413      	add	r3, r2
 800bd1a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800bd1e:	463b      	mov	r3, r7
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	781b      	ldrb	r3, [r3, #0]
 800bd24:	011a      	lsls	r2, r3, #4
 800bd26:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bd2a:	4413      	add	r3, r2
 800bd2c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bd30:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800bd34:	463b      	mov	r3, r7
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	691b      	ldr	r3, [r3, #16]
 800bd3a:	b29a      	uxth	r2, r3
 800bd3c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800bd40:	801a      	strh	r2, [r3, #0]
        /*Coming from ISR*/
        if (ep->xfer_count != 0U)
 800bd42:	463b      	mov	r3, r7
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	69db      	ldr	r3, [r3, #28]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	f000 81a4 	beq.w	800c096 <USB_EPStartXfer+0x11f6>
        {
          /* update last value to check if there is blocking state*/
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800bd4e:	1d3b      	adds	r3, r7, #4
 800bd50:	681a      	ldr	r2, [r3, #0]
 800bd52:	463b      	mov	r3, r7
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	781b      	ldrb	r3, [r3, #0]
 800bd58:	009b      	lsls	r3, r3, #2
 800bd5a:	4413      	add	r3, r2
 800bd5c:	881b      	ldrh	r3, [r3, #0]
 800bd5e:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bd62:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800bd66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d005      	beq.n	800bd7a <USB_EPStartXfer+0xeda>
 800bd6e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800bd72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d10d      	bne.n	800bd96 <USB_EPStartXfer+0xef6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bd7a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800bd7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	f040 8187 	bne.w	800c096 <USB_EPStartXfer+0x11f6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bd88:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800bd8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	f040 8180 	bne.w	800c096 <USB_EPStartXfer+0x11f6>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 800bd96:	1d3b      	adds	r3, r7, #4
 800bd98:	681a      	ldr	r2, [r3, #0]
 800bd9a:	463b      	mov	r3, r7
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	781b      	ldrb	r3, [r3, #0]
 800bda0:	009b      	lsls	r3, r3, #2
 800bda2:	4413      	add	r3, r2
 800bda4:	881b      	ldrh	r3, [r3, #0]
 800bda6:	b29b      	uxth	r3, r3
 800bda8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bdac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bdb0:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 800bdb4:	1d3b      	adds	r3, r7, #4
 800bdb6:	681a      	ldr	r2, [r3, #0]
 800bdb8:	463b      	mov	r3, r7
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	781b      	ldrb	r3, [r3, #0]
 800bdbe:	009b      	lsls	r3, r3, #2
 800bdc0:	441a      	add	r2, r3
 800bdc2:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 800bdc6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bdca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bdce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bdd2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800bdd6:	b29b      	uxth	r3, r3
 800bdd8:	8013      	strh	r3, [r2, #0]
 800bdda:	e15c      	b.n	800c096 <USB_EPStartXfer+0x11f6>
          }
        }
      }
      /*iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800bddc:	463b      	mov	r3, r7
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	78db      	ldrb	r3, [r3, #3]
 800bde2:	2b01      	cmp	r3, #1
 800bde4:	f040 8155 	bne.w	800c092 <USB_EPStartXfer+0x11f2>
      {
        /* Multi packet transfer*/
        if (ep->xfer_len > ep->maxpacket)
 800bde8:	463b      	mov	r3, r7
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	699a      	ldr	r2, [r3, #24]
 800bdee:	463b      	mov	r3, r7
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	691b      	ldr	r3, [r3, #16]
 800bdf4:	429a      	cmp	r2, r3
 800bdf6:	d90e      	bls.n	800be16 <USB_EPStartXfer+0xf76>
        {
          len = ep->maxpacket;
 800bdf8:	463b      	mov	r3, r7
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	691b      	ldr	r3, [r3, #16]
 800bdfe:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          ep->xfer_len -= len;
 800be02:	463b      	mov	r3, r7
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	699a      	ldr	r2, [r3, #24]
 800be08:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800be0c:	1ad2      	subs	r2, r2, r3
 800be0e:	463b      	mov	r3, r7
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	619a      	str	r2, [r3, #24]
 800be14:	e008      	b.n	800be28 <USB_EPStartXfer+0xf88>
        }
        else
        {
          len = ep->xfer_len;
 800be16:	463b      	mov	r3, r7
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	699b      	ldr	r3, [r3, #24]
 800be1c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          ep->xfer_len = 0U;
 800be20:	463b      	mov	r3, r7
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	2200      	movs	r2, #0
 800be26:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800be28:	463b      	mov	r3, r7
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	785b      	ldrb	r3, [r3, #1]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d16f      	bne.n	800bf12 <USB_EPStartXfer+0x1072>
 800be32:	1d3b      	adds	r3, r7, #4
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800be3a:	1d3b      	adds	r3, r7, #4
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800be42:	b29b      	uxth	r3, r3
 800be44:	461a      	mov	r2, r3
 800be46:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800be4a:	4413      	add	r3, r2
 800be4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800be50:	463b      	mov	r3, r7
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	781b      	ldrb	r3, [r3, #0]
 800be56:	011a      	lsls	r2, r3, #4
 800be58:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800be5c:	4413      	add	r3, r2
 800be5e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800be62:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800be66:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d116      	bne.n	800be9c <USB_EPStartXfer+0xffc>
 800be6e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800be72:	881b      	ldrh	r3, [r3, #0]
 800be74:	b29b      	uxth	r3, r3
 800be76:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800be7a:	b29a      	uxth	r2, r3
 800be7c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800be80:	801a      	strh	r2, [r3, #0]
 800be82:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800be86:	881b      	ldrh	r3, [r3, #0]
 800be88:	b29b      	uxth	r3, r3
 800be8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be92:	b29a      	uxth	r2, r3
 800be94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800be98:	801a      	strh	r2, [r3, #0]
 800be9a:	e05f      	b.n	800bf5c <USB_EPStartXfer+0x10bc>
 800be9c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800bea0:	2b3e      	cmp	r3, #62	; 0x3e
 800bea2:	d818      	bhi.n	800bed6 <USB_EPStartXfer+0x1036>
 800bea4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800bea8:	085b      	lsrs	r3, r3, #1
 800beaa:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800beae:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800beb2:	f003 0301 	and.w	r3, r3, #1
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d004      	beq.n	800bec4 <USB_EPStartXfer+0x1024>
 800beba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bebe:	3301      	adds	r3, #1
 800bec0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800bec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bec8:	b29b      	uxth	r3, r3
 800beca:	029b      	lsls	r3, r3, #10
 800becc:	b29a      	uxth	r2, r3
 800bece:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800bed2:	801a      	strh	r2, [r3, #0]
 800bed4:	e042      	b.n	800bf5c <USB_EPStartXfer+0x10bc>
 800bed6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800beda:	095b      	lsrs	r3, r3, #5
 800bedc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800bee0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800bee4:	f003 031f 	and.w	r3, r3, #31
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d104      	bne.n	800bef6 <USB_EPStartXfer+0x1056>
 800beec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bef0:	3b01      	subs	r3, #1
 800bef2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800bef6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800befa:	b29b      	uxth	r3, r3
 800befc:	029b      	lsls	r3, r3, #10
 800befe:	b29b      	uxth	r3, r3
 800bf00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bf04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bf08:	b29a      	uxth	r2, r3
 800bf0a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800bf0e:	801a      	strh	r2, [r3, #0]
 800bf10:	e024      	b.n	800bf5c <USB_EPStartXfer+0x10bc>
 800bf12:	463b      	mov	r3, r7
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	785b      	ldrb	r3, [r3, #1]
 800bf18:	2b01      	cmp	r3, #1
 800bf1a:	d11f      	bne.n	800bf5c <USB_EPStartXfer+0x10bc>
 800bf1c:	1d3b      	adds	r3, r7, #4
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bf24:	1d3b      	adds	r3, r7, #4
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bf2c:	b29b      	uxth	r3, r3
 800bf2e:	461a      	mov	r2, r3
 800bf30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bf34:	4413      	add	r3, r2
 800bf36:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bf3a:	463b      	mov	r3, r7
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	781b      	ldrb	r3, [r3, #0]
 800bf40:	011a      	lsls	r2, r3, #4
 800bf42:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bf46:	4413      	add	r3, r2
 800bf48:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bf4c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800bf50:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800bf54:	b29a      	uxth	r2, r3
 800bf56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800bf5a:	801a      	strh	r2, [r3, #0]
 800bf5c:	1d3b      	adds	r3, r7, #4
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bf64:	463b      	mov	r3, r7
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	785b      	ldrb	r3, [r3, #1]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d16f      	bne.n	800c04e <USB_EPStartXfer+0x11ae>
 800bf6e:	1d3b      	adds	r3, r7, #4
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bf76:	1d3b      	adds	r3, r7, #4
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bf7e:	b29b      	uxth	r3, r3
 800bf80:	461a      	mov	r2, r3
 800bf82:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800bf86:	4413      	add	r3, r2
 800bf88:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bf8c:	463b      	mov	r3, r7
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	781b      	ldrb	r3, [r3, #0]
 800bf92:	011a      	lsls	r2, r3, #4
 800bf94:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800bf98:	4413      	add	r3, r2
 800bf9a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bf9e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800bfa2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d116      	bne.n	800bfd8 <USB_EPStartXfer+0x1138>
 800bfaa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800bfae:	881b      	ldrh	r3, [r3, #0]
 800bfb0:	b29b      	uxth	r3, r3
 800bfb2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bfb6:	b29a      	uxth	r2, r3
 800bfb8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800bfbc:	801a      	strh	r2, [r3, #0]
 800bfbe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800bfc2:	881b      	ldrh	r3, [r3, #0]
 800bfc4:	b29b      	uxth	r3, r3
 800bfc6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bfca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bfce:	b29a      	uxth	r2, r3
 800bfd0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800bfd4:	801a      	strh	r2, [r3, #0]
 800bfd6:	e05e      	b.n	800c096 <USB_EPStartXfer+0x11f6>
 800bfd8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800bfdc:	2b3e      	cmp	r3, #62	; 0x3e
 800bfde:	d818      	bhi.n	800c012 <USB_EPStartXfer+0x1172>
 800bfe0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800bfe4:	085b      	lsrs	r3, r3, #1
 800bfe6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800bfea:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800bfee:	f003 0301 	and.w	r3, r3, #1
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d004      	beq.n	800c000 <USB_EPStartXfer+0x1160>
 800bff6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bffa:	3301      	adds	r3, #1
 800bffc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c000:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c004:	b29b      	uxth	r3, r3
 800c006:	029b      	lsls	r3, r3, #10
 800c008:	b29a      	uxth	r2, r3
 800c00a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c00e:	801a      	strh	r2, [r3, #0]
 800c010:	e041      	b.n	800c096 <USB_EPStartXfer+0x11f6>
 800c012:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800c016:	095b      	lsrs	r3, r3, #5
 800c018:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c01c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800c020:	f003 031f 	and.w	r3, r3, #31
 800c024:	2b00      	cmp	r3, #0
 800c026:	d104      	bne.n	800c032 <USB_EPStartXfer+0x1192>
 800c028:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c02c:	3b01      	subs	r3, #1
 800c02e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c032:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c036:	b29b      	uxth	r3, r3
 800c038:	029b      	lsls	r3, r3, #10
 800c03a:	b29b      	uxth	r3, r3
 800c03c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c040:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c044:	b29a      	uxth	r2, r3
 800c046:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c04a:	801a      	strh	r2, [r3, #0]
 800c04c:	e023      	b.n	800c096 <USB_EPStartXfer+0x11f6>
 800c04e:	463b      	mov	r3, r7
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	785b      	ldrb	r3, [r3, #1]
 800c054:	2b01      	cmp	r3, #1
 800c056:	d11e      	bne.n	800c096 <USB_EPStartXfer+0x11f6>
 800c058:	1d3b      	adds	r3, r7, #4
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c060:	b29b      	uxth	r3, r3
 800c062:	461a      	mov	r2, r3
 800c064:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c068:	4413      	add	r3, r2
 800c06a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c06e:	463b      	mov	r3, r7
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	781b      	ldrb	r3, [r3, #0]
 800c074:	011a      	lsls	r2, r3, #4
 800c076:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c07a:	4413      	add	r3, r2
 800c07c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c080:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c084:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800c088:	b29a      	uxth	r2, r3
 800c08a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c08e:	801a      	strh	r2, [r3, #0]
 800c090:	e001      	b.n	800c096 <USB_EPStartXfer+0x11f6>
      }
      else
      {
        return HAL_ERROR;
 800c092:	2301      	movs	r3, #1
 800c094:	e02e      	b.n	800c0f4 <USB_EPStartXfer+0x1254>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c096:	1d3b      	adds	r3, r7, #4
 800c098:	681a      	ldr	r2, [r3, #0]
 800c09a:	463b      	mov	r3, r7
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	781b      	ldrb	r3, [r3, #0]
 800c0a0:	009b      	lsls	r3, r3, #2
 800c0a2:	4413      	add	r3, r2
 800c0a4:	881b      	ldrh	r3, [r3, #0]
 800c0a6:	b29b      	uxth	r3, r3
 800c0a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c0ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c0b0:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800c0b4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800c0b8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c0bc:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800c0c0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800c0c4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800c0c8:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800c0cc:	1d3b      	adds	r3, r7, #4
 800c0ce:	681a      	ldr	r2, [r3, #0]
 800c0d0:	463b      	mov	r3, r7
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	781b      	ldrb	r3, [r3, #0]
 800c0d6:	009b      	lsls	r3, r3, #2
 800c0d8:	441a      	add	r2, r3
 800c0da:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800c0de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c0e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c0e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c0ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0ee:	b29b      	uxth	r3, r3
 800c0f0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c0f2:	2300      	movs	r3, #0
}
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	bd80      	pop	{r7, pc}

0800c0fe <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c0fe:	b480      	push	{r7}
 800c100:	b085      	sub	sp, #20
 800c102:	af00      	add	r7, sp, #0
 800c104:	6078      	str	r0, [r7, #4]
 800c106:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	785b      	ldrb	r3, [r3, #1]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d020      	beq.n	800c152 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800c110:	687a      	ldr	r2, [r7, #4]
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	781b      	ldrb	r3, [r3, #0]
 800c116:	009b      	lsls	r3, r3, #2
 800c118:	4413      	add	r3, r2
 800c11a:	881b      	ldrh	r3, [r3, #0]
 800c11c:	b29b      	uxth	r3, r3
 800c11e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c122:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c126:	81bb      	strh	r3, [r7, #12]
 800c128:	89bb      	ldrh	r3, [r7, #12]
 800c12a:	f083 0310 	eor.w	r3, r3, #16
 800c12e:	81bb      	strh	r3, [r7, #12]
 800c130:	687a      	ldr	r2, [r7, #4]
 800c132:	683b      	ldr	r3, [r7, #0]
 800c134:	781b      	ldrb	r3, [r3, #0]
 800c136:	009b      	lsls	r3, r3, #2
 800c138:	441a      	add	r2, r3
 800c13a:	89bb      	ldrh	r3, [r7, #12]
 800c13c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c140:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c144:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c148:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c14c:	b29b      	uxth	r3, r3
 800c14e:	8013      	strh	r3, [r2, #0]
 800c150:	e01f      	b.n	800c192 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800c152:	687a      	ldr	r2, [r7, #4]
 800c154:	683b      	ldr	r3, [r7, #0]
 800c156:	781b      	ldrb	r3, [r3, #0]
 800c158:	009b      	lsls	r3, r3, #2
 800c15a:	4413      	add	r3, r2
 800c15c:	881b      	ldrh	r3, [r3, #0]
 800c15e:	b29b      	uxth	r3, r3
 800c160:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c164:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c168:	81fb      	strh	r3, [r7, #14]
 800c16a:	89fb      	ldrh	r3, [r7, #14]
 800c16c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c170:	81fb      	strh	r3, [r7, #14]
 800c172:	687a      	ldr	r2, [r7, #4]
 800c174:	683b      	ldr	r3, [r7, #0]
 800c176:	781b      	ldrb	r3, [r3, #0]
 800c178:	009b      	lsls	r3, r3, #2
 800c17a:	441a      	add	r2, r3
 800c17c:	89fb      	ldrh	r3, [r7, #14]
 800c17e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c182:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c186:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c18a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c18e:	b29b      	uxth	r3, r3
 800c190:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c192:	2300      	movs	r3, #0
}
 800c194:	4618      	mov	r0, r3
 800c196:	3714      	adds	r7, #20
 800c198:	46bd      	mov	sp, r7
 800c19a:	bc80      	pop	{r7}
 800c19c:	4770      	bx	lr

0800c19e <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c19e:	b480      	push	{r7}
 800c1a0:	b087      	sub	sp, #28
 800c1a2:	af00      	add	r7, sp, #0
 800c1a4:	6078      	str	r0, [r7, #4]
 800c1a6:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800c1a8:	683b      	ldr	r3, [r7, #0]
 800c1aa:	7b1b      	ldrb	r3, [r3, #12]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	f040 809d 	bne.w	800c2ec <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800c1b2:	683b      	ldr	r3, [r7, #0]
 800c1b4:	785b      	ldrb	r3, [r3, #1]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d04c      	beq.n	800c254 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c1ba:	687a      	ldr	r2, [r7, #4]
 800c1bc:	683b      	ldr	r3, [r7, #0]
 800c1be:	781b      	ldrb	r3, [r3, #0]
 800c1c0:	009b      	lsls	r3, r3, #2
 800c1c2:	4413      	add	r3, r2
 800c1c4:	881b      	ldrh	r3, [r3, #0]
 800c1c6:	823b      	strh	r3, [r7, #16]
 800c1c8:	8a3b      	ldrh	r3, [r7, #16]
 800c1ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d01b      	beq.n	800c20a <USB_EPClearStall+0x6c>
 800c1d2:	687a      	ldr	r2, [r7, #4]
 800c1d4:	683b      	ldr	r3, [r7, #0]
 800c1d6:	781b      	ldrb	r3, [r3, #0]
 800c1d8:	009b      	lsls	r3, r3, #2
 800c1da:	4413      	add	r3, r2
 800c1dc:	881b      	ldrh	r3, [r3, #0]
 800c1de:	b29b      	uxth	r3, r3
 800c1e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c1e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c1e8:	81fb      	strh	r3, [r7, #14]
 800c1ea:	687a      	ldr	r2, [r7, #4]
 800c1ec:	683b      	ldr	r3, [r7, #0]
 800c1ee:	781b      	ldrb	r3, [r3, #0]
 800c1f0:	009b      	lsls	r3, r3, #2
 800c1f2:	441a      	add	r2, r3
 800c1f4:	89fb      	ldrh	r3, [r7, #14]
 800c1f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c1fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c1fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c202:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c206:	b29b      	uxth	r3, r3
 800c208:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	78db      	ldrb	r3, [r3, #3]
 800c20e:	2b01      	cmp	r3, #1
 800c210:	d06c      	beq.n	800c2ec <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c212:	687a      	ldr	r2, [r7, #4]
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	781b      	ldrb	r3, [r3, #0]
 800c218:	009b      	lsls	r3, r3, #2
 800c21a:	4413      	add	r3, r2
 800c21c:	881b      	ldrh	r3, [r3, #0]
 800c21e:	b29b      	uxth	r3, r3
 800c220:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c224:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c228:	81bb      	strh	r3, [r7, #12]
 800c22a:	89bb      	ldrh	r3, [r7, #12]
 800c22c:	f083 0320 	eor.w	r3, r3, #32
 800c230:	81bb      	strh	r3, [r7, #12]
 800c232:	687a      	ldr	r2, [r7, #4]
 800c234:	683b      	ldr	r3, [r7, #0]
 800c236:	781b      	ldrb	r3, [r3, #0]
 800c238:	009b      	lsls	r3, r3, #2
 800c23a:	441a      	add	r2, r3
 800c23c:	89bb      	ldrh	r3, [r7, #12]
 800c23e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c242:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c246:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c24a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c24e:	b29b      	uxth	r3, r3
 800c250:	8013      	strh	r3, [r2, #0]
 800c252:	e04b      	b.n	800c2ec <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c254:	687a      	ldr	r2, [r7, #4]
 800c256:	683b      	ldr	r3, [r7, #0]
 800c258:	781b      	ldrb	r3, [r3, #0]
 800c25a:	009b      	lsls	r3, r3, #2
 800c25c:	4413      	add	r3, r2
 800c25e:	881b      	ldrh	r3, [r3, #0]
 800c260:	82fb      	strh	r3, [r7, #22]
 800c262:	8afb      	ldrh	r3, [r7, #22]
 800c264:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d01b      	beq.n	800c2a4 <USB_EPClearStall+0x106>
 800c26c:	687a      	ldr	r2, [r7, #4]
 800c26e:	683b      	ldr	r3, [r7, #0]
 800c270:	781b      	ldrb	r3, [r3, #0]
 800c272:	009b      	lsls	r3, r3, #2
 800c274:	4413      	add	r3, r2
 800c276:	881b      	ldrh	r3, [r3, #0]
 800c278:	b29b      	uxth	r3, r3
 800c27a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c27e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c282:	82bb      	strh	r3, [r7, #20]
 800c284:	687a      	ldr	r2, [r7, #4]
 800c286:	683b      	ldr	r3, [r7, #0]
 800c288:	781b      	ldrb	r3, [r3, #0]
 800c28a:	009b      	lsls	r3, r3, #2
 800c28c:	441a      	add	r2, r3
 800c28e:	8abb      	ldrh	r3, [r7, #20]
 800c290:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c294:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c298:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c29c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2a0:	b29b      	uxth	r3, r3
 800c2a2:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c2a4:	687a      	ldr	r2, [r7, #4]
 800c2a6:	683b      	ldr	r3, [r7, #0]
 800c2a8:	781b      	ldrb	r3, [r3, #0]
 800c2aa:	009b      	lsls	r3, r3, #2
 800c2ac:	4413      	add	r3, r2
 800c2ae:	881b      	ldrh	r3, [r3, #0]
 800c2b0:	b29b      	uxth	r3, r3
 800c2b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c2b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c2ba:	827b      	strh	r3, [r7, #18]
 800c2bc:	8a7b      	ldrh	r3, [r7, #18]
 800c2be:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c2c2:	827b      	strh	r3, [r7, #18]
 800c2c4:	8a7b      	ldrh	r3, [r7, #18]
 800c2c6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800c2ca:	827b      	strh	r3, [r7, #18]
 800c2cc:	687a      	ldr	r2, [r7, #4]
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	781b      	ldrb	r3, [r3, #0]
 800c2d2:	009b      	lsls	r3, r3, #2
 800c2d4:	441a      	add	r2, r3
 800c2d6:	8a7b      	ldrh	r3, [r7, #18]
 800c2d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c2dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c2e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c2e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2e8:	b29b      	uxth	r3, r3
 800c2ea:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800c2ec:	2300      	movs	r3, #0
}
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	371c      	adds	r7, #28
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bc80      	pop	{r7}
 800c2f6:	4770      	bx	lr

0800c2f8 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800c2f8:	b480      	push	{r7}
 800c2fa:	b083      	sub	sp, #12
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	6078      	str	r0, [r7, #4]
 800c300:	460b      	mov	r3, r1
 800c302:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800c304:	78fb      	ldrb	r3, [r7, #3]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d103      	bne.n	800c312 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	2280      	movs	r2, #128	; 0x80
 800c30e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800c312:	2300      	movs	r3, #0
}
 800c314:	4618      	mov	r0, r3
 800c316:	370c      	adds	r7, #12
 800c318:	46bd      	mov	sp, r7
 800c31a:	bc80      	pop	{r7}
 800c31c:	4770      	bx	lr

0800c31e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800c31e:	b480      	push	{r7}
 800c320:	b083      	sub	sp, #12
 800c322:	af00      	add	r7, sp, #0
 800c324:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800c326:	2300      	movs	r3, #0
}
 800c328:	4618      	mov	r0, r3
 800c32a:	370c      	adds	r7, #12
 800c32c:	46bd      	mov	sp, r7
 800c32e:	bc80      	pop	{r7}
 800c330:	4770      	bx	lr

0800c332 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800c332:	b480      	push	{r7}
 800c334:	b085      	sub	sp, #20
 800c336:	af00      	add	r7, sp, #0
 800c338:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800c340:	b29b      	uxth	r3, r3
 800c342:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800c344:	68fb      	ldr	r3, [r7, #12]
}
 800c346:	4618      	mov	r0, r3
 800c348:	3714      	adds	r7, #20
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bc80      	pop	{r7}
 800c34e:	4770      	bx	lr

0800c350 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800c350:	b480      	push	{r7}
 800c352:	b083      	sub	sp, #12
 800c354:	af00      	add	r7, sp, #0
 800c356:	6078      	str	r0, [r7, #4]
 800c358:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800c35a:	2300      	movs	r3, #0
}
 800c35c:	4618      	mov	r0, r3
 800c35e:	370c      	adds	r7, #12
 800c360:	46bd      	mov	sp, r7
 800c362:	bc80      	pop	{r7}
 800c364:	4770      	bx	lr

0800c366 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c366:	b480      	push	{r7}
 800c368:	b08d      	sub	sp, #52	; 0x34
 800c36a:	af00      	add	r7, sp, #0
 800c36c:	60f8      	str	r0, [r7, #12]
 800c36e:	60b9      	str	r1, [r7, #8]
 800c370:	4611      	mov	r1, r2
 800c372:	461a      	mov	r2, r3
 800c374:	460b      	mov	r3, r1
 800c376:	80fb      	strh	r3, [r7, #6]
 800c378:	4613      	mov	r3, r2
 800c37a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800c37c:	88bb      	ldrh	r3, [r7, #4]
 800c37e:	3301      	adds	r3, #1
 800c380:	085b      	lsrs	r3, r3, #1
 800c382:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c38c:	88fb      	ldrh	r3, [r7, #6]
 800c38e:	005a      	lsls	r2, r3, #1
 800c390:	69fb      	ldr	r3, [r7, #28]
 800c392:	4413      	add	r3, r2
 800c394:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c398:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800c39a:	6a3b      	ldr	r3, [r7, #32]
 800c39c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c39e:	e01e      	b.n	800c3de <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 800c3a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3a2:	781b      	ldrb	r3, [r3, #0]
 800c3a4:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800c3a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3a8:	3301      	adds	r3, #1
 800c3aa:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800c3ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3ae:	781b      	ldrb	r3, [r3, #0]
 800c3b0:	b29b      	uxth	r3, r3
 800c3b2:	021b      	lsls	r3, r3, #8
 800c3b4:	b29b      	uxth	r3, r3
 800c3b6:	461a      	mov	r2, r3
 800c3b8:	69bb      	ldr	r3, [r7, #24]
 800c3ba:	4313      	orrs	r3, r2
 800c3bc:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800c3be:	697b      	ldr	r3, [r7, #20]
 800c3c0:	b29a      	uxth	r2, r3
 800c3c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3c4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800c3c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3c8:	3302      	adds	r3, #2
 800c3ca:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800c3cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3ce:	3302      	adds	r3, #2
 800c3d0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800c3d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3d4:	3301      	adds	r3, #1
 800c3d6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800c3d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3da:	3b01      	subs	r3, #1
 800c3dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c3de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d1dd      	bne.n	800c3a0 <USB_WritePMA+0x3a>
  }
}
 800c3e4:	bf00      	nop
 800c3e6:	3734      	adds	r7, #52	; 0x34
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	bc80      	pop	{r7}
 800c3ec:	4770      	bx	lr

0800c3ee <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c3ee:	b480      	push	{r7}
 800c3f0:	b08b      	sub	sp, #44	; 0x2c
 800c3f2:	af00      	add	r7, sp, #0
 800c3f4:	60f8      	str	r0, [r7, #12]
 800c3f6:	60b9      	str	r1, [r7, #8]
 800c3f8:	4611      	mov	r1, r2
 800c3fa:	461a      	mov	r2, r3
 800c3fc:	460b      	mov	r3, r1
 800c3fe:	80fb      	strh	r3, [r7, #6]
 800c400:	4613      	mov	r3, r2
 800c402:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800c404:	88bb      	ldrh	r3, [r7, #4]
 800c406:	085b      	lsrs	r3, r3, #1
 800c408:	b29b      	uxth	r3, r3
 800c40a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c414:	88fb      	ldrh	r3, [r7, #6]
 800c416:	005a      	lsls	r2, r3, #1
 800c418:	697b      	ldr	r3, [r7, #20]
 800c41a:	4413      	add	r3, r2
 800c41c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c420:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800c422:	69bb      	ldr	r3, [r7, #24]
 800c424:	627b      	str	r3, [r7, #36]	; 0x24
 800c426:	e01b      	b.n	800c460 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800c428:	6a3b      	ldr	r3, [r7, #32]
 800c42a:	881b      	ldrh	r3, [r3, #0]
 800c42c:	b29b      	uxth	r3, r3
 800c42e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800c430:	6a3b      	ldr	r3, [r7, #32]
 800c432:	3302      	adds	r3, #2
 800c434:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800c436:	693b      	ldr	r3, [r7, #16]
 800c438:	b2da      	uxtb	r2, r3
 800c43a:	69fb      	ldr	r3, [r7, #28]
 800c43c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c43e:	69fb      	ldr	r3, [r7, #28]
 800c440:	3301      	adds	r3, #1
 800c442:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800c444:	693b      	ldr	r3, [r7, #16]
 800c446:	0a1b      	lsrs	r3, r3, #8
 800c448:	b2da      	uxtb	r2, r3
 800c44a:	69fb      	ldr	r3, [r7, #28]
 800c44c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c44e:	69fb      	ldr	r3, [r7, #28]
 800c450:	3301      	adds	r3, #1
 800c452:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800c454:	6a3b      	ldr	r3, [r7, #32]
 800c456:	3302      	adds	r3, #2
 800c458:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800c45a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c45c:	3b01      	subs	r3, #1
 800c45e:	627b      	str	r3, [r7, #36]	; 0x24
 800c460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c462:	2b00      	cmp	r3, #0
 800c464:	d1e0      	bne.n	800c428 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800c466:	88bb      	ldrh	r3, [r7, #4]
 800c468:	f003 0301 	and.w	r3, r3, #1
 800c46c:	b29b      	uxth	r3, r3
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d007      	beq.n	800c482 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800c472:	6a3b      	ldr	r3, [r7, #32]
 800c474:	881b      	ldrh	r3, [r3, #0]
 800c476:	b29b      	uxth	r3, r3
 800c478:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800c47a:	693b      	ldr	r3, [r7, #16]
 800c47c:	b2da      	uxtb	r2, r3
 800c47e:	69fb      	ldr	r3, [r7, #28]
 800c480:	701a      	strb	r2, [r3, #0]
  }
}
 800c482:	bf00      	nop
 800c484:	372c      	adds	r7, #44	; 0x2c
 800c486:	46bd      	mov	sp, r7
 800c488:	bc80      	pop	{r7}
 800c48a:	4770      	bx	lr

0800c48c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c48c:	b580      	push	{r7, lr}
 800c48e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800c490:	4904      	ldr	r1, [pc, #16]	; (800c4a4 <MX_FATFS_Init+0x18>)
 800c492:	4805      	ldr	r0, [pc, #20]	; (800c4a8 <MX_FATFS_Init+0x1c>)
 800c494:	f002 faca 	bl	800ea2c <FATFS_LinkDriver>
 800c498:	4603      	mov	r3, r0
 800c49a:	461a      	mov	r2, r3
 800c49c:	4b03      	ldr	r3, [pc, #12]	; (800c4ac <MX_FATFS_Init+0x20>)
 800c49e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c4a0:	bf00      	nop
 800c4a2:	bd80      	pop	{r7, pc}
 800c4a4:	20003fe0 	.word	0x20003fe0
 800c4a8:	20000014 	.word	0x20000014
 800c4ac:	20003fe4 	.word	0x20003fe4

0800c4b0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800c4b0:	b480      	push	{r7}
 800c4b2:	b083      	sub	sp, #12
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800c4ba:	4b05      	ldr	r3, [pc, #20]	; (800c4d0 <USER_initialize+0x20>)
 800c4bc:	2201      	movs	r2, #1
 800c4be:	701a      	strb	r2, [r3, #0]
    return Stat;
 800c4c0:	4b03      	ldr	r3, [pc, #12]	; (800c4d0 <USER_initialize+0x20>)
 800c4c2:	781b      	ldrb	r3, [r3, #0]
 800c4c4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	370c      	adds	r7, #12
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	bc80      	pop	{r7}
 800c4ce:	4770      	bx	lr
 800c4d0:	20000010 	.word	0x20000010

0800c4d4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800c4d4:	b480      	push	{r7}
 800c4d6:	b083      	sub	sp, #12
 800c4d8:	af00      	add	r7, sp, #0
 800c4da:	4603      	mov	r3, r0
 800c4dc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800c4de:	4b05      	ldr	r3, [pc, #20]	; (800c4f4 <USER_status+0x20>)
 800c4e0:	2201      	movs	r2, #1
 800c4e2:	701a      	strb	r2, [r3, #0]
    return Stat;
 800c4e4:	4b03      	ldr	r3, [pc, #12]	; (800c4f4 <USER_status+0x20>)
 800c4e6:	781b      	ldrb	r3, [r3, #0]
 800c4e8:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	370c      	adds	r7, #12
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	bc80      	pop	{r7}
 800c4f2:	4770      	bx	lr
 800c4f4:	20000010 	.word	0x20000010

0800c4f8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800c4f8:	b480      	push	{r7}
 800c4fa:	b085      	sub	sp, #20
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	60b9      	str	r1, [r7, #8]
 800c500:	607a      	str	r2, [r7, #4]
 800c502:	603b      	str	r3, [r7, #0]
 800c504:	4603      	mov	r3, r0
 800c506:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800c508:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800c50a:	4618      	mov	r0, r3
 800c50c:	3714      	adds	r7, #20
 800c50e:	46bd      	mov	sp, r7
 800c510:	bc80      	pop	{r7}
 800c512:	4770      	bx	lr

0800c514 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800c514:	b480      	push	{r7}
 800c516:	b085      	sub	sp, #20
 800c518:	af00      	add	r7, sp, #0
 800c51a:	60b9      	str	r1, [r7, #8]
 800c51c:	607a      	str	r2, [r7, #4]
 800c51e:	603b      	str	r3, [r7, #0]
 800c520:	4603      	mov	r3, r0
 800c522:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800c524:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800c526:	4618      	mov	r0, r3
 800c528:	3714      	adds	r7, #20
 800c52a:	46bd      	mov	sp, r7
 800c52c:	bc80      	pop	{r7}
 800c52e:	4770      	bx	lr

0800c530 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800c530:	b480      	push	{r7}
 800c532:	b085      	sub	sp, #20
 800c534:	af00      	add	r7, sp, #0
 800c536:	4603      	mov	r3, r0
 800c538:	603a      	str	r2, [r7, #0]
 800c53a:	71fb      	strb	r3, [r7, #7]
 800c53c:	460b      	mov	r3, r1
 800c53e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800c540:	2301      	movs	r3, #1
 800c542:	73fb      	strb	r3, [r7, #15]
    return res;
 800c544:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800c546:	4618      	mov	r0, r3
 800c548:	3714      	adds	r7, #20
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bc80      	pop	{r7}
 800c54e:	4770      	bx	lr

0800c550 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t  USBD_MSC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b082      	sub	sp, #8
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
 800c558:	460b      	mov	r3, r1
 800c55a:	70fb      	strb	r3, [r7, #3]
  if(pdev->dev_speed == USBD_SPEED_HIGH)
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	7c1b      	ldrb	r3, [r3, #16]
 800c560:	2b00      	cmp	r3, #0
 800c562:	d115      	bne.n	800c590 <USBD_MSC_Init+0x40>
  {
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800c564:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c568:	2202      	movs	r2, #2
 800c56a:	2101      	movs	r1, #1
 800c56c:	6878      	ldr	r0, [r7, #4]
 800c56e:	f005 fba0 	bl	8011cb2 <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	2201      	movs	r2, #1
 800c576:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

    /* Open EP IN */
    USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800c57a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c57e:	2202      	movs	r2, #2
 800c580:	2181      	movs	r1, #129	; 0x81
 800c582:	6878      	ldr	r0, [r7, #4]
 800c584:	f005 fb95 	bl	8011cb2 <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	2201      	movs	r2, #1
 800c58c:	62da      	str	r2, [r3, #44]	; 0x2c
 800c58e:	e012      	b.n	800c5b6 <USBD_MSC_Init+0x66>
  }
  else
  {
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800c590:	2340      	movs	r3, #64	; 0x40
 800c592:	2202      	movs	r2, #2
 800c594:	2101      	movs	r1, #1
 800c596:	6878      	ldr	r0, [r7, #4]
 800c598:	f005 fb8b 	bl	8011cb2 <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2201      	movs	r2, #1
 800c5a0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

    /* Open EP IN */
    USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800c5a4:	2340      	movs	r3, #64	; 0x40
 800c5a6:	2202      	movs	r2, #2
 800c5a8:	2181      	movs	r1, #129	; 0x81
 800c5aa:	6878      	ldr	r0, [r7, #4]
 800c5ac:	f005 fb81 	bl	8011cb2 <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	2201      	movs	r2, #1
 800c5b4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  pdev->pClassData = USBD_malloc(sizeof (USBD_MSC_BOT_HandleTypeDef));
 800c5b6:	f44f 701b 	mov.w	r0, #620	; 0x26c
 800c5ba:	f005 fcc1 	bl	8011f40 <USBD_static_malloc>
 800c5be:	4602      	mov	r2, r0
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d101      	bne.n	800c5d4 <USBD_MSC_Init+0x84>
  {
    return USBD_FAIL;
 800c5d0:	2302      	movs	r3, #2
 800c5d2:	e003      	b.n	800c5dc <USBD_MSC_Init+0x8c>
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800c5d4:	6878      	ldr	r0, [r7, #4]
 800c5d6:	f000 f9d9 	bl	800c98c <MSC_BOT_Init>

  return USBD_OK;
 800c5da:	2300      	movs	r3, #0
}
 800c5dc:	4618      	mov	r0, r3
 800c5de:	3708      	adds	r7, #8
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	bd80      	pop	{r7, pc}

0800c5e4 <USBD_MSC_DeInit>:
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t  USBD_MSC_DeInit (USBD_HandleTypeDef *pdev,
                              uint8_t cfgidx)
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b082      	sub	sp, #8
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
 800c5ec:	460b      	mov	r3, r1
 800c5ee:	70fb      	strb	r3, [r7, #3]
  /* Close MSC EPs */
  USBD_LL_CloseEP(pdev, MSC_EPOUT_ADDR);
 800c5f0:	2101      	movs	r1, #1
 800c5f2:	6878      	ldr	r0, [r7, #4]
 800c5f4:	f005 fb83 	bl	8011cfe <USBD_LL_CloseEP>
  pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 0U;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, MSC_EPIN_ADDR);
 800c600:	2181      	movs	r1, #129	; 0x81
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f005 fb7b 	bl	8011cfe <USBD_LL_CloseEP>
  pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 0U;
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	2200      	movs	r2, #0
 800c60c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* De-Init the BOT layer */
  MSC_BOT_DeInit(pdev);
 800c60e:	6878      	ldr	r0, [r7, #4]
 800c610:	f000 fa06 	bl	800ca20 <MSC_BOT_DeInit>

  /* Free MSC Class Resources */
  if(pdev->pClassData != NULL)
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d009      	beq.n	800c632 <USBD_MSC_DeInit+0x4e>
  {
    USBD_free(pdev->pClassData);
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c624:	4618      	mov	r0, r3
 800c626:	f005 fc97 	bl	8011f58 <USBD_static_free>
    pdev->pClassData  = NULL;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	2200      	movs	r2, #0
 800c62e:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }
  return USBD_OK;
 800c632:	2300      	movs	r3, #0
}
 800c634:	4618      	mov	r0, r3
 800c636:	3708      	adds	r7, #8
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}

0800c63c <USBD_MSC_Setup>:
* @param  pdev: device instance
* @param  req: USB request
* @retval status
*/
uint8_t  USBD_MSC_Setup (USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b086      	sub	sp, #24
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
 800c644:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c64c:	613b      	str	r3, [r7, #16]
  uint8_t ret = USBD_OK;
 800c64e:	2300      	movs	r3, #0
 800c650:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 800c652:	2300      	movs	r3, #0
 800c654:	81fb      	strh	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c656:	683b      	ldr	r3, [r7, #0]
 800c658:	781b      	ldrb	r3, [r3, #0]
 800c65a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d04d      	beq.n	800c6fe <USBD_MSC_Setup+0xc2>
 800c662:	2b20      	cmp	r3, #32
 800c664:	f040 8113 	bne.w	800c88e <USBD_MSC_Setup+0x252>
  {

    /* Class request */
  case USB_REQ_TYPE_CLASS:
    switch (req->bRequest)
 800c668:	683b      	ldr	r3, [r7, #0]
 800c66a:	785b      	ldrb	r3, [r3, #1]
 800c66c:	2bfe      	cmp	r3, #254	; 0xfe
 800c66e:	d002      	beq.n	800c676 <USBD_MSC_Setup+0x3a>
 800c670:	2bff      	cmp	r3, #255	; 0xff
 800c672:	d024      	beq.n	800c6be <USBD_MSC_Setup+0x82>
 800c674:	e03b      	b.n	800c6ee <USBD_MSC_Setup+0xb2>
    {
    case BOT_GET_MAX_LUN:
      if((req->wValue  == 0U) && (req->wLength == 1U) &&
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	885b      	ldrh	r3, [r3, #2]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d118      	bne.n	800c6b0 <USBD_MSC_Setup+0x74>
 800c67e:	683b      	ldr	r3, [r7, #0]
 800c680:	88db      	ldrh	r3, [r3, #6]
 800c682:	2b01      	cmp	r3, #1
 800c684:	d114      	bne.n	800c6b0 <USBD_MSC_Setup+0x74>
         ((req->bmRequest & 0x80U) == 0x80U))
 800c686:	683b      	ldr	r3, [r7, #0]
 800c688:	781b      	ldrb	r3, [r3, #0]
 800c68a:	b25b      	sxtb	r3, r3
      if((req->wValue  == 0U) && (req->wLength == 1U) &&
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	da0f      	bge.n	800c6b0 <USBD_MSC_Setup+0x74>
      {
        hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c696:	699b      	ldr	r3, [r3, #24]
 800c698:	4798      	blx	r3
 800c69a:	4603      	mov	r3, r0
 800c69c:	461a      	mov	r2, r3
 800c69e:	693b      	ldr	r3, [r7, #16]
 800c6a0:	601a      	str	r2, [r3, #0]
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&hmsc->max_lun, 1U);
 800c6a2:	693b      	ldr	r3, [r7, #16]
 800c6a4:	2201      	movs	r2, #1
 800c6a6:	4619      	mov	r1, r3
 800c6a8:	6878      	ldr	r0, [r7, #4]
 800c6aa:	f002 f90f 	bl	800e8cc <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c6ae:	e025      	b.n	800c6fc <USBD_MSC_Setup+0xc0>
        USBD_CtlError(pdev, req);
 800c6b0:	6839      	ldr	r1, [r7, #0]
 800c6b2:	6878      	ldr	r0, [r7, #4]
 800c6b4:	f002 f8a0 	bl	800e7f8 <USBD_CtlError>
        ret = USBD_FAIL;
 800c6b8:	2302      	movs	r3, #2
 800c6ba:	75fb      	strb	r3, [r7, #23]
      break;
 800c6bc:	e01e      	b.n	800c6fc <USBD_MSC_Setup+0xc0>

    case BOT_RESET :
      if((req->wValue  == 0U) && (req->wLength == 0U) &&
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	885b      	ldrh	r3, [r3, #2]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d10c      	bne.n	800c6e0 <USBD_MSC_Setup+0xa4>
 800c6c6:	683b      	ldr	r3, [r7, #0]
 800c6c8:	88db      	ldrh	r3, [r3, #6]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d108      	bne.n	800c6e0 <USBD_MSC_Setup+0xa4>
         ((req->bmRequest & 0x80U) != 0x80U))
 800c6ce:	683b      	ldr	r3, [r7, #0]
 800c6d0:	781b      	ldrb	r3, [r3, #0]
 800c6d2:	b25b      	sxtb	r3, r3
      if((req->wValue  == 0U) && (req->wLength == 0U) &&
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	db03      	blt.n	800c6e0 <USBD_MSC_Setup+0xa4>
      {
        MSC_BOT_Reset(pdev);
 800c6d8:	6878      	ldr	r0, [r7, #4]
 800c6da:	f000 f987 	bl	800c9ec <MSC_BOT_Reset>
      else
      {
        USBD_CtlError(pdev , req);
        ret = USBD_FAIL;
      }
      break;
 800c6de:	e00d      	b.n	800c6fc <USBD_MSC_Setup+0xc0>
        USBD_CtlError(pdev , req);
 800c6e0:	6839      	ldr	r1, [r7, #0]
 800c6e2:	6878      	ldr	r0, [r7, #4]
 800c6e4:	f002 f888 	bl	800e7f8 <USBD_CtlError>
        ret = USBD_FAIL;
 800c6e8:	2302      	movs	r3, #2
 800c6ea:	75fb      	strb	r3, [r7, #23]
      break;
 800c6ec:	e006      	b.n	800c6fc <USBD_MSC_Setup+0xc0>

    default:
      USBD_CtlError(pdev , req);
 800c6ee:	6839      	ldr	r1, [r7, #0]
 800c6f0:	6878      	ldr	r0, [r7, #4]
 800c6f2:	f002 f881 	bl	800e7f8 <USBD_CtlError>
      ret = USBD_FAIL;
 800c6f6:	2302      	movs	r3, #2
 800c6f8:	75fb      	strb	r3, [r7, #23]
      break;
 800c6fa:	bf00      	nop
    }
    break;
 800c6fc:	e0ce      	b.n	800c89c <USBD_MSC_Setup+0x260>
    /* Interface & Endpoint request */
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c6fe:	683b      	ldr	r3, [r7, #0]
 800c700:	785b      	ldrb	r3, [r3, #1]
 800c702:	2b0b      	cmp	r3, #11
 800c704:	f200 80bb 	bhi.w	800c87e <USBD_MSC_Setup+0x242>
 800c708:	a201      	add	r2, pc, #4	; (adr r2, 800c710 <USBD_MSC_Setup+0xd4>)
 800c70a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c70e:	bf00      	nop
 800c710:	0800c741 	.word	0x0800c741
 800c714:	0800c7b7 	.word	0x0800c7b7
 800c718:	0800c87f 	.word	0x0800c87f
 800c71c:	0800c87f 	.word	0x0800c87f
 800c720:	0800c87f 	.word	0x0800c87f
 800c724:	0800c87f 	.word	0x0800c87f
 800c728:	0800c87f 	.word	0x0800c87f
 800c72c:	0800c87f 	.word	0x0800c87f
 800c730:	0800c87f 	.word	0x0800c87f
 800c734:	0800c87f 	.word	0x0800c87f
 800c738:	0800c769 	.word	0x0800c769
 800c73c:	0800c791 	.word	0x0800c791
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c746:	2b03      	cmp	r3, #3
 800c748:	d107      	bne.n	800c75a <USBD_MSC_Setup+0x11e>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 800c74a:	f107 030e 	add.w	r3, r7, #14
 800c74e:	2202      	movs	r2, #2
 800c750:	4619      	mov	r1, r3
 800c752:	6878      	ldr	r0, [r7, #4]
 800c754:	f002 f8ba 	bl	800e8cc <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c758:	e098      	b.n	800c88c <USBD_MSC_Setup+0x250>
        USBD_CtlError (pdev, req);
 800c75a:	6839      	ldr	r1, [r7, #0]
 800c75c:	6878      	ldr	r0, [r7, #4]
 800c75e:	f002 f84b 	bl	800e7f8 <USBD_CtlError>
        ret = USBD_FAIL;
 800c762:	2302      	movs	r3, #2
 800c764:	75fb      	strb	r3, [r7, #23]
      break;
 800c766:	e091      	b.n	800c88c <USBD_MSC_Setup+0x250>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c76e:	2b03      	cmp	r3, #3
 800c770:	d107      	bne.n	800c782 <USBD_MSC_Setup+0x146>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&hmsc->interface, 1U);
 800c772:	693b      	ldr	r3, [r7, #16]
 800c774:	3304      	adds	r3, #4
 800c776:	2201      	movs	r2, #1
 800c778:	4619      	mov	r1, r3
 800c77a:	6878      	ldr	r0, [r7, #4]
 800c77c:	f002 f8a6 	bl	800e8cc <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c780:	e084      	b.n	800c88c <USBD_MSC_Setup+0x250>
        USBD_CtlError (pdev, req);
 800c782:	6839      	ldr	r1, [r7, #0]
 800c784:	6878      	ldr	r0, [r7, #4]
 800c786:	f002 f837 	bl	800e7f8 <USBD_CtlError>
        ret = USBD_FAIL;
 800c78a:	2302      	movs	r3, #2
 800c78c:	75fb      	strb	r3, [r7, #23]
      break;
 800c78e:	e07d      	b.n	800c88c <USBD_MSC_Setup+0x250>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c796:	2b03      	cmp	r3, #3
 800c798:	d106      	bne.n	800c7a8 <USBD_MSC_Setup+0x16c>
      {
        hmsc->interface = (uint8_t)(req->wValue);
 800c79a:	683b      	ldr	r3, [r7, #0]
 800c79c:	885b      	ldrh	r3, [r3, #2]
 800c79e:	b2db      	uxtb	r3, r3
 800c7a0:	461a      	mov	r2, r3
 800c7a2:	693b      	ldr	r3, [r7, #16]
 800c7a4:	605a      	str	r2, [r3, #4]
      else
      {
        USBD_CtlError (pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c7a6:	e071      	b.n	800c88c <USBD_MSC_Setup+0x250>
        USBD_CtlError (pdev, req);
 800c7a8:	6839      	ldr	r1, [r7, #0]
 800c7aa:	6878      	ldr	r0, [r7, #4]
 800c7ac:	f002 f824 	bl	800e7f8 <USBD_CtlError>
        ret = USBD_FAIL;
 800c7b0:	2302      	movs	r3, #2
 800c7b2:	75fb      	strb	r3, [r7, #23]
      break;
 800c7b4:	e06a      	b.n	800c88c <USBD_MSC_Setup+0x250>

    case USB_REQ_CLEAR_FEATURE:

      /* Flush the FIFO and Clear the stall status */
      USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800c7b6:	683b      	ldr	r3, [r7, #0]
 800c7b8:	889b      	ldrh	r3, [r3, #4]
 800c7ba:	b2db      	uxtb	r3, r3
 800c7bc:	4619      	mov	r1, r3
 800c7be:	6878      	ldr	r0, [r7, #4]
 800c7c0:	f005 fabc 	bl	8011d3c <USBD_LL_FlushEP>

      /* Reactivate the EP */
      USBD_LL_CloseEP (pdev , (uint8_t)req->wIndex);
 800c7c4:	683b      	ldr	r3, [r7, #0]
 800c7c6:	889b      	ldrh	r3, [r3, #4]
 800c7c8:	b2db      	uxtb	r3, r3
 800c7ca:	4619      	mov	r1, r3
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f005 fa96 	bl	8011cfe <USBD_LL_CloseEP>
      if((((uint8_t)req->wIndex) & 0x80U) == 0x80U)
 800c7d2:	683b      	ldr	r3, [r7, #0]
 800c7d4:	889b      	ldrh	r3, [r3, #4]
 800c7d6:	b25b      	sxtb	r3, r3
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	da23      	bge.n	800c824 <USBD_MSC_Setup+0x1e8>
      {
        pdev->ep_in[(uint8_t)req->wIndex & 0xFU].is_used = 0U;
 800c7dc:	683b      	ldr	r3, [r7, #0]
 800c7de:	889b      	ldrh	r3, [r3, #4]
 800c7e0:	b2db      	uxtb	r3, r3
 800c7e2:	f003 020f 	and.w	r2, r3, #15
 800c7e6:	6879      	ldr	r1, [r7, #4]
 800c7e8:	4613      	mov	r3, r2
 800c7ea:	009b      	lsls	r3, r3, #2
 800c7ec:	4413      	add	r3, r2
 800c7ee:	009b      	lsls	r3, r3, #2
 800c7f0:	440b      	add	r3, r1
 800c7f2:	3318      	adds	r3, #24
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	601a      	str	r2, [r3, #0]
        if(pdev->dev_speed == USBD_SPEED_HIGH)
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	7c1b      	ldrb	r3, [r3, #16]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d107      	bne.n	800c810 <USBD_MSC_Setup+0x1d4>
        {
          /* Open EP IN */
          USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK,
 800c800:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c804:	2202      	movs	r2, #2
 800c806:	2181      	movs	r1, #129	; 0x81
 800c808:	6878      	ldr	r0, [r7, #4]
 800c80a:	f005 fa52 	bl	8011cb2 <USBD_LL_OpenEP>
 800c80e:	e005      	b.n	800c81c <USBD_MSC_Setup+0x1e0>
                         MSC_MAX_HS_PACKET);
        }
        else
        {
          /* Open EP IN */
          USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK,
 800c810:	2340      	movs	r3, #64	; 0x40
 800c812:	2202      	movs	r2, #2
 800c814:	2181      	movs	r1, #129	; 0x81
 800c816:	6878      	ldr	r0, [r7, #4]
 800c818:	f005 fa4b 	bl	8011cb2 <USBD_LL_OpenEP>
                         MSC_MAX_FS_PACKET);
        }
        pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	2201      	movs	r2, #1
 800c820:	62da      	str	r2, [r3, #44]	; 0x2c
 800c822:	e024      	b.n	800c86e <USBD_MSC_Setup+0x232>
      }
      else
      {
        pdev->ep_out[(uint8_t)req->wIndex & 0xFU].is_used = 0U;
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	889b      	ldrh	r3, [r3, #4]
 800c828:	b2db      	uxtb	r3, r3
 800c82a:	f003 020f 	and.w	r2, r3, #15
 800c82e:	6879      	ldr	r1, [r7, #4]
 800c830:	4613      	mov	r3, r2
 800c832:	009b      	lsls	r3, r3, #2
 800c834:	4413      	add	r3, r2
 800c836:	009b      	lsls	r3, r3, #2
 800c838:	440b      	add	r3, r1
 800c83a:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800c83e:	2200      	movs	r2, #0
 800c840:	601a      	str	r2, [r3, #0]
        if(pdev->dev_speed == USBD_SPEED_HIGH)
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	7c1b      	ldrb	r3, [r3, #16]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d107      	bne.n	800c85a <USBD_MSC_Setup+0x21e>
        {
          /* Open EP OUT */
          USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK,
 800c84a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c84e:	2202      	movs	r2, #2
 800c850:	2101      	movs	r1, #1
 800c852:	6878      	ldr	r0, [r7, #4]
 800c854:	f005 fa2d 	bl	8011cb2 <USBD_LL_OpenEP>
 800c858:	e005      	b.n	800c866 <USBD_MSC_Setup+0x22a>
                         MSC_MAX_HS_PACKET);
        }
        else
        {
          /* Open EP OUT */
          USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK,
 800c85a:	2340      	movs	r3, #64	; 0x40
 800c85c:	2202      	movs	r2, #2
 800c85e:	2101      	movs	r1, #1
 800c860:	6878      	ldr	r0, [r7, #4]
 800c862:	f005 fa26 	bl	8011cb2 <USBD_LL_OpenEP>
                         MSC_MAX_FS_PACKET);
        }
        pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	2201      	movs	r2, #1
 800c86a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
      }

      /* Handle BOT error */
      MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	889b      	ldrh	r3, [r3, #4]
 800c872:	b2db      	uxtb	r3, r3
 800c874:	4619      	mov	r1, r3
 800c876:	6878      	ldr	r0, [r7, #4]
 800c878:	f000 fa50 	bl	800cd1c <MSC_BOT_CplClrFeature>
      break;
 800c87c:	e006      	b.n	800c88c <USBD_MSC_Setup+0x250>

    default:
      USBD_CtlError (pdev, req);
 800c87e:	6839      	ldr	r1, [r7, #0]
 800c880:	6878      	ldr	r0, [r7, #4]
 800c882:	f001 ffb9 	bl	800e7f8 <USBD_CtlError>
      ret = USBD_FAIL;
 800c886:	2302      	movs	r3, #2
 800c888:	75fb      	strb	r3, [r7, #23]
      break;
 800c88a:	bf00      	nop
    }
    break;
 800c88c:	e006      	b.n	800c89c <USBD_MSC_Setup+0x260>

  default:
    USBD_CtlError (pdev, req);
 800c88e:	6839      	ldr	r1, [r7, #0]
 800c890:	6878      	ldr	r0, [r7, #4]
 800c892:	f001 ffb1 	bl	800e7f8 <USBD_CtlError>
    ret = USBD_FAIL;
 800c896:	2302      	movs	r3, #2
 800c898:	75fb      	strb	r3, [r7, #23]
    break;
 800c89a:	bf00      	nop
  }

  return ret;
 800c89c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c89e:	4618      	mov	r0, r3
 800c8a0:	3718      	adds	r7, #24
 800c8a2:	46bd      	mov	sp, r7
 800c8a4:	bd80      	pop	{r7, pc}
 800c8a6:	bf00      	nop

0800c8a8 <USBD_MSC_DataIn>:
* @param  epnum: endpoint index
* @retval status
*/
uint8_t  USBD_MSC_DataIn (USBD_HandleTypeDef *pdev,
                              uint8_t epnum)
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b082      	sub	sp, #8
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]
 800c8b0:	460b      	mov	r3, r1
 800c8b2:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev , epnum);
 800c8b4:	78fb      	ldrb	r3, [r7, #3]
 800c8b6:	4619      	mov	r1, r3
 800c8b8:	6878      	ldr	r0, [r7, #4]
 800c8ba:	f000 f8c1 	bl	800ca40 <MSC_BOT_DataIn>
  return USBD_OK;
 800c8be:	2300      	movs	r3, #0
}
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	3708      	adds	r7, #8
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	bd80      	pop	{r7, pc}

0800c8c8 <USBD_MSC_DataOut>:
* @param  epnum: endpoint index
* @retval status
*/
uint8_t  USBD_MSC_DataOut (USBD_HandleTypeDef *pdev,
                               uint8_t epnum)
{
 800c8c8:	b580      	push	{r7, lr}
 800c8ca:	b082      	sub	sp, #8
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	6078      	str	r0, [r7, #4]
 800c8d0:	460b      	mov	r3, r1
 800c8d2:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev , epnum);
 800c8d4:	78fb      	ldrb	r3, [r7, #3]
 800c8d6:	4619      	mov	r1, r3
 800c8d8:	6878      	ldr	r0, [r7, #4]
 800c8da:	f000 f8e2 	bl	800caa2 <MSC_BOT_DataOut>
  return USBD_OK;
 800c8de:	2300      	movs	r3, #0
}
 800c8e0:	4618      	mov	r0, r3
 800c8e2:	3708      	adds	r7, #8
 800c8e4:	46bd      	mov	sp, r7
 800c8e6:	bd80      	pop	{r7, pc}

0800c8e8 <USBD_MSC_GetHSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetHSCfgDesc (uint16_t *length)
{
 800c8e8:	b480      	push	{r7}
 800c8ea:	b083      	sub	sp, #12
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MSC_CfgHSDesc);
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	2220      	movs	r2, #32
 800c8f4:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgHSDesc;
 800c8f6:	4b03      	ldr	r3, [pc, #12]	; (800c904 <USBD_MSC_GetHSCfgDesc+0x1c>)
}
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	370c      	adds	r7, #12
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	bc80      	pop	{r7}
 800c900:	4770      	bx	lr
 800c902:	bf00      	nop
 800c904:	20000060 	.word	0x20000060

0800c908 <USBD_MSC_GetFSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetFSCfgDesc (uint16_t *length)
{
 800c908:	b480      	push	{r7}
 800c90a:	b083      	sub	sp, #12
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MSC_CfgFSDesc);
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	2220      	movs	r2, #32
 800c914:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgFSDesc;
 800c916:	4b03      	ldr	r3, [pc, #12]	; (800c924 <USBD_MSC_GetFSCfgDesc+0x1c>)
}
 800c918:	4618      	mov	r0, r3
 800c91a:	370c      	adds	r7, #12
 800c91c:	46bd      	mov	sp, r7
 800c91e:	bc80      	pop	{r7}
 800c920:	4770      	bx	lr
 800c922:	bf00      	nop
 800c924:	20000080 	.word	0x20000080

0800c928 <USBD_MSC_GetOtherSpeedCfgDesc>:
*         return other speed configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 800c928:	b480      	push	{r7}
 800c92a:	b083      	sub	sp, #12
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MSC_OtherSpeedCfgDesc);
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	2220      	movs	r2, #32
 800c934:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_OtherSpeedCfgDesc;
 800c936:	4b03      	ldr	r3, [pc, #12]	; (800c944 <USBD_MSC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c938:	4618      	mov	r0, r3
 800c93a:	370c      	adds	r7, #12
 800c93c:	46bd      	mov	sp, r7
 800c93e:	bc80      	pop	{r7}
 800c940:	4770      	bx	lr
 800c942:	bf00      	nop
 800c944:	200000a0 	.word	0x200000a0

0800c948 <USBD_MSC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_MSC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 800c948:	b480      	push	{r7}
 800c94a:	b083      	sub	sp, #12
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MSC_DeviceQualifierDesc);
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	220a      	movs	r2, #10
 800c954:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_DeviceQualifierDesc;
 800c956:	4b03      	ldr	r3, [pc, #12]	; (800c964 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c958:	4618      	mov	r0, r3
 800c95a:	370c      	adds	r7, #12
 800c95c:	46bd      	mov	sp, r7
 800c95e:	bc80      	pop	{r7}
 800c960:	4770      	bx	lr
 800c962:	bf00      	nop
 800c964:	200000c0 	.word	0x200000c0

0800c968 <USBD_MSC_RegisterStorage>:
* @param  fops: storage callback
* @retval status
*/
uint8_t  USBD_MSC_RegisterStorage  (USBD_HandleTypeDef   *pdev,
                                    USBD_StorageTypeDef *fops)
{
 800c968:	b480      	push	{r7}
 800c96a:	b083      	sub	sp, #12
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
 800c970:	6039      	str	r1, [r7, #0]
  if(fops != NULL)
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	2b00      	cmp	r3, #0
 800c976:	d003      	beq.n	800c980 <USBD_MSC_RegisterStorage+0x18>
  {
    pdev->pUserData = fops;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	683a      	ldr	r2, [r7, #0]
 800c97c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  }
  return USBD_OK;
 800c980:	2300      	movs	r3, #0
}
 800c982:	4618      	mov	r0, r3
 800c984:	370c      	adds	r7, #12
 800c986:	46bd      	mov	sp, r7
 800c988:	bc80      	pop	{r7}
 800c98a:	4770      	bx	lr

0800c98c <MSC_BOT_Init>:
*         Initialize the BOT Process
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_Init (USBD_HandleTypeDef  *pdev)
{
 800c98c:	b580      	push	{r7, lr}
 800c98e:	b084      	sub	sp, #16
 800c990:	af00      	add	r7, sp, #0
 800c992:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c99a:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state = USBD_BOT_IDLE;
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	2200      	movs	r2, #0
 800c9a0:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  hmsc->scsi_sense_head = 0U;
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c

  ((USBD_StorageTypeDef *)pdev->pUserData)->Init(0U);
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	2000      	movs	r0, #0
 800c9c2:	4798      	blx	r3

  USBD_LL_FlushEP(pdev, MSC_EPOUT_ADDR);
 800c9c4:	2101      	movs	r1, #1
 800c9c6:	6878      	ldr	r0, [r7, #4]
 800c9c8:	f005 f9b8 	bl	8011d3c <USBD_LL_FlushEP>
  USBD_LL_FlushEP(pdev, MSC_EPIN_ADDR);
 800c9cc:	2181      	movs	r1, #129	; 0x81
 800c9ce:	6878      	ldr	r0, [r7, #4]
 800c9d0:	f005 f9b4 	bl	8011d3c <USBD_LL_FlushEP>

  /* Prapare EP to Receive First BOT Cmd */
  USBD_LL_PrepareReceive (pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 800c9da:	231f      	movs	r3, #31
 800c9dc:	2101      	movs	r1, #1
 800c9de:	6878      	ldr	r0, [r7, #4]
 800c9e0:	f005 fa77 	bl	8011ed2 <USBD_LL_PrepareReceive>
                          USBD_BOT_CBW_LENGTH);
}
 800c9e4:	bf00      	nop
 800c9e6:	3710      	adds	r7, #16
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	bd80      	pop	{r7, pc}

0800c9ec <MSC_BOT_Reset>:
*         Reset the BOT Machine
* @param  pdev: device instance
* @retval  None
*/
void MSC_BOT_Reset (USBD_HandleTypeDef  *pdev)
{
 800c9ec:	b580      	push	{r7, lr}
 800c9ee:	b084      	sub	sp, #16
 800c9f0:	af00      	add	r7, sp, #0
 800c9f2:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c9fa:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state  = USBD_BOT_IDLE;
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	2200      	movs	r2, #0
 800ca00:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	2201      	movs	r2, #1
 800ca06:	725a      	strb	r2, [r3, #9]

  /* Prapare EP to Receive First BOT Cmd */
  USBD_LL_PrepareReceive (pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 800ca0e:	231f      	movs	r3, #31
 800ca10:	2101      	movs	r1, #1
 800ca12:	6878      	ldr	r0, [r7, #4]
 800ca14:	f005 fa5d 	bl	8011ed2 <USBD_LL_PrepareReceive>
                          USBD_BOT_CBW_LENGTH);
}
 800ca18:	bf00      	nop
 800ca1a:	3710      	adds	r7, #16
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	bd80      	pop	{r7, pc}

0800ca20 <MSC_BOT_DeInit>:
*         Deinitialize the BOT Machine
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_DeInit (USBD_HandleTypeDef  *pdev)
{
 800ca20:	b480      	push	{r7}
 800ca22:	b085      	sub	sp, #20
 800ca24:	af00      	add	r7, sp, #0
 800ca26:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800ca2e:	60fb      	str	r3, [r7, #12]
  hmsc->bot_state  = USBD_BOT_IDLE;
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	2200      	movs	r2, #0
 800ca34:	721a      	strb	r2, [r3, #8]
}
 800ca36:	bf00      	nop
 800ca38:	3714      	adds	r7, #20
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	bc80      	pop	{r7}
 800ca3e:	4770      	bx	lr

0800ca40 <MSC_BOT_DataIn>:
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataIn (USBD_HandleTypeDef  *pdev,
                     uint8_t epnum)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b084      	sub	sp, #16
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	6078      	str	r0, [r7, #4]
 800ca48:	460b      	mov	r3, r1
 800ca4a:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800ca52:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	7a1b      	ldrb	r3, [r3, #8]
 800ca58:	2b02      	cmp	r3, #2
 800ca5a:	d004      	beq.n	800ca66 <MSC_BOT_DataIn+0x26>
 800ca5c:	2b02      	cmp	r3, #2
 800ca5e:	db19      	blt.n	800ca94 <MSC_BOT_DataIn+0x54>
 800ca60:	2b04      	cmp	r3, #4
 800ca62:	dc17      	bgt.n	800ca94 <MSC_BOT_DataIn+0x54>
 800ca64:	e011      	b.n	800ca8a <MSC_BOT_DataIn+0x4a>
  {
  case USBD_BOT_DATA_IN:
    if(SCSI_ProcessCmd(pdev,
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	f203 231b 	addw	r3, r3, #539	; 0x21b
 800ca72:	461a      	mov	r2, r3
 800ca74:	6878      	ldr	r0, [r7, #4]
 800ca76:	f000 f979 	bl	800cd6c <SCSI_ProcessCmd>
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	da0b      	bge.n	800ca98 <MSC_BOT_DataIn+0x58>
                        hmsc->cbw.bLUN,
                        &hmsc->cbw.CB[0]) < 0)
    {
      MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_FAILED);
 800ca80:	2101      	movs	r1, #1
 800ca82:	6878      	ldr	r0, [r7, #4]
 800ca84:	f000 f8f0 	bl	800cc68 <MSC_BOT_SendCSW>
    }
    break;
 800ca88:	e006      	b.n	800ca98 <MSC_BOT_DataIn+0x58>

  case USBD_BOT_SEND_DATA:
  case USBD_BOT_LAST_DATA_IN:
    MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_PASSED);
 800ca8a:	2100      	movs	r1, #0
 800ca8c:	6878      	ldr	r0, [r7, #4]
 800ca8e:	f000 f8eb 	bl	800cc68 <MSC_BOT_SendCSW>

    break;
 800ca92:	e002      	b.n	800ca9a <MSC_BOT_DataIn+0x5a>

  default:
    break;
 800ca94:	bf00      	nop
 800ca96:	e000      	b.n	800ca9a <MSC_BOT_DataIn+0x5a>
    break;
 800ca98:	bf00      	nop
  }
}
 800ca9a:	bf00      	nop
 800ca9c:	3710      	adds	r7, #16
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	bd80      	pop	{r7, pc}

0800caa2 <MSC_BOT_DataOut>:
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataOut (USBD_HandleTypeDef  *pdev,
                      uint8_t epnum)
{
 800caa2:	b580      	push	{r7, lr}
 800caa4:	b084      	sub	sp, #16
 800caa6:	af00      	add	r7, sp, #0
 800caa8:	6078      	str	r0, [r7, #4]
 800caaa:	460b      	mov	r3, r1
 800caac:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cab4:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	7a1b      	ldrb	r3, [r3, #8]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d002      	beq.n	800cac4 <MSC_BOT_DataOut+0x22>
 800cabe:	2b01      	cmp	r3, #1
 800cac0:	d004      	beq.n	800cacc <MSC_BOT_DataOut+0x2a>
    }

    break;

  default:
    break;
 800cac2:	e015      	b.n	800caf0 <MSC_BOT_DataOut+0x4e>
    MSC_BOT_CBW_Decode(pdev);
 800cac4:	6878      	ldr	r0, [r7, #4]
 800cac6:	f000 f817 	bl	800caf8 <MSC_BOT_CBW_Decode>
    break;
 800caca:	e011      	b.n	800caf0 <MSC_BOT_DataOut+0x4e>
    if(SCSI_ProcessCmd(pdev,
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	f203 231b 	addw	r3, r3, #539	; 0x21b
 800cad8:	461a      	mov	r2, r3
 800cada:	6878      	ldr	r0, [r7, #4]
 800cadc:	f000 f946 	bl	800cd6c <SCSI_ProcessCmd>
 800cae0:	4603      	mov	r3, r0
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	da03      	bge.n	800caee <MSC_BOT_DataOut+0x4c>
      MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_FAILED);
 800cae6:	2101      	movs	r1, #1
 800cae8:	6878      	ldr	r0, [r7, #4]
 800caea:	f000 f8bd 	bl	800cc68 <MSC_BOT_SendCSW>
    break;
 800caee:	bf00      	nop
  }
}
 800caf0:	bf00      	nop
 800caf2:	3710      	adds	r7, #16
 800caf4:	46bd      	mov	sp, r7
 800caf6:	bd80      	pop	{r7, pc}

0800caf8 <MSC_BOT_CBW_Decode>:
*         Decode the CBW command and set the BOT state machine accordingly
* @param  pdev: device instance
* @retval None
*/
static void  MSC_BOT_CBW_Decode (USBD_HandleTypeDef  *pdev)
{
 800caf8:	b580      	push	{r7, lr}
 800cafa:	b084      	sub	sp, #16
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cb06:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if ((USBD_LL_GetRxDataSize (pdev ,MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 800cb20:	2101      	movs	r1, #1
 800cb22:	6878      	ldr	r0, [r7, #4]
 800cb24:	f005 f9f8 	bl	8011f18 <USBD_LL_GetRxDataSize>
 800cb28:	4603      	mov	r3, r0
 800cb2a:	2b1f      	cmp	r3, #31
 800cb2c:	d114      	bne.n	800cb58 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
  if ((USBD_LL_GetRxDataSize (pdev ,MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 800cb34:	4a32      	ldr	r2, [pc, #200]	; (800cc00 <MSC_BOT_CBW_Decode+0x108>)
 800cb36:	4293      	cmp	r3, r2
 800cb38:	d10e      	bne.n	800cb58 <MSC_BOT_CBW_Decode+0x60>
        (hmsc->cbw.bLUN > 1U) ||
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	f893 3219 	ldrb.w	r3, [r3, #537]	; 0x219
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800cb40:	2b01      	cmp	r3, #1
 800cb42:	d809      	bhi.n	800cb58 <MSC_BOT_CBW_Decode+0x60>
          (hmsc->cbw.bCBLength < 1U) || (hmsc->cbw.bCBLength > 16U))
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
        (hmsc->cbw.bLUN > 1U) ||
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d004      	beq.n	800cb58 <MSC_BOT_CBW_Decode+0x60>
          (hmsc->cbw.bCBLength < 1U) || (hmsc->cbw.bCBLength > 16U))
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
 800cb54:	2b10      	cmp	r3, #16
 800cb56:	d90e      	bls.n	800cb76 <MSC_BOT_CBW_Decode+0x7e>
  {

    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800cb5e:	2320      	movs	r3, #32
 800cb60:	2205      	movs	r2, #5
 800cb62:	6878      	ldr	r0, [r7, #4]
 800cb64:	f000 fc48 	bl	800d3f8 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	2202      	movs	r2, #2
 800cb6c:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800cb6e:	6878      	ldr	r0, [r7, #4]
 800cb70:	f000 f8a6 	bl	800ccc0 <MSC_BOT_Abort>
 800cb74:	e041      	b.n	800cbfa <MSC_BOT_CBW_Decode+0x102>
  }
  else
  {
    if(SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	f203 231b 	addw	r3, r3, #539	; 0x21b
 800cb82:	461a      	mov	r2, r3
 800cb84:	6878      	ldr	r0, [r7, #4]
 800cb86:	f000 f8f1 	bl	800cd6c <SCSI_ProcessCmd>
 800cb8a:	4603      	mov	r3, r0
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	da0c      	bge.n	800cbaa <MSC_BOT_CBW_Decode+0xb2>
    {
      if(hmsc->bot_state == USBD_BOT_NO_DATA)
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	7a1b      	ldrb	r3, [r3, #8]
 800cb94:	2b05      	cmp	r3, #5
 800cb96:	d104      	bne.n	800cba2 <MSC_BOT_CBW_Decode+0xaa>
      {
        MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_FAILED);
 800cb98:	2101      	movs	r1, #1
 800cb9a:	6878      	ldr	r0, [r7, #4]
 800cb9c:	f000 f864 	bl	800cc68 <MSC_BOT_SendCSW>
 800cba0:	e02b      	b.n	800cbfa <MSC_BOT_CBW_Decode+0x102>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800cba2:	6878      	ldr	r0, [r7, #4]
 800cba4:	f000 f88c 	bl	800ccc0 <MSC_BOT_Abort>
 800cba8:	e027      	b.n	800cbfa <MSC_BOT_CBW_Decode+0x102>
      }
    }
    /*Burst xfer handled internally*/
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	7a1b      	ldrb	r3, [r3, #8]
 800cbae:	2b02      	cmp	r3, #2
 800cbb0:	d022      	beq.n	800cbf8 <MSC_BOT_CBW_Decode+0x100>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800cbb6:	2b01      	cmp	r3, #1
 800cbb8:	d01e      	beq.n	800cbf8 <MSC_BOT_CBW_Decode+0x100>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800cbbe:	2b03      	cmp	r3, #3
 800cbc0:	d01a      	beq.n	800cbf8 <MSC_BOT_CBW_Decode+0x100>
    {
      if (hmsc->bot_data_length > 0U)
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	895b      	ldrh	r3, [r3, #10]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d009      	beq.n	800cbde <MSC_BOT_CBW_Decode+0xe6>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	f103 010c 	add.w	r1, r3, #12
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	895b      	ldrh	r3, [r3, #10]
 800cbd4:	461a      	mov	r2, r3
 800cbd6:	6878      	ldr	r0, [r7, #4]
 800cbd8:	f000 f814 	bl	800cc04 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800cbdc:	e00d      	b.n	800cbfa <MSC_BOT_CBW_Decode+0x102>
      }
      else if (hmsc->bot_data_length == 0U)
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	895b      	ldrh	r3, [r3, #10]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d104      	bne.n	800cbf0 <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_PASSED);
 800cbe6:	2100      	movs	r1, #0
 800cbe8:	6878      	ldr	r0, [r7, #4]
 800cbea:	f000 f83d 	bl	800cc68 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800cbee:	e004      	b.n	800cbfa <MSC_BOT_CBW_Decode+0x102>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800cbf0:	6878      	ldr	r0, [r7, #4]
 800cbf2:	f000 f865 	bl	800ccc0 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800cbf6:	e000      	b.n	800cbfa <MSC_BOT_CBW_Decode+0x102>
      }
    }
    else
    {
      return;
 800cbf8:	bf00      	nop
    }
  }
}
 800cbfa:	3710      	adds	r7, #16
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	bd80      	pop	{r7, pc}
 800cc00:	43425355 	.word	0x43425355

0800cc04 <MSC_BOT_SendData>:
* @param  len: Data Length
* @retval None
*/
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t* pbuf,
                              uint16_t len)
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b086      	sub	sp, #24
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	60f8      	str	r0, [r7, #12]
 800cc0c:	60b9      	str	r1, [r7, #8]
 800cc0e:	4613      	mov	r3, r2
 800cc10:	80fb      	strh	r3, [r7, #6]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cc18:	617b      	str	r3, [r7, #20]

  uint16_t length = (uint16_t)MIN(hmsc->cbw.dDataLength, len);
 800cc1a:	697b      	ldr	r3, [r7, #20]
 800cc1c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800cc20:	88fb      	ldrh	r3, [r7, #6]
 800cc22:	429a      	cmp	r2, r3
 800cc24:	d204      	bcs.n	800cc30 <MSC_BOT_SendData+0x2c>
 800cc26:	697b      	ldr	r3, [r7, #20]
 800cc28:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800cc2c:	b29b      	uxth	r3, r3
 800cc2e:	e000      	b.n	800cc32 <MSC_BOT_SendData+0x2e>
 800cc30:	88fb      	ldrh	r3, [r7, #6]
 800cc32:	827b      	strh	r3, [r7, #18]

  hmsc->csw.dDataResidue -= len;
 800cc34:	697b      	ldr	r3, [r7, #20]
 800cc36:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 800cc3a:	88fb      	ldrh	r3, [r7, #6]
 800cc3c:	1ad2      	subs	r2, r2, r3
 800cc3e:	697b      	ldr	r3, [r7, #20]
 800cc40:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800cc44:	697b      	ldr	r3, [r7, #20]
 800cc46:	2200      	movs	r2, #0
 800cc48:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800cc4c:	697b      	ldr	r3, [r7, #20]
 800cc4e:	2204      	movs	r2, #4
 800cc50:	721a      	strb	r2, [r3, #8]

  USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, pbuf, length);
 800cc52:	8a7b      	ldrh	r3, [r7, #18]
 800cc54:	68ba      	ldr	r2, [r7, #8]
 800cc56:	2181      	movs	r1, #129	; 0x81
 800cc58:	68f8      	ldr	r0, [r7, #12]
 800cc5a:	f005 f917 	bl	8011e8c <USBD_LL_Transmit>
}
 800cc5e:	bf00      	nop
 800cc60:	3718      	adds	r7, #24
 800cc62:	46bd      	mov	sp, r7
 800cc64:	bd80      	pop	{r7, pc}
	...

0800cc68 <MSC_BOT_SendCSW>:
* @param  status : CSW status
* @retval None
*/
void  MSC_BOT_SendCSW (USBD_HandleTypeDef  *pdev,
                              uint8_t CSW_Status)
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b084      	sub	sp, #16
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
 800cc70:	460b      	mov	r3, r1
 800cc72:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cc7a:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	4a0f      	ldr	r2, [pc, #60]	; (800ccbc <MSC_BOT_SendCSW+0x54>)
 800cc80:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
  hmsc->csw.bStatus = CSW_Status;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	78fa      	ldrb	r2, [r7, #3]
 800cc88:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
  hmsc->bot_state = USBD_BOT_IDLE;
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	2200      	movs	r2, #0
 800cc90:	721a      	strb	r2, [r3, #8]

  USBD_LL_Transmit (pdev, MSC_EPIN_ADDR, (uint8_t *)(void *)&hmsc->csw,
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	f503 720b 	add.w	r2, r3, #556	; 0x22c
 800cc98:	230d      	movs	r3, #13
 800cc9a:	2181      	movs	r1, #129	; 0x81
 800cc9c:	6878      	ldr	r0, [r7, #4]
 800cc9e:	f005 f8f5 	bl	8011e8c <USBD_LL_Transmit>
                    USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  USBD_LL_PrepareReceive (pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 800cca8:	231f      	movs	r3, #31
 800ccaa:	2101      	movs	r1, #1
 800ccac:	6878      	ldr	r0, [r7, #4]
 800ccae:	f005 f910 	bl	8011ed2 <USBD_LL_PrepareReceive>
                          USBD_BOT_CBW_LENGTH);
}
 800ccb2:	bf00      	nop
 800ccb4:	3710      	adds	r7, #16
 800ccb6:	46bd      	mov	sp, r7
 800ccb8:	bd80      	pop	{r7, pc}
 800ccba:	bf00      	nop
 800ccbc:	53425355 	.word	0x53425355

0800ccc0 <MSC_BOT_Abort>:
* @param  pdev: device instance
* @retval status
*/

static void  MSC_BOT_Abort (USBD_HandleTypeDef  *pdev)
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b084      	sub	sp, #16
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800ccce:	60fb      	str	r3, [r7, #12]

  if ((hmsc->cbw.bmFlags == 0U) &&
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d10c      	bne.n	800ccf4 <MSC_BOT_Abort+0x34>
      (hmsc->cbw.dDataLength != 0U) &&
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
  if ((hmsc->cbw.bmFlags == 0U) &&
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d007      	beq.n	800ccf4 <MSC_BOT_Abort+0x34>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d103      	bne.n	800ccf4 <MSC_BOT_Abort+0x34>
  {
    USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR );
 800ccec:	2101      	movs	r1, #1
 800ccee:	6878      	ldr	r0, [r7, #4]
 800ccf0:	f005 f843 	bl	8011d7a <USBD_LL_StallEP>
  }

  USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 800ccf4:	2181      	movs	r1, #129	; 0x81
 800ccf6:	6878      	ldr	r0, [r7, #4]
 800ccf8:	f005 f83f 	bl	8011d7a <USBD_LL_StallEP>

  if(hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	7a5b      	ldrb	r3, [r3, #9]
 800cd00:	2b02      	cmp	r3, #2
 800cd02:	d107      	bne.n	800cd14 <MSC_BOT_Abort+0x54>
  {
    USBD_LL_PrepareReceive (pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 800cd0a:	231f      	movs	r3, #31
 800cd0c:	2101      	movs	r1, #1
 800cd0e:	6878      	ldr	r0, [r7, #4]
 800cd10:	f005 f8df 	bl	8011ed2 <USBD_LL_PrepareReceive>
                            USBD_BOT_CBW_LENGTH);
  }
}
 800cd14:	bf00      	nop
 800cd16:	3710      	adds	r7, #16
 800cd18:	46bd      	mov	sp, r7
 800cd1a:	bd80      	pop	{r7, pc}

0800cd1c <MSC_BOT_CplClrFeature>:
* @param  epnum: endpoint index
* @retval None
*/

void  MSC_BOT_CplClrFeature (USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800cd1c:	b580      	push	{r7, lr}
 800cd1e:	b084      	sub	sp, #16
 800cd20:	af00      	add	r7, sp, #0
 800cd22:	6078      	str	r0, [r7, #4]
 800cd24:	460b      	mov	r3, r1
 800cd26:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cd2e:	60fb      	str	r3, [r7, #12]

  if(hmsc->bot_status == USBD_BOT_STATUS_ERROR)/* Bad CBW Signature */
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	7a5b      	ldrb	r3, [r3, #9]
 800cd34:	2b02      	cmp	r3, #2
 800cd36:	d107      	bne.n	800cd48 <MSC_BOT_CplClrFeature+0x2c>
  {
    USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 800cd38:	2181      	movs	r1, #129	; 0x81
 800cd3a:	6878      	ldr	r0, [r7, #4]
 800cd3c:	f005 f81d 	bl	8011d7a <USBD_LL_StallEP>
    hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	2200      	movs	r2, #0
 800cd44:	725a      	strb	r2, [r3, #9]
 800cd46:	e00d      	b.n	800cd64 <MSC_BOT_CplClrFeature+0x48>
  }
  else if(((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800cd48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	da08      	bge.n	800cd62 <MSC_BOT_CplClrFeature+0x46>
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	7a5b      	ldrb	r3, [r3, #9]
 800cd54:	2b01      	cmp	r3, #1
 800cd56:	d004      	beq.n	800cd62 <MSC_BOT_CplClrFeature+0x46>
  {
    MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_FAILED);
 800cd58:	2101      	movs	r1, #1
 800cd5a:	6878      	ldr	r0, [r7, #4]
 800cd5c:	f7ff ff84 	bl	800cc68 <MSC_BOT_SendCSW>
 800cd60:	e000      	b.n	800cd64 <MSC_BOT_CplClrFeature+0x48>
  }
  else
  {
    return;
 800cd62:	bf00      	nop
  }
}
 800cd64:	3710      	adds	r7, #16
 800cd66:	46bd      	mov	sp, r7
 800cd68:	bd80      	pop	{r7, pc}
	...

0800cd6c <SCSI_ProcessCmd>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800cd6c:	b580      	push	{r7, lr}
 800cd6e:	b084      	sub	sp, #16
 800cd70:	af00      	add	r7, sp, #0
 800cd72:	60f8      	str	r0, [r7, #12]
 800cd74:	460b      	mov	r3, r1
 800cd76:	607a      	str	r2, [r7, #4]
 800cd78:	72fb      	strb	r3, [r7, #11]
  switch (cmd[0])
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	781b      	ldrb	r3, [r3, #0]
 800cd7e:	2b5a      	cmp	r3, #90	; 0x5a
 800cd80:	f200 810e 	bhi.w	800cfa0 <SCSI_ProcessCmd+0x234>
 800cd84:	a201      	add	r2, pc, #4	; (adr r2, 800cd8c <SCSI_ProcessCmd+0x20>)
 800cd86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd8a:	bf00      	nop
 800cd8c:	0800cef9 	.word	0x0800cef9
 800cd90:	0800cfa1 	.word	0x0800cfa1
 800cd94:	0800cfa1 	.word	0x0800cfa1
 800cd98:	0800cf07 	.word	0x0800cf07
 800cd9c:	0800cfa1 	.word	0x0800cfa1
 800cda0:	0800cfa1 	.word	0x0800cfa1
 800cda4:	0800cfa1 	.word	0x0800cfa1
 800cda8:	0800cfa1 	.word	0x0800cfa1
 800cdac:	0800cfa1 	.word	0x0800cfa1
 800cdb0:	0800cfa1 	.word	0x0800cfa1
 800cdb4:	0800cfa1 	.word	0x0800cfa1
 800cdb8:	0800cfa1 	.word	0x0800cfa1
 800cdbc:	0800cfa1 	.word	0x0800cfa1
 800cdc0:	0800cfa1 	.word	0x0800cfa1
 800cdc4:	0800cfa1 	.word	0x0800cfa1
 800cdc8:	0800cfa1 	.word	0x0800cfa1
 800cdcc:	0800cfa1 	.word	0x0800cfa1
 800cdd0:	0800cfa1 	.word	0x0800cfa1
 800cdd4:	0800cf15 	.word	0x0800cf15
 800cdd8:	0800cfa1 	.word	0x0800cfa1
 800cddc:	0800cfa1 	.word	0x0800cfa1
 800cde0:	0800cfa1 	.word	0x0800cfa1
 800cde4:	0800cfa1 	.word	0x0800cfa1
 800cde8:	0800cfa1 	.word	0x0800cfa1
 800cdec:	0800cfa1 	.word	0x0800cfa1
 800cdf0:	0800cfa1 	.word	0x0800cfa1
 800cdf4:	0800cf3f 	.word	0x0800cf3f
 800cdf8:	0800cf23 	.word	0x0800cf23
 800cdfc:	0800cfa1 	.word	0x0800cfa1
 800ce00:	0800cfa1 	.word	0x0800cfa1
 800ce04:	0800cf31 	.word	0x0800cf31
 800ce08:	0800cfa1 	.word	0x0800cfa1
 800ce0c:	0800cfa1 	.word	0x0800cfa1
 800ce10:	0800cfa1 	.word	0x0800cfa1
 800ce14:	0800cfa1 	.word	0x0800cfa1
 800ce18:	0800cf5b 	.word	0x0800cf5b
 800ce1c:	0800cfa1 	.word	0x0800cfa1
 800ce20:	0800cf69 	.word	0x0800cf69
 800ce24:	0800cfa1 	.word	0x0800cfa1
 800ce28:	0800cfa1 	.word	0x0800cfa1
 800ce2c:	0800cf77 	.word	0x0800cf77
 800ce30:	0800cfa1 	.word	0x0800cfa1
 800ce34:	0800cf85 	.word	0x0800cf85
 800ce38:	0800cfa1 	.word	0x0800cfa1
 800ce3c:	0800cfa1 	.word	0x0800cfa1
 800ce40:	0800cfa1 	.word	0x0800cfa1
 800ce44:	0800cfa1 	.word	0x0800cfa1
 800ce48:	0800cf93 	.word	0x0800cf93
 800ce4c:	0800cfa1 	.word	0x0800cfa1
 800ce50:	0800cfa1 	.word	0x0800cfa1
 800ce54:	0800cfa1 	.word	0x0800cfa1
 800ce58:	0800cfa1 	.word	0x0800cfa1
 800ce5c:	0800cfa1 	.word	0x0800cfa1
 800ce60:	0800cfa1 	.word	0x0800cfa1
 800ce64:	0800cfa1 	.word	0x0800cfa1
 800ce68:	0800cfa1 	.word	0x0800cfa1
 800ce6c:	0800cfa1 	.word	0x0800cfa1
 800ce70:	0800cfa1 	.word	0x0800cfa1
 800ce74:	0800cfa1 	.word	0x0800cfa1
 800ce78:	0800cfa1 	.word	0x0800cfa1
 800ce7c:	0800cfa1 	.word	0x0800cfa1
 800ce80:	0800cfa1 	.word	0x0800cfa1
 800ce84:	0800cfa1 	.word	0x0800cfa1
 800ce88:	0800cfa1 	.word	0x0800cfa1
 800ce8c:	0800cfa1 	.word	0x0800cfa1
 800ce90:	0800cfa1 	.word	0x0800cfa1
 800ce94:	0800cfa1 	.word	0x0800cfa1
 800ce98:	0800cfa1 	.word	0x0800cfa1
 800ce9c:	0800cfa1 	.word	0x0800cfa1
 800cea0:	0800cfa1 	.word	0x0800cfa1
 800cea4:	0800cfa1 	.word	0x0800cfa1
 800cea8:	0800cfa1 	.word	0x0800cfa1
 800ceac:	0800cfa1 	.word	0x0800cfa1
 800ceb0:	0800cfa1 	.word	0x0800cfa1
 800ceb4:	0800cfa1 	.word	0x0800cfa1
 800ceb8:	0800cfa1 	.word	0x0800cfa1
 800cebc:	0800cfa1 	.word	0x0800cfa1
 800cec0:	0800cfa1 	.word	0x0800cfa1
 800cec4:	0800cfa1 	.word	0x0800cfa1
 800cec8:	0800cfa1 	.word	0x0800cfa1
 800cecc:	0800cfa1 	.word	0x0800cfa1
 800ced0:	0800cfa1 	.word	0x0800cfa1
 800ced4:	0800cfa1 	.word	0x0800cfa1
 800ced8:	0800cfa1 	.word	0x0800cfa1
 800cedc:	0800cfa1 	.word	0x0800cfa1
 800cee0:	0800cfa1 	.word	0x0800cfa1
 800cee4:	0800cfa1 	.word	0x0800cfa1
 800cee8:	0800cfa1 	.word	0x0800cfa1
 800ceec:	0800cfa1 	.word	0x0800cfa1
 800cef0:	0800cfa1 	.word	0x0800cfa1
 800cef4:	0800cf4d 	.word	0x0800cf4d
  {
  case SCSI_TEST_UNIT_READY:
    SCSI_TestUnitReady(pdev, lun, cmd);
 800cef8:	7afb      	ldrb	r3, [r7, #11]
 800cefa:	687a      	ldr	r2, [r7, #4]
 800cefc:	4619      	mov	r1, r3
 800cefe:	68f8      	ldr	r0, [r7, #12]
 800cf00:	f000 f85c 	bl	800cfbc <SCSI_TestUnitReady>
    break;
 800cf04:	e055      	b.n	800cfb2 <SCSI_ProcessCmd+0x246>

  case SCSI_REQUEST_SENSE:
    SCSI_RequestSense (pdev, lun, cmd);
 800cf06:	7afb      	ldrb	r3, [r7, #11]
 800cf08:	687a      	ldr	r2, [r7, #4]
 800cf0a:	4619      	mov	r1, r3
 800cf0c:	68f8      	ldr	r0, [r7, #12]
 800cf0e:	f000 fa09 	bl	800d324 <SCSI_RequestSense>
    break;
 800cf12:	e04e      	b.n	800cfb2 <SCSI_ProcessCmd+0x246>
  case SCSI_INQUIRY:
    SCSI_Inquiry(pdev, lun, cmd);
 800cf14:	7afb      	ldrb	r3, [r7, #11]
 800cf16:	687a      	ldr	r2, [r7, #4]
 800cf18:	4619      	mov	r1, r3
 800cf1a:	68f8      	ldr	r0, [r7, #12]
 800cf1c:	f000 f888 	bl	800d030 <SCSI_Inquiry>
    break;
 800cf20:	e047      	b.n	800cfb2 <SCSI_ProcessCmd+0x246>

  case SCSI_START_STOP_UNIT:
    SCSI_StartStopUnit(pdev, lun, cmd);
 800cf22:	7afb      	ldrb	r3, [r7, #11]
 800cf24:	687a      	ldr	r2, [r7, #4]
 800cf26:	4619      	mov	r1, r3
 800cf28:	68f8      	ldr	r0, [r7, #12]
 800cf2a:	f000 fa9e 	bl	800d46a <SCSI_StartStopUnit>
    break;
 800cf2e:	e040      	b.n	800cfb2 <SCSI_ProcessCmd+0x246>

  case SCSI_ALLOW_MEDIUM_REMOVAL:
    SCSI_StartStopUnit(pdev, lun, cmd);
 800cf30:	7afb      	ldrb	r3, [r7, #11]
 800cf32:	687a      	ldr	r2, [r7, #4]
 800cf34:	4619      	mov	r1, r3
 800cf36:	68f8      	ldr	r0, [r7, #12]
 800cf38:	f000 fa97 	bl	800d46a <SCSI_StartStopUnit>
    break;
 800cf3c:	e039      	b.n	800cfb2 <SCSI_ProcessCmd+0x246>

  case SCSI_MODE_SENSE6:
    SCSI_ModeSense6 (pdev, lun, cmd);
 800cf3e:	7afb      	ldrb	r3, [r7, #11]
 800cf40:	687a      	ldr	r2, [r7, #4]
 800cf42:	4619      	mov	r1, r3
 800cf44:	68f8      	ldr	r0, [r7, #12]
 800cf46:	f000 f99d 	bl	800d284 <SCSI_ModeSense6>
    break;
 800cf4a:	e032      	b.n	800cfb2 <SCSI_ProcessCmd+0x246>

  case SCSI_MODE_SENSE10:
    SCSI_ModeSense10 (pdev, lun, cmd);
 800cf4c:	7afb      	ldrb	r3, [r7, #11]
 800cf4e:	687a      	ldr	r2, [r7, #4]
 800cf50:	4619      	mov	r1, r3
 800cf52:	68f8      	ldr	r0, [r7, #12]
 800cf54:	f000 f9be 	bl	800d2d4 <SCSI_ModeSense10>
    break;
 800cf58:	e02b      	b.n	800cfb2 <SCSI_ProcessCmd+0x246>

  case SCSI_READ_FORMAT_CAPACITIES:
    SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800cf5a:	7afb      	ldrb	r3, [r7, #11]
 800cf5c:	687a      	ldr	r2, [r7, #4]
 800cf5e:	4619      	mov	r1, r3
 800cf60:	68f8      	ldr	r0, [r7, #12]
 800cf62:	f000 f92a 	bl	800d1ba <SCSI_ReadFormatCapacity>
    break;
 800cf66:	e024      	b.n	800cfb2 <SCSI_ProcessCmd+0x246>

  case SCSI_READ_CAPACITY10:
    SCSI_ReadCapacity10(pdev, lun, cmd);
 800cf68:	7afb      	ldrb	r3, [r7, #11]
 800cf6a:	687a      	ldr	r2, [r7, #4]
 800cf6c:	4619      	mov	r1, r3
 800cf6e:	68f8      	ldr	r0, [r7, #12]
 800cf70:	f000 f8bc 	bl	800d0ec <SCSI_ReadCapacity10>
    break;
 800cf74:	e01d      	b.n	800cfb2 <SCSI_ProcessCmd+0x246>

  case SCSI_READ10:
    SCSI_Read10(pdev, lun, cmd);
 800cf76:	7afb      	ldrb	r3, [r7, #11]
 800cf78:	687a      	ldr	r2, [r7, #4]
 800cf7a:	4619      	mov	r1, r3
 800cf7c:	68f8      	ldr	r0, [r7, #12]
 800cf7e:	f000 fa88 	bl	800d492 <SCSI_Read10>
    break;
 800cf82:	e016      	b.n	800cfb2 <SCSI_ProcessCmd+0x246>

  case SCSI_WRITE10:
    SCSI_Write10(pdev, lun, cmd);
 800cf84:	7afb      	ldrb	r3, [r7, #11]
 800cf86:	687a      	ldr	r2, [r7, #4]
 800cf88:	4619      	mov	r1, r3
 800cf8a:	68f8      	ldr	r0, [r7, #12]
 800cf8c:	f000 fb0d 	bl	800d5aa <SCSI_Write10>
    break;
 800cf90:	e00f      	b.n	800cfb2 <SCSI_ProcessCmd+0x246>

  case SCSI_VERIFY10:
    SCSI_Verify10(pdev, lun, cmd);
 800cf92:	7afb      	ldrb	r3, [r7, #11]
 800cf94:	687a      	ldr	r2, [r7, #4]
 800cf96:	4619      	mov	r1, r3
 800cf98:	68f8      	ldr	r0, [r7, #12]
 800cf9a:	f000 fbb6 	bl	800d70a <SCSI_Verify10>
    break;
 800cf9e:	e008      	b.n	800cfb2 <SCSI_ProcessCmd+0x246>

  default:
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800cfa0:	7af9      	ldrb	r1, [r7, #11]
 800cfa2:	2320      	movs	r3, #32
 800cfa4:	2205      	movs	r2, #5
 800cfa6:	68f8      	ldr	r0, [r7, #12]
 800cfa8:	f000 fa26 	bl	800d3f8 <SCSI_SenseCode>
    return -1;
 800cfac:	f04f 33ff 	mov.w	r3, #4294967295
 800cfb0:	e000      	b.n	800cfb4 <SCSI_ProcessCmd+0x248>
  }
  return 0;
 800cfb2:	2300      	movs	r3, #0
}
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	3710      	adds	r7, #16
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	bd80      	pop	{r7, pc}

0800cfbc <SCSI_TestUnitReady>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800cfbc:	b580      	push	{r7, lr}
 800cfbe:	b086      	sub	sp, #24
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	60f8      	str	r0, [r7, #12]
 800cfc4:	460b      	mov	r3, r1
 800cfc6:	607a      	str	r2, [r7, #4]
 800cfc8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800cfd0:	617b      	str	r3, [r7, #20]

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800cfd2:	697b      	ldr	r3, [r7, #20]
 800cfd4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d00a      	beq.n	800cff2 <SCSI_TestUnitReady+0x36>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800cfdc:	697b      	ldr	r3, [r7, #20]
 800cfde:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800cfe2:	2320      	movs	r3, #32
 800cfe4:	2205      	movs	r2, #5
 800cfe6:	68f8      	ldr	r0, [r7, #12]
 800cfe8:	f000 fa06 	bl	800d3f8 <SCSI_SenseCode>

    return -1;
 800cfec:	f04f 33ff 	mov.w	r3, #4294967295
 800cff0:	e019      	b.n	800d026 <SCSI_TestUnitReady+0x6a>
  }

  if(((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800cff8:	689b      	ldr	r3, [r3, #8]
 800cffa:	7afa      	ldrb	r2, [r7, #11]
 800cffc:	4610      	mov	r0, r2
 800cffe:	4798      	blx	r3
 800d000:	4603      	mov	r3, r0
 800d002:	2b00      	cmp	r3, #0
 800d004:	d00b      	beq.n	800d01e <SCSI_TestUnitReady+0x62>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d006:	7af9      	ldrb	r1, [r7, #11]
 800d008:	233a      	movs	r3, #58	; 0x3a
 800d00a:	2202      	movs	r2, #2
 800d00c:	68f8      	ldr	r0, [r7, #12]
 800d00e:	f000 f9f3 	bl	800d3f8 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	2205      	movs	r2, #5
 800d016:	721a      	strb	r2, [r3, #8]

    return -1;
 800d018:	f04f 33ff 	mov.w	r3, #4294967295
 800d01c:	e003      	b.n	800d026 <SCSI_TestUnitReady+0x6a>
  }
  hmsc->bot_data_length = 0U;
 800d01e:	697b      	ldr	r3, [r7, #20]
 800d020:	2200      	movs	r2, #0
 800d022:	815a      	strh	r2, [r3, #10]

  return 0;
 800d024:	2300      	movs	r3, #0
}
 800d026:	4618      	mov	r0, r3
 800d028:	3718      	adds	r7, #24
 800d02a:	46bd      	mov	sp, r7
 800d02c:	bd80      	pop	{r7, pc}
	...

0800d030 <SCSI_Inquiry>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t  SCSI_Inquiry(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800d030:	b480      	push	{r7}
 800d032:	b089      	sub	sp, #36	; 0x24
 800d034:	af00      	add	r7, sp, #0
 800d036:	60f8      	str	r0, [r7, #12]
 800d038:	460b      	mov	r3, r1
 800d03a:	607a      	str	r2, [r7, #4]
 800d03c:	72fb      	strb	r3, [r7, #11]
  uint8_t* pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d044:	61bb      	str	r3, [r7, #24]

  if (params[1] & 0x01U)/*Evpd is set*/
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	3301      	adds	r3, #1
 800d04a:	781b      	ldrb	r3, [r3, #0]
 800d04c:	f003 0301 	and.w	r3, r3, #1
 800d050:	2b00      	cmp	r3, #0
 800d052:	d014      	beq.n	800d07e <SCSI_Inquiry+0x4e>
  {
    len = LENGTH_INQUIRY_PAGE00;
 800d054:	2307      	movs	r3, #7
 800d056:	83fb      	strh	r3, [r7, #30]
    hmsc->bot_data_length = len;
 800d058:	69bb      	ldr	r3, [r7, #24]
 800d05a:	8bfa      	ldrh	r2, [r7, #30]
 800d05c:	815a      	strh	r2, [r3, #10]

    while (len)
 800d05e:	e00a      	b.n	800d076 <SCSI_Inquiry+0x46>
    {
      len--;
 800d060:	8bfb      	ldrh	r3, [r7, #30]
 800d062:	3b01      	subs	r3, #1
 800d064:	83fb      	strh	r3, [r7, #30]
      hmsc->bot_data[len] = MSC_Page00_Inquiry_Data[len];
 800d066:	8bfa      	ldrh	r2, [r7, #30]
 800d068:	8bfb      	ldrh	r3, [r7, #30]
 800d06a:	491f      	ldr	r1, [pc, #124]	; (800d0e8 <SCSI_Inquiry+0xb8>)
 800d06c:	5c89      	ldrb	r1, [r1, r2]
 800d06e:	69ba      	ldr	r2, [r7, #24]
 800d070:	4413      	add	r3, r2
 800d072:	460a      	mov	r2, r1
 800d074:	731a      	strb	r2, [r3, #12]
    while (len)
 800d076:	8bfb      	ldrh	r3, [r7, #30]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d1f1      	bne.n	800d060 <SCSI_Inquiry+0x30>
 800d07c:	e02e      	b.n	800d0dc <SCSI_Inquiry+0xac>
    }
  }
  else
  {
    pPage = (uint8_t *)(void *)&((USBD_StorageTypeDef *)pdev->pUserData)->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d084:	69d9      	ldr	r1, [r3, #28]
 800d086:	7afa      	ldrb	r2, [r7, #11]
 800d088:	4613      	mov	r3, r2
 800d08a:	00db      	lsls	r3, r3, #3
 800d08c:	4413      	add	r3, r2
 800d08e:	009b      	lsls	r3, r3, #2
 800d090:	440b      	add	r3, r1
 800d092:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800d094:	697b      	ldr	r3, [r7, #20]
 800d096:	3304      	adds	r3, #4
 800d098:	781b      	ldrb	r3, [r3, #0]
 800d09a:	b29b      	uxth	r3, r3
 800d09c:	3305      	adds	r3, #5
 800d09e:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	3304      	adds	r3, #4
 800d0a4:	781b      	ldrb	r3, [r3, #0]
 800d0a6:	b29b      	uxth	r3, r3
 800d0a8:	8bfa      	ldrh	r2, [r7, #30]
 800d0aa:	429a      	cmp	r2, r3
 800d0ac:	d303      	bcc.n	800d0b6 <SCSI_Inquiry+0x86>
    {
      len = params[4];
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	3304      	adds	r3, #4
 800d0b2:	781b      	ldrb	r3, [r3, #0]
 800d0b4:	83fb      	strh	r3, [r7, #30]
    }
    hmsc->bot_data_length = len;
 800d0b6:	69bb      	ldr	r3, [r7, #24]
 800d0b8:	8bfa      	ldrh	r2, [r7, #30]
 800d0ba:	815a      	strh	r2, [r3, #10]

    while (len)
 800d0bc:	e00b      	b.n	800d0d6 <SCSI_Inquiry+0xa6>
    {
      len--;
 800d0be:	8bfb      	ldrh	r3, [r7, #30]
 800d0c0:	3b01      	subs	r3, #1
 800d0c2:	83fb      	strh	r3, [r7, #30]
      hmsc->bot_data[len] = pPage[len];
 800d0c4:	8bfb      	ldrh	r3, [r7, #30]
 800d0c6:	697a      	ldr	r2, [r7, #20]
 800d0c8:	441a      	add	r2, r3
 800d0ca:	8bfb      	ldrh	r3, [r7, #30]
 800d0cc:	7811      	ldrb	r1, [r2, #0]
 800d0ce:	69ba      	ldr	r2, [r7, #24]
 800d0d0:	4413      	add	r3, r2
 800d0d2:	460a      	mov	r2, r1
 800d0d4:	731a      	strb	r2, [r3, #12]
    while (len)
 800d0d6:	8bfb      	ldrh	r3, [r7, #30]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d1f0      	bne.n	800d0be <SCSI_Inquiry+0x8e>
    }
  }

  return 0;
 800d0dc:	2300      	movs	r3, #0
}
 800d0de:	4618      	mov	r0, r3
 800d0e0:	3724      	adds	r7, #36	; 0x24
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	bc80      	pop	{r7}
 800d0e6:	4770      	bx	lr
 800d0e8:	0801a298 	.word	0x0801a298

0800d0ec <SCSI_ReadCapacity10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b086      	sub	sp, #24
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	60f8      	str	r0, [r7, #12]
 800d0f4:	460b      	mov	r3, r1
 800d0f6:	607a      	str	r2, [r7, #4]
 800d0f8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d100:	617b      	str	r3, [r7, #20]

  if(((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size) != 0)
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d108:	685b      	ldr	r3, [r3, #4]
 800d10a:	697a      	ldr	r2, [r7, #20]
 800d10c:	f502 7118 	add.w	r1, r2, #608	; 0x260
 800d110:	697a      	ldr	r2, [r7, #20]
 800d112:	f202 225e 	addw	r2, r2, #606	; 0x25e
 800d116:	7af8      	ldrb	r0, [r7, #11]
 800d118:	4798      	blx	r3
 800d11a:	4603      	mov	r3, r0
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d008      	beq.n	800d132 <SCSI_ReadCapacity10+0x46>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d120:	7af9      	ldrb	r1, [r7, #11]
 800d122:	233a      	movs	r3, #58	; 0x3a
 800d124:	2202      	movs	r2, #2
 800d126:	68f8      	ldr	r0, [r7, #12]
 800d128:	f000 f966 	bl	800d3f8 <SCSI_SenseCode>
    return -1;
 800d12c:	f04f 33ff 	mov.w	r3, #4294967295
 800d130:	e03f      	b.n	800d1b2 <SCSI_ReadCapacity10+0xc6>
  }
  else
  {

    hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800d132:	697b      	ldr	r3, [r7, #20]
 800d134:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800d138:	3b01      	subs	r3, #1
 800d13a:	0e1b      	lsrs	r3, r3, #24
 800d13c:	b2da      	uxtb	r2, r3
 800d13e:	697b      	ldr	r3, [r7, #20]
 800d140:	731a      	strb	r2, [r3, #12]
    hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800d142:	697b      	ldr	r3, [r7, #20]
 800d144:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800d148:	3b01      	subs	r3, #1
 800d14a:	0c1b      	lsrs	r3, r3, #16
 800d14c:	b2da      	uxtb	r2, r3
 800d14e:	697b      	ldr	r3, [r7, #20]
 800d150:	735a      	strb	r2, [r3, #13]
    hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800d152:	697b      	ldr	r3, [r7, #20]
 800d154:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800d158:	3b01      	subs	r3, #1
 800d15a:	0a1b      	lsrs	r3, r3, #8
 800d15c:	b2da      	uxtb	r2, r3
 800d15e:	697b      	ldr	r3, [r7, #20]
 800d160:	739a      	strb	r2, [r3, #14]
    hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800d162:	697b      	ldr	r3, [r7, #20]
 800d164:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800d168:	b2db      	uxtb	r3, r3
 800d16a:	3b01      	subs	r3, #1
 800d16c:	b2da      	uxtb	r2, r3
 800d16e:	697b      	ldr	r3, [r7, #20]
 800d170:	73da      	strb	r2, [r3, #15]

    hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800d172:	697b      	ldr	r3, [r7, #20]
 800d174:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d178:	161b      	asrs	r3, r3, #24
 800d17a:	b2da      	uxtb	r2, r3
 800d17c:	697b      	ldr	r3, [r7, #20]
 800d17e:	741a      	strb	r2, [r3, #16]
    hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800d180:	697b      	ldr	r3, [r7, #20]
 800d182:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d186:	141b      	asrs	r3, r3, #16
 800d188:	b2da      	uxtb	r2, r3
 800d18a:	697b      	ldr	r3, [r7, #20]
 800d18c:	745a      	strb	r2, [r3, #17]
    hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800d18e:	697b      	ldr	r3, [r7, #20]
 800d190:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d194:	0a1b      	lsrs	r3, r3, #8
 800d196:	b29b      	uxth	r3, r3
 800d198:	b2da      	uxtb	r2, r3
 800d19a:	697b      	ldr	r3, [r7, #20]
 800d19c:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 800d19e:	697b      	ldr	r3, [r7, #20]
 800d1a0:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d1a4:	b2da      	uxtb	r2, r3
 800d1a6:	697b      	ldr	r3, [r7, #20]
 800d1a8:	74da      	strb	r2, [r3, #19]

    hmsc->bot_data_length = 8U;
 800d1aa:	697b      	ldr	r3, [r7, #20]
 800d1ac:	2208      	movs	r2, #8
 800d1ae:	815a      	strh	r2, [r3, #10]
    return 0;
 800d1b0:	2300      	movs	r3, #0
  }
}
 800d1b2:	4618      	mov	r0, r3
 800d1b4:	3718      	adds	r7, #24
 800d1b6:	46bd      	mov	sp, r7
 800d1b8:	bd80      	pop	{r7, pc}

0800d1ba <SCSI_ReadFormatCapacity>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800d1ba:	b580      	push	{r7, lr}
 800d1bc:	b088      	sub	sp, #32
 800d1be:	af00      	add	r7, sp, #0
 800d1c0:	60f8      	str	r0, [r7, #12]
 800d1c2:	460b      	mov	r3, r1
 800d1c4:	607a      	str	r2, [r7, #4]
 800d1c6:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d1ce:	61bb      	str	r3, [r7, #24]

  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;

  for(i = 0U; i < 12U ; i++)
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	83fb      	strh	r3, [r7, #30]
 800d1d4:	e007      	b.n	800d1e6 <SCSI_ReadFormatCapacity+0x2c>
  {
    hmsc->bot_data[i] = 0U;
 800d1d6:	8bfb      	ldrh	r3, [r7, #30]
 800d1d8:	69ba      	ldr	r2, [r7, #24]
 800d1da:	4413      	add	r3, r2
 800d1dc:	2200      	movs	r2, #0
 800d1de:	731a      	strb	r2, [r3, #12]
  for(i = 0U; i < 12U ; i++)
 800d1e0:	8bfb      	ldrh	r3, [r7, #30]
 800d1e2:	3301      	adds	r3, #1
 800d1e4:	83fb      	strh	r3, [r7, #30]
 800d1e6:	8bfb      	ldrh	r3, [r7, #30]
 800d1e8:	2b0b      	cmp	r3, #11
 800d1ea:	d9f4      	bls.n	800d1d6 <SCSI_ReadFormatCapacity+0x1c>
  }

  if(((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &blk_nbr, &blk_size) != 0U)
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d1f2:	685b      	ldr	r3, [r3, #4]
 800d1f4:	f107 0216 	add.w	r2, r7, #22
 800d1f8:	f107 0110 	add.w	r1, r7, #16
 800d1fc:	7af8      	ldrb	r0, [r7, #11]
 800d1fe:	4798      	blx	r3
 800d200:	4603      	mov	r3, r0
 800d202:	2b00      	cmp	r3, #0
 800d204:	d008      	beq.n	800d218 <SCSI_ReadFormatCapacity+0x5e>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d206:	7af9      	ldrb	r1, [r7, #11]
 800d208:	233a      	movs	r3, #58	; 0x3a
 800d20a:	2202      	movs	r2, #2
 800d20c:	68f8      	ldr	r0, [r7, #12]
 800d20e:	f000 f8f3 	bl	800d3f8 <SCSI_SenseCode>
    return -1;
 800d212:	f04f 33ff 	mov.w	r3, #4294967295
 800d216:	e030      	b.n	800d27a <SCSI_ReadFormatCapacity+0xc0>
  }
  else
  {
    hmsc->bot_data[3] = 0x08U;
 800d218:	69bb      	ldr	r3, [r7, #24]
 800d21a:	2208      	movs	r2, #8
 800d21c:	73da      	strb	r2, [r3, #15]
    hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800d21e:	693b      	ldr	r3, [r7, #16]
 800d220:	3b01      	subs	r3, #1
 800d222:	0e1b      	lsrs	r3, r3, #24
 800d224:	b2da      	uxtb	r2, r3
 800d226:	69bb      	ldr	r3, [r7, #24]
 800d228:	741a      	strb	r2, [r3, #16]
    hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800d22a:	693b      	ldr	r3, [r7, #16]
 800d22c:	3b01      	subs	r3, #1
 800d22e:	0c1b      	lsrs	r3, r3, #16
 800d230:	b2da      	uxtb	r2, r3
 800d232:	69bb      	ldr	r3, [r7, #24]
 800d234:	745a      	strb	r2, [r3, #17]
    hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800d236:	693b      	ldr	r3, [r7, #16]
 800d238:	3b01      	subs	r3, #1
 800d23a:	0a1b      	lsrs	r3, r3, #8
 800d23c:	b2da      	uxtb	r2, r3
 800d23e:	69bb      	ldr	r3, [r7, #24]
 800d240:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800d242:	693b      	ldr	r3, [r7, #16]
 800d244:	b2db      	uxtb	r3, r3
 800d246:	3b01      	subs	r3, #1
 800d248:	b2da      	uxtb	r2, r3
 800d24a:	69bb      	ldr	r3, [r7, #24]
 800d24c:	74da      	strb	r2, [r3, #19]

    hmsc->bot_data[8] = 0x02U;
 800d24e:	69bb      	ldr	r3, [r7, #24]
 800d250:	2202      	movs	r2, #2
 800d252:	751a      	strb	r2, [r3, #20]
    hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800d254:	8afb      	ldrh	r3, [r7, #22]
 800d256:	141b      	asrs	r3, r3, #16
 800d258:	b2da      	uxtb	r2, r3
 800d25a:	69bb      	ldr	r3, [r7, #24]
 800d25c:	755a      	strb	r2, [r3, #21]
    hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800d25e:	8afb      	ldrh	r3, [r7, #22]
 800d260:	0a1b      	lsrs	r3, r3, #8
 800d262:	b29b      	uxth	r3, r3
 800d264:	b2da      	uxtb	r2, r3
 800d266:	69bb      	ldr	r3, [r7, #24]
 800d268:	759a      	strb	r2, [r3, #22]
    hmsc->bot_data[11] = (uint8_t)(blk_size);
 800d26a:	8afb      	ldrh	r3, [r7, #22]
 800d26c:	b2da      	uxtb	r2, r3
 800d26e:	69bb      	ldr	r3, [r7, #24]
 800d270:	75da      	strb	r2, [r3, #23]

    hmsc->bot_data_length = 12U;
 800d272:	69bb      	ldr	r3, [r7, #24]
 800d274:	220c      	movs	r2, #12
 800d276:	815a      	strh	r2, [r3, #10]
    return 0;
 800d278:	2300      	movs	r3, #0
  }
}
 800d27a:	4618      	mov	r0, r3
 800d27c:	3720      	adds	r7, #32
 800d27e:	46bd      	mov	sp, r7
 800d280:	bd80      	pop	{r7, pc}
	...

0800d284 <SCSI_ModeSense6>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense6 (USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800d284:	b480      	push	{r7}
 800d286:	b087      	sub	sp, #28
 800d288:	af00      	add	r7, sp, #0
 800d28a:	60f8      	str	r0, [r7, #12]
 800d28c:	460b      	mov	r3, r1
 800d28e:	607a      	str	r2, [r7, #4]
 800d290:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d298:	613b      	str	r3, [r7, #16]
  uint16_t len = 8U;
 800d29a:	2308      	movs	r3, #8
 800d29c:	82fb      	strh	r3, [r7, #22]
  hmsc->bot_data_length = len;
 800d29e:	693b      	ldr	r3, [r7, #16]
 800d2a0:	8afa      	ldrh	r2, [r7, #22]
 800d2a2:	815a      	strh	r2, [r3, #10]

  while (len)
 800d2a4:	e00a      	b.n	800d2bc <SCSI_ModeSense6+0x38>
  {
    len--;
 800d2a6:	8afb      	ldrh	r3, [r7, #22]
 800d2a8:	3b01      	subs	r3, #1
 800d2aa:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = MSC_Mode_Sense6_data[len];
 800d2ac:	8afa      	ldrh	r2, [r7, #22]
 800d2ae:	8afb      	ldrh	r3, [r7, #22]
 800d2b0:	4907      	ldr	r1, [pc, #28]	; (800d2d0 <SCSI_ModeSense6+0x4c>)
 800d2b2:	5c89      	ldrb	r1, [r1, r2]
 800d2b4:	693a      	ldr	r2, [r7, #16]
 800d2b6:	4413      	add	r3, r2
 800d2b8:	460a      	mov	r2, r1
 800d2ba:	731a      	strb	r2, [r3, #12]
  while (len)
 800d2bc:	8afb      	ldrh	r3, [r7, #22]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d1f1      	bne.n	800d2a6 <SCSI_ModeSense6+0x22>
  }
  return 0;
 800d2c2:	2300      	movs	r3, #0
}
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	371c      	adds	r7, #28
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	bc80      	pop	{r7}
 800d2cc:	4770      	bx	lr
 800d2ce:	bf00      	nop
 800d2d0:	0801a2a0 	.word	0x0801a2a0

0800d2d4 <SCSI_ModeSense10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense10 (USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800d2d4:	b480      	push	{r7}
 800d2d6:	b087      	sub	sp, #28
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	60f8      	str	r0, [r7, #12]
 800d2dc:	460b      	mov	r3, r1
 800d2de:	607a      	str	r2, [r7, #4]
 800d2e0:	72fb      	strb	r3, [r7, #11]
  uint16_t len = 8U;
 800d2e2:	2308      	movs	r3, #8
 800d2e4:	82fb      	strh	r3, [r7, #22]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d2ec:	613b      	str	r3, [r7, #16]

  hmsc->bot_data_length = len;
 800d2ee:	693b      	ldr	r3, [r7, #16]
 800d2f0:	8afa      	ldrh	r2, [r7, #22]
 800d2f2:	815a      	strh	r2, [r3, #10]

  while (len)
 800d2f4:	e00a      	b.n	800d30c <SCSI_ModeSense10+0x38>
  {
    len--;
 800d2f6:	8afb      	ldrh	r3, [r7, #22]
 800d2f8:	3b01      	subs	r3, #1
 800d2fa:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = MSC_Mode_Sense10_data[len];
 800d2fc:	8afa      	ldrh	r2, [r7, #22]
 800d2fe:	8afb      	ldrh	r3, [r7, #22]
 800d300:	4907      	ldr	r1, [pc, #28]	; (800d320 <SCSI_ModeSense10+0x4c>)
 800d302:	5c89      	ldrb	r1, [r1, r2]
 800d304:	693a      	ldr	r2, [r7, #16]
 800d306:	4413      	add	r3, r2
 800d308:	460a      	mov	r2, r1
 800d30a:	731a      	strb	r2, [r3, #12]
  while (len)
 800d30c:	8afb      	ldrh	r3, [r7, #22]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d1f1      	bne.n	800d2f6 <SCSI_ModeSense10+0x22>
  }

  return 0;
 800d312:	2300      	movs	r3, #0
}
 800d314:	4618      	mov	r0, r3
 800d316:	371c      	adds	r7, #28
 800d318:	46bd      	mov	sp, r7
 800d31a:	bc80      	pop	{r7}
 800d31c:	4770      	bx	lr
 800d31e:	bf00      	nop
 800d320:	0801a2a8 	.word	0x0801a2a8

0800d324 <SCSI_RequestSense>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_RequestSense (USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800d324:	b480      	push	{r7}
 800d326:	b087      	sub	sp, #28
 800d328:	af00      	add	r7, sp, #0
 800d32a:	60f8      	str	r0, [r7, #12]
 800d32c:	460b      	mov	r3, r1
 800d32e:	607a      	str	r2, [r7, #4]
 800d330:	72fb      	strb	r3, [r7, #11]
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d338:	613b      	str	r3, [r7, #16]

  for(i = 0U ;i < REQUEST_SENSE_DATA_LEN; i++)
 800d33a:	2300      	movs	r3, #0
 800d33c:	75fb      	strb	r3, [r7, #23]
 800d33e:	e007      	b.n	800d350 <SCSI_RequestSense+0x2c>
  {
    hmsc->bot_data[i] = 0U;
 800d340:	7dfb      	ldrb	r3, [r7, #23]
 800d342:	693a      	ldr	r2, [r7, #16]
 800d344:	4413      	add	r3, r2
 800d346:	2200      	movs	r2, #0
 800d348:	731a      	strb	r2, [r3, #12]
  for(i = 0U ;i < REQUEST_SENSE_DATA_LEN; i++)
 800d34a:	7dfb      	ldrb	r3, [r7, #23]
 800d34c:	3301      	adds	r3, #1
 800d34e:	75fb      	strb	r3, [r7, #23]
 800d350:	7dfb      	ldrb	r3, [r7, #23]
 800d352:	2b11      	cmp	r3, #17
 800d354:	d9f4      	bls.n	800d340 <SCSI_RequestSense+0x1c>
  }

  hmsc->bot_data[0]	= 0x70U;
 800d356:	693b      	ldr	r3, [r7, #16]
 800d358:	2270      	movs	r2, #112	; 0x70
 800d35a:	731a      	strb	r2, [r3, #12]
  hmsc->bot_data[7]	= REQUEST_SENSE_DATA_LEN - 6U;
 800d35c:	693b      	ldr	r3, [r7, #16]
 800d35e:	220c      	movs	r2, #12
 800d360:	74da      	strb	r2, [r3, #19]

  if((hmsc->scsi_sense_head != hmsc->scsi_sense_tail)) {
 800d362:	693b      	ldr	r3, [r7, #16]
 800d364:	f893 225c 	ldrb.w	r2, [r3, #604]	; 0x25c
 800d368:	693b      	ldr	r3, [r7, #16]
 800d36a:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 800d36e:	429a      	cmp	r2, r3
 800d370:	d02e      	beq.n	800d3d0 <SCSI_RequestSense+0xac>

    hmsc->bot_data[2]     = hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 800d372:	693b      	ldr	r3, [r7, #16]
 800d374:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 800d378:	693a      	ldr	r2, [r7, #16]
 800d37a:	3347      	adds	r3, #71	; 0x47
 800d37c:	00db      	lsls	r3, r3, #3
 800d37e:	4413      	add	r3, r2
 800d380:	791a      	ldrb	r2, [r3, #4]
 800d382:	693b      	ldr	r3, [r7, #16]
 800d384:	739a      	strb	r2, [r3, #14]
    hmsc->bot_data[12]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 800d386:	693b      	ldr	r3, [r7, #16]
 800d388:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 800d38c:	693a      	ldr	r2, [r7, #16]
 800d38e:	3347      	adds	r3, #71	; 0x47
 800d390:	00db      	lsls	r3, r3, #3
 800d392:	4413      	add	r3, r2
 800d394:	7a5a      	ldrb	r2, [r3, #9]
 800d396:	693b      	ldr	r3, [r7, #16]
 800d398:	761a      	strb	r2, [r3, #24]
    hmsc->bot_data[13]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 800d39a:	693b      	ldr	r3, [r7, #16]
 800d39c:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 800d3a0:	693a      	ldr	r2, [r7, #16]
 800d3a2:	3347      	adds	r3, #71	; 0x47
 800d3a4:	00db      	lsls	r3, r3, #3
 800d3a6:	4413      	add	r3, r2
 800d3a8:	7a1a      	ldrb	r2, [r3, #8]
 800d3aa:	693b      	ldr	r3, [r7, #16]
 800d3ac:	765a      	strb	r2, [r3, #25]
    hmsc->scsi_sense_head++;
 800d3ae:	693b      	ldr	r3, [r7, #16]
 800d3b0:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 800d3b4:	3301      	adds	r3, #1
 800d3b6:	b2da      	uxtb	r2, r3
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 800d3be:	693b      	ldr	r3, [r7, #16]
 800d3c0:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 800d3c4:	2b04      	cmp	r3, #4
 800d3c6:	d103      	bne.n	800d3d0 <SCSI_RequestSense+0xac>
    {
      hmsc->scsi_sense_head = 0U;
 800d3c8:	693b      	ldr	r3, [r7, #16]
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c
    }
  }
  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 800d3d0:	693b      	ldr	r3, [r7, #16]
 800d3d2:	2212      	movs	r2, #18
 800d3d4:	815a      	strh	r2, [r3, #10]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	3304      	adds	r3, #4
 800d3da:	781b      	ldrb	r3, [r3, #0]
 800d3dc:	2b12      	cmp	r3, #18
 800d3de:	d805      	bhi.n	800d3ec <SCSI_RequestSense+0xc8>
  {
    hmsc->bot_data_length = params[4];
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	3304      	adds	r3, #4
 800d3e4:	781b      	ldrb	r3, [r3, #0]
 800d3e6:	b29a      	uxth	r2, r3
 800d3e8:	693b      	ldr	r3, [r7, #16]
 800d3ea:	815a      	strh	r2, [r3, #10]
  }
  return 0;
 800d3ec:	2300      	movs	r3, #0
}
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	371c      	adds	r7, #28
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	bc80      	pop	{r7}
 800d3f6:	4770      	bx	lr

0800d3f8 <SCSI_SenseCode>:
* @param  ASC: Additional Sense Key
* @retval none

*/
void SCSI_SenseCode(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 800d3f8:	b480      	push	{r7}
 800d3fa:	b085      	sub	sp, #20
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
 800d400:	4608      	mov	r0, r1
 800d402:	4611      	mov	r1, r2
 800d404:	461a      	mov	r2, r3
 800d406:	4603      	mov	r3, r0
 800d408:	70fb      	strb	r3, [r7, #3]
 800d40a:	460b      	mov	r3, r1
 800d40c:	70bb      	strb	r3, [r7, #2]
 800d40e:	4613      	mov	r3, r2
 800d410:	707b      	strb	r3, [r7, #1]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d418:	60fb      	str	r3, [r7, #12]

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey  = sKey;
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 800d420:	68fa      	ldr	r2, [r7, #12]
 800d422:	3347      	adds	r3, #71	; 0x47
 800d424:	00db      	lsls	r3, r3, #3
 800d426:	4413      	add	r3, r2
 800d428:	78ba      	ldrb	r2, [r7, #2]
 800d42a:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 800d432:	68fa      	ldr	r2, [r7, #12]
 800d434:	3347      	adds	r3, #71	; 0x47
 800d436:	00db      	lsls	r3, r3, #3
 800d438:	4413      	add	r3, r2
 800d43a:	2200      	movs	r2, #0
 800d43c:	721a      	strb	r2, [r3, #8]
  hmsc->scsi_sense_tail++;
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 800d444:	3301      	adds	r3, #1
 800d446:	b2da      	uxtb	r2, r3
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 800d454:	2b04      	cmp	r3, #4
 800d456:	d103      	bne.n	800d460 <SCSI_SenseCode+0x68>
  {
    hmsc->scsi_sense_tail = 0U;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	2200      	movs	r2, #0
 800d45c:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  }
}
 800d460:	bf00      	nop
 800d462:	3714      	adds	r7, #20
 800d464:	46bd      	mov	sp, r7
 800d466:	bc80      	pop	{r7}
 800d468:	4770      	bx	lr

0800d46a <SCSI_StartStopUnit>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800d46a:	b480      	push	{r7}
 800d46c:	b087      	sub	sp, #28
 800d46e:	af00      	add	r7, sp, #0
 800d470:	60f8      	str	r0, [r7, #12]
 800d472:	460b      	mov	r3, r1
 800d474:	607a      	str	r2, [r7, #4]
 800d476:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d47e:	617b      	str	r3, [r7, #20]
  hmsc->bot_data_length = 0U;
 800d480:	697b      	ldr	r3, [r7, #20]
 800d482:	2200      	movs	r2, #0
 800d484:	815a      	strh	r2, [r3, #10]
  return 0;
 800d486:	2300      	movs	r3, #0
}
 800d488:	4618      	mov	r0, r3
 800d48a:	371c      	adds	r7, #28
 800d48c:	46bd      	mov	sp, r7
 800d48e:	bc80      	pop	{r7}
 800d490:	4770      	bx	lr

0800d492 <SCSI_Read10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d492:	b580      	push	{r7, lr}
 800d494:	b086      	sub	sp, #24
 800d496:	af00      	add	r7, sp, #0
 800d498:	60f8      	str	r0, [r7, #12]
 800d49a:	460b      	mov	r3, r1
 800d49c:	607a      	str	r2, [r7, #4]
 800d49e:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d4a6:	617b      	str	r3, [r7, #20]

  if(hmsc->bot_state == USBD_BOT_IDLE)  /* Idle */
 800d4a8:	697b      	ldr	r3, [r7, #20]
 800d4aa:	7a1b      	ldrb	r3, [r3, #8]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d16e      	bne.n	800d58e <SCSI_Read10+0xfc>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800d4b0:	697b      	ldr	r3, [r7, #20]
 800d4b2:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 800d4b6:	b25b      	sxtb	r3, r3
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	db0a      	blt.n	800d4d2 <SCSI_Read10+0x40>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d4bc:	697b      	ldr	r3, [r7, #20]
 800d4be:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800d4c2:	2320      	movs	r3, #32
 800d4c4:	2205      	movs	r2, #5
 800d4c6:	68f8      	ldr	r0, [r7, #12]
 800d4c8:	f7ff ff96 	bl	800d3f8 <SCSI_SenseCode>
      return -1;
 800d4cc:	f04f 33ff 	mov.w	r3, #4294967295
 800d4d0:	e067      	b.n	800d5a2 <SCSI_Read10+0x110>
    }

    if(((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d4d8:	689b      	ldr	r3, [r3, #8]
 800d4da:	7afa      	ldrb	r2, [r7, #11]
 800d4dc:	4610      	mov	r0, r2
 800d4de:	4798      	blx	r3
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d008      	beq.n	800d4f8 <SCSI_Read10+0x66>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d4e6:	7af9      	ldrb	r1, [r7, #11]
 800d4e8:	233a      	movs	r3, #58	; 0x3a
 800d4ea:	2202      	movs	r2, #2
 800d4ec:	68f8      	ldr	r0, [r7, #12]
 800d4ee:	f7ff ff83 	bl	800d3f8 <SCSI_SenseCode>
      return -1;
 800d4f2:	f04f 33ff 	mov.w	r3, #4294967295
 800d4f6:	e054      	b.n	800d5a2 <SCSI_Read10+0x110>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	3302      	adds	r3, #2
 800d4fc:	781b      	ldrb	r3, [r3, #0]
 800d4fe:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	3303      	adds	r3, #3
 800d504:	781b      	ldrb	r3, [r3, #0]
 800d506:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d508:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	3304      	adds	r3, #4
 800d50e:	781b      	ldrb	r3, [r3, #0]
 800d510:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800d512:	4313      	orrs	r3, r2
                           (uint32_t)params[5];
 800d514:	687a      	ldr	r2, [r7, #4]
 800d516:	3205      	adds	r2, #5
 800d518:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800d51a:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d51c:	697b      	ldr	r3, [r7, #20]
 800d51e:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264

    hmsc->scsi_blk_len =  ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	3307      	adds	r3, #7
 800d526:	781b      	ldrb	r3, [r3, #0]
 800d528:	021b      	lsls	r3, r3, #8
 800d52a:	687a      	ldr	r2, [r7, #4]
 800d52c:	3208      	adds	r2, #8
 800d52e:	7812      	ldrb	r2, [r2, #0]
 800d530:	431a      	orrs	r2, r3
 800d532:	697b      	ldr	r3, [r7, #20]
 800d534:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

    if(SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800d538:	697b      	ldr	r3, [r7, #20]
 800d53a:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 800d53e:	697b      	ldr	r3, [r7, #20]
 800d540:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d544:	7af9      	ldrb	r1, [r7, #11]
 800d546:	68f8      	ldr	r0, [r7, #12]
 800d548:	f000 f912 	bl	800d770 <SCSI_CheckAddressRange>
 800d54c:	4603      	mov	r3, r0
 800d54e:	2b00      	cmp	r3, #0
 800d550:	da02      	bge.n	800d558 <SCSI_Read10+0xc6>
                              hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800d552:	f04f 33ff 	mov.w	r3, #4294967295
 800d556:	e024      	b.n	800d5a2 <SCSI_Read10+0x110>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800d558:	697b      	ldr	r3, [r7, #20]
 800d55a:	2202      	movs	r2, #2
 800d55c:	721a      	strb	r2, [r3, #8]

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800d55e:	697b      	ldr	r3, [r7, #20]
 800d560:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800d564:	697b      	ldr	r3, [r7, #20]
 800d566:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d56a:	6979      	ldr	r1, [r7, #20]
 800d56c:	f8b1 125e 	ldrh.w	r1, [r1, #606]	; 0x25e
 800d570:	fb01 f303 	mul.w	r3, r1, r3
 800d574:	429a      	cmp	r2, r3
 800d576:	d00a      	beq.n	800d58e <SCSI_Read10+0xfc>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d578:	697b      	ldr	r3, [r7, #20]
 800d57a:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800d57e:	2320      	movs	r3, #32
 800d580:	2205      	movs	r2, #5
 800d582:	68f8      	ldr	r0, [r7, #12]
 800d584:	f7ff ff38 	bl	800d3f8 <SCSI_SenseCode>
      return -1;
 800d588:	f04f 33ff 	mov.w	r3, #4294967295
 800d58c:	e009      	b.n	800d5a2 <SCSI_Read10+0x110>
    }
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800d58e:	697b      	ldr	r3, [r7, #20]
 800d590:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d594:	815a      	strh	r2, [r3, #10]

  return SCSI_ProcessRead(pdev, lun);
 800d596:	7afb      	ldrb	r3, [r7, #11]
 800d598:	4619      	mov	r1, r3
 800d59a:	68f8      	ldr	r0, [r7, #12]
 800d59c:	f000 f90a 	bl	800d7b4 <SCSI_ProcessRead>
 800d5a0:	4603      	mov	r3, r0
}
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	3718      	adds	r7, #24
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	bd80      	pop	{r7, pc}

0800d5aa <SCSI_Write10>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_Write10 (USBD_HandleTypeDef  *pdev, uint8_t lun , uint8_t *params)
{
 800d5aa:	b580      	push	{r7, lr}
 800d5ac:	b086      	sub	sp, #24
 800d5ae:	af00      	add	r7, sp, #0
 800d5b0:	60f8      	str	r0, [r7, #12]
 800d5b2:	460b      	mov	r3, r1
 800d5b4:	607a      	str	r2, [r7, #4]
 800d5b6:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d5be:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800d5c0:	697b      	ldr	r3, [r7, #20]
 800d5c2:	7a1b      	ldrb	r3, [r3, #8]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	f040 8096 	bne.w	800d6f6 <SCSI_Write10+0x14c>
  {
    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800d5ca:	697b      	ldr	r3, [r7, #20]
 800d5cc:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 800d5d0:	b25b      	sxtb	r3, r3
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	da0a      	bge.n	800d5ec <SCSI_Write10+0x42>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d5d6:	697b      	ldr	r3, [r7, #20]
 800d5d8:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800d5dc:	2320      	movs	r3, #32
 800d5de:	2205      	movs	r2, #5
 800d5e0:	68f8      	ldr	r0, [r7, #12]
 800d5e2:	f7ff ff09 	bl	800d3f8 <SCSI_SenseCode>
      return -1;
 800d5e6:	f04f 33ff 	mov.w	r3, #4294967295
 800d5ea:	e08a      	b.n	800d702 <SCSI_Write10+0x158>
    }

    /* Check whether Media is ready */
    if(((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d5f2:	689b      	ldr	r3, [r3, #8]
 800d5f4:	7afa      	ldrb	r2, [r7, #11]
 800d5f6:	4610      	mov	r0, r2
 800d5f8:	4798      	blx	r3
 800d5fa:	4603      	mov	r3, r0
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d008      	beq.n	800d612 <SCSI_Write10+0x68>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d600:	7af9      	ldrb	r1, [r7, #11]
 800d602:	233a      	movs	r3, #58	; 0x3a
 800d604:	2202      	movs	r2, #2
 800d606:	68f8      	ldr	r0, [r7, #12]
 800d608:	f7ff fef6 	bl	800d3f8 <SCSI_SenseCode>
      return -1;
 800d60c:	f04f 33ff 	mov.w	r3, #4294967295
 800d610:	e077      	b.n	800d702 <SCSI_Write10+0x158>
    }

    /* Check If media is write-protected */
    if(((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d618:	68db      	ldr	r3, [r3, #12]
 800d61a:	7afa      	ldrb	r2, [r7, #11]
 800d61c:	4610      	mov	r0, r2
 800d61e:	4798      	blx	r3
 800d620:	4603      	mov	r3, r0
 800d622:	2b00      	cmp	r3, #0
 800d624:	d008      	beq.n	800d638 <SCSI_Write10+0x8e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800d626:	7af9      	ldrb	r1, [r7, #11]
 800d628:	2327      	movs	r3, #39	; 0x27
 800d62a:	2202      	movs	r2, #2
 800d62c:	68f8      	ldr	r0, [r7, #12]
 800d62e:	f7ff fee3 	bl	800d3f8 <SCSI_SenseCode>
      return -1;
 800d632:	f04f 33ff 	mov.w	r3, #4294967295
 800d636:	e064      	b.n	800d702 <SCSI_Write10+0x158>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	3302      	adds	r3, #2
 800d63c:	781b      	ldrb	r3, [r3, #0]
 800d63e:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	3303      	adds	r3, #3
 800d644:	781b      	ldrb	r3, [r3, #0]
 800d646:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d648:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	3304      	adds	r3, #4
 800d64e:	781b      	ldrb	r3, [r3, #0]
 800d650:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800d652:	4313      	orrs	r3, r2
                           (uint32_t)params[5];
 800d654:	687a      	ldr	r2, [r7, #4]
 800d656:	3205      	adds	r2, #5
 800d658:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800d65a:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800d65c:	697b      	ldr	r3, [r7, #20]
 800d65e:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	3307      	adds	r3, #7
 800d666:	781b      	ldrb	r3, [r3, #0]
 800d668:	021b      	lsls	r3, r3, #8
                          (uint32_t)params[8];
 800d66a:	687a      	ldr	r2, [r7, #4]
 800d66c:	3208      	adds	r2, #8
 800d66e:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800d670:	431a      	orrs	r2, r3
 800d672:	697b      	ldr	r3, [r7, #20]
 800d674:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

    /* check if LBA address is in the right range */
    if(SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800d678:	697b      	ldr	r3, [r7, #20]
 800d67a:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 800d67e:	697b      	ldr	r3, [r7, #20]
 800d680:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d684:	7af9      	ldrb	r1, [r7, #11]
 800d686:	68f8      	ldr	r0, [r7, #12]
 800d688:	f000 f872 	bl	800d770 <SCSI_CheckAddressRange>
 800d68c:	4603      	mov	r3, r0
 800d68e:	2b00      	cmp	r3, #0
 800d690:	da02      	bge.n	800d698 <SCSI_Write10+0xee>
                              hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800d692:	f04f 33ff 	mov.w	r3, #4294967295
 800d696:	e034      	b.n	800d702 <SCSI_Write10+0x158>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800d698:	697b      	ldr	r3, [r7, #20]
 800d69a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d69e:	697a      	ldr	r2, [r7, #20]
 800d6a0:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 800d6a4:	fb02 f303 	mul.w	r3, r2, r3
 800d6a8:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800d6aa:	697b      	ldr	r3, [r7, #20]
 800d6ac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d6b0:	693a      	ldr	r2, [r7, #16]
 800d6b2:	429a      	cmp	r2, r3
 800d6b4:	d00a      	beq.n	800d6cc <SCSI_Write10+0x122>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d6b6:	697b      	ldr	r3, [r7, #20]
 800d6b8:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800d6bc:	2320      	movs	r3, #32
 800d6be:	2205      	movs	r2, #5
 800d6c0:	68f8      	ldr	r0, [r7, #12]
 800d6c2:	f7ff fe99 	bl	800d3f8 <SCSI_SenseCode>
      return -1;
 800d6c6:	f04f 33ff 	mov.w	r3, #4294967295
 800d6ca:	e01a      	b.n	800d702 <SCSI_Write10+0x158>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800d6cc:	693b      	ldr	r3, [r7, #16]
 800d6ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d6d2:	bf28      	it	cs
 800d6d4:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800d6d8:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800d6da:	697b      	ldr	r3, [r7, #20]
 800d6dc:	2201      	movs	r2, #1
 800d6de:	721a      	strb	r2, [r3, #8]
    USBD_LL_PrepareReceive (pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800d6e0:	697b      	ldr	r3, [r7, #20]
 800d6e2:	f103 020c 	add.w	r2, r3, #12
 800d6e6:	693b      	ldr	r3, [r7, #16]
 800d6e8:	b29b      	uxth	r3, r3
 800d6ea:	2101      	movs	r1, #1
 800d6ec:	68f8      	ldr	r0, [r7, #12]
 800d6ee:	f004 fbf0 	bl	8011ed2 <USBD_LL_PrepareReceive>
  }
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }
  return 0;
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	e005      	b.n	800d702 <SCSI_Write10+0x158>
    return SCSI_ProcessWrite(pdev, lun);
 800d6f6:	7afb      	ldrb	r3, [r7, #11]
 800d6f8:	4619      	mov	r1, r3
 800d6fa:	68f8      	ldr	r0, [r7, #12]
 800d6fc:	f000 f8ce 	bl	800d89c <SCSI_ProcessWrite>
 800d700:	4603      	mov	r3, r0
}
 800d702:	4618      	mov	r0, r3
 800d704:	3718      	adds	r7, #24
 800d706:	46bd      	mov	sp, r7
 800d708:	bd80      	pop	{r7, pc}

0800d70a <SCSI_Verify10>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_Verify10(USBD_HandleTypeDef  *pdev, uint8_t lun , uint8_t *params)
{
 800d70a:	b580      	push	{r7, lr}
 800d70c:	b086      	sub	sp, #24
 800d70e:	af00      	add	r7, sp, #0
 800d710:	60f8      	str	r0, [r7, #12]
 800d712:	460b      	mov	r3, r1
 800d714:	607a      	str	r2, [r7, #4]
 800d716:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d71e:	617b      	str	r3, [r7, #20]

  if ((params[1]& 0x02U) == 0x02U)
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	3301      	adds	r3, #1
 800d724:	781b      	ldrb	r3, [r3, #0]
 800d726:	f003 0302 	and.w	r3, r3, #2
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d008      	beq.n	800d740 <SCSI_Verify10+0x36>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800d72e:	7af9      	ldrb	r1, [r7, #11]
 800d730:	2324      	movs	r3, #36	; 0x24
 800d732:	2205      	movs	r2, #5
 800d734:	68f8      	ldr	r0, [r7, #12]
 800d736:	f7ff fe5f 	bl	800d3f8 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800d73a:	f04f 33ff 	mov.w	r3, #4294967295
 800d73e:	e013      	b.n	800d768 <SCSI_Verify10+0x5e>
  }

  if(SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800d740:	697b      	ldr	r3, [r7, #20]
 800d742:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 800d746:	697b      	ldr	r3, [r7, #20]
 800d748:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d74c:	7af9      	ldrb	r1, [r7, #11]
 800d74e:	68f8      	ldr	r0, [r7, #12]
 800d750:	f000 f80e 	bl	800d770 <SCSI_CheckAddressRange>
 800d754:	4603      	mov	r3, r0
 800d756:	2b00      	cmp	r3, #0
 800d758:	da02      	bge.n	800d760 <SCSI_Verify10+0x56>
                            hmsc->scsi_blk_len) < 0)
  {
    return -1; /* error */
 800d75a:	f04f 33ff 	mov.w	r3, #4294967295
 800d75e:	e003      	b.n	800d768 <SCSI_Verify10+0x5e>
  }
  hmsc->bot_data_length = 0U;
 800d760:	697b      	ldr	r3, [r7, #20]
 800d762:	2200      	movs	r2, #0
 800d764:	815a      	strh	r2, [r3, #10]
  return 0;
 800d766:	2300      	movs	r3, #0
}
 800d768:	4618      	mov	r0, r3
 800d76a:	3718      	adds	r7, #24
 800d76c:	46bd      	mov	sp, r7
 800d76e:	bd80      	pop	{r7, pc}

0800d770 <SCSI_CheckAddressRange>:
* @param  blk_nbr: number of block to be processed
* @retval status
*/
static int8_t SCSI_CheckAddressRange (USBD_HandleTypeDef *pdev, uint8_t lun,
                                      uint32_t blk_offset, uint32_t blk_nbr)
{
 800d770:	b580      	push	{r7, lr}
 800d772:	b086      	sub	sp, #24
 800d774:	af00      	add	r7, sp, #0
 800d776:	60f8      	str	r0, [r7, #12]
 800d778:	607a      	str	r2, [r7, #4]
 800d77a:	603b      	str	r3, [r7, #0]
 800d77c:	460b      	mov	r3, r1
 800d77e:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d786:	617b      	str	r3, [r7, #20]

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 800d788:	687a      	ldr	r2, [r7, #4]
 800d78a:	683b      	ldr	r3, [r7, #0]
 800d78c:	441a      	add	r2, r3
 800d78e:	697b      	ldr	r3, [r7, #20]
 800d790:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800d794:	429a      	cmp	r2, r3
 800d796:	d908      	bls.n	800d7aa <SCSI_CheckAddressRange+0x3a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800d798:	7af9      	ldrb	r1, [r7, #11]
 800d79a:	2321      	movs	r3, #33	; 0x21
 800d79c:	2205      	movs	r2, #5
 800d79e:	68f8      	ldr	r0, [r7, #12]
 800d7a0:	f7ff fe2a 	bl	800d3f8 <SCSI_SenseCode>
    return -1;
 800d7a4:	f04f 33ff 	mov.w	r3, #4294967295
 800d7a8:	e000      	b.n	800d7ac <SCSI_CheckAddressRange+0x3c>
  }
  return 0;
 800d7aa:	2300      	movs	r3, #0
}
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	3718      	adds	r7, #24
 800d7b0:	46bd      	mov	sp, r7
 800d7b2:	bd80      	pop	{r7, pc}

0800d7b4 <SCSI_ProcessRead>:
*         Handle Read Process
* @param  lun: Logical unit number
* @retval status
*/
static int8_t SCSI_ProcessRead (USBD_HandleTypeDef  *pdev, uint8_t lun)
{
 800d7b4:	b590      	push	{r4, r7, lr}
 800d7b6:	b085      	sub	sp, #20
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	6078      	str	r0, [r7, #4]
 800d7bc:	460b      	mov	r3, r1
 800d7be:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef*)pdev->pClassData;
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d7c6:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d7ce:	68fa      	ldr	r2, [r7, #12]
 800d7d0:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 800d7d4:	fb02 f303 	mul.w	r3, r2, r3
 800d7d8:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 800d7da:	68bb      	ldr	r3, [r7, #8]
 800d7dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d7e0:	bf28      	it	cs
 800d7e2:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800d7e6:	60bb      	str	r3, [r7, #8]

  if( ((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d7ee:	691c      	ldr	r4, [r3, #16]
                              hmsc->bot_data,
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	f103 010c 	add.w	r1, r3, #12
  if( ((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
                              hmsc->scsi_blk_addr,
                              (len / hmsc->scsi_blk_size)) < 0)
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d802:	4618      	mov	r0, r3
 800d804:	68bb      	ldr	r3, [r7, #8]
 800d806:	fbb3 f3f0 	udiv	r3, r3, r0
  if( ((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 800d80a:	b29b      	uxth	r3, r3
 800d80c:	78f8      	ldrb	r0, [r7, #3]
 800d80e:	47a0      	blx	r4
 800d810:	4603      	mov	r3, r0
 800d812:	2b00      	cmp	r3, #0
 800d814:	da08      	bge.n	800d828 <SCSI_ProcessRead+0x74>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800d816:	78f9      	ldrb	r1, [r7, #3]
 800d818:	2311      	movs	r3, #17
 800d81a:	2204      	movs	r2, #4
 800d81c:	6878      	ldr	r0, [r7, #4]
 800d81e:	f7ff fdeb 	bl	800d3f8 <SCSI_SenseCode>
    return -1;
 800d822:	f04f 33ff 	mov.w	r3, #4294967295
 800d826:	e035      	b.n	800d894 <SCSI_ProcessRead+0xe0>
  }

  USBD_LL_Transmit (pdev, MSC_EPIN_ADDR, hmsc->bot_data, len);
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	f103 020c 	add.w	r2, r3, #12
 800d82e:	68bb      	ldr	r3, [r7, #8]
 800d830:	b29b      	uxth	r3, r3
 800d832:	2181      	movs	r1, #129	; 0x81
 800d834:	6878      	ldr	r0, [r7, #4]
 800d836:	f004 fb29 	bl	8011e8c <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d846:	4619      	mov	r1, r3
 800d848:	68bb      	ldr	r3, [r7, #8]
 800d84a:	fbb3 f3f1 	udiv	r3, r3, r1
 800d84e:	441a      	add	r2, r3
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d862:	4619      	mov	r1, r3
 800d864:	68bb      	ldr	r3, [r7, #8]
 800d866:	fbb3 f3f1 	udiv	r3, r3, r1
 800d86a:	1ad2      	subs	r2, r2, r3
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 800d878:	68bb      	ldr	r3, [r7, #8]
 800d87a:	1ad2      	subs	r2, r2, r3
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if (hmsc->scsi_blk_len == 0U)
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d102      	bne.n	800d892 <SCSI_ProcessRead+0xde>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	2203      	movs	r2, #3
 800d890:	721a      	strb	r2, [r3, #8]
  }
  return 0;
 800d892:	2300      	movs	r3, #0
}
 800d894:	4618      	mov	r0, r3
 800d896:	3714      	adds	r7, #20
 800d898:	46bd      	mov	sp, r7
 800d89a:	bd90      	pop	{r4, r7, pc}

0800d89c <SCSI_ProcessWrite>:
* @param  lun: Logical unit number
* @retval status
*/

static int8_t SCSI_ProcessWrite (USBD_HandleTypeDef  *pdev, uint8_t lun)
{
 800d89c:	b590      	push	{r4, r7, lr}
 800d89e:	b085      	sub	sp, #20
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
 800d8a4:	460b      	mov	r3, r1
 800d8a6:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef*) pdev->pClassData;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d8ae:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d8b6:	68fa      	ldr	r2, [r7, #12]
 800d8b8:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 800d8bc:	fb02 f303 	mul.w	r3, r2, r3
 800d8c0:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 800d8c2:	68bb      	ldr	r3, [r7, #8]
 800d8c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d8c8:	bf28      	it	cs
 800d8ca:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800d8ce:	60bb      	str	r3, [r7, #8]

  if(((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d8d6:	695c      	ldr	r4, [r3, #20]
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	f103 010c 	add.w	r1, r3, #12
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
                             hmsc->scsi_blk_addr,
                             (len / hmsc->scsi_blk_size)) < 0)
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	68bb      	ldr	r3, [r7, #8]
 800d8ee:	fbb3 f3f0 	udiv	r3, r3, r0
  if(((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 800d8f2:	b29b      	uxth	r3, r3
 800d8f4:	78f8      	ldrb	r0, [r7, #3]
 800d8f6:	47a0      	blx	r4
 800d8f8:	4603      	mov	r3, r0
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	da08      	bge.n	800d910 <SCSI_ProcessWrite+0x74>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800d8fe:	78f9      	ldrb	r1, [r7, #3]
 800d900:	2303      	movs	r3, #3
 800d902:	2204      	movs	r2, #4
 800d904:	6878      	ldr	r0, [r7, #4]
 800d906:	f7ff fd77 	bl	800d3f8 <SCSI_SenseCode>

    return -1;
 800d90a:	f04f 33ff 	mov.w	r3, #4294967295
 800d90e:	e045      	b.n	800d99c <SCSI_ProcessWrite+0x100>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d91c:	4619      	mov	r1, r3
 800d91e:	68bb      	ldr	r3, [r7, #8]
 800d920:	fbb3 f3f1 	udiv	r3, r3, r1
 800d924:	441a      	add	r2, r3
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800d938:	4619      	mov	r1, r3
 800d93a:	68bb      	ldr	r3, [r7, #8]
 800d93c:	fbb3 f3f1 	udiv	r3, r3, r1
 800d940:	1ad2      	subs	r2, r2, r3
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 800d94e:	68bb      	ldr	r3, [r7, #8]
 800d950:	1ad2      	subs	r2, r2, r3
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if (hmsc->scsi_blk_len == 0U)
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d104      	bne.n	800d96c <SCSI_ProcessWrite+0xd0>
  {
    MSC_BOT_SendCSW (pdev, USBD_CSW_CMD_PASSED);
 800d962:	2100      	movs	r1, #0
 800d964:	6878      	ldr	r0, [r7, #4]
 800d966:	f7ff f97f 	bl	800cc68 <MSC_BOT_SendCSW>
 800d96a:	e016      	b.n	800d99a <SCSI_ProcessWrite+0xfe>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800d972:	68fa      	ldr	r2, [r7, #12]
 800d974:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 800d978:	fb02 f303 	mul.w	r3, r2, r3
 800d97c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d980:	bf28      	it	cs
 800d982:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800d986:	60bb      	str	r3, [r7, #8]
    /* Prepare EP to Receive next packet */
    USBD_LL_PrepareReceive (pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	f103 020c 	add.w	r2, r3, #12
 800d98e:	68bb      	ldr	r3, [r7, #8]
 800d990:	b29b      	uxth	r3, r3
 800d992:	2101      	movs	r1, #1
 800d994:	6878      	ldr	r0, [r7, #4]
 800d996:	f004 fa9c 	bl	8011ed2 <USBD_LL_PrepareReceive>
  }

  return 0;
 800d99a:	2300      	movs	r3, #0
}
 800d99c:	4618      	mov	r0, r3
 800d99e:	3714      	adds	r7, #20
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	bd90      	pop	{r4, r7, pc}

0800d9a4 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b084      	sub	sp, #16
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	60f8      	str	r0, [r7, #12]
 800d9ac:	60b9      	str	r1, [r7, #8]
 800d9ae:	4613      	mov	r3, r2
 800d9b0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d101      	bne.n	800d9bc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d9b8:	2302      	movs	r3, #2
 800d9ba:	e01a      	b.n	800d9f2 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d003      	beq.n	800d9ce <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800d9ce:	68bb      	ldr	r3, [r7, #8]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d003      	beq.n	800d9dc <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	68ba      	ldr	r2, [r7, #8]
 800d9d8:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	2201      	movs	r2, #1
 800d9e0:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	79fa      	ldrb	r2, [r7, #7]
 800d9e8:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800d9ea:	68f8      	ldr	r0, [r7, #12]
 800d9ec:	f004 f8f6 	bl	8011bdc <USBD_LL_Init>

  return USBD_OK;
 800d9f0:	2300      	movs	r3, #0
}
 800d9f2:	4618      	mov	r0, r3
 800d9f4:	3710      	adds	r7, #16
 800d9f6:	46bd      	mov	sp, r7
 800d9f8:	bd80      	pop	{r7, pc}

0800d9fa <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d9fa:	b480      	push	{r7}
 800d9fc:	b085      	sub	sp, #20
 800d9fe:	af00      	add	r7, sp, #0
 800da00:	6078      	str	r0, [r7, #4]
 800da02:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 800da04:	2300      	movs	r3, #0
 800da06:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 800da08:	683b      	ldr	r3, [r7, #0]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d006      	beq.n	800da1c <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	683a      	ldr	r2, [r7, #0]
 800da12:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 800da16:	2300      	movs	r3, #0
 800da18:	73fb      	strb	r3, [r7, #15]
 800da1a:	e001      	b.n	800da20 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800da1c:	2302      	movs	r3, #2
 800da1e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800da20:	7bfb      	ldrb	r3, [r7, #15]
}
 800da22:	4618      	mov	r0, r3
 800da24:	3714      	adds	r7, #20
 800da26:	46bd      	mov	sp, r7
 800da28:	bc80      	pop	{r7}
 800da2a:	4770      	bx	lr

0800da2c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b082      	sub	sp, #8
 800da30:	af00      	add	r7, sp, #0
 800da32:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800da34:	6878      	ldr	r0, [r7, #4]
 800da36:	f004 f921 	bl	8011c7c <USBD_LL_Start>

  return USBD_OK;
 800da3a:	2300      	movs	r3, #0
}
 800da3c:	4618      	mov	r0, r3
 800da3e:	3708      	adds	r7, #8
 800da40:	46bd      	mov	sp, r7
 800da42:	bd80      	pop	{r7, pc}

0800da44 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 800da44:	b480      	push	{r7}
 800da46:	b083      	sub	sp, #12
 800da48:	af00      	add	r7, sp, #0
 800da4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800da4c:	2300      	movs	r3, #0
}
 800da4e:	4618      	mov	r0, r3
 800da50:	370c      	adds	r7, #12
 800da52:	46bd      	mov	sp, r7
 800da54:	bc80      	pop	{r7}
 800da56:	4770      	bx	lr

0800da58 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800da58:	b580      	push	{r7, lr}
 800da5a:	b084      	sub	sp, #16
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	6078      	str	r0, [r7, #4]
 800da60:	460b      	mov	r3, r1
 800da62:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800da64:	2302      	movs	r3, #2
 800da66:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d00c      	beq.n	800da8c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	78fa      	ldrb	r2, [r7, #3]
 800da7c:	4611      	mov	r1, r2
 800da7e:	6878      	ldr	r0, [r7, #4]
 800da80:	4798      	blx	r3
 800da82:	4603      	mov	r3, r0
 800da84:	2b00      	cmp	r3, #0
 800da86:	d101      	bne.n	800da8c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800da88:	2300      	movs	r3, #0
 800da8a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800da8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800da8e:	4618      	mov	r0, r3
 800da90:	3710      	adds	r7, #16
 800da92:	46bd      	mov	sp, r7
 800da94:	bd80      	pop	{r7, pc}

0800da96 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800da96:	b580      	push	{r7, lr}
 800da98:	b082      	sub	sp, #8
 800da9a:	af00      	add	r7, sp, #0
 800da9c:	6078      	str	r0, [r7, #4]
 800da9e:	460b      	mov	r3, r1
 800daa0:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800daa8:	685b      	ldr	r3, [r3, #4]
 800daaa:	78fa      	ldrb	r2, [r7, #3]
 800daac:	4611      	mov	r1, r2
 800daae:	6878      	ldr	r0, [r7, #4]
 800dab0:	4798      	blx	r3
  return USBD_OK;
 800dab2:	2300      	movs	r3, #0
}
 800dab4:	4618      	mov	r0, r3
 800dab6:	3708      	adds	r7, #8
 800dab8:	46bd      	mov	sp, r7
 800daba:	bd80      	pop	{r7, pc}

0800dabc <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b082      	sub	sp, #8
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	6078      	str	r0, [r7, #4]
 800dac4:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800dacc:	6839      	ldr	r1, [r7, #0]
 800dace:	4618      	mov	r0, r3
 800dad0:	f000 fe56 	bl	800e780 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	2201      	movs	r2, #1
 800dad8:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 800dae2:	461a      	mov	r2, r3
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800daf0:	f003 031f 	and.w	r3, r3, #31
 800daf4:	2b01      	cmp	r3, #1
 800daf6:	d00c      	beq.n	800db12 <USBD_LL_SetupStage+0x56>
 800daf8:	2b01      	cmp	r3, #1
 800dafa:	d302      	bcc.n	800db02 <USBD_LL_SetupStage+0x46>
 800dafc:	2b02      	cmp	r3, #2
 800dafe:	d010      	beq.n	800db22 <USBD_LL_SetupStage+0x66>
 800db00:	e017      	b.n	800db32 <USBD_LL_SetupStage+0x76>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800db08:	4619      	mov	r1, r3
 800db0a:	6878      	ldr	r0, [r7, #4]
 800db0c:	f000 f9c6 	bl	800de9c <USBD_StdDevReq>
    break;
 800db10:	e01a      	b.n	800db48 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800db18:	4619      	mov	r1, r3
 800db1a:	6878      	ldr	r0, [r7, #4]
 800db1c:	f000 fa28 	bl	800df70 <USBD_StdItfReq>
    break;
 800db20:	e012      	b.n	800db48 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800db28:	4619      	mov	r1, r3
 800db2a:	6878      	ldr	r0, [r7, #4]
 800db2c:	f000 fa66 	bl	800dffc <USBD_StdEPReq>
    break;
 800db30:	e00a      	b.n	800db48 <USBD_LL_SetupStage+0x8c>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800db38:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800db3c:	b2db      	uxtb	r3, r3
 800db3e:	4619      	mov	r1, r3
 800db40:	6878      	ldr	r0, [r7, #4]
 800db42:	f004 f91a 	bl	8011d7a <USBD_LL_StallEP>
    break;
 800db46:	bf00      	nop
  }

  return USBD_OK;
 800db48:	2300      	movs	r3, #0
}
 800db4a:	4618      	mov	r0, r3
 800db4c:	3708      	adds	r7, #8
 800db4e:	46bd      	mov	sp, r7
 800db50:	bd80      	pop	{r7, pc}

0800db52 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800db52:	b580      	push	{r7, lr}
 800db54:	b086      	sub	sp, #24
 800db56:	af00      	add	r7, sp, #0
 800db58:	60f8      	str	r0, [r7, #12]
 800db5a:	460b      	mov	r3, r1
 800db5c:	607a      	str	r2, [r7, #4]
 800db5e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 800db60:	7afb      	ldrb	r3, [r7, #11]
 800db62:	2b00      	cmp	r3, #0
 800db64:	d14b      	bne.n	800dbfe <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800db6c:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800db74:	2b03      	cmp	r3, #3
 800db76:	d134      	bne.n	800dbe2 <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 800db78:	697b      	ldr	r3, [r7, #20]
 800db7a:	68da      	ldr	r2, [r3, #12]
 800db7c:	697b      	ldr	r3, [r7, #20]
 800db7e:	691b      	ldr	r3, [r3, #16]
 800db80:	429a      	cmp	r2, r3
 800db82:	d919      	bls.n	800dbb8 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 800db84:	697b      	ldr	r3, [r7, #20]
 800db86:	68da      	ldr	r2, [r3, #12]
 800db88:	697b      	ldr	r3, [r7, #20]
 800db8a:	691b      	ldr	r3, [r3, #16]
 800db8c:	1ad2      	subs	r2, r2, r3
 800db8e:	697b      	ldr	r3, [r7, #20]
 800db90:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800db92:	697b      	ldr	r3, [r7, #20]
 800db94:	68da      	ldr	r2, [r3, #12]
 800db96:	697b      	ldr	r3, [r7, #20]
 800db98:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800db9a:	429a      	cmp	r2, r3
 800db9c:	d203      	bcs.n	800dba6 <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800db9e:	697b      	ldr	r3, [r7, #20]
 800dba0:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 800dba2:	b29b      	uxth	r3, r3
 800dba4:	e002      	b.n	800dbac <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800dba6:	697b      	ldr	r3, [r7, #20]
 800dba8:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800dbaa:	b29b      	uxth	r3, r3
 800dbac:	461a      	mov	r2, r3
 800dbae:	6879      	ldr	r1, [r7, #4]
 800dbb0:	68f8      	ldr	r0, [r7, #12]
 800dbb2:	f000 feb9 	bl	800e928 <USBD_CtlContinueRx>
 800dbb6:	e038      	b.n	800dc2a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dbbe:	691b      	ldr	r3, [r3, #16]
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d00a      	beq.n	800dbda <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800dbca:	2b03      	cmp	r3, #3
 800dbcc:	d105      	bne.n	800dbda <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dbd4:	691b      	ldr	r3, [r3, #16]
 800dbd6:	68f8      	ldr	r0, [r7, #12]
 800dbd8:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800dbda:	68f8      	ldr	r0, [r7, #12]
 800dbdc:	f000 feb6 	bl	800e94c <USBD_CtlSendStatus>
 800dbe0:	e023      	b.n	800dc2a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800dbe8:	2b05      	cmp	r3, #5
 800dbea:	d11e      	bne.n	800dc2a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	2200      	movs	r2, #0
 800dbf0:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 800dbf4:	2100      	movs	r1, #0
 800dbf6:	68f8      	ldr	r0, [r7, #12]
 800dbf8:	f004 f8bf 	bl	8011d7a <USBD_LL_StallEP>
 800dbfc:	e015      	b.n	800dc2a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dc04:	699b      	ldr	r3, [r3, #24]
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d00d      	beq.n	800dc26 <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 800dc10:	2b03      	cmp	r3, #3
 800dc12:	d108      	bne.n	800dc26 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dc1a:	699b      	ldr	r3, [r3, #24]
 800dc1c:	7afa      	ldrb	r2, [r7, #11]
 800dc1e:	4611      	mov	r1, r2
 800dc20:	68f8      	ldr	r0, [r7, #12]
 800dc22:	4798      	blx	r3
 800dc24:	e001      	b.n	800dc2a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800dc26:	2302      	movs	r3, #2
 800dc28:	e000      	b.n	800dc2c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800dc2a:	2300      	movs	r3, #0
}
 800dc2c:	4618      	mov	r0, r3
 800dc2e:	3718      	adds	r7, #24
 800dc30:	46bd      	mov	sp, r7
 800dc32:	bd80      	pop	{r7, pc}

0800dc34 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	b086      	sub	sp, #24
 800dc38:	af00      	add	r7, sp, #0
 800dc3a:	60f8      	str	r0, [r7, #12]
 800dc3c:	460b      	mov	r3, r1
 800dc3e:	607a      	str	r2, [r7, #4]
 800dc40:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 800dc42:	7afb      	ldrb	r3, [r7, #11]
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d17f      	bne.n	800dd48 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	3314      	adds	r3, #20
 800dc4c:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800dc54:	2b02      	cmp	r3, #2
 800dc56:	d15c      	bne.n	800dd12 <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 800dc58:	697b      	ldr	r3, [r7, #20]
 800dc5a:	68da      	ldr	r2, [r3, #12]
 800dc5c:	697b      	ldr	r3, [r7, #20]
 800dc5e:	691b      	ldr	r3, [r3, #16]
 800dc60:	429a      	cmp	r2, r3
 800dc62:	d915      	bls.n	800dc90 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800dc64:	697b      	ldr	r3, [r7, #20]
 800dc66:	68da      	ldr	r2, [r3, #12]
 800dc68:	697b      	ldr	r3, [r7, #20]
 800dc6a:	691b      	ldr	r3, [r3, #16]
 800dc6c:	1ad2      	subs	r2, r2, r3
 800dc6e:	697b      	ldr	r3, [r7, #20]
 800dc70:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 800dc72:	697b      	ldr	r3, [r7, #20]
 800dc74:	68db      	ldr	r3, [r3, #12]
 800dc76:	b29b      	uxth	r3, r3
 800dc78:	461a      	mov	r2, r3
 800dc7a:	6879      	ldr	r1, [r7, #4]
 800dc7c:	68f8      	ldr	r0, [r7, #12]
 800dc7e:	f000 fe41 	bl	800e904 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800dc82:	2300      	movs	r3, #0
 800dc84:	2200      	movs	r2, #0
 800dc86:	2100      	movs	r1, #0
 800dc88:	68f8      	ldr	r0, [r7, #12]
 800dc8a:	f004 f922 	bl	8011ed2 <USBD_LL_PrepareReceive>
 800dc8e:	e04e      	b.n	800dd2e <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 800dc90:	697b      	ldr	r3, [r7, #20]
 800dc92:	689b      	ldr	r3, [r3, #8]
 800dc94:	697a      	ldr	r2, [r7, #20]
 800dc96:	6912      	ldr	r2, [r2, #16]
 800dc98:	fbb3 f1f2 	udiv	r1, r3, r2
 800dc9c:	fb02 f201 	mul.w	r2, r2, r1
 800dca0:	1a9b      	subs	r3, r3, r2
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d11c      	bne.n	800dce0 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800dca6:	697b      	ldr	r3, [r7, #20]
 800dca8:	689a      	ldr	r2, [r3, #8]
 800dcaa:	697b      	ldr	r3, [r7, #20]
 800dcac:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 800dcae:	429a      	cmp	r2, r3
 800dcb0:	d316      	bcc.n	800dce0 <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 800dcb2:	697b      	ldr	r3, [r7, #20]
 800dcb4:	689a      	ldr	r2, [r3, #8]
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 800dcbc:	429a      	cmp	r2, r3
 800dcbe:	d20f      	bcs.n	800dce0 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	2100      	movs	r1, #0
 800dcc4:	68f8      	ldr	r0, [r7, #12]
 800dcc6:	f000 fe1d 	bl	800e904 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	2200      	movs	r2, #0
 800dcce:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	2200      	movs	r2, #0
 800dcd6:	2100      	movs	r1, #0
 800dcd8:	68f8      	ldr	r0, [r7, #12]
 800dcda:	f004 f8fa 	bl	8011ed2 <USBD_LL_PrepareReceive>
 800dcde:	e026      	b.n	800dd2e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dce6:	68db      	ldr	r3, [r3, #12]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d00a      	beq.n	800dd02 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800dcf2:	2b03      	cmp	r3, #3
 800dcf4:	d105      	bne.n	800dd02 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dcfc:	68db      	ldr	r3, [r3, #12]
 800dcfe:	68f8      	ldr	r0, [r7, #12]
 800dd00:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800dd02:	2180      	movs	r1, #128	; 0x80
 800dd04:	68f8      	ldr	r0, [r7, #12]
 800dd06:	f004 f838 	bl	8011d7a <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800dd0a:	68f8      	ldr	r0, [r7, #12]
 800dd0c:	f000 fe31 	bl	800e972 <USBD_CtlReceiveStatus>
 800dd10:	e00d      	b.n	800dd2e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800dd18:	2b04      	cmp	r3, #4
 800dd1a:	d004      	beq.n	800dd26 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d103      	bne.n	800dd2e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800dd26:	2180      	movs	r1, #128	; 0x80
 800dd28:	68f8      	ldr	r0, [r7, #12]
 800dd2a:	f004 f826 	bl	8011d7a <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 800dd34:	2b01      	cmp	r3, #1
 800dd36:	d11d      	bne.n	800dd74 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800dd38:	68f8      	ldr	r0, [r7, #12]
 800dd3a:	f7ff fe83 	bl	800da44 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	2200      	movs	r2, #0
 800dd42:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 800dd46:	e015      	b.n	800dd74 <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dd4e:	695b      	ldr	r3, [r3, #20]
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d00d      	beq.n	800dd70 <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 800dd5a:	2b03      	cmp	r3, #3
 800dd5c:	d108      	bne.n	800dd70 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dd64:	695b      	ldr	r3, [r3, #20]
 800dd66:	7afa      	ldrb	r2, [r7, #11]
 800dd68:	4611      	mov	r1, r2
 800dd6a:	68f8      	ldr	r0, [r7, #12]
 800dd6c:	4798      	blx	r3
 800dd6e:	e001      	b.n	800dd74 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800dd70:	2302      	movs	r3, #2
 800dd72:	e000      	b.n	800dd76 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800dd74:	2300      	movs	r3, #0
}
 800dd76:	4618      	mov	r0, r3
 800dd78:	3718      	adds	r7, #24
 800dd7a:	46bd      	mov	sp, r7
 800dd7c:	bd80      	pop	{r7, pc}

0800dd7e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800dd7e:	b580      	push	{r7, lr}
 800dd80:	b082      	sub	sp, #8
 800dd82:	af00      	add	r7, sp, #0
 800dd84:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dd86:	2340      	movs	r3, #64	; 0x40
 800dd88:	2200      	movs	r2, #0
 800dd8a:	2100      	movs	r1, #0
 800dd8c:	6878      	ldr	r0, [r7, #4]
 800dd8e:	f003 ff90 	bl	8011cb2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	2201      	movs	r2, #1
 800dd96:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	2240      	movs	r2, #64	; 0x40
 800dd9e:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dda2:	2340      	movs	r3, #64	; 0x40
 800dda4:	2200      	movs	r2, #0
 800dda6:	2180      	movs	r1, #128	; 0x80
 800dda8:	6878      	ldr	r0, [r7, #4]
 800ddaa:	f003 ff82 	bl	8011cb2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	2201      	movs	r2, #1
 800ddb2:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	2240      	movs	r2, #64	; 0x40
 800ddb8:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	2201      	movs	r2, #1
 800ddbe:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	2200      	movs	r2, #0
 800ddc6:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	2200      	movs	r2, #0
 800ddce:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	2200      	movs	r2, #0
 800ddd4:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d009      	beq.n	800ddf6 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dde8:	685b      	ldr	r3, [r3, #4]
 800ddea:	687a      	ldr	r2, [r7, #4]
 800ddec:	6852      	ldr	r2, [r2, #4]
 800ddee:	b2d2      	uxtb	r2, r2
 800ddf0:	4611      	mov	r1, r2
 800ddf2:	6878      	ldr	r0, [r7, #4]
 800ddf4:	4798      	blx	r3
  }

  return USBD_OK;
 800ddf6:	2300      	movs	r3, #0
}
 800ddf8:	4618      	mov	r0, r3
 800ddfa:	3708      	adds	r7, #8
 800ddfc:	46bd      	mov	sp, r7
 800ddfe:	bd80      	pop	{r7, pc}

0800de00 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800de00:	b480      	push	{r7}
 800de02:	b083      	sub	sp, #12
 800de04:	af00      	add	r7, sp, #0
 800de06:	6078      	str	r0, [r7, #4]
 800de08:	460b      	mov	r3, r1
 800de0a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	78fa      	ldrb	r2, [r7, #3]
 800de10:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800de12:	2300      	movs	r3, #0
}
 800de14:	4618      	mov	r0, r3
 800de16:	370c      	adds	r7, #12
 800de18:	46bd      	mov	sp, r7
 800de1a:	bc80      	pop	{r7}
 800de1c:	4770      	bx	lr

0800de1e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800de1e:	b480      	push	{r7}
 800de20:	b083      	sub	sp, #12
 800de22:	af00      	add	r7, sp, #0
 800de24:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	2204      	movs	r2, #4
 800de36:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800de3a:	2300      	movs	r3, #0
}
 800de3c:	4618      	mov	r0, r3
 800de3e:	370c      	adds	r7, #12
 800de40:	46bd      	mov	sp, r7
 800de42:	bc80      	pop	{r7}
 800de44:	4770      	bx	lr

0800de46 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800de46:	b480      	push	{r7}
 800de48:	b083      	sub	sp, #12
 800de4a:	af00      	add	r7, sp, #0
 800de4c:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800de5a:	2300      	movs	r3, #0
}
 800de5c:	4618      	mov	r0, r3
 800de5e:	370c      	adds	r7, #12
 800de60:	46bd      	mov	sp, r7
 800de62:	bc80      	pop	{r7}
 800de64:	4770      	bx	lr

0800de66 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800de66:	b580      	push	{r7, lr}
 800de68:	b082      	sub	sp, #8
 800de6a:	af00      	add	r7, sp, #0
 800de6c:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800de74:	2b03      	cmp	r3, #3
 800de76:	d10b      	bne.n	800de90 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800de7e:	69db      	ldr	r3, [r3, #28]
 800de80:	2b00      	cmp	r3, #0
 800de82:	d005      	beq.n	800de90 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800de8a:	69db      	ldr	r3, [r3, #28]
 800de8c:	6878      	ldr	r0, [r7, #4]
 800de8e:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800de90:	2300      	movs	r3, #0
}
 800de92:	4618      	mov	r0, r3
 800de94:	3708      	adds	r7, #8
 800de96:	46bd      	mov	sp, r7
 800de98:	bd80      	pop	{r7, pc}
	...

0800de9c <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800de9c:	b580      	push	{r7, lr}
 800de9e:	b084      	sub	sp, #16
 800dea0:	af00      	add	r7, sp, #0
 800dea2:	6078      	str	r0, [r7, #4]
 800dea4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dea6:	2300      	movs	r3, #0
 800dea8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800deaa:	683b      	ldr	r3, [r7, #0]
 800deac:	781b      	ldrb	r3, [r3, #0]
 800deae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800deb2:	2b20      	cmp	r3, #32
 800deb4:	d004      	beq.n	800dec0 <USBD_StdDevReq+0x24>
 800deb6:	2b40      	cmp	r3, #64	; 0x40
 800deb8:	d002      	beq.n	800dec0 <USBD_StdDevReq+0x24>
 800deba:	2b00      	cmp	r3, #0
 800debc:	d008      	beq.n	800ded0 <USBD_StdDevReq+0x34>
 800debe:	e04c      	b.n	800df5a <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dec6:	689b      	ldr	r3, [r3, #8]
 800dec8:	6839      	ldr	r1, [r7, #0]
 800deca:	6878      	ldr	r0, [r7, #4]
 800decc:	4798      	blx	r3
    break;
 800dece:	e049      	b.n	800df64 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	785b      	ldrb	r3, [r3, #1]
 800ded4:	2b09      	cmp	r3, #9
 800ded6:	d83a      	bhi.n	800df4e <USBD_StdDevReq+0xb2>
 800ded8:	a201      	add	r2, pc, #4	; (adr r2, 800dee0 <USBD_StdDevReq+0x44>)
 800deda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dede:	bf00      	nop
 800dee0:	0800df31 	.word	0x0800df31
 800dee4:	0800df45 	.word	0x0800df45
 800dee8:	0800df4f 	.word	0x0800df4f
 800deec:	0800df3b 	.word	0x0800df3b
 800def0:	0800df4f 	.word	0x0800df4f
 800def4:	0800df13 	.word	0x0800df13
 800def8:	0800df09 	.word	0x0800df09
 800defc:	0800df4f 	.word	0x0800df4f
 800df00:	0800df27 	.word	0x0800df27
 800df04:	0800df1d 	.word	0x0800df1d
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 800df08:	6839      	ldr	r1, [r7, #0]
 800df0a:	6878      	ldr	r0, [r7, #4]
 800df0c:	f000 f9d2 	bl	800e2b4 <USBD_GetDescriptor>
      break;
 800df10:	e022      	b.n	800df58 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 800df12:	6839      	ldr	r1, [r7, #0]
 800df14:	6878      	ldr	r0, [r7, #4]
 800df16:	f000 fac7 	bl	800e4a8 <USBD_SetAddress>
      break;
 800df1a:	e01d      	b.n	800df58 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 800df1c:	6839      	ldr	r1, [r7, #0]
 800df1e:	6878      	ldr	r0, [r7, #4]
 800df20:	f000 fb04 	bl	800e52c <USBD_SetConfig>
      break;
 800df24:	e018      	b.n	800df58 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 800df26:	6839      	ldr	r1, [r7, #0]
 800df28:	6878      	ldr	r0, [r7, #4]
 800df2a:	f000 fb8d 	bl	800e648 <USBD_GetConfig>
      break;
 800df2e:	e013      	b.n	800df58 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 800df30:	6839      	ldr	r1, [r7, #0]
 800df32:	6878      	ldr	r0, [r7, #4]
 800df34:	f000 fbbc 	bl	800e6b0 <USBD_GetStatus>
      break;
 800df38:	e00e      	b.n	800df58 <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 800df3a:	6839      	ldr	r1, [r7, #0]
 800df3c:	6878      	ldr	r0, [r7, #4]
 800df3e:	f000 fbea 	bl	800e716 <USBD_SetFeature>
      break;
 800df42:	e009      	b.n	800df58 <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 800df44:	6839      	ldr	r1, [r7, #0]
 800df46:	6878      	ldr	r0, [r7, #4]
 800df48:	f000 fbf9 	bl	800e73e <USBD_ClrFeature>
      break;
 800df4c:	e004      	b.n	800df58 <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 800df4e:	6839      	ldr	r1, [r7, #0]
 800df50:	6878      	ldr	r0, [r7, #4]
 800df52:	f000 fc51 	bl	800e7f8 <USBD_CtlError>
      break;
 800df56:	bf00      	nop
    }
    break;
 800df58:	e004      	b.n	800df64 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 800df5a:	6839      	ldr	r1, [r7, #0]
 800df5c:	6878      	ldr	r0, [r7, #4]
 800df5e:	f000 fc4b 	bl	800e7f8 <USBD_CtlError>
    break;
 800df62:	bf00      	nop
  }

  return ret;
 800df64:	7bfb      	ldrb	r3, [r7, #15]
}
 800df66:	4618      	mov	r0, r3
 800df68:	3710      	adds	r7, #16
 800df6a:	46bd      	mov	sp, r7
 800df6c:	bd80      	pop	{r7, pc}
 800df6e:	bf00      	nop

0800df70 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800df70:	b580      	push	{r7, lr}
 800df72:	b084      	sub	sp, #16
 800df74:	af00      	add	r7, sp, #0
 800df76:	6078      	str	r0, [r7, #4]
 800df78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800df7a:	2300      	movs	r3, #0
 800df7c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	781b      	ldrb	r3, [r3, #0]
 800df82:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800df86:	2b20      	cmp	r3, #32
 800df88:	d003      	beq.n	800df92 <USBD_StdItfReq+0x22>
 800df8a:	2b40      	cmp	r3, #64	; 0x40
 800df8c:	d001      	beq.n	800df92 <USBD_StdItfReq+0x22>
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d12a      	bne.n	800dfe8 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800df98:	3b01      	subs	r3, #1
 800df9a:	2b02      	cmp	r3, #2
 800df9c:	d81d      	bhi.n	800dfda <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800df9e:	683b      	ldr	r3, [r7, #0]
 800dfa0:	889b      	ldrh	r3, [r3, #4]
 800dfa2:	b2db      	uxtb	r3, r3
 800dfa4:	2b01      	cmp	r3, #1
 800dfa6:	d813      	bhi.n	800dfd0 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dfae:	689b      	ldr	r3, [r3, #8]
 800dfb0:	6839      	ldr	r1, [r7, #0]
 800dfb2:	6878      	ldr	r0, [r7, #4]
 800dfb4:	4798      	blx	r3
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800dfba:	683b      	ldr	r3, [r7, #0]
 800dfbc:	88db      	ldrh	r3, [r3, #6]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d110      	bne.n	800dfe4 <USBD_StdItfReq+0x74>
 800dfc2:	7bfb      	ldrb	r3, [r7, #15]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d10d      	bne.n	800dfe4 <USBD_StdItfReq+0x74>
        {
          USBD_CtlSendStatus(pdev);
 800dfc8:	6878      	ldr	r0, [r7, #4]
 800dfca:	f000 fcbf 	bl	800e94c <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800dfce:	e009      	b.n	800dfe4 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800dfd0:	6839      	ldr	r1, [r7, #0]
 800dfd2:	6878      	ldr	r0, [r7, #4]
 800dfd4:	f000 fc10 	bl	800e7f8 <USBD_CtlError>
      break;
 800dfd8:	e004      	b.n	800dfe4 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800dfda:	6839      	ldr	r1, [r7, #0]
 800dfdc:	6878      	ldr	r0, [r7, #4]
 800dfde:	f000 fc0b 	bl	800e7f8 <USBD_CtlError>
      break;
 800dfe2:	e000      	b.n	800dfe6 <USBD_StdItfReq+0x76>
      break;
 800dfe4:	bf00      	nop
    }
    break;
 800dfe6:	e004      	b.n	800dff2 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800dfe8:	6839      	ldr	r1, [r7, #0]
 800dfea:	6878      	ldr	r0, [r7, #4]
 800dfec:	f000 fc04 	bl	800e7f8 <USBD_CtlError>
    break;
 800dff0:	bf00      	nop
  }

  return USBD_OK;
 800dff2:	2300      	movs	r3, #0
}
 800dff4:	4618      	mov	r0, r3
 800dff6:	3710      	adds	r7, #16
 800dff8:	46bd      	mov	sp, r7
 800dffa:	bd80      	pop	{r7, pc}

0800dffc <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800dffc:	b580      	push	{r7, lr}
 800dffe:	b084      	sub	sp, #16
 800e000:	af00      	add	r7, sp, #0
 800e002:	6078      	str	r0, [r7, #4]
 800e004:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e006:	2300      	movs	r3, #0
 800e008:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	889b      	ldrh	r3, [r3, #4]
 800e00e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e010:	683b      	ldr	r3, [r7, #0]
 800e012:	781b      	ldrb	r3, [r3, #0]
 800e014:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e018:	2b20      	cmp	r3, #32
 800e01a:	d004      	beq.n	800e026 <USBD_StdEPReq+0x2a>
 800e01c:	2b40      	cmp	r3, #64	; 0x40
 800e01e:	d002      	beq.n	800e026 <USBD_StdEPReq+0x2a>
 800e020:	2b00      	cmp	r3, #0
 800e022:	d008      	beq.n	800e036 <USBD_StdEPReq+0x3a>
 800e024:	e13b      	b.n	800e29e <USBD_StdEPReq+0x2a2>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e02c:	689b      	ldr	r3, [r3, #8]
 800e02e:	6839      	ldr	r1, [r7, #0]
 800e030:	6878      	ldr	r0, [r7, #4]
 800e032:	4798      	blx	r3
    break;
 800e034:	e138      	b.n	800e2a8 <USBD_StdEPReq+0x2ac>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 800e036:	683b      	ldr	r3, [r7, #0]
 800e038:	781b      	ldrb	r3, [r3, #0]
 800e03a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e03e:	2b20      	cmp	r3, #32
 800e040:	d10a      	bne.n	800e058 <USBD_StdEPReq+0x5c>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e048:	689b      	ldr	r3, [r3, #8]
 800e04a:	6839      	ldr	r1, [r7, #0]
 800e04c:	6878      	ldr	r0, [r7, #4]
 800e04e:	4798      	blx	r3
 800e050:	4603      	mov	r3, r0
 800e052:	73fb      	strb	r3, [r7, #15]

      return ret;
 800e054:	7bfb      	ldrb	r3, [r7, #15]
 800e056:	e128      	b.n	800e2aa <USBD_StdEPReq+0x2ae>
    }

    switch (req->bRequest)
 800e058:	683b      	ldr	r3, [r7, #0]
 800e05a:	785b      	ldrb	r3, [r3, #1]
 800e05c:	2b01      	cmp	r3, #1
 800e05e:	d03e      	beq.n	800e0de <USBD_StdEPReq+0xe2>
 800e060:	2b03      	cmp	r3, #3
 800e062:	d002      	beq.n	800e06a <USBD_StdEPReq+0x6e>
 800e064:	2b00      	cmp	r3, #0
 800e066:	d070      	beq.n	800e14a <USBD_StdEPReq+0x14e>
 800e068:	e113      	b.n	800e292 <USBD_StdEPReq+0x296>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e070:	2b02      	cmp	r3, #2
 800e072:	d002      	beq.n	800e07a <USBD_StdEPReq+0x7e>
 800e074:	2b03      	cmp	r3, #3
 800e076:	d015      	beq.n	800e0a4 <USBD_StdEPReq+0xa8>
 800e078:	e02b      	b.n	800e0d2 <USBD_StdEPReq+0xd6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e07a:	7bbb      	ldrb	r3, [r7, #14]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d00c      	beq.n	800e09a <USBD_StdEPReq+0x9e>
 800e080:	7bbb      	ldrb	r3, [r7, #14]
 800e082:	2b80      	cmp	r3, #128	; 0x80
 800e084:	d009      	beq.n	800e09a <USBD_StdEPReq+0x9e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800e086:	7bbb      	ldrb	r3, [r7, #14]
 800e088:	4619      	mov	r1, r3
 800e08a:	6878      	ldr	r0, [r7, #4]
 800e08c:	f003 fe75 	bl	8011d7a <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800e090:	2180      	movs	r1, #128	; 0x80
 800e092:	6878      	ldr	r0, [r7, #4]
 800e094:	f003 fe71 	bl	8011d7a <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800e098:	e020      	b.n	800e0dc <USBD_StdEPReq+0xe0>
          USBD_CtlError(pdev, req);
 800e09a:	6839      	ldr	r1, [r7, #0]
 800e09c:	6878      	ldr	r0, [r7, #4]
 800e09e:	f000 fbab 	bl	800e7f8 <USBD_CtlError>
        break;
 800e0a2:	e01b      	b.n	800e0dc <USBD_StdEPReq+0xe0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800e0a4:	683b      	ldr	r3, [r7, #0]
 800e0a6:	885b      	ldrh	r3, [r3, #2]
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d10e      	bne.n	800e0ca <USBD_StdEPReq+0xce>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e0ac:	7bbb      	ldrb	r3, [r7, #14]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d00b      	beq.n	800e0ca <USBD_StdEPReq+0xce>
 800e0b2:	7bbb      	ldrb	r3, [r7, #14]
 800e0b4:	2b80      	cmp	r3, #128	; 0x80
 800e0b6:	d008      	beq.n	800e0ca <USBD_StdEPReq+0xce>
 800e0b8:	683b      	ldr	r3, [r7, #0]
 800e0ba:	88db      	ldrh	r3, [r3, #6]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d104      	bne.n	800e0ca <USBD_StdEPReq+0xce>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800e0c0:	7bbb      	ldrb	r3, [r7, #14]
 800e0c2:	4619      	mov	r1, r3
 800e0c4:	6878      	ldr	r0, [r7, #4]
 800e0c6:	f003 fe58 	bl	8011d7a <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 800e0ca:	6878      	ldr	r0, [r7, #4]
 800e0cc:	f000 fc3e 	bl	800e94c <USBD_CtlSendStatus>

        break;
 800e0d0:	e004      	b.n	800e0dc <USBD_StdEPReq+0xe0>

      default:
        USBD_CtlError(pdev, req);
 800e0d2:	6839      	ldr	r1, [r7, #0]
 800e0d4:	6878      	ldr	r0, [r7, #4]
 800e0d6:	f000 fb8f 	bl	800e7f8 <USBD_CtlError>
        break;
 800e0da:	bf00      	nop
      }
      break;
 800e0dc:	e0de      	b.n	800e29c <USBD_StdEPReq+0x2a0>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e0e4:	2b02      	cmp	r3, #2
 800e0e6:	d002      	beq.n	800e0ee <USBD_StdEPReq+0xf2>
 800e0e8:	2b03      	cmp	r3, #3
 800e0ea:	d015      	beq.n	800e118 <USBD_StdEPReq+0x11c>
 800e0ec:	e026      	b.n	800e13c <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e0ee:	7bbb      	ldrb	r3, [r7, #14]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d00c      	beq.n	800e10e <USBD_StdEPReq+0x112>
 800e0f4:	7bbb      	ldrb	r3, [r7, #14]
 800e0f6:	2b80      	cmp	r3, #128	; 0x80
 800e0f8:	d009      	beq.n	800e10e <USBD_StdEPReq+0x112>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800e0fa:	7bbb      	ldrb	r3, [r7, #14]
 800e0fc:	4619      	mov	r1, r3
 800e0fe:	6878      	ldr	r0, [r7, #4]
 800e100:	f003 fe3b 	bl	8011d7a <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800e104:	2180      	movs	r1, #128	; 0x80
 800e106:	6878      	ldr	r0, [r7, #4]
 800e108:	f003 fe37 	bl	8011d7a <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800e10c:	e01c      	b.n	800e148 <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 800e10e:	6839      	ldr	r1, [r7, #0]
 800e110:	6878      	ldr	r0, [r7, #4]
 800e112:	f000 fb71 	bl	800e7f8 <USBD_CtlError>
        break;
 800e116:	e017      	b.n	800e148 <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	885b      	ldrh	r3, [r3, #2]
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d112      	bne.n	800e146 <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800e120:	7bbb      	ldrb	r3, [r7, #14]
 800e122:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e126:	2b00      	cmp	r3, #0
 800e128:	d004      	beq.n	800e134 <USBD_StdEPReq+0x138>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 800e12a:	7bbb      	ldrb	r3, [r7, #14]
 800e12c:	4619      	mov	r1, r3
 800e12e:	6878      	ldr	r0, [r7, #4]
 800e130:	f003 fe42 	bl	8011db8 <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 800e134:	6878      	ldr	r0, [r7, #4]
 800e136:	f000 fc09 	bl	800e94c <USBD_CtlSendStatus>
        }
        break;
 800e13a:	e004      	b.n	800e146 <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 800e13c:	6839      	ldr	r1, [r7, #0]
 800e13e:	6878      	ldr	r0, [r7, #4]
 800e140:	f000 fb5a 	bl	800e7f8 <USBD_CtlError>
        break;
 800e144:	e000      	b.n	800e148 <USBD_StdEPReq+0x14c>
        break;
 800e146:	bf00      	nop
      }
      break;
 800e148:	e0a8      	b.n	800e29c <USBD_StdEPReq+0x2a0>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e150:	2b02      	cmp	r3, #2
 800e152:	d002      	beq.n	800e15a <USBD_StdEPReq+0x15e>
 800e154:	2b03      	cmp	r3, #3
 800e156:	d031      	beq.n	800e1bc <USBD_StdEPReq+0x1c0>
 800e158:	e095      	b.n	800e286 <USBD_StdEPReq+0x28a>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e15a:	7bbb      	ldrb	r3, [r7, #14]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d007      	beq.n	800e170 <USBD_StdEPReq+0x174>
 800e160:	7bbb      	ldrb	r3, [r7, #14]
 800e162:	2b80      	cmp	r3, #128	; 0x80
 800e164:	d004      	beq.n	800e170 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 800e166:	6839      	ldr	r1, [r7, #0]
 800e168:	6878      	ldr	r0, [r7, #4]
 800e16a:	f000 fb45 	bl	800e7f8 <USBD_CtlError>
          break;
 800e16e:	e08f      	b.n	800e290 <USBD_StdEPReq+0x294>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e170:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e174:	2b00      	cmp	r3, #0
 800e176:	da0b      	bge.n	800e190 <USBD_StdEPReq+0x194>
 800e178:	7bbb      	ldrb	r3, [r7, #14]
 800e17a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e17e:	4613      	mov	r3, r2
 800e180:	009b      	lsls	r3, r3, #2
 800e182:	4413      	add	r3, r2
 800e184:	009b      	lsls	r3, r3, #2
 800e186:	3310      	adds	r3, #16
 800e188:	687a      	ldr	r2, [r7, #4]
 800e18a:	4413      	add	r3, r2
 800e18c:	3304      	adds	r3, #4
 800e18e:	e00a      	b.n	800e1a6 <USBD_StdEPReq+0x1aa>
          &pdev->ep_out[ep_addr & 0x7FU];
 800e190:	7bbb      	ldrb	r3, [r7, #14]
 800e192:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e196:	4613      	mov	r3, r2
 800e198:	009b      	lsls	r3, r3, #2
 800e19a:	4413      	add	r3, r2
 800e19c:	009b      	lsls	r3, r3, #2
 800e19e:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800e1a2:	687a      	ldr	r2, [r7, #4]
 800e1a4:	4413      	add	r3, r2
 800e1a6:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 800e1a8:	68bb      	ldr	r3, [r7, #8]
 800e1aa:	2200      	movs	r2, #0
 800e1ac:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e1ae:	68bb      	ldr	r3, [r7, #8]
 800e1b0:	2202      	movs	r2, #2
 800e1b2:	4619      	mov	r1, r3
 800e1b4:	6878      	ldr	r0, [r7, #4]
 800e1b6:	f000 fb89 	bl	800e8cc <USBD_CtlSendData>
          break;
 800e1ba:	e069      	b.n	800e290 <USBD_StdEPReq+0x294>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800e1bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	da11      	bge.n	800e1e8 <USBD_StdEPReq+0x1ec>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e1c4:	7bbb      	ldrb	r3, [r7, #14]
 800e1c6:	f003 020f 	and.w	r2, r3, #15
 800e1ca:	6879      	ldr	r1, [r7, #4]
 800e1cc:	4613      	mov	r3, r2
 800e1ce:	009b      	lsls	r3, r3, #2
 800e1d0:	4413      	add	r3, r2
 800e1d2:	009b      	lsls	r3, r3, #2
 800e1d4:	440b      	add	r3, r1
 800e1d6:	3318      	adds	r3, #24
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d117      	bne.n	800e20e <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800e1de:	6839      	ldr	r1, [r7, #0]
 800e1e0:	6878      	ldr	r0, [r7, #4]
 800e1e2:	f000 fb09 	bl	800e7f8 <USBD_CtlError>
            break;
 800e1e6:	e053      	b.n	800e290 <USBD_StdEPReq+0x294>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e1e8:	7bbb      	ldrb	r3, [r7, #14]
 800e1ea:	f003 020f 	and.w	r2, r3, #15
 800e1ee:	6879      	ldr	r1, [r7, #4]
 800e1f0:	4613      	mov	r3, r2
 800e1f2:	009b      	lsls	r3, r3, #2
 800e1f4:	4413      	add	r3, r2
 800e1f6:	009b      	lsls	r3, r3, #2
 800e1f8:	440b      	add	r3, r1
 800e1fa:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	2b00      	cmp	r3, #0
 800e202:	d104      	bne.n	800e20e <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800e204:	6839      	ldr	r1, [r7, #0]
 800e206:	6878      	ldr	r0, [r7, #4]
 800e208:	f000 faf6 	bl	800e7f8 <USBD_CtlError>
            break;
 800e20c:	e040      	b.n	800e290 <USBD_StdEPReq+0x294>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e20e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e212:	2b00      	cmp	r3, #0
 800e214:	da0b      	bge.n	800e22e <USBD_StdEPReq+0x232>
 800e216:	7bbb      	ldrb	r3, [r7, #14]
 800e218:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e21c:	4613      	mov	r3, r2
 800e21e:	009b      	lsls	r3, r3, #2
 800e220:	4413      	add	r3, r2
 800e222:	009b      	lsls	r3, r3, #2
 800e224:	3310      	adds	r3, #16
 800e226:	687a      	ldr	r2, [r7, #4]
 800e228:	4413      	add	r3, r2
 800e22a:	3304      	adds	r3, #4
 800e22c:	e00a      	b.n	800e244 <USBD_StdEPReq+0x248>
          &pdev->ep_out[ep_addr & 0x7FU];
 800e22e:	7bbb      	ldrb	r3, [r7, #14]
 800e230:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e234:	4613      	mov	r3, r2
 800e236:	009b      	lsls	r3, r3, #2
 800e238:	4413      	add	r3, r2
 800e23a:	009b      	lsls	r3, r3, #2
 800e23c:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800e240:	687a      	ldr	r2, [r7, #4]
 800e242:	4413      	add	r3, r2
 800e244:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e246:	7bbb      	ldrb	r3, [r7, #14]
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d002      	beq.n	800e252 <USBD_StdEPReq+0x256>
 800e24c:	7bbb      	ldrb	r3, [r7, #14]
 800e24e:	2b80      	cmp	r3, #128	; 0x80
 800e250:	d103      	bne.n	800e25a <USBD_StdEPReq+0x25e>
          {
            pep->status = 0x0000U;
 800e252:	68bb      	ldr	r3, [r7, #8]
 800e254:	2200      	movs	r2, #0
 800e256:	601a      	str	r2, [r3, #0]
 800e258:	e00e      	b.n	800e278 <USBD_StdEPReq+0x27c>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800e25a:	7bbb      	ldrb	r3, [r7, #14]
 800e25c:	4619      	mov	r1, r3
 800e25e:	6878      	ldr	r0, [r7, #4]
 800e260:	f003 fdc9 	bl	8011df6 <USBD_LL_IsStallEP>
 800e264:	4603      	mov	r3, r0
 800e266:	2b00      	cmp	r3, #0
 800e268:	d003      	beq.n	800e272 <USBD_StdEPReq+0x276>
          {
            pep->status = 0x0001U;
 800e26a:	68bb      	ldr	r3, [r7, #8]
 800e26c:	2201      	movs	r2, #1
 800e26e:	601a      	str	r2, [r3, #0]
 800e270:	e002      	b.n	800e278 <USBD_StdEPReq+0x27c>
          }
          else
          {
            pep->status = 0x0000U;
 800e272:	68bb      	ldr	r3, [r7, #8]
 800e274:	2200      	movs	r2, #0
 800e276:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e278:	68bb      	ldr	r3, [r7, #8]
 800e27a:	2202      	movs	r2, #2
 800e27c:	4619      	mov	r1, r3
 800e27e:	6878      	ldr	r0, [r7, #4]
 800e280:	f000 fb24 	bl	800e8cc <USBD_CtlSendData>
          break;
 800e284:	e004      	b.n	800e290 <USBD_StdEPReq+0x294>

      default:
        USBD_CtlError(pdev, req);
 800e286:	6839      	ldr	r1, [r7, #0]
 800e288:	6878      	ldr	r0, [r7, #4]
 800e28a:	f000 fab5 	bl	800e7f8 <USBD_CtlError>
        break;
 800e28e:	bf00      	nop
      }
      break;
 800e290:	e004      	b.n	800e29c <USBD_StdEPReq+0x2a0>

    default:
      USBD_CtlError(pdev, req);
 800e292:	6839      	ldr	r1, [r7, #0]
 800e294:	6878      	ldr	r0, [r7, #4]
 800e296:	f000 faaf 	bl	800e7f8 <USBD_CtlError>
      break;
 800e29a:	bf00      	nop
    }
    break;
 800e29c:	e004      	b.n	800e2a8 <USBD_StdEPReq+0x2ac>

  default:
    USBD_CtlError(pdev, req);
 800e29e:	6839      	ldr	r1, [r7, #0]
 800e2a0:	6878      	ldr	r0, [r7, #4]
 800e2a2:	f000 faa9 	bl	800e7f8 <USBD_CtlError>
    break;
 800e2a6:	bf00      	nop
  }

  return ret;
 800e2a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	3710      	adds	r7, #16
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	bd80      	pop	{r7, pc}
	...

0800e2b4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b084      	sub	sp, #16
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
 800e2bc:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800e2be:	683b      	ldr	r3, [r7, #0]
 800e2c0:	885b      	ldrh	r3, [r3, #2]
 800e2c2:	0a1b      	lsrs	r3, r3, #8
 800e2c4:	b29b      	uxth	r3, r3
 800e2c6:	3b01      	subs	r3, #1
 800e2c8:	2b06      	cmp	r3, #6
 800e2ca:	f200 80c9 	bhi.w	800e460 <USBD_GetDescriptor+0x1ac>
 800e2ce:	a201      	add	r2, pc, #4	; (adr r2, 800e2d4 <USBD_GetDescriptor+0x20>)
 800e2d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2d4:	0800e2f1 	.word	0x0800e2f1
 800e2d8:	0800e309 	.word	0x0800e309
 800e2dc:	0800e349 	.word	0x0800e349
 800e2e0:	0800e461 	.word	0x0800e461
 800e2e4:	0800e461 	.word	0x0800e461
 800e2e8:	0800e40d 	.word	0x0800e40d
 800e2ec:	0800e433 	.word	0x0800e433
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	687a      	ldr	r2, [r7, #4]
 800e2fa:	7c12      	ldrb	r2, [r2, #16]
 800e2fc:	f107 010a 	add.w	r1, r7, #10
 800e300:	4610      	mov	r0, r2
 800e302:	4798      	blx	r3
 800e304:	60f8      	str	r0, [r7, #12]
    break;
 800e306:	e0b0      	b.n	800e46a <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	7c1b      	ldrb	r3, [r3, #16]
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d10d      	bne.n	800e32c <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e318:	f107 020a 	add.w	r2, r7, #10
 800e31c:	4610      	mov	r0, r2
 800e31e:	4798      	blx	r3
 800e320:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	3301      	adds	r3, #1
 800e326:	2202      	movs	r2, #2
 800e328:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800e32a:	e09e      	b.n	800e46a <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e334:	f107 020a 	add.w	r2, r7, #10
 800e338:	4610      	mov	r0, r2
 800e33a:	4798      	blx	r3
 800e33c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	3301      	adds	r3, #1
 800e342:	2202      	movs	r2, #2
 800e344:	701a      	strb	r2, [r3, #0]
    break;
 800e346:	e090      	b.n	800e46a <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800e348:	683b      	ldr	r3, [r7, #0]
 800e34a:	885b      	ldrh	r3, [r3, #2]
 800e34c:	b2db      	uxtb	r3, r3
 800e34e:	2b05      	cmp	r3, #5
 800e350:	d856      	bhi.n	800e400 <USBD_GetDescriptor+0x14c>
 800e352:	a201      	add	r2, pc, #4	; (adr r2, 800e358 <USBD_GetDescriptor+0xa4>)
 800e354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e358:	0800e371 	.word	0x0800e371
 800e35c:	0800e389 	.word	0x0800e389
 800e360:	0800e3a1 	.word	0x0800e3a1
 800e364:	0800e3b9 	.word	0x0800e3b9
 800e368:	0800e3d1 	.word	0x0800e3d1
 800e36c:	0800e3e9 	.word	0x0800e3e9
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e376:	685b      	ldr	r3, [r3, #4]
 800e378:	687a      	ldr	r2, [r7, #4]
 800e37a:	7c12      	ldrb	r2, [r2, #16]
 800e37c:	f107 010a 	add.w	r1, r7, #10
 800e380:	4610      	mov	r0, r2
 800e382:	4798      	blx	r3
 800e384:	60f8      	str	r0, [r7, #12]
      break;
 800e386:	e040      	b.n	800e40a <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e38e:	689b      	ldr	r3, [r3, #8]
 800e390:	687a      	ldr	r2, [r7, #4]
 800e392:	7c12      	ldrb	r2, [r2, #16]
 800e394:	f107 010a 	add.w	r1, r7, #10
 800e398:	4610      	mov	r0, r2
 800e39a:	4798      	blx	r3
 800e39c:	60f8      	str	r0, [r7, #12]
      break;
 800e39e:	e034      	b.n	800e40a <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e3a6:	68db      	ldr	r3, [r3, #12]
 800e3a8:	687a      	ldr	r2, [r7, #4]
 800e3aa:	7c12      	ldrb	r2, [r2, #16]
 800e3ac:	f107 010a 	add.w	r1, r7, #10
 800e3b0:	4610      	mov	r0, r2
 800e3b2:	4798      	blx	r3
 800e3b4:	60f8      	str	r0, [r7, #12]
      break;
 800e3b6:	e028      	b.n	800e40a <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e3be:	691b      	ldr	r3, [r3, #16]
 800e3c0:	687a      	ldr	r2, [r7, #4]
 800e3c2:	7c12      	ldrb	r2, [r2, #16]
 800e3c4:	f107 010a 	add.w	r1, r7, #10
 800e3c8:	4610      	mov	r0, r2
 800e3ca:	4798      	blx	r3
 800e3cc:	60f8      	str	r0, [r7, #12]
      break;
 800e3ce:	e01c      	b.n	800e40a <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e3d6:	695b      	ldr	r3, [r3, #20]
 800e3d8:	687a      	ldr	r2, [r7, #4]
 800e3da:	7c12      	ldrb	r2, [r2, #16]
 800e3dc:	f107 010a 	add.w	r1, r7, #10
 800e3e0:	4610      	mov	r0, r2
 800e3e2:	4798      	blx	r3
 800e3e4:	60f8      	str	r0, [r7, #12]
      break;
 800e3e6:	e010      	b.n	800e40a <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e3ee:	699b      	ldr	r3, [r3, #24]
 800e3f0:	687a      	ldr	r2, [r7, #4]
 800e3f2:	7c12      	ldrb	r2, [r2, #16]
 800e3f4:	f107 010a 	add.w	r1, r7, #10
 800e3f8:	4610      	mov	r0, r2
 800e3fa:	4798      	blx	r3
 800e3fc:	60f8      	str	r0, [r7, #12]
      break;
 800e3fe:	e004      	b.n	800e40a <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 800e400:	6839      	ldr	r1, [r7, #0]
 800e402:	6878      	ldr	r0, [r7, #4]
 800e404:	f000 f9f8 	bl	800e7f8 <USBD_CtlError>
      return;
 800e408:	e04b      	b.n	800e4a2 <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 800e40a:	e02e      	b.n	800e46a <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	7c1b      	ldrb	r3, [r3, #16]
 800e410:	2b00      	cmp	r3, #0
 800e412:	d109      	bne.n	800e428 <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e41a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e41c:	f107 020a 	add.w	r2, r7, #10
 800e420:	4610      	mov	r0, r2
 800e422:	4798      	blx	r3
 800e424:	60f8      	str	r0, [r7, #12]
      break;
 800e426:	e020      	b.n	800e46a <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800e428:	6839      	ldr	r1, [r7, #0]
 800e42a:	6878      	ldr	r0, [r7, #4]
 800e42c:	f000 f9e4 	bl	800e7f8 <USBD_CtlError>
      return;
 800e430:	e037      	b.n	800e4a2 <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	7c1b      	ldrb	r3, [r3, #16]
 800e436:	2b00      	cmp	r3, #0
 800e438:	d10d      	bne.n	800e456 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e442:	f107 020a 	add.w	r2, r7, #10
 800e446:	4610      	mov	r0, r2
 800e448:	4798      	blx	r3
 800e44a:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	3301      	adds	r3, #1
 800e450:	2207      	movs	r2, #7
 800e452:	701a      	strb	r2, [r3, #0]
      break;
 800e454:	e009      	b.n	800e46a <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800e456:	6839      	ldr	r1, [r7, #0]
 800e458:	6878      	ldr	r0, [r7, #4]
 800e45a:	f000 f9cd 	bl	800e7f8 <USBD_CtlError>
      return;
 800e45e:	e020      	b.n	800e4a2 <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 800e460:	6839      	ldr	r1, [r7, #0]
 800e462:	6878      	ldr	r0, [r7, #4]
 800e464:	f000 f9c8 	bl	800e7f8 <USBD_CtlError>
    return;
 800e468:	e01b      	b.n	800e4a2 <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 800e46a:	897b      	ldrh	r3, [r7, #10]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d011      	beq.n	800e494 <USBD_GetDescriptor+0x1e0>
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	88db      	ldrh	r3, [r3, #6]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d00d      	beq.n	800e494 <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 800e478:	683b      	ldr	r3, [r7, #0]
 800e47a:	88da      	ldrh	r2, [r3, #6]
 800e47c:	897b      	ldrh	r3, [r7, #10]
 800e47e:	4293      	cmp	r3, r2
 800e480:	bf28      	it	cs
 800e482:	4613      	movcs	r3, r2
 800e484:	b29b      	uxth	r3, r3
 800e486:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 800e488:	897b      	ldrh	r3, [r7, #10]
 800e48a:	461a      	mov	r2, r3
 800e48c:	68f9      	ldr	r1, [r7, #12]
 800e48e:	6878      	ldr	r0, [r7, #4]
 800e490:	f000 fa1c 	bl	800e8cc <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 800e494:	683b      	ldr	r3, [r7, #0]
 800e496:	88db      	ldrh	r3, [r3, #6]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d102      	bne.n	800e4a2 <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 800e49c:	6878      	ldr	r0, [r7, #4]
 800e49e:	f000 fa55 	bl	800e94c <USBD_CtlSendStatus>
  }
}
 800e4a2:	3710      	adds	r7, #16
 800e4a4:	46bd      	mov	sp, r7
 800e4a6:	bd80      	pop	{r7, pc}

0800e4a8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e4a8:	b580      	push	{r7, lr}
 800e4aa:	b084      	sub	sp, #16
 800e4ac:	af00      	add	r7, sp, #0
 800e4ae:	6078      	str	r0, [r7, #4]
 800e4b0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e4b2:	683b      	ldr	r3, [r7, #0]
 800e4b4:	889b      	ldrh	r3, [r3, #4]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d130      	bne.n	800e51c <USBD_SetAddress+0x74>
 800e4ba:	683b      	ldr	r3, [r7, #0]
 800e4bc:	88db      	ldrh	r3, [r3, #6]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d12c      	bne.n	800e51c <USBD_SetAddress+0x74>
 800e4c2:	683b      	ldr	r3, [r7, #0]
 800e4c4:	885b      	ldrh	r3, [r3, #2]
 800e4c6:	2b7f      	cmp	r3, #127	; 0x7f
 800e4c8:	d828      	bhi.n	800e51c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e4ca:	683b      	ldr	r3, [r7, #0]
 800e4cc:	885b      	ldrh	r3, [r3, #2]
 800e4ce:	b2db      	uxtb	r3, r3
 800e4d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e4d4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e4dc:	2b03      	cmp	r3, #3
 800e4de:	d104      	bne.n	800e4ea <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 800e4e0:	6839      	ldr	r1, [r7, #0]
 800e4e2:	6878      	ldr	r0, [r7, #4]
 800e4e4:	f000 f988 	bl	800e7f8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e4e8:	e01c      	b.n	800e524 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	7bfa      	ldrb	r2, [r7, #15]
 800e4ee:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e4f2:	7bfb      	ldrb	r3, [r7, #15]
 800e4f4:	4619      	mov	r1, r3
 800e4f6:	6878      	ldr	r0, [r7, #4]
 800e4f8:	f003 fca9 	bl	8011e4e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800e4fc:	6878      	ldr	r0, [r7, #4]
 800e4fe:	f000 fa25 	bl	800e94c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e502:	7bfb      	ldrb	r3, [r7, #15]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d004      	beq.n	800e512 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	2202      	movs	r2, #2
 800e50c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e510:	e008      	b.n	800e524 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	2201      	movs	r2, #1
 800e516:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e51a:	e003      	b.n	800e524 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e51c:	6839      	ldr	r1, [r7, #0]
 800e51e:	6878      	ldr	r0, [r7, #4]
 800e520:	f000 f96a 	bl	800e7f8 <USBD_CtlError>
  }
}
 800e524:	bf00      	nop
 800e526:	3710      	adds	r7, #16
 800e528:	46bd      	mov	sp, r7
 800e52a:	bd80      	pop	{r7, pc}

0800e52c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e52c:	b580      	push	{r7, lr}
 800e52e:	b082      	sub	sp, #8
 800e530:	af00      	add	r7, sp, #0
 800e532:	6078      	str	r0, [r7, #4]
 800e534:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e536:	683b      	ldr	r3, [r7, #0]
 800e538:	885b      	ldrh	r3, [r3, #2]
 800e53a:	b2da      	uxtb	r2, r3
 800e53c:	4b41      	ldr	r3, [pc, #260]	; (800e644 <USBD_SetConfig+0x118>)
 800e53e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e540:	4b40      	ldr	r3, [pc, #256]	; (800e644 <USBD_SetConfig+0x118>)
 800e542:	781b      	ldrb	r3, [r3, #0]
 800e544:	2b01      	cmp	r3, #1
 800e546:	d904      	bls.n	800e552 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800e548:	6839      	ldr	r1, [r7, #0]
 800e54a:	6878      	ldr	r0, [r7, #4]
 800e54c:	f000 f954 	bl	800e7f8 <USBD_CtlError>
 800e550:	e075      	b.n	800e63e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e558:	2b02      	cmp	r3, #2
 800e55a:	d002      	beq.n	800e562 <USBD_SetConfig+0x36>
 800e55c:	2b03      	cmp	r3, #3
 800e55e:	d023      	beq.n	800e5a8 <USBD_SetConfig+0x7c>
 800e560:	e062      	b.n	800e628 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 800e562:	4b38      	ldr	r3, [pc, #224]	; (800e644 <USBD_SetConfig+0x118>)
 800e564:	781b      	ldrb	r3, [r3, #0]
 800e566:	2b00      	cmp	r3, #0
 800e568:	d01a      	beq.n	800e5a0 <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 800e56a:	4b36      	ldr	r3, [pc, #216]	; (800e644 <USBD_SetConfig+0x118>)
 800e56c:	781b      	ldrb	r3, [r3, #0]
 800e56e:	461a      	mov	r2, r3
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	2203      	movs	r2, #3
 800e578:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e57c:	4b31      	ldr	r3, [pc, #196]	; (800e644 <USBD_SetConfig+0x118>)
 800e57e:	781b      	ldrb	r3, [r3, #0]
 800e580:	4619      	mov	r1, r3
 800e582:	6878      	ldr	r0, [r7, #4]
 800e584:	f7ff fa68 	bl	800da58 <USBD_SetClassConfig>
 800e588:	4603      	mov	r3, r0
 800e58a:	2b02      	cmp	r3, #2
 800e58c:	d104      	bne.n	800e598 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 800e58e:	6839      	ldr	r1, [r7, #0]
 800e590:	6878      	ldr	r0, [r7, #4]
 800e592:	f000 f931 	bl	800e7f8 <USBD_CtlError>
          return;
 800e596:	e052      	b.n	800e63e <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 800e598:	6878      	ldr	r0, [r7, #4]
 800e59a:	f000 f9d7 	bl	800e94c <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800e59e:	e04e      	b.n	800e63e <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800e5a0:	6878      	ldr	r0, [r7, #4]
 800e5a2:	f000 f9d3 	bl	800e94c <USBD_CtlSendStatus>
      break;
 800e5a6:	e04a      	b.n	800e63e <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e5a8:	4b26      	ldr	r3, [pc, #152]	; (800e644 <USBD_SetConfig+0x118>)
 800e5aa:	781b      	ldrb	r3, [r3, #0]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d112      	bne.n	800e5d6 <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	2202      	movs	r2, #2
 800e5b4:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800e5b8:	4b22      	ldr	r3, [pc, #136]	; (800e644 <USBD_SetConfig+0x118>)
 800e5ba:	781b      	ldrb	r3, [r3, #0]
 800e5bc:	461a      	mov	r2, r3
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 800e5c2:	4b20      	ldr	r3, [pc, #128]	; (800e644 <USBD_SetConfig+0x118>)
 800e5c4:	781b      	ldrb	r3, [r3, #0]
 800e5c6:	4619      	mov	r1, r3
 800e5c8:	6878      	ldr	r0, [r7, #4]
 800e5ca:	f7ff fa64 	bl	800da96 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800e5ce:	6878      	ldr	r0, [r7, #4]
 800e5d0:	f000 f9bc 	bl	800e94c <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800e5d4:	e033      	b.n	800e63e <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 800e5d6:	4b1b      	ldr	r3, [pc, #108]	; (800e644 <USBD_SetConfig+0x118>)
 800e5d8:	781b      	ldrb	r3, [r3, #0]
 800e5da:	461a      	mov	r2, r3
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	685b      	ldr	r3, [r3, #4]
 800e5e0:	429a      	cmp	r2, r3
 800e5e2:	d01d      	beq.n	800e620 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	685b      	ldr	r3, [r3, #4]
 800e5e8:	b2db      	uxtb	r3, r3
 800e5ea:	4619      	mov	r1, r3
 800e5ec:	6878      	ldr	r0, [r7, #4]
 800e5ee:	f7ff fa52 	bl	800da96 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e5f2:	4b14      	ldr	r3, [pc, #80]	; (800e644 <USBD_SetConfig+0x118>)
 800e5f4:	781b      	ldrb	r3, [r3, #0]
 800e5f6:	461a      	mov	r2, r3
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e5fc:	4b11      	ldr	r3, [pc, #68]	; (800e644 <USBD_SetConfig+0x118>)
 800e5fe:	781b      	ldrb	r3, [r3, #0]
 800e600:	4619      	mov	r1, r3
 800e602:	6878      	ldr	r0, [r7, #4]
 800e604:	f7ff fa28 	bl	800da58 <USBD_SetClassConfig>
 800e608:	4603      	mov	r3, r0
 800e60a:	2b02      	cmp	r3, #2
 800e60c:	d104      	bne.n	800e618 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 800e60e:	6839      	ldr	r1, [r7, #0]
 800e610:	6878      	ldr	r0, [r7, #4]
 800e612:	f000 f8f1 	bl	800e7f8 <USBD_CtlError>
          return;
 800e616:	e012      	b.n	800e63e <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800e618:	6878      	ldr	r0, [r7, #4]
 800e61a:	f000 f997 	bl	800e94c <USBD_CtlSendStatus>
      break;
 800e61e:	e00e      	b.n	800e63e <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800e620:	6878      	ldr	r0, [r7, #4]
 800e622:	f000 f993 	bl	800e94c <USBD_CtlSendStatus>
      break;
 800e626:	e00a      	b.n	800e63e <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 800e628:	6839      	ldr	r1, [r7, #0]
 800e62a:	6878      	ldr	r0, [r7, #4]
 800e62c:	f000 f8e4 	bl	800e7f8 <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 800e630:	4b04      	ldr	r3, [pc, #16]	; (800e644 <USBD_SetConfig+0x118>)
 800e632:	781b      	ldrb	r3, [r3, #0]
 800e634:	4619      	mov	r1, r3
 800e636:	6878      	ldr	r0, [r7, #4]
 800e638:	f7ff fa2d 	bl	800da96 <USBD_ClrClassConfig>
      break;
 800e63c:	bf00      	nop
    }
  }
}
 800e63e:	3708      	adds	r7, #8
 800e640:	46bd      	mov	sp, r7
 800e642:	bd80      	pop	{r7, pc}
 800e644:	20000332 	.word	0x20000332

0800e648 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e648:	b580      	push	{r7, lr}
 800e64a:	b082      	sub	sp, #8
 800e64c:	af00      	add	r7, sp, #0
 800e64e:	6078      	str	r0, [r7, #4]
 800e650:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e652:	683b      	ldr	r3, [r7, #0]
 800e654:	88db      	ldrh	r3, [r3, #6]
 800e656:	2b01      	cmp	r3, #1
 800e658:	d004      	beq.n	800e664 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 800e65a:	6839      	ldr	r1, [r7, #0]
 800e65c:	6878      	ldr	r0, [r7, #4]
 800e65e:	f000 f8cb 	bl	800e7f8 <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800e662:	e021      	b.n	800e6a8 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e66a:	2b01      	cmp	r3, #1
 800e66c:	db17      	blt.n	800e69e <USBD_GetConfig+0x56>
 800e66e:	2b02      	cmp	r3, #2
 800e670:	dd02      	ble.n	800e678 <USBD_GetConfig+0x30>
 800e672:	2b03      	cmp	r3, #3
 800e674:	d00b      	beq.n	800e68e <USBD_GetConfig+0x46>
 800e676:	e012      	b.n	800e69e <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	2200      	movs	r2, #0
 800e67c:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	3308      	adds	r3, #8
 800e682:	2201      	movs	r2, #1
 800e684:	4619      	mov	r1, r3
 800e686:	6878      	ldr	r0, [r7, #4]
 800e688:	f000 f920 	bl	800e8cc <USBD_CtlSendData>
      break;
 800e68c:	e00c      	b.n	800e6a8 <USBD_GetConfig+0x60>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	3304      	adds	r3, #4
 800e692:	2201      	movs	r2, #1
 800e694:	4619      	mov	r1, r3
 800e696:	6878      	ldr	r0, [r7, #4]
 800e698:	f000 f918 	bl	800e8cc <USBD_CtlSendData>
      break;
 800e69c:	e004      	b.n	800e6a8 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev , req);
 800e69e:	6839      	ldr	r1, [r7, #0]
 800e6a0:	6878      	ldr	r0, [r7, #4]
 800e6a2:	f000 f8a9 	bl	800e7f8 <USBD_CtlError>
      break;
 800e6a6:	bf00      	nop
}
 800e6a8:	bf00      	nop
 800e6aa:	3708      	adds	r7, #8
 800e6ac:	46bd      	mov	sp, r7
 800e6ae:	bd80      	pop	{r7, pc}

0800e6b0 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b082      	sub	sp, #8
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	6078      	str	r0, [r7, #4]
 800e6b8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e6c0:	3b01      	subs	r3, #1
 800e6c2:	2b02      	cmp	r3, #2
 800e6c4:	d81e      	bhi.n	800e704 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 800e6c6:	683b      	ldr	r3, [r7, #0]
 800e6c8:	88db      	ldrh	r3, [r3, #6]
 800e6ca:	2b02      	cmp	r3, #2
 800e6cc:	d004      	beq.n	800e6d8 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800e6ce:	6839      	ldr	r1, [r7, #0]
 800e6d0:	6878      	ldr	r0, [r7, #4]
 800e6d2:	f000 f891 	bl	800e7f8 <USBD_CtlError>
      break;
 800e6d6:	e01a      	b.n	800e70e <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	2201      	movs	r2, #1
 800e6dc:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d005      	beq.n	800e6f4 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	68db      	ldr	r3, [r3, #12]
 800e6ec:	f043 0202 	orr.w	r2, r3, #2
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	330c      	adds	r3, #12
 800e6f8:	2202      	movs	r2, #2
 800e6fa:	4619      	mov	r1, r3
 800e6fc:	6878      	ldr	r0, [r7, #4]
 800e6fe:	f000 f8e5 	bl	800e8cc <USBD_CtlSendData>
    break;
 800e702:	e004      	b.n	800e70e <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 800e704:	6839      	ldr	r1, [r7, #0]
 800e706:	6878      	ldr	r0, [r7, #4]
 800e708:	f000 f876 	bl	800e7f8 <USBD_CtlError>
    break;
 800e70c:	bf00      	nop
  }
}
 800e70e:	bf00      	nop
 800e710:	3708      	adds	r7, #8
 800e712:	46bd      	mov	sp, r7
 800e714:	bd80      	pop	{r7, pc}

0800e716 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e716:	b580      	push	{r7, lr}
 800e718:	b082      	sub	sp, #8
 800e71a:	af00      	add	r7, sp, #0
 800e71c:	6078      	str	r0, [r7, #4]
 800e71e:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e720:	683b      	ldr	r3, [r7, #0]
 800e722:	885b      	ldrh	r3, [r3, #2]
 800e724:	2b01      	cmp	r3, #1
 800e726:	d106      	bne.n	800e736 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	2201      	movs	r2, #1
 800e72c:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 800e730:	6878      	ldr	r0, [r7, #4]
 800e732:	f000 f90b 	bl	800e94c <USBD_CtlSendStatus>
  }

}
 800e736:	bf00      	nop
 800e738:	3708      	adds	r7, #8
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}

0800e73e <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e73e:	b580      	push	{r7, lr}
 800e740:	b082      	sub	sp, #8
 800e742:	af00      	add	r7, sp, #0
 800e744:	6078      	str	r0, [r7, #4]
 800e746:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e74e:	3b01      	subs	r3, #1
 800e750:	2b02      	cmp	r3, #2
 800e752:	d80b      	bhi.n	800e76c <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e754:	683b      	ldr	r3, [r7, #0]
 800e756:	885b      	ldrh	r3, [r3, #2]
 800e758:	2b01      	cmp	r3, #1
 800e75a:	d10c      	bne.n	800e776 <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	2200      	movs	r2, #0
 800e760:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 800e764:	6878      	ldr	r0, [r7, #4]
 800e766:	f000 f8f1 	bl	800e94c <USBD_CtlSendStatus>
    }
    break;
 800e76a:	e004      	b.n	800e776 <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 800e76c:	6839      	ldr	r1, [r7, #0]
 800e76e:	6878      	ldr	r0, [r7, #4]
 800e770:	f000 f842 	bl	800e7f8 <USBD_CtlError>
    break;
 800e774:	e000      	b.n	800e778 <USBD_ClrFeature+0x3a>
    break;
 800e776:	bf00      	nop
  }
}
 800e778:	bf00      	nop
 800e77a:	3708      	adds	r7, #8
 800e77c:	46bd      	mov	sp, r7
 800e77e:	bd80      	pop	{r7, pc}

0800e780 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e780:	b480      	push	{r7}
 800e782:	b083      	sub	sp, #12
 800e784:	af00      	add	r7, sp, #0
 800e786:	6078      	str	r0, [r7, #4]
 800e788:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800e78a:	683b      	ldr	r3, [r7, #0]
 800e78c:	781a      	ldrb	r2, [r3, #0]
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800e792:	683b      	ldr	r3, [r7, #0]
 800e794:	785a      	ldrb	r2, [r3, #1]
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800e79a:	683b      	ldr	r3, [r7, #0]
 800e79c:	3302      	adds	r3, #2
 800e79e:	781b      	ldrb	r3, [r3, #0]
 800e7a0:	b29a      	uxth	r2, r3
 800e7a2:	683b      	ldr	r3, [r7, #0]
 800e7a4:	3303      	adds	r3, #3
 800e7a6:	781b      	ldrb	r3, [r3, #0]
 800e7a8:	b29b      	uxth	r3, r3
 800e7aa:	021b      	lsls	r3, r3, #8
 800e7ac:	b29b      	uxth	r3, r3
 800e7ae:	4413      	add	r3, r2
 800e7b0:	b29a      	uxth	r2, r3
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800e7b6:	683b      	ldr	r3, [r7, #0]
 800e7b8:	3304      	adds	r3, #4
 800e7ba:	781b      	ldrb	r3, [r3, #0]
 800e7bc:	b29a      	uxth	r2, r3
 800e7be:	683b      	ldr	r3, [r7, #0]
 800e7c0:	3305      	adds	r3, #5
 800e7c2:	781b      	ldrb	r3, [r3, #0]
 800e7c4:	b29b      	uxth	r3, r3
 800e7c6:	021b      	lsls	r3, r3, #8
 800e7c8:	b29b      	uxth	r3, r3
 800e7ca:	4413      	add	r3, r2
 800e7cc:	b29a      	uxth	r2, r3
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800e7d2:	683b      	ldr	r3, [r7, #0]
 800e7d4:	3306      	adds	r3, #6
 800e7d6:	781b      	ldrb	r3, [r3, #0]
 800e7d8:	b29a      	uxth	r2, r3
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	3307      	adds	r3, #7
 800e7de:	781b      	ldrb	r3, [r3, #0]
 800e7e0:	b29b      	uxth	r3, r3
 800e7e2:	021b      	lsls	r3, r3, #8
 800e7e4:	b29b      	uxth	r3, r3
 800e7e6:	4413      	add	r3, r2
 800e7e8:	b29a      	uxth	r2, r3
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	80da      	strh	r2, [r3, #6]

}
 800e7ee:	bf00      	nop
 800e7f0:	370c      	adds	r7, #12
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bc80      	pop	{r7}
 800e7f6:	4770      	bx	lr

0800e7f8 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e7f8:	b580      	push	{r7, lr}
 800e7fa:	b082      	sub	sp, #8
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
 800e800:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 800e802:	2180      	movs	r1, #128	; 0x80
 800e804:	6878      	ldr	r0, [r7, #4]
 800e806:	f003 fab8 	bl	8011d7a <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800e80a:	2100      	movs	r1, #0
 800e80c:	6878      	ldr	r0, [r7, #4]
 800e80e:	f003 fab4 	bl	8011d7a <USBD_LL_StallEP>
}
 800e812:	bf00      	nop
 800e814:	3708      	adds	r7, #8
 800e816:	46bd      	mov	sp, r7
 800e818:	bd80      	pop	{r7, pc}

0800e81a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e81a:	b580      	push	{r7, lr}
 800e81c:	b086      	sub	sp, #24
 800e81e:	af00      	add	r7, sp, #0
 800e820:	60f8      	str	r0, [r7, #12]
 800e822:	60b9      	str	r1, [r7, #8]
 800e824:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e826:	2300      	movs	r3, #0
 800e828:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d032      	beq.n	800e896 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800e830:	68f8      	ldr	r0, [r7, #12]
 800e832:	f000 f834 	bl	800e89e <USBD_GetLen>
 800e836:	4603      	mov	r3, r0
 800e838:	3301      	adds	r3, #1
 800e83a:	b29b      	uxth	r3, r3
 800e83c:	005b      	lsls	r3, r3, #1
 800e83e:	b29a      	uxth	r2, r3
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800e844:	7dfb      	ldrb	r3, [r7, #23]
 800e846:	1c5a      	adds	r2, r3, #1
 800e848:	75fa      	strb	r2, [r7, #23]
 800e84a:	461a      	mov	r2, r3
 800e84c:	68bb      	ldr	r3, [r7, #8]
 800e84e:	4413      	add	r3, r2
 800e850:	687a      	ldr	r2, [r7, #4]
 800e852:	7812      	ldrb	r2, [r2, #0]
 800e854:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800e856:	7dfb      	ldrb	r3, [r7, #23]
 800e858:	1c5a      	adds	r2, r3, #1
 800e85a:	75fa      	strb	r2, [r7, #23]
 800e85c:	461a      	mov	r2, r3
 800e85e:	68bb      	ldr	r3, [r7, #8]
 800e860:	4413      	add	r3, r2
 800e862:	2203      	movs	r2, #3
 800e864:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800e866:	e012      	b.n	800e88e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	1c5a      	adds	r2, r3, #1
 800e86c:	60fa      	str	r2, [r7, #12]
 800e86e:	7dfa      	ldrb	r2, [r7, #23]
 800e870:	1c51      	adds	r1, r2, #1
 800e872:	75f9      	strb	r1, [r7, #23]
 800e874:	4611      	mov	r1, r2
 800e876:	68ba      	ldr	r2, [r7, #8]
 800e878:	440a      	add	r2, r1
 800e87a:	781b      	ldrb	r3, [r3, #0]
 800e87c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800e87e:	7dfb      	ldrb	r3, [r7, #23]
 800e880:	1c5a      	adds	r2, r3, #1
 800e882:	75fa      	strb	r2, [r7, #23]
 800e884:	461a      	mov	r2, r3
 800e886:	68bb      	ldr	r3, [r7, #8]
 800e888:	4413      	add	r3, r2
 800e88a:	2200      	movs	r2, #0
 800e88c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	781b      	ldrb	r3, [r3, #0]
 800e892:	2b00      	cmp	r3, #0
 800e894:	d1e8      	bne.n	800e868 <USBD_GetString+0x4e>
    }
  }
}
 800e896:	bf00      	nop
 800e898:	3718      	adds	r7, #24
 800e89a:	46bd      	mov	sp, r7
 800e89c:	bd80      	pop	{r7, pc}

0800e89e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e89e:	b480      	push	{r7}
 800e8a0:	b085      	sub	sp, #20
 800e8a2:	af00      	add	r7, sp, #0
 800e8a4:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 800e8a6:	2300      	movs	r3, #0
 800e8a8:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 800e8aa:	e005      	b.n	800e8b8 <USBD_GetLen+0x1a>
    {
        len++;
 800e8ac:	7bfb      	ldrb	r3, [r7, #15]
 800e8ae:	3301      	adds	r3, #1
 800e8b0:	73fb      	strb	r3, [r7, #15]
        buf++;
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	3301      	adds	r3, #1
 800e8b6:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	781b      	ldrb	r3, [r3, #0]
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d1f5      	bne.n	800e8ac <USBD_GetLen+0xe>
    }

    return len;
 800e8c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8c2:	4618      	mov	r0, r3
 800e8c4:	3714      	adds	r7, #20
 800e8c6:	46bd      	mov	sp, r7
 800e8c8:	bc80      	pop	{r7}
 800e8ca:	4770      	bx	lr

0800e8cc <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 800e8cc:	b580      	push	{r7, lr}
 800e8ce:	b084      	sub	sp, #16
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	60f8      	str	r0, [r7, #12]
 800e8d4:	60b9      	str	r1, [r7, #8]
 800e8d6:	4613      	mov	r3, r2
 800e8d8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	2202      	movs	r2, #2
 800e8de:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 800e8e2:	88fa      	ldrh	r2, [r7, #6]
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800e8e8:	88fa      	ldrh	r2, [r7, #6]
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800e8ee:	88fb      	ldrh	r3, [r7, #6]
 800e8f0:	68ba      	ldr	r2, [r7, #8]
 800e8f2:	2100      	movs	r1, #0
 800e8f4:	68f8      	ldr	r0, [r7, #12]
 800e8f6:	f003 fac9 	bl	8011e8c <USBD_LL_Transmit>

  return USBD_OK;
 800e8fa:	2300      	movs	r3, #0
}
 800e8fc:	4618      	mov	r0, r3
 800e8fe:	3710      	adds	r7, #16
 800e900:	46bd      	mov	sp, r7
 800e902:	bd80      	pop	{r7, pc}

0800e904 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 800e904:	b580      	push	{r7, lr}
 800e906:	b084      	sub	sp, #16
 800e908:	af00      	add	r7, sp, #0
 800e90a:	60f8      	str	r0, [r7, #12]
 800e90c:	60b9      	str	r1, [r7, #8]
 800e90e:	4613      	mov	r3, r2
 800e910:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800e912:	88fb      	ldrh	r3, [r7, #6]
 800e914:	68ba      	ldr	r2, [r7, #8]
 800e916:	2100      	movs	r1, #0
 800e918:	68f8      	ldr	r0, [r7, #12]
 800e91a:	f003 fab7 	bl	8011e8c <USBD_LL_Transmit>

  return USBD_OK;
 800e91e:	2300      	movs	r3, #0
}
 800e920:	4618      	mov	r0, r3
 800e922:	3710      	adds	r7, #16
 800e924:	46bd      	mov	sp, r7
 800e926:	bd80      	pop	{r7, pc}

0800e928 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 800e928:	b580      	push	{r7, lr}
 800e92a:	b084      	sub	sp, #16
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	60f8      	str	r0, [r7, #12]
 800e930:	60b9      	str	r1, [r7, #8]
 800e932:	4613      	mov	r3, r2
 800e934:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e936:	88fb      	ldrh	r3, [r7, #6]
 800e938:	68ba      	ldr	r2, [r7, #8]
 800e93a:	2100      	movs	r1, #0
 800e93c:	68f8      	ldr	r0, [r7, #12]
 800e93e:	f003 fac8 	bl	8011ed2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e942:	2300      	movs	r3, #0
}
 800e944:	4618      	mov	r0, r3
 800e946:	3710      	adds	r7, #16
 800e948:	46bd      	mov	sp, r7
 800e94a:	bd80      	pop	{r7, pc}

0800e94c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 800e94c:	b580      	push	{r7, lr}
 800e94e:	b082      	sub	sp, #8
 800e950:	af00      	add	r7, sp, #0
 800e952:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	2204      	movs	r2, #4
 800e958:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e95c:	2300      	movs	r3, #0
 800e95e:	2200      	movs	r2, #0
 800e960:	2100      	movs	r1, #0
 800e962:	6878      	ldr	r0, [r7, #4]
 800e964:	f003 fa92 	bl	8011e8c <USBD_LL_Transmit>

  return USBD_OK;
 800e968:	2300      	movs	r3, #0
}
 800e96a:	4618      	mov	r0, r3
 800e96c:	3708      	adds	r7, #8
 800e96e:	46bd      	mov	sp, r7
 800e970:	bd80      	pop	{r7, pc}

0800e972 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 800e972:	b580      	push	{r7, lr}
 800e974:	b082      	sub	sp, #8
 800e976:	af00      	add	r7, sp, #0
 800e978:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	2205      	movs	r2, #5
 800e97e:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800e982:	2300      	movs	r3, #0
 800e984:	2200      	movs	r2, #0
 800e986:	2100      	movs	r1, #0
 800e988:	6878      	ldr	r0, [r7, #4]
 800e98a:	f003 faa2 	bl	8011ed2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e98e:	2300      	movs	r3, #0
}
 800e990:	4618      	mov	r0, r3
 800e992:	3708      	adds	r7, #8
 800e994:	46bd      	mov	sp, r7
 800e996:	bd80      	pop	{r7, pc}

0800e998 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e998:	b480      	push	{r7}
 800e99a:	b087      	sub	sp, #28
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	60f8      	str	r0, [r7, #12]
 800e9a0:	60b9      	str	r1, [r7, #8]
 800e9a2:	4613      	mov	r3, r2
 800e9a4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e9a6:	2301      	movs	r3, #1
 800e9a8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e9ae:	4b1e      	ldr	r3, [pc, #120]	; (800ea28 <FATFS_LinkDriverEx+0x90>)
 800e9b0:	7a5b      	ldrb	r3, [r3, #9]
 800e9b2:	b2db      	uxtb	r3, r3
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d131      	bne.n	800ea1c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e9b8:	4b1b      	ldr	r3, [pc, #108]	; (800ea28 <FATFS_LinkDriverEx+0x90>)
 800e9ba:	7a5b      	ldrb	r3, [r3, #9]
 800e9bc:	b2db      	uxtb	r3, r3
 800e9be:	461a      	mov	r2, r3
 800e9c0:	4b19      	ldr	r3, [pc, #100]	; (800ea28 <FATFS_LinkDriverEx+0x90>)
 800e9c2:	2100      	movs	r1, #0
 800e9c4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e9c6:	4b18      	ldr	r3, [pc, #96]	; (800ea28 <FATFS_LinkDriverEx+0x90>)
 800e9c8:	7a5b      	ldrb	r3, [r3, #9]
 800e9ca:	b2db      	uxtb	r3, r3
 800e9cc:	4a16      	ldr	r2, [pc, #88]	; (800ea28 <FATFS_LinkDriverEx+0x90>)
 800e9ce:	009b      	lsls	r3, r3, #2
 800e9d0:	4413      	add	r3, r2
 800e9d2:	68fa      	ldr	r2, [r7, #12]
 800e9d4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e9d6:	4b14      	ldr	r3, [pc, #80]	; (800ea28 <FATFS_LinkDriverEx+0x90>)
 800e9d8:	7a5b      	ldrb	r3, [r3, #9]
 800e9da:	b2db      	uxtb	r3, r3
 800e9dc:	461a      	mov	r2, r3
 800e9de:	4b12      	ldr	r3, [pc, #72]	; (800ea28 <FATFS_LinkDriverEx+0x90>)
 800e9e0:	4413      	add	r3, r2
 800e9e2:	79fa      	ldrb	r2, [r7, #7]
 800e9e4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e9e6:	4b10      	ldr	r3, [pc, #64]	; (800ea28 <FATFS_LinkDriverEx+0x90>)
 800e9e8:	7a5b      	ldrb	r3, [r3, #9]
 800e9ea:	b2db      	uxtb	r3, r3
 800e9ec:	1c5a      	adds	r2, r3, #1
 800e9ee:	b2d1      	uxtb	r1, r2
 800e9f0:	4a0d      	ldr	r2, [pc, #52]	; (800ea28 <FATFS_LinkDriverEx+0x90>)
 800e9f2:	7251      	strb	r1, [r2, #9]
 800e9f4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e9f6:	7dbb      	ldrb	r3, [r7, #22]
 800e9f8:	3330      	adds	r3, #48	; 0x30
 800e9fa:	b2da      	uxtb	r2, r3
 800e9fc:	68bb      	ldr	r3, [r7, #8]
 800e9fe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ea00:	68bb      	ldr	r3, [r7, #8]
 800ea02:	3301      	adds	r3, #1
 800ea04:	223a      	movs	r2, #58	; 0x3a
 800ea06:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ea08:	68bb      	ldr	r3, [r7, #8]
 800ea0a:	3302      	adds	r3, #2
 800ea0c:	222f      	movs	r2, #47	; 0x2f
 800ea0e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ea10:	68bb      	ldr	r3, [r7, #8]
 800ea12:	3303      	adds	r3, #3
 800ea14:	2200      	movs	r2, #0
 800ea16:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ea18:	2300      	movs	r3, #0
 800ea1a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ea1c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea1e:	4618      	mov	r0, r3
 800ea20:	371c      	adds	r7, #28
 800ea22:	46bd      	mov	sp, r7
 800ea24:	bc80      	pop	{r7}
 800ea26:	4770      	bx	lr
 800ea28:	20000334 	.word	0x20000334

0800ea2c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ea2c:	b580      	push	{r7, lr}
 800ea2e:	b082      	sub	sp, #8
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	6078      	str	r0, [r7, #4]
 800ea34:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ea36:	2200      	movs	r2, #0
 800ea38:	6839      	ldr	r1, [r7, #0]
 800ea3a:	6878      	ldr	r0, [r7, #4]
 800ea3c:	f7ff ffac 	bl	800e998 <FATFS_LinkDriverEx>
 800ea40:	4603      	mov	r3, r0
}
 800ea42:	4618      	mov	r0, r3
 800ea44:	3708      	adds	r7, #8
 800ea46:	46bd      	mov	sp, r7
 800ea48:	bd80      	pop	{r7, pc}
	...

0800ea4c <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ea4c:	b480      	push	{r7}
 800ea4e:	b085      	sub	sp, #20
 800ea50:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ea52:	f3ef 8305 	mrs	r3, IPSR
 800ea56:	60bb      	str	r3, [r7, #8]
  return(result);
 800ea58:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d10f      	bne.n	800ea7e <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ea5e:	f3ef 8310 	mrs	r3, PRIMASK
 800ea62:	607b      	str	r3, [r7, #4]
  return(result);
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d109      	bne.n	800ea7e <osKernelInitialize+0x32>
 800ea6a:	4b10      	ldr	r3, [pc, #64]	; (800eaac <osKernelInitialize+0x60>)
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	2b02      	cmp	r3, #2
 800ea70:	d109      	bne.n	800ea86 <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ea72:	f3ef 8311 	mrs	r3, BASEPRI
 800ea76:	603b      	str	r3, [r7, #0]
  return(result);
 800ea78:	683b      	ldr	r3, [r7, #0]
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d003      	beq.n	800ea86 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800ea7e:	f06f 0305 	mvn.w	r3, #5
 800ea82:	60fb      	str	r3, [r7, #12]
 800ea84:	e00c      	b.n	800eaa0 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ea86:	4b09      	ldr	r3, [pc, #36]	; (800eaac <osKernelInitialize+0x60>)
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d105      	bne.n	800ea9a <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800ea8e:	4b07      	ldr	r3, [pc, #28]	; (800eaac <osKernelInitialize+0x60>)
 800ea90:	2201      	movs	r2, #1
 800ea92:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ea94:	2300      	movs	r3, #0
 800ea96:	60fb      	str	r3, [r7, #12]
 800ea98:	e002      	b.n	800eaa0 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800ea9a:	f04f 33ff 	mov.w	r3, #4294967295
 800ea9e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800eaa0:	68fb      	ldr	r3, [r7, #12]
}
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	3714      	adds	r7, #20
 800eaa6:	46bd      	mov	sp, r7
 800eaa8:	bc80      	pop	{r7}
 800eaaa:	4770      	bx	lr
 800eaac:	20000340 	.word	0x20000340

0800eab0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800eab0:	b580      	push	{r7, lr}
 800eab2:	b084      	sub	sp, #16
 800eab4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eab6:	f3ef 8305 	mrs	r3, IPSR
 800eaba:	60bb      	str	r3, [r7, #8]
  return(result);
 800eabc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d10f      	bne.n	800eae2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eac2:	f3ef 8310 	mrs	r3, PRIMASK
 800eac6:	607b      	str	r3, [r7, #4]
  return(result);
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d109      	bne.n	800eae2 <osKernelStart+0x32>
 800eace:	4b11      	ldr	r3, [pc, #68]	; (800eb14 <osKernelStart+0x64>)
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	2b02      	cmp	r3, #2
 800ead4:	d109      	bne.n	800eaea <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ead6:	f3ef 8311 	mrs	r3, BASEPRI
 800eada:	603b      	str	r3, [r7, #0]
  return(result);
 800eadc:	683b      	ldr	r3, [r7, #0]
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d003      	beq.n	800eaea <osKernelStart+0x3a>
    stat = osErrorISR;
 800eae2:	f06f 0305 	mvn.w	r3, #5
 800eae6:	60fb      	str	r3, [r7, #12]
 800eae8:	e00e      	b.n	800eb08 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800eaea:	4b0a      	ldr	r3, [pc, #40]	; (800eb14 <osKernelStart+0x64>)
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	2b01      	cmp	r3, #1
 800eaf0:	d107      	bne.n	800eb02 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800eaf2:	4b08      	ldr	r3, [pc, #32]	; (800eb14 <osKernelStart+0x64>)
 800eaf4:	2202      	movs	r2, #2
 800eaf6:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800eaf8:	f001 fa14 	bl	800ff24 <vTaskStartScheduler>
      stat = osOK;
 800eafc:	2300      	movs	r3, #0
 800eafe:	60fb      	str	r3, [r7, #12]
 800eb00:	e002      	b.n	800eb08 <osKernelStart+0x58>
    } else {
      stat = osError;
 800eb02:	f04f 33ff 	mov.w	r3, #4294967295
 800eb06:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800eb08:	68fb      	ldr	r3, [r7, #12]
}
 800eb0a:	4618      	mov	r0, r3
 800eb0c:	3710      	adds	r7, #16
 800eb0e:	46bd      	mov	sp, r7
 800eb10:	bd80      	pop	{r7, pc}
 800eb12:	bf00      	nop
 800eb14:	20000340 	.word	0x20000340

0800eb18 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800eb18:	b580      	push	{r7, lr}
 800eb1a:	b092      	sub	sp, #72	; 0x48
 800eb1c:	af04      	add	r7, sp, #16
 800eb1e:	60f8      	str	r0, [r7, #12]
 800eb20:	60b9      	str	r1, [r7, #8]
 800eb22:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800eb24:	2300      	movs	r3, #0
 800eb26:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eb28:	f3ef 8305 	mrs	r3, IPSR
 800eb2c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800eb2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	f040 8094 	bne.w	800ec5e <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eb36:	f3ef 8310 	mrs	r3, PRIMASK
 800eb3a:	623b      	str	r3, [r7, #32]
  return(result);
 800eb3c:	6a3b      	ldr	r3, [r7, #32]
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	f040 808d 	bne.w	800ec5e <osThreadNew+0x146>
 800eb44:	4b48      	ldr	r3, [pc, #288]	; (800ec68 <osThreadNew+0x150>)
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	2b02      	cmp	r3, #2
 800eb4a:	d106      	bne.n	800eb5a <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800eb4c:	f3ef 8311 	mrs	r3, BASEPRI
 800eb50:	61fb      	str	r3, [r7, #28]
  return(result);
 800eb52:	69fb      	ldr	r3, [r7, #28]
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	f040 8082 	bne.w	800ec5e <osThreadNew+0x146>
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d07e      	beq.n	800ec5e <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 800eb60:	2380      	movs	r3, #128	; 0x80
 800eb62:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 800eb64:	2318      	movs	r3, #24
 800eb66:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 800eb68:	2300      	movs	r3, #0
 800eb6a:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 800eb6c:	f107 031b 	add.w	r3, r7, #27
 800eb70:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800eb72:	f04f 33ff 	mov.w	r3, #4294967295
 800eb76:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d045      	beq.n	800ec0a <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d002      	beq.n	800eb8c <osThreadNew+0x74>
        name = attr->name;
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	699b      	ldr	r3, [r3, #24]
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	d002      	beq.n	800eb9a <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	699b      	ldr	r3, [r3, #24]
 800eb98:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800eb9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d008      	beq.n	800ebb2 <osThreadNew+0x9a>
 800eba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eba2:	2b38      	cmp	r3, #56	; 0x38
 800eba4:	d805      	bhi.n	800ebb2 <osThreadNew+0x9a>
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	685b      	ldr	r3, [r3, #4]
 800ebaa:	f003 0301 	and.w	r3, r3, #1
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d001      	beq.n	800ebb6 <osThreadNew+0x9e>
        return (NULL);
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	e054      	b.n	800ec60 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	695b      	ldr	r3, [r3, #20]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d003      	beq.n	800ebc6 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	695b      	ldr	r3, [r3, #20]
 800ebc2:	089b      	lsrs	r3, r3, #2
 800ebc4:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	689b      	ldr	r3, [r3, #8]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d00e      	beq.n	800ebec <osThreadNew+0xd4>
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	68db      	ldr	r3, [r3, #12]
 800ebd2:	2b63      	cmp	r3, #99	; 0x63
 800ebd4:	d90a      	bls.n	800ebec <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d006      	beq.n	800ebec <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	695b      	ldr	r3, [r3, #20]
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d002      	beq.n	800ebec <osThreadNew+0xd4>
        mem = 1;
 800ebe6:	2301      	movs	r3, #1
 800ebe8:	62bb      	str	r3, [r7, #40]	; 0x28
 800ebea:	e010      	b.n	800ec0e <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	689b      	ldr	r3, [r3, #8]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d10c      	bne.n	800ec0e <osThreadNew+0xf6>
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	68db      	ldr	r3, [r3, #12]
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d108      	bne.n	800ec0e <osThreadNew+0xf6>
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	691b      	ldr	r3, [r3, #16]
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d104      	bne.n	800ec0e <osThreadNew+0xf6>
          mem = 0;
 800ec04:	2300      	movs	r3, #0
 800ec06:	62bb      	str	r3, [r7, #40]	; 0x28
 800ec08:	e001      	b.n	800ec0e <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 800ec0a:	2300      	movs	r3, #0
 800ec0c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 800ec0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec10:	2b01      	cmp	r3, #1
 800ec12:	d110      	bne.n	800ec36 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800ec18:	687a      	ldr	r2, [r7, #4]
 800ec1a:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ec1c:	9202      	str	r2, [sp, #8]
 800ec1e:	9301      	str	r3, [sp, #4]
 800ec20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec22:	9300      	str	r3, [sp, #0]
 800ec24:	68bb      	ldr	r3, [r7, #8]
 800ec26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec28:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ec2a:	68f8      	ldr	r0, [r7, #12]
 800ec2c:	f000 ffac 	bl	800fb88 <xTaskCreateStatic>
 800ec30:	4603      	mov	r3, r0
 800ec32:	617b      	str	r3, [r7, #20]
 800ec34:	e013      	b.n	800ec5e <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800ec36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d110      	bne.n	800ec5e <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ec3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec3e:	b29a      	uxth	r2, r3
 800ec40:	f107 0314 	add.w	r3, r7, #20
 800ec44:	9301      	str	r3, [sp, #4]
 800ec46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec48:	9300      	str	r3, [sp, #0]
 800ec4a:	68bb      	ldr	r3, [r7, #8]
 800ec4c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ec4e:	68f8      	ldr	r0, [r7, #12]
 800ec50:	f000 fff3 	bl	800fc3a <xTaskCreate>
 800ec54:	4603      	mov	r3, r0
 800ec56:	2b01      	cmp	r3, #1
 800ec58:	d001      	beq.n	800ec5e <osThreadNew+0x146>
          hTask = NULL;
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ec5e:	697b      	ldr	r3, [r7, #20]
}
 800ec60:	4618      	mov	r0, r3
 800ec62:	3738      	adds	r7, #56	; 0x38
 800ec64:	46bd      	mov	sp, r7
 800ec66:	bd80      	pop	{r7, pc}
 800ec68:	20000340 	.word	0x20000340

0800ec6c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800ec6c:	b580      	push	{r7, lr}
 800ec6e:	b086      	sub	sp, #24
 800ec70:	af00      	add	r7, sp, #0
 800ec72:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec74:	f3ef 8305 	mrs	r3, IPSR
 800ec78:	613b      	str	r3, [r7, #16]
  return(result);
 800ec7a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d10f      	bne.n	800eca0 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ec80:	f3ef 8310 	mrs	r3, PRIMASK
 800ec84:	60fb      	str	r3, [r7, #12]
  return(result);
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d109      	bne.n	800eca0 <osDelay+0x34>
 800ec8c:	4b0d      	ldr	r3, [pc, #52]	; (800ecc4 <osDelay+0x58>)
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	2b02      	cmp	r3, #2
 800ec92:	d109      	bne.n	800eca8 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ec94:	f3ef 8311 	mrs	r3, BASEPRI
 800ec98:	60bb      	str	r3, [r7, #8]
  return(result);
 800ec9a:	68bb      	ldr	r3, [r7, #8]
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d003      	beq.n	800eca8 <osDelay+0x3c>
    stat = osErrorISR;
 800eca0:	f06f 0305 	mvn.w	r3, #5
 800eca4:	617b      	str	r3, [r7, #20]
 800eca6:	e007      	b.n	800ecb8 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800eca8:	2300      	movs	r3, #0
 800ecaa:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d002      	beq.n	800ecb8 <osDelay+0x4c>
      vTaskDelay(ticks);
 800ecb2:	6878      	ldr	r0, [r7, #4]
 800ecb4:	f001 f902 	bl	800febc <vTaskDelay>
    }
  }

  return (stat);
 800ecb8:	697b      	ldr	r3, [r7, #20]
}
 800ecba:	4618      	mov	r0, r3
 800ecbc:	3718      	adds	r7, #24
 800ecbe:	46bd      	mov	sp, r7
 800ecc0:	bd80      	pop	{r7, pc}
 800ecc2:	bf00      	nop
 800ecc4:	20000340 	.word	0x20000340

0800ecc8 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b08a      	sub	sp, #40	; 0x28
 800eccc:	af00      	add	r7, sp, #0
 800ecce:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800ecd0:	2300      	movs	r3, #0
 800ecd2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ecd4:	f3ef 8305 	mrs	r3, IPSR
 800ecd8:	613b      	str	r3, [r7, #16]
  return(result);
 800ecda:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	f040 8085 	bne.w	800edec <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ece2:	f3ef 8310 	mrs	r3, PRIMASK
 800ece6:	60fb      	str	r3, [r7, #12]
  return(result);
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d17e      	bne.n	800edec <osMutexNew+0x124>
 800ecee:	4b42      	ldr	r3, [pc, #264]	; (800edf8 <osMutexNew+0x130>)
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	2b02      	cmp	r3, #2
 800ecf4:	d105      	bne.n	800ed02 <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ecf6:	f3ef 8311 	mrs	r3, BASEPRI
 800ecfa:	60bb      	str	r3, [r7, #8]
  return(result);
 800ecfc:	68bb      	ldr	r3, [r7, #8]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d174      	bne.n	800edec <osMutexNew+0x124>
    if (attr != NULL) {
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d003      	beq.n	800ed10 <osMutexNew+0x48>
      type = attr->attr_bits;
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	685b      	ldr	r3, [r3, #4]
 800ed0c:	623b      	str	r3, [r7, #32]
 800ed0e:	e001      	b.n	800ed14 <osMutexNew+0x4c>
    } else {
      type = 0U;
 800ed10:	2300      	movs	r3, #0
 800ed12:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800ed14:	6a3b      	ldr	r3, [r7, #32]
 800ed16:	f003 0301 	and.w	r3, r3, #1
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d002      	beq.n	800ed24 <osMutexNew+0x5c>
      rmtx = 1U;
 800ed1e:	2301      	movs	r3, #1
 800ed20:	61fb      	str	r3, [r7, #28]
 800ed22:	e001      	b.n	800ed28 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800ed24:	2300      	movs	r3, #0
 800ed26:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800ed28:	6a3b      	ldr	r3, [r7, #32]
 800ed2a:	f003 0308 	and.w	r3, r3, #8
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d15c      	bne.n	800edec <osMutexNew+0x124>
      mem = -1;
 800ed32:	f04f 33ff 	mov.w	r3, #4294967295
 800ed36:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d015      	beq.n	800ed6a <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	689b      	ldr	r3, [r3, #8]
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d006      	beq.n	800ed54 <osMutexNew+0x8c>
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	68db      	ldr	r3, [r3, #12]
 800ed4a:	2b4f      	cmp	r3, #79	; 0x4f
 800ed4c:	d902      	bls.n	800ed54 <osMutexNew+0x8c>
          mem = 1;
 800ed4e:	2301      	movs	r3, #1
 800ed50:	61bb      	str	r3, [r7, #24]
 800ed52:	e00c      	b.n	800ed6e <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	689b      	ldr	r3, [r3, #8]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d108      	bne.n	800ed6e <osMutexNew+0xa6>
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	68db      	ldr	r3, [r3, #12]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d104      	bne.n	800ed6e <osMutexNew+0xa6>
            mem = 0;
 800ed64:	2300      	movs	r3, #0
 800ed66:	61bb      	str	r3, [r7, #24]
 800ed68:	e001      	b.n	800ed6e <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800ed6a:	2300      	movs	r3, #0
 800ed6c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800ed6e:	69bb      	ldr	r3, [r7, #24]
 800ed70:	2b01      	cmp	r3, #1
 800ed72:	d112      	bne.n	800ed9a <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800ed74:	69fb      	ldr	r3, [r7, #28]
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d007      	beq.n	800ed8a <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	689b      	ldr	r3, [r3, #8]
 800ed7e:	4619      	mov	r1, r3
 800ed80:	2004      	movs	r0, #4
 800ed82:	f000 fb0f 	bl	800f3a4 <xQueueCreateMutexStatic>
 800ed86:	6278      	str	r0, [r7, #36]	; 0x24
 800ed88:	e016      	b.n	800edb8 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	689b      	ldr	r3, [r3, #8]
 800ed8e:	4619      	mov	r1, r3
 800ed90:	2001      	movs	r0, #1
 800ed92:	f000 fb07 	bl	800f3a4 <xQueueCreateMutexStatic>
 800ed96:	6278      	str	r0, [r7, #36]	; 0x24
 800ed98:	e00e      	b.n	800edb8 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800ed9a:	69bb      	ldr	r3, [r7, #24]
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d10b      	bne.n	800edb8 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800eda0:	69fb      	ldr	r3, [r7, #28]
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d004      	beq.n	800edb0 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800eda6:	2004      	movs	r0, #4
 800eda8:	f000 fae4 	bl	800f374 <xQueueCreateMutex>
 800edac:	6278      	str	r0, [r7, #36]	; 0x24
 800edae:	e003      	b.n	800edb8 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800edb0:	2001      	movs	r0, #1
 800edb2:	f000 fadf 	bl	800f374 <xQueueCreateMutex>
 800edb6:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800edb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d00c      	beq.n	800edd8 <osMutexNew+0x110>
        if (attr != NULL) {
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d003      	beq.n	800edcc <osMutexNew+0x104>
          name = attr->name;
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	617b      	str	r3, [r7, #20]
 800edca:	e001      	b.n	800edd0 <osMutexNew+0x108>
        } else {
          name = NULL;
 800edcc:	2300      	movs	r3, #0
 800edce:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800edd0:	6979      	ldr	r1, [r7, #20]
 800edd2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800edd4:	f000 fe7c 	bl	800fad0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800edd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d006      	beq.n	800edec <osMutexNew+0x124>
 800edde:	69fb      	ldr	r3, [r7, #28]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d003      	beq.n	800edec <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800ede4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ede6:	f043 0301 	orr.w	r3, r3, #1
 800edea:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800edec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800edee:	4618      	mov	r0, r3
 800edf0:	3728      	adds	r7, #40	; 0x28
 800edf2:	46bd      	mov	sp, r7
 800edf4:	bd80      	pop	{r7, pc}
 800edf6:	bf00      	nop
 800edf8:	20000340 	.word	0x20000340

0800edfc <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800edfc:	b580      	push	{r7, lr}
 800edfe:	b08c      	sub	sp, #48	; 0x30
 800ee00:	af02      	add	r7, sp, #8
 800ee02:	60f8      	str	r0, [r7, #12]
 800ee04:	60b9      	str	r1, [r7, #8]
 800ee06:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800ee08:	2300      	movs	r3, #0
 800ee0a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee0c:	f3ef 8305 	mrs	r3, IPSR
 800ee10:	61bb      	str	r3, [r7, #24]
  return(result);
 800ee12:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d170      	bne.n	800eefa <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ee18:	f3ef 8310 	mrs	r3, PRIMASK
 800ee1c:	617b      	str	r3, [r7, #20]
  return(result);
 800ee1e:	697b      	ldr	r3, [r7, #20]
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d16a      	bne.n	800eefa <osMessageQueueNew+0xfe>
 800ee24:	4b37      	ldr	r3, [pc, #220]	; (800ef04 <osMessageQueueNew+0x108>)
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	2b02      	cmp	r3, #2
 800ee2a:	d105      	bne.n	800ee38 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ee2c:	f3ef 8311 	mrs	r3, BASEPRI
 800ee30:	613b      	str	r3, [r7, #16]
  return(result);
 800ee32:	693b      	ldr	r3, [r7, #16]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d160      	bne.n	800eefa <osMessageQueueNew+0xfe>
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d05d      	beq.n	800eefa <osMessageQueueNew+0xfe>
 800ee3e:	68bb      	ldr	r3, [r7, #8]
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d05a      	beq.n	800eefa <osMessageQueueNew+0xfe>
    mem = -1;
 800ee44:	f04f 33ff 	mov.w	r3, #4294967295
 800ee48:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d029      	beq.n	800eea4 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	689b      	ldr	r3, [r3, #8]
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d012      	beq.n	800ee7e <osMessageQueueNew+0x82>
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	68db      	ldr	r3, [r3, #12]
 800ee5c:	2b4f      	cmp	r3, #79	; 0x4f
 800ee5e:	d90e      	bls.n	800ee7e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d00a      	beq.n	800ee7e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	695a      	ldr	r2, [r3, #20]
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	68b9      	ldr	r1, [r7, #8]
 800ee70:	fb01 f303 	mul.w	r3, r1, r3
 800ee74:	429a      	cmp	r2, r3
 800ee76:	d302      	bcc.n	800ee7e <osMessageQueueNew+0x82>
        mem = 1;
 800ee78:	2301      	movs	r3, #1
 800ee7a:	623b      	str	r3, [r7, #32]
 800ee7c:	e014      	b.n	800eea8 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	689b      	ldr	r3, [r3, #8]
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	d110      	bne.n	800eea8 <osMessageQueueNew+0xac>
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	68db      	ldr	r3, [r3, #12]
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d10c      	bne.n	800eea8 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d108      	bne.n	800eea8 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	695b      	ldr	r3, [r3, #20]
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d104      	bne.n	800eea8 <osMessageQueueNew+0xac>
          mem = 0;
 800ee9e:	2300      	movs	r3, #0
 800eea0:	623b      	str	r3, [r7, #32]
 800eea2:	e001      	b.n	800eea8 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800eea4:	2300      	movs	r3, #0
 800eea6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800eea8:	6a3b      	ldr	r3, [r7, #32]
 800eeaa:	2b01      	cmp	r3, #1
 800eeac:	d10c      	bne.n	800eec8 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	691a      	ldr	r2, [r3, #16]
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	6899      	ldr	r1, [r3, #8]
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	9300      	str	r3, [sp, #0]
 800eeba:	460b      	mov	r3, r1
 800eebc:	68b9      	ldr	r1, [r7, #8]
 800eebe:	68f8      	ldr	r0, [r7, #12]
 800eec0:	f000 f96c 	bl	800f19c <xQueueGenericCreateStatic>
 800eec4:	6278      	str	r0, [r7, #36]	; 0x24
 800eec6:	e008      	b.n	800eeda <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 800eec8:	6a3b      	ldr	r3, [r7, #32]
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d105      	bne.n	800eeda <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 800eece:	2200      	movs	r2, #0
 800eed0:	68b9      	ldr	r1, [r7, #8]
 800eed2:	68f8      	ldr	r0, [r7, #12]
 800eed4:	f000 f9d4 	bl	800f280 <xQueueGenericCreate>
 800eed8:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800eeda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d00c      	beq.n	800eefa <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d003      	beq.n	800eeee <osMessageQueueNew+0xf2>
        name = attr->name;
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	61fb      	str	r3, [r7, #28]
 800eeec:	e001      	b.n	800eef2 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 800eeee:	2300      	movs	r3, #0
 800eef0:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800eef2:	69f9      	ldr	r1, [r7, #28]
 800eef4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800eef6:	f000 fdeb 	bl	800fad0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800eefa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800eefc:	4618      	mov	r0, r3
 800eefe:	3728      	adds	r7, #40	; 0x28
 800ef00:	46bd      	mov	sp, r7
 800ef02:	bd80      	pop	{r7, pc}
 800ef04:	20000340 	.word	0x20000340

0800ef08 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ef08:	b480      	push	{r7}
 800ef0a:	b085      	sub	sp, #20
 800ef0c:	af00      	add	r7, sp, #0
 800ef0e:	60f8      	str	r0, [r7, #12]
 800ef10:	60b9      	str	r1, [r7, #8]
 800ef12:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	4a06      	ldr	r2, [pc, #24]	; (800ef30 <vApplicationGetIdleTaskMemory+0x28>)
 800ef18:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ef1a:	68bb      	ldr	r3, [r7, #8]
 800ef1c:	4a05      	ldr	r2, [pc, #20]	; (800ef34 <vApplicationGetIdleTaskMemory+0x2c>)
 800ef1e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2280      	movs	r2, #128	; 0x80
 800ef24:	601a      	str	r2, [r3, #0]
}
 800ef26:	bf00      	nop
 800ef28:	3714      	adds	r7, #20
 800ef2a:	46bd      	mov	sp, r7
 800ef2c:	bc80      	pop	{r7}
 800ef2e:	4770      	bx	lr
 800ef30:	20000344 	.word	0x20000344
 800ef34:	200003a8 	.word	0x200003a8

0800ef38 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ef38:	b480      	push	{r7}
 800ef3a:	b085      	sub	sp, #20
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	60f8      	str	r0, [r7, #12]
 800ef40:	60b9      	str	r1, [r7, #8]
 800ef42:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	4a07      	ldr	r2, [pc, #28]	; (800ef64 <vApplicationGetTimerTaskMemory+0x2c>)
 800ef48:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ef4a:	68bb      	ldr	r3, [r7, #8]
 800ef4c:	4a06      	ldr	r2, [pc, #24]	; (800ef68 <vApplicationGetTimerTaskMemory+0x30>)
 800ef4e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ef56:	601a      	str	r2, [r3, #0]
}
 800ef58:	bf00      	nop
 800ef5a:	3714      	adds	r7, #20
 800ef5c:	46bd      	mov	sp, r7
 800ef5e:	bc80      	pop	{r7}
 800ef60:	4770      	bx	lr
 800ef62:	bf00      	nop
 800ef64:	200005a8 	.word	0x200005a8
 800ef68:	2000060c 	.word	0x2000060c

0800ef6c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ef6c:	b480      	push	{r7}
 800ef6e:	b083      	sub	sp, #12
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	f103 0208 	add.w	r2, r3, #8
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	f04f 32ff 	mov.w	r2, #4294967295
 800ef84:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	f103 0208 	add.w	r2, r3, #8
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	f103 0208 	add.w	r2, r3, #8
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	2200      	movs	r2, #0
 800ef9e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800efa0:	bf00      	nop
 800efa2:	370c      	adds	r7, #12
 800efa4:	46bd      	mov	sp, r7
 800efa6:	bc80      	pop	{r7}
 800efa8:	4770      	bx	lr

0800efaa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800efaa:	b480      	push	{r7}
 800efac:	b083      	sub	sp, #12
 800efae:	af00      	add	r7, sp, #0
 800efb0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	2200      	movs	r2, #0
 800efb6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800efb8:	bf00      	nop
 800efba:	370c      	adds	r7, #12
 800efbc:	46bd      	mov	sp, r7
 800efbe:	bc80      	pop	{r7}
 800efc0:	4770      	bx	lr

0800efc2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800efc2:	b480      	push	{r7}
 800efc4:	b085      	sub	sp, #20
 800efc6:	af00      	add	r7, sp, #0
 800efc8:	6078      	str	r0, [r7, #4]
 800efca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	685b      	ldr	r3, [r3, #4]
 800efd0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800efd2:	683b      	ldr	r3, [r7, #0]
 800efd4:	68fa      	ldr	r2, [r7, #12]
 800efd6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	689a      	ldr	r2, [r3, #8]
 800efdc:	683b      	ldr	r3, [r7, #0]
 800efde:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	689b      	ldr	r3, [r3, #8]
 800efe4:	683a      	ldr	r2, [r7, #0]
 800efe6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	683a      	ldr	r2, [r7, #0]
 800efec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800efee:	683b      	ldr	r3, [r7, #0]
 800eff0:	687a      	ldr	r2, [r7, #4]
 800eff2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	1c5a      	adds	r2, r3, #1
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	601a      	str	r2, [r3, #0]
}
 800effe:	bf00      	nop
 800f000:	3714      	adds	r7, #20
 800f002:	46bd      	mov	sp, r7
 800f004:	bc80      	pop	{r7}
 800f006:	4770      	bx	lr

0800f008 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f008:	b480      	push	{r7}
 800f00a:	b085      	sub	sp, #20
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	6078      	str	r0, [r7, #4]
 800f010:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f012:	683b      	ldr	r3, [r7, #0]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f018:	68bb      	ldr	r3, [r7, #8]
 800f01a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f01e:	d103      	bne.n	800f028 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	691b      	ldr	r3, [r3, #16]
 800f024:	60fb      	str	r3, [r7, #12]
 800f026:	e00c      	b.n	800f042 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	3308      	adds	r3, #8
 800f02c:	60fb      	str	r3, [r7, #12]
 800f02e:	e002      	b.n	800f036 <vListInsert+0x2e>
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	685b      	ldr	r3, [r3, #4]
 800f034:	60fb      	str	r3, [r7, #12]
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	685b      	ldr	r3, [r3, #4]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	68ba      	ldr	r2, [r7, #8]
 800f03e:	429a      	cmp	r2, r3
 800f040:	d2f6      	bcs.n	800f030 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	685a      	ldr	r2, [r3, #4]
 800f046:	683b      	ldr	r3, [r7, #0]
 800f048:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f04a:	683b      	ldr	r3, [r7, #0]
 800f04c:	685b      	ldr	r3, [r3, #4]
 800f04e:	683a      	ldr	r2, [r7, #0]
 800f050:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f052:	683b      	ldr	r3, [r7, #0]
 800f054:	68fa      	ldr	r2, [r7, #12]
 800f056:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	683a      	ldr	r2, [r7, #0]
 800f05c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800f05e:	683b      	ldr	r3, [r7, #0]
 800f060:	687a      	ldr	r2, [r7, #4]
 800f062:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	1c5a      	adds	r2, r3, #1
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	601a      	str	r2, [r3, #0]
}
 800f06e:	bf00      	nop
 800f070:	3714      	adds	r7, #20
 800f072:	46bd      	mov	sp, r7
 800f074:	bc80      	pop	{r7}
 800f076:	4770      	bx	lr

0800f078 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f078:	b480      	push	{r7}
 800f07a:	b085      	sub	sp, #20
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	691b      	ldr	r3, [r3, #16]
 800f084:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	685b      	ldr	r3, [r3, #4]
 800f08a:	687a      	ldr	r2, [r7, #4]
 800f08c:	6892      	ldr	r2, [r2, #8]
 800f08e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	689b      	ldr	r3, [r3, #8]
 800f094:	687a      	ldr	r2, [r7, #4]
 800f096:	6852      	ldr	r2, [r2, #4]
 800f098:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	685b      	ldr	r3, [r3, #4]
 800f09e:	687a      	ldr	r2, [r7, #4]
 800f0a0:	429a      	cmp	r2, r3
 800f0a2:	d103      	bne.n	800f0ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	689a      	ldr	r2, [r3, #8]
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	2200      	movs	r2, #0
 800f0b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	1e5a      	subs	r2, r3, #1
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	681b      	ldr	r3, [r3, #0]
}
 800f0c0:	4618      	mov	r0, r3
 800f0c2:	3714      	adds	r7, #20
 800f0c4:	46bd      	mov	sp, r7
 800f0c6:	bc80      	pop	{r7}
 800f0c8:	4770      	bx	lr
	...

0800f0cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f0cc:	b580      	push	{r7, lr}
 800f0ce:	b084      	sub	sp, #16
 800f0d0:	af00      	add	r7, sp, #0
 800f0d2:	6078      	str	r0, [r7, #4]
 800f0d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d109      	bne.n	800f0f4 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f0e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0e4:	f383 8811 	msr	BASEPRI, r3
 800f0e8:	f3bf 8f6f 	isb	sy
 800f0ec:	f3bf 8f4f 	dsb	sy
 800f0f0:	60bb      	str	r3, [r7, #8]
 800f0f2:	e7fe      	b.n	800f0f2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800f0f4:	f002 f848 	bl	8011188 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	681a      	ldr	r2, [r3, #0]
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f100:	68f9      	ldr	r1, [r7, #12]
 800f102:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f104:	fb01 f303 	mul.w	r3, r1, r3
 800f108:	441a      	add	r2, r3
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	2200      	movs	r2, #0
 800f112:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	681a      	ldr	r2, [r3, #0]
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	681a      	ldr	r2, [r3, #0]
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f124:	3b01      	subs	r3, #1
 800f126:	68f9      	ldr	r1, [r7, #12]
 800f128:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f12a:	fb01 f303 	mul.w	r3, r1, r3
 800f12e:	441a      	add	r2, r3
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	22ff      	movs	r2, #255	; 0xff
 800f138:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	22ff      	movs	r2, #255	; 0xff
 800f140:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800f144:	683b      	ldr	r3, [r7, #0]
 800f146:	2b00      	cmp	r3, #0
 800f148:	d114      	bne.n	800f174 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	691b      	ldr	r3, [r3, #16]
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d01a      	beq.n	800f188 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	3310      	adds	r3, #16
 800f156:	4618      	mov	r0, r3
 800f158:	f001 f986 	bl	8010468 <xTaskRemoveFromEventList>
 800f15c:	4603      	mov	r3, r0
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d012      	beq.n	800f188 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f162:	4b0d      	ldr	r3, [pc, #52]	; (800f198 <xQueueGenericReset+0xcc>)
 800f164:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f168:	601a      	str	r2, [r3, #0]
 800f16a:	f3bf 8f4f 	dsb	sy
 800f16e:	f3bf 8f6f 	isb	sy
 800f172:	e009      	b.n	800f188 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	3310      	adds	r3, #16
 800f178:	4618      	mov	r0, r3
 800f17a:	f7ff fef7 	bl	800ef6c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	3324      	adds	r3, #36	; 0x24
 800f182:	4618      	mov	r0, r3
 800f184:	f7ff fef2 	bl	800ef6c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f188:	f002 f82c 	bl	80111e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f18c:	2301      	movs	r3, #1
}
 800f18e:	4618      	mov	r0, r3
 800f190:	3710      	adds	r7, #16
 800f192:	46bd      	mov	sp, r7
 800f194:	bd80      	pop	{r7, pc}
 800f196:	bf00      	nop
 800f198:	e000ed04 	.word	0xe000ed04

0800f19c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f19c:	b580      	push	{r7, lr}
 800f19e:	b08e      	sub	sp, #56	; 0x38
 800f1a0:	af02      	add	r7, sp, #8
 800f1a2:	60f8      	str	r0, [r7, #12]
 800f1a4:	60b9      	str	r1, [r7, #8]
 800f1a6:	607a      	str	r2, [r7, #4]
 800f1a8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d109      	bne.n	800f1c4 <xQueueGenericCreateStatic+0x28>
 800f1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1b4:	f383 8811 	msr	BASEPRI, r3
 800f1b8:	f3bf 8f6f 	isb	sy
 800f1bc:	f3bf 8f4f 	dsb	sy
 800f1c0:	62bb      	str	r3, [r7, #40]	; 0x28
 800f1c2:	e7fe      	b.n	800f1c2 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f1c4:	683b      	ldr	r3, [r7, #0]
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d109      	bne.n	800f1de <xQueueGenericCreateStatic+0x42>
 800f1ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1ce:	f383 8811 	msr	BASEPRI, r3
 800f1d2:	f3bf 8f6f 	isb	sy
 800f1d6:	f3bf 8f4f 	dsb	sy
 800f1da:	627b      	str	r3, [r7, #36]	; 0x24
 800f1dc:	e7fe      	b.n	800f1dc <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	d002      	beq.n	800f1ea <xQueueGenericCreateStatic+0x4e>
 800f1e4:	68bb      	ldr	r3, [r7, #8]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d001      	beq.n	800f1ee <xQueueGenericCreateStatic+0x52>
 800f1ea:	2301      	movs	r3, #1
 800f1ec:	e000      	b.n	800f1f0 <xQueueGenericCreateStatic+0x54>
 800f1ee:	2300      	movs	r3, #0
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d109      	bne.n	800f208 <xQueueGenericCreateStatic+0x6c>
 800f1f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1f8:	f383 8811 	msr	BASEPRI, r3
 800f1fc:	f3bf 8f6f 	isb	sy
 800f200:	f3bf 8f4f 	dsb	sy
 800f204:	623b      	str	r3, [r7, #32]
 800f206:	e7fe      	b.n	800f206 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d102      	bne.n	800f214 <xQueueGenericCreateStatic+0x78>
 800f20e:	68bb      	ldr	r3, [r7, #8]
 800f210:	2b00      	cmp	r3, #0
 800f212:	d101      	bne.n	800f218 <xQueueGenericCreateStatic+0x7c>
 800f214:	2301      	movs	r3, #1
 800f216:	e000      	b.n	800f21a <xQueueGenericCreateStatic+0x7e>
 800f218:	2300      	movs	r3, #0
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d109      	bne.n	800f232 <xQueueGenericCreateStatic+0x96>
 800f21e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f222:	f383 8811 	msr	BASEPRI, r3
 800f226:	f3bf 8f6f 	isb	sy
 800f22a:	f3bf 8f4f 	dsb	sy
 800f22e:	61fb      	str	r3, [r7, #28]
 800f230:	e7fe      	b.n	800f230 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f232:	2350      	movs	r3, #80	; 0x50
 800f234:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f236:	697b      	ldr	r3, [r7, #20]
 800f238:	2b50      	cmp	r3, #80	; 0x50
 800f23a:	d009      	beq.n	800f250 <xQueueGenericCreateStatic+0xb4>
 800f23c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f240:	f383 8811 	msr	BASEPRI, r3
 800f244:	f3bf 8f6f 	isb	sy
 800f248:	f3bf 8f4f 	dsb	sy
 800f24c:	61bb      	str	r3, [r7, #24]
 800f24e:	e7fe      	b.n	800f24e <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f250:	683b      	ldr	r3, [r7, #0]
 800f252:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800f254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f256:	2b00      	cmp	r3, #0
 800f258:	d00d      	beq.n	800f276 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f25a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f25c:	2201      	movs	r2, #1
 800f25e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f262:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800f266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f268:	9300      	str	r3, [sp, #0]
 800f26a:	4613      	mov	r3, r2
 800f26c:	687a      	ldr	r2, [r7, #4]
 800f26e:	68b9      	ldr	r1, [r7, #8]
 800f270:	68f8      	ldr	r0, [r7, #12]
 800f272:	f000 f842 	bl	800f2fa <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800f276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800f278:	4618      	mov	r0, r3
 800f27a:	3730      	adds	r7, #48	; 0x30
 800f27c:	46bd      	mov	sp, r7
 800f27e:	bd80      	pop	{r7, pc}

0800f280 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f280:	b580      	push	{r7, lr}
 800f282:	b08a      	sub	sp, #40	; 0x28
 800f284:	af02      	add	r7, sp, #8
 800f286:	60f8      	str	r0, [r7, #12]
 800f288:	60b9      	str	r1, [r7, #8]
 800f28a:	4613      	mov	r3, r2
 800f28c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	2b00      	cmp	r3, #0
 800f292:	d109      	bne.n	800f2a8 <xQueueGenericCreate+0x28>
 800f294:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f298:	f383 8811 	msr	BASEPRI, r3
 800f29c:	f3bf 8f6f 	isb	sy
 800f2a0:	f3bf 8f4f 	dsb	sy
 800f2a4:	613b      	str	r3, [r7, #16]
 800f2a6:	e7fe      	b.n	800f2a6 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800f2a8:	68bb      	ldr	r3, [r7, #8]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d102      	bne.n	800f2b4 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800f2ae:	2300      	movs	r3, #0
 800f2b0:	61fb      	str	r3, [r7, #28]
 800f2b2:	e004      	b.n	800f2be <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	68ba      	ldr	r2, [r7, #8]
 800f2b8:	fb02 f303 	mul.w	r3, r2, r3
 800f2bc:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800f2be:	69fb      	ldr	r3, [r7, #28]
 800f2c0:	3350      	adds	r3, #80	; 0x50
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	f002 f856 	bl	8011374 <pvPortMalloc>
 800f2c8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f2ca:	69bb      	ldr	r3, [r7, #24]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d00f      	beq.n	800f2f0 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800f2d0:	69bb      	ldr	r3, [r7, #24]
 800f2d2:	3350      	adds	r3, #80	; 0x50
 800f2d4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f2d6:	69bb      	ldr	r3, [r7, #24]
 800f2d8:	2200      	movs	r2, #0
 800f2da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f2de:	79fa      	ldrb	r2, [r7, #7]
 800f2e0:	69bb      	ldr	r3, [r7, #24]
 800f2e2:	9300      	str	r3, [sp, #0]
 800f2e4:	4613      	mov	r3, r2
 800f2e6:	697a      	ldr	r2, [r7, #20]
 800f2e8:	68b9      	ldr	r1, [r7, #8]
 800f2ea:	68f8      	ldr	r0, [r7, #12]
 800f2ec:	f000 f805 	bl	800f2fa <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800f2f0:	69bb      	ldr	r3, [r7, #24]
	}
 800f2f2:	4618      	mov	r0, r3
 800f2f4:	3720      	adds	r7, #32
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	bd80      	pop	{r7, pc}

0800f2fa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f2fa:	b580      	push	{r7, lr}
 800f2fc:	b084      	sub	sp, #16
 800f2fe:	af00      	add	r7, sp, #0
 800f300:	60f8      	str	r0, [r7, #12]
 800f302:	60b9      	str	r1, [r7, #8]
 800f304:	607a      	str	r2, [r7, #4]
 800f306:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f308:	68bb      	ldr	r3, [r7, #8]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d103      	bne.n	800f316 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f30e:	69bb      	ldr	r3, [r7, #24]
 800f310:	69ba      	ldr	r2, [r7, #24]
 800f312:	601a      	str	r2, [r3, #0]
 800f314:	e002      	b.n	800f31c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f316:	69bb      	ldr	r3, [r7, #24]
 800f318:	687a      	ldr	r2, [r7, #4]
 800f31a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f31c:	69bb      	ldr	r3, [r7, #24]
 800f31e:	68fa      	ldr	r2, [r7, #12]
 800f320:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f322:	69bb      	ldr	r3, [r7, #24]
 800f324:	68ba      	ldr	r2, [r7, #8]
 800f326:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f328:	2101      	movs	r1, #1
 800f32a:	69b8      	ldr	r0, [r7, #24]
 800f32c:	f7ff fece 	bl	800f0cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f330:	69bb      	ldr	r3, [r7, #24]
 800f332:	78fa      	ldrb	r2, [r7, #3]
 800f334:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f338:	bf00      	nop
 800f33a:	3710      	adds	r7, #16
 800f33c:	46bd      	mov	sp, r7
 800f33e:	bd80      	pop	{r7, pc}

0800f340 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800f340:	b580      	push	{r7, lr}
 800f342:	b082      	sub	sp, #8
 800f344:	af00      	add	r7, sp, #0
 800f346:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d00e      	beq.n	800f36c <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	2200      	movs	r2, #0
 800f352:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	2200      	movs	r2, #0
 800f358:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	2200      	movs	r2, #0
 800f35e:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800f360:	2300      	movs	r3, #0
 800f362:	2200      	movs	r2, #0
 800f364:	2100      	movs	r1, #0
 800f366:	6878      	ldr	r0, [r7, #4]
 800f368:	f000 f838 	bl	800f3dc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800f36c:	bf00      	nop
 800f36e:	3708      	adds	r7, #8
 800f370:	46bd      	mov	sp, r7
 800f372:	bd80      	pop	{r7, pc}

0800f374 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800f374:	b580      	push	{r7, lr}
 800f376:	b086      	sub	sp, #24
 800f378:	af00      	add	r7, sp, #0
 800f37a:	4603      	mov	r3, r0
 800f37c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f37e:	2301      	movs	r3, #1
 800f380:	617b      	str	r3, [r7, #20]
 800f382:	2300      	movs	r3, #0
 800f384:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800f386:	79fb      	ldrb	r3, [r7, #7]
 800f388:	461a      	mov	r2, r3
 800f38a:	6939      	ldr	r1, [r7, #16]
 800f38c:	6978      	ldr	r0, [r7, #20]
 800f38e:	f7ff ff77 	bl	800f280 <xQueueGenericCreate>
 800f392:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800f394:	68f8      	ldr	r0, [r7, #12]
 800f396:	f7ff ffd3 	bl	800f340 <prvInitialiseMutex>

		return pxNewQueue;
 800f39a:	68fb      	ldr	r3, [r7, #12]
	}
 800f39c:	4618      	mov	r0, r3
 800f39e:	3718      	adds	r7, #24
 800f3a0:	46bd      	mov	sp, r7
 800f3a2:	bd80      	pop	{r7, pc}

0800f3a4 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800f3a4:	b580      	push	{r7, lr}
 800f3a6:	b088      	sub	sp, #32
 800f3a8:	af02      	add	r7, sp, #8
 800f3aa:	4603      	mov	r3, r0
 800f3ac:	6039      	str	r1, [r7, #0]
 800f3ae:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f3b0:	2301      	movs	r3, #1
 800f3b2:	617b      	str	r3, [r7, #20]
 800f3b4:	2300      	movs	r3, #0
 800f3b6:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800f3b8:	79fb      	ldrb	r3, [r7, #7]
 800f3ba:	9300      	str	r3, [sp, #0]
 800f3bc:	683b      	ldr	r3, [r7, #0]
 800f3be:	2200      	movs	r2, #0
 800f3c0:	6939      	ldr	r1, [r7, #16]
 800f3c2:	6978      	ldr	r0, [r7, #20]
 800f3c4:	f7ff feea 	bl	800f19c <xQueueGenericCreateStatic>
 800f3c8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800f3ca:	68f8      	ldr	r0, [r7, #12]
 800f3cc:	f7ff ffb8 	bl	800f340 <prvInitialiseMutex>

		return pxNewQueue;
 800f3d0:	68fb      	ldr	r3, [r7, #12]
	}
 800f3d2:	4618      	mov	r0, r3
 800f3d4:	3718      	adds	r7, #24
 800f3d6:	46bd      	mov	sp, r7
 800f3d8:	bd80      	pop	{r7, pc}
	...

0800f3dc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f3dc:	b580      	push	{r7, lr}
 800f3de:	b08e      	sub	sp, #56	; 0x38
 800f3e0:	af00      	add	r7, sp, #0
 800f3e2:	60f8      	str	r0, [r7, #12]
 800f3e4:	60b9      	str	r1, [r7, #8]
 800f3e6:	607a      	str	r2, [r7, #4]
 800f3e8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f3ea:	2300      	movs	r3, #0
 800f3ec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f3f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d109      	bne.n	800f40c <xQueueGenericSend+0x30>
 800f3f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3fc:	f383 8811 	msr	BASEPRI, r3
 800f400:	f3bf 8f6f 	isb	sy
 800f404:	f3bf 8f4f 	dsb	sy
 800f408:	62bb      	str	r3, [r7, #40]	; 0x28
 800f40a:	e7fe      	b.n	800f40a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f40c:	68bb      	ldr	r3, [r7, #8]
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d103      	bne.n	800f41a <xQueueGenericSend+0x3e>
 800f412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f416:	2b00      	cmp	r3, #0
 800f418:	d101      	bne.n	800f41e <xQueueGenericSend+0x42>
 800f41a:	2301      	movs	r3, #1
 800f41c:	e000      	b.n	800f420 <xQueueGenericSend+0x44>
 800f41e:	2300      	movs	r3, #0
 800f420:	2b00      	cmp	r3, #0
 800f422:	d109      	bne.n	800f438 <xQueueGenericSend+0x5c>
 800f424:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f428:	f383 8811 	msr	BASEPRI, r3
 800f42c:	f3bf 8f6f 	isb	sy
 800f430:	f3bf 8f4f 	dsb	sy
 800f434:	627b      	str	r3, [r7, #36]	; 0x24
 800f436:	e7fe      	b.n	800f436 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f438:	683b      	ldr	r3, [r7, #0]
 800f43a:	2b02      	cmp	r3, #2
 800f43c:	d103      	bne.n	800f446 <xQueueGenericSend+0x6a>
 800f43e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f442:	2b01      	cmp	r3, #1
 800f444:	d101      	bne.n	800f44a <xQueueGenericSend+0x6e>
 800f446:	2301      	movs	r3, #1
 800f448:	e000      	b.n	800f44c <xQueueGenericSend+0x70>
 800f44a:	2300      	movs	r3, #0
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d109      	bne.n	800f464 <xQueueGenericSend+0x88>
 800f450:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f454:	f383 8811 	msr	BASEPRI, r3
 800f458:	f3bf 8f6f 	isb	sy
 800f45c:	f3bf 8f4f 	dsb	sy
 800f460:	623b      	str	r3, [r7, #32]
 800f462:	e7fe      	b.n	800f462 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f464:	f001 f9ba 	bl	80107dc <xTaskGetSchedulerState>
 800f468:	4603      	mov	r3, r0
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d102      	bne.n	800f474 <xQueueGenericSend+0x98>
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d101      	bne.n	800f478 <xQueueGenericSend+0x9c>
 800f474:	2301      	movs	r3, #1
 800f476:	e000      	b.n	800f47a <xQueueGenericSend+0x9e>
 800f478:	2300      	movs	r3, #0
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d109      	bne.n	800f492 <xQueueGenericSend+0xb6>
 800f47e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f482:	f383 8811 	msr	BASEPRI, r3
 800f486:	f3bf 8f6f 	isb	sy
 800f48a:	f3bf 8f4f 	dsb	sy
 800f48e:	61fb      	str	r3, [r7, #28]
 800f490:	e7fe      	b.n	800f490 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f492:	f001 fe79 	bl	8011188 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f498:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f49a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f49c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f49e:	429a      	cmp	r2, r3
 800f4a0:	d302      	bcc.n	800f4a8 <xQueueGenericSend+0xcc>
 800f4a2:	683b      	ldr	r3, [r7, #0]
 800f4a4:	2b02      	cmp	r3, #2
 800f4a6:	d129      	bne.n	800f4fc <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f4a8:	683a      	ldr	r2, [r7, #0]
 800f4aa:	68b9      	ldr	r1, [r7, #8]
 800f4ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f4ae:	f000 f9ff 	bl	800f8b0 <prvCopyDataToQueue>
 800f4b2:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f4b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d010      	beq.n	800f4de <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f4bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4be:	3324      	adds	r3, #36	; 0x24
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	f000 ffd1 	bl	8010468 <xTaskRemoveFromEventList>
 800f4c6:	4603      	mov	r3, r0
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d013      	beq.n	800f4f4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f4cc:	4b3f      	ldr	r3, [pc, #252]	; (800f5cc <xQueueGenericSend+0x1f0>)
 800f4ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f4d2:	601a      	str	r2, [r3, #0]
 800f4d4:	f3bf 8f4f 	dsb	sy
 800f4d8:	f3bf 8f6f 	isb	sy
 800f4dc:	e00a      	b.n	800f4f4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f4de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d007      	beq.n	800f4f4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f4e4:	4b39      	ldr	r3, [pc, #228]	; (800f5cc <xQueueGenericSend+0x1f0>)
 800f4e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f4ea:	601a      	str	r2, [r3, #0]
 800f4ec:	f3bf 8f4f 	dsb	sy
 800f4f0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f4f4:	f001 fe76 	bl	80111e4 <vPortExitCritical>
				return pdPASS;
 800f4f8:	2301      	movs	r3, #1
 800f4fa:	e063      	b.n	800f5c4 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d103      	bne.n	800f50a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f502:	f001 fe6f 	bl	80111e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f506:	2300      	movs	r3, #0
 800f508:	e05c      	b.n	800f5c4 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f50a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d106      	bne.n	800f51e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f510:	f107 0314 	add.w	r3, r7, #20
 800f514:	4618      	mov	r0, r3
 800f516:	f001 f809 	bl	801052c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f51a:	2301      	movs	r3, #1
 800f51c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f51e:	f001 fe61 	bl	80111e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f522:	f000 fd65 	bl	800fff0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f526:	f001 fe2f 	bl	8011188 <vPortEnterCritical>
 800f52a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f52c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f530:	b25b      	sxtb	r3, r3
 800f532:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f536:	d103      	bne.n	800f540 <xQueueGenericSend+0x164>
 800f538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f53a:	2200      	movs	r2, #0
 800f53c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f542:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f546:	b25b      	sxtb	r3, r3
 800f548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f54c:	d103      	bne.n	800f556 <xQueueGenericSend+0x17a>
 800f54e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f550:	2200      	movs	r2, #0
 800f552:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f556:	f001 fe45 	bl	80111e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f55a:	1d3a      	adds	r2, r7, #4
 800f55c:	f107 0314 	add.w	r3, r7, #20
 800f560:	4611      	mov	r1, r2
 800f562:	4618      	mov	r0, r3
 800f564:	f000 fff8 	bl	8010558 <xTaskCheckForTimeOut>
 800f568:	4603      	mov	r3, r0
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d124      	bne.n	800f5b8 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f56e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f570:	f000 fa96 	bl	800faa0 <prvIsQueueFull>
 800f574:	4603      	mov	r3, r0
 800f576:	2b00      	cmp	r3, #0
 800f578:	d018      	beq.n	800f5ac <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f57a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f57c:	3310      	adds	r3, #16
 800f57e:	687a      	ldr	r2, [r7, #4]
 800f580:	4611      	mov	r1, r2
 800f582:	4618      	mov	r0, r3
 800f584:	f000 ff22 	bl	80103cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f588:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f58a:	f000 fa21 	bl	800f9d0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f58e:	f000 fd3d 	bl	801000c <xTaskResumeAll>
 800f592:	4603      	mov	r3, r0
 800f594:	2b00      	cmp	r3, #0
 800f596:	f47f af7c 	bne.w	800f492 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800f59a:	4b0c      	ldr	r3, [pc, #48]	; (800f5cc <xQueueGenericSend+0x1f0>)
 800f59c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f5a0:	601a      	str	r2, [r3, #0]
 800f5a2:	f3bf 8f4f 	dsb	sy
 800f5a6:	f3bf 8f6f 	isb	sy
 800f5aa:	e772      	b.n	800f492 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f5ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f5ae:	f000 fa0f 	bl	800f9d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f5b2:	f000 fd2b 	bl	801000c <xTaskResumeAll>
 800f5b6:	e76c      	b.n	800f492 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f5b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f5ba:	f000 fa09 	bl	800f9d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f5be:	f000 fd25 	bl	801000c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f5c2:	2300      	movs	r3, #0
		}
	}
}
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	3738      	adds	r7, #56	; 0x38
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	bd80      	pop	{r7, pc}
 800f5cc:	e000ed04 	.word	0xe000ed04

0800f5d0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f5d0:	b580      	push	{r7, lr}
 800f5d2:	b08e      	sub	sp, #56	; 0x38
 800f5d4:	af00      	add	r7, sp, #0
 800f5d6:	60f8      	str	r0, [r7, #12]
 800f5d8:	60b9      	str	r1, [r7, #8]
 800f5da:	607a      	str	r2, [r7, #4]
 800f5dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d109      	bne.n	800f5fc <xQueueGenericSendFromISR+0x2c>
 800f5e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5ec:	f383 8811 	msr	BASEPRI, r3
 800f5f0:	f3bf 8f6f 	isb	sy
 800f5f4:	f3bf 8f4f 	dsb	sy
 800f5f8:	627b      	str	r3, [r7, #36]	; 0x24
 800f5fa:	e7fe      	b.n	800f5fa <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f5fc:	68bb      	ldr	r3, [r7, #8]
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d103      	bne.n	800f60a <xQueueGenericSendFromISR+0x3a>
 800f602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f606:	2b00      	cmp	r3, #0
 800f608:	d101      	bne.n	800f60e <xQueueGenericSendFromISR+0x3e>
 800f60a:	2301      	movs	r3, #1
 800f60c:	e000      	b.n	800f610 <xQueueGenericSendFromISR+0x40>
 800f60e:	2300      	movs	r3, #0
 800f610:	2b00      	cmp	r3, #0
 800f612:	d109      	bne.n	800f628 <xQueueGenericSendFromISR+0x58>
 800f614:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f618:	f383 8811 	msr	BASEPRI, r3
 800f61c:	f3bf 8f6f 	isb	sy
 800f620:	f3bf 8f4f 	dsb	sy
 800f624:	623b      	str	r3, [r7, #32]
 800f626:	e7fe      	b.n	800f626 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f628:	683b      	ldr	r3, [r7, #0]
 800f62a:	2b02      	cmp	r3, #2
 800f62c:	d103      	bne.n	800f636 <xQueueGenericSendFromISR+0x66>
 800f62e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f632:	2b01      	cmp	r3, #1
 800f634:	d101      	bne.n	800f63a <xQueueGenericSendFromISR+0x6a>
 800f636:	2301      	movs	r3, #1
 800f638:	e000      	b.n	800f63c <xQueueGenericSendFromISR+0x6c>
 800f63a:	2300      	movs	r3, #0
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d109      	bne.n	800f654 <xQueueGenericSendFromISR+0x84>
 800f640:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f644:	f383 8811 	msr	BASEPRI, r3
 800f648:	f3bf 8f6f 	isb	sy
 800f64c:	f3bf 8f4f 	dsb	sy
 800f650:	61fb      	str	r3, [r7, #28]
 800f652:	e7fe      	b.n	800f652 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f654:	f001 fe52 	bl	80112fc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f658:	f3ef 8211 	mrs	r2, BASEPRI
 800f65c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f660:	f383 8811 	msr	BASEPRI, r3
 800f664:	f3bf 8f6f 	isb	sy
 800f668:	f3bf 8f4f 	dsb	sy
 800f66c:	61ba      	str	r2, [r7, #24]
 800f66e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f670:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f672:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f676:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f67a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f67c:	429a      	cmp	r2, r3
 800f67e:	d302      	bcc.n	800f686 <xQueueGenericSendFromISR+0xb6>
 800f680:	683b      	ldr	r3, [r7, #0]
 800f682:	2b02      	cmp	r3, #2
 800f684:	d12c      	bne.n	800f6e0 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f688:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f68c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f690:	683a      	ldr	r2, [r7, #0]
 800f692:	68b9      	ldr	r1, [r7, #8]
 800f694:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f696:	f000 f90b 	bl	800f8b0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f69a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800f69e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6a2:	d112      	bne.n	800f6ca <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f6a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d016      	beq.n	800f6da <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f6ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6ae:	3324      	adds	r3, #36	; 0x24
 800f6b0:	4618      	mov	r0, r3
 800f6b2:	f000 fed9 	bl	8010468 <xTaskRemoveFromEventList>
 800f6b6:	4603      	mov	r3, r0
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d00e      	beq.n	800f6da <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d00b      	beq.n	800f6da <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	2201      	movs	r2, #1
 800f6c6:	601a      	str	r2, [r3, #0]
 800f6c8:	e007      	b.n	800f6da <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f6ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f6ce:	3301      	adds	r3, #1
 800f6d0:	b2db      	uxtb	r3, r3
 800f6d2:	b25a      	sxtb	r2, r3
 800f6d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800f6da:	2301      	movs	r3, #1
 800f6dc:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800f6de:	e001      	b.n	800f6e4 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f6e0:	2300      	movs	r3, #0
 800f6e2:	637b      	str	r3, [r7, #52]	; 0x34
 800f6e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6e6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f6e8:	693b      	ldr	r3, [r7, #16]
 800f6ea:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f6ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	3738      	adds	r7, #56	; 0x38
 800f6f4:	46bd      	mov	sp, r7
 800f6f6:	bd80      	pop	{r7, pc}

0800f6f8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f6f8:	b580      	push	{r7, lr}
 800f6fa:	b08c      	sub	sp, #48	; 0x30
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	60f8      	str	r0, [r7, #12]
 800f700:	60b9      	str	r1, [r7, #8]
 800f702:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f704:	2300      	movs	r3, #0
 800f706:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f70c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d109      	bne.n	800f726 <xQueueReceive+0x2e>
	__asm volatile
 800f712:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f716:	f383 8811 	msr	BASEPRI, r3
 800f71a:	f3bf 8f6f 	isb	sy
 800f71e:	f3bf 8f4f 	dsb	sy
 800f722:	623b      	str	r3, [r7, #32]
 800f724:	e7fe      	b.n	800f724 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f726:	68bb      	ldr	r3, [r7, #8]
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d103      	bne.n	800f734 <xQueueReceive+0x3c>
 800f72c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f72e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f730:	2b00      	cmp	r3, #0
 800f732:	d101      	bne.n	800f738 <xQueueReceive+0x40>
 800f734:	2301      	movs	r3, #1
 800f736:	e000      	b.n	800f73a <xQueueReceive+0x42>
 800f738:	2300      	movs	r3, #0
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d109      	bne.n	800f752 <xQueueReceive+0x5a>
 800f73e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f742:	f383 8811 	msr	BASEPRI, r3
 800f746:	f3bf 8f6f 	isb	sy
 800f74a:	f3bf 8f4f 	dsb	sy
 800f74e:	61fb      	str	r3, [r7, #28]
 800f750:	e7fe      	b.n	800f750 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f752:	f001 f843 	bl	80107dc <xTaskGetSchedulerState>
 800f756:	4603      	mov	r3, r0
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d102      	bne.n	800f762 <xQueueReceive+0x6a>
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d101      	bne.n	800f766 <xQueueReceive+0x6e>
 800f762:	2301      	movs	r3, #1
 800f764:	e000      	b.n	800f768 <xQueueReceive+0x70>
 800f766:	2300      	movs	r3, #0
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d109      	bne.n	800f780 <xQueueReceive+0x88>
 800f76c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f770:	f383 8811 	msr	BASEPRI, r3
 800f774:	f3bf 8f6f 	isb	sy
 800f778:	f3bf 8f4f 	dsb	sy
 800f77c:	61bb      	str	r3, [r7, #24]
 800f77e:	e7fe      	b.n	800f77e <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800f780:	f001 fd02 	bl	8011188 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f788:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f78a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d01f      	beq.n	800f7d0 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f790:	68b9      	ldr	r1, [r7, #8]
 800f792:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f794:	f000 f8f6 	bl	800f984 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f79a:	1e5a      	subs	r2, r3, #1
 800f79c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f79e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f7a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f7a2:	691b      	ldr	r3, [r3, #16]
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d00f      	beq.n	800f7c8 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f7a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f7aa:	3310      	adds	r3, #16
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	f000 fe5b 	bl	8010468 <xTaskRemoveFromEventList>
 800f7b2:	4603      	mov	r3, r0
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d007      	beq.n	800f7c8 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f7b8:	4b3c      	ldr	r3, [pc, #240]	; (800f8ac <xQueueReceive+0x1b4>)
 800f7ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f7be:	601a      	str	r2, [r3, #0]
 800f7c0:	f3bf 8f4f 	dsb	sy
 800f7c4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f7c8:	f001 fd0c 	bl	80111e4 <vPortExitCritical>
				return pdPASS;
 800f7cc:	2301      	movs	r3, #1
 800f7ce:	e069      	b.n	800f8a4 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d103      	bne.n	800f7de <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f7d6:	f001 fd05 	bl	80111e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f7da:	2300      	movs	r3, #0
 800f7dc:	e062      	b.n	800f8a4 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f7de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d106      	bne.n	800f7f2 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f7e4:	f107 0310 	add.w	r3, r7, #16
 800f7e8:	4618      	mov	r0, r3
 800f7ea:	f000 fe9f 	bl	801052c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f7ee:	2301      	movs	r3, #1
 800f7f0:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f7f2:	f001 fcf7 	bl	80111e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f7f6:	f000 fbfb 	bl	800fff0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f7fa:	f001 fcc5 	bl	8011188 <vPortEnterCritical>
 800f7fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f800:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f804:	b25b      	sxtb	r3, r3
 800f806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f80a:	d103      	bne.n	800f814 <xQueueReceive+0x11c>
 800f80c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f80e:	2200      	movs	r2, #0
 800f810:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f816:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f81a:	b25b      	sxtb	r3, r3
 800f81c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f820:	d103      	bne.n	800f82a <xQueueReceive+0x132>
 800f822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f824:	2200      	movs	r2, #0
 800f826:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f82a:	f001 fcdb 	bl	80111e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f82e:	1d3a      	adds	r2, r7, #4
 800f830:	f107 0310 	add.w	r3, r7, #16
 800f834:	4611      	mov	r1, r2
 800f836:	4618      	mov	r0, r3
 800f838:	f000 fe8e 	bl	8010558 <xTaskCheckForTimeOut>
 800f83c:	4603      	mov	r3, r0
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d123      	bne.n	800f88a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f842:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f844:	f000 f916 	bl	800fa74 <prvIsQueueEmpty>
 800f848:	4603      	mov	r3, r0
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d017      	beq.n	800f87e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f84e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f850:	3324      	adds	r3, #36	; 0x24
 800f852:	687a      	ldr	r2, [r7, #4]
 800f854:	4611      	mov	r1, r2
 800f856:	4618      	mov	r0, r3
 800f858:	f000 fdb8 	bl	80103cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f85c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f85e:	f000 f8b7 	bl	800f9d0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f862:	f000 fbd3 	bl	801000c <xTaskResumeAll>
 800f866:	4603      	mov	r3, r0
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d189      	bne.n	800f780 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800f86c:	4b0f      	ldr	r3, [pc, #60]	; (800f8ac <xQueueReceive+0x1b4>)
 800f86e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f872:	601a      	str	r2, [r3, #0]
 800f874:	f3bf 8f4f 	dsb	sy
 800f878:	f3bf 8f6f 	isb	sy
 800f87c:	e780      	b.n	800f780 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f87e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f880:	f000 f8a6 	bl	800f9d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f884:	f000 fbc2 	bl	801000c <xTaskResumeAll>
 800f888:	e77a      	b.n	800f780 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f88a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f88c:	f000 f8a0 	bl	800f9d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f890:	f000 fbbc 	bl	801000c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f894:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f896:	f000 f8ed 	bl	800fa74 <prvIsQueueEmpty>
 800f89a:	4603      	mov	r3, r0
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	f43f af6f 	beq.w	800f780 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f8a2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	3730      	adds	r7, #48	; 0x30
 800f8a8:	46bd      	mov	sp, r7
 800f8aa:	bd80      	pop	{r7, pc}
 800f8ac:	e000ed04 	.word	0xe000ed04

0800f8b0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b086      	sub	sp, #24
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	60f8      	str	r0, [r7, #12]
 800f8b8:	60b9      	str	r1, [r7, #8]
 800f8ba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f8bc:	2300      	movs	r3, #0
 800f8be:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f8c4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d10d      	bne.n	800f8ea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d14d      	bne.n	800f972 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	685b      	ldr	r3, [r3, #4]
 800f8da:	4618      	mov	r0, r3
 800f8dc:	f000 ff9c 	bl	8010818 <xTaskPriorityDisinherit>
 800f8e0:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	2200      	movs	r2, #0
 800f8e6:	605a      	str	r2, [r3, #4]
 800f8e8:	e043      	b.n	800f972 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d119      	bne.n	800f924 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	6898      	ldr	r0, [r3, #8]
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f8f8:	461a      	mov	r2, r3
 800f8fa:	68b9      	ldr	r1, [r7, #8]
 800f8fc:	f002 fb86 	bl	801200c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	689a      	ldr	r2, [r3, #8]
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f908:	441a      	add	r2, r3
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	689a      	ldr	r2, [r3, #8]
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	685b      	ldr	r3, [r3, #4]
 800f916:	429a      	cmp	r2, r3
 800f918:	d32b      	bcc.n	800f972 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	681a      	ldr	r2, [r3, #0]
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	609a      	str	r2, [r3, #8]
 800f922:	e026      	b.n	800f972 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	68d8      	ldr	r0, [r3, #12]
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f92c:	461a      	mov	r2, r3
 800f92e:	68b9      	ldr	r1, [r7, #8]
 800f930:	f002 fb6c 	bl	801200c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	68da      	ldr	r2, [r3, #12]
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f93c:	425b      	negs	r3, r3
 800f93e:	441a      	add	r2, r3
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	68da      	ldr	r2, [r3, #12]
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	429a      	cmp	r2, r3
 800f94e:	d207      	bcs.n	800f960 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	685a      	ldr	r2, [r3, #4]
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f958:	425b      	negs	r3, r3
 800f95a:	441a      	add	r2, r3
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	2b02      	cmp	r3, #2
 800f964:	d105      	bne.n	800f972 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f966:	693b      	ldr	r3, [r7, #16]
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d002      	beq.n	800f972 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f96c:	693b      	ldr	r3, [r7, #16]
 800f96e:	3b01      	subs	r3, #1
 800f970:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f972:	693b      	ldr	r3, [r7, #16]
 800f974:	1c5a      	adds	r2, r3, #1
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800f97a:	697b      	ldr	r3, [r7, #20]
}
 800f97c:	4618      	mov	r0, r3
 800f97e:	3718      	adds	r7, #24
 800f980:	46bd      	mov	sp, r7
 800f982:	bd80      	pop	{r7, pc}

0800f984 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f984:	b580      	push	{r7, lr}
 800f986:	b082      	sub	sp, #8
 800f988:	af00      	add	r7, sp, #0
 800f98a:	6078      	str	r0, [r7, #4]
 800f98c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f992:	2b00      	cmp	r3, #0
 800f994:	d018      	beq.n	800f9c8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	68da      	ldr	r2, [r3, #12]
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f99e:	441a      	add	r2, r3
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	68da      	ldr	r2, [r3, #12]
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	685b      	ldr	r3, [r3, #4]
 800f9ac:	429a      	cmp	r2, r3
 800f9ae:	d303      	bcc.n	800f9b8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	681a      	ldr	r2, [r3, #0]
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	68d9      	ldr	r1, [r3, #12]
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9c0:	461a      	mov	r2, r3
 800f9c2:	6838      	ldr	r0, [r7, #0]
 800f9c4:	f002 fb22 	bl	801200c <memcpy>
	}
}
 800f9c8:	bf00      	nop
 800f9ca:	3708      	adds	r7, #8
 800f9cc:	46bd      	mov	sp, r7
 800f9ce:	bd80      	pop	{r7, pc}

0800f9d0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b084      	sub	sp, #16
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f9d8:	f001 fbd6 	bl	8011188 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f9e2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f9e4:	e011      	b.n	800fa0a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d012      	beq.n	800fa14 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	3324      	adds	r3, #36	; 0x24
 800f9f2:	4618      	mov	r0, r3
 800f9f4:	f000 fd38 	bl	8010468 <xTaskRemoveFromEventList>
 800f9f8:	4603      	mov	r3, r0
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d001      	beq.n	800fa02 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f9fe:	f000 fe0b 	bl	8010618 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fa02:	7bfb      	ldrb	r3, [r7, #15]
 800fa04:	3b01      	subs	r3, #1
 800fa06:	b2db      	uxtb	r3, r3
 800fa08:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fa0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	dce9      	bgt.n	800f9e6 <prvUnlockQueue+0x16>
 800fa12:	e000      	b.n	800fa16 <prvUnlockQueue+0x46>
					break;
 800fa14:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	22ff      	movs	r2, #255	; 0xff
 800fa1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800fa1e:	f001 fbe1 	bl	80111e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fa22:	f001 fbb1 	bl	8011188 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fa2c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fa2e:	e011      	b.n	800fa54 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	691b      	ldr	r3, [r3, #16]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d012      	beq.n	800fa5e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	3310      	adds	r3, #16
 800fa3c:	4618      	mov	r0, r3
 800fa3e:	f000 fd13 	bl	8010468 <xTaskRemoveFromEventList>
 800fa42:	4603      	mov	r3, r0
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d001      	beq.n	800fa4c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800fa48:	f000 fde6 	bl	8010618 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fa4c:	7bbb      	ldrb	r3, [r7, #14]
 800fa4e:	3b01      	subs	r3, #1
 800fa50:	b2db      	uxtb	r3, r3
 800fa52:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fa54:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	dce9      	bgt.n	800fa30 <prvUnlockQueue+0x60>
 800fa5c:	e000      	b.n	800fa60 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800fa5e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	22ff      	movs	r2, #255	; 0xff
 800fa64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800fa68:	f001 fbbc 	bl	80111e4 <vPortExitCritical>
}
 800fa6c:	bf00      	nop
 800fa6e:	3710      	adds	r7, #16
 800fa70:	46bd      	mov	sp, r7
 800fa72:	bd80      	pop	{r7, pc}

0800fa74 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fa74:	b580      	push	{r7, lr}
 800fa76:	b084      	sub	sp, #16
 800fa78:	af00      	add	r7, sp, #0
 800fa7a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fa7c:	f001 fb84 	bl	8011188 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d102      	bne.n	800fa8e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fa88:	2301      	movs	r3, #1
 800fa8a:	60fb      	str	r3, [r7, #12]
 800fa8c:	e001      	b.n	800fa92 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fa8e:	2300      	movs	r3, #0
 800fa90:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fa92:	f001 fba7 	bl	80111e4 <vPortExitCritical>

	return xReturn;
 800fa96:	68fb      	ldr	r3, [r7, #12]
}
 800fa98:	4618      	mov	r0, r3
 800fa9a:	3710      	adds	r7, #16
 800fa9c:	46bd      	mov	sp, r7
 800fa9e:	bd80      	pop	{r7, pc}

0800faa0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800faa0:	b580      	push	{r7, lr}
 800faa2:	b084      	sub	sp, #16
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800faa8:	f001 fb6e 	bl	8011188 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fab4:	429a      	cmp	r2, r3
 800fab6:	d102      	bne.n	800fabe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fab8:	2301      	movs	r3, #1
 800faba:	60fb      	str	r3, [r7, #12]
 800fabc:	e001      	b.n	800fac2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fabe:	2300      	movs	r3, #0
 800fac0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fac2:	f001 fb8f 	bl	80111e4 <vPortExitCritical>

	return xReturn;
 800fac6:	68fb      	ldr	r3, [r7, #12]
}
 800fac8:	4618      	mov	r0, r3
 800faca:	3710      	adds	r7, #16
 800facc:	46bd      	mov	sp, r7
 800face:	bd80      	pop	{r7, pc}

0800fad0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fad0:	b480      	push	{r7}
 800fad2:	b085      	sub	sp, #20
 800fad4:	af00      	add	r7, sp, #0
 800fad6:	6078      	str	r0, [r7, #4]
 800fad8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fada:	2300      	movs	r3, #0
 800fadc:	60fb      	str	r3, [r7, #12]
 800fade:	e014      	b.n	800fb0a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800fae0:	4a0e      	ldr	r2, [pc, #56]	; (800fb1c <vQueueAddToRegistry+0x4c>)
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d10b      	bne.n	800fb04 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800faec:	490b      	ldr	r1, [pc, #44]	; (800fb1c <vQueueAddToRegistry+0x4c>)
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	683a      	ldr	r2, [r7, #0]
 800faf2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800faf6:	4a09      	ldr	r2, [pc, #36]	; (800fb1c <vQueueAddToRegistry+0x4c>)
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	00db      	lsls	r3, r3, #3
 800fafc:	4413      	add	r3, r2
 800fafe:	687a      	ldr	r2, [r7, #4]
 800fb00:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800fb02:	e005      	b.n	800fb10 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	3301      	adds	r3, #1
 800fb08:	60fb      	str	r3, [r7, #12]
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	2b07      	cmp	r3, #7
 800fb0e:	d9e7      	bls.n	800fae0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fb10:	bf00      	nop
 800fb12:	3714      	adds	r7, #20
 800fb14:	46bd      	mov	sp, r7
 800fb16:	bc80      	pop	{r7}
 800fb18:	4770      	bx	lr
 800fb1a:	bf00      	nop
 800fb1c:	2000444c 	.word	0x2000444c

0800fb20 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fb20:	b580      	push	{r7, lr}
 800fb22:	b086      	sub	sp, #24
 800fb24:	af00      	add	r7, sp, #0
 800fb26:	60f8      	str	r0, [r7, #12]
 800fb28:	60b9      	str	r1, [r7, #8]
 800fb2a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fb30:	f001 fb2a 	bl	8011188 <vPortEnterCritical>
 800fb34:	697b      	ldr	r3, [r7, #20]
 800fb36:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fb3a:	b25b      	sxtb	r3, r3
 800fb3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb40:	d103      	bne.n	800fb4a <vQueueWaitForMessageRestricted+0x2a>
 800fb42:	697b      	ldr	r3, [r7, #20]
 800fb44:	2200      	movs	r2, #0
 800fb46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fb4a:	697b      	ldr	r3, [r7, #20]
 800fb4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fb50:	b25b      	sxtb	r3, r3
 800fb52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb56:	d103      	bne.n	800fb60 <vQueueWaitForMessageRestricted+0x40>
 800fb58:	697b      	ldr	r3, [r7, #20]
 800fb5a:	2200      	movs	r2, #0
 800fb5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fb60:	f001 fb40 	bl	80111e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800fb64:	697b      	ldr	r3, [r7, #20]
 800fb66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d106      	bne.n	800fb7a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fb6c:	697b      	ldr	r3, [r7, #20]
 800fb6e:	3324      	adds	r3, #36	; 0x24
 800fb70:	687a      	ldr	r2, [r7, #4]
 800fb72:	68b9      	ldr	r1, [r7, #8]
 800fb74:	4618      	mov	r0, r3
 800fb76:	f000 fc4d 	bl	8010414 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800fb7a:	6978      	ldr	r0, [r7, #20]
 800fb7c:	f7ff ff28 	bl	800f9d0 <prvUnlockQueue>
	}
 800fb80:	bf00      	nop
 800fb82:	3718      	adds	r7, #24
 800fb84:	46bd      	mov	sp, r7
 800fb86:	bd80      	pop	{r7, pc}

0800fb88 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fb88:	b580      	push	{r7, lr}
 800fb8a:	b08e      	sub	sp, #56	; 0x38
 800fb8c:	af04      	add	r7, sp, #16
 800fb8e:	60f8      	str	r0, [r7, #12]
 800fb90:	60b9      	str	r1, [r7, #8]
 800fb92:	607a      	str	r2, [r7, #4]
 800fb94:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fb96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d109      	bne.n	800fbb0 <xTaskCreateStatic+0x28>
 800fb9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fba0:	f383 8811 	msr	BASEPRI, r3
 800fba4:	f3bf 8f6f 	isb	sy
 800fba8:	f3bf 8f4f 	dsb	sy
 800fbac:	623b      	str	r3, [r7, #32]
 800fbae:	e7fe      	b.n	800fbae <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800fbb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d109      	bne.n	800fbca <xTaskCreateStatic+0x42>
 800fbb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbba:	f383 8811 	msr	BASEPRI, r3
 800fbbe:	f3bf 8f6f 	isb	sy
 800fbc2:	f3bf 8f4f 	dsb	sy
 800fbc6:	61fb      	str	r3, [r7, #28]
 800fbc8:	e7fe      	b.n	800fbc8 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fbca:	2364      	movs	r3, #100	; 0x64
 800fbcc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fbce:	693b      	ldr	r3, [r7, #16]
 800fbd0:	2b64      	cmp	r3, #100	; 0x64
 800fbd2:	d009      	beq.n	800fbe8 <xTaskCreateStatic+0x60>
 800fbd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbd8:	f383 8811 	msr	BASEPRI, r3
 800fbdc:	f3bf 8f6f 	isb	sy
 800fbe0:	f3bf 8f4f 	dsb	sy
 800fbe4:	61bb      	str	r3, [r7, #24]
 800fbe6:	e7fe      	b.n	800fbe6 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fbe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d01e      	beq.n	800fc2c <xTaskCreateStatic+0xa4>
 800fbee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d01b      	beq.n	800fc2c <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fbf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbf6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fbf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbfa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fbfc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fbfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc00:	2202      	movs	r2, #2
 800fc02:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fc06:	2300      	movs	r3, #0
 800fc08:	9303      	str	r3, [sp, #12]
 800fc0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc0c:	9302      	str	r3, [sp, #8]
 800fc0e:	f107 0314 	add.w	r3, r7, #20
 800fc12:	9301      	str	r3, [sp, #4]
 800fc14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc16:	9300      	str	r3, [sp, #0]
 800fc18:	683b      	ldr	r3, [r7, #0]
 800fc1a:	687a      	ldr	r2, [r7, #4]
 800fc1c:	68b9      	ldr	r1, [r7, #8]
 800fc1e:	68f8      	ldr	r0, [r7, #12]
 800fc20:	f000 f850 	bl	800fcc4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fc24:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fc26:	f000 f8d9 	bl	800fddc <prvAddNewTaskToReadyList>
 800fc2a:	e001      	b.n	800fc30 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800fc2c:	2300      	movs	r3, #0
 800fc2e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800fc30:	697b      	ldr	r3, [r7, #20]
	}
 800fc32:	4618      	mov	r0, r3
 800fc34:	3728      	adds	r7, #40	; 0x28
 800fc36:	46bd      	mov	sp, r7
 800fc38:	bd80      	pop	{r7, pc}

0800fc3a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fc3a:	b580      	push	{r7, lr}
 800fc3c:	b08c      	sub	sp, #48	; 0x30
 800fc3e:	af04      	add	r7, sp, #16
 800fc40:	60f8      	str	r0, [r7, #12]
 800fc42:	60b9      	str	r1, [r7, #8]
 800fc44:	603b      	str	r3, [r7, #0]
 800fc46:	4613      	mov	r3, r2
 800fc48:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fc4a:	88fb      	ldrh	r3, [r7, #6]
 800fc4c:	009b      	lsls	r3, r3, #2
 800fc4e:	4618      	mov	r0, r3
 800fc50:	f001 fb90 	bl	8011374 <pvPortMalloc>
 800fc54:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fc56:	697b      	ldr	r3, [r7, #20]
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d00e      	beq.n	800fc7a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800fc5c:	2064      	movs	r0, #100	; 0x64
 800fc5e:	f001 fb89 	bl	8011374 <pvPortMalloc>
 800fc62:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fc64:	69fb      	ldr	r3, [r7, #28]
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d003      	beq.n	800fc72 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fc6a:	69fb      	ldr	r3, [r7, #28]
 800fc6c:	697a      	ldr	r2, [r7, #20]
 800fc6e:	631a      	str	r2, [r3, #48]	; 0x30
 800fc70:	e005      	b.n	800fc7e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fc72:	6978      	ldr	r0, [r7, #20]
 800fc74:	f001 fc40 	bl	80114f8 <vPortFree>
 800fc78:	e001      	b.n	800fc7e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fc7a:	2300      	movs	r3, #0
 800fc7c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fc7e:	69fb      	ldr	r3, [r7, #28]
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	d017      	beq.n	800fcb4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fc84:	69fb      	ldr	r3, [r7, #28]
 800fc86:	2200      	movs	r2, #0
 800fc88:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fc8c:	88fa      	ldrh	r2, [r7, #6]
 800fc8e:	2300      	movs	r3, #0
 800fc90:	9303      	str	r3, [sp, #12]
 800fc92:	69fb      	ldr	r3, [r7, #28]
 800fc94:	9302      	str	r3, [sp, #8]
 800fc96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc98:	9301      	str	r3, [sp, #4]
 800fc9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc9c:	9300      	str	r3, [sp, #0]
 800fc9e:	683b      	ldr	r3, [r7, #0]
 800fca0:	68b9      	ldr	r1, [r7, #8]
 800fca2:	68f8      	ldr	r0, [r7, #12]
 800fca4:	f000 f80e 	bl	800fcc4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fca8:	69f8      	ldr	r0, [r7, #28]
 800fcaa:	f000 f897 	bl	800fddc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fcae:	2301      	movs	r3, #1
 800fcb0:	61bb      	str	r3, [r7, #24]
 800fcb2:	e002      	b.n	800fcba <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fcb4:	f04f 33ff 	mov.w	r3, #4294967295
 800fcb8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fcba:	69bb      	ldr	r3, [r7, #24]
	}
 800fcbc:	4618      	mov	r0, r3
 800fcbe:	3720      	adds	r7, #32
 800fcc0:	46bd      	mov	sp, r7
 800fcc2:	bd80      	pop	{r7, pc}

0800fcc4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fcc4:	b580      	push	{r7, lr}
 800fcc6:	b088      	sub	sp, #32
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	60f8      	str	r0, [r7, #12]
 800fccc:	60b9      	str	r1, [r7, #8]
 800fcce:	607a      	str	r2, [r7, #4]
 800fcd0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800fcd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcd4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	009b      	lsls	r3, r3, #2
 800fcda:	461a      	mov	r2, r3
 800fcdc:	21a5      	movs	r1, #165	; 0xa5
 800fcde:	f002 f9a0 	bl	8012022 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800fce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fce4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800fcec:	3b01      	subs	r3, #1
 800fcee:	009b      	lsls	r3, r3, #2
 800fcf0:	4413      	add	r3, r2
 800fcf2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800fcf4:	69bb      	ldr	r3, [r7, #24]
 800fcf6:	f023 0307 	bic.w	r3, r3, #7
 800fcfa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800fcfc:	69bb      	ldr	r3, [r7, #24]
 800fcfe:	f003 0307 	and.w	r3, r3, #7
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d009      	beq.n	800fd1a <prvInitialiseNewTask+0x56>
 800fd06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd0a:	f383 8811 	msr	BASEPRI, r3
 800fd0e:	f3bf 8f6f 	isb	sy
 800fd12:	f3bf 8f4f 	dsb	sy
 800fd16:	617b      	str	r3, [r7, #20]
 800fd18:	e7fe      	b.n	800fd18 <prvInitialiseNewTask+0x54>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 800fd1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd1c:	69ba      	ldr	r2, [r7, #24]
 800fd1e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fd20:	2300      	movs	r3, #0
 800fd22:	61fb      	str	r3, [r7, #28]
 800fd24:	e012      	b.n	800fd4c <prvInitialiseNewTask+0x88>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800fd26:	68ba      	ldr	r2, [r7, #8]
 800fd28:	69fb      	ldr	r3, [r7, #28]
 800fd2a:	4413      	add	r3, r2
 800fd2c:	7819      	ldrb	r1, [r3, #0]
 800fd2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fd30:	69fb      	ldr	r3, [r7, #28]
 800fd32:	4413      	add	r3, r2
 800fd34:	3334      	adds	r3, #52	; 0x34
 800fd36:	460a      	mov	r2, r1
 800fd38:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800fd3a:	68ba      	ldr	r2, [r7, #8]
 800fd3c:	69fb      	ldr	r3, [r7, #28]
 800fd3e:	4413      	add	r3, r2
 800fd40:	781b      	ldrb	r3, [r3, #0]
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d006      	beq.n	800fd54 <prvInitialiseNewTask+0x90>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fd46:	69fb      	ldr	r3, [r7, #28]
 800fd48:	3301      	adds	r3, #1
 800fd4a:	61fb      	str	r3, [r7, #28]
 800fd4c:	69fb      	ldr	r3, [r7, #28]
 800fd4e:	2b0f      	cmp	r3, #15
 800fd50:	d9e9      	bls.n	800fd26 <prvInitialiseNewTask+0x62>
 800fd52:	e000      	b.n	800fd56 <prvInitialiseNewTask+0x92>
		{
			break;
 800fd54:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800fd56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd58:	2200      	movs	r2, #0
 800fd5a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800fd5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd60:	2b37      	cmp	r3, #55	; 0x37
 800fd62:	d901      	bls.n	800fd68 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800fd64:	2337      	movs	r3, #55	; 0x37
 800fd66:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800fd68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fd6c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800fd6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fd72:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 800fd74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd76:	2200      	movs	r2, #0
 800fd78:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800fd7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd7c:	3304      	adds	r3, #4
 800fd7e:	4618      	mov	r0, r3
 800fd80:	f7ff f913 	bl	800efaa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800fd84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd86:	3318      	adds	r3, #24
 800fd88:	4618      	mov	r0, r3
 800fd8a:	f7ff f90e 	bl	800efaa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800fd8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fd92:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fd94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd96:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800fd9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd9c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800fd9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fda0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fda2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800fda4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fda6:	2200      	movs	r2, #0
 800fda8:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800fdaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdac:	2200      	movs	r2, #0
 800fdae:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800fdb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdb2:	2200      	movs	r2, #0
 800fdb4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800fdb8:	683a      	ldr	r2, [r7, #0]
 800fdba:	68f9      	ldr	r1, [r7, #12]
 800fdbc:	69b8      	ldr	r0, [r7, #24]
 800fdbe:	f001 f8f5 	bl	8010fac <pxPortInitialiseStack>
 800fdc2:	4602      	mov	r2, r0
 800fdc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdc6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800fdc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d002      	beq.n	800fdd4 <prvInitialiseNewTask+0x110>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800fdce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fdd2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fdd4:	bf00      	nop
 800fdd6:	3720      	adds	r7, #32
 800fdd8:	46bd      	mov	sp, r7
 800fdda:	bd80      	pop	{r7, pc}

0800fddc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800fddc:	b580      	push	{r7, lr}
 800fdde:	b082      	sub	sp, #8
 800fde0:	af00      	add	r7, sp, #0
 800fde2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800fde4:	f001 f9d0 	bl	8011188 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800fde8:	4b2d      	ldr	r3, [pc, #180]	; (800fea0 <prvAddNewTaskToReadyList+0xc4>)
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	3301      	adds	r3, #1
 800fdee:	4a2c      	ldr	r2, [pc, #176]	; (800fea0 <prvAddNewTaskToReadyList+0xc4>)
 800fdf0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800fdf2:	4b2c      	ldr	r3, [pc, #176]	; (800fea4 <prvAddNewTaskToReadyList+0xc8>)
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d109      	bne.n	800fe0e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800fdfa:	4a2a      	ldr	r2, [pc, #168]	; (800fea4 <prvAddNewTaskToReadyList+0xc8>)
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800fe00:	4b27      	ldr	r3, [pc, #156]	; (800fea0 <prvAddNewTaskToReadyList+0xc4>)
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	2b01      	cmp	r3, #1
 800fe06:	d110      	bne.n	800fe2a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800fe08:	f000 fc2a 	bl	8010660 <prvInitialiseTaskLists>
 800fe0c:	e00d      	b.n	800fe2a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800fe0e:	4b26      	ldr	r3, [pc, #152]	; (800fea8 <prvAddNewTaskToReadyList+0xcc>)
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d109      	bne.n	800fe2a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800fe16:	4b23      	ldr	r3, [pc, #140]	; (800fea4 <prvAddNewTaskToReadyList+0xc8>)
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe20:	429a      	cmp	r2, r3
 800fe22:	d802      	bhi.n	800fe2a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800fe24:	4a1f      	ldr	r2, [pc, #124]	; (800fea4 <prvAddNewTaskToReadyList+0xc8>)
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800fe2a:	4b20      	ldr	r3, [pc, #128]	; (800feac <prvAddNewTaskToReadyList+0xd0>)
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	3301      	adds	r3, #1
 800fe30:	4a1e      	ldr	r2, [pc, #120]	; (800feac <prvAddNewTaskToReadyList+0xd0>)
 800fe32:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800fe34:	4b1d      	ldr	r3, [pc, #116]	; (800feac <prvAddNewTaskToReadyList+0xd0>)
 800fe36:	681a      	ldr	r2, [r3, #0]
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe40:	4b1b      	ldr	r3, [pc, #108]	; (800feb0 <prvAddNewTaskToReadyList+0xd4>)
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	429a      	cmp	r2, r3
 800fe46:	d903      	bls.n	800fe50 <prvAddNewTaskToReadyList+0x74>
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe4c:	4a18      	ldr	r2, [pc, #96]	; (800feb0 <prvAddNewTaskToReadyList+0xd4>)
 800fe4e:	6013      	str	r3, [r2, #0]
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe54:	4613      	mov	r3, r2
 800fe56:	009b      	lsls	r3, r3, #2
 800fe58:	4413      	add	r3, r2
 800fe5a:	009b      	lsls	r3, r3, #2
 800fe5c:	4a15      	ldr	r2, [pc, #84]	; (800feb4 <prvAddNewTaskToReadyList+0xd8>)
 800fe5e:	441a      	add	r2, r3
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	3304      	adds	r3, #4
 800fe64:	4619      	mov	r1, r3
 800fe66:	4610      	mov	r0, r2
 800fe68:	f7ff f8ab 	bl	800efc2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800fe6c:	f001 f9ba 	bl	80111e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800fe70:	4b0d      	ldr	r3, [pc, #52]	; (800fea8 <prvAddNewTaskToReadyList+0xcc>)
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d00e      	beq.n	800fe96 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800fe78:	4b0a      	ldr	r3, [pc, #40]	; (800fea4 <prvAddNewTaskToReadyList+0xc8>)
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe82:	429a      	cmp	r2, r3
 800fe84:	d207      	bcs.n	800fe96 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800fe86:	4b0c      	ldr	r3, [pc, #48]	; (800feb8 <prvAddNewTaskToReadyList+0xdc>)
 800fe88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fe8c:	601a      	str	r2, [r3, #0]
 800fe8e:	f3bf 8f4f 	dsb	sy
 800fe92:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fe96:	bf00      	nop
 800fe98:	3708      	adds	r7, #8
 800fe9a:	46bd      	mov	sp, r7
 800fe9c:	bd80      	pop	{r7, pc}
 800fe9e:	bf00      	nop
 800fea0:	20000ee0 	.word	0x20000ee0
 800fea4:	20000a0c 	.word	0x20000a0c
 800fea8:	20000eec 	.word	0x20000eec
 800feac:	20000efc 	.word	0x20000efc
 800feb0:	20000ee8 	.word	0x20000ee8
 800feb4:	20000a10 	.word	0x20000a10
 800feb8:	e000ed04 	.word	0xe000ed04

0800febc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800febc:	b580      	push	{r7, lr}
 800febe:	b084      	sub	sp, #16
 800fec0:	af00      	add	r7, sp, #0
 800fec2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800fec4:	2300      	movs	r3, #0
 800fec6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d016      	beq.n	800fefc <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800fece:	4b13      	ldr	r3, [pc, #76]	; (800ff1c <vTaskDelay+0x60>)
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d009      	beq.n	800feea <vTaskDelay+0x2e>
 800fed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800feda:	f383 8811 	msr	BASEPRI, r3
 800fede:	f3bf 8f6f 	isb	sy
 800fee2:	f3bf 8f4f 	dsb	sy
 800fee6:	60bb      	str	r3, [r7, #8]
 800fee8:	e7fe      	b.n	800fee8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800feea:	f000 f881 	bl	800fff0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800feee:	2100      	movs	r1, #0
 800fef0:	6878      	ldr	r0, [r7, #4]
 800fef2:	f000 fcfd 	bl	80108f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800fef6:	f000 f889 	bl	801000c <xTaskResumeAll>
 800fefa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800fefc:	68fb      	ldr	r3, [r7, #12]
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d107      	bne.n	800ff12 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800ff02:	4b07      	ldr	r3, [pc, #28]	; (800ff20 <vTaskDelay+0x64>)
 800ff04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ff08:	601a      	str	r2, [r3, #0]
 800ff0a:	f3bf 8f4f 	dsb	sy
 800ff0e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ff12:	bf00      	nop
 800ff14:	3710      	adds	r7, #16
 800ff16:	46bd      	mov	sp, r7
 800ff18:	bd80      	pop	{r7, pc}
 800ff1a:	bf00      	nop
 800ff1c:	20000f08 	.word	0x20000f08
 800ff20:	e000ed04 	.word	0xe000ed04

0800ff24 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ff24:	b580      	push	{r7, lr}
 800ff26:	b08a      	sub	sp, #40	; 0x28
 800ff28:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ff2a:	2300      	movs	r3, #0
 800ff2c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ff2e:	2300      	movs	r3, #0
 800ff30:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ff32:	463a      	mov	r2, r7
 800ff34:	1d39      	adds	r1, r7, #4
 800ff36:	f107 0308 	add.w	r3, r7, #8
 800ff3a:	4618      	mov	r0, r3
 800ff3c:	f7fe ffe4 	bl	800ef08 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ff40:	6839      	ldr	r1, [r7, #0]
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	68ba      	ldr	r2, [r7, #8]
 800ff46:	9202      	str	r2, [sp, #8]
 800ff48:	9301      	str	r3, [sp, #4]
 800ff4a:	2300      	movs	r3, #0
 800ff4c:	9300      	str	r3, [sp, #0]
 800ff4e:	2300      	movs	r3, #0
 800ff50:	460a      	mov	r2, r1
 800ff52:	4921      	ldr	r1, [pc, #132]	; (800ffd8 <vTaskStartScheduler+0xb4>)
 800ff54:	4821      	ldr	r0, [pc, #132]	; (800ffdc <vTaskStartScheduler+0xb8>)
 800ff56:	f7ff fe17 	bl	800fb88 <xTaskCreateStatic>
 800ff5a:	4602      	mov	r2, r0
 800ff5c:	4b20      	ldr	r3, [pc, #128]	; (800ffe0 <vTaskStartScheduler+0xbc>)
 800ff5e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ff60:	4b1f      	ldr	r3, [pc, #124]	; (800ffe0 <vTaskStartScheduler+0xbc>)
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d002      	beq.n	800ff6e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ff68:	2301      	movs	r3, #1
 800ff6a:	617b      	str	r3, [r7, #20]
 800ff6c:	e001      	b.n	800ff72 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ff6e:	2300      	movs	r3, #0
 800ff70:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ff72:	697b      	ldr	r3, [r7, #20]
 800ff74:	2b01      	cmp	r3, #1
 800ff76:	d102      	bne.n	800ff7e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ff78:	f000 fd0e 	bl	8010998 <xTimerCreateTimerTask>
 800ff7c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ff7e:	697b      	ldr	r3, [r7, #20]
 800ff80:	2b01      	cmp	r3, #1
 800ff82:	d117      	bne.n	800ffb4 <vTaskStartScheduler+0x90>
 800ff84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff88:	f383 8811 	msr	BASEPRI, r3
 800ff8c:	f3bf 8f6f 	isb	sy
 800ff90:	f3bf 8f4f 	dsb	sy
 800ff94:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ff96:	4b13      	ldr	r3, [pc, #76]	; (800ffe4 <vTaskStartScheduler+0xc0>)
 800ff98:	f04f 32ff 	mov.w	r2, #4294967295
 800ff9c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ff9e:	4b12      	ldr	r3, [pc, #72]	; (800ffe8 <vTaskStartScheduler+0xc4>)
 800ffa0:	2201      	movs	r2, #1
 800ffa2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800ffa4:	4b11      	ldr	r3, [pc, #68]	; (800ffec <vTaskStartScheduler+0xc8>)
 800ffa6:	2200      	movs	r2, #0
 800ffa8:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800ffaa:	f7f1 ffc5 	bl	8001f38 <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ffae:	f001 f87b 	bl	80110a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ffb2:	e00d      	b.n	800ffd0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ffb4:	697b      	ldr	r3, [r7, #20]
 800ffb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffba:	d109      	bne.n	800ffd0 <vTaskStartScheduler+0xac>
 800ffbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffc0:	f383 8811 	msr	BASEPRI, r3
 800ffc4:	f3bf 8f6f 	isb	sy
 800ffc8:	f3bf 8f4f 	dsb	sy
 800ffcc:	60fb      	str	r3, [r7, #12]
 800ffce:	e7fe      	b.n	800ffce <vTaskStartScheduler+0xaa>
}
 800ffd0:	bf00      	nop
 800ffd2:	3718      	adds	r7, #24
 800ffd4:	46bd      	mov	sp, r7
 800ffd6:	bd80      	pop	{r7, pc}
 800ffd8:	08016654 	.word	0x08016654
 800ffdc:	08010631 	.word	0x08010631
 800ffe0:	20000f04 	.word	0x20000f04
 800ffe4:	20000f00 	.word	0x20000f00
 800ffe8:	20000eec 	.word	0x20000eec
 800ffec:	20000ee4 	.word	0x20000ee4

0800fff0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800fff0:	b480      	push	{r7}
 800fff2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800fff4:	4b04      	ldr	r3, [pc, #16]	; (8010008 <vTaskSuspendAll+0x18>)
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	3301      	adds	r3, #1
 800fffa:	4a03      	ldr	r2, [pc, #12]	; (8010008 <vTaskSuspendAll+0x18>)
 800fffc:	6013      	str	r3, [r2, #0]
}
 800fffe:	bf00      	nop
 8010000:	46bd      	mov	sp, r7
 8010002:	bc80      	pop	{r7}
 8010004:	4770      	bx	lr
 8010006:	bf00      	nop
 8010008:	20000f08 	.word	0x20000f08

0801000c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801000c:	b580      	push	{r7, lr}
 801000e:	b084      	sub	sp, #16
 8010010:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010012:	2300      	movs	r3, #0
 8010014:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010016:	2300      	movs	r3, #0
 8010018:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801001a:	4b41      	ldr	r3, [pc, #260]	; (8010120 <xTaskResumeAll+0x114>)
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	2b00      	cmp	r3, #0
 8010020:	d109      	bne.n	8010036 <xTaskResumeAll+0x2a>
 8010022:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010026:	f383 8811 	msr	BASEPRI, r3
 801002a:	f3bf 8f6f 	isb	sy
 801002e:	f3bf 8f4f 	dsb	sy
 8010032:	603b      	str	r3, [r7, #0]
 8010034:	e7fe      	b.n	8010034 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010036:	f001 f8a7 	bl	8011188 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801003a:	4b39      	ldr	r3, [pc, #228]	; (8010120 <xTaskResumeAll+0x114>)
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	3b01      	subs	r3, #1
 8010040:	4a37      	ldr	r2, [pc, #220]	; (8010120 <xTaskResumeAll+0x114>)
 8010042:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010044:	4b36      	ldr	r3, [pc, #216]	; (8010120 <xTaskResumeAll+0x114>)
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	2b00      	cmp	r3, #0
 801004a:	d162      	bne.n	8010112 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801004c:	4b35      	ldr	r3, [pc, #212]	; (8010124 <xTaskResumeAll+0x118>)
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	2b00      	cmp	r3, #0
 8010052:	d05e      	beq.n	8010112 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010054:	e02f      	b.n	80100b6 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8010056:	4b34      	ldr	r3, [pc, #208]	; (8010128 <xTaskResumeAll+0x11c>)
 8010058:	68db      	ldr	r3, [r3, #12]
 801005a:	68db      	ldr	r3, [r3, #12]
 801005c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	3318      	adds	r3, #24
 8010062:	4618      	mov	r0, r3
 8010064:	f7ff f808 	bl	800f078 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	3304      	adds	r3, #4
 801006c:	4618      	mov	r0, r3
 801006e:	f7ff f803 	bl	800f078 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010076:	4b2d      	ldr	r3, [pc, #180]	; (801012c <xTaskResumeAll+0x120>)
 8010078:	681b      	ldr	r3, [r3, #0]
 801007a:	429a      	cmp	r2, r3
 801007c:	d903      	bls.n	8010086 <xTaskResumeAll+0x7a>
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010082:	4a2a      	ldr	r2, [pc, #168]	; (801012c <xTaskResumeAll+0x120>)
 8010084:	6013      	str	r3, [r2, #0]
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801008a:	4613      	mov	r3, r2
 801008c:	009b      	lsls	r3, r3, #2
 801008e:	4413      	add	r3, r2
 8010090:	009b      	lsls	r3, r3, #2
 8010092:	4a27      	ldr	r2, [pc, #156]	; (8010130 <xTaskResumeAll+0x124>)
 8010094:	441a      	add	r2, r3
 8010096:	68fb      	ldr	r3, [r7, #12]
 8010098:	3304      	adds	r3, #4
 801009a:	4619      	mov	r1, r3
 801009c:	4610      	mov	r0, r2
 801009e:	f7fe ff90 	bl	800efc2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80100a6:	4b23      	ldr	r3, [pc, #140]	; (8010134 <xTaskResumeAll+0x128>)
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80100ac:	429a      	cmp	r2, r3
 80100ae:	d302      	bcc.n	80100b6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80100b0:	4b21      	ldr	r3, [pc, #132]	; (8010138 <xTaskResumeAll+0x12c>)
 80100b2:	2201      	movs	r2, #1
 80100b4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80100b6:	4b1c      	ldr	r3, [pc, #112]	; (8010128 <xTaskResumeAll+0x11c>)
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d1cb      	bne.n	8010056 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d001      	beq.n	80100c8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80100c4:	f000 fb66 	bl	8010794 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80100c8:	4b1c      	ldr	r3, [pc, #112]	; (801013c <xTaskResumeAll+0x130>)
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d010      	beq.n	80100f6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80100d4:	f000 f844 	bl	8010160 <xTaskIncrementTick>
 80100d8:	4603      	mov	r3, r0
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d002      	beq.n	80100e4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80100de:	4b16      	ldr	r3, [pc, #88]	; (8010138 <xTaskResumeAll+0x12c>)
 80100e0:	2201      	movs	r2, #1
 80100e2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	3b01      	subs	r3, #1
 80100e8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	d1f1      	bne.n	80100d4 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80100f0:	4b12      	ldr	r3, [pc, #72]	; (801013c <xTaskResumeAll+0x130>)
 80100f2:	2200      	movs	r2, #0
 80100f4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80100f6:	4b10      	ldr	r3, [pc, #64]	; (8010138 <xTaskResumeAll+0x12c>)
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d009      	beq.n	8010112 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80100fe:	2301      	movs	r3, #1
 8010100:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010102:	4b0f      	ldr	r3, [pc, #60]	; (8010140 <xTaskResumeAll+0x134>)
 8010104:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010108:	601a      	str	r2, [r3, #0]
 801010a:	f3bf 8f4f 	dsb	sy
 801010e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010112:	f001 f867 	bl	80111e4 <vPortExitCritical>

	return xAlreadyYielded;
 8010116:	68bb      	ldr	r3, [r7, #8]
}
 8010118:	4618      	mov	r0, r3
 801011a:	3710      	adds	r7, #16
 801011c:	46bd      	mov	sp, r7
 801011e:	bd80      	pop	{r7, pc}
 8010120:	20000f08 	.word	0x20000f08
 8010124:	20000ee0 	.word	0x20000ee0
 8010128:	20000ea0 	.word	0x20000ea0
 801012c:	20000ee8 	.word	0x20000ee8
 8010130:	20000a10 	.word	0x20000a10
 8010134:	20000a0c 	.word	0x20000a0c
 8010138:	20000ef4 	.word	0x20000ef4
 801013c:	20000ef0 	.word	0x20000ef0
 8010140:	e000ed04 	.word	0xe000ed04

08010144 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010144:	b480      	push	{r7}
 8010146:	b083      	sub	sp, #12
 8010148:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801014a:	4b04      	ldr	r3, [pc, #16]	; (801015c <xTaskGetTickCount+0x18>)
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010150:	687b      	ldr	r3, [r7, #4]
}
 8010152:	4618      	mov	r0, r3
 8010154:	370c      	adds	r7, #12
 8010156:	46bd      	mov	sp, r7
 8010158:	bc80      	pop	{r7}
 801015a:	4770      	bx	lr
 801015c:	20000ee4 	.word	0x20000ee4

08010160 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010160:	b580      	push	{r7, lr}
 8010162:	b086      	sub	sp, #24
 8010164:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010166:	2300      	movs	r3, #0
 8010168:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801016a:	4b51      	ldr	r3, [pc, #324]	; (80102b0 <xTaskIncrementTick+0x150>)
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	2b00      	cmp	r3, #0
 8010170:	f040 808d 	bne.w	801028e <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010174:	4b4f      	ldr	r3, [pc, #316]	; (80102b4 <xTaskIncrementTick+0x154>)
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	3301      	adds	r3, #1
 801017a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801017c:	4a4d      	ldr	r2, [pc, #308]	; (80102b4 <xTaskIncrementTick+0x154>)
 801017e:	693b      	ldr	r3, [r7, #16]
 8010180:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010182:	693b      	ldr	r3, [r7, #16]
 8010184:	2b00      	cmp	r3, #0
 8010186:	d11f      	bne.n	80101c8 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8010188:	4b4b      	ldr	r3, [pc, #300]	; (80102b8 <xTaskIncrementTick+0x158>)
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	2b00      	cmp	r3, #0
 8010190:	d009      	beq.n	80101a6 <xTaskIncrementTick+0x46>
 8010192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010196:	f383 8811 	msr	BASEPRI, r3
 801019a:	f3bf 8f6f 	isb	sy
 801019e:	f3bf 8f4f 	dsb	sy
 80101a2:	603b      	str	r3, [r7, #0]
 80101a4:	e7fe      	b.n	80101a4 <xTaskIncrementTick+0x44>
 80101a6:	4b44      	ldr	r3, [pc, #272]	; (80102b8 <xTaskIncrementTick+0x158>)
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	60fb      	str	r3, [r7, #12]
 80101ac:	4b43      	ldr	r3, [pc, #268]	; (80102bc <xTaskIncrementTick+0x15c>)
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	4a41      	ldr	r2, [pc, #260]	; (80102b8 <xTaskIncrementTick+0x158>)
 80101b2:	6013      	str	r3, [r2, #0]
 80101b4:	4a41      	ldr	r2, [pc, #260]	; (80102bc <xTaskIncrementTick+0x15c>)
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	6013      	str	r3, [r2, #0]
 80101ba:	4b41      	ldr	r3, [pc, #260]	; (80102c0 <xTaskIncrementTick+0x160>)
 80101bc:	681b      	ldr	r3, [r3, #0]
 80101be:	3301      	adds	r3, #1
 80101c0:	4a3f      	ldr	r2, [pc, #252]	; (80102c0 <xTaskIncrementTick+0x160>)
 80101c2:	6013      	str	r3, [r2, #0]
 80101c4:	f000 fae6 	bl	8010794 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80101c8:	4b3e      	ldr	r3, [pc, #248]	; (80102c4 <xTaskIncrementTick+0x164>)
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	693a      	ldr	r2, [r7, #16]
 80101ce:	429a      	cmp	r2, r3
 80101d0:	d34e      	bcc.n	8010270 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80101d2:	4b39      	ldr	r3, [pc, #228]	; (80102b8 <xTaskIncrementTick+0x158>)
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d101      	bne.n	80101e0 <xTaskIncrementTick+0x80>
 80101dc:	2301      	movs	r3, #1
 80101de:	e000      	b.n	80101e2 <xTaskIncrementTick+0x82>
 80101e0:	2300      	movs	r3, #0
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d004      	beq.n	80101f0 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80101e6:	4b37      	ldr	r3, [pc, #220]	; (80102c4 <xTaskIncrementTick+0x164>)
 80101e8:	f04f 32ff 	mov.w	r2, #4294967295
 80101ec:	601a      	str	r2, [r3, #0]
					break;
 80101ee:	e03f      	b.n	8010270 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80101f0:	4b31      	ldr	r3, [pc, #196]	; (80102b8 <xTaskIncrementTick+0x158>)
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	68db      	ldr	r3, [r3, #12]
 80101f6:	68db      	ldr	r3, [r3, #12]
 80101f8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80101fa:	68bb      	ldr	r3, [r7, #8]
 80101fc:	685b      	ldr	r3, [r3, #4]
 80101fe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010200:	693a      	ldr	r2, [r7, #16]
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	429a      	cmp	r2, r3
 8010206:	d203      	bcs.n	8010210 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010208:	4a2e      	ldr	r2, [pc, #184]	; (80102c4 <xTaskIncrementTick+0x164>)
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	6013      	str	r3, [r2, #0]
						break;
 801020e:	e02f      	b.n	8010270 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010210:	68bb      	ldr	r3, [r7, #8]
 8010212:	3304      	adds	r3, #4
 8010214:	4618      	mov	r0, r3
 8010216:	f7fe ff2f 	bl	800f078 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801021a:	68bb      	ldr	r3, [r7, #8]
 801021c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801021e:	2b00      	cmp	r3, #0
 8010220:	d004      	beq.n	801022c <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010222:	68bb      	ldr	r3, [r7, #8]
 8010224:	3318      	adds	r3, #24
 8010226:	4618      	mov	r0, r3
 8010228:	f7fe ff26 	bl	800f078 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801022c:	68bb      	ldr	r3, [r7, #8]
 801022e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010230:	4b25      	ldr	r3, [pc, #148]	; (80102c8 <xTaskIncrementTick+0x168>)
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	429a      	cmp	r2, r3
 8010236:	d903      	bls.n	8010240 <xTaskIncrementTick+0xe0>
 8010238:	68bb      	ldr	r3, [r7, #8]
 801023a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801023c:	4a22      	ldr	r2, [pc, #136]	; (80102c8 <xTaskIncrementTick+0x168>)
 801023e:	6013      	str	r3, [r2, #0]
 8010240:	68bb      	ldr	r3, [r7, #8]
 8010242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010244:	4613      	mov	r3, r2
 8010246:	009b      	lsls	r3, r3, #2
 8010248:	4413      	add	r3, r2
 801024a:	009b      	lsls	r3, r3, #2
 801024c:	4a1f      	ldr	r2, [pc, #124]	; (80102cc <xTaskIncrementTick+0x16c>)
 801024e:	441a      	add	r2, r3
 8010250:	68bb      	ldr	r3, [r7, #8]
 8010252:	3304      	adds	r3, #4
 8010254:	4619      	mov	r1, r3
 8010256:	4610      	mov	r0, r2
 8010258:	f7fe feb3 	bl	800efc2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801025c:	68bb      	ldr	r3, [r7, #8]
 801025e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010260:	4b1b      	ldr	r3, [pc, #108]	; (80102d0 <xTaskIncrementTick+0x170>)
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010266:	429a      	cmp	r2, r3
 8010268:	d3b3      	bcc.n	80101d2 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 801026a:	2301      	movs	r3, #1
 801026c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801026e:	e7b0      	b.n	80101d2 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010270:	4b17      	ldr	r3, [pc, #92]	; (80102d0 <xTaskIncrementTick+0x170>)
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010276:	4915      	ldr	r1, [pc, #84]	; (80102cc <xTaskIncrementTick+0x16c>)
 8010278:	4613      	mov	r3, r2
 801027a:	009b      	lsls	r3, r3, #2
 801027c:	4413      	add	r3, r2
 801027e:	009b      	lsls	r3, r3, #2
 8010280:	440b      	add	r3, r1
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	2b01      	cmp	r3, #1
 8010286:	d907      	bls.n	8010298 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8010288:	2301      	movs	r3, #1
 801028a:	617b      	str	r3, [r7, #20]
 801028c:	e004      	b.n	8010298 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 801028e:	4b11      	ldr	r3, [pc, #68]	; (80102d4 <xTaskIncrementTick+0x174>)
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	3301      	adds	r3, #1
 8010294:	4a0f      	ldr	r2, [pc, #60]	; (80102d4 <xTaskIncrementTick+0x174>)
 8010296:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8010298:	4b0f      	ldr	r3, [pc, #60]	; (80102d8 <xTaskIncrementTick+0x178>)
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	2b00      	cmp	r3, #0
 801029e:	d001      	beq.n	80102a4 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80102a0:	2301      	movs	r3, #1
 80102a2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80102a4:	697b      	ldr	r3, [r7, #20]
}
 80102a6:	4618      	mov	r0, r3
 80102a8:	3718      	adds	r7, #24
 80102aa:	46bd      	mov	sp, r7
 80102ac:	bd80      	pop	{r7, pc}
 80102ae:	bf00      	nop
 80102b0:	20000f08 	.word	0x20000f08
 80102b4:	20000ee4 	.word	0x20000ee4
 80102b8:	20000e98 	.word	0x20000e98
 80102bc:	20000e9c 	.word	0x20000e9c
 80102c0:	20000ef8 	.word	0x20000ef8
 80102c4:	20000f00 	.word	0x20000f00
 80102c8:	20000ee8 	.word	0x20000ee8
 80102cc:	20000a10 	.word	0x20000a10
 80102d0:	20000a0c 	.word	0x20000a0c
 80102d4:	20000ef0 	.word	0x20000ef0
 80102d8:	20000ef4 	.word	0x20000ef4

080102dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80102dc:	b580      	push	{r7, lr}
 80102de:	b084      	sub	sp, #16
 80102e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80102e2:	4b33      	ldr	r3, [pc, #204]	; (80103b0 <vTaskSwitchContext+0xd4>)
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d003      	beq.n	80102f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80102ea:	4b32      	ldr	r3, [pc, #200]	; (80103b4 <vTaskSwitchContext+0xd8>)
 80102ec:	2201      	movs	r2, #1
 80102ee:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80102f0:	e059      	b.n	80103a6 <vTaskSwitchContext+0xca>
		xYieldPending = pdFALSE;
 80102f2:	4b30      	ldr	r3, [pc, #192]	; (80103b4 <vTaskSwitchContext+0xd8>)
 80102f4:	2200      	movs	r2, #0
 80102f6:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80102f8:	f7f1 fe28 	bl	8001f4c <getRunTimeCounterValue>
 80102fc:	4602      	mov	r2, r0
 80102fe:	4b2e      	ldr	r3, [pc, #184]	; (80103b8 <vTaskSwitchContext+0xdc>)
 8010300:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8010302:	4b2d      	ldr	r3, [pc, #180]	; (80103b8 <vTaskSwitchContext+0xdc>)
 8010304:	681a      	ldr	r2, [r3, #0]
 8010306:	4b2d      	ldr	r3, [pc, #180]	; (80103bc <vTaskSwitchContext+0xe0>)
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	429a      	cmp	r2, r3
 801030c:	d909      	bls.n	8010322 <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 801030e:	4b2c      	ldr	r3, [pc, #176]	; (80103c0 <vTaskSwitchContext+0xe4>)
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8010314:	4a28      	ldr	r2, [pc, #160]	; (80103b8 <vTaskSwitchContext+0xdc>)
 8010316:	6810      	ldr	r0, [r2, #0]
 8010318:	4a28      	ldr	r2, [pc, #160]	; (80103bc <vTaskSwitchContext+0xe0>)
 801031a:	6812      	ldr	r2, [r2, #0]
 801031c:	1a82      	subs	r2, r0, r2
 801031e:	440a      	add	r2, r1
 8010320:	659a      	str	r2, [r3, #88]	; 0x58
				ulTaskSwitchedInTime = ulTotalRunTime;
 8010322:	4b25      	ldr	r3, [pc, #148]	; (80103b8 <vTaskSwitchContext+0xdc>)
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	4a25      	ldr	r2, [pc, #148]	; (80103bc <vTaskSwitchContext+0xe0>)
 8010328:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 801032a:	4b26      	ldr	r3, [pc, #152]	; (80103c4 <vTaskSwitchContext+0xe8>)
 801032c:	681b      	ldr	r3, [r3, #0]
 801032e:	60fb      	str	r3, [r7, #12]
 8010330:	e00f      	b.n	8010352 <vTaskSwitchContext+0x76>
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	2b00      	cmp	r3, #0
 8010336:	d109      	bne.n	801034c <vTaskSwitchContext+0x70>
 8010338:	f04f 0350 	mov.w	r3, #80	; 0x50
 801033c:	f383 8811 	msr	BASEPRI, r3
 8010340:	f3bf 8f6f 	isb	sy
 8010344:	f3bf 8f4f 	dsb	sy
 8010348:	607b      	str	r3, [r7, #4]
 801034a:	e7fe      	b.n	801034a <vTaskSwitchContext+0x6e>
 801034c:	68fb      	ldr	r3, [r7, #12]
 801034e:	3b01      	subs	r3, #1
 8010350:	60fb      	str	r3, [r7, #12]
 8010352:	491d      	ldr	r1, [pc, #116]	; (80103c8 <vTaskSwitchContext+0xec>)
 8010354:	68fa      	ldr	r2, [r7, #12]
 8010356:	4613      	mov	r3, r2
 8010358:	009b      	lsls	r3, r3, #2
 801035a:	4413      	add	r3, r2
 801035c:	009b      	lsls	r3, r3, #2
 801035e:	440b      	add	r3, r1
 8010360:	681b      	ldr	r3, [r3, #0]
 8010362:	2b00      	cmp	r3, #0
 8010364:	d0e5      	beq.n	8010332 <vTaskSwitchContext+0x56>
 8010366:	68fa      	ldr	r2, [r7, #12]
 8010368:	4613      	mov	r3, r2
 801036a:	009b      	lsls	r3, r3, #2
 801036c:	4413      	add	r3, r2
 801036e:	009b      	lsls	r3, r3, #2
 8010370:	4a15      	ldr	r2, [pc, #84]	; (80103c8 <vTaskSwitchContext+0xec>)
 8010372:	4413      	add	r3, r2
 8010374:	60bb      	str	r3, [r7, #8]
 8010376:	68bb      	ldr	r3, [r7, #8]
 8010378:	685b      	ldr	r3, [r3, #4]
 801037a:	685a      	ldr	r2, [r3, #4]
 801037c:	68bb      	ldr	r3, [r7, #8]
 801037e:	605a      	str	r2, [r3, #4]
 8010380:	68bb      	ldr	r3, [r7, #8]
 8010382:	685a      	ldr	r2, [r3, #4]
 8010384:	68bb      	ldr	r3, [r7, #8]
 8010386:	3308      	adds	r3, #8
 8010388:	429a      	cmp	r2, r3
 801038a:	d104      	bne.n	8010396 <vTaskSwitchContext+0xba>
 801038c:	68bb      	ldr	r3, [r7, #8]
 801038e:	685b      	ldr	r3, [r3, #4]
 8010390:	685a      	ldr	r2, [r3, #4]
 8010392:	68bb      	ldr	r3, [r7, #8]
 8010394:	605a      	str	r2, [r3, #4]
 8010396:	68bb      	ldr	r3, [r7, #8]
 8010398:	685b      	ldr	r3, [r3, #4]
 801039a:	68db      	ldr	r3, [r3, #12]
 801039c:	4a08      	ldr	r2, [pc, #32]	; (80103c0 <vTaskSwitchContext+0xe4>)
 801039e:	6013      	str	r3, [r2, #0]
 80103a0:	4a08      	ldr	r2, [pc, #32]	; (80103c4 <vTaskSwitchContext+0xe8>)
 80103a2:	68fb      	ldr	r3, [r7, #12]
 80103a4:	6013      	str	r3, [r2, #0]
}
 80103a6:	bf00      	nop
 80103a8:	3710      	adds	r7, #16
 80103aa:	46bd      	mov	sp, r7
 80103ac:	bd80      	pop	{r7, pc}
 80103ae:	bf00      	nop
 80103b0:	20000f08 	.word	0x20000f08
 80103b4:	20000ef4 	.word	0x20000ef4
 80103b8:	20000f10 	.word	0x20000f10
 80103bc:	20000f0c 	.word	0x20000f0c
 80103c0:	20000a0c 	.word	0x20000a0c
 80103c4:	20000ee8 	.word	0x20000ee8
 80103c8:	20000a10 	.word	0x20000a10

080103cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80103cc:	b580      	push	{r7, lr}
 80103ce:	b084      	sub	sp, #16
 80103d0:	af00      	add	r7, sp, #0
 80103d2:	6078      	str	r0, [r7, #4]
 80103d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d109      	bne.n	80103f0 <vTaskPlaceOnEventList+0x24>
 80103dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103e0:	f383 8811 	msr	BASEPRI, r3
 80103e4:	f3bf 8f6f 	isb	sy
 80103e8:	f3bf 8f4f 	dsb	sy
 80103ec:	60fb      	str	r3, [r7, #12]
 80103ee:	e7fe      	b.n	80103ee <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80103f0:	4b07      	ldr	r3, [pc, #28]	; (8010410 <vTaskPlaceOnEventList+0x44>)
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	3318      	adds	r3, #24
 80103f6:	4619      	mov	r1, r3
 80103f8:	6878      	ldr	r0, [r7, #4]
 80103fa:	f7fe fe05 	bl	800f008 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80103fe:	2101      	movs	r1, #1
 8010400:	6838      	ldr	r0, [r7, #0]
 8010402:	f000 fa75 	bl	80108f0 <prvAddCurrentTaskToDelayedList>
}
 8010406:	bf00      	nop
 8010408:	3710      	adds	r7, #16
 801040a:	46bd      	mov	sp, r7
 801040c:	bd80      	pop	{r7, pc}
 801040e:	bf00      	nop
 8010410:	20000a0c 	.word	0x20000a0c

08010414 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010414:	b580      	push	{r7, lr}
 8010416:	b086      	sub	sp, #24
 8010418:	af00      	add	r7, sp, #0
 801041a:	60f8      	str	r0, [r7, #12]
 801041c:	60b9      	str	r1, [r7, #8]
 801041e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	2b00      	cmp	r3, #0
 8010424:	d109      	bne.n	801043a <vTaskPlaceOnEventListRestricted+0x26>
 8010426:	f04f 0350 	mov.w	r3, #80	; 0x50
 801042a:	f383 8811 	msr	BASEPRI, r3
 801042e:	f3bf 8f6f 	isb	sy
 8010432:	f3bf 8f4f 	dsb	sy
 8010436:	617b      	str	r3, [r7, #20]
 8010438:	e7fe      	b.n	8010438 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801043a:	4b0a      	ldr	r3, [pc, #40]	; (8010464 <vTaskPlaceOnEventListRestricted+0x50>)
 801043c:	681b      	ldr	r3, [r3, #0]
 801043e:	3318      	adds	r3, #24
 8010440:	4619      	mov	r1, r3
 8010442:	68f8      	ldr	r0, [r7, #12]
 8010444:	f7fe fdbd 	bl	800efc2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	2b00      	cmp	r3, #0
 801044c:	d002      	beq.n	8010454 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 801044e:	f04f 33ff 	mov.w	r3, #4294967295
 8010452:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010454:	6879      	ldr	r1, [r7, #4]
 8010456:	68b8      	ldr	r0, [r7, #8]
 8010458:	f000 fa4a 	bl	80108f0 <prvAddCurrentTaskToDelayedList>
	}
 801045c:	bf00      	nop
 801045e:	3718      	adds	r7, #24
 8010460:	46bd      	mov	sp, r7
 8010462:	bd80      	pop	{r7, pc}
 8010464:	20000a0c 	.word	0x20000a0c

08010468 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010468:	b580      	push	{r7, lr}
 801046a:	b086      	sub	sp, #24
 801046c:	af00      	add	r7, sp, #0
 801046e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	68db      	ldr	r3, [r3, #12]
 8010474:	68db      	ldr	r3, [r3, #12]
 8010476:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010478:	693b      	ldr	r3, [r7, #16]
 801047a:	2b00      	cmp	r3, #0
 801047c:	d109      	bne.n	8010492 <xTaskRemoveFromEventList+0x2a>
 801047e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010482:	f383 8811 	msr	BASEPRI, r3
 8010486:	f3bf 8f6f 	isb	sy
 801048a:	f3bf 8f4f 	dsb	sy
 801048e:	60fb      	str	r3, [r7, #12]
 8010490:	e7fe      	b.n	8010490 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010492:	693b      	ldr	r3, [r7, #16]
 8010494:	3318      	adds	r3, #24
 8010496:	4618      	mov	r0, r3
 8010498:	f7fe fdee 	bl	800f078 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801049c:	4b1d      	ldr	r3, [pc, #116]	; (8010514 <xTaskRemoveFromEventList+0xac>)
 801049e:	681b      	ldr	r3, [r3, #0]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d11d      	bne.n	80104e0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80104a4:	693b      	ldr	r3, [r7, #16]
 80104a6:	3304      	adds	r3, #4
 80104a8:	4618      	mov	r0, r3
 80104aa:	f7fe fde5 	bl	800f078 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80104ae:	693b      	ldr	r3, [r7, #16]
 80104b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104b2:	4b19      	ldr	r3, [pc, #100]	; (8010518 <xTaskRemoveFromEventList+0xb0>)
 80104b4:	681b      	ldr	r3, [r3, #0]
 80104b6:	429a      	cmp	r2, r3
 80104b8:	d903      	bls.n	80104c2 <xTaskRemoveFromEventList+0x5a>
 80104ba:	693b      	ldr	r3, [r7, #16]
 80104bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80104be:	4a16      	ldr	r2, [pc, #88]	; (8010518 <xTaskRemoveFromEventList+0xb0>)
 80104c0:	6013      	str	r3, [r2, #0]
 80104c2:	693b      	ldr	r3, [r7, #16]
 80104c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104c6:	4613      	mov	r3, r2
 80104c8:	009b      	lsls	r3, r3, #2
 80104ca:	4413      	add	r3, r2
 80104cc:	009b      	lsls	r3, r3, #2
 80104ce:	4a13      	ldr	r2, [pc, #76]	; (801051c <xTaskRemoveFromEventList+0xb4>)
 80104d0:	441a      	add	r2, r3
 80104d2:	693b      	ldr	r3, [r7, #16]
 80104d4:	3304      	adds	r3, #4
 80104d6:	4619      	mov	r1, r3
 80104d8:	4610      	mov	r0, r2
 80104da:	f7fe fd72 	bl	800efc2 <vListInsertEnd>
 80104de:	e005      	b.n	80104ec <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80104e0:	693b      	ldr	r3, [r7, #16]
 80104e2:	3318      	adds	r3, #24
 80104e4:	4619      	mov	r1, r3
 80104e6:	480e      	ldr	r0, [pc, #56]	; (8010520 <xTaskRemoveFromEventList+0xb8>)
 80104e8:	f7fe fd6b 	bl	800efc2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80104ec:	693b      	ldr	r3, [r7, #16]
 80104ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104f0:	4b0c      	ldr	r3, [pc, #48]	; (8010524 <xTaskRemoveFromEventList+0xbc>)
 80104f2:	681b      	ldr	r3, [r3, #0]
 80104f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80104f6:	429a      	cmp	r2, r3
 80104f8:	d905      	bls.n	8010506 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80104fa:	2301      	movs	r3, #1
 80104fc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80104fe:	4b0a      	ldr	r3, [pc, #40]	; (8010528 <xTaskRemoveFromEventList+0xc0>)
 8010500:	2201      	movs	r2, #1
 8010502:	601a      	str	r2, [r3, #0]
 8010504:	e001      	b.n	801050a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8010506:	2300      	movs	r3, #0
 8010508:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 801050a:	697b      	ldr	r3, [r7, #20]
}
 801050c:	4618      	mov	r0, r3
 801050e:	3718      	adds	r7, #24
 8010510:	46bd      	mov	sp, r7
 8010512:	bd80      	pop	{r7, pc}
 8010514:	20000f08 	.word	0x20000f08
 8010518:	20000ee8 	.word	0x20000ee8
 801051c:	20000a10 	.word	0x20000a10
 8010520:	20000ea0 	.word	0x20000ea0
 8010524:	20000a0c 	.word	0x20000a0c
 8010528:	20000ef4 	.word	0x20000ef4

0801052c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801052c:	b480      	push	{r7}
 801052e:	b083      	sub	sp, #12
 8010530:	af00      	add	r7, sp, #0
 8010532:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010534:	4b06      	ldr	r3, [pc, #24]	; (8010550 <vTaskInternalSetTimeOutState+0x24>)
 8010536:	681a      	ldr	r2, [r3, #0]
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801053c:	4b05      	ldr	r3, [pc, #20]	; (8010554 <vTaskInternalSetTimeOutState+0x28>)
 801053e:	681a      	ldr	r2, [r3, #0]
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	605a      	str	r2, [r3, #4]
}
 8010544:	bf00      	nop
 8010546:	370c      	adds	r7, #12
 8010548:	46bd      	mov	sp, r7
 801054a:	bc80      	pop	{r7}
 801054c:	4770      	bx	lr
 801054e:	bf00      	nop
 8010550:	20000ef8 	.word	0x20000ef8
 8010554:	20000ee4 	.word	0x20000ee4

08010558 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010558:	b580      	push	{r7, lr}
 801055a:	b088      	sub	sp, #32
 801055c:	af00      	add	r7, sp, #0
 801055e:	6078      	str	r0, [r7, #4]
 8010560:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	2b00      	cmp	r3, #0
 8010566:	d109      	bne.n	801057c <xTaskCheckForTimeOut+0x24>
 8010568:	f04f 0350 	mov.w	r3, #80	; 0x50
 801056c:	f383 8811 	msr	BASEPRI, r3
 8010570:	f3bf 8f6f 	isb	sy
 8010574:	f3bf 8f4f 	dsb	sy
 8010578:	613b      	str	r3, [r7, #16]
 801057a:	e7fe      	b.n	801057a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 801057c:	683b      	ldr	r3, [r7, #0]
 801057e:	2b00      	cmp	r3, #0
 8010580:	d109      	bne.n	8010596 <xTaskCheckForTimeOut+0x3e>
 8010582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010586:	f383 8811 	msr	BASEPRI, r3
 801058a:	f3bf 8f6f 	isb	sy
 801058e:	f3bf 8f4f 	dsb	sy
 8010592:	60fb      	str	r3, [r7, #12]
 8010594:	e7fe      	b.n	8010594 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8010596:	f000 fdf7 	bl	8011188 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801059a:	4b1d      	ldr	r3, [pc, #116]	; (8010610 <xTaskCheckForTimeOut+0xb8>)
 801059c:	681b      	ldr	r3, [r3, #0]
 801059e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	685b      	ldr	r3, [r3, #4]
 80105a4:	69ba      	ldr	r2, [r7, #24]
 80105a6:	1ad3      	subs	r3, r2, r3
 80105a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80105aa:	683b      	ldr	r3, [r7, #0]
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105b2:	d102      	bne.n	80105ba <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80105b4:	2300      	movs	r3, #0
 80105b6:	61fb      	str	r3, [r7, #28]
 80105b8:	e023      	b.n	8010602 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	681a      	ldr	r2, [r3, #0]
 80105be:	4b15      	ldr	r3, [pc, #84]	; (8010614 <xTaskCheckForTimeOut+0xbc>)
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	429a      	cmp	r2, r3
 80105c4:	d007      	beq.n	80105d6 <xTaskCheckForTimeOut+0x7e>
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	685b      	ldr	r3, [r3, #4]
 80105ca:	69ba      	ldr	r2, [r7, #24]
 80105cc:	429a      	cmp	r2, r3
 80105ce:	d302      	bcc.n	80105d6 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80105d0:	2301      	movs	r3, #1
 80105d2:	61fb      	str	r3, [r7, #28]
 80105d4:	e015      	b.n	8010602 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80105d6:	683b      	ldr	r3, [r7, #0]
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	697a      	ldr	r2, [r7, #20]
 80105dc:	429a      	cmp	r2, r3
 80105de:	d20b      	bcs.n	80105f8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80105e0:	683b      	ldr	r3, [r7, #0]
 80105e2:	681a      	ldr	r2, [r3, #0]
 80105e4:	697b      	ldr	r3, [r7, #20]
 80105e6:	1ad2      	subs	r2, r2, r3
 80105e8:	683b      	ldr	r3, [r7, #0]
 80105ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80105ec:	6878      	ldr	r0, [r7, #4]
 80105ee:	f7ff ff9d 	bl	801052c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80105f2:	2300      	movs	r3, #0
 80105f4:	61fb      	str	r3, [r7, #28]
 80105f6:	e004      	b.n	8010602 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80105f8:	683b      	ldr	r3, [r7, #0]
 80105fa:	2200      	movs	r2, #0
 80105fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80105fe:	2301      	movs	r3, #1
 8010600:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010602:	f000 fdef 	bl	80111e4 <vPortExitCritical>

	return xReturn;
 8010606:	69fb      	ldr	r3, [r7, #28]
}
 8010608:	4618      	mov	r0, r3
 801060a:	3720      	adds	r7, #32
 801060c:	46bd      	mov	sp, r7
 801060e:	bd80      	pop	{r7, pc}
 8010610:	20000ee4 	.word	0x20000ee4
 8010614:	20000ef8 	.word	0x20000ef8

08010618 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010618:	b480      	push	{r7}
 801061a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801061c:	4b03      	ldr	r3, [pc, #12]	; (801062c <vTaskMissedYield+0x14>)
 801061e:	2201      	movs	r2, #1
 8010620:	601a      	str	r2, [r3, #0]
}
 8010622:	bf00      	nop
 8010624:	46bd      	mov	sp, r7
 8010626:	bc80      	pop	{r7}
 8010628:	4770      	bx	lr
 801062a:	bf00      	nop
 801062c:	20000ef4 	.word	0x20000ef4

08010630 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010630:	b580      	push	{r7, lr}
 8010632:	b082      	sub	sp, #8
 8010634:	af00      	add	r7, sp, #0
 8010636:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010638:	f000 f852 	bl	80106e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801063c:	4b06      	ldr	r3, [pc, #24]	; (8010658 <prvIdleTask+0x28>)
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	2b01      	cmp	r3, #1
 8010642:	d9f9      	bls.n	8010638 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010644:	4b05      	ldr	r3, [pc, #20]	; (801065c <prvIdleTask+0x2c>)
 8010646:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801064a:	601a      	str	r2, [r3, #0]
 801064c:	f3bf 8f4f 	dsb	sy
 8010650:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010654:	e7f0      	b.n	8010638 <prvIdleTask+0x8>
 8010656:	bf00      	nop
 8010658:	20000a10 	.word	0x20000a10
 801065c:	e000ed04 	.word	0xe000ed04

08010660 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010660:	b580      	push	{r7, lr}
 8010662:	b082      	sub	sp, #8
 8010664:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010666:	2300      	movs	r3, #0
 8010668:	607b      	str	r3, [r7, #4]
 801066a:	e00c      	b.n	8010686 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801066c:	687a      	ldr	r2, [r7, #4]
 801066e:	4613      	mov	r3, r2
 8010670:	009b      	lsls	r3, r3, #2
 8010672:	4413      	add	r3, r2
 8010674:	009b      	lsls	r3, r3, #2
 8010676:	4a12      	ldr	r2, [pc, #72]	; (80106c0 <prvInitialiseTaskLists+0x60>)
 8010678:	4413      	add	r3, r2
 801067a:	4618      	mov	r0, r3
 801067c:	f7fe fc76 	bl	800ef6c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	3301      	adds	r3, #1
 8010684:	607b      	str	r3, [r7, #4]
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	2b37      	cmp	r3, #55	; 0x37
 801068a:	d9ef      	bls.n	801066c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801068c:	480d      	ldr	r0, [pc, #52]	; (80106c4 <prvInitialiseTaskLists+0x64>)
 801068e:	f7fe fc6d 	bl	800ef6c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010692:	480d      	ldr	r0, [pc, #52]	; (80106c8 <prvInitialiseTaskLists+0x68>)
 8010694:	f7fe fc6a 	bl	800ef6c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010698:	480c      	ldr	r0, [pc, #48]	; (80106cc <prvInitialiseTaskLists+0x6c>)
 801069a:	f7fe fc67 	bl	800ef6c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801069e:	480c      	ldr	r0, [pc, #48]	; (80106d0 <prvInitialiseTaskLists+0x70>)
 80106a0:	f7fe fc64 	bl	800ef6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80106a4:	480b      	ldr	r0, [pc, #44]	; (80106d4 <prvInitialiseTaskLists+0x74>)
 80106a6:	f7fe fc61 	bl	800ef6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80106aa:	4b0b      	ldr	r3, [pc, #44]	; (80106d8 <prvInitialiseTaskLists+0x78>)
 80106ac:	4a05      	ldr	r2, [pc, #20]	; (80106c4 <prvInitialiseTaskLists+0x64>)
 80106ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80106b0:	4b0a      	ldr	r3, [pc, #40]	; (80106dc <prvInitialiseTaskLists+0x7c>)
 80106b2:	4a05      	ldr	r2, [pc, #20]	; (80106c8 <prvInitialiseTaskLists+0x68>)
 80106b4:	601a      	str	r2, [r3, #0]
}
 80106b6:	bf00      	nop
 80106b8:	3708      	adds	r7, #8
 80106ba:	46bd      	mov	sp, r7
 80106bc:	bd80      	pop	{r7, pc}
 80106be:	bf00      	nop
 80106c0:	20000a10 	.word	0x20000a10
 80106c4:	20000e70 	.word	0x20000e70
 80106c8:	20000e84 	.word	0x20000e84
 80106cc:	20000ea0 	.word	0x20000ea0
 80106d0:	20000eb4 	.word	0x20000eb4
 80106d4:	20000ecc 	.word	0x20000ecc
 80106d8:	20000e98 	.word	0x20000e98
 80106dc:	20000e9c 	.word	0x20000e9c

080106e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80106e0:	b580      	push	{r7, lr}
 80106e2:	b082      	sub	sp, #8
 80106e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80106e6:	e019      	b.n	801071c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80106e8:	f000 fd4e 	bl	8011188 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80106ec:	4b0f      	ldr	r3, [pc, #60]	; (801072c <prvCheckTasksWaitingTermination+0x4c>)
 80106ee:	68db      	ldr	r3, [r3, #12]
 80106f0:	68db      	ldr	r3, [r3, #12]
 80106f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	3304      	adds	r3, #4
 80106f8:	4618      	mov	r0, r3
 80106fa:	f7fe fcbd 	bl	800f078 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80106fe:	4b0c      	ldr	r3, [pc, #48]	; (8010730 <prvCheckTasksWaitingTermination+0x50>)
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	3b01      	subs	r3, #1
 8010704:	4a0a      	ldr	r2, [pc, #40]	; (8010730 <prvCheckTasksWaitingTermination+0x50>)
 8010706:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010708:	4b0a      	ldr	r3, [pc, #40]	; (8010734 <prvCheckTasksWaitingTermination+0x54>)
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	3b01      	subs	r3, #1
 801070e:	4a09      	ldr	r2, [pc, #36]	; (8010734 <prvCheckTasksWaitingTermination+0x54>)
 8010710:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010712:	f000 fd67 	bl	80111e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010716:	6878      	ldr	r0, [r7, #4]
 8010718:	f000 f80e 	bl	8010738 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801071c:	4b05      	ldr	r3, [pc, #20]	; (8010734 <prvCheckTasksWaitingTermination+0x54>)
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	2b00      	cmp	r3, #0
 8010722:	d1e1      	bne.n	80106e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010724:	bf00      	nop
 8010726:	3708      	adds	r7, #8
 8010728:	46bd      	mov	sp, r7
 801072a:	bd80      	pop	{r7, pc}
 801072c:	20000eb4 	.word	0x20000eb4
 8010730:	20000ee0 	.word	0x20000ee0
 8010734:	20000ec8 	.word	0x20000ec8

08010738 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010738:	b580      	push	{r7, lr}
 801073a:	b084      	sub	sp, #16
 801073c:	af00      	add	r7, sp, #0
 801073e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8010746:	2b00      	cmp	r3, #0
 8010748:	d108      	bne.n	801075c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801074e:	4618      	mov	r0, r3
 8010750:	f000 fed2 	bl	80114f8 <vPortFree>
				vPortFree( pxTCB );
 8010754:	6878      	ldr	r0, [r7, #4]
 8010756:	f000 fecf 	bl	80114f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801075a:	e017      	b.n	801078c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8010762:	2b01      	cmp	r3, #1
 8010764:	d103      	bne.n	801076e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8010766:	6878      	ldr	r0, [r7, #4]
 8010768:	f000 fec6 	bl	80114f8 <vPortFree>
	}
 801076c:	e00e      	b.n	801078c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8010774:	2b02      	cmp	r3, #2
 8010776:	d009      	beq.n	801078c <prvDeleteTCB+0x54>
 8010778:	f04f 0350 	mov.w	r3, #80	; 0x50
 801077c:	f383 8811 	msr	BASEPRI, r3
 8010780:	f3bf 8f6f 	isb	sy
 8010784:	f3bf 8f4f 	dsb	sy
 8010788:	60fb      	str	r3, [r7, #12]
 801078a:	e7fe      	b.n	801078a <prvDeleteTCB+0x52>
	}
 801078c:	bf00      	nop
 801078e:	3710      	adds	r7, #16
 8010790:	46bd      	mov	sp, r7
 8010792:	bd80      	pop	{r7, pc}

08010794 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010794:	b480      	push	{r7}
 8010796:	b083      	sub	sp, #12
 8010798:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801079a:	4b0e      	ldr	r3, [pc, #56]	; (80107d4 <prvResetNextTaskUnblockTime+0x40>)
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	681b      	ldr	r3, [r3, #0]
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d101      	bne.n	80107a8 <prvResetNextTaskUnblockTime+0x14>
 80107a4:	2301      	movs	r3, #1
 80107a6:	e000      	b.n	80107aa <prvResetNextTaskUnblockTime+0x16>
 80107a8:	2300      	movs	r3, #0
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d004      	beq.n	80107b8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80107ae:	4b0a      	ldr	r3, [pc, #40]	; (80107d8 <prvResetNextTaskUnblockTime+0x44>)
 80107b0:	f04f 32ff 	mov.w	r2, #4294967295
 80107b4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80107b6:	e008      	b.n	80107ca <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80107b8:	4b06      	ldr	r3, [pc, #24]	; (80107d4 <prvResetNextTaskUnblockTime+0x40>)
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	68db      	ldr	r3, [r3, #12]
 80107be:	68db      	ldr	r3, [r3, #12]
 80107c0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	685b      	ldr	r3, [r3, #4]
 80107c6:	4a04      	ldr	r2, [pc, #16]	; (80107d8 <prvResetNextTaskUnblockTime+0x44>)
 80107c8:	6013      	str	r3, [r2, #0]
}
 80107ca:	bf00      	nop
 80107cc:	370c      	adds	r7, #12
 80107ce:	46bd      	mov	sp, r7
 80107d0:	bc80      	pop	{r7}
 80107d2:	4770      	bx	lr
 80107d4:	20000e98 	.word	0x20000e98
 80107d8:	20000f00 	.word	0x20000f00

080107dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80107dc:	b480      	push	{r7}
 80107de:	b083      	sub	sp, #12
 80107e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80107e2:	4b0b      	ldr	r3, [pc, #44]	; (8010810 <xTaskGetSchedulerState+0x34>)
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d102      	bne.n	80107f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80107ea:	2301      	movs	r3, #1
 80107ec:	607b      	str	r3, [r7, #4]
 80107ee:	e008      	b.n	8010802 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80107f0:	4b08      	ldr	r3, [pc, #32]	; (8010814 <xTaskGetSchedulerState+0x38>)
 80107f2:	681b      	ldr	r3, [r3, #0]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d102      	bne.n	80107fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80107f8:	2302      	movs	r3, #2
 80107fa:	607b      	str	r3, [r7, #4]
 80107fc:	e001      	b.n	8010802 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80107fe:	2300      	movs	r3, #0
 8010800:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010802:	687b      	ldr	r3, [r7, #4]
	}
 8010804:	4618      	mov	r0, r3
 8010806:	370c      	adds	r7, #12
 8010808:	46bd      	mov	sp, r7
 801080a:	bc80      	pop	{r7}
 801080c:	4770      	bx	lr
 801080e:	bf00      	nop
 8010810:	20000eec 	.word	0x20000eec
 8010814:	20000f08 	.word	0x20000f08

08010818 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010818:	b580      	push	{r7, lr}
 801081a:	b086      	sub	sp, #24
 801081c:	af00      	add	r7, sp, #0
 801081e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010824:	2300      	movs	r3, #0
 8010826:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	2b00      	cmp	r3, #0
 801082c:	d054      	beq.n	80108d8 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801082e:	4b2d      	ldr	r3, [pc, #180]	; (80108e4 <xTaskPriorityDisinherit+0xcc>)
 8010830:	681b      	ldr	r3, [r3, #0]
 8010832:	693a      	ldr	r2, [r7, #16]
 8010834:	429a      	cmp	r2, r3
 8010836:	d009      	beq.n	801084c <xTaskPriorityDisinherit+0x34>
 8010838:	f04f 0350 	mov.w	r3, #80	; 0x50
 801083c:	f383 8811 	msr	BASEPRI, r3
 8010840:	f3bf 8f6f 	isb	sy
 8010844:	f3bf 8f4f 	dsb	sy
 8010848:	60fb      	str	r3, [r7, #12]
 801084a:	e7fe      	b.n	801084a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 801084c:	693b      	ldr	r3, [r7, #16]
 801084e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010850:	2b00      	cmp	r3, #0
 8010852:	d109      	bne.n	8010868 <xTaskPriorityDisinherit+0x50>
 8010854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010858:	f383 8811 	msr	BASEPRI, r3
 801085c:	f3bf 8f6f 	isb	sy
 8010860:	f3bf 8f4f 	dsb	sy
 8010864:	60bb      	str	r3, [r7, #8]
 8010866:	e7fe      	b.n	8010866 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8010868:	693b      	ldr	r3, [r7, #16]
 801086a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801086c:	1e5a      	subs	r2, r3, #1
 801086e:	693b      	ldr	r3, [r7, #16]
 8010870:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010872:	693b      	ldr	r3, [r7, #16]
 8010874:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010876:	693b      	ldr	r3, [r7, #16]
 8010878:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801087a:	429a      	cmp	r2, r3
 801087c:	d02c      	beq.n	80108d8 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801087e:	693b      	ldr	r3, [r7, #16]
 8010880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010882:	2b00      	cmp	r3, #0
 8010884:	d128      	bne.n	80108d8 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010886:	693b      	ldr	r3, [r7, #16]
 8010888:	3304      	adds	r3, #4
 801088a:	4618      	mov	r0, r3
 801088c:	f7fe fbf4 	bl	800f078 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010890:	693b      	ldr	r3, [r7, #16]
 8010892:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010894:	693b      	ldr	r3, [r7, #16]
 8010896:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010898:	693b      	ldr	r3, [r7, #16]
 801089a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801089c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80108a0:	693b      	ldr	r3, [r7, #16]
 80108a2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80108a4:	693b      	ldr	r3, [r7, #16]
 80108a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80108a8:	4b0f      	ldr	r3, [pc, #60]	; (80108e8 <xTaskPriorityDisinherit+0xd0>)
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	429a      	cmp	r2, r3
 80108ae:	d903      	bls.n	80108b8 <xTaskPriorityDisinherit+0xa0>
 80108b0:	693b      	ldr	r3, [r7, #16]
 80108b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108b4:	4a0c      	ldr	r2, [pc, #48]	; (80108e8 <xTaskPriorityDisinherit+0xd0>)
 80108b6:	6013      	str	r3, [r2, #0]
 80108b8:	693b      	ldr	r3, [r7, #16]
 80108ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80108bc:	4613      	mov	r3, r2
 80108be:	009b      	lsls	r3, r3, #2
 80108c0:	4413      	add	r3, r2
 80108c2:	009b      	lsls	r3, r3, #2
 80108c4:	4a09      	ldr	r2, [pc, #36]	; (80108ec <xTaskPriorityDisinherit+0xd4>)
 80108c6:	441a      	add	r2, r3
 80108c8:	693b      	ldr	r3, [r7, #16]
 80108ca:	3304      	adds	r3, #4
 80108cc:	4619      	mov	r1, r3
 80108ce:	4610      	mov	r0, r2
 80108d0:	f7fe fb77 	bl	800efc2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80108d4:	2301      	movs	r3, #1
 80108d6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80108d8:	697b      	ldr	r3, [r7, #20]
	}
 80108da:	4618      	mov	r0, r3
 80108dc:	3718      	adds	r7, #24
 80108de:	46bd      	mov	sp, r7
 80108e0:	bd80      	pop	{r7, pc}
 80108e2:	bf00      	nop
 80108e4:	20000a0c 	.word	0x20000a0c
 80108e8:	20000ee8 	.word	0x20000ee8
 80108ec:	20000a10 	.word	0x20000a10

080108f0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80108f0:	b580      	push	{r7, lr}
 80108f2:	b084      	sub	sp, #16
 80108f4:	af00      	add	r7, sp, #0
 80108f6:	6078      	str	r0, [r7, #4]
 80108f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80108fa:	4b21      	ldr	r3, [pc, #132]	; (8010980 <prvAddCurrentTaskToDelayedList+0x90>)
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010900:	4b20      	ldr	r3, [pc, #128]	; (8010984 <prvAddCurrentTaskToDelayedList+0x94>)
 8010902:	681b      	ldr	r3, [r3, #0]
 8010904:	3304      	adds	r3, #4
 8010906:	4618      	mov	r0, r3
 8010908:	f7fe fbb6 	bl	800f078 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010912:	d10a      	bne.n	801092a <prvAddCurrentTaskToDelayedList+0x3a>
 8010914:	683b      	ldr	r3, [r7, #0]
 8010916:	2b00      	cmp	r3, #0
 8010918:	d007      	beq.n	801092a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801091a:	4b1a      	ldr	r3, [pc, #104]	; (8010984 <prvAddCurrentTaskToDelayedList+0x94>)
 801091c:	681b      	ldr	r3, [r3, #0]
 801091e:	3304      	adds	r3, #4
 8010920:	4619      	mov	r1, r3
 8010922:	4819      	ldr	r0, [pc, #100]	; (8010988 <prvAddCurrentTaskToDelayedList+0x98>)
 8010924:	f7fe fb4d 	bl	800efc2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010928:	e026      	b.n	8010978 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801092a:	68fa      	ldr	r2, [r7, #12]
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	4413      	add	r3, r2
 8010930:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010932:	4b14      	ldr	r3, [pc, #80]	; (8010984 <prvAddCurrentTaskToDelayedList+0x94>)
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	68ba      	ldr	r2, [r7, #8]
 8010938:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801093a:	68ba      	ldr	r2, [r7, #8]
 801093c:	68fb      	ldr	r3, [r7, #12]
 801093e:	429a      	cmp	r2, r3
 8010940:	d209      	bcs.n	8010956 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010942:	4b12      	ldr	r3, [pc, #72]	; (801098c <prvAddCurrentTaskToDelayedList+0x9c>)
 8010944:	681a      	ldr	r2, [r3, #0]
 8010946:	4b0f      	ldr	r3, [pc, #60]	; (8010984 <prvAddCurrentTaskToDelayedList+0x94>)
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	3304      	adds	r3, #4
 801094c:	4619      	mov	r1, r3
 801094e:	4610      	mov	r0, r2
 8010950:	f7fe fb5a 	bl	800f008 <vListInsert>
}
 8010954:	e010      	b.n	8010978 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010956:	4b0e      	ldr	r3, [pc, #56]	; (8010990 <prvAddCurrentTaskToDelayedList+0xa0>)
 8010958:	681a      	ldr	r2, [r3, #0]
 801095a:	4b0a      	ldr	r3, [pc, #40]	; (8010984 <prvAddCurrentTaskToDelayedList+0x94>)
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	3304      	adds	r3, #4
 8010960:	4619      	mov	r1, r3
 8010962:	4610      	mov	r0, r2
 8010964:	f7fe fb50 	bl	800f008 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010968:	4b0a      	ldr	r3, [pc, #40]	; (8010994 <prvAddCurrentTaskToDelayedList+0xa4>)
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	68ba      	ldr	r2, [r7, #8]
 801096e:	429a      	cmp	r2, r3
 8010970:	d202      	bcs.n	8010978 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8010972:	4a08      	ldr	r2, [pc, #32]	; (8010994 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010974:	68bb      	ldr	r3, [r7, #8]
 8010976:	6013      	str	r3, [r2, #0]
}
 8010978:	bf00      	nop
 801097a:	3710      	adds	r7, #16
 801097c:	46bd      	mov	sp, r7
 801097e:	bd80      	pop	{r7, pc}
 8010980:	20000ee4 	.word	0x20000ee4
 8010984:	20000a0c 	.word	0x20000a0c
 8010988:	20000ecc 	.word	0x20000ecc
 801098c:	20000e9c 	.word	0x20000e9c
 8010990:	20000e98 	.word	0x20000e98
 8010994:	20000f00 	.word	0x20000f00

08010998 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010998:	b580      	push	{r7, lr}
 801099a:	b08a      	sub	sp, #40	; 0x28
 801099c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801099e:	2300      	movs	r3, #0
 80109a0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80109a2:	f000 fac3 	bl	8010f2c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80109a6:	4b1c      	ldr	r3, [pc, #112]	; (8010a18 <xTimerCreateTimerTask+0x80>)
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d021      	beq.n	80109f2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80109ae:	2300      	movs	r3, #0
 80109b0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80109b2:	2300      	movs	r3, #0
 80109b4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80109b6:	1d3a      	adds	r2, r7, #4
 80109b8:	f107 0108 	add.w	r1, r7, #8
 80109bc:	f107 030c 	add.w	r3, r7, #12
 80109c0:	4618      	mov	r0, r3
 80109c2:	f7fe fab9 	bl	800ef38 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80109c6:	6879      	ldr	r1, [r7, #4]
 80109c8:	68bb      	ldr	r3, [r7, #8]
 80109ca:	68fa      	ldr	r2, [r7, #12]
 80109cc:	9202      	str	r2, [sp, #8]
 80109ce:	9301      	str	r3, [sp, #4]
 80109d0:	2302      	movs	r3, #2
 80109d2:	9300      	str	r3, [sp, #0]
 80109d4:	2300      	movs	r3, #0
 80109d6:	460a      	mov	r2, r1
 80109d8:	4910      	ldr	r1, [pc, #64]	; (8010a1c <xTimerCreateTimerTask+0x84>)
 80109da:	4811      	ldr	r0, [pc, #68]	; (8010a20 <xTimerCreateTimerTask+0x88>)
 80109dc:	f7ff f8d4 	bl	800fb88 <xTaskCreateStatic>
 80109e0:	4602      	mov	r2, r0
 80109e2:	4b10      	ldr	r3, [pc, #64]	; (8010a24 <xTimerCreateTimerTask+0x8c>)
 80109e4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80109e6:	4b0f      	ldr	r3, [pc, #60]	; (8010a24 <xTimerCreateTimerTask+0x8c>)
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d001      	beq.n	80109f2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80109ee:	2301      	movs	r3, #1
 80109f0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80109f2:	697b      	ldr	r3, [r7, #20]
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	d109      	bne.n	8010a0c <xTimerCreateTimerTask+0x74>
 80109f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109fc:	f383 8811 	msr	BASEPRI, r3
 8010a00:	f3bf 8f6f 	isb	sy
 8010a04:	f3bf 8f4f 	dsb	sy
 8010a08:	613b      	str	r3, [r7, #16]
 8010a0a:	e7fe      	b.n	8010a0a <xTimerCreateTimerTask+0x72>
	return xReturn;
 8010a0c:	697b      	ldr	r3, [r7, #20]
}
 8010a0e:	4618      	mov	r0, r3
 8010a10:	3718      	adds	r7, #24
 8010a12:	46bd      	mov	sp, r7
 8010a14:	bd80      	pop	{r7, pc}
 8010a16:	bf00      	nop
 8010a18:	20000f44 	.word	0x20000f44
 8010a1c:	0801665c 	.word	0x0801665c
 8010a20:	08010b41 	.word	0x08010b41
 8010a24:	20000f48 	.word	0x20000f48

08010a28 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	b08a      	sub	sp, #40	; 0x28
 8010a2c:	af00      	add	r7, sp, #0
 8010a2e:	60f8      	str	r0, [r7, #12]
 8010a30:	60b9      	str	r1, [r7, #8]
 8010a32:	607a      	str	r2, [r7, #4]
 8010a34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010a36:	2300      	movs	r3, #0
 8010a38:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d109      	bne.n	8010a54 <xTimerGenericCommand+0x2c>
 8010a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a44:	f383 8811 	msr	BASEPRI, r3
 8010a48:	f3bf 8f6f 	isb	sy
 8010a4c:	f3bf 8f4f 	dsb	sy
 8010a50:	623b      	str	r3, [r7, #32]
 8010a52:	e7fe      	b.n	8010a52 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010a54:	4b19      	ldr	r3, [pc, #100]	; (8010abc <xTimerGenericCommand+0x94>)
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d02a      	beq.n	8010ab2 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010a5c:	68bb      	ldr	r3, [r7, #8]
 8010a5e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010a68:	68bb      	ldr	r3, [r7, #8]
 8010a6a:	2b05      	cmp	r3, #5
 8010a6c:	dc18      	bgt.n	8010aa0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010a6e:	f7ff feb5 	bl	80107dc <xTaskGetSchedulerState>
 8010a72:	4603      	mov	r3, r0
 8010a74:	2b02      	cmp	r3, #2
 8010a76:	d109      	bne.n	8010a8c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010a78:	4b10      	ldr	r3, [pc, #64]	; (8010abc <xTimerGenericCommand+0x94>)
 8010a7a:	6818      	ldr	r0, [r3, #0]
 8010a7c:	f107 0110 	add.w	r1, r7, #16
 8010a80:	2300      	movs	r3, #0
 8010a82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010a84:	f7fe fcaa 	bl	800f3dc <xQueueGenericSend>
 8010a88:	6278      	str	r0, [r7, #36]	; 0x24
 8010a8a:	e012      	b.n	8010ab2 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010a8c:	4b0b      	ldr	r3, [pc, #44]	; (8010abc <xTimerGenericCommand+0x94>)
 8010a8e:	6818      	ldr	r0, [r3, #0]
 8010a90:	f107 0110 	add.w	r1, r7, #16
 8010a94:	2300      	movs	r3, #0
 8010a96:	2200      	movs	r2, #0
 8010a98:	f7fe fca0 	bl	800f3dc <xQueueGenericSend>
 8010a9c:	6278      	str	r0, [r7, #36]	; 0x24
 8010a9e:	e008      	b.n	8010ab2 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010aa0:	4b06      	ldr	r3, [pc, #24]	; (8010abc <xTimerGenericCommand+0x94>)
 8010aa2:	6818      	ldr	r0, [r3, #0]
 8010aa4:	f107 0110 	add.w	r1, r7, #16
 8010aa8:	2300      	movs	r3, #0
 8010aaa:	683a      	ldr	r2, [r7, #0]
 8010aac:	f7fe fd90 	bl	800f5d0 <xQueueGenericSendFromISR>
 8010ab0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010ab4:	4618      	mov	r0, r3
 8010ab6:	3728      	adds	r7, #40	; 0x28
 8010ab8:	46bd      	mov	sp, r7
 8010aba:	bd80      	pop	{r7, pc}
 8010abc:	20000f44 	.word	0x20000f44

08010ac0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010ac0:	b580      	push	{r7, lr}
 8010ac2:	b088      	sub	sp, #32
 8010ac4:	af02      	add	r7, sp, #8
 8010ac6:	6078      	str	r0, [r7, #4]
 8010ac8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010aca:	4b1c      	ldr	r3, [pc, #112]	; (8010b3c <prvProcessExpiredTimer+0x7c>)
 8010acc:	681b      	ldr	r3, [r3, #0]
 8010ace:	68db      	ldr	r3, [r3, #12]
 8010ad0:	68db      	ldr	r3, [r3, #12]
 8010ad2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010ad4:	697b      	ldr	r3, [r7, #20]
 8010ad6:	3304      	adds	r3, #4
 8010ad8:	4618      	mov	r0, r3
 8010ada:	f7fe facd 	bl	800f078 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8010ade:	697b      	ldr	r3, [r7, #20]
 8010ae0:	69db      	ldr	r3, [r3, #28]
 8010ae2:	2b01      	cmp	r3, #1
 8010ae4:	d121      	bne.n	8010b2a <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010ae6:	697b      	ldr	r3, [r7, #20]
 8010ae8:	699a      	ldr	r2, [r3, #24]
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	18d1      	adds	r1, r2, r3
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	683a      	ldr	r2, [r7, #0]
 8010af2:	6978      	ldr	r0, [r7, #20]
 8010af4:	f000 f8c8 	bl	8010c88 <prvInsertTimerInActiveList>
 8010af8:	4603      	mov	r3, r0
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d015      	beq.n	8010b2a <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010afe:	2300      	movs	r3, #0
 8010b00:	9300      	str	r3, [sp, #0]
 8010b02:	2300      	movs	r3, #0
 8010b04:	687a      	ldr	r2, [r7, #4]
 8010b06:	2100      	movs	r1, #0
 8010b08:	6978      	ldr	r0, [r7, #20]
 8010b0a:	f7ff ff8d 	bl	8010a28 <xTimerGenericCommand>
 8010b0e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010b10:	693b      	ldr	r3, [r7, #16]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d109      	bne.n	8010b2a <prvProcessExpiredTimer+0x6a>
 8010b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b1a:	f383 8811 	msr	BASEPRI, r3
 8010b1e:	f3bf 8f6f 	isb	sy
 8010b22:	f3bf 8f4f 	dsb	sy
 8010b26:	60fb      	str	r3, [r7, #12]
 8010b28:	e7fe      	b.n	8010b28 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010b2a:	697b      	ldr	r3, [r7, #20]
 8010b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b2e:	6978      	ldr	r0, [r7, #20]
 8010b30:	4798      	blx	r3
}
 8010b32:	bf00      	nop
 8010b34:	3718      	adds	r7, #24
 8010b36:	46bd      	mov	sp, r7
 8010b38:	bd80      	pop	{r7, pc}
 8010b3a:	bf00      	nop
 8010b3c:	20000f3c 	.word	0x20000f3c

08010b40 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8010b40:	b580      	push	{r7, lr}
 8010b42:	b084      	sub	sp, #16
 8010b44:	af00      	add	r7, sp, #0
 8010b46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010b48:	f107 0308 	add.w	r3, r7, #8
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	f000 f857 	bl	8010c00 <prvGetNextExpireTime>
 8010b52:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010b54:	68bb      	ldr	r3, [r7, #8]
 8010b56:	4619      	mov	r1, r3
 8010b58:	68f8      	ldr	r0, [r7, #12]
 8010b5a:	f000 f803 	bl	8010b64 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010b5e:	f000 f8d5 	bl	8010d0c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010b62:	e7f1      	b.n	8010b48 <prvTimerTask+0x8>

08010b64 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010b64:	b580      	push	{r7, lr}
 8010b66:	b084      	sub	sp, #16
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	6078      	str	r0, [r7, #4]
 8010b6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010b6e:	f7ff fa3f 	bl	800fff0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010b72:	f107 0308 	add.w	r3, r7, #8
 8010b76:	4618      	mov	r0, r3
 8010b78:	f000 f866 	bl	8010c48 <prvSampleTimeNow>
 8010b7c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010b7e:	68bb      	ldr	r3, [r7, #8]
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d130      	bne.n	8010be6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010b84:	683b      	ldr	r3, [r7, #0]
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	d10a      	bne.n	8010ba0 <prvProcessTimerOrBlockTask+0x3c>
 8010b8a:	687a      	ldr	r2, [r7, #4]
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	429a      	cmp	r2, r3
 8010b90:	d806      	bhi.n	8010ba0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010b92:	f7ff fa3b 	bl	801000c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010b96:	68f9      	ldr	r1, [r7, #12]
 8010b98:	6878      	ldr	r0, [r7, #4]
 8010b9a:	f7ff ff91 	bl	8010ac0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010b9e:	e024      	b.n	8010bea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010ba0:	683b      	ldr	r3, [r7, #0]
 8010ba2:	2b00      	cmp	r3, #0
 8010ba4:	d008      	beq.n	8010bb8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010ba6:	4b13      	ldr	r3, [pc, #76]	; (8010bf4 <prvProcessTimerOrBlockTask+0x90>)
 8010ba8:	681b      	ldr	r3, [r3, #0]
 8010baa:	681b      	ldr	r3, [r3, #0]
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	bf0c      	ite	eq
 8010bb0:	2301      	moveq	r3, #1
 8010bb2:	2300      	movne	r3, #0
 8010bb4:	b2db      	uxtb	r3, r3
 8010bb6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010bb8:	4b0f      	ldr	r3, [pc, #60]	; (8010bf8 <prvProcessTimerOrBlockTask+0x94>)
 8010bba:	6818      	ldr	r0, [r3, #0]
 8010bbc:	687a      	ldr	r2, [r7, #4]
 8010bbe:	68fb      	ldr	r3, [r7, #12]
 8010bc0:	1ad3      	subs	r3, r2, r3
 8010bc2:	683a      	ldr	r2, [r7, #0]
 8010bc4:	4619      	mov	r1, r3
 8010bc6:	f7fe ffab 	bl	800fb20 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010bca:	f7ff fa1f 	bl	801000c <xTaskResumeAll>
 8010bce:	4603      	mov	r3, r0
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d10a      	bne.n	8010bea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010bd4:	4b09      	ldr	r3, [pc, #36]	; (8010bfc <prvProcessTimerOrBlockTask+0x98>)
 8010bd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010bda:	601a      	str	r2, [r3, #0]
 8010bdc:	f3bf 8f4f 	dsb	sy
 8010be0:	f3bf 8f6f 	isb	sy
}
 8010be4:	e001      	b.n	8010bea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010be6:	f7ff fa11 	bl	801000c <xTaskResumeAll>
}
 8010bea:	bf00      	nop
 8010bec:	3710      	adds	r7, #16
 8010bee:	46bd      	mov	sp, r7
 8010bf0:	bd80      	pop	{r7, pc}
 8010bf2:	bf00      	nop
 8010bf4:	20000f40 	.word	0x20000f40
 8010bf8:	20000f44 	.word	0x20000f44
 8010bfc:	e000ed04 	.word	0xe000ed04

08010c00 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010c00:	b480      	push	{r7}
 8010c02:	b085      	sub	sp, #20
 8010c04:	af00      	add	r7, sp, #0
 8010c06:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010c08:	4b0e      	ldr	r3, [pc, #56]	; (8010c44 <prvGetNextExpireTime+0x44>)
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	681b      	ldr	r3, [r3, #0]
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	bf0c      	ite	eq
 8010c12:	2301      	moveq	r3, #1
 8010c14:	2300      	movne	r3, #0
 8010c16:	b2db      	uxtb	r3, r3
 8010c18:	461a      	mov	r2, r3
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	d105      	bne.n	8010c32 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010c26:	4b07      	ldr	r3, [pc, #28]	; (8010c44 <prvGetNextExpireTime+0x44>)
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	68db      	ldr	r3, [r3, #12]
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	60fb      	str	r3, [r7, #12]
 8010c30:	e001      	b.n	8010c36 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010c32:	2300      	movs	r3, #0
 8010c34:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010c36:	68fb      	ldr	r3, [r7, #12]
}
 8010c38:	4618      	mov	r0, r3
 8010c3a:	3714      	adds	r7, #20
 8010c3c:	46bd      	mov	sp, r7
 8010c3e:	bc80      	pop	{r7}
 8010c40:	4770      	bx	lr
 8010c42:	bf00      	nop
 8010c44:	20000f3c 	.word	0x20000f3c

08010c48 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010c48:	b580      	push	{r7, lr}
 8010c4a:	b084      	sub	sp, #16
 8010c4c:	af00      	add	r7, sp, #0
 8010c4e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010c50:	f7ff fa78 	bl	8010144 <xTaskGetTickCount>
 8010c54:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010c56:	4b0b      	ldr	r3, [pc, #44]	; (8010c84 <prvSampleTimeNow+0x3c>)
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	68fa      	ldr	r2, [r7, #12]
 8010c5c:	429a      	cmp	r2, r3
 8010c5e:	d205      	bcs.n	8010c6c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010c60:	f000 f904 	bl	8010e6c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	2201      	movs	r2, #1
 8010c68:	601a      	str	r2, [r3, #0]
 8010c6a:	e002      	b.n	8010c72 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010c6c:	687b      	ldr	r3, [r7, #4]
 8010c6e:	2200      	movs	r2, #0
 8010c70:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010c72:	4a04      	ldr	r2, [pc, #16]	; (8010c84 <prvSampleTimeNow+0x3c>)
 8010c74:	68fb      	ldr	r3, [r7, #12]
 8010c76:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010c78:	68fb      	ldr	r3, [r7, #12]
}
 8010c7a:	4618      	mov	r0, r3
 8010c7c:	3710      	adds	r7, #16
 8010c7e:	46bd      	mov	sp, r7
 8010c80:	bd80      	pop	{r7, pc}
 8010c82:	bf00      	nop
 8010c84:	20000f4c 	.word	0x20000f4c

08010c88 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010c88:	b580      	push	{r7, lr}
 8010c8a:	b086      	sub	sp, #24
 8010c8c:	af00      	add	r7, sp, #0
 8010c8e:	60f8      	str	r0, [r7, #12]
 8010c90:	60b9      	str	r1, [r7, #8]
 8010c92:	607a      	str	r2, [r7, #4]
 8010c94:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010c96:	2300      	movs	r3, #0
 8010c98:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	68ba      	ldr	r2, [r7, #8]
 8010c9e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	68fa      	ldr	r2, [r7, #12]
 8010ca4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010ca6:	68ba      	ldr	r2, [r7, #8]
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	429a      	cmp	r2, r3
 8010cac:	d812      	bhi.n	8010cd4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010cae:	687a      	ldr	r2, [r7, #4]
 8010cb0:	683b      	ldr	r3, [r7, #0]
 8010cb2:	1ad2      	subs	r2, r2, r3
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	699b      	ldr	r3, [r3, #24]
 8010cb8:	429a      	cmp	r2, r3
 8010cba:	d302      	bcc.n	8010cc2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010cbc:	2301      	movs	r3, #1
 8010cbe:	617b      	str	r3, [r7, #20]
 8010cc0:	e01b      	b.n	8010cfa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010cc2:	4b10      	ldr	r3, [pc, #64]	; (8010d04 <prvInsertTimerInActiveList+0x7c>)
 8010cc4:	681a      	ldr	r2, [r3, #0]
 8010cc6:	68fb      	ldr	r3, [r7, #12]
 8010cc8:	3304      	adds	r3, #4
 8010cca:	4619      	mov	r1, r3
 8010ccc:	4610      	mov	r0, r2
 8010cce:	f7fe f99b 	bl	800f008 <vListInsert>
 8010cd2:	e012      	b.n	8010cfa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010cd4:	687a      	ldr	r2, [r7, #4]
 8010cd6:	683b      	ldr	r3, [r7, #0]
 8010cd8:	429a      	cmp	r2, r3
 8010cda:	d206      	bcs.n	8010cea <prvInsertTimerInActiveList+0x62>
 8010cdc:	68ba      	ldr	r2, [r7, #8]
 8010cde:	683b      	ldr	r3, [r7, #0]
 8010ce0:	429a      	cmp	r2, r3
 8010ce2:	d302      	bcc.n	8010cea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010ce4:	2301      	movs	r3, #1
 8010ce6:	617b      	str	r3, [r7, #20]
 8010ce8:	e007      	b.n	8010cfa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010cea:	4b07      	ldr	r3, [pc, #28]	; (8010d08 <prvInsertTimerInActiveList+0x80>)
 8010cec:	681a      	ldr	r2, [r3, #0]
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	3304      	adds	r3, #4
 8010cf2:	4619      	mov	r1, r3
 8010cf4:	4610      	mov	r0, r2
 8010cf6:	f7fe f987 	bl	800f008 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010cfa:	697b      	ldr	r3, [r7, #20]
}
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	3718      	adds	r7, #24
 8010d00:	46bd      	mov	sp, r7
 8010d02:	bd80      	pop	{r7, pc}
 8010d04:	20000f40 	.word	0x20000f40
 8010d08:	20000f3c 	.word	0x20000f3c

08010d0c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010d0c:	b580      	push	{r7, lr}
 8010d0e:	b08e      	sub	sp, #56	; 0x38
 8010d10:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010d12:	e099      	b.n	8010e48 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	da17      	bge.n	8010d4a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010d1a:	1d3b      	adds	r3, r7, #4
 8010d1c:	3304      	adds	r3, #4
 8010d1e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d109      	bne.n	8010d3a <prvProcessReceivedCommands+0x2e>
 8010d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d2a:	f383 8811 	msr	BASEPRI, r3
 8010d2e:	f3bf 8f6f 	isb	sy
 8010d32:	f3bf 8f4f 	dsb	sy
 8010d36:	61fb      	str	r3, [r7, #28]
 8010d38:	e7fe      	b.n	8010d38 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d3c:	681b      	ldr	r3, [r3, #0]
 8010d3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010d40:	6850      	ldr	r0, [r2, #4]
 8010d42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010d44:	6892      	ldr	r2, [r2, #8]
 8010d46:	4611      	mov	r1, r2
 8010d48:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	db7a      	blt.n	8010e46 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010d50:	68fb      	ldr	r3, [r7, #12]
 8010d52:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d56:	695b      	ldr	r3, [r3, #20]
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d004      	beq.n	8010d66 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d5e:	3304      	adds	r3, #4
 8010d60:	4618      	mov	r0, r3
 8010d62:	f7fe f989 	bl	800f078 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010d66:	463b      	mov	r3, r7
 8010d68:	4618      	mov	r0, r3
 8010d6a:	f7ff ff6d 	bl	8010c48 <prvSampleTimeNow>
 8010d6e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	2b09      	cmp	r3, #9
 8010d74:	d868      	bhi.n	8010e48 <prvProcessReceivedCommands+0x13c>
 8010d76:	a201      	add	r2, pc, #4	; (adr r2, 8010d7c <prvProcessReceivedCommands+0x70>)
 8010d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d7c:	08010da5 	.word	0x08010da5
 8010d80:	08010da5 	.word	0x08010da5
 8010d84:	08010da5 	.word	0x08010da5
 8010d88:	08010e49 	.word	0x08010e49
 8010d8c:	08010dff 	.word	0x08010dff
 8010d90:	08010e35 	.word	0x08010e35
 8010d94:	08010da5 	.word	0x08010da5
 8010d98:	08010da5 	.word	0x08010da5
 8010d9c:	08010e49 	.word	0x08010e49
 8010da0:	08010dff 	.word	0x08010dff
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010da4:	68ba      	ldr	r2, [r7, #8]
 8010da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010da8:	699b      	ldr	r3, [r3, #24]
 8010daa:	18d1      	adds	r1, r2, r3
 8010dac:	68bb      	ldr	r3, [r7, #8]
 8010dae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010db0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010db2:	f7ff ff69 	bl	8010c88 <prvInsertTimerInActiveList>
 8010db6:	4603      	mov	r3, r0
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	d045      	beq.n	8010e48 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010dc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010dc2:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8010dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dc6:	69db      	ldr	r3, [r3, #28]
 8010dc8:	2b01      	cmp	r3, #1
 8010dca:	d13d      	bne.n	8010e48 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010dcc:	68ba      	ldr	r2, [r7, #8]
 8010dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dd0:	699b      	ldr	r3, [r3, #24]
 8010dd2:	441a      	add	r2, r3
 8010dd4:	2300      	movs	r3, #0
 8010dd6:	9300      	str	r3, [sp, #0]
 8010dd8:	2300      	movs	r3, #0
 8010dda:	2100      	movs	r1, #0
 8010ddc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010dde:	f7ff fe23 	bl	8010a28 <xTimerGenericCommand>
 8010de2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010de4:	6a3b      	ldr	r3, [r7, #32]
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d12e      	bne.n	8010e48 <prvProcessReceivedCommands+0x13c>
 8010dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010dee:	f383 8811 	msr	BASEPRI, r3
 8010df2:	f3bf 8f6f 	isb	sy
 8010df6:	f3bf 8f4f 	dsb	sy
 8010dfa:	61bb      	str	r3, [r7, #24]
 8010dfc:	e7fe      	b.n	8010dfc <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010dfe:	68ba      	ldr	r2, [r7, #8]
 8010e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e02:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e06:	699b      	ldr	r3, [r3, #24]
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d109      	bne.n	8010e20 <prvProcessReceivedCommands+0x114>
 8010e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e10:	f383 8811 	msr	BASEPRI, r3
 8010e14:	f3bf 8f6f 	isb	sy
 8010e18:	f3bf 8f4f 	dsb	sy
 8010e1c:	617b      	str	r3, [r7, #20]
 8010e1e:	e7fe      	b.n	8010e1e <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e22:	699a      	ldr	r2, [r3, #24]
 8010e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e26:	18d1      	adds	r1, r2, r3
 8010e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010e2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010e2e:	f7ff ff2b 	bl	8010c88 <prvInsertTimerInActiveList>
					break;
 8010e32:	e009      	b.n	8010e48 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8010e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e36:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d104      	bne.n	8010e48 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8010e3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010e40:	f000 fb5a 	bl	80114f8 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010e44:	e000      	b.n	8010e48 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8010e46:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010e48:	4b07      	ldr	r3, [pc, #28]	; (8010e68 <prvProcessReceivedCommands+0x15c>)
 8010e4a:	681b      	ldr	r3, [r3, #0]
 8010e4c:	1d39      	adds	r1, r7, #4
 8010e4e:	2200      	movs	r2, #0
 8010e50:	4618      	mov	r0, r3
 8010e52:	f7fe fc51 	bl	800f6f8 <xQueueReceive>
 8010e56:	4603      	mov	r3, r0
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	f47f af5b 	bne.w	8010d14 <prvProcessReceivedCommands+0x8>
	}
}
 8010e5e:	bf00      	nop
 8010e60:	3730      	adds	r7, #48	; 0x30
 8010e62:	46bd      	mov	sp, r7
 8010e64:	bd80      	pop	{r7, pc}
 8010e66:	bf00      	nop
 8010e68:	20000f44 	.word	0x20000f44

08010e6c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010e6c:	b580      	push	{r7, lr}
 8010e6e:	b088      	sub	sp, #32
 8010e70:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010e72:	e044      	b.n	8010efe <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010e74:	4b2b      	ldr	r3, [pc, #172]	; (8010f24 <prvSwitchTimerLists+0xb8>)
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	68db      	ldr	r3, [r3, #12]
 8010e7a:	681b      	ldr	r3, [r3, #0]
 8010e7c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010e7e:	4b29      	ldr	r3, [pc, #164]	; (8010f24 <prvSwitchTimerLists+0xb8>)
 8010e80:	681b      	ldr	r3, [r3, #0]
 8010e82:	68db      	ldr	r3, [r3, #12]
 8010e84:	68db      	ldr	r3, [r3, #12]
 8010e86:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010e88:	68fb      	ldr	r3, [r7, #12]
 8010e8a:	3304      	adds	r3, #4
 8010e8c:	4618      	mov	r0, r3
 8010e8e:	f7fe f8f3 	bl	800f078 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010e92:	68fb      	ldr	r3, [r7, #12]
 8010e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e96:	68f8      	ldr	r0, [r7, #12]
 8010e98:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8010e9a:	68fb      	ldr	r3, [r7, #12]
 8010e9c:	69db      	ldr	r3, [r3, #28]
 8010e9e:	2b01      	cmp	r3, #1
 8010ea0:	d12d      	bne.n	8010efe <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010ea2:	68fb      	ldr	r3, [r7, #12]
 8010ea4:	699b      	ldr	r3, [r3, #24]
 8010ea6:	693a      	ldr	r2, [r7, #16]
 8010ea8:	4413      	add	r3, r2
 8010eaa:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010eac:	68ba      	ldr	r2, [r7, #8]
 8010eae:	693b      	ldr	r3, [r7, #16]
 8010eb0:	429a      	cmp	r2, r3
 8010eb2:	d90e      	bls.n	8010ed2 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8010eb4:	68fb      	ldr	r3, [r7, #12]
 8010eb6:	68ba      	ldr	r2, [r7, #8]
 8010eb8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010eba:	68fb      	ldr	r3, [r7, #12]
 8010ebc:	68fa      	ldr	r2, [r7, #12]
 8010ebe:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010ec0:	4b18      	ldr	r3, [pc, #96]	; (8010f24 <prvSwitchTimerLists+0xb8>)
 8010ec2:	681a      	ldr	r2, [r3, #0]
 8010ec4:	68fb      	ldr	r3, [r7, #12]
 8010ec6:	3304      	adds	r3, #4
 8010ec8:	4619      	mov	r1, r3
 8010eca:	4610      	mov	r0, r2
 8010ecc:	f7fe f89c 	bl	800f008 <vListInsert>
 8010ed0:	e015      	b.n	8010efe <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010ed2:	2300      	movs	r3, #0
 8010ed4:	9300      	str	r3, [sp, #0]
 8010ed6:	2300      	movs	r3, #0
 8010ed8:	693a      	ldr	r2, [r7, #16]
 8010eda:	2100      	movs	r1, #0
 8010edc:	68f8      	ldr	r0, [r7, #12]
 8010ede:	f7ff fda3 	bl	8010a28 <xTimerGenericCommand>
 8010ee2:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d109      	bne.n	8010efe <prvSwitchTimerLists+0x92>
 8010eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010eee:	f383 8811 	msr	BASEPRI, r3
 8010ef2:	f3bf 8f6f 	isb	sy
 8010ef6:	f3bf 8f4f 	dsb	sy
 8010efa:	603b      	str	r3, [r7, #0]
 8010efc:	e7fe      	b.n	8010efc <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010efe:	4b09      	ldr	r3, [pc, #36]	; (8010f24 <prvSwitchTimerLists+0xb8>)
 8010f00:	681b      	ldr	r3, [r3, #0]
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d1b5      	bne.n	8010e74 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010f08:	4b06      	ldr	r3, [pc, #24]	; (8010f24 <prvSwitchTimerLists+0xb8>)
 8010f0a:	681b      	ldr	r3, [r3, #0]
 8010f0c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010f0e:	4b06      	ldr	r3, [pc, #24]	; (8010f28 <prvSwitchTimerLists+0xbc>)
 8010f10:	681b      	ldr	r3, [r3, #0]
 8010f12:	4a04      	ldr	r2, [pc, #16]	; (8010f24 <prvSwitchTimerLists+0xb8>)
 8010f14:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010f16:	4a04      	ldr	r2, [pc, #16]	; (8010f28 <prvSwitchTimerLists+0xbc>)
 8010f18:	697b      	ldr	r3, [r7, #20]
 8010f1a:	6013      	str	r3, [r2, #0]
}
 8010f1c:	bf00      	nop
 8010f1e:	3718      	adds	r7, #24
 8010f20:	46bd      	mov	sp, r7
 8010f22:	bd80      	pop	{r7, pc}
 8010f24:	20000f3c 	.word	0x20000f3c
 8010f28:	20000f40 	.word	0x20000f40

08010f2c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010f2c:	b580      	push	{r7, lr}
 8010f2e:	b082      	sub	sp, #8
 8010f30:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010f32:	f000 f929 	bl	8011188 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010f36:	4b15      	ldr	r3, [pc, #84]	; (8010f8c <prvCheckForValidListAndQueue+0x60>)
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d120      	bne.n	8010f80 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8010f3e:	4814      	ldr	r0, [pc, #80]	; (8010f90 <prvCheckForValidListAndQueue+0x64>)
 8010f40:	f7fe f814 	bl	800ef6c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010f44:	4813      	ldr	r0, [pc, #76]	; (8010f94 <prvCheckForValidListAndQueue+0x68>)
 8010f46:	f7fe f811 	bl	800ef6c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010f4a:	4b13      	ldr	r3, [pc, #76]	; (8010f98 <prvCheckForValidListAndQueue+0x6c>)
 8010f4c:	4a10      	ldr	r2, [pc, #64]	; (8010f90 <prvCheckForValidListAndQueue+0x64>)
 8010f4e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010f50:	4b12      	ldr	r3, [pc, #72]	; (8010f9c <prvCheckForValidListAndQueue+0x70>)
 8010f52:	4a10      	ldr	r2, [pc, #64]	; (8010f94 <prvCheckForValidListAndQueue+0x68>)
 8010f54:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010f56:	2300      	movs	r3, #0
 8010f58:	9300      	str	r3, [sp, #0]
 8010f5a:	4b11      	ldr	r3, [pc, #68]	; (8010fa0 <prvCheckForValidListAndQueue+0x74>)
 8010f5c:	4a11      	ldr	r2, [pc, #68]	; (8010fa4 <prvCheckForValidListAndQueue+0x78>)
 8010f5e:	2110      	movs	r1, #16
 8010f60:	200a      	movs	r0, #10
 8010f62:	f7fe f91b 	bl	800f19c <xQueueGenericCreateStatic>
 8010f66:	4602      	mov	r2, r0
 8010f68:	4b08      	ldr	r3, [pc, #32]	; (8010f8c <prvCheckForValidListAndQueue+0x60>)
 8010f6a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010f6c:	4b07      	ldr	r3, [pc, #28]	; (8010f8c <prvCheckForValidListAndQueue+0x60>)
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	d005      	beq.n	8010f80 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010f74:	4b05      	ldr	r3, [pc, #20]	; (8010f8c <prvCheckForValidListAndQueue+0x60>)
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	490b      	ldr	r1, [pc, #44]	; (8010fa8 <prvCheckForValidListAndQueue+0x7c>)
 8010f7a:	4618      	mov	r0, r3
 8010f7c:	f7fe fda8 	bl	800fad0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010f80:	f000 f930 	bl	80111e4 <vPortExitCritical>
}
 8010f84:	bf00      	nop
 8010f86:	46bd      	mov	sp, r7
 8010f88:	bd80      	pop	{r7, pc}
 8010f8a:	bf00      	nop
 8010f8c:	20000f44 	.word	0x20000f44
 8010f90:	20000f14 	.word	0x20000f14
 8010f94:	20000f28 	.word	0x20000f28
 8010f98:	20000f3c 	.word	0x20000f3c
 8010f9c:	20000f40 	.word	0x20000f40
 8010fa0:	20000ff0 	.word	0x20000ff0
 8010fa4:	20000f50 	.word	0x20000f50
 8010fa8:	08016664 	.word	0x08016664

08010fac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010fac:	b480      	push	{r7}
 8010fae:	b085      	sub	sp, #20
 8010fb0:	af00      	add	r7, sp, #0
 8010fb2:	60f8      	str	r0, [r7, #12]
 8010fb4:	60b9      	str	r1, [r7, #8]
 8010fb6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	3b04      	subs	r3, #4
 8010fbc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010fbe:	68fb      	ldr	r3, [r7, #12]
 8010fc0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8010fc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	3b04      	subs	r3, #4
 8010fca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010fcc:	68bb      	ldr	r3, [r7, #8]
 8010fce:	f023 0201 	bic.w	r2, r3, #1
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	3b04      	subs	r3, #4
 8010fda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010fdc:	4a08      	ldr	r2, [pc, #32]	; (8011000 <pxPortInitialiseStack+0x54>)
 8010fde:	68fb      	ldr	r3, [r7, #12]
 8010fe0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	3b14      	subs	r3, #20
 8010fe6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010fe8:	687a      	ldr	r2, [r7, #4]
 8010fea:	68fb      	ldr	r3, [r7, #12]
 8010fec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	3b20      	subs	r3, #32
 8010ff2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010ff4:	68fb      	ldr	r3, [r7, #12]
}
 8010ff6:	4618      	mov	r0, r3
 8010ff8:	3714      	adds	r7, #20
 8010ffa:	46bd      	mov	sp, r7
 8010ffc:	bc80      	pop	{r7}
 8010ffe:	4770      	bx	lr
 8011000:	08011005 	.word	0x08011005

08011004 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011004:	b480      	push	{r7}
 8011006:	b085      	sub	sp, #20
 8011008:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 801100a:	2300      	movs	r3, #0
 801100c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801100e:	4b10      	ldr	r3, [pc, #64]	; (8011050 <prvTaskExitError+0x4c>)
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011016:	d009      	beq.n	801102c <prvTaskExitError+0x28>
 8011018:	f04f 0350 	mov.w	r3, #80	; 0x50
 801101c:	f383 8811 	msr	BASEPRI, r3
 8011020:	f3bf 8f6f 	isb	sy
 8011024:	f3bf 8f4f 	dsb	sy
 8011028:	60fb      	str	r3, [r7, #12]
 801102a:	e7fe      	b.n	801102a <prvTaskExitError+0x26>
 801102c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011030:	f383 8811 	msr	BASEPRI, r3
 8011034:	f3bf 8f6f 	isb	sy
 8011038:	f3bf 8f4f 	dsb	sy
 801103c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801103e:	bf00      	nop
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	2b00      	cmp	r3, #0
 8011044:	d0fc      	beq.n	8011040 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011046:	bf00      	nop
 8011048:	3714      	adds	r7, #20
 801104a:	46bd      	mov	sp, r7
 801104c:	bc80      	pop	{r7}
 801104e:	4770      	bx	lr
 8011050:	200000cc 	.word	0x200000cc
	...

08011060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011060:	4b07      	ldr	r3, [pc, #28]	; (8011080 <pxCurrentTCBConst2>)
 8011062:	6819      	ldr	r1, [r3, #0]
 8011064:	6808      	ldr	r0, [r1, #0]
 8011066:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 801106a:	f380 8809 	msr	PSP, r0
 801106e:	f3bf 8f6f 	isb	sy
 8011072:	f04f 0000 	mov.w	r0, #0
 8011076:	f380 8811 	msr	BASEPRI, r0
 801107a:	f04e 0e0d 	orr.w	lr, lr, #13
 801107e:	4770      	bx	lr

08011080 <pxCurrentTCBConst2>:
 8011080:	20000a0c 	.word	0x20000a0c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011084:	bf00      	nop
 8011086:	bf00      	nop

08011088 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8011088:	4806      	ldr	r0, [pc, #24]	; (80110a4 <prvPortStartFirstTask+0x1c>)
 801108a:	6800      	ldr	r0, [r0, #0]
 801108c:	6800      	ldr	r0, [r0, #0]
 801108e:	f380 8808 	msr	MSP, r0
 8011092:	b662      	cpsie	i
 8011094:	b661      	cpsie	f
 8011096:	f3bf 8f4f 	dsb	sy
 801109a:	f3bf 8f6f 	isb	sy
 801109e:	df00      	svc	0
 80110a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80110a2:	bf00      	nop
 80110a4:	e000ed08 	.word	0xe000ed08

080110a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80110a8:	b580      	push	{r7, lr}
 80110aa:	b084      	sub	sp, #16
 80110ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80110ae:	4b31      	ldr	r3, [pc, #196]	; (8011174 <xPortStartScheduler+0xcc>)
 80110b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80110b2:	68fb      	ldr	r3, [r7, #12]
 80110b4:	781b      	ldrb	r3, [r3, #0]
 80110b6:	b2db      	uxtb	r3, r3
 80110b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80110ba:	68fb      	ldr	r3, [r7, #12]
 80110bc:	22ff      	movs	r2, #255	; 0xff
 80110be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	781b      	ldrb	r3, [r3, #0]
 80110c4:	b2db      	uxtb	r3, r3
 80110c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80110c8:	78fb      	ldrb	r3, [r7, #3]
 80110ca:	b2db      	uxtb	r3, r3
 80110cc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80110d0:	b2da      	uxtb	r2, r3
 80110d2:	4b29      	ldr	r3, [pc, #164]	; (8011178 <xPortStartScheduler+0xd0>)
 80110d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80110d6:	4b29      	ldr	r3, [pc, #164]	; (801117c <xPortStartScheduler+0xd4>)
 80110d8:	2207      	movs	r2, #7
 80110da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80110dc:	e009      	b.n	80110f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80110de:	4b27      	ldr	r3, [pc, #156]	; (801117c <xPortStartScheduler+0xd4>)
 80110e0:	681b      	ldr	r3, [r3, #0]
 80110e2:	3b01      	subs	r3, #1
 80110e4:	4a25      	ldr	r2, [pc, #148]	; (801117c <xPortStartScheduler+0xd4>)
 80110e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80110e8:	78fb      	ldrb	r3, [r7, #3]
 80110ea:	b2db      	uxtb	r3, r3
 80110ec:	005b      	lsls	r3, r3, #1
 80110ee:	b2db      	uxtb	r3, r3
 80110f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80110f2:	78fb      	ldrb	r3, [r7, #3]
 80110f4:	b2db      	uxtb	r3, r3
 80110f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80110fa:	2b80      	cmp	r3, #128	; 0x80
 80110fc:	d0ef      	beq.n	80110de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80110fe:	4b1f      	ldr	r3, [pc, #124]	; (801117c <xPortStartScheduler+0xd4>)
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	f1c3 0307 	rsb	r3, r3, #7
 8011106:	2b04      	cmp	r3, #4
 8011108:	d009      	beq.n	801111e <xPortStartScheduler+0x76>
 801110a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801110e:	f383 8811 	msr	BASEPRI, r3
 8011112:	f3bf 8f6f 	isb	sy
 8011116:	f3bf 8f4f 	dsb	sy
 801111a:	60bb      	str	r3, [r7, #8]
 801111c:	e7fe      	b.n	801111c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801111e:	4b17      	ldr	r3, [pc, #92]	; (801117c <xPortStartScheduler+0xd4>)
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	021b      	lsls	r3, r3, #8
 8011124:	4a15      	ldr	r2, [pc, #84]	; (801117c <xPortStartScheduler+0xd4>)
 8011126:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011128:	4b14      	ldr	r3, [pc, #80]	; (801117c <xPortStartScheduler+0xd4>)
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8011130:	4a12      	ldr	r2, [pc, #72]	; (801117c <xPortStartScheduler+0xd4>)
 8011132:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	b2da      	uxtb	r2, r3
 8011138:	68fb      	ldr	r3, [r7, #12]
 801113a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801113c:	4b10      	ldr	r3, [pc, #64]	; (8011180 <xPortStartScheduler+0xd8>)
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	4a0f      	ldr	r2, [pc, #60]	; (8011180 <xPortStartScheduler+0xd8>)
 8011142:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011146:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011148:	4b0d      	ldr	r3, [pc, #52]	; (8011180 <xPortStartScheduler+0xd8>)
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	4a0c      	ldr	r2, [pc, #48]	; (8011180 <xPortStartScheduler+0xd8>)
 801114e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8011152:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011154:	f000 f8b0 	bl	80112b8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011158:	4b0a      	ldr	r3, [pc, #40]	; (8011184 <xPortStartScheduler+0xdc>)
 801115a:	2200      	movs	r2, #0
 801115c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801115e:	f7ff ff93 	bl	8011088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011162:	f7ff f8bb 	bl	80102dc <vTaskSwitchContext>
	prvTaskExitError();
 8011166:	f7ff ff4d 	bl	8011004 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801116a:	2300      	movs	r3, #0
}
 801116c:	4618      	mov	r0, r3
 801116e:	3710      	adds	r7, #16
 8011170:	46bd      	mov	sp, r7
 8011172:	bd80      	pop	{r7, pc}
 8011174:	e000e400 	.word	0xe000e400
 8011178:	20001040 	.word	0x20001040
 801117c:	20001044 	.word	0x20001044
 8011180:	e000ed20 	.word	0xe000ed20
 8011184:	200000cc 	.word	0x200000cc

08011188 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011188:	b480      	push	{r7}
 801118a:	b083      	sub	sp, #12
 801118c:	af00      	add	r7, sp, #0
 801118e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011192:	f383 8811 	msr	BASEPRI, r3
 8011196:	f3bf 8f6f 	isb	sy
 801119a:	f3bf 8f4f 	dsb	sy
 801119e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80111a0:	4b0e      	ldr	r3, [pc, #56]	; (80111dc <vPortEnterCritical+0x54>)
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	3301      	adds	r3, #1
 80111a6:	4a0d      	ldr	r2, [pc, #52]	; (80111dc <vPortEnterCritical+0x54>)
 80111a8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80111aa:	4b0c      	ldr	r3, [pc, #48]	; (80111dc <vPortEnterCritical+0x54>)
 80111ac:	681b      	ldr	r3, [r3, #0]
 80111ae:	2b01      	cmp	r3, #1
 80111b0:	d10e      	bne.n	80111d0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80111b2:	4b0b      	ldr	r3, [pc, #44]	; (80111e0 <vPortEnterCritical+0x58>)
 80111b4:	681b      	ldr	r3, [r3, #0]
 80111b6:	b2db      	uxtb	r3, r3
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d009      	beq.n	80111d0 <vPortEnterCritical+0x48>
 80111bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111c0:	f383 8811 	msr	BASEPRI, r3
 80111c4:	f3bf 8f6f 	isb	sy
 80111c8:	f3bf 8f4f 	dsb	sy
 80111cc:	603b      	str	r3, [r7, #0]
 80111ce:	e7fe      	b.n	80111ce <vPortEnterCritical+0x46>
	}
}
 80111d0:	bf00      	nop
 80111d2:	370c      	adds	r7, #12
 80111d4:	46bd      	mov	sp, r7
 80111d6:	bc80      	pop	{r7}
 80111d8:	4770      	bx	lr
 80111da:	bf00      	nop
 80111dc:	200000cc 	.word	0x200000cc
 80111e0:	e000ed04 	.word	0xe000ed04

080111e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80111e4:	b480      	push	{r7}
 80111e6:	b083      	sub	sp, #12
 80111e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80111ea:	4b10      	ldr	r3, [pc, #64]	; (801122c <vPortExitCritical+0x48>)
 80111ec:	681b      	ldr	r3, [r3, #0]
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d109      	bne.n	8011206 <vPortExitCritical+0x22>
 80111f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111f6:	f383 8811 	msr	BASEPRI, r3
 80111fa:	f3bf 8f6f 	isb	sy
 80111fe:	f3bf 8f4f 	dsb	sy
 8011202:	607b      	str	r3, [r7, #4]
 8011204:	e7fe      	b.n	8011204 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8011206:	4b09      	ldr	r3, [pc, #36]	; (801122c <vPortExitCritical+0x48>)
 8011208:	681b      	ldr	r3, [r3, #0]
 801120a:	3b01      	subs	r3, #1
 801120c:	4a07      	ldr	r2, [pc, #28]	; (801122c <vPortExitCritical+0x48>)
 801120e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011210:	4b06      	ldr	r3, [pc, #24]	; (801122c <vPortExitCritical+0x48>)
 8011212:	681b      	ldr	r3, [r3, #0]
 8011214:	2b00      	cmp	r3, #0
 8011216:	d104      	bne.n	8011222 <vPortExitCritical+0x3e>
 8011218:	2300      	movs	r3, #0
 801121a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801121c:	683b      	ldr	r3, [r7, #0]
 801121e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8011222:	bf00      	nop
 8011224:	370c      	adds	r7, #12
 8011226:	46bd      	mov	sp, r7
 8011228:	bc80      	pop	{r7}
 801122a:	4770      	bx	lr
 801122c:	200000cc 	.word	0x200000cc

08011230 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011230:	f3ef 8009 	mrs	r0, PSP
 8011234:	f3bf 8f6f 	isb	sy
 8011238:	4b0d      	ldr	r3, [pc, #52]	; (8011270 <pxCurrentTCBConst>)
 801123a:	681a      	ldr	r2, [r3, #0]
 801123c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8011240:	6010      	str	r0, [r2, #0]
 8011242:	e92d 4008 	stmdb	sp!, {r3, lr}
 8011246:	f04f 0050 	mov.w	r0, #80	; 0x50
 801124a:	f380 8811 	msr	BASEPRI, r0
 801124e:	f7ff f845 	bl	80102dc <vTaskSwitchContext>
 8011252:	f04f 0000 	mov.w	r0, #0
 8011256:	f380 8811 	msr	BASEPRI, r0
 801125a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801125e:	6819      	ldr	r1, [r3, #0]
 8011260:	6808      	ldr	r0, [r1, #0]
 8011262:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8011266:	f380 8809 	msr	PSP, r0
 801126a:	f3bf 8f6f 	isb	sy
 801126e:	4770      	bx	lr

08011270 <pxCurrentTCBConst>:
 8011270:	20000a0c 	.word	0x20000a0c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011274:	bf00      	nop
 8011276:	bf00      	nop

08011278 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011278:	b580      	push	{r7, lr}
 801127a:	b082      	sub	sp, #8
 801127c:	af00      	add	r7, sp, #0
	__asm volatile
 801127e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011282:	f383 8811 	msr	BASEPRI, r3
 8011286:	f3bf 8f6f 	isb	sy
 801128a:	f3bf 8f4f 	dsb	sy
 801128e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011290:	f7fe ff66 	bl	8010160 <xTaskIncrementTick>
 8011294:	4603      	mov	r3, r0
 8011296:	2b00      	cmp	r3, #0
 8011298:	d003      	beq.n	80112a2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801129a:	4b06      	ldr	r3, [pc, #24]	; (80112b4 <SysTick_Handler+0x3c>)
 801129c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80112a0:	601a      	str	r2, [r3, #0]
 80112a2:	2300      	movs	r3, #0
 80112a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80112a6:	683b      	ldr	r3, [r7, #0]
 80112a8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80112ac:	bf00      	nop
 80112ae:	3708      	adds	r7, #8
 80112b0:	46bd      	mov	sp, r7
 80112b2:	bd80      	pop	{r7, pc}
 80112b4:	e000ed04 	.word	0xe000ed04

080112b8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80112b8:	b480      	push	{r7}
 80112ba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80112bc:	4b0a      	ldr	r3, [pc, #40]	; (80112e8 <vPortSetupTimerInterrupt+0x30>)
 80112be:	2200      	movs	r2, #0
 80112c0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80112c2:	4b0a      	ldr	r3, [pc, #40]	; (80112ec <vPortSetupTimerInterrupt+0x34>)
 80112c4:	2200      	movs	r2, #0
 80112c6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80112c8:	4b09      	ldr	r3, [pc, #36]	; (80112f0 <vPortSetupTimerInterrupt+0x38>)
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	4a09      	ldr	r2, [pc, #36]	; (80112f4 <vPortSetupTimerInterrupt+0x3c>)
 80112ce:	fba2 2303 	umull	r2, r3, r2, r3
 80112d2:	099b      	lsrs	r3, r3, #6
 80112d4:	4a08      	ldr	r2, [pc, #32]	; (80112f8 <vPortSetupTimerInterrupt+0x40>)
 80112d6:	3b01      	subs	r3, #1
 80112d8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80112da:	4b03      	ldr	r3, [pc, #12]	; (80112e8 <vPortSetupTimerInterrupt+0x30>)
 80112dc:	2207      	movs	r2, #7
 80112de:	601a      	str	r2, [r3, #0]
}
 80112e0:	bf00      	nop
 80112e2:	46bd      	mov	sp, r7
 80112e4:	bc80      	pop	{r7}
 80112e6:	4770      	bx	lr
 80112e8:	e000e010 	.word	0xe000e010
 80112ec:	e000e018 	.word	0xe000e018
 80112f0:	20000000 	.word	0x20000000
 80112f4:	10624dd3 	.word	0x10624dd3
 80112f8:	e000e014 	.word	0xe000e014

080112fc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80112fc:	b480      	push	{r7}
 80112fe:	b085      	sub	sp, #20
 8011300:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011302:	f3ef 8305 	mrs	r3, IPSR
 8011306:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011308:	68fb      	ldr	r3, [r7, #12]
 801130a:	2b0f      	cmp	r3, #15
 801130c:	d913      	bls.n	8011336 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801130e:	4a15      	ldr	r2, [pc, #84]	; (8011364 <vPortValidateInterruptPriority+0x68>)
 8011310:	68fb      	ldr	r3, [r7, #12]
 8011312:	4413      	add	r3, r2
 8011314:	781b      	ldrb	r3, [r3, #0]
 8011316:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011318:	4b13      	ldr	r3, [pc, #76]	; (8011368 <vPortValidateInterruptPriority+0x6c>)
 801131a:	781b      	ldrb	r3, [r3, #0]
 801131c:	7afa      	ldrb	r2, [r7, #11]
 801131e:	429a      	cmp	r2, r3
 8011320:	d209      	bcs.n	8011336 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8011322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011326:	f383 8811 	msr	BASEPRI, r3
 801132a:	f3bf 8f6f 	isb	sy
 801132e:	f3bf 8f4f 	dsb	sy
 8011332:	607b      	str	r3, [r7, #4]
 8011334:	e7fe      	b.n	8011334 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011336:	4b0d      	ldr	r3, [pc, #52]	; (801136c <vPortValidateInterruptPriority+0x70>)
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801133e:	4b0c      	ldr	r3, [pc, #48]	; (8011370 <vPortValidateInterruptPriority+0x74>)
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	429a      	cmp	r2, r3
 8011344:	d909      	bls.n	801135a <vPortValidateInterruptPriority+0x5e>
 8011346:	f04f 0350 	mov.w	r3, #80	; 0x50
 801134a:	f383 8811 	msr	BASEPRI, r3
 801134e:	f3bf 8f6f 	isb	sy
 8011352:	f3bf 8f4f 	dsb	sy
 8011356:	603b      	str	r3, [r7, #0]
 8011358:	e7fe      	b.n	8011358 <vPortValidateInterruptPriority+0x5c>
	}
 801135a:	bf00      	nop
 801135c:	3714      	adds	r7, #20
 801135e:	46bd      	mov	sp, r7
 8011360:	bc80      	pop	{r7}
 8011362:	4770      	bx	lr
 8011364:	e000e3f0 	.word	0xe000e3f0
 8011368:	20001040 	.word	0x20001040
 801136c:	e000ed0c 	.word	0xe000ed0c
 8011370:	20001044 	.word	0x20001044

08011374 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011374:	b580      	push	{r7, lr}
 8011376:	b08a      	sub	sp, #40	; 0x28
 8011378:	af00      	add	r7, sp, #0
 801137a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 801137c:	2300      	movs	r3, #0
 801137e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011380:	f7fe fe36 	bl	800fff0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011384:	4b57      	ldr	r3, [pc, #348]	; (80114e4 <pvPortMalloc+0x170>)
 8011386:	681b      	ldr	r3, [r3, #0]
 8011388:	2b00      	cmp	r3, #0
 801138a:	d101      	bne.n	8011390 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 801138c:	f000 f90c 	bl	80115a8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011390:	4b55      	ldr	r3, [pc, #340]	; (80114e8 <pvPortMalloc+0x174>)
 8011392:	681a      	ldr	r2, [r3, #0]
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	4013      	ands	r3, r2
 8011398:	2b00      	cmp	r3, #0
 801139a:	f040 808c 	bne.w	80114b6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	d01c      	beq.n	80113de <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80113a4:	2208      	movs	r2, #8
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	4413      	add	r3, r2
 80113aa:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	f003 0307 	and.w	r3, r3, #7
 80113b2:	2b00      	cmp	r3, #0
 80113b4:	d013      	beq.n	80113de <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	f023 0307 	bic.w	r3, r3, #7
 80113bc:	3308      	adds	r3, #8
 80113be:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	f003 0307 	and.w	r3, r3, #7
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d009      	beq.n	80113de <pvPortMalloc+0x6a>
 80113ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113ce:	f383 8811 	msr	BASEPRI, r3
 80113d2:	f3bf 8f6f 	isb	sy
 80113d6:	f3bf 8f4f 	dsb	sy
 80113da:	617b      	str	r3, [r7, #20]
 80113dc:	e7fe      	b.n	80113dc <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d068      	beq.n	80114b6 <pvPortMalloc+0x142>
 80113e4:	4b41      	ldr	r3, [pc, #260]	; (80114ec <pvPortMalloc+0x178>)
 80113e6:	681b      	ldr	r3, [r3, #0]
 80113e8:	687a      	ldr	r2, [r7, #4]
 80113ea:	429a      	cmp	r2, r3
 80113ec:	d863      	bhi.n	80114b6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80113ee:	4b40      	ldr	r3, [pc, #256]	; (80114f0 <pvPortMalloc+0x17c>)
 80113f0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80113f2:	4b3f      	ldr	r3, [pc, #252]	; (80114f0 <pvPortMalloc+0x17c>)
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80113f8:	e004      	b.n	8011404 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80113fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113fc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80113fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011406:	685b      	ldr	r3, [r3, #4]
 8011408:	687a      	ldr	r2, [r7, #4]
 801140a:	429a      	cmp	r2, r3
 801140c:	d903      	bls.n	8011416 <pvPortMalloc+0xa2>
 801140e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011410:	681b      	ldr	r3, [r3, #0]
 8011412:	2b00      	cmp	r3, #0
 8011414:	d1f1      	bne.n	80113fa <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011416:	4b33      	ldr	r3, [pc, #204]	; (80114e4 <pvPortMalloc+0x170>)
 8011418:	681b      	ldr	r3, [r3, #0]
 801141a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801141c:	429a      	cmp	r2, r3
 801141e:	d04a      	beq.n	80114b6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011420:	6a3b      	ldr	r3, [r7, #32]
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	2208      	movs	r2, #8
 8011426:	4413      	add	r3, r2
 8011428:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 801142a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801142c:	681a      	ldr	r2, [r3, #0]
 801142e:	6a3b      	ldr	r3, [r7, #32]
 8011430:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011434:	685a      	ldr	r2, [r3, #4]
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	1ad2      	subs	r2, r2, r3
 801143a:	2308      	movs	r3, #8
 801143c:	005b      	lsls	r3, r3, #1
 801143e:	429a      	cmp	r2, r3
 8011440:	d91e      	bls.n	8011480 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	4413      	add	r3, r2
 8011448:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 801144a:	69bb      	ldr	r3, [r7, #24]
 801144c:	f003 0307 	and.w	r3, r3, #7
 8011450:	2b00      	cmp	r3, #0
 8011452:	d009      	beq.n	8011468 <pvPortMalloc+0xf4>
 8011454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011458:	f383 8811 	msr	BASEPRI, r3
 801145c:	f3bf 8f6f 	isb	sy
 8011460:	f3bf 8f4f 	dsb	sy
 8011464:	613b      	str	r3, [r7, #16]
 8011466:	e7fe      	b.n	8011466 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801146a:	685a      	ldr	r2, [r3, #4]
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	1ad2      	subs	r2, r2, r3
 8011470:	69bb      	ldr	r3, [r7, #24]
 8011472:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011476:	687a      	ldr	r2, [r7, #4]
 8011478:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801147a:	69b8      	ldr	r0, [r7, #24]
 801147c:	f000 f8f6 	bl	801166c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011480:	4b1a      	ldr	r3, [pc, #104]	; (80114ec <pvPortMalloc+0x178>)
 8011482:	681a      	ldr	r2, [r3, #0]
 8011484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011486:	685b      	ldr	r3, [r3, #4]
 8011488:	1ad3      	subs	r3, r2, r3
 801148a:	4a18      	ldr	r2, [pc, #96]	; (80114ec <pvPortMalloc+0x178>)
 801148c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801148e:	4b17      	ldr	r3, [pc, #92]	; (80114ec <pvPortMalloc+0x178>)
 8011490:	681a      	ldr	r2, [r3, #0]
 8011492:	4b18      	ldr	r3, [pc, #96]	; (80114f4 <pvPortMalloc+0x180>)
 8011494:	681b      	ldr	r3, [r3, #0]
 8011496:	429a      	cmp	r2, r3
 8011498:	d203      	bcs.n	80114a2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801149a:	4b14      	ldr	r3, [pc, #80]	; (80114ec <pvPortMalloc+0x178>)
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	4a15      	ldr	r2, [pc, #84]	; (80114f4 <pvPortMalloc+0x180>)
 80114a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80114a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114a4:	685a      	ldr	r2, [r3, #4]
 80114a6:	4b10      	ldr	r3, [pc, #64]	; (80114e8 <pvPortMalloc+0x174>)
 80114a8:	681b      	ldr	r3, [r3, #0]
 80114aa:	431a      	orrs	r2, r3
 80114ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80114b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114b2:	2200      	movs	r2, #0
 80114b4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80114b6:	f7fe fda9 	bl	801000c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80114ba:	69fb      	ldr	r3, [r7, #28]
 80114bc:	f003 0307 	and.w	r3, r3, #7
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d009      	beq.n	80114d8 <pvPortMalloc+0x164>
 80114c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114c8:	f383 8811 	msr	BASEPRI, r3
 80114cc:	f3bf 8f6f 	isb	sy
 80114d0:	f3bf 8f4f 	dsb	sy
 80114d4:	60fb      	str	r3, [r7, #12]
 80114d6:	e7fe      	b.n	80114d6 <pvPortMalloc+0x162>
	return pvReturn;
 80114d8:	69fb      	ldr	r3, [r7, #28]
}
 80114da:	4618      	mov	r0, r3
 80114dc:	3728      	adds	r7, #40	; 0x28
 80114de:	46bd      	mov	sp, r7
 80114e0:	bd80      	pop	{r7, pc}
 80114e2:	bf00      	nop
 80114e4:	20003760 	.word	0x20003760
 80114e8:	2000376c 	.word	0x2000376c
 80114ec:	20003764 	.word	0x20003764
 80114f0:	20003758 	.word	0x20003758
 80114f4:	20003768 	.word	0x20003768

080114f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80114f8:	b580      	push	{r7, lr}
 80114fa:	b086      	sub	sp, #24
 80114fc:	af00      	add	r7, sp, #0
 80114fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	2b00      	cmp	r3, #0
 8011508:	d046      	beq.n	8011598 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801150a:	2308      	movs	r3, #8
 801150c:	425b      	negs	r3, r3
 801150e:	697a      	ldr	r2, [r7, #20]
 8011510:	4413      	add	r3, r2
 8011512:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011514:	697b      	ldr	r3, [r7, #20]
 8011516:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011518:	693b      	ldr	r3, [r7, #16]
 801151a:	685a      	ldr	r2, [r3, #4]
 801151c:	4b20      	ldr	r3, [pc, #128]	; (80115a0 <vPortFree+0xa8>)
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	4013      	ands	r3, r2
 8011522:	2b00      	cmp	r3, #0
 8011524:	d109      	bne.n	801153a <vPortFree+0x42>
 8011526:	f04f 0350 	mov.w	r3, #80	; 0x50
 801152a:	f383 8811 	msr	BASEPRI, r3
 801152e:	f3bf 8f6f 	isb	sy
 8011532:	f3bf 8f4f 	dsb	sy
 8011536:	60fb      	str	r3, [r7, #12]
 8011538:	e7fe      	b.n	8011538 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801153a:	693b      	ldr	r3, [r7, #16]
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	2b00      	cmp	r3, #0
 8011540:	d009      	beq.n	8011556 <vPortFree+0x5e>
 8011542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011546:	f383 8811 	msr	BASEPRI, r3
 801154a:	f3bf 8f6f 	isb	sy
 801154e:	f3bf 8f4f 	dsb	sy
 8011552:	60bb      	str	r3, [r7, #8]
 8011554:	e7fe      	b.n	8011554 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011556:	693b      	ldr	r3, [r7, #16]
 8011558:	685a      	ldr	r2, [r3, #4]
 801155a:	4b11      	ldr	r3, [pc, #68]	; (80115a0 <vPortFree+0xa8>)
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	4013      	ands	r3, r2
 8011560:	2b00      	cmp	r3, #0
 8011562:	d019      	beq.n	8011598 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011564:	693b      	ldr	r3, [r7, #16]
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	2b00      	cmp	r3, #0
 801156a:	d115      	bne.n	8011598 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 801156c:	693b      	ldr	r3, [r7, #16]
 801156e:	685a      	ldr	r2, [r3, #4]
 8011570:	4b0b      	ldr	r3, [pc, #44]	; (80115a0 <vPortFree+0xa8>)
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	43db      	mvns	r3, r3
 8011576:	401a      	ands	r2, r3
 8011578:	693b      	ldr	r3, [r7, #16]
 801157a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 801157c:	f7fe fd38 	bl	800fff0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011580:	693b      	ldr	r3, [r7, #16]
 8011582:	685a      	ldr	r2, [r3, #4]
 8011584:	4b07      	ldr	r3, [pc, #28]	; (80115a4 <vPortFree+0xac>)
 8011586:	681b      	ldr	r3, [r3, #0]
 8011588:	4413      	add	r3, r2
 801158a:	4a06      	ldr	r2, [pc, #24]	; (80115a4 <vPortFree+0xac>)
 801158c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801158e:	6938      	ldr	r0, [r7, #16]
 8011590:	f000 f86c 	bl	801166c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8011594:	f7fe fd3a 	bl	801000c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011598:	bf00      	nop
 801159a:	3718      	adds	r7, #24
 801159c:	46bd      	mov	sp, r7
 801159e:	bd80      	pop	{r7, pc}
 80115a0:	2000376c 	.word	0x2000376c
 80115a4:	20003764 	.word	0x20003764

080115a8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80115a8:	b480      	push	{r7}
 80115aa:	b085      	sub	sp, #20
 80115ac:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80115ae:	f242 7310 	movw	r3, #10000	; 0x2710
 80115b2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80115b4:	4b27      	ldr	r3, [pc, #156]	; (8011654 <prvHeapInit+0xac>)
 80115b6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80115b8:	68fb      	ldr	r3, [r7, #12]
 80115ba:	f003 0307 	and.w	r3, r3, #7
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d00c      	beq.n	80115dc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	3307      	adds	r3, #7
 80115c6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	f023 0307 	bic.w	r3, r3, #7
 80115ce:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80115d0:	68ba      	ldr	r2, [r7, #8]
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	1ad3      	subs	r3, r2, r3
 80115d6:	4a1f      	ldr	r2, [pc, #124]	; (8011654 <prvHeapInit+0xac>)
 80115d8:	4413      	add	r3, r2
 80115da:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80115dc:	68fb      	ldr	r3, [r7, #12]
 80115de:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80115e0:	4a1d      	ldr	r2, [pc, #116]	; (8011658 <prvHeapInit+0xb0>)
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80115e6:	4b1c      	ldr	r3, [pc, #112]	; (8011658 <prvHeapInit+0xb0>)
 80115e8:	2200      	movs	r2, #0
 80115ea:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	68ba      	ldr	r2, [r7, #8]
 80115f0:	4413      	add	r3, r2
 80115f2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80115f4:	2208      	movs	r2, #8
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	1a9b      	subs	r3, r3, r2
 80115fa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	f023 0307 	bic.w	r3, r3, #7
 8011602:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011604:	68fb      	ldr	r3, [r7, #12]
 8011606:	4a15      	ldr	r2, [pc, #84]	; (801165c <prvHeapInit+0xb4>)
 8011608:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801160a:	4b14      	ldr	r3, [pc, #80]	; (801165c <prvHeapInit+0xb4>)
 801160c:	681b      	ldr	r3, [r3, #0]
 801160e:	2200      	movs	r2, #0
 8011610:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011612:	4b12      	ldr	r3, [pc, #72]	; (801165c <prvHeapInit+0xb4>)
 8011614:	681b      	ldr	r3, [r3, #0]
 8011616:	2200      	movs	r2, #0
 8011618:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801161e:	683b      	ldr	r3, [r7, #0]
 8011620:	68fa      	ldr	r2, [r7, #12]
 8011622:	1ad2      	subs	r2, r2, r3
 8011624:	683b      	ldr	r3, [r7, #0]
 8011626:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011628:	4b0c      	ldr	r3, [pc, #48]	; (801165c <prvHeapInit+0xb4>)
 801162a:	681a      	ldr	r2, [r3, #0]
 801162c:	683b      	ldr	r3, [r7, #0]
 801162e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011630:	683b      	ldr	r3, [r7, #0]
 8011632:	685b      	ldr	r3, [r3, #4]
 8011634:	4a0a      	ldr	r2, [pc, #40]	; (8011660 <prvHeapInit+0xb8>)
 8011636:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011638:	683b      	ldr	r3, [r7, #0]
 801163a:	685b      	ldr	r3, [r3, #4]
 801163c:	4a09      	ldr	r2, [pc, #36]	; (8011664 <prvHeapInit+0xbc>)
 801163e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011640:	4b09      	ldr	r3, [pc, #36]	; (8011668 <prvHeapInit+0xc0>)
 8011642:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8011646:	601a      	str	r2, [r3, #0]
}
 8011648:	bf00      	nop
 801164a:	3714      	adds	r7, #20
 801164c:	46bd      	mov	sp, r7
 801164e:	bc80      	pop	{r7}
 8011650:	4770      	bx	lr
 8011652:	bf00      	nop
 8011654:	20001048 	.word	0x20001048
 8011658:	20003758 	.word	0x20003758
 801165c:	20003760 	.word	0x20003760
 8011660:	20003768 	.word	0x20003768
 8011664:	20003764 	.word	0x20003764
 8011668:	2000376c 	.word	0x2000376c

0801166c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 801166c:	b480      	push	{r7}
 801166e:	b085      	sub	sp, #20
 8011670:	af00      	add	r7, sp, #0
 8011672:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011674:	4b27      	ldr	r3, [pc, #156]	; (8011714 <prvInsertBlockIntoFreeList+0xa8>)
 8011676:	60fb      	str	r3, [r7, #12]
 8011678:	e002      	b.n	8011680 <prvInsertBlockIntoFreeList+0x14>
 801167a:	68fb      	ldr	r3, [r7, #12]
 801167c:	681b      	ldr	r3, [r3, #0]
 801167e:	60fb      	str	r3, [r7, #12]
 8011680:	68fb      	ldr	r3, [r7, #12]
 8011682:	681b      	ldr	r3, [r3, #0]
 8011684:	687a      	ldr	r2, [r7, #4]
 8011686:	429a      	cmp	r2, r3
 8011688:	d8f7      	bhi.n	801167a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801168a:	68fb      	ldr	r3, [r7, #12]
 801168c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801168e:	68fb      	ldr	r3, [r7, #12]
 8011690:	685b      	ldr	r3, [r3, #4]
 8011692:	68ba      	ldr	r2, [r7, #8]
 8011694:	4413      	add	r3, r2
 8011696:	687a      	ldr	r2, [r7, #4]
 8011698:	429a      	cmp	r2, r3
 801169a:	d108      	bne.n	80116ae <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801169c:	68fb      	ldr	r3, [r7, #12]
 801169e:	685a      	ldr	r2, [r3, #4]
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	685b      	ldr	r3, [r3, #4]
 80116a4:	441a      	add	r2, r3
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80116aa:	68fb      	ldr	r3, [r7, #12]
 80116ac:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	685b      	ldr	r3, [r3, #4]
 80116b6:	68ba      	ldr	r2, [r7, #8]
 80116b8:	441a      	add	r2, r3
 80116ba:	68fb      	ldr	r3, [r7, #12]
 80116bc:	681b      	ldr	r3, [r3, #0]
 80116be:	429a      	cmp	r2, r3
 80116c0:	d118      	bne.n	80116f4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80116c2:	68fb      	ldr	r3, [r7, #12]
 80116c4:	681a      	ldr	r2, [r3, #0]
 80116c6:	4b14      	ldr	r3, [pc, #80]	; (8011718 <prvInsertBlockIntoFreeList+0xac>)
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	429a      	cmp	r2, r3
 80116cc:	d00d      	beq.n	80116ea <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	685a      	ldr	r2, [r3, #4]
 80116d2:	68fb      	ldr	r3, [r7, #12]
 80116d4:	681b      	ldr	r3, [r3, #0]
 80116d6:	685b      	ldr	r3, [r3, #4]
 80116d8:	441a      	add	r2, r3
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	681a      	ldr	r2, [r3, #0]
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	601a      	str	r2, [r3, #0]
 80116e8:	e008      	b.n	80116fc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80116ea:	4b0b      	ldr	r3, [pc, #44]	; (8011718 <prvInsertBlockIntoFreeList+0xac>)
 80116ec:	681a      	ldr	r2, [r3, #0]
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	601a      	str	r2, [r3, #0]
 80116f2:	e003      	b.n	80116fc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80116f4:	68fb      	ldr	r3, [r7, #12]
 80116f6:	681a      	ldr	r2, [r3, #0]
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80116fc:	68fa      	ldr	r2, [r7, #12]
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	429a      	cmp	r2, r3
 8011702:	d002      	beq.n	801170a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011704:	68fb      	ldr	r3, [r7, #12]
 8011706:	687a      	ldr	r2, [r7, #4]
 8011708:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801170a:	bf00      	nop
 801170c:	3714      	adds	r7, #20
 801170e:	46bd      	mov	sp, r7
 8011710:	bc80      	pop	{r7}
 8011712:	4770      	bx	lr
 8011714:	20003758 	.word	0x20003758
 8011718:	20003760 	.word	0x20003760

0801171c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801171c:	b580      	push	{r7, lr}
 801171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8011720:	2200      	movs	r2, #0
 8011722:	4914      	ldr	r1, [pc, #80]	; (8011774 <MX_USB_DEVICE_Init+0x58>)
 8011724:	4814      	ldr	r0, [pc, #80]	; (8011778 <MX_USB_DEVICE_Init+0x5c>)
 8011726:	f7fc f93d 	bl	800d9a4 <USBD_Init>
 801172a:	4603      	mov	r3, r0
 801172c:	2b00      	cmp	r3, #0
 801172e:	d002      	beq.n	8011736 <MX_USB_DEVICE_Init+0x1a>
  {
    Error_Handler(1);
 8011730:	2001      	movs	r0, #1
 8011732:	f7f1 ff1d 	bl	8003570 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 8011736:	4911      	ldr	r1, [pc, #68]	; (801177c <MX_USB_DEVICE_Init+0x60>)
 8011738:	480f      	ldr	r0, [pc, #60]	; (8011778 <MX_USB_DEVICE_Init+0x5c>)
 801173a:	f7fc f95e 	bl	800d9fa <USBD_RegisterClass>
 801173e:	4603      	mov	r3, r0
 8011740:	2b00      	cmp	r3, #0
 8011742:	d002      	beq.n	801174a <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler(1);
 8011744:	2001      	movs	r0, #1
 8011746:	f7f1 ff13 	bl	8003570 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 801174a:	490d      	ldr	r1, [pc, #52]	; (8011780 <MX_USB_DEVICE_Init+0x64>)
 801174c:	480a      	ldr	r0, [pc, #40]	; (8011778 <MX_USB_DEVICE_Init+0x5c>)
 801174e:	f7fb f90b 	bl	800c968 <USBD_MSC_RegisterStorage>
 8011752:	4603      	mov	r3, r0
 8011754:	2b00      	cmp	r3, #0
 8011756:	d002      	beq.n	801175e <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler(1);
 8011758:	2001      	movs	r0, #1
 801175a:	f7f1 ff09 	bl	8003570 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801175e:	4806      	ldr	r0, [pc, #24]	; (8011778 <MX_USB_DEVICE_Init+0x5c>)
 8011760:	f7fc f964 	bl	800da2c <USBD_Start>
 8011764:	4603      	mov	r3, r0
 8011766:	2b00      	cmp	r3, #0
 8011768:	d002      	beq.n	8011770 <MX_USB_DEVICE_Init+0x54>
  {
    Error_Handler(1);
 801176a:	2001      	movs	r0, #1
 801176c:	f7f1 ff00 	bl	8003570 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8011770:	bf00      	nop
 8011772:	bd80      	pop	{r7, pc}
 8011774:	200000d0 	.word	0x200000d0
 8011778:	2000448c 	.word	0x2000448c
 801177c:	20000028 	.word	0x20000028
 8011780:	20000120 	.word	0x20000120

08011784 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011784:	b480      	push	{r7}
 8011786:	b083      	sub	sp, #12
 8011788:	af00      	add	r7, sp, #0
 801178a:	4603      	mov	r3, r0
 801178c:	6039      	str	r1, [r7, #0]
 801178e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8011790:	683b      	ldr	r3, [r7, #0]
 8011792:	2212      	movs	r2, #18
 8011794:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011796:	4b03      	ldr	r3, [pc, #12]	; (80117a4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8011798:	4618      	mov	r0, r3
 801179a:	370c      	adds	r7, #12
 801179c:	46bd      	mov	sp, r7
 801179e:	bc80      	pop	{r7}
 80117a0:	4770      	bx	lr
 80117a2:	bf00      	nop
 80117a4:	200000ec 	.word	0x200000ec

080117a8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80117a8:	b480      	push	{r7}
 80117aa:	b083      	sub	sp, #12
 80117ac:	af00      	add	r7, sp, #0
 80117ae:	4603      	mov	r3, r0
 80117b0:	6039      	str	r1, [r7, #0]
 80117b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80117b4:	683b      	ldr	r3, [r7, #0]
 80117b6:	2204      	movs	r2, #4
 80117b8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80117ba:	4b03      	ldr	r3, [pc, #12]	; (80117c8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80117bc:	4618      	mov	r0, r3
 80117be:	370c      	adds	r7, #12
 80117c0:	46bd      	mov	sp, r7
 80117c2:	bc80      	pop	{r7}
 80117c4:	4770      	bx	lr
 80117c6:	bf00      	nop
 80117c8:	20000100 	.word	0x20000100

080117cc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80117cc:	b580      	push	{r7, lr}
 80117ce:	b082      	sub	sp, #8
 80117d0:	af00      	add	r7, sp, #0
 80117d2:	4603      	mov	r3, r0
 80117d4:	6039      	str	r1, [r7, #0]
 80117d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80117d8:	79fb      	ldrb	r3, [r7, #7]
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d105      	bne.n	80117ea <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80117de:	683a      	ldr	r2, [r7, #0]
 80117e0:	4907      	ldr	r1, [pc, #28]	; (8011800 <USBD_FS_ProductStrDescriptor+0x34>)
 80117e2:	4808      	ldr	r0, [pc, #32]	; (8011804 <USBD_FS_ProductStrDescriptor+0x38>)
 80117e4:	f7fd f819 	bl	800e81a <USBD_GetString>
 80117e8:	e004      	b.n	80117f4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80117ea:	683a      	ldr	r2, [r7, #0]
 80117ec:	4904      	ldr	r1, [pc, #16]	; (8011800 <USBD_FS_ProductStrDescriptor+0x34>)
 80117ee:	4805      	ldr	r0, [pc, #20]	; (8011804 <USBD_FS_ProductStrDescriptor+0x38>)
 80117f0:	f7fd f813 	bl	800e81a <USBD_GetString>
  }
  return USBD_StrDesc;
 80117f4:	4b02      	ldr	r3, [pc, #8]	; (8011800 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80117f6:	4618      	mov	r0, r3
 80117f8:	3708      	adds	r7, #8
 80117fa:	46bd      	mov	sp, r7
 80117fc:	bd80      	pop	{r7, pc}
 80117fe:	bf00      	nop
 8011800:	20004728 	.word	0x20004728
 8011804:	0801666c 	.word	0x0801666c

08011808 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011808:	b580      	push	{r7, lr}
 801180a:	b082      	sub	sp, #8
 801180c:	af00      	add	r7, sp, #0
 801180e:	4603      	mov	r3, r0
 8011810:	6039      	str	r1, [r7, #0]
 8011812:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011814:	683a      	ldr	r2, [r7, #0]
 8011816:	4904      	ldr	r1, [pc, #16]	; (8011828 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8011818:	4804      	ldr	r0, [pc, #16]	; (801182c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801181a:	f7fc fffe 	bl	800e81a <USBD_GetString>
  return USBD_StrDesc;
 801181e:	4b02      	ldr	r3, [pc, #8]	; (8011828 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8011820:	4618      	mov	r0, r3
 8011822:	3708      	adds	r7, #8
 8011824:	46bd      	mov	sp, r7
 8011826:	bd80      	pop	{r7, pc}
 8011828:	20004728 	.word	0x20004728
 801182c:	08016680 	.word	0x08016680

08011830 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011830:	b580      	push	{r7, lr}
 8011832:	b082      	sub	sp, #8
 8011834:	af00      	add	r7, sp, #0
 8011836:	4603      	mov	r3, r0
 8011838:	6039      	str	r1, [r7, #0]
 801183a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801183c:	683b      	ldr	r3, [r7, #0]
 801183e:	221a      	movs	r2, #26
 8011840:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8011842:	f000 f843 	bl	80118cc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8011846:	4b02      	ldr	r3, [pc, #8]	; (8011850 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8011848:	4618      	mov	r0, r3
 801184a:	3708      	adds	r7, #8
 801184c:	46bd      	mov	sp, r7
 801184e:	bd80      	pop	{r7, pc}
 8011850:	20000104 	.word	0x20000104

08011854 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011854:	b580      	push	{r7, lr}
 8011856:	b082      	sub	sp, #8
 8011858:	af00      	add	r7, sp, #0
 801185a:	4603      	mov	r3, r0
 801185c:	6039      	str	r1, [r7, #0]
 801185e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8011860:	79fb      	ldrb	r3, [r7, #7]
 8011862:	2b00      	cmp	r3, #0
 8011864:	d105      	bne.n	8011872 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011866:	683a      	ldr	r2, [r7, #0]
 8011868:	4907      	ldr	r1, [pc, #28]	; (8011888 <USBD_FS_ConfigStrDescriptor+0x34>)
 801186a:	4808      	ldr	r0, [pc, #32]	; (801188c <USBD_FS_ConfigStrDescriptor+0x38>)
 801186c:	f7fc ffd5 	bl	800e81a <USBD_GetString>
 8011870:	e004      	b.n	801187c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011872:	683a      	ldr	r2, [r7, #0]
 8011874:	4904      	ldr	r1, [pc, #16]	; (8011888 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011876:	4805      	ldr	r0, [pc, #20]	; (801188c <USBD_FS_ConfigStrDescriptor+0x38>)
 8011878:	f7fc ffcf 	bl	800e81a <USBD_GetString>
  }
  return USBD_StrDesc;
 801187c:	4b02      	ldr	r3, [pc, #8]	; (8011888 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801187e:	4618      	mov	r0, r3
 8011880:	3708      	adds	r7, #8
 8011882:	46bd      	mov	sp, r7
 8011884:	bd80      	pop	{r7, pc}
 8011886:	bf00      	nop
 8011888:	20004728 	.word	0x20004728
 801188c:	08016694 	.word	0x08016694

08011890 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011890:	b580      	push	{r7, lr}
 8011892:	b082      	sub	sp, #8
 8011894:	af00      	add	r7, sp, #0
 8011896:	4603      	mov	r3, r0
 8011898:	6039      	str	r1, [r7, #0]
 801189a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801189c:	79fb      	ldrb	r3, [r7, #7]
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d105      	bne.n	80118ae <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80118a2:	683a      	ldr	r2, [r7, #0]
 80118a4:	4907      	ldr	r1, [pc, #28]	; (80118c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80118a6:	4808      	ldr	r0, [pc, #32]	; (80118c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80118a8:	f7fc ffb7 	bl	800e81a <USBD_GetString>
 80118ac:	e004      	b.n	80118b8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80118ae:	683a      	ldr	r2, [r7, #0]
 80118b0:	4904      	ldr	r1, [pc, #16]	; (80118c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80118b2:	4805      	ldr	r0, [pc, #20]	; (80118c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80118b4:	f7fc ffb1 	bl	800e81a <USBD_GetString>
  }
  return USBD_StrDesc;
 80118b8:	4b02      	ldr	r3, [pc, #8]	; (80118c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80118ba:	4618      	mov	r0, r3
 80118bc:	3708      	adds	r7, #8
 80118be:	46bd      	mov	sp, r7
 80118c0:	bd80      	pop	{r7, pc}
 80118c2:	bf00      	nop
 80118c4:	20004728 	.word	0x20004728
 80118c8:	080166a0 	.word	0x080166a0

080118cc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80118cc:	b580      	push	{r7, lr}
 80118ce:	b084      	sub	sp, #16
 80118d0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80118d2:	4b0f      	ldr	r3, [pc, #60]	; (8011910 <Get_SerialNum+0x44>)
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80118d8:	4b0e      	ldr	r3, [pc, #56]	; (8011914 <Get_SerialNum+0x48>)
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80118de:	4b0e      	ldr	r3, [pc, #56]	; (8011918 <Get_SerialNum+0x4c>)
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80118e4:	68fa      	ldr	r2, [r7, #12]
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	4413      	add	r3, r2
 80118ea:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80118ec:	68fb      	ldr	r3, [r7, #12]
 80118ee:	2b00      	cmp	r3, #0
 80118f0:	d009      	beq.n	8011906 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80118f2:	2208      	movs	r2, #8
 80118f4:	4909      	ldr	r1, [pc, #36]	; (801191c <Get_SerialNum+0x50>)
 80118f6:	68f8      	ldr	r0, [r7, #12]
 80118f8:	f000 f814 	bl	8011924 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80118fc:	2204      	movs	r2, #4
 80118fe:	4908      	ldr	r1, [pc, #32]	; (8011920 <Get_SerialNum+0x54>)
 8011900:	68b8      	ldr	r0, [r7, #8]
 8011902:	f000 f80f 	bl	8011924 <IntToUnicode>
  }
}
 8011906:	bf00      	nop
 8011908:	3710      	adds	r7, #16
 801190a:	46bd      	mov	sp, r7
 801190c:	bd80      	pop	{r7, pc}
 801190e:	bf00      	nop
 8011910:	1ff800d0 	.word	0x1ff800d0
 8011914:	1ff800d4 	.word	0x1ff800d4
 8011918:	1ff800d8 	.word	0x1ff800d8
 801191c:	20000106 	.word	0x20000106
 8011920:	20000116 	.word	0x20000116

08011924 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011924:	b480      	push	{r7}
 8011926:	b087      	sub	sp, #28
 8011928:	af00      	add	r7, sp, #0
 801192a:	60f8      	str	r0, [r7, #12]
 801192c:	60b9      	str	r1, [r7, #8]
 801192e:	4613      	mov	r3, r2
 8011930:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8011932:	2300      	movs	r3, #0
 8011934:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011936:	2300      	movs	r3, #0
 8011938:	75fb      	strb	r3, [r7, #23]
 801193a:	e027      	b.n	801198c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801193c:	68fb      	ldr	r3, [r7, #12]
 801193e:	0f1b      	lsrs	r3, r3, #28
 8011940:	2b09      	cmp	r3, #9
 8011942:	d80b      	bhi.n	801195c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011944:	68fb      	ldr	r3, [r7, #12]
 8011946:	0f1b      	lsrs	r3, r3, #28
 8011948:	b2da      	uxtb	r2, r3
 801194a:	7dfb      	ldrb	r3, [r7, #23]
 801194c:	005b      	lsls	r3, r3, #1
 801194e:	4619      	mov	r1, r3
 8011950:	68bb      	ldr	r3, [r7, #8]
 8011952:	440b      	add	r3, r1
 8011954:	3230      	adds	r2, #48	; 0x30
 8011956:	b2d2      	uxtb	r2, r2
 8011958:	701a      	strb	r2, [r3, #0]
 801195a:	e00a      	b.n	8011972 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801195c:	68fb      	ldr	r3, [r7, #12]
 801195e:	0f1b      	lsrs	r3, r3, #28
 8011960:	b2da      	uxtb	r2, r3
 8011962:	7dfb      	ldrb	r3, [r7, #23]
 8011964:	005b      	lsls	r3, r3, #1
 8011966:	4619      	mov	r1, r3
 8011968:	68bb      	ldr	r3, [r7, #8]
 801196a:	440b      	add	r3, r1
 801196c:	3237      	adds	r2, #55	; 0x37
 801196e:	b2d2      	uxtb	r2, r2
 8011970:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011972:	68fb      	ldr	r3, [r7, #12]
 8011974:	011b      	lsls	r3, r3, #4
 8011976:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011978:	7dfb      	ldrb	r3, [r7, #23]
 801197a:	005b      	lsls	r3, r3, #1
 801197c:	3301      	adds	r3, #1
 801197e:	68ba      	ldr	r2, [r7, #8]
 8011980:	4413      	add	r3, r2
 8011982:	2200      	movs	r2, #0
 8011984:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011986:	7dfb      	ldrb	r3, [r7, #23]
 8011988:	3301      	adds	r3, #1
 801198a:	75fb      	strb	r3, [r7, #23]
 801198c:	7dfa      	ldrb	r2, [r7, #23]
 801198e:	79fb      	ldrb	r3, [r7, #7]
 8011990:	429a      	cmp	r2, r3
 8011992:	d3d3      	bcc.n	801193c <IntToUnicode+0x18>
  }
}
 8011994:	bf00      	nop
 8011996:	371c      	adds	r7, #28
 8011998:	46bd      	mov	sp, r7
 801199a:	bc80      	pop	{r7}
 801199c:	4770      	bx	lr

0801199e <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 801199e:	b480      	push	{r7}
 80119a0:	b083      	sub	sp, #12
 80119a2:	af00      	add	r7, sp, #0
 80119a4:	4603      	mov	r3, r0
 80119a6:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 80119a8:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 80119aa:	4618      	mov	r0, r3
 80119ac:	370c      	adds	r7, #12
 80119ae:	46bd      	mov	sp, r7
 80119b0:	bc80      	pop	{r7}
 80119b2:	4770      	bx	lr

080119b4 <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 80119b4:	b480      	push	{r7}
 80119b6:	b085      	sub	sp, #20
 80119b8:	af00      	add	r7, sp, #0
 80119ba:	4603      	mov	r3, r0
 80119bc:	60b9      	str	r1, [r7, #8]
 80119be:	607a      	str	r2, [r7, #4]
 80119c0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  = STORAGE_BLK_NBR;
 80119c2:	68bb      	ldr	r3, [r7, #8]
 80119c4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80119c8:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80119d0:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 80119d2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80119d4:	4618      	mov	r0, r3
 80119d6:	3714      	adds	r7, #20
 80119d8:	46bd      	mov	sp, r7
 80119da:	bc80      	pop	{r7}
 80119dc:	4770      	bx	lr

080119de <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 80119de:	b480      	push	{r7}
 80119e0:	b083      	sub	sp, #12
 80119e2:	af00      	add	r7, sp, #0
 80119e4:	4603      	mov	r3, r0
 80119e6:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80119e8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80119ea:	4618      	mov	r0, r3
 80119ec:	370c      	adds	r7, #12
 80119ee:	46bd      	mov	sp, r7
 80119f0:	bc80      	pop	{r7}
 80119f2:	4770      	bx	lr

080119f4 <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 80119f4:	b480      	push	{r7}
 80119f6:	b083      	sub	sp, #12
 80119f8:	af00      	add	r7, sp, #0
 80119fa:	4603      	mov	r3, r0
 80119fc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 80119fe:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011a00:	4618      	mov	r0, r3
 8011a02:	370c      	adds	r7, #12
 8011a04:	46bd      	mov	sp, r7
 8011a06:	bc80      	pop	{r7}
 8011a08:	4770      	bx	lr

08011a0a <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8011a0a:	b480      	push	{r7}
 8011a0c:	b085      	sub	sp, #20
 8011a0e:	af00      	add	r7, sp, #0
 8011a10:	60b9      	str	r1, [r7, #8]
 8011a12:	607a      	str	r2, [r7, #4]
 8011a14:	461a      	mov	r2, r3
 8011a16:	4603      	mov	r3, r0
 8011a18:	73fb      	strb	r3, [r7, #15]
 8011a1a:	4613      	mov	r3, r2
 8011a1c:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 8011a1e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011a20:	4618      	mov	r0, r3
 8011a22:	3714      	adds	r7, #20
 8011a24:	46bd      	mov	sp, r7
 8011a26:	bc80      	pop	{r7}
 8011a28:	4770      	bx	lr

08011a2a <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8011a2a:	b480      	push	{r7}
 8011a2c:	b085      	sub	sp, #20
 8011a2e:	af00      	add	r7, sp, #0
 8011a30:	60b9      	str	r1, [r7, #8]
 8011a32:	607a      	str	r2, [r7, #4]
 8011a34:	461a      	mov	r2, r3
 8011a36:	4603      	mov	r3, r0
 8011a38:	73fb      	strb	r3, [r7, #15]
 8011a3a:	4613      	mov	r3, r2
 8011a3c:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
  return (USBD_OK);
 8011a3e:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 8011a40:	4618      	mov	r0, r3
 8011a42:	3714      	adds	r7, #20
 8011a44:	46bd      	mov	sp, r7
 8011a46:	bc80      	pop	{r7}
 8011a48:	4770      	bx	lr

08011a4a <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 8011a4a:	b480      	push	{r7}
 8011a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 8011a4e:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8011a50:	4618      	mov	r0, r3
 8011a52:	46bd      	mov	sp, r7
 8011a54:	bc80      	pop	{r7}
 8011a56:	4770      	bx	lr

08011a58 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011a58:	b580      	push	{r7, lr}
 8011a5a:	b084      	sub	sp, #16
 8011a5c:	af00      	add	r7, sp, #0
 8011a5e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	4a0d      	ldr	r2, [pc, #52]	; (8011a9c <HAL_PCD_MspInit+0x44>)
 8011a66:	4293      	cmp	r3, r2
 8011a68:	d113      	bne.n	8011a92 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8011a6a:	4b0d      	ldr	r3, [pc, #52]	; (8011aa0 <HAL_PCD_MspInit+0x48>)
 8011a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a6e:	4a0c      	ldr	r2, [pc, #48]	; (8011aa0 <HAL_PCD_MspInit+0x48>)
 8011a70:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8011a74:	6253      	str	r3, [r2, #36]	; 0x24
 8011a76:	4b0a      	ldr	r3, [pc, #40]	; (8011aa0 <HAL_PCD_MspInit+0x48>)
 8011a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a7a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011a7e:	60fb      	str	r3, [r7, #12]
 8011a80:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8011a82:	2200      	movs	r2, #0
 8011a84:	2100      	movs	r1, #0
 8011a86:	2014      	movs	r0, #20
 8011a88:	f7f3 fca7 	bl	80053da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8011a8c:	2014      	movs	r0, #20
 8011a8e:	f7f3 fcc0 	bl	8005412 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8011a92:	bf00      	nop
 8011a94:	3710      	adds	r7, #16
 8011a96:	46bd      	mov	sp, r7
 8011a98:	bd80      	pop	{r7, pc}
 8011a9a:	bf00      	nop
 8011a9c:	40005c00 	.word	0x40005c00
 8011aa0:	40023800 	.word	0x40023800

08011aa4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011aa4:	b580      	push	{r7, lr}
 8011aa6:	b082      	sub	sp, #8
 8011aa8:	af00      	add	r7, sp, #0
 8011aaa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8011ab8:	4619      	mov	r1, r3
 8011aba:	4610      	mov	r0, r2
 8011abc:	f7fb fffe 	bl	800dabc <USBD_LL_SetupStage>
}
 8011ac0:	bf00      	nop
 8011ac2:	3708      	adds	r7, #8
 8011ac4:	46bd      	mov	sp, r7
 8011ac6:	bd80      	pop	{r7, pc}

08011ac8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011ac8:	b580      	push	{r7, lr}
 8011aca:	b082      	sub	sp, #8
 8011acc:	af00      	add	r7, sp, #0
 8011ace:	6078      	str	r0, [r7, #4]
 8011ad0:	460b      	mov	r3, r1
 8011ad2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8011ada:	78fa      	ldrb	r2, [r7, #3]
 8011adc:	6879      	ldr	r1, [r7, #4]
 8011ade:	4613      	mov	r3, r2
 8011ae0:	009b      	lsls	r3, r3, #2
 8011ae2:	4413      	add	r3, r2
 8011ae4:	00db      	lsls	r3, r3, #3
 8011ae6:	440b      	add	r3, r1
 8011ae8:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8011aec:	681a      	ldr	r2, [r3, #0]
 8011aee:	78fb      	ldrb	r3, [r7, #3]
 8011af0:	4619      	mov	r1, r3
 8011af2:	f7fc f82e 	bl	800db52 <USBD_LL_DataOutStage>
}
 8011af6:	bf00      	nop
 8011af8:	3708      	adds	r7, #8
 8011afa:	46bd      	mov	sp, r7
 8011afc:	bd80      	pop	{r7, pc}

08011afe <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011afe:	b580      	push	{r7, lr}
 8011b00:	b082      	sub	sp, #8
 8011b02:	af00      	add	r7, sp, #0
 8011b04:	6078      	str	r0, [r7, #4]
 8011b06:	460b      	mov	r3, r1
 8011b08:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8011b10:	78fa      	ldrb	r2, [r7, #3]
 8011b12:	6879      	ldr	r1, [r7, #4]
 8011b14:	4613      	mov	r3, r2
 8011b16:	009b      	lsls	r3, r3, #2
 8011b18:	4413      	add	r3, r2
 8011b1a:	00db      	lsls	r3, r3, #3
 8011b1c:	440b      	add	r3, r1
 8011b1e:	333c      	adds	r3, #60	; 0x3c
 8011b20:	681a      	ldr	r2, [r3, #0]
 8011b22:	78fb      	ldrb	r3, [r7, #3]
 8011b24:	4619      	mov	r1, r3
 8011b26:	f7fc f885 	bl	800dc34 <USBD_LL_DataInStage>
}
 8011b2a:	bf00      	nop
 8011b2c:	3708      	adds	r7, #8
 8011b2e:	46bd      	mov	sp, r7
 8011b30:	bd80      	pop	{r7, pc}

08011b32 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b32:	b580      	push	{r7, lr}
 8011b34:	b082      	sub	sp, #8
 8011b36:	af00      	add	r7, sp, #0
 8011b38:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8011b40:	4618      	mov	r0, r3
 8011b42:	f7fc f990 	bl	800de66 <USBD_LL_SOF>
}
 8011b46:	bf00      	nop
 8011b48:	3708      	adds	r7, #8
 8011b4a:	46bd      	mov	sp, r7
 8011b4c:	bd80      	pop	{r7, pc}

08011b4e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b4e:	b580      	push	{r7, lr}
 8011b50:	b084      	sub	sp, #16
 8011b52:	af00      	add	r7, sp, #0
 8011b54:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011b56:	2301      	movs	r3, #1
 8011b58:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	689b      	ldr	r3, [r3, #8]
 8011b5e:	2b02      	cmp	r3, #2
 8011b60:	d002      	beq.n	8011b68 <HAL_PCD_ResetCallback+0x1a>
  {
    Error_Handler(1);
 8011b62:	2001      	movs	r0, #1
 8011b64:	f7f1 fd04 	bl	8003570 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8011b6e:	7bfa      	ldrb	r2, [r7, #15]
 8011b70:	4611      	mov	r1, r2
 8011b72:	4618      	mov	r0, r3
 8011b74:	f7fc f944 	bl	800de00 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8011b7e:	4618      	mov	r0, r3
 8011b80:	f7fc f8fd 	bl	800dd7e <USBD_LL_Reset>
}
 8011b84:	bf00      	nop
 8011b86:	3710      	adds	r7, #16
 8011b88:	46bd      	mov	sp, r7
 8011b8a:	bd80      	pop	{r7, pc}

08011b8c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b8c:	b580      	push	{r7, lr}
 8011b8e:	b082      	sub	sp, #8
 8011b90:	af00      	add	r7, sp, #0
 8011b92:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8011b9a:	4618      	mov	r0, r3
 8011b9c:	f7fc f93f 	bl	800de1e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	699b      	ldr	r3, [r3, #24]
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d005      	beq.n	8011bb4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011ba8:	4b04      	ldr	r3, [pc, #16]	; (8011bbc <HAL_PCD_SuspendCallback+0x30>)
 8011baa:	691b      	ldr	r3, [r3, #16]
 8011bac:	4a03      	ldr	r2, [pc, #12]	; (8011bbc <HAL_PCD_SuspendCallback+0x30>)
 8011bae:	f043 0306 	orr.w	r3, r3, #6
 8011bb2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011bb4:	bf00      	nop
 8011bb6:	3708      	adds	r7, #8
 8011bb8:	46bd      	mov	sp, r7
 8011bba:	bd80      	pop	{r7, pc}
 8011bbc:	e000ed00 	.word	0xe000ed00

08011bc0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011bc0:	b580      	push	{r7, lr}
 8011bc2:	b082      	sub	sp, #8
 8011bc4:	af00      	add	r7, sp, #0
 8011bc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8011bce:	4618      	mov	r0, r3
 8011bd0:	f7fc f939 	bl	800de46 <USBD_LL_Resume>
}
 8011bd4:	bf00      	nop
 8011bd6:	3708      	adds	r7, #8
 8011bd8:	46bd      	mov	sp, r7
 8011bda:	bd80      	pop	{r7, pc}

08011bdc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011bdc:	b580      	push	{r7, lr}
 8011bde:	b082      	sub	sp, #8
 8011be0:	af00      	add	r7, sp, #0
 8011be2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8011be4:	4a23      	ldr	r2, [pc, #140]	; (8011c74 <USBD_LL_Init+0x98>)
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	4a21      	ldr	r2, [pc, #132]	; (8011c74 <USBD_LL_Init+0x98>)
 8011bf0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  hpcd_USB_FS.Instance = USB;
 8011bf4:	4b1f      	ldr	r3, [pc, #124]	; (8011c74 <USBD_LL_Init+0x98>)
 8011bf6:	4a20      	ldr	r2, [pc, #128]	; (8011c78 <USBD_LL_Init+0x9c>)
 8011bf8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8011bfa:	4b1e      	ldr	r3, [pc, #120]	; (8011c74 <USBD_LL_Init+0x98>)
 8011bfc:	2208      	movs	r2, #8
 8011bfe:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8011c00:	4b1c      	ldr	r3, [pc, #112]	; (8011c74 <USBD_LL_Init+0x98>)
 8011c02:	2202      	movs	r2, #2
 8011c04:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011c06:	4b1b      	ldr	r3, [pc, #108]	; (8011c74 <USBD_LL_Init+0x98>)
 8011c08:	2202      	movs	r2, #2
 8011c0a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8011c0c:	4b19      	ldr	r3, [pc, #100]	; (8011c74 <USBD_LL_Init+0x98>)
 8011c0e:	2200      	movs	r2, #0
 8011c10:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8011c12:	4b18      	ldr	r3, [pc, #96]	; (8011c74 <USBD_LL_Init+0x98>)
 8011c14:	2200      	movs	r2, #0
 8011c16:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8011c18:	4816      	ldr	r0, [pc, #88]	; (8011c74 <USBD_LL_Init+0x98>)
 8011c1a:	f7f4 f965 	bl	8005ee8 <HAL_PCD_Init>
 8011c1e:	4603      	mov	r3, r0
 8011c20:	2b00      	cmp	r3, #0
 8011c22:	d002      	beq.n	8011c2a <USBD_LL_Init+0x4e>
  {
    Error_Handler(1);
 8011c24:	2001      	movs	r0, #1
 8011c26:	f7f1 fca3 	bl	8003570 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8011c30:	2318      	movs	r3, #24
 8011c32:	2200      	movs	r2, #0
 8011c34:	2100      	movs	r1, #0
 8011c36:	f7f5 fc19 	bl	800746c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8011c40:	2358      	movs	r3, #88	; 0x58
 8011c42:	2200      	movs	r2, #0
 8011c44:	2180      	movs	r1, #128	; 0x80
 8011c46:	f7f5 fc11 	bl	800746c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8011c50:	2398      	movs	r3, #152	; 0x98
 8011c52:	2200      	movs	r2, #0
 8011c54:	2181      	movs	r1, #129	; 0x81
 8011c56:	f7f5 fc09 	bl	800746c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8011c60:	23d8      	movs	r3, #216	; 0xd8
 8011c62:	2200      	movs	r2, #0
 8011c64:	2101      	movs	r1, #1
 8011c66:	f7f5 fc01 	bl	800746c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 8011c6a:	2300      	movs	r3, #0
}
 8011c6c:	4618      	mov	r0, r3
 8011c6e:	3708      	adds	r7, #8
 8011c70:	46bd      	mov	sp, r7
 8011c72:	bd80      	pop	{r7, pc}
 8011c74:	20004928 	.word	0x20004928
 8011c78:	40005c00 	.word	0x40005c00

08011c7c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011c7c:	b580      	push	{r7, lr}
 8011c7e:	b084      	sub	sp, #16
 8011c80:	af00      	add	r7, sp, #0
 8011c82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011c84:	2300      	movs	r3, #0
 8011c86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011c88:	2300      	movs	r3, #0
 8011c8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8011c92:	4618      	mov	r0, r3
 8011c94:	f7f4 fa06 	bl	80060a4 <HAL_PCD_Start>
 8011c98:	4603      	mov	r3, r0
 8011c9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011c9c:	7bfb      	ldrb	r3, [r7, #15]
 8011c9e:	4618      	mov	r0, r3
 8011ca0:	f000 f964 	bl	8011f6c <USBD_Get_USB_Status>
 8011ca4:	4603      	mov	r3, r0
 8011ca6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011ca8:	7bbb      	ldrb	r3, [r7, #14]
}
 8011caa:	4618      	mov	r0, r3
 8011cac:	3710      	adds	r7, #16
 8011cae:	46bd      	mov	sp, r7
 8011cb0:	bd80      	pop	{r7, pc}

08011cb2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011cb2:	b580      	push	{r7, lr}
 8011cb4:	b084      	sub	sp, #16
 8011cb6:	af00      	add	r7, sp, #0
 8011cb8:	6078      	str	r0, [r7, #4]
 8011cba:	4608      	mov	r0, r1
 8011cbc:	4611      	mov	r1, r2
 8011cbe:	461a      	mov	r2, r3
 8011cc0:	4603      	mov	r3, r0
 8011cc2:	70fb      	strb	r3, [r7, #3]
 8011cc4:	460b      	mov	r3, r1
 8011cc6:	70bb      	strb	r3, [r7, #2]
 8011cc8:	4613      	mov	r3, r2
 8011cca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ccc:	2300      	movs	r3, #0
 8011cce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8011cda:	78bb      	ldrb	r3, [r7, #2]
 8011cdc:	883a      	ldrh	r2, [r7, #0]
 8011cde:	78f9      	ldrb	r1, [r7, #3]
 8011ce0:	f7f4 fb22 	bl	8006328 <HAL_PCD_EP_Open>
 8011ce4:	4603      	mov	r3, r0
 8011ce6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011ce8:	7bfb      	ldrb	r3, [r7, #15]
 8011cea:	4618      	mov	r0, r3
 8011cec:	f000 f93e 	bl	8011f6c <USBD_Get_USB_Status>
 8011cf0:	4603      	mov	r3, r0
 8011cf2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011cf4:	7bbb      	ldrb	r3, [r7, #14]
}
 8011cf6:	4618      	mov	r0, r3
 8011cf8:	3710      	adds	r7, #16
 8011cfa:	46bd      	mov	sp, r7
 8011cfc:	bd80      	pop	{r7, pc}

08011cfe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011cfe:	b580      	push	{r7, lr}
 8011d00:	b084      	sub	sp, #16
 8011d02:	af00      	add	r7, sp, #0
 8011d04:	6078      	str	r0, [r7, #4]
 8011d06:	460b      	mov	r3, r1
 8011d08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d0a:	2300      	movs	r3, #0
 8011d0c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d0e:	2300      	movs	r3, #0
 8011d10:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8011d18:	78fa      	ldrb	r2, [r7, #3]
 8011d1a:	4611      	mov	r1, r2
 8011d1c:	4618      	mov	r0, r3
 8011d1e:	f7f4 fb69 	bl	80063f4 <HAL_PCD_EP_Close>
 8011d22:	4603      	mov	r3, r0
 8011d24:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d26:	7bfb      	ldrb	r3, [r7, #15]
 8011d28:	4618      	mov	r0, r3
 8011d2a:	f000 f91f 	bl	8011f6c <USBD_Get_USB_Status>
 8011d2e:	4603      	mov	r3, r0
 8011d30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011d32:	7bbb      	ldrb	r3, [r7, #14]
}
 8011d34:	4618      	mov	r0, r3
 8011d36:	3710      	adds	r7, #16
 8011d38:	46bd      	mov	sp, r7
 8011d3a:	bd80      	pop	{r7, pc}

08011d3c <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011d3c:	b580      	push	{r7, lr}
 8011d3e:	b084      	sub	sp, #16
 8011d40:	af00      	add	r7, sp, #0
 8011d42:	6078      	str	r0, [r7, #4]
 8011d44:	460b      	mov	r3, r1
 8011d46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d48:	2300      	movs	r3, #0
 8011d4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d4c:	2300      	movs	r3, #0
 8011d4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8011d56:	78fa      	ldrb	r2, [r7, #3]
 8011d58:	4611      	mov	r1, r2
 8011d5a:	4618      	mov	r0, r3
 8011d5c:	f7f4 fcdd 	bl	800671a <HAL_PCD_EP_Flush>
 8011d60:	4603      	mov	r3, r0
 8011d62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d64:	7bfb      	ldrb	r3, [r7, #15]
 8011d66:	4618      	mov	r0, r3
 8011d68:	f000 f900 	bl	8011f6c <USBD_Get_USB_Status>
 8011d6c:	4603      	mov	r3, r0
 8011d6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011d70:	7bbb      	ldrb	r3, [r7, #14]
}
 8011d72:	4618      	mov	r0, r3
 8011d74:	3710      	adds	r7, #16
 8011d76:	46bd      	mov	sp, r7
 8011d78:	bd80      	pop	{r7, pc}

08011d7a <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011d7a:	b580      	push	{r7, lr}
 8011d7c:	b084      	sub	sp, #16
 8011d7e:	af00      	add	r7, sp, #0
 8011d80:	6078      	str	r0, [r7, #4]
 8011d82:	460b      	mov	r3, r1
 8011d84:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d86:	2300      	movs	r3, #0
 8011d88:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d8a:	2300      	movs	r3, #0
 8011d8c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8011d94:	78fa      	ldrb	r2, [r7, #3]
 8011d96:	4611      	mov	r1, r2
 8011d98:	4618      	mov	r0, r3
 8011d9a:	f7f4 fc0a 	bl	80065b2 <HAL_PCD_EP_SetStall>
 8011d9e:	4603      	mov	r3, r0
 8011da0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011da2:	7bfb      	ldrb	r3, [r7, #15]
 8011da4:	4618      	mov	r0, r3
 8011da6:	f000 f8e1 	bl	8011f6c <USBD_Get_USB_Status>
 8011daa:	4603      	mov	r3, r0
 8011dac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011dae:	7bbb      	ldrb	r3, [r7, #14]
}
 8011db0:	4618      	mov	r0, r3
 8011db2:	3710      	adds	r7, #16
 8011db4:	46bd      	mov	sp, r7
 8011db6:	bd80      	pop	{r7, pc}

08011db8 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011db8:	b580      	push	{r7, lr}
 8011dba:	b084      	sub	sp, #16
 8011dbc:	af00      	add	r7, sp, #0
 8011dbe:	6078      	str	r0, [r7, #4]
 8011dc0:	460b      	mov	r3, r1
 8011dc2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011dc4:	2300      	movs	r3, #0
 8011dc6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011dc8:	2300      	movs	r3, #0
 8011dca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8011dd2:	78fa      	ldrb	r2, [r7, #3]
 8011dd4:	4611      	mov	r1, r2
 8011dd6:	4618      	mov	r0, r3
 8011dd8:	f7f4 fc4b 	bl	8006672 <HAL_PCD_EP_ClrStall>
 8011ddc:	4603      	mov	r3, r0
 8011dde:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011de0:	7bfb      	ldrb	r3, [r7, #15]
 8011de2:	4618      	mov	r0, r3
 8011de4:	f000 f8c2 	bl	8011f6c <USBD_Get_USB_Status>
 8011de8:	4603      	mov	r3, r0
 8011dea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011dec:	7bbb      	ldrb	r3, [r7, #14]
}
 8011dee:	4618      	mov	r0, r3
 8011df0:	3710      	adds	r7, #16
 8011df2:	46bd      	mov	sp, r7
 8011df4:	bd80      	pop	{r7, pc}

08011df6 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011df6:	b480      	push	{r7}
 8011df8:	b085      	sub	sp, #20
 8011dfa:	af00      	add	r7, sp, #0
 8011dfc:	6078      	str	r0, [r7, #4]
 8011dfe:	460b      	mov	r3, r1
 8011e00:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8011e08:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011e0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	da0c      	bge.n	8011e2c <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011e12:	78fb      	ldrb	r3, [r7, #3]
 8011e14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011e18:	68f9      	ldr	r1, [r7, #12]
 8011e1a:	1c5a      	adds	r2, r3, #1
 8011e1c:	4613      	mov	r3, r2
 8011e1e:	009b      	lsls	r3, r3, #2
 8011e20:	4413      	add	r3, r2
 8011e22:	00db      	lsls	r3, r3, #3
 8011e24:	440b      	add	r3, r1
 8011e26:	3302      	adds	r3, #2
 8011e28:	781b      	ldrb	r3, [r3, #0]
 8011e2a:	e00b      	b.n	8011e44 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011e2c:	78fb      	ldrb	r3, [r7, #3]
 8011e2e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011e32:	68f9      	ldr	r1, [r7, #12]
 8011e34:	4613      	mov	r3, r2
 8011e36:	009b      	lsls	r3, r3, #2
 8011e38:	4413      	add	r3, r2
 8011e3a:	00db      	lsls	r3, r3, #3
 8011e3c:	440b      	add	r3, r1
 8011e3e:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8011e42:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011e44:	4618      	mov	r0, r3
 8011e46:	3714      	adds	r7, #20
 8011e48:	46bd      	mov	sp, r7
 8011e4a:	bc80      	pop	{r7}
 8011e4c:	4770      	bx	lr

08011e4e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011e4e:	b580      	push	{r7, lr}
 8011e50:	b084      	sub	sp, #16
 8011e52:	af00      	add	r7, sp, #0
 8011e54:	6078      	str	r0, [r7, #4]
 8011e56:	460b      	mov	r3, r1
 8011e58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e5a:	2300      	movs	r3, #0
 8011e5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e5e:	2300      	movs	r3, #0
 8011e60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8011e68:	78fa      	ldrb	r2, [r7, #3]
 8011e6a:	4611      	mov	r1, r2
 8011e6c:	4618      	mov	r0, r3
 8011e6e:	f7f4 fa36 	bl	80062de <HAL_PCD_SetAddress>
 8011e72:	4603      	mov	r3, r0
 8011e74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e76:	7bfb      	ldrb	r3, [r7, #15]
 8011e78:	4618      	mov	r0, r3
 8011e7a:	f000 f877 	bl	8011f6c <USBD_Get_USB_Status>
 8011e7e:	4603      	mov	r3, r0
 8011e80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011e82:	7bbb      	ldrb	r3, [r7, #14]
}
 8011e84:	4618      	mov	r0, r3
 8011e86:	3710      	adds	r7, #16
 8011e88:	46bd      	mov	sp, r7
 8011e8a:	bd80      	pop	{r7, pc}

08011e8c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011e8c:	b580      	push	{r7, lr}
 8011e8e:	b086      	sub	sp, #24
 8011e90:	af00      	add	r7, sp, #0
 8011e92:	60f8      	str	r0, [r7, #12]
 8011e94:	607a      	str	r2, [r7, #4]
 8011e96:	461a      	mov	r2, r3
 8011e98:	460b      	mov	r3, r1
 8011e9a:	72fb      	strb	r3, [r7, #11]
 8011e9c:	4613      	mov	r3, r2
 8011e9e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ea0:	2300      	movs	r3, #0
 8011ea2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ea4:	2300      	movs	r3, #0
 8011ea6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011ea8:	68fb      	ldr	r3, [r7, #12]
 8011eaa:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8011eae:	893b      	ldrh	r3, [r7, #8]
 8011eb0:	7af9      	ldrb	r1, [r7, #11]
 8011eb2:	687a      	ldr	r2, [r7, #4]
 8011eb4:	f7f4 fb3a 	bl	800652c <HAL_PCD_EP_Transmit>
 8011eb8:	4603      	mov	r3, r0
 8011eba:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011ebc:	7dfb      	ldrb	r3, [r7, #23]
 8011ebe:	4618      	mov	r0, r3
 8011ec0:	f000 f854 	bl	8011f6c <USBD_Get_USB_Status>
 8011ec4:	4603      	mov	r3, r0
 8011ec6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011ec8:	7dbb      	ldrb	r3, [r7, #22]
}
 8011eca:	4618      	mov	r0, r3
 8011ecc:	3718      	adds	r7, #24
 8011ece:	46bd      	mov	sp, r7
 8011ed0:	bd80      	pop	{r7, pc}

08011ed2 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011ed2:	b580      	push	{r7, lr}
 8011ed4:	b086      	sub	sp, #24
 8011ed6:	af00      	add	r7, sp, #0
 8011ed8:	60f8      	str	r0, [r7, #12]
 8011eda:	607a      	str	r2, [r7, #4]
 8011edc:	461a      	mov	r2, r3
 8011ede:	460b      	mov	r3, r1
 8011ee0:	72fb      	strb	r3, [r7, #11]
 8011ee2:	4613      	mov	r3, r2
 8011ee4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ee6:	2300      	movs	r3, #0
 8011ee8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011eea:	2300      	movs	r3, #0
 8011eec:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8011ef4:	893b      	ldrh	r3, [r7, #8]
 8011ef6:	7af9      	ldrb	r1, [r7, #11]
 8011ef8:	687a      	ldr	r2, [r7, #4]
 8011efa:	f7f4 fac3 	bl	8006484 <HAL_PCD_EP_Receive>
 8011efe:	4603      	mov	r3, r0
 8011f00:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f02:	7dfb      	ldrb	r3, [r7, #23]
 8011f04:	4618      	mov	r0, r3
 8011f06:	f000 f831 	bl	8011f6c <USBD_Get_USB_Status>
 8011f0a:	4603      	mov	r3, r0
 8011f0c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011f0e:	7dbb      	ldrb	r3, [r7, #22]
}
 8011f10:	4618      	mov	r0, r3
 8011f12:	3718      	adds	r7, #24
 8011f14:	46bd      	mov	sp, r7
 8011f16:	bd80      	pop	{r7, pc}

08011f18 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011f18:	b580      	push	{r7, lr}
 8011f1a:	b082      	sub	sp, #8
 8011f1c:	af00      	add	r7, sp, #0
 8011f1e:	6078      	str	r0, [r7, #4]
 8011f20:	460b      	mov	r3, r1
 8011f22:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8011f2a:	78fa      	ldrb	r2, [r7, #3]
 8011f2c:	4611      	mov	r1, r2
 8011f2e:	4618      	mov	r0, r3
 8011f30:	f7f4 fae5 	bl	80064fe <HAL_PCD_EP_GetRxCount>
 8011f34:	4603      	mov	r3, r0
}
 8011f36:	4618      	mov	r0, r3
 8011f38:	3708      	adds	r7, #8
 8011f3a:	46bd      	mov	sp, r7
 8011f3c:	bd80      	pop	{r7, pc}
	...

08011f40 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8011f40:	b480      	push	{r7}
 8011f42:	b083      	sub	sp, #12
 8011f44:	af00      	add	r7, sp, #0
 8011f46:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8011f48:	4b02      	ldr	r3, [pc, #8]	; (8011f54 <USBD_static_malloc+0x14>)
}
 8011f4a:	4618      	mov	r0, r3
 8011f4c:	370c      	adds	r7, #12
 8011f4e:	46bd      	mov	sp, r7
 8011f50:	bc80      	pop	{r7}
 8011f52:	4770      	bx	lr
 8011f54:	20003770 	.word	0x20003770

08011f58 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8011f58:	b480      	push	{r7}
 8011f5a:	b083      	sub	sp, #12
 8011f5c:	af00      	add	r7, sp, #0
 8011f5e:	6078      	str	r0, [r7, #4]

}
 8011f60:	bf00      	nop
 8011f62:	370c      	adds	r7, #12
 8011f64:	46bd      	mov	sp, r7
 8011f66:	bc80      	pop	{r7}
 8011f68:	4770      	bx	lr
	...

08011f6c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011f6c:	b480      	push	{r7}
 8011f6e:	b085      	sub	sp, #20
 8011f70:	af00      	add	r7, sp, #0
 8011f72:	4603      	mov	r3, r0
 8011f74:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f76:	2300      	movs	r3, #0
 8011f78:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011f7a:	79fb      	ldrb	r3, [r7, #7]
 8011f7c:	2b03      	cmp	r3, #3
 8011f7e:	d817      	bhi.n	8011fb0 <USBD_Get_USB_Status+0x44>
 8011f80:	a201      	add	r2, pc, #4	; (adr r2, 8011f88 <USBD_Get_USB_Status+0x1c>)
 8011f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f86:	bf00      	nop
 8011f88:	08011f99 	.word	0x08011f99
 8011f8c:	08011f9f 	.word	0x08011f9f
 8011f90:	08011fa5 	.word	0x08011fa5
 8011f94:	08011fab 	.word	0x08011fab
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011f98:	2300      	movs	r3, #0
 8011f9a:	73fb      	strb	r3, [r7, #15]
    break;
 8011f9c:	e00b      	b.n	8011fb6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011f9e:	2302      	movs	r3, #2
 8011fa0:	73fb      	strb	r3, [r7, #15]
    break;
 8011fa2:	e008      	b.n	8011fb6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011fa4:	2301      	movs	r3, #1
 8011fa6:	73fb      	strb	r3, [r7, #15]
    break;
 8011fa8:	e005      	b.n	8011fb6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011faa:	2302      	movs	r3, #2
 8011fac:	73fb      	strb	r3, [r7, #15]
    break;
 8011fae:	e002      	b.n	8011fb6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011fb0:	2302      	movs	r3, #2
 8011fb2:	73fb      	strb	r3, [r7, #15]
    break;
 8011fb4:	bf00      	nop
  }
  return usb_status;
 8011fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8011fb8:	4618      	mov	r0, r3
 8011fba:	3714      	adds	r7, #20
 8011fbc:	46bd      	mov	sp, r7
 8011fbe:	bc80      	pop	{r7}
 8011fc0:	4770      	bx	lr
 8011fc2:	bf00      	nop

08011fc4 <__libc_init_array>:
 8011fc4:	b570      	push	{r4, r5, r6, lr}
 8011fc6:	2500      	movs	r5, #0
 8011fc8:	4e0c      	ldr	r6, [pc, #48]	; (8011ffc <__libc_init_array+0x38>)
 8011fca:	4c0d      	ldr	r4, [pc, #52]	; (8012000 <__libc_init_array+0x3c>)
 8011fcc:	1ba4      	subs	r4, r4, r6
 8011fce:	10a4      	asrs	r4, r4, #2
 8011fd0:	42a5      	cmp	r5, r4
 8011fd2:	d109      	bne.n	8011fe8 <__libc_init_array+0x24>
 8011fd4:	f004 fa70 	bl	80164b8 <_init>
 8011fd8:	2500      	movs	r5, #0
 8011fda:	4e0a      	ldr	r6, [pc, #40]	; (8012004 <__libc_init_array+0x40>)
 8011fdc:	4c0a      	ldr	r4, [pc, #40]	; (8012008 <__libc_init_array+0x44>)
 8011fde:	1ba4      	subs	r4, r4, r6
 8011fe0:	10a4      	asrs	r4, r4, #2
 8011fe2:	42a5      	cmp	r5, r4
 8011fe4:	d105      	bne.n	8011ff2 <__libc_init_array+0x2e>
 8011fe6:	bd70      	pop	{r4, r5, r6, pc}
 8011fe8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011fec:	4798      	blx	r3
 8011fee:	3501      	adds	r5, #1
 8011ff0:	e7ee      	b.n	8011fd0 <__libc_init_array+0xc>
 8011ff2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011ff6:	4798      	blx	r3
 8011ff8:	3501      	adds	r5, #1
 8011ffa:	e7f2      	b.n	8011fe2 <__libc_init_array+0x1e>
 8011ffc:	0801a600 	.word	0x0801a600
 8012000:	0801a600 	.word	0x0801a600
 8012004:	0801a600 	.word	0x0801a600
 8012008:	0801a604 	.word	0x0801a604

0801200c <memcpy>:
 801200c:	b510      	push	{r4, lr}
 801200e:	1e43      	subs	r3, r0, #1
 8012010:	440a      	add	r2, r1
 8012012:	4291      	cmp	r1, r2
 8012014:	d100      	bne.n	8012018 <memcpy+0xc>
 8012016:	bd10      	pop	{r4, pc}
 8012018:	f811 4b01 	ldrb.w	r4, [r1], #1
 801201c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012020:	e7f7      	b.n	8012012 <memcpy+0x6>

08012022 <memset>:
 8012022:	4603      	mov	r3, r0
 8012024:	4402      	add	r2, r0
 8012026:	4293      	cmp	r3, r2
 8012028:	d100      	bne.n	801202c <memset+0xa>
 801202a:	4770      	bx	lr
 801202c:	f803 1b01 	strb.w	r1, [r3], #1
 8012030:	e7f9      	b.n	8012026 <memset+0x4>

08012032 <__cvt>:
 8012032:	2b00      	cmp	r3, #0
 8012034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012038:	461e      	mov	r6, r3
 801203a:	bfbb      	ittet	lt
 801203c:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8012040:	461e      	movlt	r6, r3
 8012042:	2300      	movge	r3, #0
 8012044:	232d      	movlt	r3, #45	; 0x2d
 8012046:	b088      	sub	sp, #32
 8012048:	9f14      	ldr	r7, [sp, #80]	; 0x50
 801204a:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 801204e:	f027 0720 	bic.w	r7, r7, #32
 8012052:	2f46      	cmp	r7, #70	; 0x46
 8012054:	4614      	mov	r4, r2
 8012056:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8012058:	700b      	strb	r3, [r1, #0]
 801205a:	d004      	beq.n	8012066 <__cvt+0x34>
 801205c:	2f45      	cmp	r7, #69	; 0x45
 801205e:	d100      	bne.n	8012062 <__cvt+0x30>
 8012060:	3501      	adds	r5, #1
 8012062:	2302      	movs	r3, #2
 8012064:	e000      	b.n	8012068 <__cvt+0x36>
 8012066:	2303      	movs	r3, #3
 8012068:	aa07      	add	r2, sp, #28
 801206a:	9204      	str	r2, [sp, #16]
 801206c:	aa06      	add	r2, sp, #24
 801206e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8012072:	e9cd 3500 	strd	r3, r5, [sp]
 8012076:	4622      	mov	r2, r4
 8012078:	4633      	mov	r3, r6
 801207a:	f001 feb9 	bl	8013df0 <_dtoa_r>
 801207e:	2f47      	cmp	r7, #71	; 0x47
 8012080:	4680      	mov	r8, r0
 8012082:	d102      	bne.n	801208a <__cvt+0x58>
 8012084:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012086:	07db      	lsls	r3, r3, #31
 8012088:	d526      	bpl.n	80120d8 <__cvt+0xa6>
 801208a:	2f46      	cmp	r7, #70	; 0x46
 801208c:	eb08 0905 	add.w	r9, r8, r5
 8012090:	d111      	bne.n	80120b6 <__cvt+0x84>
 8012092:	f898 3000 	ldrb.w	r3, [r8]
 8012096:	2b30      	cmp	r3, #48	; 0x30
 8012098:	d10a      	bne.n	80120b0 <__cvt+0x7e>
 801209a:	2200      	movs	r2, #0
 801209c:	2300      	movs	r3, #0
 801209e:	4620      	mov	r0, r4
 80120a0:	4631      	mov	r1, r6
 80120a2:	f7ee fc99 	bl	80009d8 <__aeabi_dcmpeq>
 80120a6:	b918      	cbnz	r0, 80120b0 <__cvt+0x7e>
 80120a8:	f1c5 0501 	rsb	r5, r5, #1
 80120ac:	f8ca 5000 	str.w	r5, [sl]
 80120b0:	f8da 3000 	ldr.w	r3, [sl]
 80120b4:	4499      	add	r9, r3
 80120b6:	2200      	movs	r2, #0
 80120b8:	2300      	movs	r3, #0
 80120ba:	4620      	mov	r0, r4
 80120bc:	4631      	mov	r1, r6
 80120be:	f7ee fc8b 	bl	80009d8 <__aeabi_dcmpeq>
 80120c2:	b938      	cbnz	r0, 80120d4 <__cvt+0xa2>
 80120c4:	2230      	movs	r2, #48	; 0x30
 80120c6:	9b07      	ldr	r3, [sp, #28]
 80120c8:	454b      	cmp	r3, r9
 80120ca:	d205      	bcs.n	80120d8 <__cvt+0xa6>
 80120cc:	1c59      	adds	r1, r3, #1
 80120ce:	9107      	str	r1, [sp, #28]
 80120d0:	701a      	strb	r2, [r3, #0]
 80120d2:	e7f8      	b.n	80120c6 <__cvt+0x94>
 80120d4:	f8cd 901c 	str.w	r9, [sp, #28]
 80120d8:	4640      	mov	r0, r8
 80120da:	9b07      	ldr	r3, [sp, #28]
 80120dc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80120de:	eba3 0308 	sub.w	r3, r3, r8
 80120e2:	6013      	str	r3, [r2, #0]
 80120e4:	b008      	add	sp, #32
 80120e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080120ea <__exponent>:
 80120ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80120ec:	2900      	cmp	r1, #0
 80120ee:	bfb4      	ite	lt
 80120f0:	232d      	movlt	r3, #45	; 0x2d
 80120f2:	232b      	movge	r3, #43	; 0x2b
 80120f4:	4604      	mov	r4, r0
 80120f6:	bfb8      	it	lt
 80120f8:	4249      	neglt	r1, r1
 80120fa:	2909      	cmp	r1, #9
 80120fc:	f804 2b02 	strb.w	r2, [r4], #2
 8012100:	7043      	strb	r3, [r0, #1]
 8012102:	dd21      	ble.n	8012148 <__exponent+0x5e>
 8012104:	f10d 0307 	add.w	r3, sp, #7
 8012108:	461f      	mov	r7, r3
 801210a:	260a      	movs	r6, #10
 801210c:	fb91 f5f6 	sdiv	r5, r1, r6
 8012110:	fb06 1115 	mls	r1, r6, r5, r1
 8012114:	2d09      	cmp	r5, #9
 8012116:	f101 0130 	add.w	r1, r1, #48	; 0x30
 801211a:	f803 1c01 	strb.w	r1, [r3, #-1]
 801211e:	f103 32ff 	add.w	r2, r3, #4294967295
 8012122:	4629      	mov	r1, r5
 8012124:	dc09      	bgt.n	801213a <__exponent+0x50>
 8012126:	3130      	adds	r1, #48	; 0x30
 8012128:	3b02      	subs	r3, #2
 801212a:	f802 1c01 	strb.w	r1, [r2, #-1]
 801212e:	42bb      	cmp	r3, r7
 8012130:	4622      	mov	r2, r4
 8012132:	d304      	bcc.n	801213e <__exponent+0x54>
 8012134:	1a10      	subs	r0, r2, r0
 8012136:	b003      	add	sp, #12
 8012138:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801213a:	4613      	mov	r3, r2
 801213c:	e7e6      	b.n	801210c <__exponent+0x22>
 801213e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012142:	f804 2b01 	strb.w	r2, [r4], #1
 8012146:	e7f2      	b.n	801212e <__exponent+0x44>
 8012148:	2330      	movs	r3, #48	; 0x30
 801214a:	4419      	add	r1, r3
 801214c:	7083      	strb	r3, [r0, #2]
 801214e:	1d02      	adds	r2, r0, #4
 8012150:	70c1      	strb	r1, [r0, #3]
 8012152:	e7ef      	b.n	8012134 <__exponent+0x4a>

08012154 <_printf_float>:
 8012154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012158:	b091      	sub	sp, #68	; 0x44
 801215a:	460c      	mov	r4, r1
 801215c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 801215e:	4693      	mov	fp, r2
 8012160:	461e      	mov	r6, r3
 8012162:	4605      	mov	r5, r0
 8012164:	f003 f8a0 	bl	80152a8 <_localeconv_r>
 8012168:	6803      	ldr	r3, [r0, #0]
 801216a:	4618      	mov	r0, r3
 801216c:	9309      	str	r3, [sp, #36]	; 0x24
 801216e:	f7ee f807 	bl	8000180 <strlen>
 8012172:	2300      	movs	r3, #0
 8012174:	930e      	str	r3, [sp, #56]	; 0x38
 8012176:	683b      	ldr	r3, [r7, #0]
 8012178:	900a      	str	r0, [sp, #40]	; 0x28
 801217a:	3307      	adds	r3, #7
 801217c:	f023 0307 	bic.w	r3, r3, #7
 8012180:	f103 0208 	add.w	r2, r3, #8
 8012184:	f894 8018 	ldrb.w	r8, [r4, #24]
 8012188:	f8d4 a000 	ldr.w	sl, [r4]
 801218c:	603a      	str	r2, [r7, #0]
 801218e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012192:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012196:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 801219a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801219e:	930b      	str	r3, [sp, #44]	; 0x2c
 80121a0:	f04f 32ff 	mov.w	r2, #4294967295
 80121a4:	4ba6      	ldr	r3, [pc, #664]	; (8012440 <_printf_float+0x2ec>)
 80121a6:	4638      	mov	r0, r7
 80121a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80121aa:	f7ee fc47 	bl	8000a3c <__aeabi_dcmpun>
 80121ae:	bb68      	cbnz	r0, 801220c <_printf_float+0xb8>
 80121b0:	f04f 32ff 	mov.w	r2, #4294967295
 80121b4:	4ba2      	ldr	r3, [pc, #648]	; (8012440 <_printf_float+0x2ec>)
 80121b6:	4638      	mov	r0, r7
 80121b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80121ba:	f7ee fc21 	bl	8000a00 <__aeabi_dcmple>
 80121be:	bb28      	cbnz	r0, 801220c <_printf_float+0xb8>
 80121c0:	2200      	movs	r2, #0
 80121c2:	2300      	movs	r3, #0
 80121c4:	4638      	mov	r0, r7
 80121c6:	4649      	mov	r1, r9
 80121c8:	f7ee fc10 	bl	80009ec <__aeabi_dcmplt>
 80121cc:	b110      	cbz	r0, 80121d4 <_printf_float+0x80>
 80121ce:	232d      	movs	r3, #45	; 0x2d
 80121d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80121d4:	4f9b      	ldr	r7, [pc, #620]	; (8012444 <_printf_float+0x2f0>)
 80121d6:	4b9c      	ldr	r3, [pc, #624]	; (8012448 <_printf_float+0x2f4>)
 80121d8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80121dc:	bf98      	it	ls
 80121de:	461f      	movls	r7, r3
 80121e0:	2303      	movs	r3, #3
 80121e2:	f04f 0900 	mov.w	r9, #0
 80121e6:	6123      	str	r3, [r4, #16]
 80121e8:	f02a 0304 	bic.w	r3, sl, #4
 80121ec:	6023      	str	r3, [r4, #0]
 80121ee:	9600      	str	r6, [sp, #0]
 80121f0:	465b      	mov	r3, fp
 80121f2:	aa0f      	add	r2, sp, #60	; 0x3c
 80121f4:	4621      	mov	r1, r4
 80121f6:	4628      	mov	r0, r5
 80121f8:	f000 f9e2 	bl	80125c0 <_printf_common>
 80121fc:	3001      	adds	r0, #1
 80121fe:	f040 8090 	bne.w	8012322 <_printf_float+0x1ce>
 8012202:	f04f 30ff 	mov.w	r0, #4294967295
 8012206:	b011      	add	sp, #68	; 0x44
 8012208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801220c:	463a      	mov	r2, r7
 801220e:	464b      	mov	r3, r9
 8012210:	4638      	mov	r0, r7
 8012212:	4649      	mov	r1, r9
 8012214:	f7ee fc12 	bl	8000a3c <__aeabi_dcmpun>
 8012218:	b110      	cbz	r0, 8012220 <_printf_float+0xcc>
 801221a:	4f8c      	ldr	r7, [pc, #560]	; (801244c <_printf_float+0x2f8>)
 801221c:	4b8c      	ldr	r3, [pc, #560]	; (8012450 <_printf_float+0x2fc>)
 801221e:	e7db      	b.n	80121d8 <_printf_float+0x84>
 8012220:	6863      	ldr	r3, [r4, #4]
 8012222:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8012226:	1c59      	adds	r1, r3, #1
 8012228:	a80d      	add	r0, sp, #52	; 0x34
 801222a:	a90e      	add	r1, sp, #56	; 0x38
 801222c:	d140      	bne.n	80122b0 <_printf_float+0x15c>
 801222e:	2306      	movs	r3, #6
 8012230:	6063      	str	r3, [r4, #4]
 8012232:	f04f 0c00 	mov.w	ip, #0
 8012236:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 801223a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 801223e:	6863      	ldr	r3, [r4, #4]
 8012240:	6022      	str	r2, [r4, #0]
 8012242:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8012246:	9300      	str	r3, [sp, #0]
 8012248:	463a      	mov	r2, r7
 801224a:	464b      	mov	r3, r9
 801224c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8012250:	4628      	mov	r0, r5
 8012252:	f7ff feee 	bl	8012032 <__cvt>
 8012256:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 801225a:	2b47      	cmp	r3, #71	; 0x47
 801225c:	4607      	mov	r7, r0
 801225e:	d109      	bne.n	8012274 <_printf_float+0x120>
 8012260:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012262:	1cd8      	adds	r0, r3, #3
 8012264:	db02      	blt.n	801226c <_printf_float+0x118>
 8012266:	6862      	ldr	r2, [r4, #4]
 8012268:	4293      	cmp	r3, r2
 801226a:	dd47      	ble.n	80122fc <_printf_float+0x1a8>
 801226c:	f1a8 0802 	sub.w	r8, r8, #2
 8012270:	fa5f f888 	uxtb.w	r8, r8
 8012274:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8012278:	990d      	ldr	r1, [sp, #52]	; 0x34
 801227a:	d824      	bhi.n	80122c6 <_printf_float+0x172>
 801227c:	3901      	subs	r1, #1
 801227e:	4642      	mov	r2, r8
 8012280:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012284:	910d      	str	r1, [sp, #52]	; 0x34
 8012286:	f7ff ff30 	bl	80120ea <__exponent>
 801228a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801228c:	4681      	mov	r9, r0
 801228e:	1813      	adds	r3, r2, r0
 8012290:	2a01      	cmp	r2, #1
 8012292:	6123      	str	r3, [r4, #16]
 8012294:	dc02      	bgt.n	801229c <_printf_float+0x148>
 8012296:	6822      	ldr	r2, [r4, #0]
 8012298:	07d1      	lsls	r1, r2, #31
 801229a:	d501      	bpl.n	80122a0 <_printf_float+0x14c>
 801229c:	3301      	adds	r3, #1
 801229e:	6123      	str	r3, [r4, #16]
 80122a0:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d0a2      	beq.n	80121ee <_printf_float+0x9a>
 80122a8:	232d      	movs	r3, #45	; 0x2d
 80122aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80122ae:	e79e      	b.n	80121ee <_printf_float+0x9a>
 80122b0:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80122b4:	f000 816e 	beq.w	8012594 <_printf_float+0x440>
 80122b8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80122bc:	d1b9      	bne.n	8012232 <_printf_float+0xde>
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d1b7      	bne.n	8012232 <_printf_float+0xde>
 80122c2:	2301      	movs	r3, #1
 80122c4:	e7b4      	b.n	8012230 <_printf_float+0xdc>
 80122c6:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80122ca:	d119      	bne.n	8012300 <_printf_float+0x1ac>
 80122cc:	2900      	cmp	r1, #0
 80122ce:	6863      	ldr	r3, [r4, #4]
 80122d0:	dd0c      	ble.n	80122ec <_printf_float+0x198>
 80122d2:	6121      	str	r1, [r4, #16]
 80122d4:	b913      	cbnz	r3, 80122dc <_printf_float+0x188>
 80122d6:	6822      	ldr	r2, [r4, #0]
 80122d8:	07d2      	lsls	r2, r2, #31
 80122da:	d502      	bpl.n	80122e2 <_printf_float+0x18e>
 80122dc:	3301      	adds	r3, #1
 80122de:	440b      	add	r3, r1
 80122e0:	6123      	str	r3, [r4, #16]
 80122e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80122e4:	f04f 0900 	mov.w	r9, #0
 80122e8:	65a3      	str	r3, [r4, #88]	; 0x58
 80122ea:	e7d9      	b.n	80122a0 <_printf_float+0x14c>
 80122ec:	b913      	cbnz	r3, 80122f4 <_printf_float+0x1a0>
 80122ee:	6822      	ldr	r2, [r4, #0]
 80122f0:	07d0      	lsls	r0, r2, #31
 80122f2:	d501      	bpl.n	80122f8 <_printf_float+0x1a4>
 80122f4:	3302      	adds	r3, #2
 80122f6:	e7f3      	b.n	80122e0 <_printf_float+0x18c>
 80122f8:	2301      	movs	r3, #1
 80122fa:	e7f1      	b.n	80122e0 <_printf_float+0x18c>
 80122fc:	f04f 0867 	mov.w	r8, #103	; 0x67
 8012300:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8012304:	4293      	cmp	r3, r2
 8012306:	db05      	blt.n	8012314 <_printf_float+0x1c0>
 8012308:	6822      	ldr	r2, [r4, #0]
 801230a:	6123      	str	r3, [r4, #16]
 801230c:	07d1      	lsls	r1, r2, #31
 801230e:	d5e8      	bpl.n	80122e2 <_printf_float+0x18e>
 8012310:	3301      	adds	r3, #1
 8012312:	e7e5      	b.n	80122e0 <_printf_float+0x18c>
 8012314:	2b00      	cmp	r3, #0
 8012316:	bfcc      	ite	gt
 8012318:	2301      	movgt	r3, #1
 801231a:	f1c3 0302 	rsble	r3, r3, #2
 801231e:	4413      	add	r3, r2
 8012320:	e7de      	b.n	80122e0 <_printf_float+0x18c>
 8012322:	6823      	ldr	r3, [r4, #0]
 8012324:	055a      	lsls	r2, r3, #21
 8012326:	d407      	bmi.n	8012338 <_printf_float+0x1e4>
 8012328:	6923      	ldr	r3, [r4, #16]
 801232a:	463a      	mov	r2, r7
 801232c:	4659      	mov	r1, fp
 801232e:	4628      	mov	r0, r5
 8012330:	47b0      	blx	r6
 8012332:	3001      	adds	r0, #1
 8012334:	d129      	bne.n	801238a <_printf_float+0x236>
 8012336:	e764      	b.n	8012202 <_printf_float+0xae>
 8012338:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 801233c:	f240 80d7 	bls.w	80124ee <_printf_float+0x39a>
 8012340:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012344:	2200      	movs	r2, #0
 8012346:	2300      	movs	r3, #0
 8012348:	f7ee fb46 	bl	80009d8 <__aeabi_dcmpeq>
 801234c:	b388      	cbz	r0, 80123b2 <_printf_float+0x25e>
 801234e:	2301      	movs	r3, #1
 8012350:	4a40      	ldr	r2, [pc, #256]	; (8012454 <_printf_float+0x300>)
 8012352:	4659      	mov	r1, fp
 8012354:	4628      	mov	r0, r5
 8012356:	47b0      	blx	r6
 8012358:	3001      	adds	r0, #1
 801235a:	f43f af52 	beq.w	8012202 <_printf_float+0xae>
 801235e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8012362:	429a      	cmp	r2, r3
 8012364:	db02      	blt.n	801236c <_printf_float+0x218>
 8012366:	6823      	ldr	r3, [r4, #0]
 8012368:	07d8      	lsls	r0, r3, #31
 801236a:	d50e      	bpl.n	801238a <_printf_float+0x236>
 801236c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012370:	4659      	mov	r1, fp
 8012372:	4628      	mov	r0, r5
 8012374:	47b0      	blx	r6
 8012376:	3001      	adds	r0, #1
 8012378:	f43f af43 	beq.w	8012202 <_printf_float+0xae>
 801237c:	2700      	movs	r7, #0
 801237e:	f104 081a 	add.w	r8, r4, #26
 8012382:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012384:	3b01      	subs	r3, #1
 8012386:	42bb      	cmp	r3, r7
 8012388:	dc09      	bgt.n	801239e <_printf_float+0x24a>
 801238a:	6823      	ldr	r3, [r4, #0]
 801238c:	079f      	lsls	r7, r3, #30
 801238e:	f100 80fd 	bmi.w	801258c <_printf_float+0x438>
 8012392:	68e0      	ldr	r0, [r4, #12]
 8012394:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012396:	4298      	cmp	r0, r3
 8012398:	bfb8      	it	lt
 801239a:	4618      	movlt	r0, r3
 801239c:	e733      	b.n	8012206 <_printf_float+0xb2>
 801239e:	2301      	movs	r3, #1
 80123a0:	4642      	mov	r2, r8
 80123a2:	4659      	mov	r1, fp
 80123a4:	4628      	mov	r0, r5
 80123a6:	47b0      	blx	r6
 80123a8:	3001      	adds	r0, #1
 80123aa:	f43f af2a 	beq.w	8012202 <_printf_float+0xae>
 80123ae:	3701      	adds	r7, #1
 80123b0:	e7e7      	b.n	8012382 <_printf_float+0x22e>
 80123b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	dc2b      	bgt.n	8012410 <_printf_float+0x2bc>
 80123b8:	2301      	movs	r3, #1
 80123ba:	4a26      	ldr	r2, [pc, #152]	; (8012454 <_printf_float+0x300>)
 80123bc:	4659      	mov	r1, fp
 80123be:	4628      	mov	r0, r5
 80123c0:	47b0      	blx	r6
 80123c2:	3001      	adds	r0, #1
 80123c4:	f43f af1d 	beq.w	8012202 <_printf_float+0xae>
 80123c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80123ca:	b923      	cbnz	r3, 80123d6 <_printf_float+0x282>
 80123cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80123ce:	b913      	cbnz	r3, 80123d6 <_printf_float+0x282>
 80123d0:	6823      	ldr	r3, [r4, #0]
 80123d2:	07d9      	lsls	r1, r3, #31
 80123d4:	d5d9      	bpl.n	801238a <_printf_float+0x236>
 80123d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80123da:	4659      	mov	r1, fp
 80123dc:	4628      	mov	r0, r5
 80123de:	47b0      	blx	r6
 80123e0:	3001      	adds	r0, #1
 80123e2:	f43f af0e 	beq.w	8012202 <_printf_float+0xae>
 80123e6:	f04f 0800 	mov.w	r8, #0
 80123ea:	f104 091a 	add.w	r9, r4, #26
 80123ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80123f0:	425b      	negs	r3, r3
 80123f2:	4543      	cmp	r3, r8
 80123f4:	dc01      	bgt.n	80123fa <_printf_float+0x2a6>
 80123f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80123f8:	e797      	b.n	801232a <_printf_float+0x1d6>
 80123fa:	2301      	movs	r3, #1
 80123fc:	464a      	mov	r2, r9
 80123fe:	4659      	mov	r1, fp
 8012400:	4628      	mov	r0, r5
 8012402:	47b0      	blx	r6
 8012404:	3001      	adds	r0, #1
 8012406:	f43f aefc 	beq.w	8012202 <_printf_float+0xae>
 801240a:	f108 0801 	add.w	r8, r8, #1
 801240e:	e7ee      	b.n	80123ee <_printf_float+0x29a>
 8012410:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012412:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012414:	429a      	cmp	r2, r3
 8012416:	bfa8      	it	ge
 8012418:	461a      	movge	r2, r3
 801241a:	2a00      	cmp	r2, #0
 801241c:	4690      	mov	r8, r2
 801241e:	dd07      	ble.n	8012430 <_printf_float+0x2dc>
 8012420:	4613      	mov	r3, r2
 8012422:	4659      	mov	r1, fp
 8012424:	463a      	mov	r2, r7
 8012426:	4628      	mov	r0, r5
 8012428:	47b0      	blx	r6
 801242a:	3001      	adds	r0, #1
 801242c:	f43f aee9 	beq.w	8012202 <_printf_float+0xae>
 8012430:	f104 031a 	add.w	r3, r4, #26
 8012434:	f04f 0a00 	mov.w	sl, #0
 8012438:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 801243c:	930b      	str	r3, [sp, #44]	; 0x2c
 801243e:	e015      	b.n	801246c <_printf_float+0x318>
 8012440:	7fefffff 	.word	0x7fefffff
 8012444:	0801a2dc 	.word	0x0801a2dc
 8012448:	0801a2d8 	.word	0x0801a2d8
 801244c:	0801a2e4 	.word	0x0801a2e4
 8012450:	0801a2e0 	.word	0x0801a2e0
 8012454:	0801a2e8 	.word	0x0801a2e8
 8012458:	2301      	movs	r3, #1
 801245a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801245c:	4659      	mov	r1, fp
 801245e:	4628      	mov	r0, r5
 8012460:	47b0      	blx	r6
 8012462:	3001      	adds	r0, #1
 8012464:	f43f aecd 	beq.w	8012202 <_printf_float+0xae>
 8012468:	f10a 0a01 	add.w	sl, sl, #1
 801246c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8012470:	eba9 0308 	sub.w	r3, r9, r8
 8012474:	4553      	cmp	r3, sl
 8012476:	dcef      	bgt.n	8012458 <_printf_float+0x304>
 8012478:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801247c:	429a      	cmp	r2, r3
 801247e:	444f      	add	r7, r9
 8012480:	db14      	blt.n	80124ac <_printf_float+0x358>
 8012482:	6823      	ldr	r3, [r4, #0]
 8012484:	07da      	lsls	r2, r3, #31
 8012486:	d411      	bmi.n	80124ac <_printf_float+0x358>
 8012488:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801248a:	990d      	ldr	r1, [sp, #52]	; 0x34
 801248c:	eba3 0209 	sub.w	r2, r3, r9
 8012490:	eba3 0901 	sub.w	r9, r3, r1
 8012494:	4591      	cmp	r9, r2
 8012496:	bfa8      	it	ge
 8012498:	4691      	movge	r9, r2
 801249a:	f1b9 0f00 	cmp.w	r9, #0
 801249e:	dc0d      	bgt.n	80124bc <_printf_float+0x368>
 80124a0:	2700      	movs	r7, #0
 80124a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80124a6:	f104 081a 	add.w	r8, r4, #26
 80124aa:	e018      	b.n	80124de <_printf_float+0x38a>
 80124ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80124b0:	4659      	mov	r1, fp
 80124b2:	4628      	mov	r0, r5
 80124b4:	47b0      	blx	r6
 80124b6:	3001      	adds	r0, #1
 80124b8:	d1e6      	bne.n	8012488 <_printf_float+0x334>
 80124ba:	e6a2      	b.n	8012202 <_printf_float+0xae>
 80124bc:	464b      	mov	r3, r9
 80124be:	463a      	mov	r2, r7
 80124c0:	4659      	mov	r1, fp
 80124c2:	4628      	mov	r0, r5
 80124c4:	47b0      	blx	r6
 80124c6:	3001      	adds	r0, #1
 80124c8:	d1ea      	bne.n	80124a0 <_printf_float+0x34c>
 80124ca:	e69a      	b.n	8012202 <_printf_float+0xae>
 80124cc:	2301      	movs	r3, #1
 80124ce:	4642      	mov	r2, r8
 80124d0:	4659      	mov	r1, fp
 80124d2:	4628      	mov	r0, r5
 80124d4:	47b0      	blx	r6
 80124d6:	3001      	adds	r0, #1
 80124d8:	f43f ae93 	beq.w	8012202 <_printf_float+0xae>
 80124dc:	3701      	adds	r7, #1
 80124de:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80124e2:	1a9b      	subs	r3, r3, r2
 80124e4:	eba3 0309 	sub.w	r3, r3, r9
 80124e8:	42bb      	cmp	r3, r7
 80124ea:	dcef      	bgt.n	80124cc <_printf_float+0x378>
 80124ec:	e74d      	b.n	801238a <_printf_float+0x236>
 80124ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80124f0:	2a01      	cmp	r2, #1
 80124f2:	dc01      	bgt.n	80124f8 <_printf_float+0x3a4>
 80124f4:	07db      	lsls	r3, r3, #31
 80124f6:	d538      	bpl.n	801256a <_printf_float+0x416>
 80124f8:	2301      	movs	r3, #1
 80124fa:	463a      	mov	r2, r7
 80124fc:	4659      	mov	r1, fp
 80124fe:	4628      	mov	r0, r5
 8012500:	47b0      	blx	r6
 8012502:	3001      	adds	r0, #1
 8012504:	f43f ae7d 	beq.w	8012202 <_printf_float+0xae>
 8012508:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801250c:	4659      	mov	r1, fp
 801250e:	4628      	mov	r0, r5
 8012510:	47b0      	blx	r6
 8012512:	3001      	adds	r0, #1
 8012514:	f107 0701 	add.w	r7, r7, #1
 8012518:	f43f ae73 	beq.w	8012202 <_printf_float+0xae>
 801251c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012520:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012522:	2200      	movs	r2, #0
 8012524:	f103 38ff 	add.w	r8, r3, #4294967295
 8012528:	2300      	movs	r3, #0
 801252a:	f7ee fa55 	bl	80009d8 <__aeabi_dcmpeq>
 801252e:	b9c0      	cbnz	r0, 8012562 <_printf_float+0x40e>
 8012530:	4643      	mov	r3, r8
 8012532:	463a      	mov	r2, r7
 8012534:	4659      	mov	r1, fp
 8012536:	4628      	mov	r0, r5
 8012538:	47b0      	blx	r6
 801253a:	3001      	adds	r0, #1
 801253c:	d10d      	bne.n	801255a <_printf_float+0x406>
 801253e:	e660      	b.n	8012202 <_printf_float+0xae>
 8012540:	2301      	movs	r3, #1
 8012542:	4642      	mov	r2, r8
 8012544:	4659      	mov	r1, fp
 8012546:	4628      	mov	r0, r5
 8012548:	47b0      	blx	r6
 801254a:	3001      	adds	r0, #1
 801254c:	f43f ae59 	beq.w	8012202 <_printf_float+0xae>
 8012550:	3701      	adds	r7, #1
 8012552:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012554:	3b01      	subs	r3, #1
 8012556:	42bb      	cmp	r3, r7
 8012558:	dcf2      	bgt.n	8012540 <_printf_float+0x3ec>
 801255a:	464b      	mov	r3, r9
 801255c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012560:	e6e4      	b.n	801232c <_printf_float+0x1d8>
 8012562:	2700      	movs	r7, #0
 8012564:	f104 081a 	add.w	r8, r4, #26
 8012568:	e7f3      	b.n	8012552 <_printf_float+0x3fe>
 801256a:	2301      	movs	r3, #1
 801256c:	e7e1      	b.n	8012532 <_printf_float+0x3de>
 801256e:	2301      	movs	r3, #1
 8012570:	4642      	mov	r2, r8
 8012572:	4659      	mov	r1, fp
 8012574:	4628      	mov	r0, r5
 8012576:	47b0      	blx	r6
 8012578:	3001      	adds	r0, #1
 801257a:	f43f ae42 	beq.w	8012202 <_printf_float+0xae>
 801257e:	3701      	adds	r7, #1
 8012580:	68e3      	ldr	r3, [r4, #12]
 8012582:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012584:	1a9b      	subs	r3, r3, r2
 8012586:	42bb      	cmp	r3, r7
 8012588:	dcf1      	bgt.n	801256e <_printf_float+0x41a>
 801258a:	e702      	b.n	8012392 <_printf_float+0x23e>
 801258c:	2700      	movs	r7, #0
 801258e:	f104 0819 	add.w	r8, r4, #25
 8012592:	e7f5      	b.n	8012580 <_printf_float+0x42c>
 8012594:	2b00      	cmp	r3, #0
 8012596:	f43f ae94 	beq.w	80122c2 <_printf_float+0x16e>
 801259a:	f04f 0c00 	mov.w	ip, #0
 801259e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80125a2:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 80125a6:	6022      	str	r2, [r4, #0]
 80125a8:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80125ac:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80125b0:	9300      	str	r3, [sp, #0]
 80125b2:	463a      	mov	r2, r7
 80125b4:	464b      	mov	r3, r9
 80125b6:	4628      	mov	r0, r5
 80125b8:	f7ff fd3b 	bl	8012032 <__cvt>
 80125bc:	4607      	mov	r7, r0
 80125be:	e64f      	b.n	8012260 <_printf_float+0x10c>

080125c0 <_printf_common>:
 80125c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80125c4:	4691      	mov	r9, r2
 80125c6:	461f      	mov	r7, r3
 80125c8:	688a      	ldr	r2, [r1, #8]
 80125ca:	690b      	ldr	r3, [r1, #16]
 80125cc:	4606      	mov	r6, r0
 80125ce:	4293      	cmp	r3, r2
 80125d0:	bfb8      	it	lt
 80125d2:	4613      	movlt	r3, r2
 80125d4:	f8c9 3000 	str.w	r3, [r9]
 80125d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80125dc:	460c      	mov	r4, r1
 80125de:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80125e2:	b112      	cbz	r2, 80125ea <_printf_common+0x2a>
 80125e4:	3301      	adds	r3, #1
 80125e6:	f8c9 3000 	str.w	r3, [r9]
 80125ea:	6823      	ldr	r3, [r4, #0]
 80125ec:	0699      	lsls	r1, r3, #26
 80125ee:	bf42      	ittt	mi
 80125f0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80125f4:	3302      	addmi	r3, #2
 80125f6:	f8c9 3000 	strmi.w	r3, [r9]
 80125fa:	6825      	ldr	r5, [r4, #0]
 80125fc:	f015 0506 	ands.w	r5, r5, #6
 8012600:	d107      	bne.n	8012612 <_printf_common+0x52>
 8012602:	f104 0a19 	add.w	sl, r4, #25
 8012606:	68e3      	ldr	r3, [r4, #12]
 8012608:	f8d9 2000 	ldr.w	r2, [r9]
 801260c:	1a9b      	subs	r3, r3, r2
 801260e:	42ab      	cmp	r3, r5
 8012610:	dc29      	bgt.n	8012666 <_printf_common+0xa6>
 8012612:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8012616:	6822      	ldr	r2, [r4, #0]
 8012618:	3300      	adds	r3, #0
 801261a:	bf18      	it	ne
 801261c:	2301      	movne	r3, #1
 801261e:	0692      	lsls	r2, r2, #26
 8012620:	d42e      	bmi.n	8012680 <_printf_common+0xc0>
 8012622:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012626:	4639      	mov	r1, r7
 8012628:	4630      	mov	r0, r6
 801262a:	47c0      	blx	r8
 801262c:	3001      	adds	r0, #1
 801262e:	d021      	beq.n	8012674 <_printf_common+0xb4>
 8012630:	6823      	ldr	r3, [r4, #0]
 8012632:	68e5      	ldr	r5, [r4, #12]
 8012634:	f003 0306 	and.w	r3, r3, #6
 8012638:	2b04      	cmp	r3, #4
 801263a:	bf18      	it	ne
 801263c:	2500      	movne	r5, #0
 801263e:	f8d9 2000 	ldr.w	r2, [r9]
 8012642:	f04f 0900 	mov.w	r9, #0
 8012646:	bf08      	it	eq
 8012648:	1aad      	subeq	r5, r5, r2
 801264a:	68a3      	ldr	r3, [r4, #8]
 801264c:	6922      	ldr	r2, [r4, #16]
 801264e:	bf08      	it	eq
 8012650:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012654:	4293      	cmp	r3, r2
 8012656:	bfc4      	itt	gt
 8012658:	1a9b      	subgt	r3, r3, r2
 801265a:	18ed      	addgt	r5, r5, r3
 801265c:	341a      	adds	r4, #26
 801265e:	454d      	cmp	r5, r9
 8012660:	d11a      	bne.n	8012698 <_printf_common+0xd8>
 8012662:	2000      	movs	r0, #0
 8012664:	e008      	b.n	8012678 <_printf_common+0xb8>
 8012666:	2301      	movs	r3, #1
 8012668:	4652      	mov	r2, sl
 801266a:	4639      	mov	r1, r7
 801266c:	4630      	mov	r0, r6
 801266e:	47c0      	blx	r8
 8012670:	3001      	adds	r0, #1
 8012672:	d103      	bne.n	801267c <_printf_common+0xbc>
 8012674:	f04f 30ff 	mov.w	r0, #4294967295
 8012678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801267c:	3501      	adds	r5, #1
 801267e:	e7c2      	b.n	8012606 <_printf_common+0x46>
 8012680:	2030      	movs	r0, #48	; 0x30
 8012682:	18e1      	adds	r1, r4, r3
 8012684:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012688:	1c5a      	adds	r2, r3, #1
 801268a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801268e:	4422      	add	r2, r4
 8012690:	3302      	adds	r3, #2
 8012692:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012696:	e7c4      	b.n	8012622 <_printf_common+0x62>
 8012698:	2301      	movs	r3, #1
 801269a:	4622      	mov	r2, r4
 801269c:	4639      	mov	r1, r7
 801269e:	4630      	mov	r0, r6
 80126a0:	47c0      	blx	r8
 80126a2:	3001      	adds	r0, #1
 80126a4:	d0e6      	beq.n	8012674 <_printf_common+0xb4>
 80126a6:	f109 0901 	add.w	r9, r9, #1
 80126aa:	e7d8      	b.n	801265e <_printf_common+0x9e>

080126ac <_printf_i>:
 80126ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80126b0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80126b4:	460c      	mov	r4, r1
 80126b6:	7e09      	ldrb	r1, [r1, #24]
 80126b8:	b085      	sub	sp, #20
 80126ba:	296e      	cmp	r1, #110	; 0x6e
 80126bc:	4617      	mov	r7, r2
 80126be:	4606      	mov	r6, r0
 80126c0:	4698      	mov	r8, r3
 80126c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80126c4:	f000 80b3 	beq.w	801282e <_printf_i+0x182>
 80126c8:	d822      	bhi.n	8012710 <_printf_i+0x64>
 80126ca:	2963      	cmp	r1, #99	; 0x63
 80126cc:	d036      	beq.n	801273c <_printf_i+0x90>
 80126ce:	d80a      	bhi.n	80126e6 <_printf_i+0x3a>
 80126d0:	2900      	cmp	r1, #0
 80126d2:	f000 80b9 	beq.w	8012848 <_printf_i+0x19c>
 80126d6:	2958      	cmp	r1, #88	; 0x58
 80126d8:	f000 8083 	beq.w	80127e2 <_printf_i+0x136>
 80126dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80126e0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80126e4:	e032      	b.n	801274c <_printf_i+0xa0>
 80126e6:	2964      	cmp	r1, #100	; 0x64
 80126e8:	d001      	beq.n	80126ee <_printf_i+0x42>
 80126ea:	2969      	cmp	r1, #105	; 0x69
 80126ec:	d1f6      	bne.n	80126dc <_printf_i+0x30>
 80126ee:	6820      	ldr	r0, [r4, #0]
 80126f0:	6813      	ldr	r3, [r2, #0]
 80126f2:	0605      	lsls	r5, r0, #24
 80126f4:	f103 0104 	add.w	r1, r3, #4
 80126f8:	d52a      	bpl.n	8012750 <_printf_i+0xa4>
 80126fa:	681b      	ldr	r3, [r3, #0]
 80126fc:	6011      	str	r1, [r2, #0]
 80126fe:	2b00      	cmp	r3, #0
 8012700:	da03      	bge.n	801270a <_printf_i+0x5e>
 8012702:	222d      	movs	r2, #45	; 0x2d
 8012704:	425b      	negs	r3, r3
 8012706:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801270a:	486f      	ldr	r0, [pc, #444]	; (80128c8 <_printf_i+0x21c>)
 801270c:	220a      	movs	r2, #10
 801270e:	e039      	b.n	8012784 <_printf_i+0xd8>
 8012710:	2973      	cmp	r1, #115	; 0x73
 8012712:	f000 809d 	beq.w	8012850 <_printf_i+0x1a4>
 8012716:	d808      	bhi.n	801272a <_printf_i+0x7e>
 8012718:	296f      	cmp	r1, #111	; 0x6f
 801271a:	d020      	beq.n	801275e <_printf_i+0xb2>
 801271c:	2970      	cmp	r1, #112	; 0x70
 801271e:	d1dd      	bne.n	80126dc <_printf_i+0x30>
 8012720:	6823      	ldr	r3, [r4, #0]
 8012722:	f043 0320 	orr.w	r3, r3, #32
 8012726:	6023      	str	r3, [r4, #0]
 8012728:	e003      	b.n	8012732 <_printf_i+0x86>
 801272a:	2975      	cmp	r1, #117	; 0x75
 801272c:	d017      	beq.n	801275e <_printf_i+0xb2>
 801272e:	2978      	cmp	r1, #120	; 0x78
 8012730:	d1d4      	bne.n	80126dc <_printf_i+0x30>
 8012732:	2378      	movs	r3, #120	; 0x78
 8012734:	4865      	ldr	r0, [pc, #404]	; (80128cc <_printf_i+0x220>)
 8012736:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801273a:	e055      	b.n	80127e8 <_printf_i+0x13c>
 801273c:	6813      	ldr	r3, [r2, #0]
 801273e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012742:	1d19      	adds	r1, r3, #4
 8012744:	681b      	ldr	r3, [r3, #0]
 8012746:	6011      	str	r1, [r2, #0]
 8012748:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801274c:	2301      	movs	r3, #1
 801274e:	e08c      	b.n	801286a <_printf_i+0x1be>
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	f010 0f40 	tst.w	r0, #64	; 0x40
 8012756:	6011      	str	r1, [r2, #0]
 8012758:	bf18      	it	ne
 801275a:	b21b      	sxthne	r3, r3
 801275c:	e7cf      	b.n	80126fe <_printf_i+0x52>
 801275e:	6813      	ldr	r3, [r2, #0]
 8012760:	6825      	ldr	r5, [r4, #0]
 8012762:	1d18      	adds	r0, r3, #4
 8012764:	6010      	str	r0, [r2, #0]
 8012766:	0628      	lsls	r0, r5, #24
 8012768:	d501      	bpl.n	801276e <_printf_i+0xc2>
 801276a:	681b      	ldr	r3, [r3, #0]
 801276c:	e002      	b.n	8012774 <_printf_i+0xc8>
 801276e:	0668      	lsls	r0, r5, #25
 8012770:	d5fb      	bpl.n	801276a <_printf_i+0xbe>
 8012772:	881b      	ldrh	r3, [r3, #0]
 8012774:	296f      	cmp	r1, #111	; 0x6f
 8012776:	bf14      	ite	ne
 8012778:	220a      	movne	r2, #10
 801277a:	2208      	moveq	r2, #8
 801277c:	4852      	ldr	r0, [pc, #328]	; (80128c8 <_printf_i+0x21c>)
 801277e:	2100      	movs	r1, #0
 8012780:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012784:	6865      	ldr	r5, [r4, #4]
 8012786:	2d00      	cmp	r5, #0
 8012788:	60a5      	str	r5, [r4, #8]
 801278a:	f2c0 8095 	blt.w	80128b8 <_printf_i+0x20c>
 801278e:	6821      	ldr	r1, [r4, #0]
 8012790:	f021 0104 	bic.w	r1, r1, #4
 8012794:	6021      	str	r1, [r4, #0]
 8012796:	2b00      	cmp	r3, #0
 8012798:	d13d      	bne.n	8012816 <_printf_i+0x16a>
 801279a:	2d00      	cmp	r5, #0
 801279c:	f040 808e 	bne.w	80128bc <_printf_i+0x210>
 80127a0:	4665      	mov	r5, ip
 80127a2:	2a08      	cmp	r2, #8
 80127a4:	d10b      	bne.n	80127be <_printf_i+0x112>
 80127a6:	6823      	ldr	r3, [r4, #0]
 80127a8:	07db      	lsls	r3, r3, #31
 80127aa:	d508      	bpl.n	80127be <_printf_i+0x112>
 80127ac:	6923      	ldr	r3, [r4, #16]
 80127ae:	6862      	ldr	r2, [r4, #4]
 80127b0:	429a      	cmp	r2, r3
 80127b2:	bfde      	ittt	le
 80127b4:	2330      	movle	r3, #48	; 0x30
 80127b6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80127ba:	f105 35ff 	addle.w	r5, r5, #4294967295
 80127be:	ebac 0305 	sub.w	r3, ip, r5
 80127c2:	6123      	str	r3, [r4, #16]
 80127c4:	f8cd 8000 	str.w	r8, [sp]
 80127c8:	463b      	mov	r3, r7
 80127ca:	aa03      	add	r2, sp, #12
 80127cc:	4621      	mov	r1, r4
 80127ce:	4630      	mov	r0, r6
 80127d0:	f7ff fef6 	bl	80125c0 <_printf_common>
 80127d4:	3001      	adds	r0, #1
 80127d6:	d14d      	bne.n	8012874 <_printf_i+0x1c8>
 80127d8:	f04f 30ff 	mov.w	r0, #4294967295
 80127dc:	b005      	add	sp, #20
 80127de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80127e2:	4839      	ldr	r0, [pc, #228]	; (80128c8 <_printf_i+0x21c>)
 80127e4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80127e8:	6813      	ldr	r3, [r2, #0]
 80127ea:	6821      	ldr	r1, [r4, #0]
 80127ec:	1d1d      	adds	r5, r3, #4
 80127ee:	681b      	ldr	r3, [r3, #0]
 80127f0:	6015      	str	r5, [r2, #0]
 80127f2:	060a      	lsls	r2, r1, #24
 80127f4:	d50b      	bpl.n	801280e <_printf_i+0x162>
 80127f6:	07ca      	lsls	r2, r1, #31
 80127f8:	bf44      	itt	mi
 80127fa:	f041 0120 	orrmi.w	r1, r1, #32
 80127fe:	6021      	strmi	r1, [r4, #0]
 8012800:	b91b      	cbnz	r3, 801280a <_printf_i+0x15e>
 8012802:	6822      	ldr	r2, [r4, #0]
 8012804:	f022 0220 	bic.w	r2, r2, #32
 8012808:	6022      	str	r2, [r4, #0]
 801280a:	2210      	movs	r2, #16
 801280c:	e7b7      	b.n	801277e <_printf_i+0xd2>
 801280e:	064d      	lsls	r5, r1, #25
 8012810:	bf48      	it	mi
 8012812:	b29b      	uxthmi	r3, r3
 8012814:	e7ef      	b.n	80127f6 <_printf_i+0x14a>
 8012816:	4665      	mov	r5, ip
 8012818:	fbb3 f1f2 	udiv	r1, r3, r2
 801281c:	fb02 3311 	mls	r3, r2, r1, r3
 8012820:	5cc3      	ldrb	r3, [r0, r3]
 8012822:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8012826:	460b      	mov	r3, r1
 8012828:	2900      	cmp	r1, #0
 801282a:	d1f5      	bne.n	8012818 <_printf_i+0x16c>
 801282c:	e7b9      	b.n	80127a2 <_printf_i+0xf6>
 801282e:	6813      	ldr	r3, [r2, #0]
 8012830:	6825      	ldr	r5, [r4, #0]
 8012832:	1d18      	adds	r0, r3, #4
 8012834:	6961      	ldr	r1, [r4, #20]
 8012836:	6010      	str	r0, [r2, #0]
 8012838:	0628      	lsls	r0, r5, #24
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	d501      	bpl.n	8012842 <_printf_i+0x196>
 801283e:	6019      	str	r1, [r3, #0]
 8012840:	e002      	b.n	8012848 <_printf_i+0x19c>
 8012842:	066a      	lsls	r2, r5, #25
 8012844:	d5fb      	bpl.n	801283e <_printf_i+0x192>
 8012846:	8019      	strh	r1, [r3, #0]
 8012848:	2300      	movs	r3, #0
 801284a:	4665      	mov	r5, ip
 801284c:	6123      	str	r3, [r4, #16]
 801284e:	e7b9      	b.n	80127c4 <_printf_i+0x118>
 8012850:	6813      	ldr	r3, [r2, #0]
 8012852:	1d19      	adds	r1, r3, #4
 8012854:	6011      	str	r1, [r2, #0]
 8012856:	681d      	ldr	r5, [r3, #0]
 8012858:	6862      	ldr	r2, [r4, #4]
 801285a:	2100      	movs	r1, #0
 801285c:	4628      	mov	r0, r5
 801285e:	f002 fdaf 	bl	80153c0 <memchr>
 8012862:	b108      	cbz	r0, 8012868 <_printf_i+0x1bc>
 8012864:	1b40      	subs	r0, r0, r5
 8012866:	6060      	str	r0, [r4, #4]
 8012868:	6863      	ldr	r3, [r4, #4]
 801286a:	6123      	str	r3, [r4, #16]
 801286c:	2300      	movs	r3, #0
 801286e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012872:	e7a7      	b.n	80127c4 <_printf_i+0x118>
 8012874:	6923      	ldr	r3, [r4, #16]
 8012876:	462a      	mov	r2, r5
 8012878:	4639      	mov	r1, r7
 801287a:	4630      	mov	r0, r6
 801287c:	47c0      	blx	r8
 801287e:	3001      	adds	r0, #1
 8012880:	d0aa      	beq.n	80127d8 <_printf_i+0x12c>
 8012882:	6823      	ldr	r3, [r4, #0]
 8012884:	079b      	lsls	r3, r3, #30
 8012886:	d413      	bmi.n	80128b0 <_printf_i+0x204>
 8012888:	68e0      	ldr	r0, [r4, #12]
 801288a:	9b03      	ldr	r3, [sp, #12]
 801288c:	4298      	cmp	r0, r3
 801288e:	bfb8      	it	lt
 8012890:	4618      	movlt	r0, r3
 8012892:	e7a3      	b.n	80127dc <_printf_i+0x130>
 8012894:	2301      	movs	r3, #1
 8012896:	464a      	mov	r2, r9
 8012898:	4639      	mov	r1, r7
 801289a:	4630      	mov	r0, r6
 801289c:	47c0      	blx	r8
 801289e:	3001      	adds	r0, #1
 80128a0:	d09a      	beq.n	80127d8 <_printf_i+0x12c>
 80128a2:	3501      	adds	r5, #1
 80128a4:	68e3      	ldr	r3, [r4, #12]
 80128a6:	9a03      	ldr	r2, [sp, #12]
 80128a8:	1a9b      	subs	r3, r3, r2
 80128aa:	42ab      	cmp	r3, r5
 80128ac:	dcf2      	bgt.n	8012894 <_printf_i+0x1e8>
 80128ae:	e7eb      	b.n	8012888 <_printf_i+0x1dc>
 80128b0:	2500      	movs	r5, #0
 80128b2:	f104 0919 	add.w	r9, r4, #25
 80128b6:	e7f5      	b.n	80128a4 <_printf_i+0x1f8>
 80128b8:	2b00      	cmp	r3, #0
 80128ba:	d1ac      	bne.n	8012816 <_printf_i+0x16a>
 80128bc:	7803      	ldrb	r3, [r0, #0]
 80128be:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80128c2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80128c6:	e76c      	b.n	80127a2 <_printf_i+0xf6>
 80128c8:	0801a2ea 	.word	0x0801a2ea
 80128cc:	0801a2fb 	.word	0x0801a2fb

080128d0 <_scanf_float>:
 80128d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128d4:	469a      	mov	sl, r3
 80128d6:	688b      	ldr	r3, [r1, #8]
 80128d8:	4616      	mov	r6, r2
 80128da:	1e5a      	subs	r2, r3, #1
 80128dc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80128e0:	bf88      	it	hi
 80128e2:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80128e6:	b087      	sub	sp, #28
 80128e8:	bf85      	ittet	hi
 80128ea:	189b      	addhi	r3, r3, r2
 80128ec:	9301      	strhi	r3, [sp, #4]
 80128ee:	2300      	movls	r3, #0
 80128f0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80128f4:	4688      	mov	r8, r1
 80128f6:	f04f 0b00 	mov.w	fp, #0
 80128fa:	bf8c      	ite	hi
 80128fc:	608b      	strhi	r3, [r1, #8]
 80128fe:	9301      	strls	r3, [sp, #4]
 8012900:	680b      	ldr	r3, [r1, #0]
 8012902:	4607      	mov	r7, r0
 8012904:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8012908:	f848 3b1c 	str.w	r3, [r8], #28
 801290c:	460c      	mov	r4, r1
 801290e:	4645      	mov	r5, r8
 8012910:	465a      	mov	r2, fp
 8012912:	46d9      	mov	r9, fp
 8012914:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8012918:	f8cd b008 	str.w	fp, [sp, #8]
 801291c:	68a1      	ldr	r1, [r4, #8]
 801291e:	b181      	cbz	r1, 8012942 <_scanf_float+0x72>
 8012920:	6833      	ldr	r3, [r6, #0]
 8012922:	781b      	ldrb	r3, [r3, #0]
 8012924:	2b49      	cmp	r3, #73	; 0x49
 8012926:	d071      	beq.n	8012a0c <_scanf_float+0x13c>
 8012928:	d84d      	bhi.n	80129c6 <_scanf_float+0xf6>
 801292a:	2b39      	cmp	r3, #57	; 0x39
 801292c:	d840      	bhi.n	80129b0 <_scanf_float+0xe0>
 801292e:	2b31      	cmp	r3, #49	; 0x31
 8012930:	f080 8088 	bcs.w	8012a44 <_scanf_float+0x174>
 8012934:	2b2d      	cmp	r3, #45	; 0x2d
 8012936:	f000 8090 	beq.w	8012a5a <_scanf_float+0x18a>
 801293a:	d815      	bhi.n	8012968 <_scanf_float+0x98>
 801293c:	2b2b      	cmp	r3, #43	; 0x2b
 801293e:	f000 808c 	beq.w	8012a5a <_scanf_float+0x18a>
 8012942:	f1b9 0f00 	cmp.w	r9, #0
 8012946:	d003      	beq.n	8012950 <_scanf_float+0x80>
 8012948:	6823      	ldr	r3, [r4, #0]
 801294a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801294e:	6023      	str	r3, [r4, #0]
 8012950:	3a01      	subs	r2, #1
 8012952:	2a01      	cmp	r2, #1
 8012954:	f200 80ea 	bhi.w	8012b2c <_scanf_float+0x25c>
 8012958:	4545      	cmp	r5, r8
 801295a:	f200 80dc 	bhi.w	8012b16 <_scanf_float+0x246>
 801295e:	2601      	movs	r6, #1
 8012960:	4630      	mov	r0, r6
 8012962:	b007      	add	sp, #28
 8012964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012968:	2b2e      	cmp	r3, #46	; 0x2e
 801296a:	f000 809f 	beq.w	8012aac <_scanf_float+0x1dc>
 801296e:	2b30      	cmp	r3, #48	; 0x30
 8012970:	d1e7      	bne.n	8012942 <_scanf_float+0x72>
 8012972:	6820      	ldr	r0, [r4, #0]
 8012974:	f410 7f80 	tst.w	r0, #256	; 0x100
 8012978:	d064      	beq.n	8012a44 <_scanf_float+0x174>
 801297a:	9b01      	ldr	r3, [sp, #4]
 801297c:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8012980:	6020      	str	r0, [r4, #0]
 8012982:	f109 0901 	add.w	r9, r9, #1
 8012986:	b11b      	cbz	r3, 8012990 <_scanf_float+0xc0>
 8012988:	3b01      	subs	r3, #1
 801298a:	3101      	adds	r1, #1
 801298c:	9301      	str	r3, [sp, #4]
 801298e:	60a1      	str	r1, [r4, #8]
 8012990:	68a3      	ldr	r3, [r4, #8]
 8012992:	3b01      	subs	r3, #1
 8012994:	60a3      	str	r3, [r4, #8]
 8012996:	6923      	ldr	r3, [r4, #16]
 8012998:	3301      	adds	r3, #1
 801299a:	6123      	str	r3, [r4, #16]
 801299c:	6873      	ldr	r3, [r6, #4]
 801299e:	3b01      	subs	r3, #1
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	6073      	str	r3, [r6, #4]
 80129a4:	f340 80ac 	ble.w	8012b00 <_scanf_float+0x230>
 80129a8:	6833      	ldr	r3, [r6, #0]
 80129aa:	3301      	adds	r3, #1
 80129ac:	6033      	str	r3, [r6, #0]
 80129ae:	e7b5      	b.n	801291c <_scanf_float+0x4c>
 80129b0:	2b45      	cmp	r3, #69	; 0x45
 80129b2:	f000 8085 	beq.w	8012ac0 <_scanf_float+0x1f0>
 80129b6:	2b46      	cmp	r3, #70	; 0x46
 80129b8:	d06a      	beq.n	8012a90 <_scanf_float+0x1c0>
 80129ba:	2b41      	cmp	r3, #65	; 0x41
 80129bc:	d1c1      	bne.n	8012942 <_scanf_float+0x72>
 80129be:	2a01      	cmp	r2, #1
 80129c0:	d1bf      	bne.n	8012942 <_scanf_float+0x72>
 80129c2:	2202      	movs	r2, #2
 80129c4:	e046      	b.n	8012a54 <_scanf_float+0x184>
 80129c6:	2b65      	cmp	r3, #101	; 0x65
 80129c8:	d07a      	beq.n	8012ac0 <_scanf_float+0x1f0>
 80129ca:	d818      	bhi.n	80129fe <_scanf_float+0x12e>
 80129cc:	2b54      	cmp	r3, #84	; 0x54
 80129ce:	d066      	beq.n	8012a9e <_scanf_float+0x1ce>
 80129d0:	d811      	bhi.n	80129f6 <_scanf_float+0x126>
 80129d2:	2b4e      	cmp	r3, #78	; 0x4e
 80129d4:	d1b5      	bne.n	8012942 <_scanf_float+0x72>
 80129d6:	2a00      	cmp	r2, #0
 80129d8:	d146      	bne.n	8012a68 <_scanf_float+0x198>
 80129da:	f1b9 0f00 	cmp.w	r9, #0
 80129de:	d145      	bne.n	8012a6c <_scanf_float+0x19c>
 80129e0:	6821      	ldr	r1, [r4, #0]
 80129e2:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80129e6:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80129ea:	d13f      	bne.n	8012a6c <_scanf_float+0x19c>
 80129ec:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80129f0:	6021      	str	r1, [r4, #0]
 80129f2:	2201      	movs	r2, #1
 80129f4:	e02e      	b.n	8012a54 <_scanf_float+0x184>
 80129f6:	2b59      	cmp	r3, #89	; 0x59
 80129f8:	d01e      	beq.n	8012a38 <_scanf_float+0x168>
 80129fa:	2b61      	cmp	r3, #97	; 0x61
 80129fc:	e7de      	b.n	80129bc <_scanf_float+0xec>
 80129fe:	2b6e      	cmp	r3, #110	; 0x6e
 8012a00:	d0e9      	beq.n	80129d6 <_scanf_float+0x106>
 8012a02:	d815      	bhi.n	8012a30 <_scanf_float+0x160>
 8012a04:	2b66      	cmp	r3, #102	; 0x66
 8012a06:	d043      	beq.n	8012a90 <_scanf_float+0x1c0>
 8012a08:	2b69      	cmp	r3, #105	; 0x69
 8012a0a:	d19a      	bne.n	8012942 <_scanf_float+0x72>
 8012a0c:	f1bb 0f00 	cmp.w	fp, #0
 8012a10:	d138      	bne.n	8012a84 <_scanf_float+0x1b4>
 8012a12:	f1b9 0f00 	cmp.w	r9, #0
 8012a16:	d197      	bne.n	8012948 <_scanf_float+0x78>
 8012a18:	6821      	ldr	r1, [r4, #0]
 8012a1a:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8012a1e:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8012a22:	d195      	bne.n	8012950 <_scanf_float+0x80>
 8012a24:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8012a28:	6021      	str	r1, [r4, #0]
 8012a2a:	f04f 0b01 	mov.w	fp, #1
 8012a2e:	e011      	b.n	8012a54 <_scanf_float+0x184>
 8012a30:	2b74      	cmp	r3, #116	; 0x74
 8012a32:	d034      	beq.n	8012a9e <_scanf_float+0x1ce>
 8012a34:	2b79      	cmp	r3, #121	; 0x79
 8012a36:	d184      	bne.n	8012942 <_scanf_float+0x72>
 8012a38:	f1bb 0f07 	cmp.w	fp, #7
 8012a3c:	d181      	bne.n	8012942 <_scanf_float+0x72>
 8012a3e:	f04f 0b08 	mov.w	fp, #8
 8012a42:	e007      	b.n	8012a54 <_scanf_float+0x184>
 8012a44:	eb12 0f0b 	cmn.w	r2, fp
 8012a48:	f47f af7b 	bne.w	8012942 <_scanf_float+0x72>
 8012a4c:	6821      	ldr	r1, [r4, #0]
 8012a4e:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8012a52:	6021      	str	r1, [r4, #0]
 8012a54:	702b      	strb	r3, [r5, #0]
 8012a56:	3501      	adds	r5, #1
 8012a58:	e79a      	b.n	8012990 <_scanf_float+0xc0>
 8012a5a:	6821      	ldr	r1, [r4, #0]
 8012a5c:	0608      	lsls	r0, r1, #24
 8012a5e:	f57f af70 	bpl.w	8012942 <_scanf_float+0x72>
 8012a62:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8012a66:	e7f4      	b.n	8012a52 <_scanf_float+0x182>
 8012a68:	2a02      	cmp	r2, #2
 8012a6a:	d047      	beq.n	8012afc <_scanf_float+0x22c>
 8012a6c:	f1bb 0f01 	cmp.w	fp, #1
 8012a70:	d003      	beq.n	8012a7a <_scanf_float+0x1aa>
 8012a72:	f1bb 0f04 	cmp.w	fp, #4
 8012a76:	f47f af64 	bne.w	8012942 <_scanf_float+0x72>
 8012a7a:	f10b 0b01 	add.w	fp, fp, #1
 8012a7e:	fa5f fb8b 	uxtb.w	fp, fp
 8012a82:	e7e7      	b.n	8012a54 <_scanf_float+0x184>
 8012a84:	f1bb 0f03 	cmp.w	fp, #3
 8012a88:	d0f7      	beq.n	8012a7a <_scanf_float+0x1aa>
 8012a8a:	f1bb 0f05 	cmp.w	fp, #5
 8012a8e:	e7f2      	b.n	8012a76 <_scanf_float+0x1a6>
 8012a90:	f1bb 0f02 	cmp.w	fp, #2
 8012a94:	f47f af55 	bne.w	8012942 <_scanf_float+0x72>
 8012a98:	f04f 0b03 	mov.w	fp, #3
 8012a9c:	e7da      	b.n	8012a54 <_scanf_float+0x184>
 8012a9e:	f1bb 0f06 	cmp.w	fp, #6
 8012aa2:	f47f af4e 	bne.w	8012942 <_scanf_float+0x72>
 8012aa6:	f04f 0b07 	mov.w	fp, #7
 8012aaa:	e7d3      	b.n	8012a54 <_scanf_float+0x184>
 8012aac:	6821      	ldr	r1, [r4, #0]
 8012aae:	0588      	lsls	r0, r1, #22
 8012ab0:	f57f af47 	bpl.w	8012942 <_scanf_float+0x72>
 8012ab4:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8012ab8:	6021      	str	r1, [r4, #0]
 8012aba:	f8cd 9008 	str.w	r9, [sp, #8]
 8012abe:	e7c9      	b.n	8012a54 <_scanf_float+0x184>
 8012ac0:	6821      	ldr	r1, [r4, #0]
 8012ac2:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8012ac6:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8012aca:	d006      	beq.n	8012ada <_scanf_float+0x20a>
 8012acc:	0548      	lsls	r0, r1, #21
 8012ace:	f57f af38 	bpl.w	8012942 <_scanf_float+0x72>
 8012ad2:	f1b9 0f00 	cmp.w	r9, #0
 8012ad6:	f43f af3b 	beq.w	8012950 <_scanf_float+0x80>
 8012ada:	0588      	lsls	r0, r1, #22
 8012adc:	bf58      	it	pl
 8012ade:	9802      	ldrpl	r0, [sp, #8]
 8012ae0:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8012ae4:	bf58      	it	pl
 8012ae6:	eba9 0000 	subpl.w	r0, r9, r0
 8012aea:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8012aee:	bf58      	it	pl
 8012af0:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8012af4:	6021      	str	r1, [r4, #0]
 8012af6:	f04f 0900 	mov.w	r9, #0
 8012afa:	e7ab      	b.n	8012a54 <_scanf_float+0x184>
 8012afc:	2203      	movs	r2, #3
 8012afe:	e7a9      	b.n	8012a54 <_scanf_float+0x184>
 8012b00:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8012b04:	4631      	mov	r1, r6
 8012b06:	4638      	mov	r0, r7
 8012b08:	9205      	str	r2, [sp, #20]
 8012b0a:	4798      	blx	r3
 8012b0c:	9a05      	ldr	r2, [sp, #20]
 8012b0e:	2800      	cmp	r0, #0
 8012b10:	f43f af04 	beq.w	801291c <_scanf_float+0x4c>
 8012b14:	e715      	b.n	8012942 <_scanf_float+0x72>
 8012b16:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012b1a:	4632      	mov	r2, r6
 8012b1c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8012b20:	4638      	mov	r0, r7
 8012b22:	4798      	blx	r3
 8012b24:	6923      	ldr	r3, [r4, #16]
 8012b26:	3b01      	subs	r3, #1
 8012b28:	6123      	str	r3, [r4, #16]
 8012b2a:	e715      	b.n	8012958 <_scanf_float+0x88>
 8012b2c:	f10b 33ff 	add.w	r3, fp, #4294967295
 8012b30:	2b06      	cmp	r3, #6
 8012b32:	d80a      	bhi.n	8012b4a <_scanf_float+0x27a>
 8012b34:	f1bb 0f02 	cmp.w	fp, #2
 8012b38:	d967      	bls.n	8012c0a <_scanf_float+0x33a>
 8012b3a:	f1ab 0b03 	sub.w	fp, fp, #3
 8012b3e:	fa5f fb8b 	uxtb.w	fp, fp
 8012b42:	eba5 0b0b 	sub.w	fp, r5, fp
 8012b46:	455d      	cmp	r5, fp
 8012b48:	d14a      	bne.n	8012be0 <_scanf_float+0x310>
 8012b4a:	6823      	ldr	r3, [r4, #0]
 8012b4c:	05da      	lsls	r2, r3, #23
 8012b4e:	d51f      	bpl.n	8012b90 <_scanf_float+0x2c0>
 8012b50:	055b      	lsls	r3, r3, #21
 8012b52:	d467      	bmi.n	8012c24 <_scanf_float+0x354>
 8012b54:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8012b58:	6923      	ldr	r3, [r4, #16]
 8012b5a:	2965      	cmp	r1, #101	; 0x65
 8012b5c:	f103 33ff 	add.w	r3, r3, #4294967295
 8012b60:	f105 3bff 	add.w	fp, r5, #4294967295
 8012b64:	6123      	str	r3, [r4, #16]
 8012b66:	d00d      	beq.n	8012b84 <_scanf_float+0x2b4>
 8012b68:	2945      	cmp	r1, #69	; 0x45
 8012b6a:	d00b      	beq.n	8012b84 <_scanf_float+0x2b4>
 8012b6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012b70:	4632      	mov	r2, r6
 8012b72:	4638      	mov	r0, r7
 8012b74:	4798      	blx	r3
 8012b76:	6923      	ldr	r3, [r4, #16]
 8012b78:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8012b7c:	3b01      	subs	r3, #1
 8012b7e:	f1a5 0b02 	sub.w	fp, r5, #2
 8012b82:	6123      	str	r3, [r4, #16]
 8012b84:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012b88:	4632      	mov	r2, r6
 8012b8a:	4638      	mov	r0, r7
 8012b8c:	4798      	blx	r3
 8012b8e:	465d      	mov	r5, fp
 8012b90:	6826      	ldr	r6, [r4, #0]
 8012b92:	f016 0610 	ands.w	r6, r6, #16
 8012b96:	d176      	bne.n	8012c86 <_scanf_float+0x3b6>
 8012b98:	702e      	strb	r6, [r5, #0]
 8012b9a:	6823      	ldr	r3, [r4, #0]
 8012b9c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8012ba0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012ba4:	d141      	bne.n	8012c2a <_scanf_float+0x35a>
 8012ba6:	9b02      	ldr	r3, [sp, #8]
 8012ba8:	eba9 0303 	sub.w	r3, r9, r3
 8012bac:	425a      	negs	r2, r3
 8012bae:	2b00      	cmp	r3, #0
 8012bb0:	d148      	bne.n	8012c44 <_scanf_float+0x374>
 8012bb2:	4641      	mov	r1, r8
 8012bb4:	2200      	movs	r2, #0
 8012bb6:	4638      	mov	r0, r7
 8012bb8:	f000 ff2e 	bl	8013a18 <_strtod_r>
 8012bbc:	6825      	ldr	r5, [r4, #0]
 8012bbe:	4680      	mov	r8, r0
 8012bc0:	f015 0f02 	tst.w	r5, #2
 8012bc4:	4689      	mov	r9, r1
 8012bc6:	f8da 3000 	ldr.w	r3, [sl]
 8012bca:	d046      	beq.n	8012c5a <_scanf_float+0x38a>
 8012bcc:	1d1a      	adds	r2, r3, #4
 8012bce:	f8ca 2000 	str.w	r2, [sl]
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	e9c3 8900 	strd	r8, r9, [r3]
 8012bd8:	68e3      	ldr	r3, [r4, #12]
 8012bda:	3301      	adds	r3, #1
 8012bdc:	60e3      	str	r3, [r4, #12]
 8012bde:	e6bf      	b.n	8012960 <_scanf_float+0x90>
 8012be0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012be4:	4632      	mov	r2, r6
 8012be6:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8012bea:	4638      	mov	r0, r7
 8012bec:	4798      	blx	r3
 8012bee:	6923      	ldr	r3, [r4, #16]
 8012bf0:	3b01      	subs	r3, #1
 8012bf2:	6123      	str	r3, [r4, #16]
 8012bf4:	e7a7      	b.n	8012b46 <_scanf_float+0x276>
 8012bf6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012bfa:	4632      	mov	r2, r6
 8012bfc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8012c00:	4638      	mov	r0, r7
 8012c02:	4798      	blx	r3
 8012c04:	6923      	ldr	r3, [r4, #16]
 8012c06:	3b01      	subs	r3, #1
 8012c08:	6123      	str	r3, [r4, #16]
 8012c0a:	4545      	cmp	r5, r8
 8012c0c:	d8f3      	bhi.n	8012bf6 <_scanf_float+0x326>
 8012c0e:	e6a6      	b.n	801295e <_scanf_float+0x8e>
 8012c10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012c14:	4632      	mov	r2, r6
 8012c16:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8012c1a:	4638      	mov	r0, r7
 8012c1c:	4798      	blx	r3
 8012c1e:	6923      	ldr	r3, [r4, #16]
 8012c20:	3b01      	subs	r3, #1
 8012c22:	6123      	str	r3, [r4, #16]
 8012c24:	4545      	cmp	r5, r8
 8012c26:	d8f3      	bhi.n	8012c10 <_scanf_float+0x340>
 8012c28:	e699      	b.n	801295e <_scanf_float+0x8e>
 8012c2a:	9b03      	ldr	r3, [sp, #12]
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	d0c0      	beq.n	8012bb2 <_scanf_float+0x2e2>
 8012c30:	9904      	ldr	r1, [sp, #16]
 8012c32:	230a      	movs	r3, #10
 8012c34:	4632      	mov	r2, r6
 8012c36:	3101      	adds	r1, #1
 8012c38:	4638      	mov	r0, r7
 8012c3a:	f000 ff79 	bl	8013b30 <_strtol_r>
 8012c3e:	9b03      	ldr	r3, [sp, #12]
 8012c40:	9d04      	ldr	r5, [sp, #16]
 8012c42:	1ac2      	subs	r2, r0, r3
 8012c44:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8012c48:	429d      	cmp	r5, r3
 8012c4a:	bf28      	it	cs
 8012c4c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8012c50:	490e      	ldr	r1, [pc, #56]	; (8012c8c <_scanf_float+0x3bc>)
 8012c52:	4628      	mov	r0, r5
 8012c54:	f000 f89c 	bl	8012d90 <siprintf>
 8012c58:	e7ab      	b.n	8012bb2 <_scanf_float+0x2e2>
 8012c5a:	1d1f      	adds	r7, r3, #4
 8012c5c:	f015 0504 	ands.w	r5, r5, #4
 8012c60:	f8ca 7000 	str.w	r7, [sl]
 8012c64:	d1b5      	bne.n	8012bd2 <_scanf_float+0x302>
 8012c66:	681f      	ldr	r7, [r3, #0]
 8012c68:	4602      	mov	r2, r0
 8012c6a:	460b      	mov	r3, r1
 8012c6c:	f7ed fee6 	bl	8000a3c <__aeabi_dcmpun>
 8012c70:	b120      	cbz	r0, 8012c7c <_scanf_float+0x3ac>
 8012c72:	4628      	mov	r0, r5
 8012c74:	f000 f888 	bl	8012d88 <nanf>
 8012c78:	6038      	str	r0, [r7, #0]
 8012c7a:	e7ad      	b.n	8012bd8 <_scanf_float+0x308>
 8012c7c:	4640      	mov	r0, r8
 8012c7e:	4649      	mov	r1, r9
 8012c80:	f7ed ff3a 	bl	8000af8 <__aeabi_d2f>
 8012c84:	e7f8      	b.n	8012c78 <_scanf_float+0x3a8>
 8012c86:	2600      	movs	r6, #0
 8012c88:	e66a      	b.n	8012960 <_scanf_float+0x90>
 8012c8a:	bf00      	nop
 8012c8c:	0801a30c 	.word	0x0801a30c

08012c90 <iprintf>:
 8012c90:	b40f      	push	{r0, r1, r2, r3}
 8012c92:	4b0a      	ldr	r3, [pc, #40]	; (8012cbc <iprintf+0x2c>)
 8012c94:	b513      	push	{r0, r1, r4, lr}
 8012c96:	681c      	ldr	r4, [r3, #0]
 8012c98:	b124      	cbz	r4, 8012ca4 <iprintf+0x14>
 8012c9a:	69a3      	ldr	r3, [r4, #24]
 8012c9c:	b913      	cbnz	r3, 8012ca4 <iprintf+0x14>
 8012c9e:	4620      	mov	r0, r4
 8012ca0:	f001 ff4a 	bl	8014b38 <__sinit>
 8012ca4:	ab05      	add	r3, sp, #20
 8012ca6:	9a04      	ldr	r2, [sp, #16]
 8012ca8:	68a1      	ldr	r1, [r4, #8]
 8012caa:	4620      	mov	r0, r4
 8012cac:	9301      	str	r3, [sp, #4]
 8012cae:	f003 f9bb 	bl	8016028 <_vfiprintf_r>
 8012cb2:	b002      	add	sp, #8
 8012cb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012cb8:	b004      	add	sp, #16
 8012cba:	4770      	bx	lr
 8012cbc:	20000140 	.word	0x20000140

08012cc0 <_puts_r>:
 8012cc0:	b570      	push	{r4, r5, r6, lr}
 8012cc2:	460e      	mov	r6, r1
 8012cc4:	4605      	mov	r5, r0
 8012cc6:	b118      	cbz	r0, 8012cd0 <_puts_r+0x10>
 8012cc8:	6983      	ldr	r3, [r0, #24]
 8012cca:	b90b      	cbnz	r3, 8012cd0 <_puts_r+0x10>
 8012ccc:	f001 ff34 	bl	8014b38 <__sinit>
 8012cd0:	69ab      	ldr	r3, [r5, #24]
 8012cd2:	68ac      	ldr	r4, [r5, #8]
 8012cd4:	b913      	cbnz	r3, 8012cdc <_puts_r+0x1c>
 8012cd6:	4628      	mov	r0, r5
 8012cd8:	f001 ff2e 	bl	8014b38 <__sinit>
 8012cdc:	4b23      	ldr	r3, [pc, #140]	; (8012d6c <_puts_r+0xac>)
 8012cde:	429c      	cmp	r4, r3
 8012ce0:	d117      	bne.n	8012d12 <_puts_r+0x52>
 8012ce2:	686c      	ldr	r4, [r5, #4]
 8012ce4:	89a3      	ldrh	r3, [r4, #12]
 8012ce6:	071b      	lsls	r3, r3, #28
 8012ce8:	d51d      	bpl.n	8012d26 <_puts_r+0x66>
 8012cea:	6923      	ldr	r3, [r4, #16]
 8012cec:	b1db      	cbz	r3, 8012d26 <_puts_r+0x66>
 8012cee:	3e01      	subs	r6, #1
 8012cf0:	68a3      	ldr	r3, [r4, #8]
 8012cf2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012cf6:	3b01      	subs	r3, #1
 8012cf8:	60a3      	str	r3, [r4, #8]
 8012cfa:	b9e9      	cbnz	r1, 8012d38 <_puts_r+0x78>
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	da2e      	bge.n	8012d5e <_puts_r+0x9e>
 8012d00:	4622      	mov	r2, r4
 8012d02:	210a      	movs	r1, #10
 8012d04:	4628      	mov	r0, r5
 8012d06:	f000 ff25 	bl	8013b54 <__swbuf_r>
 8012d0a:	3001      	adds	r0, #1
 8012d0c:	d011      	beq.n	8012d32 <_puts_r+0x72>
 8012d0e:	200a      	movs	r0, #10
 8012d10:	e011      	b.n	8012d36 <_puts_r+0x76>
 8012d12:	4b17      	ldr	r3, [pc, #92]	; (8012d70 <_puts_r+0xb0>)
 8012d14:	429c      	cmp	r4, r3
 8012d16:	d101      	bne.n	8012d1c <_puts_r+0x5c>
 8012d18:	68ac      	ldr	r4, [r5, #8]
 8012d1a:	e7e3      	b.n	8012ce4 <_puts_r+0x24>
 8012d1c:	4b15      	ldr	r3, [pc, #84]	; (8012d74 <_puts_r+0xb4>)
 8012d1e:	429c      	cmp	r4, r3
 8012d20:	bf08      	it	eq
 8012d22:	68ec      	ldreq	r4, [r5, #12]
 8012d24:	e7de      	b.n	8012ce4 <_puts_r+0x24>
 8012d26:	4621      	mov	r1, r4
 8012d28:	4628      	mov	r0, r5
 8012d2a:	f000 ff65 	bl	8013bf8 <__swsetup_r>
 8012d2e:	2800      	cmp	r0, #0
 8012d30:	d0dd      	beq.n	8012cee <_puts_r+0x2e>
 8012d32:	f04f 30ff 	mov.w	r0, #4294967295
 8012d36:	bd70      	pop	{r4, r5, r6, pc}
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	da04      	bge.n	8012d46 <_puts_r+0x86>
 8012d3c:	69a2      	ldr	r2, [r4, #24]
 8012d3e:	429a      	cmp	r2, r3
 8012d40:	dc06      	bgt.n	8012d50 <_puts_r+0x90>
 8012d42:	290a      	cmp	r1, #10
 8012d44:	d004      	beq.n	8012d50 <_puts_r+0x90>
 8012d46:	6823      	ldr	r3, [r4, #0]
 8012d48:	1c5a      	adds	r2, r3, #1
 8012d4a:	6022      	str	r2, [r4, #0]
 8012d4c:	7019      	strb	r1, [r3, #0]
 8012d4e:	e7cf      	b.n	8012cf0 <_puts_r+0x30>
 8012d50:	4622      	mov	r2, r4
 8012d52:	4628      	mov	r0, r5
 8012d54:	f000 fefe 	bl	8013b54 <__swbuf_r>
 8012d58:	3001      	adds	r0, #1
 8012d5a:	d1c9      	bne.n	8012cf0 <_puts_r+0x30>
 8012d5c:	e7e9      	b.n	8012d32 <_puts_r+0x72>
 8012d5e:	200a      	movs	r0, #10
 8012d60:	6823      	ldr	r3, [r4, #0]
 8012d62:	1c5a      	adds	r2, r3, #1
 8012d64:	6022      	str	r2, [r4, #0]
 8012d66:	7018      	strb	r0, [r3, #0]
 8012d68:	e7e5      	b.n	8012d36 <_puts_r+0x76>
 8012d6a:	bf00      	nop
 8012d6c:	0801a398 	.word	0x0801a398
 8012d70:	0801a3b8 	.word	0x0801a3b8
 8012d74:	0801a378 	.word	0x0801a378

08012d78 <puts>:
 8012d78:	4b02      	ldr	r3, [pc, #8]	; (8012d84 <puts+0xc>)
 8012d7a:	4601      	mov	r1, r0
 8012d7c:	6818      	ldr	r0, [r3, #0]
 8012d7e:	f7ff bf9f 	b.w	8012cc0 <_puts_r>
 8012d82:	bf00      	nop
 8012d84:	20000140 	.word	0x20000140

08012d88 <nanf>:
 8012d88:	4800      	ldr	r0, [pc, #0]	; (8012d8c <nanf+0x4>)
 8012d8a:	4770      	bx	lr
 8012d8c:	7fc00000 	.word	0x7fc00000

08012d90 <siprintf>:
 8012d90:	b40e      	push	{r1, r2, r3}
 8012d92:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012d96:	b500      	push	{lr}
 8012d98:	b09c      	sub	sp, #112	; 0x70
 8012d9a:	ab1d      	add	r3, sp, #116	; 0x74
 8012d9c:	9002      	str	r0, [sp, #8]
 8012d9e:	9006      	str	r0, [sp, #24]
 8012da0:	9107      	str	r1, [sp, #28]
 8012da2:	9104      	str	r1, [sp, #16]
 8012da4:	4808      	ldr	r0, [pc, #32]	; (8012dc8 <siprintf+0x38>)
 8012da6:	4909      	ldr	r1, [pc, #36]	; (8012dcc <siprintf+0x3c>)
 8012da8:	f853 2b04 	ldr.w	r2, [r3], #4
 8012dac:	9105      	str	r1, [sp, #20]
 8012dae:	6800      	ldr	r0, [r0, #0]
 8012db0:	a902      	add	r1, sp, #8
 8012db2:	9301      	str	r3, [sp, #4]
 8012db4:	f003 f818 	bl	8015de8 <_svfiprintf_r>
 8012db8:	2200      	movs	r2, #0
 8012dba:	9b02      	ldr	r3, [sp, #8]
 8012dbc:	701a      	strb	r2, [r3, #0]
 8012dbe:	b01c      	add	sp, #112	; 0x70
 8012dc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8012dc4:	b003      	add	sp, #12
 8012dc6:	4770      	bx	lr
 8012dc8:	20000140 	.word	0x20000140
 8012dcc:	ffff0208 	.word	0xffff0208

08012dd0 <sulp>:
 8012dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012dd4:	460f      	mov	r7, r1
 8012dd6:	4690      	mov	r8, r2
 8012dd8:	f002 fdca 	bl	8015970 <__ulp>
 8012ddc:	4604      	mov	r4, r0
 8012dde:	460d      	mov	r5, r1
 8012de0:	f1b8 0f00 	cmp.w	r8, #0
 8012de4:	d011      	beq.n	8012e0a <sulp+0x3a>
 8012de6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8012dea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	dd0b      	ble.n	8012e0a <sulp+0x3a>
 8012df2:	2400      	movs	r4, #0
 8012df4:	051b      	lsls	r3, r3, #20
 8012df6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8012dfa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8012dfe:	4622      	mov	r2, r4
 8012e00:	462b      	mov	r3, r5
 8012e02:	f7ed fb81 	bl	8000508 <__aeabi_dmul>
 8012e06:	4604      	mov	r4, r0
 8012e08:	460d      	mov	r5, r1
 8012e0a:	4620      	mov	r0, r4
 8012e0c:	4629      	mov	r1, r5
 8012e0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e12:	0000      	movs	r0, r0
 8012e14:	0000      	movs	r0, r0
	...

08012e18 <_strtod_l>:
 8012e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e1c:	461f      	mov	r7, r3
 8012e1e:	2300      	movs	r3, #0
 8012e20:	b0a1      	sub	sp, #132	; 0x84
 8012e22:	4683      	mov	fp, r0
 8012e24:	4638      	mov	r0, r7
 8012e26:	460e      	mov	r6, r1
 8012e28:	9217      	str	r2, [sp, #92]	; 0x5c
 8012e2a:	931c      	str	r3, [sp, #112]	; 0x70
 8012e2c:	f002 fa39 	bl	80152a2 <__localeconv_l>
 8012e30:	4680      	mov	r8, r0
 8012e32:	6800      	ldr	r0, [r0, #0]
 8012e34:	f7ed f9a4 	bl	8000180 <strlen>
 8012e38:	f04f 0900 	mov.w	r9, #0
 8012e3c:	4604      	mov	r4, r0
 8012e3e:	f04f 0a00 	mov.w	sl, #0
 8012e42:	961b      	str	r6, [sp, #108]	; 0x6c
 8012e44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012e46:	781a      	ldrb	r2, [r3, #0]
 8012e48:	2a0d      	cmp	r2, #13
 8012e4a:	d832      	bhi.n	8012eb2 <_strtod_l+0x9a>
 8012e4c:	2a09      	cmp	r2, #9
 8012e4e:	d236      	bcs.n	8012ebe <_strtod_l+0xa6>
 8012e50:	2a00      	cmp	r2, #0
 8012e52:	d03e      	beq.n	8012ed2 <_strtod_l+0xba>
 8012e54:	2300      	movs	r3, #0
 8012e56:	930d      	str	r3, [sp, #52]	; 0x34
 8012e58:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8012e5a:	782b      	ldrb	r3, [r5, #0]
 8012e5c:	2b30      	cmp	r3, #48	; 0x30
 8012e5e:	f040 80ac 	bne.w	8012fba <_strtod_l+0x1a2>
 8012e62:	786b      	ldrb	r3, [r5, #1]
 8012e64:	2b58      	cmp	r3, #88	; 0x58
 8012e66:	d001      	beq.n	8012e6c <_strtod_l+0x54>
 8012e68:	2b78      	cmp	r3, #120	; 0x78
 8012e6a:	d167      	bne.n	8012f3c <_strtod_l+0x124>
 8012e6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012e6e:	9702      	str	r7, [sp, #8]
 8012e70:	9301      	str	r3, [sp, #4]
 8012e72:	ab1c      	add	r3, sp, #112	; 0x70
 8012e74:	9300      	str	r3, [sp, #0]
 8012e76:	4a89      	ldr	r2, [pc, #548]	; (801309c <_strtod_l+0x284>)
 8012e78:	ab1d      	add	r3, sp, #116	; 0x74
 8012e7a:	a91b      	add	r1, sp, #108	; 0x6c
 8012e7c:	4658      	mov	r0, fp
 8012e7e:	f001 ff35 	bl	8014cec <__gethex>
 8012e82:	f010 0407 	ands.w	r4, r0, #7
 8012e86:	4606      	mov	r6, r0
 8012e88:	d005      	beq.n	8012e96 <_strtod_l+0x7e>
 8012e8a:	2c06      	cmp	r4, #6
 8012e8c:	d12b      	bne.n	8012ee6 <_strtod_l+0xce>
 8012e8e:	2300      	movs	r3, #0
 8012e90:	3501      	adds	r5, #1
 8012e92:	951b      	str	r5, [sp, #108]	; 0x6c
 8012e94:	930d      	str	r3, [sp, #52]	; 0x34
 8012e96:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012e98:	2b00      	cmp	r3, #0
 8012e9a:	f040 85a6 	bne.w	80139ea <_strtod_l+0xbd2>
 8012e9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012ea0:	b1e3      	cbz	r3, 8012edc <_strtod_l+0xc4>
 8012ea2:	464a      	mov	r2, r9
 8012ea4:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8012ea8:	4610      	mov	r0, r2
 8012eaa:	4619      	mov	r1, r3
 8012eac:	b021      	add	sp, #132	; 0x84
 8012eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012eb2:	2a2b      	cmp	r2, #43	; 0x2b
 8012eb4:	d015      	beq.n	8012ee2 <_strtod_l+0xca>
 8012eb6:	2a2d      	cmp	r2, #45	; 0x2d
 8012eb8:	d004      	beq.n	8012ec4 <_strtod_l+0xac>
 8012eba:	2a20      	cmp	r2, #32
 8012ebc:	d1ca      	bne.n	8012e54 <_strtod_l+0x3c>
 8012ebe:	3301      	adds	r3, #1
 8012ec0:	931b      	str	r3, [sp, #108]	; 0x6c
 8012ec2:	e7bf      	b.n	8012e44 <_strtod_l+0x2c>
 8012ec4:	2201      	movs	r2, #1
 8012ec6:	920d      	str	r2, [sp, #52]	; 0x34
 8012ec8:	1c5a      	adds	r2, r3, #1
 8012eca:	921b      	str	r2, [sp, #108]	; 0x6c
 8012ecc:	785b      	ldrb	r3, [r3, #1]
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	d1c2      	bne.n	8012e58 <_strtod_l+0x40>
 8012ed2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012ed4:	961b      	str	r6, [sp, #108]	; 0x6c
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	f040 8585 	bne.w	80139e6 <_strtod_l+0xbce>
 8012edc:	464a      	mov	r2, r9
 8012ede:	4653      	mov	r3, sl
 8012ee0:	e7e2      	b.n	8012ea8 <_strtod_l+0x90>
 8012ee2:	2200      	movs	r2, #0
 8012ee4:	e7ef      	b.n	8012ec6 <_strtod_l+0xae>
 8012ee6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8012ee8:	b13a      	cbz	r2, 8012efa <_strtod_l+0xe2>
 8012eea:	2135      	movs	r1, #53	; 0x35
 8012eec:	a81e      	add	r0, sp, #120	; 0x78
 8012eee:	f002 fe32 	bl	8015b56 <__copybits>
 8012ef2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8012ef4:	4658      	mov	r0, fp
 8012ef6:	f002 faa5 	bl	8015444 <_Bfree>
 8012efa:	3c01      	subs	r4, #1
 8012efc:	2c04      	cmp	r4, #4
 8012efe:	d806      	bhi.n	8012f0e <_strtod_l+0xf6>
 8012f00:	e8df f004 	tbb	[pc, r4]
 8012f04:	1714030a 	.word	0x1714030a
 8012f08:	0a          	.byte	0x0a
 8012f09:	00          	.byte	0x00
 8012f0a:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 8012f0e:	0731      	lsls	r1, r6, #28
 8012f10:	d5c1      	bpl.n	8012e96 <_strtod_l+0x7e>
 8012f12:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8012f16:	e7be      	b.n	8012e96 <_strtod_l+0x7e>
 8012f18:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8012f1a:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 8012f1e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8012f22:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8012f26:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8012f2a:	e7f0      	b.n	8012f0e <_strtod_l+0xf6>
 8012f2c:	f8df a170 	ldr.w	sl, [pc, #368]	; 80130a0 <_strtod_l+0x288>
 8012f30:	e7ed      	b.n	8012f0e <_strtod_l+0xf6>
 8012f32:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8012f36:	f04f 39ff 	mov.w	r9, #4294967295
 8012f3a:	e7e8      	b.n	8012f0e <_strtod_l+0xf6>
 8012f3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012f3e:	1c5a      	adds	r2, r3, #1
 8012f40:	921b      	str	r2, [sp, #108]	; 0x6c
 8012f42:	785b      	ldrb	r3, [r3, #1]
 8012f44:	2b30      	cmp	r3, #48	; 0x30
 8012f46:	d0f9      	beq.n	8012f3c <_strtod_l+0x124>
 8012f48:	2b00      	cmp	r3, #0
 8012f4a:	d0a4      	beq.n	8012e96 <_strtod_l+0x7e>
 8012f4c:	2301      	movs	r3, #1
 8012f4e:	2500      	movs	r5, #0
 8012f50:	220a      	movs	r2, #10
 8012f52:	9307      	str	r3, [sp, #28]
 8012f54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012f56:	9506      	str	r5, [sp, #24]
 8012f58:	9308      	str	r3, [sp, #32]
 8012f5a:	9504      	str	r5, [sp, #16]
 8012f5c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8012f5e:	7807      	ldrb	r7, [r0, #0]
 8012f60:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8012f64:	b2d9      	uxtb	r1, r3
 8012f66:	2909      	cmp	r1, #9
 8012f68:	d929      	bls.n	8012fbe <_strtod_l+0x1a6>
 8012f6a:	4622      	mov	r2, r4
 8012f6c:	f8d8 1000 	ldr.w	r1, [r8]
 8012f70:	f003 f9c3 	bl	80162fa <strncmp>
 8012f74:	2800      	cmp	r0, #0
 8012f76:	d031      	beq.n	8012fdc <_strtod_l+0x1c4>
 8012f78:	2000      	movs	r0, #0
 8012f7a:	463b      	mov	r3, r7
 8012f7c:	4602      	mov	r2, r0
 8012f7e:	9c04      	ldr	r4, [sp, #16]
 8012f80:	9005      	str	r0, [sp, #20]
 8012f82:	2b65      	cmp	r3, #101	; 0x65
 8012f84:	d001      	beq.n	8012f8a <_strtod_l+0x172>
 8012f86:	2b45      	cmp	r3, #69	; 0x45
 8012f88:	d114      	bne.n	8012fb4 <_strtod_l+0x19c>
 8012f8a:	b924      	cbnz	r4, 8012f96 <_strtod_l+0x17e>
 8012f8c:	b910      	cbnz	r0, 8012f94 <_strtod_l+0x17c>
 8012f8e:	9b07      	ldr	r3, [sp, #28]
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	d09e      	beq.n	8012ed2 <_strtod_l+0xba>
 8012f94:	2400      	movs	r4, #0
 8012f96:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8012f98:	1c73      	adds	r3, r6, #1
 8012f9a:	931b      	str	r3, [sp, #108]	; 0x6c
 8012f9c:	7873      	ldrb	r3, [r6, #1]
 8012f9e:	2b2b      	cmp	r3, #43	; 0x2b
 8012fa0:	d078      	beq.n	8013094 <_strtod_l+0x27c>
 8012fa2:	2b2d      	cmp	r3, #45	; 0x2d
 8012fa4:	d070      	beq.n	8013088 <_strtod_l+0x270>
 8012fa6:	f04f 0c00 	mov.w	ip, #0
 8012faa:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8012fae:	2f09      	cmp	r7, #9
 8012fb0:	d97c      	bls.n	80130ac <_strtod_l+0x294>
 8012fb2:	961b      	str	r6, [sp, #108]	; 0x6c
 8012fb4:	f04f 0e00 	mov.w	lr, #0
 8012fb8:	e09a      	b.n	80130f0 <_strtod_l+0x2d8>
 8012fba:	2300      	movs	r3, #0
 8012fbc:	e7c7      	b.n	8012f4e <_strtod_l+0x136>
 8012fbe:	9904      	ldr	r1, [sp, #16]
 8012fc0:	3001      	adds	r0, #1
 8012fc2:	2908      	cmp	r1, #8
 8012fc4:	bfd7      	itett	le
 8012fc6:	9906      	ldrle	r1, [sp, #24]
 8012fc8:	fb02 3505 	mlagt	r5, r2, r5, r3
 8012fcc:	fb02 3301 	mlale	r3, r2, r1, r3
 8012fd0:	9306      	strle	r3, [sp, #24]
 8012fd2:	9b04      	ldr	r3, [sp, #16]
 8012fd4:	901b      	str	r0, [sp, #108]	; 0x6c
 8012fd6:	3301      	adds	r3, #1
 8012fd8:	9304      	str	r3, [sp, #16]
 8012fda:	e7bf      	b.n	8012f5c <_strtod_l+0x144>
 8012fdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012fde:	191a      	adds	r2, r3, r4
 8012fe0:	921b      	str	r2, [sp, #108]	; 0x6c
 8012fe2:	9a04      	ldr	r2, [sp, #16]
 8012fe4:	5d1b      	ldrb	r3, [r3, r4]
 8012fe6:	2a00      	cmp	r2, #0
 8012fe8:	d037      	beq.n	801305a <_strtod_l+0x242>
 8012fea:	4602      	mov	r2, r0
 8012fec:	9c04      	ldr	r4, [sp, #16]
 8012fee:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8012ff2:	2909      	cmp	r1, #9
 8012ff4:	d913      	bls.n	801301e <_strtod_l+0x206>
 8012ff6:	2101      	movs	r1, #1
 8012ff8:	9105      	str	r1, [sp, #20]
 8012ffa:	e7c2      	b.n	8012f82 <_strtod_l+0x16a>
 8012ffc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012ffe:	3001      	adds	r0, #1
 8013000:	1c5a      	adds	r2, r3, #1
 8013002:	921b      	str	r2, [sp, #108]	; 0x6c
 8013004:	785b      	ldrb	r3, [r3, #1]
 8013006:	2b30      	cmp	r3, #48	; 0x30
 8013008:	d0f8      	beq.n	8012ffc <_strtod_l+0x1e4>
 801300a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801300e:	2a08      	cmp	r2, #8
 8013010:	f200 84f0 	bhi.w	80139f4 <_strtod_l+0xbdc>
 8013014:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8013016:	9208      	str	r2, [sp, #32]
 8013018:	4602      	mov	r2, r0
 801301a:	2000      	movs	r0, #0
 801301c:	4604      	mov	r4, r0
 801301e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8013022:	f100 0101 	add.w	r1, r0, #1
 8013026:	d012      	beq.n	801304e <_strtod_l+0x236>
 8013028:	440a      	add	r2, r1
 801302a:	270a      	movs	r7, #10
 801302c:	4621      	mov	r1, r4
 801302e:	eb00 0c04 	add.w	ip, r0, r4
 8013032:	458c      	cmp	ip, r1
 8013034:	d113      	bne.n	801305e <_strtod_l+0x246>
 8013036:	1821      	adds	r1, r4, r0
 8013038:	2908      	cmp	r1, #8
 801303a:	f104 0401 	add.w	r4, r4, #1
 801303e:	4404      	add	r4, r0
 8013040:	dc19      	bgt.n	8013076 <_strtod_l+0x25e>
 8013042:	210a      	movs	r1, #10
 8013044:	9b06      	ldr	r3, [sp, #24]
 8013046:	fb01 e303 	mla	r3, r1, r3, lr
 801304a:	9306      	str	r3, [sp, #24]
 801304c:	2100      	movs	r1, #0
 801304e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013050:	1c58      	adds	r0, r3, #1
 8013052:	901b      	str	r0, [sp, #108]	; 0x6c
 8013054:	785b      	ldrb	r3, [r3, #1]
 8013056:	4608      	mov	r0, r1
 8013058:	e7c9      	b.n	8012fee <_strtod_l+0x1d6>
 801305a:	9804      	ldr	r0, [sp, #16]
 801305c:	e7d3      	b.n	8013006 <_strtod_l+0x1ee>
 801305e:	2908      	cmp	r1, #8
 8013060:	f101 0101 	add.w	r1, r1, #1
 8013064:	dc03      	bgt.n	801306e <_strtod_l+0x256>
 8013066:	9b06      	ldr	r3, [sp, #24]
 8013068:	437b      	muls	r3, r7
 801306a:	9306      	str	r3, [sp, #24]
 801306c:	e7e1      	b.n	8013032 <_strtod_l+0x21a>
 801306e:	2910      	cmp	r1, #16
 8013070:	bfd8      	it	le
 8013072:	437d      	mulle	r5, r7
 8013074:	e7dd      	b.n	8013032 <_strtod_l+0x21a>
 8013076:	2c10      	cmp	r4, #16
 8013078:	bfdc      	itt	le
 801307a:	210a      	movle	r1, #10
 801307c:	fb01 e505 	mlale	r5, r1, r5, lr
 8013080:	e7e4      	b.n	801304c <_strtod_l+0x234>
 8013082:	2301      	movs	r3, #1
 8013084:	9305      	str	r3, [sp, #20]
 8013086:	e781      	b.n	8012f8c <_strtod_l+0x174>
 8013088:	f04f 0c01 	mov.w	ip, #1
 801308c:	1cb3      	adds	r3, r6, #2
 801308e:	931b      	str	r3, [sp, #108]	; 0x6c
 8013090:	78b3      	ldrb	r3, [r6, #2]
 8013092:	e78a      	b.n	8012faa <_strtod_l+0x192>
 8013094:	f04f 0c00 	mov.w	ip, #0
 8013098:	e7f8      	b.n	801308c <_strtod_l+0x274>
 801309a:	bf00      	nop
 801309c:	0801a314 	.word	0x0801a314
 80130a0:	7ff00000 	.word	0x7ff00000
 80130a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80130a6:	1c5f      	adds	r7, r3, #1
 80130a8:	971b      	str	r7, [sp, #108]	; 0x6c
 80130aa:	785b      	ldrb	r3, [r3, #1]
 80130ac:	2b30      	cmp	r3, #48	; 0x30
 80130ae:	d0f9      	beq.n	80130a4 <_strtod_l+0x28c>
 80130b0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80130b4:	2f08      	cmp	r7, #8
 80130b6:	f63f af7d 	bhi.w	8012fb4 <_strtod_l+0x19c>
 80130ba:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80130be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80130c0:	9309      	str	r3, [sp, #36]	; 0x24
 80130c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80130c4:	1c5f      	adds	r7, r3, #1
 80130c6:	971b      	str	r7, [sp, #108]	; 0x6c
 80130c8:	785b      	ldrb	r3, [r3, #1]
 80130ca:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80130ce:	f1b8 0f09 	cmp.w	r8, #9
 80130d2:	d937      	bls.n	8013144 <_strtod_l+0x32c>
 80130d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80130d6:	1a7f      	subs	r7, r7, r1
 80130d8:	2f08      	cmp	r7, #8
 80130da:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80130de:	dc37      	bgt.n	8013150 <_strtod_l+0x338>
 80130e0:	45be      	cmp	lr, r7
 80130e2:	bfa8      	it	ge
 80130e4:	46be      	movge	lr, r7
 80130e6:	f1bc 0f00 	cmp.w	ip, #0
 80130ea:	d001      	beq.n	80130f0 <_strtod_l+0x2d8>
 80130ec:	f1ce 0e00 	rsb	lr, lr, #0
 80130f0:	2c00      	cmp	r4, #0
 80130f2:	d151      	bne.n	8013198 <_strtod_l+0x380>
 80130f4:	2800      	cmp	r0, #0
 80130f6:	f47f aece 	bne.w	8012e96 <_strtod_l+0x7e>
 80130fa:	9a07      	ldr	r2, [sp, #28]
 80130fc:	2a00      	cmp	r2, #0
 80130fe:	f47f aeca 	bne.w	8012e96 <_strtod_l+0x7e>
 8013102:	9a05      	ldr	r2, [sp, #20]
 8013104:	2a00      	cmp	r2, #0
 8013106:	f47f aee4 	bne.w	8012ed2 <_strtod_l+0xba>
 801310a:	2b4e      	cmp	r3, #78	; 0x4e
 801310c:	d027      	beq.n	801315e <_strtod_l+0x346>
 801310e:	dc21      	bgt.n	8013154 <_strtod_l+0x33c>
 8013110:	2b49      	cmp	r3, #73	; 0x49
 8013112:	f47f aede 	bne.w	8012ed2 <_strtod_l+0xba>
 8013116:	49a4      	ldr	r1, [pc, #656]	; (80133a8 <_strtod_l+0x590>)
 8013118:	a81b      	add	r0, sp, #108	; 0x6c
 801311a:	f002 f81b 	bl	8015154 <__match>
 801311e:	2800      	cmp	r0, #0
 8013120:	f43f aed7 	beq.w	8012ed2 <_strtod_l+0xba>
 8013124:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013126:	49a1      	ldr	r1, [pc, #644]	; (80133ac <_strtod_l+0x594>)
 8013128:	3b01      	subs	r3, #1
 801312a:	a81b      	add	r0, sp, #108	; 0x6c
 801312c:	931b      	str	r3, [sp, #108]	; 0x6c
 801312e:	f002 f811 	bl	8015154 <__match>
 8013132:	b910      	cbnz	r0, 801313a <_strtod_l+0x322>
 8013134:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013136:	3301      	adds	r3, #1
 8013138:	931b      	str	r3, [sp, #108]	; 0x6c
 801313a:	f8df a284 	ldr.w	sl, [pc, #644]	; 80133c0 <_strtod_l+0x5a8>
 801313e:	f04f 0900 	mov.w	r9, #0
 8013142:	e6a8      	b.n	8012e96 <_strtod_l+0x7e>
 8013144:	210a      	movs	r1, #10
 8013146:	fb01 3e0e 	mla	lr, r1, lr, r3
 801314a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801314e:	e7b8      	b.n	80130c2 <_strtod_l+0x2aa>
 8013150:	46be      	mov	lr, r7
 8013152:	e7c8      	b.n	80130e6 <_strtod_l+0x2ce>
 8013154:	2b69      	cmp	r3, #105	; 0x69
 8013156:	d0de      	beq.n	8013116 <_strtod_l+0x2fe>
 8013158:	2b6e      	cmp	r3, #110	; 0x6e
 801315a:	f47f aeba 	bne.w	8012ed2 <_strtod_l+0xba>
 801315e:	4994      	ldr	r1, [pc, #592]	; (80133b0 <_strtod_l+0x598>)
 8013160:	a81b      	add	r0, sp, #108	; 0x6c
 8013162:	f001 fff7 	bl	8015154 <__match>
 8013166:	2800      	cmp	r0, #0
 8013168:	f43f aeb3 	beq.w	8012ed2 <_strtod_l+0xba>
 801316c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801316e:	781b      	ldrb	r3, [r3, #0]
 8013170:	2b28      	cmp	r3, #40	; 0x28
 8013172:	d10e      	bne.n	8013192 <_strtod_l+0x37a>
 8013174:	aa1e      	add	r2, sp, #120	; 0x78
 8013176:	498f      	ldr	r1, [pc, #572]	; (80133b4 <_strtod_l+0x59c>)
 8013178:	a81b      	add	r0, sp, #108	; 0x6c
 801317a:	f001 ffff 	bl	801517c <__hexnan>
 801317e:	2805      	cmp	r0, #5
 8013180:	d107      	bne.n	8013192 <_strtod_l+0x37a>
 8013182:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013184:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8013188:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 801318c:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8013190:	e681      	b.n	8012e96 <_strtod_l+0x7e>
 8013192:	f8df a234 	ldr.w	sl, [pc, #564]	; 80133c8 <_strtod_l+0x5b0>
 8013196:	e7d2      	b.n	801313e <_strtod_l+0x326>
 8013198:	ebae 0302 	sub.w	r3, lr, r2
 801319c:	9307      	str	r3, [sp, #28]
 801319e:	9b04      	ldr	r3, [sp, #16]
 80131a0:	9806      	ldr	r0, [sp, #24]
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	bf08      	it	eq
 80131a6:	4623      	moveq	r3, r4
 80131a8:	2c10      	cmp	r4, #16
 80131aa:	9304      	str	r3, [sp, #16]
 80131ac:	46a0      	mov	r8, r4
 80131ae:	bfa8      	it	ge
 80131b0:	f04f 0810 	movge.w	r8, #16
 80131b4:	f7ed f92e 	bl	8000414 <__aeabi_ui2d>
 80131b8:	2c09      	cmp	r4, #9
 80131ba:	4681      	mov	r9, r0
 80131bc:	468a      	mov	sl, r1
 80131be:	dc13      	bgt.n	80131e8 <_strtod_l+0x3d0>
 80131c0:	9b07      	ldr	r3, [sp, #28]
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	f43f ae67 	beq.w	8012e96 <_strtod_l+0x7e>
 80131c8:	9b07      	ldr	r3, [sp, #28]
 80131ca:	dd7e      	ble.n	80132ca <_strtod_l+0x4b2>
 80131cc:	2b16      	cmp	r3, #22
 80131ce:	dc65      	bgt.n	801329c <_strtod_l+0x484>
 80131d0:	4a79      	ldr	r2, [pc, #484]	; (80133b8 <_strtod_l+0x5a0>)
 80131d2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80131d6:	464a      	mov	r2, r9
 80131d8:	e9de 0100 	ldrd	r0, r1, [lr]
 80131dc:	4653      	mov	r3, sl
 80131de:	f7ed f993 	bl	8000508 <__aeabi_dmul>
 80131e2:	4681      	mov	r9, r0
 80131e4:	468a      	mov	sl, r1
 80131e6:	e656      	b.n	8012e96 <_strtod_l+0x7e>
 80131e8:	4b73      	ldr	r3, [pc, #460]	; (80133b8 <_strtod_l+0x5a0>)
 80131ea:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80131ee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80131f2:	f7ed f989 	bl	8000508 <__aeabi_dmul>
 80131f6:	4606      	mov	r6, r0
 80131f8:	4628      	mov	r0, r5
 80131fa:	460f      	mov	r7, r1
 80131fc:	f7ed f90a 	bl	8000414 <__aeabi_ui2d>
 8013200:	4602      	mov	r2, r0
 8013202:	460b      	mov	r3, r1
 8013204:	4630      	mov	r0, r6
 8013206:	4639      	mov	r1, r7
 8013208:	f7ec ffc8 	bl	800019c <__adddf3>
 801320c:	2c0f      	cmp	r4, #15
 801320e:	4681      	mov	r9, r0
 8013210:	468a      	mov	sl, r1
 8013212:	ddd5      	ble.n	80131c0 <_strtod_l+0x3a8>
 8013214:	9b07      	ldr	r3, [sp, #28]
 8013216:	eba4 0808 	sub.w	r8, r4, r8
 801321a:	4498      	add	r8, r3
 801321c:	f1b8 0f00 	cmp.w	r8, #0
 8013220:	f340 809a 	ble.w	8013358 <_strtod_l+0x540>
 8013224:	f018 030f 	ands.w	r3, r8, #15
 8013228:	d00a      	beq.n	8013240 <_strtod_l+0x428>
 801322a:	4963      	ldr	r1, [pc, #396]	; (80133b8 <_strtod_l+0x5a0>)
 801322c:	464a      	mov	r2, r9
 801322e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013232:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013236:	4653      	mov	r3, sl
 8013238:	f7ed f966 	bl	8000508 <__aeabi_dmul>
 801323c:	4681      	mov	r9, r0
 801323e:	468a      	mov	sl, r1
 8013240:	f038 080f 	bics.w	r8, r8, #15
 8013244:	d077      	beq.n	8013336 <_strtod_l+0x51e>
 8013246:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801324a:	dd4b      	ble.n	80132e4 <_strtod_l+0x4cc>
 801324c:	f04f 0800 	mov.w	r8, #0
 8013250:	f8cd 8010 	str.w	r8, [sp, #16]
 8013254:	f8cd 8020 	str.w	r8, [sp, #32]
 8013258:	f8cd 8018 	str.w	r8, [sp, #24]
 801325c:	2322      	movs	r3, #34	; 0x22
 801325e:	f04f 0900 	mov.w	r9, #0
 8013262:	f8df a15c 	ldr.w	sl, [pc, #348]	; 80133c0 <_strtod_l+0x5a8>
 8013266:	f8cb 3000 	str.w	r3, [fp]
 801326a:	9b08      	ldr	r3, [sp, #32]
 801326c:	2b00      	cmp	r3, #0
 801326e:	f43f ae12 	beq.w	8012e96 <_strtod_l+0x7e>
 8013272:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013274:	4658      	mov	r0, fp
 8013276:	f002 f8e5 	bl	8015444 <_Bfree>
 801327a:	9906      	ldr	r1, [sp, #24]
 801327c:	4658      	mov	r0, fp
 801327e:	f002 f8e1 	bl	8015444 <_Bfree>
 8013282:	9904      	ldr	r1, [sp, #16]
 8013284:	4658      	mov	r0, fp
 8013286:	f002 f8dd 	bl	8015444 <_Bfree>
 801328a:	9908      	ldr	r1, [sp, #32]
 801328c:	4658      	mov	r0, fp
 801328e:	f002 f8d9 	bl	8015444 <_Bfree>
 8013292:	4641      	mov	r1, r8
 8013294:	4658      	mov	r0, fp
 8013296:	f002 f8d5 	bl	8015444 <_Bfree>
 801329a:	e5fc      	b.n	8012e96 <_strtod_l+0x7e>
 801329c:	9a07      	ldr	r2, [sp, #28]
 801329e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80132a2:	4293      	cmp	r3, r2
 80132a4:	dbb6      	blt.n	8013214 <_strtod_l+0x3fc>
 80132a6:	4d44      	ldr	r5, [pc, #272]	; (80133b8 <_strtod_l+0x5a0>)
 80132a8:	f1c4 040f 	rsb	r4, r4, #15
 80132ac:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80132b0:	464a      	mov	r2, r9
 80132b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80132b6:	4653      	mov	r3, sl
 80132b8:	f7ed f926 	bl	8000508 <__aeabi_dmul>
 80132bc:	9b07      	ldr	r3, [sp, #28]
 80132be:	1b1c      	subs	r4, r3, r4
 80132c0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80132c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80132c8:	e789      	b.n	80131de <_strtod_l+0x3c6>
 80132ca:	f113 0f16 	cmn.w	r3, #22
 80132ce:	dba1      	blt.n	8013214 <_strtod_l+0x3fc>
 80132d0:	4a39      	ldr	r2, [pc, #228]	; (80133b8 <_strtod_l+0x5a0>)
 80132d2:	4648      	mov	r0, r9
 80132d4:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80132d8:	e9d2 2300 	ldrd	r2, r3, [r2]
 80132dc:	4651      	mov	r1, sl
 80132de:	f7ed fa3d 	bl	800075c <__aeabi_ddiv>
 80132e2:	e77e      	b.n	80131e2 <_strtod_l+0x3ca>
 80132e4:	2300      	movs	r3, #0
 80132e6:	4648      	mov	r0, r9
 80132e8:	4651      	mov	r1, sl
 80132ea:	461d      	mov	r5, r3
 80132ec:	4e33      	ldr	r6, [pc, #204]	; (80133bc <_strtod_l+0x5a4>)
 80132ee:	ea4f 1828 	mov.w	r8, r8, asr #4
 80132f2:	f1b8 0f01 	cmp.w	r8, #1
 80132f6:	dc21      	bgt.n	801333c <_strtod_l+0x524>
 80132f8:	b10b      	cbz	r3, 80132fe <_strtod_l+0x4e6>
 80132fa:	4681      	mov	r9, r0
 80132fc:	468a      	mov	sl, r1
 80132fe:	4b2f      	ldr	r3, [pc, #188]	; (80133bc <_strtod_l+0x5a4>)
 8013300:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 8013304:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8013308:	464a      	mov	r2, r9
 801330a:	e9d5 0100 	ldrd	r0, r1, [r5]
 801330e:	4653      	mov	r3, sl
 8013310:	f7ed f8fa 	bl	8000508 <__aeabi_dmul>
 8013314:	4b2a      	ldr	r3, [pc, #168]	; (80133c0 <_strtod_l+0x5a8>)
 8013316:	460a      	mov	r2, r1
 8013318:	400b      	ands	r3, r1
 801331a:	492a      	ldr	r1, [pc, #168]	; (80133c4 <_strtod_l+0x5ac>)
 801331c:	4681      	mov	r9, r0
 801331e:	428b      	cmp	r3, r1
 8013320:	d894      	bhi.n	801324c <_strtod_l+0x434>
 8013322:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8013326:	428b      	cmp	r3, r1
 8013328:	bf86      	itte	hi
 801332a:	f04f 39ff 	movhi.w	r9, #4294967295
 801332e:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 80133cc <_strtod_l+0x5b4>
 8013332:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 8013336:	2300      	movs	r3, #0
 8013338:	9305      	str	r3, [sp, #20]
 801333a:	e07b      	b.n	8013434 <_strtod_l+0x61c>
 801333c:	f018 0f01 	tst.w	r8, #1
 8013340:	d006      	beq.n	8013350 <_strtod_l+0x538>
 8013342:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8013346:	e9d3 2300 	ldrd	r2, r3, [r3]
 801334a:	f7ed f8dd 	bl	8000508 <__aeabi_dmul>
 801334e:	2301      	movs	r3, #1
 8013350:	3501      	adds	r5, #1
 8013352:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013356:	e7cc      	b.n	80132f2 <_strtod_l+0x4da>
 8013358:	d0ed      	beq.n	8013336 <_strtod_l+0x51e>
 801335a:	f1c8 0800 	rsb	r8, r8, #0
 801335e:	f018 020f 	ands.w	r2, r8, #15
 8013362:	d00a      	beq.n	801337a <_strtod_l+0x562>
 8013364:	4b14      	ldr	r3, [pc, #80]	; (80133b8 <_strtod_l+0x5a0>)
 8013366:	4648      	mov	r0, r9
 8013368:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801336c:	4651      	mov	r1, sl
 801336e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013372:	f7ed f9f3 	bl	800075c <__aeabi_ddiv>
 8013376:	4681      	mov	r9, r0
 8013378:	468a      	mov	sl, r1
 801337a:	ea5f 1828 	movs.w	r8, r8, asr #4
 801337e:	d0da      	beq.n	8013336 <_strtod_l+0x51e>
 8013380:	f1b8 0f1f 	cmp.w	r8, #31
 8013384:	dd24      	ble.n	80133d0 <_strtod_l+0x5b8>
 8013386:	f04f 0800 	mov.w	r8, #0
 801338a:	f8cd 8010 	str.w	r8, [sp, #16]
 801338e:	f8cd 8020 	str.w	r8, [sp, #32]
 8013392:	f8cd 8018 	str.w	r8, [sp, #24]
 8013396:	2322      	movs	r3, #34	; 0x22
 8013398:	f04f 0900 	mov.w	r9, #0
 801339c:	f04f 0a00 	mov.w	sl, #0
 80133a0:	f8cb 3000 	str.w	r3, [fp]
 80133a4:	e761      	b.n	801326a <_strtod_l+0x452>
 80133a6:	bf00      	nop
 80133a8:	0801a2dd 	.word	0x0801a2dd
 80133ac:	0801a36b 	.word	0x0801a36b
 80133b0:	0801a2e5 	.word	0x0801a2e5
 80133b4:	0801a328 	.word	0x0801a328
 80133b8:	0801a410 	.word	0x0801a410
 80133bc:	0801a3e8 	.word	0x0801a3e8
 80133c0:	7ff00000 	.word	0x7ff00000
 80133c4:	7ca00000 	.word	0x7ca00000
 80133c8:	fff80000 	.word	0xfff80000
 80133cc:	7fefffff 	.word	0x7fefffff
 80133d0:	f018 0310 	ands.w	r3, r8, #16
 80133d4:	bf18      	it	ne
 80133d6:	236a      	movne	r3, #106	; 0x6a
 80133d8:	4648      	mov	r0, r9
 80133da:	9305      	str	r3, [sp, #20]
 80133dc:	4651      	mov	r1, sl
 80133de:	2300      	movs	r3, #0
 80133e0:	4da1      	ldr	r5, [pc, #644]	; (8013668 <_strtod_l+0x850>)
 80133e2:	f1b8 0f00 	cmp.w	r8, #0
 80133e6:	f300 8113 	bgt.w	8013610 <_strtod_l+0x7f8>
 80133ea:	b10b      	cbz	r3, 80133f0 <_strtod_l+0x5d8>
 80133ec:	4681      	mov	r9, r0
 80133ee:	468a      	mov	sl, r1
 80133f0:	9b05      	ldr	r3, [sp, #20]
 80133f2:	b1bb      	cbz	r3, 8013424 <_strtod_l+0x60c>
 80133f4:	f3ca 530a 	ubfx	r3, sl, #20, #11
 80133f8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	4651      	mov	r1, sl
 8013400:	dd10      	ble.n	8013424 <_strtod_l+0x60c>
 8013402:	2b1f      	cmp	r3, #31
 8013404:	f340 8110 	ble.w	8013628 <_strtod_l+0x810>
 8013408:	2b34      	cmp	r3, #52	; 0x34
 801340a:	bfd8      	it	le
 801340c:	f04f 32ff 	movle.w	r2, #4294967295
 8013410:	f04f 0900 	mov.w	r9, #0
 8013414:	bfcf      	iteee	gt
 8013416:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 801341a:	3b20      	suble	r3, #32
 801341c:	fa02 f303 	lslle.w	r3, r2, r3
 8013420:	ea03 0a01 	andle.w	sl, r3, r1
 8013424:	2200      	movs	r2, #0
 8013426:	2300      	movs	r3, #0
 8013428:	4648      	mov	r0, r9
 801342a:	4651      	mov	r1, sl
 801342c:	f7ed fad4 	bl	80009d8 <__aeabi_dcmpeq>
 8013430:	2800      	cmp	r0, #0
 8013432:	d1a8      	bne.n	8013386 <_strtod_l+0x56e>
 8013434:	9b06      	ldr	r3, [sp, #24]
 8013436:	9a04      	ldr	r2, [sp, #16]
 8013438:	9300      	str	r3, [sp, #0]
 801343a:	9908      	ldr	r1, [sp, #32]
 801343c:	4623      	mov	r3, r4
 801343e:	4658      	mov	r0, fp
 8013440:	f002 f852 	bl	80154e8 <__s2b>
 8013444:	9008      	str	r0, [sp, #32]
 8013446:	2800      	cmp	r0, #0
 8013448:	f43f af00 	beq.w	801324c <_strtod_l+0x434>
 801344c:	9a07      	ldr	r2, [sp, #28]
 801344e:	9b07      	ldr	r3, [sp, #28]
 8013450:	2a00      	cmp	r2, #0
 8013452:	f1c3 0300 	rsb	r3, r3, #0
 8013456:	bfa8      	it	ge
 8013458:	2300      	movge	r3, #0
 801345a:	f04f 0800 	mov.w	r8, #0
 801345e:	930e      	str	r3, [sp, #56]	; 0x38
 8013460:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8013464:	9316      	str	r3, [sp, #88]	; 0x58
 8013466:	f8cd 8010 	str.w	r8, [sp, #16]
 801346a:	9b08      	ldr	r3, [sp, #32]
 801346c:	4658      	mov	r0, fp
 801346e:	6859      	ldr	r1, [r3, #4]
 8013470:	f001 ffb4 	bl	80153dc <_Balloc>
 8013474:	9006      	str	r0, [sp, #24]
 8013476:	2800      	cmp	r0, #0
 8013478:	f43f aef0 	beq.w	801325c <_strtod_l+0x444>
 801347c:	9b08      	ldr	r3, [sp, #32]
 801347e:	300c      	adds	r0, #12
 8013480:	691a      	ldr	r2, [r3, #16]
 8013482:	f103 010c 	add.w	r1, r3, #12
 8013486:	3202      	adds	r2, #2
 8013488:	0092      	lsls	r2, r2, #2
 801348a:	f7fe fdbf 	bl	801200c <memcpy>
 801348e:	ab1e      	add	r3, sp, #120	; 0x78
 8013490:	9301      	str	r3, [sp, #4]
 8013492:	ab1d      	add	r3, sp, #116	; 0x74
 8013494:	9300      	str	r3, [sp, #0]
 8013496:	464a      	mov	r2, r9
 8013498:	4653      	mov	r3, sl
 801349a:	4658      	mov	r0, fp
 801349c:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 80134a0:	f002 fadc 	bl	8015a5c <__d2b>
 80134a4:	901c      	str	r0, [sp, #112]	; 0x70
 80134a6:	2800      	cmp	r0, #0
 80134a8:	f43f aed8 	beq.w	801325c <_strtod_l+0x444>
 80134ac:	2101      	movs	r1, #1
 80134ae:	4658      	mov	r0, fp
 80134b0:	f002 f8a6 	bl	8015600 <__i2b>
 80134b4:	9004      	str	r0, [sp, #16]
 80134b6:	4603      	mov	r3, r0
 80134b8:	2800      	cmp	r0, #0
 80134ba:	f43f aecf 	beq.w	801325c <_strtod_l+0x444>
 80134be:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80134c0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80134c2:	2d00      	cmp	r5, #0
 80134c4:	bfab      	itete	ge
 80134c6:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80134c8:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80134ca:	18ee      	addge	r6, r5, r3
 80134cc:	1b5c      	sublt	r4, r3, r5
 80134ce:	9b05      	ldr	r3, [sp, #20]
 80134d0:	bfa8      	it	ge
 80134d2:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 80134d4:	eba5 0503 	sub.w	r5, r5, r3
 80134d8:	4415      	add	r5, r2
 80134da:	4b64      	ldr	r3, [pc, #400]	; (801366c <_strtod_l+0x854>)
 80134dc:	f105 35ff 	add.w	r5, r5, #4294967295
 80134e0:	bfb8      	it	lt
 80134e2:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80134e4:	429d      	cmp	r5, r3
 80134e6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80134ea:	f280 80af 	bge.w	801364c <_strtod_l+0x834>
 80134ee:	1b5b      	subs	r3, r3, r5
 80134f0:	2b1f      	cmp	r3, #31
 80134f2:	eba2 0203 	sub.w	r2, r2, r3
 80134f6:	f04f 0701 	mov.w	r7, #1
 80134fa:	f300 809c 	bgt.w	8013636 <_strtod_l+0x81e>
 80134fe:	2500      	movs	r5, #0
 8013500:	fa07 f303 	lsl.w	r3, r7, r3
 8013504:	930f      	str	r3, [sp, #60]	; 0x3c
 8013506:	18b7      	adds	r7, r6, r2
 8013508:	9b05      	ldr	r3, [sp, #20]
 801350a:	42be      	cmp	r6, r7
 801350c:	4414      	add	r4, r2
 801350e:	441c      	add	r4, r3
 8013510:	4633      	mov	r3, r6
 8013512:	bfa8      	it	ge
 8013514:	463b      	movge	r3, r7
 8013516:	42a3      	cmp	r3, r4
 8013518:	bfa8      	it	ge
 801351a:	4623      	movge	r3, r4
 801351c:	2b00      	cmp	r3, #0
 801351e:	bfc2      	ittt	gt
 8013520:	1aff      	subgt	r7, r7, r3
 8013522:	1ae4      	subgt	r4, r4, r3
 8013524:	1af6      	subgt	r6, r6, r3
 8013526:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013528:	b1bb      	cbz	r3, 801355a <_strtod_l+0x742>
 801352a:	461a      	mov	r2, r3
 801352c:	9904      	ldr	r1, [sp, #16]
 801352e:	4658      	mov	r0, fp
 8013530:	f002 f904 	bl	801573c <__pow5mult>
 8013534:	9004      	str	r0, [sp, #16]
 8013536:	2800      	cmp	r0, #0
 8013538:	f43f ae90 	beq.w	801325c <_strtod_l+0x444>
 801353c:	4601      	mov	r1, r0
 801353e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013540:	4658      	mov	r0, fp
 8013542:	f002 f866 	bl	8015612 <__multiply>
 8013546:	9009      	str	r0, [sp, #36]	; 0x24
 8013548:	2800      	cmp	r0, #0
 801354a:	f43f ae87 	beq.w	801325c <_strtod_l+0x444>
 801354e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013550:	4658      	mov	r0, fp
 8013552:	f001 ff77 	bl	8015444 <_Bfree>
 8013556:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013558:	931c      	str	r3, [sp, #112]	; 0x70
 801355a:	2f00      	cmp	r7, #0
 801355c:	dc7a      	bgt.n	8013654 <_strtod_l+0x83c>
 801355e:	9b07      	ldr	r3, [sp, #28]
 8013560:	2b00      	cmp	r3, #0
 8013562:	dd08      	ble.n	8013576 <_strtod_l+0x75e>
 8013564:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8013566:	9906      	ldr	r1, [sp, #24]
 8013568:	4658      	mov	r0, fp
 801356a:	f002 f8e7 	bl	801573c <__pow5mult>
 801356e:	9006      	str	r0, [sp, #24]
 8013570:	2800      	cmp	r0, #0
 8013572:	f43f ae73 	beq.w	801325c <_strtod_l+0x444>
 8013576:	2c00      	cmp	r4, #0
 8013578:	dd08      	ble.n	801358c <_strtod_l+0x774>
 801357a:	4622      	mov	r2, r4
 801357c:	9906      	ldr	r1, [sp, #24]
 801357e:	4658      	mov	r0, fp
 8013580:	f002 f92a 	bl	80157d8 <__lshift>
 8013584:	9006      	str	r0, [sp, #24]
 8013586:	2800      	cmp	r0, #0
 8013588:	f43f ae68 	beq.w	801325c <_strtod_l+0x444>
 801358c:	2e00      	cmp	r6, #0
 801358e:	dd08      	ble.n	80135a2 <_strtod_l+0x78a>
 8013590:	4632      	mov	r2, r6
 8013592:	9904      	ldr	r1, [sp, #16]
 8013594:	4658      	mov	r0, fp
 8013596:	f002 f91f 	bl	80157d8 <__lshift>
 801359a:	9004      	str	r0, [sp, #16]
 801359c:	2800      	cmp	r0, #0
 801359e:	f43f ae5d 	beq.w	801325c <_strtod_l+0x444>
 80135a2:	9a06      	ldr	r2, [sp, #24]
 80135a4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80135a6:	4658      	mov	r0, fp
 80135a8:	f002 f984 	bl	80158b4 <__mdiff>
 80135ac:	4680      	mov	r8, r0
 80135ae:	2800      	cmp	r0, #0
 80135b0:	f43f ae54 	beq.w	801325c <_strtod_l+0x444>
 80135b4:	2400      	movs	r4, #0
 80135b6:	68c3      	ldr	r3, [r0, #12]
 80135b8:	9904      	ldr	r1, [sp, #16]
 80135ba:	60c4      	str	r4, [r0, #12]
 80135bc:	930c      	str	r3, [sp, #48]	; 0x30
 80135be:	f002 f95f 	bl	8015880 <__mcmp>
 80135c2:	42a0      	cmp	r0, r4
 80135c4:	da54      	bge.n	8013670 <_strtod_l+0x858>
 80135c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80135c8:	b9f3      	cbnz	r3, 8013608 <_strtod_l+0x7f0>
 80135ca:	f1b9 0f00 	cmp.w	r9, #0
 80135ce:	d11b      	bne.n	8013608 <_strtod_l+0x7f0>
 80135d0:	f3ca 0313 	ubfx	r3, sl, #0, #20
 80135d4:	b9c3      	cbnz	r3, 8013608 <_strtod_l+0x7f0>
 80135d6:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80135da:	0d1b      	lsrs	r3, r3, #20
 80135dc:	051b      	lsls	r3, r3, #20
 80135de:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80135e2:	d911      	bls.n	8013608 <_strtod_l+0x7f0>
 80135e4:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80135e8:	b91b      	cbnz	r3, 80135f2 <_strtod_l+0x7da>
 80135ea:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80135ee:	2b01      	cmp	r3, #1
 80135f0:	dd0a      	ble.n	8013608 <_strtod_l+0x7f0>
 80135f2:	4641      	mov	r1, r8
 80135f4:	2201      	movs	r2, #1
 80135f6:	4658      	mov	r0, fp
 80135f8:	f002 f8ee 	bl	80157d8 <__lshift>
 80135fc:	9904      	ldr	r1, [sp, #16]
 80135fe:	4680      	mov	r8, r0
 8013600:	f002 f93e 	bl	8015880 <__mcmp>
 8013604:	2800      	cmp	r0, #0
 8013606:	dc68      	bgt.n	80136da <_strtod_l+0x8c2>
 8013608:	9b05      	ldr	r3, [sp, #20]
 801360a:	2b00      	cmp	r3, #0
 801360c:	d172      	bne.n	80136f4 <_strtod_l+0x8dc>
 801360e:	e630      	b.n	8013272 <_strtod_l+0x45a>
 8013610:	f018 0f01 	tst.w	r8, #1
 8013614:	d004      	beq.n	8013620 <_strtod_l+0x808>
 8013616:	e9d5 2300 	ldrd	r2, r3, [r5]
 801361a:	f7ec ff75 	bl	8000508 <__aeabi_dmul>
 801361e:	2301      	movs	r3, #1
 8013620:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013624:	3508      	adds	r5, #8
 8013626:	e6dc      	b.n	80133e2 <_strtod_l+0x5ca>
 8013628:	f04f 32ff 	mov.w	r2, #4294967295
 801362c:	fa02 f303 	lsl.w	r3, r2, r3
 8013630:	ea03 0909 	and.w	r9, r3, r9
 8013634:	e6f6      	b.n	8013424 <_strtod_l+0x60c>
 8013636:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 801363a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 801363e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8013642:	35e2      	adds	r5, #226	; 0xe2
 8013644:	fa07 f505 	lsl.w	r5, r7, r5
 8013648:	970f      	str	r7, [sp, #60]	; 0x3c
 801364a:	e75c      	b.n	8013506 <_strtod_l+0x6ee>
 801364c:	2301      	movs	r3, #1
 801364e:	2500      	movs	r5, #0
 8013650:	930f      	str	r3, [sp, #60]	; 0x3c
 8013652:	e758      	b.n	8013506 <_strtod_l+0x6ee>
 8013654:	463a      	mov	r2, r7
 8013656:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013658:	4658      	mov	r0, fp
 801365a:	f002 f8bd 	bl	80157d8 <__lshift>
 801365e:	901c      	str	r0, [sp, #112]	; 0x70
 8013660:	2800      	cmp	r0, #0
 8013662:	f47f af7c 	bne.w	801355e <_strtod_l+0x746>
 8013666:	e5f9      	b.n	801325c <_strtod_l+0x444>
 8013668:	0801a340 	.word	0x0801a340
 801366c:	fffffc02 	.word	0xfffffc02
 8013670:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8013674:	f040 8089 	bne.w	801378a <_strtod_l+0x972>
 8013678:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801367a:	f3ca 0313 	ubfx	r3, sl, #0, #20
 801367e:	b342      	cbz	r2, 80136d2 <_strtod_l+0x8ba>
 8013680:	4aaf      	ldr	r2, [pc, #700]	; (8013940 <_strtod_l+0xb28>)
 8013682:	4293      	cmp	r3, r2
 8013684:	d156      	bne.n	8013734 <_strtod_l+0x91c>
 8013686:	9b05      	ldr	r3, [sp, #20]
 8013688:	4648      	mov	r0, r9
 801368a:	b1eb      	cbz	r3, 80136c8 <_strtod_l+0x8b0>
 801368c:	4653      	mov	r3, sl
 801368e:	4aad      	ldr	r2, [pc, #692]	; (8013944 <_strtod_l+0xb2c>)
 8013690:	f04f 31ff 	mov.w	r1, #4294967295
 8013694:	401a      	ands	r2, r3
 8013696:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801369a:	d818      	bhi.n	80136ce <_strtod_l+0x8b6>
 801369c:	0d12      	lsrs	r2, r2, #20
 801369e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80136a2:	fa01 f303 	lsl.w	r3, r1, r3
 80136a6:	4298      	cmp	r0, r3
 80136a8:	d144      	bne.n	8013734 <_strtod_l+0x91c>
 80136aa:	4ba7      	ldr	r3, [pc, #668]	; (8013948 <_strtod_l+0xb30>)
 80136ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80136ae:	429a      	cmp	r2, r3
 80136b0:	d102      	bne.n	80136b8 <_strtod_l+0x8a0>
 80136b2:	3001      	adds	r0, #1
 80136b4:	f43f add2 	beq.w	801325c <_strtod_l+0x444>
 80136b8:	4ba2      	ldr	r3, [pc, #648]	; (8013944 <_strtod_l+0xb2c>)
 80136ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80136bc:	f04f 0900 	mov.w	r9, #0
 80136c0:	401a      	ands	r2, r3
 80136c2:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 80136c6:	e79f      	b.n	8013608 <_strtod_l+0x7f0>
 80136c8:	f04f 33ff 	mov.w	r3, #4294967295
 80136cc:	e7eb      	b.n	80136a6 <_strtod_l+0x88e>
 80136ce:	460b      	mov	r3, r1
 80136d0:	e7e9      	b.n	80136a6 <_strtod_l+0x88e>
 80136d2:	bb7b      	cbnz	r3, 8013734 <_strtod_l+0x91c>
 80136d4:	f1b9 0f00 	cmp.w	r9, #0
 80136d8:	d12c      	bne.n	8013734 <_strtod_l+0x91c>
 80136da:	9905      	ldr	r1, [sp, #20]
 80136dc:	4653      	mov	r3, sl
 80136de:	4a99      	ldr	r2, [pc, #612]	; (8013944 <_strtod_l+0xb2c>)
 80136e0:	b1f1      	cbz	r1, 8013720 <_strtod_l+0x908>
 80136e2:	ea02 010a 	and.w	r1, r2, sl
 80136e6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80136ea:	dc19      	bgt.n	8013720 <_strtod_l+0x908>
 80136ec:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80136f0:	f77f ae51 	ble.w	8013396 <_strtod_l+0x57e>
 80136f4:	2300      	movs	r3, #0
 80136f6:	4a95      	ldr	r2, [pc, #596]	; (801394c <_strtod_l+0xb34>)
 80136f8:	4648      	mov	r0, r9
 80136fa:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80136fe:	4651      	mov	r1, sl
 8013700:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8013704:	f7ec ff00 	bl	8000508 <__aeabi_dmul>
 8013708:	4681      	mov	r9, r0
 801370a:	468a      	mov	sl, r1
 801370c:	2900      	cmp	r1, #0
 801370e:	f47f adb0 	bne.w	8013272 <_strtod_l+0x45a>
 8013712:	2800      	cmp	r0, #0
 8013714:	f47f adad 	bne.w	8013272 <_strtod_l+0x45a>
 8013718:	2322      	movs	r3, #34	; 0x22
 801371a:	f8cb 3000 	str.w	r3, [fp]
 801371e:	e5a8      	b.n	8013272 <_strtod_l+0x45a>
 8013720:	4013      	ands	r3, r2
 8013722:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8013726:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 801372a:	f04f 39ff 	mov.w	r9, #4294967295
 801372e:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 8013732:	e769      	b.n	8013608 <_strtod_l+0x7f0>
 8013734:	b19d      	cbz	r5, 801375e <_strtod_l+0x946>
 8013736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013738:	421d      	tst	r5, r3
 801373a:	f43f af65 	beq.w	8013608 <_strtod_l+0x7f0>
 801373e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013740:	9a05      	ldr	r2, [sp, #20]
 8013742:	4648      	mov	r0, r9
 8013744:	4651      	mov	r1, sl
 8013746:	b173      	cbz	r3, 8013766 <_strtod_l+0x94e>
 8013748:	f7ff fb42 	bl	8012dd0 <sulp>
 801374c:	4602      	mov	r2, r0
 801374e:	460b      	mov	r3, r1
 8013750:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013754:	f7ec fd22 	bl	800019c <__adddf3>
 8013758:	4681      	mov	r9, r0
 801375a:	468a      	mov	sl, r1
 801375c:	e754      	b.n	8013608 <_strtod_l+0x7f0>
 801375e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013760:	ea13 0f09 	tst.w	r3, r9
 8013764:	e7e9      	b.n	801373a <_strtod_l+0x922>
 8013766:	f7ff fb33 	bl	8012dd0 <sulp>
 801376a:	4602      	mov	r2, r0
 801376c:	460b      	mov	r3, r1
 801376e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013772:	f7ec fd11 	bl	8000198 <__aeabi_dsub>
 8013776:	2200      	movs	r2, #0
 8013778:	2300      	movs	r3, #0
 801377a:	4681      	mov	r9, r0
 801377c:	468a      	mov	sl, r1
 801377e:	f7ed f92b 	bl	80009d8 <__aeabi_dcmpeq>
 8013782:	2800      	cmp	r0, #0
 8013784:	f47f ae07 	bne.w	8013396 <_strtod_l+0x57e>
 8013788:	e73e      	b.n	8013608 <_strtod_l+0x7f0>
 801378a:	9904      	ldr	r1, [sp, #16]
 801378c:	4640      	mov	r0, r8
 801378e:	f002 f9b4 	bl	8015afa <__ratio>
 8013792:	2200      	movs	r2, #0
 8013794:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013798:	4606      	mov	r6, r0
 801379a:	460f      	mov	r7, r1
 801379c:	f7ed f930 	bl	8000a00 <__aeabi_dcmple>
 80137a0:	2800      	cmp	r0, #0
 80137a2:	d075      	beq.n	8013890 <_strtod_l+0xa78>
 80137a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d047      	beq.n	801383a <_strtod_l+0xa22>
 80137aa:	2600      	movs	r6, #0
 80137ac:	4f68      	ldr	r7, [pc, #416]	; (8013950 <_strtod_l+0xb38>)
 80137ae:	4d68      	ldr	r5, [pc, #416]	; (8013950 <_strtod_l+0xb38>)
 80137b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80137b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80137b6:	0d1b      	lsrs	r3, r3, #20
 80137b8:	051b      	lsls	r3, r3, #20
 80137ba:	930f      	str	r3, [sp, #60]	; 0x3c
 80137bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80137be:	4b65      	ldr	r3, [pc, #404]	; (8013954 <_strtod_l+0xb3c>)
 80137c0:	429a      	cmp	r2, r3
 80137c2:	f040 80cf 	bne.w	8013964 <_strtod_l+0xb4c>
 80137c6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80137ca:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80137ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80137d0:	4648      	mov	r0, r9
 80137d2:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 80137d6:	4651      	mov	r1, sl
 80137d8:	f002 f8ca 	bl	8015970 <__ulp>
 80137dc:	4602      	mov	r2, r0
 80137de:	460b      	mov	r3, r1
 80137e0:	4630      	mov	r0, r6
 80137e2:	4639      	mov	r1, r7
 80137e4:	f7ec fe90 	bl	8000508 <__aeabi_dmul>
 80137e8:	464a      	mov	r2, r9
 80137ea:	4653      	mov	r3, sl
 80137ec:	f7ec fcd6 	bl	800019c <__adddf3>
 80137f0:	460b      	mov	r3, r1
 80137f2:	4954      	ldr	r1, [pc, #336]	; (8013944 <_strtod_l+0xb2c>)
 80137f4:	4a58      	ldr	r2, [pc, #352]	; (8013958 <_strtod_l+0xb40>)
 80137f6:	4019      	ands	r1, r3
 80137f8:	4291      	cmp	r1, r2
 80137fa:	4681      	mov	r9, r0
 80137fc:	d95e      	bls.n	80138bc <_strtod_l+0xaa4>
 80137fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013800:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8013804:	4293      	cmp	r3, r2
 8013806:	d103      	bne.n	8013810 <_strtod_l+0x9f8>
 8013808:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801380a:	3301      	adds	r3, #1
 801380c:	f43f ad26 	beq.w	801325c <_strtod_l+0x444>
 8013810:	f04f 39ff 	mov.w	r9, #4294967295
 8013814:	f8df a130 	ldr.w	sl, [pc, #304]	; 8013948 <_strtod_l+0xb30>
 8013818:	991c      	ldr	r1, [sp, #112]	; 0x70
 801381a:	4658      	mov	r0, fp
 801381c:	f001 fe12 	bl	8015444 <_Bfree>
 8013820:	9906      	ldr	r1, [sp, #24]
 8013822:	4658      	mov	r0, fp
 8013824:	f001 fe0e 	bl	8015444 <_Bfree>
 8013828:	9904      	ldr	r1, [sp, #16]
 801382a:	4658      	mov	r0, fp
 801382c:	f001 fe0a 	bl	8015444 <_Bfree>
 8013830:	4641      	mov	r1, r8
 8013832:	4658      	mov	r0, fp
 8013834:	f001 fe06 	bl	8015444 <_Bfree>
 8013838:	e617      	b.n	801346a <_strtod_l+0x652>
 801383a:	f1b9 0f00 	cmp.w	r9, #0
 801383e:	d119      	bne.n	8013874 <_strtod_l+0xa5c>
 8013840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013842:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013846:	b9e3      	cbnz	r3, 8013882 <_strtod_l+0xa6a>
 8013848:	2200      	movs	r2, #0
 801384a:	4b41      	ldr	r3, [pc, #260]	; (8013950 <_strtod_l+0xb38>)
 801384c:	4630      	mov	r0, r6
 801384e:	4639      	mov	r1, r7
 8013850:	f7ed f8cc 	bl	80009ec <__aeabi_dcmplt>
 8013854:	b9c8      	cbnz	r0, 801388a <_strtod_l+0xa72>
 8013856:	2200      	movs	r2, #0
 8013858:	4b40      	ldr	r3, [pc, #256]	; (801395c <_strtod_l+0xb44>)
 801385a:	4630      	mov	r0, r6
 801385c:	4639      	mov	r1, r7
 801385e:	f7ec fe53 	bl	8000508 <__aeabi_dmul>
 8013862:	4604      	mov	r4, r0
 8013864:	460d      	mov	r5, r1
 8013866:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 801386a:	9418      	str	r4, [sp, #96]	; 0x60
 801386c:	9319      	str	r3, [sp, #100]	; 0x64
 801386e:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8013872:	e79d      	b.n	80137b0 <_strtod_l+0x998>
 8013874:	f1b9 0f01 	cmp.w	r9, #1
 8013878:	d103      	bne.n	8013882 <_strtod_l+0xa6a>
 801387a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801387c:	2b00      	cmp	r3, #0
 801387e:	f43f ad8a 	beq.w	8013396 <_strtod_l+0x57e>
 8013882:	2600      	movs	r6, #0
 8013884:	4f36      	ldr	r7, [pc, #216]	; (8013960 <_strtod_l+0xb48>)
 8013886:	2400      	movs	r4, #0
 8013888:	e791      	b.n	80137ae <_strtod_l+0x996>
 801388a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 801388c:	4d33      	ldr	r5, [pc, #204]	; (801395c <_strtod_l+0xb44>)
 801388e:	e7ea      	b.n	8013866 <_strtod_l+0xa4e>
 8013890:	4b32      	ldr	r3, [pc, #200]	; (801395c <_strtod_l+0xb44>)
 8013892:	2200      	movs	r2, #0
 8013894:	4630      	mov	r0, r6
 8013896:	4639      	mov	r1, r7
 8013898:	f7ec fe36 	bl	8000508 <__aeabi_dmul>
 801389c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801389e:	4604      	mov	r4, r0
 80138a0:	460d      	mov	r5, r1
 80138a2:	b933      	cbnz	r3, 80138b2 <_strtod_l+0xa9a>
 80138a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80138a8:	9010      	str	r0, [sp, #64]	; 0x40
 80138aa:	9311      	str	r3, [sp, #68]	; 0x44
 80138ac:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80138b0:	e77e      	b.n	80137b0 <_strtod_l+0x998>
 80138b2:	4602      	mov	r2, r0
 80138b4:	460b      	mov	r3, r1
 80138b6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80138ba:	e7f7      	b.n	80138ac <_strtod_l+0xa94>
 80138bc:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 80138c0:	9b05      	ldr	r3, [sp, #20]
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d1a8      	bne.n	8013818 <_strtod_l+0xa00>
 80138c6:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80138ca:	0d1b      	lsrs	r3, r3, #20
 80138cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80138ce:	051b      	lsls	r3, r3, #20
 80138d0:	429a      	cmp	r2, r3
 80138d2:	4656      	mov	r6, sl
 80138d4:	d1a0      	bne.n	8013818 <_strtod_l+0xa00>
 80138d6:	4629      	mov	r1, r5
 80138d8:	4620      	mov	r0, r4
 80138da:	f7ed f8c5 	bl	8000a68 <__aeabi_d2iz>
 80138de:	f7ec fda9 	bl	8000434 <__aeabi_i2d>
 80138e2:	460b      	mov	r3, r1
 80138e4:	4602      	mov	r2, r0
 80138e6:	4629      	mov	r1, r5
 80138e8:	4620      	mov	r0, r4
 80138ea:	f7ec fc55 	bl	8000198 <__aeabi_dsub>
 80138ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80138f0:	4604      	mov	r4, r0
 80138f2:	460d      	mov	r5, r1
 80138f4:	b933      	cbnz	r3, 8013904 <_strtod_l+0xaec>
 80138f6:	f1b9 0f00 	cmp.w	r9, #0
 80138fa:	d103      	bne.n	8013904 <_strtod_l+0xaec>
 80138fc:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8013900:	2e00      	cmp	r6, #0
 8013902:	d06a      	beq.n	80139da <_strtod_l+0xbc2>
 8013904:	a30a      	add	r3, pc, #40	; (adr r3, 8013930 <_strtod_l+0xb18>)
 8013906:	e9d3 2300 	ldrd	r2, r3, [r3]
 801390a:	4620      	mov	r0, r4
 801390c:	4629      	mov	r1, r5
 801390e:	f7ed f86d 	bl	80009ec <__aeabi_dcmplt>
 8013912:	2800      	cmp	r0, #0
 8013914:	f47f acad 	bne.w	8013272 <_strtod_l+0x45a>
 8013918:	a307      	add	r3, pc, #28	; (adr r3, 8013938 <_strtod_l+0xb20>)
 801391a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801391e:	4620      	mov	r0, r4
 8013920:	4629      	mov	r1, r5
 8013922:	f7ed f881 	bl	8000a28 <__aeabi_dcmpgt>
 8013926:	2800      	cmp	r0, #0
 8013928:	f43f af76 	beq.w	8013818 <_strtod_l+0xa00>
 801392c:	e4a1      	b.n	8013272 <_strtod_l+0x45a>
 801392e:	bf00      	nop
 8013930:	94a03595 	.word	0x94a03595
 8013934:	3fdfffff 	.word	0x3fdfffff
 8013938:	35afe535 	.word	0x35afe535
 801393c:	3fe00000 	.word	0x3fe00000
 8013940:	000fffff 	.word	0x000fffff
 8013944:	7ff00000 	.word	0x7ff00000
 8013948:	7fefffff 	.word	0x7fefffff
 801394c:	39500000 	.word	0x39500000
 8013950:	3ff00000 	.word	0x3ff00000
 8013954:	7fe00000 	.word	0x7fe00000
 8013958:	7c9fffff 	.word	0x7c9fffff
 801395c:	3fe00000 	.word	0x3fe00000
 8013960:	bff00000 	.word	0xbff00000
 8013964:	9b05      	ldr	r3, [sp, #20]
 8013966:	b313      	cbz	r3, 80139ae <_strtod_l+0xb96>
 8013968:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801396a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801396e:	d81e      	bhi.n	80139ae <_strtod_l+0xb96>
 8013970:	a325      	add	r3, pc, #148	; (adr r3, 8013a08 <_strtod_l+0xbf0>)
 8013972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013976:	4620      	mov	r0, r4
 8013978:	4629      	mov	r1, r5
 801397a:	f7ed f841 	bl	8000a00 <__aeabi_dcmple>
 801397e:	b190      	cbz	r0, 80139a6 <_strtod_l+0xb8e>
 8013980:	4629      	mov	r1, r5
 8013982:	4620      	mov	r0, r4
 8013984:	f7ed f898 	bl	8000ab8 <__aeabi_d2uiz>
 8013988:	2800      	cmp	r0, #0
 801398a:	bf08      	it	eq
 801398c:	2001      	moveq	r0, #1
 801398e:	f7ec fd41 	bl	8000414 <__aeabi_ui2d>
 8013992:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013994:	4604      	mov	r4, r0
 8013996:	460d      	mov	r5, r1
 8013998:	b9d3      	cbnz	r3, 80139d0 <_strtod_l+0xbb8>
 801399a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801399e:	9012      	str	r0, [sp, #72]	; 0x48
 80139a0:	9313      	str	r3, [sp, #76]	; 0x4c
 80139a2:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80139a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80139a8:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80139ac:	1a9f      	subs	r7, r3, r2
 80139ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80139b2:	f001 ffdd 	bl	8015970 <__ulp>
 80139b6:	4602      	mov	r2, r0
 80139b8:	460b      	mov	r3, r1
 80139ba:	4630      	mov	r0, r6
 80139bc:	4639      	mov	r1, r7
 80139be:	f7ec fda3 	bl	8000508 <__aeabi_dmul>
 80139c2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80139c6:	f7ec fbe9 	bl	800019c <__adddf3>
 80139ca:	4681      	mov	r9, r0
 80139cc:	468a      	mov	sl, r1
 80139ce:	e777      	b.n	80138c0 <_strtod_l+0xaa8>
 80139d0:	4602      	mov	r2, r0
 80139d2:	460b      	mov	r3, r1
 80139d4:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80139d8:	e7e3      	b.n	80139a2 <_strtod_l+0xb8a>
 80139da:	a30d      	add	r3, pc, #52	; (adr r3, 8013a10 <_strtod_l+0xbf8>)
 80139dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139e0:	f7ed f804 	bl	80009ec <__aeabi_dcmplt>
 80139e4:	e79f      	b.n	8013926 <_strtod_l+0xb0e>
 80139e6:	2300      	movs	r3, #0
 80139e8:	930d      	str	r3, [sp, #52]	; 0x34
 80139ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80139ec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80139ee:	6013      	str	r3, [r2, #0]
 80139f0:	f7ff ba55 	b.w	8012e9e <_strtod_l+0x86>
 80139f4:	2b65      	cmp	r3, #101	; 0x65
 80139f6:	f04f 0200 	mov.w	r2, #0
 80139fa:	f43f ab42 	beq.w	8013082 <_strtod_l+0x26a>
 80139fe:	2101      	movs	r1, #1
 8013a00:	4614      	mov	r4, r2
 8013a02:	9105      	str	r1, [sp, #20]
 8013a04:	f7ff babf 	b.w	8012f86 <_strtod_l+0x16e>
 8013a08:	ffc00000 	.word	0xffc00000
 8013a0c:	41dfffff 	.word	0x41dfffff
 8013a10:	94a03595 	.word	0x94a03595
 8013a14:	3fcfffff 	.word	0x3fcfffff

08013a18 <_strtod_r>:
 8013a18:	4b05      	ldr	r3, [pc, #20]	; (8013a30 <_strtod_r+0x18>)
 8013a1a:	b410      	push	{r4}
 8013a1c:	681b      	ldr	r3, [r3, #0]
 8013a1e:	4c05      	ldr	r4, [pc, #20]	; (8013a34 <_strtod_r+0x1c>)
 8013a20:	6a1b      	ldr	r3, [r3, #32]
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	bf08      	it	eq
 8013a26:	4623      	moveq	r3, r4
 8013a28:	bc10      	pop	{r4}
 8013a2a:	f7ff b9f5 	b.w	8012e18 <_strtod_l>
 8013a2e:	bf00      	nop
 8013a30:	20000140 	.word	0x20000140
 8013a34:	200001a4 	.word	0x200001a4

08013a38 <_strtol_l.isra.0>:
 8013a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013a3c:	4680      	mov	r8, r0
 8013a3e:	4689      	mov	r9, r1
 8013a40:	4692      	mov	sl, r2
 8013a42:	461e      	mov	r6, r3
 8013a44:	460f      	mov	r7, r1
 8013a46:	463d      	mov	r5, r7
 8013a48:	9808      	ldr	r0, [sp, #32]
 8013a4a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013a4e:	f001 fc25 	bl	801529c <__locale_ctype_ptr_l>
 8013a52:	4420      	add	r0, r4
 8013a54:	7843      	ldrb	r3, [r0, #1]
 8013a56:	f013 0308 	ands.w	r3, r3, #8
 8013a5a:	d132      	bne.n	8013ac2 <_strtol_l.isra.0+0x8a>
 8013a5c:	2c2d      	cmp	r4, #45	; 0x2d
 8013a5e:	d132      	bne.n	8013ac6 <_strtol_l.isra.0+0x8e>
 8013a60:	2201      	movs	r2, #1
 8013a62:	787c      	ldrb	r4, [r7, #1]
 8013a64:	1cbd      	adds	r5, r7, #2
 8013a66:	2e00      	cmp	r6, #0
 8013a68:	d05d      	beq.n	8013b26 <_strtol_l.isra.0+0xee>
 8013a6a:	2e10      	cmp	r6, #16
 8013a6c:	d109      	bne.n	8013a82 <_strtol_l.isra.0+0x4a>
 8013a6e:	2c30      	cmp	r4, #48	; 0x30
 8013a70:	d107      	bne.n	8013a82 <_strtol_l.isra.0+0x4a>
 8013a72:	782b      	ldrb	r3, [r5, #0]
 8013a74:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013a78:	2b58      	cmp	r3, #88	; 0x58
 8013a7a:	d14f      	bne.n	8013b1c <_strtol_l.isra.0+0xe4>
 8013a7c:	2610      	movs	r6, #16
 8013a7e:	786c      	ldrb	r4, [r5, #1]
 8013a80:	3502      	adds	r5, #2
 8013a82:	2a00      	cmp	r2, #0
 8013a84:	bf14      	ite	ne
 8013a86:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8013a8a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8013a8e:	2700      	movs	r7, #0
 8013a90:	fbb1 fcf6 	udiv	ip, r1, r6
 8013a94:	4638      	mov	r0, r7
 8013a96:	fb06 1e1c 	mls	lr, r6, ip, r1
 8013a9a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8013a9e:	2b09      	cmp	r3, #9
 8013aa0:	d817      	bhi.n	8013ad2 <_strtol_l.isra.0+0x9a>
 8013aa2:	461c      	mov	r4, r3
 8013aa4:	42a6      	cmp	r6, r4
 8013aa6:	dd23      	ble.n	8013af0 <_strtol_l.isra.0+0xb8>
 8013aa8:	1c7b      	adds	r3, r7, #1
 8013aaa:	d007      	beq.n	8013abc <_strtol_l.isra.0+0x84>
 8013aac:	4584      	cmp	ip, r0
 8013aae:	d31c      	bcc.n	8013aea <_strtol_l.isra.0+0xb2>
 8013ab0:	d101      	bne.n	8013ab6 <_strtol_l.isra.0+0x7e>
 8013ab2:	45a6      	cmp	lr, r4
 8013ab4:	db19      	blt.n	8013aea <_strtol_l.isra.0+0xb2>
 8013ab6:	2701      	movs	r7, #1
 8013ab8:	fb00 4006 	mla	r0, r0, r6, r4
 8013abc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013ac0:	e7eb      	b.n	8013a9a <_strtol_l.isra.0+0x62>
 8013ac2:	462f      	mov	r7, r5
 8013ac4:	e7bf      	b.n	8013a46 <_strtol_l.isra.0+0xe>
 8013ac6:	2c2b      	cmp	r4, #43	; 0x2b
 8013ac8:	bf04      	itt	eq
 8013aca:	1cbd      	addeq	r5, r7, #2
 8013acc:	787c      	ldrbeq	r4, [r7, #1]
 8013ace:	461a      	mov	r2, r3
 8013ad0:	e7c9      	b.n	8013a66 <_strtol_l.isra.0+0x2e>
 8013ad2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8013ad6:	2b19      	cmp	r3, #25
 8013ad8:	d801      	bhi.n	8013ade <_strtol_l.isra.0+0xa6>
 8013ada:	3c37      	subs	r4, #55	; 0x37
 8013adc:	e7e2      	b.n	8013aa4 <_strtol_l.isra.0+0x6c>
 8013ade:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8013ae2:	2b19      	cmp	r3, #25
 8013ae4:	d804      	bhi.n	8013af0 <_strtol_l.isra.0+0xb8>
 8013ae6:	3c57      	subs	r4, #87	; 0x57
 8013ae8:	e7dc      	b.n	8013aa4 <_strtol_l.isra.0+0x6c>
 8013aea:	f04f 37ff 	mov.w	r7, #4294967295
 8013aee:	e7e5      	b.n	8013abc <_strtol_l.isra.0+0x84>
 8013af0:	1c7b      	adds	r3, r7, #1
 8013af2:	d108      	bne.n	8013b06 <_strtol_l.isra.0+0xce>
 8013af4:	2322      	movs	r3, #34	; 0x22
 8013af6:	4608      	mov	r0, r1
 8013af8:	f8c8 3000 	str.w	r3, [r8]
 8013afc:	f1ba 0f00 	cmp.w	sl, #0
 8013b00:	d107      	bne.n	8013b12 <_strtol_l.isra.0+0xda>
 8013b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b06:	b102      	cbz	r2, 8013b0a <_strtol_l.isra.0+0xd2>
 8013b08:	4240      	negs	r0, r0
 8013b0a:	f1ba 0f00 	cmp.w	sl, #0
 8013b0e:	d0f8      	beq.n	8013b02 <_strtol_l.isra.0+0xca>
 8013b10:	b10f      	cbz	r7, 8013b16 <_strtol_l.isra.0+0xde>
 8013b12:	f105 39ff 	add.w	r9, r5, #4294967295
 8013b16:	f8ca 9000 	str.w	r9, [sl]
 8013b1a:	e7f2      	b.n	8013b02 <_strtol_l.isra.0+0xca>
 8013b1c:	2430      	movs	r4, #48	; 0x30
 8013b1e:	2e00      	cmp	r6, #0
 8013b20:	d1af      	bne.n	8013a82 <_strtol_l.isra.0+0x4a>
 8013b22:	2608      	movs	r6, #8
 8013b24:	e7ad      	b.n	8013a82 <_strtol_l.isra.0+0x4a>
 8013b26:	2c30      	cmp	r4, #48	; 0x30
 8013b28:	d0a3      	beq.n	8013a72 <_strtol_l.isra.0+0x3a>
 8013b2a:	260a      	movs	r6, #10
 8013b2c:	e7a9      	b.n	8013a82 <_strtol_l.isra.0+0x4a>
	...

08013b30 <_strtol_r>:
 8013b30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013b32:	4c06      	ldr	r4, [pc, #24]	; (8013b4c <_strtol_r+0x1c>)
 8013b34:	4d06      	ldr	r5, [pc, #24]	; (8013b50 <_strtol_r+0x20>)
 8013b36:	6824      	ldr	r4, [r4, #0]
 8013b38:	6a24      	ldr	r4, [r4, #32]
 8013b3a:	2c00      	cmp	r4, #0
 8013b3c:	bf08      	it	eq
 8013b3e:	462c      	moveq	r4, r5
 8013b40:	9400      	str	r4, [sp, #0]
 8013b42:	f7ff ff79 	bl	8013a38 <_strtol_l.isra.0>
 8013b46:	b003      	add	sp, #12
 8013b48:	bd30      	pop	{r4, r5, pc}
 8013b4a:	bf00      	nop
 8013b4c:	20000140 	.word	0x20000140
 8013b50:	200001a4 	.word	0x200001a4

08013b54 <__swbuf_r>:
 8013b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b56:	460e      	mov	r6, r1
 8013b58:	4614      	mov	r4, r2
 8013b5a:	4605      	mov	r5, r0
 8013b5c:	b118      	cbz	r0, 8013b66 <__swbuf_r+0x12>
 8013b5e:	6983      	ldr	r3, [r0, #24]
 8013b60:	b90b      	cbnz	r3, 8013b66 <__swbuf_r+0x12>
 8013b62:	f000 ffe9 	bl	8014b38 <__sinit>
 8013b66:	4b21      	ldr	r3, [pc, #132]	; (8013bec <__swbuf_r+0x98>)
 8013b68:	429c      	cmp	r4, r3
 8013b6a:	d12a      	bne.n	8013bc2 <__swbuf_r+0x6e>
 8013b6c:	686c      	ldr	r4, [r5, #4]
 8013b6e:	69a3      	ldr	r3, [r4, #24]
 8013b70:	60a3      	str	r3, [r4, #8]
 8013b72:	89a3      	ldrh	r3, [r4, #12]
 8013b74:	071a      	lsls	r2, r3, #28
 8013b76:	d52e      	bpl.n	8013bd6 <__swbuf_r+0x82>
 8013b78:	6923      	ldr	r3, [r4, #16]
 8013b7a:	b363      	cbz	r3, 8013bd6 <__swbuf_r+0x82>
 8013b7c:	6923      	ldr	r3, [r4, #16]
 8013b7e:	6820      	ldr	r0, [r4, #0]
 8013b80:	b2f6      	uxtb	r6, r6
 8013b82:	1ac0      	subs	r0, r0, r3
 8013b84:	6963      	ldr	r3, [r4, #20]
 8013b86:	4637      	mov	r7, r6
 8013b88:	4283      	cmp	r3, r0
 8013b8a:	dc04      	bgt.n	8013b96 <__swbuf_r+0x42>
 8013b8c:	4621      	mov	r1, r4
 8013b8e:	4628      	mov	r0, r5
 8013b90:	f000 ff68 	bl	8014a64 <_fflush_r>
 8013b94:	bb28      	cbnz	r0, 8013be2 <__swbuf_r+0x8e>
 8013b96:	68a3      	ldr	r3, [r4, #8]
 8013b98:	3001      	adds	r0, #1
 8013b9a:	3b01      	subs	r3, #1
 8013b9c:	60a3      	str	r3, [r4, #8]
 8013b9e:	6823      	ldr	r3, [r4, #0]
 8013ba0:	1c5a      	adds	r2, r3, #1
 8013ba2:	6022      	str	r2, [r4, #0]
 8013ba4:	701e      	strb	r6, [r3, #0]
 8013ba6:	6963      	ldr	r3, [r4, #20]
 8013ba8:	4283      	cmp	r3, r0
 8013baa:	d004      	beq.n	8013bb6 <__swbuf_r+0x62>
 8013bac:	89a3      	ldrh	r3, [r4, #12]
 8013bae:	07db      	lsls	r3, r3, #31
 8013bb0:	d519      	bpl.n	8013be6 <__swbuf_r+0x92>
 8013bb2:	2e0a      	cmp	r6, #10
 8013bb4:	d117      	bne.n	8013be6 <__swbuf_r+0x92>
 8013bb6:	4621      	mov	r1, r4
 8013bb8:	4628      	mov	r0, r5
 8013bba:	f000 ff53 	bl	8014a64 <_fflush_r>
 8013bbe:	b190      	cbz	r0, 8013be6 <__swbuf_r+0x92>
 8013bc0:	e00f      	b.n	8013be2 <__swbuf_r+0x8e>
 8013bc2:	4b0b      	ldr	r3, [pc, #44]	; (8013bf0 <__swbuf_r+0x9c>)
 8013bc4:	429c      	cmp	r4, r3
 8013bc6:	d101      	bne.n	8013bcc <__swbuf_r+0x78>
 8013bc8:	68ac      	ldr	r4, [r5, #8]
 8013bca:	e7d0      	b.n	8013b6e <__swbuf_r+0x1a>
 8013bcc:	4b09      	ldr	r3, [pc, #36]	; (8013bf4 <__swbuf_r+0xa0>)
 8013bce:	429c      	cmp	r4, r3
 8013bd0:	bf08      	it	eq
 8013bd2:	68ec      	ldreq	r4, [r5, #12]
 8013bd4:	e7cb      	b.n	8013b6e <__swbuf_r+0x1a>
 8013bd6:	4621      	mov	r1, r4
 8013bd8:	4628      	mov	r0, r5
 8013bda:	f000 f80d 	bl	8013bf8 <__swsetup_r>
 8013bde:	2800      	cmp	r0, #0
 8013be0:	d0cc      	beq.n	8013b7c <__swbuf_r+0x28>
 8013be2:	f04f 37ff 	mov.w	r7, #4294967295
 8013be6:	4638      	mov	r0, r7
 8013be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013bea:	bf00      	nop
 8013bec:	0801a398 	.word	0x0801a398
 8013bf0:	0801a3b8 	.word	0x0801a3b8
 8013bf4:	0801a378 	.word	0x0801a378

08013bf8 <__swsetup_r>:
 8013bf8:	4b32      	ldr	r3, [pc, #200]	; (8013cc4 <__swsetup_r+0xcc>)
 8013bfa:	b570      	push	{r4, r5, r6, lr}
 8013bfc:	681d      	ldr	r5, [r3, #0]
 8013bfe:	4606      	mov	r6, r0
 8013c00:	460c      	mov	r4, r1
 8013c02:	b125      	cbz	r5, 8013c0e <__swsetup_r+0x16>
 8013c04:	69ab      	ldr	r3, [r5, #24]
 8013c06:	b913      	cbnz	r3, 8013c0e <__swsetup_r+0x16>
 8013c08:	4628      	mov	r0, r5
 8013c0a:	f000 ff95 	bl	8014b38 <__sinit>
 8013c0e:	4b2e      	ldr	r3, [pc, #184]	; (8013cc8 <__swsetup_r+0xd0>)
 8013c10:	429c      	cmp	r4, r3
 8013c12:	d10f      	bne.n	8013c34 <__swsetup_r+0x3c>
 8013c14:	686c      	ldr	r4, [r5, #4]
 8013c16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013c1a:	b29a      	uxth	r2, r3
 8013c1c:	0715      	lsls	r5, r2, #28
 8013c1e:	d42c      	bmi.n	8013c7a <__swsetup_r+0x82>
 8013c20:	06d0      	lsls	r0, r2, #27
 8013c22:	d411      	bmi.n	8013c48 <__swsetup_r+0x50>
 8013c24:	2209      	movs	r2, #9
 8013c26:	6032      	str	r2, [r6, #0]
 8013c28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013c2c:	81a3      	strh	r3, [r4, #12]
 8013c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8013c32:	e03e      	b.n	8013cb2 <__swsetup_r+0xba>
 8013c34:	4b25      	ldr	r3, [pc, #148]	; (8013ccc <__swsetup_r+0xd4>)
 8013c36:	429c      	cmp	r4, r3
 8013c38:	d101      	bne.n	8013c3e <__swsetup_r+0x46>
 8013c3a:	68ac      	ldr	r4, [r5, #8]
 8013c3c:	e7eb      	b.n	8013c16 <__swsetup_r+0x1e>
 8013c3e:	4b24      	ldr	r3, [pc, #144]	; (8013cd0 <__swsetup_r+0xd8>)
 8013c40:	429c      	cmp	r4, r3
 8013c42:	bf08      	it	eq
 8013c44:	68ec      	ldreq	r4, [r5, #12]
 8013c46:	e7e6      	b.n	8013c16 <__swsetup_r+0x1e>
 8013c48:	0751      	lsls	r1, r2, #29
 8013c4a:	d512      	bpl.n	8013c72 <__swsetup_r+0x7a>
 8013c4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013c4e:	b141      	cbz	r1, 8013c62 <__swsetup_r+0x6a>
 8013c50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013c54:	4299      	cmp	r1, r3
 8013c56:	d002      	beq.n	8013c5e <__swsetup_r+0x66>
 8013c58:	4630      	mov	r0, r6
 8013c5a:	f001 ffc5 	bl	8015be8 <_free_r>
 8013c5e:	2300      	movs	r3, #0
 8013c60:	6363      	str	r3, [r4, #52]	; 0x34
 8013c62:	89a3      	ldrh	r3, [r4, #12]
 8013c64:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013c68:	81a3      	strh	r3, [r4, #12]
 8013c6a:	2300      	movs	r3, #0
 8013c6c:	6063      	str	r3, [r4, #4]
 8013c6e:	6923      	ldr	r3, [r4, #16]
 8013c70:	6023      	str	r3, [r4, #0]
 8013c72:	89a3      	ldrh	r3, [r4, #12]
 8013c74:	f043 0308 	orr.w	r3, r3, #8
 8013c78:	81a3      	strh	r3, [r4, #12]
 8013c7a:	6923      	ldr	r3, [r4, #16]
 8013c7c:	b94b      	cbnz	r3, 8013c92 <__swsetup_r+0x9a>
 8013c7e:	89a3      	ldrh	r3, [r4, #12]
 8013c80:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013c84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013c88:	d003      	beq.n	8013c92 <__swsetup_r+0x9a>
 8013c8a:	4621      	mov	r1, r4
 8013c8c:	4630      	mov	r0, r6
 8013c8e:	f001 fb3d 	bl	801530c <__smakebuf_r>
 8013c92:	89a2      	ldrh	r2, [r4, #12]
 8013c94:	f012 0301 	ands.w	r3, r2, #1
 8013c98:	d00c      	beq.n	8013cb4 <__swsetup_r+0xbc>
 8013c9a:	2300      	movs	r3, #0
 8013c9c:	60a3      	str	r3, [r4, #8]
 8013c9e:	6963      	ldr	r3, [r4, #20]
 8013ca0:	425b      	negs	r3, r3
 8013ca2:	61a3      	str	r3, [r4, #24]
 8013ca4:	6923      	ldr	r3, [r4, #16]
 8013ca6:	b953      	cbnz	r3, 8013cbe <__swsetup_r+0xc6>
 8013ca8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013cac:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8013cb0:	d1ba      	bne.n	8013c28 <__swsetup_r+0x30>
 8013cb2:	bd70      	pop	{r4, r5, r6, pc}
 8013cb4:	0792      	lsls	r2, r2, #30
 8013cb6:	bf58      	it	pl
 8013cb8:	6963      	ldrpl	r3, [r4, #20]
 8013cba:	60a3      	str	r3, [r4, #8]
 8013cbc:	e7f2      	b.n	8013ca4 <__swsetup_r+0xac>
 8013cbe:	2000      	movs	r0, #0
 8013cc0:	e7f7      	b.n	8013cb2 <__swsetup_r+0xba>
 8013cc2:	bf00      	nop
 8013cc4:	20000140 	.word	0x20000140
 8013cc8:	0801a398 	.word	0x0801a398
 8013ccc:	0801a3b8 	.word	0x0801a3b8
 8013cd0:	0801a378 	.word	0x0801a378

08013cd4 <quorem>:
 8013cd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013cd8:	6903      	ldr	r3, [r0, #16]
 8013cda:	690c      	ldr	r4, [r1, #16]
 8013cdc:	4680      	mov	r8, r0
 8013cde:	42a3      	cmp	r3, r4
 8013ce0:	f2c0 8084 	blt.w	8013dec <quorem+0x118>
 8013ce4:	3c01      	subs	r4, #1
 8013ce6:	f101 0714 	add.w	r7, r1, #20
 8013cea:	f100 0614 	add.w	r6, r0, #20
 8013cee:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8013cf2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8013cf6:	3501      	adds	r5, #1
 8013cf8:	fbb0 f5f5 	udiv	r5, r0, r5
 8013cfc:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8013d00:	eb06 030c 	add.w	r3, r6, ip
 8013d04:	eb07 090c 	add.w	r9, r7, ip
 8013d08:	9301      	str	r3, [sp, #4]
 8013d0a:	b39d      	cbz	r5, 8013d74 <quorem+0xa0>
 8013d0c:	f04f 0a00 	mov.w	sl, #0
 8013d10:	4638      	mov	r0, r7
 8013d12:	46b6      	mov	lr, r6
 8013d14:	46d3      	mov	fp, sl
 8013d16:	f850 2b04 	ldr.w	r2, [r0], #4
 8013d1a:	b293      	uxth	r3, r2
 8013d1c:	fb05 a303 	mla	r3, r5, r3, sl
 8013d20:	0c12      	lsrs	r2, r2, #16
 8013d22:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013d26:	fb05 a202 	mla	r2, r5, r2, sl
 8013d2a:	b29b      	uxth	r3, r3
 8013d2c:	ebab 0303 	sub.w	r3, fp, r3
 8013d30:	f8de b000 	ldr.w	fp, [lr]
 8013d34:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8013d38:	fa1f fb8b 	uxth.w	fp, fp
 8013d3c:	445b      	add	r3, fp
 8013d3e:	fa1f fb82 	uxth.w	fp, r2
 8013d42:	f8de 2000 	ldr.w	r2, [lr]
 8013d46:	4581      	cmp	r9, r0
 8013d48:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8013d4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013d50:	b29b      	uxth	r3, r3
 8013d52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013d56:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8013d5a:	f84e 3b04 	str.w	r3, [lr], #4
 8013d5e:	d2da      	bcs.n	8013d16 <quorem+0x42>
 8013d60:	f856 300c 	ldr.w	r3, [r6, ip]
 8013d64:	b933      	cbnz	r3, 8013d74 <quorem+0xa0>
 8013d66:	9b01      	ldr	r3, [sp, #4]
 8013d68:	3b04      	subs	r3, #4
 8013d6a:	429e      	cmp	r6, r3
 8013d6c:	461a      	mov	r2, r3
 8013d6e:	d331      	bcc.n	8013dd4 <quorem+0x100>
 8013d70:	f8c8 4010 	str.w	r4, [r8, #16]
 8013d74:	4640      	mov	r0, r8
 8013d76:	f001 fd83 	bl	8015880 <__mcmp>
 8013d7a:	2800      	cmp	r0, #0
 8013d7c:	db26      	blt.n	8013dcc <quorem+0xf8>
 8013d7e:	4630      	mov	r0, r6
 8013d80:	f04f 0c00 	mov.w	ip, #0
 8013d84:	3501      	adds	r5, #1
 8013d86:	f857 1b04 	ldr.w	r1, [r7], #4
 8013d8a:	f8d0 e000 	ldr.w	lr, [r0]
 8013d8e:	b28b      	uxth	r3, r1
 8013d90:	ebac 0303 	sub.w	r3, ip, r3
 8013d94:	fa1f f28e 	uxth.w	r2, lr
 8013d98:	4413      	add	r3, r2
 8013d9a:	0c0a      	lsrs	r2, r1, #16
 8013d9c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8013da0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013da4:	b29b      	uxth	r3, r3
 8013da6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013daa:	45b9      	cmp	r9, r7
 8013dac:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8013db0:	f840 3b04 	str.w	r3, [r0], #4
 8013db4:	d2e7      	bcs.n	8013d86 <quorem+0xb2>
 8013db6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8013dba:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8013dbe:	b92a      	cbnz	r2, 8013dcc <quorem+0xf8>
 8013dc0:	3b04      	subs	r3, #4
 8013dc2:	429e      	cmp	r6, r3
 8013dc4:	461a      	mov	r2, r3
 8013dc6:	d30b      	bcc.n	8013de0 <quorem+0x10c>
 8013dc8:	f8c8 4010 	str.w	r4, [r8, #16]
 8013dcc:	4628      	mov	r0, r5
 8013dce:	b003      	add	sp, #12
 8013dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013dd4:	6812      	ldr	r2, [r2, #0]
 8013dd6:	3b04      	subs	r3, #4
 8013dd8:	2a00      	cmp	r2, #0
 8013dda:	d1c9      	bne.n	8013d70 <quorem+0x9c>
 8013ddc:	3c01      	subs	r4, #1
 8013dde:	e7c4      	b.n	8013d6a <quorem+0x96>
 8013de0:	6812      	ldr	r2, [r2, #0]
 8013de2:	3b04      	subs	r3, #4
 8013de4:	2a00      	cmp	r2, #0
 8013de6:	d1ef      	bne.n	8013dc8 <quorem+0xf4>
 8013de8:	3c01      	subs	r4, #1
 8013dea:	e7ea      	b.n	8013dc2 <quorem+0xee>
 8013dec:	2000      	movs	r0, #0
 8013dee:	e7ee      	b.n	8013dce <quorem+0xfa>

08013df0 <_dtoa_r>:
 8013df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013df4:	4616      	mov	r6, r2
 8013df6:	461f      	mov	r7, r3
 8013df8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013dfa:	b095      	sub	sp, #84	; 0x54
 8013dfc:	4604      	mov	r4, r0
 8013dfe:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8013e02:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8013e06:	b93d      	cbnz	r5, 8013e18 <_dtoa_r+0x28>
 8013e08:	2010      	movs	r0, #16
 8013e0a:	f001 fabf 	bl	801538c <malloc>
 8013e0e:	6260      	str	r0, [r4, #36]	; 0x24
 8013e10:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013e14:	6005      	str	r5, [r0, #0]
 8013e16:	60c5      	str	r5, [r0, #12]
 8013e18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013e1a:	6819      	ldr	r1, [r3, #0]
 8013e1c:	b151      	cbz	r1, 8013e34 <_dtoa_r+0x44>
 8013e1e:	685a      	ldr	r2, [r3, #4]
 8013e20:	2301      	movs	r3, #1
 8013e22:	4093      	lsls	r3, r2
 8013e24:	604a      	str	r2, [r1, #4]
 8013e26:	608b      	str	r3, [r1, #8]
 8013e28:	4620      	mov	r0, r4
 8013e2a:	f001 fb0b 	bl	8015444 <_Bfree>
 8013e2e:	2200      	movs	r2, #0
 8013e30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013e32:	601a      	str	r2, [r3, #0]
 8013e34:	1e3b      	subs	r3, r7, #0
 8013e36:	bfaf      	iteee	ge
 8013e38:	2300      	movge	r3, #0
 8013e3a:	2201      	movlt	r2, #1
 8013e3c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8013e40:	9303      	strlt	r3, [sp, #12]
 8013e42:	bfac      	ite	ge
 8013e44:	f8c8 3000 	strge.w	r3, [r8]
 8013e48:	f8c8 2000 	strlt.w	r2, [r8]
 8013e4c:	4bae      	ldr	r3, [pc, #696]	; (8014108 <_dtoa_r+0x318>)
 8013e4e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8013e52:	ea33 0308 	bics.w	r3, r3, r8
 8013e56:	d11b      	bne.n	8013e90 <_dtoa_r+0xa0>
 8013e58:	f242 730f 	movw	r3, #9999	; 0x270f
 8013e5c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013e5e:	6013      	str	r3, [r2, #0]
 8013e60:	9b02      	ldr	r3, [sp, #8]
 8013e62:	b923      	cbnz	r3, 8013e6e <_dtoa_r+0x7e>
 8013e64:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8013e68:	2800      	cmp	r0, #0
 8013e6a:	f000 8545 	beq.w	80148f8 <_dtoa_r+0xb08>
 8013e6e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013e70:	b953      	cbnz	r3, 8013e88 <_dtoa_r+0x98>
 8013e72:	4ba6      	ldr	r3, [pc, #664]	; (801410c <_dtoa_r+0x31c>)
 8013e74:	e021      	b.n	8013eba <_dtoa_r+0xca>
 8013e76:	4ba6      	ldr	r3, [pc, #664]	; (8014110 <_dtoa_r+0x320>)
 8013e78:	9306      	str	r3, [sp, #24]
 8013e7a:	3308      	adds	r3, #8
 8013e7c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013e7e:	6013      	str	r3, [r2, #0]
 8013e80:	9806      	ldr	r0, [sp, #24]
 8013e82:	b015      	add	sp, #84	; 0x54
 8013e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e88:	4ba0      	ldr	r3, [pc, #640]	; (801410c <_dtoa_r+0x31c>)
 8013e8a:	9306      	str	r3, [sp, #24]
 8013e8c:	3303      	adds	r3, #3
 8013e8e:	e7f5      	b.n	8013e7c <_dtoa_r+0x8c>
 8013e90:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8013e94:	2200      	movs	r2, #0
 8013e96:	2300      	movs	r3, #0
 8013e98:	4630      	mov	r0, r6
 8013e9a:	4639      	mov	r1, r7
 8013e9c:	f7ec fd9c 	bl	80009d8 <__aeabi_dcmpeq>
 8013ea0:	4682      	mov	sl, r0
 8013ea2:	b160      	cbz	r0, 8013ebe <_dtoa_r+0xce>
 8013ea4:	2301      	movs	r3, #1
 8013ea6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013ea8:	6013      	str	r3, [r2, #0]
 8013eaa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013eac:	2b00      	cmp	r3, #0
 8013eae:	f000 8520 	beq.w	80148f2 <_dtoa_r+0xb02>
 8013eb2:	4b98      	ldr	r3, [pc, #608]	; (8014114 <_dtoa_r+0x324>)
 8013eb4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013eb6:	6013      	str	r3, [r2, #0]
 8013eb8:	3b01      	subs	r3, #1
 8013eba:	9306      	str	r3, [sp, #24]
 8013ebc:	e7e0      	b.n	8013e80 <_dtoa_r+0x90>
 8013ebe:	ab12      	add	r3, sp, #72	; 0x48
 8013ec0:	9301      	str	r3, [sp, #4]
 8013ec2:	ab13      	add	r3, sp, #76	; 0x4c
 8013ec4:	9300      	str	r3, [sp, #0]
 8013ec6:	4632      	mov	r2, r6
 8013ec8:	463b      	mov	r3, r7
 8013eca:	4620      	mov	r0, r4
 8013ecc:	f001 fdc6 	bl	8015a5c <__d2b>
 8013ed0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8013ed4:	4683      	mov	fp, r0
 8013ed6:	2d00      	cmp	r5, #0
 8013ed8:	d07d      	beq.n	8013fd6 <_dtoa_r+0x1e6>
 8013eda:	46b0      	mov	r8, r6
 8013edc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013ee0:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8013ee4:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8013ee8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013eec:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8013ef0:	2200      	movs	r2, #0
 8013ef2:	4b89      	ldr	r3, [pc, #548]	; (8014118 <_dtoa_r+0x328>)
 8013ef4:	4640      	mov	r0, r8
 8013ef6:	4649      	mov	r1, r9
 8013ef8:	f7ec f94e 	bl	8000198 <__aeabi_dsub>
 8013efc:	a37c      	add	r3, pc, #496	; (adr r3, 80140f0 <_dtoa_r+0x300>)
 8013efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f02:	f7ec fb01 	bl	8000508 <__aeabi_dmul>
 8013f06:	a37c      	add	r3, pc, #496	; (adr r3, 80140f8 <_dtoa_r+0x308>)
 8013f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f0c:	f7ec f946 	bl	800019c <__adddf3>
 8013f10:	4606      	mov	r6, r0
 8013f12:	4628      	mov	r0, r5
 8013f14:	460f      	mov	r7, r1
 8013f16:	f7ec fa8d 	bl	8000434 <__aeabi_i2d>
 8013f1a:	a379      	add	r3, pc, #484	; (adr r3, 8014100 <_dtoa_r+0x310>)
 8013f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f20:	f7ec faf2 	bl	8000508 <__aeabi_dmul>
 8013f24:	4602      	mov	r2, r0
 8013f26:	460b      	mov	r3, r1
 8013f28:	4630      	mov	r0, r6
 8013f2a:	4639      	mov	r1, r7
 8013f2c:	f7ec f936 	bl	800019c <__adddf3>
 8013f30:	4606      	mov	r6, r0
 8013f32:	460f      	mov	r7, r1
 8013f34:	f7ec fd98 	bl	8000a68 <__aeabi_d2iz>
 8013f38:	2200      	movs	r2, #0
 8013f3a:	4682      	mov	sl, r0
 8013f3c:	2300      	movs	r3, #0
 8013f3e:	4630      	mov	r0, r6
 8013f40:	4639      	mov	r1, r7
 8013f42:	f7ec fd53 	bl	80009ec <__aeabi_dcmplt>
 8013f46:	b148      	cbz	r0, 8013f5c <_dtoa_r+0x16c>
 8013f48:	4650      	mov	r0, sl
 8013f4a:	f7ec fa73 	bl	8000434 <__aeabi_i2d>
 8013f4e:	4632      	mov	r2, r6
 8013f50:	463b      	mov	r3, r7
 8013f52:	f7ec fd41 	bl	80009d8 <__aeabi_dcmpeq>
 8013f56:	b908      	cbnz	r0, 8013f5c <_dtoa_r+0x16c>
 8013f58:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013f5c:	f1ba 0f16 	cmp.w	sl, #22
 8013f60:	d85a      	bhi.n	8014018 <_dtoa_r+0x228>
 8013f62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013f66:	496d      	ldr	r1, [pc, #436]	; (801411c <_dtoa_r+0x32c>)
 8013f68:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8013f6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013f70:	f7ec fd5a 	bl	8000a28 <__aeabi_dcmpgt>
 8013f74:	2800      	cmp	r0, #0
 8013f76:	d051      	beq.n	801401c <_dtoa_r+0x22c>
 8013f78:	2300      	movs	r3, #0
 8013f7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013f7e:	930d      	str	r3, [sp, #52]	; 0x34
 8013f80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013f82:	1b5d      	subs	r5, r3, r5
 8013f84:	1e6b      	subs	r3, r5, #1
 8013f86:	9307      	str	r3, [sp, #28]
 8013f88:	bf43      	ittte	mi
 8013f8a:	2300      	movmi	r3, #0
 8013f8c:	f1c5 0901 	rsbmi	r9, r5, #1
 8013f90:	9307      	strmi	r3, [sp, #28]
 8013f92:	f04f 0900 	movpl.w	r9, #0
 8013f96:	f1ba 0f00 	cmp.w	sl, #0
 8013f9a:	db41      	blt.n	8014020 <_dtoa_r+0x230>
 8013f9c:	9b07      	ldr	r3, [sp, #28]
 8013f9e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8013fa2:	4453      	add	r3, sl
 8013fa4:	9307      	str	r3, [sp, #28]
 8013fa6:	2300      	movs	r3, #0
 8013fa8:	9308      	str	r3, [sp, #32]
 8013faa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013fac:	2b09      	cmp	r3, #9
 8013fae:	f200 808f 	bhi.w	80140d0 <_dtoa_r+0x2e0>
 8013fb2:	2b05      	cmp	r3, #5
 8013fb4:	bfc4      	itt	gt
 8013fb6:	3b04      	subgt	r3, #4
 8013fb8:	931e      	strgt	r3, [sp, #120]	; 0x78
 8013fba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013fbc:	bfc8      	it	gt
 8013fbe:	2500      	movgt	r5, #0
 8013fc0:	f1a3 0302 	sub.w	r3, r3, #2
 8013fc4:	bfd8      	it	le
 8013fc6:	2501      	movle	r5, #1
 8013fc8:	2b03      	cmp	r3, #3
 8013fca:	f200 808d 	bhi.w	80140e8 <_dtoa_r+0x2f8>
 8013fce:	e8df f003 	tbb	[pc, r3]
 8013fd2:	7d7b      	.short	0x7d7b
 8013fd4:	6f2f      	.short	0x6f2f
 8013fd6:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8013fda:	441d      	add	r5, r3
 8013fdc:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8013fe0:	2820      	cmp	r0, #32
 8013fe2:	dd13      	ble.n	801400c <_dtoa_r+0x21c>
 8013fe4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8013fe8:	9b02      	ldr	r3, [sp, #8]
 8013fea:	fa08 f800 	lsl.w	r8, r8, r0
 8013fee:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8013ff2:	fa23 f000 	lsr.w	r0, r3, r0
 8013ff6:	ea48 0000 	orr.w	r0, r8, r0
 8013ffa:	f7ec fa0b 	bl	8000414 <__aeabi_ui2d>
 8013ffe:	2301      	movs	r3, #1
 8014000:	4680      	mov	r8, r0
 8014002:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8014006:	3d01      	subs	r5, #1
 8014008:	9310      	str	r3, [sp, #64]	; 0x40
 801400a:	e771      	b.n	8013ef0 <_dtoa_r+0x100>
 801400c:	9b02      	ldr	r3, [sp, #8]
 801400e:	f1c0 0020 	rsb	r0, r0, #32
 8014012:	fa03 f000 	lsl.w	r0, r3, r0
 8014016:	e7f0      	b.n	8013ffa <_dtoa_r+0x20a>
 8014018:	2301      	movs	r3, #1
 801401a:	e7b0      	b.n	8013f7e <_dtoa_r+0x18e>
 801401c:	900d      	str	r0, [sp, #52]	; 0x34
 801401e:	e7af      	b.n	8013f80 <_dtoa_r+0x190>
 8014020:	f1ca 0300 	rsb	r3, sl, #0
 8014024:	9308      	str	r3, [sp, #32]
 8014026:	2300      	movs	r3, #0
 8014028:	eba9 090a 	sub.w	r9, r9, sl
 801402c:	930c      	str	r3, [sp, #48]	; 0x30
 801402e:	e7bc      	b.n	8013faa <_dtoa_r+0x1ba>
 8014030:	2301      	movs	r3, #1
 8014032:	9309      	str	r3, [sp, #36]	; 0x24
 8014034:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014036:	2b00      	cmp	r3, #0
 8014038:	dd74      	ble.n	8014124 <_dtoa_r+0x334>
 801403a:	4698      	mov	r8, r3
 801403c:	9304      	str	r3, [sp, #16]
 801403e:	2200      	movs	r2, #0
 8014040:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014042:	6072      	str	r2, [r6, #4]
 8014044:	2204      	movs	r2, #4
 8014046:	f102 0014 	add.w	r0, r2, #20
 801404a:	4298      	cmp	r0, r3
 801404c:	6871      	ldr	r1, [r6, #4]
 801404e:	d96e      	bls.n	801412e <_dtoa_r+0x33e>
 8014050:	4620      	mov	r0, r4
 8014052:	f001 f9c3 	bl	80153dc <_Balloc>
 8014056:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014058:	6030      	str	r0, [r6, #0]
 801405a:	681b      	ldr	r3, [r3, #0]
 801405c:	f1b8 0f0e 	cmp.w	r8, #14
 8014060:	9306      	str	r3, [sp, #24]
 8014062:	f200 80ed 	bhi.w	8014240 <_dtoa_r+0x450>
 8014066:	2d00      	cmp	r5, #0
 8014068:	f000 80ea 	beq.w	8014240 <_dtoa_r+0x450>
 801406c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014070:	f1ba 0f00 	cmp.w	sl, #0
 8014074:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8014078:	dd77      	ble.n	801416a <_dtoa_r+0x37a>
 801407a:	4a28      	ldr	r2, [pc, #160]	; (801411c <_dtoa_r+0x32c>)
 801407c:	f00a 030f 	and.w	r3, sl, #15
 8014080:	ea4f 162a 	mov.w	r6, sl, asr #4
 8014084:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014088:	06f0      	lsls	r0, r6, #27
 801408a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801408e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014092:	d568      	bpl.n	8014166 <_dtoa_r+0x376>
 8014094:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014098:	4b21      	ldr	r3, [pc, #132]	; (8014120 <_dtoa_r+0x330>)
 801409a:	2503      	movs	r5, #3
 801409c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80140a0:	f7ec fb5c 	bl	800075c <__aeabi_ddiv>
 80140a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80140a8:	f006 060f 	and.w	r6, r6, #15
 80140ac:	4f1c      	ldr	r7, [pc, #112]	; (8014120 <_dtoa_r+0x330>)
 80140ae:	e04f      	b.n	8014150 <_dtoa_r+0x360>
 80140b0:	2301      	movs	r3, #1
 80140b2:	9309      	str	r3, [sp, #36]	; 0x24
 80140b4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80140b6:	4453      	add	r3, sl
 80140b8:	f103 0801 	add.w	r8, r3, #1
 80140bc:	9304      	str	r3, [sp, #16]
 80140be:	4643      	mov	r3, r8
 80140c0:	2b01      	cmp	r3, #1
 80140c2:	bfb8      	it	lt
 80140c4:	2301      	movlt	r3, #1
 80140c6:	e7ba      	b.n	801403e <_dtoa_r+0x24e>
 80140c8:	2300      	movs	r3, #0
 80140ca:	e7b2      	b.n	8014032 <_dtoa_r+0x242>
 80140cc:	2300      	movs	r3, #0
 80140ce:	e7f0      	b.n	80140b2 <_dtoa_r+0x2c2>
 80140d0:	2501      	movs	r5, #1
 80140d2:	2300      	movs	r3, #0
 80140d4:	9509      	str	r5, [sp, #36]	; 0x24
 80140d6:	931e      	str	r3, [sp, #120]	; 0x78
 80140d8:	f04f 33ff 	mov.w	r3, #4294967295
 80140dc:	2200      	movs	r2, #0
 80140de:	9304      	str	r3, [sp, #16]
 80140e0:	4698      	mov	r8, r3
 80140e2:	2312      	movs	r3, #18
 80140e4:	921f      	str	r2, [sp, #124]	; 0x7c
 80140e6:	e7aa      	b.n	801403e <_dtoa_r+0x24e>
 80140e8:	2301      	movs	r3, #1
 80140ea:	9309      	str	r3, [sp, #36]	; 0x24
 80140ec:	e7f4      	b.n	80140d8 <_dtoa_r+0x2e8>
 80140ee:	bf00      	nop
 80140f0:	636f4361 	.word	0x636f4361
 80140f4:	3fd287a7 	.word	0x3fd287a7
 80140f8:	8b60c8b3 	.word	0x8b60c8b3
 80140fc:	3fc68a28 	.word	0x3fc68a28
 8014100:	509f79fb 	.word	0x509f79fb
 8014104:	3fd34413 	.word	0x3fd34413
 8014108:	7ff00000 	.word	0x7ff00000
 801410c:	0801a371 	.word	0x0801a371
 8014110:	0801a368 	.word	0x0801a368
 8014114:	0801a2e9 	.word	0x0801a2e9
 8014118:	3ff80000 	.word	0x3ff80000
 801411c:	0801a410 	.word	0x0801a410
 8014120:	0801a3e8 	.word	0x0801a3e8
 8014124:	2301      	movs	r3, #1
 8014126:	9304      	str	r3, [sp, #16]
 8014128:	4698      	mov	r8, r3
 801412a:	461a      	mov	r2, r3
 801412c:	e7da      	b.n	80140e4 <_dtoa_r+0x2f4>
 801412e:	3101      	adds	r1, #1
 8014130:	6071      	str	r1, [r6, #4]
 8014132:	0052      	lsls	r2, r2, #1
 8014134:	e787      	b.n	8014046 <_dtoa_r+0x256>
 8014136:	07f1      	lsls	r1, r6, #31
 8014138:	d508      	bpl.n	801414c <_dtoa_r+0x35c>
 801413a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801413e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014142:	f7ec f9e1 	bl	8000508 <__aeabi_dmul>
 8014146:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801414a:	3501      	adds	r5, #1
 801414c:	1076      	asrs	r6, r6, #1
 801414e:	3708      	adds	r7, #8
 8014150:	2e00      	cmp	r6, #0
 8014152:	d1f0      	bne.n	8014136 <_dtoa_r+0x346>
 8014154:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014158:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801415c:	f7ec fafe 	bl	800075c <__aeabi_ddiv>
 8014160:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014164:	e01b      	b.n	801419e <_dtoa_r+0x3ae>
 8014166:	2502      	movs	r5, #2
 8014168:	e7a0      	b.n	80140ac <_dtoa_r+0x2bc>
 801416a:	f000 80a4 	beq.w	80142b6 <_dtoa_r+0x4c6>
 801416e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014172:	f1ca 0600 	rsb	r6, sl, #0
 8014176:	4ba0      	ldr	r3, [pc, #640]	; (80143f8 <_dtoa_r+0x608>)
 8014178:	f006 020f 	and.w	r2, r6, #15
 801417c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014184:	f7ec f9c0 	bl	8000508 <__aeabi_dmul>
 8014188:	2502      	movs	r5, #2
 801418a:	2300      	movs	r3, #0
 801418c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014190:	4f9a      	ldr	r7, [pc, #616]	; (80143fc <_dtoa_r+0x60c>)
 8014192:	1136      	asrs	r6, r6, #4
 8014194:	2e00      	cmp	r6, #0
 8014196:	f040 8083 	bne.w	80142a0 <_dtoa_r+0x4b0>
 801419a:	2b00      	cmp	r3, #0
 801419c:	d1e0      	bne.n	8014160 <_dtoa_r+0x370>
 801419e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80141a0:	2b00      	cmp	r3, #0
 80141a2:	f000 808a 	beq.w	80142ba <_dtoa_r+0x4ca>
 80141a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80141aa:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80141ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80141b2:	2200      	movs	r2, #0
 80141b4:	4b92      	ldr	r3, [pc, #584]	; (8014400 <_dtoa_r+0x610>)
 80141b6:	f7ec fc19 	bl	80009ec <__aeabi_dcmplt>
 80141ba:	2800      	cmp	r0, #0
 80141bc:	d07d      	beq.n	80142ba <_dtoa_r+0x4ca>
 80141be:	f1b8 0f00 	cmp.w	r8, #0
 80141c2:	d07a      	beq.n	80142ba <_dtoa_r+0x4ca>
 80141c4:	9b04      	ldr	r3, [sp, #16]
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	dd36      	ble.n	8014238 <_dtoa_r+0x448>
 80141ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80141ce:	2200      	movs	r2, #0
 80141d0:	4b8c      	ldr	r3, [pc, #560]	; (8014404 <_dtoa_r+0x614>)
 80141d2:	f7ec f999 	bl	8000508 <__aeabi_dmul>
 80141d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80141da:	9e04      	ldr	r6, [sp, #16]
 80141dc:	f10a 37ff 	add.w	r7, sl, #4294967295
 80141e0:	3501      	adds	r5, #1
 80141e2:	4628      	mov	r0, r5
 80141e4:	f7ec f926 	bl	8000434 <__aeabi_i2d>
 80141e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80141ec:	f7ec f98c 	bl	8000508 <__aeabi_dmul>
 80141f0:	2200      	movs	r2, #0
 80141f2:	4b85      	ldr	r3, [pc, #532]	; (8014408 <_dtoa_r+0x618>)
 80141f4:	f7eb ffd2 	bl	800019c <__adddf3>
 80141f8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80141fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014200:	950b      	str	r5, [sp, #44]	; 0x2c
 8014202:	2e00      	cmp	r6, #0
 8014204:	d15c      	bne.n	80142c0 <_dtoa_r+0x4d0>
 8014206:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801420a:	2200      	movs	r2, #0
 801420c:	4b7f      	ldr	r3, [pc, #508]	; (801440c <_dtoa_r+0x61c>)
 801420e:	f7eb ffc3 	bl	8000198 <__aeabi_dsub>
 8014212:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014214:	462b      	mov	r3, r5
 8014216:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801421a:	f7ec fc05 	bl	8000a28 <__aeabi_dcmpgt>
 801421e:	2800      	cmp	r0, #0
 8014220:	f040 8281 	bne.w	8014726 <_dtoa_r+0x936>
 8014224:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014228:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801422a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 801422e:	f7ec fbdd 	bl	80009ec <__aeabi_dcmplt>
 8014232:	2800      	cmp	r0, #0
 8014234:	f040 8275 	bne.w	8014722 <_dtoa_r+0x932>
 8014238:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801423c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014240:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014242:	2b00      	cmp	r3, #0
 8014244:	f2c0 814b 	blt.w	80144de <_dtoa_r+0x6ee>
 8014248:	f1ba 0f0e 	cmp.w	sl, #14
 801424c:	f300 8147 	bgt.w	80144de <_dtoa_r+0x6ee>
 8014250:	4b69      	ldr	r3, [pc, #420]	; (80143f8 <_dtoa_r+0x608>)
 8014252:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014256:	e9d3 2300 	ldrd	r2, r3, [r3]
 801425a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801425e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014260:	2b00      	cmp	r3, #0
 8014262:	f280 80d7 	bge.w	8014414 <_dtoa_r+0x624>
 8014266:	f1b8 0f00 	cmp.w	r8, #0
 801426a:	f300 80d3 	bgt.w	8014414 <_dtoa_r+0x624>
 801426e:	f040 8257 	bne.w	8014720 <_dtoa_r+0x930>
 8014272:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014276:	2200      	movs	r2, #0
 8014278:	4b64      	ldr	r3, [pc, #400]	; (801440c <_dtoa_r+0x61c>)
 801427a:	f7ec f945 	bl	8000508 <__aeabi_dmul>
 801427e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014282:	f7ec fbc7 	bl	8000a14 <__aeabi_dcmpge>
 8014286:	4646      	mov	r6, r8
 8014288:	4647      	mov	r7, r8
 801428a:	2800      	cmp	r0, #0
 801428c:	f040 822d 	bne.w	80146ea <_dtoa_r+0x8fa>
 8014290:	9b06      	ldr	r3, [sp, #24]
 8014292:	9a06      	ldr	r2, [sp, #24]
 8014294:	1c5d      	adds	r5, r3, #1
 8014296:	2331      	movs	r3, #49	; 0x31
 8014298:	f10a 0a01 	add.w	sl, sl, #1
 801429c:	7013      	strb	r3, [r2, #0]
 801429e:	e228      	b.n	80146f2 <_dtoa_r+0x902>
 80142a0:	07f2      	lsls	r2, r6, #31
 80142a2:	d505      	bpl.n	80142b0 <_dtoa_r+0x4c0>
 80142a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80142a8:	f7ec f92e 	bl	8000508 <__aeabi_dmul>
 80142ac:	2301      	movs	r3, #1
 80142ae:	3501      	adds	r5, #1
 80142b0:	1076      	asrs	r6, r6, #1
 80142b2:	3708      	adds	r7, #8
 80142b4:	e76e      	b.n	8014194 <_dtoa_r+0x3a4>
 80142b6:	2502      	movs	r5, #2
 80142b8:	e771      	b.n	801419e <_dtoa_r+0x3ae>
 80142ba:	4657      	mov	r7, sl
 80142bc:	4646      	mov	r6, r8
 80142be:	e790      	b.n	80141e2 <_dtoa_r+0x3f2>
 80142c0:	4b4d      	ldr	r3, [pc, #308]	; (80143f8 <_dtoa_r+0x608>)
 80142c2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80142c6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80142ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d048      	beq.n	8014362 <_dtoa_r+0x572>
 80142d0:	4602      	mov	r2, r0
 80142d2:	460b      	mov	r3, r1
 80142d4:	2000      	movs	r0, #0
 80142d6:	494e      	ldr	r1, [pc, #312]	; (8014410 <_dtoa_r+0x620>)
 80142d8:	f7ec fa40 	bl	800075c <__aeabi_ddiv>
 80142dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80142e0:	f7eb ff5a 	bl	8000198 <__aeabi_dsub>
 80142e4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80142e8:	9d06      	ldr	r5, [sp, #24]
 80142ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80142ee:	f7ec fbbb 	bl	8000a68 <__aeabi_d2iz>
 80142f2:	9011      	str	r0, [sp, #68]	; 0x44
 80142f4:	f7ec f89e 	bl	8000434 <__aeabi_i2d>
 80142f8:	4602      	mov	r2, r0
 80142fa:	460b      	mov	r3, r1
 80142fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014300:	f7eb ff4a 	bl	8000198 <__aeabi_dsub>
 8014304:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014306:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801430a:	3330      	adds	r3, #48	; 0x30
 801430c:	f805 3b01 	strb.w	r3, [r5], #1
 8014310:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014314:	f7ec fb6a 	bl	80009ec <__aeabi_dcmplt>
 8014318:	2800      	cmp	r0, #0
 801431a:	d163      	bne.n	80143e4 <_dtoa_r+0x5f4>
 801431c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014320:	2000      	movs	r0, #0
 8014322:	4937      	ldr	r1, [pc, #220]	; (8014400 <_dtoa_r+0x610>)
 8014324:	f7eb ff38 	bl	8000198 <__aeabi_dsub>
 8014328:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801432c:	f7ec fb5e 	bl	80009ec <__aeabi_dcmplt>
 8014330:	2800      	cmp	r0, #0
 8014332:	f040 80b5 	bne.w	80144a0 <_dtoa_r+0x6b0>
 8014336:	9b06      	ldr	r3, [sp, #24]
 8014338:	1aeb      	subs	r3, r5, r3
 801433a:	429e      	cmp	r6, r3
 801433c:	f77f af7c 	ble.w	8014238 <_dtoa_r+0x448>
 8014340:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014344:	2200      	movs	r2, #0
 8014346:	4b2f      	ldr	r3, [pc, #188]	; (8014404 <_dtoa_r+0x614>)
 8014348:	f7ec f8de 	bl	8000508 <__aeabi_dmul>
 801434c:	2200      	movs	r2, #0
 801434e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014352:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014356:	4b2b      	ldr	r3, [pc, #172]	; (8014404 <_dtoa_r+0x614>)
 8014358:	f7ec f8d6 	bl	8000508 <__aeabi_dmul>
 801435c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014360:	e7c3      	b.n	80142ea <_dtoa_r+0x4fa>
 8014362:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014366:	f7ec f8cf 	bl	8000508 <__aeabi_dmul>
 801436a:	9b06      	ldr	r3, [sp, #24]
 801436c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014370:	199d      	adds	r5, r3, r6
 8014372:	461e      	mov	r6, r3
 8014374:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014378:	f7ec fb76 	bl	8000a68 <__aeabi_d2iz>
 801437c:	9011      	str	r0, [sp, #68]	; 0x44
 801437e:	f7ec f859 	bl	8000434 <__aeabi_i2d>
 8014382:	4602      	mov	r2, r0
 8014384:	460b      	mov	r3, r1
 8014386:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801438a:	f7eb ff05 	bl	8000198 <__aeabi_dsub>
 801438e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014390:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014394:	3330      	adds	r3, #48	; 0x30
 8014396:	f806 3b01 	strb.w	r3, [r6], #1
 801439a:	42ae      	cmp	r6, r5
 801439c:	f04f 0200 	mov.w	r2, #0
 80143a0:	d124      	bne.n	80143ec <_dtoa_r+0x5fc>
 80143a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80143a6:	4b1a      	ldr	r3, [pc, #104]	; (8014410 <_dtoa_r+0x620>)
 80143a8:	f7eb fef8 	bl	800019c <__adddf3>
 80143ac:	4602      	mov	r2, r0
 80143ae:	460b      	mov	r3, r1
 80143b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80143b4:	f7ec fb38 	bl	8000a28 <__aeabi_dcmpgt>
 80143b8:	2800      	cmp	r0, #0
 80143ba:	d171      	bne.n	80144a0 <_dtoa_r+0x6b0>
 80143bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80143c0:	2000      	movs	r0, #0
 80143c2:	4913      	ldr	r1, [pc, #76]	; (8014410 <_dtoa_r+0x620>)
 80143c4:	f7eb fee8 	bl	8000198 <__aeabi_dsub>
 80143c8:	4602      	mov	r2, r0
 80143ca:	460b      	mov	r3, r1
 80143cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80143d0:	f7ec fb0c 	bl	80009ec <__aeabi_dcmplt>
 80143d4:	2800      	cmp	r0, #0
 80143d6:	f43f af2f 	beq.w	8014238 <_dtoa_r+0x448>
 80143da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80143de:	1e6a      	subs	r2, r5, #1
 80143e0:	2b30      	cmp	r3, #48	; 0x30
 80143e2:	d001      	beq.n	80143e8 <_dtoa_r+0x5f8>
 80143e4:	46ba      	mov	sl, r7
 80143e6:	e04a      	b.n	801447e <_dtoa_r+0x68e>
 80143e8:	4615      	mov	r5, r2
 80143ea:	e7f6      	b.n	80143da <_dtoa_r+0x5ea>
 80143ec:	4b05      	ldr	r3, [pc, #20]	; (8014404 <_dtoa_r+0x614>)
 80143ee:	f7ec f88b 	bl	8000508 <__aeabi_dmul>
 80143f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80143f6:	e7bd      	b.n	8014374 <_dtoa_r+0x584>
 80143f8:	0801a410 	.word	0x0801a410
 80143fc:	0801a3e8 	.word	0x0801a3e8
 8014400:	3ff00000 	.word	0x3ff00000
 8014404:	40240000 	.word	0x40240000
 8014408:	401c0000 	.word	0x401c0000
 801440c:	40140000 	.word	0x40140000
 8014410:	3fe00000 	.word	0x3fe00000
 8014414:	9d06      	ldr	r5, [sp, #24]
 8014416:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801441a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801441e:	4630      	mov	r0, r6
 8014420:	4639      	mov	r1, r7
 8014422:	f7ec f99b 	bl	800075c <__aeabi_ddiv>
 8014426:	f7ec fb1f 	bl	8000a68 <__aeabi_d2iz>
 801442a:	4681      	mov	r9, r0
 801442c:	f7ec f802 	bl	8000434 <__aeabi_i2d>
 8014430:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014434:	f7ec f868 	bl	8000508 <__aeabi_dmul>
 8014438:	4602      	mov	r2, r0
 801443a:	460b      	mov	r3, r1
 801443c:	4630      	mov	r0, r6
 801443e:	4639      	mov	r1, r7
 8014440:	f7eb feaa 	bl	8000198 <__aeabi_dsub>
 8014444:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8014448:	f805 6b01 	strb.w	r6, [r5], #1
 801444c:	9e06      	ldr	r6, [sp, #24]
 801444e:	4602      	mov	r2, r0
 8014450:	1bae      	subs	r6, r5, r6
 8014452:	45b0      	cmp	r8, r6
 8014454:	460b      	mov	r3, r1
 8014456:	d135      	bne.n	80144c4 <_dtoa_r+0x6d4>
 8014458:	f7eb fea0 	bl	800019c <__adddf3>
 801445c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014460:	4606      	mov	r6, r0
 8014462:	460f      	mov	r7, r1
 8014464:	f7ec fae0 	bl	8000a28 <__aeabi_dcmpgt>
 8014468:	b9c8      	cbnz	r0, 801449e <_dtoa_r+0x6ae>
 801446a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801446e:	4630      	mov	r0, r6
 8014470:	4639      	mov	r1, r7
 8014472:	f7ec fab1 	bl	80009d8 <__aeabi_dcmpeq>
 8014476:	b110      	cbz	r0, 801447e <_dtoa_r+0x68e>
 8014478:	f019 0f01 	tst.w	r9, #1
 801447c:	d10f      	bne.n	801449e <_dtoa_r+0x6ae>
 801447e:	4659      	mov	r1, fp
 8014480:	4620      	mov	r0, r4
 8014482:	f000 ffdf 	bl	8015444 <_Bfree>
 8014486:	2300      	movs	r3, #0
 8014488:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801448a:	702b      	strb	r3, [r5, #0]
 801448c:	f10a 0301 	add.w	r3, sl, #1
 8014490:	6013      	str	r3, [r2, #0]
 8014492:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014494:	2b00      	cmp	r3, #0
 8014496:	f43f acf3 	beq.w	8013e80 <_dtoa_r+0x90>
 801449a:	601d      	str	r5, [r3, #0]
 801449c:	e4f0      	b.n	8013e80 <_dtoa_r+0x90>
 801449e:	4657      	mov	r7, sl
 80144a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80144a4:	1e6b      	subs	r3, r5, #1
 80144a6:	2a39      	cmp	r2, #57	; 0x39
 80144a8:	d106      	bne.n	80144b8 <_dtoa_r+0x6c8>
 80144aa:	9a06      	ldr	r2, [sp, #24]
 80144ac:	429a      	cmp	r2, r3
 80144ae:	d107      	bne.n	80144c0 <_dtoa_r+0x6d0>
 80144b0:	2330      	movs	r3, #48	; 0x30
 80144b2:	7013      	strb	r3, [r2, #0]
 80144b4:	4613      	mov	r3, r2
 80144b6:	3701      	adds	r7, #1
 80144b8:	781a      	ldrb	r2, [r3, #0]
 80144ba:	3201      	adds	r2, #1
 80144bc:	701a      	strb	r2, [r3, #0]
 80144be:	e791      	b.n	80143e4 <_dtoa_r+0x5f4>
 80144c0:	461d      	mov	r5, r3
 80144c2:	e7ed      	b.n	80144a0 <_dtoa_r+0x6b0>
 80144c4:	2200      	movs	r2, #0
 80144c6:	4b99      	ldr	r3, [pc, #612]	; (801472c <_dtoa_r+0x93c>)
 80144c8:	f7ec f81e 	bl	8000508 <__aeabi_dmul>
 80144cc:	2200      	movs	r2, #0
 80144ce:	2300      	movs	r3, #0
 80144d0:	4606      	mov	r6, r0
 80144d2:	460f      	mov	r7, r1
 80144d4:	f7ec fa80 	bl	80009d8 <__aeabi_dcmpeq>
 80144d8:	2800      	cmp	r0, #0
 80144da:	d09e      	beq.n	801441a <_dtoa_r+0x62a>
 80144dc:	e7cf      	b.n	801447e <_dtoa_r+0x68e>
 80144de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80144e0:	2a00      	cmp	r2, #0
 80144e2:	f000 8088 	beq.w	80145f6 <_dtoa_r+0x806>
 80144e6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80144e8:	2a01      	cmp	r2, #1
 80144ea:	dc6d      	bgt.n	80145c8 <_dtoa_r+0x7d8>
 80144ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80144ee:	2a00      	cmp	r2, #0
 80144f0:	d066      	beq.n	80145c0 <_dtoa_r+0x7d0>
 80144f2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80144f6:	464d      	mov	r5, r9
 80144f8:	9e08      	ldr	r6, [sp, #32]
 80144fa:	9a07      	ldr	r2, [sp, #28]
 80144fc:	2101      	movs	r1, #1
 80144fe:	441a      	add	r2, r3
 8014500:	4620      	mov	r0, r4
 8014502:	4499      	add	r9, r3
 8014504:	9207      	str	r2, [sp, #28]
 8014506:	f001 f87b 	bl	8015600 <__i2b>
 801450a:	4607      	mov	r7, r0
 801450c:	2d00      	cmp	r5, #0
 801450e:	dd0b      	ble.n	8014528 <_dtoa_r+0x738>
 8014510:	9b07      	ldr	r3, [sp, #28]
 8014512:	2b00      	cmp	r3, #0
 8014514:	dd08      	ble.n	8014528 <_dtoa_r+0x738>
 8014516:	42ab      	cmp	r3, r5
 8014518:	bfa8      	it	ge
 801451a:	462b      	movge	r3, r5
 801451c:	9a07      	ldr	r2, [sp, #28]
 801451e:	eba9 0903 	sub.w	r9, r9, r3
 8014522:	1aed      	subs	r5, r5, r3
 8014524:	1ad3      	subs	r3, r2, r3
 8014526:	9307      	str	r3, [sp, #28]
 8014528:	9b08      	ldr	r3, [sp, #32]
 801452a:	b1eb      	cbz	r3, 8014568 <_dtoa_r+0x778>
 801452c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801452e:	2b00      	cmp	r3, #0
 8014530:	d065      	beq.n	80145fe <_dtoa_r+0x80e>
 8014532:	b18e      	cbz	r6, 8014558 <_dtoa_r+0x768>
 8014534:	4639      	mov	r1, r7
 8014536:	4632      	mov	r2, r6
 8014538:	4620      	mov	r0, r4
 801453a:	f001 f8ff 	bl	801573c <__pow5mult>
 801453e:	465a      	mov	r2, fp
 8014540:	4601      	mov	r1, r0
 8014542:	4607      	mov	r7, r0
 8014544:	4620      	mov	r0, r4
 8014546:	f001 f864 	bl	8015612 <__multiply>
 801454a:	4659      	mov	r1, fp
 801454c:	900a      	str	r0, [sp, #40]	; 0x28
 801454e:	4620      	mov	r0, r4
 8014550:	f000 ff78 	bl	8015444 <_Bfree>
 8014554:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014556:	469b      	mov	fp, r3
 8014558:	9b08      	ldr	r3, [sp, #32]
 801455a:	1b9a      	subs	r2, r3, r6
 801455c:	d004      	beq.n	8014568 <_dtoa_r+0x778>
 801455e:	4659      	mov	r1, fp
 8014560:	4620      	mov	r0, r4
 8014562:	f001 f8eb 	bl	801573c <__pow5mult>
 8014566:	4683      	mov	fp, r0
 8014568:	2101      	movs	r1, #1
 801456a:	4620      	mov	r0, r4
 801456c:	f001 f848 	bl	8015600 <__i2b>
 8014570:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014572:	4606      	mov	r6, r0
 8014574:	2b00      	cmp	r3, #0
 8014576:	f000 81c6 	beq.w	8014906 <_dtoa_r+0xb16>
 801457a:	461a      	mov	r2, r3
 801457c:	4601      	mov	r1, r0
 801457e:	4620      	mov	r0, r4
 8014580:	f001 f8dc 	bl	801573c <__pow5mult>
 8014584:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014586:	4606      	mov	r6, r0
 8014588:	2b01      	cmp	r3, #1
 801458a:	dc3e      	bgt.n	801460a <_dtoa_r+0x81a>
 801458c:	9b02      	ldr	r3, [sp, #8]
 801458e:	2b00      	cmp	r3, #0
 8014590:	d137      	bne.n	8014602 <_dtoa_r+0x812>
 8014592:	9b03      	ldr	r3, [sp, #12]
 8014594:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014598:	2b00      	cmp	r3, #0
 801459a:	d134      	bne.n	8014606 <_dtoa_r+0x816>
 801459c:	9b03      	ldr	r3, [sp, #12]
 801459e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80145a2:	0d1b      	lsrs	r3, r3, #20
 80145a4:	051b      	lsls	r3, r3, #20
 80145a6:	b12b      	cbz	r3, 80145b4 <_dtoa_r+0x7c4>
 80145a8:	9b07      	ldr	r3, [sp, #28]
 80145aa:	f109 0901 	add.w	r9, r9, #1
 80145ae:	3301      	adds	r3, #1
 80145b0:	9307      	str	r3, [sp, #28]
 80145b2:	2301      	movs	r3, #1
 80145b4:	9308      	str	r3, [sp, #32]
 80145b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	d128      	bne.n	801460e <_dtoa_r+0x81e>
 80145bc:	2001      	movs	r0, #1
 80145be:	e02e      	b.n	801461e <_dtoa_r+0x82e>
 80145c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80145c2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80145c6:	e796      	b.n	80144f6 <_dtoa_r+0x706>
 80145c8:	9b08      	ldr	r3, [sp, #32]
 80145ca:	f108 36ff 	add.w	r6, r8, #4294967295
 80145ce:	42b3      	cmp	r3, r6
 80145d0:	bfb7      	itett	lt
 80145d2:	9b08      	ldrlt	r3, [sp, #32]
 80145d4:	1b9e      	subge	r6, r3, r6
 80145d6:	1af2      	sublt	r2, r6, r3
 80145d8:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80145da:	bfbf      	itttt	lt
 80145dc:	9608      	strlt	r6, [sp, #32]
 80145de:	189b      	addlt	r3, r3, r2
 80145e0:	930c      	strlt	r3, [sp, #48]	; 0x30
 80145e2:	2600      	movlt	r6, #0
 80145e4:	f1b8 0f00 	cmp.w	r8, #0
 80145e8:	bfb9      	ittee	lt
 80145ea:	eba9 0508 	sublt.w	r5, r9, r8
 80145ee:	2300      	movlt	r3, #0
 80145f0:	464d      	movge	r5, r9
 80145f2:	4643      	movge	r3, r8
 80145f4:	e781      	b.n	80144fa <_dtoa_r+0x70a>
 80145f6:	9e08      	ldr	r6, [sp, #32]
 80145f8:	464d      	mov	r5, r9
 80145fa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80145fc:	e786      	b.n	801450c <_dtoa_r+0x71c>
 80145fe:	9a08      	ldr	r2, [sp, #32]
 8014600:	e7ad      	b.n	801455e <_dtoa_r+0x76e>
 8014602:	2300      	movs	r3, #0
 8014604:	e7d6      	b.n	80145b4 <_dtoa_r+0x7c4>
 8014606:	9b02      	ldr	r3, [sp, #8]
 8014608:	e7d4      	b.n	80145b4 <_dtoa_r+0x7c4>
 801460a:	2300      	movs	r3, #0
 801460c:	9308      	str	r3, [sp, #32]
 801460e:	6933      	ldr	r3, [r6, #16]
 8014610:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8014614:	6918      	ldr	r0, [r3, #16]
 8014616:	f000 ffa5 	bl	8015564 <__hi0bits>
 801461a:	f1c0 0020 	rsb	r0, r0, #32
 801461e:	9b07      	ldr	r3, [sp, #28]
 8014620:	4418      	add	r0, r3
 8014622:	f010 001f 	ands.w	r0, r0, #31
 8014626:	d047      	beq.n	80146b8 <_dtoa_r+0x8c8>
 8014628:	f1c0 0320 	rsb	r3, r0, #32
 801462c:	2b04      	cmp	r3, #4
 801462e:	dd3b      	ble.n	80146a8 <_dtoa_r+0x8b8>
 8014630:	9b07      	ldr	r3, [sp, #28]
 8014632:	f1c0 001c 	rsb	r0, r0, #28
 8014636:	4481      	add	r9, r0
 8014638:	4405      	add	r5, r0
 801463a:	4403      	add	r3, r0
 801463c:	9307      	str	r3, [sp, #28]
 801463e:	f1b9 0f00 	cmp.w	r9, #0
 8014642:	dd05      	ble.n	8014650 <_dtoa_r+0x860>
 8014644:	4659      	mov	r1, fp
 8014646:	464a      	mov	r2, r9
 8014648:	4620      	mov	r0, r4
 801464a:	f001 f8c5 	bl	80157d8 <__lshift>
 801464e:	4683      	mov	fp, r0
 8014650:	9b07      	ldr	r3, [sp, #28]
 8014652:	2b00      	cmp	r3, #0
 8014654:	dd05      	ble.n	8014662 <_dtoa_r+0x872>
 8014656:	4631      	mov	r1, r6
 8014658:	461a      	mov	r2, r3
 801465a:	4620      	mov	r0, r4
 801465c:	f001 f8bc 	bl	80157d8 <__lshift>
 8014660:	4606      	mov	r6, r0
 8014662:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014664:	b353      	cbz	r3, 80146bc <_dtoa_r+0x8cc>
 8014666:	4631      	mov	r1, r6
 8014668:	4658      	mov	r0, fp
 801466a:	f001 f909 	bl	8015880 <__mcmp>
 801466e:	2800      	cmp	r0, #0
 8014670:	da24      	bge.n	80146bc <_dtoa_r+0x8cc>
 8014672:	2300      	movs	r3, #0
 8014674:	4659      	mov	r1, fp
 8014676:	220a      	movs	r2, #10
 8014678:	4620      	mov	r0, r4
 801467a:	f000 fefa 	bl	8015472 <__multadd>
 801467e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014680:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014684:	4683      	mov	fp, r0
 8014686:	2b00      	cmp	r3, #0
 8014688:	f000 8144 	beq.w	8014914 <_dtoa_r+0xb24>
 801468c:	2300      	movs	r3, #0
 801468e:	4639      	mov	r1, r7
 8014690:	220a      	movs	r2, #10
 8014692:	4620      	mov	r0, r4
 8014694:	f000 feed 	bl	8015472 <__multadd>
 8014698:	9b04      	ldr	r3, [sp, #16]
 801469a:	4607      	mov	r7, r0
 801469c:	2b00      	cmp	r3, #0
 801469e:	dc4d      	bgt.n	801473c <_dtoa_r+0x94c>
 80146a0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80146a2:	2b02      	cmp	r3, #2
 80146a4:	dd4a      	ble.n	801473c <_dtoa_r+0x94c>
 80146a6:	e011      	b.n	80146cc <_dtoa_r+0x8dc>
 80146a8:	d0c9      	beq.n	801463e <_dtoa_r+0x84e>
 80146aa:	9a07      	ldr	r2, [sp, #28]
 80146ac:	331c      	adds	r3, #28
 80146ae:	441a      	add	r2, r3
 80146b0:	4499      	add	r9, r3
 80146b2:	441d      	add	r5, r3
 80146b4:	4613      	mov	r3, r2
 80146b6:	e7c1      	b.n	801463c <_dtoa_r+0x84c>
 80146b8:	4603      	mov	r3, r0
 80146ba:	e7f6      	b.n	80146aa <_dtoa_r+0x8ba>
 80146bc:	f1b8 0f00 	cmp.w	r8, #0
 80146c0:	dc36      	bgt.n	8014730 <_dtoa_r+0x940>
 80146c2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80146c4:	2b02      	cmp	r3, #2
 80146c6:	dd33      	ble.n	8014730 <_dtoa_r+0x940>
 80146c8:	f8cd 8010 	str.w	r8, [sp, #16]
 80146cc:	9b04      	ldr	r3, [sp, #16]
 80146ce:	b963      	cbnz	r3, 80146ea <_dtoa_r+0x8fa>
 80146d0:	4631      	mov	r1, r6
 80146d2:	2205      	movs	r2, #5
 80146d4:	4620      	mov	r0, r4
 80146d6:	f000 fecc 	bl	8015472 <__multadd>
 80146da:	4601      	mov	r1, r0
 80146dc:	4606      	mov	r6, r0
 80146de:	4658      	mov	r0, fp
 80146e0:	f001 f8ce 	bl	8015880 <__mcmp>
 80146e4:	2800      	cmp	r0, #0
 80146e6:	f73f add3 	bgt.w	8014290 <_dtoa_r+0x4a0>
 80146ea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80146ec:	9d06      	ldr	r5, [sp, #24]
 80146ee:	ea6f 0a03 	mvn.w	sl, r3
 80146f2:	f04f 0900 	mov.w	r9, #0
 80146f6:	4631      	mov	r1, r6
 80146f8:	4620      	mov	r0, r4
 80146fa:	f000 fea3 	bl	8015444 <_Bfree>
 80146fe:	2f00      	cmp	r7, #0
 8014700:	f43f aebd 	beq.w	801447e <_dtoa_r+0x68e>
 8014704:	f1b9 0f00 	cmp.w	r9, #0
 8014708:	d005      	beq.n	8014716 <_dtoa_r+0x926>
 801470a:	45b9      	cmp	r9, r7
 801470c:	d003      	beq.n	8014716 <_dtoa_r+0x926>
 801470e:	4649      	mov	r1, r9
 8014710:	4620      	mov	r0, r4
 8014712:	f000 fe97 	bl	8015444 <_Bfree>
 8014716:	4639      	mov	r1, r7
 8014718:	4620      	mov	r0, r4
 801471a:	f000 fe93 	bl	8015444 <_Bfree>
 801471e:	e6ae      	b.n	801447e <_dtoa_r+0x68e>
 8014720:	2600      	movs	r6, #0
 8014722:	4637      	mov	r7, r6
 8014724:	e7e1      	b.n	80146ea <_dtoa_r+0x8fa>
 8014726:	46ba      	mov	sl, r7
 8014728:	4637      	mov	r7, r6
 801472a:	e5b1      	b.n	8014290 <_dtoa_r+0x4a0>
 801472c:	40240000 	.word	0x40240000
 8014730:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014732:	f8cd 8010 	str.w	r8, [sp, #16]
 8014736:	2b00      	cmp	r3, #0
 8014738:	f000 80f3 	beq.w	8014922 <_dtoa_r+0xb32>
 801473c:	2d00      	cmp	r5, #0
 801473e:	dd05      	ble.n	801474c <_dtoa_r+0x95c>
 8014740:	4639      	mov	r1, r7
 8014742:	462a      	mov	r2, r5
 8014744:	4620      	mov	r0, r4
 8014746:	f001 f847 	bl	80157d8 <__lshift>
 801474a:	4607      	mov	r7, r0
 801474c:	9b08      	ldr	r3, [sp, #32]
 801474e:	2b00      	cmp	r3, #0
 8014750:	d04c      	beq.n	80147ec <_dtoa_r+0x9fc>
 8014752:	6879      	ldr	r1, [r7, #4]
 8014754:	4620      	mov	r0, r4
 8014756:	f000 fe41 	bl	80153dc <_Balloc>
 801475a:	4605      	mov	r5, r0
 801475c:	693a      	ldr	r2, [r7, #16]
 801475e:	f107 010c 	add.w	r1, r7, #12
 8014762:	3202      	adds	r2, #2
 8014764:	0092      	lsls	r2, r2, #2
 8014766:	300c      	adds	r0, #12
 8014768:	f7fd fc50 	bl	801200c <memcpy>
 801476c:	2201      	movs	r2, #1
 801476e:	4629      	mov	r1, r5
 8014770:	4620      	mov	r0, r4
 8014772:	f001 f831 	bl	80157d8 <__lshift>
 8014776:	46b9      	mov	r9, r7
 8014778:	4607      	mov	r7, r0
 801477a:	9b06      	ldr	r3, [sp, #24]
 801477c:	9307      	str	r3, [sp, #28]
 801477e:	9b02      	ldr	r3, [sp, #8]
 8014780:	f003 0301 	and.w	r3, r3, #1
 8014784:	9308      	str	r3, [sp, #32]
 8014786:	4631      	mov	r1, r6
 8014788:	4658      	mov	r0, fp
 801478a:	f7ff faa3 	bl	8013cd4 <quorem>
 801478e:	4649      	mov	r1, r9
 8014790:	4605      	mov	r5, r0
 8014792:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8014796:	4658      	mov	r0, fp
 8014798:	f001 f872 	bl	8015880 <__mcmp>
 801479c:	463a      	mov	r2, r7
 801479e:	9002      	str	r0, [sp, #8]
 80147a0:	4631      	mov	r1, r6
 80147a2:	4620      	mov	r0, r4
 80147a4:	f001 f886 	bl	80158b4 <__mdiff>
 80147a8:	68c3      	ldr	r3, [r0, #12]
 80147aa:	4602      	mov	r2, r0
 80147ac:	bb03      	cbnz	r3, 80147f0 <_dtoa_r+0xa00>
 80147ae:	4601      	mov	r1, r0
 80147b0:	9009      	str	r0, [sp, #36]	; 0x24
 80147b2:	4658      	mov	r0, fp
 80147b4:	f001 f864 	bl	8015880 <__mcmp>
 80147b8:	4603      	mov	r3, r0
 80147ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80147bc:	4611      	mov	r1, r2
 80147be:	4620      	mov	r0, r4
 80147c0:	9309      	str	r3, [sp, #36]	; 0x24
 80147c2:	f000 fe3f 	bl	8015444 <_Bfree>
 80147c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80147c8:	b9a3      	cbnz	r3, 80147f4 <_dtoa_r+0xa04>
 80147ca:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80147cc:	b992      	cbnz	r2, 80147f4 <_dtoa_r+0xa04>
 80147ce:	9a08      	ldr	r2, [sp, #32]
 80147d0:	b982      	cbnz	r2, 80147f4 <_dtoa_r+0xa04>
 80147d2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80147d6:	d029      	beq.n	801482c <_dtoa_r+0xa3c>
 80147d8:	9b02      	ldr	r3, [sp, #8]
 80147da:	2b00      	cmp	r3, #0
 80147dc:	dd01      	ble.n	80147e2 <_dtoa_r+0x9f2>
 80147de:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80147e2:	9b07      	ldr	r3, [sp, #28]
 80147e4:	1c5d      	adds	r5, r3, #1
 80147e6:	f883 8000 	strb.w	r8, [r3]
 80147ea:	e784      	b.n	80146f6 <_dtoa_r+0x906>
 80147ec:	4638      	mov	r0, r7
 80147ee:	e7c2      	b.n	8014776 <_dtoa_r+0x986>
 80147f0:	2301      	movs	r3, #1
 80147f2:	e7e3      	b.n	80147bc <_dtoa_r+0x9cc>
 80147f4:	9a02      	ldr	r2, [sp, #8]
 80147f6:	2a00      	cmp	r2, #0
 80147f8:	db04      	blt.n	8014804 <_dtoa_r+0xa14>
 80147fa:	d123      	bne.n	8014844 <_dtoa_r+0xa54>
 80147fc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80147fe:	bb0a      	cbnz	r2, 8014844 <_dtoa_r+0xa54>
 8014800:	9a08      	ldr	r2, [sp, #32]
 8014802:	b9fa      	cbnz	r2, 8014844 <_dtoa_r+0xa54>
 8014804:	2b00      	cmp	r3, #0
 8014806:	ddec      	ble.n	80147e2 <_dtoa_r+0x9f2>
 8014808:	4659      	mov	r1, fp
 801480a:	2201      	movs	r2, #1
 801480c:	4620      	mov	r0, r4
 801480e:	f000 ffe3 	bl	80157d8 <__lshift>
 8014812:	4631      	mov	r1, r6
 8014814:	4683      	mov	fp, r0
 8014816:	f001 f833 	bl	8015880 <__mcmp>
 801481a:	2800      	cmp	r0, #0
 801481c:	dc03      	bgt.n	8014826 <_dtoa_r+0xa36>
 801481e:	d1e0      	bne.n	80147e2 <_dtoa_r+0x9f2>
 8014820:	f018 0f01 	tst.w	r8, #1
 8014824:	d0dd      	beq.n	80147e2 <_dtoa_r+0x9f2>
 8014826:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801482a:	d1d8      	bne.n	80147de <_dtoa_r+0x9ee>
 801482c:	9b07      	ldr	r3, [sp, #28]
 801482e:	9a07      	ldr	r2, [sp, #28]
 8014830:	1c5d      	adds	r5, r3, #1
 8014832:	2339      	movs	r3, #57	; 0x39
 8014834:	7013      	strb	r3, [r2, #0]
 8014836:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801483a:	1e6a      	subs	r2, r5, #1
 801483c:	2b39      	cmp	r3, #57	; 0x39
 801483e:	d04d      	beq.n	80148dc <_dtoa_r+0xaec>
 8014840:	3301      	adds	r3, #1
 8014842:	e052      	b.n	80148ea <_dtoa_r+0xafa>
 8014844:	9a07      	ldr	r2, [sp, #28]
 8014846:	2b00      	cmp	r3, #0
 8014848:	f102 0501 	add.w	r5, r2, #1
 801484c:	dd06      	ble.n	801485c <_dtoa_r+0xa6c>
 801484e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014852:	d0eb      	beq.n	801482c <_dtoa_r+0xa3c>
 8014854:	f108 0801 	add.w	r8, r8, #1
 8014858:	9b07      	ldr	r3, [sp, #28]
 801485a:	e7c4      	b.n	80147e6 <_dtoa_r+0x9f6>
 801485c:	9b06      	ldr	r3, [sp, #24]
 801485e:	9a04      	ldr	r2, [sp, #16]
 8014860:	1aeb      	subs	r3, r5, r3
 8014862:	4293      	cmp	r3, r2
 8014864:	f805 8c01 	strb.w	r8, [r5, #-1]
 8014868:	d021      	beq.n	80148ae <_dtoa_r+0xabe>
 801486a:	4659      	mov	r1, fp
 801486c:	2300      	movs	r3, #0
 801486e:	220a      	movs	r2, #10
 8014870:	4620      	mov	r0, r4
 8014872:	f000 fdfe 	bl	8015472 <__multadd>
 8014876:	45b9      	cmp	r9, r7
 8014878:	4683      	mov	fp, r0
 801487a:	f04f 0300 	mov.w	r3, #0
 801487e:	f04f 020a 	mov.w	r2, #10
 8014882:	4649      	mov	r1, r9
 8014884:	4620      	mov	r0, r4
 8014886:	d105      	bne.n	8014894 <_dtoa_r+0xaa4>
 8014888:	f000 fdf3 	bl	8015472 <__multadd>
 801488c:	4681      	mov	r9, r0
 801488e:	4607      	mov	r7, r0
 8014890:	9507      	str	r5, [sp, #28]
 8014892:	e778      	b.n	8014786 <_dtoa_r+0x996>
 8014894:	f000 fded 	bl	8015472 <__multadd>
 8014898:	4639      	mov	r1, r7
 801489a:	4681      	mov	r9, r0
 801489c:	2300      	movs	r3, #0
 801489e:	220a      	movs	r2, #10
 80148a0:	4620      	mov	r0, r4
 80148a2:	f000 fde6 	bl	8015472 <__multadd>
 80148a6:	4607      	mov	r7, r0
 80148a8:	e7f2      	b.n	8014890 <_dtoa_r+0xaa0>
 80148aa:	f04f 0900 	mov.w	r9, #0
 80148ae:	4659      	mov	r1, fp
 80148b0:	2201      	movs	r2, #1
 80148b2:	4620      	mov	r0, r4
 80148b4:	f000 ff90 	bl	80157d8 <__lshift>
 80148b8:	4631      	mov	r1, r6
 80148ba:	4683      	mov	fp, r0
 80148bc:	f000 ffe0 	bl	8015880 <__mcmp>
 80148c0:	2800      	cmp	r0, #0
 80148c2:	dcb8      	bgt.n	8014836 <_dtoa_r+0xa46>
 80148c4:	d102      	bne.n	80148cc <_dtoa_r+0xadc>
 80148c6:	f018 0f01 	tst.w	r8, #1
 80148ca:	d1b4      	bne.n	8014836 <_dtoa_r+0xa46>
 80148cc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80148d0:	1e6a      	subs	r2, r5, #1
 80148d2:	2b30      	cmp	r3, #48	; 0x30
 80148d4:	f47f af0f 	bne.w	80146f6 <_dtoa_r+0x906>
 80148d8:	4615      	mov	r5, r2
 80148da:	e7f7      	b.n	80148cc <_dtoa_r+0xadc>
 80148dc:	9b06      	ldr	r3, [sp, #24]
 80148de:	4293      	cmp	r3, r2
 80148e0:	d105      	bne.n	80148ee <_dtoa_r+0xafe>
 80148e2:	2331      	movs	r3, #49	; 0x31
 80148e4:	9a06      	ldr	r2, [sp, #24]
 80148e6:	f10a 0a01 	add.w	sl, sl, #1
 80148ea:	7013      	strb	r3, [r2, #0]
 80148ec:	e703      	b.n	80146f6 <_dtoa_r+0x906>
 80148ee:	4615      	mov	r5, r2
 80148f0:	e7a1      	b.n	8014836 <_dtoa_r+0xa46>
 80148f2:	4b17      	ldr	r3, [pc, #92]	; (8014950 <_dtoa_r+0xb60>)
 80148f4:	f7ff bae1 	b.w	8013eba <_dtoa_r+0xca>
 80148f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80148fa:	2b00      	cmp	r3, #0
 80148fc:	f47f aabb 	bne.w	8013e76 <_dtoa_r+0x86>
 8014900:	4b14      	ldr	r3, [pc, #80]	; (8014954 <_dtoa_r+0xb64>)
 8014902:	f7ff bada 	b.w	8013eba <_dtoa_r+0xca>
 8014906:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014908:	2b01      	cmp	r3, #1
 801490a:	f77f ae3f 	ble.w	801458c <_dtoa_r+0x79c>
 801490e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014910:	9308      	str	r3, [sp, #32]
 8014912:	e653      	b.n	80145bc <_dtoa_r+0x7cc>
 8014914:	9b04      	ldr	r3, [sp, #16]
 8014916:	2b00      	cmp	r3, #0
 8014918:	dc03      	bgt.n	8014922 <_dtoa_r+0xb32>
 801491a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801491c:	2b02      	cmp	r3, #2
 801491e:	f73f aed5 	bgt.w	80146cc <_dtoa_r+0x8dc>
 8014922:	9d06      	ldr	r5, [sp, #24]
 8014924:	4631      	mov	r1, r6
 8014926:	4658      	mov	r0, fp
 8014928:	f7ff f9d4 	bl	8013cd4 <quorem>
 801492c:	9b06      	ldr	r3, [sp, #24]
 801492e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8014932:	f805 8b01 	strb.w	r8, [r5], #1
 8014936:	9a04      	ldr	r2, [sp, #16]
 8014938:	1aeb      	subs	r3, r5, r3
 801493a:	429a      	cmp	r2, r3
 801493c:	ddb5      	ble.n	80148aa <_dtoa_r+0xaba>
 801493e:	4659      	mov	r1, fp
 8014940:	2300      	movs	r3, #0
 8014942:	220a      	movs	r2, #10
 8014944:	4620      	mov	r0, r4
 8014946:	f000 fd94 	bl	8015472 <__multadd>
 801494a:	4683      	mov	fp, r0
 801494c:	e7ea      	b.n	8014924 <_dtoa_r+0xb34>
 801494e:	bf00      	nop
 8014950:	0801a2e8 	.word	0x0801a2e8
 8014954:	0801a368 	.word	0x0801a368

08014958 <__sflush_r>:
 8014958:	898a      	ldrh	r2, [r1, #12]
 801495a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801495e:	4605      	mov	r5, r0
 8014960:	0710      	lsls	r0, r2, #28
 8014962:	460c      	mov	r4, r1
 8014964:	d458      	bmi.n	8014a18 <__sflush_r+0xc0>
 8014966:	684b      	ldr	r3, [r1, #4]
 8014968:	2b00      	cmp	r3, #0
 801496a:	dc05      	bgt.n	8014978 <__sflush_r+0x20>
 801496c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801496e:	2b00      	cmp	r3, #0
 8014970:	dc02      	bgt.n	8014978 <__sflush_r+0x20>
 8014972:	2000      	movs	r0, #0
 8014974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014978:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801497a:	2e00      	cmp	r6, #0
 801497c:	d0f9      	beq.n	8014972 <__sflush_r+0x1a>
 801497e:	2300      	movs	r3, #0
 8014980:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014984:	682f      	ldr	r7, [r5, #0]
 8014986:	6a21      	ldr	r1, [r4, #32]
 8014988:	602b      	str	r3, [r5, #0]
 801498a:	d032      	beq.n	80149f2 <__sflush_r+0x9a>
 801498c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801498e:	89a3      	ldrh	r3, [r4, #12]
 8014990:	075a      	lsls	r2, r3, #29
 8014992:	d505      	bpl.n	80149a0 <__sflush_r+0x48>
 8014994:	6863      	ldr	r3, [r4, #4]
 8014996:	1ac0      	subs	r0, r0, r3
 8014998:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801499a:	b10b      	cbz	r3, 80149a0 <__sflush_r+0x48>
 801499c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801499e:	1ac0      	subs	r0, r0, r3
 80149a0:	2300      	movs	r3, #0
 80149a2:	4602      	mov	r2, r0
 80149a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80149a6:	6a21      	ldr	r1, [r4, #32]
 80149a8:	4628      	mov	r0, r5
 80149aa:	47b0      	blx	r6
 80149ac:	1c43      	adds	r3, r0, #1
 80149ae:	89a3      	ldrh	r3, [r4, #12]
 80149b0:	d106      	bne.n	80149c0 <__sflush_r+0x68>
 80149b2:	6829      	ldr	r1, [r5, #0]
 80149b4:	291d      	cmp	r1, #29
 80149b6:	d848      	bhi.n	8014a4a <__sflush_r+0xf2>
 80149b8:	4a29      	ldr	r2, [pc, #164]	; (8014a60 <__sflush_r+0x108>)
 80149ba:	40ca      	lsrs	r2, r1
 80149bc:	07d6      	lsls	r6, r2, #31
 80149be:	d544      	bpl.n	8014a4a <__sflush_r+0xf2>
 80149c0:	2200      	movs	r2, #0
 80149c2:	6062      	str	r2, [r4, #4]
 80149c4:	6922      	ldr	r2, [r4, #16]
 80149c6:	04d9      	lsls	r1, r3, #19
 80149c8:	6022      	str	r2, [r4, #0]
 80149ca:	d504      	bpl.n	80149d6 <__sflush_r+0x7e>
 80149cc:	1c42      	adds	r2, r0, #1
 80149ce:	d101      	bne.n	80149d4 <__sflush_r+0x7c>
 80149d0:	682b      	ldr	r3, [r5, #0]
 80149d2:	b903      	cbnz	r3, 80149d6 <__sflush_r+0x7e>
 80149d4:	6560      	str	r0, [r4, #84]	; 0x54
 80149d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80149d8:	602f      	str	r7, [r5, #0]
 80149da:	2900      	cmp	r1, #0
 80149dc:	d0c9      	beq.n	8014972 <__sflush_r+0x1a>
 80149de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80149e2:	4299      	cmp	r1, r3
 80149e4:	d002      	beq.n	80149ec <__sflush_r+0x94>
 80149e6:	4628      	mov	r0, r5
 80149e8:	f001 f8fe 	bl	8015be8 <_free_r>
 80149ec:	2000      	movs	r0, #0
 80149ee:	6360      	str	r0, [r4, #52]	; 0x34
 80149f0:	e7c0      	b.n	8014974 <__sflush_r+0x1c>
 80149f2:	2301      	movs	r3, #1
 80149f4:	4628      	mov	r0, r5
 80149f6:	47b0      	blx	r6
 80149f8:	1c41      	adds	r1, r0, #1
 80149fa:	d1c8      	bne.n	801498e <__sflush_r+0x36>
 80149fc:	682b      	ldr	r3, [r5, #0]
 80149fe:	2b00      	cmp	r3, #0
 8014a00:	d0c5      	beq.n	801498e <__sflush_r+0x36>
 8014a02:	2b1d      	cmp	r3, #29
 8014a04:	d001      	beq.n	8014a0a <__sflush_r+0xb2>
 8014a06:	2b16      	cmp	r3, #22
 8014a08:	d101      	bne.n	8014a0e <__sflush_r+0xb6>
 8014a0a:	602f      	str	r7, [r5, #0]
 8014a0c:	e7b1      	b.n	8014972 <__sflush_r+0x1a>
 8014a0e:	89a3      	ldrh	r3, [r4, #12]
 8014a10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014a14:	81a3      	strh	r3, [r4, #12]
 8014a16:	e7ad      	b.n	8014974 <__sflush_r+0x1c>
 8014a18:	690f      	ldr	r7, [r1, #16]
 8014a1a:	2f00      	cmp	r7, #0
 8014a1c:	d0a9      	beq.n	8014972 <__sflush_r+0x1a>
 8014a1e:	0793      	lsls	r3, r2, #30
 8014a20:	bf18      	it	ne
 8014a22:	2300      	movne	r3, #0
 8014a24:	680e      	ldr	r6, [r1, #0]
 8014a26:	bf08      	it	eq
 8014a28:	694b      	ldreq	r3, [r1, #20]
 8014a2a:	eba6 0807 	sub.w	r8, r6, r7
 8014a2e:	600f      	str	r7, [r1, #0]
 8014a30:	608b      	str	r3, [r1, #8]
 8014a32:	f1b8 0f00 	cmp.w	r8, #0
 8014a36:	dd9c      	ble.n	8014972 <__sflush_r+0x1a>
 8014a38:	4643      	mov	r3, r8
 8014a3a:	463a      	mov	r2, r7
 8014a3c:	6a21      	ldr	r1, [r4, #32]
 8014a3e:	4628      	mov	r0, r5
 8014a40:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8014a42:	47b0      	blx	r6
 8014a44:	2800      	cmp	r0, #0
 8014a46:	dc06      	bgt.n	8014a56 <__sflush_r+0xfe>
 8014a48:	89a3      	ldrh	r3, [r4, #12]
 8014a4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014a4e:	81a3      	strh	r3, [r4, #12]
 8014a50:	f04f 30ff 	mov.w	r0, #4294967295
 8014a54:	e78e      	b.n	8014974 <__sflush_r+0x1c>
 8014a56:	4407      	add	r7, r0
 8014a58:	eba8 0800 	sub.w	r8, r8, r0
 8014a5c:	e7e9      	b.n	8014a32 <__sflush_r+0xda>
 8014a5e:	bf00      	nop
 8014a60:	20400001 	.word	0x20400001

08014a64 <_fflush_r>:
 8014a64:	b538      	push	{r3, r4, r5, lr}
 8014a66:	690b      	ldr	r3, [r1, #16]
 8014a68:	4605      	mov	r5, r0
 8014a6a:	460c      	mov	r4, r1
 8014a6c:	b1db      	cbz	r3, 8014aa6 <_fflush_r+0x42>
 8014a6e:	b118      	cbz	r0, 8014a78 <_fflush_r+0x14>
 8014a70:	6983      	ldr	r3, [r0, #24]
 8014a72:	b90b      	cbnz	r3, 8014a78 <_fflush_r+0x14>
 8014a74:	f000 f860 	bl	8014b38 <__sinit>
 8014a78:	4b0c      	ldr	r3, [pc, #48]	; (8014aac <_fflush_r+0x48>)
 8014a7a:	429c      	cmp	r4, r3
 8014a7c:	d109      	bne.n	8014a92 <_fflush_r+0x2e>
 8014a7e:	686c      	ldr	r4, [r5, #4]
 8014a80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014a84:	b17b      	cbz	r3, 8014aa6 <_fflush_r+0x42>
 8014a86:	4621      	mov	r1, r4
 8014a88:	4628      	mov	r0, r5
 8014a8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014a8e:	f7ff bf63 	b.w	8014958 <__sflush_r>
 8014a92:	4b07      	ldr	r3, [pc, #28]	; (8014ab0 <_fflush_r+0x4c>)
 8014a94:	429c      	cmp	r4, r3
 8014a96:	d101      	bne.n	8014a9c <_fflush_r+0x38>
 8014a98:	68ac      	ldr	r4, [r5, #8]
 8014a9a:	e7f1      	b.n	8014a80 <_fflush_r+0x1c>
 8014a9c:	4b05      	ldr	r3, [pc, #20]	; (8014ab4 <_fflush_r+0x50>)
 8014a9e:	429c      	cmp	r4, r3
 8014aa0:	bf08      	it	eq
 8014aa2:	68ec      	ldreq	r4, [r5, #12]
 8014aa4:	e7ec      	b.n	8014a80 <_fflush_r+0x1c>
 8014aa6:	2000      	movs	r0, #0
 8014aa8:	bd38      	pop	{r3, r4, r5, pc}
 8014aaa:	bf00      	nop
 8014aac:	0801a398 	.word	0x0801a398
 8014ab0:	0801a3b8 	.word	0x0801a3b8
 8014ab4:	0801a378 	.word	0x0801a378

08014ab8 <std>:
 8014ab8:	2300      	movs	r3, #0
 8014aba:	b510      	push	{r4, lr}
 8014abc:	4604      	mov	r4, r0
 8014abe:	e9c0 3300 	strd	r3, r3, [r0]
 8014ac2:	6083      	str	r3, [r0, #8]
 8014ac4:	8181      	strh	r1, [r0, #12]
 8014ac6:	6643      	str	r3, [r0, #100]	; 0x64
 8014ac8:	81c2      	strh	r2, [r0, #14]
 8014aca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014ace:	6183      	str	r3, [r0, #24]
 8014ad0:	4619      	mov	r1, r3
 8014ad2:	2208      	movs	r2, #8
 8014ad4:	305c      	adds	r0, #92	; 0x5c
 8014ad6:	f7fd faa4 	bl	8012022 <memset>
 8014ada:	4b05      	ldr	r3, [pc, #20]	; (8014af0 <std+0x38>)
 8014adc:	6224      	str	r4, [r4, #32]
 8014ade:	6263      	str	r3, [r4, #36]	; 0x24
 8014ae0:	4b04      	ldr	r3, [pc, #16]	; (8014af4 <std+0x3c>)
 8014ae2:	62a3      	str	r3, [r4, #40]	; 0x28
 8014ae4:	4b04      	ldr	r3, [pc, #16]	; (8014af8 <std+0x40>)
 8014ae6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8014ae8:	4b04      	ldr	r3, [pc, #16]	; (8014afc <std+0x44>)
 8014aea:	6323      	str	r3, [r4, #48]	; 0x30
 8014aec:	bd10      	pop	{r4, pc}
 8014aee:	bf00      	nop
 8014af0:	08016275 	.word	0x08016275
 8014af4:	08016297 	.word	0x08016297
 8014af8:	080162cf 	.word	0x080162cf
 8014afc:	080162f3 	.word	0x080162f3

08014b00 <_cleanup_r>:
 8014b00:	4901      	ldr	r1, [pc, #4]	; (8014b08 <_cleanup_r+0x8>)
 8014b02:	f000 b885 	b.w	8014c10 <_fwalk_reent>
 8014b06:	bf00      	nop
 8014b08:	08014a65 	.word	0x08014a65

08014b0c <__sfmoreglue>:
 8014b0c:	b570      	push	{r4, r5, r6, lr}
 8014b0e:	2568      	movs	r5, #104	; 0x68
 8014b10:	1e4a      	subs	r2, r1, #1
 8014b12:	4355      	muls	r5, r2
 8014b14:	460e      	mov	r6, r1
 8014b16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8014b1a:	f001 f8b1 	bl	8015c80 <_malloc_r>
 8014b1e:	4604      	mov	r4, r0
 8014b20:	b140      	cbz	r0, 8014b34 <__sfmoreglue+0x28>
 8014b22:	2100      	movs	r1, #0
 8014b24:	e9c0 1600 	strd	r1, r6, [r0]
 8014b28:	300c      	adds	r0, #12
 8014b2a:	60a0      	str	r0, [r4, #8]
 8014b2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8014b30:	f7fd fa77 	bl	8012022 <memset>
 8014b34:	4620      	mov	r0, r4
 8014b36:	bd70      	pop	{r4, r5, r6, pc}

08014b38 <__sinit>:
 8014b38:	6983      	ldr	r3, [r0, #24]
 8014b3a:	b510      	push	{r4, lr}
 8014b3c:	4604      	mov	r4, r0
 8014b3e:	bb33      	cbnz	r3, 8014b8e <__sinit+0x56>
 8014b40:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8014b44:	6503      	str	r3, [r0, #80]	; 0x50
 8014b46:	4b12      	ldr	r3, [pc, #72]	; (8014b90 <__sinit+0x58>)
 8014b48:	4a12      	ldr	r2, [pc, #72]	; (8014b94 <__sinit+0x5c>)
 8014b4a:	681b      	ldr	r3, [r3, #0]
 8014b4c:	6282      	str	r2, [r0, #40]	; 0x28
 8014b4e:	4298      	cmp	r0, r3
 8014b50:	bf04      	itt	eq
 8014b52:	2301      	moveq	r3, #1
 8014b54:	6183      	streq	r3, [r0, #24]
 8014b56:	f000 f81f 	bl	8014b98 <__sfp>
 8014b5a:	6060      	str	r0, [r4, #4]
 8014b5c:	4620      	mov	r0, r4
 8014b5e:	f000 f81b 	bl	8014b98 <__sfp>
 8014b62:	60a0      	str	r0, [r4, #8]
 8014b64:	4620      	mov	r0, r4
 8014b66:	f000 f817 	bl	8014b98 <__sfp>
 8014b6a:	2200      	movs	r2, #0
 8014b6c:	60e0      	str	r0, [r4, #12]
 8014b6e:	2104      	movs	r1, #4
 8014b70:	6860      	ldr	r0, [r4, #4]
 8014b72:	f7ff ffa1 	bl	8014ab8 <std>
 8014b76:	2201      	movs	r2, #1
 8014b78:	2109      	movs	r1, #9
 8014b7a:	68a0      	ldr	r0, [r4, #8]
 8014b7c:	f7ff ff9c 	bl	8014ab8 <std>
 8014b80:	2202      	movs	r2, #2
 8014b82:	2112      	movs	r1, #18
 8014b84:	68e0      	ldr	r0, [r4, #12]
 8014b86:	f7ff ff97 	bl	8014ab8 <std>
 8014b8a:	2301      	movs	r3, #1
 8014b8c:	61a3      	str	r3, [r4, #24]
 8014b8e:	bd10      	pop	{r4, pc}
 8014b90:	0801a2d4 	.word	0x0801a2d4
 8014b94:	08014b01 	.word	0x08014b01

08014b98 <__sfp>:
 8014b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b9a:	4b1b      	ldr	r3, [pc, #108]	; (8014c08 <__sfp+0x70>)
 8014b9c:	4607      	mov	r7, r0
 8014b9e:	681e      	ldr	r6, [r3, #0]
 8014ba0:	69b3      	ldr	r3, [r6, #24]
 8014ba2:	b913      	cbnz	r3, 8014baa <__sfp+0x12>
 8014ba4:	4630      	mov	r0, r6
 8014ba6:	f7ff ffc7 	bl	8014b38 <__sinit>
 8014baa:	3648      	adds	r6, #72	; 0x48
 8014bac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8014bb0:	3b01      	subs	r3, #1
 8014bb2:	d503      	bpl.n	8014bbc <__sfp+0x24>
 8014bb4:	6833      	ldr	r3, [r6, #0]
 8014bb6:	b133      	cbz	r3, 8014bc6 <__sfp+0x2e>
 8014bb8:	6836      	ldr	r6, [r6, #0]
 8014bba:	e7f7      	b.n	8014bac <__sfp+0x14>
 8014bbc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8014bc0:	b16d      	cbz	r5, 8014bde <__sfp+0x46>
 8014bc2:	3468      	adds	r4, #104	; 0x68
 8014bc4:	e7f4      	b.n	8014bb0 <__sfp+0x18>
 8014bc6:	2104      	movs	r1, #4
 8014bc8:	4638      	mov	r0, r7
 8014bca:	f7ff ff9f 	bl	8014b0c <__sfmoreglue>
 8014bce:	6030      	str	r0, [r6, #0]
 8014bd0:	2800      	cmp	r0, #0
 8014bd2:	d1f1      	bne.n	8014bb8 <__sfp+0x20>
 8014bd4:	230c      	movs	r3, #12
 8014bd6:	4604      	mov	r4, r0
 8014bd8:	603b      	str	r3, [r7, #0]
 8014bda:	4620      	mov	r0, r4
 8014bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014bde:	4b0b      	ldr	r3, [pc, #44]	; (8014c0c <__sfp+0x74>)
 8014be0:	6665      	str	r5, [r4, #100]	; 0x64
 8014be2:	e9c4 5500 	strd	r5, r5, [r4]
 8014be6:	60a5      	str	r5, [r4, #8]
 8014be8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8014bec:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8014bf0:	2208      	movs	r2, #8
 8014bf2:	4629      	mov	r1, r5
 8014bf4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8014bf8:	f7fd fa13 	bl	8012022 <memset>
 8014bfc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014c00:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8014c04:	e7e9      	b.n	8014bda <__sfp+0x42>
 8014c06:	bf00      	nop
 8014c08:	0801a2d4 	.word	0x0801a2d4
 8014c0c:	ffff0001 	.word	0xffff0001

08014c10 <_fwalk_reent>:
 8014c10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014c14:	4680      	mov	r8, r0
 8014c16:	4689      	mov	r9, r1
 8014c18:	2600      	movs	r6, #0
 8014c1a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8014c1e:	b914      	cbnz	r4, 8014c26 <_fwalk_reent+0x16>
 8014c20:	4630      	mov	r0, r6
 8014c22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014c26:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8014c2a:	3f01      	subs	r7, #1
 8014c2c:	d501      	bpl.n	8014c32 <_fwalk_reent+0x22>
 8014c2e:	6824      	ldr	r4, [r4, #0]
 8014c30:	e7f5      	b.n	8014c1e <_fwalk_reent+0xe>
 8014c32:	89ab      	ldrh	r3, [r5, #12]
 8014c34:	2b01      	cmp	r3, #1
 8014c36:	d907      	bls.n	8014c48 <_fwalk_reent+0x38>
 8014c38:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014c3c:	3301      	adds	r3, #1
 8014c3e:	d003      	beq.n	8014c48 <_fwalk_reent+0x38>
 8014c40:	4629      	mov	r1, r5
 8014c42:	4640      	mov	r0, r8
 8014c44:	47c8      	blx	r9
 8014c46:	4306      	orrs	r6, r0
 8014c48:	3568      	adds	r5, #104	; 0x68
 8014c4a:	e7ee      	b.n	8014c2a <_fwalk_reent+0x1a>

08014c4c <rshift>:
 8014c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014c4e:	6906      	ldr	r6, [r0, #16]
 8014c50:	114b      	asrs	r3, r1, #5
 8014c52:	429e      	cmp	r6, r3
 8014c54:	f100 0414 	add.w	r4, r0, #20
 8014c58:	dd31      	ble.n	8014cbe <rshift+0x72>
 8014c5a:	f011 011f 	ands.w	r1, r1, #31
 8014c5e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8014c62:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8014c66:	d108      	bne.n	8014c7a <rshift+0x2e>
 8014c68:	4621      	mov	r1, r4
 8014c6a:	42b2      	cmp	r2, r6
 8014c6c:	460b      	mov	r3, r1
 8014c6e:	d211      	bcs.n	8014c94 <rshift+0x48>
 8014c70:	f852 3b04 	ldr.w	r3, [r2], #4
 8014c74:	f841 3b04 	str.w	r3, [r1], #4
 8014c78:	e7f7      	b.n	8014c6a <rshift+0x1e>
 8014c7a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8014c7e:	4623      	mov	r3, r4
 8014c80:	f1c1 0c20 	rsb	ip, r1, #32
 8014c84:	40cd      	lsrs	r5, r1
 8014c86:	3204      	adds	r2, #4
 8014c88:	42b2      	cmp	r2, r6
 8014c8a:	4617      	mov	r7, r2
 8014c8c:	d30d      	bcc.n	8014caa <rshift+0x5e>
 8014c8e:	601d      	str	r5, [r3, #0]
 8014c90:	b105      	cbz	r5, 8014c94 <rshift+0x48>
 8014c92:	3304      	adds	r3, #4
 8014c94:	42a3      	cmp	r3, r4
 8014c96:	eba3 0204 	sub.w	r2, r3, r4
 8014c9a:	bf08      	it	eq
 8014c9c:	2300      	moveq	r3, #0
 8014c9e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014ca2:	6102      	str	r2, [r0, #16]
 8014ca4:	bf08      	it	eq
 8014ca6:	6143      	streq	r3, [r0, #20]
 8014ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014caa:	683f      	ldr	r7, [r7, #0]
 8014cac:	fa07 f70c 	lsl.w	r7, r7, ip
 8014cb0:	433d      	orrs	r5, r7
 8014cb2:	f843 5b04 	str.w	r5, [r3], #4
 8014cb6:	f852 5b04 	ldr.w	r5, [r2], #4
 8014cba:	40cd      	lsrs	r5, r1
 8014cbc:	e7e4      	b.n	8014c88 <rshift+0x3c>
 8014cbe:	4623      	mov	r3, r4
 8014cc0:	e7e8      	b.n	8014c94 <rshift+0x48>

08014cc2 <__hexdig_fun>:
 8014cc2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014cc6:	2b09      	cmp	r3, #9
 8014cc8:	d802      	bhi.n	8014cd0 <__hexdig_fun+0xe>
 8014cca:	3820      	subs	r0, #32
 8014ccc:	b2c0      	uxtb	r0, r0
 8014cce:	4770      	bx	lr
 8014cd0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8014cd4:	2b05      	cmp	r3, #5
 8014cd6:	d801      	bhi.n	8014cdc <__hexdig_fun+0x1a>
 8014cd8:	3847      	subs	r0, #71	; 0x47
 8014cda:	e7f7      	b.n	8014ccc <__hexdig_fun+0xa>
 8014cdc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8014ce0:	2b05      	cmp	r3, #5
 8014ce2:	d801      	bhi.n	8014ce8 <__hexdig_fun+0x26>
 8014ce4:	3827      	subs	r0, #39	; 0x27
 8014ce6:	e7f1      	b.n	8014ccc <__hexdig_fun+0xa>
 8014ce8:	2000      	movs	r0, #0
 8014cea:	4770      	bx	lr

08014cec <__gethex>:
 8014cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cf0:	b08b      	sub	sp, #44	; 0x2c
 8014cf2:	9002      	str	r0, [sp, #8]
 8014cf4:	9816      	ldr	r0, [sp, #88]	; 0x58
 8014cf6:	468a      	mov	sl, r1
 8014cf8:	4690      	mov	r8, r2
 8014cfa:	9306      	str	r3, [sp, #24]
 8014cfc:	f000 fad1 	bl	80152a2 <__localeconv_l>
 8014d00:	6803      	ldr	r3, [r0, #0]
 8014d02:	f04f 0b00 	mov.w	fp, #0
 8014d06:	4618      	mov	r0, r3
 8014d08:	9303      	str	r3, [sp, #12]
 8014d0a:	f7eb fa39 	bl	8000180 <strlen>
 8014d0e:	9b03      	ldr	r3, [sp, #12]
 8014d10:	9001      	str	r0, [sp, #4]
 8014d12:	4403      	add	r3, r0
 8014d14:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8014d18:	9307      	str	r3, [sp, #28]
 8014d1a:	f8da 3000 	ldr.w	r3, [sl]
 8014d1e:	3302      	adds	r3, #2
 8014d20:	461f      	mov	r7, r3
 8014d22:	f813 0b01 	ldrb.w	r0, [r3], #1
 8014d26:	2830      	cmp	r0, #48	; 0x30
 8014d28:	d06c      	beq.n	8014e04 <__gethex+0x118>
 8014d2a:	f7ff ffca 	bl	8014cc2 <__hexdig_fun>
 8014d2e:	4604      	mov	r4, r0
 8014d30:	2800      	cmp	r0, #0
 8014d32:	d16a      	bne.n	8014e0a <__gethex+0x11e>
 8014d34:	9a01      	ldr	r2, [sp, #4]
 8014d36:	9903      	ldr	r1, [sp, #12]
 8014d38:	4638      	mov	r0, r7
 8014d3a:	f001 fade 	bl	80162fa <strncmp>
 8014d3e:	2800      	cmp	r0, #0
 8014d40:	d166      	bne.n	8014e10 <__gethex+0x124>
 8014d42:	9b01      	ldr	r3, [sp, #4]
 8014d44:	5cf8      	ldrb	r0, [r7, r3]
 8014d46:	18fe      	adds	r6, r7, r3
 8014d48:	f7ff ffbb 	bl	8014cc2 <__hexdig_fun>
 8014d4c:	2800      	cmp	r0, #0
 8014d4e:	d062      	beq.n	8014e16 <__gethex+0x12a>
 8014d50:	4633      	mov	r3, r6
 8014d52:	7818      	ldrb	r0, [r3, #0]
 8014d54:	461f      	mov	r7, r3
 8014d56:	2830      	cmp	r0, #48	; 0x30
 8014d58:	f103 0301 	add.w	r3, r3, #1
 8014d5c:	d0f9      	beq.n	8014d52 <__gethex+0x66>
 8014d5e:	f7ff ffb0 	bl	8014cc2 <__hexdig_fun>
 8014d62:	fab0 f580 	clz	r5, r0
 8014d66:	4634      	mov	r4, r6
 8014d68:	f04f 0b01 	mov.w	fp, #1
 8014d6c:	096d      	lsrs	r5, r5, #5
 8014d6e:	463a      	mov	r2, r7
 8014d70:	4616      	mov	r6, r2
 8014d72:	7830      	ldrb	r0, [r6, #0]
 8014d74:	3201      	adds	r2, #1
 8014d76:	f7ff ffa4 	bl	8014cc2 <__hexdig_fun>
 8014d7a:	2800      	cmp	r0, #0
 8014d7c:	d1f8      	bne.n	8014d70 <__gethex+0x84>
 8014d7e:	9a01      	ldr	r2, [sp, #4]
 8014d80:	9903      	ldr	r1, [sp, #12]
 8014d82:	4630      	mov	r0, r6
 8014d84:	f001 fab9 	bl	80162fa <strncmp>
 8014d88:	b950      	cbnz	r0, 8014da0 <__gethex+0xb4>
 8014d8a:	b954      	cbnz	r4, 8014da2 <__gethex+0xb6>
 8014d8c:	9b01      	ldr	r3, [sp, #4]
 8014d8e:	18f4      	adds	r4, r6, r3
 8014d90:	4622      	mov	r2, r4
 8014d92:	4616      	mov	r6, r2
 8014d94:	7830      	ldrb	r0, [r6, #0]
 8014d96:	3201      	adds	r2, #1
 8014d98:	f7ff ff93 	bl	8014cc2 <__hexdig_fun>
 8014d9c:	2800      	cmp	r0, #0
 8014d9e:	d1f8      	bne.n	8014d92 <__gethex+0xa6>
 8014da0:	b10c      	cbz	r4, 8014da6 <__gethex+0xba>
 8014da2:	1ba4      	subs	r4, r4, r6
 8014da4:	00a4      	lsls	r4, r4, #2
 8014da6:	7833      	ldrb	r3, [r6, #0]
 8014da8:	2b50      	cmp	r3, #80	; 0x50
 8014daa:	d001      	beq.n	8014db0 <__gethex+0xc4>
 8014dac:	2b70      	cmp	r3, #112	; 0x70
 8014dae:	d140      	bne.n	8014e32 <__gethex+0x146>
 8014db0:	7873      	ldrb	r3, [r6, #1]
 8014db2:	2b2b      	cmp	r3, #43	; 0x2b
 8014db4:	d031      	beq.n	8014e1a <__gethex+0x12e>
 8014db6:	2b2d      	cmp	r3, #45	; 0x2d
 8014db8:	d033      	beq.n	8014e22 <__gethex+0x136>
 8014dba:	f04f 0900 	mov.w	r9, #0
 8014dbe:	1c71      	adds	r1, r6, #1
 8014dc0:	7808      	ldrb	r0, [r1, #0]
 8014dc2:	f7ff ff7e 	bl	8014cc2 <__hexdig_fun>
 8014dc6:	1e43      	subs	r3, r0, #1
 8014dc8:	b2db      	uxtb	r3, r3
 8014dca:	2b18      	cmp	r3, #24
 8014dcc:	d831      	bhi.n	8014e32 <__gethex+0x146>
 8014dce:	f1a0 0210 	sub.w	r2, r0, #16
 8014dd2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014dd6:	f7ff ff74 	bl	8014cc2 <__hexdig_fun>
 8014dda:	1e43      	subs	r3, r0, #1
 8014ddc:	b2db      	uxtb	r3, r3
 8014dde:	2b18      	cmp	r3, #24
 8014de0:	d922      	bls.n	8014e28 <__gethex+0x13c>
 8014de2:	f1b9 0f00 	cmp.w	r9, #0
 8014de6:	d000      	beq.n	8014dea <__gethex+0xfe>
 8014de8:	4252      	negs	r2, r2
 8014dea:	4414      	add	r4, r2
 8014dec:	f8ca 1000 	str.w	r1, [sl]
 8014df0:	b30d      	cbz	r5, 8014e36 <__gethex+0x14a>
 8014df2:	f1bb 0f00 	cmp.w	fp, #0
 8014df6:	bf0c      	ite	eq
 8014df8:	2706      	moveq	r7, #6
 8014dfa:	2700      	movne	r7, #0
 8014dfc:	4638      	mov	r0, r7
 8014dfe:	b00b      	add	sp, #44	; 0x2c
 8014e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e04:	f10b 0b01 	add.w	fp, fp, #1
 8014e08:	e78a      	b.n	8014d20 <__gethex+0x34>
 8014e0a:	2500      	movs	r5, #0
 8014e0c:	462c      	mov	r4, r5
 8014e0e:	e7ae      	b.n	8014d6e <__gethex+0x82>
 8014e10:	463e      	mov	r6, r7
 8014e12:	2501      	movs	r5, #1
 8014e14:	e7c7      	b.n	8014da6 <__gethex+0xba>
 8014e16:	4604      	mov	r4, r0
 8014e18:	e7fb      	b.n	8014e12 <__gethex+0x126>
 8014e1a:	f04f 0900 	mov.w	r9, #0
 8014e1e:	1cb1      	adds	r1, r6, #2
 8014e20:	e7ce      	b.n	8014dc0 <__gethex+0xd4>
 8014e22:	f04f 0901 	mov.w	r9, #1
 8014e26:	e7fa      	b.n	8014e1e <__gethex+0x132>
 8014e28:	230a      	movs	r3, #10
 8014e2a:	fb03 0202 	mla	r2, r3, r2, r0
 8014e2e:	3a10      	subs	r2, #16
 8014e30:	e7cf      	b.n	8014dd2 <__gethex+0xe6>
 8014e32:	4631      	mov	r1, r6
 8014e34:	e7da      	b.n	8014dec <__gethex+0x100>
 8014e36:	4629      	mov	r1, r5
 8014e38:	1bf3      	subs	r3, r6, r7
 8014e3a:	3b01      	subs	r3, #1
 8014e3c:	2b07      	cmp	r3, #7
 8014e3e:	dc49      	bgt.n	8014ed4 <__gethex+0x1e8>
 8014e40:	9802      	ldr	r0, [sp, #8]
 8014e42:	f000 facb 	bl	80153dc <_Balloc>
 8014e46:	f04f 0b00 	mov.w	fp, #0
 8014e4a:	4605      	mov	r5, r0
 8014e4c:	46da      	mov	sl, fp
 8014e4e:	9b01      	ldr	r3, [sp, #4]
 8014e50:	f100 0914 	add.w	r9, r0, #20
 8014e54:	f1c3 0301 	rsb	r3, r3, #1
 8014e58:	f8cd 9010 	str.w	r9, [sp, #16]
 8014e5c:	9308      	str	r3, [sp, #32]
 8014e5e:	42b7      	cmp	r7, r6
 8014e60:	d33b      	bcc.n	8014eda <__gethex+0x1ee>
 8014e62:	9804      	ldr	r0, [sp, #16]
 8014e64:	f840 ab04 	str.w	sl, [r0], #4
 8014e68:	eba0 0009 	sub.w	r0, r0, r9
 8014e6c:	1080      	asrs	r0, r0, #2
 8014e6e:	6128      	str	r0, [r5, #16]
 8014e70:	0147      	lsls	r7, r0, #5
 8014e72:	4650      	mov	r0, sl
 8014e74:	f000 fb76 	bl	8015564 <__hi0bits>
 8014e78:	f8d8 6000 	ldr.w	r6, [r8]
 8014e7c:	1a3f      	subs	r7, r7, r0
 8014e7e:	42b7      	cmp	r7, r6
 8014e80:	dd64      	ble.n	8014f4c <__gethex+0x260>
 8014e82:	1bbf      	subs	r7, r7, r6
 8014e84:	4639      	mov	r1, r7
 8014e86:	4628      	mov	r0, r5
 8014e88:	f000 fe7f 	bl	8015b8a <__any_on>
 8014e8c:	4682      	mov	sl, r0
 8014e8e:	b178      	cbz	r0, 8014eb0 <__gethex+0x1c4>
 8014e90:	f04f 0a01 	mov.w	sl, #1
 8014e94:	1e7b      	subs	r3, r7, #1
 8014e96:	1159      	asrs	r1, r3, #5
 8014e98:	f003 021f 	and.w	r2, r3, #31
 8014e9c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8014ea0:	fa0a f202 	lsl.w	r2, sl, r2
 8014ea4:	420a      	tst	r2, r1
 8014ea6:	d003      	beq.n	8014eb0 <__gethex+0x1c4>
 8014ea8:	4553      	cmp	r3, sl
 8014eaa:	dc46      	bgt.n	8014f3a <__gethex+0x24e>
 8014eac:	f04f 0a02 	mov.w	sl, #2
 8014eb0:	4639      	mov	r1, r7
 8014eb2:	4628      	mov	r0, r5
 8014eb4:	f7ff feca 	bl	8014c4c <rshift>
 8014eb8:	443c      	add	r4, r7
 8014eba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014ebe:	42a3      	cmp	r3, r4
 8014ec0:	da52      	bge.n	8014f68 <__gethex+0x27c>
 8014ec2:	4629      	mov	r1, r5
 8014ec4:	9802      	ldr	r0, [sp, #8]
 8014ec6:	f000 fabd 	bl	8015444 <_Bfree>
 8014eca:	2300      	movs	r3, #0
 8014ecc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014ece:	27a3      	movs	r7, #163	; 0xa3
 8014ed0:	6013      	str	r3, [r2, #0]
 8014ed2:	e793      	b.n	8014dfc <__gethex+0x110>
 8014ed4:	3101      	adds	r1, #1
 8014ed6:	105b      	asrs	r3, r3, #1
 8014ed8:	e7b0      	b.n	8014e3c <__gethex+0x150>
 8014eda:	1e73      	subs	r3, r6, #1
 8014edc:	9305      	str	r3, [sp, #20]
 8014ede:	9a07      	ldr	r2, [sp, #28]
 8014ee0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014ee4:	4293      	cmp	r3, r2
 8014ee6:	d018      	beq.n	8014f1a <__gethex+0x22e>
 8014ee8:	f1bb 0f20 	cmp.w	fp, #32
 8014eec:	d107      	bne.n	8014efe <__gethex+0x212>
 8014eee:	9b04      	ldr	r3, [sp, #16]
 8014ef0:	f8c3 a000 	str.w	sl, [r3]
 8014ef4:	f04f 0a00 	mov.w	sl, #0
 8014ef8:	46d3      	mov	fp, sl
 8014efa:	3304      	adds	r3, #4
 8014efc:	9304      	str	r3, [sp, #16]
 8014efe:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8014f02:	f7ff fede 	bl	8014cc2 <__hexdig_fun>
 8014f06:	f000 000f 	and.w	r0, r0, #15
 8014f0a:	fa00 f00b 	lsl.w	r0, r0, fp
 8014f0e:	ea4a 0a00 	orr.w	sl, sl, r0
 8014f12:	f10b 0b04 	add.w	fp, fp, #4
 8014f16:	9b05      	ldr	r3, [sp, #20]
 8014f18:	e00d      	b.n	8014f36 <__gethex+0x24a>
 8014f1a:	9b05      	ldr	r3, [sp, #20]
 8014f1c:	9a08      	ldr	r2, [sp, #32]
 8014f1e:	4413      	add	r3, r2
 8014f20:	42bb      	cmp	r3, r7
 8014f22:	d3e1      	bcc.n	8014ee8 <__gethex+0x1fc>
 8014f24:	4618      	mov	r0, r3
 8014f26:	9a01      	ldr	r2, [sp, #4]
 8014f28:	9903      	ldr	r1, [sp, #12]
 8014f2a:	9309      	str	r3, [sp, #36]	; 0x24
 8014f2c:	f001 f9e5 	bl	80162fa <strncmp>
 8014f30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014f32:	2800      	cmp	r0, #0
 8014f34:	d1d8      	bne.n	8014ee8 <__gethex+0x1fc>
 8014f36:	461e      	mov	r6, r3
 8014f38:	e791      	b.n	8014e5e <__gethex+0x172>
 8014f3a:	1eb9      	subs	r1, r7, #2
 8014f3c:	4628      	mov	r0, r5
 8014f3e:	f000 fe24 	bl	8015b8a <__any_on>
 8014f42:	2800      	cmp	r0, #0
 8014f44:	d0b2      	beq.n	8014eac <__gethex+0x1c0>
 8014f46:	f04f 0a03 	mov.w	sl, #3
 8014f4a:	e7b1      	b.n	8014eb0 <__gethex+0x1c4>
 8014f4c:	da09      	bge.n	8014f62 <__gethex+0x276>
 8014f4e:	1bf7      	subs	r7, r6, r7
 8014f50:	4629      	mov	r1, r5
 8014f52:	463a      	mov	r2, r7
 8014f54:	9802      	ldr	r0, [sp, #8]
 8014f56:	f000 fc3f 	bl	80157d8 <__lshift>
 8014f5a:	4605      	mov	r5, r0
 8014f5c:	1be4      	subs	r4, r4, r7
 8014f5e:	f100 0914 	add.w	r9, r0, #20
 8014f62:	f04f 0a00 	mov.w	sl, #0
 8014f66:	e7a8      	b.n	8014eba <__gethex+0x1ce>
 8014f68:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8014f6c:	42a0      	cmp	r0, r4
 8014f6e:	dd6b      	ble.n	8015048 <__gethex+0x35c>
 8014f70:	1b04      	subs	r4, r0, r4
 8014f72:	42a6      	cmp	r6, r4
 8014f74:	dc2e      	bgt.n	8014fd4 <__gethex+0x2e8>
 8014f76:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014f7a:	2b02      	cmp	r3, #2
 8014f7c:	d022      	beq.n	8014fc4 <__gethex+0x2d8>
 8014f7e:	2b03      	cmp	r3, #3
 8014f80:	d024      	beq.n	8014fcc <__gethex+0x2e0>
 8014f82:	2b01      	cmp	r3, #1
 8014f84:	d115      	bne.n	8014fb2 <__gethex+0x2c6>
 8014f86:	42a6      	cmp	r6, r4
 8014f88:	d113      	bne.n	8014fb2 <__gethex+0x2c6>
 8014f8a:	2e01      	cmp	r6, #1
 8014f8c:	dc0b      	bgt.n	8014fa6 <__gethex+0x2ba>
 8014f8e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014f92:	9a06      	ldr	r2, [sp, #24]
 8014f94:	2762      	movs	r7, #98	; 0x62
 8014f96:	6013      	str	r3, [r2, #0]
 8014f98:	2301      	movs	r3, #1
 8014f9a:	612b      	str	r3, [r5, #16]
 8014f9c:	f8c9 3000 	str.w	r3, [r9]
 8014fa0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014fa2:	601d      	str	r5, [r3, #0]
 8014fa4:	e72a      	b.n	8014dfc <__gethex+0x110>
 8014fa6:	1e71      	subs	r1, r6, #1
 8014fa8:	4628      	mov	r0, r5
 8014faa:	f000 fdee 	bl	8015b8a <__any_on>
 8014fae:	2800      	cmp	r0, #0
 8014fb0:	d1ed      	bne.n	8014f8e <__gethex+0x2a2>
 8014fb2:	4629      	mov	r1, r5
 8014fb4:	9802      	ldr	r0, [sp, #8]
 8014fb6:	f000 fa45 	bl	8015444 <_Bfree>
 8014fba:	2300      	movs	r3, #0
 8014fbc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014fbe:	2750      	movs	r7, #80	; 0x50
 8014fc0:	6013      	str	r3, [r2, #0]
 8014fc2:	e71b      	b.n	8014dfc <__gethex+0x110>
 8014fc4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014fc6:	2b00      	cmp	r3, #0
 8014fc8:	d0e1      	beq.n	8014f8e <__gethex+0x2a2>
 8014fca:	e7f2      	b.n	8014fb2 <__gethex+0x2c6>
 8014fcc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014fce:	2b00      	cmp	r3, #0
 8014fd0:	d1dd      	bne.n	8014f8e <__gethex+0x2a2>
 8014fd2:	e7ee      	b.n	8014fb2 <__gethex+0x2c6>
 8014fd4:	1e67      	subs	r7, r4, #1
 8014fd6:	f1ba 0f00 	cmp.w	sl, #0
 8014fda:	d132      	bne.n	8015042 <__gethex+0x356>
 8014fdc:	b127      	cbz	r7, 8014fe8 <__gethex+0x2fc>
 8014fde:	4639      	mov	r1, r7
 8014fe0:	4628      	mov	r0, r5
 8014fe2:	f000 fdd2 	bl	8015b8a <__any_on>
 8014fe6:	4682      	mov	sl, r0
 8014fe8:	2301      	movs	r3, #1
 8014fea:	117a      	asrs	r2, r7, #5
 8014fec:	f007 071f 	and.w	r7, r7, #31
 8014ff0:	fa03 f707 	lsl.w	r7, r3, r7
 8014ff4:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8014ff8:	4621      	mov	r1, r4
 8014ffa:	421f      	tst	r7, r3
 8014ffc:	f04f 0702 	mov.w	r7, #2
 8015000:	4628      	mov	r0, r5
 8015002:	bf18      	it	ne
 8015004:	f04a 0a02 	orrne.w	sl, sl, #2
 8015008:	1b36      	subs	r6, r6, r4
 801500a:	f7ff fe1f 	bl	8014c4c <rshift>
 801500e:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8015012:	f1ba 0f00 	cmp.w	sl, #0
 8015016:	d048      	beq.n	80150aa <__gethex+0x3be>
 8015018:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801501c:	2b02      	cmp	r3, #2
 801501e:	d015      	beq.n	801504c <__gethex+0x360>
 8015020:	2b03      	cmp	r3, #3
 8015022:	d017      	beq.n	8015054 <__gethex+0x368>
 8015024:	2b01      	cmp	r3, #1
 8015026:	d109      	bne.n	801503c <__gethex+0x350>
 8015028:	f01a 0f02 	tst.w	sl, #2
 801502c:	d006      	beq.n	801503c <__gethex+0x350>
 801502e:	f8d9 3000 	ldr.w	r3, [r9]
 8015032:	ea4a 0a03 	orr.w	sl, sl, r3
 8015036:	f01a 0f01 	tst.w	sl, #1
 801503a:	d10e      	bne.n	801505a <__gethex+0x36e>
 801503c:	f047 0710 	orr.w	r7, r7, #16
 8015040:	e033      	b.n	80150aa <__gethex+0x3be>
 8015042:	f04f 0a01 	mov.w	sl, #1
 8015046:	e7cf      	b.n	8014fe8 <__gethex+0x2fc>
 8015048:	2701      	movs	r7, #1
 801504a:	e7e2      	b.n	8015012 <__gethex+0x326>
 801504c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801504e:	f1c3 0301 	rsb	r3, r3, #1
 8015052:	9315      	str	r3, [sp, #84]	; 0x54
 8015054:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015056:	2b00      	cmp	r3, #0
 8015058:	d0f0      	beq.n	801503c <__gethex+0x350>
 801505a:	f04f 0c00 	mov.w	ip, #0
 801505e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8015062:	f105 0314 	add.w	r3, r5, #20
 8015066:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801506a:	eb03 010a 	add.w	r1, r3, sl
 801506e:	4618      	mov	r0, r3
 8015070:	f853 2b04 	ldr.w	r2, [r3], #4
 8015074:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015078:	d01c      	beq.n	80150b4 <__gethex+0x3c8>
 801507a:	3201      	adds	r2, #1
 801507c:	6002      	str	r2, [r0, #0]
 801507e:	2f02      	cmp	r7, #2
 8015080:	f105 0314 	add.w	r3, r5, #20
 8015084:	d138      	bne.n	80150f8 <__gethex+0x40c>
 8015086:	f8d8 2000 	ldr.w	r2, [r8]
 801508a:	3a01      	subs	r2, #1
 801508c:	42b2      	cmp	r2, r6
 801508e:	d10a      	bne.n	80150a6 <__gethex+0x3ba>
 8015090:	2201      	movs	r2, #1
 8015092:	1171      	asrs	r1, r6, #5
 8015094:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015098:	f006 061f 	and.w	r6, r6, #31
 801509c:	fa02 f606 	lsl.w	r6, r2, r6
 80150a0:	421e      	tst	r6, r3
 80150a2:	bf18      	it	ne
 80150a4:	4617      	movne	r7, r2
 80150a6:	f047 0720 	orr.w	r7, r7, #32
 80150aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80150ac:	601d      	str	r5, [r3, #0]
 80150ae:	9b06      	ldr	r3, [sp, #24]
 80150b0:	601c      	str	r4, [r3, #0]
 80150b2:	e6a3      	b.n	8014dfc <__gethex+0x110>
 80150b4:	4299      	cmp	r1, r3
 80150b6:	f843 cc04 	str.w	ip, [r3, #-4]
 80150ba:	d8d8      	bhi.n	801506e <__gethex+0x382>
 80150bc:	68ab      	ldr	r3, [r5, #8]
 80150be:	4599      	cmp	r9, r3
 80150c0:	db12      	blt.n	80150e8 <__gethex+0x3fc>
 80150c2:	6869      	ldr	r1, [r5, #4]
 80150c4:	9802      	ldr	r0, [sp, #8]
 80150c6:	3101      	adds	r1, #1
 80150c8:	f000 f988 	bl	80153dc <_Balloc>
 80150cc:	4683      	mov	fp, r0
 80150ce:	692a      	ldr	r2, [r5, #16]
 80150d0:	f105 010c 	add.w	r1, r5, #12
 80150d4:	3202      	adds	r2, #2
 80150d6:	0092      	lsls	r2, r2, #2
 80150d8:	300c      	adds	r0, #12
 80150da:	f7fc ff97 	bl	801200c <memcpy>
 80150de:	4629      	mov	r1, r5
 80150e0:	9802      	ldr	r0, [sp, #8]
 80150e2:	f000 f9af 	bl	8015444 <_Bfree>
 80150e6:	465d      	mov	r5, fp
 80150e8:	692b      	ldr	r3, [r5, #16]
 80150ea:	1c5a      	adds	r2, r3, #1
 80150ec:	612a      	str	r2, [r5, #16]
 80150ee:	2201      	movs	r2, #1
 80150f0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80150f4:	615a      	str	r2, [r3, #20]
 80150f6:	e7c2      	b.n	801507e <__gethex+0x392>
 80150f8:	692a      	ldr	r2, [r5, #16]
 80150fa:	454a      	cmp	r2, r9
 80150fc:	dd0b      	ble.n	8015116 <__gethex+0x42a>
 80150fe:	2101      	movs	r1, #1
 8015100:	4628      	mov	r0, r5
 8015102:	f7ff fda3 	bl	8014c4c <rshift>
 8015106:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801510a:	3401      	adds	r4, #1
 801510c:	42a3      	cmp	r3, r4
 801510e:	f6ff aed8 	blt.w	8014ec2 <__gethex+0x1d6>
 8015112:	2701      	movs	r7, #1
 8015114:	e7c7      	b.n	80150a6 <__gethex+0x3ba>
 8015116:	f016 061f 	ands.w	r6, r6, #31
 801511a:	d0fa      	beq.n	8015112 <__gethex+0x426>
 801511c:	449a      	add	sl, r3
 801511e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8015122:	f000 fa1f 	bl	8015564 <__hi0bits>
 8015126:	f1c6 0620 	rsb	r6, r6, #32
 801512a:	42b0      	cmp	r0, r6
 801512c:	dbe7      	blt.n	80150fe <__gethex+0x412>
 801512e:	e7f0      	b.n	8015112 <__gethex+0x426>

08015130 <L_shift>:
 8015130:	f1c2 0208 	rsb	r2, r2, #8
 8015134:	0092      	lsls	r2, r2, #2
 8015136:	b570      	push	{r4, r5, r6, lr}
 8015138:	f1c2 0620 	rsb	r6, r2, #32
 801513c:	6843      	ldr	r3, [r0, #4]
 801513e:	6804      	ldr	r4, [r0, #0]
 8015140:	fa03 f506 	lsl.w	r5, r3, r6
 8015144:	432c      	orrs	r4, r5
 8015146:	40d3      	lsrs	r3, r2
 8015148:	6004      	str	r4, [r0, #0]
 801514a:	f840 3f04 	str.w	r3, [r0, #4]!
 801514e:	4288      	cmp	r0, r1
 8015150:	d3f4      	bcc.n	801513c <L_shift+0xc>
 8015152:	bd70      	pop	{r4, r5, r6, pc}

08015154 <__match>:
 8015154:	b530      	push	{r4, r5, lr}
 8015156:	6803      	ldr	r3, [r0, #0]
 8015158:	3301      	adds	r3, #1
 801515a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801515e:	b914      	cbnz	r4, 8015166 <__match+0x12>
 8015160:	6003      	str	r3, [r0, #0]
 8015162:	2001      	movs	r0, #1
 8015164:	bd30      	pop	{r4, r5, pc}
 8015166:	f813 2b01 	ldrb.w	r2, [r3], #1
 801516a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801516e:	2d19      	cmp	r5, #25
 8015170:	bf98      	it	ls
 8015172:	3220      	addls	r2, #32
 8015174:	42a2      	cmp	r2, r4
 8015176:	d0f0      	beq.n	801515a <__match+0x6>
 8015178:	2000      	movs	r0, #0
 801517a:	e7f3      	b.n	8015164 <__match+0x10>

0801517c <__hexnan>:
 801517c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015180:	2500      	movs	r5, #0
 8015182:	680b      	ldr	r3, [r1, #0]
 8015184:	4682      	mov	sl, r0
 8015186:	115f      	asrs	r7, r3, #5
 8015188:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 801518c:	f013 031f 	ands.w	r3, r3, #31
 8015190:	bf18      	it	ne
 8015192:	3704      	addne	r7, #4
 8015194:	1f3e      	subs	r6, r7, #4
 8015196:	4690      	mov	r8, r2
 8015198:	46b1      	mov	r9, r6
 801519a:	4634      	mov	r4, r6
 801519c:	46ab      	mov	fp, r5
 801519e:	b087      	sub	sp, #28
 80151a0:	6801      	ldr	r1, [r0, #0]
 80151a2:	9301      	str	r3, [sp, #4]
 80151a4:	f847 5c04 	str.w	r5, [r7, #-4]
 80151a8:	9502      	str	r5, [sp, #8]
 80151aa:	784a      	ldrb	r2, [r1, #1]
 80151ac:	1c4b      	adds	r3, r1, #1
 80151ae:	9303      	str	r3, [sp, #12]
 80151b0:	b342      	cbz	r2, 8015204 <__hexnan+0x88>
 80151b2:	4610      	mov	r0, r2
 80151b4:	9105      	str	r1, [sp, #20]
 80151b6:	9204      	str	r2, [sp, #16]
 80151b8:	f7ff fd83 	bl	8014cc2 <__hexdig_fun>
 80151bc:	2800      	cmp	r0, #0
 80151be:	d143      	bne.n	8015248 <__hexnan+0xcc>
 80151c0:	9a04      	ldr	r2, [sp, #16]
 80151c2:	9905      	ldr	r1, [sp, #20]
 80151c4:	2a20      	cmp	r2, #32
 80151c6:	d818      	bhi.n	80151fa <__hexnan+0x7e>
 80151c8:	9b02      	ldr	r3, [sp, #8]
 80151ca:	459b      	cmp	fp, r3
 80151cc:	dd13      	ble.n	80151f6 <__hexnan+0x7a>
 80151ce:	454c      	cmp	r4, r9
 80151d0:	d206      	bcs.n	80151e0 <__hexnan+0x64>
 80151d2:	2d07      	cmp	r5, #7
 80151d4:	dc04      	bgt.n	80151e0 <__hexnan+0x64>
 80151d6:	462a      	mov	r2, r5
 80151d8:	4649      	mov	r1, r9
 80151da:	4620      	mov	r0, r4
 80151dc:	f7ff ffa8 	bl	8015130 <L_shift>
 80151e0:	4544      	cmp	r4, r8
 80151e2:	d944      	bls.n	801526e <__hexnan+0xf2>
 80151e4:	2300      	movs	r3, #0
 80151e6:	f1a4 0904 	sub.w	r9, r4, #4
 80151ea:	f844 3c04 	str.w	r3, [r4, #-4]
 80151ee:	461d      	mov	r5, r3
 80151f0:	464c      	mov	r4, r9
 80151f2:	f8cd b008 	str.w	fp, [sp, #8]
 80151f6:	9903      	ldr	r1, [sp, #12]
 80151f8:	e7d7      	b.n	80151aa <__hexnan+0x2e>
 80151fa:	2a29      	cmp	r2, #41	; 0x29
 80151fc:	d14a      	bne.n	8015294 <__hexnan+0x118>
 80151fe:	3102      	adds	r1, #2
 8015200:	f8ca 1000 	str.w	r1, [sl]
 8015204:	f1bb 0f00 	cmp.w	fp, #0
 8015208:	d044      	beq.n	8015294 <__hexnan+0x118>
 801520a:	454c      	cmp	r4, r9
 801520c:	d206      	bcs.n	801521c <__hexnan+0xa0>
 801520e:	2d07      	cmp	r5, #7
 8015210:	dc04      	bgt.n	801521c <__hexnan+0xa0>
 8015212:	462a      	mov	r2, r5
 8015214:	4649      	mov	r1, r9
 8015216:	4620      	mov	r0, r4
 8015218:	f7ff ff8a 	bl	8015130 <L_shift>
 801521c:	4544      	cmp	r4, r8
 801521e:	d928      	bls.n	8015272 <__hexnan+0xf6>
 8015220:	4643      	mov	r3, r8
 8015222:	f854 2b04 	ldr.w	r2, [r4], #4
 8015226:	42a6      	cmp	r6, r4
 8015228:	f843 2b04 	str.w	r2, [r3], #4
 801522c:	d2f9      	bcs.n	8015222 <__hexnan+0xa6>
 801522e:	2200      	movs	r2, #0
 8015230:	f843 2b04 	str.w	r2, [r3], #4
 8015234:	429e      	cmp	r6, r3
 8015236:	d2fb      	bcs.n	8015230 <__hexnan+0xb4>
 8015238:	6833      	ldr	r3, [r6, #0]
 801523a:	b91b      	cbnz	r3, 8015244 <__hexnan+0xc8>
 801523c:	4546      	cmp	r6, r8
 801523e:	d127      	bne.n	8015290 <__hexnan+0x114>
 8015240:	2301      	movs	r3, #1
 8015242:	6033      	str	r3, [r6, #0]
 8015244:	2005      	movs	r0, #5
 8015246:	e026      	b.n	8015296 <__hexnan+0x11a>
 8015248:	3501      	adds	r5, #1
 801524a:	2d08      	cmp	r5, #8
 801524c:	f10b 0b01 	add.w	fp, fp, #1
 8015250:	dd06      	ble.n	8015260 <__hexnan+0xe4>
 8015252:	4544      	cmp	r4, r8
 8015254:	d9cf      	bls.n	80151f6 <__hexnan+0x7a>
 8015256:	2300      	movs	r3, #0
 8015258:	2501      	movs	r5, #1
 801525a:	f844 3c04 	str.w	r3, [r4, #-4]
 801525e:	3c04      	subs	r4, #4
 8015260:	6822      	ldr	r2, [r4, #0]
 8015262:	f000 000f 	and.w	r0, r0, #15
 8015266:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801526a:	6020      	str	r0, [r4, #0]
 801526c:	e7c3      	b.n	80151f6 <__hexnan+0x7a>
 801526e:	2508      	movs	r5, #8
 8015270:	e7c1      	b.n	80151f6 <__hexnan+0x7a>
 8015272:	9b01      	ldr	r3, [sp, #4]
 8015274:	2b00      	cmp	r3, #0
 8015276:	d0df      	beq.n	8015238 <__hexnan+0xbc>
 8015278:	f04f 32ff 	mov.w	r2, #4294967295
 801527c:	f1c3 0320 	rsb	r3, r3, #32
 8015280:	fa22 f303 	lsr.w	r3, r2, r3
 8015284:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8015288:	401a      	ands	r2, r3
 801528a:	f847 2c04 	str.w	r2, [r7, #-4]
 801528e:	e7d3      	b.n	8015238 <__hexnan+0xbc>
 8015290:	3e04      	subs	r6, #4
 8015292:	e7d1      	b.n	8015238 <__hexnan+0xbc>
 8015294:	2004      	movs	r0, #4
 8015296:	b007      	add	sp, #28
 8015298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801529c <__locale_ctype_ptr_l>:
 801529c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80152a0:	4770      	bx	lr

080152a2 <__localeconv_l>:
 80152a2:	30f0      	adds	r0, #240	; 0xf0
 80152a4:	4770      	bx	lr
	...

080152a8 <_localeconv_r>:
 80152a8:	4b04      	ldr	r3, [pc, #16]	; (80152bc <_localeconv_r+0x14>)
 80152aa:	681b      	ldr	r3, [r3, #0]
 80152ac:	6a18      	ldr	r0, [r3, #32]
 80152ae:	4b04      	ldr	r3, [pc, #16]	; (80152c0 <_localeconv_r+0x18>)
 80152b0:	2800      	cmp	r0, #0
 80152b2:	bf08      	it	eq
 80152b4:	4618      	moveq	r0, r3
 80152b6:	30f0      	adds	r0, #240	; 0xf0
 80152b8:	4770      	bx	lr
 80152ba:	bf00      	nop
 80152bc:	20000140 	.word	0x20000140
 80152c0:	200001a4 	.word	0x200001a4

080152c4 <__swhatbuf_r>:
 80152c4:	b570      	push	{r4, r5, r6, lr}
 80152c6:	460e      	mov	r6, r1
 80152c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80152cc:	b096      	sub	sp, #88	; 0x58
 80152ce:	2900      	cmp	r1, #0
 80152d0:	4614      	mov	r4, r2
 80152d2:	461d      	mov	r5, r3
 80152d4:	da07      	bge.n	80152e6 <__swhatbuf_r+0x22>
 80152d6:	2300      	movs	r3, #0
 80152d8:	602b      	str	r3, [r5, #0]
 80152da:	89b3      	ldrh	r3, [r6, #12]
 80152dc:	061a      	lsls	r2, r3, #24
 80152de:	d410      	bmi.n	8015302 <__swhatbuf_r+0x3e>
 80152e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80152e4:	e00e      	b.n	8015304 <__swhatbuf_r+0x40>
 80152e6:	466a      	mov	r2, sp
 80152e8:	f001 f848 	bl	801637c <_fstat_r>
 80152ec:	2800      	cmp	r0, #0
 80152ee:	dbf2      	blt.n	80152d6 <__swhatbuf_r+0x12>
 80152f0:	9a01      	ldr	r2, [sp, #4]
 80152f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80152f6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80152fa:	425a      	negs	r2, r3
 80152fc:	415a      	adcs	r2, r3
 80152fe:	602a      	str	r2, [r5, #0]
 8015300:	e7ee      	b.n	80152e0 <__swhatbuf_r+0x1c>
 8015302:	2340      	movs	r3, #64	; 0x40
 8015304:	2000      	movs	r0, #0
 8015306:	6023      	str	r3, [r4, #0]
 8015308:	b016      	add	sp, #88	; 0x58
 801530a:	bd70      	pop	{r4, r5, r6, pc}

0801530c <__smakebuf_r>:
 801530c:	898b      	ldrh	r3, [r1, #12]
 801530e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015310:	079d      	lsls	r5, r3, #30
 8015312:	4606      	mov	r6, r0
 8015314:	460c      	mov	r4, r1
 8015316:	d507      	bpl.n	8015328 <__smakebuf_r+0x1c>
 8015318:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801531c:	6023      	str	r3, [r4, #0]
 801531e:	6123      	str	r3, [r4, #16]
 8015320:	2301      	movs	r3, #1
 8015322:	6163      	str	r3, [r4, #20]
 8015324:	b002      	add	sp, #8
 8015326:	bd70      	pop	{r4, r5, r6, pc}
 8015328:	ab01      	add	r3, sp, #4
 801532a:	466a      	mov	r2, sp
 801532c:	f7ff ffca 	bl	80152c4 <__swhatbuf_r>
 8015330:	9900      	ldr	r1, [sp, #0]
 8015332:	4605      	mov	r5, r0
 8015334:	4630      	mov	r0, r6
 8015336:	f000 fca3 	bl	8015c80 <_malloc_r>
 801533a:	b948      	cbnz	r0, 8015350 <__smakebuf_r+0x44>
 801533c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015340:	059a      	lsls	r2, r3, #22
 8015342:	d4ef      	bmi.n	8015324 <__smakebuf_r+0x18>
 8015344:	f023 0303 	bic.w	r3, r3, #3
 8015348:	f043 0302 	orr.w	r3, r3, #2
 801534c:	81a3      	strh	r3, [r4, #12]
 801534e:	e7e3      	b.n	8015318 <__smakebuf_r+0xc>
 8015350:	4b0d      	ldr	r3, [pc, #52]	; (8015388 <__smakebuf_r+0x7c>)
 8015352:	62b3      	str	r3, [r6, #40]	; 0x28
 8015354:	89a3      	ldrh	r3, [r4, #12]
 8015356:	6020      	str	r0, [r4, #0]
 8015358:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801535c:	81a3      	strh	r3, [r4, #12]
 801535e:	9b00      	ldr	r3, [sp, #0]
 8015360:	6120      	str	r0, [r4, #16]
 8015362:	6163      	str	r3, [r4, #20]
 8015364:	9b01      	ldr	r3, [sp, #4]
 8015366:	b15b      	cbz	r3, 8015380 <__smakebuf_r+0x74>
 8015368:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801536c:	4630      	mov	r0, r6
 801536e:	f001 f817 	bl	80163a0 <_isatty_r>
 8015372:	b128      	cbz	r0, 8015380 <__smakebuf_r+0x74>
 8015374:	89a3      	ldrh	r3, [r4, #12]
 8015376:	f023 0303 	bic.w	r3, r3, #3
 801537a:	f043 0301 	orr.w	r3, r3, #1
 801537e:	81a3      	strh	r3, [r4, #12]
 8015380:	89a3      	ldrh	r3, [r4, #12]
 8015382:	431d      	orrs	r5, r3
 8015384:	81a5      	strh	r5, [r4, #12]
 8015386:	e7cd      	b.n	8015324 <__smakebuf_r+0x18>
 8015388:	08014b01 	.word	0x08014b01

0801538c <malloc>:
 801538c:	4b02      	ldr	r3, [pc, #8]	; (8015398 <malloc+0xc>)
 801538e:	4601      	mov	r1, r0
 8015390:	6818      	ldr	r0, [r3, #0]
 8015392:	f000 bc75 	b.w	8015c80 <_malloc_r>
 8015396:	bf00      	nop
 8015398:	20000140 	.word	0x20000140

0801539c <__ascii_mbtowc>:
 801539c:	b082      	sub	sp, #8
 801539e:	b901      	cbnz	r1, 80153a2 <__ascii_mbtowc+0x6>
 80153a0:	a901      	add	r1, sp, #4
 80153a2:	b142      	cbz	r2, 80153b6 <__ascii_mbtowc+0x1a>
 80153a4:	b14b      	cbz	r3, 80153ba <__ascii_mbtowc+0x1e>
 80153a6:	7813      	ldrb	r3, [r2, #0]
 80153a8:	600b      	str	r3, [r1, #0]
 80153aa:	7812      	ldrb	r2, [r2, #0]
 80153ac:	1c10      	adds	r0, r2, #0
 80153ae:	bf18      	it	ne
 80153b0:	2001      	movne	r0, #1
 80153b2:	b002      	add	sp, #8
 80153b4:	4770      	bx	lr
 80153b6:	4610      	mov	r0, r2
 80153b8:	e7fb      	b.n	80153b2 <__ascii_mbtowc+0x16>
 80153ba:	f06f 0001 	mvn.w	r0, #1
 80153be:	e7f8      	b.n	80153b2 <__ascii_mbtowc+0x16>

080153c0 <memchr>:
 80153c0:	b510      	push	{r4, lr}
 80153c2:	b2c9      	uxtb	r1, r1
 80153c4:	4402      	add	r2, r0
 80153c6:	4290      	cmp	r0, r2
 80153c8:	4603      	mov	r3, r0
 80153ca:	d101      	bne.n	80153d0 <memchr+0x10>
 80153cc:	2300      	movs	r3, #0
 80153ce:	e003      	b.n	80153d8 <memchr+0x18>
 80153d0:	781c      	ldrb	r4, [r3, #0]
 80153d2:	3001      	adds	r0, #1
 80153d4:	428c      	cmp	r4, r1
 80153d6:	d1f6      	bne.n	80153c6 <memchr+0x6>
 80153d8:	4618      	mov	r0, r3
 80153da:	bd10      	pop	{r4, pc}

080153dc <_Balloc>:
 80153dc:	b570      	push	{r4, r5, r6, lr}
 80153de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80153e0:	4604      	mov	r4, r0
 80153e2:	460e      	mov	r6, r1
 80153e4:	b93d      	cbnz	r5, 80153f6 <_Balloc+0x1a>
 80153e6:	2010      	movs	r0, #16
 80153e8:	f7ff ffd0 	bl	801538c <malloc>
 80153ec:	6260      	str	r0, [r4, #36]	; 0x24
 80153ee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80153f2:	6005      	str	r5, [r0, #0]
 80153f4:	60c5      	str	r5, [r0, #12]
 80153f6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80153f8:	68eb      	ldr	r3, [r5, #12]
 80153fa:	b183      	cbz	r3, 801541e <_Balloc+0x42>
 80153fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80153fe:	68db      	ldr	r3, [r3, #12]
 8015400:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8015404:	b9b8      	cbnz	r0, 8015436 <_Balloc+0x5a>
 8015406:	2101      	movs	r1, #1
 8015408:	fa01 f506 	lsl.w	r5, r1, r6
 801540c:	1d6a      	adds	r2, r5, #5
 801540e:	0092      	lsls	r2, r2, #2
 8015410:	4620      	mov	r0, r4
 8015412:	f000 fbdb 	bl	8015bcc <_calloc_r>
 8015416:	b160      	cbz	r0, 8015432 <_Balloc+0x56>
 8015418:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801541c:	e00e      	b.n	801543c <_Balloc+0x60>
 801541e:	2221      	movs	r2, #33	; 0x21
 8015420:	2104      	movs	r1, #4
 8015422:	4620      	mov	r0, r4
 8015424:	f000 fbd2 	bl	8015bcc <_calloc_r>
 8015428:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801542a:	60e8      	str	r0, [r5, #12]
 801542c:	68db      	ldr	r3, [r3, #12]
 801542e:	2b00      	cmp	r3, #0
 8015430:	d1e4      	bne.n	80153fc <_Balloc+0x20>
 8015432:	2000      	movs	r0, #0
 8015434:	bd70      	pop	{r4, r5, r6, pc}
 8015436:	6802      	ldr	r2, [r0, #0]
 8015438:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801543c:	2300      	movs	r3, #0
 801543e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015442:	e7f7      	b.n	8015434 <_Balloc+0x58>

08015444 <_Bfree>:
 8015444:	b570      	push	{r4, r5, r6, lr}
 8015446:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8015448:	4606      	mov	r6, r0
 801544a:	460d      	mov	r5, r1
 801544c:	b93c      	cbnz	r4, 801545e <_Bfree+0x1a>
 801544e:	2010      	movs	r0, #16
 8015450:	f7ff ff9c 	bl	801538c <malloc>
 8015454:	6270      	str	r0, [r6, #36]	; 0x24
 8015456:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801545a:	6004      	str	r4, [r0, #0]
 801545c:	60c4      	str	r4, [r0, #12]
 801545e:	b13d      	cbz	r5, 8015470 <_Bfree+0x2c>
 8015460:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8015462:	686a      	ldr	r2, [r5, #4]
 8015464:	68db      	ldr	r3, [r3, #12]
 8015466:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801546a:	6029      	str	r1, [r5, #0]
 801546c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8015470:	bd70      	pop	{r4, r5, r6, pc}

08015472 <__multadd>:
 8015472:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015476:	461f      	mov	r7, r3
 8015478:	4606      	mov	r6, r0
 801547a:	460c      	mov	r4, r1
 801547c:	2300      	movs	r3, #0
 801547e:	690d      	ldr	r5, [r1, #16]
 8015480:	f101 0c14 	add.w	ip, r1, #20
 8015484:	f8dc 0000 	ldr.w	r0, [ip]
 8015488:	3301      	adds	r3, #1
 801548a:	b281      	uxth	r1, r0
 801548c:	fb02 7101 	mla	r1, r2, r1, r7
 8015490:	0c00      	lsrs	r0, r0, #16
 8015492:	0c0f      	lsrs	r7, r1, #16
 8015494:	fb02 7000 	mla	r0, r2, r0, r7
 8015498:	b289      	uxth	r1, r1
 801549a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801549e:	429d      	cmp	r5, r3
 80154a0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80154a4:	f84c 1b04 	str.w	r1, [ip], #4
 80154a8:	dcec      	bgt.n	8015484 <__multadd+0x12>
 80154aa:	b1d7      	cbz	r7, 80154e2 <__multadd+0x70>
 80154ac:	68a3      	ldr	r3, [r4, #8]
 80154ae:	42ab      	cmp	r3, r5
 80154b0:	dc12      	bgt.n	80154d8 <__multadd+0x66>
 80154b2:	6861      	ldr	r1, [r4, #4]
 80154b4:	4630      	mov	r0, r6
 80154b6:	3101      	adds	r1, #1
 80154b8:	f7ff ff90 	bl	80153dc <_Balloc>
 80154bc:	4680      	mov	r8, r0
 80154be:	6922      	ldr	r2, [r4, #16]
 80154c0:	f104 010c 	add.w	r1, r4, #12
 80154c4:	3202      	adds	r2, #2
 80154c6:	0092      	lsls	r2, r2, #2
 80154c8:	300c      	adds	r0, #12
 80154ca:	f7fc fd9f 	bl	801200c <memcpy>
 80154ce:	4621      	mov	r1, r4
 80154d0:	4630      	mov	r0, r6
 80154d2:	f7ff ffb7 	bl	8015444 <_Bfree>
 80154d6:	4644      	mov	r4, r8
 80154d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80154dc:	3501      	adds	r5, #1
 80154de:	615f      	str	r7, [r3, #20]
 80154e0:	6125      	str	r5, [r4, #16]
 80154e2:	4620      	mov	r0, r4
 80154e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080154e8 <__s2b>:
 80154e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80154ec:	4615      	mov	r5, r2
 80154ee:	2209      	movs	r2, #9
 80154f0:	461f      	mov	r7, r3
 80154f2:	3308      	adds	r3, #8
 80154f4:	460c      	mov	r4, r1
 80154f6:	fb93 f3f2 	sdiv	r3, r3, r2
 80154fa:	4606      	mov	r6, r0
 80154fc:	2201      	movs	r2, #1
 80154fe:	2100      	movs	r1, #0
 8015500:	429a      	cmp	r2, r3
 8015502:	db20      	blt.n	8015546 <__s2b+0x5e>
 8015504:	4630      	mov	r0, r6
 8015506:	f7ff ff69 	bl	80153dc <_Balloc>
 801550a:	9b08      	ldr	r3, [sp, #32]
 801550c:	2d09      	cmp	r5, #9
 801550e:	6143      	str	r3, [r0, #20]
 8015510:	f04f 0301 	mov.w	r3, #1
 8015514:	6103      	str	r3, [r0, #16]
 8015516:	dd19      	ble.n	801554c <__s2b+0x64>
 8015518:	f104 0809 	add.w	r8, r4, #9
 801551c:	46c1      	mov	r9, r8
 801551e:	442c      	add	r4, r5
 8015520:	f819 3b01 	ldrb.w	r3, [r9], #1
 8015524:	4601      	mov	r1, r0
 8015526:	3b30      	subs	r3, #48	; 0x30
 8015528:	220a      	movs	r2, #10
 801552a:	4630      	mov	r0, r6
 801552c:	f7ff ffa1 	bl	8015472 <__multadd>
 8015530:	45a1      	cmp	r9, r4
 8015532:	d1f5      	bne.n	8015520 <__s2b+0x38>
 8015534:	eb08 0405 	add.w	r4, r8, r5
 8015538:	3c08      	subs	r4, #8
 801553a:	1b2d      	subs	r5, r5, r4
 801553c:	1963      	adds	r3, r4, r5
 801553e:	42bb      	cmp	r3, r7
 8015540:	db07      	blt.n	8015552 <__s2b+0x6a>
 8015542:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015546:	0052      	lsls	r2, r2, #1
 8015548:	3101      	adds	r1, #1
 801554a:	e7d9      	b.n	8015500 <__s2b+0x18>
 801554c:	340a      	adds	r4, #10
 801554e:	2509      	movs	r5, #9
 8015550:	e7f3      	b.n	801553a <__s2b+0x52>
 8015552:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015556:	4601      	mov	r1, r0
 8015558:	3b30      	subs	r3, #48	; 0x30
 801555a:	220a      	movs	r2, #10
 801555c:	4630      	mov	r0, r6
 801555e:	f7ff ff88 	bl	8015472 <__multadd>
 8015562:	e7eb      	b.n	801553c <__s2b+0x54>

08015564 <__hi0bits>:
 8015564:	0c02      	lsrs	r2, r0, #16
 8015566:	0412      	lsls	r2, r2, #16
 8015568:	4603      	mov	r3, r0
 801556a:	b9b2      	cbnz	r2, 801559a <__hi0bits+0x36>
 801556c:	0403      	lsls	r3, r0, #16
 801556e:	2010      	movs	r0, #16
 8015570:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8015574:	bf04      	itt	eq
 8015576:	021b      	lsleq	r3, r3, #8
 8015578:	3008      	addeq	r0, #8
 801557a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801557e:	bf04      	itt	eq
 8015580:	011b      	lsleq	r3, r3, #4
 8015582:	3004      	addeq	r0, #4
 8015584:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8015588:	bf04      	itt	eq
 801558a:	009b      	lsleq	r3, r3, #2
 801558c:	3002      	addeq	r0, #2
 801558e:	2b00      	cmp	r3, #0
 8015590:	db06      	blt.n	80155a0 <__hi0bits+0x3c>
 8015592:	005b      	lsls	r3, r3, #1
 8015594:	d503      	bpl.n	801559e <__hi0bits+0x3a>
 8015596:	3001      	adds	r0, #1
 8015598:	4770      	bx	lr
 801559a:	2000      	movs	r0, #0
 801559c:	e7e8      	b.n	8015570 <__hi0bits+0xc>
 801559e:	2020      	movs	r0, #32
 80155a0:	4770      	bx	lr

080155a2 <__lo0bits>:
 80155a2:	6803      	ldr	r3, [r0, #0]
 80155a4:	4601      	mov	r1, r0
 80155a6:	f013 0207 	ands.w	r2, r3, #7
 80155aa:	d00b      	beq.n	80155c4 <__lo0bits+0x22>
 80155ac:	07da      	lsls	r2, r3, #31
 80155ae:	d423      	bmi.n	80155f8 <__lo0bits+0x56>
 80155b0:	0798      	lsls	r0, r3, #30
 80155b2:	bf49      	itett	mi
 80155b4:	085b      	lsrmi	r3, r3, #1
 80155b6:	089b      	lsrpl	r3, r3, #2
 80155b8:	2001      	movmi	r0, #1
 80155ba:	600b      	strmi	r3, [r1, #0]
 80155bc:	bf5c      	itt	pl
 80155be:	600b      	strpl	r3, [r1, #0]
 80155c0:	2002      	movpl	r0, #2
 80155c2:	4770      	bx	lr
 80155c4:	b298      	uxth	r0, r3
 80155c6:	b9a8      	cbnz	r0, 80155f4 <__lo0bits+0x52>
 80155c8:	2010      	movs	r0, #16
 80155ca:	0c1b      	lsrs	r3, r3, #16
 80155cc:	f013 0fff 	tst.w	r3, #255	; 0xff
 80155d0:	bf04      	itt	eq
 80155d2:	0a1b      	lsreq	r3, r3, #8
 80155d4:	3008      	addeq	r0, #8
 80155d6:	071a      	lsls	r2, r3, #28
 80155d8:	bf04      	itt	eq
 80155da:	091b      	lsreq	r3, r3, #4
 80155dc:	3004      	addeq	r0, #4
 80155de:	079a      	lsls	r2, r3, #30
 80155e0:	bf04      	itt	eq
 80155e2:	089b      	lsreq	r3, r3, #2
 80155e4:	3002      	addeq	r0, #2
 80155e6:	07da      	lsls	r2, r3, #31
 80155e8:	d402      	bmi.n	80155f0 <__lo0bits+0x4e>
 80155ea:	085b      	lsrs	r3, r3, #1
 80155ec:	d006      	beq.n	80155fc <__lo0bits+0x5a>
 80155ee:	3001      	adds	r0, #1
 80155f0:	600b      	str	r3, [r1, #0]
 80155f2:	4770      	bx	lr
 80155f4:	4610      	mov	r0, r2
 80155f6:	e7e9      	b.n	80155cc <__lo0bits+0x2a>
 80155f8:	2000      	movs	r0, #0
 80155fa:	4770      	bx	lr
 80155fc:	2020      	movs	r0, #32
 80155fe:	4770      	bx	lr

08015600 <__i2b>:
 8015600:	b510      	push	{r4, lr}
 8015602:	460c      	mov	r4, r1
 8015604:	2101      	movs	r1, #1
 8015606:	f7ff fee9 	bl	80153dc <_Balloc>
 801560a:	2201      	movs	r2, #1
 801560c:	6144      	str	r4, [r0, #20]
 801560e:	6102      	str	r2, [r0, #16]
 8015610:	bd10      	pop	{r4, pc}

08015612 <__multiply>:
 8015612:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015616:	4614      	mov	r4, r2
 8015618:	690a      	ldr	r2, [r1, #16]
 801561a:	6923      	ldr	r3, [r4, #16]
 801561c:	4688      	mov	r8, r1
 801561e:	429a      	cmp	r2, r3
 8015620:	bfbe      	ittt	lt
 8015622:	460b      	movlt	r3, r1
 8015624:	46a0      	movlt	r8, r4
 8015626:	461c      	movlt	r4, r3
 8015628:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801562c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8015630:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015634:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015638:	eb07 0609 	add.w	r6, r7, r9
 801563c:	42b3      	cmp	r3, r6
 801563e:	bfb8      	it	lt
 8015640:	3101      	addlt	r1, #1
 8015642:	f7ff fecb 	bl	80153dc <_Balloc>
 8015646:	f100 0514 	add.w	r5, r0, #20
 801564a:	462b      	mov	r3, r5
 801564c:	2200      	movs	r2, #0
 801564e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8015652:	4573      	cmp	r3, lr
 8015654:	d316      	bcc.n	8015684 <__multiply+0x72>
 8015656:	f104 0214 	add.w	r2, r4, #20
 801565a:	f108 0114 	add.w	r1, r8, #20
 801565e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8015662:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8015666:	9300      	str	r3, [sp, #0]
 8015668:	9b00      	ldr	r3, [sp, #0]
 801566a:	9201      	str	r2, [sp, #4]
 801566c:	4293      	cmp	r3, r2
 801566e:	d80c      	bhi.n	801568a <__multiply+0x78>
 8015670:	2e00      	cmp	r6, #0
 8015672:	dd03      	ble.n	801567c <__multiply+0x6a>
 8015674:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015678:	2b00      	cmp	r3, #0
 801567a:	d05d      	beq.n	8015738 <__multiply+0x126>
 801567c:	6106      	str	r6, [r0, #16]
 801567e:	b003      	add	sp, #12
 8015680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015684:	f843 2b04 	str.w	r2, [r3], #4
 8015688:	e7e3      	b.n	8015652 <__multiply+0x40>
 801568a:	f8b2 b000 	ldrh.w	fp, [r2]
 801568e:	f1bb 0f00 	cmp.w	fp, #0
 8015692:	d023      	beq.n	80156dc <__multiply+0xca>
 8015694:	4689      	mov	r9, r1
 8015696:	46ac      	mov	ip, r5
 8015698:	f04f 0800 	mov.w	r8, #0
 801569c:	f859 4b04 	ldr.w	r4, [r9], #4
 80156a0:	f8dc a000 	ldr.w	sl, [ip]
 80156a4:	b2a3      	uxth	r3, r4
 80156a6:	fa1f fa8a 	uxth.w	sl, sl
 80156aa:	fb0b a303 	mla	r3, fp, r3, sl
 80156ae:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80156b2:	f8dc 4000 	ldr.w	r4, [ip]
 80156b6:	4443      	add	r3, r8
 80156b8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80156bc:	fb0b 840a 	mla	r4, fp, sl, r8
 80156c0:	46e2      	mov	sl, ip
 80156c2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80156c6:	b29b      	uxth	r3, r3
 80156c8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80156cc:	454f      	cmp	r7, r9
 80156ce:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80156d2:	f84a 3b04 	str.w	r3, [sl], #4
 80156d6:	d82b      	bhi.n	8015730 <__multiply+0x11e>
 80156d8:	f8cc 8004 	str.w	r8, [ip, #4]
 80156dc:	9b01      	ldr	r3, [sp, #4]
 80156de:	3204      	adds	r2, #4
 80156e0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80156e4:	f1ba 0f00 	cmp.w	sl, #0
 80156e8:	d020      	beq.n	801572c <__multiply+0x11a>
 80156ea:	4689      	mov	r9, r1
 80156ec:	46a8      	mov	r8, r5
 80156ee:	f04f 0b00 	mov.w	fp, #0
 80156f2:	682b      	ldr	r3, [r5, #0]
 80156f4:	f8b9 c000 	ldrh.w	ip, [r9]
 80156f8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80156fc:	b29b      	uxth	r3, r3
 80156fe:	fb0a 440c 	mla	r4, sl, ip, r4
 8015702:	46c4      	mov	ip, r8
 8015704:	445c      	add	r4, fp
 8015706:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801570a:	f84c 3b04 	str.w	r3, [ip], #4
 801570e:	f859 3b04 	ldr.w	r3, [r9], #4
 8015712:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8015716:	0c1b      	lsrs	r3, r3, #16
 8015718:	fb0a b303 	mla	r3, sl, r3, fp
 801571c:	454f      	cmp	r7, r9
 801571e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8015722:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8015726:	d805      	bhi.n	8015734 <__multiply+0x122>
 8015728:	f8c8 3004 	str.w	r3, [r8, #4]
 801572c:	3504      	adds	r5, #4
 801572e:	e79b      	b.n	8015668 <__multiply+0x56>
 8015730:	46d4      	mov	ip, sl
 8015732:	e7b3      	b.n	801569c <__multiply+0x8a>
 8015734:	46e0      	mov	r8, ip
 8015736:	e7dd      	b.n	80156f4 <__multiply+0xe2>
 8015738:	3e01      	subs	r6, #1
 801573a:	e799      	b.n	8015670 <__multiply+0x5e>

0801573c <__pow5mult>:
 801573c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015740:	4615      	mov	r5, r2
 8015742:	f012 0203 	ands.w	r2, r2, #3
 8015746:	4606      	mov	r6, r0
 8015748:	460f      	mov	r7, r1
 801574a:	d007      	beq.n	801575c <__pow5mult+0x20>
 801574c:	4c21      	ldr	r4, [pc, #132]	; (80157d4 <__pow5mult+0x98>)
 801574e:	3a01      	subs	r2, #1
 8015750:	2300      	movs	r3, #0
 8015752:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015756:	f7ff fe8c 	bl	8015472 <__multadd>
 801575a:	4607      	mov	r7, r0
 801575c:	10ad      	asrs	r5, r5, #2
 801575e:	d035      	beq.n	80157cc <__pow5mult+0x90>
 8015760:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8015762:	b93c      	cbnz	r4, 8015774 <__pow5mult+0x38>
 8015764:	2010      	movs	r0, #16
 8015766:	f7ff fe11 	bl	801538c <malloc>
 801576a:	6270      	str	r0, [r6, #36]	; 0x24
 801576c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015770:	6004      	str	r4, [r0, #0]
 8015772:	60c4      	str	r4, [r0, #12]
 8015774:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8015778:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801577c:	b94c      	cbnz	r4, 8015792 <__pow5mult+0x56>
 801577e:	f240 2171 	movw	r1, #625	; 0x271
 8015782:	4630      	mov	r0, r6
 8015784:	f7ff ff3c 	bl	8015600 <__i2b>
 8015788:	2300      	movs	r3, #0
 801578a:	4604      	mov	r4, r0
 801578c:	f8c8 0008 	str.w	r0, [r8, #8]
 8015790:	6003      	str	r3, [r0, #0]
 8015792:	f04f 0800 	mov.w	r8, #0
 8015796:	07eb      	lsls	r3, r5, #31
 8015798:	d50a      	bpl.n	80157b0 <__pow5mult+0x74>
 801579a:	4639      	mov	r1, r7
 801579c:	4622      	mov	r2, r4
 801579e:	4630      	mov	r0, r6
 80157a0:	f7ff ff37 	bl	8015612 <__multiply>
 80157a4:	4681      	mov	r9, r0
 80157a6:	4639      	mov	r1, r7
 80157a8:	4630      	mov	r0, r6
 80157aa:	f7ff fe4b 	bl	8015444 <_Bfree>
 80157ae:	464f      	mov	r7, r9
 80157b0:	106d      	asrs	r5, r5, #1
 80157b2:	d00b      	beq.n	80157cc <__pow5mult+0x90>
 80157b4:	6820      	ldr	r0, [r4, #0]
 80157b6:	b938      	cbnz	r0, 80157c8 <__pow5mult+0x8c>
 80157b8:	4622      	mov	r2, r4
 80157ba:	4621      	mov	r1, r4
 80157bc:	4630      	mov	r0, r6
 80157be:	f7ff ff28 	bl	8015612 <__multiply>
 80157c2:	6020      	str	r0, [r4, #0]
 80157c4:	f8c0 8000 	str.w	r8, [r0]
 80157c8:	4604      	mov	r4, r0
 80157ca:	e7e4      	b.n	8015796 <__pow5mult+0x5a>
 80157cc:	4638      	mov	r0, r7
 80157ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80157d2:	bf00      	nop
 80157d4:	0801a4d8 	.word	0x0801a4d8

080157d8 <__lshift>:
 80157d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80157dc:	460c      	mov	r4, r1
 80157de:	4607      	mov	r7, r0
 80157e0:	4616      	mov	r6, r2
 80157e2:	6923      	ldr	r3, [r4, #16]
 80157e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80157e8:	eb0a 0903 	add.w	r9, sl, r3
 80157ec:	6849      	ldr	r1, [r1, #4]
 80157ee:	68a3      	ldr	r3, [r4, #8]
 80157f0:	f109 0501 	add.w	r5, r9, #1
 80157f4:	42ab      	cmp	r3, r5
 80157f6:	db32      	blt.n	801585e <__lshift+0x86>
 80157f8:	4638      	mov	r0, r7
 80157fa:	f7ff fdef 	bl	80153dc <_Balloc>
 80157fe:	2300      	movs	r3, #0
 8015800:	4680      	mov	r8, r0
 8015802:	461a      	mov	r2, r3
 8015804:	f100 0114 	add.w	r1, r0, #20
 8015808:	4553      	cmp	r3, sl
 801580a:	db2b      	blt.n	8015864 <__lshift+0x8c>
 801580c:	6920      	ldr	r0, [r4, #16]
 801580e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015812:	f104 0314 	add.w	r3, r4, #20
 8015816:	f016 021f 	ands.w	r2, r6, #31
 801581a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801581e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015822:	d025      	beq.n	8015870 <__lshift+0x98>
 8015824:	2000      	movs	r0, #0
 8015826:	f1c2 0e20 	rsb	lr, r2, #32
 801582a:	468a      	mov	sl, r1
 801582c:	681e      	ldr	r6, [r3, #0]
 801582e:	4096      	lsls	r6, r2
 8015830:	4330      	orrs	r0, r6
 8015832:	f84a 0b04 	str.w	r0, [sl], #4
 8015836:	f853 0b04 	ldr.w	r0, [r3], #4
 801583a:	459c      	cmp	ip, r3
 801583c:	fa20 f00e 	lsr.w	r0, r0, lr
 8015840:	d814      	bhi.n	801586c <__lshift+0x94>
 8015842:	6048      	str	r0, [r1, #4]
 8015844:	b108      	cbz	r0, 801584a <__lshift+0x72>
 8015846:	f109 0502 	add.w	r5, r9, #2
 801584a:	3d01      	subs	r5, #1
 801584c:	4638      	mov	r0, r7
 801584e:	f8c8 5010 	str.w	r5, [r8, #16]
 8015852:	4621      	mov	r1, r4
 8015854:	f7ff fdf6 	bl	8015444 <_Bfree>
 8015858:	4640      	mov	r0, r8
 801585a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801585e:	3101      	adds	r1, #1
 8015860:	005b      	lsls	r3, r3, #1
 8015862:	e7c7      	b.n	80157f4 <__lshift+0x1c>
 8015864:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8015868:	3301      	adds	r3, #1
 801586a:	e7cd      	b.n	8015808 <__lshift+0x30>
 801586c:	4651      	mov	r1, sl
 801586e:	e7dc      	b.n	801582a <__lshift+0x52>
 8015870:	3904      	subs	r1, #4
 8015872:	f853 2b04 	ldr.w	r2, [r3], #4
 8015876:	459c      	cmp	ip, r3
 8015878:	f841 2f04 	str.w	r2, [r1, #4]!
 801587c:	d8f9      	bhi.n	8015872 <__lshift+0x9a>
 801587e:	e7e4      	b.n	801584a <__lshift+0x72>

08015880 <__mcmp>:
 8015880:	6903      	ldr	r3, [r0, #16]
 8015882:	690a      	ldr	r2, [r1, #16]
 8015884:	b530      	push	{r4, r5, lr}
 8015886:	1a9b      	subs	r3, r3, r2
 8015888:	d10c      	bne.n	80158a4 <__mcmp+0x24>
 801588a:	0092      	lsls	r2, r2, #2
 801588c:	3014      	adds	r0, #20
 801588e:	3114      	adds	r1, #20
 8015890:	1884      	adds	r4, r0, r2
 8015892:	4411      	add	r1, r2
 8015894:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015898:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801589c:	4295      	cmp	r5, r2
 801589e:	d003      	beq.n	80158a8 <__mcmp+0x28>
 80158a0:	d305      	bcc.n	80158ae <__mcmp+0x2e>
 80158a2:	2301      	movs	r3, #1
 80158a4:	4618      	mov	r0, r3
 80158a6:	bd30      	pop	{r4, r5, pc}
 80158a8:	42a0      	cmp	r0, r4
 80158aa:	d3f3      	bcc.n	8015894 <__mcmp+0x14>
 80158ac:	e7fa      	b.n	80158a4 <__mcmp+0x24>
 80158ae:	f04f 33ff 	mov.w	r3, #4294967295
 80158b2:	e7f7      	b.n	80158a4 <__mcmp+0x24>

080158b4 <__mdiff>:
 80158b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80158b8:	460d      	mov	r5, r1
 80158ba:	4607      	mov	r7, r0
 80158bc:	4611      	mov	r1, r2
 80158be:	4628      	mov	r0, r5
 80158c0:	4614      	mov	r4, r2
 80158c2:	f7ff ffdd 	bl	8015880 <__mcmp>
 80158c6:	1e06      	subs	r6, r0, #0
 80158c8:	d108      	bne.n	80158dc <__mdiff+0x28>
 80158ca:	4631      	mov	r1, r6
 80158cc:	4638      	mov	r0, r7
 80158ce:	f7ff fd85 	bl	80153dc <_Balloc>
 80158d2:	2301      	movs	r3, #1
 80158d4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80158d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80158dc:	bfa4      	itt	ge
 80158de:	4623      	movge	r3, r4
 80158e0:	462c      	movge	r4, r5
 80158e2:	4638      	mov	r0, r7
 80158e4:	6861      	ldr	r1, [r4, #4]
 80158e6:	bfa6      	itte	ge
 80158e8:	461d      	movge	r5, r3
 80158ea:	2600      	movge	r6, #0
 80158ec:	2601      	movlt	r6, #1
 80158ee:	f7ff fd75 	bl	80153dc <_Balloc>
 80158f2:	f04f 0e00 	mov.w	lr, #0
 80158f6:	60c6      	str	r6, [r0, #12]
 80158f8:	692b      	ldr	r3, [r5, #16]
 80158fa:	6926      	ldr	r6, [r4, #16]
 80158fc:	f104 0214 	add.w	r2, r4, #20
 8015900:	f105 0914 	add.w	r9, r5, #20
 8015904:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8015908:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801590c:	f100 0114 	add.w	r1, r0, #20
 8015910:	f852 ab04 	ldr.w	sl, [r2], #4
 8015914:	f859 5b04 	ldr.w	r5, [r9], #4
 8015918:	fa1f f38a 	uxth.w	r3, sl
 801591c:	4473      	add	r3, lr
 801591e:	b2ac      	uxth	r4, r5
 8015920:	1b1b      	subs	r3, r3, r4
 8015922:	0c2c      	lsrs	r4, r5, #16
 8015924:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8015928:	eb04 4423 	add.w	r4, r4, r3, asr #16
 801592c:	b29b      	uxth	r3, r3
 801592e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8015932:	45c8      	cmp	r8, r9
 8015934:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8015938:	4694      	mov	ip, r2
 801593a:	f841 4b04 	str.w	r4, [r1], #4
 801593e:	d8e7      	bhi.n	8015910 <__mdiff+0x5c>
 8015940:	45bc      	cmp	ip, r7
 8015942:	d304      	bcc.n	801594e <__mdiff+0x9a>
 8015944:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8015948:	b183      	cbz	r3, 801596c <__mdiff+0xb8>
 801594a:	6106      	str	r6, [r0, #16]
 801594c:	e7c4      	b.n	80158d8 <__mdiff+0x24>
 801594e:	f85c 4b04 	ldr.w	r4, [ip], #4
 8015952:	b2a2      	uxth	r2, r4
 8015954:	4472      	add	r2, lr
 8015956:	1413      	asrs	r3, r2, #16
 8015958:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801595c:	b292      	uxth	r2, r2
 801595e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8015962:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8015966:	f841 2b04 	str.w	r2, [r1], #4
 801596a:	e7e9      	b.n	8015940 <__mdiff+0x8c>
 801596c:	3e01      	subs	r6, #1
 801596e:	e7e9      	b.n	8015944 <__mdiff+0x90>

08015970 <__ulp>:
 8015970:	4b10      	ldr	r3, [pc, #64]	; (80159b4 <__ulp+0x44>)
 8015972:	400b      	ands	r3, r1
 8015974:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8015978:	2b00      	cmp	r3, #0
 801597a:	dd02      	ble.n	8015982 <__ulp+0x12>
 801597c:	2000      	movs	r0, #0
 801597e:	4619      	mov	r1, r3
 8015980:	4770      	bx	lr
 8015982:	425b      	negs	r3, r3
 8015984:	151b      	asrs	r3, r3, #20
 8015986:	2b13      	cmp	r3, #19
 8015988:	f04f 0000 	mov.w	r0, #0
 801598c:	f04f 0100 	mov.w	r1, #0
 8015990:	dc04      	bgt.n	801599c <__ulp+0x2c>
 8015992:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8015996:	fa42 f103 	asr.w	r1, r2, r3
 801599a:	4770      	bx	lr
 801599c:	2201      	movs	r2, #1
 801599e:	3b14      	subs	r3, #20
 80159a0:	2b1e      	cmp	r3, #30
 80159a2:	bfce      	itee	gt
 80159a4:	4613      	movgt	r3, r2
 80159a6:	f1c3 031f 	rsble	r3, r3, #31
 80159aa:	fa02 f303 	lslle.w	r3, r2, r3
 80159ae:	4618      	mov	r0, r3
 80159b0:	4770      	bx	lr
 80159b2:	bf00      	nop
 80159b4:	7ff00000 	.word	0x7ff00000

080159b8 <__b2d>:
 80159b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80159bc:	6907      	ldr	r7, [r0, #16]
 80159be:	f100 0914 	add.w	r9, r0, #20
 80159c2:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80159c6:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80159ca:	f1a7 0804 	sub.w	r8, r7, #4
 80159ce:	4630      	mov	r0, r6
 80159d0:	f7ff fdc8 	bl	8015564 <__hi0bits>
 80159d4:	f1c0 0320 	rsb	r3, r0, #32
 80159d8:	280a      	cmp	r0, #10
 80159da:	600b      	str	r3, [r1, #0]
 80159dc:	491e      	ldr	r1, [pc, #120]	; (8015a58 <__b2d+0xa0>)
 80159de:	dc17      	bgt.n	8015a10 <__b2d+0x58>
 80159e0:	45c1      	cmp	r9, r8
 80159e2:	bf28      	it	cs
 80159e4:	2200      	movcs	r2, #0
 80159e6:	f1c0 0c0b 	rsb	ip, r0, #11
 80159ea:	fa26 f30c 	lsr.w	r3, r6, ip
 80159ee:	bf38      	it	cc
 80159f0:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80159f4:	ea43 0501 	orr.w	r5, r3, r1
 80159f8:	f100 0315 	add.w	r3, r0, #21
 80159fc:	fa06 f303 	lsl.w	r3, r6, r3
 8015a00:	fa22 f20c 	lsr.w	r2, r2, ip
 8015a04:	ea43 0402 	orr.w	r4, r3, r2
 8015a08:	4620      	mov	r0, r4
 8015a0a:	4629      	mov	r1, r5
 8015a0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a10:	45c1      	cmp	r9, r8
 8015a12:	bf3a      	itte	cc
 8015a14:	f1a7 0808 	subcc.w	r8, r7, #8
 8015a18:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8015a1c:	2200      	movcs	r2, #0
 8015a1e:	f1b0 030b 	subs.w	r3, r0, #11
 8015a22:	d015      	beq.n	8015a50 <__b2d+0x98>
 8015a24:	409e      	lsls	r6, r3
 8015a26:	f1c3 0720 	rsb	r7, r3, #32
 8015a2a:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8015a2e:	fa22 f107 	lsr.w	r1, r2, r7
 8015a32:	45c8      	cmp	r8, r9
 8015a34:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8015a38:	ea46 0501 	orr.w	r5, r6, r1
 8015a3c:	bf94      	ite	ls
 8015a3e:	2100      	movls	r1, #0
 8015a40:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8015a44:	fa02 f003 	lsl.w	r0, r2, r3
 8015a48:	40f9      	lsrs	r1, r7
 8015a4a:	ea40 0401 	orr.w	r4, r0, r1
 8015a4e:	e7db      	b.n	8015a08 <__b2d+0x50>
 8015a50:	ea46 0501 	orr.w	r5, r6, r1
 8015a54:	4614      	mov	r4, r2
 8015a56:	e7d7      	b.n	8015a08 <__b2d+0x50>
 8015a58:	3ff00000 	.word	0x3ff00000

08015a5c <__d2b>:
 8015a5c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8015a60:	461c      	mov	r4, r3
 8015a62:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8015a66:	2101      	movs	r1, #1
 8015a68:	4690      	mov	r8, r2
 8015a6a:	f7ff fcb7 	bl	80153dc <_Balloc>
 8015a6e:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8015a72:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8015a76:	4607      	mov	r7, r0
 8015a78:	bb34      	cbnz	r4, 8015ac8 <__d2b+0x6c>
 8015a7a:	9201      	str	r2, [sp, #4]
 8015a7c:	f1b8 0200 	subs.w	r2, r8, #0
 8015a80:	d027      	beq.n	8015ad2 <__d2b+0x76>
 8015a82:	a802      	add	r0, sp, #8
 8015a84:	f840 2d08 	str.w	r2, [r0, #-8]!
 8015a88:	f7ff fd8b 	bl	80155a2 <__lo0bits>
 8015a8c:	9900      	ldr	r1, [sp, #0]
 8015a8e:	b1f0      	cbz	r0, 8015ace <__d2b+0x72>
 8015a90:	9a01      	ldr	r2, [sp, #4]
 8015a92:	f1c0 0320 	rsb	r3, r0, #32
 8015a96:	fa02 f303 	lsl.w	r3, r2, r3
 8015a9a:	430b      	orrs	r3, r1
 8015a9c:	40c2      	lsrs	r2, r0
 8015a9e:	617b      	str	r3, [r7, #20]
 8015aa0:	9201      	str	r2, [sp, #4]
 8015aa2:	9b01      	ldr	r3, [sp, #4]
 8015aa4:	2b00      	cmp	r3, #0
 8015aa6:	bf14      	ite	ne
 8015aa8:	2102      	movne	r1, #2
 8015aaa:	2101      	moveq	r1, #1
 8015aac:	61bb      	str	r3, [r7, #24]
 8015aae:	6139      	str	r1, [r7, #16]
 8015ab0:	b1c4      	cbz	r4, 8015ae4 <__d2b+0x88>
 8015ab2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8015ab6:	4404      	add	r4, r0
 8015ab8:	6034      	str	r4, [r6, #0]
 8015aba:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015abe:	6028      	str	r0, [r5, #0]
 8015ac0:	4638      	mov	r0, r7
 8015ac2:	b002      	add	sp, #8
 8015ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ac8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8015acc:	e7d5      	b.n	8015a7a <__d2b+0x1e>
 8015ace:	6179      	str	r1, [r7, #20]
 8015ad0:	e7e7      	b.n	8015aa2 <__d2b+0x46>
 8015ad2:	a801      	add	r0, sp, #4
 8015ad4:	f7ff fd65 	bl	80155a2 <__lo0bits>
 8015ad8:	2101      	movs	r1, #1
 8015ada:	9b01      	ldr	r3, [sp, #4]
 8015adc:	6139      	str	r1, [r7, #16]
 8015ade:	617b      	str	r3, [r7, #20]
 8015ae0:	3020      	adds	r0, #32
 8015ae2:	e7e5      	b.n	8015ab0 <__d2b+0x54>
 8015ae4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015ae8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8015aec:	6030      	str	r0, [r6, #0]
 8015aee:	6918      	ldr	r0, [r3, #16]
 8015af0:	f7ff fd38 	bl	8015564 <__hi0bits>
 8015af4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8015af8:	e7e1      	b.n	8015abe <__d2b+0x62>

08015afa <__ratio>:
 8015afa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015afe:	4688      	mov	r8, r1
 8015b00:	4669      	mov	r1, sp
 8015b02:	4681      	mov	r9, r0
 8015b04:	f7ff ff58 	bl	80159b8 <__b2d>
 8015b08:	468b      	mov	fp, r1
 8015b0a:	4606      	mov	r6, r0
 8015b0c:	460f      	mov	r7, r1
 8015b0e:	4640      	mov	r0, r8
 8015b10:	a901      	add	r1, sp, #4
 8015b12:	f7ff ff51 	bl	80159b8 <__b2d>
 8015b16:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015b1a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8015b1e:	460d      	mov	r5, r1
 8015b20:	eba3 0c02 	sub.w	ip, r3, r2
 8015b24:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015b28:	1a9b      	subs	r3, r3, r2
 8015b2a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8015b2e:	2b00      	cmp	r3, #0
 8015b30:	bfd5      	itete	le
 8015b32:	460a      	movle	r2, r1
 8015b34:	463a      	movgt	r2, r7
 8015b36:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015b3a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8015b3e:	bfd8      	it	le
 8015b40:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 8015b44:	462b      	mov	r3, r5
 8015b46:	4602      	mov	r2, r0
 8015b48:	4659      	mov	r1, fp
 8015b4a:	4630      	mov	r0, r6
 8015b4c:	f7ea fe06 	bl	800075c <__aeabi_ddiv>
 8015b50:	b003      	add	sp, #12
 8015b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015b56 <__copybits>:
 8015b56:	3901      	subs	r1, #1
 8015b58:	b510      	push	{r4, lr}
 8015b5a:	1149      	asrs	r1, r1, #5
 8015b5c:	6914      	ldr	r4, [r2, #16]
 8015b5e:	3101      	adds	r1, #1
 8015b60:	f102 0314 	add.w	r3, r2, #20
 8015b64:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015b68:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015b6c:	42a3      	cmp	r3, r4
 8015b6e:	4602      	mov	r2, r0
 8015b70:	d303      	bcc.n	8015b7a <__copybits+0x24>
 8015b72:	2300      	movs	r3, #0
 8015b74:	428a      	cmp	r2, r1
 8015b76:	d305      	bcc.n	8015b84 <__copybits+0x2e>
 8015b78:	bd10      	pop	{r4, pc}
 8015b7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8015b7e:	f840 2b04 	str.w	r2, [r0], #4
 8015b82:	e7f3      	b.n	8015b6c <__copybits+0x16>
 8015b84:	f842 3b04 	str.w	r3, [r2], #4
 8015b88:	e7f4      	b.n	8015b74 <__copybits+0x1e>

08015b8a <__any_on>:
 8015b8a:	f100 0214 	add.w	r2, r0, #20
 8015b8e:	6900      	ldr	r0, [r0, #16]
 8015b90:	114b      	asrs	r3, r1, #5
 8015b92:	4298      	cmp	r0, r3
 8015b94:	b510      	push	{r4, lr}
 8015b96:	db11      	blt.n	8015bbc <__any_on+0x32>
 8015b98:	dd0a      	ble.n	8015bb0 <__any_on+0x26>
 8015b9a:	f011 011f 	ands.w	r1, r1, #31
 8015b9e:	d007      	beq.n	8015bb0 <__any_on+0x26>
 8015ba0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015ba4:	fa24 f001 	lsr.w	r0, r4, r1
 8015ba8:	fa00 f101 	lsl.w	r1, r0, r1
 8015bac:	428c      	cmp	r4, r1
 8015bae:	d10b      	bne.n	8015bc8 <__any_on+0x3e>
 8015bb0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015bb4:	4293      	cmp	r3, r2
 8015bb6:	d803      	bhi.n	8015bc0 <__any_on+0x36>
 8015bb8:	2000      	movs	r0, #0
 8015bba:	bd10      	pop	{r4, pc}
 8015bbc:	4603      	mov	r3, r0
 8015bbe:	e7f7      	b.n	8015bb0 <__any_on+0x26>
 8015bc0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015bc4:	2900      	cmp	r1, #0
 8015bc6:	d0f5      	beq.n	8015bb4 <__any_on+0x2a>
 8015bc8:	2001      	movs	r0, #1
 8015bca:	e7f6      	b.n	8015bba <__any_on+0x30>

08015bcc <_calloc_r>:
 8015bcc:	b538      	push	{r3, r4, r5, lr}
 8015bce:	fb02 f401 	mul.w	r4, r2, r1
 8015bd2:	4621      	mov	r1, r4
 8015bd4:	f000 f854 	bl	8015c80 <_malloc_r>
 8015bd8:	4605      	mov	r5, r0
 8015bda:	b118      	cbz	r0, 8015be4 <_calloc_r+0x18>
 8015bdc:	4622      	mov	r2, r4
 8015bde:	2100      	movs	r1, #0
 8015be0:	f7fc fa1f 	bl	8012022 <memset>
 8015be4:	4628      	mov	r0, r5
 8015be6:	bd38      	pop	{r3, r4, r5, pc}

08015be8 <_free_r>:
 8015be8:	b538      	push	{r3, r4, r5, lr}
 8015bea:	4605      	mov	r5, r0
 8015bec:	2900      	cmp	r1, #0
 8015bee:	d043      	beq.n	8015c78 <_free_r+0x90>
 8015bf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015bf4:	1f0c      	subs	r4, r1, #4
 8015bf6:	2b00      	cmp	r3, #0
 8015bf8:	bfb8      	it	lt
 8015bfa:	18e4      	addlt	r4, r4, r3
 8015bfc:	f000 fc0b 	bl	8016416 <__malloc_lock>
 8015c00:	4a1e      	ldr	r2, [pc, #120]	; (8015c7c <_free_r+0x94>)
 8015c02:	6813      	ldr	r3, [r2, #0]
 8015c04:	4610      	mov	r0, r2
 8015c06:	b933      	cbnz	r3, 8015c16 <_free_r+0x2e>
 8015c08:	6063      	str	r3, [r4, #4]
 8015c0a:	6014      	str	r4, [r2, #0]
 8015c0c:	4628      	mov	r0, r5
 8015c0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015c12:	f000 bc01 	b.w	8016418 <__malloc_unlock>
 8015c16:	42a3      	cmp	r3, r4
 8015c18:	d90b      	bls.n	8015c32 <_free_r+0x4a>
 8015c1a:	6821      	ldr	r1, [r4, #0]
 8015c1c:	1862      	adds	r2, r4, r1
 8015c1e:	4293      	cmp	r3, r2
 8015c20:	bf01      	itttt	eq
 8015c22:	681a      	ldreq	r2, [r3, #0]
 8015c24:	685b      	ldreq	r3, [r3, #4]
 8015c26:	1852      	addeq	r2, r2, r1
 8015c28:	6022      	streq	r2, [r4, #0]
 8015c2a:	6063      	str	r3, [r4, #4]
 8015c2c:	6004      	str	r4, [r0, #0]
 8015c2e:	e7ed      	b.n	8015c0c <_free_r+0x24>
 8015c30:	4613      	mov	r3, r2
 8015c32:	685a      	ldr	r2, [r3, #4]
 8015c34:	b10a      	cbz	r2, 8015c3a <_free_r+0x52>
 8015c36:	42a2      	cmp	r2, r4
 8015c38:	d9fa      	bls.n	8015c30 <_free_r+0x48>
 8015c3a:	6819      	ldr	r1, [r3, #0]
 8015c3c:	1858      	adds	r0, r3, r1
 8015c3e:	42a0      	cmp	r0, r4
 8015c40:	d10b      	bne.n	8015c5a <_free_r+0x72>
 8015c42:	6820      	ldr	r0, [r4, #0]
 8015c44:	4401      	add	r1, r0
 8015c46:	1858      	adds	r0, r3, r1
 8015c48:	4282      	cmp	r2, r0
 8015c4a:	6019      	str	r1, [r3, #0]
 8015c4c:	d1de      	bne.n	8015c0c <_free_r+0x24>
 8015c4e:	6810      	ldr	r0, [r2, #0]
 8015c50:	6852      	ldr	r2, [r2, #4]
 8015c52:	4401      	add	r1, r0
 8015c54:	6019      	str	r1, [r3, #0]
 8015c56:	605a      	str	r2, [r3, #4]
 8015c58:	e7d8      	b.n	8015c0c <_free_r+0x24>
 8015c5a:	d902      	bls.n	8015c62 <_free_r+0x7a>
 8015c5c:	230c      	movs	r3, #12
 8015c5e:	602b      	str	r3, [r5, #0]
 8015c60:	e7d4      	b.n	8015c0c <_free_r+0x24>
 8015c62:	6820      	ldr	r0, [r4, #0]
 8015c64:	1821      	adds	r1, r4, r0
 8015c66:	428a      	cmp	r2, r1
 8015c68:	bf01      	itttt	eq
 8015c6a:	6811      	ldreq	r1, [r2, #0]
 8015c6c:	6852      	ldreq	r2, [r2, #4]
 8015c6e:	1809      	addeq	r1, r1, r0
 8015c70:	6021      	streq	r1, [r4, #0]
 8015c72:	6062      	str	r2, [r4, #4]
 8015c74:	605c      	str	r4, [r3, #4]
 8015c76:	e7c9      	b.n	8015c0c <_free_r+0x24>
 8015c78:	bd38      	pop	{r3, r4, r5, pc}
 8015c7a:	bf00      	nop
 8015c7c:	200039e0 	.word	0x200039e0

08015c80 <_malloc_r>:
 8015c80:	b570      	push	{r4, r5, r6, lr}
 8015c82:	1ccd      	adds	r5, r1, #3
 8015c84:	f025 0503 	bic.w	r5, r5, #3
 8015c88:	3508      	adds	r5, #8
 8015c8a:	2d0c      	cmp	r5, #12
 8015c8c:	bf38      	it	cc
 8015c8e:	250c      	movcc	r5, #12
 8015c90:	2d00      	cmp	r5, #0
 8015c92:	4606      	mov	r6, r0
 8015c94:	db01      	blt.n	8015c9a <_malloc_r+0x1a>
 8015c96:	42a9      	cmp	r1, r5
 8015c98:	d903      	bls.n	8015ca2 <_malloc_r+0x22>
 8015c9a:	230c      	movs	r3, #12
 8015c9c:	6033      	str	r3, [r6, #0]
 8015c9e:	2000      	movs	r0, #0
 8015ca0:	bd70      	pop	{r4, r5, r6, pc}
 8015ca2:	f000 fbb8 	bl	8016416 <__malloc_lock>
 8015ca6:	4a21      	ldr	r2, [pc, #132]	; (8015d2c <_malloc_r+0xac>)
 8015ca8:	6814      	ldr	r4, [r2, #0]
 8015caa:	4621      	mov	r1, r4
 8015cac:	b991      	cbnz	r1, 8015cd4 <_malloc_r+0x54>
 8015cae:	4c20      	ldr	r4, [pc, #128]	; (8015d30 <_malloc_r+0xb0>)
 8015cb0:	6823      	ldr	r3, [r4, #0]
 8015cb2:	b91b      	cbnz	r3, 8015cbc <_malloc_r+0x3c>
 8015cb4:	4630      	mov	r0, r6
 8015cb6:	f000 facd 	bl	8016254 <_sbrk_r>
 8015cba:	6020      	str	r0, [r4, #0]
 8015cbc:	4629      	mov	r1, r5
 8015cbe:	4630      	mov	r0, r6
 8015cc0:	f000 fac8 	bl	8016254 <_sbrk_r>
 8015cc4:	1c43      	adds	r3, r0, #1
 8015cc6:	d124      	bne.n	8015d12 <_malloc_r+0x92>
 8015cc8:	230c      	movs	r3, #12
 8015cca:	4630      	mov	r0, r6
 8015ccc:	6033      	str	r3, [r6, #0]
 8015cce:	f000 fba3 	bl	8016418 <__malloc_unlock>
 8015cd2:	e7e4      	b.n	8015c9e <_malloc_r+0x1e>
 8015cd4:	680b      	ldr	r3, [r1, #0]
 8015cd6:	1b5b      	subs	r3, r3, r5
 8015cd8:	d418      	bmi.n	8015d0c <_malloc_r+0x8c>
 8015cda:	2b0b      	cmp	r3, #11
 8015cdc:	d90f      	bls.n	8015cfe <_malloc_r+0x7e>
 8015cde:	600b      	str	r3, [r1, #0]
 8015ce0:	18cc      	adds	r4, r1, r3
 8015ce2:	50cd      	str	r5, [r1, r3]
 8015ce4:	4630      	mov	r0, r6
 8015ce6:	f000 fb97 	bl	8016418 <__malloc_unlock>
 8015cea:	f104 000b 	add.w	r0, r4, #11
 8015cee:	1d23      	adds	r3, r4, #4
 8015cf0:	f020 0007 	bic.w	r0, r0, #7
 8015cf4:	1ac3      	subs	r3, r0, r3
 8015cf6:	d0d3      	beq.n	8015ca0 <_malloc_r+0x20>
 8015cf8:	425a      	negs	r2, r3
 8015cfa:	50e2      	str	r2, [r4, r3]
 8015cfc:	e7d0      	b.n	8015ca0 <_malloc_r+0x20>
 8015cfe:	684b      	ldr	r3, [r1, #4]
 8015d00:	428c      	cmp	r4, r1
 8015d02:	bf16      	itet	ne
 8015d04:	6063      	strne	r3, [r4, #4]
 8015d06:	6013      	streq	r3, [r2, #0]
 8015d08:	460c      	movne	r4, r1
 8015d0a:	e7eb      	b.n	8015ce4 <_malloc_r+0x64>
 8015d0c:	460c      	mov	r4, r1
 8015d0e:	6849      	ldr	r1, [r1, #4]
 8015d10:	e7cc      	b.n	8015cac <_malloc_r+0x2c>
 8015d12:	1cc4      	adds	r4, r0, #3
 8015d14:	f024 0403 	bic.w	r4, r4, #3
 8015d18:	42a0      	cmp	r0, r4
 8015d1a:	d005      	beq.n	8015d28 <_malloc_r+0xa8>
 8015d1c:	1a21      	subs	r1, r4, r0
 8015d1e:	4630      	mov	r0, r6
 8015d20:	f000 fa98 	bl	8016254 <_sbrk_r>
 8015d24:	3001      	adds	r0, #1
 8015d26:	d0cf      	beq.n	8015cc8 <_malloc_r+0x48>
 8015d28:	6025      	str	r5, [r4, #0]
 8015d2a:	e7db      	b.n	8015ce4 <_malloc_r+0x64>
 8015d2c:	200039e0 	.word	0x200039e0
 8015d30:	200039e4 	.word	0x200039e4

08015d34 <__ssputs_r>:
 8015d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d38:	688e      	ldr	r6, [r1, #8]
 8015d3a:	4682      	mov	sl, r0
 8015d3c:	429e      	cmp	r6, r3
 8015d3e:	460c      	mov	r4, r1
 8015d40:	4690      	mov	r8, r2
 8015d42:	4699      	mov	r9, r3
 8015d44:	d837      	bhi.n	8015db6 <__ssputs_r+0x82>
 8015d46:	898a      	ldrh	r2, [r1, #12]
 8015d48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015d4c:	d031      	beq.n	8015db2 <__ssputs_r+0x7e>
 8015d4e:	2302      	movs	r3, #2
 8015d50:	6825      	ldr	r5, [r4, #0]
 8015d52:	6909      	ldr	r1, [r1, #16]
 8015d54:	1a6f      	subs	r7, r5, r1
 8015d56:	6965      	ldr	r5, [r4, #20]
 8015d58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015d5c:	fb95 f5f3 	sdiv	r5, r5, r3
 8015d60:	f109 0301 	add.w	r3, r9, #1
 8015d64:	443b      	add	r3, r7
 8015d66:	429d      	cmp	r5, r3
 8015d68:	bf38      	it	cc
 8015d6a:	461d      	movcc	r5, r3
 8015d6c:	0553      	lsls	r3, r2, #21
 8015d6e:	d530      	bpl.n	8015dd2 <__ssputs_r+0x9e>
 8015d70:	4629      	mov	r1, r5
 8015d72:	f7ff ff85 	bl	8015c80 <_malloc_r>
 8015d76:	4606      	mov	r6, r0
 8015d78:	b950      	cbnz	r0, 8015d90 <__ssputs_r+0x5c>
 8015d7a:	230c      	movs	r3, #12
 8015d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8015d80:	f8ca 3000 	str.w	r3, [sl]
 8015d84:	89a3      	ldrh	r3, [r4, #12]
 8015d86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015d8a:	81a3      	strh	r3, [r4, #12]
 8015d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015d90:	463a      	mov	r2, r7
 8015d92:	6921      	ldr	r1, [r4, #16]
 8015d94:	f7fc f93a 	bl	801200c <memcpy>
 8015d98:	89a3      	ldrh	r3, [r4, #12]
 8015d9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015d9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015da2:	81a3      	strh	r3, [r4, #12]
 8015da4:	6126      	str	r6, [r4, #16]
 8015da6:	443e      	add	r6, r7
 8015da8:	6026      	str	r6, [r4, #0]
 8015daa:	464e      	mov	r6, r9
 8015dac:	6165      	str	r5, [r4, #20]
 8015dae:	1bed      	subs	r5, r5, r7
 8015db0:	60a5      	str	r5, [r4, #8]
 8015db2:	454e      	cmp	r6, r9
 8015db4:	d900      	bls.n	8015db8 <__ssputs_r+0x84>
 8015db6:	464e      	mov	r6, r9
 8015db8:	4632      	mov	r2, r6
 8015dba:	4641      	mov	r1, r8
 8015dbc:	6820      	ldr	r0, [r4, #0]
 8015dbe:	f000 fb11 	bl	80163e4 <memmove>
 8015dc2:	68a3      	ldr	r3, [r4, #8]
 8015dc4:	2000      	movs	r0, #0
 8015dc6:	1b9b      	subs	r3, r3, r6
 8015dc8:	60a3      	str	r3, [r4, #8]
 8015dca:	6823      	ldr	r3, [r4, #0]
 8015dcc:	441e      	add	r6, r3
 8015dce:	6026      	str	r6, [r4, #0]
 8015dd0:	e7dc      	b.n	8015d8c <__ssputs_r+0x58>
 8015dd2:	462a      	mov	r2, r5
 8015dd4:	f000 fb21 	bl	801641a <_realloc_r>
 8015dd8:	4606      	mov	r6, r0
 8015dda:	2800      	cmp	r0, #0
 8015ddc:	d1e2      	bne.n	8015da4 <__ssputs_r+0x70>
 8015dde:	6921      	ldr	r1, [r4, #16]
 8015de0:	4650      	mov	r0, sl
 8015de2:	f7ff ff01 	bl	8015be8 <_free_r>
 8015de6:	e7c8      	b.n	8015d7a <__ssputs_r+0x46>

08015de8 <_svfiprintf_r>:
 8015de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015dec:	461d      	mov	r5, r3
 8015dee:	898b      	ldrh	r3, [r1, #12]
 8015df0:	b09d      	sub	sp, #116	; 0x74
 8015df2:	061f      	lsls	r7, r3, #24
 8015df4:	4680      	mov	r8, r0
 8015df6:	460c      	mov	r4, r1
 8015df8:	4616      	mov	r6, r2
 8015dfa:	d50f      	bpl.n	8015e1c <_svfiprintf_r+0x34>
 8015dfc:	690b      	ldr	r3, [r1, #16]
 8015dfe:	b96b      	cbnz	r3, 8015e1c <_svfiprintf_r+0x34>
 8015e00:	2140      	movs	r1, #64	; 0x40
 8015e02:	f7ff ff3d 	bl	8015c80 <_malloc_r>
 8015e06:	6020      	str	r0, [r4, #0]
 8015e08:	6120      	str	r0, [r4, #16]
 8015e0a:	b928      	cbnz	r0, 8015e18 <_svfiprintf_r+0x30>
 8015e0c:	230c      	movs	r3, #12
 8015e0e:	f8c8 3000 	str.w	r3, [r8]
 8015e12:	f04f 30ff 	mov.w	r0, #4294967295
 8015e16:	e0c8      	b.n	8015faa <_svfiprintf_r+0x1c2>
 8015e18:	2340      	movs	r3, #64	; 0x40
 8015e1a:	6163      	str	r3, [r4, #20]
 8015e1c:	2300      	movs	r3, #0
 8015e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8015e20:	2320      	movs	r3, #32
 8015e22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015e26:	2330      	movs	r3, #48	; 0x30
 8015e28:	f04f 0b01 	mov.w	fp, #1
 8015e2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015e30:	9503      	str	r5, [sp, #12]
 8015e32:	4637      	mov	r7, r6
 8015e34:	463d      	mov	r5, r7
 8015e36:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015e3a:	b10b      	cbz	r3, 8015e40 <_svfiprintf_r+0x58>
 8015e3c:	2b25      	cmp	r3, #37	; 0x25
 8015e3e:	d13e      	bne.n	8015ebe <_svfiprintf_r+0xd6>
 8015e40:	ebb7 0a06 	subs.w	sl, r7, r6
 8015e44:	d00b      	beq.n	8015e5e <_svfiprintf_r+0x76>
 8015e46:	4653      	mov	r3, sl
 8015e48:	4632      	mov	r2, r6
 8015e4a:	4621      	mov	r1, r4
 8015e4c:	4640      	mov	r0, r8
 8015e4e:	f7ff ff71 	bl	8015d34 <__ssputs_r>
 8015e52:	3001      	adds	r0, #1
 8015e54:	f000 80a4 	beq.w	8015fa0 <_svfiprintf_r+0x1b8>
 8015e58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015e5a:	4453      	add	r3, sl
 8015e5c:	9309      	str	r3, [sp, #36]	; 0x24
 8015e5e:	783b      	ldrb	r3, [r7, #0]
 8015e60:	2b00      	cmp	r3, #0
 8015e62:	f000 809d 	beq.w	8015fa0 <_svfiprintf_r+0x1b8>
 8015e66:	2300      	movs	r3, #0
 8015e68:	f04f 32ff 	mov.w	r2, #4294967295
 8015e6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015e70:	9304      	str	r3, [sp, #16]
 8015e72:	9307      	str	r3, [sp, #28]
 8015e74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015e78:	931a      	str	r3, [sp, #104]	; 0x68
 8015e7a:	462f      	mov	r7, r5
 8015e7c:	2205      	movs	r2, #5
 8015e7e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8015e82:	4850      	ldr	r0, [pc, #320]	; (8015fc4 <_svfiprintf_r+0x1dc>)
 8015e84:	f7ff fa9c 	bl	80153c0 <memchr>
 8015e88:	9b04      	ldr	r3, [sp, #16]
 8015e8a:	b9d0      	cbnz	r0, 8015ec2 <_svfiprintf_r+0xda>
 8015e8c:	06d9      	lsls	r1, r3, #27
 8015e8e:	bf44      	itt	mi
 8015e90:	2220      	movmi	r2, #32
 8015e92:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015e96:	071a      	lsls	r2, r3, #28
 8015e98:	bf44      	itt	mi
 8015e9a:	222b      	movmi	r2, #43	; 0x2b
 8015e9c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015ea0:	782a      	ldrb	r2, [r5, #0]
 8015ea2:	2a2a      	cmp	r2, #42	; 0x2a
 8015ea4:	d015      	beq.n	8015ed2 <_svfiprintf_r+0xea>
 8015ea6:	462f      	mov	r7, r5
 8015ea8:	2000      	movs	r0, #0
 8015eaa:	250a      	movs	r5, #10
 8015eac:	9a07      	ldr	r2, [sp, #28]
 8015eae:	4639      	mov	r1, r7
 8015eb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015eb4:	3b30      	subs	r3, #48	; 0x30
 8015eb6:	2b09      	cmp	r3, #9
 8015eb8:	d94d      	bls.n	8015f56 <_svfiprintf_r+0x16e>
 8015eba:	b1b8      	cbz	r0, 8015eec <_svfiprintf_r+0x104>
 8015ebc:	e00f      	b.n	8015ede <_svfiprintf_r+0xf6>
 8015ebe:	462f      	mov	r7, r5
 8015ec0:	e7b8      	b.n	8015e34 <_svfiprintf_r+0x4c>
 8015ec2:	4a40      	ldr	r2, [pc, #256]	; (8015fc4 <_svfiprintf_r+0x1dc>)
 8015ec4:	463d      	mov	r5, r7
 8015ec6:	1a80      	subs	r0, r0, r2
 8015ec8:	fa0b f000 	lsl.w	r0, fp, r0
 8015ecc:	4318      	orrs	r0, r3
 8015ece:	9004      	str	r0, [sp, #16]
 8015ed0:	e7d3      	b.n	8015e7a <_svfiprintf_r+0x92>
 8015ed2:	9a03      	ldr	r2, [sp, #12]
 8015ed4:	1d11      	adds	r1, r2, #4
 8015ed6:	6812      	ldr	r2, [r2, #0]
 8015ed8:	9103      	str	r1, [sp, #12]
 8015eda:	2a00      	cmp	r2, #0
 8015edc:	db01      	blt.n	8015ee2 <_svfiprintf_r+0xfa>
 8015ede:	9207      	str	r2, [sp, #28]
 8015ee0:	e004      	b.n	8015eec <_svfiprintf_r+0x104>
 8015ee2:	4252      	negs	r2, r2
 8015ee4:	f043 0302 	orr.w	r3, r3, #2
 8015ee8:	9207      	str	r2, [sp, #28]
 8015eea:	9304      	str	r3, [sp, #16]
 8015eec:	783b      	ldrb	r3, [r7, #0]
 8015eee:	2b2e      	cmp	r3, #46	; 0x2e
 8015ef0:	d10c      	bne.n	8015f0c <_svfiprintf_r+0x124>
 8015ef2:	787b      	ldrb	r3, [r7, #1]
 8015ef4:	2b2a      	cmp	r3, #42	; 0x2a
 8015ef6:	d133      	bne.n	8015f60 <_svfiprintf_r+0x178>
 8015ef8:	9b03      	ldr	r3, [sp, #12]
 8015efa:	3702      	adds	r7, #2
 8015efc:	1d1a      	adds	r2, r3, #4
 8015efe:	681b      	ldr	r3, [r3, #0]
 8015f00:	9203      	str	r2, [sp, #12]
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	bfb8      	it	lt
 8015f06:	f04f 33ff 	movlt.w	r3, #4294967295
 8015f0a:	9305      	str	r3, [sp, #20]
 8015f0c:	4d2e      	ldr	r5, [pc, #184]	; (8015fc8 <_svfiprintf_r+0x1e0>)
 8015f0e:	2203      	movs	r2, #3
 8015f10:	7839      	ldrb	r1, [r7, #0]
 8015f12:	4628      	mov	r0, r5
 8015f14:	f7ff fa54 	bl	80153c0 <memchr>
 8015f18:	b138      	cbz	r0, 8015f2a <_svfiprintf_r+0x142>
 8015f1a:	2340      	movs	r3, #64	; 0x40
 8015f1c:	1b40      	subs	r0, r0, r5
 8015f1e:	fa03 f000 	lsl.w	r0, r3, r0
 8015f22:	9b04      	ldr	r3, [sp, #16]
 8015f24:	3701      	adds	r7, #1
 8015f26:	4303      	orrs	r3, r0
 8015f28:	9304      	str	r3, [sp, #16]
 8015f2a:	7839      	ldrb	r1, [r7, #0]
 8015f2c:	2206      	movs	r2, #6
 8015f2e:	4827      	ldr	r0, [pc, #156]	; (8015fcc <_svfiprintf_r+0x1e4>)
 8015f30:	1c7e      	adds	r6, r7, #1
 8015f32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015f36:	f7ff fa43 	bl	80153c0 <memchr>
 8015f3a:	2800      	cmp	r0, #0
 8015f3c:	d038      	beq.n	8015fb0 <_svfiprintf_r+0x1c8>
 8015f3e:	4b24      	ldr	r3, [pc, #144]	; (8015fd0 <_svfiprintf_r+0x1e8>)
 8015f40:	bb13      	cbnz	r3, 8015f88 <_svfiprintf_r+0x1a0>
 8015f42:	9b03      	ldr	r3, [sp, #12]
 8015f44:	3307      	adds	r3, #7
 8015f46:	f023 0307 	bic.w	r3, r3, #7
 8015f4a:	3308      	adds	r3, #8
 8015f4c:	9303      	str	r3, [sp, #12]
 8015f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f50:	444b      	add	r3, r9
 8015f52:	9309      	str	r3, [sp, #36]	; 0x24
 8015f54:	e76d      	b.n	8015e32 <_svfiprintf_r+0x4a>
 8015f56:	fb05 3202 	mla	r2, r5, r2, r3
 8015f5a:	2001      	movs	r0, #1
 8015f5c:	460f      	mov	r7, r1
 8015f5e:	e7a6      	b.n	8015eae <_svfiprintf_r+0xc6>
 8015f60:	2300      	movs	r3, #0
 8015f62:	250a      	movs	r5, #10
 8015f64:	4619      	mov	r1, r3
 8015f66:	3701      	adds	r7, #1
 8015f68:	9305      	str	r3, [sp, #20]
 8015f6a:	4638      	mov	r0, r7
 8015f6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015f70:	3a30      	subs	r2, #48	; 0x30
 8015f72:	2a09      	cmp	r2, #9
 8015f74:	d903      	bls.n	8015f7e <_svfiprintf_r+0x196>
 8015f76:	2b00      	cmp	r3, #0
 8015f78:	d0c8      	beq.n	8015f0c <_svfiprintf_r+0x124>
 8015f7a:	9105      	str	r1, [sp, #20]
 8015f7c:	e7c6      	b.n	8015f0c <_svfiprintf_r+0x124>
 8015f7e:	fb05 2101 	mla	r1, r5, r1, r2
 8015f82:	2301      	movs	r3, #1
 8015f84:	4607      	mov	r7, r0
 8015f86:	e7f0      	b.n	8015f6a <_svfiprintf_r+0x182>
 8015f88:	ab03      	add	r3, sp, #12
 8015f8a:	9300      	str	r3, [sp, #0]
 8015f8c:	4622      	mov	r2, r4
 8015f8e:	4b11      	ldr	r3, [pc, #68]	; (8015fd4 <_svfiprintf_r+0x1ec>)
 8015f90:	a904      	add	r1, sp, #16
 8015f92:	4640      	mov	r0, r8
 8015f94:	f7fc f8de 	bl	8012154 <_printf_float>
 8015f98:	f1b0 3fff 	cmp.w	r0, #4294967295
 8015f9c:	4681      	mov	r9, r0
 8015f9e:	d1d6      	bne.n	8015f4e <_svfiprintf_r+0x166>
 8015fa0:	89a3      	ldrh	r3, [r4, #12]
 8015fa2:	065b      	lsls	r3, r3, #25
 8015fa4:	f53f af35 	bmi.w	8015e12 <_svfiprintf_r+0x2a>
 8015fa8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015faa:	b01d      	add	sp, #116	; 0x74
 8015fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fb0:	ab03      	add	r3, sp, #12
 8015fb2:	9300      	str	r3, [sp, #0]
 8015fb4:	4622      	mov	r2, r4
 8015fb6:	4b07      	ldr	r3, [pc, #28]	; (8015fd4 <_svfiprintf_r+0x1ec>)
 8015fb8:	a904      	add	r1, sp, #16
 8015fba:	4640      	mov	r0, r8
 8015fbc:	f7fc fb76 	bl	80126ac <_printf_i>
 8015fc0:	e7ea      	b.n	8015f98 <_svfiprintf_r+0x1b0>
 8015fc2:	bf00      	nop
 8015fc4:	0801a4e4 	.word	0x0801a4e4
 8015fc8:	0801a4ea 	.word	0x0801a4ea
 8015fcc:	0801a4ee 	.word	0x0801a4ee
 8015fd0:	08012155 	.word	0x08012155
 8015fd4:	08015d35 	.word	0x08015d35

08015fd8 <__sfputc_r>:
 8015fd8:	6893      	ldr	r3, [r2, #8]
 8015fda:	b410      	push	{r4}
 8015fdc:	3b01      	subs	r3, #1
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	6093      	str	r3, [r2, #8]
 8015fe2:	da07      	bge.n	8015ff4 <__sfputc_r+0x1c>
 8015fe4:	6994      	ldr	r4, [r2, #24]
 8015fe6:	42a3      	cmp	r3, r4
 8015fe8:	db01      	blt.n	8015fee <__sfputc_r+0x16>
 8015fea:	290a      	cmp	r1, #10
 8015fec:	d102      	bne.n	8015ff4 <__sfputc_r+0x1c>
 8015fee:	bc10      	pop	{r4}
 8015ff0:	f7fd bdb0 	b.w	8013b54 <__swbuf_r>
 8015ff4:	6813      	ldr	r3, [r2, #0]
 8015ff6:	1c58      	adds	r0, r3, #1
 8015ff8:	6010      	str	r0, [r2, #0]
 8015ffa:	7019      	strb	r1, [r3, #0]
 8015ffc:	4608      	mov	r0, r1
 8015ffe:	bc10      	pop	{r4}
 8016000:	4770      	bx	lr

08016002 <__sfputs_r>:
 8016002:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016004:	4606      	mov	r6, r0
 8016006:	460f      	mov	r7, r1
 8016008:	4614      	mov	r4, r2
 801600a:	18d5      	adds	r5, r2, r3
 801600c:	42ac      	cmp	r4, r5
 801600e:	d101      	bne.n	8016014 <__sfputs_r+0x12>
 8016010:	2000      	movs	r0, #0
 8016012:	e007      	b.n	8016024 <__sfputs_r+0x22>
 8016014:	463a      	mov	r2, r7
 8016016:	f814 1b01 	ldrb.w	r1, [r4], #1
 801601a:	4630      	mov	r0, r6
 801601c:	f7ff ffdc 	bl	8015fd8 <__sfputc_r>
 8016020:	1c43      	adds	r3, r0, #1
 8016022:	d1f3      	bne.n	801600c <__sfputs_r+0xa>
 8016024:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016028 <_vfiprintf_r>:
 8016028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801602c:	460c      	mov	r4, r1
 801602e:	b09d      	sub	sp, #116	; 0x74
 8016030:	4617      	mov	r7, r2
 8016032:	461d      	mov	r5, r3
 8016034:	4606      	mov	r6, r0
 8016036:	b118      	cbz	r0, 8016040 <_vfiprintf_r+0x18>
 8016038:	6983      	ldr	r3, [r0, #24]
 801603a:	b90b      	cbnz	r3, 8016040 <_vfiprintf_r+0x18>
 801603c:	f7fe fd7c 	bl	8014b38 <__sinit>
 8016040:	4b7c      	ldr	r3, [pc, #496]	; (8016234 <_vfiprintf_r+0x20c>)
 8016042:	429c      	cmp	r4, r3
 8016044:	d158      	bne.n	80160f8 <_vfiprintf_r+0xd0>
 8016046:	6874      	ldr	r4, [r6, #4]
 8016048:	89a3      	ldrh	r3, [r4, #12]
 801604a:	0718      	lsls	r0, r3, #28
 801604c:	d55e      	bpl.n	801610c <_vfiprintf_r+0xe4>
 801604e:	6923      	ldr	r3, [r4, #16]
 8016050:	2b00      	cmp	r3, #0
 8016052:	d05b      	beq.n	801610c <_vfiprintf_r+0xe4>
 8016054:	2300      	movs	r3, #0
 8016056:	9309      	str	r3, [sp, #36]	; 0x24
 8016058:	2320      	movs	r3, #32
 801605a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801605e:	2330      	movs	r3, #48	; 0x30
 8016060:	f04f 0b01 	mov.w	fp, #1
 8016064:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016068:	9503      	str	r5, [sp, #12]
 801606a:	46b8      	mov	r8, r7
 801606c:	4645      	mov	r5, r8
 801606e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016072:	b10b      	cbz	r3, 8016078 <_vfiprintf_r+0x50>
 8016074:	2b25      	cmp	r3, #37	; 0x25
 8016076:	d154      	bne.n	8016122 <_vfiprintf_r+0xfa>
 8016078:	ebb8 0a07 	subs.w	sl, r8, r7
 801607c:	d00b      	beq.n	8016096 <_vfiprintf_r+0x6e>
 801607e:	4653      	mov	r3, sl
 8016080:	463a      	mov	r2, r7
 8016082:	4621      	mov	r1, r4
 8016084:	4630      	mov	r0, r6
 8016086:	f7ff ffbc 	bl	8016002 <__sfputs_r>
 801608a:	3001      	adds	r0, #1
 801608c:	f000 80c2 	beq.w	8016214 <_vfiprintf_r+0x1ec>
 8016090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016092:	4453      	add	r3, sl
 8016094:	9309      	str	r3, [sp, #36]	; 0x24
 8016096:	f898 3000 	ldrb.w	r3, [r8]
 801609a:	2b00      	cmp	r3, #0
 801609c:	f000 80ba 	beq.w	8016214 <_vfiprintf_r+0x1ec>
 80160a0:	2300      	movs	r3, #0
 80160a2:	f04f 32ff 	mov.w	r2, #4294967295
 80160a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80160aa:	9304      	str	r3, [sp, #16]
 80160ac:	9307      	str	r3, [sp, #28]
 80160ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80160b2:	931a      	str	r3, [sp, #104]	; 0x68
 80160b4:	46a8      	mov	r8, r5
 80160b6:	2205      	movs	r2, #5
 80160b8:	f818 1b01 	ldrb.w	r1, [r8], #1
 80160bc:	485e      	ldr	r0, [pc, #376]	; (8016238 <_vfiprintf_r+0x210>)
 80160be:	f7ff f97f 	bl	80153c0 <memchr>
 80160c2:	9b04      	ldr	r3, [sp, #16]
 80160c4:	bb78      	cbnz	r0, 8016126 <_vfiprintf_r+0xfe>
 80160c6:	06d9      	lsls	r1, r3, #27
 80160c8:	bf44      	itt	mi
 80160ca:	2220      	movmi	r2, #32
 80160cc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80160d0:	071a      	lsls	r2, r3, #28
 80160d2:	bf44      	itt	mi
 80160d4:	222b      	movmi	r2, #43	; 0x2b
 80160d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80160da:	782a      	ldrb	r2, [r5, #0]
 80160dc:	2a2a      	cmp	r2, #42	; 0x2a
 80160de:	d02a      	beq.n	8016136 <_vfiprintf_r+0x10e>
 80160e0:	46a8      	mov	r8, r5
 80160e2:	2000      	movs	r0, #0
 80160e4:	250a      	movs	r5, #10
 80160e6:	9a07      	ldr	r2, [sp, #28]
 80160e8:	4641      	mov	r1, r8
 80160ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80160ee:	3b30      	subs	r3, #48	; 0x30
 80160f0:	2b09      	cmp	r3, #9
 80160f2:	d969      	bls.n	80161c8 <_vfiprintf_r+0x1a0>
 80160f4:	b360      	cbz	r0, 8016150 <_vfiprintf_r+0x128>
 80160f6:	e024      	b.n	8016142 <_vfiprintf_r+0x11a>
 80160f8:	4b50      	ldr	r3, [pc, #320]	; (801623c <_vfiprintf_r+0x214>)
 80160fa:	429c      	cmp	r4, r3
 80160fc:	d101      	bne.n	8016102 <_vfiprintf_r+0xda>
 80160fe:	68b4      	ldr	r4, [r6, #8]
 8016100:	e7a2      	b.n	8016048 <_vfiprintf_r+0x20>
 8016102:	4b4f      	ldr	r3, [pc, #316]	; (8016240 <_vfiprintf_r+0x218>)
 8016104:	429c      	cmp	r4, r3
 8016106:	bf08      	it	eq
 8016108:	68f4      	ldreq	r4, [r6, #12]
 801610a:	e79d      	b.n	8016048 <_vfiprintf_r+0x20>
 801610c:	4621      	mov	r1, r4
 801610e:	4630      	mov	r0, r6
 8016110:	f7fd fd72 	bl	8013bf8 <__swsetup_r>
 8016114:	2800      	cmp	r0, #0
 8016116:	d09d      	beq.n	8016054 <_vfiprintf_r+0x2c>
 8016118:	f04f 30ff 	mov.w	r0, #4294967295
 801611c:	b01d      	add	sp, #116	; 0x74
 801611e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016122:	46a8      	mov	r8, r5
 8016124:	e7a2      	b.n	801606c <_vfiprintf_r+0x44>
 8016126:	4a44      	ldr	r2, [pc, #272]	; (8016238 <_vfiprintf_r+0x210>)
 8016128:	4645      	mov	r5, r8
 801612a:	1a80      	subs	r0, r0, r2
 801612c:	fa0b f000 	lsl.w	r0, fp, r0
 8016130:	4318      	orrs	r0, r3
 8016132:	9004      	str	r0, [sp, #16]
 8016134:	e7be      	b.n	80160b4 <_vfiprintf_r+0x8c>
 8016136:	9a03      	ldr	r2, [sp, #12]
 8016138:	1d11      	adds	r1, r2, #4
 801613a:	6812      	ldr	r2, [r2, #0]
 801613c:	9103      	str	r1, [sp, #12]
 801613e:	2a00      	cmp	r2, #0
 8016140:	db01      	blt.n	8016146 <_vfiprintf_r+0x11e>
 8016142:	9207      	str	r2, [sp, #28]
 8016144:	e004      	b.n	8016150 <_vfiprintf_r+0x128>
 8016146:	4252      	negs	r2, r2
 8016148:	f043 0302 	orr.w	r3, r3, #2
 801614c:	9207      	str	r2, [sp, #28]
 801614e:	9304      	str	r3, [sp, #16]
 8016150:	f898 3000 	ldrb.w	r3, [r8]
 8016154:	2b2e      	cmp	r3, #46	; 0x2e
 8016156:	d10e      	bne.n	8016176 <_vfiprintf_r+0x14e>
 8016158:	f898 3001 	ldrb.w	r3, [r8, #1]
 801615c:	2b2a      	cmp	r3, #42	; 0x2a
 801615e:	d138      	bne.n	80161d2 <_vfiprintf_r+0x1aa>
 8016160:	9b03      	ldr	r3, [sp, #12]
 8016162:	f108 0802 	add.w	r8, r8, #2
 8016166:	1d1a      	adds	r2, r3, #4
 8016168:	681b      	ldr	r3, [r3, #0]
 801616a:	9203      	str	r2, [sp, #12]
 801616c:	2b00      	cmp	r3, #0
 801616e:	bfb8      	it	lt
 8016170:	f04f 33ff 	movlt.w	r3, #4294967295
 8016174:	9305      	str	r3, [sp, #20]
 8016176:	4d33      	ldr	r5, [pc, #204]	; (8016244 <_vfiprintf_r+0x21c>)
 8016178:	2203      	movs	r2, #3
 801617a:	f898 1000 	ldrb.w	r1, [r8]
 801617e:	4628      	mov	r0, r5
 8016180:	f7ff f91e 	bl	80153c0 <memchr>
 8016184:	b140      	cbz	r0, 8016198 <_vfiprintf_r+0x170>
 8016186:	2340      	movs	r3, #64	; 0x40
 8016188:	1b40      	subs	r0, r0, r5
 801618a:	fa03 f000 	lsl.w	r0, r3, r0
 801618e:	9b04      	ldr	r3, [sp, #16]
 8016190:	f108 0801 	add.w	r8, r8, #1
 8016194:	4303      	orrs	r3, r0
 8016196:	9304      	str	r3, [sp, #16]
 8016198:	f898 1000 	ldrb.w	r1, [r8]
 801619c:	2206      	movs	r2, #6
 801619e:	482a      	ldr	r0, [pc, #168]	; (8016248 <_vfiprintf_r+0x220>)
 80161a0:	f108 0701 	add.w	r7, r8, #1
 80161a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80161a8:	f7ff f90a 	bl	80153c0 <memchr>
 80161ac:	2800      	cmp	r0, #0
 80161ae:	d037      	beq.n	8016220 <_vfiprintf_r+0x1f8>
 80161b0:	4b26      	ldr	r3, [pc, #152]	; (801624c <_vfiprintf_r+0x224>)
 80161b2:	bb1b      	cbnz	r3, 80161fc <_vfiprintf_r+0x1d4>
 80161b4:	9b03      	ldr	r3, [sp, #12]
 80161b6:	3307      	adds	r3, #7
 80161b8:	f023 0307 	bic.w	r3, r3, #7
 80161bc:	3308      	adds	r3, #8
 80161be:	9303      	str	r3, [sp, #12]
 80161c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80161c2:	444b      	add	r3, r9
 80161c4:	9309      	str	r3, [sp, #36]	; 0x24
 80161c6:	e750      	b.n	801606a <_vfiprintf_r+0x42>
 80161c8:	fb05 3202 	mla	r2, r5, r2, r3
 80161cc:	2001      	movs	r0, #1
 80161ce:	4688      	mov	r8, r1
 80161d0:	e78a      	b.n	80160e8 <_vfiprintf_r+0xc0>
 80161d2:	2300      	movs	r3, #0
 80161d4:	250a      	movs	r5, #10
 80161d6:	4619      	mov	r1, r3
 80161d8:	f108 0801 	add.w	r8, r8, #1
 80161dc:	9305      	str	r3, [sp, #20]
 80161de:	4640      	mov	r0, r8
 80161e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80161e4:	3a30      	subs	r2, #48	; 0x30
 80161e6:	2a09      	cmp	r2, #9
 80161e8:	d903      	bls.n	80161f2 <_vfiprintf_r+0x1ca>
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	d0c3      	beq.n	8016176 <_vfiprintf_r+0x14e>
 80161ee:	9105      	str	r1, [sp, #20]
 80161f0:	e7c1      	b.n	8016176 <_vfiprintf_r+0x14e>
 80161f2:	fb05 2101 	mla	r1, r5, r1, r2
 80161f6:	2301      	movs	r3, #1
 80161f8:	4680      	mov	r8, r0
 80161fa:	e7f0      	b.n	80161de <_vfiprintf_r+0x1b6>
 80161fc:	ab03      	add	r3, sp, #12
 80161fe:	9300      	str	r3, [sp, #0]
 8016200:	4622      	mov	r2, r4
 8016202:	4b13      	ldr	r3, [pc, #76]	; (8016250 <_vfiprintf_r+0x228>)
 8016204:	a904      	add	r1, sp, #16
 8016206:	4630      	mov	r0, r6
 8016208:	f7fb ffa4 	bl	8012154 <_printf_float>
 801620c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016210:	4681      	mov	r9, r0
 8016212:	d1d5      	bne.n	80161c0 <_vfiprintf_r+0x198>
 8016214:	89a3      	ldrh	r3, [r4, #12]
 8016216:	065b      	lsls	r3, r3, #25
 8016218:	f53f af7e 	bmi.w	8016118 <_vfiprintf_r+0xf0>
 801621c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801621e:	e77d      	b.n	801611c <_vfiprintf_r+0xf4>
 8016220:	ab03      	add	r3, sp, #12
 8016222:	9300      	str	r3, [sp, #0]
 8016224:	4622      	mov	r2, r4
 8016226:	4b0a      	ldr	r3, [pc, #40]	; (8016250 <_vfiprintf_r+0x228>)
 8016228:	a904      	add	r1, sp, #16
 801622a:	4630      	mov	r0, r6
 801622c:	f7fc fa3e 	bl	80126ac <_printf_i>
 8016230:	e7ec      	b.n	801620c <_vfiprintf_r+0x1e4>
 8016232:	bf00      	nop
 8016234:	0801a398 	.word	0x0801a398
 8016238:	0801a4e4 	.word	0x0801a4e4
 801623c:	0801a3b8 	.word	0x0801a3b8
 8016240:	0801a378 	.word	0x0801a378
 8016244:	0801a4ea 	.word	0x0801a4ea
 8016248:	0801a4ee 	.word	0x0801a4ee
 801624c:	08012155 	.word	0x08012155
 8016250:	08016003 	.word	0x08016003

08016254 <_sbrk_r>:
 8016254:	b538      	push	{r3, r4, r5, lr}
 8016256:	2300      	movs	r3, #0
 8016258:	4c05      	ldr	r4, [pc, #20]	; (8016270 <_sbrk_r+0x1c>)
 801625a:	4605      	mov	r5, r0
 801625c:	4608      	mov	r0, r1
 801625e:	6023      	str	r3, [r4, #0]
 8016260:	f000 f91c 	bl	801649c <_sbrk>
 8016264:	1c43      	adds	r3, r0, #1
 8016266:	d102      	bne.n	801626e <_sbrk_r+0x1a>
 8016268:	6823      	ldr	r3, [r4, #0]
 801626a:	b103      	cbz	r3, 801626e <_sbrk_r+0x1a>
 801626c:	602b      	str	r3, [r5, #0]
 801626e:	bd38      	pop	{r3, r4, r5, pc}
 8016270:	20004c14 	.word	0x20004c14

08016274 <__sread>:
 8016274:	b510      	push	{r4, lr}
 8016276:	460c      	mov	r4, r1
 8016278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801627c:	f000 f8f4 	bl	8016468 <_read_r>
 8016280:	2800      	cmp	r0, #0
 8016282:	bfab      	itete	ge
 8016284:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8016286:	89a3      	ldrhlt	r3, [r4, #12]
 8016288:	181b      	addge	r3, r3, r0
 801628a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801628e:	bfac      	ite	ge
 8016290:	6563      	strge	r3, [r4, #84]	; 0x54
 8016292:	81a3      	strhlt	r3, [r4, #12]
 8016294:	bd10      	pop	{r4, pc}

08016296 <__swrite>:
 8016296:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801629a:	461f      	mov	r7, r3
 801629c:	898b      	ldrh	r3, [r1, #12]
 801629e:	4605      	mov	r5, r0
 80162a0:	05db      	lsls	r3, r3, #23
 80162a2:	460c      	mov	r4, r1
 80162a4:	4616      	mov	r6, r2
 80162a6:	d505      	bpl.n	80162b4 <__swrite+0x1e>
 80162a8:	2302      	movs	r3, #2
 80162aa:	2200      	movs	r2, #0
 80162ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80162b0:	f000 f886 	bl	80163c0 <_lseek_r>
 80162b4:	89a3      	ldrh	r3, [r4, #12]
 80162b6:	4632      	mov	r2, r6
 80162b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80162bc:	81a3      	strh	r3, [r4, #12]
 80162be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80162c2:	463b      	mov	r3, r7
 80162c4:	4628      	mov	r0, r5
 80162c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80162ca:	f000 b835 	b.w	8016338 <_write_r>

080162ce <__sseek>:
 80162ce:	b510      	push	{r4, lr}
 80162d0:	460c      	mov	r4, r1
 80162d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80162d6:	f000 f873 	bl	80163c0 <_lseek_r>
 80162da:	1c43      	adds	r3, r0, #1
 80162dc:	89a3      	ldrh	r3, [r4, #12]
 80162de:	bf15      	itete	ne
 80162e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80162e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80162e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80162ea:	81a3      	strheq	r3, [r4, #12]
 80162ec:	bf18      	it	ne
 80162ee:	81a3      	strhne	r3, [r4, #12]
 80162f0:	bd10      	pop	{r4, pc}

080162f2 <__sclose>:
 80162f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80162f6:	f000 b831 	b.w	801635c <_close_r>

080162fa <strncmp>:
 80162fa:	b510      	push	{r4, lr}
 80162fc:	b16a      	cbz	r2, 801631a <strncmp+0x20>
 80162fe:	3901      	subs	r1, #1
 8016300:	1884      	adds	r4, r0, r2
 8016302:	f810 3b01 	ldrb.w	r3, [r0], #1
 8016306:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801630a:	4293      	cmp	r3, r2
 801630c:	d103      	bne.n	8016316 <strncmp+0x1c>
 801630e:	42a0      	cmp	r0, r4
 8016310:	d001      	beq.n	8016316 <strncmp+0x1c>
 8016312:	2b00      	cmp	r3, #0
 8016314:	d1f5      	bne.n	8016302 <strncmp+0x8>
 8016316:	1a98      	subs	r0, r3, r2
 8016318:	bd10      	pop	{r4, pc}
 801631a:	4610      	mov	r0, r2
 801631c:	e7fc      	b.n	8016318 <strncmp+0x1e>

0801631e <__ascii_wctomb>:
 801631e:	b149      	cbz	r1, 8016334 <__ascii_wctomb+0x16>
 8016320:	2aff      	cmp	r2, #255	; 0xff
 8016322:	bf8b      	itete	hi
 8016324:	238a      	movhi	r3, #138	; 0x8a
 8016326:	700a      	strbls	r2, [r1, #0]
 8016328:	6003      	strhi	r3, [r0, #0]
 801632a:	2001      	movls	r0, #1
 801632c:	bf88      	it	hi
 801632e:	f04f 30ff 	movhi.w	r0, #4294967295
 8016332:	4770      	bx	lr
 8016334:	4608      	mov	r0, r1
 8016336:	4770      	bx	lr

08016338 <_write_r>:
 8016338:	b538      	push	{r3, r4, r5, lr}
 801633a:	4605      	mov	r5, r0
 801633c:	4608      	mov	r0, r1
 801633e:	4611      	mov	r1, r2
 8016340:	2200      	movs	r2, #0
 8016342:	4c05      	ldr	r4, [pc, #20]	; (8016358 <_write_r+0x20>)
 8016344:	6022      	str	r2, [r4, #0]
 8016346:	461a      	mov	r2, r3
 8016348:	f7ed fb27 	bl	800399a <_write>
 801634c:	1c43      	adds	r3, r0, #1
 801634e:	d102      	bne.n	8016356 <_write_r+0x1e>
 8016350:	6823      	ldr	r3, [r4, #0]
 8016352:	b103      	cbz	r3, 8016356 <_write_r+0x1e>
 8016354:	602b      	str	r3, [r5, #0]
 8016356:	bd38      	pop	{r3, r4, r5, pc}
 8016358:	20004c14 	.word	0x20004c14

0801635c <_close_r>:
 801635c:	b538      	push	{r3, r4, r5, lr}
 801635e:	2300      	movs	r3, #0
 8016360:	4c05      	ldr	r4, [pc, #20]	; (8016378 <_close_r+0x1c>)
 8016362:	4605      	mov	r5, r0
 8016364:	4608      	mov	r0, r1
 8016366:	6023      	str	r3, [r4, #0]
 8016368:	f7ed fb33 	bl	80039d2 <_close>
 801636c:	1c43      	adds	r3, r0, #1
 801636e:	d102      	bne.n	8016376 <_close_r+0x1a>
 8016370:	6823      	ldr	r3, [r4, #0]
 8016372:	b103      	cbz	r3, 8016376 <_close_r+0x1a>
 8016374:	602b      	str	r3, [r5, #0]
 8016376:	bd38      	pop	{r3, r4, r5, pc}
 8016378:	20004c14 	.word	0x20004c14

0801637c <_fstat_r>:
 801637c:	b538      	push	{r3, r4, r5, lr}
 801637e:	2300      	movs	r3, #0
 8016380:	4c06      	ldr	r4, [pc, #24]	; (801639c <_fstat_r+0x20>)
 8016382:	4605      	mov	r5, r0
 8016384:	4608      	mov	r0, r1
 8016386:	4611      	mov	r1, r2
 8016388:	6023      	str	r3, [r4, #0]
 801638a:	f7ed fb2d 	bl	80039e8 <_fstat>
 801638e:	1c43      	adds	r3, r0, #1
 8016390:	d102      	bne.n	8016398 <_fstat_r+0x1c>
 8016392:	6823      	ldr	r3, [r4, #0]
 8016394:	b103      	cbz	r3, 8016398 <_fstat_r+0x1c>
 8016396:	602b      	str	r3, [r5, #0]
 8016398:	bd38      	pop	{r3, r4, r5, pc}
 801639a:	bf00      	nop
 801639c:	20004c14 	.word	0x20004c14

080163a0 <_isatty_r>:
 80163a0:	b538      	push	{r3, r4, r5, lr}
 80163a2:	2300      	movs	r3, #0
 80163a4:	4c05      	ldr	r4, [pc, #20]	; (80163bc <_isatty_r+0x1c>)
 80163a6:	4605      	mov	r5, r0
 80163a8:	4608      	mov	r0, r1
 80163aa:	6023      	str	r3, [r4, #0]
 80163ac:	f7ed fb2b 	bl	8003a06 <_isatty>
 80163b0:	1c43      	adds	r3, r0, #1
 80163b2:	d102      	bne.n	80163ba <_isatty_r+0x1a>
 80163b4:	6823      	ldr	r3, [r4, #0]
 80163b6:	b103      	cbz	r3, 80163ba <_isatty_r+0x1a>
 80163b8:	602b      	str	r3, [r5, #0]
 80163ba:	bd38      	pop	{r3, r4, r5, pc}
 80163bc:	20004c14 	.word	0x20004c14

080163c0 <_lseek_r>:
 80163c0:	b538      	push	{r3, r4, r5, lr}
 80163c2:	4605      	mov	r5, r0
 80163c4:	4608      	mov	r0, r1
 80163c6:	4611      	mov	r1, r2
 80163c8:	2200      	movs	r2, #0
 80163ca:	4c05      	ldr	r4, [pc, #20]	; (80163e0 <_lseek_r+0x20>)
 80163cc:	6022      	str	r2, [r4, #0]
 80163ce:	461a      	mov	r2, r3
 80163d0:	f7ed fb23 	bl	8003a1a <_lseek>
 80163d4:	1c43      	adds	r3, r0, #1
 80163d6:	d102      	bne.n	80163de <_lseek_r+0x1e>
 80163d8:	6823      	ldr	r3, [r4, #0]
 80163da:	b103      	cbz	r3, 80163de <_lseek_r+0x1e>
 80163dc:	602b      	str	r3, [r5, #0]
 80163de:	bd38      	pop	{r3, r4, r5, pc}
 80163e0:	20004c14 	.word	0x20004c14

080163e4 <memmove>:
 80163e4:	4288      	cmp	r0, r1
 80163e6:	b510      	push	{r4, lr}
 80163e8:	eb01 0302 	add.w	r3, r1, r2
 80163ec:	d807      	bhi.n	80163fe <memmove+0x1a>
 80163ee:	1e42      	subs	r2, r0, #1
 80163f0:	4299      	cmp	r1, r3
 80163f2:	d00a      	beq.n	801640a <memmove+0x26>
 80163f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80163f8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80163fc:	e7f8      	b.n	80163f0 <memmove+0xc>
 80163fe:	4283      	cmp	r3, r0
 8016400:	d9f5      	bls.n	80163ee <memmove+0xa>
 8016402:	1881      	adds	r1, r0, r2
 8016404:	1ad2      	subs	r2, r2, r3
 8016406:	42d3      	cmn	r3, r2
 8016408:	d100      	bne.n	801640c <memmove+0x28>
 801640a:	bd10      	pop	{r4, pc}
 801640c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016410:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8016414:	e7f7      	b.n	8016406 <memmove+0x22>

08016416 <__malloc_lock>:
 8016416:	4770      	bx	lr

08016418 <__malloc_unlock>:
 8016418:	4770      	bx	lr

0801641a <_realloc_r>:
 801641a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801641c:	4607      	mov	r7, r0
 801641e:	4614      	mov	r4, r2
 8016420:	460e      	mov	r6, r1
 8016422:	b921      	cbnz	r1, 801642e <_realloc_r+0x14>
 8016424:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8016428:	4611      	mov	r1, r2
 801642a:	f7ff bc29 	b.w	8015c80 <_malloc_r>
 801642e:	b922      	cbnz	r2, 801643a <_realloc_r+0x20>
 8016430:	f7ff fbda 	bl	8015be8 <_free_r>
 8016434:	4625      	mov	r5, r4
 8016436:	4628      	mov	r0, r5
 8016438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801643a:	f000 f827 	bl	801648c <_malloc_usable_size_r>
 801643e:	42a0      	cmp	r0, r4
 8016440:	d20f      	bcs.n	8016462 <_realloc_r+0x48>
 8016442:	4621      	mov	r1, r4
 8016444:	4638      	mov	r0, r7
 8016446:	f7ff fc1b 	bl	8015c80 <_malloc_r>
 801644a:	4605      	mov	r5, r0
 801644c:	2800      	cmp	r0, #0
 801644e:	d0f2      	beq.n	8016436 <_realloc_r+0x1c>
 8016450:	4631      	mov	r1, r6
 8016452:	4622      	mov	r2, r4
 8016454:	f7fb fdda 	bl	801200c <memcpy>
 8016458:	4631      	mov	r1, r6
 801645a:	4638      	mov	r0, r7
 801645c:	f7ff fbc4 	bl	8015be8 <_free_r>
 8016460:	e7e9      	b.n	8016436 <_realloc_r+0x1c>
 8016462:	4635      	mov	r5, r6
 8016464:	e7e7      	b.n	8016436 <_realloc_r+0x1c>
	...

08016468 <_read_r>:
 8016468:	b538      	push	{r3, r4, r5, lr}
 801646a:	4605      	mov	r5, r0
 801646c:	4608      	mov	r0, r1
 801646e:	4611      	mov	r1, r2
 8016470:	2200      	movs	r2, #0
 8016472:	4c05      	ldr	r4, [pc, #20]	; (8016488 <_read_r+0x20>)
 8016474:	6022      	str	r2, [r4, #0]
 8016476:	461a      	mov	r2, r3
 8016478:	f7ed fa72 	bl	8003960 <_read>
 801647c:	1c43      	adds	r3, r0, #1
 801647e:	d102      	bne.n	8016486 <_read_r+0x1e>
 8016480:	6823      	ldr	r3, [r4, #0]
 8016482:	b103      	cbz	r3, 8016486 <_read_r+0x1e>
 8016484:	602b      	str	r3, [r5, #0]
 8016486:	bd38      	pop	{r3, r4, r5, pc}
 8016488:	20004c14 	.word	0x20004c14

0801648c <_malloc_usable_size_r>:
 801648c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016490:	1f18      	subs	r0, r3, #4
 8016492:	2b00      	cmp	r3, #0
 8016494:	bfbc      	itt	lt
 8016496:	580b      	ldrlt	r3, [r1, r0]
 8016498:	18c0      	addlt	r0, r0, r3
 801649a:	4770      	bx	lr

0801649c <_sbrk>:
 801649c:	4b04      	ldr	r3, [pc, #16]	; (80164b0 <_sbrk+0x14>)
 801649e:	4602      	mov	r2, r0
 80164a0:	6819      	ldr	r1, [r3, #0]
 80164a2:	b909      	cbnz	r1, 80164a8 <_sbrk+0xc>
 80164a4:	4903      	ldr	r1, [pc, #12]	; (80164b4 <_sbrk+0x18>)
 80164a6:	6019      	str	r1, [r3, #0]
 80164a8:	6818      	ldr	r0, [r3, #0]
 80164aa:	4402      	add	r2, r0
 80164ac:	601a      	str	r2, [r3, #0]
 80164ae:	4770      	bx	lr
 80164b0:	200039e8 	.word	0x200039e8
 80164b4:	20004c18 	.word	0x20004c18

080164b8 <_init>:
 80164b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80164ba:	bf00      	nop
 80164bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80164be:	bc08      	pop	{r3}
 80164c0:	469e      	mov	lr, r3
 80164c2:	4770      	bx	lr

080164c4 <_fini>:
 80164c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80164c6:	bf00      	nop
 80164c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80164ca:	bc08      	pop	{r3}
 80164cc:	469e      	mov	lr, r3
 80164ce:	4770      	bx	lr
