git clone --depth 1 --no-tags https://github.com/AlexBolotnikov/hints_systemveriog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676715987
git clone --depth 1 --no-tags https://github.com/pmendozap/DL_II_23_ejemplos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681748975
git clone --depth 1 --no-tags https://github.com/rayo17/drayodigital_design-_lab-_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680274171
git clone --depth 1 --no-tags https://github.com/PeterHsu25425108/DCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660632319
git clone --depth 1 --no-tags https://github.com/okenna10/FPGA_exponential_function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684217854
git clone --depth 1 --no-tags https://github.com/SuchithraM008/100DaysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670252987
git clone --depth 1 --no-tags https://github.com/d-lec/d-lev-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669934972
git clone --depth 1 --no-tags https://github.com/Apostolgs/Multiplier_HW_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660110984
git clone --depth 1 --no-tags https://github.com/JuanSync7/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660109648
git clone --depth 1 --no-tags https://github.com/1fahadaloufi/Data-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670801358
git clone --depth 1 --no-tags https://github.com/ayush-agarwal-0502/Digital-Schmitt-Trigger-Controller-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658404840
git clone --depth 1 --no-tags https://github.com/oscc-ip/common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681139180
git clone --depth 1 --no-tags https://github.com/Stelios1908/fifo_verification_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669760660
git clone --depth 1 --no-tags https://github.com/lyxxng/FPGA-Controllable-Sprite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674841876
git clone --depth 1 --no-tags https://github.com/ayush-agarwal-0502/CLB-FPGA-in-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658403775
git clone --depth 1 --no-tags https://github.com/sohilnagpal04/Task5.1_SIT329.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680409268
git clone --depth 1 --no-tags https://github.com/MarshallKnowles/RISC-V-CPU-BASE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685191692
git clone --depth 1 --no-tags https://github.com/Nrusinga/Verification-Sequencer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667262949
git clone --depth 1 --no-tags https://github.com/Barak-Katzir/SHA256_AI-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660998453
git clone --depth 1 --no-tags https://github.com/ayush-agarwal-0502/Sort-in-O-N.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659268022
git clone --depth 1 --no-tags https://github.com/MuhammadAmmarMalik/UART-Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675335488
git clone --depth 1 --no-tags https://github.com/SSJ2085/Router-1x3_UVM_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684466706
git clone --depth 1 --no-tags https://github.com/NicolaLino/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683682176
git clone --depth 1 --no-tags https://github.com/Rithik739/Router-1-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677950049
git clone --depth 1 --no-tags https://github.com/erquintana/veriRISC_CPU_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679515572
git clone --depth 1 --no-tags https://github.com/SOMPALLY/apb_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668563497
git clone --depth 1 --no-tags https://github.com/woodrowb96/systemverilog-fifo-and-uvm-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659949178
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/D-FF-using-SV-Day-076-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658087362
git clone --depth 1 --no-tags https://github.com/kalai-rajan/Design-and-Verification-of-Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658067523
git clone --depth 1 --no-tags https://github.com/jiacpt/consim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679883199
git clone --depth 1 --no-tags https://github.com/Nabih-Saleh/transformers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666333818
git clone --depth 1 --no-tags https://github.com/ASOKAN07/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678493130
git clone --depth 1 --no-tags https://github.com/ItteRevanth/Verification_of_Synchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657939069
git clone --depth 1 --no-tags https://github.com/amisaraaah/mySystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659556790
git clone --depth 1 --no-tags https://github.com/VaishnaviKulkarni007/FFVDD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673029429
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/UVM_CASE_STUDY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673048371
git clone --depth 1 --no-tags https://github.com/philiprbrenan/posEdgeNegEdge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667873625
git clone --depth 1 --no-tags https://github.com/HUAIJIE0314/RV32I-RISC-V-Pipelined-CPU-with-no-delay-SRAM_V1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673527528
git clone --depth 1 --no-tags https://github.com/nnguyendinh/FFT-Butterfly-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673195508
git clone --depth 1 --no-tags https://github.com/maxsofar/044252---sim3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659884644
git clone --depth 1 --no-tags https://github.com/sshubhra170/EDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660036534
git clone --depth 1 --no-tags https://github.com/lemwill/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661421760
git clone --depth 1 --no-tags https://github.com/ana-pgodoy/Verification_Team4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658834341
git clone --depth 1 --no-tags https://github.com/siliconbootcamp/setup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658971812
git clone --depth 1 --no-tags https://github.com/David-41/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658855409
git clone --depth 1 --no-tags https://github.com/DogOleg/additive_scrambler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667054939
git clone --depth 1 --no-tags https://github.com/PeterBaggetta/AES-Encryption-Coprocessor-in-CBC-Mode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670377919
git clone --depth 1 --no-tags https://github.com/MiraculousTreasure/praveen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683330866
git clone --depth 1 --no-tags https://github.com/mariosplen/SystemVerilog-UNI-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682526402
git clone --depth 1 --no-tags https://github.com/2023-Fall-ECE4278/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684597082
git clone --depth 1 --no-tags https://github.com/alok2802/APB-Bus-Protocol-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679847058
git clone --depth 1 --no-tags https://github.com/humayunsiraj123/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680555448
git clone --depth 1 --no-tags https://github.com/royb998/044157-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681106305
git clone --depth 1 --no-tags https://github.com/oplikos/Encryption-and-Decryption-processes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680315128
git clone --depth 1 --no-tags https://github.com/thinhngo11/Transaction-Level-Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680914331
git clone --depth 1 --no-tags https://github.com/NJohnsonCR/njohnson_jmarschatz_gconejo_digital_design_lab_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680927601
git clone --depth 1 --no-tags https://github.com/arvalid/uvm-source.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681489817
git clone --depth 1 --no-tags https://github.com/Tassany/concepcao_ufpb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681621576
git clone --depth 1 --no-tags https://github.com/RehanQasim-dev/Single-Cycle-RISCV-32I-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675839720
git clone --depth 1 --no-tags https://github.com/HUAIJIE0314/RV32I-RISC-V-Pipelined-CPU-with-one-cycle-delay-SRAM_V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675396461
git clone --depth 1 --no-tags https://github.com/darpanchoudhary/AXI_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678161369
git clone --depth 1 --no-tags https://github.com/AbdulrahmanNourEldeen/Computational-Storage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677745050
git clone --depth 1 --no-tags https://github.com/TonyHo722/axilite-slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664457734
git clone --depth 1 --no-tags https://github.com/LiZhao1998/adder_sv_verifivation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665450007
git clone --depth 1 --no-tags https://github.com/celaltrk/Traffic-Lights-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662926336
git clone --depth 1 --no-tags https://github.com/flyingbrids/Fixed-point-matrix-inversion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673064617
git clone --depth 1 --no-tags https://github.com/yashwant4756/Verification_of_Synchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661197423
git clone --depth 1 --no-tags https://github.com/Abdullah-Shaaban/RISC-V-M-Extension-Coprocessor-for-PicoRV32-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685166795
git clone --depth 1 --no-tags https://github.com/Taeho-Cho/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677651529
git clone --depth 1 --no-tags https://github.com/MayaLasheen/ALU-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672222259
git clone --depth 1 --no-tags https://github.com/brnm9801/xournal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673447198
git clone --depth 1 --no-tags https://github.com/gorkemnisanci96/SystemVerilogForVerificationPart1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660775738
git clone --depth 1 --no-tags https://github.com/GreyZenki/cse_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661140576
git clone --depth 1 --no-tags https://github.com/look4raghav/VERIFICATION-Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661239252
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Binary-to-One-Hot-converter-Day-085-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661789897
git clone --depth 1 --no-tags https://github.com/SemiFront/SystemVerilog_SF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662882945
git clone --depth 1 --no-tags https://github.com/erquintana/cadence_sv_certif_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666172449
git clone --depth 1 --no-tags https://github.com/Purdue-SoCET/vito-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666084041
git clone --depth 1 --no-tags https://github.com/ItteRevanth/Design_and_Verification_of_UART_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659343650
git clone --depth 1 --no-tags https://github.com/prernamittal/VerilogAlarmClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658557398
git clone --depth 1 --no-tags https://github.com/Aaargsv/Image-Processing-Using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660199138
git clone --depth 1 --no-tags https://github.com/dsmv/2023-lalambda-fpga-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661536481
git clone --depth 1 --no-tags https://github.com/erquintana/hardware_engineer_space.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667929370
git clone --depth 1 --no-tags https://github.com/nurullahayv/AXI4-Lite_Verification_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667018047
git clone --depth 1 --no-tags https://github.com/username9896/Task-3.1P-SIT329.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673891394
git clone --depth 1 --no-tags https://github.com/R-Rjn/Uvm_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674212475
git clone --depth 1 --no-tags https://github.com/AlejoGazagne/ArquitecturaDeComputadorasI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673564294
git clone --depth 1 --no-tags https://github.com/XiaBin520/TileLink-to-CHI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676804353
git clone --depth 1 --no-tags https://github.com/P-Shreyas-Shetty/d4c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677230340
git clone --depth 1 --no-tags https://github.com/sudeepangadi/SV_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675569289
git clone --depth 1 --no-tags https://github.com/Aadi3333/4.1SIT329.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677629901
git clone --depth 1 --no-tags https://github.com/nananapo/whitespace_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677714348
git clone --depth 1 --no-tags https://github.com/ZhengYuhe/DRAM-Cache-System-for-Matrix-Calculation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678985170
git clone --depth 1 --no-tags https://github.com/maj77/DCFD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672528928
git clone --depth 1 --no-tags https://github.com/Revenant01/ALU_Verification_Environment_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676000777
git clone --depth 1 --no-tags https://github.com/AnthonyHMR/amontero_digital_design_lab_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680276254
git clone --depth 1 --no-tags https://github.com/kumaraman1408/MIPS_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681486556
git clone --depth 1 --no-tags https://github.com/bishalmondal001/FIFO_Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682945335
git clone --depth 1 --no-tags https://github.com/nehagour-lab/Sequential_Circuit_DFF_RTL_VERIFICATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683174095
