// Seed: 3059366314
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output supply1 id_6
);
  always @(posedge (1 - 1'h0 && 1)) begin : LABEL_0
    disable id_8;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5,
    output supply1 id_6,
    output tri id_7,
    output tri0 id_8,
    input wire id_9
    , id_12, id_13,
    output wor id_10
);
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_5,
      id_2,
      id_8,
      id_7
  );
  assign modCall_1.id_3 = 0;
  assign id_13 = id_13;
endmodule
