Start time: 16:14:44 on Nov 28,2025
qverilog process_ex.sv 
-- Compiling module process_ex

Top level modules:
	process_ex
# vsim -lib work work.process_ex -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.process_ex(fast)
# run -all
# PROCESS3 STS1                   1
# PROCESS1 STS1                   4
# PROCESS1 STS2                   6
# PROCESS1 STS3                   9
# PROCESS2 STS1                  11
# PROCESS2 STS2                  17
# PROCESS2 STS3                  25
# PROCESS2 STS4                  26
#  quit -f
# End time: 16:14:46 on Nov 28,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
