Loading plugins phase: Elapsed time ==> 1s.772ms
Initializing data phase: Elapsed time ==> 11s.273ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Jared\Documents\PSoC Creator\MasterControllerBoard\MasterController\BYURover2015MainBoardSM.cydsn\BYURover2015MainBoardSM.cyprj -d CY8C4245AXI-483 -s C:\Users\Jared\Documents\PSoC Creator\MasterControllerBoard\MasterController\BYURover2015MainBoardSM.cydsn\Generated_Source\PSoC4 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 41s.383ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.974ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BYURover2015MainBoardSM.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jared\Documents\PSoC Creator\MasterControllerBoard\MasterController\BYURover2015MainBoardSM.cydsn\BYURover2015MainBoardSM.cyprj -dcpsoc3 BYURover2015MainBoardSM.v -verilog
======================================================================

======================================================================
Compiling:  BYURover2015MainBoardSM.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jared\Documents\PSoC Creator\MasterControllerBoard\MasterController\BYURover2015MainBoardSM.cydsn\BYURover2015MainBoardSM.cyprj -dcpsoc3 BYURover2015MainBoardSM.v -verilog
======================================================================

======================================================================
Compiling:  BYURover2015MainBoardSM.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jared\Documents\PSoC Creator\MasterControllerBoard\MasterController\BYURover2015MainBoardSM.cydsn\BYURover2015MainBoardSM.cyprj -dcpsoc3 -verilog BYURover2015MainBoardSM.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Apr 02 21:05:38 2015


======================================================================
Compiling:  BYURover2015MainBoardSM.v
Program  :   vpp
Options  :    -yv2 -q10 BYURover2015MainBoardSM.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Apr 02 21:05:38 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BYURover2015MainBoardSM.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  BYURover2015MainBoardSM.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jared\Documents\PSoC Creator\MasterControllerBoard\MasterController\BYURover2015MainBoardSM.cydsn\BYURover2015MainBoardSM.cyprj -dcpsoc3 -verilog BYURover2015MainBoardSM.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Apr 02 21:05:41 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jared\Documents\PSoC Creator\MasterControllerBoard\MasterController\BYURover2015MainBoardSM.cydsn\codegentemp\BYURover2015MainBoardSM.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Jared\Documents\PSoC Creator\MasterControllerBoard\MasterController\BYURover2015MainBoardSM.cydsn\codegentemp\BYURover2015MainBoardSM.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  BYURover2015MainBoardSM.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jared\Documents\PSoC Creator\MasterControllerBoard\MasterController\BYURover2015MainBoardSM.cydsn\BYURover2015MainBoardSM.cyprj -dcpsoc3 -verilog BYURover2015MainBoardSM.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Apr 02 21:05:48 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jared\Documents\PSoC Creator\MasterControllerBoard\MasterController\BYURover2015MainBoardSM.cydsn\codegentemp\BYURover2015MainBoardSM.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Jared\Documents\PSoC Creator\MasterControllerBoard\MasterController\BYURover2015MainBoardSM.cydsn\codegentemp\BYURover2015MainBoardSM.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:Net_452\
	\UART_1:Net_682\
	\UART_1:Net_427\
	Net_4
	\Gimbal:PWMUDB:km_run\
	\Gimbal:PWMUDB:ctrl_cmpmode2_2\
	\Gimbal:PWMUDB:ctrl_cmpmode2_1\
	\Gimbal:PWMUDB:ctrl_cmpmode2_0\
	\Gimbal:PWMUDB:ctrl_cmpmode1_2\
	\Gimbal:PWMUDB:ctrl_cmpmode1_1\
	\Gimbal:PWMUDB:ctrl_cmpmode1_0\
	\Gimbal:PWMUDB:capt_rising\
	\Gimbal:PWMUDB:capt_falling\
	\Gimbal:PWMUDB:trig_rise\
	\Gimbal:PWMUDB:trig_fall\
	\Gimbal:PWMUDB:sc_kill\
	\Gimbal:PWMUDB:min_kill\
	\Gimbal:PWMUDB:km_tc\
	\Gimbal:PWMUDB:db_tc\
	\Gimbal:PWMUDB:dith_sel\
	Net_600
	Net_607
	\Gimbal:PWMUDB:MODULE_1:b_31\
	\Gimbal:PWMUDB:MODULE_1:b_30\
	\Gimbal:PWMUDB:MODULE_1:b_29\
	\Gimbal:PWMUDB:MODULE_1:b_28\
	\Gimbal:PWMUDB:MODULE_1:b_27\
	\Gimbal:PWMUDB:MODULE_1:b_26\
	\Gimbal:PWMUDB:MODULE_1:b_25\
	\Gimbal:PWMUDB:MODULE_1:b_24\
	\Gimbal:PWMUDB:MODULE_1:b_23\
	\Gimbal:PWMUDB:MODULE_1:b_22\
	\Gimbal:PWMUDB:MODULE_1:b_21\
	\Gimbal:PWMUDB:MODULE_1:b_20\
	\Gimbal:PWMUDB:MODULE_1:b_19\
	\Gimbal:PWMUDB:MODULE_1:b_18\
	\Gimbal:PWMUDB:MODULE_1:b_17\
	\Gimbal:PWMUDB:MODULE_1:b_16\
	\Gimbal:PWMUDB:MODULE_1:b_15\
	\Gimbal:PWMUDB:MODULE_1:b_14\
	\Gimbal:PWMUDB:MODULE_1:b_13\
	\Gimbal:PWMUDB:MODULE_1:b_12\
	\Gimbal:PWMUDB:MODULE_1:b_11\
	\Gimbal:PWMUDB:MODULE_1:b_10\
	\Gimbal:PWMUDB:MODULE_1:b_9\
	\Gimbal:PWMUDB:MODULE_1:b_8\
	\Gimbal:PWMUDB:MODULE_1:b_7\
	\Gimbal:PWMUDB:MODULE_1:b_6\
	\Gimbal:PWMUDB:MODULE_1:b_5\
	\Gimbal:PWMUDB:MODULE_1:b_4\
	\Gimbal:PWMUDB:MODULE_1:b_3\
	\Gimbal:PWMUDB:MODULE_1:b_2\
	\Gimbal:PWMUDB:MODULE_1:b_1\
	\Gimbal:PWMUDB:MODULE_1:b_0\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:a_31\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:a_30\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:a_29\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:a_28\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:a_27\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:a_26\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:a_25\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:a_24\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_31\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_30\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_29\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_28\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_27\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_26\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_25\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_24\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_23\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_22\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_21\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_20\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_19\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_18\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_17\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_16\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_15\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_14\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_13\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_12\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_11\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_10\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_9\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_8\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_7\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_6\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_5\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_4\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_3\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_2\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_1\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:b_0\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_31\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_30\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_29\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_28\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_27\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_26\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_25\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_24\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_23\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_22\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_21\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_20\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_19\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_18\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_17\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_16\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_15\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_14\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_13\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_12\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_11\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_10\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_9\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_8\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_7\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_6\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_5\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_4\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_3\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:s_2\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_253\
	\GPS_UART:Net_452\
	\GPS_UART:Net_682\
	\GPS_UART:Net_427\
	Net_756
	Net_823
	\VidMux:control_out_0\
	Net_820
	\VidMux:control_out_1\
	Net_821
	\VidMux:control_out_2\
	Net_822
	Net_824
	Net_825
	Net_826
	Net_827

    Synthesized names
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Gimbal:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 162 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:Net_676\ to \UART_1:Net_459\
Aliasing \UART_1:Net_245\ to \UART_1:Net_459\
Aliasing \UART_1:Net_416\ to \UART_1:Net_459\
Aliasing zero to \UART_1:Net_459\
Aliasing one to \UART_1:tmpOE__tx_net_0\
Aliasing \UART_1:tmpOE__rx_net_0\ to \UART_1:tmpOE__tx_net_0\
Aliasing \Gimbal:PWMUDB:hwCapture\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:trig_out\ to \UART_1:tmpOE__tx_net_0\
Aliasing \Gimbal:PWMUDB:runmode_enable\\R\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:runmode_enable\\S\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:ltch_kill_reg\\R\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:ltch_kill_reg\\S\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:min_kill_reg\\R\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:min_kill_reg\\S\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:final_kill\ to \UART_1:tmpOE__tx_net_0\
Aliasing \Gimbal:PWMUDB:dith_count_1\\R\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:dith_count_1\\S\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:dith_count_0\\R\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:dith_count_0\\S\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:reset\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:status_6\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:status_4\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:cmp1_status_reg\\R\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:cmp1_status_reg\\S\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:cmp2_status_reg\\R\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:cmp2_status_reg\\S\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:final_kill_reg\\R\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:final_kill_reg\\S\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:cs_addr_2\ to \Gimbal:PWMUDB:status_2\
Aliasing \Gimbal:PWMUDB:cs_addr_0\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:pwm_temp\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_23\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_22\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_21\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_20\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_19\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_18\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_17\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_16\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_15\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_14\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_13\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_12\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_11\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_10\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_9\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_8\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_7\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_6\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_5\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_4\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_3\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:a_2\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \UART_1:tmpOE__tx_net_0\
Aliasing tmpOE__L_Servo_net_0 to \UART_1:tmpOE__tx_net_0\
Aliasing tmpOE__R_Servo_net_0 to \UART_1:tmpOE__tx_net_0\
Aliasing tmpOE__GimbalP_net_0 to \UART_1:tmpOE__tx_net_0\
Aliasing tmpOE__GimbalT_net_0 to \UART_1:tmpOE__tx_net_0\
Aliasing \SPIM:BSPIM:pol_supprt\ to \UART_1:Net_459\
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to \UART_1:Net_459\
Aliasing \SPIM:BSPIM:tx_status_5\ to \UART_1:Net_459\
Aliasing \SPIM:BSPIM:rx_status_3\ to \UART_1:Net_459\
Aliasing \SPIM:BSPIM:rx_status_2\ to \UART_1:Net_459\
Aliasing \SPIM:BSPIM:rx_status_1\ to \UART_1:Net_459\
Aliasing \SPIM:BSPIM:rx_status_0\ to \UART_1:Net_459\
Aliasing \SPIM:Net_274\ to \UART_1:Net_459\
Aliasing \GPS_UART:Net_459\ to \UART_1:Net_459\
Aliasing \GPS_UART:Net_676\ to \UART_1:Net_459\
Aliasing \GPS_UART:Net_245\ to \UART_1:Net_459\
Aliasing \GPS_UART:Net_416\ to \UART_1:Net_459\
Aliasing \GPS_UART:tmpOE__rx_net_0\ to \UART_1:tmpOE__tx_net_0\
Aliasing tmpOE__MISO_net_0 to \UART_1:tmpOE__tx_net_0\
Aliasing tmpOE__MOSI_net_0 to \UART_1:tmpOE__tx_net_0\
Aliasing tmpOE__SCLK_net_0 to \UART_1:tmpOE__tx_net_0\
Aliasing \VidMux:clk\ to \UART_1:Net_459\
Aliasing \VidMux:rst\ to \UART_1:Net_459\
Aliasing tmpOE__WIZ_RST_net_0 to \UART_1:tmpOE__tx_net_0\
Aliasing tmpOE__WIZ_RDY_net_0 to \UART_1:tmpOE__tx_net_0\
Aliasing tmpOE__WIZ_INT_net_0 to \UART_1:tmpOE__tx_net_0\
Aliasing tmpOE__WIZ_SS_net_0 to \UART_1:tmpOE__tx_net_0\
Aliasing \Gimbal:PWMUDB:min_kill_reg\\D\ to \UART_1:tmpOE__tx_net_0\
Aliasing \Gimbal:PWMUDB:prevCapture\\D\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:trig_last\\D\ to \UART_1:Net_459\
Aliasing \Gimbal:PWMUDB:ltch_kill_reg\\D\ to \UART_1:tmpOE__tx_net_0\
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to \UART_1:Net_459\
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to \UART_1:Net_459\
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Removing Lhs of wire \UART_1:Net_652\[3] = \UART_1:Net_459\[2]
Removing Lhs of wire \UART_1:Net_676\[5] = \UART_1:Net_459\[2]
Removing Lhs of wire \UART_1:Net_245\[6] = \UART_1:Net_459\[2]
Removing Lhs of wire \UART_1:Net_416\[7] = \UART_1:Net_459\[2]
Removing Rhs of wire \UART_1:Net_654\[8] = \UART_1:Net_379\[9]
Removing Lhs of wire \UART_1:Net_655\[12] = \UART_1:Net_284\[1]
Removing Lhs of wire \UART_1:Net_653\[13] = \UART_1:Net_459\[2]
Removing Lhs of wire \UART_1:Net_651\[14] = \UART_1:Net_459\[2]
Removing Lhs of wire \UART_1:Net_663\[15] = \UART_1:Net_459\[2]
Removing Rhs of wire zero[22] = \UART_1:Net_459\[2]
Removing Rhs of wire one[23] = \UART_1:tmpOE__tx_net_0\[17]
Removing Lhs of wire \UART_1:tmpOE__rx_net_0\[28] = one[23]
Removing Lhs of wire \Gimbal:PWMUDB:ctrl_enable\[68] = \Gimbal:PWMUDB:control_7\[60]
Removing Lhs of wire \Gimbal:PWMUDB:hwCapture\[78] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:hwEnable\[79] = \Gimbal:PWMUDB:control_7\[60]
Removing Lhs of wire \Gimbal:PWMUDB:trig_out\[83] = one[23]
Removing Lhs of wire \Gimbal:PWMUDB:runmode_enable\\R\[85] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:runmode_enable\\S\[86] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:final_enable\[87] = \Gimbal:PWMUDB:runmode_enable\[84]
Removing Lhs of wire \Gimbal:PWMUDB:ltch_kill_reg\\R\[91] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:ltch_kill_reg\\S\[92] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:min_kill_reg\\R\[93] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:min_kill_reg\\S\[94] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:final_kill\[97] = one[23]
Removing Lhs of wire \Gimbal:PWMUDB:add_vi_vv_MODGEN_1_1\[101] = \Gimbal:PWMUDB:MODULE_1:g2:a0:s_1\[390]
Removing Lhs of wire \Gimbal:PWMUDB:add_vi_vv_MODGEN_1_0\[103] = \Gimbal:PWMUDB:MODULE_1:g2:a0:s_0\[391]
Removing Lhs of wire \Gimbal:PWMUDB:dith_count_1\\R\[104] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:dith_count_1\\S\[105] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:dith_count_0\\R\[106] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:dith_count_0\\S\[107] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:reset\[110] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:status_6\[111] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:status_4\[113] = zero[22]
Removing Rhs of wire \Gimbal:PWMUDB:status_3\[114] = \Gimbal:PWMUDB:fifo_full\[134]
Removing Lhs of wire \Gimbal:PWMUDB:status_2\[115] = \Gimbal:PWMUDB:tc_i\[89]
Removing Rhs of wire \Gimbal:PWMUDB:status_1\[116] = \Gimbal:PWMUDB:cmp2_status_reg\[126]
Removing Rhs of wire \Gimbal:PWMUDB:status_0\[117] = \Gimbal:PWMUDB:cmp1_status_reg\[125]
Removing Lhs of wire \Gimbal:PWMUDB:cmp1_status_reg\\R\[128] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:cmp1_status_reg\\S\[129] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:cmp2_status_reg\\R\[130] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:cmp2_status_reg\\S\[131] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:final_kill_reg\\R\[132] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:final_kill_reg\\S\[133] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:cs_addr_2\[135] = \Gimbal:PWMUDB:tc_i\[89]
Removing Lhs of wire \Gimbal:PWMUDB:cs_addr_1\[136] = \Gimbal:PWMUDB:runmode_enable\[84]
Removing Lhs of wire \Gimbal:PWMUDB:cs_addr_0\[137] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:compare1\[218] = \Gimbal:PWMUDB:cmp1_less\[189]
Removing Lhs of wire \Gimbal:PWMUDB:compare2\[219] = \Gimbal:PWMUDB:cmp2_less\[192]
Removing Rhs of wire Net_518[229] = \Gimbal:PWMUDB:pwm1_reg_i\[222]
Removing Rhs of wire Net_519[230] = \Gimbal:PWMUDB:pwm2_reg_i\[224]
Removing Lhs of wire \Gimbal:PWMUDB:pwm_temp\[231] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_23\[272] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_22\[273] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_21\[274] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_20\[275] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_19\[276] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_18\[277] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_17\[278] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_16\[279] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_15\[280] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_14\[281] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_13\[282] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_12\[283] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_11\[284] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_10\[285] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_9\[286] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_8\[287] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_7\[288] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_6\[289] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_5\[290] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_4\[291] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_3\[292] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_2\[293] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_1\[294] = \Gimbal:PWMUDB:MODIN1_1\[295]
Removing Lhs of wire \Gimbal:PWMUDB:MODIN1_1\[295] = \Gimbal:PWMUDB:dith_count_1\[100]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:a_0\[296] = \Gimbal:PWMUDB:MODIN1_0\[297]
Removing Lhs of wire \Gimbal:PWMUDB:MODIN1_0\[297] = \Gimbal:PWMUDB:dith_count_0\[102]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[429] = one[23]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[430] = one[23]
Removing Lhs of wire tmpOE__L_Servo_net_0[433] = one[23]
Removing Lhs of wire tmpOE__R_Servo_net_0[440] = one[23]
Removing Lhs of wire tmpOE__GimbalP_net_0[453] = one[23]
Removing Lhs of wire tmpOE__GimbalT_net_0[459] = one[23]
Removing Rhs of wire \SPIM:Net_276\[464] = \SPIM:Net_239\[465]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[469] = \SPIM:BSPIM:dpcounter_one\[470]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[471] = zero[22]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[472] = \SPIM:Net_244\[473]
Removing Lhs of wire \SPIM:Net_244\[473] = Net_678[566]
Removing Rhs of wire Net_675[477] = \SPIM:BSPIM:mosi_reg\[478]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[500] = \SPIM:BSPIM:dpMOSI_fifo_empty\[501]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[502] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[503]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[504] = \SPIM:BSPIM:load_rx_data\[469]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[506] = \SPIM:BSPIM:dpMISO_fifo_full\[507]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[508] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[509]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[511] = zero[22]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[512] = zero[22]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[513] = zero[22]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[514] = zero[22]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[515] = zero[22]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[516] = zero[22]
Removing Lhs of wire \SPIM:Net_273\[526] = zero[22]
Removing Lhs of wire \SPIM:Net_274\[567] = zero[22]
Removing Lhs of wire \GPS_UART:Net_459\[572] = zero[22]
Removing Lhs of wire \GPS_UART:Net_652\[573] = zero[22]
Removing Lhs of wire \GPS_UART:Net_676\[575] = zero[22]
Removing Lhs of wire \GPS_UART:Net_245\[576] = zero[22]
Removing Lhs of wire \GPS_UART:Net_416\[577] = zero[22]
Removing Rhs of wire \GPS_UART:Net_654\[578] = \GPS_UART:Net_379\[579]
Removing Lhs of wire \GPS_UART:Net_655\[582] = \GPS_UART:Net_284\[571]
Removing Lhs of wire \GPS_UART:Net_653\[583] = zero[22]
Removing Lhs of wire \GPS_UART:Net_651\[584] = zero[22]
Removing Lhs of wire \GPS_UART:Net_663\[585] = zero[22]
Removing Lhs of wire \GPS_UART:tmpOE__rx_net_0\[589] = one[23]
Removing Lhs of wire tmpOE__MISO_net_0[607] = one[23]
Removing Lhs of wire tmpOE__MOSI_net_0[612] = one[23]
Removing Lhs of wire tmpOE__SCLK_net_0[618] = one[23]
Removing Lhs of wire \VidMux:clk\[629] = zero[22]
Removing Lhs of wire \VidMux:rst\[630] = zero[22]
Removing Lhs of wire tmpOE__WIZ_RST_net_0[657] = one[23]
Removing Lhs of wire tmpOE__WIZ_RDY_net_0[663] = one[23]
Removing Lhs of wire tmpOE__WIZ_INT_net_0[669] = one[23]
Removing Lhs of wire tmpOE__WIZ_SS_net_0[674] = one[23]
Removing Lhs of wire \Gimbal:PWMUDB:min_kill_reg\\D\[679] = one[23]
Removing Lhs of wire \Gimbal:PWMUDB:prevCapture\\D\[680] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:trig_last\\D\[681] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:ltch_kill_reg\\D\[684] = one[23]
Removing Lhs of wire \Gimbal:PWMUDB:prevCompare1\\D\[687] = \Gimbal:PWMUDB:cmp1\[120]
Removing Lhs of wire \Gimbal:PWMUDB:prevCompare2\\D\[688] = \Gimbal:PWMUDB:cmp2\[123]
Removing Lhs of wire \Gimbal:PWMUDB:cmp1_status_reg\\D\[689] = \Gimbal:PWMUDB:cmp1_status\[121]
Removing Lhs of wire \Gimbal:PWMUDB:cmp2_status_reg\\D\[690] = \Gimbal:PWMUDB:cmp2_status\[124]
Removing Lhs of wire \Gimbal:PWMUDB:final_kill_reg\\D\[691] = one[23]
Removing Lhs of wire \Gimbal:PWMUDB:pwm_reg_i\\D\[692] = \Gimbal:PWMUDB:pwm_i\[221]
Removing Lhs of wire \Gimbal:PWMUDB:pwm1_reg_i\\D\[693] = \Gimbal:PWMUDB:pwm1_i\[223]
Removing Lhs of wire \Gimbal:PWMUDB:pwm2_reg_i\\D\[694] = \Gimbal:PWMUDB:pwm2_i\[225]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[696] = zero[22]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[702] = zero[22]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[704] = \SPIM:BSPIM:load_rx_data\[469]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[705] = \SPIM:BSPIM:mosi_from_dp\[484]

------------------------------------------------------
Aliased 0 equations, 138 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:cmp1\' (cost = 0):
\Gimbal:PWMUDB:cmp1\ <= (\Gimbal:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:cmp2\' (cost = 0):
\Gimbal:PWMUDB:cmp2\ <= (\Gimbal:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Gimbal:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Gimbal:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Gimbal:PWMUDB:dith_count_1\ and \Gimbal:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Gimbal:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Gimbal:PWMUDB:dith_count_0\ and \Gimbal:PWMUDB:dith_count_1\)
	OR (not \Gimbal:PWMUDB:dith_count_1\ and \Gimbal:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 28 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Gimbal:PWMUDB:final_capture\ to zero
Aliasing \Gimbal:PWMUDB:pwm_i\ to zero
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \Gimbal:PWMUDB:final_capture\[139] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:pwm_i\[221] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[400] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[410] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[420] = zero[22]
Removing Lhs of wire \Gimbal:PWMUDB:runmode_enable\\D\[682] = \Gimbal:PWMUDB:control_7\[60]

------------------------------------------------------
Aliased 0 equations, 6 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Jared\Documents\PSoC Creator\MasterControllerBoard\MasterController\BYURover2015MainBoardSM.cydsn\BYURover2015MainBoardSM.cyprj" -dcpsoc3 BYURover2015MainBoardSM.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 14s.425ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3140, Family: PSoC3, Started at: Thursday, 02 April 2015 21:05:51
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jared\Documents\PSoC Creator\MasterControllerBoard\MasterController\BYURover2015MainBoardSM.cydsn\BYURover2015MainBoardSM.cyprj -d CY8C4245AXI-483 BYURover2015MainBoardSM.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.113ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Gimbal:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Gimbal:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Gimbal:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Gimbal:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation '\Gimbal:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\Gimbal:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\Gimbal:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\Gimbal:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\Gimbal:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\Gimbal:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Gimbal:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:mosi_from_dp_reg\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:mosi_pre_reg\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:so_send_reg\:macrocell'
    Removed unused cell/equation '\VidMux:Sync:ctrl_reg\:controlcell'
    Removed unused cell/equation '\Gimbal:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\Gimbal:PWMUDB:tc_reg_i\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SPIM_IntClock'. Fanout=1, Signal=\SPIM:Net_276_digital\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_1_SCBCLK'. Signal=\UART_1:Net_284_ff2\
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_2'. Signal=Net_496_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_2'. Signal=Net_496_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_2'. Signal=Net_496_ff10
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_496_digital
    Fixed Function Clock 3: Automatic-assigning  clock 'GPS_UART_SCBCLK'. Signal=\GPS_UART:Net_284_ff3\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Gimbal:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \Gimbal:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_676D:macrocell'
    Removed unused cell/equation 'Net_747D:macrocell'
    Removed unused cell/equation '\Gimbal:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\Gimbal:PWMUDB:cmp2_status\:macrocell'
    Removed unused cell/equation '\Gimbal:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\Gimbal:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\Gimbal:PWMUDB:pwm1_i\:macrocell'
    Removed unused cell/equation '\Gimbal:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:mosi_reg\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
    Removed unused cell/equation '\Gimbal:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\Gimbal:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = GimbalP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GimbalP(0)__PA ,
            input => Net_518 ,
            pad => GimbalP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GimbalT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GimbalT(0)__PA ,
            input => Net_519 ,
            pad => GimbalT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L_Servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, TCPWM_P
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => L_Servo(0)__PA ,
            input => Net_504 ,
            pad => L_Servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_678 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            input => Net_675 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = R_Servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, TCPWM_P
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => R_Servo(0)__PA ,
            input => Net_505 ,
            pad => R_Servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            input => Net_676 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WIZ_INT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WIZ_INT(0)__PA ,
            fb => Net_872 ,
            pad => WIZ_INT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WIZ_RDY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WIZ_RDY(0)__PA ,
            pad => WIZ_RDY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WIZ_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WIZ_RST(0)__PA ,
            pad => WIZ_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WIZ_SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => WIZ_SS(0)__PA ,
            pad => WIZ_SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \GPS_UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_RX
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \GPS_UART:rx(0)\__PA ,
            fb => \GPS_UART:Net_654\ ,
            pad => \GPS_UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_1:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_RX
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:rx(0)\__PA ,
            fb => \UART_1:Net_654\ ,
            pad => \UART_1:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_1:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_TX
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:tx(0)\__PA ,
            input => \UART_1:Net_656\ ,
            pad => \UART_1:tx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_518, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal:PWMUDB:control_7\ * \Gimbal:PWMUDB:cmp1_less\
        );
        Output = Net_518 (fanout=1)

    MacroCell: Name=Net_519, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal:PWMUDB:control_7\ * \Gimbal:PWMUDB:cmp2_less\
        );
        Output = Net_519 (fanout=1)

    MacroCell: Name=Net_675, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_675 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_675 (fanout=2)

    MacroCell: Name=Net_676, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_676
        );
        Output = Net_676 (fanout=2)

    MacroCell: Name=Net_747, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_747
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_747
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_747
        );
        Output = Net_747 (fanout=1)

    MacroCell: Name=\Gimbal:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \Gimbal:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\Gimbal:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal:PWMUDB:cmp1_less\
        );
        Output = \Gimbal:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Gimbal:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal:PWMUDB:cmp2_less\
        );
        Output = \Gimbal:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Gimbal:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal:PWMUDB:control_7\
        );
        Output = \Gimbal:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\Gimbal:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Gimbal:PWMUDB:prevCompare1\ * \Gimbal:PWMUDB:cmp1_less\
        );
        Output = \Gimbal:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Gimbal:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Gimbal:PWMUDB:prevCompare2\ * \Gimbal:PWMUDB:cmp2_less\
        );
        Output = \Gimbal:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\Gimbal:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Gimbal:PWMUDB:final_kill_reg\
        );
        Output = \Gimbal:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Gimbal:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_496_digital ,
            cs_addr_2 => \Gimbal:PWMUDB:tc_i\ ,
            cs_addr_1 => \Gimbal:PWMUDB:runmode_enable\ ,
            chain_out => \Gimbal:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Gimbal:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Gimbal:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_496_digital ,
            cs_addr_2 => \Gimbal:PWMUDB:tc_i\ ,
            cs_addr_1 => \Gimbal:PWMUDB:runmode_enable\ ,
            cl0_comb => \Gimbal:PWMUDB:cmp1_less\ ,
            z0_comb => \Gimbal:PWMUDB:tc_i\ ,
            cl1_comb => \Gimbal:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Gimbal:PWMUDB:status_3\ ,
            chain_in => \Gimbal:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Gimbal:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPIM:Net_276_digital\ ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_678 ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Gimbal:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_496_digital ,
            status_5 => \Gimbal:PWMUDB:status_5\ ,
            status_3 => \Gimbal:PWMUDB:status_3\ ,
            status_2 => \Gimbal:PWMUDB:tc_i\ ,
            status_1 => \Gimbal:PWMUDB:status_1\ ,
            status_0 => \Gimbal:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM:Net_276_digital\ ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM:Net_276_digital\ ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Gimbal:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_496_digital ,
            control_7 => \Gimbal:PWMUDB:control_7\ ,
            control_6 => \Gimbal:PWMUDB:control_6\ ,
            control_5 => \Gimbal:PWMUDB:control_5\ ,
            control_4 => \Gimbal:PWMUDB:control_4\ ,
            control_3 => \Gimbal:PWMUDB:control_3\ ,
            control_2 => \Gimbal:PWMUDB:control_2\ ,
            control_1 => \Gimbal:PWMUDB:control_1\ ,
            control_0 => \Gimbal:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM:Net_276_digital\ ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISRSPI
        PORT MAP (
            interrupt => Net_872 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISRUART
        PORT MAP (
            interrupt => Net_5 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_UART_2
        PORT MAP (
            interrupt => Net_701 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_49 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    2 :    4 :  50.00%
Pins                          :   16 :   20 :   36 :  44.44%
UDB Macrocells                :   22 :   10 :   32 :  68.75%
UDB Unique Pterms             :   41 :   23 :   64 :  64.06%
UDB Total Pterms              :   46 :      :      : 
UDB Datapath Cells            :    3 :    1 :    4 :  75.00%
UDB Status Cells              :    3 :    1 :    4 :  75.00%
            StatusI Registers :    3 
UDB Control Cells             :    2 :    2 :    4 :  50.00%
            Control Registers :    1 
                 Count7 Cells :    1 
Interrupts                    :    4 :   28 :   32 :  12.50%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensor            :    0 :    1 :    1 :   0.00%
Low Power Comparator          :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    3 :    1 :    4 :  75.00%
Serial Communication Blocks   :    2 :    0 :    2 : 100.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.989ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 1s.259ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0235415s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.275ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0014750 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.586ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.00
                   Pterms :            5.50
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.153ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.018ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 158, final cost is 158 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       8.75 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_676, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_676
        );
        Output = Net_676 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_747, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_747
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_747
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_747
        );
        Output = Net_747 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Gimbal:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_496_digital ,
        cs_addr_2 => \Gimbal:PWMUDB:tc_i\ ,
        cs_addr_1 => \Gimbal:PWMUDB:runmode_enable\ ,
        cl0_comb => \Gimbal:PWMUDB:cmp1_less\ ,
        z0_comb => \Gimbal:PWMUDB:tc_i\ ,
        cl1_comb => \Gimbal:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Gimbal:PWMUDB:status_3\ ,
        chain_in => \Gimbal:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Gimbal:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM:Net_276_digital\ ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_675, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_675 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_675 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPIM:Net_276_digital\ ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_678 ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM:Net_276_digital\ ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal:PWMUDB:control_7\
        );
        Output = \Gimbal:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_518, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal:PWMUDB:control_7\ * \Gimbal:PWMUDB:cmp1_less\
        );
        Output = Net_518 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Gimbal:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal:PWMUDB:cmp1_less\
        );
        Output = \Gimbal:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Gimbal:PWMUDB:prevCompare1\ * \Gimbal:PWMUDB:cmp1_less\
        );
        Output = \Gimbal:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_519, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal:PWMUDB:control_7\ * \Gimbal:PWMUDB:cmp2_less\
        );
        Output = Net_519 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Gimbal:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal:PWMUDB:cmp2_less\
        );
        Output = \Gimbal:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Gimbal:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Gimbal:PWMUDB:prevCompare2\ * \Gimbal:PWMUDB:cmp2_less\
        );
        Output = \Gimbal:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Gimbal:PWMUDB:final_kill_reg\
        );
        Output = \Gimbal:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Gimbal:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_496_digital ,
        cs_addr_2 => \Gimbal:PWMUDB:tc_i\ ,
        cs_addr_1 => \Gimbal:PWMUDB:runmode_enable\ ,
        chain_out => \Gimbal:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Gimbal:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\Gimbal:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_496_digital ,
        status_5 => \Gimbal:PWMUDB:status_5\ ,
        status_3 => \Gimbal:PWMUDB:status_3\ ,
        status_2 => \Gimbal:PWMUDB:tc_i\ ,
        status_1 => \Gimbal:PWMUDB:status_1\ ,
        status_0 => \Gimbal:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Gimbal:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_496_digital ,
        control_7 => \Gimbal:PWMUDB:control_7\ ,
        control_6 => \Gimbal:PWMUDB:control_6\ ,
        control_5 => \Gimbal:PWMUDB:control_5\ ,
        control_4 => \Gimbal:PWMUDB:control_4\ ,
        control_3 => \Gimbal:PWMUDB:control_3\ ,
        control_2 => \Gimbal:PWMUDB:control_2\ ,
        control_1 => \Gimbal:PWMUDB:control_1\ ,
        control_0 => \Gimbal:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=4, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_496_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \Gimbal:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM:Net_276_digital\ ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =ISRSPI
        PORT MAP (
            interrupt => Net_872 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =ISRUART
        PORT MAP (
            interrupt => Net_5 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(11)] 
    interrupt: Name =ISR_UART_2
        PORT MAP (
            interrupt => Net_701 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(18)] 
    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_49 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = WIZ_INT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WIZ_INT(0)__PA ,
        fb => Net_872 ,
        pad => WIZ_INT(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = WIZ_RDY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WIZ_RDY(0)__PA ,
        pad => WIZ_RDY(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = WIZ_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WIZ_RST(0)__PA ,
        pad => WIZ_RST(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = WIZ_SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => WIZ_SS(0)__PA ,
        pad => WIZ_SS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        input => Net_675 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_678 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        input => Net_676 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = L_Servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, TCPWM_P
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => L_Servo(0)__PA ,
        input => Net_504 ,
        pad => L_Servo(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = R_Servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, TCPWM_P
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => R_Servo(0)__PA ,
        input => Net_505 ,
        pad => R_Servo(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GimbalT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GimbalT(0)__PA ,
        input => Net_519 ,
        pad => GimbalT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = GimbalP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GimbalP(0)__PA ,
        input => Net_518 ,
        pad => GimbalP(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \GPS_UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_RX
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \GPS_UART:rx(0)\__PA ,
        fb => \GPS_UART:Net_654\ ,
        pad => \GPS_UART:rx(0)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_1:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_RX
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:rx(0)\__PA ,
        fb => \UART_1:Net_654\ ,
        pad => \UART_1:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_1:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_TX
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:tx(0)\__PA ,
        input => \UART_1:Net_656\ ,
        pad => \UART_1:tx(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(Clock,0)]: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_2 => \UART_1:Net_284_ff2\ ,
            ff_div_8 => Net_496_ff8 ,
            ff_div_9 => Net_496_ff9 ,
            ff_div_10 => Net_496_ff10 ,
            udb_div_1 => dclk_to_genclk_1 ,
            ff_div_3 => \GPS_UART:Net_284_ff3\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(WDT,0)]: empty
Fixed Function block hod @ [FFB(FSS,0)]: empty
Fixed Function block hod @ [FFB(LPCOMP,0)]: empty
Fixed Function block hod @ [FFB(SCB,0)]: 
    Scb Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\UART_1:SCB\
        PORT MAP (
            clock => \UART_1:Net_284_ff2\ ,
            interrupt => Net_5 ,
            rx => \UART_1:Net_654\ ,
            tx => \UART_1:Net_656\ ,
            mosi_m => \UART_1:Net_660\ ,
            select_m_3 => \UART_1:ss_3\ ,
            select_m_2 => \UART_1:ss_2\ ,
            select_m_1 => \UART_1:ss_1\ ,
            select_m_0 => \UART_1:ss_0\ ,
            sclk_m => \UART_1:Net_687\ ,
            miso_s => \UART_1:Net_703\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    Scb Block @ [FFB(SCB,1)]: 
    m0s8scbcell: Name =\GPS_UART:SCB\
        PORT MAP (
            clock => \GPS_UART:Net_284_ff3\ ,
            interrupt => Net_701 ,
            rx => \GPS_UART:Net_654\ ,
            tx => \GPS_UART:Net_656\ ,
            mosi_m => \GPS_UART:Net_660\ ,
            select_m_3 => \GPS_UART:ss_3\ ,
            select_m_2 => \GPS_UART:ss_2\ ,
            select_m_1 => \GPS_UART:ss_1\ ,
            select_m_0 => \GPS_UART:ss_0\ ,
            sclk_m => \GPS_UART:Net_687\ ,
            miso_s => \GPS_UART:Net_703\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
Fixed Function block hod @ [FFB(CSD,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC8,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC7,0)]: empty
Fixed Function block hod @ [FFB(TCPWM,0)]: 
    Tcpwm Block @ [FFB(TCPWM,0)]: 
    m0s8tcpwmcell: Name =\Wheels_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_496_ff9 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_766 ,
            tr_overflow => Net_765 ,
            tr_compare_match => Net_767 ,
            line_out => Net_504 ,
            line_out_compl => Net_768 ,
            interrupt => Net_764 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,1)]: 
    m0s8tcpwmcell: Name =\Wheels_2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_496_ff10 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_776 ,
            tr_overflow => Net_775 ,
            tr_compare_match => Net_777 ,
            line_out => Net_505 ,
            line_out_compl => Net_778 ,
            interrupt => Net_774 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,2)]: 
    m0s8tcpwmcell: Name =\Timer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_496_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_77 ,
            tr_overflow => Net_76 ,
            tr_compare_match => Net_78 ,
            line_out => Net_79 ,
            line_out_compl => Net_80 ,
            interrupt => Net_49 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(OA,0)]: empty
Fixed Function block hod @ [FFB(TEMP,0)]: empty
Fixed Function block hod @ [FFB(SARADC,0)]: empty
Fixed Function block hod @ [FFB(M0S8LCD,0)]: empty
Fixed Function block hod @ [FFB(CLK_GEN,0)]: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \SPIM:Net_276_digital\ ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_496_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(LPCOMPBLOCK,0)]: empty
Fixed Function block hod @ [FFB(CTBMBLOCK,0)]: empty
Fixed Function block hod @ [FFB(ANAPUMP,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |       WIZ_INT(0) | FB(Net_872)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |       WIZ_RDY(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |       WIZ_RST(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        WIZ_SS(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |          MOSI(0) | In(Net_675)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |          MISO(0) | FB(Net_678)
     |   6 |     * |      NONE |         CMOS_OUT |          SCLK(0) | In(Net_676)
-----+-----+-------+-----------+------------------+------------------+-----------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |       L_Servo(0) | In(Net_504)
     |   1 |     * |      NONE |         CMOS_OUT |       R_Servo(0) | In(Net_505)
     |   2 |     * |      NONE |         CMOS_OUT |       GimbalT(0) | In(Net_519)
     |   3 |     * |      NONE |         CMOS_OUT |       GimbalP(0) | In(Net_518)
-----+-----+-------+-----------+------------------+------------------+-----------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL | \GPS_UART:rx(0)\ | FB(\GPS_UART:Net_654\)
-----+-----+-------+-----------+------------------+------------------+-----------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |   \UART_1:rx(0)\ | FB(\UART_1:Net_654\)
     |   1 |     * |      NONE |         CMOS_OUT |   \UART_1:tx(0)\ | In(\UART_1:Net_656\)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.041ms
Digital Placement phase: Elapsed time ==> 5s.264ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.523ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.060ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.302ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in BYURover2015MainBoardSM_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.199ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.016ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 16s.683ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 16s.849ms
API generation phase: Elapsed time ==> 11s.925ms
Dependency generation phase: Elapsed time ==> 0s.908ms
Cleanup phase: Elapsed time ==> 0s.048ms
