[
    {
        "ID": 1,
        "Question": "There is a tremendous variety of products, from single-chip microcomputers costing a few dollars to supercomputers costing tens of millions of dollars that can rightly claim the name \"computer\".\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 2,
        "Question": "The variety of computer products is exhibited only in cost.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 3,
        "Question": "Computer organization refers to attributes of a system visible to the programmer.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 4,
        "Question": "Changes in computer technology are finally slowing down.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 5,
        "Question": "The textbook for this course is about the structure and function of computers.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 6,
        "Question": "The number of bits used to represent various data types is an example of an architectural attribute.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 7,
        "Question": "Interfaces between the computer and peripherals is an example of an organizational attribute.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 8,
        "Question": "Historically the distinction between architecture and organization has not been an important one.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 9,
        "Question": "A particular architecture may span many years and encompass a number of different computer models, its organization changing with changing technology.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 10,
        "Question": "A microcomputer architecture and organization relationship is not very close.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 11,
        "Question": "Changes in technology not only influence organization but also result in the introduction of more powerful and more complex architectures.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 12,
        "Question": "The hierarchical nature of complex systems is essential to both their design and their description.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 13,
        "Question": "Both the structure and functioning of a computer are, in essence, simple.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 14,
        "Question": "A computer must be able to process, store, move, and control data.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 15,
        "Question": "When data are moved over longer distances, to or from a remote device, the process is known as data transport.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 16,
        "Question": "Computer technology is changing at a __________ pace.\na. slow\nb. slow to medium\nc. rapid\nd. non-existent",
        "Choices": [],
        "Answer": "rapid"
    },
    {
        "ID": 17,
        "Question": "Computer _________ refers to those attributes that have a direct impact on the logical execution of a program.\na. organization\nb. specifics\nc. design\nd. architecture",
        "Choices": [],
        "Answer": "architecture"
    },
    {
        "ID": 18,
        "Question": "Architectural attributes include __________ .\na. I/O mechanisms\nb. control signals\nc. interfaces\nd. memory technology used",
        "Choices": [],
        "Answer": "I/O mechanisms"
    },
    {
        "ID": 19,
        "Question": "_________ attributes include hardware details transparent to the programmer.\na. Interface\nb. Organizational\nc. Memory\nd. Architectural",
        "Choices": [],
        "Answer": "Organizational"
    },
    {
        "ID": 20,
        "Question": "It is a(n) _________ design issue whether a computer will have a multiply instruction.\na. architectural\nb. memory\nc. elementary\nd. organizational",
        "Choices": [],
        "Answer": "architectural"
    },
    {
        "ID": 21,
        "Question": "It is a(n) _________ issue whether the multiply instruction will be implemented by a special multiply unit or by a mechanism that makes repeated use of the add unit of the system.\na. architectural\nb. memory\nc. mechanical\nd. organizational",
        "Choices": [],
        "Answer": "organizational"
    },
    {
        "ID": 22,
        "Question": "A __________ system is a set of interrelated subsystems.\na. secondary\nb. hierarchical\nc. complex\nd. functional",
        "Choices": [],
        "Answer": "hierarchical"
    },
    {
        "ID": 23,
        "Question": "An I/O device is referred to as a __________.\na. CPU\nb. control device\nc. peripheral\nd. register",
        "Choices": [],
        "Answer": "peripheral"
    },
    {
        "ID": 24,
        "Question": "When data are moved over longer distances, to or from a remote device, the process is known as __________.\na. data communications\nb. registering\nc. structuring\nd. data transport",
        "Choices": [],
        "Answer": "data communications"
    },
    {
        "ID": 25,
        "Question": "The _________ stores data.\na. system bus\nb. I/O\nc. main memory\nd. control unit",
        "Choices": [],
        "Answer": "main memory"
    },
    {
        "ID": 26,
        "Question": "The __________ moves data between the computer and its external environment.\na. data transport\nb. I/O\nc. register\nd. CPU interconnection",
        "Choices": [],
        "Answer": "I/O"
    },
    {
        "ID": 27,
        "Question": "A common example of system interconnection is by means of a __________.\na. register\nb. system bus\nc. data transport\nd. control device",
        "Choices": [],
        "Answer": "system bus"
    },
    {
        "ID": 28,
        "Question": "A _________ is a mechanism that provides for communication among CPU, main memory, and I/O.\na. system interconnection\nb. CPU interconnection\nc. peripheral\nd. processor",
        "Choices": [],
        "Answer": "system interconnection"
    },
    {
        "ID": 29,
        "Question": "_________ provide storage internal to the CPU.\na. Control units\nb. ALUs\nc. Main memory\nd. Registers",
        "Choices": [],
        "Answer": "Registers"
    },
    {
        "ID": 30,
        "Question": "The __________ performs the computer's data processing functions.\na. Register\nb. CPU interconnection\nc. ALU\nd. system bus",
        "Choices": [],
        "Answer": "ALU"
    },
    {
        "ID": 31,
        "Question": "The world's first general-purpose electronic digital computer was designed and constructed at The Ohio State University.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 32,
        "Question": "John Mauchly and John Eckert designed the ENIAC.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 33,
        "Question": "The major drawback of the EDVAC was that it had to be programmed manually by setting switches and plugging and unplugging cables.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 34,
        "Question": "The IAS is the prototype of all subsequent general-purpose computers.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 35,
        "Question": "The IAS operates by repetitively performing an instruction cycle.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 36,
        "Question": "Backward compatible means that the programs written for the older machines can be executed on the new machine.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 37,
        "Question": "A vacuum tube is a solid-state device made from silicon.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 38,
        "Question": "Computers are classified into generations based on the fundamental hardware technology employed.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 39,
        "Question": "System software was introduced in the third generation of computers.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 40,
        "Question": "A wafer is made of silicon and is broken up into chips which consists of many gates and/or memory cells plus a number of input and output attachment points.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 41,
        "Question": "IBM's System/360 was the industry's first planned family of computers.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 42,
        "Question": "Intel's 4004 was the first chip to contain all of the components of a CPU on a single chip.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 43,
        "Question": "Designers wrestle with the challenge of balancing processor performance with that of main memory and other computer components.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 44,
        "Question": "The Intel x86 evolved from RISC design principles and is used in embedded systems.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 45,
        "Question": "A common measure of performance for a processor is the rate at which instructions are executed, expressed as billions of instructions per seconds (BIPS).\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 46,
        "Question": "The _________ was the world's first general-purpose electronic digital computer.\na. UNIVAC\nb. MARK IV\nc. ENIAC\nd. Hollerith's Counting Machine",
        "Choices": [],
        "Answer": "ENIAC"
    },
    {
        "ID": 47,
        "Question": "The Electronic Numerical Integrator and Computer project was a response to U.S. needs during _________.\na. the Civil War\nb. the French-American War\nc. World War I\nd. World War II",
        "Choices": [],
        "Answer": "World War II"
    },
    {
        "ID": 48,
        "Question": "The ENIAC used __________.\na. vacuum tubes\nb. integrated circuits\nc. IAS",
        "Choices": [],
        "Answer": "vacuum tubes"
    },
    {
        "ID": 49,
        "Question": "The ENIAC is an example of a _________ generation computer.\na. first\nb. second\nc. third\nd. fourth",
        "Choices": [],
        "Answer": "first"
    },
    {
        "ID": 50,
        "Question": "The __________ interprets the instructions in memory and causes them to be executed.\na. main memory\nb. control unit\nc. I/O\nd. arithmetic and logic unit",
        "Choices": [],
        "Answer": "control unit"
    },
    {
        "ID": 51,
        "Question": "The memory of the IAS consists of 1000 storage locations called __________.\na. opcodes\nb. wafers\nc. VLSIs\nd. words",
        "Choices": [],
        "Answer": "words"
    },
    {
        "ID": 52,
        "Question": "The __________ contains the 8-bit opcode instruction being executed.\na. memory buffer register\nb. instruction buffer register\nc. instruction register\nd. memory address register",
        "Choices": [],
        "Answer": "instruction register"
    },
    {
        "ID": 53,
        "Question": "During the _________ the opcode of the next instruction is loaded into the IR and the address portion is loaded into the MAR.\na. execute cycle\nb. fetch cycle\nc. instruction cycle\nd. clock cycle",
        "Choices": [],
        "Answer": "fetch cycle"
    },
    {
        "ID": 54,
        "Question": "Second generation computers used __________.\na. integrated circuits\nb. Transistors\nc. vacuum tubes\nd. large-scale integration",
        "Choices": [],
        "Answer": "Transistors"
    },
    {
        "ID": 55,
        "Question": "The __________ defines the third generation of computers.\na. integrated circuit\nb. vacuum tube\nc. transistor\nd. VLSI",
        "Choices": [],
        "Answer": "integrated circuit"
    },
    {
        "ID": 56,
        "Question": "The use of multiple processors on the same chip is referred to as __________ and provides the potential to increase performance without increasing the clock rate.\na. multicore\nb. GPU\nc. data channels\nd. MPC",
        "Choices": [],
        "Answer": "multicore"
    },
    {
        "ID": 57,
        "Question": "With the __________, Intel introduced the use of superscalar techniques that allow multiple instructions to execute in parallel.\na. Core\nb. 8080\nc. 80486\nd. Pentium",
        "Choices": [],
        "Answer": "Pentium"
    },
    {
        "ID": 58,
        "Question": "The __________ measures the ability of a computer to complete a single task.\na. clock speed\nb. speed metric\nc. execute cycle\nd. cycle time",
        "Choices": [],
        "Answer": "speed metric"
    },
    {
        "ID": 59,
        "Question": "ARM processors are designed to meet the needs of _________.\na. embedded real-time systems\nb. application platforms\nc. secure applications\nd. all of the above",
        "Choices": [],
        "Answer": "all of the above"
    },
    {
        "ID": 60,
        "Question": "One increment, or pulse, of the system clock is referred to as a _________.\na. clock tick\nb. cycle time\nc. clock rate\nd. cycle speed",
        "Choices": [],
        "Answer": "clock tick"
    },
    {
        "ID": 61,
        "Question": "The __________ are used to designate the source or destination of the data on the data bus.\na. system lines\nb. data lines\nc. control lines\nd. address lines",
        "Choices": [],
        "Answer": "address lines"
    },
    {
        "ID": 62,
        "Question": "The von Neumann architecture is based on which concept?\na. data and instructions are stored in a single read-write memory\nb. the contents of this memory are addressable by location\nc. execution occurs in a sequential fashion\nd. all of the above",
        "Choices": [],
        "Answer": "all of the above"
    },
    {
        "ID": 63,
        "Question": "The TL supports which of the following address spaces?\na. memory\nb. I/O\nc. message\nd. all of the above",
        "Choices": [],
        "Answer": "all of the above"
    },
    {
        "ID": 64,
        "Question": "The interconnection structure must support which transfer?\na. memory to processor\nb. processor to memory\nc. I/O to or from memory\nd. all of the above",
        "Choices": [],
        "Answer": "all of the above"
    },
    {
        "ID": 65,
        "Question": "The data lines provide a path for moving data among system modules and are collectively called the _________.\na. control bus\nb. address bus\nc. data bus\nd. system bus",
        "Choices": [],
        "Answer": "data bus"
    },
    {
        "ID": 66,
        "Question": "The unit of transfer at the link layer is a phit and the unit transfer at the physical layer is a flit.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 67,
        "Question": "With asynchronous timing the occurrence of events on the bus is determined by a clock.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 68,
        "Question": "It is not possible to connect I/O controllers directly onto the system bus.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 69,
        "Question": "A key characteristic of a bus is that it is not a shared transmission medium.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 70,
        "Question": "An I/O module cannot exchange data directly with the processor.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 71,
        "Question": "Interrupts do not improve processing efficiency.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 72,
        "Question": "A(n) _________ is generated by a failure such as power failure or memory parity error.\na. I/O interrupt\nb. hardware failure interrupt\nc. timer interrupt\nd. program interrupt",
        "Choices": [],
        "Answer": "hardware failure interrupt"
    },
    {
        "ID": 73,
        "Question": "The processing required for a single instruction is called a(n) __________ cycle.\na. execute\nb. fetch\nc. instruction\nd. packet",
        "Choices": [],
        "Answer": "instruction"
    },
    {
        "ID": 74,
        "Question": "Virtually all contemporary computer designs are based on concepts developed by __________ at the Institute for Advanced Studies, Princeton.\na. John Maulchy\nb. John von Neumann\nc. Herman Hollerith\nd. John Eckert",
        "Choices": [],
        "Answer": "John von Neumann"
    },
    {
        "ID": 75,
        "Question": "Each data path consists of a pair of wires (referred to as a __________) that transmits data one bit at a time.\na. lane\nb. path\nc. line\nd. bus",
        "Choices": [],
        "Answer": "lane"
    },
    {
        "ID": 76,
        "Question": "A(n) _________ is generated by some condition that occurs as a result of an instruction execution.\na. timer interrupt\nb. I/O interrupt\nc. program interrupt\nd. hardware failure interrupt",
        "Choices": [],
        "Answer": "program interrupt"
    },
    {
        "ID": 77,
        "Question": "A __________ is the high-level set of rules for exchanging packets of data between devices.\na. bus\nb. protocol\nc. packet\nd. QPI",
        "Choices": [],
        "Answer": "protocol"
    },
    {
        "ID": 78,
        "Question": "The QPI _________ layer is used to determine the course that a packet will traverse across the available system interconnects.\na. link\nb. protocol\nc. routing\nd. physical",
        "Choices": [],
        "Answer": "routing"
    },
    {
        "ID": 79,
        "Question": "A sequence of codes or instructions is called __________.\na. software\nb. memory\nc. an interconnect\nd. a register",
        "Choices": [],
        "Answer": "software"
    },
    {
        "ID": 80,
        "Question": "A bus that connects major computer components (processor, memory, I/O) is called a __________.\na. system bus\nb. address bus\nc. data bus\nd. control bus",
        "Choices": [],
        "Answer": "system bus"
    },
    {
        "ID": 81,
        "Question": "The _________ receives read and write requests from the software above the TL and creates request packets for transmission to a destination via the link layer.\na. transaction layer\nb. root layer\nc. configuration layer\nd. transport layer",
        "Choices": [],
        "Answer": "transaction layer"
    },
    {
        "ID": 82,
        "Question": "The basic function of a computer is to execute programs.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 83,
        "Question": "A key requirement for PCIe is high capacity to support the needs of higher data rate I/O devices such as Gigabit Ethernet.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 84,
        "Question": "Because all devices on a synchronous bus are tied to a fixed clock rate, the system cannot take advantage of advances in device performance.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 85,
        "Question": "Timing refers to the way in which events are coordinated on the bus.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 86,
        "Question": "The method of using the same lines for multiple purposes is known as time multiplexing.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 87,
        "Question": "In general, the more devices attached to the bus, the greater the bus length and hence the greater the propagation delay.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 88,
        "Question": "Computer systems contain a number of different buses that provide pathways between components at various levels of the computer system hierarchy.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 89,
        "Question": "Program execution consists of repeating the process of instruction fetch and instruction execution.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 90,
        "Question": "At a top level, a computer consists of CPU, memory, and I/O components.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 91,
        "Question": "No single technology is optimal in satisfying the memory requirements for a computer system.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 92,
        "Question": "A typical computer system is equipped with a hierarchy of memory subsystems, some internal to the system and some external.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 93,
        "Question": "External memory is often equated with main memory.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 94,
        "Question": "The processor requires its own local memory.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 95,
        "Question": "Cache is not a form of internal memory.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 96,
        "Question": "The unit of transfer must equal a word or an addressable unit.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 97,
        "Question": "Both sequential access and direct access involve a shared read-write mechanism.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 98,
        "Question": "In a volatile memory, information decays naturally or is lost when electrical power is switched off.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 99,
        "Question": "To achieve greatest performance the memory must be able to keep up with the processor.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 100,
        "Question": "Secondary memory is used to store program and data files and is usually visible to the programmer only in terms of individual bytes or words.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 101,
        "Question": "The L1 cache is slower than the L3 cache.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 102,
        "Question": "With write back updates are made only in the cache.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 103,
        "Question": "It has become possible to have a cache on the same chip as the processor.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 104,
        "Question": "All of the Pentium processors include two on-chip L1 caches, one for data and one for instructions.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 105,
        "Question": "Cache design for HPC is the same as that for other hardware platforms and applications.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 106,
        "Question": "__________ refers to whether memory is internal or external to the computer.\na. Location\nb. Access\nc. Hierarchy\nd. Tag",
        "Choices": [],
        "Answer": "Location"
    },
    {
        "ID": 107,
        "Question": "Internal memory capacity is typically expressed in terms of _________.\na. hertz\nb. nanos\nc. bytes\nd. LOR",
        "Choices": [],
        "Answer": "bytes"
    },
    {
        "ID": 108,
        "Question": "For internal memory, the __________ is equal to the number of electrical lines into and out of the memory module.\na. access time\nb. unit of transfer\nc. capacity\nd. memory ratio",
        "Choices": [],
        "Answer": "unit of transfer"
    },
    {
        "ID": 109,
        "Question": "\"Memory is organized into records and access must be made in a specific linear sequence\" is a description of __________.\na. sequential access\nb. direct access\nc. random access\nd. associative",
        "Choices": [],
        "Answer": "sequential access"
    },
    {
        "ID": 110,
        "Question": "individual blocks or records have a unique address based on physical location with __________.\na. associative\nb. physical access\nc. direct access\nd. sequential access",
        "Choices": [],
        "Answer": "direct access"
    },
    {
        "ID": 111,
        "Question": "For random-access memory, __________ is the time from the instant that an address is presented to the memory to the instant that data have been stored or made available for use.\na. memory cycle time\nb. direct access\nc. transfer rate\nd. access time",
        "Choices": [],
        "Answer": "access time"
    },
    {
        "ID": 112,
        "Question": "The ________ consists of the access time plus any additional time required before a second access can commence.\na. latency\nb. memory cycle time\nc. direct access\nd. transfer rate",
        "Choices": [],
        "Answer": "memory cycle time"
    },
    {
        "ID": 113,
        "Question": "A portion of main memory used as a buffer to hold data temporarily that is to be read out to disk is referred to as a _________.\na. disk cache\nb. latency\nc. virtual address\nd. miss",
        "Choices": [],
        "Answer": "disk cache"
    },
    {
        "ID": 114,
        "Question": "A line includes a _________ that identifies which particular block is currently being stored.\na. cache\nb. hit\nc. tag\nd. locality",
        "Choices": [],
        "Answer": "tag"
    },
    {
        "ID": 115,
        "Question": "__________ is the simplest mapping technique and maps each block of main memory into only one possible cache line.\na. Direct mapping\nb. Associative mapping\nc. Set associative mapping\nd. None of the above",
        "Choices": [],
        "Answer": "Direct mapping"
    },
    {
        "ID": 116,
        "Question": "When using the __________ technique all write operations made to main memory are made to the cache as well.\na. write back\nb. LRU\nc. write through\nd. unified cache",
        "Choices": [],
        "Answer": "write through"
    },
    {
        "ID": 117,
        "Question": "The key advantage of the __________ design is that it eliminates contention for the cache between the instruction fetch/decode unit and the execution unit.\na. logical cache\nb. split cache\nc. unified cache\nd. physical cache",
        "Choices": [],
        "Answer": "split cache"
    },
    {
        "ID": 118,
        "Question": "The Pentium 4 _________ component executes micro-operations, fetching the required data from the L1 data cache and temporarily storing results in registers.\na. fetch/decode unit\nb. out-of-order execution logic\nc. execution unit\nd. memory subsystem",
        "Choices": [],
        "Answer": "execution unit"
    },
    {
        "ID": 119,
        "Question": "In reference to access time to a two-level memory, a _________ occurs if an accessed word is not found in the faster memory.\na. miss\nb. hit\nc. line\nd. tag",
        "Choices": [],
        "Answer": "miss"
    },
    {
        "ID": 120,
        "Question": "A logical cache stores data using __________.\na. physical addresses \nb. virtual addresses\nc. random addresses\nd. none of the above",
        "Choices": [],
        "Answer": "virtual addresses"
    },
    {
        "ID": 121,
        "Question": "The basic element of a semiconductor memory is the memory cell.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 122,
        "Question": "A characteristic of ROM is that it is volatile.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 123,
        "Question": "RAM must be provided with a constant power supply.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 124,
        "Question": "The two traditional forms of RAM used in computers are DRAM and SRAM.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 125,
        "Question": "A static RAM will hold its data as long as power is supplied to it.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 126,
        "Question": "Nonvolatile means that power must be continuously supplied to the memory to preserve the bit values.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 127,
        "Question": "The advantage of RAM is that the data or program is permanently in main memory and need never be loaded from a secondary storage device.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 128,
        "Question": "Semiconductor memory comes in packaged chips.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 129,
        "Question": "All DRAMs require a refresh operation.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 130,
        "Question": "A number of chips can be grouped together to form a memory bank.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 131,
        "Question": "An error-correcting code enhances the reliability of the memory at the cost of added complexity.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 132,
        "Question": "DRAM is much costlier than SRAM.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 133,
        "Question": "RDRAM is limited by the fact that it can only send data to the processor once per bus clock cycle.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 134,
        "Question": "The prefetch buffer is a memory cache located on the RAM chip.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 135,
        "Question": "The SRAM on the CDRAM cannot be used as a buffer to support the serial access of a block of data.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 136,
        "Question": "Which properties do all semiconductor memory cells share?\na. they exhibit two stable states which can be used to represent binary 1 and 0\nb. they are capable of being written into to set the state\nc. they are capable of being read to sense the state\nd. all of the above",
        "Choices": [],
        "Answer": "all of the above"
    },
    {
        "ID": 137,
        "Question": "One distinguishing characteristic of memory that is designated as _________ is that it is possible to both to read data from the memory and to write new data into the memory easily and rapidly.\na. RAM\nb. ROM\nc. EPROM\nd. EEPROM",
        "Choices": [],
        "Answer": "RAM"
    },
    {
        "ID": 138,
        "Question": "Which of the following memory types are nonvolatile?\na. erasable PROM\nb. programmable ROM\nc. flash memory\nd. all of the above",
        "Choices": [],
        "Answer": "all of the above"
    },
    {
        "ID": 139,
        "Question": "In a _________, binary values are stored using traditional flip-flop logic-gate configurations.\na. ROM\nb. SRAM\nc. DRAM\nd. RAM",
        "Choices": [],
        "Answer": "SRAM"
    },
    {
        "ID": 140,
        "Question": "A __________ contains a permanent pattern of data that cannot be changed, is nonvolatile, and cannot have new data written into it.\na. RAM\nb. SRAM\nc. ROM\nd. flash memory",
        "Choices": [],
        "Answer": "ROM"
    },
    {
        "ID": 141,
        "Question": "With _________ the microchip is organized so that a section of memory cells are erased in a single action.\na. flash memory\nb. SDRAM\nc. DRAM\nd. EEPROM",
        "Choices": [],
        "Answer": "flash memory"
    },
    {
        "ID": 142,
        "Question": "__________ can be caused by harsh environmental abuse, manufacturing defects, and wear.\na. SEC errors \nb. Hard errors\nc. Syndrome errors\nd. Soft errors",
        "Choices": [],
        "Answer": "Hard errors"
    },
    {
        "ID": 143,
        "Question": "_________ can be caused by power supply problems or alpha particles.\na. Soft errors\nb. AGT errors\nc. Hard errors \nd. SEC errors",
        "Choices": [],
        "Answer": "Soft errors"
    },
    {
        "ID": 144,
        "Question": "The _________ exchanges data with the processor synchronized to an external clock signal and running at the full speed of the processor/memory bus without imposing wait states.\na. DDR-DRAM\nb. SDRAM\nc. CDRAM\nd. none of the above",
        "Choices": [],
        "Answer": "SDRAM"
    },
    {
        "ID": 145,
        "Question": "________ can send data to the processor twice per clock cycle.\na. CDRAM\nb. SDRAM\nc. DDR-DRAM\nd. RDRAM",
        "Choices": [],
        "Answer": "DDR-DRAM"
    },
    {
        "ID": 146,
        "Question": "__________ increases the data transfer rate by increasing the operational frequency of the RAM chip and by increasing the prefetch buffer from 2 bits to 4 bits per chip.\na. DDR2\nb. RDRAM\nc. CDRAM\nd. DDR3",
        "Choices": [],
        "Answer": "DDR2"
    },
    {
        "ID": 147,
        "Question": "_______ increases the prefetch buffer size to 8 bits.\na. CDRAM\nb. RDRAM\nc. DDR3\nd. all of the above",
        "Choices": [],
        "Answer": "DDR3"
    },
    {
        "ID": 148,
        "Question": "Theoretically, a DDR module can transfer data at a clock rate in the range of __________ MHz.\na. 200 to 600\nb. 400 to 1066\nc. 600 to 1400\nd. 800 to 1600",
        "Choices": [],
        "Answer": "200 to 600"
    },
    {
        "ID": 149,
        "Question": "A DDR3 module transfers data at a clock rate of __________ MHz.\na. 600 to 1200\nb. 800 to 1600\nc. 1000 to 2000\nd. 1500 to 3000",
        "Choices": [],
        "Answer": "800 to 1600"
    },
    {
        "ID": 150,
        "Question": "The ________ enables the RAM chip to preposition bits to be placed on the data bus as rapidly as possible.\na. flash memory\nb. Hamming code\nc. RamBus\nd. buffer",
        "Choices": [],
        "Answer": "buffer"
    },
    {
        "ID": 151,
        "Question": "Magnetic disks are the foundation of external memory on virtually all computer systems.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 152,
        "Question": "During a read or write operation, the head rotates while the platter beneath it stays stationary.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 153,
        "Question": "The width of a track is double that of the head.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 154,
        "Question": "There are typically hundreds of sectors per track and they may be either fixed or variable lengths.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 155,
        "Question": "A bit near the center of a rotating disk travels past a fixed point slower than a bit on the outside.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 156,
        "Question": "The disadvantage of using CAV is that individual blocks of data can only be directly addressed by track and sector.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 157,
        "Question": "A removable disk can be removed and replaced with another disk.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 158,
        "Question": "The head must generate or sense an electromagnetic field of sufficient magnitude to write and read properly.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 159,
        "Question": "The transfer time to or from the disk does not depend on the rotation speed of the disk.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 160,
        "Question": "RAID is a set of physical disk drives viewed by the operating system as a single logical drive.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 161,
        "Question": "RAID level 0 is not a true member of the RAID family because it does not include redundancy to improve performance.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 162,
        "Question": "Because data are striped in very small strips, RAID 3 cannot achieve very high data transfer rates.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 163,
        "Question": "The SSDs now on the market use a type of semiconductor memory referred to as flash memory.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 164,
        "Question": "SSD performance has a tendency to speed up as the device is used.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 165,
        "Question": "Flash memory becomes unusable after a certain number of writes.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 166,
        "Question": "Greater ability to withstand shock and damage, improvement in the uniformity of the magnet film surface to increase disk reliability, and a significant reduction in overall surface defects to help reduce read-write errors, are all benefits of ___________.\na. magnetic read and write mechanisms\nb. platters\nc. the glass substrate\nd. a solid state drive",
        "Choices": [],
        "Answer": "the glass substrate"
    },
    {
        "ID": 167,
        "Question": "Adjacent tracks are separated by _________.\na. sectors\nb. gaps\nc. pits\nd. heads",
        "Choices": [],
        "Answer": "gaps"
    },
    {
        "ID": 168,
        "Question": "Data are transferred to and from the disk in __________.\na. tracks\nb. gaps\nc. sectors\nd. pits",
        "Choices": [],
        "Answer": "sectors"
    },
    {
        "ID": 169,
        "Question": "In most contemporary systems fixed-length sectors are used, with _________ bytes being the nearly universal sector size.\na. 64\nb. 128\nc. 256\nd. 512",
        "Choices": [],
        "Answer": "512"
    },
    {
        "ID": 170,
        "Question": "Scanning information at the same rate by rotating the disk at a fixed speed is known as the _________.\na. constant angular velocity\nb. magnetoresistive\nc. rotational delay\nd. constant linear velocity",
        "Choices": [],
        "Answer": "constant angular velocity"
    },
    {
        "ID": 171,
        "Question": "The disadvantage of _________ is that the amount of data that can be stored on the long outer tracks is only the same as what can be stored on the short inner tracks.\na. SSD\nb. CAV\nc. ROM\nd. CLV",
        "Choices": [],
        "Answer": "CAV"
    },
    {
        "ID": 172,
        "Question": "A __________ disk is permanently mounted in the disk drive, such as the hard disk in a personal computer.\na. nonremovable\nb. movable-head\nc. double sided\nd. removable",
        "Choices": [],
        "Answer": "nonremovable"
    },
    {
        "ID": 173,
        "Question": "When the magnetizable coating is applied to both sides of the platter the disk is then referred to as _________.\na. multiple sided\nb. substrate\nc. double sided\nd. all of the above",
        "Choices": [],
        "Answer": "double sided"
    },
    {
        "ID": 174,
        "Question": "The set of all the tracks in the same relative position on the platter is referred to as a _________.\na. floppy disk\nb. single-sided disk\nc. sector\nd. cylinder",
        "Choices": [],
        "Answer": "cylinder"
    },
    {
        "ID": 175,
        "Question": "The sum of the seek time and the rotational delay equals the _________, which is the time it takes to get into position to read or write.\na. access time\nb. gap time\nc. transfer time\nd. constant angular velocity",
        "Choices": [],
        "Answer": "access time"
    },
    {
        "ID": 176,
        "Question": "__________ is the standardized scheme for multiple-disk database design.\na. RAID\nb. CAV\nc. CLV\nd. SSD",
        "Choices": [],
        "Answer": "RAID"
    },
    {
        "ID": 177,
        "Question": "RAID level ________ has the highest disk overhead of all RAID types.\na. 0\nb. 1\nc. 3\nd. 5",
        "Choices": [],
        "Answer": "1"
    },
    {
        "ID": 178,
        "Question": "A _________ is a high-definition video disk that can store 25 Gbytes on a single layer on a single side.\na. DVD\nb. DVD-R\nc. DVD-RW\nd. Blu-ray DVD",
        "Choices": [],
        "Answer": "Blu-ray DVD"
    },
    {
        "ID": 179,
        "Question": "________ is when the disk rotates more slowly for accesses near the outer edge than for those near the center.\na. Constant angular velocity (CAV)\nb. Magnetoresistive\nc. Constant linear velocity (CLV)\nd. Seek time",
        "Choices": [],
        "Answer": "Constant linear velocity (CLV)"
    },
    {
        "ID": 180,
        "Question": "The areas between pits are called _________.\na. lands\nb. sectors\nc. cylinders\nd. strips",
        "Choices": [],
        "Answer": "lands"
    },
    {
        "ID": 181,
        "Question": "A set of I/O modules is a key element of a computer system.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 182,
        "Question": "An I/O module must recognize one unique address for each peripheral it controls.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 183,
        "Question": "I/O channels are commonly seen on microcomputers, whereas I/O controllers are used on mainframes.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 184,
        "Question": "It is the responsibility of the processor to periodically check the status of the I/O module until it finds that the operation is complete.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 185,
        "Question": "With isolated I/O there is a single address space for memory locations and I/O devices.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 186,
        "Question": "A disadvantage of memory-mapped I/O is that valuable memory address space is used up.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 187,
        "Question": "The disadvantage of the software poll is that it is time consuming.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 188,
        "Question": "With a daisy chain the processor just picks the interrupt line with the highest priority.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 189,
        "Question": "Bus arbitration makes use of vectored interrupts.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 190,
        "Question": "The rotating interrupt mode allows the processor to inhibit interrupts from certain devices.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 191,
        "Question": "Because the 82C55A is programmable via the control register, it can be used to control a variety of simple peripheral devices.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 192,
        "Question": "When large volumes of data are to be moved, a more efficient technique is direct memory access (DMA).\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 193,
        "Question": "An I/O channel has the ability to execute I/O instructions, which gives it complete control over I/O operations.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 194,
        "Question": "A multipoint external interface provides a dedicated line between the I/O module and the external device.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 195,
        "Question": "A Thunderbolt compatible peripheral interface is no more complex than that of a simple USB device.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 196,
        "Question": "The _________ contains logic for performing a communication function between the peripheral and the bus.\na. I/O channel\nb. I/O module\nc. I/O processor\nd. I/O command",
        "Choices": [],
        "Answer": "I/O module"
    },
    {
        "ID": 197,
        "Question": "The most common means of computer/user interaction is a __________.\na. keyboard/monitor\nb. mouse/printer\nc. modem/printer\nd. monitor/printer",
        "Choices": [],
        "Answer": "keyboard/monitor"
    },
    {
        "ID": 198,
        "Question": "The I/O function includes a _________ requirement to coordinate the flow of traffic between internal resources and external devices.\na. cycle\nb. status reporting\nc. control and timing\nd. data",
        "Choices": [],
        "Answer": "control and timing"
    },
    {
        "ID": 199,
        "Question": "An I/O module that takes on most of the detailed processing burden, presenting a high-level interface to the processor, is usually referred to as an _________.\na. I/O channel\nb. I/O command\nc. I/O controller\nd. device controller",
        "Choices": [],
        "Answer": "I/O channel"
    },
    {
        "ID": 200,
        "Question": "An I/O module that is quite primitive and requires detailed control is usually referred to as an _________.\na. I/O command\nb. I/O controller\nc. I/O channel\nd. I/O processor",
        "Choices": [],
        "Answer": "I/O controller"
    },
    {
        "ID": 201,
        "Question": "The _________ command causes the I/O module to take an item of data from the data bus and subsequently transmit that data item to the peripheral.\na. control\nb. test\nc. read\nd. write",
        "Choices": [],
        "Answer": "write"
    },
    {
        "ID": 202,
        "Question": "The ________ command is used to activate a peripheral and tell it what to do.\na. control\nb. test\nc. read\nd. write",
        "Choices": [],
        "Answer": "control"
    },
    {
        "ID": 203,
        "Question": "________ is when the DMA module must force the processor to suspend operation temporarily.\na. Interrupt\nb. Thunderbolt\nc. Cycle stealing\nd. Lock down",
        "Choices": [],
        "Answer": "Cycle stealing"
    },
    {
        "ID": 204,
        "Question": "The 8237 DMA is known as a _________ DMA controller.\na. command\nb. cycle stealing\nc. interrupt\nd. fly-by",
        "Choices": [],
        "Answer": "fly-by"
    },
    {
        "ID": 205,
        "Question": "________ is a digital display interface standard now widely adopted for computer monitors, laptop displays, and other graphics and video interfaces.\na. DisplayPort\nb. PCI Express\nc. Thunderbolt\nd. InfiniBand",
        "Choices": [],
        "Answer": "DisplayPort"
    },
    {
        "ID": 206,
        "Question": "The ________ layer is the key to the operation of Thunderbolt and what makes it attractive as a high-speed peripheral I/O technology.\na. cable\nb. application\nc. common transport\nd. physical",
        "Choices": [],
        "Answer": "common transport"
    },
    {
        "ID": 207,
        "Question": "The Thunderbolt protocol _________ layer is responsible for link maintenance including hot-plug detection and data encoding to provide highly efficient data transfer.\na. cable\nb. application\nc. common transport\nd. physical",
        "Choices": [],
        "Answer": "physical"
    },
    {
        "ID": 208,
        "Question": "The ________ contains I/O protocols that are mapped on to the transport layer.\na. cable\nb. application\nc. common transport\nd. physical",
        "Choices": [],
        "Answer": "application"
    },
    {
        "ID": 209,
        "Question": "A ________ is used to connect storage systems, routers, and other peripheral devices to an InfiniBand switch.\na. target channel adapter\nb. InfiniBand switch\nc. host channel adapter\nd. subnet",
        "Choices": [],
        "Answer": "target channel adapter"
    },
    {
        "ID": 210,
        "Question": "A ________ connects InfiniBand subnets, or connects an InfiniBand switch to a network such as a local area network, wide area network, or storage area network.\na. memory controller\nb. TCA\nc. HCA\nd. router",
        "Choices": [],
        "Answer": "router"
    },
    {
        "ID": 211,
        "Question": "Scheduling and memory management are the two OS functions that are most relevant to the study of computer organization and architecture.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 212,
        "Question": "The end user is concerned mainly with the computer's architecture.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 213,
        "Question": "The most important system program is the OS.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 214,
        "Question": "The ABI is the boundary between hardware and software.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 215,
        "Question": "The OS must determine how much processor time is to be devoted to the execution of a particular user program.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 216,
        "Question": "With a batch operating system the user does not have direct access to the processor.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 217,
        "Question": "Privileged instructions are certain instructions that are designated special and can be executed only by the monitor.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 218,
        "Question": "Uniprogramming is the central theme of modern operating systems.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 219,
        "Question": "Both batch multiprogramming and time sharing use multiprogramming.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 220,
        "Question": "An interrupt is a hardware-generated signal to the processor.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 221,
        "Question": "Swapping is an I/O operation.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 222,
        "Question": "With demand paging it is necessary to load an entire process into main memory.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 223,
        "Question": "The Pentium II includes hardware for both segmentation and paging.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 224,
        "Question": "ARM provides a versatile virtual memory system architecture that can be tailored to the needs of the embedded system designer.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 225,
        "Question": "Managers are users of domains that must observe the access permissions of the individual sections and/or pages that make up that domain.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 226,
        "Question": "The __________ is a program that controls the execution of application programs and acts as an interface between applications and the computer hardware.\na. job control language\nb. operating system\nc. batch system\nd. nucleus",
        "Choices": [],
        "Answer": "operating system"
    },
    {
        "ID": 227,
        "Question": "Facilities and services provided by the OS that assist the programmer in creating programs are in the form of _________ programs that are not actually part of the OS but are accessible through the OS.\na. utility\nb. multitasking\nc. JCL\nd. logical address",
        "Choices": [],
        "Answer": "utility"
    },
    {
        "ID": 228,
        "Question": "The _________ defines the repertoire of machine language instructions that a computer can follow.\na. ABI\nb. API\nc. HLL\nd. ISA",
        "Choices": [],
        "Answer": "ISA"
    },
    {
        "ID": 229,
        "Question": "The _________ defines the system call interface to the operating system and the hardware resources and services available in a system through the user instruction set architecture.\na. HLL\nb. API\nc. ABI\nd. ISA",
        "Choices": [],
        "Answer": "ABI"
    },
    {
        "ID": 230,
        "Question": "The ________ gives a program access to the hardware resources and services available in a system through the user instruction set architecture supplemented with high-level language library calls.\na. JCL\nb. ISA\nc. ABI\nd. API",
        "Choices": [],
        "Answer": "API"
    },
    {
        "ID": 231,
        "Question": "A _________ system works only one program at a time.\na. batch\nb. uniprogramming\nc. kernel\nd. privileged instruction",
        "Choices": [],
        "Answer": "uniprogramming"
    },
    {
        "ID": 232,
        "Question": "A _________ is a special type of programming language used to provide instructions to the monitor.\na. job control language\nb. multiprogram\nc. kernel\nd. utility",
        "Choices": [],
        "Answer": "job control language"
    },
    {
        "ID": 233,
        "Question": "The _________ scheduler determines which programs are admitted to the system for processing.\na. long-term\nb. medium-term\nc. short-term\nd. I/O",
        "Choices": [],
        "Answer": "long-term"
    },
    {
        "ID": 234,
        "Question": "The ________ scheduler is also known as the dispatcher.\na. long-term\nb. medium-term\nc. short-term\nd. I/O",
        "Choices": [],
        "Answer": "short-term"
    },
    {
        "ID": 235,
        "Question": "A _________ is an actual location in main memory.\na. logical address\nb. partition address\nc. base address\nd. physical address",
        "Choices": [],
        "Answer": "physical address"
    },
    {
        "ID": 236,
        "Question": "________ is when the processor spends most of its time swapping pages rather than executing instructions.\na. Swapping\nb. Thrashing\nc. Paging\nd. Multitasking",
        "Choices": [],
        "Answer": "Thrashing"
    },
    {
        "ID": 237,
        "Question": "Virtual memory schemes make use of a special cache called a ________ for page table entries.\na. TLB\nb. HLL\nc. VMC\nd. SPB",
        "Choices": [],
        "Answer": "TLB"
    },
    {
        "ID": 238,
        "Question": "With _________ the virtual address is the same as the physical address.\na. unsegmented unpaged memory\nb. unsegmented paged memory\nc. segmented unpaged memory\nd. segmented paged memory",
        "Choices": [],
        "Answer": "unsegmented unpaged memory"
    },
    {
        "ID": 239,
        "Question": "A _________ is a collection of memory regions.\na. APX\nb. nucleus\nc. domain\nd. page table",
        "Choices": [],
        "Answer": "domain"
    },
    {
        "ID": 240,
        "Question": "The OS maintains a __________ for each process that shows the frame location for each page of the process.\na. kernel\nb. page table\nc. TLB\nd. logical address",
        "Choices": [],
        "Answer": "page table"
    },
    {
        "ID": 241,
        "Question": "Our primary counting system is based on binary digits to represent numbers.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 242,
        "Question": "The decimal system has a radix of 100.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 243,
        "Question": "Negative powers of 10 are used to represent the positions of the numbers for decimal fractions.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 244,
        "Question": "A number with both an integer and fractional part has digits raised to both positive and negative powers of 10.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 245,
        "Question": "In any number, the rightmost digit is referred to as the most significant digit.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 246,
        "Question": "There are 50 tens in the number 509.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 247,
        "Question": "The decimal system is a special case of a positional number system with radix 10 and with digits in the range 0 through 9.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 248,
        "Question": "A number cannot be converted from binary notation to decimal notation.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 249,
        "Question": "Although convenient for computers, the binary system is exceedingly cumbersome for human beings.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 250,
        "Question": "A nibble is a grouping of four decimal digits.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 251,
        "Question": "Hexadecimal notation is only used for representing integers.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 252,
        "Question": "It is extremely easy to convert between binary and hexadecimal notation.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 253,
        "Question": "Hexadecimal notation is more compact than binary notation.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 254,
        "Question": "A sequence of hexadecimal digits can be thought of as representing an integer in base 10.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 255,
        "Question": "Because of the inherent binary nature of digital computer components, all forms of data within computers are represented by various binary codes.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 256,
        "Question": "The decimal system has a base of _________.\na. 0\nb. 10\nc. 100\nd. 1000",
        "Choices": [],
        "Answer": "10"
    },
    {
        "ID": 257,
        "Question": "Which digit represents \"hundreds\" in the number 8732?\na. 8\nb. 7\nc. 3\nd. 2",
        "Choices": [],
        "Answer": "7"
    },
    {
        "ID": 258,
        "Question": "Which of the following is correct?\na. 25 = (2 x 102) + (5 x 101)\nb. 289 = (2 x 103) + (8 x 101) + (9 x 100)\nc. 7523 = (7 x 103) + (5 x 102) + (2 x 101) + (3 x 100)\nd. 0.628 = (6 x 10-3) + (2 x 10-2) + (8 x 10-1)",
        "Choices": [],
        "Answer": "7523 = (7 x 103) + (5 x 102) + (2 x 101) + (3 x 100)"
    },
    {
        "ID": 259,
        "Question": "In the number 3109, the 3 is referred to as the _________.\na. most significant digit\nb. least significant digit\nc. radix\nd. base",
        "Choices": [],
        "Answer": "most significant digit"
    },
    {
        "ID": 260,
        "Question": "In the number 3109, the 9 is referred to as the _________.\na. most significant digit\nb. least significant digit\nc. radix\nd. base",
        "Choices": [],
        "Answer": "least significant digit"
    },
    {
        "ID": 261,
        "Question": "Numbers in the binary system are represented to the _________.\na. base 0\nb. base 1\nc. base 2\nd. base 10",
        "Choices": [],
        "Answer": "base 2"
    },
    {
        "ID": 262,
        "Question": "Hexadecimal has a base of _________.\na. 2\nb. 8\nc. 10\nd. 16",
        "Choices": [],
        "Answer": "16"
    },
    {
        "ID": 263,
        "Question": "The binary string 110111100001 is equivalent to __________.\na. DE116\nb. C7816\nc. FF6416\nd. B8F16",
        "Choices": [],
        "Answer": "DE116"
    },
    {
        "ID": 264,
        "Question": "The _________ system uses only the numbers 0 and 1.\na. positional\nb. binary\nc. hexadecimal\nd. decimal",
        "Choices": [],
        "Answer": "binary"
    },
    {
        "ID": 265,
        "Question": "Decimal \"10\" is __________ in binary.\na. 1000\nb. 0010\nc. 1010\nd. 0001",
        "Choices": [],
        "Answer": "1010"
    },
    {
        "ID": 266,
        "Question": "Decimal \"10\" is _________ in hexadecimal.\na. 1\nb. A\nc. 0\nd. FF",
        "Choices": [],
        "Answer": "A"
    },
    {
        "ID": 267,
        "Question": "Four bits is called a _________.\na. radix point\nb. byte\nc. nibble\nd. binary digit",
        "Choices": [],
        "Answer": "nibble"
    },
    {
        "ID": 268,
        "Question": "Another term for \"base\" is __________.\na. radix\nb. integer\nc. position\nd. digit",
        "Choices": [],
        "Answer": "radix"
    },
    {
        "ID": 269,
        "Question": "In the number 472.156 the 2 is the _________.\na. most significant digit\nb. radix point\nc. least significant digit\nd. none of the above",
        "Choices": [],
        "Answer": "none of the above"
    },
    {
        "ID": 270,
        "Question": "Binary 0101 is hexadecimal _________.\na. 0\nb. 5\nc. A\nd. 10",
        "Choices": [],
        "Answer": "5"
    },
    {
        "ID": 271,
        "Question": "The operation of the digital computer is based on the storage and processing of binary data.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 272,
        "Question": "Claude Shannon, a research assistant in the Electrical Engineering Department at M.I.T., proposed the basic principles of Boolean algebra.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 273,
        "Question": "In the absence of parentheses, the AND operation takes precedence over the OR operation.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 274,
        "Question": "Logical functions are implemented by the interconnection of decoders.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 275,
        "Question": "The delay by the propagation time of signals through the gate is known as the gate delay.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 276,
        "Question": "A combinational circuit consists of n binary inputs and m binary outputs.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 277,
        "Question": "Any Boolean function can be implemented in electronic form as a network of gates.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 278,
        "Question": "A Boolean function can be realized in the sum of products (SOP) form but not in the product of sums (POS) form.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 279,
        "Question": "\"Don't care\" conditions are when certain combinations of values of variables never occur, and therefore the corresponding output never occurs.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 280,
        "Question": "The value to be loaded into the program counter can come from a binary counter, the instruction register, or the output of the ALU.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 281,
        "Question": "In general, a decoder has n inputs and 2n outputs.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 282,
        "Question": "Combinational circuits are often referred to as \"memoryless\" circuits because their output depends only on their current input and no history of prior inputs is retained.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 283,
        "Question": "Binary addition is exactly the same as Boolean algebra.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 284,
        "Question": "Events in the digital computer are synchronized to a clock pulse so that changes occur only when a clock pulse occurs.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 285,
        "Question": "A register is a digital circuit used within the CPU to store one or more bits of data.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 286,
        "Question": "The operand ________ yields true if and only if both of its operands are true.\na. XOR\nb. OR\nc. AND\nd. NOT",
        "Choices": [],
        "Answer": "AND"
    },
    {
        "ID": 287,
        "Question": "The operation _________ yields true if either or both of its operands are true.\na. NOT\nb. AND\nc. NAND\nd. OR",
        "Choices": [],
        "Answer": "OR"
    },
    {
        "ID": 288,
        "Question": "The unary operation _________ inverts the value of its operand.\na. OR\nb. NOT\nc. NAND\nd. XOR",
        "Choices": [],
        "Answer": "NOT"
    },
    {
        "ID": 289,
        "Question": "A _______ is an electronic circuit that produces an output signal that is a simple Boolean operation on its input signals.\na. gate\nb. decoder\nc. counter\nd. flip-flop",
        "Choices": [],
        "Answer": "gate"
    },
    {
        "ID": 290,
        "Question": "Which of the following is a functionally complete set?\na. AND, NOT\nb. NOR\nc. AND, OR, NOT\nd. all of the above",
        "Choices": [],
        "Answer": "all of the above"
    },
    {
        "ID": 291,
        "Question": "For more than four variables an alternative approach is a tabular technique referred to as the _________ method.\na. DeMorgan\nb. Quine-McCluskey\nc. Karnaugh map\nd. Boole-Shannon",
        "Choices": [],
        "Answer": "Quine-McCluskey"
    },
    {
        "ID": 292,
        "Question": "________ are used in digital circuits to control signal and data routing.\na. Multiplexers\nb. Program counters\nc. Flip-flops\nd. Gates",
        "Choices": [],
        "Answer": "Multiplexers"
    },
    {
        "ID": 293,
        "Question": "________ is implemented with combinational circuits.\na. Nano memory\nb. Random access memory\nc. Read only memory\nd. No memory",
        "Choices": [],
        "Answer": "Read only memory"
    },
    {
        "ID": 294,
        "Question": "The ________ exists in one of two states and, in the absence of input, remains in that state.\na. assert\nb. complex PLD\nc. decoder\nd. flip-flop",
        "Choices": [],
        "Answer": "flip-flop"
    },
    {
        "ID": 295,
        "Question": "The ________ flip-flop has two inputs and all possible combinations of input values are valid.\na. J-K\nb. D\nc. S-R\nd. clocked S-R",
        "Choices": [],
        "Answer": "J-K"
    },
    {
        "ID": 296,
        "Question": "A _________ accepts and/or transfers information serially.\na. S-R latch\nb. shift register\nc. FPGA\nd. parallel register",
        "Choices": [],
        "Answer": "shift register"
    },
    {
        "ID": 297,
        "Question": "Counters can be designated as _________.\na. asynchronous\nb. synchronous\nc. both asynchronous and synchronous\nd. neither asynchronous or synchronous",
        "Choices": [],
        "Answer": "both asynchronous and synchronous"
    },
    {
        "ID": 298,
        "Question": "CPUs make use of _________ counters, in which all of the flip-flops of the counter change at the same time.\na. synchronous\nb. asynchronous\nc. clocked S-R\nd. timed ripple",
        "Choices": [],
        "Answer": "synchronous"
    },
    {
        "ID": 299,
        "Question": "The _________ table provides the value of the next output when the inputs and the present output are known, which is exactly the information needed to design the counter or any sequential circuit.\na. excitation\nb. Kenough\nc. J-K flip-flop\nd. FPGA",
        "Choices": [],
        "Answer": "excitation"
    },
    {
        "ID": 300,
        "Question": "A _________ is a PLD featuring a general structure that allows very high logic capacity and offers more narrow logic resources and a higher ration of flip-flops to logic resources than do CPLDs.\na. SPLD\nb. FPGA\nc. PAL\nd. PLA",
        "Choices": [],
        "Answer": "FPGA"
    },
    {
        "ID": 301,
        "Question": "One boundary where the computer designer and the computer programmer can view the same machine is the machine instruction set.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 302,
        "Question": "The operation to be performed is specified by a binary code known as the operation code.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 303,
        "Question": "The address of the next instruction to be fetched must be a real address, not a virtual address.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 304,
        "Question": "It has become common practice to use a symbolic representation of machine instructions.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 305,
        "Question": "A high-level language expresses operations in a basic form involving the movement of data to or from registers.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 306,
        "Question": "One of the traditional ways of describing processor architecture is in terms of the number of addresses contained in each instruction.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 307,
        "Question": "Memory references are faster than register references.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 308,
        "Question": "The instruction set is the programmer's means of controlling the processor.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 309,
        "Question": "Addresses are a form of data.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 310,
        "Question": "Not all machine languages include numeric data types.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 311,
        "Question": "ARM processors support data types of 8 (byte), 16 (halfword), and 32 (word) bits in length.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 312,
        "Question": "Most machines provide the basic arithmetic operations of add, subtract, multiply, and divide.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 313,
        "Question": "A branch can be either forward or backward.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 314,
        "Question": "Procedures do not allow programming tasks to be subdivided into smaller units.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 315,
        "Question": "The focus of MMX technology is multimedia programming.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 316,
        "Question": "The ________ specifies the operation to be performed.\na. source operand reference\nb. opcode\nc. next instruction reference\nd. processor register",
        "Choices": [],
        "Answer": "opcode"
    },
    {
        "ID": 317,
        "Question": "A(n) _________ expresses operations in a concise algebraic form using variables.\na. opcode\nb. high-level language\nc. machine language\nd. register",
        "Choices": [],
        "Answer": "high-level language"
    },
    {
        "ID": 318,
        "Question": "There must be ________ instructions for moving data between memory and the registers.\na. branch\nb. logic\nc. memory\nd. I/O",
        "Choices": [],
        "Answer": "memory"
    },
    {
        "ID": 319,
        "Question": "________ instructions operate on the bits of a word as bits rather than as numbers, providing capabilities for processing any other type of data the user may wish to employ.\na. Logic\nb. Arithmetic\nc. Memory\nd. Test",
        "Choices": [],
        "Answer": "Logic"
    },
    {
        "ID": 320,
        "Question": "_________ instructions provide computational capabilities for processing number data.\na. Boolean\nb. Logic\nc. Memory\nd. Arithmetic",
        "Choices": [],
        "Answer": "Arithmetic"
    },
    {
        "ID": 321,
        "Question": "_______ instructions are needed to transfer programs and data into memory and the results of computations back out to the user.\na. I/O\nb. Transfer\nc. Control\nd. Branch",
        "Choices": [],
        "Answer": "I/O"
    },
    {
        "ID": 322,
        "Question": "The x86 data type that is a signed binary value contained in a byte, word, or doubleword, using twos complement representation is _________.\na. general\nb. ordinal\nc. integer\nd. packed BCD",
        "Choices": [],
        "Answer": "integer"
    },
    {
        "ID": 323,
        "Question": "The most fundamental type of machine instruction is the _________ instruction.\na. conversion\nb. data transfer\nc. arithmetic\nd. logical",
        "Choices": [],
        "Answer": "data transfer"
    },
    {
        "ID": 324,
        "Question": "The _________ instruction includes an implied address.\na. skip\nb. rotate\nc. stack\nd. push",
        "Choices": [],
        "Answer": "skip"
    },
    {
        "ID": 325,
        "Question": "Which of the following is a true statement?\na. a procedure can be called from more than one location\nb. a procedure call can appear in a procedure\nc. each procedure call is matched by a return in the called program\nd. all of the above",
        "Choices": [],
        "Answer": "all of the above"
    },
    {
        "ID": 326,
        "Question": "The entire set of parameters, including return address, which is stored for a procedure invocation is referred to as a _________.\na. branch\nb. stack frame\nc. pop\nd. push",
        "Choices": [],
        "Answer": "stack frame"
    },
    {
        "ID": 327,
        "Question": "Which ARM operation category includes logical instructions (AND, OR, XOR), add and subtract instructions, and test and compare instructions?\na. data-processing instructions\nb. branch instructions\nc. load and store instructions\nd. extend instructions",
        "Choices": [],
        "Answer": "data-processing instructions"
    },
    {
        "ID": 328,
        "Question": "In the ARM architecture only _________ instructions access memory locations.\na. data processing\nb. status register access\nc. load and store\nd. branch",
        "Choices": [],
        "Answer": "load and store"
    },
    {
        "ID": 329,
        "Question": "Which data type is defined in MMX?\na. packed byte\nb. packed word\nc. packed doubleword\nd. all of the above",
        "Choices": [],
        "Answer": "all of the above"
    },
    {
        "ID": 330,
        "Question": "A branch instruction in which the branch is always taken is _________.\na. conditional branch\nb. unconditional branch\nc. jump\nd. bi-endian",
        "Choices": [],
        "Answer": "unconditional branch"
    },
    {
        "ID": 331,
        "Question": "The value of the mode field determines which addressing mode is to be used.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 332,
        "Question": "In a system without virtual memory, the effective address is a virtual address or a register.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 333,
        "Question": "The disadvantage of immediate addressing is that the size of the number is restricted to the size of the address field.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 334,
        "Question": "With direct addressing, the length of the address field is usually less than the word length, thus limiting the address range.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 335,
        "Question": "Register addressing is similar to direct addressing with the only difference being that the address field refers to a register rather than a main memory address.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 336,
        "Question": "Register indirect addressing uses the same number of memory references as indirect addressing.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 337,
        "Question": "Three of the most common uses of stack addressing are relative addressing, base-register addressing, and indexing.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 338,
        "Question": "The method of calculating the EA is the same for both base-register addressing and indexing.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 339,
        "Question": "Typically an instruction set will include both preindexing and postindexing.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 340,
        "Question": "The x86 is equipped with a variety of addressing modes intended to allow the efficient execution of high-level languages.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 341,
        "Question": "The base with index and displacement mode sums the contents of the base register, the index register, and a displacement to form the effective address.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 342,
        "Question": "The memory transfer rate has not kept up with increases in processor speed.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 343,
        "Question": "For addresses that reference memory the range of addresses that can be referenced is not related to the number of address bits.\na. True\nb. False",
        "Choices": [],
        "Answer": "False"
    },
    {
        "ID": 344,
        "Question": "The principal price to pay for variable-length instructions is an increase in the complexity of the processor.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 345,
        "Question": "One advantage of linking the addressing mode to the operand rather than the opcode is that any addressing mode can be used with any opcode.\na. True\nb. False",
        "Choices": [],
        "Answer": "True"
    },
    {
        "ID": 346,
        "Question": "The advantage of __________ is that no memory reference other than the instruction fetch is required to obtain the operand.\na. direct addressing\nb. immediate addressing\nc. register addressing\nd. stack addressing",
        "Choices": [],
        "Answer": "immediate addressing"
    },
    {
        "ID": 347,
        "Question": "The principal advantage of ___________ addressing is that it is a very simple form of addressing.\na. displacement\nb. register\nc. stack\nd. direct",
        "Choices": [],
        "Answer": "direct"
    },
    {
        "ID": 348,
        "Question": "__________ has the advantage of large address space, however it has the disadvantage of multiple memory references.\na. Indirect addressing\nb. Direct addressing\nc. Immediate addressing\nd. Stack addressing",
        "Choices": [],
        "Answer": "Indirect addressing"
    },
    {
        "ID": 349,
        "Question": "The advantages of _________ addressing are that only a small address field is needed in the instruction and no time-consuming memory references are required.\na. direct\nb. indirect\nc. register\nd. displacement",
        "Choices": [],
        "Answer": "register"
    }
]