

================================================================
== Vitis HLS Report for 'decode_block_1_Pipeline_VITIS_LOOP_360_1'
================================================================
* Date:           Tue Jun 18 12:24:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.691 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      194|      194|  0.970 us|  0.970 us|  194|  194|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_360_1  |      192|      192|         3|          3|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      77|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      75|    -|
|Register             |        -|     -|       29|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       29|     152|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln360_fu_93_p2    |         +|   0|  0|  14|           7|           1|
    |mptr_fu_111_p2        |         +|   0|  0|  17|          10|          10|
    |icmp_ln360_fu_87_p2   |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln363_fu_150_p2  |      icmp|   0|  0|  31|          24|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  77|          48|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |IDCTBuff_address0            |  14|          3|    9|         27|
    |IDCTBuff_d0                  |  14|          3|   32|         96|
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx36_load  |   9|          2|    7|         14|
    |idx36_fu_54                  |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  75|         16|   57|        157|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |IDCTBuff_addr_reg_176  |  8|   0|    9|          1|
    |add_ln360_reg_171      |  7|   0|    7|          0|
    |ap_CS_fsm              |  3|   0|    3|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |icmp_ln360_reg_167     |  1|   0|    1|          0|
    |icmp_ln363_reg_185     |  1|   0|    1|          0|
    |idx36_fu_54            |  7|   0|    7|          0|
    |tmp_reg_181            |  1|   0|    1|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 29|   0|   30|          1|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_360_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_360_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_360_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_360_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_360_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_360_1|  return value|
|out_buf            |   in|   10|     ap_none|                                   out_buf|        scalar|
|IDCTBuff_address0  |  out|    9|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_ce0       |  out|    1|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_we0       |  out|    1|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_d0        |  out|   32|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_q0        |   in|   32|   ap_memory|                                  IDCTBuff|         array|
+-------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx36 = alloca i32 1"   --->   Operation 6 'alloca' 'idx36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_buf_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %out_buf"   --->   Operation 7 'read' 'out_buf_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %idx36"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i20"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx36_load = load i7 %idx36" [benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 10 'load' 'idx36_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.85ns)   --->   "%icmp_ln360 = icmp_eq  i7 %idx36_load, i7 64" [benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 11 'icmp' 'icmp_ln360' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%add_ln360 = add i7 %idx36_load, i7 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 13 'add' 'add_ln360' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln360 = br i1 %icmp_ln360, void %for.body.i, void %BoundIDctMatrix.exit.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 14 'br' 'br_ln360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %idx36_load, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:359->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln359 = zext i9 %shl_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:359->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 16 'zext' 'zext_ln359' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.93ns)   --->   "%mptr = add i10 %zext_ln359, i10 %out_buf_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:359->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 17 'add' 'mptr' <Predicate = (!icmp_ln360)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %mptr, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 18 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln361 = zext i8 %lshr_ln6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 19 'zext' 'zext_ln361' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%IDCTBuff_addr = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln361" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 20 'getelementptr' 'IDCTBuff_addr' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%IDCTBuff_load = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 21 'load' 'IDCTBuff_load' <Predicate = (!icmp_ln360)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln360)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln361 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 22 'specpipeline' 'specpipeline_ln361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln360 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 23 'specloopname' 'specloopname_ln360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (1.29ns)   --->   "%IDCTBuff_load = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 24 'load' 'IDCTBuff_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %IDCTBuff_load, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln361 = br i1 %tmp, void %if.else.i22, void %if.then.i21" [benchmarks/chstone/jpeg/src/jpeg_decode.c:361->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 26 'br' 'br_ln361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %IDCTBuff_load, i32 8, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:363->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 27 'partselect' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.13ns)   --->   "%icmp_ln363 = icmp_sgt  i24 %tmp_4, i24 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:363->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 28 'icmp' 'icmp_ln363' <Predicate = (!tmp)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln363 = br i1 %icmp_ln363, void %if.end.i23, void %if.then3.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:363->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 29 'br' 'br_ln363' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln362 = store i32 0, i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:362->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 30 'store' 'store_ln362' <Predicate = (tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln363 = br void %for.inc.i25" [benchmarks/chstone/jpeg/src/jpeg_decode.c:363->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 31 'br' 'br_ln363' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln364 = store i32 255, i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:364->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 32 'store' 'store_ln364' <Predicate = (!icmp_ln360 & !tmp & icmp_ln363)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln365 = br void %if.end.i23" [benchmarks/chstone/jpeg/src/jpeg_decode.c:365->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 33 'br' 'br_ln365' <Predicate = (!icmp_ln360 & !tmp & icmp_ln363)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i25"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!icmp_ln360 & !tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln360 = store i7 %add_ln360, i7 %idx36" [benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 35 'store' 'store_ln360' <Predicate = (!icmp_ln360)> <Delay = 0.46>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln360 = br void %for.cond.i20" [benchmarks/chstone/jpeg/src/jpeg_decode.c:360->benchmarks/chstone/jpeg/src/jpeg_decode.c:785]   --->   Operation 36 'br' 'br_ln360' <Predicate = (!icmp_ln360)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_buf]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IDCTBuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx36                 (alloca           ) [ 0111]
out_buf_read          (read             ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
idx36_load            (load             ) [ 0000]
icmp_ln360            (icmp             ) [ 0111]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
add_ln360             (add              ) [ 0011]
br_ln360              (br               ) [ 0000]
shl_ln                (bitconcatenate   ) [ 0000]
zext_ln359            (zext             ) [ 0000]
mptr                  (add              ) [ 0000]
lshr_ln6              (partselect       ) [ 0000]
zext_ln361            (zext             ) [ 0000]
IDCTBuff_addr         (getelementptr    ) [ 0011]
specpipeline_ln361    (specpipeline     ) [ 0000]
specloopname_ln360    (specloopname     ) [ 0000]
IDCTBuff_load         (load             ) [ 0000]
tmp                   (bitselect        ) [ 0011]
br_ln361              (br               ) [ 0000]
tmp_4                 (partselect       ) [ 0000]
icmp_ln363            (icmp             ) [ 0001]
br_ln363              (br               ) [ 0000]
store_ln362           (store            ) [ 0000]
br_ln363              (br               ) [ 0000]
store_ln364           (store            ) [ 0000]
br_ln365              (br               ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln360           (store            ) [ 0000]
br_ln360              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IDCTBuff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDCTBuff"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="idx36_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx36/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="out_buf_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="10" slack="0"/>
<pin id="61" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_buf_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="IDCTBuff_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IDCTBuff_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="9" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="IDCTBuff_load/1 store_ln362/2 store_ln364/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="7" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="idx36_load_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx36_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln360_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="7" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln360/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="add_ln360_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln360/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="shl_ln_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="0"/>
<pin id="101" dir="0" index="1" bw="7" slack="0"/>
<pin id="102" dir="0" index="2" bw="1" slack="0"/>
<pin id="103" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln359_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln359/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="mptr_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="0" index="1" bw="10" slack="0"/>
<pin id="114" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mptr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="lshr_ln6_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="10" slack="0"/>
<pin id="120" dir="0" index="2" bw="3" slack="0"/>
<pin id="121" dir="0" index="3" bw="5" slack="0"/>
<pin id="122" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln361_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln361/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_4_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln363_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="0"/>
<pin id="152" dir="0" index="1" bw="24" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln363/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln360_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="2"/>
<pin id="158" dir="0" index="1" bw="7" slack="2"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln360/3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="idx36_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="idx36 "/>
</bind>
</comp>

<comp id="167" class="1005" name="icmp_ln360_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="2"/>
<pin id="169" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln360 "/>
</bind>
</comp>

<comp id="171" class="1005" name="add_ln360_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="2"/>
<pin id="173" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln360 "/>
</bind>
</comp>

<comp id="176" class="1005" name="IDCTBuff_addr_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="1"/>
<pin id="178" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="IDCTBuff_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="185" class="1005" name="icmp_ln363_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln363 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="52" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="84" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="84" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="58" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="111" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="130"><net_src comp="117" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="71" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="71" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="154"><net_src comp="140" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="50" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="163"><net_src comp="54" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="170"><net_src comp="87" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="93" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="179"><net_src comp="64" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="184"><net_src comp="132" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="150" pin="2"/><net_sink comp="185" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: IDCTBuff | {2 3 }
 - Input state : 
	Port: decode_block.1_Pipeline_VITIS_LOOP_360_1 : out_buf | {1 }
	Port: decode_block.1_Pipeline_VITIS_LOOP_360_1 : IDCTBuff | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		idx36_load : 1
		icmp_ln360 : 2
		add_ln360 : 2
		br_ln360 : 3
		shl_ln : 2
		zext_ln359 : 3
		mptr : 4
		lshr_ln6 : 5
		zext_ln361 : 6
		IDCTBuff_addr : 7
		IDCTBuff_load : 8
	State 2
		tmp : 1
		br_ln361 : 2
		tmp_4 : 1
		icmp_ln363 : 2
		br_ln363 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln360_fu_87    |    0    |    14   |
|          |    icmp_ln363_fu_150    |    0    |    31   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln360_fu_93     |    0    |    14   |
|          |       mptr_fu_111       |    0    |    17   |
|----------|-------------------------|---------|---------|
|   read   | out_buf_read_read_fu_58 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_99      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln359_fu_107    |    0    |    0    |
|          |    zext_ln361_fu_127    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     lshr_ln6_fu_117     |    0    |    0    |
|          |       tmp_4_fu_140      |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|        tmp_fu_132       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    76   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|IDCTBuff_addr_reg_176|    9   |
|  add_ln360_reg_171  |    7   |
|  icmp_ln360_reg_167 |    1   |
|  icmp_ln363_reg_185 |    1   |
|    idx36_reg_160    |    7   |
|     tmp_reg_181     |    1   |
+---------------------+--------+
|        Total        |   26   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_71 |  p1  |   2  |  32  |   64   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   82   ||   0.92  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   76   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   26   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   26   |   85   |
+-----------+--------+--------+--------+
