
*** Running vivado
    with args -log design_1_multip_2num_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_multip_2num_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_multip_2num_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/course-lab_1/hls_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_multip_2num_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1764585
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:01:18 . Memory (MB): peak = 2897.145 ; gain = 0.000 ; free physical = 2087 ; free virtual = 2639
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_multip_2num_0_0' [/home/ubuntu/course-lab_1/vivado_test/vivado_test.gen/sources_1/bd/design_1/ip/design_1_multip_2num_0_0/synth/design_1_multip_2num_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'multip_2num' [/home/ubuntu/course-lab_1/vivado_test/vivado_test.gen/sources_1/bd/design_1/ipshared/7901/hdl/verilog/multip_2num.v:10]
INFO: [Synth 8-6157] synthesizing module 'multip_2num_control_s_axi' [/home/ubuntu/course-lab_1/vivado_test/vivado_test.gen/sources_1/bd/design_1/ipshared/7901/hdl/verilog/multip_2num_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/course-lab_1/vivado_test/vivado_test.gen/sources_1/bd/design_1/ipshared/7901/hdl/verilog/multip_2num_control_s_axi.v:180]
INFO: [Synth 8-6155] done synthesizing module 'multip_2num_control_s_axi' (0#1) [/home/ubuntu/course-lab_1/vivado_test/vivado_test.gen/sources_1/bd/design_1/ipshared/7901/hdl/verilog/multip_2num_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'multip_2num_mul_32s_32s_32_2_1' [/home/ubuntu/course-lab_1/vivado_test/vivado_test.gen/sources_1/bd/design_1/ipshared/7901/hdl/verilog/multip_2num_mul_32s_32s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'multip_2num_mul_32s_32s_32_2_1' (0#1) [/home/ubuntu/course-lab_1/vivado_test/vivado_test.gen/sources_1/bd/design_1/ipshared/7901/hdl/verilog/multip_2num_mul_32s_32s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'multip_2num' (0#1) [/home/ubuntu/course-lab_1/vivado_test/vivado_test.gen/sources_1/bd/design_1/ipshared/7901/hdl/verilog/multip_2num.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_multip_2num_0_0' (0#1) [/home/ubuntu/course-lab_1/vivado_test/vivado_test.gen/sources_1/bd/design_1/ip/design_1_multip_2num_0_0/synth/design_1_multip_2num_0_0.v:53]
WARNING: [Synth 8-7129] Port reset in module multip_2num_mul_32s_32s_32_2_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:01:20 . Memory (MB): peak = 2897.145 ; gain = 0.000 ; free physical = 502 ; free virtual = 1624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:01:20 . Memory (MB): peak = 2897.145 ; gain = 0.000 ; free physical = 502 ; free virtual = 1625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:01:20 . Memory (MB): peak = 2897.145 ; gain = 0.000 ; free physical = 502 ; free virtual = 1625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.145 ; gain = 0.000 ; free physical = 501 ; free virtual = 1630
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/course-lab_1/vivado_test/vivado_test.gen/sources_1/bd/design_1/ip/design_1_multip_2num_0_0/constraints/multip_2num_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ubuntu/course-lab_1/vivado_test/vivado_test.gen/sources_1/bd/design_1/ip/design_1_multip_2num_0_0/constraints/multip_2num_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ubuntu/course-lab_1/vivado_test/vivado_test.runs/design_1_multip_2num_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ubuntu/course-lab_1/vivado_test/vivado_test.runs/design_1_multip_2num_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2913.152 ; gain = 0.000 ; free physical = 1251 ; free virtual = 2446
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2913.152 ; gain = 0.000 ; free physical = 1263 ; free virtual = 2464
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:01:26 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1268 ; free virtual = 2485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:01:26 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1268 ; free virtual = 2485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ubuntu/course-lab_1/vivado_test/vivado_test.runs/design_1_multip_2num_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:01:26 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1268 ; free virtual = 2485
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'multip_2num_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'multip_2num_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'multip_2num_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'multip_2num_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:01:26 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1268 ; free virtual = 2488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U1/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U1/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/dout_reg.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[47]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[46]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[45]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[44]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[43]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[42]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[41]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[40]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[39]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[38]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[37]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[36]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[35]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[34]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[33]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[32]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[31]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[30]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[29]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[28]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[27]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[26]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[25]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[24]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[23]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[22]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[21]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[20]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[19]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[18]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[17]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[16]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[15]) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[47]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[46]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[45]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[44]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[43]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[42]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[41]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[40]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[39]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[38]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[37]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[36]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[35]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[34]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[33]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[32]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[31]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[30]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[29]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[28]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[27]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[26]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[25]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[24]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[23]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[22]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[21]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[20]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[19]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[18]__0) is unused and will be removed from module multip_2num.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/dout_reg[17]__0) is unused and will be removed from module multip_2num.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:01:27 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1230 ; free virtual = 2460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multip_2num | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multip_2num | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multip_2num | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multip_2num | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:01:30 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1099 ; free virtual = 2340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:01:31 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1099 ; free virtual = 2340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:01:31 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1084 ; free virtual = 2326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1085 ; free virtual = 2335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1085 ; free virtual = 2335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1085 ; free virtual = 2336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1085 ; free virtual = 2336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1085 ; free virtual = 2336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1085 ; free virtual = 2336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multip_2num | (A'*B')'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|multip_2num | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multip_2num | (PCIN>>17+A'*B')' | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     4|
|2     |DSP48E1 |     3|
|4     |LUT1    |     1|
|5     |LUT2    |    17|
|6     |LUT3    |    67|
|7     |LUT4    |     5|
|8     |LUT5    |     2|
|9     |LUT6    |    66|
|10    |FDRE    |   192|
|11    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2913.152 ; gain = 16.008 ; free physical = 1085 ; free virtual = 2336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:01:30 . Memory (MB): peak = 2913.152 ; gain = 0.000 ; free physical = 1150 ; free virtual = 2401
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:01:33 . Memory (MB): peak = 2913.160 ; gain = 16.008 ; free physical = 1150 ; free virtual = 2401
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2913.160 ; gain = 0.000 ; free physical = 1142 ; free virtual = 2398
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2913.160 ; gain = 0.000 ; free physical = 1190 ; free virtual = 2448
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cc3f049b
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:01:40 . Memory (MB): peak = 2913.160 ; gain = 16.016 ; free physical = 1386 ; free virtual = 2645
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/course-lab_1/vivado_test/vivado_test.runs/design_1_multip_2num_0_0_synth_1/design_1_multip_2num_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_multip_2num_0_0, cache-ID = f9e70009b8cff8f1
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/course-lab_1/vivado_test/vivado_test.runs/design_1_multip_2num_0_0_synth_1/design_1_multip_2num_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_multip_2num_0_0_utilization_synth.rpt -pb design_1_multip_2num_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 12:47:37 2023...
