{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566936874010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566936874011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 17:14:33 2019 " "Processing started: Tue Aug 27 17:14:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566936874011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936874011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AOC_AllanPortes -c AOC_AllanPortes " "Command: quartus_map --read_settings_files=on --write_settings_files=off AOC_AllanPortes -c AOC_AllanPortes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936874011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566936874279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566936874279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885049 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Program_Counter.v(11) " "Verilog HDL information at Program_Counter.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Program_Counter.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Program_Counter.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1566936885050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Program_Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file Program_Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Program_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryInstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryInstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInstruction " "Found entity 1: MemoryInstruction" {  } { { "MemoryInstruction.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/MemoryInstruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegBank.v 1 1 " "Found 1 design units, including 1 entities, in source file RegBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegBank " "Found entity 1: RegBank" {  } { { "RegBank.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/RegBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BitExtender.v 1 1 " "Found 1 design units, including 1 entities, in source file BitExtender.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitExtender " "Found entity 1: BitExtender" {  } { { "BitExtender.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/BitExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BigMux.v 1 1 " "Found 1 design units, including 1 entities, in source file BigMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BigMux " "Found entity 1: BigMux" {  } { { "BigMux.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/BigMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxBank1.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxBank1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxBank1 " "Found entity 1: MuxBank1" {  } { { "MuxBank1.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/MuxBank1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxULA.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxULA " "Found entity 1: MuxULA" {  } { { "MuxULA.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/MuxULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxDataMem.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxDataMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxDataMem " "Found entity 1: MuxDataMem" {  } { { "MuxDataMem.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/MuxDataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxBitExtender.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxBitExtender.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxBitExtender " "Found entity 1: MuxBitExtender" {  } { { "MuxBitExtender.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/MuxBitExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_Module/Conversor_BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file IO_Module/Conversor_BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 Conversor_BCD " "Found entity 1: Conversor_BCD" {  } { { "IO_Module/Conversor_BCD.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/IO_Module/Conversor_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "inputcontrol inputControl Processador.v(66) " "Verilog HDL Declaration information at Processador.v(66): object \"inputcontrol\" differs only in case from object \"inputControl\" in the same scope" {  } { { "Processador.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566936885058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processador.v 1 1 " "Found 1 design units, including 1 entities, in source file Processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BitExtender26.v 1 1 " "Found 1 design units, including 1 entities, in source file BitExtender26.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitExtender26 " "Found entity 1: BitExtender26" {  } { { "BitExtender26.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/BitExtender26.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885059 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "/Documents/ProcessadorSEM.v " "Can't analyze file -- file /Documents/ProcessadorSEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1566936885059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_Module/InOut_Module.v 1 1 " "Found 1 design units, including 1 entities, in source file IO_Module/InOut_Module.v" { { "Info" "ISGN_ENTITY_NAME" "1 InOut_Module " "Found entity 1: InOut_Module" {  } { { "IO_Module/InOut_Module.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/IO_Module/InOut_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_Module/Display.v 1 1 " "Found 1 design units, including 1 entities, in source file IO_Module/Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "IO_Module/Display.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/IO_Module/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_Module/MUXInput.v 1 1 " "Found 1 design units, including 1 entities, in source file IO_Module/MUXInput.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXInput " "Found entity 1: MUXInput" {  } { { "IO_Module/MUXInput.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/IO_Module/MUXInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Deboucer.v 1 1 " "Found 1 design units, including 1 entities, in source file Deboucer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce_v " "Found entity 1: DeBounce_v" {  } { { "Deboucer.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Deboucer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file Temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "Temporizador.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxInput.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxInput.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxInput " "Found entity 1: MuxInput" {  } { { "MuxInput.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/MuxInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936885063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936885063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566936885121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Processador.v(144) " "Verilog HDL assignment warning at Processador.v(144): truncated value with size 32 to match size of target (1)" {  } { { "Processador.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1566936885123 "|Processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador Temporizador:Temp " "Elaborating entity \"Temporizador\" for hierarchy \"Temporizador:Temp\"" {  } { { "Processador.v" "Temp" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:PC " "Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:PC\"" {  } { { "Processador.v" "PC" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885125 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Program_Counter.v(26) " "Verilog HDL assignment warning at Program_Counter.v(26): truncated value with size 32 to match size of target (10)" {  } { { "Program_Counter.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Program_Counter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1566936885126 "|Processador|Program_Counter:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInstruction MemoryInstruction:InstrMem " "Elaborating entity \"MemoryInstruction\" for hierarchy \"MemoryInstruction:InstrMem\"" {  } { { "Processador.v" "InstrMem" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885126 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[68\] 0 MemoryInstruction.v(6) " "Net \"mem\[68\]\" at MemoryInstruction.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "MemoryInstruction.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/MemoryInstruction.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566936885145 "|Processador|MemoryInstruction:InstrMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxBank1 MuxBank1:MuxBR " "Elaborating entity \"MuxBank1\" for hierarchy \"MuxBank1:MuxBR\"" {  } { { "Processador.v" "MuxBR" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitExtender BitExtender:BitExtender32 " "Elaborating entity \"BitExtender\" for hierarchy \"BitExtender:BitExtender32\"" {  } { { "Processador.v" "BitExtender32" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBank RegBank:RegBank " "Elaborating entity \"RegBank\" for hierarchy \"RegBank:RegBank\"" {  } { { "Processador.v" "RegBank" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:UC " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:UC\"" {  } { { "Processador.v" "UC" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitExtender26 BitExtender26:BitExtender26 " "Elaborating entity \"BitExtender26\" for hierarchy \"BitExtender26:BitExtender26\"" {  } { { "Processador.v" "BitExtender26" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxULA MuxULA:MUXULA " "Elaborating entity \"MuxULA\" for hierarchy \"MuxULA:MUXULA\"" {  } { { "Processador.v" "MUXULA" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "Processador.v" "ULA" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DataMemory\"" {  } { { "Processador.v" "DataMemory" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxDataMem MuxDataMem:MUXDM " "Elaborating entity \"MuxDataMem\" for hierarchy \"MuxDataMem:MUXDM\"" {  } { { "Processador.v" "MUXDM" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BigMux BigMux:BIGMUX " "Elaborating entity \"BigMux\" for hierarchy \"BigMux:BIGMUX\"" {  } { { "Processador.v" "BIGMUX" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor_BCD Conversor_BCD:PC_IOModule " "Elaborating entity \"Conversor_BCD\" for hierarchy \"Conversor_BCD:PC_IOModule\"" {  } { { "Processador.v" "PC_IOModule" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InOut_Module InOut_Module:InOut_PC " "Elaborating entity \"InOut_Module\" for hierarchy \"InOut_Module:InOut_PC\"" {  } { { "Processador.v" "InOut_PC" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display InOut_Module:InOut_PC\|Display:cent " "Elaborating entity \"Display\" for hierarchy \"InOut_Module:InOut_PC\|Display:cent\"" {  } { { "IO_Module/InOut_Module.v" "cent" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/IO_Module/InOut_Module.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936885260 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[31\] " "Net \"addressOut\[31\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[31\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[30\] " "Net \"addressOut\[30\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[30\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[29\] " "Net \"addressOut\[29\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[29\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[28\] " "Net \"addressOut\[28\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[28\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[27\] " "Net \"addressOut\[27\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[27\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[26\] " "Net \"addressOut\[26\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[26\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[25\] " "Net \"addressOut\[25\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[25\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[24\] " "Net \"addressOut\[24\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[24\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[23\] " "Net \"addressOut\[23\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[23\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[22\] " "Net \"addressOut\[22\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[22\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[21\] " "Net \"addressOut\[21\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[21\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[20\] " "Net \"addressOut\[20\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[20\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[19\] " "Net \"addressOut\[19\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[19\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[18\] " "Net \"addressOut\[18\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[18\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[17\] " "Net \"addressOut\[17\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[17\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[16\] " "Net \"addressOut\[16\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[16\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[15\] " "Net \"addressOut\[15\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[15\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[14\] " "Net \"addressOut\[14\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[14\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[13\] " "Net \"addressOut\[13\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[13\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[12\] " "Net \"addressOut\[12\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[12\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[11\] " "Net \"addressOut\[11\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[11\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[10\] " "Net \"addressOut\[10\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[10\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885521 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1566936885521 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[31\] " "Net \"addressOut\[31\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[31\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[30\] " "Net \"addressOut\[30\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[30\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[29\] " "Net \"addressOut\[29\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[29\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[28\] " "Net \"addressOut\[28\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[28\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[27\] " "Net \"addressOut\[27\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[27\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[26\] " "Net \"addressOut\[26\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[26\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[25\] " "Net \"addressOut\[25\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[25\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[24\] " "Net \"addressOut\[24\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[24\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[23\] " "Net \"addressOut\[23\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[23\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[22\] " "Net \"addressOut\[22\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[22\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[21\] " "Net \"addressOut\[21\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[21\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[20\] " "Net \"addressOut\[20\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[20\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[19\] " "Net \"addressOut\[19\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[19\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[18\] " "Net \"addressOut\[18\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[18\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[17\] " "Net \"addressOut\[17\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[17\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[16\] " "Net \"addressOut\[16\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[16\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[15\] " "Net \"addressOut\[15\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[15\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[14\] " "Net \"addressOut\[14\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[14\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[13\] " "Net \"addressOut\[13\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[13\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[12\] " "Net \"addressOut\[12\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[12\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[11\] " "Net \"addressOut\[11\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[11\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addressOut\[10\] " "Net \"addressOut\[10\]\" is missing source, defaulting to GND" {  } { { "Processador.v" "addressOut\[10\]" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1566936885522 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1566936885522 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DataMemory:DataMemory\|Out " "RAM logic \"DataMemory:DataMemory\|Out\" is uninferred due to asynchronous read logic" {  } { { "DataMemory.v" "Out" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/DataMemory.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1566936890490 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1566936890490 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:ULA\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:ULA\|Mod0\"" {  } { { "ULA.v" "Mod0" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/ULA.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1566936894232 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA:ULA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA:ULA\|Mult0\"" {  } { { "ULA.v" "Mult0" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/ULA.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1566936894232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:ULA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:ULA\|Div0\"" {  } { { "ULA.v" "Div0" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/ULA.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1566936894232 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1566936894232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ULA\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ULA:ULA\|lpm_divide:Mod0\"" {  } { { "ULA.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/ULA.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936894281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ULA\|lpm_divide:Mod0 " "Instantiated megafunction \"ULA:ULA\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894281 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/ULA.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566936894281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936894321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936894321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936894325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936894325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936894391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936894391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936894451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936894451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936894490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936894490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ULA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ULA:ULA\|lpm_mult:Mult0\"" {  } { { "ULA.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/ULA.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936894504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ULA\|lpm_mult:Mult0 " "Instantiated megafunction \"ULA:ULA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894505 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/ULA.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566936894505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936894544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936894544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ULA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULA:ULA\|lpm_divide:Div0\"" {  } { { "ULA.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/ULA.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936894548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ULA\|lpm_divide:Div0 " "Instantiated megafunction \"ULA:ULA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566936894548 ""}  } { { "ULA.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/ULA.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566936894548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936894588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936894588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936894591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936894591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936894610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936894610 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1566936897604 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dezena_regOUT\[5\] GND " "Pin \"dezena_regOUT\[5\]\" is stuck at GND" {  } { { "Processador.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566936905462 "|Processador|dezena_regOUT[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1566936905462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1566936905877 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1566936916817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/Downloads/AOC_AllanPortes/output_files/AOC_AllanPortes.map.smsg " "Generated suppressed messages file /home-local/aluno/Downloads/AOC_AllanPortes/output_files/AOC_AllanPortes.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936917075 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566936917691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936917691 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10967 " "Implemented 10967 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566936918469 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566936918469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10904 " "Implemented 10904 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566936918469 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1566936918469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566936918469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1061 " "Peak virtual memory: 1061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566936918489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 17:15:18 2019 " "Processing ended: Tue Aug 27 17:15:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566936918489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566936918489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566936918489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936918489 ""}
