Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default
-toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@cselm.ucsd.edu'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@cselm.ucsd.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/UCSD/Capstone/Development_Files/QPSK_Radio_Kinect_Simulink/tx_system/system/s
ystem.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\syste
   m\system.mhs line 104 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\syste
   m\system.mhs line 112 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\syste
   m\system.mhs line 281 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\syste
   m\system.mhs line 307 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\syste
   m\system.mhs line 104 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\syste
   m\system.mhs line 112 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\syste
   m\system.mhs line 281 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\syste
   m\system.mhs line 307 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x50000000-0x50000fff) xillybus_0	axi4lite_0
  (0x50001000-0x50001fff) xillyvga_0	axi4lite_0
  (0x50002000-0x50002fff) xillybus_lite_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR:
   processing_system7_0_FCLK_RESET0_N - floating connection -
   C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\syste
   m\system.mhs line 217 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK0_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 344 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:xillybus_lite INSTANCE:xillybus_lite_0 -
C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\system\s
ystem.mhs line 314 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 -
C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\system\s
ystem.mhs line 104 - Running XST synthesis
INSTANCE:processing_system7_0 -
C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\system\s
ystem.mhs line 112 - Running XST synthesis
INSTANCE:xillybus_0 -
C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\system\s
ystem.mhs line 220 - Running XST synthesis
INSTANCE:axi_interconnect_0 -
C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\system\s
ystem.mhs line 281 - Running XST synthesis
INSTANCE:xillyvga_0 -
C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\system\s
ystem.mhs line 288 - Running XST synthesis
INSTANCE:axi_interconnect_1 -
C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\system\s
ystem.mhs line 307 - Running XST synthesis
INSTANCE:xillybus_lite_0 -
C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\system\s
ystem.mhs line 314 - Running XST synthesis

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\system\s
ystem.mhs line 104 - Running NGCBUILD
IPNAME:system_axi_interconnect_0_wrapper INSTANCE:axi_interconnect_0 -
C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\system\s
ystem.mhs line 281 - Running NGCBUILD
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\system\s
ystem.mhs line 307 - Running NGCBUILD
IPNAME:system_xillybus_lite_0_wrapper INSTANCE:xillybus_lite_0 -
C:\UCSD\Capstone\Development_Files\QPSK_Radio_Kinect_Simulink\tx_system\system\s
ystem.mhs line 314 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 345.00 seconds
