Release 6.1i - xst G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: seg_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : seg_display.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : seg_display
Output Format                      : NGC
Target Device                      : xc2s150-5-pq208

---- Source Options
Top Module Name                    : seg_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : seg_display.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================

WARNING:Xst:1885 - LSO file is empty, default list of libraries is used

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "seg_display.v"
Module <seg_display> compiled
No errors in compilation
Analysis of file <seg_display.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <seg_display>.
Module <seg_display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_display>.
    Related source file is seg_display.v.
WARNING:Xst:1780 - Signal <count_div_1Hz> is never used or assigned.
WARNING:Xst:1780 - Signal <clk_1Hz> is never used or assigned.
    Found 16x8-bit ROM for signal <$n0009>.
    Found 1-bit register for signal <LED_dot>.
    Found 1-bit register for signal <LED_a>.
    Found 1-bit register for signal <LED_b>.
    Found 1-bit register for signal <LED_c>.
    Found 1-bit register for signal <LED_d>.
    Found 1-bit register for signal <LED_e>.
    Found 1-bit register for signal <LED_f>.
    Found 1-bit register for signal <LED_g>.
    Found 4-bit up counter for signal <address_generator>.
    Found 24-bit up counter for signal <delay_counter>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <seg_display> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x8-bit ROM                     : 1
# Registers                        : 8
  1-bit register                   : 8
# Counters                         : 2
  24-bit up counter                : 1
  4-bit up counter                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <seg_display> ...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block seg_display, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : seg_display.ngr
Top Level Output File Name         : seg_display
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 18

Macro Statistics :
# ROMs                             : 1
#      16x8-bit ROM                : 1
# Registers                        : 9
#      1-bit register              : 8
#      4-bit register              : 1
# Counters                         : 1
#      24-bit up counter           : 1
# Adders/Subtractors               : 1
#      4-bit adder                 : 1

Cell Usage :
# BELS                             : 92
#      GND                         : 1
#      LUT1                        : 5
#      LUT2_L                      : 1
#      LUT3                        : 2
#      LUT4                        : 12
#      LUT4_D                      : 4
#      LUT4_L                      : 12
#      MUXCY                       : 27
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 36
#      FDC                         : 8
#      FDCE                        : 4
#      FDCPE                       : 24
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 1
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-5 

 Number of Slices:                      25  out of   1728     1%  
 Number of Slice Flip Flops:            36  out of   3456     1%  
 Number of 4 input LUTs:                36  out of   3456     1%  
 Number of bonded IOBs:                 17  out of    144    11%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 36    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.389ns (Maximum Frequency: 87.804MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.189ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               11.389ns (Levels of Logic = 5)
  Source:            delay_counter_20 (FF)
  Destination:       delay_counter_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: delay_counter_20 to delay_counter_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            2   1.292   1.340  delay_counter_20 (delay_counter_20)
     LUT4_D:I0->O          9   0.653   2.120  _n000041 (CHOICE97)
     LUT3:I1->O            1   0.653   1.150  _n0000114_SW0 (N1953)
     LUT4_D:I3->O          5   0.653   1.740  _n0000114 (_n0000)
     LUT2_L:I1->LO         0   0.653   0.000  delay_counter_inst_lut3_231 (delay_counter_inst_lut3_23)
     XORCY:LI->O           1   0.382   0.000  delay_counter_inst_sum_23 (delay_counter_inst_sum_23)
     FDCPE:D                   0.753          delay_counter_23
    ----------------------------------------
    Total                     11.389ns (5.039ns logic, 6.350ns route)
                                       (44.2% logic, 55.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              8.189ns (Levels of Logic = 1)
  Source:            LED_dot (FF)
  Destination:       LED_dot (PAD)
  Source Clock:      clk rising

  Data Path: LED_dot to LED_dot
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   1.292   1.340  LED_dot (LED_dot1_OBUF)
     OBUF:I->O                 5.557          LED_dot_OBUF (LED_dot)
    ----------------------------------------
    Total                      8.189ns (6.849ns logic, 1.340ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================
CPU : 3.86 / 4.72 s | Elapsed : 4.00 / 4.00 s
 
--> 

Total memory usage is 54720 kilobytes


