

================================================================
== Vivado HLS Report for 'lec8Ex1'
================================================================
* Date:           Tue May  9 14:37:03 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hw4_partflow
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.518 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_59), !map !19"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_58), !map !25"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_57), !map !31"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_56), !map !37"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_55), !map !43"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_54), !map !49"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_53), !map !55"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_52), !map !61"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_51), !map !67"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_50), !map !73"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_49), !map !79"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_48), !map !85"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_47), !map !91"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_46), !map !97"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_45), !map !103"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_44), !map !109"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_43), !map !115"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_42), !map !121"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_41), !map !127"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_40), !map !133"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_39), !map !139"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_38), !map !145"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_37), !map !151"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_36), !map !157"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_35), !map !163"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_34), !map !169"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_33), !map !175"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_32), !map !181"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_31), !map !187"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_30), !map !193"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_29), !map !199"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_28), !map !205"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_27), !map !211"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_26), !map !217"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_25), !map !223"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_24), !map !229"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_23), !map !235"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_22), !map !241"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_21), !map !247"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_20), !map !253"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_19), !map !259"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_18), !map !265"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_17), !map !271"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_16), !map !277"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_15), !map !283"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_14), !map !289"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_13), !map !295"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_12), !map !301"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_11), !map !307"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_10), !map !313"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_9), !map !319"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_8), !map !325"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_7), !map !331"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_6), !map !337"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_5), !map !343"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_4), !map !349"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_3), !map !355"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_2), !map !361"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_1), !map !367"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_0), !map !373"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_59), !map !379"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_58), !map !383"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_57), !map !387"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_56), !map !391"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_55), !map !395"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_54), !map !399"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_53), !map !403"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_52), !map !407"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_51), !map !411"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_50), !map !415"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_49), !map !419"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_48), !map !423"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_47), !map !427"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_46), !map !431"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_45), !map !435"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_44), !map !439"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_43), !map !443"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_42), !map !447"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_41), !map !451"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_40), !map !455"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_39), !map !459"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_38), !map !463"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_37), !map !467"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_36), !map !471"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_35), !map !475"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_34), !map !479"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_33), !map !483"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_32), !map !487"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_31), !map !491"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_30), !map !495"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_29), !map !499"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_28), !map !503"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_27), !map !507"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_26), !map !511"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_25), !map !515"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_24), !map !519"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_23), !map !523"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_22), !map !527"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_21), !map !531"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_20), !map !535"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_19), !map !539"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_18), !map !543"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_17), !map !547"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_16), !map !551"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_15), !map !555"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_14), !map !559"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_13), !map !563"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_12), !map !567"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_11), !map !571"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_10), !map !575"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_9), !map !579"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_8), !map !583"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_7), !map !587"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_6), !map !591"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_5), !map !595"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_4), !map !599"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_3), !map !603"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_2), !map !607"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_1), !map !611"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_0), !map !615"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %a) nounwind, !map !619"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %b) nounwind, !map !625"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %c) nounwind, !map !629"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @lec8Ex1_str) nounwind"   --->   Operation 125 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c)" [partflow_lec8Ex1.c:4]   --->   Operation 126 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%b_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %b)" [partflow_lec8Ex1.c:4]   --->   Operation 127 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%a_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %a)" [partflow_lec8Ex1.c:4]   --->   Operation 128 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %a_read to i32" [partflow_lec8Ex1.c:24]   --->   Operation 129 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i16 %b_read to i17" [partflow_lec8Ex1.c:19]   --->   Operation 130 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%in_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_0)" [partflow_lec8Ex1.c:19]   --->   Operation 131 'read' 'in_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (5.49ns)   --->   "%mul_ln24 = mul i32 %in_0_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 132 'mul' 'mul_ln24' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (5.49ns)   --->   "%mul_ln34 = mul i32 %c_read, %c_read" [partflow_lec8Ex1.c:34->partflow_lec8Ex1.c:24]   --->   Operation 133 'mul' 'mul_ln34' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (1.34ns)   --->   "%add_ln24 = add i17 %sext_ln19, 39" [partflow_lec8Ex1.c:24]   --->   Operation 134 'add' 'add_ln24' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i17 %add_ln24 to i32" [partflow_lec8Ex1.c:24]   --->   Operation 135 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.51ns)   --->   "%add_ln24_1 = add i32 %sext_ln24_1, %mul_ln34" [partflow_lec8Ex1.c:24]   --->   Operation 136 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (1.51ns)   --->   "%add_ln24_2 = add i32 %add_ln24_1, %mul_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 137 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_0, i32 %add_ln24_2)" [partflow_lec8Ex1.c:26]   --->   Operation 138 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%in_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_1)" [partflow_lec8Ex1.c:19]   --->   Operation 139 'read' 'in_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (5.49ns)   --->   "%mul_ln24_1 = mul i32 %in_1_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 140 'mul' 'mul_ln24_1' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (1.51ns)   --->   "%add_ln24_3 = add i32 %add_ln24_1, %mul_ln24_1" [partflow_lec8Ex1.c:24]   --->   Operation 141 'add' 'add_ln24_3' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_1, i32 %add_ln24_3)" [partflow_lec8Ex1.c:26]   --->   Operation 142 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%in_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_2)" [partflow_lec8Ex1.c:19]   --->   Operation 143 'read' 'in_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (5.49ns)   --->   "%mul_ln24_2 = mul i32 %in_2_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 144 'mul' 'mul_ln24_2' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (1.51ns)   --->   "%add_ln24_4 = add i32 %add_ln24_1, %mul_ln24_2" [partflow_lec8Ex1.c:24]   --->   Operation 145 'add' 'add_ln24_4' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_2, i32 %add_ln24_4)" [partflow_lec8Ex1.c:26]   --->   Operation 146 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%in_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_3)" [partflow_lec8Ex1.c:19]   --->   Operation 147 'read' 'in_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (5.49ns)   --->   "%mul_ln24_3 = mul i32 %in_3_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 148 'mul' 'mul_ln24_3' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (1.51ns)   --->   "%add_ln24_5 = add i32 %add_ln24_1, %mul_ln24_3" [partflow_lec8Ex1.c:24]   --->   Operation 149 'add' 'add_ln24_5' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_3, i32 %add_ln24_5)" [partflow_lec8Ex1.c:26]   --->   Operation 150 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%in_4_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_4)" [partflow_lec8Ex1.c:19]   --->   Operation 151 'read' 'in_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (5.49ns)   --->   "%mul_ln24_4 = mul i32 %in_4_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 152 'mul' 'mul_ln24_4' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (1.51ns)   --->   "%add_ln24_6 = add i32 %add_ln24_1, %mul_ln24_4" [partflow_lec8Ex1.c:24]   --->   Operation 153 'add' 'add_ln24_6' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_4, i32 %add_ln24_6)" [partflow_lec8Ex1.c:26]   --->   Operation 154 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%in_5_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_5)" [partflow_lec8Ex1.c:19]   --->   Operation 155 'read' 'in_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (5.49ns)   --->   "%mul_ln24_5 = mul i32 %in_5_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 156 'mul' 'mul_ln24_5' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (1.51ns)   --->   "%add_ln24_7 = add i32 %add_ln24_1, %mul_ln24_5" [partflow_lec8Ex1.c:24]   --->   Operation 157 'add' 'add_ln24_7' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_5, i32 %add_ln24_7)" [partflow_lec8Ex1.c:26]   --->   Operation 158 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%in_6_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_6)" [partflow_lec8Ex1.c:19]   --->   Operation 159 'read' 'in_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (5.49ns)   --->   "%mul_ln24_6 = mul i32 %in_6_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 160 'mul' 'mul_ln24_6' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (1.51ns)   --->   "%add_ln24_8 = add i32 %add_ln24_1, %mul_ln24_6" [partflow_lec8Ex1.c:24]   --->   Operation 161 'add' 'add_ln24_8' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_6, i32 %add_ln24_8)" [partflow_lec8Ex1.c:26]   --->   Operation 162 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%in_7_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_7)" [partflow_lec8Ex1.c:19]   --->   Operation 163 'read' 'in_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (5.49ns)   --->   "%mul_ln24_7 = mul i32 %in_7_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 164 'mul' 'mul_ln24_7' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (1.51ns)   --->   "%add_ln24_9 = add i32 %add_ln24_1, %mul_ln24_7" [partflow_lec8Ex1.c:24]   --->   Operation 165 'add' 'add_ln24_9' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_7, i32 %add_ln24_9)" [partflow_lec8Ex1.c:26]   --->   Operation 166 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%in_8_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_8)" [partflow_lec8Ex1.c:19]   --->   Operation 167 'read' 'in_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (5.49ns)   --->   "%mul_ln24_8 = mul i32 %in_8_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 168 'mul' 'mul_ln24_8' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (1.51ns)   --->   "%add_ln24_10 = add i32 %add_ln24_1, %mul_ln24_8" [partflow_lec8Ex1.c:24]   --->   Operation 169 'add' 'add_ln24_10' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_8, i32 %add_ln24_10)" [partflow_lec8Ex1.c:26]   --->   Operation 170 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%in_9_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_9)" [partflow_lec8Ex1.c:19]   --->   Operation 171 'read' 'in_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (5.49ns)   --->   "%mul_ln24_9 = mul i32 %in_9_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 172 'mul' 'mul_ln24_9' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (1.51ns)   --->   "%add_ln24_11 = add i32 %add_ln24_1, %mul_ln24_9" [partflow_lec8Ex1.c:24]   --->   Operation 173 'add' 'add_ln24_11' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_9, i32 %add_ln24_11)" [partflow_lec8Ex1.c:26]   --->   Operation 174 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%in_10_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_10)" [partflow_lec8Ex1.c:19]   --->   Operation 175 'read' 'in_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (5.49ns)   --->   "%mul_ln24_10 = mul i32 %in_10_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 176 'mul' 'mul_ln24_10' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (1.51ns)   --->   "%add_ln24_12 = add i32 %add_ln24_1, %mul_ln24_10" [partflow_lec8Ex1.c:24]   --->   Operation 177 'add' 'add_ln24_12' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_10, i32 %add_ln24_12)" [partflow_lec8Ex1.c:26]   --->   Operation 178 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%in_11_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_11)" [partflow_lec8Ex1.c:19]   --->   Operation 179 'read' 'in_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (5.49ns)   --->   "%mul_ln24_11 = mul i32 %in_11_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 180 'mul' 'mul_ln24_11' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (1.51ns)   --->   "%add_ln24_13 = add i32 %add_ln24_1, %mul_ln24_11" [partflow_lec8Ex1.c:24]   --->   Operation 181 'add' 'add_ln24_13' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_11, i32 %add_ln24_13)" [partflow_lec8Ex1.c:26]   --->   Operation 182 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%in_12_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_12)" [partflow_lec8Ex1.c:19]   --->   Operation 183 'read' 'in_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (5.49ns)   --->   "%mul_ln24_12 = mul i32 %in_12_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 184 'mul' 'mul_ln24_12' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (1.51ns)   --->   "%add_ln24_14 = add i32 %add_ln24_1, %mul_ln24_12" [partflow_lec8Ex1.c:24]   --->   Operation 185 'add' 'add_ln24_14' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_12, i32 %add_ln24_14)" [partflow_lec8Ex1.c:26]   --->   Operation 186 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%in_13_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_13)" [partflow_lec8Ex1.c:19]   --->   Operation 187 'read' 'in_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (5.49ns)   --->   "%mul_ln24_13 = mul i32 %in_13_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 188 'mul' 'mul_ln24_13' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (1.51ns)   --->   "%add_ln24_15 = add i32 %add_ln24_1, %mul_ln24_13" [partflow_lec8Ex1.c:24]   --->   Operation 189 'add' 'add_ln24_15' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_13, i32 %add_ln24_15)" [partflow_lec8Ex1.c:26]   --->   Operation 190 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%in_14_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_14)" [partflow_lec8Ex1.c:19]   --->   Operation 191 'read' 'in_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (5.49ns)   --->   "%mul_ln24_14 = mul i32 %in_14_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 192 'mul' 'mul_ln24_14' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (1.51ns)   --->   "%add_ln24_16 = add i32 %add_ln24_1, %mul_ln24_14" [partflow_lec8Ex1.c:24]   --->   Operation 193 'add' 'add_ln24_16' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_14, i32 %add_ln24_16)" [partflow_lec8Ex1.c:26]   --->   Operation 194 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%in_15_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_15)" [partflow_lec8Ex1.c:19]   --->   Operation 195 'read' 'in_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (5.49ns)   --->   "%mul_ln24_15 = mul i32 %in_15_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 196 'mul' 'mul_ln24_15' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (1.51ns)   --->   "%add_ln24_17 = add i32 %add_ln24_1, %mul_ln24_15" [partflow_lec8Ex1.c:24]   --->   Operation 197 'add' 'add_ln24_17' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_15, i32 %add_ln24_17)" [partflow_lec8Ex1.c:26]   --->   Operation 198 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%in_16_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_16)" [partflow_lec8Ex1.c:19]   --->   Operation 199 'read' 'in_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (5.49ns)   --->   "%mul_ln24_16 = mul i32 %in_16_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 200 'mul' 'mul_ln24_16' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (1.51ns)   --->   "%add_ln24_18 = add i32 %add_ln24_1, %mul_ln24_16" [partflow_lec8Ex1.c:24]   --->   Operation 201 'add' 'add_ln24_18' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_16, i32 %add_ln24_18)" [partflow_lec8Ex1.c:26]   --->   Operation 202 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%in_17_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_17)" [partflow_lec8Ex1.c:19]   --->   Operation 203 'read' 'in_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (5.49ns)   --->   "%mul_ln24_17 = mul i32 %in_17_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 204 'mul' 'mul_ln24_17' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (1.51ns)   --->   "%add_ln24_19 = add i32 %add_ln24_1, %mul_ln24_17" [partflow_lec8Ex1.c:24]   --->   Operation 205 'add' 'add_ln24_19' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_17, i32 %add_ln24_19)" [partflow_lec8Ex1.c:26]   --->   Operation 206 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%in_18_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_18)" [partflow_lec8Ex1.c:19]   --->   Operation 207 'read' 'in_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (5.49ns)   --->   "%mul_ln24_18 = mul i32 %in_18_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 208 'mul' 'mul_ln24_18' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (1.51ns)   --->   "%add_ln24_20 = add i32 %add_ln24_1, %mul_ln24_18" [partflow_lec8Ex1.c:24]   --->   Operation 209 'add' 'add_ln24_20' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_18, i32 %add_ln24_20)" [partflow_lec8Ex1.c:26]   --->   Operation 210 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%in_19_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_19)" [partflow_lec8Ex1.c:19]   --->   Operation 211 'read' 'in_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (5.49ns)   --->   "%mul_ln24_19 = mul i32 %in_19_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 212 'mul' 'mul_ln24_19' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (1.51ns)   --->   "%add_ln24_21 = add i32 %add_ln24_1, %mul_ln24_19" [partflow_lec8Ex1.c:24]   --->   Operation 213 'add' 'add_ln24_21' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_19, i32 %add_ln24_21)" [partflow_lec8Ex1.c:26]   --->   Operation 214 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%in_20_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_20)" [partflow_lec8Ex1.c:19]   --->   Operation 215 'read' 'in_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (5.49ns)   --->   "%mul_ln24_20 = mul i32 %in_20_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 216 'mul' 'mul_ln24_20' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (1.51ns)   --->   "%add_ln24_22 = add i32 %add_ln24_1, %mul_ln24_20" [partflow_lec8Ex1.c:24]   --->   Operation 217 'add' 'add_ln24_22' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_20, i32 %add_ln24_22)" [partflow_lec8Ex1.c:26]   --->   Operation 218 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%in_21_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_21)" [partflow_lec8Ex1.c:19]   --->   Operation 219 'read' 'in_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (5.49ns)   --->   "%mul_ln24_21 = mul i32 %in_21_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 220 'mul' 'mul_ln24_21' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (1.51ns)   --->   "%add_ln24_23 = add i32 %add_ln24_1, %mul_ln24_21" [partflow_lec8Ex1.c:24]   --->   Operation 221 'add' 'add_ln24_23' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_21, i32 %add_ln24_23)" [partflow_lec8Ex1.c:26]   --->   Operation 222 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%in_22_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_22)" [partflow_lec8Ex1.c:19]   --->   Operation 223 'read' 'in_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (5.49ns)   --->   "%mul_ln24_22 = mul i32 %in_22_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 224 'mul' 'mul_ln24_22' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (1.51ns)   --->   "%add_ln24_24 = add i32 %add_ln24_1, %mul_ln24_22" [partflow_lec8Ex1.c:24]   --->   Operation 225 'add' 'add_ln24_24' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_22, i32 %add_ln24_24)" [partflow_lec8Ex1.c:26]   --->   Operation 226 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%in_23_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_23)" [partflow_lec8Ex1.c:19]   --->   Operation 227 'read' 'in_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (5.49ns)   --->   "%mul_ln24_23 = mul i32 %in_23_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 228 'mul' 'mul_ln24_23' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (1.51ns)   --->   "%add_ln24_25 = add i32 %add_ln24_1, %mul_ln24_23" [partflow_lec8Ex1.c:24]   --->   Operation 229 'add' 'add_ln24_25' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_23, i32 %add_ln24_25)" [partflow_lec8Ex1.c:26]   --->   Operation 230 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%in_24_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_24)" [partflow_lec8Ex1.c:19]   --->   Operation 231 'read' 'in_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (5.49ns)   --->   "%mul_ln24_24 = mul i32 %in_24_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 232 'mul' 'mul_ln24_24' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (1.51ns)   --->   "%add_ln24_26 = add i32 %add_ln24_1, %mul_ln24_24" [partflow_lec8Ex1.c:24]   --->   Operation 233 'add' 'add_ln24_26' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_24, i32 %add_ln24_26)" [partflow_lec8Ex1.c:26]   --->   Operation 234 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%in_25_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_25)" [partflow_lec8Ex1.c:19]   --->   Operation 235 'read' 'in_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (5.49ns)   --->   "%mul_ln24_25 = mul i32 %in_25_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 236 'mul' 'mul_ln24_25' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (1.51ns)   --->   "%add_ln24_27 = add i32 %add_ln24_1, %mul_ln24_25" [partflow_lec8Ex1.c:24]   --->   Operation 237 'add' 'add_ln24_27' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_25, i32 %add_ln24_27)" [partflow_lec8Ex1.c:26]   --->   Operation 238 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%in_26_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_26)" [partflow_lec8Ex1.c:19]   --->   Operation 239 'read' 'in_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (5.49ns)   --->   "%mul_ln24_26 = mul i32 %in_26_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 240 'mul' 'mul_ln24_26' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (1.51ns)   --->   "%add_ln24_28 = add i32 %add_ln24_1, %mul_ln24_26" [partflow_lec8Ex1.c:24]   --->   Operation 241 'add' 'add_ln24_28' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_26, i32 %add_ln24_28)" [partflow_lec8Ex1.c:26]   --->   Operation 242 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%in_27_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_27)" [partflow_lec8Ex1.c:19]   --->   Operation 243 'read' 'in_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (5.49ns)   --->   "%mul_ln24_27 = mul i32 %in_27_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 244 'mul' 'mul_ln24_27' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (1.51ns)   --->   "%add_ln24_29 = add i32 %add_ln24_1, %mul_ln24_27" [partflow_lec8Ex1.c:24]   --->   Operation 245 'add' 'add_ln24_29' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_27, i32 %add_ln24_29)" [partflow_lec8Ex1.c:26]   --->   Operation 246 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%in_28_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_28)" [partflow_lec8Ex1.c:19]   --->   Operation 247 'read' 'in_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (5.49ns)   --->   "%mul_ln24_28 = mul i32 %in_28_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 248 'mul' 'mul_ln24_28' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (1.51ns)   --->   "%add_ln24_30 = add i32 %add_ln24_1, %mul_ln24_28" [partflow_lec8Ex1.c:24]   --->   Operation 249 'add' 'add_ln24_30' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_28, i32 %add_ln24_30)" [partflow_lec8Ex1.c:26]   --->   Operation 250 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%in_29_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_29)" [partflow_lec8Ex1.c:19]   --->   Operation 251 'read' 'in_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (5.49ns)   --->   "%mul_ln24_29 = mul i32 %in_29_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 252 'mul' 'mul_ln24_29' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (1.51ns)   --->   "%add_ln24_31 = add i32 %add_ln24_1, %mul_ln24_29" [partflow_lec8Ex1.c:24]   --->   Operation 253 'add' 'add_ln24_31' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_29, i32 %add_ln24_31)" [partflow_lec8Ex1.c:26]   --->   Operation 254 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%in_30_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_30)" [partflow_lec8Ex1.c:19]   --->   Operation 255 'read' 'in_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (5.49ns)   --->   "%mul_ln24_30 = mul i32 %in_30_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 256 'mul' 'mul_ln24_30' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (1.51ns)   --->   "%add_ln24_32 = add i32 %add_ln24_1, %mul_ln24_30" [partflow_lec8Ex1.c:24]   --->   Operation 257 'add' 'add_ln24_32' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_30, i32 %add_ln24_32)" [partflow_lec8Ex1.c:26]   --->   Operation 258 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%in_31_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_31)" [partflow_lec8Ex1.c:19]   --->   Operation 259 'read' 'in_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (5.49ns)   --->   "%mul_ln24_31 = mul i32 %in_31_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 260 'mul' 'mul_ln24_31' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (1.51ns)   --->   "%add_ln24_33 = add i32 %add_ln24_1, %mul_ln24_31" [partflow_lec8Ex1.c:24]   --->   Operation 261 'add' 'add_ln24_33' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_31, i32 %add_ln24_33)" [partflow_lec8Ex1.c:26]   --->   Operation 262 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%in_32_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_32)" [partflow_lec8Ex1.c:19]   --->   Operation 263 'read' 'in_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (5.49ns)   --->   "%mul_ln24_32 = mul i32 %in_32_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 264 'mul' 'mul_ln24_32' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (1.51ns)   --->   "%add_ln24_34 = add i32 %add_ln24_1, %mul_ln24_32" [partflow_lec8Ex1.c:24]   --->   Operation 265 'add' 'add_ln24_34' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_32, i32 %add_ln24_34)" [partflow_lec8Ex1.c:26]   --->   Operation 266 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%in_33_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_33)" [partflow_lec8Ex1.c:19]   --->   Operation 267 'read' 'in_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (5.49ns)   --->   "%mul_ln24_33 = mul i32 %in_33_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 268 'mul' 'mul_ln24_33' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (1.51ns)   --->   "%add_ln24_35 = add i32 %add_ln24_1, %mul_ln24_33" [partflow_lec8Ex1.c:24]   --->   Operation 269 'add' 'add_ln24_35' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_33, i32 %add_ln24_35)" [partflow_lec8Ex1.c:26]   --->   Operation 270 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%in_34_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_34)" [partflow_lec8Ex1.c:19]   --->   Operation 271 'read' 'in_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (5.49ns)   --->   "%mul_ln24_34 = mul i32 %in_34_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 272 'mul' 'mul_ln24_34' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (1.51ns)   --->   "%add_ln24_36 = add i32 %add_ln24_1, %mul_ln24_34" [partflow_lec8Ex1.c:24]   --->   Operation 273 'add' 'add_ln24_36' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_34, i32 %add_ln24_36)" [partflow_lec8Ex1.c:26]   --->   Operation 274 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%in_35_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_35)" [partflow_lec8Ex1.c:19]   --->   Operation 275 'read' 'in_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (5.49ns)   --->   "%mul_ln24_35 = mul i32 %in_35_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 276 'mul' 'mul_ln24_35' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (1.51ns)   --->   "%add_ln24_37 = add i32 %add_ln24_1, %mul_ln24_35" [partflow_lec8Ex1.c:24]   --->   Operation 277 'add' 'add_ln24_37' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_35, i32 %add_ln24_37)" [partflow_lec8Ex1.c:26]   --->   Operation 278 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%in_36_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_36)" [partflow_lec8Ex1.c:19]   --->   Operation 279 'read' 'in_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (5.49ns)   --->   "%mul_ln24_36 = mul i32 %in_36_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 280 'mul' 'mul_ln24_36' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (1.51ns)   --->   "%add_ln24_38 = add i32 %add_ln24_1, %mul_ln24_36" [partflow_lec8Ex1.c:24]   --->   Operation 281 'add' 'add_ln24_38' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_36, i32 %add_ln24_38)" [partflow_lec8Ex1.c:26]   --->   Operation 282 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%in_37_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_37)" [partflow_lec8Ex1.c:19]   --->   Operation 283 'read' 'in_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (5.49ns)   --->   "%mul_ln24_37 = mul i32 %in_37_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 284 'mul' 'mul_ln24_37' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (1.51ns)   --->   "%add_ln24_39 = add i32 %add_ln24_1, %mul_ln24_37" [partflow_lec8Ex1.c:24]   --->   Operation 285 'add' 'add_ln24_39' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_37, i32 %add_ln24_39)" [partflow_lec8Ex1.c:26]   --->   Operation 286 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%in_38_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_38)" [partflow_lec8Ex1.c:19]   --->   Operation 287 'read' 'in_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (5.49ns)   --->   "%mul_ln24_38 = mul i32 %in_38_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 288 'mul' 'mul_ln24_38' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (1.51ns)   --->   "%add_ln24_40 = add i32 %add_ln24_1, %mul_ln24_38" [partflow_lec8Ex1.c:24]   --->   Operation 289 'add' 'add_ln24_40' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_38, i32 %add_ln24_40)" [partflow_lec8Ex1.c:26]   --->   Operation 290 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%in_39_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_39)" [partflow_lec8Ex1.c:19]   --->   Operation 291 'read' 'in_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (5.49ns)   --->   "%mul_ln24_39 = mul i32 %in_39_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 292 'mul' 'mul_ln24_39' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (1.51ns)   --->   "%add_ln24_41 = add i32 %add_ln24_1, %mul_ln24_39" [partflow_lec8Ex1.c:24]   --->   Operation 293 'add' 'add_ln24_41' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_39, i32 %add_ln24_41)" [partflow_lec8Ex1.c:26]   --->   Operation 294 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%in_40_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_40)" [partflow_lec8Ex1.c:19]   --->   Operation 295 'read' 'in_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (5.49ns)   --->   "%mul_ln24_40 = mul i32 %in_40_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 296 'mul' 'mul_ln24_40' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (1.51ns)   --->   "%add_ln24_42 = add i32 %add_ln24_1, %mul_ln24_40" [partflow_lec8Ex1.c:24]   --->   Operation 297 'add' 'add_ln24_42' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_40, i32 %add_ln24_42)" [partflow_lec8Ex1.c:26]   --->   Operation 298 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%in_41_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_41)" [partflow_lec8Ex1.c:19]   --->   Operation 299 'read' 'in_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (5.49ns)   --->   "%mul_ln24_41 = mul i32 %in_41_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 300 'mul' 'mul_ln24_41' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (1.51ns)   --->   "%add_ln24_43 = add i32 %add_ln24_1, %mul_ln24_41" [partflow_lec8Ex1.c:24]   --->   Operation 301 'add' 'add_ln24_43' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_41, i32 %add_ln24_43)" [partflow_lec8Ex1.c:26]   --->   Operation 302 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%in_42_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_42)" [partflow_lec8Ex1.c:19]   --->   Operation 303 'read' 'in_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (5.49ns)   --->   "%mul_ln24_42 = mul i32 %in_42_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 304 'mul' 'mul_ln24_42' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (1.51ns)   --->   "%add_ln24_44 = add i32 %add_ln24_1, %mul_ln24_42" [partflow_lec8Ex1.c:24]   --->   Operation 305 'add' 'add_ln24_44' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_42, i32 %add_ln24_44)" [partflow_lec8Ex1.c:26]   --->   Operation 306 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%in_43_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_43)" [partflow_lec8Ex1.c:19]   --->   Operation 307 'read' 'in_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (5.49ns)   --->   "%mul_ln24_43 = mul i32 %in_43_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 308 'mul' 'mul_ln24_43' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (1.51ns)   --->   "%add_ln24_45 = add i32 %add_ln24_1, %mul_ln24_43" [partflow_lec8Ex1.c:24]   --->   Operation 309 'add' 'add_ln24_45' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_43, i32 %add_ln24_45)" [partflow_lec8Ex1.c:26]   --->   Operation 310 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%in_44_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_44)" [partflow_lec8Ex1.c:19]   --->   Operation 311 'read' 'in_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (5.49ns)   --->   "%mul_ln24_44 = mul i32 %in_44_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 312 'mul' 'mul_ln24_44' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (1.51ns)   --->   "%add_ln24_46 = add i32 %add_ln24_1, %mul_ln24_44" [partflow_lec8Ex1.c:24]   --->   Operation 313 'add' 'add_ln24_46' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_44, i32 %add_ln24_46)" [partflow_lec8Ex1.c:26]   --->   Operation 314 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%in_45_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_45)" [partflow_lec8Ex1.c:19]   --->   Operation 315 'read' 'in_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (5.49ns)   --->   "%mul_ln24_45 = mul i32 %in_45_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 316 'mul' 'mul_ln24_45' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (1.51ns)   --->   "%add_ln24_47 = add i32 %add_ln24_1, %mul_ln24_45" [partflow_lec8Ex1.c:24]   --->   Operation 317 'add' 'add_ln24_47' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_45, i32 %add_ln24_47)" [partflow_lec8Ex1.c:26]   --->   Operation 318 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%in_46_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_46)" [partflow_lec8Ex1.c:19]   --->   Operation 319 'read' 'in_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (5.49ns)   --->   "%mul_ln24_46 = mul i32 %in_46_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 320 'mul' 'mul_ln24_46' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (1.51ns)   --->   "%add_ln24_48 = add i32 %add_ln24_1, %mul_ln24_46" [partflow_lec8Ex1.c:24]   --->   Operation 321 'add' 'add_ln24_48' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_46, i32 %add_ln24_48)" [partflow_lec8Ex1.c:26]   --->   Operation 322 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%in_47_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_47)" [partflow_lec8Ex1.c:19]   --->   Operation 323 'read' 'in_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (5.49ns)   --->   "%mul_ln24_47 = mul i32 %in_47_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 324 'mul' 'mul_ln24_47' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (1.51ns)   --->   "%add_ln24_49 = add i32 %add_ln24_1, %mul_ln24_47" [partflow_lec8Ex1.c:24]   --->   Operation 325 'add' 'add_ln24_49' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_47, i32 %add_ln24_49)" [partflow_lec8Ex1.c:26]   --->   Operation 326 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%in_48_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_48)" [partflow_lec8Ex1.c:19]   --->   Operation 327 'read' 'in_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (5.49ns)   --->   "%mul_ln24_48 = mul i32 %in_48_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 328 'mul' 'mul_ln24_48' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (1.51ns)   --->   "%add_ln24_50 = add i32 %add_ln24_1, %mul_ln24_48" [partflow_lec8Ex1.c:24]   --->   Operation 329 'add' 'add_ln24_50' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_48, i32 %add_ln24_50)" [partflow_lec8Ex1.c:26]   --->   Operation 330 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%in_49_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_49)" [partflow_lec8Ex1.c:19]   --->   Operation 331 'read' 'in_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (5.49ns)   --->   "%mul_ln24_49 = mul i32 %in_49_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 332 'mul' 'mul_ln24_49' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (1.51ns)   --->   "%add_ln24_51 = add i32 %add_ln24_1, %mul_ln24_49" [partflow_lec8Ex1.c:24]   --->   Operation 333 'add' 'add_ln24_51' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_49, i32 %add_ln24_51)" [partflow_lec8Ex1.c:26]   --->   Operation 334 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%in_50_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_50)" [partflow_lec8Ex1.c:19]   --->   Operation 335 'read' 'in_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (5.49ns)   --->   "%mul_ln24_50 = mul i32 %in_50_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 336 'mul' 'mul_ln24_50' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (1.51ns)   --->   "%add_ln24_52 = add i32 %add_ln24_1, %mul_ln24_50" [partflow_lec8Ex1.c:24]   --->   Operation 337 'add' 'add_ln24_52' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_50, i32 %add_ln24_52)" [partflow_lec8Ex1.c:26]   --->   Operation 338 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%in_51_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_51)" [partflow_lec8Ex1.c:19]   --->   Operation 339 'read' 'in_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (5.49ns)   --->   "%mul_ln24_51 = mul i32 %in_51_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 340 'mul' 'mul_ln24_51' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (1.51ns)   --->   "%add_ln24_53 = add i32 %add_ln24_1, %mul_ln24_51" [partflow_lec8Ex1.c:24]   --->   Operation 341 'add' 'add_ln24_53' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_51, i32 %add_ln24_53)" [partflow_lec8Ex1.c:26]   --->   Operation 342 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%in_52_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_52)" [partflow_lec8Ex1.c:19]   --->   Operation 343 'read' 'in_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (5.49ns)   --->   "%mul_ln24_52 = mul i32 %in_52_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 344 'mul' 'mul_ln24_52' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (1.51ns)   --->   "%add_ln24_54 = add i32 %add_ln24_1, %mul_ln24_52" [partflow_lec8Ex1.c:24]   --->   Operation 345 'add' 'add_ln24_54' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_52, i32 %add_ln24_54)" [partflow_lec8Ex1.c:26]   --->   Operation 346 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%in_53_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_53)" [partflow_lec8Ex1.c:19]   --->   Operation 347 'read' 'in_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (5.49ns)   --->   "%mul_ln24_53 = mul i32 %in_53_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 348 'mul' 'mul_ln24_53' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (1.51ns)   --->   "%add_ln24_55 = add i32 %add_ln24_1, %mul_ln24_53" [partflow_lec8Ex1.c:24]   --->   Operation 349 'add' 'add_ln24_55' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_53, i32 %add_ln24_55)" [partflow_lec8Ex1.c:26]   --->   Operation 350 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%in_54_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_54)" [partflow_lec8Ex1.c:19]   --->   Operation 351 'read' 'in_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (5.49ns)   --->   "%mul_ln24_54 = mul i32 %in_54_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 352 'mul' 'mul_ln24_54' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (1.51ns)   --->   "%add_ln24_56 = add i32 %add_ln24_1, %mul_ln24_54" [partflow_lec8Ex1.c:24]   --->   Operation 353 'add' 'add_ln24_56' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_54, i32 %add_ln24_56)" [partflow_lec8Ex1.c:26]   --->   Operation 354 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%in_55_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_55)" [partflow_lec8Ex1.c:19]   --->   Operation 355 'read' 'in_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (5.49ns)   --->   "%mul_ln24_55 = mul i32 %in_55_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 356 'mul' 'mul_ln24_55' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (1.51ns)   --->   "%add_ln24_57 = add i32 %add_ln24_1, %mul_ln24_55" [partflow_lec8Ex1.c:24]   --->   Operation 357 'add' 'add_ln24_57' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_55, i32 %add_ln24_57)" [partflow_lec8Ex1.c:26]   --->   Operation 358 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%in_56_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_56)" [partflow_lec8Ex1.c:19]   --->   Operation 359 'read' 'in_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (5.49ns)   --->   "%mul_ln24_56 = mul i32 %in_56_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 360 'mul' 'mul_ln24_56' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (1.51ns)   --->   "%add_ln24_58 = add i32 %add_ln24_1, %mul_ln24_56" [partflow_lec8Ex1.c:24]   --->   Operation 361 'add' 'add_ln24_58' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_56, i32 %add_ln24_58)" [partflow_lec8Ex1.c:26]   --->   Operation 362 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%in_57_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_57)" [partflow_lec8Ex1.c:19]   --->   Operation 363 'read' 'in_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (5.49ns)   --->   "%mul_ln24_57 = mul i32 %in_57_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 364 'mul' 'mul_ln24_57' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (1.51ns)   --->   "%add_ln24_59 = add i32 %add_ln24_1, %mul_ln24_57" [partflow_lec8Ex1.c:24]   --->   Operation 365 'add' 'add_ln24_59' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_57, i32 %add_ln24_59)" [partflow_lec8Ex1.c:26]   --->   Operation 366 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%in_58_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_58)" [partflow_lec8Ex1.c:19]   --->   Operation 367 'read' 'in_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (5.49ns)   --->   "%mul_ln24_58 = mul i32 %in_58_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 368 'mul' 'mul_ln24_58' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (1.51ns)   --->   "%add_ln24_60 = add i32 %add_ln24_1, %mul_ln24_58" [partflow_lec8Ex1.c:24]   --->   Operation 369 'add' 'add_ln24_60' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_58, i32 %add_ln24_60)" [partflow_lec8Ex1.c:26]   --->   Operation 370 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%in_59_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %in_59)" [partflow_lec8Ex1.c:19]   --->   Operation 371 'read' 'in_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (5.49ns)   --->   "%mul_ln24_59 = mul i32 %in_59_read, %sext_ln24" [partflow_lec8Ex1.c:24]   --->   Operation 372 'mul' 'mul_ln24_59' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (1.51ns)   --->   "%add_ln24_61 = add i32 %add_ln24_1, %mul_ln24_59" [partflow_lec8Ex1.c:24]   --->   Operation 373 'add' 'add_ln24_61' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_59, i32 %add_ln24_61)" [partflow_lec8Ex1.c:26]   --->   Operation 374 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "ret void" [partflow_lec8Ex1.c:28]   --->   Operation 375 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.52ns
The critical path consists of the following:
	wire read on port 'c' (partflow_lec8Ex1.c:4) [248]  (0 ns)
	'mul' operation ('mul_ln34', partflow_lec8Ex1.c:34->partflow_lec8Ex1.c:24) [255]  (5.49 ns)
	'add' operation ('add_ln24_1', partflow_lec8Ex1.c:24) [258]  (1.51 ns)
	'add' operation ('add_ln24_2', partflow_lec8Ex1.c:24) [259]  (1.51 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
