{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511940226844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511940226849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 02:23:46 2017 " "Processing started: Wed Nov 29 02:23:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511940226849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940226849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta finalProject -c finalProject " "Command: quartus_sta finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940226849 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1511940227018 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940227950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940227996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940227996 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940228790 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finalProject.sdc " "Synopsys Design Constraints File file not found: 'finalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940228918 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940228919 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511940228938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511940228938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511940228938 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940228938 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940228939 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TD_CLK27 TD_CLK27 " "create_clock -period 1.000 -name TD_CLK27 TD_CLK27" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511940228942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TD_VS TD_VS " "create_clock -period 1.000 -name TD_VS TD_VS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511940228942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TD_HS TD_HS " "create_clock -period 1.000 -name TD_HS TD_HS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511940228942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_programmer:i2cprog_0\|mi2c_ctrl_clk I2C_programmer:i2cprog_0\|mi2c_ctrl_clk " "create_clock -period 1.000 -name I2C_programmer:i2cprog_0\|mi2c_ctrl_clk I2C_programmer:i2cprog_0\|mi2c_ctrl_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511940228942 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] " "create_clock -period 1.000 -name I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511940228942 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940228942 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511940228963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511940228963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511940228963 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940228963 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940228972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940228993 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511940228997 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511940229025 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511940229614 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940229614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.671 " "Worst-case setup slack is -8.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.671            -920.474 TD_CLK27  " "   -8.671            -920.474 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.148            -110.619 TD_HS  " "   -6.148            -110.619 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.862            -136.672 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk  " "   -2.862            -136.672 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577             -34.530 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\]  " "   -2.577             -34.530 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.492              -8.696 CLOCK_50  " "   -1.492              -8.696 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618              -1.231 TD_VS  " "   -0.618              -1.231 TD_VS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.482               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   31.482               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940229624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.870 " "Worst-case hold slack is -0.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870              -8.258 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk  " "   -0.870              -8.258 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 TD_CLK27  " "    0.219               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\]  " "    0.340               0.000 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 CLOCK_50  " "    0.359               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 TD_HS  " "    0.377               0.000 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.447               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 TD_VS  " "    0.644               0.000 TD_VS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940229780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940229790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940229798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -417.878 TD_CLK27  " "   -2.174            -417.878 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -35.004 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk  " "   -0.394             -35.004 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.251 TD_HS  " "   -0.394             -10.251 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.571 TD_VS  " "   -0.394              -1.571 TD_VS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\]  " "    0.432               0.000 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.848               0.000 CLOCK_50  " "    8.848               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.758               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940229813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940229813 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940230007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940230007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940230007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940230007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.947 ns " "Worst Case Available Settling Time: 37.947 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940230007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940230007 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940230007 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511940230070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940230119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940236318 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511940236618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511940236618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511940236618 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940236618 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940236640 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511940237005 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940237005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.368 " "Worst-case setup slack is -8.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.368            -877.080 TD_CLK27  " "   -8.368            -877.080 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.791            -104.193 TD_HS  " "   -5.791            -104.193 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.864            -132.718 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk  " "   -2.864            -132.718 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.481             -33.341 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\]  " "   -2.481             -33.341 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.454              -8.474 CLOCK_50  " "   -1.454              -8.474 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.613              -1.222 TD_VS  " "   -0.613              -1.222 TD_VS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.773               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   31.773               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940237017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.780 " "Worst-case hold slack is -0.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.780              -7.355 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk  " "   -0.780              -7.355 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.774 TD_HS  " "   -0.046              -0.774 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 TD_CLK27  " "    0.022               0.000 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\]  " "    0.187               0.000 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 CLOCK_50  " "    0.268               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.381               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 TD_VS  " "    0.622               0.000 TD_VS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940237140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940237150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940237158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -423.753 TD_CLK27  " "   -2.174            -423.753 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409              -1.603 TD_VS  " "   -0.409              -1.603 TD_VS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -34.932 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk  " "   -0.394             -34.932 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.324 TD_HS  " "   -0.394              -9.324 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\]  " "    0.418               0.000 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.805               0.000 CLOCK_50  " "    8.805               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.737               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.737               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940237167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940237167 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940237335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940237335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940237335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940237335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.917 ns " "Worst Case Available Settling Time: 37.917 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940237335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940237335 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940237335 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511940237346 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940237563 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940243602 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511940243907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511940243907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511940243907 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940243907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940243929 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511940244043 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940244043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.859 " "Worst-case setup slack is -4.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.859             -87.453 TD_HS  " "   -4.859             -87.453 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.406            -466.640 TD_CLK27  " "   -4.406            -466.640 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.452             -61.607 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk  " "   -1.452             -61.607 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.069             -13.197 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\]  " "   -1.069             -13.197 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.647              -3.612 CLOCK_50  " "   -0.647              -3.612 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.161 TD_VS  " "   -0.081              -0.161 TD_VS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.199               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.199               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940244064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.630 " "Worst-case hold slack is -0.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.630              -6.093 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk  " "   -0.630              -6.093 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022              -0.022 TD_CLK27  " "   -0.022              -0.022 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\]  " "    0.054               0.000 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLOCK_50  " "    0.178               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 TD_HS  " "    0.198               0.000 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.241               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 TD_VS  " "    0.347               0.000 TD_VS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940244184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940244191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940244197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -355.474 TD_CLK27  " "   -2.174            -355.474 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418              -0.972 TD_VS  " "   -0.418              -0.972 TD_VS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -4.808 TD_HS  " "   -0.265              -4.808 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk  " "    0.085               0.000 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\]  " "    0.431               0.000 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.788               0.000 CLOCK_50  " "    8.788               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.879               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.879               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940244206 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940244380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940244380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940244380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940244380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.810 ns " "Worst Case Available Settling Time: 38.810 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940244380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940244380 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940244380 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511940244397 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511940244753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511940244753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511940244753 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940244753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940244775 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511940244888 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940244888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.125 " "Worst-case setup slack is -4.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.125             -74.241 TD_HS  " "   -4.125             -74.241 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.092            -421.762 TD_CLK27  " "   -4.092            -421.762 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.271             -52.836 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk  " "   -1.271             -52.836 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.922             -11.172 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\]  " "   -0.922             -11.172 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.533              -2.953 CLOCK_50  " "   -0.533              -2.953 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.073 TD_VS  " "   -0.038              -0.073 TD_VS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.897               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.897               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940244900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940244900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.587 " "Worst-case hold slack is -0.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587              -5.662 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk  " "   -0.587              -5.662 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -3.253 TD_CLK27  " "   -0.152              -3.253 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.014 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\]  " "   -0.014              -0.014 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 CLOCK_50  " "    0.117               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 TD_HS  " "    0.188               0.000 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.225               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 TD_VS  " "    0.309               0.000 TD_VS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940245035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940245049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940245062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -356.312 TD_CLK27  " "   -2.174            -356.312 TD_CLK27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.415              -0.977 TD_VS  " "   -0.415              -0.977 TD_VS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.248              -4.485 TD_HS  " "   -0.248              -4.485 TD_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk  " "    0.100               0.000 I2C_programmer:i2cprog_0\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\]  " "    0.440               0.000 I2C_programmer:i2cprog_0\|i2c_av_cfg:u0\|LUT_index\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.779               0.000 CLOCK_50  " "    8.779               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.881               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.881               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511940245074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940245074 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940245237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940245237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940245237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940245237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.828 ns " "Worst Case Available Settling Time: 38.828 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940245237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511940245237 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940245237 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940247427 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940247433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1325 " "Peak virtual memory: 1325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511940247600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 02:24:07 2017 " "Processing ended: Wed Nov 29 02:24:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511940247600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511940247600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511940247600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511940247600 ""}
