Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/70-82/Univesal_Shift_Register/Transmitter_Receiver_isim_beh.exe -prj D:/70-82/Univesal_Shift_Register/Transmitter_Receiver_beh.prj work.Transmitter_Receiver work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/70-82/Univesal_Shift_Register/usr_trx.v" into library work
Analyzing Verilog file "D:/70-82/Univesal_Shift_Register/Receiver.v" into library work
WARNING:HDLCompiler:327 - "D:/70-82/Univesal_Shift_Register/Receiver.v" Line 42: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "D:/70-82/Univesal_Shift_Register/Transmitter-Receiver.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "D:/70-82/Univesal_Shift_Register/Transmitter-Receiver.v" Line 26: Target <serial_output> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "D:/70-82/Univesal_Shift_Register/Transmitter-Receiver.v" Line 26: Size mismatch in connection of port <select>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:327 - "D:/70-82/Univesal_Shift_Register/Receiver.v" Line 42: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:189 - "D:/70-82/Univesal_Shift_Register/Transmitter-Receiver.v" Line 27: Size mismatch in connection of port <select>. Formal port size is 2-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module usr_trx
Compiling module Receiver
Compiling module Transmitter_Receiver
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/70-82/Univesal_Shift_Register/Transmitter_Receiver_isim_beh.exe
Fuse Memory Usage: 28476 KB
Fuse CPU Usage: 499 ms
