<stg><name>conv_1</name>


<trans_list>

<trans id="209" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten21 = phi i12 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i5 [ 0, %0 ], [ %select_ln32_1, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3  %c_0 = phi i5 [ 0, %0 ], [ %select_ln32_5, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4  %f_0 = phi i3 [ 0, %0 ], [ %f, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %c = add i5 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %add_ln23_2 = add i5 %c_0, 2

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %icmp_ln8 = icmp eq i12 %indvar_flatten21, -40

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %add_ln8 = add i12 %indvar_flatten21, 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln8, label %3, label %Filter1_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:0  %r = add i5 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:1  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Filter1_Loop_begin:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4056, i64 4056, i64 4056)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:3  %icmp_ln11 = icmp eq i8 %indvar_flatten, -100

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:4  %select_ln32 = select i1 %icmp_ln11, i5 0, i5 %c_0

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:5  %select_ln32_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:6  %zext_ln203 = zext i5 %select_ln32_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:7  %mul_ln203 = mul i10 %zext_ln203, 26

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:8  %select_ln32_2 = select i1 %icmp_ln11, i5 1, i5 %c

]]></Node>
<StgValue><ssdm name="select_ln32_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:9  %select_ln32_3 = select i1 %icmp_ln11, i5 2, i5 %add_ln23_2

]]></Node>
<StgValue><ssdm name="select_ln32_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:10  %xor_ln32 = xor i1 %icmp_ln11, true

]]></Node>
<StgValue><ssdm name="xor_ln32"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_begin:11  %icmp_ln14 = icmp eq i3 %f_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:12  %and_ln32 = and i1 %icmp_ln14, %xor_ln32

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:13  %add_ln23_3 = add i5 %select_ln32, 1

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:14  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:15  %or_ln32 = or i1 %and_ln32, %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:16  %select_ln32_4 = select i1 %or_ln32, i3 0, i3 %f_0

]]></Node>
<StgValue><ssdm name="select_ln32_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:17  %select_ln32_5 = select i1 %and_ln32, i5 %add_ln23_3, i5 %select_ln32

]]></Node>
<StgValue><ssdm name="select_ln32_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:18  %zext_ln32 = zext i5 %select_ln32_5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:19  %zext_ln32_1 = zext i5 %select_ln32_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:20  %add_ln203 = add i10 %zext_ln32_1, %mul_ln203

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:21  %p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln203, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:22  %tmp = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="11">
<![CDATA[
Filter1_Loop_begin:23  %zext_ln203_13 = zext i11 %tmp to i13

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_begin:24  %sub_ln203 = sub i13 %p_shl_cast, %zext_ln203_13

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:25  %add_ln23_4 = add i5 %select_ln32, 2

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:26  %select_ln32_6 = select i1 %and_ln32, i5 %add_ln23_4, i5 %select_ln32_2

]]></Node>
<StgValue><ssdm name="select_ln32_6"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:27  %zext_ln32_2 = zext i5 %select_ln32_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:28  %add_ln23_5 = add i5 %select_ln32, 3

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:29  %select_ln32_7 = select i1 %and_ln32, i5 %add_ln23_5, i5 %select_ln32_3

]]></Node>
<StgValue><ssdm name="select_ln32_7"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:30  %zext_ln32_3 = zext i5 %select_ln32_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:31  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str31049) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:32  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31049)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:33  %zext_ln23 = zext i3 %select_ln32_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:34  %zext_ln203_14 = zext i3 %select_ln32_4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:35  %zext_ln203_15 = zext i3 %select_ln32_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_begin:36  %add_ln203_7 = add i13 %zext_ln203_15, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="13">
<![CDATA[
Filter1_Loop_begin:37  %zext_ln203_16 = zext i13 %add_ln203_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:38  %conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_16

]]></Node>
<StgValue><ssdm name="conv_out_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
Filter1_Loop_begin:39  br label %2

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0  %p_Val2_s = phi i14 [ 0, %Filter1_Loop_begin ], [ %trunc_ln708_2, %W_Row_Loop ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop ]

]]></Node>
<StgValue><ssdm name="wr_0"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln18 = icmp eq i2 %wr_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %wr = add i2 %wr_0, 1

]]></Node>
<StgValue><ssdm name="wr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln18, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %W_Row_Loop

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="2">
<![CDATA[
W_Row_Loop:0  %zext_ln18 = zext i2 %wr_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
W_Row_Loop:4  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %wr_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="5">
<![CDATA[
W_Row_Loop:5  %zext_ln1116 = zext i5 %tmp_s to i6

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
W_Row_Loop:6  %tmp_7 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %wr_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="3">
<![CDATA[
W_Row_Loop:7  %zext_ln1116_8 = zext i3 %tmp_7 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1116_8"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
W_Row_Loop:8  %sub_ln1116 = sub i6 %zext_ln1116, %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="sub_ln1116"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
W_Row_Loop:9  %add_ln1116 = add i6 %sub_ln1116, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="6">
<![CDATA[
W_Row_Loop:10  %sext_ln1116 = sext i6 %add_ln1116 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:11  %conv_1_weights_V_0_a = getelementptr [18 x i9]* @conv_1_weights_V_0, i64 0, i64 %sext_ln1116

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_a"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:12  %conv_1_weights_V_1_a = getelementptr [18 x i9]* @conv_1_weights_V_1, i64 0, i64 %sext_ln1116

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_a"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:13  %conv_1_weights_V_2_a = getelementptr [18 x i9]* @conv_1_weights_V_2, i64 0, i64 %sext_ln1116

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_a"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop:14  %add_ln23 = add i5 %zext_ln18, %select_ln32_1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
W_Row_Loop:15  %tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln23, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="10">
<![CDATA[
W_Row_Loop:16  %zext_ln1117 = zext i10 %tmp_9 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
W_Row_Loop:17  %tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln23, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="7">
<![CDATA[
W_Row_Loop:18  %zext_ln1117_5 = zext i7 %tmp_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1117_5"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:19  %sub_ln1117 = sub i11 %zext_ln1117, %zext_ln1117_5

]]></Node>
<StgValue><ssdm name="sub_ln1117"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:20  %add_ln1117 = add i11 %sub_ln1117, %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:21  %sext_ln1117 = sext i11 %add_ln1117 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:22  %input_V_addr = getelementptr [784 x i14]* %input_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:23  %add_ln1117_2 = add i11 %sub_ln1117, %zext_ln32_2

]]></Node>
<StgValue><ssdm name="add_ln1117_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:24  %sext_ln1117_1 = sext i11 %add_ln1117_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:25  %input_V_addr_1 = getelementptr [784 x i14]* %input_V, i64 0, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="input_V_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:26  %add_ln1117_3 = add i11 %sub_ln1117, %zext_ln32_3

]]></Node>
<StgValue><ssdm name="add_ln1117_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="5">
<![CDATA[
W_Row_Loop:29  %conv_1_weights_V_0_l = load i9* %conv_1_weights_V_0_a, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_l"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="10">
<![CDATA[
W_Row_Loop:31  %input_V_load = load i14* %input_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="5">
<![CDATA[
W_Row_Loop:39  %conv_1_weights_V_1_l = load i9* %conv_1_weights_V_1_a, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_l"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="10">
<![CDATA[
W_Row_Loop:41  %input_V_load_1 = load i14* %input_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="5">
<![CDATA[
W_Row_Loop:50  %conv_1_weights_V_2_l = load i9* %conv_1_weights_V_2_a, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_l"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:27  %zext_ln1117_6 = zext i11 %add_ln1117_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_6"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:28  %input_V_addr_2 = getelementptr [784 x i14]* %input_V, i64 0, i64 %zext_ln1117_6

]]></Node>
<StgValue><ssdm name="input_V_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="5">
<![CDATA[
W_Row_Loop:29  %conv_1_weights_V_0_l = load i9* %conv_1_weights_V_0_a, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_l"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="9">
<![CDATA[
W_Row_Loop:30  %sext_ln1117_2 = sext i9 %conv_1_weights_V_0_l to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_2"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="10">
<![CDATA[
W_Row_Loop:31  %input_V_load = load i14* %input_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="14">
<![CDATA[
W_Row_Loop:32  %sext_ln1118 = sext i14 %input_V_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
W_Row_Loop:33  %mul_ln1118 = mul i24 %sext_ln1118, %sext_ln1117_2

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="28" op_0_bw="24">
<![CDATA[
W_Row_Loop:34  %sext_ln1118_2 = sext i24 %mul_ln1118 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
W_Row_Loop:35  %shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_s, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="22">
<![CDATA[
W_Row_Loop:36  %zext_ln728 = zext i22 %shl_ln to i29

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="28">
<![CDATA[
W_Row_Loop:37  %zext_ln703 = zext i28 %sext_ln1118_2 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
W_Row_Loop:38  %add_ln1192 = add nsw i29 %zext_ln703, %zext_ln728

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="5">
<![CDATA[
W_Row_Loop:39  %conv_1_weights_V_1_l = load i9* %conv_1_weights_V_1_a, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_l"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="9">
<![CDATA[
W_Row_Loop:40  %sext_ln1117_3 = sext i9 %conv_1_weights_V_1_l to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_3"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="10">
<![CDATA[
W_Row_Loop:41  %input_V_load_1 = load i14* %input_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="14">
<![CDATA[
W_Row_Loop:42  %sext_ln1118_3 = sext i14 %input_V_load_1 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
W_Row_Loop:43  %mul_ln1118_1 = mul i24 %sext_ln1118_3, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="28" op_0_bw="24">
<![CDATA[
W_Row_Loop:44  %sext_ln1118_4 = sext i24 %mul_ln1118_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
W_Row_Loop:45  %tmp_11 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
W_Row_Loop:46  %shl_ln728_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_11, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="29" op_0_bw="22">
<![CDATA[
W_Row_Loop:47  %zext_ln728_1 = zext i22 %shl_ln728_1 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="28">
<![CDATA[
W_Row_Loop:48  %zext_ln703_2 = zext i28 %sext_ln1118_4 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
W_Row_Loop:49  %add_ln1192_1 = add nsw i29 %zext_ln703_2, %zext_ln728_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="5">
<![CDATA[
W_Row_Loop:50  %conv_1_weights_V_2_l = load i9* %conv_1_weights_V_2_a, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_l"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="10">
<![CDATA[
W_Row_Loop:52  %input_V_load_2 = load i14* %input_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
W_Row_Loop:56  %tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_1, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str41050) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str41050)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
W_Row_Loop:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str51051) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="9">
<![CDATA[
W_Row_Loop:51  %sext_ln1117_4 = sext i9 %conv_1_weights_V_2_l to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_4"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="10">
<![CDATA[
W_Row_Loop:52  %input_V_load_2 = load i14* %input_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="14">
<![CDATA[
W_Row_Loop:53  %sext_ln1118_5 = sext i14 %input_V_load_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
W_Row_Loop:54  %mul_ln1118_2 = mul i24 %sext_ln1118_5, %sext_ln1117_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="28" op_0_bw="24">
<![CDATA[
W_Row_Loop:55  %sext_ln1118_6 = sext i24 %mul_ln1118_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
W_Row_Loop:57  %shl_ln728_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_12, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="29" op_0_bw="22">
<![CDATA[
W_Row_Loop:58  %zext_ln728_2 = zext i22 %shl_ln728_2 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_2"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="29" op_0_bw="28">
<![CDATA[
W_Row_Loop:59  %zext_ln703_3 = zext i28 %sext_ln1118_6 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_3"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
W_Row_Loop:60  %add_ln1192_2 = add nsw i29 %zext_ln703_3, %zext_ln728_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
W_Row_Loop:61  %trunc_ln708_2 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_2, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop:62  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str41050, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
W_Row_Loop:63  br label %2

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:0  %conv_1_bias_V_addr = getelementptr [6 x i7]* @conv_1_bias_V, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_bias_V_addr"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:1  %p_Val2_28 = load i7* %conv_1_bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="141" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:1  %p_Val2_28 = load i7* %conv_1_bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:2  %sext_ln1265 = sext i7 %p_Val2_28 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:3  %tmp_V_8 = add i14 %sext_ln1265, %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:4  %icmp_ln885 = icmp eq i14 %tmp_V_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:5  br i1 %icmp_ln885, label %.critedge, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv:0  %p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_8, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:1  %tmp_V = sub i14 0, %tmp_V_8

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:2  %tmp_V_9 = select i1 %p_Result_32, i14 %tmp_V, i14 %tmp_V_8

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_9, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv:4  %p_Result_33 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:5  %l = call i32 @llvm.cttz.i32(i32 %p_Result_33, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %sub_ln894 = sub nsw i32 14, %l

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:7  %trunc_ln894 = trunc i32 %sub_ln894 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln894"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %lsb_index = add nsw i32 -53, %sub_ln894

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_17 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:10  %icmp_ln897 = icmp sgt i31 %tmp_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="32">
<![CDATA[
_ifconv:11  %trunc_ln897 = trunc i32 %sub_ln894 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:12  %sub_ln897 = sub i4 4, %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="4">
<![CDATA[
_ifconv:13  %zext_ln897 = zext i4 %sub_ln897 to i14

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:14  %lshr_ln897 = lshr i14 -1, %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:15  %p_Result_29 = and i14 %tmp_V_9, %lshr_ln897

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:16  %icmp_ln897_2 = icmp ne i14 %p_Result_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_2"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %a = and i1 %icmp_ln897, %icmp_ln897_2

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %xor_ln899 = xor i1 %tmp_18, true

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:20  %add_ln899 = add i14 -53, %trunc_ln894

]]></Node>
<StgValue><ssdm name="add_ln899"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:21  %p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_9, i14 %add_ln899)

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %and_ln899 = and i1 %p_Result_30, %xor_ln899

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23  %or_ln899 = or i1 %and_ln899, %a

]]></Node>
<StgValue><ssdm name="or_ln899"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv:24  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  %icmp_ln908 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:41  %trunc_ln893 = trunc i32 %l to i11

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:25  %m = zext i14 %tmp_V_9 to i64

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:26  %zext_ln907_2 = zext i14 %tmp_V_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln907_2"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28  %add_ln908 = add nsw i32 -54, %sub_ln894

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  %lshr_ln908 = lshr i32 %zext_ln907_2, %add_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:30  %zext_ln908 = zext i32 %lshr_ln908 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %sub_ln908 = sub i32 54, %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln908"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:32  %zext_ln908_2 = zext i32 %sub_ln908 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_2"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %shl_ln908 = shl i64 %m, %zext_ln908_2

]]></Node>
<StgValue><ssdm name="shl_ln908"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34  %m_7 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:35  %zext_ln911 = zext i32 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:36  %m_8 = add i64 %zext_ln911, %m_7

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:37  %m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_8, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:38  %m_11 = zext i63 %m_s to i64

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:39  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_8, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:40  %select_ln915 = select i1 %tmp_19, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln915"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:42  %sub_ln915 = sub i11 6, %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:43  %add_ln915 = add i11 %sub_ln915, %select_ln915

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv:44  %tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_32, i11 %add_ln915)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:45  %p_Result_34 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_11, i12 %tmp_8, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:46  %bitcast_ln729 = bitcast i64 %p_Result_34 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln729"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:47  %trunc_ln7 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_8, i32 1, i32 52)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:48  %icmp_ln924 = icmp ne i11 %add_ln915, -1

]]></Node>
<StgValue><ssdm name="icmp_ln924"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:49  %icmp_ln924_2 = icmp eq i52 %trunc_ln7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln924_2"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="197" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924

]]></Node>
<StgValue><ssdm name="or_ln924"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %and_ln924 = and i1 %or_ln924, %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln924"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:53  br i1 %and_ln924, label %Filter1_Loop_end, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln924" val="0"/>
</and_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
.critedge:0  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
Filter1_Loop_end:0  %storemerge = phi i14 [ 0, %.critedge ], [ %tmp_V_8, %_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="14" op_1_bw="12">
<![CDATA[
Filter1_Loop_end:1  store i14 %storemerge, i14* %conv_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter1_Loop_end:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31049, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_end:3  %f = add i3 %select_ln32_4, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_end:4  %add_ln11 = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Filter1_Loop_end:5  %select_ln11 = select i1 %icmp_ln11, i8 1, i8 %add_ln11

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
Filter1_Loop_end:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
