
Sonar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fac4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e18  0800fbd8  0800fbd8  0001fbd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080109f0  080109f0  000209f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  080109f8  080109f8  000209f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08010a00  08010a00  00020a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000a0c  20000000  08010a04  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006ec  20000a0c  08011410  00030a0c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200010f8  08011410  000310f8  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00030a0c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001bb32  00000000  00000000  00030a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004b7a  00000000  00000000  0004c567  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000015c0  00000000  00000000  000510e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001428  00000000  00000000  000526a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001b10b  00000000  00000000  00053ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00019344  00000000  00000000  0006ebdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00083eb9  00000000  00000000  00087f1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0010bdd8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007368  00000000  00000000  0010be2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000a0c 	.word	0x20000a0c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800fbbc 	.word	0x0800fbbc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000a10 	.word	0x20000a10
 800014c:	0800fbbc 	.word	0x0800fbbc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__gesf2>:
 8000d44:	f04f 3cff 	mov.w	ip, #4294967295
 8000d48:	e006      	b.n	8000d58 <__cmpsf2+0x4>
 8000d4a:	bf00      	nop

08000d4c <__lesf2>:
 8000d4c:	f04f 0c01 	mov.w	ip, #1
 8000d50:	e002      	b.n	8000d58 <__cmpsf2+0x4>
 8000d52:	bf00      	nop

08000d54 <__cmpsf2>:
 8000d54:	f04f 0c01 	mov.w	ip, #1
 8000d58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d68:	bf18      	it	ne
 8000d6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d6e:	d011      	beq.n	8000d94 <__cmpsf2+0x40>
 8000d70:	b001      	add	sp, #4
 8000d72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000d76:	bf18      	it	ne
 8000d78:	ea90 0f01 	teqne	r0, r1
 8000d7c:	bf58      	it	pl
 8000d7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000d82:	bf88      	it	hi
 8000d84:	17c8      	asrhi	r0, r1, #31
 8000d86:	bf38      	it	cc
 8000d88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000d8c:	bf18      	it	ne
 8000d8e:	f040 0001 	orrne.w	r0, r0, #1
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d98:	d102      	bne.n	8000da0 <__cmpsf2+0x4c>
 8000d9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000d9e:	d105      	bne.n	8000dac <__cmpsf2+0x58>
 8000da0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000da4:	d1e4      	bne.n	8000d70 <__cmpsf2+0x1c>
 8000da6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000daa:	d0e1      	beq.n	8000d70 <__cmpsf2+0x1c>
 8000dac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop

08000db4 <__aeabi_cfrcmple>:
 8000db4:	4684      	mov	ip, r0
 8000db6:	4608      	mov	r0, r1
 8000db8:	4661      	mov	r1, ip
 8000dba:	e7ff      	b.n	8000dbc <__aeabi_cfcmpeq>

08000dbc <__aeabi_cfcmpeq>:
 8000dbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000dbe:	f7ff ffc9 	bl	8000d54 <__cmpsf2>
 8000dc2:	2800      	cmp	r0, #0
 8000dc4:	bf48      	it	mi
 8000dc6:	f110 0f00 	cmnmi.w	r0, #0
 8000dca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000dcc <__aeabi_fcmpeq>:
 8000dcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dd0:	f7ff fff4 	bl	8000dbc <__aeabi_cfcmpeq>
 8000dd4:	bf0c      	ite	eq
 8000dd6:	2001      	moveq	r0, #1
 8000dd8:	2000      	movne	r0, #0
 8000dda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dde:	bf00      	nop

08000de0 <__aeabi_fcmplt>:
 8000de0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000de4:	f7ff ffea 	bl	8000dbc <__aeabi_cfcmpeq>
 8000de8:	bf34      	ite	cc
 8000dea:	2001      	movcc	r0, #1
 8000dec:	2000      	movcs	r0, #0
 8000dee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000df2:	bf00      	nop

08000df4 <__aeabi_fcmple>:
 8000df4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000df8:	f7ff ffe0 	bl	8000dbc <__aeabi_cfcmpeq>
 8000dfc:	bf94      	ite	ls
 8000dfe:	2001      	movls	r0, #1
 8000e00:	2000      	movhi	r0, #0
 8000e02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e06:	bf00      	nop

08000e08 <__aeabi_fcmpge>:
 8000e08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e0c:	f7ff ffd2 	bl	8000db4 <__aeabi_cfrcmple>
 8000e10:	bf94      	ite	ls
 8000e12:	2001      	movls	r0, #1
 8000e14:	2000      	movhi	r0, #0
 8000e16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e1a:	bf00      	nop

08000e1c <__aeabi_fcmpgt>:
 8000e1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e20:	f7ff ffc8 	bl	8000db4 <__aeabi_cfrcmple>
 8000e24:	bf34      	ite	cc
 8000e26:	2001      	movcc	r0, #1
 8000e28:	2000      	movcs	r0, #0
 8000e2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e2e:	bf00      	nop

08000e30 <__aeabi_ldivmod>:
 8000e30:	b97b      	cbnz	r3, 8000e52 <__aeabi_ldivmod+0x22>
 8000e32:	b972      	cbnz	r2, 8000e52 <__aeabi_ldivmod+0x22>
 8000e34:	2900      	cmp	r1, #0
 8000e36:	bfbe      	ittt	lt
 8000e38:	2000      	movlt	r0, #0
 8000e3a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000e3e:	e006      	blt.n	8000e4e <__aeabi_ldivmod+0x1e>
 8000e40:	bf08      	it	eq
 8000e42:	2800      	cmpeq	r0, #0
 8000e44:	bf1c      	itt	ne
 8000e46:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000e4a:	f04f 30ff 	movne.w	r0, #4294967295
 8000e4e:	f000 b9b9 	b.w	80011c4 <__aeabi_idiv0>
 8000e52:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e56:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e5a:	2900      	cmp	r1, #0
 8000e5c:	db09      	blt.n	8000e72 <__aeabi_ldivmod+0x42>
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	db1a      	blt.n	8000e98 <__aeabi_ldivmod+0x68>
 8000e62:	f000 f84d 	bl	8000f00 <__udivmoddi4>
 8000e66:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e6e:	b004      	add	sp, #16
 8000e70:	4770      	bx	lr
 8000e72:	4240      	negs	r0, r0
 8000e74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	db1b      	blt.n	8000eb4 <__aeabi_ldivmod+0x84>
 8000e7c:	f000 f840 	bl	8000f00 <__udivmoddi4>
 8000e80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e88:	b004      	add	sp, #16
 8000e8a:	4240      	negs	r0, r0
 8000e8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e90:	4252      	negs	r2, r2
 8000e92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e96:	4770      	bx	lr
 8000e98:	4252      	negs	r2, r2
 8000e9a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e9e:	f000 f82f 	bl	8000f00 <__udivmoddi4>
 8000ea2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ea6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000eaa:	b004      	add	sp, #16
 8000eac:	4240      	negs	r0, r0
 8000eae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000eb2:	4770      	bx	lr
 8000eb4:	4252      	negs	r2, r2
 8000eb6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000eba:	f000 f821 	bl	8000f00 <__udivmoddi4>
 8000ebe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ec2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ec6:	b004      	add	sp, #16
 8000ec8:	4252      	negs	r2, r2
 8000eca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ece:	4770      	bx	lr

08000ed0 <__aeabi_uldivmod>:
 8000ed0:	b953      	cbnz	r3, 8000ee8 <__aeabi_uldivmod+0x18>
 8000ed2:	b94a      	cbnz	r2, 8000ee8 <__aeabi_uldivmod+0x18>
 8000ed4:	2900      	cmp	r1, #0
 8000ed6:	bf08      	it	eq
 8000ed8:	2800      	cmpeq	r0, #0
 8000eda:	bf1c      	itt	ne
 8000edc:	f04f 31ff 	movne.w	r1, #4294967295
 8000ee0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ee4:	f000 b96e 	b.w	80011c4 <__aeabi_idiv0>
 8000ee8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000eec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ef0:	f000 f806 	bl	8000f00 <__udivmoddi4>
 8000ef4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ef8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000efc:	b004      	add	sp, #16
 8000efe:	4770      	bx	lr

08000f00 <__udivmoddi4>:
 8000f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f04:	9e08      	ldr	r6, [sp, #32]
 8000f06:	460d      	mov	r5, r1
 8000f08:	4604      	mov	r4, r0
 8000f0a:	468e      	mov	lr, r1
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	f040 8083 	bne.w	8001018 <__udivmoddi4+0x118>
 8000f12:	428a      	cmp	r2, r1
 8000f14:	4617      	mov	r7, r2
 8000f16:	d947      	bls.n	8000fa8 <__udivmoddi4+0xa8>
 8000f18:	fab2 f382 	clz	r3, r2
 8000f1c:	b14b      	cbz	r3, 8000f32 <__udivmoddi4+0x32>
 8000f1e:	f1c3 0120 	rsb	r1, r3, #32
 8000f22:	fa05 fe03 	lsl.w	lr, r5, r3
 8000f26:	fa20 f101 	lsr.w	r1, r0, r1
 8000f2a:	409f      	lsls	r7, r3
 8000f2c:	ea41 0e0e 	orr.w	lr, r1, lr
 8000f30:	409c      	lsls	r4, r3
 8000f32:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000f36:	fbbe fcf8 	udiv	ip, lr, r8
 8000f3a:	fa1f f987 	uxth.w	r9, r7
 8000f3e:	fb08 e21c 	mls	r2, r8, ip, lr
 8000f42:	fb0c f009 	mul.w	r0, ip, r9
 8000f46:	0c21      	lsrs	r1, r4, #16
 8000f48:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000f4c:	4290      	cmp	r0, r2
 8000f4e:	d90a      	bls.n	8000f66 <__udivmoddi4+0x66>
 8000f50:	18ba      	adds	r2, r7, r2
 8000f52:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000f56:	f080 8118 	bcs.w	800118a <__udivmoddi4+0x28a>
 8000f5a:	4290      	cmp	r0, r2
 8000f5c:	f240 8115 	bls.w	800118a <__udivmoddi4+0x28a>
 8000f60:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f64:	443a      	add	r2, r7
 8000f66:	1a12      	subs	r2, r2, r0
 8000f68:	fbb2 f0f8 	udiv	r0, r2, r8
 8000f6c:	fb08 2210 	mls	r2, r8, r0, r2
 8000f70:	fb00 f109 	mul.w	r1, r0, r9
 8000f74:	b2a4      	uxth	r4, r4
 8000f76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000f7a:	42a1      	cmp	r1, r4
 8000f7c:	d909      	bls.n	8000f92 <__udivmoddi4+0x92>
 8000f7e:	193c      	adds	r4, r7, r4
 8000f80:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f84:	f080 8103 	bcs.w	800118e <__udivmoddi4+0x28e>
 8000f88:	42a1      	cmp	r1, r4
 8000f8a:	f240 8100 	bls.w	800118e <__udivmoddi4+0x28e>
 8000f8e:	3802      	subs	r0, #2
 8000f90:	443c      	add	r4, r7
 8000f92:	1a64      	subs	r4, r4, r1
 8000f94:	2100      	movs	r1, #0
 8000f96:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000f9a:	b11e      	cbz	r6, 8000fa4 <__udivmoddi4+0xa4>
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	40dc      	lsrs	r4, r3
 8000fa0:	e9c6 4200 	strd	r4, r2, [r6]
 8000fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa8:	b902      	cbnz	r2, 8000fac <__udivmoddi4+0xac>
 8000faa:	deff      	udf	#255	; 0xff
 8000fac:	fab2 f382 	clz	r3, r2
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d14f      	bne.n	8001054 <__udivmoddi4+0x154>
 8000fb4:	1a8d      	subs	r5, r1, r2
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000fbc:	fa1f f882 	uxth.w	r8, r2
 8000fc0:	fbb5 fcfe 	udiv	ip, r5, lr
 8000fc4:	fb0e 551c 	mls	r5, lr, ip, r5
 8000fc8:	fb08 f00c 	mul.w	r0, r8, ip
 8000fcc:	0c22      	lsrs	r2, r4, #16
 8000fce:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000fd2:	42a8      	cmp	r0, r5
 8000fd4:	d907      	bls.n	8000fe6 <__udivmoddi4+0xe6>
 8000fd6:	197d      	adds	r5, r7, r5
 8000fd8:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000fdc:	d202      	bcs.n	8000fe4 <__udivmoddi4+0xe4>
 8000fde:	42a8      	cmp	r0, r5
 8000fe0:	f200 80e9 	bhi.w	80011b6 <__udivmoddi4+0x2b6>
 8000fe4:	4694      	mov	ip, r2
 8000fe6:	1a2d      	subs	r5, r5, r0
 8000fe8:	fbb5 f0fe 	udiv	r0, r5, lr
 8000fec:	fb0e 5510 	mls	r5, lr, r0, r5
 8000ff0:	fb08 f800 	mul.w	r8, r8, r0
 8000ff4:	b2a4      	uxth	r4, r4
 8000ff6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ffa:	45a0      	cmp	r8, r4
 8000ffc:	d907      	bls.n	800100e <__udivmoddi4+0x10e>
 8000ffe:	193c      	adds	r4, r7, r4
 8001000:	f100 32ff 	add.w	r2, r0, #4294967295
 8001004:	d202      	bcs.n	800100c <__udivmoddi4+0x10c>
 8001006:	45a0      	cmp	r8, r4
 8001008:	f200 80d9 	bhi.w	80011be <__udivmoddi4+0x2be>
 800100c:	4610      	mov	r0, r2
 800100e:	eba4 0408 	sub.w	r4, r4, r8
 8001012:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001016:	e7c0      	b.n	8000f9a <__udivmoddi4+0x9a>
 8001018:	428b      	cmp	r3, r1
 800101a:	d908      	bls.n	800102e <__udivmoddi4+0x12e>
 800101c:	2e00      	cmp	r6, #0
 800101e:	f000 80b1 	beq.w	8001184 <__udivmoddi4+0x284>
 8001022:	2100      	movs	r1, #0
 8001024:	e9c6 0500 	strd	r0, r5, [r6]
 8001028:	4608      	mov	r0, r1
 800102a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800102e:	fab3 f183 	clz	r1, r3
 8001032:	2900      	cmp	r1, #0
 8001034:	d14b      	bne.n	80010ce <__udivmoddi4+0x1ce>
 8001036:	42ab      	cmp	r3, r5
 8001038:	d302      	bcc.n	8001040 <__udivmoddi4+0x140>
 800103a:	4282      	cmp	r2, r0
 800103c:	f200 80b9 	bhi.w	80011b2 <__udivmoddi4+0x2b2>
 8001040:	1a84      	subs	r4, r0, r2
 8001042:	eb65 0303 	sbc.w	r3, r5, r3
 8001046:	2001      	movs	r0, #1
 8001048:	469e      	mov	lr, r3
 800104a:	2e00      	cmp	r6, #0
 800104c:	d0aa      	beq.n	8000fa4 <__udivmoddi4+0xa4>
 800104e:	e9c6 4e00 	strd	r4, lr, [r6]
 8001052:	e7a7      	b.n	8000fa4 <__udivmoddi4+0xa4>
 8001054:	409f      	lsls	r7, r3
 8001056:	f1c3 0220 	rsb	r2, r3, #32
 800105a:	40d1      	lsrs	r1, r2
 800105c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001060:	fbb1 f0fe 	udiv	r0, r1, lr
 8001064:	fa1f f887 	uxth.w	r8, r7
 8001068:	fb0e 1110 	mls	r1, lr, r0, r1
 800106c:	fa24 f202 	lsr.w	r2, r4, r2
 8001070:	409d      	lsls	r5, r3
 8001072:	fb00 fc08 	mul.w	ip, r0, r8
 8001076:	432a      	orrs	r2, r5
 8001078:	0c15      	lsrs	r5, r2, #16
 800107a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800107e:	45ac      	cmp	ip, r5
 8001080:	fa04 f403 	lsl.w	r4, r4, r3
 8001084:	d909      	bls.n	800109a <__udivmoddi4+0x19a>
 8001086:	197d      	adds	r5, r7, r5
 8001088:	f100 31ff 	add.w	r1, r0, #4294967295
 800108c:	f080 808f 	bcs.w	80011ae <__udivmoddi4+0x2ae>
 8001090:	45ac      	cmp	ip, r5
 8001092:	f240 808c 	bls.w	80011ae <__udivmoddi4+0x2ae>
 8001096:	3802      	subs	r0, #2
 8001098:	443d      	add	r5, r7
 800109a:	eba5 050c 	sub.w	r5, r5, ip
 800109e:	fbb5 f1fe 	udiv	r1, r5, lr
 80010a2:	fb0e 5c11 	mls	ip, lr, r1, r5
 80010a6:	fb01 f908 	mul.w	r9, r1, r8
 80010aa:	b295      	uxth	r5, r2
 80010ac:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80010b0:	45a9      	cmp	r9, r5
 80010b2:	d907      	bls.n	80010c4 <__udivmoddi4+0x1c4>
 80010b4:	197d      	adds	r5, r7, r5
 80010b6:	f101 32ff 	add.w	r2, r1, #4294967295
 80010ba:	d274      	bcs.n	80011a6 <__udivmoddi4+0x2a6>
 80010bc:	45a9      	cmp	r9, r5
 80010be:	d972      	bls.n	80011a6 <__udivmoddi4+0x2a6>
 80010c0:	3902      	subs	r1, #2
 80010c2:	443d      	add	r5, r7
 80010c4:	eba5 0509 	sub.w	r5, r5, r9
 80010c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80010cc:	e778      	b.n	8000fc0 <__udivmoddi4+0xc0>
 80010ce:	f1c1 0720 	rsb	r7, r1, #32
 80010d2:	408b      	lsls	r3, r1
 80010d4:	fa22 fc07 	lsr.w	ip, r2, r7
 80010d8:	ea4c 0c03 	orr.w	ip, ip, r3
 80010dc:	fa25 f407 	lsr.w	r4, r5, r7
 80010e0:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80010e4:	fbb4 f9fe 	udiv	r9, r4, lr
 80010e8:	fa1f f88c 	uxth.w	r8, ip
 80010ec:	fb0e 4419 	mls	r4, lr, r9, r4
 80010f0:	fa20 f307 	lsr.w	r3, r0, r7
 80010f4:	fb09 fa08 	mul.w	sl, r9, r8
 80010f8:	408d      	lsls	r5, r1
 80010fa:	431d      	orrs	r5, r3
 80010fc:	0c2b      	lsrs	r3, r5, #16
 80010fe:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001102:	45a2      	cmp	sl, r4
 8001104:	fa02 f201 	lsl.w	r2, r2, r1
 8001108:	fa00 f301 	lsl.w	r3, r0, r1
 800110c:	d909      	bls.n	8001122 <__udivmoddi4+0x222>
 800110e:	eb1c 0404 	adds.w	r4, ip, r4
 8001112:	f109 30ff 	add.w	r0, r9, #4294967295
 8001116:	d248      	bcs.n	80011aa <__udivmoddi4+0x2aa>
 8001118:	45a2      	cmp	sl, r4
 800111a:	d946      	bls.n	80011aa <__udivmoddi4+0x2aa>
 800111c:	f1a9 0902 	sub.w	r9, r9, #2
 8001120:	4464      	add	r4, ip
 8001122:	eba4 040a 	sub.w	r4, r4, sl
 8001126:	fbb4 f0fe 	udiv	r0, r4, lr
 800112a:	fb0e 4410 	mls	r4, lr, r0, r4
 800112e:	fb00 fa08 	mul.w	sl, r0, r8
 8001132:	b2ad      	uxth	r5, r5
 8001134:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001138:	45a2      	cmp	sl, r4
 800113a:	d908      	bls.n	800114e <__udivmoddi4+0x24e>
 800113c:	eb1c 0404 	adds.w	r4, ip, r4
 8001140:	f100 35ff 	add.w	r5, r0, #4294967295
 8001144:	d22d      	bcs.n	80011a2 <__udivmoddi4+0x2a2>
 8001146:	45a2      	cmp	sl, r4
 8001148:	d92b      	bls.n	80011a2 <__udivmoddi4+0x2a2>
 800114a:	3802      	subs	r0, #2
 800114c:	4464      	add	r4, ip
 800114e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001152:	fba0 8902 	umull	r8, r9, r0, r2
 8001156:	eba4 040a 	sub.w	r4, r4, sl
 800115a:	454c      	cmp	r4, r9
 800115c:	46c6      	mov	lr, r8
 800115e:	464d      	mov	r5, r9
 8001160:	d319      	bcc.n	8001196 <__udivmoddi4+0x296>
 8001162:	d016      	beq.n	8001192 <__udivmoddi4+0x292>
 8001164:	b15e      	cbz	r6, 800117e <__udivmoddi4+0x27e>
 8001166:	ebb3 020e 	subs.w	r2, r3, lr
 800116a:	eb64 0405 	sbc.w	r4, r4, r5
 800116e:	fa04 f707 	lsl.w	r7, r4, r7
 8001172:	fa22 f301 	lsr.w	r3, r2, r1
 8001176:	431f      	orrs	r7, r3
 8001178:	40cc      	lsrs	r4, r1
 800117a:	e9c6 7400 	strd	r7, r4, [r6]
 800117e:	2100      	movs	r1, #0
 8001180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001184:	4631      	mov	r1, r6
 8001186:	4630      	mov	r0, r6
 8001188:	e70c      	b.n	8000fa4 <__udivmoddi4+0xa4>
 800118a:	468c      	mov	ip, r1
 800118c:	e6eb      	b.n	8000f66 <__udivmoddi4+0x66>
 800118e:	4610      	mov	r0, r2
 8001190:	e6ff      	b.n	8000f92 <__udivmoddi4+0x92>
 8001192:	4543      	cmp	r3, r8
 8001194:	d2e6      	bcs.n	8001164 <__udivmoddi4+0x264>
 8001196:	ebb8 0e02 	subs.w	lr, r8, r2
 800119a:	eb69 050c 	sbc.w	r5, r9, ip
 800119e:	3801      	subs	r0, #1
 80011a0:	e7e0      	b.n	8001164 <__udivmoddi4+0x264>
 80011a2:	4628      	mov	r0, r5
 80011a4:	e7d3      	b.n	800114e <__udivmoddi4+0x24e>
 80011a6:	4611      	mov	r1, r2
 80011a8:	e78c      	b.n	80010c4 <__udivmoddi4+0x1c4>
 80011aa:	4681      	mov	r9, r0
 80011ac:	e7b9      	b.n	8001122 <__udivmoddi4+0x222>
 80011ae:	4608      	mov	r0, r1
 80011b0:	e773      	b.n	800109a <__udivmoddi4+0x19a>
 80011b2:	4608      	mov	r0, r1
 80011b4:	e749      	b.n	800104a <__udivmoddi4+0x14a>
 80011b6:	f1ac 0c02 	sub.w	ip, ip, #2
 80011ba:	443d      	add	r5, r7
 80011bc:	e713      	b.n	8000fe6 <__udivmoddi4+0xe6>
 80011be:	3802      	subs	r0, #2
 80011c0:	443c      	add	r4, r7
 80011c2:	e724      	b.n	800100e <__udivmoddi4+0x10e>

080011c4 <__aeabi_idiv0>:
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop

080011c8 <BUTTON_init>:
static volatile bool_e flag_10ms;
static volatile uint32_t t = 0;
static bool_e initialized = FALSE;

void BUTTON_init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af02      	add	r7, sp, #8
	//Initialisation du port du bouton bleu en entre
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80011ce:	2303      	movs	r3, #3
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	2301      	movs	r3, #1
 80011d4:	2200      	movs	r2, #0
 80011d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011da:	4806      	ldr	r0, [pc, #24]	; (80011f4 <BUTTON_init+0x2c>)
 80011dc:	f001 fbfc 	bl	80029d8 <BSP_GPIO_PinCfg>

	Systick_add_callback_function(&process_ms);
 80011e0:	4805      	ldr	r0, [pc, #20]	; (80011f8 <BUTTON_init+0x30>)
 80011e2:	f003 fba3 	bl	800492c <Systick_add_callback_function>

	initialized = TRUE;
 80011e6:	4b05      	ldr	r3, [pc, #20]	; (80011fc <BUTTON_init+0x34>)
 80011e8:	2201      	movs	r2, #1
 80011ea:	601a      	str	r2, [r3, #0]
}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40010800 	.word	0x40010800
 80011f8:	08001201 	.word	0x08001201
 80011fc:	20000a30 	.word	0x20000a30

08001200 <process_ms>:

static void process_ms(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
	static uint32_t t10ms = 0;
	t10ms = (t10ms + 1)%10;		//incrmentation de la variable t10ms (modulo 10 !)
 8001204:	4b10      	ldr	r3, [pc, #64]	; (8001248 <process_ms+0x48>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	1c59      	adds	r1, r3, #1
 800120a:	4b10      	ldr	r3, [pc, #64]	; (800124c <process_ms+0x4c>)
 800120c:	fba3 2301 	umull	r2, r3, r3, r1
 8001210:	08da      	lsrs	r2, r3, #3
 8001212:	4613      	mov	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4413      	add	r3, r2
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	1aca      	subs	r2, r1, r3
 800121c:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <process_ms+0x48>)
 800121e:	601a      	str	r2, [r3, #0]
	if(!t10ms)
 8001220:	4b09      	ldr	r3, [pc, #36]	; (8001248 <process_ms+0x48>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d102      	bne.n	800122e <process_ms+0x2e>
		flag_10ms = TRUE; //toutes les 10ms, on lve ce flag.
 8001228:	4b09      	ldr	r3, [pc, #36]	; (8001250 <process_ms+0x50>)
 800122a:	2201      	movs	r2, #1
 800122c:	601a      	str	r2, [r3, #0]
	if(t)
 800122e:	4b09      	ldr	r3, [pc, #36]	; (8001254 <process_ms+0x54>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d004      	beq.n	8001240 <process_ms+0x40>
		t--;
 8001236:	4b07      	ldr	r3, [pc, #28]	; (8001254 <process_ms+0x54>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	3b01      	subs	r3, #1
 800123c:	4a05      	ldr	r2, [pc, #20]	; (8001254 <process_ms+0x54>)
 800123e:	6013      	str	r3, [r2, #0]
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr
 8001248:	20000a34 	.word	0x20000a34
 800124c:	cccccccd 	.word	0xcccccccd
 8001250:	20000a28 	.word	0x20000a28
 8001254:	20000a2c 	.word	0x20000a2c

08001258 <BUTTON_state_machine>:
	Elle doit tre appele en boucle trs rgulirement.
	Prcondition : avoir appel auparavant BUTTON_init();
	Si un appui vient d'tre fait, elle renverra BUTTON_EVENT_SHORT_PRESS ou BUTTON_EVENT_LONG_PRESS
*/
button_event_e BUTTON_state_machine(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
	* 	"state" DOIT GARDER SA VALEUR d'un appel  l'autre de la fonction.
	*	Une place lui est rserve en mmoire de faon permanente
	*	(et non pas temporaire dans la pile !)
	*/

	button_event_e ret = BUTTON_EVENT_NONE;
 800125e:	2300      	movs	r3, #0
 8001260:	71fb      	strb	r3, [r7, #7]
	bool_e current_button;

	if(flag_10ms && initialized)	//le cadencement de cette portion de code  10ms permet d'liminer l'effet des rebonds sur le signal en provenance du bouton.
 8001262:	4b36      	ldr	r3, [pc, #216]	; (800133c <BUTTON_state_machine+0xe4>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d05b      	beq.n	8001322 <BUTTON_state_machine+0xca>
 800126a:	4b35      	ldr	r3, [pc, #212]	; (8001340 <BUTTON_state_machine+0xe8>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d057      	beq.n	8001322 <BUTTON_state_machine+0xca>
	{
		flag_10ms = FALSE;
 8001272:	4b32      	ldr	r3, [pc, #200]	; (800133c <BUTTON_state_machine+0xe4>)
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
		current_button = !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
 8001278:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800127c:	4831      	ldr	r0, [pc, #196]	; (8001344 <BUTTON_state_machine+0xec>)
 800127e:	f005 f923 	bl	80064c8 <HAL_GPIO_ReadPin>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	bf0c      	ite	eq
 8001288:	2301      	moveq	r3, #1
 800128a:	2300      	movne	r3, #0
 800128c:	b2db      	uxtb	r3, r3
 800128e:	603b      	str	r3, [r7, #0]
		switch(state)
 8001290:	4b2d      	ldr	r3, [pc, #180]	; (8001348 <BUTTON_state_machine+0xf0>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b03      	cmp	r3, #3
 8001296:	d840      	bhi.n	800131a <BUTTON_state_machine+0xc2>
 8001298:	a201      	add	r2, pc, #4	; (adr r2, 80012a0 <BUTTON_state_machine+0x48>)
 800129a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800129e:	bf00      	nop
 80012a0:	080012b1 	.word	0x080012b1
 80012a4:	080012b9 	.word	0x080012b9
 80012a8:	080012d5 	.word	0x080012d5
 80012ac:	08001307 	.word	0x08001307
		{
			case INIT:
				state = WAIT_BUTTON;	//Changement d'tat
 80012b0:	4b25      	ldr	r3, [pc, #148]	; (8001348 <BUTTON_state_machine+0xf0>)
 80012b2:	2201      	movs	r2, #1
 80012b4:	701a      	strb	r2, [r3, #0]
				break;
 80012b6:	e03b      	b.n	8001330 <BUTTON_state_machine+0xd8>
			case WAIT_BUTTON:
				if(current_button)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d033      	beq.n	8001326 <BUTTON_state_machine+0xce>
				{
					printf("[BUTTON      ] button pressed\n");
 80012be:	4823      	ldr	r0, [pc, #140]	; (800134c <BUTTON_state_machine+0xf4>)
 80012c0:	f007 fe28 	bl	8008f14 <puts>
					t=LONG_PRESS_DURATION;	//Action ralise sur la transition.
 80012c4:	4b22      	ldr	r3, [pc, #136]	; (8001350 <BUTTON_state_machine+0xf8>)
 80012c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012ca:	601a      	str	r2, [r3, #0]
					state = BUTTON_PRESSED;	//Changement d'tat conditionn  "if(current_button)"
 80012cc:	4b1e      	ldr	r3, [pc, #120]	; (8001348 <BUTTON_state_machine+0xf0>)
 80012ce:	2202      	movs	r2, #2
 80012d0:	701a      	strb	r2, [r3, #0]
				}
				break;
 80012d2:	e028      	b.n	8001326 <BUTTON_state_machine+0xce>
			case BUTTON_PRESSED:
				if(t==0)
 80012d4:	4b1e      	ldr	r3, [pc, #120]	; (8001350 <BUTTON_state_machine+0xf8>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d108      	bne.n	80012ee <BUTTON_state_machine+0x96>
				{
					ret = BUTTON_EVENT_LONG_PRESS;
 80012dc:	2302      	movs	r3, #2
 80012de:	71fb      	strb	r3, [r7, #7]
					printf("[BUTTON      ] long press event\n");
 80012e0:	481c      	ldr	r0, [pc, #112]	; (8001354 <BUTTON_state_machine+0xfc>)
 80012e2:	f007 fe17 	bl	8008f14 <puts>
					state = WAIT_RELEASE;		//le temps est coul, c'tait un appui long !
 80012e6:	4b18      	ldr	r3, [pc, #96]	; (8001348 <BUTTON_state_machine+0xf0>)
 80012e8:	2203      	movs	r2, #3
 80012ea:	701a      	strb	r2, [r3, #0]
				{
					ret = BUTTON_EVENT_SHORT_PRESS;
					printf("[BUTTON      ] short press event\n");
					state = WAIT_BUTTON;	//le bouton a t relch avant l'coulement du temps, c'tait un appui court !
				}
				break;
 80012ec:	e01d      	b.n	800132a <BUTTON_state_machine+0xd2>
				else if(!current_button)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d11a      	bne.n	800132a <BUTTON_state_machine+0xd2>
					ret = BUTTON_EVENT_SHORT_PRESS;
 80012f4:	2301      	movs	r3, #1
 80012f6:	71fb      	strb	r3, [r7, #7]
					printf("[BUTTON      ] short press event\n");
 80012f8:	4817      	ldr	r0, [pc, #92]	; (8001358 <BUTTON_state_machine+0x100>)
 80012fa:	f007 fe0b 	bl	8008f14 <puts>
					state = WAIT_BUTTON;	//le bouton a t relch avant l'coulement du temps, c'tait un appui court !
 80012fe:	4b12      	ldr	r3, [pc, #72]	; (8001348 <BUTTON_state_machine+0xf0>)
 8001300:	2201      	movs	r2, #1
 8001302:	701a      	strb	r2, [r3, #0]
				break;
 8001304:	e011      	b.n	800132a <BUTTON_state_machine+0xd2>

			case WAIT_RELEASE:
				if(!current_button)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d110      	bne.n	800132e <BUTTON_state_machine+0xd6>
				{
					printf("[BUTTON      ] release button after long press\n");
 800130c:	4813      	ldr	r0, [pc, #76]	; (800135c <BUTTON_state_machine+0x104>)
 800130e:	f007 fe01 	bl	8008f14 <puts>
					state = WAIT_BUTTON;
 8001312:	4b0d      	ldr	r3, [pc, #52]	; (8001348 <BUTTON_state_machine+0xf0>)
 8001314:	2201      	movs	r2, #1
 8001316:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001318:	e009      	b.n	800132e <BUTTON_state_machine+0xd6>
			default:
				state = INIT;	//N'est jamais sens se produire.
 800131a:	4b0b      	ldr	r3, [pc, #44]	; (8001348 <BUTTON_state_machine+0xf0>)
 800131c:	2200      	movs	r2, #0
 800131e:	701a      	strb	r2, [r3, #0]
				break;
 8001320:	e006      	b.n	8001330 <BUTTON_state_machine+0xd8>
		}
	}
 8001322:	bf00      	nop
 8001324:	e004      	b.n	8001330 <BUTTON_state_machine+0xd8>
				break;
 8001326:	bf00      	nop
 8001328:	e002      	b.n	8001330 <BUTTON_state_machine+0xd8>
				break;
 800132a:	bf00      	nop
 800132c:	e000      	b.n	8001330 <BUTTON_state_machine+0xd8>
				break;
 800132e:	bf00      	nop
	return ret;
 8001330:	79fb      	ldrb	r3, [r7, #7]
}
 8001332:	4618      	mov	r0, r3
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	20000a28 	.word	0x20000a28
 8001340:	20000a30 	.word	0x20000a30
 8001344:	40010800 	.word	0x40010800
 8001348:	20000a38 	.word	0x20000a38
 800134c:	0800fbd8 	.word	0x0800fbd8
 8001350:	20000a2c 	.word	0x20000a2c
 8001354:	0800fbf8 	.word	0x0800fbf8
 8001358:	0800fc18 	.word	0x0800fc18
 800135c:	0800fc3c 	.word	0x0800fc3c

08001360 <Screen_init>:
extern Quadrilateral static_quadrilateral;
extern Circle closeButton;



void Screen_init(void){
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
	ILI9341_Init();
 8001364:	f003 fb0c 	bl	8004980 <ILI9341_Init>
	XPT2046_init();
 8001368:	f004 f976 	bl	8005658 <XPT2046_init>

	ILI9341_Fill(ILI9341_COLOR_WHITE);					 //Back Color
 800136c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001370:	f003 fd34 	bl	8004ddc <ILI9341_Fill>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	 //Screen Orientation LandScape
 8001374:	2002      	movs	r0, #2
 8001376:	f003 fda7 	bl	8004ec8 <ILI9341_Rotate>

	drawCloseButton();
 800137a:	f000 f815 	bl	80013a8 <drawCloseButton>

	DrawMenu();
 800137e:	f000 f8ed 	bl	800155c <DrawMenu>

	print_screen_current_state_init(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10, closeButton.centerY);
 8001382:	4b08      	ldr	r3, [pc, #32]	; (80013a4 <Screen_init+0x44>)
 8001384:	881a      	ldrh	r2, [r3, #0]
 8001386:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <Screen_init+0x44>)
 8001388:	889b      	ldrh	r3, [r3, #4]
 800138a:	4413      	add	r3, r2
 800138c:	b29b      	uxth	r3, r3
 800138e:	3307      	adds	r3, #7
 8001390:	b29b      	uxth	r3, r3
 8001392:	4a04      	ldr	r2, [pc, #16]	; (80013a4 <Screen_init+0x44>)
 8001394:	8852      	ldrh	r2, [r2, #2]
 8001396:	4611      	mov	r1, r2
 8001398:	4618      	mov	r0, r3
 800139a:	f000 f9b7 	bl	800170c <print_screen_current_state_init>
}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000008 	.word	0x20000008

080013a8 <drawCloseButton>:


void drawCloseButton(void) {
 80013a8:	b590      	push	{r4, r7, lr}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af02      	add	r7, sp, #8
    ILI9341_DrawFilledCircle(closeButton.centerX, closeButton.centerY, closeButton.radius, ILI9341_COLOR_RED);
 80013ae:	4b23      	ldr	r3, [pc, #140]	; (800143c <drawCloseButton+0x94>)
 80013b0:	881b      	ldrh	r3, [r3, #0]
 80013b2:	b218      	sxth	r0, r3
 80013b4:	4b21      	ldr	r3, [pc, #132]	; (800143c <drawCloseButton+0x94>)
 80013b6:	885b      	ldrh	r3, [r3, #2]
 80013b8:	b219      	sxth	r1, r3
 80013ba:	4b20      	ldr	r3, [pc, #128]	; (800143c <drawCloseButton+0x94>)
 80013bc:	889b      	ldrh	r3, [r3, #4]
 80013be:	b21a      	sxth	r2, r3
 80013c0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80013c4:	f004 f85a 	bl	800547c <ILI9341_DrawFilledCircle>

    // Dessiner une croix blanche pour indiquer la fermeture
    // Calculer les coordonnes pour centrer les lignes sur le centre du cercle
    int16_t line_length = 10; // Longueur de chaque ligne
 80013c8:	230a      	movs	r3, #10
 80013ca:	80fb      	strh	r3, [r7, #6]
    ILI9341_DrawLine(closeButton.centerX - line_length, closeButton.centerY - line_length, closeButton.centerX + line_length, closeButton.centerY + line_length, ILI9341_COLOR_WHITE);
 80013cc:	4b1b      	ldr	r3, [pc, #108]	; (800143c <drawCloseButton+0x94>)
 80013ce:	881a      	ldrh	r2, [r3, #0]
 80013d0:	88fb      	ldrh	r3, [r7, #6]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	b298      	uxth	r0, r3
 80013d6:	4b19      	ldr	r3, [pc, #100]	; (800143c <drawCloseButton+0x94>)
 80013d8:	885a      	ldrh	r2, [r3, #2]
 80013da:	88fb      	ldrh	r3, [r7, #6]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	b299      	uxth	r1, r3
 80013e0:	4b16      	ldr	r3, [pc, #88]	; (800143c <drawCloseButton+0x94>)
 80013e2:	881a      	ldrh	r2, [r3, #0]
 80013e4:	88fb      	ldrh	r3, [r7, #6]
 80013e6:	4413      	add	r3, r2
 80013e8:	b29c      	uxth	r4, r3
 80013ea:	4b14      	ldr	r3, [pc, #80]	; (800143c <drawCloseButton+0x94>)
 80013ec:	885a      	ldrh	r2, [r3, #2]
 80013ee:	88fb      	ldrh	r3, [r7, #6]
 80013f0:	4413      	add	r3, r2
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013f8:	9200      	str	r2, [sp, #0]
 80013fa:	4622      	mov	r2, r4
 80013fc:	f003 feee 	bl	80051dc <ILI9341_DrawLine>
    ILI9341_DrawLine(closeButton.centerX - line_length, closeButton.centerY + line_length, closeButton.centerX + line_length, closeButton.centerY - line_length, ILI9341_COLOR_WHITE);
 8001400:	4b0e      	ldr	r3, [pc, #56]	; (800143c <drawCloseButton+0x94>)
 8001402:	881a      	ldrh	r2, [r3, #0]
 8001404:	88fb      	ldrh	r3, [r7, #6]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	b298      	uxth	r0, r3
 800140a:	4b0c      	ldr	r3, [pc, #48]	; (800143c <drawCloseButton+0x94>)
 800140c:	885a      	ldrh	r2, [r3, #2]
 800140e:	88fb      	ldrh	r3, [r7, #6]
 8001410:	4413      	add	r3, r2
 8001412:	b299      	uxth	r1, r3
 8001414:	4b09      	ldr	r3, [pc, #36]	; (800143c <drawCloseButton+0x94>)
 8001416:	881a      	ldrh	r2, [r3, #0]
 8001418:	88fb      	ldrh	r3, [r7, #6]
 800141a:	4413      	add	r3, r2
 800141c:	b29c      	uxth	r4, r3
 800141e:	4b07      	ldr	r3, [pc, #28]	; (800143c <drawCloseButton+0x94>)
 8001420:	885a      	ldrh	r2, [r3, #2]
 8001422:	88fb      	ldrh	r3, [r7, #6]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	b29b      	uxth	r3, r3
 8001428:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800142c:	9200      	str	r2, [sp, #0]
 800142e:	4622      	mov	r2, r4
 8001430:	f003 fed4 	bl	80051dc <ILI9341_DrawLine>
}
 8001434:	bf00      	nop
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	bd90      	pop	{r4, r7, pc}
 800143c:	20000008 	.word	0x20000008

08001440 <isClickedOnRectangle>:




bool_e isClickedOnRectangle(uint16_t click_x, uint16_t click_y, uint16_t rect_x1, uint16_t rect_y1, uint16_t rect_x2, uint16_t rect_y2) {
 8001440:	b490      	push	{r4, r7}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	4604      	mov	r4, r0
 8001448:	4608      	mov	r0, r1
 800144a:	4611      	mov	r1, r2
 800144c:	461a      	mov	r2, r3
 800144e:	4623      	mov	r3, r4
 8001450:	80fb      	strh	r3, [r7, #6]
 8001452:	4603      	mov	r3, r0
 8001454:	80bb      	strh	r3, [r7, #4]
 8001456:	460b      	mov	r3, r1
 8001458:	807b      	strh	r3, [r7, #2]
 800145a:	4613      	mov	r3, r2
 800145c:	803b      	strh	r3, [r7, #0]
    // Vrifier si les coordonnes du clic sont  l'intrieur des limites du rectangle
    if ((click_x >= rect_x1 && click_x <= rect_x2) && (click_y >= rect_y1 && click_y <= rect_y2)) {
 800145e:	88fa      	ldrh	r2, [r7, #6]
 8001460:	887b      	ldrh	r3, [r7, #2]
 8001462:	429a      	cmp	r2, r3
 8001464:	d30d      	bcc.n	8001482 <isClickedOnRectangle+0x42>
 8001466:	88fa      	ldrh	r2, [r7, #6]
 8001468:	8a3b      	ldrh	r3, [r7, #16]
 800146a:	429a      	cmp	r2, r3
 800146c:	d809      	bhi.n	8001482 <isClickedOnRectangle+0x42>
 800146e:	88ba      	ldrh	r2, [r7, #4]
 8001470:	883b      	ldrh	r3, [r7, #0]
 8001472:	429a      	cmp	r2, r3
 8001474:	d305      	bcc.n	8001482 <isClickedOnRectangle+0x42>
 8001476:	88ba      	ldrh	r2, [r7, #4]
 8001478:	8abb      	ldrh	r3, [r7, #20]
 800147a:	429a      	cmp	r2, r3
 800147c:	d801      	bhi.n	8001482 <isClickedOnRectangle+0x42>
        return TRUE; // Le clic est  l'intrieur du rectangle
 800147e:	2301      	movs	r3, #1
 8001480:	e000      	b.n	8001484 <isClickedOnRectangle+0x44>
    } else {
        return FALSE; // Le clic n'est pas  l'intrieur du rectangle
 8001482:	2300      	movs	r3, #0
    }
}
 8001484:	4618      	mov	r0, r3
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bc90      	pop	{r4, r7}
 800148c:	4770      	bx	lr

0800148e <isClickedOnCircle>:




bool_e isClickedOnCircle(uint16_t click_x, uint16_t click_y, uint16_t circle_x, uint16_t circle_y, uint16_t radius) {
 800148e:	b5b0      	push	{r4, r5, r7, lr}
 8001490:	b084      	sub	sp, #16
 8001492:	af00      	add	r7, sp, #0
 8001494:	4604      	mov	r4, r0
 8001496:	4608      	mov	r0, r1
 8001498:	4611      	mov	r1, r2
 800149a:	461a      	mov	r2, r3
 800149c:	4623      	mov	r3, r4
 800149e:	80fb      	strh	r3, [r7, #6]
 80014a0:	4603      	mov	r3, r0
 80014a2:	80bb      	strh	r3, [r7, #4]
 80014a4:	460b      	mov	r3, r1
 80014a6:	807b      	strh	r3, [r7, #2]
 80014a8:	4613      	mov	r3, r2
 80014aa:	803b      	strh	r3, [r7, #0]
    //int16_t distance_squared = (click_x - circle_x) * (click_x - circle_x) + (click_y - circle_y) * (click_y - circle_y);	// Calculer la distance entre les coordonnes du clic et le centre du cercle
    float distance_squared = sqrt(pow(click_x - circle_x, 2) + pow(click_y - circle_y, 2));
 80014ac:	88fa      	ldrh	r2, [r7, #6]
 80014ae:	887b      	ldrh	r3, [r7, #2]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7fe ffa6 	bl	8000404 <__aeabi_i2d>
 80014b8:	f04f 0200 	mov.w	r2, #0
 80014bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014c0:	f00d fbc2 	bl	800ec48 <pow>
 80014c4:	4604      	mov	r4, r0
 80014c6:	460d      	mov	r5, r1
 80014c8:	88ba      	ldrh	r2, [r7, #4]
 80014ca:	883b      	ldrh	r3, [r7, #0]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7fe ff98 	bl	8000404 <__aeabi_i2d>
 80014d4:	f04f 0200 	mov.w	r2, #0
 80014d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014dc:	f00d fbb4 	bl	800ec48 <pow>
 80014e0:	4602      	mov	r2, r0
 80014e2:	460b      	mov	r3, r1
 80014e4:	4620      	mov	r0, r4
 80014e6:	4629      	mov	r1, r5
 80014e8:	f7fe fe40 	bl	800016c <__adddf3>
 80014ec:	4602      	mov	r2, r0
 80014ee:	460b      	mov	r3, r1
 80014f0:	4610      	mov	r0, r2
 80014f2:	4619      	mov	r1, r3
 80014f4:	f00d fc54 	bl	800eda0 <sqrt>
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4610      	mov	r0, r2
 80014fe:	4619      	mov	r1, r3
 8001500:	f7ff fac2 	bl	8000a88 <__aeabi_d2f>
 8001504:	4603      	mov	r3, r0
 8001506:	60fb      	str	r3, [r7, #12]

    // Vrifier si la distance est infrieure ou gale au rayon du cercle au carr
    //if (distance_squared <= radius * radius) {
    if (distance_squared <= (float)radius ) {
 8001508:	8c3b      	ldrh	r3, [r7, #32]
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff fbc2 	bl	8000c94 <__aeabi_ui2f>
 8001510:	4603      	mov	r3, r0
 8001512:	4619      	mov	r1, r3
 8001514:	68f8      	ldr	r0, [r7, #12]
 8001516:	f7ff fc6d 	bl	8000df4 <__aeabi_fcmple>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <isClickedOnCircle+0x96>
        return TRUE; // Le clic est  l'intrieur du cercle
 8001520:	2301      	movs	r3, #1
 8001522:	e000      	b.n	8001526 <isClickedOnCircle+0x98>
    } else {
        return FALSE; // Le clic n'est pas  l'intrieur du cercle
 8001524:	2300      	movs	r3, #0
    }
}
 8001526:	4618      	mov	r0, r3
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bdb0      	pop	{r4, r5, r7, pc}

0800152e <DrawQuadrilateral>:




void DrawQuadrilateral(Quadrilateral quadrilatere_local, uint16_t color){
 800152e:	b590      	push	{r4, r7, lr}
 8001530:	b087      	sub	sp, #28
 8001532:	af02      	add	r7, sp, #8
 8001534:	f107 0308 	add.w	r3, r7, #8
 8001538:	e883 0003 	stmia.w	r3, {r0, r1}
 800153c:	4613      	mov	r3, r2
 800153e:	80fb      	strh	r3, [r7, #6]
	ILI9341_DrawRectangle(quadrilatere_local.x1, quadrilatere_local.y1, quadrilatere_local.x2, quadrilatere_local.y2, color);
 8001540:	8938      	ldrh	r0, [r7, #8]
 8001542:	8979      	ldrh	r1, [r7, #10]
 8001544:	89ba      	ldrh	r2, [r7, #12]
 8001546:	89fc      	ldrh	r4, [r7, #14]
 8001548:	88fb      	ldrh	r3, [r7, #6]
 800154a:	9300      	str	r3, [sp, #0]
 800154c:	4623      	mov	r3, r4
 800154e:	f003 ff25 	bl	800539c <ILI9341_DrawRectangle>
}
 8001552:	bf00      	nop
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	bd90      	pop	{r4, r7, pc}
	...

0800155c <DrawMenu>:
	ILI9341_DrawRectangle(quadrilatere_local.x1, quadrilatere_local.y1, quadrilatere_local.x2, quadrilatere_local.y2, ILI9341_COLOR_BLACK);

}


void DrawMenu(void){
 800155c:	b590      	push	{r4, r7, lr}
 800155e:	b087      	sub	sp, #28
 8001560:	af02      	add	r7, sp, #8
	//Code temporaire
	DrawQuadrilateral(static_quadrilateral, ILI9341_COLOR_BLACK);		// Dessiner le quadrilatre
 8001562:	4b4b      	ldr	r3, [pc, #300]	; (8001690 <DrawMenu+0x134>)
 8001564:	2200      	movs	r2, #0
 8001566:	e893 0003 	ldmia.w	r3, {r0, r1}
 800156a:	f7ff ffe0 	bl	800152e <DrawQuadrilateral>
	//Code temporaire

	uint16_t x1 = 70;
 800156e:	2346      	movs	r3, #70	; 0x46
 8001570:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = 70;
 8001572:	2346      	movs	r3, #70	; 0x46
 8001574:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = 230;
 8001576:	23e6      	movs	r3, #230	; 0xe6
 8001578:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = 110;
 800157a:	236e      	movs	r3, #110	; 0x6e
 800157c:	813b      	strh	r3, [r7, #8]

	uint16_t delta1 = 2;
 800157e:	2302      	movs	r3, #2
 8001580:	80fb      	strh	r3, [r7, #6]
	uint16_t delta2 = y2 - y1 + 15;
 8001582:	893a      	ldrh	r2, [r7, #8]
 8001584:	89bb      	ldrh	r3, [r7, #12]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	b29b      	uxth	r3, r3
 800158a:	330f      	adds	r3, #15
 800158c:	80bb      	strh	r3, [r7, #4]

	uint16_t width = 0;
 800158e:	2300      	movs	r3, #0
 8001590:	807b      	strh	r3, [r7, #2]
    uint16_t height = 0;
 8001592:	2300      	movs	r3, #0
 8001594:	803b      	strh	r3, [r7, #0]
    
    ILI9341_GetStringSize("CHOIX 1", &Font_7x10, &width, &height);
 8001596:	463b      	mov	r3, r7
 8001598:	1cba      	adds	r2, r7, #2
 800159a:	493e      	ldr	r1, [pc, #248]	; (8001694 <DrawMenu+0x138>)
 800159c:	483e      	ldr	r0, [pc, #248]	; (8001698 <DrawMenu+0x13c>)
 800159e:	f003 fd49 	bl	8005034 <ILI9341_GetStringSize>

	ILI9341_INT_Fill(x1, y1, x2, y2, 0x07D6);
 80015a2:	89f8      	ldrh	r0, [r7, #14]
 80015a4:	89b9      	ldrh	r1, [r7, #12]
 80015a6:	897a      	ldrh	r2, [r7, #10]
 80015a8:	893b      	ldrh	r3, [r7, #8]
 80015aa:	f240 74d6 	movw	r4, #2006	; 0x7d6
 80015ae:	9400      	str	r4, [sp, #0]
 80015b0:	f003 fc2c 	bl	8004e0c <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1, x2 - delta1, y2 - delta1, ILI9341_COLOR_GREEN);
 80015b4:	89fa      	ldrh	r2, [r7, #14]
 80015b6:	88fb      	ldrh	r3, [r7, #6]
 80015b8:	18d0      	adds	r0, r2, r3
 80015ba:	89ba      	ldrh	r2, [r7, #12]
 80015bc:	88fb      	ldrh	r3, [r7, #6]
 80015be:	18d1      	adds	r1, r2, r3
 80015c0:	897a      	ldrh	r2, [r7, #10]
 80015c2:	88fb      	ldrh	r3, [r7, #6]
 80015c4:	1ad4      	subs	r4, r2, r3
 80015c6:	893a      	ldrh	r2, [r7, #8]
 80015c8:	88fb      	ldrh	r3, [r7, #6]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80015d0:	9200      	str	r2, [sp, #0]
 80015d2:	4622      	mov	r2, r4
 80015d4:	f003 fc1a 	bl	8004e0c <ILI9341_INT_Fill>
	ILI9341_Puts(x1 + delta1 * 4, y1 + delta1 * 4, "CHOIX 1", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_GREEN);
 80015d8:	88fb      	ldrh	r3, [r7, #6]
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	b29a      	uxth	r2, r3
 80015de:	89fb      	ldrh	r3, [r7, #14]
 80015e0:	4413      	add	r3, r2
 80015e2:	b298      	uxth	r0, r3
 80015e4:	88fb      	ldrh	r3, [r7, #6]
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	89bb      	ldrh	r3, [r7, #12]
 80015ec:	4413      	add	r3, r2
 80015ee:	b299      	uxth	r1, r3
 80015f0:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80015f4:	9301      	str	r3, [sp, #4]
 80015f6:	2300      	movs	r3, #0
 80015f8:	9300      	str	r3, [sp, #0]
 80015fa:	4b26      	ldr	r3, [pc, #152]	; (8001694 <DrawMenu+0x138>)
 80015fc:	4a26      	ldr	r2, [pc, #152]	; (8001698 <DrawMenu+0x13c>)
 80015fe:	f003 fca5 	bl	8004f4c <ILI9341_Puts>


	ILI9341_GetStringSize("CHOIX 2", &Font_7x10, &width, &height);
 8001602:	463b      	mov	r3, r7
 8001604:	1cba      	adds	r2, r7, #2
 8001606:	4923      	ldr	r1, [pc, #140]	; (8001694 <DrawMenu+0x138>)
 8001608:	4824      	ldr	r0, [pc, #144]	; (800169c <DrawMenu+0x140>)
 800160a:	f003 fd13 	bl	8005034 <ILI9341_GetStringSize>

	ILI9341_INT_Fill(x1, y1 + delta2, x2, y2 + delta2, ILI9341_COLOR_GREEN - 0x000A);
 800160e:	89f8      	ldrh	r0, [r7, #14]
 8001610:	89ba      	ldrh	r2, [r7, #12]
 8001612:	88bb      	ldrh	r3, [r7, #4]
 8001614:	18d1      	adds	r1, r2, r3
 8001616:	897c      	ldrh	r4, [r7, #10]
 8001618:	893a      	ldrh	r2, [r7, #8]
 800161a:	88bb      	ldrh	r3, [r7, #4]
 800161c:	4413      	add	r3, r2
 800161e:	f240 72d6 	movw	r2, #2006	; 0x7d6
 8001622:	9200      	str	r2, [sp, #0]
 8001624:	4622      	mov	r2, r4
 8001626:	f003 fbf1 	bl	8004e0c <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1 + delta2, x2 - delta1, y2 - delta1 + delta2, ILI9341_COLOR_GREEN);
 800162a:	89fa      	ldrh	r2, [r7, #14]
 800162c:	88fb      	ldrh	r3, [r7, #6]
 800162e:	18d0      	adds	r0, r2, r3
 8001630:	89ba      	ldrh	r2, [r7, #12]
 8001632:	88fb      	ldrh	r3, [r7, #6]
 8001634:	441a      	add	r2, r3
 8001636:	88bb      	ldrh	r3, [r7, #4]
 8001638:	18d1      	adds	r1, r2, r3
 800163a:	897a      	ldrh	r2, [r7, #10]
 800163c:	88fb      	ldrh	r3, [r7, #6]
 800163e:	1ad4      	subs	r4, r2, r3
 8001640:	893a      	ldrh	r2, [r7, #8]
 8001642:	88fb      	ldrh	r3, [r7, #6]
 8001644:	1ad2      	subs	r2, r2, r3
 8001646:	88bb      	ldrh	r3, [r7, #4]
 8001648:	4413      	add	r3, r2
 800164a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800164e:	9200      	str	r2, [sp, #0]
 8001650:	4622      	mov	r2, r4
 8001652:	f003 fbdb 	bl	8004e0c <ILI9341_INT_Fill>
	ILI9341_Puts(x1 + delta1 * 4, y1 + delta1 * 4 + delta2, "CHOIX 2", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_GREEN);
 8001656:	88fb      	ldrh	r3, [r7, #6]
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	b29a      	uxth	r2, r3
 800165c:	89fb      	ldrh	r3, [r7, #14]
 800165e:	4413      	add	r3, r2
 8001660:	b298      	uxth	r0, r3
 8001662:	88fb      	ldrh	r3, [r7, #6]
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	b29a      	uxth	r2, r3
 8001668:	89bb      	ldrh	r3, [r7, #12]
 800166a:	4413      	add	r3, r2
 800166c:	b29a      	uxth	r2, r3
 800166e:	88bb      	ldrh	r3, [r7, #4]
 8001670:	4413      	add	r3, r2
 8001672:	b299      	uxth	r1, r3
 8001674:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001678:	9301      	str	r3, [sp, #4]
 800167a:	2300      	movs	r3, #0
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	4b05      	ldr	r3, [pc, #20]	; (8001694 <DrawMenu+0x138>)
 8001680:	4a06      	ldr	r2, [pc, #24]	; (800169c <DrawMenu+0x140>)
 8001682:	f003 fc63 	bl	8004f4c <ILI9341_Puts>
}
 8001686:	bf00      	nop
 8001688:	3714      	adds	r7, #20
 800168a:	46bd      	mov	sp, r7
 800168c:	bd90      	pop	{r4, r7, pc}
 800168e:	bf00      	nop
 8001690:	20000000 	.word	0x20000000
 8001694:	20000048 	.word	0x20000048
 8001698:	0800fc6c 	.word	0x0800fc6c
 800169c:	0800fc74 	.word	0x0800fc74

080016a0 <scanning_enable>:



bool_e scanning_enable(void) {
 80016a0:	b5b0      	push	{r4, r5, r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af02      	add	r7, sp, #8
	//printf("PRINT SCANNING ENABLE \n");

	static uint16_t static_x,static_y;
	uint16_t x, y;

	if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 80016a6:	1d39      	adds	r1, r7, #4
 80016a8:	1dbb      	adds	r3, r7, #6
 80016aa:	2201      	movs	r2, #1
 80016ac:	4618      	mov	r0, r3
 80016ae:	f004 f8cd 	bl	800584c <XPT2046_getMedianCoordinates>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d01e      	beq.n	80016f6 <scanning_enable+0x56>

		//ILI9341_Puts(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
		//ILI9341_DrawFilledRectangle(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Current state : ", &Font_7x10), closeButton.centerY, closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Current state : ", &Font_7x10) + string_length("Scanne environnement", &Font_7x10), closeButton.centerY + TEXT_HEIGHT_7_10, ILI9341_COLOR_WHITE);
		//ILI9341_Puts(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Current state : ", &Font_7x10), closeButton.centerY, "Clicked", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);

		static_x = x;
 80016b8:	88fa      	ldrh	r2, [r7, #6]
 80016ba:	4b11      	ldr	r3, [pc, #68]	; (8001700 <scanning_enable+0x60>)
 80016bc:	801a      	strh	r2, [r3, #0]
		static_y = y;
 80016be:	88ba      	ldrh	r2, [r7, #4]
 80016c0:	4b10      	ldr	r3, [pc, #64]	; (8001704 <scanning_enable+0x64>)
 80016c2:	801a      	strh	r2, [r3, #0]


		if(isClickedOnRectangle(static_x, static_y, static_quadrilateral.x1, static_quadrilateral.y1, static_quadrilateral.x2, static_quadrilateral.y2)) {
 80016c4:	4b0e      	ldr	r3, [pc, #56]	; (8001700 <scanning_enable+0x60>)
 80016c6:	8818      	ldrh	r0, [r3, #0]
 80016c8:	4b0e      	ldr	r3, [pc, #56]	; (8001704 <scanning_enable+0x64>)
 80016ca:	8819      	ldrh	r1, [r3, #0]
 80016cc:	4b0e      	ldr	r3, [pc, #56]	; (8001708 <scanning_enable+0x68>)
 80016ce:	881c      	ldrh	r4, [r3, #0]
 80016d0:	4b0d      	ldr	r3, [pc, #52]	; (8001708 <scanning_enable+0x68>)
 80016d2:	885d      	ldrh	r5, [r3, #2]
 80016d4:	4b0c      	ldr	r3, [pc, #48]	; (8001708 <scanning_enable+0x68>)
 80016d6:	889b      	ldrh	r3, [r3, #4]
 80016d8:	4a0b      	ldr	r2, [pc, #44]	; (8001708 <scanning_enable+0x68>)
 80016da:	88d2      	ldrh	r2, [r2, #6]
 80016dc:	9201      	str	r2, [sp, #4]
 80016de:	9300      	str	r3, [sp, #0]
 80016e0:	462b      	mov	r3, r5
 80016e2:	4622      	mov	r2, r4
 80016e4:	f7ff feac 	bl	8001440 <isClickedOnRectangle>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <scanning_enable+0x52>
			return TRUE;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e002      	b.n	80016f8 <scanning_enable+0x58>
		}
		else{
			return FALSE;
 80016f2:	2300      	movs	r3, #0
 80016f4:	e000      	b.n	80016f8 <scanning_enable+0x58>
		}
	}
	else{
		return FALSE;
 80016f6:	2300      	movs	r3, #0
	}
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001700:	20000a3a 	.word	0x20000a3a
 8001704:	20000a3c 	.word	0x20000a3c
 8001708:	20000000 	.word	0x20000000

0800170c <print_screen_current_state_init>:




void print_screen_current_state_init(uint16_t x_pos, uint16_t y_pos) {
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af02      	add	r7, sp, #8
 8001712:	4603      	mov	r3, r0
 8001714:	460a      	mov	r2, r1
 8001716:	80fb      	strh	r3, [r7, #6]
 8001718:	4613      	mov	r3, r2
 800171a:	80bb      	strh	r3, [r7, #4]
	ILI9341_Puts(x_pos, 								y_pos, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800171c:	88b9      	ldrh	r1, [r7, #4]
 800171e:	88f8      	ldrh	r0, [r7, #6]
 8001720:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001724:	9301      	str	r3, [sp, #4]
 8001726:	2300      	movs	r3, #0
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	4b0b      	ldr	r3, [pc, #44]	; (8001758 <print_screen_current_state_init+0x4c>)
 800172c:	4a0b      	ldr	r2, [pc, #44]	; (800175c <print_screen_current_state_init+0x50>)
 800172e:	f003 fc0d 	bl	8004f4c <ILI9341_Puts>
	ILI9341_Puts(x_pos + TEXT_LENGTH_CURRENT_STATE_7_10, y_pos, "None", &Font_7x10, ILI9341_COLOR_RED, ILI9341_COLOR_WHITE);
 8001732:	88fb      	ldrh	r3, [r7, #6]
 8001734:	3370      	adds	r3, #112	; 0x70
 8001736:	b298      	uxth	r0, r3
 8001738:	88b9      	ldrh	r1, [r7, #4]
 800173a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800173e:	9301      	str	r3, [sp, #4]
 8001740:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001744:	9300      	str	r3, [sp, #0]
 8001746:	4b04      	ldr	r3, [pc, #16]	; (8001758 <print_screen_current_state_init+0x4c>)
 8001748:	4a05      	ldr	r2, [pc, #20]	; (8001760 <print_screen_current_state_init+0x54>)
 800174a:	f003 fbff 	bl	8004f4c <ILI9341_Puts>
}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000048 	.word	0x20000048
 800175c:	0800fc7c 	.word	0x0800fc7c
 8001760:	0800fc90 	.word	0x0800fc90

08001764 <string_length>:



uint16_t string_length(const char *str, FontDef_t *font) {
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	6039      	str	r1, [r7, #0]
    uint16_t length = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	81fb      	strh	r3, [r7, #14]
    while (*str != '\0') {
 8001772:	e008      	b.n	8001786 <string_length+0x22>
        length += font->FontWidth;  // Ajoute la largeur d'un caractre
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	b29a      	uxth	r2, r3
 800177a:	89fb      	ldrh	r3, [r7, #14]
 800177c:	4413      	add	r3, r2
 800177e:	81fb      	strh	r3, [r7, #14]
        str++;  				// Passe au caractre suivant
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3301      	adds	r3, #1
 8001784:	607b      	str	r3, [r7, #4]
    while (*str != '\0') {
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d1f2      	bne.n	8001774 <string_length+0x10>
    }
    return length;
 800178e:	89fb      	ldrh	r3, [r7, #14]
}
 8001790:	4618      	mov	r0, r3
 8001792:	3714      	adds	r7, #20
 8001794:	46bd      	mov	sp, r7
 8001796:	bc80      	pop	{r7}
 8001798:	4770      	bx	lr
	...

0800179c <process_ms>:
}


static volatile uint32_t t = 0;
void process_ms(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
	if(t)
 80017a0:	4b06      	ldr	r3, [pc, #24]	; (80017bc <process_ms+0x20>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d004      	beq.n	80017b2 <process_ms+0x16>
		t--;
 80017a8:	4b04      	ldr	r3, [pc, #16]	; (80017bc <process_ms+0x20>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	3b01      	subs	r3, #1
 80017ae:	4a03      	ldr	r2, [pc, #12]	; (80017bc <process_ms+0x20>)
 80017b0:	6013      	str	r3, [r2, #0]

}
 80017b2:	bf00      	nop
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bc80      	pop	{r7}
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	20000a48 	.word	0x20000a48

080017c0 <main>:



int main(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi re  tape de la fonction main().
	HAL_Init();
 80017c6:	f004 f9df 	bl	8005b88 <HAL_Init>

	//Initialisation de l'UART2   la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas reli es jusqu'au connecteur de la Nucleo.
		//Ces broches sont redirig es vers la sonde de d bogage, la liaison UART  tant ensuite encapsul e sur l'USB vers le PC de d veloppement.
	UART_init(UART2_ID,115200);
 80017ca:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80017ce:	2001      	movs	r0, #1
 80017d0:	f002 fb4c 	bl	8003e6c <UART_init>

	//"Indique que les printf sortent vers le p riph rique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 80017d4:	2201      	movs	r2, #1
 80017d6:	2101      	movs	r1, #1
 80017d8:	2001      	movs	r0, #1
 80017da:	f001 fc19 	bl	8003010 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 80017de:	2303      	movs	r3, #3
 80017e0:	9300      	str	r3, [sp, #0]
 80017e2:	2300      	movs	r3, #0
 80017e4:	2201      	movs	r2, #1
 80017e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017ea:	480c      	ldr	r0, [pc, #48]	; (800181c <main+0x5c>)
 80017ec:	f001 f8f4 	bl	80029d8 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80017f0:	2303      	movs	r3, #3
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	2301      	movs	r3, #1
 80017f6:	2200      	movs	r2, #0
 80017f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017fc:	4808      	ldr	r0, [pc, #32]	; (8001820 <main+0x60>)
 80017fe:	f001 f8eb 	bl	80029d8 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms   la liste des fonctions appel es automatiquement chaque ms par la routine d'interruption du p riph rique SYSTICK
	Systick_add_callback_function(&process_ms);
 8001802:	4808      	ldr	r0, [pc, #32]	; (8001824 <main+0x64>)
 8001804:	f003 f892 	bl	800492c <Systick_add_callback_function>


	Screen_init();
 8001808:	f7ff fdaa 	bl	8001360 <Screen_init>
	SERVO_init();
 800180c:	f000 fafa 	bl	8001e04 <SERVO_init>
	BUTTON_init();
 8001810:	f7ff fcda 	bl	80011c8 <BUTTON_init>

		//test_scan = scanning_enable();
		//test_scan = TRUE;


		state_machine();
 8001814:	f000 f808 	bl	8001828 <state_machine>
 8001818:	e7fc      	b.n	8001814 <main+0x54>
 800181a:	bf00      	nop
 800181c:	40011000 	.word	0x40011000
 8001820:	40010800 	.word	0x40010800
 8001824:	0800179d 	.word	0x0800179d

08001828 <state_machine>:



/**/
static void state_machine(void)
{
 8001828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800182a:	b093      	sub	sp, #76	; 0x4c
 800182c:	af02      	add	r7, sp, #8

    bool_e entrance = (state!=previous_state)?TRUE:FALSE;
 800182e:	4b4d      	ldr	r3, [pc, #308]	; (8001964 <state_machine+0x13c>)
 8001830:	781a      	ldrb	r2, [r3, #0]
 8001832:	4b4d      	ldr	r3, [pc, #308]	; (8001968 <state_machine+0x140>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	429a      	cmp	r2, r3
 8001838:	bf14      	ite	ne
 800183a:	2301      	movne	r3, #1
 800183c:	2300      	moveq	r3, #0
 800183e:	b2db      	uxtb	r3, r3
 8001840:	63fb      	str	r3, [r7, #60]	; 0x3c
    previous_state = state;
 8001842:	4b48      	ldr	r3, [pc, #288]	; (8001964 <state_machine+0x13c>)
 8001844:	781a      	ldrb	r2, [r3, #0]
 8001846:	4b48      	ldr	r3, [pc, #288]	; (8001968 <state_machine+0x140>)
 8001848:	701a      	strb	r2, [r3, #0]
    //bool_e test_scan = FALSE;
    //uint16_t distance = 0;


    bool_e button_event = BUTTON_state_machine();    // chaque passage ici, on scrute un ventuel vnement sur le bouton
 800184a:	f7ff fd05 	bl	8001258 <BUTTON_state_machine>
 800184e:	63b8      	str	r0, [r7, #56]	; 0x38


    switch(state)
 8001850:	4b44      	ldr	r3, [pc, #272]	; (8001964 <state_machine+0x13c>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b04      	cmp	r3, #4
 8001856:	f200 825d 	bhi.w	8001d14 <state_machine+0x4ec>
 800185a:	a201      	add	r2, pc, #4	; (adr r2, 8001860 <state_machine+0x38>)
 800185c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001860:	08001875 	.word	0x08001875
 8001864:	08001883 	.word	0x08001883
 8001868:	08001989 	.word	0x08001989
 800186c:	08001b41 	.word	0x08001b41
 8001870:	08001c51 	.word	0x08001c51
            //Screen_init();
            //SERVO_init();
            //BUTTON_init();
            //UltraSound_init();
             */
            Systick_add_callback_function(&process_ms);
 8001874:	483d      	ldr	r0, [pc, #244]	; (800196c <state_machine+0x144>)
 8001876:	f003 f859 	bl	800492c <Systick_add_callback_function>
            state = MENU_CHOICE;
 800187a:	4b3a      	ldr	r3, [pc, #232]	; (8001964 <state_machine+0x13c>)
 800187c:	2201      	movs	r2, #1
 800187e:	701a      	strb	r2, [r3, #0]
            break;
 8001880:	e24f      	b.n	8001d22 <state_machine+0x4fa>

        case MENU_CHOICE:
            if(entrance)
 8001882:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001884:	2b00      	cmp	r3, #0
 8001886:	d05e      	beq.n	8001946 <state_machine+0x11e>
            {
                //printf("[STATEMACHINE] choix menu\n");

				ILI9341_Puts(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001888:	4b39      	ldr	r3, [pc, #228]	; (8001970 <state_machine+0x148>)
 800188a:	881a      	ldrh	r2, [r3, #0]
 800188c:	4b38      	ldr	r3, [pc, #224]	; (8001970 <state_machine+0x148>)
 800188e:	889b      	ldrh	r3, [r3, #4]
 8001890:	4413      	add	r3, r2
 8001892:	b29b      	uxth	r3, r3
 8001894:	3307      	adds	r3, #7
 8001896:	b298      	uxth	r0, r3
 8001898:	4b35      	ldr	r3, [pc, #212]	; (8001970 <state_machine+0x148>)
 800189a:	8859      	ldrh	r1, [r3, #2]
 800189c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018a0:	9301      	str	r3, [sp, #4]
 80018a2:	2300      	movs	r3, #0
 80018a4:	9300      	str	r3, [sp, #0]
 80018a6:	4b33      	ldr	r3, [pc, #204]	; (8001974 <state_machine+0x14c>)
 80018a8:	4a33      	ldr	r2, [pc, #204]	; (8001978 <state_machine+0x150>)
 80018aa:	f003 fb4f 	bl	8004f4c <ILI9341_Puts>
				ILI9341_DrawFilledRectangle(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Current state : ", &Font_7x10), closeButton.centerY, closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Current state : ", &Font_7x10) + string_length("Scanne environnement", &Font_7x10), closeButton.centerY + TEXT_HEIGHT_7_10, ILI9341_COLOR_WHITE);
 80018ae:	4b30      	ldr	r3, [pc, #192]	; (8001970 <state_machine+0x148>)
 80018b0:	881a      	ldrh	r2, [r3, #0]
 80018b2:	4b2f      	ldr	r3, [pc, #188]	; (8001970 <state_machine+0x148>)
 80018b4:	889b      	ldrh	r3, [r3, #4]
 80018b6:	4413      	add	r3, r2
 80018b8:	b29c      	uxth	r4, r3
 80018ba:	492e      	ldr	r1, [pc, #184]	; (8001974 <state_machine+0x14c>)
 80018bc:	482e      	ldr	r0, [pc, #184]	; (8001978 <state_machine+0x150>)
 80018be:	f7ff ff51 	bl	8001764 <string_length>
 80018c2:	4603      	mov	r3, r0
 80018c4:	4423      	add	r3, r4
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	3307      	adds	r3, #7
 80018ca:	b29d      	uxth	r5, r3
 80018cc:	4b28      	ldr	r3, [pc, #160]	; (8001970 <state_machine+0x148>)
 80018ce:	885e      	ldrh	r6, [r3, #2]
 80018d0:	4b27      	ldr	r3, [pc, #156]	; (8001970 <state_machine+0x148>)
 80018d2:	881a      	ldrh	r2, [r3, #0]
 80018d4:	4b26      	ldr	r3, [pc, #152]	; (8001970 <state_machine+0x148>)
 80018d6:	889b      	ldrh	r3, [r3, #4]
 80018d8:	4413      	add	r3, r2
 80018da:	b29c      	uxth	r4, r3
 80018dc:	4925      	ldr	r1, [pc, #148]	; (8001974 <state_machine+0x14c>)
 80018de:	4826      	ldr	r0, [pc, #152]	; (8001978 <state_machine+0x150>)
 80018e0:	f7ff ff40 	bl	8001764 <string_length>
 80018e4:	4603      	mov	r3, r0
 80018e6:	4423      	add	r3, r4
 80018e8:	b29c      	uxth	r4, r3
 80018ea:	4922      	ldr	r1, [pc, #136]	; (8001974 <state_machine+0x14c>)
 80018ec:	4823      	ldr	r0, [pc, #140]	; (800197c <state_machine+0x154>)
 80018ee:	f7ff ff39 	bl	8001764 <string_length>
 80018f2:	4603      	mov	r3, r0
 80018f4:	4423      	add	r3, r4
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	3307      	adds	r3, #7
 80018fa:	b29a      	uxth	r2, r3
 80018fc:	4b1c      	ldr	r3, [pc, #112]	; (8001970 <state_machine+0x148>)
 80018fe:	885b      	ldrh	r3, [r3, #2]
 8001900:	330a      	adds	r3, #10
 8001902:	b29b      	uxth	r3, r3
 8001904:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001908:	9100      	str	r1, [sp, #0]
 800190a:	4631      	mov	r1, r6
 800190c:	4628      	mov	r0, r5
 800190e:	f003 fd7d 	bl	800540c <ILI9341_DrawFilledRectangle>
				ILI9341_Puts(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Current state : ", &Font_7x10), closeButton.centerY, "Choix menu", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);
 8001912:	4b17      	ldr	r3, [pc, #92]	; (8001970 <state_machine+0x148>)
 8001914:	881a      	ldrh	r2, [r3, #0]
 8001916:	4b16      	ldr	r3, [pc, #88]	; (8001970 <state_machine+0x148>)
 8001918:	889b      	ldrh	r3, [r3, #4]
 800191a:	4413      	add	r3, r2
 800191c:	b29c      	uxth	r4, r3
 800191e:	4915      	ldr	r1, [pc, #84]	; (8001974 <state_machine+0x14c>)
 8001920:	4815      	ldr	r0, [pc, #84]	; (8001978 <state_machine+0x150>)
 8001922:	f7ff ff1f 	bl	8001764 <string_length>
 8001926:	4603      	mov	r3, r0
 8001928:	4423      	add	r3, r4
 800192a:	b29b      	uxth	r3, r3
 800192c:	3307      	adds	r3, #7
 800192e:	b298      	uxth	r0, r3
 8001930:	4b0f      	ldr	r3, [pc, #60]	; (8001970 <state_machine+0x148>)
 8001932:	8859      	ldrh	r1, [r3, #2]
 8001934:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001938:	9301      	str	r3, [sp, #4]
 800193a:	231f      	movs	r3, #31
 800193c:	9300      	str	r3, [sp, #0]
 800193e:	4b0d      	ldr	r3, [pc, #52]	; (8001974 <state_machine+0x14c>)
 8001940:	4a0f      	ldr	r2, [pc, #60]	; (8001980 <state_machine+0x158>)
 8001942:	f003 fb03 	bl	8004f4c <ILI9341_Puts>
			}

            test_scan = scanning_enable();
 8001946:	f7ff feab 	bl	80016a0 <scanning_enable>
 800194a:	4603      	mov	r3, r0
 800194c:	4a0d      	ldr	r2, [pc, #52]	; (8001984 <state_machine+0x15c>)
 800194e:	6013      	str	r3, [r2, #0]

            if (test_scan)
 8001950:	4b0c      	ldr	r3, [pc, #48]	; (8001984 <state_machine+0x15c>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	f000 81df 	beq.w	8001d18 <state_machine+0x4f0>
            {
                state = SCANNING_ENVIRONNEMENT;
 800195a:	4b02      	ldr	r3, [pc, #8]	; (8001964 <state_machine+0x13c>)
 800195c:	2202      	movs	r2, #2
 800195e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001960:	e1da      	b.n	8001d18 <state_machine+0x4f0>
 8001962:	bf00      	nop
 8001964:	20000a44 	.word	0x20000a44
 8001968:	20000a45 	.word	0x20000a45
 800196c:	0800179d 	.word	0x0800179d
 8001970:	20000018 	.word	0x20000018
 8001974:	20000048 	.word	0x20000048
 8001978:	0800fc98 	.word	0x0800fc98
 800197c:	0800fcac 	.word	0x0800fcac
 8001980:	0800fcc4 	.word	0x0800fcc4
 8001984:	200010d4 	.word	0x200010d4

        case SCANNING_ENVIRONNEMENT:
            if(entrance)
 8001988:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800198a:	2b00      	cmp	r3, #0
 800198c:	d05e      	beq.n	8001a4c <state_machine+0x224>
            {
            	ILI9341_Puts(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800198e:	4ba4      	ldr	r3, [pc, #656]	; (8001c20 <state_machine+0x3f8>)
 8001990:	881a      	ldrh	r2, [r3, #0]
 8001992:	4ba3      	ldr	r3, [pc, #652]	; (8001c20 <state_machine+0x3f8>)
 8001994:	889b      	ldrh	r3, [r3, #4]
 8001996:	4413      	add	r3, r2
 8001998:	b29b      	uxth	r3, r3
 800199a:	3307      	adds	r3, #7
 800199c:	b298      	uxth	r0, r3
 800199e:	4ba0      	ldr	r3, [pc, #640]	; (8001c20 <state_machine+0x3f8>)
 80019a0:	8859      	ldrh	r1, [r3, #2]
 80019a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019a6:	9301      	str	r3, [sp, #4]
 80019a8:	2300      	movs	r3, #0
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	4b9d      	ldr	r3, [pc, #628]	; (8001c24 <state_machine+0x3fc>)
 80019ae:	4a9e      	ldr	r2, [pc, #632]	; (8001c28 <state_machine+0x400>)
 80019b0:	f003 facc 	bl	8004f4c <ILI9341_Puts>
				ILI9341_DrawFilledRectangle(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Current state : ", &Font_7x10), closeButton.centerY, closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Current state : ", &Font_7x10) + string_length("Scanne environnement", &Font_7x10), closeButton.centerY + TEXT_HEIGHT_7_10, ILI9341_COLOR_WHITE);
 80019b4:	4b9a      	ldr	r3, [pc, #616]	; (8001c20 <state_machine+0x3f8>)
 80019b6:	881a      	ldrh	r2, [r3, #0]
 80019b8:	4b99      	ldr	r3, [pc, #612]	; (8001c20 <state_machine+0x3f8>)
 80019ba:	889b      	ldrh	r3, [r3, #4]
 80019bc:	4413      	add	r3, r2
 80019be:	b29c      	uxth	r4, r3
 80019c0:	4998      	ldr	r1, [pc, #608]	; (8001c24 <state_machine+0x3fc>)
 80019c2:	4899      	ldr	r0, [pc, #612]	; (8001c28 <state_machine+0x400>)
 80019c4:	f7ff fece 	bl	8001764 <string_length>
 80019c8:	4603      	mov	r3, r0
 80019ca:	4423      	add	r3, r4
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	3307      	adds	r3, #7
 80019d0:	b29d      	uxth	r5, r3
 80019d2:	4b93      	ldr	r3, [pc, #588]	; (8001c20 <state_machine+0x3f8>)
 80019d4:	885e      	ldrh	r6, [r3, #2]
 80019d6:	4b92      	ldr	r3, [pc, #584]	; (8001c20 <state_machine+0x3f8>)
 80019d8:	881a      	ldrh	r2, [r3, #0]
 80019da:	4b91      	ldr	r3, [pc, #580]	; (8001c20 <state_machine+0x3f8>)
 80019dc:	889b      	ldrh	r3, [r3, #4]
 80019de:	4413      	add	r3, r2
 80019e0:	b29c      	uxth	r4, r3
 80019e2:	4990      	ldr	r1, [pc, #576]	; (8001c24 <state_machine+0x3fc>)
 80019e4:	4890      	ldr	r0, [pc, #576]	; (8001c28 <state_machine+0x400>)
 80019e6:	f7ff febd 	bl	8001764 <string_length>
 80019ea:	4603      	mov	r3, r0
 80019ec:	4423      	add	r3, r4
 80019ee:	b29c      	uxth	r4, r3
 80019f0:	498c      	ldr	r1, [pc, #560]	; (8001c24 <state_machine+0x3fc>)
 80019f2:	488e      	ldr	r0, [pc, #568]	; (8001c2c <state_machine+0x404>)
 80019f4:	f7ff feb6 	bl	8001764 <string_length>
 80019f8:	4603      	mov	r3, r0
 80019fa:	4423      	add	r3, r4
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	3307      	adds	r3, #7
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	4b87      	ldr	r3, [pc, #540]	; (8001c20 <state_machine+0x3f8>)
 8001a04:	885b      	ldrh	r3, [r3, #2]
 8001a06:	330a      	adds	r3, #10
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001a0e:	9100      	str	r1, [sp, #0]
 8001a10:	4631      	mov	r1, r6
 8001a12:	4628      	mov	r0, r5
 8001a14:	f003 fcfa 	bl	800540c <ILI9341_DrawFilledRectangle>
				ILI9341_Puts(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Current state : ", &Font_7x10), closeButton.centerY, "Scanne environnement", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);
 8001a18:	4b81      	ldr	r3, [pc, #516]	; (8001c20 <state_machine+0x3f8>)
 8001a1a:	881a      	ldrh	r2, [r3, #0]
 8001a1c:	4b80      	ldr	r3, [pc, #512]	; (8001c20 <state_machine+0x3f8>)
 8001a1e:	889b      	ldrh	r3, [r3, #4]
 8001a20:	4413      	add	r3, r2
 8001a22:	b29c      	uxth	r4, r3
 8001a24:	497f      	ldr	r1, [pc, #508]	; (8001c24 <state_machine+0x3fc>)
 8001a26:	4880      	ldr	r0, [pc, #512]	; (8001c28 <state_machine+0x400>)
 8001a28:	f7ff fe9c 	bl	8001764 <string_length>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	4423      	add	r3, r4
 8001a30:	b29b      	uxth	r3, r3
 8001a32:	3307      	adds	r3, #7
 8001a34:	b298      	uxth	r0, r3
 8001a36:	4b7a      	ldr	r3, [pc, #488]	; (8001c20 <state_machine+0x3f8>)
 8001a38:	8859      	ldrh	r1, [r3, #2]
 8001a3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a3e:	9301      	str	r3, [sp, #4]
 8001a40:	231f      	movs	r3, #31
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	4b77      	ldr	r3, [pc, #476]	; (8001c24 <state_machine+0x3fc>)
 8001a46:	4a79      	ldr	r2, [pc, #484]	; (8001c2c <state_machine+0x404>)
 8001a48:	f003 fa80 	bl	8004f4c <ILI9341_Puts>
            }

            //printf("[STATEMACHINE] scanne l'environnement\n");


            HCSR04_state_machine();
 8001a4c:	f000 fa4c 	bl	8001ee8 <HCSR04_state_machine>
            SERVO_rotation();
 8001a50:	f000 fa10 	bl	8001e74 <SERVO_rotation>

            uint32_t current_time = HAL_GetTick();		// Obtenir le temps actuel en millisecondes
 8001a54:	f004 f8f0 	bl	8005c38 <HAL_GetTick>
 8001a58:	6378      	str	r0, [r7, #52]	; 0x34

			if (current_time - last_display_time >= DISPLAY_REFRESH_INTERVAL) {
 8001a5a:	4b75      	ldr	r3, [pc, #468]	; (8001c30 <state_machine+0x408>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2bf9      	cmp	r3, #249	; 0xf9
 8001a64:	d95e      	bls.n	8001b24 <state_machine+0x2fc>
				char buffer[50];
				//printf("Position : %d", getPosition());


				ILI9341_Puts(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10, closeButton.centerY  + TEXT_HEIGHT_7_10 * 4, "Position moteur : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001a66:	4b6e      	ldr	r3, [pc, #440]	; (8001c20 <state_machine+0x3f8>)
 8001a68:	881a      	ldrh	r2, [r3, #0]
 8001a6a:	4b6d      	ldr	r3, [pc, #436]	; (8001c20 <state_machine+0x3f8>)
 8001a6c:	889b      	ldrh	r3, [r3, #4]
 8001a6e:	4413      	add	r3, r2
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	3307      	adds	r3, #7
 8001a74:	b298      	uxth	r0, r3
 8001a76:	4b6a      	ldr	r3, [pc, #424]	; (8001c20 <state_machine+0x3f8>)
 8001a78:	885b      	ldrh	r3, [r3, #2]
 8001a7a:	3328      	adds	r3, #40	; 0x28
 8001a7c:	b299      	uxth	r1, r3
 8001a7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a82:	9301      	str	r3, [sp, #4]
 8001a84:	2300      	movs	r3, #0
 8001a86:	9300      	str	r3, [sp, #0]
 8001a88:	4b66      	ldr	r3, [pc, #408]	; (8001c24 <state_machine+0x3fc>)
 8001a8a:	4a6a      	ldr	r2, [pc, #424]	; (8001c34 <state_machine+0x40c>)
 8001a8c:	f003 fa5e 	bl	8004f4c <ILI9341_Puts>

				sprintf(buffer, "AAAAAAAAAAAAAAAAAAAAAAA");
 8001a90:	463b      	mov	r3, r7
 8001a92:	4969      	ldr	r1, [pc, #420]	; (8001c38 <state_machine+0x410>)
 8001a94:	4618      	mov	r0, r3
 8001a96:	f007 fafd 	bl	8009094 <sprintf>
				ILI9341_Puts(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Position moteur : ", &Font_7x10), closeButton.centerY  + TEXT_HEIGHT_7_10 * 4, &buffer, &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8001a9a:	4b61      	ldr	r3, [pc, #388]	; (8001c20 <state_machine+0x3f8>)
 8001a9c:	881a      	ldrh	r2, [r3, #0]
 8001a9e:	4b60      	ldr	r3, [pc, #384]	; (8001c20 <state_machine+0x3f8>)
 8001aa0:	889b      	ldrh	r3, [r3, #4]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	b29c      	uxth	r4, r3
 8001aa6:	495f      	ldr	r1, [pc, #380]	; (8001c24 <state_machine+0x3fc>)
 8001aa8:	4862      	ldr	r0, [pc, #392]	; (8001c34 <state_machine+0x40c>)
 8001aaa:	f7ff fe5b 	bl	8001764 <string_length>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	4423      	add	r3, r4
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	3307      	adds	r3, #7
 8001ab6:	b298      	uxth	r0, r3
 8001ab8:	4b59      	ldr	r3, [pc, #356]	; (8001c20 <state_machine+0x3f8>)
 8001aba:	885b      	ldrh	r3, [r3, #2]
 8001abc:	3328      	adds	r3, #40	; 0x28
 8001abe:	b299      	uxth	r1, r3
 8001ac0:	463a      	mov	r2, r7
 8001ac2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ac6:	9301      	str	r3, [sp, #4]
 8001ac8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001acc:	9300      	str	r3, [sp, #0]
 8001ace:	4b55      	ldr	r3, [pc, #340]	; (8001c24 <state_machine+0x3fc>)
 8001ad0:	f003 fa3c 	bl	8004f4c <ILI9341_Puts>


				sprintf(buffer, "%d", getPosition());
 8001ad4:	f000 f9fe 	bl	8001ed4 <getPosition>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	461a      	mov	r2, r3
 8001adc:	463b      	mov	r3, r7
 8001ade:	4957      	ldr	r1, [pc, #348]	; (8001c3c <state_machine+0x414>)
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f007 fad7 	bl	8009094 <sprintf>
				ILI9341_Puts(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Position moteur : ", &Font_7x10), closeButton.centerY  + TEXT_HEIGHT_7_10 * 4, &buffer, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001ae6:	4b4e      	ldr	r3, [pc, #312]	; (8001c20 <state_machine+0x3f8>)
 8001ae8:	881a      	ldrh	r2, [r3, #0]
 8001aea:	4b4d      	ldr	r3, [pc, #308]	; (8001c20 <state_machine+0x3f8>)
 8001aec:	889b      	ldrh	r3, [r3, #4]
 8001aee:	4413      	add	r3, r2
 8001af0:	b29c      	uxth	r4, r3
 8001af2:	494c      	ldr	r1, [pc, #304]	; (8001c24 <state_machine+0x3fc>)
 8001af4:	484f      	ldr	r0, [pc, #316]	; (8001c34 <state_machine+0x40c>)
 8001af6:	f7ff fe35 	bl	8001764 <string_length>
 8001afa:	4603      	mov	r3, r0
 8001afc:	4423      	add	r3, r4
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	3307      	adds	r3, #7
 8001b02:	b298      	uxth	r0, r3
 8001b04:	4b46      	ldr	r3, [pc, #280]	; (8001c20 <state_machine+0x3f8>)
 8001b06:	885b      	ldrh	r3, [r3, #2]
 8001b08:	3328      	adds	r3, #40	; 0x28
 8001b0a:	b299      	uxth	r1, r3
 8001b0c:	463a      	mov	r2, r7
 8001b0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b12:	9301      	str	r3, [sp, #4]
 8001b14:	2300      	movs	r3, #0
 8001b16:	9300      	str	r3, [sp, #0]
 8001b18:	4b42      	ldr	r3, [pc, #264]	; (8001c24 <state_machine+0x3fc>)
 8001b1a:	f003 fa17 	bl	8004f4c <ILI9341_Puts>

				//memset(buffer, 0, sizeof(buffer));
				last_display_time = current_time; // Mettre  jour le temps du dernier affichage
 8001b1e:	4a44      	ldr	r2, [pc, #272]	; (8001c30 <state_machine+0x408>)
 8001b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b22:	6013      	str	r3, [r2, #0]
			}

            //printf("print scanning environnment %u\n", DISTANCE_GLOBAL);


            if (DISTANCE_GLOBAL > 0)
 8001b24:	4b46      	ldr	r3, [pc, #280]	; (8001c40 <state_machine+0x418>)
 8001b26:	881b      	ldrh	r3, [r3, #0]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d003      	beq.n	8001b34 <state_machine+0x30c>
            //if (distance > 0)
            {
                state = SCREEN_DISPLAY;
 8001b2c:	4b45      	ldr	r3, [pc, #276]	; (8001c44 <state_machine+0x41c>)
 8001b2e:	2204      	movs	r2, #4
 8001b30:	701a      	strb	r2, [r3, #0]
 8001b32:	e002      	b.n	8001b3a <state_machine+0x312>
            }
            else{
            	state = SCANNING_ENVIRONNEMENT;
 8001b34:	4b43      	ldr	r3, [pc, #268]	; (8001c44 <state_machine+0x41c>)
 8001b36:	2202      	movs	r2, #2
 8001b38:	701a      	strb	r2, [r3, #0]
            	//state = PAUSE;
            }

            isClicked();
 8001b3a:	f000 f905 	bl	8001d48 <isClicked>
            break;
 8001b3e:	e0f0      	b.n	8001d22 <state_machine+0x4fa>

        case PAUSE:
			if(entrance) {
 8001b40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d062      	beq.n	8001c0c <state_machine+0x3e4>
				t = 3000;
 8001b46:	4b40      	ldr	r3, [pc, #256]	; (8001c48 <state_machine+0x420>)
 8001b48:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001b4c:	601a      	str	r2, [r3, #0]
				//t = 30;
				ILI9341_Puts(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001b4e:	4b34      	ldr	r3, [pc, #208]	; (8001c20 <state_machine+0x3f8>)
 8001b50:	881a      	ldrh	r2, [r3, #0]
 8001b52:	4b33      	ldr	r3, [pc, #204]	; (8001c20 <state_machine+0x3f8>)
 8001b54:	889b      	ldrh	r3, [r3, #4]
 8001b56:	4413      	add	r3, r2
 8001b58:	b29b      	uxth	r3, r3
 8001b5a:	3307      	adds	r3, #7
 8001b5c:	b298      	uxth	r0, r3
 8001b5e:	4b30      	ldr	r3, [pc, #192]	; (8001c20 <state_machine+0x3f8>)
 8001b60:	8859      	ldrh	r1, [r3, #2]
 8001b62:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b66:	9301      	str	r3, [sp, #4]
 8001b68:	2300      	movs	r3, #0
 8001b6a:	9300      	str	r3, [sp, #0]
 8001b6c:	4b2d      	ldr	r3, [pc, #180]	; (8001c24 <state_machine+0x3fc>)
 8001b6e:	4a2e      	ldr	r2, [pc, #184]	; (8001c28 <state_machine+0x400>)
 8001b70:	f003 f9ec 	bl	8004f4c <ILI9341_Puts>
				ILI9341_DrawFilledRectangle(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Current state : ", &Font_7x10), closeButton.centerY, closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Current state : ", &Font_7x10) + string_length("Scanne environnement", &Font_7x10), closeButton.centerY + TEXT_HEIGHT_7_10, ILI9341_COLOR_WHITE);
 8001b74:	4b2a      	ldr	r3, [pc, #168]	; (8001c20 <state_machine+0x3f8>)
 8001b76:	881a      	ldrh	r2, [r3, #0]
 8001b78:	4b29      	ldr	r3, [pc, #164]	; (8001c20 <state_machine+0x3f8>)
 8001b7a:	889b      	ldrh	r3, [r3, #4]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	b29c      	uxth	r4, r3
 8001b80:	4928      	ldr	r1, [pc, #160]	; (8001c24 <state_machine+0x3fc>)
 8001b82:	4829      	ldr	r0, [pc, #164]	; (8001c28 <state_machine+0x400>)
 8001b84:	f7ff fdee 	bl	8001764 <string_length>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	4423      	add	r3, r4
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	3307      	adds	r3, #7
 8001b90:	b29d      	uxth	r5, r3
 8001b92:	4b23      	ldr	r3, [pc, #140]	; (8001c20 <state_machine+0x3f8>)
 8001b94:	885e      	ldrh	r6, [r3, #2]
 8001b96:	4b22      	ldr	r3, [pc, #136]	; (8001c20 <state_machine+0x3f8>)
 8001b98:	881a      	ldrh	r2, [r3, #0]
 8001b9a:	4b21      	ldr	r3, [pc, #132]	; (8001c20 <state_machine+0x3f8>)
 8001b9c:	889b      	ldrh	r3, [r3, #4]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	b29c      	uxth	r4, r3
 8001ba2:	4920      	ldr	r1, [pc, #128]	; (8001c24 <state_machine+0x3fc>)
 8001ba4:	4820      	ldr	r0, [pc, #128]	; (8001c28 <state_machine+0x400>)
 8001ba6:	f7ff fddd 	bl	8001764 <string_length>
 8001baa:	4603      	mov	r3, r0
 8001bac:	4423      	add	r3, r4
 8001bae:	b29c      	uxth	r4, r3
 8001bb0:	491c      	ldr	r1, [pc, #112]	; (8001c24 <state_machine+0x3fc>)
 8001bb2:	481e      	ldr	r0, [pc, #120]	; (8001c2c <state_machine+0x404>)
 8001bb4:	f7ff fdd6 	bl	8001764 <string_length>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	4423      	add	r3, r4
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	3307      	adds	r3, #7
 8001bc0:	b29a      	uxth	r2, r3
 8001bc2:	4b17      	ldr	r3, [pc, #92]	; (8001c20 <state_machine+0x3f8>)
 8001bc4:	885b      	ldrh	r3, [r3, #2]
 8001bc6:	330a      	adds	r3, #10
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001bce:	9100      	str	r1, [sp, #0]
 8001bd0:	4631      	mov	r1, r6
 8001bd2:	4628      	mov	r0, r5
 8001bd4:	f003 fc1a 	bl	800540c <ILI9341_DrawFilledRectangle>
				ILI9341_Puts(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Current state : ", &Font_7x10), closeButton.centerY, "Pause", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);
 8001bd8:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <state_machine+0x3f8>)
 8001bda:	881a      	ldrh	r2, [r3, #0]
 8001bdc:	4b10      	ldr	r3, [pc, #64]	; (8001c20 <state_machine+0x3f8>)
 8001bde:	889b      	ldrh	r3, [r3, #4]
 8001be0:	4413      	add	r3, r2
 8001be2:	b29c      	uxth	r4, r3
 8001be4:	490f      	ldr	r1, [pc, #60]	; (8001c24 <state_machine+0x3fc>)
 8001be6:	4810      	ldr	r0, [pc, #64]	; (8001c28 <state_machine+0x400>)
 8001be8:	f7ff fdbc 	bl	8001764 <string_length>
 8001bec:	4603      	mov	r3, r0
 8001bee:	4423      	add	r3, r4
 8001bf0:	b29b      	uxth	r3, r3
 8001bf2:	3307      	adds	r3, #7
 8001bf4:	b298      	uxth	r0, r3
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <state_machine+0x3f8>)
 8001bf8:	8859      	ldrh	r1, [r3, #2]
 8001bfa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bfe:	9301      	str	r3, [sp, #4]
 8001c00:	231f      	movs	r3, #31
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	4b07      	ldr	r3, [pc, #28]	; (8001c24 <state_machine+0x3fc>)
 8001c06:	4a11      	ldr	r2, [pc, #68]	; (8001c4c <state_machine+0x424>)
 8001c08:	f003 f9a0 	bl	8004f4c <ILI9341_Puts>
			}


			if(!t) {
 8001c0c:	4b0e      	ldr	r3, [pc, #56]	; (8001c48 <state_machine+0x420>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	f040 8083 	bne.w	8001d1c <state_machine+0x4f4>
				state = SCANNING_ENVIRONNEMENT;
 8001c16:	4b0b      	ldr	r3, [pc, #44]	; (8001c44 <state_machine+0x41c>)
 8001c18:	2202      	movs	r2, #2
 8001c1a:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001c1c:	e07e      	b.n	8001d1c <state_machine+0x4f4>
 8001c1e:	bf00      	nop
 8001c20:	20000018 	.word	0x20000018
 8001c24:	20000048 	.word	0x20000048
 8001c28:	0800fc98 	.word	0x0800fc98
 8001c2c:	0800fcac 	.word	0x0800fcac
 8001c30:	20000a40 	.word	0x20000a40
 8001c34:	0800fcd0 	.word	0x0800fcd0
 8001c38:	0800fce4 	.word	0x0800fce4
 8001c3c:	0800fcfc 	.word	0x0800fcfc
 8001c40:	200010d0 	.word	0x200010d0
 8001c44:	20000a44 	.word	0x20000a44
 8001c48:	20000a48 	.word	0x20000a48
 8001c4c:	0800fd00 	.word	0x0800fd00

        case SCREEN_DISPLAY:
            if(entrance)
 8001c50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d064      	beq.n	8001d20 <state_machine+0x4f8>
            	//printf("print screen display %u\n", DISTANCE_GLOBAL);

            	char buffer[50];


				ILI9341_Puts(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10, closeButton.centerY  + TEXT_HEIGHT_7_10 * 2, "Distance : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001c56:	4b35      	ldr	r3, [pc, #212]	; (8001d2c <state_machine+0x504>)
 8001c58:	881a      	ldrh	r2, [r3, #0]
 8001c5a:	4b34      	ldr	r3, [pc, #208]	; (8001d2c <state_machine+0x504>)
 8001c5c:	889b      	ldrh	r3, [r3, #4]
 8001c5e:	4413      	add	r3, r2
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	3307      	adds	r3, #7
 8001c64:	b298      	uxth	r0, r3
 8001c66:	4b31      	ldr	r3, [pc, #196]	; (8001d2c <state_machine+0x504>)
 8001c68:	885b      	ldrh	r3, [r3, #2]
 8001c6a:	3314      	adds	r3, #20
 8001c6c:	b299      	uxth	r1, r3
 8001c6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c72:	9301      	str	r3, [sp, #4]
 8001c74:	2300      	movs	r3, #0
 8001c76:	9300      	str	r3, [sp, #0]
 8001c78:	4b2d      	ldr	r3, [pc, #180]	; (8001d30 <state_machine+0x508>)
 8001c7a:	4a2e      	ldr	r2, [pc, #184]	; (8001d34 <state_machine+0x50c>)
 8001c7c:	f003 f966 	bl	8004f4c <ILI9341_Puts>

				sprintf(buffer, "AAAAAAAAAAAAAAAAAAAAAAA");
 8001c80:	463b      	mov	r3, r7
 8001c82:	492d      	ldr	r1, [pc, #180]	; (8001d38 <state_machine+0x510>)
 8001c84:	4618      	mov	r0, r3
 8001c86:	f007 fa05 	bl	8009094 <sprintf>
				ILI9341_Puts(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Distance : ", &Font_7x10), closeButton.centerY  + TEXT_HEIGHT_7_10 * 2, &buffer, &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8001c8a:	4b28      	ldr	r3, [pc, #160]	; (8001d2c <state_machine+0x504>)
 8001c8c:	881a      	ldrh	r2, [r3, #0]
 8001c8e:	4b27      	ldr	r3, [pc, #156]	; (8001d2c <state_machine+0x504>)
 8001c90:	889b      	ldrh	r3, [r3, #4]
 8001c92:	4413      	add	r3, r2
 8001c94:	b29c      	uxth	r4, r3
 8001c96:	4926      	ldr	r1, [pc, #152]	; (8001d30 <state_machine+0x508>)
 8001c98:	4826      	ldr	r0, [pc, #152]	; (8001d34 <state_machine+0x50c>)
 8001c9a:	f7ff fd63 	bl	8001764 <string_length>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	4423      	add	r3, r4
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	3307      	adds	r3, #7
 8001ca6:	b298      	uxth	r0, r3
 8001ca8:	4b20      	ldr	r3, [pc, #128]	; (8001d2c <state_machine+0x504>)
 8001caa:	885b      	ldrh	r3, [r3, #2]
 8001cac:	3314      	adds	r3, #20
 8001cae:	b299      	uxth	r1, r3
 8001cb0:	463a      	mov	r2, r7
 8001cb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cb6:	9301      	str	r3, [sp, #4]
 8001cb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cbc:	9300      	str	r3, [sp, #0]
 8001cbe:	4b1c      	ldr	r3, [pc, #112]	; (8001d30 <state_machine+0x508>)
 8001cc0:	f003 f944 	bl	8004f4c <ILI9341_Puts>

				sprintf(buffer, "%d", DISTANCE_GLOBAL);
 8001cc4:	4b1d      	ldr	r3, [pc, #116]	; (8001d3c <state_machine+0x514>)
 8001cc6:	881b      	ldrh	r3, [r3, #0]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	463b      	mov	r3, r7
 8001ccc:	491c      	ldr	r1, [pc, #112]	; (8001d40 <state_machine+0x518>)
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f007 f9e0 	bl	8009094 <sprintf>
				ILI9341_Puts(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10 + string_length("Distance : ", &Font_7x10), closeButton.centerY  + TEXT_HEIGHT_7_10 * 2, &buffer, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001cd4:	4b15      	ldr	r3, [pc, #84]	; (8001d2c <state_machine+0x504>)
 8001cd6:	881a      	ldrh	r2, [r3, #0]
 8001cd8:	4b14      	ldr	r3, [pc, #80]	; (8001d2c <state_machine+0x504>)
 8001cda:	889b      	ldrh	r3, [r3, #4]
 8001cdc:	4413      	add	r3, r2
 8001cde:	b29c      	uxth	r4, r3
 8001ce0:	4913      	ldr	r1, [pc, #76]	; (8001d30 <state_machine+0x508>)
 8001ce2:	4814      	ldr	r0, [pc, #80]	; (8001d34 <state_machine+0x50c>)
 8001ce4:	f7ff fd3e 	bl	8001764 <string_length>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	4423      	add	r3, r4
 8001cec:	b29b      	uxth	r3, r3
 8001cee:	3307      	adds	r3, #7
 8001cf0:	b298      	uxth	r0, r3
 8001cf2:	4b0e      	ldr	r3, [pc, #56]	; (8001d2c <state_machine+0x504>)
 8001cf4:	885b      	ldrh	r3, [r3, #2]
 8001cf6:	3314      	adds	r3, #20
 8001cf8:	b299      	uxth	r1, r3
 8001cfa:	463a      	mov	r2, r7
 8001cfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d00:	9301      	str	r3, [sp, #4]
 8001d02:	2300      	movs	r3, #0
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	4b0a      	ldr	r3, [pc, #40]	; (8001d30 <state_machine+0x508>)
 8001d08:	f003 f920 	bl	8004f4c <ILI9341_Puts>

                state = SCANNING_ENVIRONNEMENT;
 8001d0c:	4b0d      	ldr	r3, [pc, #52]	; (8001d44 <state_machine+0x51c>)
 8001d0e:	2202      	movs	r2, #2
 8001d10:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001d12:	e005      	b.n	8001d20 <state_machine+0x4f8>
        default:
            break;
 8001d14:	bf00      	nop
 8001d16:	e004      	b.n	8001d22 <state_machine+0x4fa>
            break;
 8001d18:	bf00      	nop
 8001d1a:	e002      	b.n	8001d22 <state_machine+0x4fa>
			break;
 8001d1c:	bf00      	nop
 8001d1e:	e000      	b.n	8001d22 <state_machine+0x4fa>
            break;
 8001d20:	bf00      	nop
    }
}
 8001d22:	bf00      	nop
 8001d24:	3744      	adds	r7, #68	; 0x44
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20000018 	.word	0x20000018
 8001d30:	20000048 	.word	0x20000048
 8001d34:	0800fd08 	.word	0x0800fd08
 8001d38:	0800fce4 	.word	0x0800fce4
 8001d3c:	200010d0 	.word	0x200010d0
 8001d40:	0800fcfc 	.word	0x0800fcfc
 8001d44:	20000a44 	.word	0x20000a44

08001d48 <isClicked>:




void isClicked(void) {
 8001d48:	b5b0      	push	{r4, r5, r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af02      	add	r7, sp, #8
	static uint16_t static_x,static_y;
	uint16_t x, y;

	if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 8001d4e:	4639      	mov	r1, r7
 8001d50:	1cbb      	adds	r3, r7, #2
 8001d52:	2201      	movs	r2, #1
 8001d54:	4618      	mov	r0, r3
 8001d56:	f003 fd79 	bl	800584c <XPT2046_getMedianCoordinates>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d043      	beq.n	8001de8 <isClicked+0xa0>
		//ILI9341_DrawCircle(static_x, static_y, 15,ILI9341_COLOR_WHITE);
		//ILI9341_DrawCircle(x, y, 15, ILI9341_COLOR_BLUE);

		//print_screen_current_state("Clicked", closeButton.centerY);

		static_x = x;
 8001d60:	887a      	ldrh	r2, [r7, #2]
 8001d62:	4b23      	ldr	r3, [pc, #140]	; (8001df0 <isClicked+0xa8>)
 8001d64:	801a      	strh	r2, [r3, #0]
		static_y = y;
 8001d66:	883a      	ldrh	r2, [r7, #0]
 8001d68:	4b22      	ldr	r3, [pc, #136]	; (8001df4 <isClicked+0xac>)
 8001d6a:	801a      	strh	r2, [r3, #0]

		if(isClickedOnRectangle(static_x, static_y, static_quadrilateral.x1, static_quadrilateral.y1, static_quadrilateral.x2, static_quadrilateral.y2)) {
 8001d6c:	4b20      	ldr	r3, [pc, #128]	; (8001df0 <isClicked+0xa8>)
 8001d6e:	8818      	ldrh	r0, [r3, #0]
 8001d70:	4b20      	ldr	r3, [pc, #128]	; (8001df4 <isClicked+0xac>)
 8001d72:	8819      	ldrh	r1, [r3, #0]
 8001d74:	4b20      	ldr	r3, [pc, #128]	; (8001df8 <isClicked+0xb0>)
 8001d76:	881c      	ldrh	r4, [r3, #0]
 8001d78:	4b1f      	ldr	r3, [pc, #124]	; (8001df8 <isClicked+0xb0>)
 8001d7a:	885d      	ldrh	r5, [r3, #2]
 8001d7c:	4b1e      	ldr	r3, [pc, #120]	; (8001df8 <isClicked+0xb0>)
 8001d7e:	889b      	ldrh	r3, [r3, #4]
 8001d80:	4a1d      	ldr	r2, [pc, #116]	; (8001df8 <isClicked+0xb0>)
 8001d82:	88d2      	ldrh	r2, [r2, #6]
 8001d84:	9201      	str	r2, [sp, #4]
 8001d86:	9300      	str	r3, [sp, #0]
 8001d88:	462b      	mov	r3, r5
 8001d8a:	4622      	mov	r2, r4
 8001d8c:	f7ff fb58 	bl	8001440 <isClickedOnRectangle>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d00c      	beq.n	8001db0 <isClicked+0x68>
			uint16_t a = 3;
 8001d96:	2303      	movs	r3, #3
 8001d98:	80bb      	strh	r3, [r7, #4]

			DrawQuadrilateral(static_quadrilateral, ILI9341_COLOR_WHITE);		// Supprimer le quadrilatre
 8001d9a:	4b17      	ldr	r3, [pc, #92]	; (8001df8 <isClicked+0xb0>)
 8001d9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001da0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001da4:	f7ff fbc3 	bl	800152e <DrawQuadrilateral>

			state = PAUSE;
 8001da8:	4b14      	ldr	r3, [pc, #80]	; (8001dfc <isClicked+0xb4>)
 8001daa:	2203      	movs	r2, #3
 8001dac:	701a      	strb	r2, [r3, #0]
			//code temporaire

			state = MENU_CHOICE;
		}
	}
}
 8001dae:	e01b      	b.n	8001de8 <isClicked+0xa0>
		else if(isClickedOnCircle(static_x, static_y, closeButton.centerX, closeButton.centerY, closeButton.radius)) {
 8001db0:	4b0f      	ldr	r3, [pc, #60]	; (8001df0 <isClicked+0xa8>)
 8001db2:	8818      	ldrh	r0, [r3, #0]
 8001db4:	4b0f      	ldr	r3, [pc, #60]	; (8001df4 <isClicked+0xac>)
 8001db6:	8819      	ldrh	r1, [r3, #0]
 8001db8:	4b11      	ldr	r3, [pc, #68]	; (8001e00 <isClicked+0xb8>)
 8001dba:	881a      	ldrh	r2, [r3, #0]
 8001dbc:	4b10      	ldr	r3, [pc, #64]	; (8001e00 <isClicked+0xb8>)
 8001dbe:	885c      	ldrh	r4, [r3, #2]
 8001dc0:	4b0f      	ldr	r3, [pc, #60]	; (8001e00 <isClicked+0xb8>)
 8001dc2:	889b      	ldrh	r3, [r3, #4]
 8001dc4:	9300      	str	r3, [sp, #0]
 8001dc6:	4623      	mov	r3, r4
 8001dc8:	f7ff fb61 	bl	800148e <isClickedOnCircle>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d00a      	beq.n	8001de8 <isClicked+0xa0>
			uint16_t a = 3;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	80fb      	strh	r3, [r7, #6]
			DrawQuadrilateral(static_quadrilateral, ILI9341_COLOR_BLACK);		// Dessiner le quadrilatre
 8001dd6:	4b08      	ldr	r3, [pc, #32]	; (8001df8 <isClicked+0xb0>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001dde:	f7ff fba6 	bl	800152e <DrawQuadrilateral>
			state = MENU_CHOICE;
 8001de2:	4b06      	ldr	r3, [pc, #24]	; (8001dfc <isClicked+0xb4>)
 8001de4:	2201      	movs	r2, #1
 8001de6:	701a      	strb	r2, [r3, #0]
}
 8001de8:	bf00      	nop
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bdb0      	pop	{r4, r5, r7, pc}
 8001df0:	20000a4c 	.word	0x20000a4c
 8001df4:	20000a4e 	.word	0x20000a4e
 8001df8:	20000010 	.word	0x20000010
 8001dfc:	20000a44 	.word	0x20000a44
 8001e00:	20000018 	.word	0x20000018

08001e04 <SERVO_init>:
#include "macro_types.h"

#define PERIOD_TIMER 10 //ms
static uint16_t current_position;

void SERVO_init(void){
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af02      	add	r7, sp, #8
    //initialisation et lancement du timer1   une priode de 10 ms
    TIMER_run_us(TIMER1_ID, PERIOD_TIMER*1000, FALSE); //10000us = 10ms
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f242 7110 	movw	r1, #10000	; 0x2710
 8001e10:	2000      	movs	r0, #0
 8001e12:	f001 fad1 	bl	80033b8 <TIMER_run_us>
    //activation du signal PWM sur le canal 1 du timer 1 (broche PA8)

    //TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_3, 150, FALSE, FALSE);
    TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_1, 150, FALSE, TRUE);
 8001e16:	2301      	movs	r3, #1
 8001e18:	9300      	str	r3, [sp, #0]
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	2296      	movs	r2, #150	; 0x96
 8001e1e:	2100      	movs	r1, #0
 8001e20:	2000      	movs	r0, #0
 8001e22:	f001 fc5f 	bl	80036e4 <TIMER_enable_PWM>

    //rapport cyclique regl pour une position servo de 50%
    SERVO_set_position(0);
 8001e26:	2000      	movs	r0, #0
 8001e28:	f000 f804 	bl	8001e34 <SERVO_set_position>
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
	...

08001e34 <SERVO_set_position>:


void SERVO_set_position(uint16_t position) {
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	80fb      	strh	r3, [r7, #6]
    current_position = position;
 8001e3e:	4a0c      	ldr	r2, [pc, #48]	; (8001e70 <SERVO_set_position+0x3c>)
 8001e40:	88fb      	ldrh	r3, [r7, #6]
 8001e42:	8013      	strh	r3, [r2, #0]
    uint16_t servopos;
    TIMER_run_us(TIMER1_ID,10000,FALSE);
 8001e44:	2200      	movs	r2, #0
 8001e46:	f242 7110 	movw	r1, #10000	; 0x2710
 8001e4a:	2000      	movs	r0, #0
 8001e4c:	f001 fab4 	bl	80033b8 <TIMER_run_us>
    //TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_3, position+100);

    TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_1, position+100);
 8001e50:	88fb      	ldrh	r3, [r7, #6]
 8001e52:	3364      	adds	r3, #100	; 0x64
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	461a      	mov	r2, r3
 8001e58:	2100      	movs	r1, #0
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	f001 febe 	bl	8003bdc <TIMER_set_duty>
    //HAL_Delay(300);
    HAL_Delay(150);
 8001e60:	2096      	movs	r0, #150	; 0x96
 8001e62:	f003 fef3 	bl	8005c4c <HAL_Delay>
}
 8001e66:	bf00      	nop
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20000a50 	.word	0x20000a50

08001e74 <SERVO_rotation>:

static uint16_t position = 0;

void SERVO_rotation(void) {
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
    //static uint16_t position = 0;
    static bool_e rotation = TRUE; // Initialisation  true par dfaut
    rotation = (position >= 180 || position < 0) ? !rotation : rotation; // Inverser rotation si la position est 0 ou 180
 8001e78:	4b14      	ldr	r3, [pc, #80]	; (8001ecc <SERVO_rotation+0x58>)
 8001e7a:	881b      	ldrh	r3, [r3, #0]
 8001e7c:	2bb3      	cmp	r3, #179	; 0xb3
 8001e7e:	d907      	bls.n	8001e90 <SERVO_rotation+0x1c>
 8001e80:	4b13      	ldr	r3, [pc, #76]	; (8001ed0 <SERVO_rotation+0x5c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	bf0c      	ite	eq
 8001e88:	2301      	moveq	r3, #1
 8001e8a:	2300      	movne	r3, #0
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	e001      	b.n	8001e94 <SERVO_rotation+0x20>
 8001e90:	4b0f      	ldr	r3, [pc, #60]	; (8001ed0 <SERVO_rotation+0x5c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a0e      	ldr	r2, [pc, #56]	; (8001ed0 <SERVO_rotation+0x5c>)
 8001e96:	6013      	str	r3, [r2, #0]
    position = (rotation) ? (position + 10) : (position - 10); // Incrmenter ou dcrmenter position en fonction de rotation
 8001e98:	4b0d      	ldr	r3, [pc, #52]	; (8001ed0 <SERVO_rotation+0x5c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d004      	beq.n	8001eaa <SERVO_rotation+0x36>
 8001ea0:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <SERVO_rotation+0x58>)
 8001ea2:	881b      	ldrh	r3, [r3, #0]
 8001ea4:	330a      	adds	r3, #10
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	e003      	b.n	8001eb2 <SERVO_rotation+0x3e>
 8001eaa:	4b08      	ldr	r3, [pc, #32]	; (8001ecc <SERVO_rotation+0x58>)
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	3b0a      	subs	r3, #10
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	4a06      	ldr	r2, [pc, #24]	; (8001ecc <SERVO_rotation+0x58>)
 8001eb4:	8013      	strh	r3, [r2, #0]
    SERVO_set_position(position);
 8001eb6:	4b05      	ldr	r3, [pc, #20]	; (8001ecc <SERVO_rotation+0x58>)
 8001eb8:	881b      	ldrh	r3, [r3, #0]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff ffba 	bl	8001e34 <SERVO_set_position>

    HAL_Delay(10); //anti-rebond "de fortune" en cadencant la lecture du bouton
 8001ec0:	200a      	movs	r0, #10
 8001ec2:	f003 fec3 	bl	8005c4c <HAL_Delay>
}
 8001ec6:	bf00      	nop
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	20000a52 	.word	0x20000a52
 8001ed0:	20000020 	.word	0x20000020

08001ed4 <getPosition>:

uint16_t getPosition(void){
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
	return position;
 8001ed8:	4b02      	ldr	r3, [pc, #8]	; (8001ee4 <getPosition+0x10>)
 8001eda:	881b      	ldrh	r3, [r3, #0]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bc80      	pop	{r7}
 8001ee2:	4770      	bx	lr
 8001ee4:	20000a52 	.word	0x20000a52

08001ee8 <HCSR04_state_machine>:
 * @note cette fonction n'utilise que des fonctions publiques. Elle peut donc tre duplique  l'extrieur de ce module logiciel.
 */

/**/
void HCSR04_state_machine(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af02      	add	r7, sp, #8
	static uint32_t tlocal;
	static uint8_t id_sensor;
	uint16_t distance;

	//ne pas oublier d'appeler en tche de fond cette fonction.
	HCSR04_process_main();
 8001eee:	f000 f9f7 	bl	80022e0 <HCSR04_process_main>


	switch(state)
 8001ef2:	4b3b      	ldr	r3, [pc, #236]	; (8001fe0 <HCSR04_state_machine+0xf8>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	2b05      	cmp	r3, #5
 8001ef8:	d869      	bhi.n	8001fce <HCSR04_state_machine+0xe6>
 8001efa:	a201      	add	r2, pc, #4	; (adr r2, 8001f00 <HCSR04_state_machine+0x18>)
 8001efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f00:	08001f19 	.word	0x08001f19
 8001f04:	08001fcf 	.word	0x08001fcf
 8001f08:	08001f3f 	.word	0x08001f3f
 8001f0c:	08001fcf 	.word	0x08001fcf
 8001f10:	08001f5b 	.word	0x08001f5b
 8001f14:	08001fb7 	.word	0x08001fb7
	{
		case INIT:
			if(HCSR04_add(&id_sensor, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_4) != HAL_OK)
 8001f18:	2310      	movs	r3, #16
 8001f1a:	9300      	str	r3, [sp, #0]
 8001f1c:	4b31      	ldr	r3, [pc, #196]	; (8001fe4 <HCSR04_state_machine+0xfc>)
 8001f1e:	2220      	movs	r2, #32
 8001f20:	4930      	ldr	r1, [pc, #192]	; (8001fe4 <HCSR04_state_machine+0xfc>)
 8001f22:	4831      	ldr	r0, [pc, #196]	; (8001fe8 <HCSR04_state_machine+0x100>)
 8001f24:	f000 f868 	bl	8001ff8 <HCSR04_add>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d003      	beq.n	8001f36 <HCSR04_state_machine+0x4e>
			{
				//printf("HCSR04 non ajout - erreur gnante\n");
				state = FAIL;
 8001f2e:	4b2c      	ldr	r3, [pc, #176]	; (8001fe0 <HCSR04_state_machine+0xf8>)
 8001f30:	2201      	movs	r2, #1
 8001f32:	701a      	strb	r2, [r3, #0]
			else
			{
				//printf("HCSR04 ajout\n");
				state = LAUNCH_MEASURE;
			}
			break;
 8001f34:	e050      	b.n	8001fd8 <HCSR04_state_machine+0xf0>
				state = LAUNCH_MEASURE;
 8001f36:	4b2a      	ldr	r3, [pc, #168]	; (8001fe0 <HCSR04_state_machine+0xf8>)
 8001f38:	2202      	movs	r2, #2
 8001f3a:	701a      	strb	r2, [r3, #0]
			break;
 8001f3c:	e04c      	b.n	8001fd8 <HCSR04_state_machine+0xf0>
		case LAUNCH_MEASURE:
			HCSR04_run_measure(id_sensor);
 8001f3e:	4b2a      	ldr	r3, [pc, #168]	; (8001fe8 <HCSR04_state_machine+0x100>)
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f000 f8c0 	bl	80020c8 <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 8001f48:	f003 fe76 	bl	8005c38 <HAL_GetTick>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	4a27      	ldr	r2, [pc, #156]	; (8001fec <HCSR04_state_machine+0x104>)
 8001f50:	6013      	str	r3, [r2, #0]
			state = WAIT_DURING_MEASURE;
 8001f52:	4b23      	ldr	r3, [pc, #140]	; (8001fe0 <HCSR04_state_machine+0xf8>)
 8001f54:	2204      	movs	r2, #4
 8001f56:	701a      	strb	r2, [r3, #0]
			break;
 8001f58:	e03e      	b.n	8001fd8 <HCSR04_state_machine+0xf0>
		case WAIT_DURING_MEASURE:
			switch(HCSR04_get_value(id_sensor, &distance))
 8001f5a:	4b23      	ldr	r3, [pc, #140]	; (8001fe8 <HCSR04_state_machine+0x100>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	1dba      	adds	r2, r7, #6
 8001f60:	4611      	mov	r1, r2
 8001f62:	4618      	mov	r0, r3
 8001f64:	f000 fabc 	bl	80024e0 <HCSR04_get_value>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b03      	cmp	r3, #3
 8001f6c:	d831      	bhi.n	8001fd2 <HCSR04_state_machine+0xea>
 8001f6e:	a201      	add	r2, pc, #4	; (adr r2, 8001f74 <HCSR04_state_machine+0x8c>)
 8001f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f74:	08001f85 	.word	0x08001f85
 8001f78:	08001fa3 	.word	0x08001fa3
 8001f7c:	08001fb3 	.word	0x08001fb3
 8001f80:	08001fab 	.word	0x08001fab
			{
				case HAL_BUSY:
					//rien  faire... on attend...
					break;
				case HAL_OK:
					printf("sensor %d - distance : %d\n", id_sensor, distance);
 8001f84:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <HCSR04_state_machine+0x100>)
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	4619      	mov	r1, r3
 8001f8a:	88fb      	ldrh	r3, [r7, #6]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	4818      	ldr	r0, [pc, #96]	; (8001ff0 <HCSR04_state_machine+0x108>)
 8001f90:	f006 ff68 	bl	8008e64 <printf>

					DISTANCE_GLOBAL = distance;
 8001f94:	88fa      	ldrh	r2, [r7, #6]
 8001f96:	4b17      	ldr	r3, [pc, #92]	; (8001ff4 <HCSR04_state_machine+0x10c>)
 8001f98:	801a      	strh	r2, [r3, #0]

					state = WAIT_BEFORE_NEXT_MEASURE;
 8001f9a:	4b11      	ldr	r3, [pc, #68]	; (8001fe0 <HCSR04_state_machine+0xf8>)
 8001f9c:	2205      	movs	r2, #5
 8001f9e:	701a      	strb	r2, [r3, #0]
					break;
 8001fa0:	e008      	b.n	8001fb4 <HCSR04_state_machine+0xcc>
				case HAL_ERROR:
					//printf("sensor %d - erreur ou mesure non lance\n", id_sensor);
					state = WAIT_BEFORE_NEXT_MEASURE;
 8001fa2:	4b0f      	ldr	r3, [pc, #60]	; (8001fe0 <HCSR04_state_machine+0xf8>)
 8001fa4:	2205      	movs	r2, #5
 8001fa6:	701a      	strb	r2, [r3, #0]
					break;
 8001fa8:	e004      	b.n	8001fb4 <HCSR04_state_machine+0xcc>

				case HAL_TIMEOUT:
					//printf("sensor %d - timeout\n", id_sensor);
					state = WAIT_BEFORE_NEXT_MEASURE;
 8001faa:	4b0d      	ldr	r3, [pc, #52]	; (8001fe0 <HCSR04_state_machine+0xf8>)
 8001fac:	2205      	movs	r2, #5
 8001fae:	701a      	strb	r2, [r3, #0]
					break;
 8001fb0:	e000      	b.n	8001fb4 <HCSR04_state_machine+0xcc>
					break;
 8001fb2:	bf00      	nop
			}
			break;
 8001fb4:	e00d      	b.n	8001fd2 <HCSR04_state_machine+0xea>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 8001fb6:	f003 fe3f 	bl	8005c38 <HAL_GetTick>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	4b0b      	ldr	r3, [pc, #44]	; (8001fec <HCSR04_state_machine+0x104>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	3364      	adds	r3, #100	; 0x64
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d907      	bls.n	8001fd6 <HCSR04_state_machine+0xee>
				state = LAUNCH_MEASURE;
 8001fc6:	4b06      	ldr	r3, [pc, #24]	; (8001fe0 <HCSR04_state_machine+0xf8>)
 8001fc8:	2202      	movs	r2, #2
 8001fca:	701a      	strb	r2, [r3, #0]
			break;
 8001fcc:	e003      	b.n	8001fd6 <HCSR04_state_machine+0xee>
		default:
			break;
 8001fce:	bf00      	nop
 8001fd0:	e002      	b.n	8001fd8 <HCSR04_state_machine+0xf0>
			break;
 8001fd2:	bf00      	nop
 8001fd4:	e000      	b.n	8001fd8 <HCSR04_state_machine+0xf0>
			break;
 8001fd6:	bf00      	nop
	}
}
 8001fd8:	bf00      	nop
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20000af8 	.word	0x20000af8
 8001fe4:	40010c00 	.word	0x40010c00
 8001fe8:	20000af9 	.word	0x20000af9
 8001fec:	20000afc 	.word	0x20000afc
 8001ff0:	0800fd14 	.word	0x0800fd14
 8001ff4:	200010d0 	.word	0x200010d0

08001ff8 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un mme numro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b088      	sub	sp, #32
 8001ffc:	af02      	add	r7, sp, #8
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	603b      	str	r3, [r7, #0]
 8002004:	4613      	mov	r3, r2
 8002006:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 800200c:	2300      	movs	r3, #0
 800200e:	75bb      	strb	r3, [r7, #22]
 8002010:	e04c      	b.n	80020ac <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 8002012:	7dbb      	ldrb	r3, [r7, #22]
 8002014:	4a29      	ldr	r2, [pc, #164]	; (80020bc <HCSR04_add+0xc4>)
 8002016:	015b      	lsls	r3, r3, #5
 8002018:	4413      	add	r3, r2
 800201a:	330e      	adds	r3, #14
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d141      	bne.n	80020a6 <HCSR04_add+0xae>
		{
			//on a trouv une case libre.
			*id = i;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	7dba      	ldrb	r2, [r7, #22]
 8002026:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 8002028:	7dbb      	ldrb	r3, [r7, #22]
 800202a:	4a24      	ldr	r2, [pc, #144]	; (80020bc <HCSR04_add+0xc4>)
 800202c:	015b      	lsls	r3, r3, #5
 800202e:	4413      	add	r3, r2
 8002030:	330e      	adds	r3, #14
 8002032:	2201      	movs	r2, #1
 8002034:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 8002036:	7dbb      	ldrb	r3, [r7, #22]
 8002038:	4a20      	ldr	r2, [pc, #128]	; (80020bc <HCSR04_add+0xc4>)
 800203a:	015b      	lsls	r3, r3, #5
 800203c:	4413      	add	r3, r2
 800203e:	68ba      	ldr	r2, [r7, #8]
 8002040:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 8002042:	7dbb      	ldrb	r3, [r7, #22]
 8002044:	4a1d      	ldr	r2, [pc, #116]	; (80020bc <HCSR04_add+0xc4>)
 8002046:	015b      	lsls	r3, r3, #5
 8002048:	4413      	add	r3, r2
 800204a:	3304      	adds	r3, #4
 800204c:	88fa      	ldrh	r2, [r7, #6]
 800204e:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8002050:	7dbb      	ldrb	r3, [r7, #22]
 8002052:	4a1a      	ldr	r2, [pc, #104]	; (80020bc <HCSR04_add+0xc4>)
 8002054:	015b      	lsls	r3, r3, #5
 8002056:	4413      	add	r3, r2
 8002058:	3308      	adds	r3, #8
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 800205e:	7dbb      	ldrb	r3, [r7, #22]
 8002060:	4a16      	ldr	r2, [pc, #88]	; (80020bc <HCSR04_add+0xc4>)
 8002062:	015b      	lsls	r3, r3, #5
 8002064:	4413      	add	r3, r2
 8002066:	330c      	adds	r3, #12
 8002068:	8c3a      	ldrh	r2, [r7, #32]
 800206a:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 800206c:	8c39      	ldrh	r1, [r7, #32]
 800206e:	2303      	movs	r3, #3
 8002070:	9300      	str	r3, [sp, #0]
 8002072:	2302      	movs	r3, #2
 8002074:	4a12      	ldr	r2, [pc, #72]	; (80020c0 <HCSR04_add+0xc8>)
 8002076:	6838      	ldr	r0, [r7, #0]
 8002078:	f000 fcae 	bl	80029d8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800207c:	88f9      	ldrh	r1, [r7, #6]
 800207e:	2303      	movs	r3, #3
 8002080:	9300      	str	r3, [sp, #0]
 8002082:	2300      	movs	r3, #0
 8002084:	2201      	movs	r2, #1
 8002086:	68b8      	ldr	r0, [r7, #8]
 8002088:	f000 fca6 	bl	80029d8 <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 800208c:	8c3b      	ldrh	r3, [r7, #32]
 800208e:	4618      	mov	r0, r3
 8002090:	f000 fb04 	bl	800269c <EXTI_gpiopin_to_pin_number>
 8002094:	4603      	mov	r3, r0
 8002096:	2201      	movs	r2, #1
 8002098:	4619      	mov	r1, r3
 800209a:	480a      	ldr	r0, [pc, #40]	; (80020c4 <HCSR04_add+0xcc>)
 800209c:	f000 fa96 	bl	80025cc <EXTIT_set_callback>
			ret = HAL_OK;
 80020a0:	2300      	movs	r3, #0
 80020a2:	75fb      	strb	r3, [r7, #23]
			break;
 80020a4:	e005      	b.n	80020b2 <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 80020a6:	7dbb      	ldrb	r3, [r7, #22]
 80020a8:	3301      	adds	r3, #1
 80020aa:	75bb      	strb	r3, [r7, #22]
 80020ac:	7dbb      	ldrb	r3, [r7, #22]
 80020ae:	2b04      	cmp	r3, #4
 80020b0:	d9af      	bls.n	8002012 <HCSR04_add+0x1a>
		}
	}

	return ret;
 80020b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3718      	adds	r7, #24
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	20000a54 	.word	0x20000a54
 80020c0:	10310000 	.word	0x10310000
 80020c4:	08002109 	.word	0x08002109

080020c8 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 80020d2:	79fb      	ldrb	r3, [r7, #7]
 80020d4:	4a0a      	ldr	r2, [pc, #40]	; (8002100 <HCSR04_run_measure+0x38>)
 80020d6:	015b      	lsls	r3, r3, #5
 80020d8:	4413      	add	r3, r2
 80020da:	330e      	adds	r3, #14
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d009      	beq.n	80020f6 <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 80020e2:	4b08      	ldr	r3, [pc, #32]	; (8002104 <HCSR04_run_measure+0x3c>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 80020ea:	f000 f8e1 	bl	80022b0 <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f000 f881 	bl	80021f8 <HCSR04_trig>
	}
}
 80020f6:	bf00      	nop
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	20000a54 	.word	0x20000a54
 8002104:	20000af4 	.word	0x20000af4

08002108 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant tre appele uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 8002108:	b590      	push	{r4, r7, lr}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8002112:	2300      	movs	r3, #0
 8002114:	73fb      	strb	r3, [r7, #15]
 8002116:	e063      	b.n	80021e0 <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv !
 8002118:	7bfb      	ldrb	r3, [r7, #15]
 800211a:	4a36      	ldr	r2, [pc, #216]	; (80021f4 <HCSR04_callback+0xec>)
 800211c:	015b      	lsls	r3, r3, #5
 800211e:	4413      	add	r3, r2
 8002120:	330c      	adds	r3, #12
 8002122:	881b      	ldrh	r3, [r3, #0]
 8002124:	88fa      	ldrh	r2, [r7, #6]
 8002126:	429a      	cmp	r2, r3
 8002128:	d157      	bne.n	80021da <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 800212a:	7bfb      	ldrb	r3, [r7, #15]
 800212c:	4a31      	ldr	r2, [pc, #196]	; (80021f4 <HCSR04_callback+0xec>)
 800212e:	015b      	lsls	r3, r3, #5
 8002130:	4413      	add	r3, r2
 8002132:	330e      	adds	r3, #14
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b03      	cmp	r3, #3
 8002138:	d123      	bne.n	8002182 <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 800213a:	7bfb      	ldrb	r3, [r7, #15]
 800213c:	4a2d      	ldr	r2, [pc, #180]	; (80021f4 <HCSR04_callback+0xec>)
 800213e:	015b      	lsls	r3, r3, #5
 8002140:	4413      	add	r3, r2
 8002142:	3308      	adds	r3, #8
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	7bfb      	ldrb	r3, [r7, #15]
 8002148:	492a      	ldr	r1, [pc, #168]	; (80021f4 <HCSR04_callback+0xec>)
 800214a:	015b      	lsls	r3, r3, #5
 800214c:	440b      	add	r3, r1
 800214e:	330c      	adds	r3, #12
 8002150:	881b      	ldrh	r3, [r3, #0]
 8002152:	4619      	mov	r1, r3
 8002154:	4610      	mov	r0, r2
 8002156:	f004 f9b7 	bl	80064c8 <HAL_GPIO_ReadPin>
 800215a:	4603      	mov	r3, r0
 800215c:	2b01      	cmp	r3, #1
 800215e:	d143      	bne.n	80021e8 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8002160:	7bfc      	ldrb	r4, [r7, #15]
 8002162:	f000 f89d 	bl	80022a0 <HCSR04_ReadTimerUs>
 8002166:	4602      	mov	r2, r0
 8002168:	4922      	ldr	r1, [pc, #136]	; (80021f4 <HCSR04_callback+0xec>)
 800216a:	0163      	lsls	r3, r4, #5
 800216c:	440b      	add	r3, r1
 800216e:	3318      	adds	r3, #24
 8002170:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 8002172:	7bfb      	ldrb	r3, [r7, #15]
 8002174:	4a1f      	ldr	r2, [pc, #124]	; (80021f4 <HCSR04_callback+0xec>)
 8002176:	015b      	lsls	r3, r3, #5
 8002178:	4413      	add	r3, r2
 800217a:	330e      	adds	r3, #14
 800217c:	2204      	movs	r2, #4
 800217e:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8002180:	e032      	b.n	80021e8 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	4a1b      	ldr	r2, [pc, #108]	; (80021f4 <HCSR04_callback+0xec>)
 8002186:	015b      	lsls	r3, r3, #5
 8002188:	4413      	add	r3, r2
 800218a:	330e      	adds	r3, #14
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	2b04      	cmp	r3, #4
 8002190:	d12a      	bne.n	80021e8 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8002192:	7bfb      	ldrb	r3, [r7, #15]
 8002194:	4a17      	ldr	r2, [pc, #92]	; (80021f4 <HCSR04_callback+0xec>)
 8002196:	015b      	lsls	r3, r3, #5
 8002198:	4413      	add	r3, r2
 800219a:	3308      	adds	r3, #8
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	7bfb      	ldrb	r3, [r7, #15]
 80021a0:	4914      	ldr	r1, [pc, #80]	; (80021f4 <HCSR04_callback+0xec>)
 80021a2:	015b      	lsls	r3, r3, #5
 80021a4:	440b      	add	r3, r1
 80021a6:	330c      	adds	r3, #12
 80021a8:	881b      	ldrh	r3, [r3, #0]
 80021aa:	4619      	mov	r1, r3
 80021ac:	4610      	mov	r0, r2
 80021ae:	f004 f98b 	bl	80064c8 <HAL_GPIO_ReadPin>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d117      	bne.n	80021e8 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 80021b8:	7bfc      	ldrb	r4, [r7, #15]
 80021ba:	f000 f871 	bl	80022a0 <HCSR04_ReadTimerUs>
 80021be:	4602      	mov	r2, r0
 80021c0:	490c      	ldr	r1, [pc, #48]	; (80021f4 <HCSR04_callback+0xec>)
 80021c2:	0163      	lsls	r3, r4, #5
 80021c4:	440b      	add	r3, r1
 80021c6:	3314      	adds	r3, #20
 80021c8:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 80021ca:	7bfb      	ldrb	r3, [r7, #15]
 80021cc:	4a09      	ldr	r2, [pc, #36]	; (80021f4 <HCSR04_callback+0xec>)
 80021ce:	015b      	lsls	r3, r3, #5
 80021d0:	4413      	add	r3, r2
 80021d2:	330e      	adds	r3, #14
 80021d4:	2205      	movs	r2, #5
 80021d6:	701a      	strb	r2, [r3, #0]
			break;
 80021d8:	e006      	b.n	80021e8 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80021da:	7bfb      	ldrb	r3, [r7, #15]
 80021dc:	3301      	adds	r3, #1
 80021de:	73fb      	strb	r3, [r7, #15]
 80021e0:	7bfb      	ldrb	r3, [r7, #15]
 80021e2:	2b04      	cmp	r3, #4
 80021e4:	d998      	bls.n	8002118 <HCSR04_callback+0x10>
		}
	}
}
 80021e6:	e000      	b.n	80021ea <HCSR04_callback+0xe2>
			break;
 80021e8:	bf00      	nop
}
 80021ea:	bf00      	nop
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd90      	pop	{r4, r7, pc}
 80021f2:	bf00      	nop
 80021f4:	20000a54 	.word	0x20000a54

080021f8 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 80021f8:	b590      	push	{r4, r7, lr}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	4603      	mov	r3, r0
 8002200:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	4a25      	ldr	r2, [pc, #148]	; (800229c <HCSR04_trig+0xa4>)
 8002206:	015b      	lsls	r3, r3, #5
 8002208:	4413      	add	r3, r2
 800220a:	330e      	adds	r3, #14
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d03f      	beq.n	8002292 <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 8002212:	79fb      	ldrb	r3, [r7, #7]
 8002214:	4a21      	ldr	r2, [pc, #132]	; (800229c <HCSR04_trig+0xa4>)
 8002216:	015b      	lsls	r3, r3, #5
 8002218:	4413      	add	r3, r2
 800221a:	330e      	adds	r3, #14
 800221c:	2202      	movs	r2, #2
 800221e:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 8002220:	79fb      	ldrb	r3, [r7, #7]
 8002222:	4a1e      	ldr	r2, [pc, #120]	; (800229c <HCSR04_trig+0xa4>)
 8002224:	015b      	lsls	r3, r3, #5
 8002226:	4413      	add	r3, r2
 8002228:	6818      	ldr	r0, [r3, #0]
 800222a:	79fb      	ldrb	r3, [r7, #7]
 800222c:	4a1b      	ldr	r2, [pc, #108]	; (800229c <HCSR04_trig+0xa4>)
 800222e:	015b      	lsls	r3, r3, #5
 8002230:	4413      	add	r3, r2
 8002232:	3304      	adds	r3, #4
 8002234:	881b      	ldrh	r3, [r3, #0]
 8002236:	2201      	movs	r2, #1
 8002238:	4619      	mov	r1, r3
 800223a:	f004 f95c 	bl	80064f6 <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 800223e:	f000 f82f 	bl	80022a0 <HCSR04_ReadTimerUs>
 8002242:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//dlai d'au moins 10us
 8002244:	bf00      	nop
 8002246:	f000 f82b 	bl	80022a0 <HCSR04_ReadTimerUs>
 800224a:	4602      	mov	r2, r0
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	2b09      	cmp	r3, #9
 8002252:	d9f8      	bls.n	8002246 <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 8002254:	79fb      	ldrb	r3, [r7, #7]
 8002256:	4a11      	ldr	r2, [pc, #68]	; (800229c <HCSR04_trig+0xa4>)
 8002258:	015b      	lsls	r3, r3, #5
 800225a:	4413      	add	r3, r2
 800225c:	6818      	ldr	r0, [r3, #0]
 800225e:	79fb      	ldrb	r3, [r7, #7]
 8002260:	4a0e      	ldr	r2, [pc, #56]	; (800229c <HCSR04_trig+0xa4>)
 8002262:	015b      	lsls	r3, r3, #5
 8002264:	4413      	add	r3, r2
 8002266:	3304      	adds	r3, #4
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	2200      	movs	r2, #0
 800226c:	4619      	mov	r1, r3
 800226e:	f004 f942 	bl	80064f6 <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 8002272:	79fb      	ldrb	r3, [r7, #7]
 8002274:	4a09      	ldr	r2, [pc, #36]	; (800229c <HCSR04_trig+0xa4>)
 8002276:	015b      	lsls	r3, r3, #5
 8002278:	4413      	add	r3, r2
 800227a:	330e      	adds	r3, #14
 800227c:	2203      	movs	r2, #3
 800227e:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 8002280:	79fc      	ldrb	r4, [r7, #7]
 8002282:	f003 fcd9 	bl	8005c38 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	4904      	ldr	r1, [pc, #16]	; (800229c <HCSR04_trig+0xa4>)
 800228a:	0163      	lsls	r3, r4, #5
 800228c:	440b      	add	r3, r1
 800228e:	3310      	adds	r3, #16
 8002290:	601a      	str	r2, [r3, #0]
	}
}
 8002292:	bf00      	nop
 8002294:	3714      	adds	r7, #20
 8002296:	46bd      	mov	sp, r7
 8002298:	bd90      	pop	{r4, r7, pc}
 800229a:	bf00      	nop
 800229c:	20000a54 	.word	0x20000a54

080022a0 <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu' 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette rsolution correspond  0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 80022a4:	2000      	movs	r0, #0
 80022a6:	f001 f9cf 	bl	8003648 <TIMER_read>
 80022aa:	4603      	mov	r3, r0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 80022b4:	2200      	movs	r2, #0
 80022b6:	f242 7110 	movw	r1, #10000	; 0x2710
 80022ba:	2000      	movs	r0, #0
 80022bc:	f001 f87c 	bl	80033b8 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 80022c0:	21a0      	movs	r1, #160	; 0xa0
 80022c2:	2000      	movs	r0, #0
 80022c4:	f001 f9f6 	bl	80036b4 <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 80022c8:	f649 4140 	movw	r1, #40000	; 0x9c40
 80022cc:	2000      	movs	r0, #0
 80022ce:	f001 f9cf 	bl	8003670 <TIMER_set_period>
	timer_is_running = TRUE;
 80022d2:	4b02      	ldr	r3, [pc, #8]	; (80022dc <HCSR04_RunTimerUs+0x2c>)
 80022d4:	2201      	movs	r2, #1
 80022d6:	601a      	str	r2, [r3, #0]
}
 80022d8:	bf00      	nop
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	20000af4 	.word	0x20000af4

080022e0 <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80022e6:	2300      	movs	r3, #0
 80022e8:	71fb      	strb	r3, [r7, #7]
 80022ea:	e04e      	b.n	800238a <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 80022ec:	79fb      	ldrb	r3, [r7, #7]
 80022ee:	4a2b      	ldr	r2, [pc, #172]	; (800239c <HCSR04_process_main+0xbc>)
 80022f0:	015b      	lsls	r3, r3, #5
 80022f2:	4413      	add	r3, r2
 80022f4:	330e      	adds	r3, #14
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	2b08      	cmp	r3, #8
 80022fa:	d840      	bhi.n	800237e <HCSR04_process_main+0x9e>
 80022fc:	a201      	add	r2, pc, #4	; (adr r2, 8002304 <HCSR04_process_main+0x24>)
 80022fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002302:	bf00      	nop
 8002304:	0800237f 	.word	0x0800237f
 8002308:	0800237f 	.word	0x0800237f
 800230c:	0800237f 	.word	0x0800237f
 8002310:	08002329 	.word	0x08002329
 8002314:	08002329 	.word	0x08002329
 8002318:	08002351 	.word	0x08002351
 800231c:	0800237f 	.word	0x0800237f
 8002320:	0800237f 	.word	0x0800237f
 8002324:	0800237f 	.word	0x0800237f
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 8002328:	f003 fc86 	bl	8005c38 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	491a      	ldr	r1, [pc, #104]	; (800239c <HCSR04_process_main+0xbc>)
 8002332:	015b      	lsls	r3, r3, #5
 8002334:	440b      	add	r3, r1
 8002336:	3310      	adds	r3, #16
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b96      	cmp	r3, #150	; 0x96
 800233e:	d920      	bls.n	8002382 <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 8002340:	79fb      	ldrb	r3, [r7, #7]
 8002342:	4a16      	ldr	r2, [pc, #88]	; (800239c <HCSR04_process_main+0xbc>)
 8002344:	015b      	lsls	r3, r3, #5
 8002346:	4413      	add	r3, r2
 8002348:	330e      	adds	r3, #14
 800234a:	2206      	movs	r2, #6
 800234c:	701a      	strb	r2, [r3, #0]
				}
				break;
 800234e:	e018      	b.n	8002382 <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement reu un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 8002350:	79fb      	ldrb	r3, [r7, #7]
 8002352:	4618      	mov	r0, r3
 8002354:	f000 f824 	bl	80023a0 <HCSR04_compute_distance>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d107      	bne.n	800236e <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	4a0e      	ldr	r2, [pc, #56]	; (800239c <HCSR04_process_main+0xbc>)
 8002362:	015b      	lsls	r3, r3, #5
 8002364:	4413      	add	r3, r2
 8002366:	330e      	adds	r3, #14
 8002368:	2208      	movs	r2, #8
 800236a:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 800236c:	e00a      	b.n	8002384 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 800236e:	79fb      	ldrb	r3, [r7, #7]
 8002370:	4a0a      	ldr	r2, [pc, #40]	; (800239c <HCSR04_process_main+0xbc>)
 8002372:	015b      	lsls	r3, r3, #5
 8002374:	4413      	add	r3, r2
 8002376:	330e      	adds	r3, #14
 8002378:	2207      	movs	r2, #7
 800237a:	701a      	strb	r2, [r3, #0]
				break;
 800237c:	e002      	b.n	8002384 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien  faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 800237e:	bf00      	nop
 8002380:	e000      	b.n	8002384 <HCSR04_process_main+0xa4>
				break;
 8002382:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8002384:	79fb      	ldrb	r3, [r7, #7]
 8002386:	3301      	adds	r3, #1
 8002388:	71fb      	strb	r3, [r7, #7]
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	2b04      	cmp	r3, #4
 800238e:	d9ad      	bls.n	80022ec <HCSR04_process_main+0xc>
		}
	}
}
 8002390:	bf00      	nop
 8002392:	bf00      	nop
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	20000a54 	.word	0x20000a54

080023a0 <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	4603      	mov	r3, r0
 80023a8:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypothse tant qu'on a pas une valeur correcte.
 80023aa:	79fb      	ldrb	r3, [r7, #7]
 80023ac:	4a48      	ldr	r2, [pc, #288]	; (80024d0 <HCSR04_compute_distance+0x130>)
 80023ae:	015b      	lsls	r3, r3, #5
 80023b0:	4413      	add	r3, r2
 80023b2:	331c      	adds	r3, #28
 80023b4:	2200      	movs	r2, #0
 80023b6:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 80023b8:	79fb      	ldrb	r3, [r7, #7]
 80023ba:	4a45      	ldr	r2, [pc, #276]	; (80024d0 <HCSR04_compute_distance+0x130>)
 80023bc:	015b      	lsls	r3, r3, #5
 80023be:	4413      	add	r3, r2
 80023c0:	330e      	adds	r3, #14
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	2b05      	cmp	r3, #5
 80023c6:	d001      	beq.n	80023cc <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e07d      	b.n	80024c8 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 80023cc:	79fb      	ldrb	r3, [r7, #7]
 80023ce:	4a40      	ldr	r2, [pc, #256]	; (80024d0 <HCSR04_compute_distance+0x130>)
 80023d0:	015b      	lsls	r3, r3, #5
 80023d2:	4413      	add	r3, r2
 80023d4:	3314      	adds	r3, #20
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	79fb      	ldrb	r3, [r7, #7]
 80023da:	493d      	ldr	r1, [pc, #244]	; (80024d0 <HCSR04_compute_distance+0x130>)
 80023dc:	015b      	lsls	r3, r3, #5
 80023de:	440b      	add	r3, r1
 80023e0:	3318      	adds	r3, #24
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d20e      	bcs.n	8002406 <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 80023e8:	79fb      	ldrb	r3, [r7, #7]
 80023ea:	4a39      	ldr	r2, [pc, #228]	; (80024d0 <HCSR04_compute_distance+0x130>)
 80023ec:	015b      	lsls	r3, r3, #5
 80023ee:	4413      	add	r3, r2
 80023f0:	3314      	adds	r3, #20
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	79fa      	ldrb	r2, [r7, #7]
 80023f6:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 80023fa:	3340      	adds	r3, #64	; 0x40
 80023fc:	4934      	ldr	r1, [pc, #208]	; (80024d0 <HCSR04_compute_distance+0x130>)
 80023fe:	0152      	lsls	r2, r2, #5
 8002400:	440a      	add	r2, r1
 8002402:	3214      	adds	r2, #20
 8002404:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 8002406:	79fb      	ldrb	r3, [r7, #7]
 8002408:	4a31      	ldr	r2, [pc, #196]	; (80024d0 <HCSR04_compute_distance+0x130>)
 800240a:	015b      	lsls	r3, r3, #5
 800240c:	4413      	add	r3, r2
 800240e:	3314      	adds	r3, #20
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	79fb      	ldrb	r3, [r7, #7]
 8002414:	492e      	ldr	r1, [pc, #184]	; (80024d0 <HCSR04_compute_distance+0x130>)
 8002416:	015b      	lsls	r3, r3, #5
 8002418:	440b      	add	r3, r1
 800241a:	3318      	adds	r3, #24
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	429a      	cmp	r2, r3
 8002420:	d201      	bcs.n	8002426 <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e050      	b.n	80024c8 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 8002426:	79fb      	ldrb	r3, [r7, #7]
 8002428:	4a29      	ldr	r2, [pc, #164]	; (80024d0 <HCSR04_compute_distance+0x130>)
 800242a:	015b      	lsls	r3, r3, #5
 800242c:	4413      	add	r3, r2
 800242e:	3314      	adds	r3, #20
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	79fb      	ldrb	r3, [r7, #7]
 8002434:	4926      	ldr	r1, [pc, #152]	; (80024d0 <HCSR04_compute_distance+0x130>)
 8002436:	015b      	lsls	r3, r3, #5
 8002438:	440b      	add	r3, r1
 800243a:	3318      	adds	r3, #24
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim ici en pulses de timer purs
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	4613      	mov	r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	4413      	add	r3, r2
 800244a:	015b      	lsls	r3, r3, #5
 800244c:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800244e:	f004 fc53 	bl	8006cf8 <HAL_RCC_GetPCLK2Freq>
 8002452:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8002454:	4b1f      	ldr	r3, [pc, #124]	; (80024d4 <HCSR04_compute_distance+0x134>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	0adb      	lsrs	r3, r3, #11
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	2b00      	cmp	r3, #0
 8002460:	d002      	beq.n	8002468 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	60bb      	str	r3, [r7, #8]
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//frquence exprime en MHz
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	4a1b      	ldr	r2, [pc, #108]	; (80024d8 <HCSR04_compute_distance+0x138>)
 800246c:	fba2 2303 	umull	r2, r3, r2, r3
 8002470:	0c9b      	lsrs	r3, r3, #18
 8002472:	60bb      	str	r3, [r7, #8]
	if(!freq)
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d101      	bne.n	800247e <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e024      	b.n	80024c8 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 800247e:	68fa      	ldr	r2, [r7, #12]
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	fbb2 f3f3 	udiv	r3, r2, r3
 8002486:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800248e:	fb02 f303 	mul.w	r3, r2, r3
 8002492:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	4a11      	ldr	r2, [pc, #68]	; (80024dc <HCSR04_compute_distance+0x13c>)
 8002498:	fba2 2303 	umull	r2, r3, r2, r3
 800249c:	099b      	lsrs	r3, r3, #6
 800249e:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	085b      	lsrs	r3, r3, #1
 80024a4:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del 5m, on considre que la distance n'a pas t acquise (ou bien est infinie)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d901      	bls.n	80024b4 <HCSR04_compute_distance+0x114>
		distance = 0;
 80024b0:	2300      	movs	r3, #0
 80024b2:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	b291      	uxth	r1, r2
 80024ba:	4a05      	ldr	r2, [pc, #20]	; (80024d0 <HCSR04_compute_distance+0x130>)
 80024bc:	015b      	lsls	r3, r3, #5
 80024be:	4413      	add	r3, r2
 80024c0:	331c      	adds	r3, #28
 80024c2:	460a      	mov	r2, r1
 80024c4:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3710      	adds	r7, #16
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	20000a54 	.word	0x20000a54
 80024d4:	40021000 	.word	0x40021000
 80024d8:	431bde83 	.word	0x431bde83
 80024dc:	10624dd3 	.word	0x10624dd3

080024e0 <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir t initialis pralablement
 * @pre		distance doit tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b085      	sub	sp, #20
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	4603      	mov	r3, r0
 80024e8:	6039      	str	r1, [r7, #0]
 80024ea:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 80024ec:	2302      	movs	r3, #2
 80024ee:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 80024f0:	79fb      	ldrb	r3, [r7, #7]
 80024f2:	4a1b      	ldr	r2, [pc, #108]	; (8002560 <HCSR04_get_value+0x80>)
 80024f4:	015b      	lsls	r3, r3, #5
 80024f6:	4413      	add	r3, r2
 80024f8:	330e      	adds	r3, #14
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	2b08      	cmp	r3, #8
 80024fe:	d826      	bhi.n	800254e <HCSR04_get_value+0x6e>
 8002500:	a201      	add	r2, pc, #4	; (adr r2, 8002508 <HCSR04_get_value+0x28>)
 8002502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002506:	bf00      	nop
 8002508:	08002549 	.word	0x08002549
 800250c:	08002549 	.word	0x08002549
 8002510:	0800254f 	.word	0x0800254f
 8002514:	0800254f 	.word	0x0800254f
 8002518:	0800254f 	.word	0x0800254f
 800251c:	0800254f 	.word	0x0800254f
 8002520:	08002543 	.word	0x08002543
 8002524:	08002549 	.word	0x08002549
 8002528:	0800252d 	.word	0x0800252d
	{
		case HCSR04_STATE_IDLE:	//on a reu une distance
			*distance = sensors[id].distance;
 800252c:	79fb      	ldrb	r3, [r7, #7]
 800252e:	4a0c      	ldr	r2, [pc, #48]	; (8002560 <HCSR04_get_value+0x80>)
 8002530:	015b      	lsls	r3, r3, #5
 8002532:	4413      	add	r3, r2
 8002534:	331c      	adds	r3, #28
 8002536:	881a      	ldrh	r2, [r3, #0]
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 800253c:	2300      	movs	r3, #0
 800253e:	73fb      	strb	r3, [r7, #15]
			break;
 8002540:	e008      	b.n	8002554 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	73fb      	strb	r3, [r7, #15]
			break;
 8002546:	e005      	b.n	8002554 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	73fb      	strb	r3, [r7, #15]
			break;
 800254c:	e002      	b.n	8002554 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 800254e:	2302      	movs	r3, #2
 8002550:	73fb      	strb	r3, [r7, #15]
			break;
 8002552:	bf00      	nop
	}
	return ret;
 8002554:	7bfb      	ldrb	r3, [r7, #15]
}
 8002556:	4618      	mov	r0, r3
 8002558:	3714      	adds	r7, #20
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	20000a54 	.word	0x20000a54

08002564 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8002568:	4b07      	ldr	r3, [pc, #28]	; (8002588 <DMA1_Channel1_IRQHandler+0x24>)
 800256a:	2201      	movs	r2, #1
 800256c:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 800256e:	4807      	ldr	r0, [pc, #28]	; (800258c <DMA1_Channel1_IRQHandler+0x28>)
 8002570:	f003 fd20 	bl	8005fb4 <HAL_DMA_IRQHandler>
	if(callback_function)
 8002574:	4b06      	ldr	r3, [pc, #24]	; (8002590 <DMA1_Channel1_IRQHandler+0x2c>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d002      	beq.n	8002582 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 800257c:	4b04      	ldr	r3, [pc, #16]	; (8002590 <DMA1_Channel1_IRQHandler+0x2c>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4798      	blx	r3
}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	20000b48 	.word	0x20000b48
 800258c:	20000b00 	.word	0x20000b00
 8002590:	20000b44 	.word	0x20000b44

08002594 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	4603      	mov	r3, r0
 800259c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800259e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	db0b      	blt.n	80025be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025a6:	79fb      	ldrb	r3, [r7, #7]
 80025a8:	f003 021f 	and.w	r2, r3, #31
 80025ac:	4906      	ldr	r1, [pc, #24]	; (80025c8 <__NVIC_EnableIRQ+0x34>)
 80025ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b2:	095b      	lsrs	r3, r3, #5
 80025b4:	2001      	movs	r0, #1
 80025b6:	fa00 f202 	lsl.w	r2, r0, r2
 80025ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025be:	bf00      	nop
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bc80      	pop	{r7}
 80025c6:	4770      	bx	lr
 80025c8:	e000e100 	.word	0xe000e100

080025cc <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	460b      	mov	r3, r1
 80025d6:	607a      	str	r2, [r7, #4]
 80025d8:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 80025da:	7afb      	ldrb	r3, [r7, #11]
 80025dc:	4907      	ldr	r1, [pc, #28]	; (80025fc <EXTIT_set_callback+0x30>)
 80025de:	68fa      	ldr	r2, [r7, #12]
 80025e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 80025ea:	7afb      	ldrb	r3, [r7, #11]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f000 f807 	bl	8002600 <EXTIT_enable>
}
 80025f2:	bf00      	nop
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20000b4c 	.word	0x20000b4c

08002600 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	4603      	mov	r3, r0
 8002608:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	2b0f      	cmp	r3, #15
 800260e:	d80c      	bhi.n	800262a <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 8002610:	79fb      	ldrb	r3, [r7, #7]
 8002612:	2201      	movs	r2, #1
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	b21a      	sxth	r2, r3
 800261a:	4b1f      	ldr	r3, [pc, #124]	; (8002698 <EXTIT_enable+0x98>)
 800261c:	881b      	ldrh	r3, [r3, #0]
 800261e:	b21b      	sxth	r3, r3
 8002620:	4313      	orrs	r3, r2
 8002622:	b21b      	sxth	r3, r3
 8002624:	b29a      	uxth	r2, r3
 8002626:	4b1c      	ldr	r3, [pc, #112]	; (8002698 <EXTIT_enable+0x98>)
 8002628:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 800262a:	79fb      	ldrb	r3, [r7, #7]
 800262c:	2b04      	cmp	r3, #4
 800262e:	d821      	bhi.n	8002674 <EXTIT_enable+0x74>
 8002630:	a201      	add	r2, pc, #4	; (adr r2, 8002638 <EXTIT_enable+0x38>)
 8002632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002636:	bf00      	nop
 8002638:	0800264d 	.word	0x0800264d
 800263c:	08002655 	.word	0x08002655
 8002640:	0800265d 	.word	0x0800265d
 8002644:	08002665 	.word	0x08002665
 8002648:	0800266d 	.word	0x0800266d
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 800264c:	2006      	movs	r0, #6
 800264e:	f7ff ffa1 	bl	8002594 <__NVIC_EnableIRQ>
 8002652:	e01d      	b.n	8002690 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 8002654:	2007      	movs	r0, #7
 8002656:	f7ff ff9d 	bl	8002594 <__NVIC_EnableIRQ>
 800265a:	e019      	b.n	8002690 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 800265c:	2008      	movs	r0, #8
 800265e:	f7ff ff99 	bl	8002594 <__NVIC_EnableIRQ>
 8002662:	e015      	b.n	8002690 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 8002664:	2009      	movs	r0, #9
 8002666:	f7ff ff95 	bl	8002594 <__NVIC_EnableIRQ>
 800266a:	e011      	b.n	8002690 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 800266c:	200a      	movs	r0, #10
 800266e:	f7ff ff91 	bl	8002594 <__NVIC_EnableIRQ>
 8002672:	e00d      	b.n	8002690 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	2b09      	cmp	r3, #9
 8002678:	d803      	bhi.n	8002682 <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 800267a:	2017      	movs	r0, #23
 800267c:	f7ff ff8a 	bl	8002594 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8002680:	e005      	b.n	800268e <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 8002682:	79fb      	ldrb	r3, [r7, #7]
 8002684:	2b0f      	cmp	r3, #15
 8002686:	d802      	bhi.n	800268e <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002688:	2028      	movs	r0, #40	; 0x28
 800268a:	f7ff ff83 	bl	8002594 <__NVIC_EnableIRQ>
			break;
 800268e:	bf00      	nop
	}
}
 8002690:	bf00      	nop
 8002692:	3708      	adds	r7, #8
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	20000b8c 	.word	0x20000b8c

0800269c <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 800269c:	b480      	push	{r7}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 80026a6:	23ff      	movs	r3, #255	; 0xff
 80026a8:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 80026aa:	88fb      	ldrh	r3, [r7, #6]
 80026ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026b0:	f000 80b8 	beq.w	8002824 <EXTI_gpiopin_to_pin_number+0x188>
 80026b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026b8:	f300 80b7 	bgt.w	800282a <EXTI_gpiopin_to_pin_number+0x18e>
 80026bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80026c0:	f000 80ad 	beq.w	800281e <EXTI_gpiopin_to_pin_number+0x182>
 80026c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80026c8:	f300 80af 	bgt.w	800282a <EXTI_gpiopin_to_pin_number+0x18e>
 80026cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026d0:	f000 80a2 	beq.w	8002818 <EXTI_gpiopin_to_pin_number+0x17c>
 80026d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026d8:	f300 80a7 	bgt.w	800282a <EXTI_gpiopin_to_pin_number+0x18e>
 80026dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026e0:	f000 8097 	beq.w	8002812 <EXTI_gpiopin_to_pin_number+0x176>
 80026e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026e8:	f300 809f 	bgt.w	800282a <EXTI_gpiopin_to_pin_number+0x18e>
 80026ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026f0:	f000 808c 	beq.w	800280c <EXTI_gpiopin_to_pin_number+0x170>
 80026f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026f8:	f300 8097 	bgt.w	800282a <EXTI_gpiopin_to_pin_number+0x18e>
 80026fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002700:	f000 8081 	beq.w	8002806 <EXTI_gpiopin_to_pin_number+0x16a>
 8002704:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002708:	f300 808f 	bgt.w	800282a <EXTI_gpiopin_to_pin_number+0x18e>
 800270c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002710:	d076      	beq.n	8002800 <EXTI_gpiopin_to_pin_number+0x164>
 8002712:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002716:	f300 8088 	bgt.w	800282a <EXTI_gpiopin_to_pin_number+0x18e>
 800271a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800271e:	d06c      	beq.n	80027fa <EXTI_gpiopin_to_pin_number+0x15e>
 8002720:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002724:	f300 8081 	bgt.w	800282a <EXTI_gpiopin_to_pin_number+0x18e>
 8002728:	2b80      	cmp	r3, #128	; 0x80
 800272a:	d063      	beq.n	80027f4 <EXTI_gpiopin_to_pin_number+0x158>
 800272c:	2b80      	cmp	r3, #128	; 0x80
 800272e:	dc7c      	bgt.n	800282a <EXTI_gpiopin_to_pin_number+0x18e>
 8002730:	2b20      	cmp	r3, #32
 8002732:	dc47      	bgt.n	80027c4 <EXTI_gpiopin_to_pin_number+0x128>
 8002734:	2b00      	cmp	r3, #0
 8002736:	dd78      	ble.n	800282a <EXTI_gpiopin_to_pin_number+0x18e>
 8002738:	3b01      	subs	r3, #1
 800273a:	2b1f      	cmp	r3, #31
 800273c:	d875      	bhi.n	800282a <EXTI_gpiopin_to_pin_number+0x18e>
 800273e:	a201      	add	r2, pc, #4	; (adr r2, 8002744 <EXTI_gpiopin_to_pin_number+0xa8>)
 8002740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002744:	080027cb 	.word	0x080027cb
 8002748:	080027d1 	.word	0x080027d1
 800274c:	0800282b 	.word	0x0800282b
 8002750:	080027d7 	.word	0x080027d7
 8002754:	0800282b 	.word	0x0800282b
 8002758:	0800282b 	.word	0x0800282b
 800275c:	0800282b 	.word	0x0800282b
 8002760:	080027dd 	.word	0x080027dd
 8002764:	0800282b 	.word	0x0800282b
 8002768:	0800282b 	.word	0x0800282b
 800276c:	0800282b 	.word	0x0800282b
 8002770:	0800282b 	.word	0x0800282b
 8002774:	0800282b 	.word	0x0800282b
 8002778:	0800282b 	.word	0x0800282b
 800277c:	0800282b 	.word	0x0800282b
 8002780:	080027e3 	.word	0x080027e3
 8002784:	0800282b 	.word	0x0800282b
 8002788:	0800282b 	.word	0x0800282b
 800278c:	0800282b 	.word	0x0800282b
 8002790:	0800282b 	.word	0x0800282b
 8002794:	0800282b 	.word	0x0800282b
 8002798:	0800282b 	.word	0x0800282b
 800279c:	0800282b 	.word	0x0800282b
 80027a0:	0800282b 	.word	0x0800282b
 80027a4:	0800282b 	.word	0x0800282b
 80027a8:	0800282b 	.word	0x0800282b
 80027ac:	0800282b 	.word	0x0800282b
 80027b0:	0800282b 	.word	0x0800282b
 80027b4:	0800282b 	.word	0x0800282b
 80027b8:	0800282b 	.word	0x0800282b
 80027bc:	0800282b 	.word	0x0800282b
 80027c0:	080027e9 	.word	0x080027e9
 80027c4:	2b40      	cmp	r3, #64	; 0x40
 80027c6:	d012      	beq.n	80027ee <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 80027c8:	e02f      	b.n	800282a <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 80027ca:	2300      	movs	r3, #0
 80027cc:	73fb      	strb	r3, [r7, #15]
 80027ce:	e02d      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 80027d0:	2301      	movs	r3, #1
 80027d2:	73fb      	strb	r3, [r7, #15]
 80027d4:	e02a      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 80027d6:	2302      	movs	r3, #2
 80027d8:	73fb      	strb	r3, [r7, #15]
 80027da:	e027      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 80027dc:	2303      	movs	r3, #3
 80027de:	73fb      	strb	r3, [r7, #15]
 80027e0:	e024      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 80027e2:	2304      	movs	r3, #4
 80027e4:	73fb      	strb	r3, [r7, #15]
 80027e6:	e021      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 80027e8:	2305      	movs	r3, #5
 80027ea:	73fb      	strb	r3, [r7, #15]
 80027ec:	e01e      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 80027ee:	2306      	movs	r3, #6
 80027f0:	73fb      	strb	r3, [r7, #15]
 80027f2:	e01b      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 80027f4:	2307      	movs	r3, #7
 80027f6:	73fb      	strb	r3, [r7, #15]
 80027f8:	e018      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 80027fa:	2308      	movs	r3, #8
 80027fc:	73fb      	strb	r3, [r7, #15]
 80027fe:	e015      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 8002800:	2309      	movs	r3, #9
 8002802:	73fb      	strb	r3, [r7, #15]
 8002804:	e012      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 8002806:	230a      	movs	r3, #10
 8002808:	73fb      	strb	r3, [r7, #15]
 800280a:	e00f      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 800280c:	230b      	movs	r3, #11
 800280e:	73fb      	strb	r3, [r7, #15]
 8002810:	e00c      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 8002812:	230c      	movs	r3, #12
 8002814:	73fb      	strb	r3, [r7, #15]
 8002816:	e009      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 8002818:	230d      	movs	r3, #13
 800281a:	73fb      	strb	r3, [r7, #15]
 800281c:	e006      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 800281e:	230e      	movs	r3, #14
 8002820:	73fb      	strb	r3, [r7, #15]
 8002822:	e003      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 8002824:	230f      	movs	r3, #15
 8002826:	73fb      	strb	r3, [r7, #15]
 8002828:	e000      	b.n	800282c <EXTI_gpiopin_to_pin_number+0x190>
			break;
 800282a:	bf00      	nop
	}
	return ret;
 800282c:	7bfb      	ldrb	r3, [r7, #15]
}
 800282e:	4618      	mov	r0, r3
 8002830:	3714      	adds	r7, #20
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr

08002838 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	4603      	mov	r3, r0
 8002840:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8002842:	79fb      	ldrb	r3, [r7, #7]
 8002844:	2201      	movs	r2, #1
 8002846:	fa02 f303 	lsl.w	r3, r2, r3
 800284a:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 800284c:	4b10      	ldr	r3, [pc, #64]	; (8002890 <EXTI_call+0x58>)
 800284e:	695a      	ldr	r2, [r3, #20]
 8002850:	89fb      	ldrh	r3, [r7, #14]
 8002852:	4013      	ands	r3, r2
 8002854:	2b00      	cmp	r3, #0
 8002856:	d016      	beq.n	8002886 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8002858:	4a0d      	ldr	r2, [pc, #52]	; (8002890 <EXTI_call+0x58>)
 800285a:	89fb      	ldrh	r3, [r7, #14]
 800285c:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 800285e:	4b0d      	ldr	r3, [pc, #52]	; (8002894 <EXTI_call+0x5c>)
 8002860:	881a      	ldrh	r2, [r3, #0]
 8002862:	89fb      	ldrh	r3, [r7, #14]
 8002864:	4013      	ands	r3, r2
 8002866:	b29b      	uxth	r3, r3
 8002868:	2b00      	cmp	r3, #0
 800286a:	d00c      	beq.n	8002886 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 800286c:	79fb      	ldrb	r3, [r7, #7]
 800286e:	4a0a      	ldr	r2, [pc, #40]	; (8002898 <EXTI_call+0x60>)
 8002870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d006      	beq.n	8002886 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8002878:	79fb      	ldrb	r3, [r7, #7]
 800287a:	4a07      	ldr	r2, [pc, #28]	; (8002898 <EXTI_call+0x60>)
 800287c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002880:	89fa      	ldrh	r2, [r7, #14]
 8002882:	4610      	mov	r0, r2
 8002884:	4798      	blx	r3
		}
	}
}
 8002886:	bf00      	nop
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	40010400 	.word	0x40010400
 8002894:	20000b8c 	.word	0x20000b8c
 8002898:	20000b4c 	.word	0x20000b4c

0800289c <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
	EXTI_call(0);
 80028a0:	2000      	movs	r0, #0
 80028a2:	f7ff ffc9 	bl	8002838 <EXTI_call>
}
 80028a6:	bf00      	nop
 80028a8:	bd80      	pop	{r7, pc}

080028aa <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	af00      	add	r7, sp, #0
	EXTI_call(1);
 80028ae:	2001      	movs	r0, #1
 80028b0:	f7ff ffc2 	bl	8002838 <EXTI_call>
}
 80028b4:	bf00      	nop
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
	EXTI_call(2);
 80028bc:	2002      	movs	r0, #2
 80028be:	f7ff ffbb 	bl	8002838 <EXTI_call>
}
 80028c2:	bf00      	nop
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	af00      	add	r7, sp, #0
	EXTI_call(3);
 80028ca:	2003      	movs	r0, #3
 80028cc:	f7ff ffb4 	bl	8002838 <EXTI_call>
}
 80028d0:	bf00      	nop
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
	EXTI_call(4);
 80028d8:	2004      	movs	r0, #4
 80028da:	f7ff ffad 	bl	8002838 <EXTI_call>
}
 80028de:	bf00      	nop
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 80028e2:	b580      	push	{r7, lr}
 80028e4:	af00      	add	r7, sp, #0
	EXTI_call(5);
 80028e6:	2005      	movs	r0, #5
 80028e8:	f7ff ffa6 	bl	8002838 <EXTI_call>
	EXTI_call(6);
 80028ec:	2006      	movs	r0, #6
 80028ee:	f7ff ffa3 	bl	8002838 <EXTI_call>
	EXTI_call(7);
 80028f2:	2007      	movs	r0, #7
 80028f4:	f7ff ffa0 	bl	8002838 <EXTI_call>
	EXTI_call(8);
 80028f8:	2008      	movs	r0, #8
 80028fa:	f7ff ff9d 	bl	8002838 <EXTI_call>
	EXTI_call(9);
 80028fe:	2009      	movs	r0, #9
 8002900:	f7ff ff9a 	bl	8002838 <EXTI_call>
}
 8002904:	bf00      	nop
 8002906:	bd80      	pop	{r7, pc}

08002908 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
	EXTI_call(10);
 800290c:	200a      	movs	r0, #10
 800290e:	f7ff ff93 	bl	8002838 <EXTI_call>
	EXTI_call(11);
 8002912:	200b      	movs	r0, #11
 8002914:	f7ff ff90 	bl	8002838 <EXTI_call>
	EXTI_call(12);
 8002918:	200c      	movs	r0, #12
 800291a:	f7ff ff8d 	bl	8002838 <EXTI_call>
	EXTI_call(13);
 800291e:	200d      	movs	r0, #13
 8002920:	f7ff ff8a 	bl	8002838 <EXTI_call>
	EXTI_call(14);
 8002924:	200e      	movs	r0, #14
 8002926:	f7ff ff87 	bl	8002838 <EXTI_call>
	EXTI_call(15);
 800292a:	200f      	movs	r0, #15
 800292c:	f7ff ff84 	bl	8002838 <EXTI_call>
}
 8002930:	bf00      	nop
 8002932:	bd80      	pop	{r7, pc}

08002934 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8002934:	b480      	push	{r7}
 8002936:	b087      	sub	sp, #28
 8002938:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 800293a:	4b26      	ldr	r3, [pc, #152]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	4a25      	ldr	r2, [pc, #148]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 8002940:	f043 0304 	orr.w	r3, r3, #4
 8002944:	6193      	str	r3, [r2, #24]
 8002946:	4b23      	ldr	r3, [pc, #140]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 8002948:	699b      	ldr	r3, [r3, #24]
 800294a:	f003 0304 	and.w	r3, r3, #4
 800294e:	617b      	str	r3, [r7, #20]
 8002950:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002952:	4b20      	ldr	r3, [pc, #128]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 8002954:	699b      	ldr	r3, [r3, #24]
 8002956:	4a1f      	ldr	r2, [pc, #124]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 8002958:	f043 0308 	orr.w	r3, r3, #8
 800295c:	6193      	str	r3, [r2, #24]
 800295e:	4b1d      	ldr	r3, [pc, #116]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	f003 0308 	and.w	r3, r3, #8
 8002966:	613b      	str	r3, [r7, #16]
 8002968:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800296a:	4b1a      	ldr	r3, [pc, #104]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 800296c:	699b      	ldr	r3, [r3, #24]
 800296e:	4a19      	ldr	r2, [pc, #100]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 8002970:	f043 0310 	orr.w	r3, r3, #16
 8002974:	6193      	str	r3, [r2, #24]
 8002976:	4b17      	ldr	r3, [pc, #92]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	f003 0310 	and.w	r3, r3, #16
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002982:	4b14      	ldr	r3, [pc, #80]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	4a13      	ldr	r2, [pc, #76]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 8002988:	f043 0320 	orr.w	r3, r3, #32
 800298c:	6193      	str	r3, [r2, #24]
 800298e:	4b11      	ldr	r3, [pc, #68]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	f003 0320 	and.w	r3, r3, #32
 8002996:	60bb      	str	r3, [r7, #8]
 8002998:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800299a:	4b0e      	ldr	r3, [pc, #56]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	4a0d      	ldr	r2, [pc, #52]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 80029a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029a4:	6193      	str	r3, [r2, #24]
 80029a6:	4b0b      	ldr	r3, [pc, #44]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029ae:	607b      	str	r3, [r7, #4]
 80029b0:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 80029b2:	4b08      	ldr	r3, [pc, #32]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	4a07      	ldr	r2, [pc, #28]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 80029b8:	f043 0301 	orr.w	r3, r3, #1
 80029bc:	6193      	str	r3, [r2, #24]
 80029be:	4b05      	ldr	r3, [pc, #20]	; (80029d4 <BSP_GPIO_Enable+0xa0>)
 80029c0:	699b      	ldr	r3, [r3, #24]
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	603b      	str	r3, [r7, #0]
 80029c8:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 80029ca:	bf00      	nop
 80029cc:	371c      	adds	r7, #28
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bc80      	pop	{r7}
 80029d2:	4770      	bx	lr
 80029d4:	40021000 	.word	0x40021000

080029d8 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b088      	sub	sp, #32
 80029dc:	af00      	add	r7, sp, #0
 80029de:	60f8      	str	r0, [r7, #12]
 80029e0:	60b9      	str	r1, [r7, #8]
 80029e2:	607a      	str	r2, [r7, #4]
 80029e4:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 80029f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029f4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 80029f6:	f107 0310 	add.w	r3, r7, #16
 80029fa:	4619      	mov	r1, r3
 80029fc:	68f8      	ldr	r0, [r7, #12]
 80029fe:	f003 fbdf 	bl	80061c0 <HAL_GPIO_Init>
}
 8002a02:	bf00      	nop
 8002a04:	3720      	adds	r7, #32
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
	...

08002a0c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002a10:	f3bf 8f4f 	dsb	sy
}
 8002a14:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002a16:	4b06      	ldr	r3, [pc, #24]	; (8002a30 <__NVIC_SystemReset+0x24>)
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002a1e:	4904      	ldr	r1, [pc, #16]	; (8002a30 <__NVIC_SystemReset+0x24>)
 8002a20:	4b04      	ldr	r3, [pc, #16]	; (8002a34 <__NVIC_SystemReset+0x28>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a26:	f3bf 8f4f 	dsb	sy
}
 8002a2a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002a2c:	bf00      	nop
 8002a2e:	e7fd      	b.n	8002a2c <__NVIC_SystemReset+0x20>
 8002a30:	e000ed00 	.word	0xe000ed00
 8002a34:	05fa0004 	.word	0x05fa0004

08002a38 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b08a      	sub	sp, #40	; 0x28
 8002a3c:	af02      	add	r7, sp, #8
 8002a3e:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	4a80      	ldr	r2, [pc, #512]	; (8002c44 <SPI_Init+0x20c>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d00a      	beq.n	8002a5e <SPI_Init+0x26>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	4a7f      	ldr	r2, [pc, #508]	; (8002c48 <SPI_Init+0x210>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d006      	beq.n	8002a5e <SPI_Init+0x26>
 8002a50:	4a7e      	ldr	r2, [pc, #504]	; (8002c4c <SPI_Init+0x214>)
 8002a52:	211e      	movs	r1, #30
 8002a54:	487e      	ldr	r0, [pc, #504]	; (8002c50 <SPI_Init+0x218>)
 8002a56:	f006 fa05 	bl	8008e64 <printf>
 8002a5a:	f7ff ffd7 	bl	8002a0c <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a79      	ldr	r2, [pc, #484]	; (8002c48 <SPI_Init+0x210>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	bf0c      	ite	eq
 8002a66:	2301      	moveq	r3, #1
 8002a68:	2300      	movne	r3, #0
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 8002a6e:	7ffb      	ldrb	r3, [r7, #31]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d130      	bne.n	8002ad6 <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8002a74:	4b77      	ldr	r3, [pc, #476]	; (8002c54 <SPI_Init+0x21c>)
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	4a76      	ldr	r2, [pc, #472]	; (8002c54 <SPI_Init+0x21c>)
 8002a7a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a7e:	6193      	str	r3, [r2, #24]
 8002a80:	4b74      	ldr	r3, [pc, #464]	; (8002c54 <SPI_Init+0x21c>)
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a88:	61bb      	str	r3, [r7, #24]
 8002a8a:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002a8c:	4b71      	ldr	r3, [pc, #452]	; (8002c54 <SPI_Init+0x21c>)
 8002a8e:	699b      	ldr	r3, [r3, #24]
 8002a90:	4a70      	ldr	r2, [pc, #448]	; (8002c54 <SPI_Init+0x21c>)
 8002a92:	f043 0304 	orr.w	r3, r3, #4
 8002a96:	6193      	str	r3, [r2, #24]
 8002a98:	4b6e      	ldr	r3, [pc, #440]	; (8002c54 <SPI_Init+0x21c>)
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	f003 0304 	and.w	r3, r3, #4
 8002aa0:	617b      	str	r3, [r7, #20]
 8002aa2:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	2202      	movs	r2, #2
 8002aac:	2120      	movs	r1, #32
 8002aae:	486a      	ldr	r0, [pc, #424]	; (8002c58 <SPI_Init+0x220>)
 8002ab0:	f7ff ff92 	bl	80029d8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	9300      	str	r3, [sp, #0]
 8002ab8:	2301      	movs	r3, #1
 8002aba:	2200      	movs	r2, #0
 8002abc:	2140      	movs	r1, #64	; 0x40
 8002abe:	4866      	ldr	r0, [pc, #408]	; (8002c58 <SPI_Init+0x220>)
 8002ac0:	f7ff ff8a 	bl	80029d8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	2301      	movs	r3, #1
 8002aca:	2202      	movs	r2, #2
 8002acc:	2180      	movs	r1, #128	; 0x80
 8002ace:	4862      	ldr	r0, [pc, #392]	; (8002c58 <SPI_Init+0x220>)
 8002ad0:	f7ff ff82 	bl	80029d8 <BSP_GPIO_PinCfg>
 8002ad4:	e032      	b.n	8002b3c <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8002ad6:	4b5f      	ldr	r3, [pc, #380]	; (8002c54 <SPI_Init+0x21c>)
 8002ad8:	69db      	ldr	r3, [r3, #28]
 8002ada:	4a5e      	ldr	r2, [pc, #376]	; (8002c54 <SPI_Init+0x21c>)
 8002adc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ae0:	61d3      	str	r3, [r2, #28]
 8002ae2:	4b5c      	ldr	r3, [pc, #368]	; (8002c54 <SPI_Init+0x21c>)
 8002ae4:	69db      	ldr	r3, [r3, #28]
 8002ae6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aea:	613b      	str	r3, [r7, #16]
 8002aec:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8002aee:	4b59      	ldr	r3, [pc, #356]	; (8002c54 <SPI_Init+0x21c>)
 8002af0:	699b      	ldr	r3, [r3, #24]
 8002af2:	4a58      	ldr	r2, [pc, #352]	; (8002c54 <SPI_Init+0x21c>)
 8002af4:	f043 0308 	orr.w	r3, r3, #8
 8002af8:	6193      	str	r3, [r2, #24]
 8002afa:	4b56      	ldr	r3, [pc, #344]	; (8002c54 <SPI_Init+0x21c>)
 8002afc:	699b      	ldr	r3, [r3, #24]
 8002afe:	f003 0308 	and.w	r3, r3, #8
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002b06:	2303      	movs	r3, #3
 8002b08:	9300      	str	r3, [sp, #0]
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	2202      	movs	r2, #2
 8002b0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b12:	4852      	ldr	r0, [pc, #328]	; (8002c5c <SPI_Init+0x224>)
 8002b14:	f7ff ff60 	bl	80029d8 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002b18:	2303      	movs	r3, #3
 8002b1a:	9300      	str	r3, [sp, #0]
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	2200      	movs	r2, #0
 8002b20:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b24:	484d      	ldr	r0, [pc, #308]	; (8002c5c <SPI_Init+0x224>)
 8002b26:	f7ff ff57 	bl	80029d8 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	9300      	str	r3, [sp, #0]
 8002b2e:	2301      	movs	r3, #1
 8002b30:	2202      	movs	r2, #2
 8002b32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b36:	4849      	ldr	r0, [pc, #292]	; (8002c5c <SPI_Init+0x224>)
 8002b38:	f7ff ff4e 	bl	80029d8 <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8002b3c:	7ffb      	ldrb	r3, [r7, #31]
 8002b3e:	4a48      	ldr	r2, [pc, #288]	; (8002c60 <SPI_Init+0x228>)
 8002b40:	2158      	movs	r1, #88	; 0x58
 8002b42:	fb01 f303 	mul.w	r3, r1, r3
 8002b46:	4413      	add	r3, r2
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002b4c:	7ffb      	ldrb	r3, [r7, #31]
 8002b4e:	4a44      	ldr	r2, [pc, #272]	; (8002c60 <SPI_Init+0x228>)
 8002b50:	2158      	movs	r1, #88	; 0x58
 8002b52:	fb01 f303 	mul.w	r3, r1, r3
 8002b56:	4413      	add	r3, r2
 8002b58:	331c      	adds	r3, #28
 8002b5a:	2210      	movs	r2, #16
 8002b5c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b5e:	7ffb      	ldrb	r3, [r7, #31]
 8002b60:	4a3f      	ldr	r2, [pc, #252]	; (8002c60 <SPI_Init+0x228>)
 8002b62:	2158      	movs	r1, #88	; 0x58
 8002b64:	fb01 f303 	mul.w	r3, r1, r3
 8002b68:	4413      	add	r3, r2
 8002b6a:	3314      	adds	r3, #20
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b70:	7ffb      	ldrb	r3, [r7, #31]
 8002b72:	4a3b      	ldr	r2, [pc, #236]	; (8002c60 <SPI_Init+0x228>)
 8002b74:	2158      	movs	r1, #88	; 0x58
 8002b76:	fb01 f303 	mul.w	r3, r1, r3
 8002b7a:	4413      	add	r3, r2
 8002b7c:	3310      	adds	r3, #16
 8002b7e:	2200      	movs	r2, #0
 8002b80:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b82:	7ffb      	ldrb	r3, [r7, #31]
 8002b84:	4a36      	ldr	r2, [pc, #216]	; (8002c60 <SPI_Init+0x228>)
 8002b86:	2158      	movs	r1, #88	; 0x58
 8002b88:	fb01 f303 	mul.w	r3, r1, r3
 8002b8c:	4413      	add	r3, r2
 8002b8e:	3328      	adds	r3, #40	; 0x28
 8002b90:	2200      	movs	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8002b94:	7ffb      	ldrb	r3, [r7, #31]
 8002b96:	4a32      	ldr	r2, [pc, #200]	; (8002c60 <SPI_Init+0x228>)
 8002b98:	2158      	movs	r1, #88	; 0x58
 8002b9a:	fb01 f303 	mul.w	r3, r1, r3
 8002b9e:	4413      	add	r3, r2
 8002ba0:	332c      	adds	r3, #44	; 0x2c
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8002ba6:	7ffb      	ldrb	r3, [r7, #31]
 8002ba8:	4a2d      	ldr	r2, [pc, #180]	; (8002c60 <SPI_Init+0x228>)
 8002baa:	2158      	movs	r1, #88	; 0x58
 8002bac:	fb01 f303 	mul.w	r3, r1, r3
 8002bb0:	4413      	add	r3, r2
 8002bb2:	330c      	adds	r3, #12
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8002bb8:	7ffb      	ldrb	r3, [r7, #31]
 8002bba:	4a29      	ldr	r2, [pc, #164]	; (8002c60 <SPI_Init+0x228>)
 8002bbc:	2158      	movs	r1, #88	; 0x58
 8002bbe:	fb01 f303 	mul.w	r3, r1, r3
 8002bc2:	4413      	add	r3, r2
 8002bc4:	3308      	adds	r3, #8
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002bca:	7ffb      	ldrb	r3, [r7, #31]
 8002bcc:	4a24      	ldr	r2, [pc, #144]	; (8002c60 <SPI_Init+0x228>)
 8002bce:	2158      	movs	r1, #88	; 0x58
 8002bd0:	fb01 f303 	mul.w	r3, r1, r3
 8002bd4:	4413      	add	r3, r2
 8002bd6:	3320      	adds	r3, #32
 8002bd8:	2200      	movs	r2, #0
 8002bda:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8002bdc:	7ffb      	ldrb	r3, [r7, #31]
 8002bde:	4a20      	ldr	r2, [pc, #128]	; (8002c60 <SPI_Init+0x228>)
 8002be0:	2158      	movs	r1, #88	; 0x58
 8002be2:	fb01 f303 	mul.w	r3, r1, r3
 8002be6:	4413      	add	r3, r2
 8002be8:	3304      	adds	r3, #4
 8002bea:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002bee:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8002bf0:	7ffb      	ldrb	r3, [r7, #31]
 8002bf2:	4a1b      	ldr	r2, [pc, #108]	; (8002c60 <SPI_Init+0x228>)
 8002bf4:	2158      	movs	r1, #88	; 0x58
 8002bf6:	fb01 f303 	mul.w	r3, r1, r3
 8002bfa:	4413      	add	r3, r2
 8002bfc:	3318      	adds	r3, #24
 8002bfe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c02:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8002c04:	7ffb      	ldrb	r3, [r7, #31]
 8002c06:	4a16      	ldr	r2, [pc, #88]	; (8002c60 <SPI_Init+0x228>)
 8002c08:	2158      	movs	r1, #88	; 0x58
 8002c0a:	fb01 f303 	mul.w	r3, r1, r3
 8002c0e:	4413      	add	r3, r2
 8002c10:	3324      	adds	r3, #36	; 0x24
 8002c12:	2200      	movs	r2, #0
 8002c14:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 8002c16:	7ffb      	ldrb	r3, [r7, #31]
 8002c18:	4a11      	ldr	r2, [pc, #68]	; (8002c60 <SPI_Init+0x228>)
 8002c1a:	2158      	movs	r1, #88	; 0x58
 8002c1c:	fb01 f303 	mul.w	r3, r1, r3
 8002c20:	4413      	add	r3, r2
 8002c22:	3351      	adds	r3, #81	; 0x51
 8002c24:	2200      	movs	r2, #0
 8002c26:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8002c28:	7ffb      	ldrb	r3, [r7, #31]
 8002c2a:	2258      	movs	r2, #88	; 0x58
 8002c2c:	fb02 f303 	mul.w	r3, r2, r3
 8002c30:	4a0b      	ldr	r2, [pc, #44]	; (8002c60 <SPI_Init+0x228>)
 8002c32:	4413      	add	r3, r2
 8002c34:	4618      	mov	r0, r3
 8002c36:	f004 fe4d 	bl	80078d4 <HAL_SPI_Init>
}
 8002c3a:	bf00      	nop
 8002c3c:	3720      	adds	r7, #32
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	40013000 	.word	0x40013000
 8002c48:	40003800 	.word	0x40003800
 8002c4c:	0800fd30 	.word	0x0800fd30
 8002c50:	0800fd50 	.word	0x0800fd50
 8002c54:	40021000 	.word	0x40021000
 8002c58:	40010800 	.word	0x40010800
 8002c5c:	40010c00 	.word	0x40010c00
 8002c60:	20000b90 	.word	0x20000b90

08002c64 <SPI_ReadNoRegister>:
 * @brief Cette fonction sert  recevoir une donne sur l'un des bus SPI.
 * @param SPIx est le SPI  lire.
 * @retval cette fonction retourne la donne lue sur le SPI choisi.
 */
uint8_t SPI_ReadNoRegister(SPI_TypeDef* SPIx)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
	uint8_t data;
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4a14      	ldr	r2, [pc, #80]	; (8002cc0 <SPI_ReadNoRegister+0x5c>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d00a      	beq.n	8002c8a <SPI_ReadNoRegister+0x26>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a13      	ldr	r2, [pc, #76]	; (8002cc4 <SPI_ReadNoRegister+0x60>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d006      	beq.n	8002c8a <SPI_ReadNoRegister+0x26>
 8002c7c:	4a12      	ldr	r2, [pc, #72]	; (8002cc8 <SPI_ReadNoRegister+0x64>)
 8002c7e:	2164      	movs	r1, #100	; 0x64
 8002c80:	4812      	ldr	r0, [pc, #72]	; (8002ccc <SPI_ReadNoRegister+0x68>)
 8002c82:	f006 f8ef 	bl	8008e64 <printf>
 8002c86:	f7ff fec1 	bl	8002a0c <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a0d      	ldr	r2, [pc, #52]	; (8002cc4 <SPI_ReadNoRegister+0x60>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	bf0c      	ite	eq
 8002c92:	2301      	moveq	r3, #1
 8002c94:	2300      	movne	r3, #0
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	73fb      	strb	r3, [r7, #15]
	data = 0x00;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Receive(&hSPI[id],&data,1,100);
 8002c9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ca0:	2258      	movs	r2, #88	; 0x58
 8002ca2:	fb02 f303 	mul.w	r3, r2, r3
 8002ca6:	4a0a      	ldr	r2, [pc, #40]	; (8002cd0 <SPI_ReadNoRegister+0x6c>)
 8002ca8:	1898      	adds	r0, r3, r2
 8002caa:	f107 010e 	add.w	r1, r7, #14
 8002cae:	2364      	movs	r3, #100	; 0x64
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f004 f9bc 	bl	800702e <HAL_SPI_Receive>
	return data;
 8002cb6:	7bbb      	ldrb	r3, [r7, #14]
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40013000 	.word	0x40013000
 8002cc4:	40003800 	.word	0x40003800
 8002cc8:	0800fd30 	.word	0x0800fd30
 8002ccc:	0800fd50 	.word	0x0800fd50
 8002cd0:	20000b90 	.word	0x20000b90

08002cd4 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	460b      	mov	r3, r1
 8002cde:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4a12      	ldr	r2, [pc, #72]	; (8002d2c <SPI_WriteNoRegister+0x58>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d00a      	beq.n	8002cfe <SPI_WriteNoRegister+0x2a>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	4a11      	ldr	r2, [pc, #68]	; (8002d30 <SPI_WriteNoRegister+0x5c>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d006      	beq.n	8002cfe <SPI_WriteNoRegister+0x2a>
 8002cf0:	4a10      	ldr	r2, [pc, #64]	; (8002d34 <SPI_WriteNoRegister+0x60>)
 8002cf2:	217f      	movs	r1, #127	; 0x7f
 8002cf4:	4810      	ldr	r0, [pc, #64]	; (8002d38 <SPI_WriteNoRegister+0x64>)
 8002cf6:	f006 f8b5 	bl	8008e64 <printf>
 8002cfa:	f7ff fe87 	bl	8002a0c <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a0b      	ldr	r2, [pc, #44]	; (8002d30 <SPI_WriteNoRegister+0x5c>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	bf0c      	ite	eq
 8002d06:	2301      	moveq	r3, #1
 8002d08:	2300      	movne	r3, #0
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
 8002d10:	2258      	movs	r2, #88	; 0x58
 8002d12:	fb02 f303 	mul.w	r3, r2, r3
 8002d16:	4a09      	ldr	r2, [pc, #36]	; (8002d3c <SPI_WriteNoRegister+0x68>)
 8002d18:	1898      	adds	r0, r3, r2
 8002d1a:	1cf9      	adds	r1, r7, #3
 8002d1c:	2364      	movs	r3, #100	; 0x64
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f004 f825 	bl	8006d6e <HAL_SPI_Transmit>
}
 8002d24:	bf00      	nop
 8002d26:	3710      	adds	r7, #16
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	40013000 	.word	0x40013000
 8002d30:	40003800 	.word	0x40003800
 8002d34:	0800fd30 	.word	0x0800fd30
 8002d38:	0800fd50 	.word	0x0800fd50
 8002d3c:	20000b90 	.word	0x20000b90

08002d40 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b086      	sub	sp, #24
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	60b9      	str	r1, [r7, #8]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	4a12      	ldr	r2, [pc, #72]	; (8002d9c <SPI_WriteMultiNoRegister+0x5c>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d00a      	beq.n	8002d6c <SPI_WriteMultiNoRegister+0x2c>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	4a11      	ldr	r2, [pc, #68]	; (8002da0 <SPI_WriteMultiNoRegister+0x60>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d006      	beq.n	8002d6c <SPI_WriteMultiNoRegister+0x2c>
 8002d5e:	4a11      	ldr	r2, [pc, #68]	; (8002da4 <SPI_WriteMultiNoRegister+0x64>)
 8002d60:	218c      	movs	r1, #140	; 0x8c
 8002d62:	4811      	ldr	r0, [pc, #68]	; (8002da8 <SPI_WriteMultiNoRegister+0x68>)
 8002d64:	f006 f87e 	bl	8008e64 <printf>
 8002d68:	f7ff fe50 	bl	8002a0c <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	4a0c      	ldr	r2, [pc, #48]	; (8002da0 <SPI_WriteMultiNoRegister+0x60>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	bf0c      	ite	eq
 8002d74:	2301      	moveq	r3, #1
 8002d76:	2300      	movne	r3, #0
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8002d7c:	7dfb      	ldrb	r3, [r7, #23]
 8002d7e:	2258      	movs	r2, #88	; 0x58
 8002d80:	fb02 f303 	mul.w	r3, r2, r3
 8002d84:	4a09      	ldr	r2, [pc, #36]	; (8002dac <SPI_WriteMultiNoRegister+0x6c>)
 8002d86:	1898      	adds	r0, r3, r2
 8002d88:	88fa      	ldrh	r2, [r7, #6]
 8002d8a:	2364      	movs	r3, #100	; 0x64
 8002d8c:	68b9      	ldr	r1, [r7, #8]
 8002d8e:	f003 ffee 	bl	8006d6e <HAL_SPI_Transmit>
}
 8002d92:	bf00      	nop
 8002d94:	3718      	adds	r7, #24
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	40013000 	.word	0x40013000
 8002da0:	40003800 	.word	0x40003800
 8002da4:	0800fd30 	.word	0x0800fd30
 8002da8:	0800fd50 	.word	0x0800fd50
 8002dac:	20000b90 	.word	0x20000b90

08002db0 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8002db0:	b480      	push	{r7}
 8002db2:	b085      	sub	sp, #20
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	460b      	mov	r3, r1
 8002dba:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	bf14      	ite	ne
 8002dc8:	2301      	movne	r3, #1
 8002dca:	2300      	moveq	r3, #0
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	4a1e      	ldr	r2, [pc, #120]	; (8002e4c <TM_SPI_SetDataSize+0x9c>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	bf0c      	ite	eq
 8002dd8:	2301      	moveq	r3, #1
 8002dda:	2300      	movne	r3, #0
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 8002dec:	78fb      	ldrb	r3, [r7, #3]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d110      	bne.n	8002e14 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 8002df2:	7bbb      	ldrb	r3, [r7, #14]
 8002df4:	4a16      	ldr	r2, [pc, #88]	; (8002e50 <TM_SPI_SetDataSize+0xa0>)
 8002df6:	2158      	movs	r1, #88	; 0x58
 8002df8:	fb01 f303 	mul.w	r3, r1, r3
 8002dfc:	4413      	add	r3, r2
 8002dfe:	330c      	adds	r3, #12
 8002e00:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e04:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	601a      	str	r2, [r3, #0]
 8002e12:	e00e      	b.n	8002e32 <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8002e14:	7bbb      	ldrb	r3, [r7, #14]
 8002e16:	4a0e      	ldr	r2, [pc, #56]	; (8002e50 <TM_SPI_SetDataSize+0xa0>)
 8002e18:	2158      	movs	r1, #88	; 0x58
 8002e1a:	fb01 f303 	mul.w	r3, r1, r3
 8002e1e:	4413      	add	r3, r2
 8002e20:	330c      	adds	r3, #12
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 8002e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3714      	adds	r7, #20
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bc80      	pop	{r7}
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	40003800 	.word	0x40003800
 8002e50:	20000b90 	.word	0x20000b90

08002e54 <__NVIC_SystemReset>:
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002e58:	f3bf 8f4f 	dsb	sy
}
 8002e5c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002e5e:	4b06      	ldr	r3, [pc, #24]	; (8002e78 <__NVIC_SystemReset+0x24>)
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002e66:	4904      	ldr	r1, [pc, #16]	; (8002e78 <__NVIC_SystemReset+0x24>)
 8002e68:	4b04      	ldr	r3, [pc, #16]	; (8002e7c <__NVIC_SystemReset+0x28>)
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002e6e:	f3bf 8f4f 	dsb	sy
}
 8002e72:	bf00      	nop
    __NOP();
 8002e74:	bf00      	nop
 8002e76:	e7fd      	b.n	8002e74 <__NVIC_SystemReset+0x20>
 8002e78:	e000ed00 	.word	0xe000ed00
 8002e7c:	05fa0004 	.word	0x05fa0004

08002e80 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8002e84:	f7ff fd56 	bl	8002934 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 8002e88:	f000 f809 	bl	8002e9e <SYS_ClockConfig>
}
 8002e8c:	bf00      	nop
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e94:	2003      	movs	r0, #3
 8002e96:	f002 ffc9 	bl	8005e2c <HAL_NVIC_SetPriorityGrouping>
}
 8002e9a:	bf00      	nop
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b090      	sub	sp, #64	; 0x40
 8002ea2:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8002ea4:	f107 0318 	add.w	r3, r7, #24
 8002ea8:	2228      	movs	r2, #40	; 0x28
 8002eaa:	2100      	movs	r1, #0
 8002eac:	4618      	mov	r0, r3
 8002eae:	f005 ffc5 	bl	8008e3c <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8002eba:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ec4:	2310      	movs	r3, #16
 8002ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8002ed4:	f107 0318 	add.w	r3, r7, #24
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f003 fb25 	bl	8006528 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8002ee2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ee6:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002eec:	2302      	movs	r3, #2
 8002eee:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8002ef0:	230f      	movs	r3, #15
 8002ef2:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8002ef4:	1d3b      	adds	r3, r7, #4
 8002ef6:	2102      	movs	r1, #2
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f003 fd95 	bl	8006a28 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8002efe:	f001 fc57 	bl	80047b0 <SystemCoreClockUpdate>
}
 8002f02:	bf00      	nop
 8002f04:	3740      	adds	r7, #64	; 0x40
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
	...

08002f0c <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8002f14:	2204      	movs	r2, #4
 8002f16:	4902      	ldr	r1, [pc, #8]	; (8002f20 <_exit+0x14>)
 8002f18:	2001      	movs	r0, #1
 8002f1a:	f000 f8db 	bl	80030d4 <_write>
	while (1) {
 8002f1e:	e7fe      	b.n	8002f1e <_exit+0x12>
 8002f20:	0800fd8c 	.word	0x0800fd8c

08002f24 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f34:	605a      	str	r2, [r3, #4]
	return 0;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bc80      	pop	{r7}
 8002f40:	4770      	bx	lr

08002f42 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8002f42:	b480      	push	{r7}
 8002f44:	af00      	add	r7, sp, #0
	return 1;
 8002f46:	2301      	movs	r3, #1
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr

08002f50 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002f5a:	f005 fcfb 	bl	8008954 <__errno>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2216      	movs	r2, #22
 8002f62:	601a      	str	r2, [r3, #0]
	return (-1);
 8002f64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3708      	adds	r7, #8
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}

08002f70 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002f78:	4b11      	ldr	r3, [pc, #68]	; (8002fc0 <_sbrk+0x50>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d102      	bne.n	8002f86 <_sbrk+0x16>
		heap_end = &end;
 8002f80:	4b0f      	ldr	r3, [pc, #60]	; (8002fc0 <_sbrk+0x50>)
 8002f82:	4a10      	ldr	r2, [pc, #64]	; (8002fc4 <_sbrk+0x54>)
 8002f84:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002f86:	4b0e      	ldr	r3, [pc, #56]	; (8002fc0 <_sbrk+0x50>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002f8c:	4b0c      	ldr	r3, [pc, #48]	; (8002fc0 <_sbrk+0x50>)
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4413      	add	r3, r2
 8002f94:	466a      	mov	r2, sp
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d907      	bls.n	8002faa <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002f9a:	f005 fcdb 	bl	8008954 <__errno>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	220c      	movs	r2, #12
 8002fa2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002fa4:	f04f 33ff 	mov.w	r3, #4294967295
 8002fa8:	e006      	b.n	8002fb8 <_sbrk+0x48>
	}

	heap_end += incr;
 8002faa:	4b05      	ldr	r3, [pc, #20]	; (8002fc0 <_sbrk+0x50>)
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4413      	add	r3, r2
 8002fb2:	4a03      	ldr	r2, [pc, #12]	; (8002fc0 <_sbrk+0x50>)
 8002fb4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3710      	adds	r7, #16
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	20000c48 	.word	0x20000c48
 8002fc4:	200010f8 	.word	0x200010f8

08002fc8 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8002fd2:	f005 fcbf 	bl	8008954 <__errno>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8002fdc:	6838      	ldr	r0, [r7, #0]
 8002fde:	f7ff ffc7 	bl	8002f70 <_sbrk>
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fea:	d10b      	bne.n	8003004 <_sbrk_r+0x3c>
 8002fec:	f005 fcb2 	bl	8008954 <__errno>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d005      	beq.n	8003004 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8002ff8:	f005 fcac 	bl	8008954 <__errno>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	601a      	str	r2, [r3, #0]
  return ret;
 8003004:	68fb      	ldr	r3, [r7, #12]
}
 8003006:	4618      	mov	r0, r3
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
	...

08003010 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	4603      	mov	r3, r0
 8003018:	71fb      	strb	r3, [r7, #7]
 800301a:	460b      	mov	r3, r1
 800301c:	71bb      	strb	r3, [r7, #6]
 800301e:	4613      	mov	r3, r2
 8003020:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8003022:	4b08      	ldr	r3, [pc, #32]	; (8003044 <SYS_set_std_usart+0x34>)
 8003024:	4a08      	ldr	r2, [pc, #32]	; (8003048 <SYS_set_std_usart+0x38>)
 8003026:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8003028:	4a08      	ldr	r2, [pc, #32]	; (800304c <SYS_set_std_usart+0x3c>)
 800302a:	79fb      	ldrb	r3, [r7, #7]
 800302c:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 800302e:	4a08      	ldr	r2, [pc, #32]	; (8003050 <SYS_set_std_usart+0x40>)
 8003030:	79bb      	ldrb	r3, [r7, #6]
 8003032:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8003034:	4a07      	ldr	r2, [pc, #28]	; (8003054 <SYS_set_std_usart+0x44>)
 8003036:	797b      	ldrb	r3, [r7, #5]
 8003038:	7013      	strb	r3, [r2, #0]
}
 800303a:	bf00      	nop
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	bc80      	pop	{r7}
 8003042:	4770      	bx	lr
 8003044:	20000c44 	.word	0x20000c44
 8003048:	e5e0e5e0 	.word	0xe5e0e5e0
 800304c:	20000c42 	.word	0x20000c42
 8003050:	20000c40 	.word	0x20000c40
 8003054:	20000c41 	.word	0x20000c41

08003058 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8003058:	b580      	push	{r7, lr}
 800305a:	b088      	sub	sp, #32
 800305c:	af00      	add	r7, sp, #0
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	60b9      	str	r1, [r7, #8]
 8003062:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8003064:	2300      	movs	r3, #0
 8003066:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d122      	bne.n	80030b4 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 800306e:	2300      	movs	r3, #0
 8003070:	61fb      	str	r3, [r7, #28]
 8003072:	e01a      	b.n	80030aa <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8003074:	bf00      	nop
 8003076:	4b16      	ldr	r3, [pc, #88]	; (80030d0 <_read+0x78>)
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	4618      	mov	r0, r3
 800307c:	f000 ffc6 	bl	800400c <UART_data_ready>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d0f7      	beq.n	8003076 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8003086:	4b12      	ldr	r3, [pc, #72]	; (80030d0 <_read+0x78>)
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	4618      	mov	r0, r3
 800308c:	f000 ffdc 	bl	8004048 <UART_get_next_byte>
 8003090:	4603      	mov	r3, r0
 8003092:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	1c5a      	adds	r2, r3, #1
 8003098:	60ba      	str	r2, [r7, #8]
 800309a:	7dfa      	ldrb	r2, [r7, #23]
 800309c:	701a      	strb	r2, [r3, #0]
				num++;
 800309e:	69bb      	ldr	r3, [r7, #24]
 80030a0:	3301      	adds	r3, #1
 80030a2:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	3301      	adds	r3, #1
 80030a8:	61fb      	str	r3, [r7, #28]
 80030aa:	69fa      	ldr	r2, [r7, #28]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	dbe0      	blt.n	8003074 <_read+0x1c>
			}
			break;
 80030b2:	e007      	b.n	80030c4 <_read+0x6c>
		default:
			errno = EBADF;
 80030b4:	f005 fc4e 	bl	8008954 <__errno>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2209      	movs	r2, #9
 80030bc:	601a      	str	r2, [r3, #0]
			return -1;
 80030be:	f04f 33ff 	mov.w	r3, #4294967295
 80030c2:	e000      	b.n	80030c6 <_read+0x6e>
	}
	return num;
 80030c4:	69bb      	ldr	r3, [r7, #24]
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3720      	adds	r7, #32
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	20000c42 	.word	0x20000c42

080030d4 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d003      	beq.n	80030ee <_write+0x1a>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d014      	beq.n	8003116 <_write+0x42>
 80030ec:	e027      	b.n	800313e <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80030ee:	2300      	movs	r3, #0
 80030f0:	617b      	str	r3, [r7, #20]
 80030f2:	e00b      	b.n	800310c <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80030f4:	4b18      	ldr	r3, [pc, #96]	; (8003158 <_write+0x84>)
 80030f6:	7818      	ldrb	r0, [r3, #0]
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	1c5a      	adds	r2, r3, #1
 80030fc:	60ba      	str	r2, [r7, #8]
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	4619      	mov	r1, r3
 8003102:	f000 fffd 	bl	8004100 <UART_putc>
			for (n = 0; n < len; n++)
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	3301      	adds	r3, #1
 800310a:	617b      	str	r3, [r7, #20]
 800310c:	697a      	ldr	r2, [r7, #20]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	429a      	cmp	r2, r3
 8003112:	dbef      	blt.n	80030f4 <_write+0x20>
#endif
			}
			break;
 8003114:	e01b      	b.n	800314e <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8003116:	2300      	movs	r3, #0
 8003118:	617b      	str	r3, [r7, #20]
 800311a:	e00b      	b.n	8003134 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 800311c:	4b0f      	ldr	r3, [pc, #60]	; (800315c <_write+0x88>)
 800311e:	7818      	ldrb	r0, [r3, #0]
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	1c5a      	adds	r2, r3, #1
 8003124:	60ba      	str	r2, [r7, #8]
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	4619      	mov	r1, r3
 800312a:	f000 ffe9 	bl	8004100 <UART_putc>
			for (n = 0; n < len; n++)
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	3301      	adds	r3, #1
 8003132:	617b      	str	r3, [r7, #20]
 8003134:	697a      	ldr	r2, [r7, #20]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	429a      	cmp	r2, r3
 800313a:	dbef      	blt.n	800311c <_write+0x48>
#endif
			}
			break;
 800313c:	e007      	b.n	800314e <_write+0x7a>
		default:
			errno = EBADF;
 800313e:	f005 fc09 	bl	8008954 <__errno>
 8003142:	4603      	mov	r3, r0
 8003144:	2209      	movs	r2, #9
 8003146:	601a      	str	r2, [r3, #0]
			return -1;
 8003148:	f04f 33ff 	mov.w	r3, #4294967295
 800314c:	e000      	b.n	8003150 <_write+0x7c>
	}
	return len;
 800314e:	687b      	ldr	r3, [r7, #4]
}
 8003150:	4618      	mov	r0, r3
 8003152:	3718      	adds	r7, #24
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}
 8003158:	20000c40 	.word	0x20000c40
 800315c:	20000c41 	.word	0x20000c41

08003160 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8003160:	b40f      	push	{r0, r1, r2, r3}
 8003162:	b580      	push	{r7, lr}
 8003164:	b0c2      	sub	sp, #264	; 0x108
 8003166:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8003168:	f507 738a 	add.w	r3, r7, #276	; 0x114
 800316c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8003170:	4638      	mov	r0, r7
 8003172:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003176:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800317a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800317e:	f008 fc19 	bl	800b9b4 <vsnprintf>
 8003182:	4603      	mov	r3, r0
 8003184:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8003188:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800318c:	2bff      	cmp	r3, #255	; 0xff
 800318e:	d902      	bls.n	8003196 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8003190:	23ff      	movs	r3, #255	; 0xff
 8003192:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8003196:	463b      	mov	r3, r7
 8003198:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800319c:	4619      	mov	r1, r3
 800319e:	2001      	movs	r0, #1
 80031a0:	f000 fff0 	bl	8004184 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 80031a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80031ae:	46bd      	mov	sp, r7
 80031b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80031b4:	b004      	add	sp, #16
 80031b6:	4770      	bx	lr

080031b8 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 80031c2:	4b52      	ldr	r3, [pc, #328]	; (800330c <dump_trap_info+0x154>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a52      	ldr	r2, [pc, #328]	; (8003310 <dump_trap_info+0x158>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d001      	beq.n	80031d0 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80031cc:	f7ff fe42 	bl	8002e54 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80031d0:	f3ef 8305 	mrs	r3, IPSR
 80031d4:	60fb      	str	r3, [r7, #12]
  return(result);
 80031d6:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	4619      	mov	r1, r3
 80031dc:	484d      	ldr	r0, [pc, #308]	; (8003314 <dump_trap_info+0x15c>)
 80031de:	f7ff ffbf 	bl	8003160 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	f003 0308 	and.w	r3, r3, #8
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d003      	beq.n	80031f4 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80031ec:	484a      	ldr	r0, [pc, #296]	; (8003318 <dump_trap_info+0x160>)
 80031ee:	f7ff ffb7 	bl	8003160 <dump_printf>
 80031f2:	e002      	b.n	80031fa <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80031f4:	4849      	ldr	r0, [pc, #292]	; (800331c <dump_trap_info+0x164>)
 80031f6:	f7ff ffb3 	bl	8003160 <dump_printf>

	int offset, i;
	offset = 0;
 80031fa:	2300      	movs	r3, #0
 80031fc:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80031fe:	4848      	ldr	r0, [pc, #288]	; (8003320 <dump_trap_info+0x168>)
 8003200:	f7ff ffae 	bl	8003160 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	4413      	add	r3, r2
 800320c:	6819      	ldr	r1, [r3, #0]
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	3301      	adds	r3, #1
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	4413      	add	r3, r2
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	461a      	mov	r2, r3
 800321c:	4841      	ldr	r0, [pc, #260]	; (8003324 <dump_trap_info+0x16c>)
 800321e:	f7ff ff9f 	bl	8003160 <dump_printf>
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	3302      	adds	r3, #2
 8003226:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	4413      	add	r3, r2
 8003230:	6819      	ldr	r1, [r3, #0]
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	3301      	adds	r3, #1
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	4413      	add	r3, r2
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	461a      	mov	r2, r3
 8003240:	4839      	ldr	r0, [pc, #228]	; (8003328 <dump_trap_info+0x170>)
 8003242:	f7ff ff8d 	bl	8003160 <dump_printf>
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	3302      	adds	r3, #2
 800324a:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	1c5a      	adds	r2, r3, #1
 8003250:	617a      	str	r2, [r7, #20]
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	4413      	add	r3, r2
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4619      	mov	r1, r3
 800325c:	4833      	ldr	r0, [pc, #204]	; (800332c <dump_trap_info+0x174>)
 800325e:	f7ff ff7f 	bl	8003160 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	1c5a      	adds	r2, r3, #1
 8003266:	617a      	str	r2, [r7, #20]
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	4413      	add	r3, r2
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4619      	mov	r1, r3
 8003272:	482f      	ldr	r0, [pc, #188]	; (8003330 <dump_trap_info+0x178>)
 8003274:	f7ff ff74 	bl	8003160 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	1c5a      	adds	r2, r3, #1
 800327c:	617a      	str	r2, [r7, #20]
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	687a      	ldr	r2, [r7, #4]
 8003282:	4413      	add	r3, r2
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4619      	mov	r1, r3
 8003288:	482a      	ldr	r0, [pc, #168]	; (8003334 <dump_trap_info+0x17c>)
 800328a:	f7ff ff69 	bl	8003160 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	1c5a      	adds	r2, r3, #1
 8003292:	617a      	str	r2, [r7, #20]
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	4413      	add	r3, r2
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4619      	mov	r1, r3
 800329e:	4826      	ldr	r0, [pc, #152]	; (8003338 <dump_trap_info+0x180>)
 80032a0:	f7ff ff5e 	bl	8003160 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 80032a4:	4825      	ldr	r0, [pc, #148]	; (800333c <dump_trap_info+0x184>)
 80032a6:	f7ff ff5b 	bl	8003160 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80032aa:	2300      	movs	r3, #0
 80032ac:	613b      	str	r3, [r7, #16]
 80032ae:	e019      	b.n	80032e4 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	3301      	adds	r3, #1
 80032b4:	f003 0303 	and.w	r3, r3, #3
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d105      	bne.n	80032c8 <dump_trap_info+0x110>
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d002      	beq.n	80032c8 <dump_trap_info+0x110>
			dump_printf("\n");
 80032c2:	481f      	ldr	r0, [pc, #124]	; (8003340 <dump_trap_info+0x188>)
 80032c4:	f7ff ff4c 	bl	8003160 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	1c5a      	adds	r2, r3, #1
 80032cc:	617a      	str	r2, [r7, #20]
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	4413      	add	r3, r2
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4619      	mov	r1, r3
 80032d8:	481a      	ldr	r0, [pc, #104]	; (8003344 <dump_trap_info+0x18c>)
 80032da:	f7ff ff41 	bl	8003160 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	3301      	adds	r3, #1
 80032e2:	613b      	str	r3, [r7, #16]
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	2b1f      	cmp	r3, #31
 80032e8:	dc06      	bgt.n	80032f8 <dump_trap_info+0x140>
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	4413      	add	r3, r2
 80032f2:	4a15      	ldr	r2, [pc, #84]	; (8003348 <dump_trap_info+0x190>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d3db      	bcc.n	80032b0 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80032f8:	4811      	ldr	r0, [pc, #68]	; (8003340 <dump_trap_info+0x188>)
 80032fa:	f7ff ff31 	bl	8003160 <dump_printf>


	dump_printf("END of Fault Handler\n");
 80032fe:	4813      	ldr	r0, [pc, #76]	; (800334c <dump_trap_info+0x194>)
 8003300:	f7ff ff2e 	bl	8003160 <dump_printf>
}
 8003304:	bf00      	nop
 8003306:	3718      	adds	r7, #24
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}
 800330c:	20000c44 	.word	0x20000c44
 8003310:	e5e0e5e0 	.word	0xe5e0e5e0
 8003314:	0800fdd0 	.word	0x0800fdd0
 8003318:	0800fdf0 	.word	0x0800fdf0
 800331c:	0800fe08 	.word	0x0800fe08
 8003320:	0800fe24 	.word	0x0800fe24
 8003324:	0800fe38 	.word	0x0800fe38
 8003328:	0800fe58 	.word	0x0800fe58
 800332c:	0800fe78 	.word	0x0800fe78
 8003330:	0800fe88 	.word	0x0800fe88
 8003334:	0800fe9c 	.word	0x0800fe9c
 8003338:	0800feb0 	.word	0x0800feb0
 800333c:	0800fec4 	.word	0x0800fec4
 8003340:	0800fed4 	.word	0x0800fed4
 8003344:	0800fed8 	.word	0x0800fed8
 8003348:	20005000 	.word	0x20005000
 800334c:	0800fee4 	.word	0x0800fee4

08003350 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 8003350:	f01e 0f04 	tst.w	lr, #4
 8003354:	bf0c      	ite	eq
 8003356:	f3ef 8008 	mrseq	r0, MSP
 800335a:	f3ef 8009 	mrsne	r0, PSP
 800335e:	4671      	mov	r1, lr
 8003360:	f7ff bf2a 	b.w	80031b8 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8003364:	bf00      	nop
	...

08003368 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 800336c:	4802      	ldr	r0, [pc, #8]	; (8003378 <NMI_Handler+0x10>)
 800336e:	f7ff fef7 	bl	8003160 <dump_printf>
}
 8003372:	bf00      	nop
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	0800fefc 	.word	0x0800fefc

0800337c <SVC_Handler>:

void SVC_Handler(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8003380:	4802      	ldr	r0, [pc, #8]	; (800338c <SVC_Handler+0x10>)
 8003382:	f7ff feed 	bl	8003160 <dump_printf>
}
 8003386:	bf00      	nop
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	0800ff10 	.word	0x0800ff10

08003390 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8003394:	4802      	ldr	r0, [pc, #8]	; (80033a0 <DebugMon_Handler+0x10>)
 8003396:	f7ff fee3 	bl	8003160 <dump_printf>
}
 800339a:	bf00      	nop
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	0800ff30 	.word	0x0800ff30

080033a4 <PendSV_Handler>:

void PendSV_Handler(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 80033a8:	4802      	ldr	r0, [pc, #8]	; (80033b4 <PendSV_Handler+0x10>)
 80033aa:	f7ff fed9 	bl	8003160 <dump_printf>
}
 80033ae:	bf00      	nop
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	0800ff4c 	.word	0x0800ff4c

080033b8 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 80033b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80033bc:	b090      	sub	sp, #64	; 0x40
 80033be:	af00      	add	r7, sp, #0
 80033c0:	4603      	mov	r3, r0
 80033c2:	60b9      	str	r1, [r7, #8]
 80033c4:	607a      	str	r2, [r7, #4]
 80033c6:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 80033c8:	7bfb      	ldrb	r3, [r7, #15]
 80033ca:	2b03      	cmp	r3, #3
 80033cc:	d83e      	bhi.n	800344c <TIMER_run_us+0x94>
 80033ce:	a201      	add	r2, pc, #4	; (adr r2, 80033d4 <TIMER_run_us+0x1c>)
 80033d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033d4:	080033e5 	.word	0x080033e5
 80033d8:	080033ff 	.word	0x080033ff
 80033dc:	08003419 	.word	0x08003419
 80033e0:	08003433 	.word	0x08003433
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 80033e4:	4b94      	ldr	r3, [pc, #592]	; (8003638 <TIMER_run_us+0x280>)
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	4a93      	ldr	r2, [pc, #588]	; (8003638 <TIMER_run_us+0x280>)
 80033ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80033ee:	6193      	str	r3, [r2, #24]
 80033f0:	4b91      	ldr	r3, [pc, #580]	; (8003638 <TIMER_run_us+0x280>)
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033f8:	61fb      	str	r3, [r7, #28]
 80033fa:	69fb      	ldr	r3, [r7, #28]
			break;
 80033fc:	e027      	b.n	800344e <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 80033fe:	4b8e      	ldr	r3, [pc, #568]	; (8003638 <TIMER_run_us+0x280>)
 8003400:	69db      	ldr	r3, [r3, #28]
 8003402:	4a8d      	ldr	r2, [pc, #564]	; (8003638 <TIMER_run_us+0x280>)
 8003404:	f043 0301 	orr.w	r3, r3, #1
 8003408:	61d3      	str	r3, [r2, #28]
 800340a:	4b8b      	ldr	r3, [pc, #556]	; (8003638 <TIMER_run_us+0x280>)
 800340c:	69db      	ldr	r3, [r3, #28]
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	61bb      	str	r3, [r7, #24]
 8003414:	69bb      	ldr	r3, [r7, #24]
			break;
 8003416:	e01a      	b.n	800344e <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8003418:	4b87      	ldr	r3, [pc, #540]	; (8003638 <TIMER_run_us+0x280>)
 800341a:	69db      	ldr	r3, [r3, #28]
 800341c:	4a86      	ldr	r2, [pc, #536]	; (8003638 <TIMER_run_us+0x280>)
 800341e:	f043 0302 	orr.w	r3, r3, #2
 8003422:	61d3      	str	r3, [r2, #28]
 8003424:	4b84      	ldr	r3, [pc, #528]	; (8003638 <TIMER_run_us+0x280>)
 8003426:	69db      	ldr	r3, [r3, #28]
 8003428:	f003 0302 	and.w	r3, r3, #2
 800342c:	617b      	str	r3, [r7, #20]
 800342e:	697b      	ldr	r3, [r7, #20]
			break;
 8003430:	e00d      	b.n	800344e <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8003432:	4b81      	ldr	r3, [pc, #516]	; (8003638 <TIMER_run_us+0x280>)
 8003434:	69db      	ldr	r3, [r3, #28]
 8003436:	4a80      	ldr	r2, [pc, #512]	; (8003638 <TIMER_run_us+0x280>)
 8003438:	f043 0304 	orr.w	r3, r3, #4
 800343c:	61d3      	str	r3, [r2, #28]
 800343e:	4b7e      	ldr	r3, [pc, #504]	; (8003638 <TIMER_run_us+0x280>)
 8003440:	69db      	ldr	r3, [r3, #28]
 8003442:	f003 0304 	and.w	r3, r3, #4
 8003446:	613b      	str	r3, [r7, #16]
 8003448:	693b      	ldr	r3, [r7, #16]
			break;
 800344a:	e000      	b.n	800344e <TIMER_run_us+0x96>
		default:
			break;
 800344c:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 800344e:	7bfa      	ldrb	r2, [r7, #15]
 8003450:	7bfb      	ldrb	r3, [r7, #15]
 8003452:	497a      	ldr	r1, [pc, #488]	; (800363c <TIMER_run_us+0x284>)
 8003454:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003458:	4979      	ldr	r1, [pc, #484]	; (8003640 <TIMER_run_us+0x288>)
 800345a:	019b      	lsls	r3, r3, #6
 800345c:	440b      	add	r3, r1
 800345e:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8003460:	7bfb      	ldrb	r3, [r7, #15]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d10d      	bne.n	8003482 <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8003466:	f003 fc47 	bl	8006cf8 <HAL_RCC_GetPCLK2Freq>
 800346a:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 800346c:	4b72      	ldr	r3, [pc, #456]	; (8003638 <TIMER_run_us+0x280>)
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	0adb      	lsrs	r3, r3, #11
 8003472:	f003 0307 	and.w	r3, r3, #7
 8003476:	2b00      	cmp	r3, #0
 8003478:	d010      	beq.n	800349c <TIMER_run_us+0xe4>
			freq *= 2;
 800347a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003480:	e00c      	b.n	800349c <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8003482:	f003 fc25 	bl	8006cd0 <HAL_RCC_GetPCLK1Freq>
 8003486:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8003488:	4b6b      	ldr	r3, [pc, #428]	; (8003638 <TIMER_run_us+0x280>)
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	0a1b      	lsrs	r3, r3, #8
 800348e:	f003 0307 	and.w	r3, r3, #7
 8003492:	2b00      	cmp	r3, #0
 8003494:	d002      	beq.n	800349c <TIMER_run_us+0xe4>
			freq *= 2;
 8003496:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003498:	005b      	lsls	r3, r3, #1
 800349a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 800349c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800349e:	461a      	mov	r2, r3
 80034a0:	f04f 0300 	mov.w	r3, #0
 80034a4:	a162      	add	r1, pc, #392	; (adr r1, 8003630 <TIMER_run_us+0x278>)
 80034a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80034aa:	f7fd fcc1 	bl	8000e30 <__aeabi_ldivmod>
 80034ae:	4602      	mov	r2, r0
 80034b0:	460b      	mov	r3, r1
 80034b2:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	461c      	mov	r4, r3
 80034ba:	f04f 0500 	mov.w	r5, #0
 80034be:	4622      	mov	r2, r4
 80034c0:	462b      	mov	r3, r5
 80034c2:	f04f 0000 	mov.w	r0, #0
 80034c6:	f04f 0100 	mov.w	r1, #0
 80034ca:	0159      	lsls	r1, r3, #5
 80034cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034d0:	0150      	lsls	r0, r2, #5
 80034d2:	4602      	mov	r2, r0
 80034d4:	460b      	mov	r3, r1
 80034d6:	1b12      	subs	r2, r2, r4
 80034d8:	eb63 0305 	sbc.w	r3, r3, r5
 80034dc:	f04f 0000 	mov.w	r0, #0
 80034e0:	f04f 0100 	mov.w	r1, #0
 80034e4:	0259      	lsls	r1, r3, #9
 80034e6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80034ea:	0250      	lsls	r0, r2, #9
 80034ec:	4602      	mov	r2, r0
 80034ee:	460b      	mov	r3, r1
 80034f0:	1912      	adds	r2, r2, r4
 80034f2:	eb45 0303 	adc.w	r3, r5, r3
 80034f6:	f04f 0000 	mov.w	r0, #0
 80034fa:	f04f 0100 	mov.w	r1, #0
 80034fe:	0199      	lsls	r1, r3, #6
 8003500:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8003504:	0190      	lsls	r0, r2, #6
 8003506:	1a80      	subs	r0, r0, r2
 8003508:	eb61 0103 	sbc.w	r1, r1, r3
 800350c:	eb10 0804 	adds.w	r8, r0, r4
 8003510:	eb41 0905 	adc.w	r9, r1, r5
 8003514:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003518:	4640      	mov	r0, r8
 800351a:	4649      	mov	r1, r9
 800351c:	f7fd fcd8 	bl	8000ed0 <__aeabi_uldivmod>
 8003520:	4602      	mov	r2, r0
 8003522:	460b      	mov	r3, r1
 8003524:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8003528:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800352c:	2b00      	cmp	r3, #0
 800352e:	bf08      	it	eq
 8003530:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8003534:	d329      	bcc.n	800358a <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8003536:	2301      	movs	r3, #1
 8003538:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 800353a:	e00e      	b.n	800355a <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 800353c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8003542:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003546:	f04f 0200 	mov.w	r2, #0
 800354a:	f04f 0300 	mov.w	r3, #0
 800354e:	0842      	lsrs	r2, r0, #1
 8003550:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8003554:	084b      	lsrs	r3, r1, #1
 8003556:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 800355a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800355e:	2b00      	cmp	r3, #0
 8003560:	bf08      	it	eq
 8003562:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8003566:	d2e9      	bcs.n	800353c <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8003568:	7bfb      	ldrb	r3, [r7, #15]
 800356a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800356c:	3a01      	subs	r2, #1
 800356e:	4934      	ldr	r1, [pc, #208]	; (8003640 <TIMER_run_us+0x288>)
 8003570:	019b      	lsls	r3, r3, #6
 8003572:	440b      	add	r3, r1
 8003574:	3304      	adds	r3, #4
 8003576:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8003578:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800357a:	7bfb      	ldrb	r3, [r7, #15]
 800357c:	3a01      	subs	r2, #1
 800357e:	4930      	ldr	r1, [pc, #192]	; (8003640 <TIMER_run_us+0x288>)
 8003580:	019b      	lsls	r3, r3, #6
 8003582:	440b      	add	r3, r1
 8003584:	330c      	adds	r3, #12
 8003586:	601a      	str	r2, [r3, #0]
 8003588:	e00e      	b.n	80035a8 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 800358a:	7bfb      	ldrb	r3, [r7, #15]
 800358c:	4a2c      	ldr	r2, [pc, #176]	; (8003640 <TIMER_run_us+0x288>)
 800358e:	019b      	lsls	r3, r3, #6
 8003590:	4413      	add	r3, r2
 8003592:	3304      	adds	r3, #4
 8003594:	2200      	movs	r2, #0
 8003596:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8003598:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800359a:	7bfb      	ldrb	r3, [r7, #15]
 800359c:	3a01      	subs	r2, #1
 800359e:	4928      	ldr	r1, [pc, #160]	; (8003640 <TIMER_run_us+0x288>)
 80035a0:	019b      	lsls	r3, r3, #6
 80035a2:	440b      	add	r3, r1
 80035a4:	330c      	adds	r3, #12
 80035a6:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035a8:	7bfb      	ldrb	r3, [r7, #15]
 80035aa:	4a25      	ldr	r2, [pc, #148]	; (8003640 <TIMER_run_us+0x288>)
 80035ac:	019b      	lsls	r3, r3, #6
 80035ae:	4413      	add	r3, r2
 80035b0:	3310      	adds	r3, #16
 80035b2:	2200      	movs	r2, #0
 80035b4:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 80035b6:	7bfb      	ldrb	r3, [r7, #15]
 80035b8:	4a21      	ldr	r2, [pc, #132]	; (8003640 <TIMER_run_us+0x288>)
 80035ba:	019b      	lsls	r3, r3, #6
 80035bc:	4413      	add	r3, r2
 80035be:	3308      	adds	r3, #8
 80035c0:	2200      	movs	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 80035c4:	7bfb      	ldrb	r3, [r7, #15]
 80035c6:	019b      	lsls	r3, r3, #6
 80035c8:	4a1d      	ldr	r2, [pc, #116]	; (8003640 <TIMER_run_us+0x288>)
 80035ca:	4413      	add	r3, r2
 80035cc:	4618      	mov	r0, r3
 80035ce:	f004 f9f3 	bl	80079b8 <HAL_TIM_Base_Init>

	if(enable_irq)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d011      	beq.n	80035fc <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 80035d8:	7bfb      	ldrb	r3, [r7, #15]
 80035da:	4618      	mov	r0, r3
 80035dc:	f000 fbba 	bl	8003d54 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 80035e0:	7bfb      	ldrb	r3, [r7, #15]
 80035e2:	4a18      	ldr	r2, [pc, #96]	; (8003644 <TIMER_run_us+0x28c>)
 80035e4:	56d3      	ldrsb	r3, [r2, r3]
 80035e6:	2201      	movs	r2, #1
 80035e8:	2104      	movs	r1, #4
 80035ea:	4618      	mov	r0, r3
 80035ec:	f002 fc29 	bl	8005e42 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80035f0:	7bfb      	ldrb	r3, [r7, #15]
 80035f2:	4a14      	ldr	r2, [pc, #80]	; (8003644 <TIMER_run_us+0x28c>)
 80035f4:	56d3      	ldrsb	r3, [r2, r3]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f002 fc3f 	bl	8005e7a <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 80035fc:	7bfb      	ldrb	r3, [r7, #15]
 80035fe:	019b      	lsls	r3, r3, #6
 8003600:	4a0f      	ldr	r2, [pc, #60]	; (8003640 <TIMER_run_us+0x288>)
 8003602:	4413      	add	r3, r2
 8003604:	4618      	mov	r0, r3
 8003606:	f004 fa0b 	bl	8007a20 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 800360a:	7bfb      	ldrb	r3, [r7, #15]
 800360c:	4a0c      	ldr	r2, [pc, #48]	; (8003640 <TIMER_run_us+0x288>)
 800360e:	019b      	lsls	r3, r3, #6
 8003610:	4413      	add	r3, r2
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	7bfb      	ldrb	r3, [r7, #15]
 8003618:	4909      	ldr	r1, [pc, #36]	; (8003640 <TIMER_run_us+0x288>)
 800361a:	019b      	lsls	r3, r3, #6
 800361c:	440b      	add	r3, r1
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f042 0201 	orr.w	r2, r2, #1
 8003624:	601a      	str	r2, [r3, #0]
}
 8003626:	bf00      	nop
 8003628:	3740      	adds	r7, #64	; 0x40
 800362a:	46bd      	mov	sp, r7
 800362c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003630:	d4a51000 	.word	0xd4a51000
 8003634:	000000e8 	.word	0x000000e8
 8003638:	40021000 	.word	0x40021000
 800363c:	20000024 	.word	0x20000024
 8003640:	20000c4c 	.word	0x20000c4c
 8003644:	08010214 	.word	0x08010214

08003648 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	4603      	mov	r3, r0
 8003650:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 8003652:	79fb      	ldrb	r3, [r7, #7]
 8003654:	4a05      	ldr	r2, [pc, #20]	; (800366c <TIMER_read+0x24>)
 8003656:	019b      	lsls	r3, r3, #6
 8003658:	4413      	add	r3, r2
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	b29b      	uxth	r3, r3
}
 8003660:	4618      	mov	r0, r3
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	bc80      	pop	{r7}
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	20000c4c 	.word	0x20000c4c

08003670 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	4603      	mov	r3, r0
 8003678:	460a      	mov	r2, r1
 800367a:	71fb      	strb	r3, [r7, #7]
 800367c:	4613      	mov	r3, r2
 800367e:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8003680:	88bb      	ldrh	r3, [r7, #4]
 8003682:	1e59      	subs	r1, r3, #1
 8003684:	79fb      	ldrb	r3, [r7, #7]
 8003686:	4a0a      	ldr	r2, [pc, #40]	; (80036b0 <TIMER_set_period+0x40>)
 8003688:	019b      	lsls	r3, r3, #6
 800368a:	4413      	add	r3, r2
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	460a      	mov	r2, r1
 8003690:	62da      	str	r2, [r3, #44]	; 0x2c
 8003692:	88bb      	ldrh	r3, [r7, #4]
 8003694:	1e5a      	subs	r2, r3, #1
 8003696:	79fb      	ldrb	r3, [r7, #7]
 8003698:	4611      	mov	r1, r2
 800369a:	4a05      	ldr	r2, [pc, #20]	; (80036b0 <TIMER_set_period+0x40>)
 800369c:	019b      	lsls	r3, r3, #6
 800369e:	4413      	add	r3, r2
 80036a0:	330c      	adds	r3, #12
 80036a2:	6019      	str	r1, [r3, #0]
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bc80      	pop	{r7}
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	20000c4c 	.word	0x20000c4c

080036b4 <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	460a      	mov	r2, r1
 80036be:	71fb      	strb	r3, [r7, #7]
 80036c0:	4613      	mov	r3, r2
 80036c2:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 80036c4:	88bb      	ldrh	r3, [r7, #4]
 80036c6:	1e59      	subs	r1, r3, #1
 80036c8:	79fb      	ldrb	r3, [r7, #7]
 80036ca:	4a05      	ldr	r2, [pc, #20]	; (80036e0 <TIMER_set_prescaler+0x2c>)
 80036cc:	019b      	lsls	r3, r3, #6
 80036ce:	4413      	add	r3, r2
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	460a      	mov	r2, r1
 80036d4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80036d6:	bf00      	nop
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	bc80      	pop	{r7}
 80036de:	4770      	bx	lr
 80036e0:	20000c4c 	.word	0x20000c4c

080036e4 <TIMER_enable_PWM>:

void TIMER_enable_PWM(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b092      	sub	sp, #72	; 0x48
 80036e8:	af02      	add	r7, sp, #8
 80036ea:	607b      	str	r3, [r7, #4]
 80036ec:	4603      	mov	r3, r0
 80036ee:	73fb      	strb	r3, [r7, #15]
 80036f0:	460b      	mov	r3, r1
 80036f2:	81bb      	strh	r3, [r7, #12]
 80036f4:	4613      	mov	r3, r2
 80036f6:	817b      	strh	r3, [r7, #10]
	switch(timer_id)
 80036f8:	7bfb      	ldrb	r3, [r7, #15]
 80036fa:	2b03      	cmp	r3, #3
 80036fc:	f200 8224 	bhi.w	8003b48 <TIMER_enable_PWM+0x464>
 8003700:	a201      	add	r2, pc, #4	; (adr r2, 8003708 <TIMER_enable_PWM+0x24>)
 8003702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003706:	bf00      	nop
 8003708:	08003719 	.word	0x08003719
 800370c:	08003859 	.word	0x08003859
 8003710:	080039c1 	.word	0x080039c1
 8003714:	08003ab9 	.word	0x08003ab9
	{
		case TIMER1_ID:
			if(negative_channel)
 8003718:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800371a:	2b00      	cmp	r3, #0
 800371c:	d050      	beq.n	80037c0 <TIMER_enable_PWM+0xdc>
			{
				if(remap)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d011      	beq.n	8003748 <TIMER_enable_PWM+0x64>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 8003724:	4ba3      	ldr	r3, [pc, #652]	; (80039b4 <TIMER_enable_PWM+0x2d0>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	62fb      	str	r3, [r7, #44]	; 0x2c
 800372a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800372c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003730:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003734:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003738:	62fb      	str	r3, [r7, #44]	; 0x2c
 800373a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800373c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003740:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003742:	4a9c      	ldr	r2, [pc, #624]	; (80039b4 <TIMER_enable_PWM+0x2d0>)
 8003744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003746:	6053      	str	r3, [r2, #4]
				switch(TIM_CHANNEL_x)
 8003748:	89bb      	ldrh	r3, [r7, #12]
 800374a:	2b08      	cmp	r3, #8
 800374c:	d029      	beq.n	80037a2 <TIMER_enable_PWM+0xbe>
 800374e:	2b08      	cmp	r3, #8
 8003750:	dc7e      	bgt.n	8003850 <TIMER_enable_PWM+0x16c>
 8003752:	2b00      	cmp	r3, #0
 8003754:	d002      	beq.n	800375c <TIMER_enable_PWM+0x78>
 8003756:	2b04      	cmp	r3, #4
 8003758:	d014      	beq.n	8003784 <TIMER_enable_PWM+0xa0>
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 800375a:	e079      	b.n	8003850 <TIMER_enable_PWM+0x16c>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <TIMER_enable_PWM+0x82>
 8003762:	4895      	ldr	r0, [pc, #596]	; (80039b8 <TIMER_enable_PWM+0x2d4>)
 8003764:	e000      	b.n	8003768 <TIMER_enable_PWM+0x84>
 8003766:	4895      	ldr	r0, [pc, #596]	; (80039bc <TIMER_enable_PWM+0x2d8>)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d001      	beq.n	8003772 <TIMER_enable_PWM+0x8e>
 800376e:	2180      	movs	r1, #128	; 0x80
 8003770:	e001      	b.n	8003776 <TIMER_enable_PWM+0x92>
 8003772:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003776:	2303      	movs	r3, #3
 8003778:	9300      	str	r3, [sp, #0]
 800377a:	2300      	movs	r3, #0
 800377c:	2202      	movs	r2, #2
 800377e:	f7ff f92b 	bl	80029d8 <BSP_GPIO_PinCfg>
 8003782:	e068      	b.n	8003856 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <TIMER_enable_PWM+0xaa>
 800378a:	2101      	movs	r1, #1
 800378c:	e001      	b.n	8003792 <TIMER_enable_PWM+0xae>
 800378e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003792:	2303      	movs	r3, #3
 8003794:	9300      	str	r3, [sp, #0]
 8003796:	2300      	movs	r3, #0
 8003798:	2202      	movs	r2, #2
 800379a:	4888      	ldr	r0, [pc, #544]	; (80039bc <TIMER_enable_PWM+0x2d8>)
 800379c:	f7ff f91c 	bl	80029d8 <BSP_GPIO_PinCfg>
 80037a0:	e059      	b.n	8003856 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d001      	beq.n	80037ac <TIMER_enable_PWM+0xc8>
 80037a8:	2102      	movs	r1, #2
 80037aa:	e001      	b.n	80037b0 <TIMER_enable_PWM+0xcc>
 80037ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80037b0:	2303      	movs	r3, #3
 80037b2:	9300      	str	r3, [sp, #0]
 80037b4:	2300      	movs	r3, #0
 80037b6:	2202      	movs	r2, #2
 80037b8:	4880      	ldr	r0, [pc, #512]	; (80039bc <TIMER_enable_PWM+0x2d8>)
 80037ba:	f7ff f90d 	bl	80029d8 <BSP_GPIO_PinCfg>
 80037be:	e04a      	b.n	8003856 <TIMER_enable_PWM+0x172>
				}
			}
			else
			{
				switch(TIM_CHANNEL_x)
 80037c0:	89bb      	ldrh	r3, [r7, #12]
 80037c2:	2b0c      	cmp	r3, #12
 80037c4:	d846      	bhi.n	8003854 <TIMER_enable_PWM+0x170>
 80037c6:	a201      	add	r2, pc, #4	; (adr r2, 80037cc <TIMER_enable_PWM+0xe8>)
 80037c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037cc:	08003801 	.word	0x08003801
 80037d0:	08003855 	.word	0x08003855
 80037d4:	08003855 	.word	0x08003855
 80037d8:	08003855 	.word	0x08003855
 80037dc:	08003815 	.word	0x08003815
 80037e0:	08003855 	.word	0x08003855
 80037e4:	08003855 	.word	0x08003855
 80037e8:	08003855 	.word	0x08003855
 80037ec:	08003829 	.word	0x08003829
 80037f0:	08003855 	.word	0x08003855
 80037f4:	08003855 	.word	0x08003855
 80037f8:	08003855 	.word	0x08003855
 80037fc:	0800383d 	.word	0x0800383d
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003800:	2303      	movs	r3, #3
 8003802:	9300      	str	r3, [sp, #0]
 8003804:	2300      	movs	r3, #0
 8003806:	2202      	movs	r2, #2
 8003808:	f44f 7180 	mov.w	r1, #256	; 0x100
 800380c:	486a      	ldr	r0, [pc, #424]	; (80039b8 <TIMER_enable_PWM+0x2d4>)
 800380e:	f7ff f8e3 	bl	80029d8 <BSP_GPIO_PinCfg>
 8003812:	e020      	b.n	8003856 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003814:	2303      	movs	r3, #3
 8003816:	9300      	str	r3, [sp, #0]
 8003818:	2300      	movs	r3, #0
 800381a:	2202      	movs	r2, #2
 800381c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003820:	4865      	ldr	r0, [pc, #404]	; (80039b8 <TIMER_enable_PWM+0x2d4>)
 8003822:	f7ff f8d9 	bl	80029d8 <BSP_GPIO_PinCfg>
 8003826:	e016      	b.n	8003856 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003828:	2303      	movs	r3, #3
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	2300      	movs	r3, #0
 800382e:	2202      	movs	r2, #2
 8003830:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003834:	4860      	ldr	r0, [pc, #384]	; (80039b8 <TIMER_enable_PWM+0x2d4>)
 8003836:	f7ff f8cf 	bl	80029d8 <BSP_GPIO_PinCfg>
 800383a:	e00c      	b.n	8003856 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 800383c:	2303      	movs	r3, #3
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	2300      	movs	r3, #0
 8003842:	2202      	movs	r2, #2
 8003844:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003848:	485b      	ldr	r0, [pc, #364]	; (80039b8 <TIMER_enable_PWM+0x2d4>)
 800384a:	f7ff f8c5 	bl	80029d8 <BSP_GPIO_PinCfg>
 800384e:	e002      	b.n	8003856 <TIMER_enable_PWM+0x172>
					default:	break;
 8003850:	bf00      	nop
 8003852:	e17a      	b.n	8003b4a <TIMER_enable_PWM+0x466>
					default:	break;
 8003854:	bf00      	nop
				}
			}
			break;
 8003856:	e178      	b.n	8003b4a <TIMER_enable_PWM+0x466>
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
 8003858:	89bb      	ldrh	r3, [r7, #12]
 800385a:	2b0c      	cmp	r3, #12
 800385c:	f200 80a1 	bhi.w	80039a2 <TIMER_enable_PWM+0x2be>
 8003860:	a201      	add	r2, pc, #4	; (adr r2, 8003868 <TIMER_enable_PWM+0x184>)
 8003862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003866:	bf00      	nop
 8003868:	0800389d 	.word	0x0800389d
 800386c:	080039a3 	.word	0x080039a3
 8003870:	080039a3 	.word	0x080039a3
 8003874:	080039a3 	.word	0x080039a3
 8003878:	080038af 	.word	0x080038af
 800387c:	080039a3 	.word	0x080039a3
 8003880:	080039a3 	.word	0x080039a3
 8003884:	080039a3 	.word	0x080039a3
 8003888:	080038ff 	.word	0x080038ff
 800388c:	080039a3 	.word	0x080039a3
 8003890:	080039a3 	.word	0x080039a3
 8003894:	080039a3 	.word	0x080039a3
 8003898:	08003951 	.word	0x08003951
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800389c:	2303      	movs	r3, #3
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	2300      	movs	r3, #0
 80038a2:	2202      	movs	r2, #2
 80038a4:	2101      	movs	r1, #1
 80038a6:	4844      	ldr	r0, [pc, #272]	; (80039b8 <TIMER_enable_PWM+0x2d4>)
 80038a8:	f7ff f896 	bl	80029d8 <BSP_GPIO_PinCfg>
					break;
 80038ac:	e080      	b.n	80039b0 <TIMER_enable_PWM+0x2cc>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d001      	beq.n	80038b8 <TIMER_enable_PWM+0x1d4>
 80038b4:	4841      	ldr	r0, [pc, #260]	; (80039bc <TIMER_enable_PWM+0x2d8>)
 80038b6:	e000      	b.n	80038ba <TIMER_enable_PWM+0x1d6>
 80038b8:	483f      	ldr	r0, [pc, #252]	; (80039b8 <TIMER_enable_PWM+0x2d4>)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d001      	beq.n	80038c4 <TIMER_enable_PWM+0x1e0>
 80038c0:	2108      	movs	r1, #8
 80038c2:	e000      	b.n	80038c6 <TIMER_enable_PWM+0x1e2>
 80038c4:	2102      	movs	r1, #2
 80038c6:	2303      	movs	r3, #3
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	2300      	movs	r3, #0
 80038cc:	2202      	movs	r2, #2
 80038ce:	f7ff f883 	bl	80029d8 <BSP_GPIO_PinCfg>
					if (remap)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d066      	beq.n	80039a6 <TIMER_enable_PWM+0x2c2>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80038d8:	4b36      	ldr	r3, [pc, #216]	; (80039b4 <TIMER_enable_PWM+0x2d0>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	633b      	str	r3, [r7, #48]	; 0x30
 80038de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038e4:	633b      	str	r3, [r7, #48]	; 0x30
 80038e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80038ec:	633b      	str	r3, [r7, #48]	; 0x30
 80038ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038f4:	633b      	str	r3, [r7, #48]	; 0x30
 80038f6:	4a2f      	ldr	r2, [pc, #188]	; (80039b4 <TIMER_enable_PWM+0x2d0>)
 80038f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038fa:	6053      	str	r3, [r2, #4]
					break;
 80038fc:	e053      	b.n	80039a6 <TIMER_enable_PWM+0x2c2>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d001      	beq.n	8003908 <TIMER_enable_PWM+0x224>
 8003904:	482d      	ldr	r0, [pc, #180]	; (80039bc <TIMER_enable_PWM+0x2d8>)
 8003906:	e000      	b.n	800390a <TIMER_enable_PWM+0x226>
 8003908:	482b      	ldr	r0, [pc, #172]	; (80039b8 <TIMER_enable_PWM+0x2d4>)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d002      	beq.n	8003916 <TIMER_enable_PWM+0x232>
 8003910:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003914:	e000      	b.n	8003918 <TIMER_enable_PWM+0x234>
 8003916:	2104      	movs	r1, #4
 8003918:	2303      	movs	r3, #3
 800391a:	9300      	str	r3, [sp, #0]
 800391c:	2300      	movs	r3, #0
 800391e:	2202      	movs	r2, #2
 8003920:	f7ff f85a 	bl	80029d8 <BSP_GPIO_PinCfg>
					if(remap)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d03f      	beq.n	80039aa <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 800392a:	4b22      	ldr	r3, [pc, #136]	; (80039b4 <TIMER_enable_PWM+0x2d0>)
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	637b      	str	r3, [r7, #52]	; 0x34
 8003930:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003932:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003936:	637b      	str	r3, [r7, #52]	; 0x34
 8003938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800393a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800393e:	637b      	str	r3, [r7, #52]	; 0x34
 8003940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003942:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003946:	637b      	str	r3, [r7, #52]	; 0x34
 8003948:	4a1a      	ldr	r2, [pc, #104]	; (80039b4 <TIMER_enable_PWM+0x2d0>)
 800394a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800394c:	6053      	str	r3, [r2, #4]
					break;
 800394e:	e02c      	b.n	80039aa <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <TIMER_enable_PWM+0x276>
 8003956:	4819      	ldr	r0, [pc, #100]	; (80039bc <TIMER_enable_PWM+0x2d8>)
 8003958:	e000      	b.n	800395c <TIMER_enable_PWM+0x278>
 800395a:	4817      	ldr	r0, [pc, #92]	; (80039b8 <TIMER_enable_PWM+0x2d4>)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d002      	beq.n	8003968 <TIMER_enable_PWM+0x284>
 8003962:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003966:	e000      	b.n	800396a <TIMER_enable_PWM+0x286>
 8003968:	2108      	movs	r1, #8
 800396a:	2303      	movs	r3, #3
 800396c:	9300      	str	r3, [sp, #0]
 800396e:	2300      	movs	r3, #0
 8003970:	2202      	movs	r2, #2
 8003972:	f7ff f831 	bl	80029d8 <BSP_GPIO_PinCfg>
					if (remap)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d018      	beq.n	80039ae <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 800397c:	4b0d      	ldr	r3, [pc, #52]	; (80039b4 <TIMER_enable_PWM+0x2d0>)
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	63bb      	str	r3, [r7, #56]	; 0x38
 8003982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003984:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003988:	63bb      	str	r3, [r7, #56]	; 0x38
 800398a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800398c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003990:	63bb      	str	r3, [r7, #56]	; 0x38
 8003992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003994:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003998:	63bb      	str	r3, [r7, #56]	; 0x38
 800399a:	4a06      	ldr	r2, [pc, #24]	; (80039b4 <TIMER_enable_PWM+0x2d0>)
 800399c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800399e:	6053      	str	r3, [r2, #4]
					break;
 80039a0:	e005      	b.n	80039ae <TIMER_enable_PWM+0x2ca>
				default:	break;
 80039a2:	bf00      	nop
 80039a4:	e0d1      	b.n	8003b4a <TIMER_enable_PWM+0x466>
					break;
 80039a6:	bf00      	nop
 80039a8:	e0cf      	b.n	8003b4a <TIMER_enable_PWM+0x466>
					break;
 80039aa:	bf00      	nop
 80039ac:	e0cd      	b.n	8003b4a <TIMER_enable_PWM+0x466>
					break;
 80039ae:	bf00      	nop
			}
			break;
 80039b0:	e0cb      	b.n	8003b4a <TIMER_enable_PWM+0x466>
 80039b2:	bf00      	nop
 80039b4:	40010000 	.word	0x40010000
 80039b8:	40010800 	.word	0x40010800
 80039bc:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d011      	beq.n	80039ea <TIMER_enable_PWM+0x306>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 80039c6:	4b80      	ldr	r3, [pc, #512]	; (8003bc8 <TIMER_enable_PWM+0x4e4>)
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039ce:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80039d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039d6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80039da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039de:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80039e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039e4:	4a78      	ldr	r2, [pc, #480]	; (8003bc8 <TIMER_enable_PWM+0x4e4>)
 80039e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039e8:	6053      	str	r3, [r2, #4]
			switch(TIM_CHANNEL_x)
 80039ea:	89bb      	ldrh	r3, [r7, #12]
 80039ec:	2b0c      	cmp	r3, #12
 80039ee:	d861      	bhi.n	8003ab4 <TIMER_enable_PWM+0x3d0>
 80039f0:	a201      	add	r2, pc, #4	; (adr r2, 80039f8 <TIMER_enable_PWM+0x314>)
 80039f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039f6:	bf00      	nop
 80039f8:	08003a2d 	.word	0x08003a2d
 80039fc:	08003ab5 	.word	0x08003ab5
 8003a00:	08003ab5 	.word	0x08003ab5
 8003a04:	08003ab5 	.word	0x08003ab5
 8003a08:	08003a49 	.word	0x08003a49
 8003a0c:	08003ab5 	.word	0x08003ab5
 8003a10:	08003ab5 	.word	0x08003ab5
 8003a14:	08003ab5 	.word	0x08003ab5
 8003a18:	08003a65 	.word	0x08003a65
 8003a1c:	08003ab5 	.word	0x08003ab5
 8003a20:	08003ab5 	.word	0x08003ab5
 8003a24:	08003ab5 	.word	0x08003ab5
 8003a28:	08003a8d 	.word	0x08003a8d
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <TIMER_enable_PWM+0x352>
 8003a32:	4866      	ldr	r0, [pc, #408]	; (8003bcc <TIMER_enable_PWM+0x4e8>)
 8003a34:	e000      	b.n	8003a38 <TIMER_enable_PWM+0x354>
 8003a36:	4866      	ldr	r0, [pc, #408]	; (8003bd0 <TIMER_enable_PWM+0x4ec>)
 8003a38:	2303      	movs	r3, #3
 8003a3a:	9300      	str	r3, [sp, #0]
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	2202      	movs	r2, #2
 8003a40:	2140      	movs	r1, #64	; 0x40
 8003a42:	f7fe ffc9 	bl	80029d8 <BSP_GPIO_PinCfg>
 8003a46:	e036      	b.n	8003ab6 <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <TIMER_enable_PWM+0x36e>
 8003a4e:	485f      	ldr	r0, [pc, #380]	; (8003bcc <TIMER_enable_PWM+0x4e8>)
 8003a50:	e000      	b.n	8003a54 <TIMER_enable_PWM+0x370>
 8003a52:	485f      	ldr	r0, [pc, #380]	; (8003bd0 <TIMER_enable_PWM+0x4ec>)
 8003a54:	2303      	movs	r3, #3
 8003a56:	9300      	str	r3, [sp, #0]
 8003a58:	2300      	movs	r3, #0
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	2180      	movs	r1, #128	; 0x80
 8003a5e:	f7fe ffbb 	bl	80029d8 <BSP_GPIO_PinCfg>
 8003a62:	e028      	b.n	8003ab6 <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <TIMER_enable_PWM+0x38a>
 8003a6a:	4858      	ldr	r0, [pc, #352]	; (8003bcc <TIMER_enable_PWM+0x4e8>)
 8003a6c:	e000      	b.n	8003a70 <TIMER_enable_PWM+0x38c>
 8003a6e:	4859      	ldr	r0, [pc, #356]	; (8003bd4 <TIMER_enable_PWM+0x4f0>)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d002      	beq.n	8003a7c <TIMER_enable_PWM+0x398>
 8003a76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a7a:	e000      	b.n	8003a7e <TIMER_enable_PWM+0x39a>
 8003a7c:	2101      	movs	r1, #1
 8003a7e:	2303      	movs	r3, #3
 8003a80:	9300      	str	r3, [sp, #0]
 8003a82:	2300      	movs	r3, #0
 8003a84:	2202      	movs	r2, #2
 8003a86:	f7fe ffa7 	bl	80029d8 <BSP_GPIO_PinCfg>
 8003a8a:	e014      	b.n	8003ab6 <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d001      	beq.n	8003a96 <TIMER_enable_PWM+0x3b2>
 8003a92:	484e      	ldr	r0, [pc, #312]	; (8003bcc <TIMER_enable_PWM+0x4e8>)
 8003a94:	e000      	b.n	8003a98 <TIMER_enable_PWM+0x3b4>
 8003a96:	484f      	ldr	r0, [pc, #316]	; (8003bd4 <TIMER_enable_PWM+0x4f0>)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d002      	beq.n	8003aa4 <TIMER_enable_PWM+0x3c0>
 8003a9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003aa2:	e000      	b.n	8003aa6 <TIMER_enable_PWM+0x3c2>
 8003aa4:	2102      	movs	r1, #2
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	2300      	movs	r3, #0
 8003aac:	2202      	movs	r2, #2
 8003aae:	f7fe ff93 	bl	80029d8 <BSP_GPIO_PinCfg>
 8003ab2:	e000      	b.n	8003ab6 <TIMER_enable_PWM+0x3d2>
				default:	break;
 8003ab4:	bf00      	nop
			}
			break;
 8003ab6:	e048      	b.n	8003b4a <TIMER_enable_PWM+0x466>
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
 8003ab8:	89bb      	ldrh	r3, [r7, #12]
 8003aba:	2b0c      	cmp	r3, #12
 8003abc:	d842      	bhi.n	8003b44 <TIMER_enable_PWM+0x460>
 8003abe:	a201      	add	r2, pc, #4	; (adr r2, 8003ac4 <TIMER_enable_PWM+0x3e0>)
 8003ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac4:	08003af9 	.word	0x08003af9
 8003ac8:	08003b45 	.word	0x08003b45
 8003acc:	08003b45 	.word	0x08003b45
 8003ad0:	08003b45 	.word	0x08003b45
 8003ad4:	08003b0b 	.word	0x08003b0b
 8003ad8:	08003b45 	.word	0x08003b45
 8003adc:	08003b45 	.word	0x08003b45
 8003ae0:	08003b45 	.word	0x08003b45
 8003ae4:	08003b1d 	.word	0x08003b1d
 8003ae8:	08003b45 	.word	0x08003b45
 8003aec:	08003b45 	.word	0x08003b45
 8003af0:	08003b45 	.word	0x08003b45
 8003af4:	08003b31 	.word	0x08003b31
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003af8:	2303      	movs	r3, #3
 8003afa:	9300      	str	r3, [sp, #0]
 8003afc:	2300      	movs	r3, #0
 8003afe:	2202      	movs	r2, #2
 8003b00:	2140      	movs	r1, #64	; 0x40
 8003b02:	4834      	ldr	r0, [pc, #208]	; (8003bd4 <TIMER_enable_PWM+0x4f0>)
 8003b04:	f7fe ff68 	bl	80029d8 <BSP_GPIO_PinCfg>
 8003b08:	e01d      	b.n	8003b46 <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	9300      	str	r3, [sp, #0]
 8003b0e:	2300      	movs	r3, #0
 8003b10:	2202      	movs	r2, #2
 8003b12:	2180      	movs	r1, #128	; 0x80
 8003b14:	482f      	ldr	r0, [pc, #188]	; (8003bd4 <TIMER_enable_PWM+0x4f0>)
 8003b16:	f7fe ff5f 	bl	80029d8 <BSP_GPIO_PinCfg>
 8003b1a:	e014      	b.n	8003b46 <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	9300      	str	r3, [sp, #0]
 8003b20:	2300      	movs	r3, #0
 8003b22:	2202      	movs	r2, #2
 8003b24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003b28:	482a      	ldr	r0, [pc, #168]	; (8003bd4 <TIMER_enable_PWM+0x4f0>)
 8003b2a:	f7fe ff55 	bl	80029d8 <BSP_GPIO_PinCfg>
 8003b2e:	e00a      	b.n	8003b46 <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003b30:	2303      	movs	r3, #3
 8003b32:	9300      	str	r3, [sp, #0]
 8003b34:	2300      	movs	r3, #0
 8003b36:	2202      	movs	r2, #2
 8003b38:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003b3c:	4825      	ldr	r0, [pc, #148]	; (8003bd4 <TIMER_enable_PWM+0x4f0>)
 8003b3e:	f7fe ff4b 	bl	80029d8 <BSP_GPIO_PinCfg>
 8003b42:	e000      	b.n	8003b46 <TIMER_enable_PWM+0x462>
				default:	break;
 8003b44:	bf00      	nop
			}
			break;
 8003b46:	e000      	b.n	8003b4a <TIMER_enable_PWM+0x466>
		default:
			break;
 8003b48:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 8003b4a:	2360      	movs	r3, #96	; 0x60
 8003b4c:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b52:	2300      	movs	r3, #0
 8003b54:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003b56:	2300      	movs	r3, #0
 8003b58:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 8003b62:	2300      	movs	r3, #0
 8003b64:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 8003b66:	7bfb      	ldrb	r3, [r7, #15]
 8003b68:	019b      	lsls	r3, r3, #6
 8003b6a:	4a1b      	ldr	r2, [pc, #108]	; (8003bd8 <TIMER_enable_PWM+0x4f4>)
 8003b6c:	4413      	add	r3, r2
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f003 ff79 	bl	8007a66 <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8003b74:	7bfb      	ldrb	r3, [r7, #15]
 8003b76:	019b      	lsls	r3, r3, #6
 8003b78:	4a17      	ldr	r2, [pc, #92]	; (8003bd8 <TIMER_enable_PWM+0x4f4>)
 8003b7a:	4413      	add	r3, r2
 8003b7c:	89ba      	ldrh	r2, [r7, #12]
 8003b7e:	f107 0110 	add.w	r1, r7, #16
 8003b82:	4618      	mov	r0, r3
 8003b84:	f003 ffd6 	bl	8007b34 <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8003b88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d009      	beq.n	8003ba2 <TIMER_enable_PWM+0x4be>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8003b8e:	7bfb      	ldrb	r3, [r7, #15]
 8003b90:	019b      	lsls	r3, r3, #6
 8003b92:	4a11      	ldr	r2, [pc, #68]	; (8003bd8 <TIMER_enable_PWM+0x4f4>)
 8003b94:	4413      	add	r3, r2
 8003b96:	89ba      	ldrh	r2, [r7, #12]
 8003b98:	4611      	mov	r1, r2
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f004 fa38 	bl	8008010 <HAL_TIMEx_PWMN_Start>
 8003ba0:	e008      	b.n	8003bb4 <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8003ba2:	7bfb      	ldrb	r3, [r7, #15]
 8003ba4:	019b      	lsls	r3, r3, #6
 8003ba6:	4a0c      	ldr	r2, [pc, #48]	; (8003bd8 <TIMER_enable_PWM+0x4f4>)
 8003ba8:	4413      	add	r3, r2
 8003baa:	89ba      	ldrh	r2, [r7, #12]
 8003bac:	4611      	mov	r1, r2
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f003 ff8e 	bl	8007ad0 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 8003bb4:	897a      	ldrh	r2, [r7, #10]
 8003bb6:	89b9      	ldrh	r1, [r7, #12]
 8003bb8:	7bfb      	ldrb	r3, [r7, #15]
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f000 f80e 	bl	8003bdc <TIMER_set_duty>
}
 8003bc0:	bf00      	nop
 8003bc2:	3740      	adds	r7, #64	; 0x40
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	40010000 	.word	0x40010000
 8003bcc:	40011000 	.word	0x40011000
 8003bd0:	40010800 	.word	0x40010800
 8003bd4:	40010c00 	.word	0x40010c00
 8003bd8:	20000c4c 	.word	0x20000c4c

08003bdc <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	4603      	mov	r3, r0
 8003be4:	71fb      	strb	r3, [r7, #7]
 8003be6:	460b      	mov	r3, r1
 8003be8:	80bb      	strh	r3, [r7, #4]
 8003bea:	4613      	mov	r3, r2
 8003bec:	807b      	strh	r3, [r7, #2]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 8003bee:	887b      	ldrh	r3, [r7, #2]
 8003bf0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bf4:	bf28      	it	cs
 8003bf6:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 8003bfa:	807b      	strh	r3, [r7, #2]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 8003bfc:	887b      	ldrh	r3, [r7, #2]
 8003bfe:	79fa      	ldrb	r2, [r7, #7]
 8003c00:	491c      	ldr	r1, [pc, #112]	; (8003c74 <TIMER_set_duty+0x98>)
 8003c02:	0192      	lsls	r2, r2, #6
 8003c04:	440a      	add	r2, r1
 8003c06:	320c      	adds	r2, #12
 8003c08:	6812      	ldr	r2, [r2, #0]
 8003c0a:	3201      	adds	r2, #1
 8003c0c:	fb02 f303 	mul.w	r3, r2, r3
 8003c10:	4a19      	ldr	r2, [pc, #100]	; (8003c78 <TIMER_set_duty+0x9c>)
 8003c12:	fba2 2303 	umull	r2, r3, r2, r3
 8003c16:	099b      	lsrs	r3, r3, #6
 8003c18:	807b      	strh	r3, [r7, #2]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003c1a:	88bb      	ldrh	r3, [r7, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d107      	bne.n	8003c30 <TIMER_set_duty+0x54>
 8003c20:	79fb      	ldrb	r3, [r7, #7]
 8003c22:	4a14      	ldr	r2, [pc, #80]	; (8003c74 <TIMER_set_duty+0x98>)
 8003c24:	019b      	lsls	r3, r3, #6
 8003c26:	4413      	add	r3, r2
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	887a      	ldrh	r2, [r7, #2]
 8003c2c:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003c2e:	e01c      	b.n	8003c6a <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003c30:	88bb      	ldrh	r3, [r7, #4]
 8003c32:	2b04      	cmp	r3, #4
 8003c34:	d107      	bne.n	8003c46 <TIMER_set_duty+0x6a>
 8003c36:	79fb      	ldrb	r3, [r7, #7]
 8003c38:	4a0e      	ldr	r2, [pc, #56]	; (8003c74 <TIMER_set_duty+0x98>)
 8003c3a:	019b      	lsls	r3, r3, #6
 8003c3c:	4413      	add	r3, r2
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	887b      	ldrh	r3, [r7, #2]
 8003c42:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003c44:	e011      	b.n	8003c6a <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003c46:	88bb      	ldrh	r3, [r7, #4]
 8003c48:	2b08      	cmp	r3, #8
 8003c4a:	d107      	bne.n	8003c5c <TIMER_set_duty+0x80>
 8003c4c:	79fb      	ldrb	r3, [r7, #7]
 8003c4e:	4a09      	ldr	r2, [pc, #36]	; (8003c74 <TIMER_set_duty+0x98>)
 8003c50:	019b      	lsls	r3, r3, #6
 8003c52:	4413      	add	r3, r2
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	887b      	ldrh	r3, [r7, #2]
 8003c58:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8003c5a:	e006      	b.n	8003c6a <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003c5c:	79fb      	ldrb	r3, [r7, #7]
 8003c5e:	4a05      	ldr	r2, [pc, #20]	; (8003c74 <TIMER_set_duty+0x98>)
 8003c60:	019b      	lsls	r3, r3, #6
 8003c62:	4413      	add	r3, r2
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	887b      	ldrh	r3, [r7, #2]
 8003c68:	6413      	str	r3, [r2, #64]	; 0x40
}
 8003c6a:	bf00      	nop
 8003c6c:	370c      	adds	r7, #12
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bc80      	pop	{r7}
 8003c72:	4770      	bx	lr
 8003c74:	20000c4c 	.word	0x20000c4c
 8003c78:	10624dd3 	.word	0x10624dd3

08003c7c <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	af00      	add	r7, sp, #0

}
 8003c80:	bf00      	nop
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bc80      	pop	{r7}
 8003c86:	4770      	bx	lr

08003c88 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0

}
 8003c8c:	bf00      	nop
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bc80      	pop	{r7}
 8003c92:	4770      	bx	lr

08003c94 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0

}
 8003c98:	bf00      	nop
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bc80      	pop	{r7}
 8003c9e:	4770      	bx	lr

08003ca0 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0

}
 8003ca4:	bf00      	nop
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bc80      	pop	{r7}
 8003caa:	4770      	bx	lr

08003cac <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8003cac:	b580      	push	{r7, lr}
 8003cae:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003cb0:	4b07      	ldr	r3, [pc, #28]	; (8003cd0 <TIM1_UP_IRQHandler+0x24>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d106      	bne.n	8003ccc <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003cbe:	4b04      	ldr	r3, [pc, #16]	; (8003cd0 <TIM1_UP_IRQHandler+0x24>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f06f 0201 	mvn.w	r2, #1
 8003cc6:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003cc8:	f7ff ffd8 	bl	8003c7c <TIMER1_user_handler_it>
	}
}
 8003ccc:	bf00      	nop
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	20000c4c 	.word	0x20000c4c

08003cd4 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003cd8:	4b07      	ldr	r3, [pc, #28]	; (8003cf8 <TIM2_IRQHandler+0x24>)
 8003cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d106      	bne.n	8003cf4 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003ce6:	4b04      	ldr	r3, [pc, #16]	; (8003cf8 <TIM2_IRQHandler+0x24>)
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cea:	f06f 0201 	mvn.w	r2, #1
 8003cee:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003cf0:	f7ff ffca 	bl	8003c88 <TIMER2_user_handler_it>
	}
}
 8003cf4:	bf00      	nop
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	20000c4c 	.word	0x20000c4c

08003cfc <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003d00:	4b08      	ldr	r3, [pc, #32]	; (8003d24 <TIM3_IRQHandler+0x28>)
 8003d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	f003 0301 	and.w	r3, r3, #1
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d107      	bne.n	8003d20 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003d10:	4b04      	ldr	r3, [pc, #16]	; (8003d24 <TIM3_IRQHandler+0x28>)
 8003d12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d16:	f06f 0201 	mvn.w	r2, #1
 8003d1a:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003d1c:	f7ff ffba 	bl	8003c94 <TIMER3_user_handler_it>
	}
}
 8003d20:	bf00      	nop
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	20000c4c 	.word	0x20000c4c

08003d28 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003d2c:	4b08      	ldr	r3, [pc, #32]	; (8003d50 <TIM4_IRQHandler+0x28>)
 8003d2e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	f003 0301 	and.w	r3, r3, #1
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d107      	bne.n	8003d4c <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003d3c:	4b04      	ldr	r3, [pc, #16]	; (8003d50 <TIM4_IRQHandler+0x28>)
 8003d3e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003d42:	f06f 0201 	mvn.w	r2, #1
 8003d46:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003d48:	f7ff ffaa 	bl	8003ca0 <TIMER4_user_handler_it>
	}
}
 8003d4c:	bf00      	nop
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	20000c4c 	.word	0x20000c4c

08003d54 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8003d5e:	79fb      	ldrb	r3, [r7, #7]
 8003d60:	2b03      	cmp	r3, #3
 8003d62:	d825      	bhi.n	8003db0 <clear_it_status+0x5c>
 8003d64:	a201      	add	r2, pc, #4	; (adr r2, 8003d6c <clear_it_status+0x18>)
 8003d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d6a:	bf00      	nop
 8003d6c:	08003d7d 	.word	0x08003d7d
 8003d70:	08003d89 	.word	0x08003d89
 8003d74:	08003d95 	.word	0x08003d95
 8003d78:	08003da3 	.word	0x08003da3
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8003d7c:	4b0f      	ldr	r3, [pc, #60]	; (8003dbc <clear_it_status+0x68>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f06f 0201 	mvn.w	r2, #1
 8003d84:	611a      	str	r2, [r3, #16]
			break;
 8003d86:	e014      	b.n	8003db2 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8003d88:	4b0c      	ldr	r3, [pc, #48]	; (8003dbc <clear_it_status+0x68>)
 8003d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8c:	f06f 0201 	mvn.w	r2, #1
 8003d90:	611a      	str	r2, [r3, #16]
			break;
 8003d92:	e00e      	b.n	8003db2 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8003d94:	4b09      	ldr	r3, [pc, #36]	; (8003dbc <clear_it_status+0x68>)
 8003d96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d9a:	f06f 0201 	mvn.w	r2, #1
 8003d9e:	611a      	str	r2, [r3, #16]
			break;
 8003da0:	e007      	b.n	8003db2 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003da2:	4b06      	ldr	r3, [pc, #24]	; (8003dbc <clear_it_status+0x68>)
 8003da4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003da8:	f06f 0201 	mvn.w	r2, #1
 8003dac:	611a      	str	r2, [r3, #16]
			break;
 8003dae:	e000      	b.n	8003db2 <clear_it_status+0x5e>
		default:
			break;
 8003db0:	bf00      	nop

	}
}
 8003db2:	bf00      	nop
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bc80      	pop	{r7}
 8003dba:	4770      	bx	lr
 8003dbc:	20000c4c 	.word	0x20000c4c

08003dc0 <__NVIC_EnableIRQ>:
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	db0b      	blt.n	8003dea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dd2:	79fb      	ldrb	r3, [r7, #7]
 8003dd4:	f003 021f 	and.w	r2, r3, #31
 8003dd8:	4906      	ldr	r1, [pc, #24]	; (8003df4 <__NVIC_EnableIRQ+0x34>)
 8003dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dde:	095b      	lsrs	r3, r3, #5
 8003de0:	2001      	movs	r0, #1
 8003de2:	fa00 f202 	lsl.w	r2, r0, r2
 8003de6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003dea:	bf00      	nop
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bc80      	pop	{r7}
 8003df2:	4770      	bx	lr
 8003df4:	e000e100 	.word	0xe000e100

08003df8 <__NVIC_DisableIRQ>:
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	4603      	mov	r3, r0
 8003e00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	db12      	blt.n	8003e30 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e0a:	79fb      	ldrb	r3, [r7, #7]
 8003e0c:	f003 021f 	and.w	r2, r3, #31
 8003e10:	490a      	ldr	r1, [pc, #40]	; (8003e3c <__NVIC_DisableIRQ+0x44>)
 8003e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e16:	095b      	lsrs	r3, r3, #5
 8003e18:	2001      	movs	r0, #1
 8003e1a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e1e:	3320      	adds	r3, #32
 8003e20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003e24:	f3bf 8f4f 	dsb	sy
}
 8003e28:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003e2a:	f3bf 8f6f 	isb	sy
}
 8003e2e:	bf00      	nop
}
 8003e30:	bf00      	nop
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bc80      	pop	{r7}
 8003e38:	4770      	bx	lr
 8003e3a:	bf00      	nop
 8003e3c:	e000e100 	.word	0xe000e100

08003e40 <__NVIC_SystemReset>:
{
 8003e40:	b480      	push	{r7}
 8003e42:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003e44:	f3bf 8f4f 	dsb	sy
}
 8003e48:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003e4a:	4b06      	ldr	r3, [pc, #24]	; (8003e64 <__NVIC_SystemReset+0x24>)
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003e52:	4904      	ldr	r1, [pc, #16]	; (8003e64 <__NVIC_SystemReset+0x24>)
 8003e54:	4b04      	ldr	r3, [pc, #16]	; (8003e68 <__NVIC_SystemReset+0x28>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003e5a:	f3bf 8f4f 	dsb	sy
}
 8003e5e:	bf00      	nop
    __NOP();
 8003e60:	bf00      	nop
 8003e62:	e7fd      	b.n	8003e60 <__NVIC_SystemReset+0x20>
 8003e64:	e000ed00 	.word	0xe000ed00
 8003e68:	05fa0004 	.word	0x05fa0004

08003e6c <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	4603      	mov	r3, r0
 8003e74:	6039      	str	r1, [r7, #0]
 8003e76:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e7e:	d806      	bhi.n	8003e8e <UART_init+0x22>
 8003e80:	4a56      	ldr	r2, [pc, #344]	; (8003fdc <UART_init+0x170>)
 8003e82:	218a      	movs	r1, #138	; 0x8a
 8003e84:	4856      	ldr	r0, [pc, #344]	; (8003fe0 <UART_init+0x174>)
 8003e86:	f004 ffed 	bl	8008e64 <printf>
 8003e8a:	f7ff ffd9 	bl	8003e40 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8003e8e:	79fb      	ldrb	r3, [r7, #7]
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d906      	bls.n	8003ea2 <UART_init+0x36>
 8003e94:	4a53      	ldr	r2, [pc, #332]	; (8003fe4 <UART_init+0x178>)
 8003e96:	218b      	movs	r1, #139	; 0x8b
 8003e98:	4851      	ldr	r0, [pc, #324]	; (8003fe0 <UART_init+0x174>)
 8003e9a:	f004 ffe3 	bl	8008e64 <printf>
 8003e9e:	f7ff ffcf 	bl	8003e40 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8003ea2:	79fb      	ldrb	r3, [r7, #7]
 8003ea4:	4a50      	ldr	r2, [pc, #320]	; (8003fe8 <UART_init+0x17c>)
 8003ea6:	2100      	movs	r1, #0
 8003ea8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8003eac:	79fb      	ldrb	r3, [r7, #7]
 8003eae:	4a4f      	ldr	r2, [pc, #316]	; (8003fec <UART_init+0x180>)
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8003eb4:	79fb      	ldrb	r3, [r7, #7]
 8003eb6:	4a4e      	ldr	r2, [pc, #312]	; (8003ff0 <UART_init+0x184>)
 8003eb8:	2100      	movs	r1, #0
 8003eba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8003ebe:	79fa      	ldrb	r2, [r7, #7]
 8003ec0:	79fb      	ldrb	r3, [r7, #7]
 8003ec2:	494c      	ldr	r1, [pc, #304]	; (8003ff4 <UART_init+0x188>)
 8003ec4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003ec8:	494b      	ldr	r1, [pc, #300]	; (8003ff8 <UART_init+0x18c>)
 8003eca:	019b      	lsls	r3, r3, #6
 8003ecc:	440b      	add	r3, r1
 8003ece:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8003ed0:	79fb      	ldrb	r3, [r7, #7]
 8003ed2:	4a49      	ldr	r2, [pc, #292]	; (8003ff8 <UART_init+0x18c>)
 8003ed4:	019b      	lsls	r3, r3, #6
 8003ed6:	4413      	add	r3, r2
 8003ed8:	3304      	adds	r3, #4
 8003eda:	683a      	ldr	r2, [r7, #0]
 8003edc:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8003ede:	79fb      	ldrb	r3, [r7, #7]
 8003ee0:	4a45      	ldr	r2, [pc, #276]	; (8003ff8 <UART_init+0x18c>)
 8003ee2:	019b      	lsls	r3, r3, #6
 8003ee4:	4413      	add	r3, r2
 8003ee6:	3308      	adds	r3, #8
 8003ee8:	2200      	movs	r2, #0
 8003eea:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8003eec:	79fb      	ldrb	r3, [r7, #7]
 8003eee:	4a42      	ldr	r2, [pc, #264]	; (8003ff8 <UART_init+0x18c>)
 8003ef0:	019b      	lsls	r3, r3, #6
 8003ef2:	4413      	add	r3, r2
 8003ef4:	330c      	adds	r3, #12
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8003efa:	79fb      	ldrb	r3, [r7, #7]
 8003efc:	4a3e      	ldr	r2, [pc, #248]	; (8003ff8 <UART_init+0x18c>)
 8003efe:	019b      	lsls	r3, r3, #6
 8003f00:	4413      	add	r3, r2
 8003f02:	3310      	adds	r3, #16
 8003f04:	2200      	movs	r2, #0
 8003f06:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8003f08:	79fb      	ldrb	r3, [r7, #7]
 8003f0a:	4a3b      	ldr	r2, [pc, #236]	; (8003ff8 <UART_init+0x18c>)
 8003f0c:	019b      	lsls	r3, r3, #6
 8003f0e:	4413      	add	r3, r2
 8003f10:	3318      	adds	r3, #24
 8003f12:	2200      	movs	r2, #0
 8003f14:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8003f16:	79fb      	ldrb	r3, [r7, #7]
 8003f18:	4a37      	ldr	r2, [pc, #220]	; (8003ff8 <UART_init+0x18c>)
 8003f1a:	019b      	lsls	r3, r3, #6
 8003f1c:	4413      	add	r3, r2
 8003f1e:	3314      	adds	r3, #20
 8003f20:	220c      	movs	r2, #12
 8003f22:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8003f24:	79fb      	ldrb	r3, [r7, #7]
 8003f26:	4a34      	ldr	r2, [pc, #208]	; (8003ff8 <UART_init+0x18c>)
 8003f28:	019b      	lsls	r3, r3, #6
 8003f2a:	4413      	add	r3, r2
 8003f2c:	331c      	adds	r3, #28
 8003f2e:	2200      	movs	r2, #0
 8003f30:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8003f32:	79fb      	ldrb	r3, [r7, #7]
 8003f34:	019b      	lsls	r3, r3, #6
 8003f36:	4a30      	ldr	r2, [pc, #192]	; (8003ff8 <UART_init+0x18c>)
 8003f38:	4413      	add	r3, r2
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f004 f8b6 	bl	80080ac <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8003f40:	79fb      	ldrb	r3, [r7, #7]
 8003f42:	4a2d      	ldr	r2, [pc, #180]	; (8003ff8 <UART_init+0x18c>)
 8003f44:	019b      	lsls	r3, r3, #6
 8003f46:	4413      	add	r3, r2
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68da      	ldr	r2, [r3, #12]
 8003f4c:	79fb      	ldrb	r3, [r7, #7]
 8003f4e:	492a      	ldr	r1, [pc, #168]	; (8003ff8 <UART_init+0x18c>)
 8003f50:	019b      	lsls	r3, r3, #6
 8003f52:	440b      	add	r3, r1
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f5a:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8003f5c:	79fb      	ldrb	r3, [r7, #7]
 8003f5e:	4a27      	ldr	r2, [pc, #156]	; (8003ffc <UART_init+0x190>)
 8003f60:	56d3      	ldrsb	r3, [r2, r3]
 8003f62:	2201      	movs	r2, #1
 8003f64:	2101      	movs	r1, #1
 8003f66:	4618      	mov	r0, r3
 8003f68:	f001 ff6b 	bl	8005e42 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003f6c:	79fb      	ldrb	r3, [r7, #7]
 8003f6e:	4a23      	ldr	r2, [pc, #140]	; (8003ffc <UART_init+0x190>)
 8003f70:	56d3      	ldrsb	r3, [r2, r3]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f001 ff81 	bl	8005e7a <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8003f78:	79fb      	ldrb	r3, [r7, #7]
 8003f7a:	019b      	lsls	r3, r3, #6
 8003f7c:	4a1e      	ldr	r2, [pc, #120]	; (8003ff8 <UART_init+0x18c>)
 8003f7e:	1898      	adds	r0, r3, r2
 8003f80:	79fb      	ldrb	r3, [r7, #7]
 8003f82:	79fa      	ldrb	r2, [r7, #7]
 8003f84:	4919      	ldr	r1, [pc, #100]	; (8003fec <UART_init+0x180>)
 8003f86:	5c8a      	ldrb	r2, [r1, r2]
 8003f88:	01db      	lsls	r3, r3, #7
 8003f8a:	4413      	add	r3, r2
 8003f8c:	4a1c      	ldr	r2, [pc, #112]	; (8004000 <UART_init+0x194>)
 8003f8e:	4413      	add	r3, r2
 8003f90:	2201      	movs	r2, #1
 8003f92:	4619      	mov	r1, r3
 8003f94:	f004 f91b 	bl	80081ce <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8003f98:	4b1a      	ldr	r3, [pc, #104]	; (8004004 <UART_init+0x198>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	6898      	ldr	r0, [r3, #8]
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	f004 ffbe 	bl	8008f24 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8003fa8:	4b16      	ldr	r3, [pc, #88]	; (8004004 <UART_init+0x198>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	68d8      	ldr	r0, [r3, #12]
 8003fae:	2300      	movs	r3, #0
 8003fb0:	2202      	movs	r2, #2
 8003fb2:	2100      	movs	r1, #0
 8003fb4:	f004 ffb6 	bl	8008f24 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8003fb8:	4b12      	ldr	r3, [pc, #72]	; (8004004 <UART_init+0x198>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	6858      	ldr	r0, [r3, #4]
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	2202      	movs	r2, #2
 8003fc2:	2100      	movs	r1, #0
 8003fc4:	f004 ffae 	bl	8008f24 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8003fc8:	79fb      	ldrb	r3, [r7, #7]
 8003fca:	4a0f      	ldr	r2, [pc, #60]	; (8004008 <UART_init+0x19c>)
 8003fcc:	2101      	movs	r1, #1
 8003fce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8003fd2:	bf00      	nop
 8003fd4:	3708      	adds	r7, #8
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	0800ff74 	.word	0x0800ff74
 8003fe0:	0800ff84 	.word	0x0800ff84
 8003fe4:	0800ffc0 	.word	0x0800ffc0
 8003fe8:	20000f90 	.word	0x20000f90
 8003fec:	20000f8c 	.word	0x20000f8c
 8003ff0:	20000f9c 	.word	0x20000f9c
 8003ff4:	20000034 	.word	0x20000034
 8003ff8:	20000d4c 	.word	0x20000d4c
 8003ffc:	08010218 	.word	0x08010218
 8004000:	20000e0c 	.word	0x20000e0c
 8004004:	2000005c 	.word	0x2000005c
 8004008:	20000fa8 	.word	0x20000fa8

0800400c <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b082      	sub	sp, #8
 8004010:	af00      	add	r7, sp, #0
 8004012:	4603      	mov	r3, r0
 8004014:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8004016:	79fb      	ldrb	r3, [r7, #7]
 8004018:	2b02      	cmp	r3, #2
 800401a:	d906      	bls.n	800402a <UART_data_ready+0x1e>
 800401c:	4a07      	ldr	r2, [pc, #28]	; (800403c <UART_data_ready+0x30>)
 800401e:	21c8      	movs	r1, #200	; 0xc8
 8004020:	4807      	ldr	r0, [pc, #28]	; (8004040 <UART_data_ready+0x34>)
 8004022:	f004 ff1f 	bl	8008e64 <printf>
 8004026:	f7ff ff0b 	bl	8003e40 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 800402a:	79fb      	ldrb	r3, [r7, #7]
 800402c:	4a05      	ldr	r2, [pc, #20]	; (8004044 <UART_data_ready+0x38>)
 800402e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8004032:	4618      	mov	r0, r3
 8004034:	3708      	adds	r7, #8
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	0800ffc0 	.word	0x0800ffc0
 8004040:	0800ff84 	.word	0x0800ff84
 8004044:	20000f9c 	.word	0x20000f9c

08004048 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	4603      	mov	r3, r0
 8004050:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8004052:	79fb      	ldrb	r3, [r7, #7]
 8004054:	2b02      	cmp	r3, #2
 8004056:	d906      	bls.n	8004066 <UART_get_next_byte+0x1e>
 8004058:	4a22      	ldr	r2, [pc, #136]	; (80040e4 <UART_get_next_byte+0x9c>)
 800405a:	21d4      	movs	r1, #212	; 0xd4
 800405c:	4822      	ldr	r0, [pc, #136]	; (80040e8 <UART_get_next_byte+0xa0>)
 800405e:	f004 ff01 	bl	8008e64 <printf>
 8004062:	f7ff feed 	bl	8003e40 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8004066:	79fb      	ldrb	r3, [r7, #7]
 8004068:	4a20      	ldr	r2, [pc, #128]	; (80040ec <UART_get_next_byte+0xa4>)
 800406a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <UART_get_next_byte+0x2e>
		return 0;
 8004072:	2300      	movs	r3, #0
 8004074:	e031      	b.n	80040da <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8004076:	79fa      	ldrb	r2, [r7, #7]
 8004078:	79fb      	ldrb	r3, [r7, #7]
 800407a:	491d      	ldr	r1, [pc, #116]	; (80040f0 <UART_get_next_byte+0xa8>)
 800407c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004080:	491c      	ldr	r1, [pc, #112]	; (80040f4 <UART_get_next_byte+0xac>)
 8004082:	01d2      	lsls	r2, r2, #7
 8004084:	440a      	add	r2, r1
 8004086:	4413      	add	r3, r2
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 800408c:	79fb      	ldrb	r3, [r7, #7]
 800408e:	4a18      	ldr	r2, [pc, #96]	; (80040f0 <UART_get_next_byte+0xa8>)
 8004090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004094:	1c5a      	adds	r2, r3, #1
 8004096:	79fb      	ldrb	r3, [r7, #7]
 8004098:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800409c:	4914      	ldr	r1, [pc, #80]	; (80040f0 <UART_get_next_byte+0xa8>)
 800409e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80040a2:	79fb      	ldrb	r3, [r7, #7]
 80040a4:	4a14      	ldr	r2, [pc, #80]	; (80040f8 <UART_get_next_byte+0xb0>)
 80040a6:	56d3      	ldrsb	r3, [r2, r3]
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7ff fea5 	bl	8003df8 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80040ae:	79fb      	ldrb	r3, [r7, #7]
 80040b0:	4a12      	ldr	r2, [pc, #72]	; (80040fc <UART_get_next_byte+0xb4>)
 80040b2:	5cd3      	ldrb	r3, [r2, r3]
 80040b4:	4619      	mov	r1, r3
 80040b6:	79fb      	ldrb	r3, [r7, #7]
 80040b8:	4a0d      	ldr	r2, [pc, #52]	; (80040f0 <UART_get_next_byte+0xa8>)
 80040ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040be:	4299      	cmp	r1, r3
 80040c0:	d104      	bne.n	80040cc <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 80040c2:	79fb      	ldrb	r3, [r7, #7]
 80040c4:	4a09      	ldr	r2, [pc, #36]	; (80040ec <UART_get_next_byte+0xa4>)
 80040c6:	2100      	movs	r1, #0
 80040c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80040cc:	79fb      	ldrb	r3, [r7, #7]
 80040ce:	4a0a      	ldr	r2, [pc, #40]	; (80040f8 <UART_get_next_byte+0xb0>)
 80040d0:	56d3      	ldrsb	r3, [r2, r3]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7ff fe74 	bl	8003dc0 <__NVIC_EnableIRQ>
	return ret;
 80040d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3710      	adds	r7, #16
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	0800ffc0 	.word	0x0800ffc0
 80040e8:	0800ff84 	.word	0x0800ff84
 80040ec:	20000f9c 	.word	0x20000f9c
 80040f0:	20000f90 	.word	0x20000f90
 80040f4:	20000e0c 	.word	0x20000e0c
 80040f8:	08010218 	.word	0x08010218
 80040fc:	20000f8c 	.word	0x20000f8c

08004100 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	4603      	mov	r3, r0
 8004108:	460a      	mov	r2, r1
 800410a:	71fb      	strb	r3, [r7, #7]
 800410c:	4613      	mov	r3, r2
 800410e:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8004110:	79fb      	ldrb	r3, [r7, #7]
 8004112:	2b02      	cmp	r3, #2
 8004114:	d907      	bls.n	8004126 <UART_putc+0x26>
 8004116:	4a16      	ldr	r2, [pc, #88]	; (8004170 <UART_putc+0x70>)
 8004118:	f240 113d 	movw	r1, #317	; 0x13d
 800411c:	4815      	ldr	r0, [pc, #84]	; (8004174 <UART_putc+0x74>)
 800411e:	f004 fea1 	bl	8008e64 <printf>
 8004122:	f7ff fe8d 	bl	8003e40 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8004126:	79fb      	ldrb	r3, [r7, #7]
 8004128:	4a13      	ldr	r2, [pc, #76]	; (8004178 <UART_putc+0x78>)
 800412a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d019      	beq.n	8004166 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8004132:	79fb      	ldrb	r3, [r7, #7]
 8004134:	4a11      	ldr	r2, [pc, #68]	; (800417c <UART_putc+0x7c>)
 8004136:	56d3      	ldrsb	r3, [r2, r3]
 8004138:	4618      	mov	r0, r3
 800413a:	f7ff fe5d 	bl	8003df8 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 800413e:	79fb      	ldrb	r3, [r7, #7]
 8004140:	019b      	lsls	r3, r3, #6
 8004142:	4a0f      	ldr	r2, [pc, #60]	; (8004180 <UART_putc+0x80>)
 8004144:	4413      	add	r3, r2
 8004146:	1db9      	adds	r1, r7, #6
 8004148:	2201      	movs	r2, #1
 800414a:	4618      	mov	r0, r3
 800414c:	f003 fffb 	bl	8008146 <HAL_UART_Transmit_IT>
 8004150:	4603      	mov	r3, r0
 8004152:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8004154:	79fb      	ldrb	r3, [r7, #7]
 8004156:	4a09      	ldr	r2, [pc, #36]	; (800417c <UART_putc+0x7c>)
 8004158:	56d3      	ldrsb	r3, [r2, r3]
 800415a:	4618      	mov	r0, r3
 800415c:	f7ff fe30 	bl	8003dc0 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8004160:	7bfb      	ldrb	r3, [r7, #15]
 8004162:	2b02      	cmp	r3, #2
 8004164:	d0e5      	beq.n	8004132 <UART_putc+0x32>
	}
}
 8004166:	bf00      	nop
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	0800ffc0 	.word	0x0800ffc0
 8004174:	0800ff84 	.word	0x0800ff84
 8004178:	20000fa8 	.word	0x20000fa8
 800417c:	08010218 	.word	0x08010218
 8004180:	20000d4c 	.word	0x20000d4c

08004184 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8004184:	b480      	push	{r7}
 8004186:	b087      	sub	sp, #28
 8004188:	af00      	add	r7, sp, #0
 800418a:	4603      	mov	r3, r0
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	607a      	str	r2, [r7, #4]
 8004190:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8004192:	7bfb      	ldrb	r3, [r7, #15]
 8004194:	4a13      	ldr	r2, [pc, #76]	; (80041e4 <UART_impolite_force_puts_on_uart+0x60>)
 8004196:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d01d      	beq.n	80041da <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 800419e:	7bfb      	ldrb	r3, [r7, #15]
 80041a0:	4a11      	ldr	r2, [pc, #68]	; (80041e8 <UART_impolite_force_puts_on_uart+0x64>)
 80041a2:	019b      	lsls	r3, r3, #6
 80041a4:	4413      	add	r3, r2
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 80041aa:	2300      	movs	r3, #0
 80041ac:	617b      	str	r3, [r7, #20]
 80041ae:	e010      	b.n	80041d2 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 80041b0:	bf00      	nop
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d0f9      	beq.n	80041b2 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 80041be:	68ba      	ldr	r2, [r7, #8]
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	4413      	add	r3, r2
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	461a      	mov	r2, r3
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	3301      	adds	r3, #1
 80041d0:	617b      	str	r3, [r7, #20]
 80041d2:	697a      	ldr	r2, [r7, #20]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d3ea      	bcc.n	80041b0 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 80041da:	bf00      	nop
 80041dc:	371c      	adds	r7, #28
 80041de:	46bd      	mov	sp, r7
 80041e0:	bc80      	pop	{r7}
 80041e2:	4770      	bx	lr
 80041e4:	20000fa8 	.word	0x20000fa8
 80041e8:	20000d4c 	.word	0x20000d4c

080041ec <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80041f0:	4802      	ldr	r0, [pc, #8]	; (80041fc <USART1_IRQHandler+0x10>)
 80041f2:	f004 f841 	bl	8008278 <HAL_UART_IRQHandler>
}
 80041f6:	bf00      	nop
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	20000d4c 	.word	0x20000d4c

08004200 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8004204:	4802      	ldr	r0, [pc, #8]	; (8004210 <USART2_IRQHandler+0x10>)
 8004206:	f004 f837 	bl	8008278 <HAL_UART_IRQHandler>
}
 800420a:	bf00      	nop
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	20000d8c 	.word	0x20000d8c

08004214 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8004218:	4802      	ldr	r0, [pc, #8]	; (8004224 <USART3_IRQHandler+0x10>)
 800421a:	f004 f82d 	bl	8008278 <HAL_UART_IRQHandler>
}
 800421e:	bf00      	nop
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	20000dcc 	.word	0x20000dcc

08004228 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a1e      	ldr	r2, [pc, #120]	; (80042b0 <HAL_UART_RxCpltCallback+0x88>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d102      	bne.n	8004240 <HAL_UART_RxCpltCallback+0x18>
 800423a:	2300      	movs	r3, #0
 800423c:	73fb      	strb	r3, [r7, #15]
 800423e:	e00e      	b.n	800425e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a1b      	ldr	r2, [pc, #108]	; (80042b4 <HAL_UART_RxCpltCallback+0x8c>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d102      	bne.n	8004250 <HAL_UART_RxCpltCallback+0x28>
 800424a:	2301      	movs	r3, #1
 800424c:	73fb      	strb	r3, [r7, #15]
 800424e:	e006      	b.n	800425e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a18      	ldr	r2, [pc, #96]	; (80042b8 <HAL_UART_RxCpltCallback+0x90>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d126      	bne.n	80042a8 <HAL_UART_RxCpltCallback+0x80>
 800425a:	2302      	movs	r3, #2
 800425c:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 800425e:	7bfb      	ldrb	r3, [r7, #15]
 8004260:	4a16      	ldr	r2, [pc, #88]	; (80042bc <HAL_UART_RxCpltCallback+0x94>)
 8004262:	2101      	movs	r1, #1
 8004264:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8004268:	7bfb      	ldrb	r3, [r7, #15]
 800426a:	4a15      	ldr	r2, [pc, #84]	; (80042c0 <HAL_UART_RxCpltCallback+0x98>)
 800426c:	5cd3      	ldrb	r3, [r2, r3]
 800426e:	3301      	adds	r3, #1
 8004270:	425a      	negs	r2, r3
 8004272:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004276:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800427a:	bf58      	it	pl
 800427c:	4253      	negpl	r3, r2
 800427e:	7bfa      	ldrb	r2, [r7, #15]
 8004280:	b2d9      	uxtb	r1, r3
 8004282:	4b0f      	ldr	r3, [pc, #60]	; (80042c0 <HAL_UART_RxCpltCallback+0x98>)
 8004284:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8004286:	7bfb      	ldrb	r3, [r7, #15]
 8004288:	019b      	lsls	r3, r3, #6
 800428a:	4a0e      	ldr	r2, [pc, #56]	; (80042c4 <HAL_UART_RxCpltCallback+0x9c>)
 800428c:	1898      	adds	r0, r3, r2
 800428e:	7bfb      	ldrb	r3, [r7, #15]
 8004290:	7bfa      	ldrb	r2, [r7, #15]
 8004292:	490b      	ldr	r1, [pc, #44]	; (80042c0 <HAL_UART_RxCpltCallback+0x98>)
 8004294:	5c8a      	ldrb	r2, [r1, r2]
 8004296:	01db      	lsls	r3, r3, #7
 8004298:	4413      	add	r3, r2
 800429a:	4a0b      	ldr	r2, [pc, #44]	; (80042c8 <HAL_UART_RxCpltCallback+0xa0>)
 800429c:	4413      	add	r3, r2
 800429e:	2201      	movs	r2, #1
 80042a0:	4619      	mov	r1, r3
 80042a2:	f003 ff94 	bl	80081ce <HAL_UART_Receive_IT>
 80042a6:	e000      	b.n	80042aa <HAL_UART_RxCpltCallback+0x82>
	else return;
 80042a8:	bf00      	nop
}
 80042aa:	3710      	adds	r7, #16
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40013800 	.word	0x40013800
 80042b4:	40004400 	.word	0x40004400
 80042b8:	40004800 	.word	0x40004800
 80042bc:	20000f9c 	.word	0x20000f9c
 80042c0:	20000f8c 	.word	0x20000f8c
 80042c4:	20000d4c 	.word	0x20000d4c
 80042c8:	20000e0c 	.word	0x20000e0c

080042cc <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b08a      	sub	sp, #40	; 0x28
 80042d0:	af02      	add	r7, sp, #8
 80042d2:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a47      	ldr	r2, [pc, #284]	; (80043f8 <HAL_UART_MspInit+0x12c>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d12a      	bne.n	8004334 <HAL_UART_MspInit+0x68>
	{
		#ifdef UART1_ON_PA9_PA10
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80042de:	4b47      	ldr	r3, [pc, #284]	; (80043fc <HAL_UART_MspInit+0x130>)
 80042e0:	699b      	ldr	r3, [r3, #24]
 80042e2:	4a46      	ldr	r2, [pc, #280]	; (80043fc <HAL_UART_MspInit+0x130>)
 80042e4:	f043 0304 	orr.w	r3, r3, #4
 80042e8:	6193      	str	r3, [r2, #24]
 80042ea:	4b44      	ldr	r3, [pc, #272]	; (80043fc <HAL_UART_MspInit+0x130>)
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	f003 0304 	and.w	r3, r3, #4
 80042f2:	61fb      	str	r3, [r7, #28]
 80042f4:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 80042f6:	2303      	movs	r3, #3
 80042f8:	9300      	str	r3, [sp, #0]
 80042fa:	2301      	movs	r3, #1
 80042fc:	2202      	movs	r2, #2
 80042fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004302:	483f      	ldr	r0, [pc, #252]	; (8004400 <HAL_UART_MspInit+0x134>)
 8004304:	f7fe fb68 	bl	80029d8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8004308:	2303      	movs	r3, #3
 800430a:	9300      	str	r3, [sp, #0]
 800430c:	2301      	movs	r3, #1
 800430e:	2200      	movs	r2, #0
 8004310:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004314:	483a      	ldr	r0, [pc, #232]	; (8004400 <HAL_UART_MspInit+0x134>)
 8004316:	f7fe fb5f 	bl	80029d8 <BSP_GPIO_PinCfg>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART1_ENABLE();
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 800431a:	4b38      	ldr	r3, [pc, #224]	; (80043fc <HAL_UART_MspInit+0x130>)
 800431c:	699b      	ldr	r3, [r3, #24]
 800431e:	4a37      	ldr	r2, [pc, #220]	; (80043fc <HAL_UART_MspInit+0x130>)
 8004320:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004324:	6193      	str	r3, [r2, #24]
 8004326:	4b35      	ldr	r3, [pc, #212]	; (80043fc <HAL_UART_MspInit+0x130>)
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800432e:	61bb      	str	r3, [r7, #24]
 8004330:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8004332:	e05c      	b.n	80043ee <HAL_UART_MspInit+0x122>
	else if(huart->Instance == USART2)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a32      	ldr	r2, [pc, #200]	; (8004404 <HAL_UART_MspInit+0x138>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d128      	bne.n	8004390 <HAL_UART_MspInit+0xc4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 800433e:	4b2f      	ldr	r3, [pc, #188]	; (80043fc <HAL_UART_MspInit+0x130>)
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	4a2e      	ldr	r2, [pc, #184]	; (80043fc <HAL_UART_MspInit+0x130>)
 8004344:	f043 0304 	orr.w	r3, r3, #4
 8004348:	6193      	str	r3, [r2, #24]
 800434a:	4b2c      	ldr	r3, [pc, #176]	; (80043fc <HAL_UART_MspInit+0x130>)
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	f003 0304 	and.w	r3, r3, #4
 8004352:	617b      	str	r3, [r7, #20]
 8004354:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8004356:	2303      	movs	r3, #3
 8004358:	9300      	str	r3, [sp, #0]
 800435a:	2301      	movs	r3, #1
 800435c:	2202      	movs	r2, #2
 800435e:	2104      	movs	r1, #4
 8004360:	4827      	ldr	r0, [pc, #156]	; (8004400 <HAL_UART_MspInit+0x134>)
 8004362:	f7fe fb39 	bl	80029d8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8004366:	2303      	movs	r3, #3
 8004368:	9300      	str	r3, [sp, #0]
 800436a:	2301      	movs	r3, #1
 800436c:	2200      	movs	r2, #0
 800436e:	2108      	movs	r1, #8
 8004370:	4823      	ldr	r0, [pc, #140]	; (8004400 <HAL_UART_MspInit+0x134>)
 8004372:	f7fe fb31 	bl	80029d8 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8004376:	4b21      	ldr	r3, [pc, #132]	; (80043fc <HAL_UART_MspInit+0x130>)
 8004378:	69db      	ldr	r3, [r3, #28]
 800437a:	4a20      	ldr	r2, [pc, #128]	; (80043fc <HAL_UART_MspInit+0x130>)
 800437c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004380:	61d3      	str	r3, [r2, #28]
 8004382:	4b1e      	ldr	r3, [pc, #120]	; (80043fc <HAL_UART_MspInit+0x130>)
 8004384:	69db      	ldr	r3, [r3, #28]
 8004386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800438a:	613b      	str	r3, [r7, #16]
 800438c:	693b      	ldr	r3, [r7, #16]
}
 800438e:	e02e      	b.n	80043ee <HAL_UART_MspInit+0x122>
	else if(huart->Instance == USART3)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a1c      	ldr	r2, [pc, #112]	; (8004408 <HAL_UART_MspInit+0x13c>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d129      	bne.n	80043ee <HAL_UART_MspInit+0x122>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800439a:	4b18      	ldr	r3, [pc, #96]	; (80043fc <HAL_UART_MspInit+0x130>)
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	4a17      	ldr	r2, [pc, #92]	; (80043fc <HAL_UART_MspInit+0x130>)
 80043a0:	f043 0308 	orr.w	r3, r3, #8
 80043a4:	6193      	str	r3, [r2, #24]
 80043a6:	4b15      	ldr	r3, [pc, #84]	; (80043fc <HAL_UART_MspInit+0x130>)
 80043a8:	699b      	ldr	r3, [r3, #24]
 80043aa:	f003 0308 	and.w	r3, r3, #8
 80043ae:	60fb      	str	r3, [r7, #12]
 80043b0:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80043b2:	2303      	movs	r3, #3
 80043b4:	9300      	str	r3, [sp, #0]
 80043b6:	2301      	movs	r3, #1
 80043b8:	2202      	movs	r2, #2
 80043ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80043be:	4813      	ldr	r0, [pc, #76]	; (800440c <HAL_UART_MspInit+0x140>)
 80043c0:	f7fe fb0a 	bl	80029d8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80043c4:	2303      	movs	r3, #3
 80043c6:	9300      	str	r3, [sp, #0]
 80043c8:	2301      	movs	r3, #1
 80043ca:	2200      	movs	r2, #0
 80043cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80043d0:	480e      	ldr	r0, [pc, #56]	; (800440c <HAL_UART_MspInit+0x140>)
 80043d2:	f7fe fb01 	bl	80029d8 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 80043d6:	4b09      	ldr	r3, [pc, #36]	; (80043fc <HAL_UART_MspInit+0x130>)
 80043d8:	69db      	ldr	r3, [r3, #28]
 80043da:	4a08      	ldr	r2, [pc, #32]	; (80043fc <HAL_UART_MspInit+0x130>)
 80043dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043e0:	61d3      	str	r3, [r2, #28]
 80043e2:	4b06      	ldr	r3, [pc, #24]	; (80043fc <HAL_UART_MspInit+0x130>)
 80043e4:	69db      	ldr	r3, [r3, #28]
 80043e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043ea:	60bb      	str	r3, [r7, #8]
 80043ec:	68bb      	ldr	r3, [r7, #8]
}
 80043ee:	bf00      	nop
 80043f0:	3720      	adds	r7, #32
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	40013800 	.word	0x40013800
 80043fc:	40021000 	.word	0x40021000
 8004400:	40010800 	.word	0x40010800
 8004404:	40004400 	.word	0x40004400
 8004408:	40004800 	.word	0x40004800
 800440c:	40010c00 	.word	0x40010c00

08004410 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800441c:	2b08      	cmp	r3, #8
 800441e:	d106      	bne.n	800442e <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2222      	movs	r2, #34	; 0x22
 800442a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 800442e:	bf00      	nop
 8004430:	370c      	adds	r7, #12
 8004432:	46bd      	mov	sp, r7
 8004434:	bc80      	pop	{r7}
 8004436:	4770      	bx	lr

08004438 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 800443c:	4b03      	ldr	r3, [pc, #12]	; (800444c <WWDG_IRQHandler+0x14>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4903      	ldr	r1, [pc, #12]	; (8004450 <WWDG_IRQHandler+0x18>)
 8004442:	4618      	mov	r0, r3
 8004444:	f7fe fe8c 	bl	8003160 <dump_printf>
	while(1);
 8004448:	e7fe      	b.n	8004448 <WWDG_IRQHandler+0x10>
 800444a:	bf00      	nop
 800444c:	20000040 	.word	0x20000040
 8004450:	08010050 	.word	0x08010050

08004454 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8004458:	4b03      	ldr	r3, [pc, #12]	; (8004468 <PVD_IRQHandler+0x14>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4903      	ldr	r1, [pc, #12]	; (800446c <PVD_IRQHandler+0x18>)
 800445e:	4618      	mov	r0, r3
 8004460:	f7fe fe7e 	bl	8003160 <dump_printf>
	while(1);
 8004464:	e7fe      	b.n	8004464 <PVD_IRQHandler+0x10>
 8004466:	bf00      	nop
 8004468:	20000040 	.word	0x20000040
 800446c:	08010058 	.word	0x08010058

08004470 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8004474:	4b03      	ldr	r3, [pc, #12]	; (8004484 <TAMPER_IRQHandler+0x14>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4903      	ldr	r1, [pc, #12]	; (8004488 <TAMPER_IRQHandler+0x18>)
 800447a:	4618      	mov	r0, r3
 800447c:	f7fe fe70 	bl	8003160 <dump_printf>
	while(1);
 8004480:	e7fe      	b.n	8004480 <TAMPER_IRQHandler+0x10>
 8004482:	bf00      	nop
 8004484:	20000040 	.word	0x20000040
 8004488:	0801005c 	.word	0x0801005c

0800448c <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8004490:	4b03      	ldr	r3, [pc, #12]	; (80044a0 <RTC_IRQHandler+0x14>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4903      	ldr	r1, [pc, #12]	; (80044a4 <RTC_IRQHandler+0x18>)
 8004496:	4618      	mov	r0, r3
 8004498:	f7fe fe62 	bl	8003160 <dump_printf>
	while(1);
 800449c:	e7fe      	b.n	800449c <RTC_IRQHandler+0x10>
 800449e:	bf00      	nop
 80044a0:	20000040 	.word	0x20000040
 80044a4:	08010064 	.word	0x08010064

080044a8 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 80044ac:	4b03      	ldr	r3, [pc, #12]	; (80044bc <FLASH_IRQHandler+0x14>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4903      	ldr	r1, [pc, #12]	; (80044c0 <FLASH_IRQHandler+0x18>)
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7fe fe54 	bl	8003160 <dump_printf>
	while(1);
 80044b8:	e7fe      	b.n	80044b8 <FLASH_IRQHandler+0x10>
 80044ba:	bf00      	nop
 80044bc:	20000040 	.word	0x20000040
 80044c0:	08010068 	.word	0x08010068

080044c4 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 80044c8:	4b03      	ldr	r3, [pc, #12]	; (80044d8 <RCC_IRQHandler+0x14>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4903      	ldr	r1, [pc, #12]	; (80044dc <RCC_IRQHandler+0x18>)
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7fe fe46 	bl	8003160 <dump_printf>
	while(1);
 80044d4:	e7fe      	b.n	80044d4 <RCC_IRQHandler+0x10>
 80044d6:	bf00      	nop
 80044d8:	20000040 	.word	0x20000040
 80044dc:	08010070 	.word	0x08010070

080044e0 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 80044e4:	4b03      	ldr	r3, [pc, #12]	; (80044f4 <DMA1_Channel2_IRQHandler+0x14>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4903      	ldr	r1, [pc, #12]	; (80044f8 <DMA1_Channel2_IRQHandler+0x18>)
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7fe fe38 	bl	8003160 <dump_printf>
	while(1);
 80044f0:	e7fe      	b.n	80044f0 <DMA1_Channel2_IRQHandler+0x10>
 80044f2:	bf00      	nop
 80044f4:	20000040 	.word	0x20000040
 80044f8:	080100ac 	.word	0x080100ac

080044fc <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8004500:	4b03      	ldr	r3, [pc, #12]	; (8004510 <DMA1_Channel3_IRQHandler+0x14>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4903      	ldr	r1, [pc, #12]	; (8004514 <DMA1_Channel3_IRQHandler+0x18>)
 8004506:	4618      	mov	r0, r3
 8004508:	f7fe fe2a 	bl	8003160 <dump_printf>
	while(1);
 800450c:	e7fe      	b.n	800450c <DMA1_Channel3_IRQHandler+0x10>
 800450e:	bf00      	nop
 8004510:	20000040 	.word	0x20000040
 8004514:	080100bc 	.word	0x080100bc

08004518 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 800451c:	4b03      	ldr	r3, [pc, #12]	; (800452c <DMA1_Channel4_IRQHandler+0x14>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4903      	ldr	r1, [pc, #12]	; (8004530 <DMA1_Channel4_IRQHandler+0x18>)
 8004522:	4618      	mov	r0, r3
 8004524:	f7fe fe1c 	bl	8003160 <dump_printf>
	while(1);
 8004528:	e7fe      	b.n	8004528 <DMA1_Channel4_IRQHandler+0x10>
 800452a:	bf00      	nop
 800452c:	20000040 	.word	0x20000040
 8004530:	080100cc 	.word	0x080100cc

08004534 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8004538:	4b03      	ldr	r3, [pc, #12]	; (8004548 <DMA1_Channel5_IRQHandler+0x14>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4903      	ldr	r1, [pc, #12]	; (800454c <DMA1_Channel5_IRQHandler+0x18>)
 800453e:	4618      	mov	r0, r3
 8004540:	f7fe fe0e 	bl	8003160 <dump_printf>
	while(1);
 8004544:	e7fe      	b.n	8004544 <DMA1_Channel5_IRQHandler+0x10>
 8004546:	bf00      	nop
 8004548:	20000040 	.word	0x20000040
 800454c:	080100dc 	.word	0x080100dc

08004550 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8004554:	4b03      	ldr	r3, [pc, #12]	; (8004564 <DMA1_Channel6_IRQHandler+0x14>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4903      	ldr	r1, [pc, #12]	; (8004568 <DMA1_Channel6_IRQHandler+0x18>)
 800455a:	4618      	mov	r0, r3
 800455c:	f7fe fe00 	bl	8003160 <dump_printf>
	while(1);
 8004560:	e7fe      	b.n	8004560 <DMA1_Channel6_IRQHandler+0x10>
 8004562:	bf00      	nop
 8004564:	20000040 	.word	0x20000040
 8004568:	080100ec 	.word	0x080100ec

0800456c <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8004570:	4b03      	ldr	r3, [pc, #12]	; (8004580 <DMA1_Channel7_IRQHandler+0x14>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4903      	ldr	r1, [pc, #12]	; (8004584 <DMA1_Channel7_IRQHandler+0x18>)
 8004576:	4618      	mov	r0, r3
 8004578:	f7fe fdf2 	bl	8003160 <dump_printf>
	while(1);
 800457c:	e7fe      	b.n	800457c <DMA1_Channel7_IRQHandler+0x10>
 800457e:	bf00      	nop
 8004580:	20000040 	.word	0x20000040
 8004584:	080100fc 	.word	0x080100fc

08004588 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 800458c:	4b03      	ldr	r3, [pc, #12]	; (800459c <ADC1_2_IRQHandler+0x14>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4903      	ldr	r1, [pc, #12]	; (80045a0 <ADC1_2_IRQHandler+0x18>)
 8004592:	4618      	mov	r0, r3
 8004594:	f7fe fde4 	bl	8003160 <dump_printf>
	while(1);
 8004598:	e7fe      	b.n	8004598 <ADC1_2_IRQHandler+0x10>
 800459a:	bf00      	nop
 800459c:	20000040 	.word	0x20000040
 80045a0:	0801010c 	.word	0x0801010c

080045a4 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 80045a8:	4b03      	ldr	r3, [pc, #12]	; (80045b8 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4903      	ldr	r1, [pc, #12]	; (80045bc <USB_HP_CAN1_TX_IRQHandler+0x18>)
 80045ae:	4618      	mov	r0, r3
 80045b0:	f7fe fdd6 	bl	8003160 <dump_printf>
	while(1);
 80045b4:	e7fe      	b.n	80045b4 <USB_HP_CAN1_TX_IRQHandler+0x10>
 80045b6:	bf00      	nop
 80045b8:	20000040 	.word	0x20000040
 80045bc:	08010114 	.word	0x08010114

080045c0 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 80045c4:	4b03      	ldr	r3, [pc, #12]	; (80045d4 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4903      	ldr	r1, [pc, #12]	; (80045d8 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 80045ca:	4618      	mov	r0, r3
 80045cc:	f7fe fdc8 	bl	8003160 <dump_printf>
	while(1);
 80045d0:	e7fe      	b.n	80045d0 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 80045d2:	bf00      	nop
 80045d4:	20000040 	.word	0x20000040
 80045d8:	08010124 	.word	0x08010124

080045dc <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 80045e0:	4b03      	ldr	r3, [pc, #12]	; (80045f0 <CAN1_RX1_IRQHandler+0x14>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4903      	ldr	r1, [pc, #12]	; (80045f4 <CAN1_RX1_IRQHandler+0x18>)
 80045e6:	4618      	mov	r0, r3
 80045e8:	f7fe fdba 	bl	8003160 <dump_printf>
	while(1);
 80045ec:	e7fe      	b.n	80045ec <CAN1_RX1_IRQHandler+0x10>
 80045ee:	bf00      	nop
 80045f0:	20000040 	.word	0x20000040
 80045f4:	08010134 	.word	0x08010134

080045f8 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 80045fc:	4b03      	ldr	r3, [pc, #12]	; (800460c <CAN1_SCE_IRQHandler+0x14>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4903      	ldr	r1, [pc, #12]	; (8004610 <CAN1_SCE_IRQHandler+0x18>)
 8004602:	4618      	mov	r0, r3
 8004604:	f7fe fdac 	bl	8003160 <dump_printf>
	while(1);
 8004608:	e7fe      	b.n	8004608 <CAN1_SCE_IRQHandler+0x10>
 800460a:	bf00      	nop
 800460c:	20000040 	.word	0x20000040
 8004610:	08010140 	.word	0x08010140

08004614 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8004618:	4b03      	ldr	r3, [pc, #12]	; (8004628 <TIM1_BRK_IRQHandler+0x14>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4903      	ldr	r1, [pc, #12]	; (800462c <TIM1_BRK_IRQHandler+0x18>)
 800461e:	4618      	mov	r0, r3
 8004620:	f7fe fd9e 	bl	8003160 <dump_printf>
	while(1);
 8004624:	e7fe      	b.n	8004624 <TIM1_BRK_IRQHandler+0x10>
 8004626:	bf00      	nop
 8004628:	20000040 	.word	0x20000040
 800462c:	08010154 	.word	0x08010154

08004630 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8004634:	4b03      	ldr	r3, [pc, #12]	; (8004644 <TIM1_TRG_COM_IRQHandler+0x14>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4903      	ldr	r1, [pc, #12]	; (8004648 <TIM1_TRG_COM_IRQHandler+0x18>)
 800463a:	4618      	mov	r0, r3
 800463c:	f7fe fd90 	bl	8003160 <dump_printf>
	while(1);
 8004640:	e7fe      	b.n	8004640 <TIM1_TRG_COM_IRQHandler+0x10>
 8004642:	bf00      	nop
 8004644:	20000040 	.word	0x20000040
 8004648:	08010168 	.word	0x08010168

0800464c <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8004650:	4b03      	ldr	r3, [pc, #12]	; (8004660 <TIM1_CC_IRQHandler+0x14>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4903      	ldr	r1, [pc, #12]	; (8004664 <TIM1_CC_IRQHandler+0x18>)
 8004656:	4618      	mov	r0, r3
 8004658:	f7fe fd82 	bl	8003160 <dump_printf>
	while(1);
 800465c:	e7fe      	b.n	800465c <TIM1_CC_IRQHandler+0x10>
 800465e:	bf00      	nop
 8004660:	20000040 	.word	0x20000040
 8004664:	08010178 	.word	0x08010178

08004668 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 800466c:	4b03      	ldr	r3, [pc, #12]	; (800467c <I2C1_EV_IRQHandler+0x14>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4903      	ldr	r1, [pc, #12]	; (8004680 <I2C1_EV_IRQHandler+0x18>)
 8004672:	4618      	mov	r0, r3
 8004674:	f7fe fd74 	bl	8003160 <dump_printf>
	while(1);
 8004678:	e7fe      	b.n	8004678 <I2C1_EV_IRQHandler+0x10>
 800467a:	bf00      	nop
 800467c:	20000040 	.word	0x20000040
 8004680:	08010198 	.word	0x08010198

08004684 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8004688:	4b03      	ldr	r3, [pc, #12]	; (8004698 <I2C1_ER_IRQHandler+0x14>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4903      	ldr	r1, [pc, #12]	; (800469c <I2C1_ER_IRQHandler+0x18>)
 800468e:	4618      	mov	r0, r3
 8004690:	f7fe fd66 	bl	8003160 <dump_printf>
	while(1);
 8004694:	e7fe      	b.n	8004694 <I2C1_ER_IRQHandler+0x10>
 8004696:	bf00      	nop
 8004698:	20000040 	.word	0x20000040
 800469c:	080101a0 	.word	0x080101a0

080046a0 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 80046a4:	4b03      	ldr	r3, [pc, #12]	; (80046b4 <I2C2_EV_IRQHandler+0x14>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4903      	ldr	r1, [pc, #12]	; (80046b8 <I2C2_EV_IRQHandler+0x18>)
 80046aa:	4618      	mov	r0, r3
 80046ac:	f7fe fd58 	bl	8003160 <dump_printf>
	while(1);
 80046b0:	e7fe      	b.n	80046b0 <I2C2_EV_IRQHandler+0x10>
 80046b2:	bf00      	nop
 80046b4:	20000040 	.word	0x20000040
 80046b8:	080101a8 	.word	0x080101a8

080046bc <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 80046c0:	4b03      	ldr	r3, [pc, #12]	; (80046d0 <I2C2_ER_IRQHandler+0x14>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4903      	ldr	r1, [pc, #12]	; (80046d4 <I2C2_ER_IRQHandler+0x18>)
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7fe fd4a 	bl	8003160 <dump_printf>
	while(1);
 80046cc:	e7fe      	b.n	80046cc <I2C2_ER_IRQHandler+0x10>
 80046ce:	bf00      	nop
 80046d0:	20000040 	.word	0x20000040
 80046d4:	080101b0 	.word	0x080101b0

080046d8 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 80046dc:	4b03      	ldr	r3, [pc, #12]	; (80046ec <SPI1_IRQHandler+0x14>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4903      	ldr	r1, [pc, #12]	; (80046f0 <SPI1_IRQHandler+0x18>)
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7fe fd3c 	bl	8003160 <dump_printf>
	while(1);
 80046e8:	e7fe      	b.n	80046e8 <SPI1_IRQHandler+0x10>
 80046ea:	bf00      	nop
 80046ec:	20000040 	.word	0x20000040
 80046f0:	080101b8 	.word	0x080101b8

080046f4 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 80046f8:	4b03      	ldr	r3, [pc, #12]	; (8004708 <SPI2_IRQHandler+0x14>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4903      	ldr	r1, [pc, #12]	; (800470c <SPI2_IRQHandler+0x18>)
 80046fe:	4618      	mov	r0, r3
 8004700:	f7fe fd2e 	bl	8003160 <dump_printf>
	while(1);
 8004704:	e7fe      	b.n	8004704 <SPI2_IRQHandler+0x10>
 8004706:	bf00      	nop
 8004708:	20000040 	.word	0x20000040
 800470c:	080101c0 	.word	0x080101c0

08004710 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8004714:	4b03      	ldr	r3, [pc, #12]	; (8004724 <RTC_Alarm_IRQHandler+0x14>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4903      	ldr	r1, [pc, #12]	; (8004728 <RTC_Alarm_IRQHandler+0x18>)
 800471a:	4618      	mov	r0, r3
 800471c:	f7fe fd20 	bl	8003160 <dump_printf>
	while(1);
 8004720:	e7fe      	b.n	8004720 <RTC_Alarm_IRQHandler+0x10>
 8004722:	bf00      	nop
 8004724:	20000040 	.word	0x20000040
 8004728:	080101ec 	.word	0x080101ec

0800472c <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8004730:	4b03      	ldr	r3, [pc, #12]	; (8004740 <USBWakeUp_IRQHandler+0x14>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4903      	ldr	r1, [pc, #12]	; (8004744 <USBWakeUp_IRQHandler+0x18>)
 8004736:	4618      	mov	r0, r3
 8004738:	f7fe fd12 	bl	8003160 <dump_printf>
}
 800473c:	bf00      	nop
 800473e:	bd80      	pop	{r7, pc}
 8004740:	20000040 	.word	0x20000040
 8004744:	080101f8 	.word	0x080101f8

08004748 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004748:	b480      	push	{r7}
 800474a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800474c:	4b15      	ldr	r3, [pc, #84]	; (80047a4 <SystemInit+0x5c>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a14      	ldr	r2, [pc, #80]	; (80047a4 <SystemInit+0x5c>)
 8004752:	f043 0301 	orr.w	r3, r3, #1
 8004756:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8004758:	4b12      	ldr	r3, [pc, #72]	; (80047a4 <SystemInit+0x5c>)
 800475a:	685a      	ldr	r2, [r3, #4]
 800475c:	4911      	ldr	r1, [pc, #68]	; (80047a4 <SystemInit+0x5c>)
 800475e:	4b12      	ldr	r3, [pc, #72]	; (80047a8 <SystemInit+0x60>)
 8004760:	4013      	ands	r3, r2
 8004762:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004764:	4b0f      	ldr	r3, [pc, #60]	; (80047a4 <SystemInit+0x5c>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a0e      	ldr	r2, [pc, #56]	; (80047a4 <SystemInit+0x5c>)
 800476a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800476e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004772:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004774:	4b0b      	ldr	r3, [pc, #44]	; (80047a4 <SystemInit+0x5c>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a0a      	ldr	r2, [pc, #40]	; (80047a4 <SystemInit+0x5c>)
 800477a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800477e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8004780:	4b08      	ldr	r3, [pc, #32]	; (80047a4 <SystemInit+0x5c>)
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	4a07      	ldr	r2, [pc, #28]	; (80047a4 <SystemInit+0x5c>)
 8004786:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800478a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800478c:	4b05      	ldr	r3, [pc, #20]	; (80047a4 <SystemInit+0x5c>)
 800478e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004792:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004794:	4b05      	ldr	r3, [pc, #20]	; (80047ac <SystemInit+0x64>)
 8004796:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800479a:	609a      	str	r2, [r3, #8]
#endif 
}
 800479c:	bf00      	nop
 800479e:	46bd      	mov	sp, r7
 80047a0:	bc80      	pop	{r7}
 80047a2:	4770      	bx	lr
 80047a4:	40021000 	.word	0x40021000
 80047a8:	f8ff0000 	.word	0xf8ff0000
 80047ac:	e000ed00 	.word	0xe000ed00

080047b0 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 80047b6:	2300      	movs	r3, #0
 80047b8:	60fb      	str	r3, [r7, #12]
 80047ba:	2300      	movs	r3, #0
 80047bc:	60bb      	str	r3, [r7, #8]
 80047be:	2300      	movs	r3, #0
 80047c0:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80047c2:	4b2f      	ldr	r3, [pc, #188]	; (8004880 <SystemCoreClockUpdate+0xd0>)
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	f003 030c 	and.w	r3, r3, #12
 80047ca:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2b08      	cmp	r3, #8
 80047d0:	d011      	beq.n	80047f6 <SystemCoreClockUpdate+0x46>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2b08      	cmp	r3, #8
 80047d6:	d83a      	bhi.n	800484e <SystemCoreClockUpdate+0x9e>
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d003      	beq.n	80047e6 <SystemCoreClockUpdate+0x36>
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2b04      	cmp	r3, #4
 80047e2:	d004      	beq.n	80047ee <SystemCoreClockUpdate+0x3e>
 80047e4:	e033      	b.n	800484e <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80047e6:	4b27      	ldr	r3, [pc, #156]	; (8004884 <SystemCoreClockUpdate+0xd4>)
 80047e8:	4a27      	ldr	r2, [pc, #156]	; (8004888 <SystemCoreClockUpdate+0xd8>)
 80047ea:	601a      	str	r2, [r3, #0]
      break;
 80047ec:	e033      	b.n	8004856 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80047ee:	4b25      	ldr	r3, [pc, #148]	; (8004884 <SystemCoreClockUpdate+0xd4>)
 80047f0:	4a25      	ldr	r2, [pc, #148]	; (8004888 <SystemCoreClockUpdate+0xd8>)
 80047f2:	601a      	str	r2, [r3, #0]
      break;
 80047f4:	e02f      	b.n	8004856 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80047f6:	4b22      	ldr	r3, [pc, #136]	; (8004880 <SystemCoreClockUpdate+0xd0>)
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80047fe:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8004800:	4b1f      	ldr	r3, [pc, #124]	; (8004880 <SystemCoreClockUpdate+0xd0>)
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004808:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	0c9b      	lsrs	r3, r3, #18
 800480e:	3302      	adds	r3, #2
 8004810:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d106      	bne.n	8004826 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	4a1c      	ldr	r2, [pc, #112]	; (800488c <SystemCoreClockUpdate+0xdc>)
 800481c:	fb02 f303 	mul.w	r3, r2, r3
 8004820:	4a18      	ldr	r2, [pc, #96]	; (8004884 <SystemCoreClockUpdate+0xd4>)
 8004822:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8004824:	e017      	b.n	8004856 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8004826:	4b16      	ldr	r3, [pc, #88]	; (8004880 <SystemCoreClockUpdate+0xd0>)
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d006      	beq.n	8004840 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	4a15      	ldr	r2, [pc, #84]	; (800488c <SystemCoreClockUpdate+0xdc>)
 8004836:	fb02 f303 	mul.w	r3, r2, r3
 800483a:	4a12      	ldr	r2, [pc, #72]	; (8004884 <SystemCoreClockUpdate+0xd4>)
 800483c:	6013      	str	r3, [r2, #0]
      break;
 800483e:	e00a      	b.n	8004856 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	4a11      	ldr	r2, [pc, #68]	; (8004888 <SystemCoreClockUpdate+0xd8>)
 8004844:	fb02 f303 	mul.w	r3, r2, r3
 8004848:	4a0e      	ldr	r2, [pc, #56]	; (8004884 <SystemCoreClockUpdate+0xd4>)
 800484a:	6013      	str	r3, [r2, #0]
      break;
 800484c:	e003      	b.n	8004856 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 800484e:	4b0d      	ldr	r3, [pc, #52]	; (8004884 <SystemCoreClockUpdate+0xd4>)
 8004850:	4a0d      	ldr	r2, [pc, #52]	; (8004888 <SystemCoreClockUpdate+0xd8>)
 8004852:	601a      	str	r2, [r3, #0]
      break;
 8004854:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8004856:	4b0a      	ldr	r3, [pc, #40]	; (8004880 <SystemCoreClockUpdate+0xd0>)
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	091b      	lsrs	r3, r3, #4
 800485c:	f003 030f 	and.w	r3, r3, #15
 8004860:	4a0b      	ldr	r2, [pc, #44]	; (8004890 <SystemCoreClockUpdate+0xe0>)
 8004862:	5cd3      	ldrb	r3, [r2, r3]
 8004864:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8004866:	4b07      	ldr	r3, [pc, #28]	; (8004884 <SystemCoreClockUpdate+0xd4>)
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	fa22 f303 	lsr.w	r3, r2, r3
 8004870:	4a04      	ldr	r2, [pc, #16]	; (8004884 <SystemCoreClockUpdate+0xd4>)
 8004872:	6013      	str	r3, [r2, #0]
}
 8004874:	bf00      	nop
 8004876:	3714      	adds	r7, #20
 8004878:	46bd      	mov	sp, r7
 800487a:	bc80      	pop	{r7}
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	40021000 	.word	0x40021000
 8004884:	20000044 	.word	0x20000044
 8004888:	007a1200 	.word	0x007a1200
 800488c:	003d0900 	.word	0x003d0900
 8004890:	0801021c 	.word	0x0801021c

08004894 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800489a:	2300      	movs	r3, #0
 800489c:	71fb      	strb	r3, [r7, #7]
 800489e:	e007      	b.n	80048b0 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 80048a0:	79fb      	ldrb	r3, [r7, #7]
 80048a2:	4a0b      	ldr	r2, [pc, #44]	; (80048d0 <Systick_init+0x3c>)
 80048a4:	2100      	movs	r1, #0
 80048a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80048aa:	79fb      	ldrb	r3, [r7, #7]
 80048ac:	3301      	adds	r3, #1
 80048ae:	71fb      	strb	r3, [r7, #7]
 80048b0:	79fb      	ldrb	r3, [r7, #7]
 80048b2:	2b0f      	cmp	r3, #15
 80048b4:	d9f4      	bls.n	80048a0 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 80048b6:	2200      	movs	r2, #0
 80048b8:	2100      	movs	r1, #0
 80048ba:	f04f 30ff 	mov.w	r0, #4294967295
 80048be:	f001 fac0 	bl	8005e42 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 80048c2:	4b04      	ldr	r3, [pc, #16]	; (80048d4 <Systick_init+0x40>)
 80048c4:	2201      	movs	r2, #1
 80048c6:	601a      	str	r2, [r3, #0]
}
 80048c8:	bf00      	nop
 80048ca:	3708      	adds	r7, #8
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	20000fb4 	.word	0x20000fb4
 80048d4:	20000ff4 	.word	0x20000ff4

080048d8 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 80048de:	f001 f999 	bl	8005c14 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80048e2:	f001 fae4 	bl	8005eae <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 80048e6:	4b0f      	ldr	r3, [pc, #60]	; (8004924 <SysTick_Handler+0x4c>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <SysTick_Handler+0x1a>
		Systick_init();
 80048ee:	f7ff ffd1 	bl	8004894 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80048f2:	2300      	movs	r3, #0
 80048f4:	71fb      	strb	r3, [r7, #7]
 80048f6:	e00d      	b.n	8004914 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 80048f8:	79fb      	ldrb	r3, [r7, #7]
 80048fa:	4a0b      	ldr	r2, [pc, #44]	; (8004928 <SysTick_Handler+0x50>)
 80048fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d004      	beq.n	800490e <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8004904:	79fb      	ldrb	r3, [r7, #7]
 8004906:	4a08      	ldr	r2, [pc, #32]	; (8004928 <SysTick_Handler+0x50>)
 8004908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800490c:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800490e:	79fb      	ldrb	r3, [r7, #7]
 8004910:	3301      	adds	r3, #1
 8004912:	71fb      	strb	r3, [r7, #7]
 8004914:	79fb      	ldrb	r3, [r7, #7]
 8004916:	2b0f      	cmp	r3, #15
 8004918:	d9ee      	bls.n	80048f8 <SysTick_Handler+0x20>
	}
}
 800491a:	bf00      	nop
 800491c:	bf00      	nop
 800491e:	3708      	adds	r7, #8
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}
 8004924:	20000ff4 	.word	0x20000ff4
 8004928:	20000fb4 	.word	0x20000fb4

0800492c <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8004934:	4b10      	ldr	r3, [pc, #64]	; (8004978 <Systick_add_callback_function+0x4c>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d101      	bne.n	8004940 <Systick_add_callback_function+0x14>
		Systick_init();
 800493c:	f7ff ffaa 	bl	8004894 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004940:	2300      	movs	r3, #0
 8004942:	73fb      	strb	r3, [r7, #15]
 8004944:	e00f      	b.n	8004966 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8004946:	7bfb      	ldrb	r3, [r7, #15]
 8004948:	4a0c      	ldr	r2, [pc, #48]	; (800497c <Systick_add_callback_function+0x50>)
 800494a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d106      	bne.n	8004960 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8004952:	7bfb      	ldrb	r3, [r7, #15]
 8004954:	4909      	ldr	r1, [pc, #36]	; (800497c <Systick_add_callback_function+0x50>)
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 800495c:	2301      	movs	r3, #1
 800495e:	e006      	b.n	800496e <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004960:	7bfb      	ldrb	r3, [r7, #15]
 8004962:	3301      	adds	r3, #1
 8004964:	73fb      	strb	r3, [r7, #15]
 8004966:	7bfb      	ldrb	r3, [r7, #15]
 8004968:	2b0f      	cmp	r3, #15
 800496a:	d9ec      	bls.n	8004946 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 800496c:	2300      	movs	r3, #0

}
 800496e:	4618      	mov	r0, r3
 8004970:	3710      	adds	r7, #16
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	20000ff4 	.word	0x20000ff4
 800497c:	20000fb4 	.word	0x20000fb4

08004980 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b082      	sub	sp, #8
 8004984:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	//BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8004986:	2303      	movs	r3, #3
 8004988:	9300      	str	r3, [sp, #0]
 800498a:	2300      	movs	r3, #0
 800498c:	2201      	movs	r2, #1
 800498e:	2102      	movs	r1, #2
 8004990:	4818      	ldr	r0, [pc, #96]	; (80049f4 <ILI9341_Init+0x74>)
 8004992:	f7fe f821 	bl	80029d8 <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	//BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8004996:	2303      	movs	r3, #3
 8004998:	9300      	str	r3, [sp, #0]
 800499a:	2300      	movs	r3, #0
 800499c:	2201      	movs	r2, #1
 800499e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80049a2:	4814      	ldr	r0, [pc, #80]	; (80049f4 <ILI9341_Init+0x74>)
 80049a4:	f7fe f818 	bl	80029d8 <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	//BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80049a8:	2303      	movs	r3, #3
 80049aa:	9300      	str	r3, [sp, #0]
 80049ac:	2301      	movs	r3, #1
 80049ae:	2201      	movs	r2, #1
 80049b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80049b4:	480f      	ldr	r0, [pc, #60]	; (80049f4 <ILI9341_Init+0x74>)
 80049b6:	f7fe f80f 	bl	80029d8 <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 80049ba:	2201      	movs	r2, #1
 80049bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80049c0:	480c      	ldr	r0, [pc, #48]	; (80049f4 <ILI9341_Init+0x74>)
 80049c2:	f001 fd98 	bl	80064f6 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 80049c6:	480c      	ldr	r0, [pc, #48]	; (80049f8 <ILI9341_Init+0x78>)
 80049c8:	f7fe f836 	bl	8002a38 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 80049cc:	f000 f81a 	bl	8004a04 <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 80049d0:	4b0a      	ldr	r3, [pc, #40]	; (80049fc <ILI9341_Init+0x7c>)
 80049d2:	2200      	movs	r2, #0
 80049d4:	801a      	strh	r2, [r3, #0]
 80049d6:	4b09      	ldr	r3, [pc, #36]	; (80049fc <ILI9341_Init+0x7c>)
 80049d8:	881a      	ldrh	r2, [r3, #0]
 80049da:	4b09      	ldr	r3, [pc, #36]	; (8004a00 <ILI9341_Init+0x80>)
 80049dc:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 80049de:	2000      	movs	r0, #0
 80049e0:	f000 fa72 	bl	8004ec8 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 80049e4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80049e8:	f000 f9f8 	bl	8004ddc <ILI9341_Fill>
}
 80049ec:	bf00      	nop
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	40010c00 	.word	0x40010c00
 80049f8:	40013000 	.word	0x40013000
 80049fc:	200010e2 	.word	0x200010e2
 8004a00:	200010d8 	.word	0x200010d8

08004a04 <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8004a04:	b580      	push	{r7, lr}
 8004a06:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004a0e:	4898      	ldr	r0, [pc, #608]	; (8004c70 <ILI9341_InitLCD+0x26c>)
 8004a10:	f001 fd71 	bl	80064f6 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8004a14:	2014      	movs	r0, #20
 8004a16:	f001 f919 	bl	8005c4c <HAL_Delay>
	ILI9341_RST_SET();
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004a20:	4893      	ldr	r0, [pc, #588]	; (8004c70 <ILI9341_InitLCD+0x26c>)
 8004a22:	f001 fd68 	bl	80064f6 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	//HAL_Delay(20);
	HAL_Delay(10);
 8004a26:	200a      	movs	r0, #10
 8004a28:	f001 f910 	bl	8005c4c <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8004a2c:	2001      	movs	r0, #1
 8004a2e:	f000 f921 	bl	8004c74 <ILI9341_SendCommand>
	//HAL_Delay(50);
	HAL_Delay(25);
 8004a32:	2019      	movs	r0, #25
 8004a34:	f001 f90a 	bl	8005c4c <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 8004a38:	20cb      	movs	r0, #203	; 0xcb
 8004a3a:	f000 f91b 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8004a3e:	2039      	movs	r0, #57	; 0x39
 8004a40:	f000 f93c 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 8004a44:	202c      	movs	r0, #44	; 0x2c
 8004a46:	f000 f939 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004a4a:	2000      	movs	r0, #0
 8004a4c:	f000 f936 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8004a50:	2034      	movs	r0, #52	; 0x34
 8004a52:	f000 f933 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x02);
 8004a56:	2002      	movs	r0, #2
 8004a58:	f000 f930 	bl	8004cbc <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 8004a5c:	20cf      	movs	r0, #207	; 0xcf
 8004a5e:	f000 f909 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004a62:	2000      	movs	r0, #0
 8004a64:	f000 f92a 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8004a68:	20c1      	movs	r0, #193	; 0xc1
 8004a6a:	f000 f927 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8004a6e:	2030      	movs	r0, #48	; 0x30
 8004a70:	f000 f924 	bl	8004cbc <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 8004a74:	20e8      	movs	r0, #232	; 0xe8
 8004a76:	f000 f8fd 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8004a7a:	2085      	movs	r0, #133	; 0x85
 8004a7c:	f000 f91e 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004a80:	2000      	movs	r0, #0
 8004a82:	f000 f91b 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8004a86:	2078      	movs	r0, #120	; 0x78
 8004a88:	f000 f918 	bl	8004cbc <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8004a8c:	20ea      	movs	r0, #234	; 0xea
 8004a8e:	f000 f8f1 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004a92:	2000      	movs	r0, #0
 8004a94:	f000 f912 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004a98:	2000      	movs	r0, #0
 8004a9a:	f000 f90f 	bl	8004cbc <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8004a9e:	20ed      	movs	r0, #237	; 0xed
 8004aa0:	f000 f8e8 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8004aa4:	2064      	movs	r0, #100	; 0x64
 8004aa6:	f000 f909 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004aaa:	2003      	movs	r0, #3
 8004aac:	f000 f906 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8004ab0:	2012      	movs	r0, #18
 8004ab2:	f000 f903 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8004ab6:	2081      	movs	r0, #129	; 0x81
 8004ab8:	f000 f900 	bl	8004cbc <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8004abc:	20f7      	movs	r0, #247	; 0xf7
 8004abe:	f000 f8d9 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8004ac2:	2020      	movs	r0, #32
 8004ac4:	f000 f8fa 	bl	8004cbc <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8004ac8:	20c0      	movs	r0, #192	; 0xc0
 8004aca:	f000 f8d3 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8004ace:	2023      	movs	r0, #35	; 0x23
 8004ad0:	f000 f8f4 	bl	8004cbc <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8004ad4:	20c1      	movs	r0, #193	; 0xc1
 8004ad6:	f000 f8cd 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8004ada:	2010      	movs	r0, #16
 8004adc:	f000 f8ee 	bl	8004cbc <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8004ae0:	20c5      	movs	r0, #197	; 0xc5
 8004ae2:	f000 f8c7 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8004ae6:	203e      	movs	r0, #62	; 0x3e
 8004ae8:	f000 f8e8 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8004aec:	2028      	movs	r0, #40	; 0x28
 8004aee:	f000 f8e5 	bl	8004cbc <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 8004af2:	20c7      	movs	r0, #199	; 0xc7
 8004af4:	f000 f8be 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8004af8:	2086      	movs	r0, #134	; 0x86
 8004afa:	f000 f8df 	bl	8004cbc <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8004afe:	2036      	movs	r0, #54	; 0x36
 8004b00:	f000 f8b8 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8004b04:	2048      	movs	r0, #72	; 0x48
 8004b06:	f000 f8d9 	bl	8004cbc <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8004b0a:	203a      	movs	r0, #58	; 0x3a
 8004b0c:	f000 f8b2 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8004b10:	2055      	movs	r0, #85	; 0x55
 8004b12:	f000 f8d3 	bl	8004cbc <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8004b16:	20b1      	movs	r0, #177	; 0xb1
 8004b18:	f000 f8ac 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004b1c:	2000      	movs	r0, #0
 8004b1e:	f000 f8cd 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8004b22:	2018      	movs	r0, #24
 8004b24:	f000 f8ca 	bl	8004cbc <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8004b28:	20b6      	movs	r0, #182	; 0xb6
 8004b2a:	f000 f8a3 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8004b2e:	2008      	movs	r0, #8
 8004b30:	f000 f8c4 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8004b34:	2082      	movs	r0, #130	; 0x82
 8004b36:	f000 f8c1 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8004b3a:	2027      	movs	r0, #39	; 0x27
 8004b3c:	f000 f8be 	bl	8004cbc <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8004b40:	20f2      	movs	r0, #242	; 0xf2
 8004b42:	f000 f897 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004b46:	2000      	movs	r0, #0
 8004b48:	f000 f8b8 	bl	8004cbc <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8004b4c:	202a      	movs	r0, #42	; 0x2a
 8004b4e:	f000 f891 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004b52:	2000      	movs	r0, #0
 8004b54:	f000 f8b2 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004b58:	2000      	movs	r0, #0
 8004b5a:	f000 f8af 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004b5e:	2000      	movs	r0, #0
 8004b60:	f000 f8ac 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8004b64:	20ef      	movs	r0, #239	; 0xef
 8004b66:	f000 f8a9 	bl	8004cbc <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004b6a:	202b      	movs	r0, #43	; 0x2b
 8004b6c:	f000 f882 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004b70:	2000      	movs	r0, #0
 8004b72:	f000 f8a3 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004b76:	2000      	movs	r0, #0
 8004b78:	f000 f8a0 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8004b7c:	2001      	movs	r0, #1
 8004b7e:	f000 f89d 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 8004b82:	203f      	movs	r0, #63	; 0x3f
 8004b84:	f000 f89a 	bl	8004cbc <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8004b88:	2026      	movs	r0, #38	; 0x26
 8004b8a:	f000 f873 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8004b8e:	2001      	movs	r0, #1
 8004b90:	f000 f894 	bl	8004cbc <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8004b94:	20e0      	movs	r0, #224	; 0xe0
 8004b96:	f000 f86d 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8004b9a:	200f      	movs	r0, #15
 8004b9c:	f000 f88e 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004ba0:	2031      	movs	r0, #49	; 0x31
 8004ba2:	f000 f88b 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8004ba6:	202b      	movs	r0, #43	; 0x2b
 8004ba8:	f000 f888 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004bac:	200c      	movs	r0, #12
 8004bae:	f000 f885 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004bb2:	200e      	movs	r0, #14
 8004bb4:	f000 f882 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004bb8:	2008      	movs	r0, #8
 8004bba:	f000 f87f 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8004bbe:	204e      	movs	r0, #78	; 0x4e
 8004bc0:	f000 f87c 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8004bc4:	20f1      	movs	r0, #241	; 0xf1
 8004bc6:	f000 f879 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8004bca:	2037      	movs	r0, #55	; 0x37
 8004bcc:	f000 f876 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004bd0:	2007      	movs	r0, #7
 8004bd2:	f000 f873 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8004bd6:	2010      	movs	r0, #16
 8004bd8:	f000 f870 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004bdc:	2003      	movs	r0, #3
 8004bde:	f000 f86d 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004be2:	200e      	movs	r0, #14
 8004be4:	f000 f86a 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8004be8:	2009      	movs	r0, #9
 8004bea:	f000 f867 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004bee:	2000      	movs	r0, #0
 8004bf0:	f000 f864 	bl	8004cbc <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8004bf4:	20e1      	movs	r0, #225	; 0xe1
 8004bf6:	f000 f83d 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004bfa:	2000      	movs	r0, #0
 8004bfc:	f000 f85e 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004c00:	200e      	movs	r0, #14
 8004c02:	f000 f85b 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8004c06:	2014      	movs	r0, #20
 8004c08:	f000 f858 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004c0c:	2003      	movs	r0, #3
 8004c0e:	f000 f855 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x11);
 8004c12:	2011      	movs	r0, #17
 8004c14:	f000 f852 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004c18:	2007      	movs	r0, #7
 8004c1a:	f000 f84f 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004c1e:	2031      	movs	r0, #49	; 0x31
 8004c20:	f000 f84c 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8004c24:	20c1      	movs	r0, #193	; 0xc1
 8004c26:	f000 f849 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8004c2a:	2048      	movs	r0, #72	; 0x48
 8004c2c:	f000 f846 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004c30:	2008      	movs	r0, #8
 8004c32:	f000 f843 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8004c36:	200f      	movs	r0, #15
 8004c38:	f000 f840 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004c3c:	200c      	movs	r0, #12
 8004c3e:	f000 f83d 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004c42:	2031      	movs	r0, #49	; 0x31
 8004c44:	f000 f83a 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8004c48:	2036      	movs	r0, #54	; 0x36
 8004c4a:	f000 f837 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8004c4e:	200f      	movs	r0, #15
 8004c50:	f000 f834 	bl	8004cbc <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 8004c54:	2011      	movs	r0, #17
 8004c56:	f000 f80d 	bl	8004c74 <ILI9341_SendCommand>

	HAL_Delay(10);
 8004c5a:	200a      	movs	r0, #10
 8004c5c:	f000 fff6 	bl	8005c4c <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8004c60:	2029      	movs	r0, #41	; 0x29
 8004c62:	f000 f807 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 8004c66:	202c      	movs	r0, #44	; 0x2c
 8004c68:	f000 f804 	bl	8004c74 <ILI9341_SendCommand>
}
 8004c6c:	bf00      	nop
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	40010c00 	.word	0x40010c00

08004c74 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8004c7e:	2200      	movs	r2, #0
 8004c80:	2102      	movs	r1, #2
 8004c82:	480c      	ldr	r0, [pc, #48]	; (8004cb4 <ILI9341_SendCommand+0x40>)
 8004c84:	f001 fc37 	bl	80064f6 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c8e:	4809      	ldr	r0, [pc, #36]	; (8004cb4 <ILI9341_SendCommand+0x40>)
 8004c90:	f001 fc31 	bl	80064f6 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8004c94:	79fb      	ldrb	r3, [r7, #7]
 8004c96:	4619      	mov	r1, r3
 8004c98:	4807      	ldr	r0, [pc, #28]	; (8004cb8 <ILI9341_SendCommand+0x44>)
 8004c9a:	f7fe f81b 	bl	8002cd4 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004ca4:	4803      	ldr	r0, [pc, #12]	; (8004cb4 <ILI9341_SendCommand+0x40>)
 8004ca6:	f001 fc26 	bl	80064f6 <HAL_GPIO_WritePin>
}
 8004caa:	bf00      	nop
 8004cac:	3708      	adds	r7, #8
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	40010c00 	.word	0x40010c00
 8004cb8:	40013000 	.word	0x40013000

08004cbc <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b082      	sub	sp, #8
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	2102      	movs	r1, #2
 8004cca:	480c      	ldr	r0, [pc, #48]	; (8004cfc <ILI9341_SendData+0x40>)
 8004ccc:	f001 fc13 	bl	80064f6 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004cd6:	4809      	ldr	r0, [pc, #36]	; (8004cfc <ILI9341_SendData+0x40>)
 8004cd8:	f001 fc0d 	bl	80064f6 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8004cdc:	79fb      	ldrb	r3, [r7, #7]
 8004cde:	4619      	mov	r1, r3
 8004ce0:	4807      	ldr	r0, [pc, #28]	; (8004d00 <ILI9341_SendData+0x44>)
 8004ce2:	f7fd fff7 	bl	8002cd4 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004cec:	4803      	ldr	r0, [pc, #12]	; (8004cfc <ILI9341_SendData+0x40>)
 8004cee:	f001 fc02 	bl	80064f6 <HAL_GPIO_WritePin>
}
 8004cf2:	bf00      	nop
 8004cf4:	3708      	adds	r7, #8
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	40010c00 	.word	0x40010c00
 8004d00:	40013000 	.word	0x40013000

08004d04 <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	80fb      	strh	r3, [r7, #6]
 8004d0e:	460b      	mov	r3, r1
 8004d10:	80bb      	strh	r3, [r7, #4]
 8004d12:	4613      	mov	r3, r2
 8004d14:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 8004d16:	88bb      	ldrh	r3, [r7, #4]
 8004d18:	88fa      	ldrh	r2, [r7, #6]
 8004d1a:	88b9      	ldrh	r1, [r7, #4]
 8004d1c:	88f8      	ldrh	r0, [r7, #6]
 8004d1e:	f000 f813 	bl	8004d48 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 8004d22:	202c      	movs	r0, #44	; 0x2c
 8004d24:	f7ff ffa6 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8004d28:	887b      	ldrh	r3, [r7, #2]
 8004d2a:	0a1b      	lsrs	r3, r3, #8
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	4618      	mov	r0, r3
 8004d32:	f7ff ffc3 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 8004d36:	887b      	ldrh	r3, [r7, #2]
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f7ff ffbe 	bl	8004cbc <ILI9341_SendData>
}
 8004d40:	bf00      	nop
 8004d42:	3708      	adds	r7, #8
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8004d48:	b590      	push	{r4, r7, lr}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	4604      	mov	r4, r0
 8004d50:	4608      	mov	r0, r1
 8004d52:	4611      	mov	r1, r2
 8004d54:	461a      	mov	r2, r3
 8004d56:	4623      	mov	r3, r4
 8004d58:	80fb      	strh	r3, [r7, #6]
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	80bb      	strh	r3, [r7, #4]
 8004d5e:	460b      	mov	r3, r1
 8004d60:	807b      	strh	r3, [r7, #2]
 8004d62:	4613      	mov	r3, r2
 8004d64:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8004d66:	202a      	movs	r0, #42	; 0x2a
 8004d68:	f7ff ff84 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8004d6c:	88fb      	ldrh	r3, [r7, #6]
 8004d6e:	0a1b      	lsrs	r3, r3, #8
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	4618      	mov	r0, r3
 8004d76:	f7ff ffa1 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 8004d7a:	88fb      	ldrh	r3, [r7, #6]
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f7ff ff9c 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8004d84:	887b      	ldrh	r3, [r7, #2]
 8004d86:	0a1b      	lsrs	r3, r3, #8
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f7ff ff95 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8004d92:	887b      	ldrh	r3, [r7, #2]
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	4618      	mov	r0, r3
 8004d98:	f7ff ff90 	bl	8004cbc <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004d9c:	202b      	movs	r0, #43	; 0x2b
 8004d9e:	f7ff ff69 	bl	8004c74 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8004da2:	88bb      	ldrh	r3, [r7, #4]
 8004da4:	0a1b      	lsrs	r3, r3, #8
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	4618      	mov	r0, r3
 8004dac:	f7ff ff86 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8004db0:	88bb      	ldrh	r3, [r7, #4]
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	4618      	mov	r0, r3
 8004db6:	f7ff ff81 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8004dba:	883b      	ldrh	r3, [r7, #0]
 8004dbc:	0a1b      	lsrs	r3, r3, #8
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f7ff ff7a 	bl	8004cbc <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8004dc8:	883b      	ldrh	r3, [r7, #0]
 8004dca:	b2db      	uxtb	r3, r3
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f7ff ff75 	bl	8004cbc <ILI9341_SendData>
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd90      	pop	{r4, r7, pc}
	...

08004ddc <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af02      	add	r7, sp, #8
 8004de2:	4603      	mov	r3, r0
 8004de4:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8004de6:	4b08      	ldr	r3, [pc, #32]	; (8004e08 <ILI9341_Fill+0x2c>)
 8004de8:	881b      	ldrh	r3, [r3, #0]
 8004dea:	3b01      	subs	r3, #1
 8004dec:	b29a      	uxth	r2, r3
 8004dee:	4b06      	ldr	r3, [pc, #24]	; (8004e08 <ILI9341_Fill+0x2c>)
 8004df0:	8859      	ldrh	r1, [r3, #2]
 8004df2:	88fb      	ldrh	r3, [r7, #6]
 8004df4:	9300      	str	r3, [sp, #0]
 8004df6:	460b      	mov	r3, r1
 8004df8:	2100      	movs	r1, #0
 8004dfa:	2000      	movs	r0, #0
 8004dfc:	f000 f806 	bl	8004e0c <ILI9341_INT_Fill>
}
 8004e00:	bf00      	nop
 8004e02:	3708      	adds	r7, #8
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	200010dc 	.word	0x200010dc

08004e0c <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8004e0c:	b590      	push	{r4, r7, lr}
 8004e0e:	b087      	sub	sp, #28
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	4604      	mov	r4, r0
 8004e14:	4608      	mov	r0, r1
 8004e16:	4611      	mov	r1, r2
 8004e18:	461a      	mov	r2, r3
 8004e1a:	4623      	mov	r3, r4
 8004e1c:	80fb      	strh	r3, [r7, #6]
 8004e1e:	4603      	mov	r3, r0
 8004e20:	80bb      	strh	r3, [r7, #4]
 8004e22:	460b      	mov	r3, r1
 8004e24:	807b      	strh	r3, [r7, #2]
 8004e26:	4613      	mov	r3, r2
 8004e28:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8004e2a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004e2c:	0a1b      	lsrs	r3, r3, #8
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8004e34:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8004e3a:	883b      	ldrh	r3, [r7, #0]
 8004e3c:	887a      	ldrh	r2, [r7, #2]
 8004e3e:	88b9      	ldrh	r1, [r7, #4]
 8004e40:	88f8      	ldrh	r0, [r7, #6]
 8004e42:	f7ff ff81 	bl	8004d48 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8004e46:	202c      	movs	r0, #44	; 0x2c
 8004e48:	f7ff ff14 	bl	8004c74 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8004e4c:	887a      	ldrh	r2, [r7, #2]
 8004e4e:	88fb      	ldrh	r3, [r7, #6]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	3301      	adds	r3, #1
 8004e54:	8839      	ldrh	r1, [r7, #0]
 8004e56:	88ba      	ldrh	r2, [r7, #4]
 8004e58:	1a8a      	subs	r2, r1, r2
 8004e5a:	3201      	adds	r2, #1
 8004e5c:	fb02 f303 	mul.w	r3, r2, r3
 8004e60:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8004e62:	2200      	movs	r2, #0
 8004e64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004e68:	4815      	ldr	r0, [pc, #84]	; (8004ec0 <ILI9341_INT_Fill+0xb4>)
 8004e6a:	f001 fb44 	bl	80064f6 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8004e6e:	2201      	movs	r2, #1
 8004e70:	2102      	movs	r1, #2
 8004e72:	4813      	ldr	r0, [pc, #76]	; (8004ec0 <ILI9341_INT_Fill+0xb4>)
 8004e74:	f001 fb3f 	bl	80064f6 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8004e78:	2101      	movs	r1, #1
 8004e7a:	4812      	ldr	r0, [pc, #72]	; (8004ec4 <ILI9341_INT_Fill+0xb8>)
 8004e7c:	f7fd ff98 	bl	8002db0 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8004e80:	2300      	movs	r3, #0
 8004e82:	617b      	str	r3, [r7, #20]
 8004e84:	e009      	b.n	8004e9a <ILI9341_INT_Fill+0x8e>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8004e86:	f107 030c 	add.w	r3, r7, #12
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	4619      	mov	r1, r3
 8004e8e:	480d      	ldr	r0, [pc, #52]	; (8004ec4 <ILI9341_INT_Fill+0xb8>)
 8004e90:	f7fd ff56 	bl	8002d40 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	3301      	adds	r3, #1
 8004e98:	617b      	str	r3, [r7, #20]
 8004e9a:	697a      	ldr	r2, [r7, #20]
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d3f1      	bcc.n	8004e86 <ILI9341_INT_Fill+0x7a>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004ea8:	4805      	ldr	r0, [pc, #20]	; (8004ec0 <ILI9341_INT_Fill+0xb4>)
 8004eaa:	f001 fb24 	bl	80064f6 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8004eae:	2100      	movs	r1, #0
 8004eb0:	4804      	ldr	r0, [pc, #16]	; (8004ec4 <ILI9341_INT_Fill+0xb8>)
 8004eb2:	f7fd ff7d 	bl	8002db0 <TM_SPI_SetDataSize>
}
 8004eb6:	bf00      	nop
 8004eb8:	371c      	adds	r7, #28
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd90      	pop	{r4, r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	40010c00 	.word	0x40010c00
 8004ec4:	40013000 	.word	0x40013000

08004ec8 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	4603      	mov	r3, r0
 8004ed0:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8004ed2:	2036      	movs	r0, #54	; 0x36
 8004ed4:	f7ff fece 	bl	8004c74 <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8004ed8:	79fb      	ldrb	r3, [r7, #7]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d103      	bne.n	8004ee6 <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 8004ede:	2058      	movs	r0, #88	; 0x58
 8004ee0:	f7ff feec 	bl	8004cbc <ILI9341_SendData>
 8004ee4:	e013      	b.n	8004f0e <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8004ee6:	79fb      	ldrb	r3, [r7, #7]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d103      	bne.n	8004ef4 <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 8004eec:	2088      	movs	r0, #136	; 0x88
 8004eee:	f7ff fee5 	bl	8004cbc <ILI9341_SendData>
 8004ef2:	e00c      	b.n	8004f0e <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8004ef4:	79fb      	ldrb	r3, [r7, #7]
 8004ef6:	2b02      	cmp	r3, #2
 8004ef8:	d103      	bne.n	8004f02 <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 8004efa:	2028      	movs	r0, #40	; 0x28
 8004efc:	f7ff fede 	bl	8004cbc <ILI9341_SendData>
 8004f00:	e005      	b.n	8004f0e <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8004f02:	79fb      	ldrb	r3, [r7, #7]
 8004f04:	2b03      	cmp	r3, #3
 8004f06:	d102      	bne.n	8004f0e <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 8004f08:	20e8      	movs	r0, #232	; 0xe8
 8004f0a:	f7ff fed7 	bl	8004cbc <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8004f0e:	4a0e      	ldr	r2, [pc, #56]	; (8004f48 <ILI9341_Rotate+0x80>)
 8004f10:	79fb      	ldrb	r3, [r7, #7]
 8004f12:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8004f14:	79fb      	ldrb	r3, [r7, #7]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d002      	beq.n	8004f20 <ILI9341_Rotate+0x58>
 8004f1a:	79fb      	ldrb	r3, [r7, #7]
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d107      	bne.n	8004f30 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8004f20:	4b09      	ldr	r3, [pc, #36]	; (8004f48 <ILI9341_Rotate+0x80>)
 8004f22:	22f0      	movs	r2, #240	; 0xf0
 8004f24:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 8004f26:	4b08      	ldr	r3, [pc, #32]	; (8004f48 <ILI9341_Rotate+0x80>)
 8004f28:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004f2c:	805a      	strh	r2, [r3, #2]
 8004f2e:	e007      	b.n	8004f40 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8004f30:	4b05      	ldr	r3, [pc, #20]	; (8004f48 <ILI9341_Rotate+0x80>)
 8004f32:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004f36:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8004f38:	4b03      	ldr	r3, [pc, #12]	; (8004f48 <ILI9341_Rotate+0x80>)
 8004f3a:	22f0      	movs	r2, #240	; 0xf0
 8004f3c:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8004f3e:	bf00      	nop
 8004f40:	bf00      	nop
 8004f42:	3708      	adds	r7, #8
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	200010dc 	.word	0x200010dc

08004f4c <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b088      	sub	sp, #32
 8004f50:	af02      	add	r7, sp, #8
 8004f52:	60ba      	str	r2, [r7, #8]
 8004f54:	607b      	str	r3, [r7, #4]
 8004f56:	4603      	mov	r3, r0
 8004f58:	81fb      	strh	r3, [r7, #14]
 8004f5a:	460b      	mov	r3, r1
 8004f5c:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 8004f5e:	89fb      	ldrh	r3, [r7, #14]
 8004f60:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 8004f62:	4a31      	ldr	r2, [pc, #196]	; (8005028 <ILI9341_Puts+0xdc>)
 8004f64:	89fb      	ldrh	r3, [r7, #14]
 8004f66:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8004f68:	4a30      	ldr	r2, [pc, #192]	; (800502c <ILI9341_Puts+0xe0>)
 8004f6a:	89bb      	ldrh	r3, [r7, #12]
 8004f6c:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 8004f6e:	e051      	b.n	8005014 <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	2b0a      	cmp	r3, #10
 8004f76:	d11d      	bne.n	8004fb4 <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	785b      	ldrb	r3, [r3, #1]
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	4b2b      	ldr	r3, [pc, #172]	; (800502c <ILI9341_Puts+0xe0>)
 8004f80:	881b      	ldrh	r3, [r3, #0]
 8004f82:	4413      	add	r3, r2
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	3301      	adds	r3, #1
 8004f88:	b29a      	uxth	r2, r3
 8004f8a:	4b28      	ldr	r3, [pc, #160]	; (800502c <ILI9341_Puts+0xe0>)
 8004f8c:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	3301      	adds	r3, #1
 8004f92:	781b      	ldrb	r3, [r3, #0]
 8004f94:	2b0d      	cmp	r3, #13
 8004f96:	d106      	bne.n	8004fa6 <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 8004f98:	4b23      	ldr	r3, [pc, #140]	; (8005028 <ILI9341_Puts+0xdc>)
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	801a      	strh	r2, [r3, #0]
				str++;
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	3301      	adds	r3, #1
 8004fa2:	60bb      	str	r3, [r7, #8]
 8004fa4:	e002      	b.n	8004fac <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 8004fa6:	4a20      	ldr	r2, [pc, #128]	; (8005028 <ILI9341_Puts+0xdc>)
 8004fa8:	8afb      	ldrh	r3, [r7, #22]
 8004faa:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	3301      	adds	r3, #1
 8004fb0:	60bb      	str	r3, [r7, #8]
			continue;
 8004fb2:	e02f      	b.n	8005014 <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	781b      	ldrb	r3, [r3, #0]
 8004fb8:	2b0d      	cmp	r3, #13
 8004fba:	d103      	bne.n	8004fc4 <ILI9341_Puts+0x78>
			str++;
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	3301      	adds	r3, #1
 8004fc0:	60bb      	str	r3, [r7, #8]
			continue;
 8004fc2:	e027      	b.n	8005014 <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 8004fc4:	4b18      	ldr	r3, [pc, #96]	; (8005028 <ILI9341_Puts+0xdc>)
 8004fc6:	881b      	ldrh	r3, [r3, #0]
 8004fc8:	461a      	mov	r2, r3
 8004fca:	4b19      	ldr	r3, [pc, #100]	; (8005030 <ILI9341_Puts+0xe4>)
 8004fcc:	881b      	ldrh	r3, [r3, #0]
 8004fce:	4619      	mov	r1, r3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	781b      	ldrb	r3, [r3, #0]
 8004fd4:	1acb      	subs	r3, r1, r3
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	dd0d      	ble.n	8004ff6 <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	785b      	ldrb	r3, [r3, #1]
 8004fde:	b29a      	uxth	r2, r3
 8004fe0:	4b12      	ldr	r3, [pc, #72]	; (800502c <ILI9341_Puts+0xe0>)
 8004fe2:	881b      	ldrh	r3, [r3, #0]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	3301      	adds	r3, #1
 8004fea:	b29a      	uxth	r2, r3
 8004fec:	4b0f      	ldr	r3, [pc, #60]	; (800502c <ILI9341_Puts+0xe0>)
 8004fee:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8004ff0:	4a0d      	ldr	r2, [pc, #52]	; (8005028 <ILI9341_Puts+0xdc>)
 8004ff2:	8afb      	ldrh	r3, [r7, #22]
 8004ff4:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 8004ff6:	4b0c      	ldr	r3, [pc, #48]	; (8005028 <ILI9341_Puts+0xdc>)
 8004ff8:	8818      	ldrh	r0, [r3, #0]
 8004ffa:	4b0c      	ldr	r3, [pc, #48]	; (800502c <ILI9341_Puts+0xe0>)
 8004ffc:	8819      	ldrh	r1, [r3, #0]
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	1c5a      	adds	r2, r3, #1
 8005002:	60ba      	str	r2, [r7, #8]
 8005004:	781a      	ldrb	r2, [r3, #0]
 8005006:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005008:	9301      	str	r3, [sp, #4]
 800500a:	8c3b      	ldrh	r3, [r7, #32]
 800500c:	9300      	str	r3, [sp, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f000 f834 	bl	800507c <ILI9341_Putc>
	while (*str) {
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	781b      	ldrb	r3, [r3, #0]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d1a9      	bne.n	8004f70 <ILI9341_Puts+0x24>
	}
}
 800501c:	bf00      	nop
 800501e:	bf00      	nop
 8005020:	3718      	adds	r7, #24
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	200010d8 	.word	0x200010d8
 800502c:	200010e2 	.word	0x200010e2
 8005030:	200010dc 	.word	0x200010dc

08005034 <ILI9341_GetStringSize>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  *width: Pointer to variable to store width
 * @param  *height: Pointer to variable to store height
 * @retval None
 */
void ILI9341_GetStringSize(char *str, FontDef_t *font, uint16_t *width, uint16_t *height) {
 8005034:	b480      	push	{r7}
 8005036:	b087      	sub	sp, #28
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
 8005040:	603b      	str	r3, [r7, #0]
	uint16_t w = 0;
 8005042:	2300      	movs	r3, #0
 8005044:	82fb      	strh	r3, [r7, #22]
	*height = font->FontHeight;
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	785b      	ldrb	r3, [r3, #1]
 800504a:	b29a      	uxth	r2, r3
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	801a      	strh	r2, [r3, #0]
	while (*str++) {
 8005050:	e005      	b.n	800505e <ILI9341_GetStringSize+0x2a>
		w += font->FontWidth;
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	b29a      	uxth	r2, r3
 8005058:	8afb      	ldrh	r3, [r7, #22]
 800505a:	4413      	add	r3, r2
 800505c:	82fb      	strh	r3, [r7, #22]
	while (*str++) {
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	1c5a      	adds	r2, r3, #1
 8005062:	60fa      	str	r2, [r7, #12]
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1f3      	bne.n	8005052 <ILI9341_GetStringSize+0x1e>
	}
	*width = w;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	8afa      	ldrh	r2, [r7, #22]
 800506e:	801a      	strh	r2, [r3, #0]
}
 8005070:	bf00      	nop
 8005072:	371c      	adds	r7, #28
 8005074:	46bd      	mov	sp, r7
 8005076:	bc80      	pop	{r7}
 8005078:	4770      	bx	lr
	...

0800507c <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 800507c:	b590      	push	{r4, r7, lr}
 800507e:	b08d      	sub	sp, #52	; 0x34
 8005080:	af02      	add	r7, sp, #8
 8005082:	607b      	str	r3, [r7, #4]
 8005084:	4603      	mov	r3, r0
 8005086:	81fb      	strh	r3, [r7, #14]
 8005088:	460b      	mov	r3, r1
 800508a:	81bb      	strh	r3, [r7, #12]
 800508c:	4613      	mov	r3, r2
 800508e:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8005090:	4a4f      	ldr	r2, [pc, #316]	; (80051d0 <ILI9341_Putc+0x154>)
 8005092:	89fb      	ldrh	r3, [r7, #14]
 8005094:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8005096:	4a4f      	ldr	r2, [pc, #316]	; (80051d4 <ILI9341_Putc+0x158>)
 8005098:	89bb      	ldrh	r3, [r7, #12]
 800509a:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 800509c:	4b4c      	ldr	r3, [pc, #304]	; (80051d0 <ILI9341_Putc+0x154>)
 800509e:	881b      	ldrh	r3, [r3, #0]
 80050a0:	461a      	mov	r2, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	4413      	add	r3, r2
 80050a8:	4a4b      	ldr	r2, [pc, #300]	; (80051d8 <ILI9341_Putc+0x15c>)
 80050aa:	8812      	ldrh	r2, [r2, #0]
 80050ac:	4293      	cmp	r3, r2
 80050ae:	dd0b      	ble.n	80050c8 <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	785b      	ldrb	r3, [r3, #1]
 80050b4:	b29a      	uxth	r2, r3
 80050b6:	4b47      	ldr	r3, [pc, #284]	; (80051d4 <ILI9341_Putc+0x158>)
 80050b8:	881b      	ldrh	r3, [r3, #0]
 80050ba:	4413      	add	r3, r2
 80050bc:	b29a      	uxth	r2, r3
 80050be:	4b45      	ldr	r3, [pc, #276]	; (80051d4 <ILI9341_Putc+0x158>)
 80050c0:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 80050c2:	4b43      	ldr	r3, [pc, #268]	; (80051d0 <ILI9341_Putc+0x154>)
 80050c4:	2200      	movs	r2, #0
 80050c6:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 80050c8:	4b41      	ldr	r3, [pc, #260]	; (80051d0 <ILI9341_Putc+0x154>)
 80050ca:	8818      	ldrh	r0, [r3, #0]
 80050cc:	4b41      	ldr	r3, [pc, #260]	; (80051d4 <ILI9341_Putc+0x158>)
 80050ce:	8819      	ldrh	r1, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	781b      	ldrb	r3, [r3, #0]
 80050d4:	b29a      	uxth	r2, r3
 80050d6:	4b3e      	ldr	r3, [pc, #248]	; (80051d0 <ILI9341_Putc+0x154>)
 80050d8:	881b      	ldrh	r3, [r3, #0]
 80050da:	4413      	add	r3, r2
 80050dc:	b29c      	uxth	r4, r3
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	785b      	ldrb	r3, [r3, #1]
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	4b3b      	ldr	r3, [pc, #236]	; (80051d4 <ILI9341_Putc+0x158>)
 80050e6:	881b      	ldrh	r3, [r3, #0]
 80050e8:	4413      	add	r3, r2
 80050ea:	b29a      	uxth	r2, r3
 80050ec:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80050ee:	9300      	str	r3, [sp, #0]
 80050f0:	4613      	mov	r3, r2
 80050f2:	4622      	mov	r2, r4
 80050f4:	f7ff fe8a 	bl	8004e0c <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 80050f8:	2300      	movs	r3, #0
 80050fa:	627b      	str	r3, [r7, #36]	; 0x24
 80050fc:	e054      	b.n	80051a8 <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	7a1b      	ldrb	r3, [r3, #8]
 8005102:	2b01      	cmp	r3, #1
 8005104:	d111      	bne.n	800512a <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 800510c:	7afb      	ldrb	r3, [r7, #11]
 800510e:	3b20      	subs	r3, #32
 8005110:	687a      	ldr	r2, [r7, #4]
 8005112:	7852      	ldrb	r2, [r2, #1]
 8005114:	fb02 f303 	mul.w	r3, r2, r3
 8005118:	461a      	mov	r2, r3
 800511a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800511c:	4413      	add	r3, r2
 800511e:	697a      	ldr	r2, [r7, #20]
 8005120:	4413      	add	r3, r2
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	021b      	lsls	r3, r3, #8
 8005126:	623b      	str	r3, [r7, #32]
 8005128:	e017      	b.n	800515a <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	7a1b      	ldrb	r3, [r3, #8]
 800512e:	2b02      	cmp	r3, #2
 8005130:	d111      	bne.n	8005156 <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 8005138:	7afb      	ldrb	r3, [r7, #11]
 800513a:	3b20      	subs	r3, #32
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	7852      	ldrb	r2, [r2, #1]
 8005140:	fb02 f303 	mul.w	r3, r2, r3
 8005144:	461a      	mov	r2, r3
 8005146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005148:	4413      	add	r3, r2
 800514a:	005b      	lsls	r3, r3, #1
 800514c:	69ba      	ldr	r2, [r7, #24]
 800514e:	4413      	add	r3, r2
 8005150:	881b      	ldrh	r3, [r3, #0]
 8005152:	623b      	str	r3, [r7, #32]
 8005154:	e001      	b.n	800515a <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 8005156:	2300      	movs	r3, #0
 8005158:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 800515a:	2300      	movs	r3, #0
 800515c:	61fb      	str	r3, [r7, #28]
 800515e:	e01a      	b.n	8005196 <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 8005160:	6a3a      	ldr	r2, [r7, #32]
 8005162:	69fb      	ldr	r3, [r7, #28]
 8005164:	fa02 f303 	lsl.w	r3, r2, r3
 8005168:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00f      	beq.n	8005190 <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	b29a      	uxth	r2, r3
 8005174:	4b16      	ldr	r3, [pc, #88]	; (80051d0 <ILI9341_Putc+0x154>)
 8005176:	881b      	ldrh	r3, [r3, #0]
 8005178:	4413      	add	r3, r2
 800517a:	b298      	uxth	r0, r3
 800517c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517e:	b29a      	uxth	r2, r3
 8005180:	4b14      	ldr	r3, [pc, #80]	; (80051d4 <ILI9341_Putc+0x158>)
 8005182:	881b      	ldrh	r3, [r3, #0]
 8005184:	4413      	add	r3, r2
 8005186:	b29b      	uxth	r3, r3
 8005188:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800518a:	4619      	mov	r1, r3
 800518c:	f7ff fdba 	bl	8004d04 <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 8005190:	69fb      	ldr	r3, [r7, #28]
 8005192:	3301      	adds	r3, #1
 8005194:	61fb      	str	r3, [r7, #28]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	781b      	ldrb	r3, [r3, #0]
 800519a:	461a      	mov	r2, r3
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	4293      	cmp	r3, r2
 80051a0:	d3de      	bcc.n	8005160 <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 80051a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a4:	3301      	adds	r3, #1
 80051a6:	627b      	str	r3, [r7, #36]	; 0x24
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	785b      	ldrb	r3, [r3, #1]
 80051ac:	461a      	mov	r2, r3
 80051ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d3a4      	bcc.n	80050fe <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	b29a      	uxth	r2, r3
 80051ba:	4b05      	ldr	r3, [pc, #20]	; (80051d0 <ILI9341_Putc+0x154>)
 80051bc:	881b      	ldrh	r3, [r3, #0]
 80051be:	4413      	add	r3, r2
 80051c0:	b29a      	uxth	r2, r3
 80051c2:	4b03      	ldr	r3, [pc, #12]	; (80051d0 <ILI9341_Putc+0x154>)
 80051c4:	801a      	strh	r2, [r3, #0]
}
 80051c6:	bf00      	nop
 80051c8:	372c      	adds	r7, #44	; 0x2c
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd90      	pop	{r4, r7, pc}
 80051ce:	bf00      	nop
 80051d0:	200010d8 	.word	0x200010d8
 80051d4:	200010e2 	.word	0x200010e2
 80051d8:	200010dc 	.word	0x200010dc

080051dc <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 80051dc:	b590      	push	{r4, r7, lr}
 80051de:	b08d      	sub	sp, #52	; 0x34
 80051e0:	af02      	add	r7, sp, #8
 80051e2:	4604      	mov	r4, r0
 80051e4:	4608      	mov	r0, r1
 80051e6:	4611      	mov	r1, r2
 80051e8:	461a      	mov	r2, r3
 80051ea:	4623      	mov	r3, r4
 80051ec:	80fb      	strh	r3, [r7, #6]
 80051ee:	4603      	mov	r3, r0
 80051f0:	80bb      	strh	r3, [r7, #4]
 80051f2:	460b      	mov	r3, r1
 80051f4:	807b      	strh	r3, [r7, #2]
 80051f6:	4613      	mov	r3, r2
 80051f8:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 80051fa:	2300      	movs	r3, #0
 80051fc:	61bb      	str	r3, [r7, #24]
 80051fe:	2300      	movs	r3, #0
 8005200:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 8005202:	2300      	movs	r3, #0
 8005204:	627b      	str	r3, [r7, #36]	; 0x24
 8005206:	2300      	movs	r3, #0
 8005208:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 800520a:	2300      	movs	r3, #0
 800520c:	613b      	str	r3, [r7, #16]
 800520e:	2300      	movs	r3, #0
 8005210:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 8005212:	2300      	movs	r3, #0
 8005214:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 8005216:	887a      	ldrh	r2, [r7, #2]
 8005218:	88fb      	ldrh	r3, [r7, #6]
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 800521e:	883a      	ldrh	r2, [r7, #0]
 8005220:	88bb      	ldrh	r3, [r7, #4]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 8005226:	69bb      	ldr	r3, [r7, #24]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d117      	bne.n	800525c <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 800522c:	883a      	ldrh	r2, [r7, #0]
 800522e:	88bb      	ldrh	r3, [r7, #4]
 8005230:	429a      	cmp	r2, r3
 8005232:	d909      	bls.n	8005248 <ILI9341_DrawLine+0x6c>
 8005234:	883c      	ldrh	r4, [r7, #0]
 8005236:	88fa      	ldrh	r2, [r7, #6]
 8005238:	88b9      	ldrh	r1, [r7, #4]
 800523a:	88f8      	ldrh	r0, [r7, #6]
 800523c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800523e:	9300      	str	r3, [sp, #0]
 8005240:	4623      	mov	r3, r4
 8005242:	f7ff fde3 	bl	8004e0c <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 8005246:	e0a6      	b.n	8005396 <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 8005248:	88bc      	ldrh	r4, [r7, #4]
 800524a:	88fa      	ldrh	r2, [r7, #6]
 800524c:	8839      	ldrh	r1, [r7, #0]
 800524e:	88f8      	ldrh	r0, [r7, #6]
 8005250:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005252:	9300      	str	r3, [sp, #0]
 8005254:	4623      	mov	r3, r4
 8005256:	f7ff fdd9 	bl	8004e0c <ILI9341_INT_Fill>
        return;
 800525a:	e09c      	b.n	8005396 <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	2b00      	cmp	r3, #0
 8005260:	dd02      	ble.n	8005268 <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 8005262:	2301      	movs	r3, #1
 8005264:	627b      	str	r3, [r7, #36]	; 0x24
 8005266:	e002      	b.n	800526e <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 8005268:	f04f 33ff 	mov.w	r3, #4294967295
 800526c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d117      	bne.n	80052a4 <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 8005274:	887a      	ldrh	r2, [r7, #2]
 8005276:	88fb      	ldrh	r3, [r7, #6]
 8005278:	429a      	cmp	r2, r3
 800527a:	d909      	bls.n	8005290 <ILI9341_DrawLine+0xb4>
 800527c:	88bc      	ldrh	r4, [r7, #4]
 800527e:	887a      	ldrh	r2, [r7, #2]
 8005280:	88b9      	ldrh	r1, [r7, #4]
 8005282:	88f8      	ldrh	r0, [r7, #6]
 8005284:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005286:	9300      	str	r3, [sp, #0]
 8005288:	4623      	mov	r3, r4
 800528a:	f7ff fdbf 	bl	8004e0c <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 800528e:	e082      	b.n	8005396 <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 8005290:	88bc      	ldrh	r4, [r7, #4]
 8005292:	88fa      	ldrh	r2, [r7, #6]
 8005294:	88b9      	ldrh	r1, [r7, #4]
 8005296:	8878      	ldrh	r0, [r7, #2]
 8005298:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800529a:	9300      	str	r3, [sp, #0]
 800529c:	4623      	mov	r3, r4
 800529e:	f7ff fdb5 	bl	8004e0c <ILI9341_INT_Fill>
        return;
 80052a2:	e078      	b.n	8005396 <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	dd02      	ble.n	80052b0 <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 80052aa:	2301      	movs	r3, #1
 80052ac:	623b      	str	r3, [r7, #32]
 80052ae:	e002      	b.n	80052b6 <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 80052b0:	f04f 33ff 	mov.w	r3, #4294967295
 80052b4:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 80052b6:	69bb      	ldr	r3, [r7, #24]
 80052b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052ba:	fb02 f303 	mul.w	r3, r2, r3
 80052be:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	6a3a      	ldr	r2, [r7, #32]
 80052c4:	fb02 f303 	mul.w	r3, r2, r3
 80052c8:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 80052ca:	69bb      	ldr	r3, [r7, #24]
 80052cc:	005b      	lsls	r3, r3, #1
 80052ce:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 80052d6:	69ba      	ldr	r2, [r7, #24]
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	429a      	cmp	r2, r3
 80052dc:	db2d      	blt.n	800533a <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 80052de:	68fa      	ldr	r2, [r7, #12]
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	1ad3      	subs	r3, r2, r3
 80052e4:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 80052e6:	e01d      	b.n	8005324 <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 80052e8:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80052ea:	88b9      	ldrh	r1, [r7, #4]
 80052ec:	88fb      	ldrh	r3, [r7, #6]
 80052ee:	4618      	mov	r0, r3
 80052f0:	f7ff fd08 	bl	8004d04 <ILI9341_DrawPixel>
            x0 += dx_sym;
 80052f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f6:	b29a      	uxth	r2, r3
 80052f8:	88fb      	ldrh	r3, [r7, #6]
 80052fa:	4413      	add	r3, r2
 80052fc:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	2b00      	cmp	r3, #0
 8005302:	da04      	bge.n	800530e <ILI9341_DrawLine+0x132>
                di += dy_x2;
 8005304:	69fa      	ldr	r2, [r7, #28]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	4413      	add	r3, r2
 800530a:	61fb      	str	r3, [r7, #28]
 800530c:	e00a      	b.n	8005324 <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 800530e:	68fa      	ldr	r2, [r7, #12]
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	69fa      	ldr	r2, [r7, #28]
 8005316:	4413      	add	r3, r2
 8005318:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 800531a:	6a3b      	ldr	r3, [r7, #32]
 800531c:	b29a      	uxth	r2, r3
 800531e:	88bb      	ldrh	r3, [r7, #4]
 8005320:	4413      	add	r3, r2
 8005322:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 8005324:	88fa      	ldrh	r2, [r7, #6]
 8005326:	887b      	ldrh	r3, [r7, #2]
 8005328:	429a      	cmp	r2, r3
 800532a:	d1dd      	bne.n	80052e8 <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 800532c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800532e:	88b9      	ldrh	r1, [r7, #4]
 8005330:	88fb      	ldrh	r3, [r7, #6]
 8005332:	4618      	mov	r0, r3
 8005334:	f7ff fce6 	bl	8004d04 <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 8005338:	e02c      	b.n	8005394 <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 800533a:	693a      	ldr	r2, [r7, #16]
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 8005342:	e01d      	b.n	8005380 <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 8005344:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005346:	88b9      	ldrh	r1, [r7, #4]
 8005348:	88fb      	ldrh	r3, [r7, #6]
 800534a:	4618      	mov	r0, r3
 800534c:	f7ff fcda 	bl	8004d04 <ILI9341_DrawPixel>
            y0 += dy_sym;
 8005350:	6a3b      	ldr	r3, [r7, #32]
 8005352:	b29a      	uxth	r2, r3
 8005354:	88bb      	ldrh	r3, [r7, #4]
 8005356:	4413      	add	r3, r2
 8005358:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 800535a:	69fb      	ldr	r3, [r7, #28]
 800535c:	2b00      	cmp	r3, #0
 800535e:	da04      	bge.n	800536a <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 8005360:	69fa      	ldr	r2, [r7, #28]
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	4413      	add	r3, r2
 8005366:	61fb      	str	r3, [r7, #28]
 8005368:	e00a      	b.n	8005380 <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 800536a:	693a      	ldr	r2, [r7, #16]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	69fa      	ldr	r2, [r7, #28]
 8005372:	4413      	add	r3, r2
 8005374:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 8005376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005378:	b29a      	uxth	r2, r3
 800537a:	88fb      	ldrh	r3, [r7, #6]
 800537c:	4413      	add	r3, r2
 800537e:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 8005380:	88ba      	ldrh	r2, [r7, #4]
 8005382:	883b      	ldrh	r3, [r7, #0]
 8005384:	429a      	cmp	r2, r3
 8005386:	d1dd      	bne.n	8005344 <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 8005388:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800538a:	88b9      	ldrh	r1, [r7, #4]
 800538c:	88fb      	ldrh	r3, [r7, #6]
 800538e:	4618      	mov	r0, r3
 8005390:	f7ff fcb8 	bl	8004d04 <ILI9341_DrawPixel>
    return;
 8005394:	bf00      	nop
}
 8005396:	372c      	adds	r7, #44	; 0x2c
 8005398:	46bd      	mov	sp, r7
 800539a:	bd90      	pop	{r4, r7, pc}

0800539c <ILI9341_DrawRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 800539c:	b590      	push	{r4, r7, lr}
 800539e:	b085      	sub	sp, #20
 80053a0:	af02      	add	r7, sp, #8
 80053a2:	4604      	mov	r4, r0
 80053a4:	4608      	mov	r0, r1
 80053a6:	4611      	mov	r1, r2
 80053a8:	461a      	mov	r2, r3
 80053aa:	4623      	mov	r3, r4
 80053ac:	80fb      	strh	r3, [r7, #6]
 80053ae:	4603      	mov	r3, r0
 80053b0:	80bb      	strh	r3, [r7, #4]
 80053b2:	460b      	mov	r3, r1
 80053b4:	807b      	strh	r3, [r7, #2]
 80053b6:	4613      	mov	r3, r2
 80053b8:	803b      	strh	r3, [r7, #0]
	ILI9341_DrawLine(x0, y0, x1, y0, color); //Top
 80053ba:	88bc      	ldrh	r4, [r7, #4]
 80053bc:	887a      	ldrh	r2, [r7, #2]
 80053be:	88b9      	ldrh	r1, [r7, #4]
 80053c0:	88f8      	ldrh	r0, [r7, #6]
 80053c2:	8b3b      	ldrh	r3, [r7, #24]
 80053c4:	9300      	str	r3, [sp, #0]
 80053c6:	4623      	mov	r3, r4
 80053c8:	f7ff ff08 	bl	80051dc <ILI9341_DrawLine>
	ILI9341_DrawLine(x0, y0, x0, y1, color);	//Left
 80053cc:	883c      	ldrh	r4, [r7, #0]
 80053ce:	88fa      	ldrh	r2, [r7, #6]
 80053d0:	88b9      	ldrh	r1, [r7, #4]
 80053d2:	88f8      	ldrh	r0, [r7, #6]
 80053d4:	8b3b      	ldrh	r3, [r7, #24]
 80053d6:	9300      	str	r3, [sp, #0]
 80053d8:	4623      	mov	r3, r4
 80053da:	f7ff feff 	bl	80051dc <ILI9341_DrawLine>
	ILI9341_DrawLine(x1, y0, x1, y1, color);	//Right
 80053de:	883c      	ldrh	r4, [r7, #0]
 80053e0:	887a      	ldrh	r2, [r7, #2]
 80053e2:	88b9      	ldrh	r1, [r7, #4]
 80053e4:	8878      	ldrh	r0, [r7, #2]
 80053e6:	8b3b      	ldrh	r3, [r7, #24]
 80053e8:	9300      	str	r3, [sp, #0]
 80053ea:	4623      	mov	r3, r4
 80053ec:	f7ff fef6 	bl	80051dc <ILI9341_DrawLine>
	ILI9341_DrawLine(x0, y1, x1, y1, color);	//Bottom
 80053f0:	883c      	ldrh	r4, [r7, #0]
 80053f2:	887a      	ldrh	r2, [r7, #2]
 80053f4:	8839      	ldrh	r1, [r7, #0]
 80053f6:	88f8      	ldrh	r0, [r7, #6]
 80053f8:	8b3b      	ldrh	r3, [r7, #24]
 80053fa:	9300      	str	r3, [sp, #0]
 80053fc:	4623      	mov	r3, r4
 80053fe:	f7ff feed 	bl	80051dc <ILI9341_DrawLine>
}
 8005402:	bf00      	nop
 8005404:	370c      	adds	r7, #12
 8005406:	46bd      	mov	sp, r7
 8005408:	bd90      	pop	{r4, r7, pc}
	...

0800540c <ILI9341_DrawFilledRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawFilledRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 800540c:	b590      	push	{r4, r7, lr}
 800540e:	b087      	sub	sp, #28
 8005410:	af02      	add	r7, sp, #8
 8005412:	4604      	mov	r4, r0
 8005414:	4608      	mov	r0, r1
 8005416:	4611      	mov	r1, r2
 8005418:	461a      	mov	r2, r3
 800541a:	4623      	mov	r3, r4
 800541c:	80fb      	strh	r3, [r7, #6]
 800541e:	4603      	mov	r3, r0
 8005420:	80bb      	strh	r3, [r7, #4]
 8005422:	460b      	mov	r3, r1
 8005424:	807b      	strh	r3, [r7, #2]
 8005426:	4613      	mov	r3, r2
 8005428:	803b      	strh	r3, [r7, #0]
	uint16_t tmp;
	
	/* Check correction */
	if (x0 > x1) {
 800542a:	88fa      	ldrh	r2, [r7, #6]
 800542c:	887b      	ldrh	r3, [r7, #2]
 800542e:	429a      	cmp	r2, r3
 8005430:	d905      	bls.n	800543e <ILI9341_DrawFilledRectangle+0x32>
		tmp = x0;
 8005432:	88fb      	ldrh	r3, [r7, #6]
 8005434:	81fb      	strh	r3, [r7, #14]
		x0 = x1;
 8005436:	887b      	ldrh	r3, [r7, #2]
 8005438:	80fb      	strh	r3, [r7, #6]
		x1 = tmp;
 800543a:	89fb      	ldrh	r3, [r7, #14]
 800543c:	807b      	strh	r3, [r7, #2]
	}
	if (y0 > y1) {
 800543e:	88ba      	ldrh	r2, [r7, #4]
 8005440:	883b      	ldrh	r3, [r7, #0]
 8005442:	429a      	cmp	r2, r3
 8005444:	d905      	bls.n	8005452 <ILI9341_DrawFilledRectangle+0x46>
		tmp = y0;
 8005446:	88bb      	ldrh	r3, [r7, #4]
 8005448:	81fb      	strh	r3, [r7, #14]
		y0 = y1;
 800544a:	883b      	ldrh	r3, [r7, #0]
 800544c:	80bb      	strh	r3, [r7, #4]
		y1 = tmp;
 800544e:	89fb      	ldrh	r3, [r7, #14]
 8005450:	803b      	strh	r3, [r7, #0]
	}
	
	/* Fill rectangle */
	ILI9341_INT_Fill(x0, y0, x1, y1, color);
 8005452:	883c      	ldrh	r4, [r7, #0]
 8005454:	887a      	ldrh	r2, [r7, #2]
 8005456:	88b9      	ldrh	r1, [r7, #4]
 8005458:	88f8      	ldrh	r0, [r7, #6]
 800545a:	8c3b      	ldrh	r3, [r7, #32]
 800545c:	9300      	str	r3, [sp, #0]
 800545e:	4623      	mov	r3, r4
 8005460:	f7ff fcd4 	bl	8004e0c <ILI9341_INT_Fill>
	
	/* CS HIGH back */
	ILI9341_CS_SET();
 8005464:	2201      	movs	r2, #1
 8005466:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800546a:	4803      	ldr	r0, [pc, #12]	; (8005478 <ILI9341_DrawFilledRectangle+0x6c>)
 800546c:	f001 f843 	bl	80064f6 <HAL_GPIO_WritePin>
}
 8005470:	bf00      	nop
 8005472:	3714      	adds	r7, #20
 8005474:	46bd      	mov	sp, r7
 8005476:	bd90      	pop	{r4, r7, pc}
 8005478:	40010c00 	.word	0x40010c00

0800547c <ILI9341_DrawFilledCircle>:
 * @param  y0: Y coordinate of center circle point
 * @param  r: Circle radius
 * @param  color: Circle color
 * @retval None
 */
void ILI9341_DrawFilledCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 800547c:	b590      	push	{r4, r7, lr}
 800547e:	b089      	sub	sp, #36	; 0x24
 8005480:	af02      	add	r7, sp, #8
 8005482:	4604      	mov	r4, r0
 8005484:	4608      	mov	r0, r1
 8005486:	4611      	mov	r1, r2
 8005488:	461a      	mov	r2, r3
 800548a:	4623      	mov	r3, r4
 800548c:	80fb      	strh	r3, [r7, #6]
 800548e:	4603      	mov	r3, r0
 8005490:	80bb      	strh	r3, [r7, #4]
 8005492:	460b      	mov	r3, r1
 8005494:	807b      	strh	r3, [r7, #2]
 8005496:	4613      	mov	r3, r2
 8005498:	803b      	strh	r3, [r7, #0]
	int16_t f = 1 - r;
 800549a:	887b      	ldrh	r3, [r7, #2]
 800549c:	f1c3 0301 	rsb	r3, r3, #1
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 80054a4:	2301      	movs	r3, #1
 80054a6:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 80054a8:	887b      	ldrh	r3, [r7, #2]
 80054aa:	461a      	mov	r2, r3
 80054ac:	03d2      	lsls	r2, r2, #15
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	005b      	lsls	r3, r3, #1
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 80054b6:	2300      	movs	r3, #0
 80054b8:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 80054ba:	887b      	ldrh	r3, [r7, #2]
 80054bc:	81fb      	strh	r3, [r7, #14]

    ILI9341_DrawPixel(x0, y0 + r, color);
 80054be:	88f8      	ldrh	r0, [r7, #6]
 80054c0:	88ba      	ldrh	r2, [r7, #4]
 80054c2:	887b      	ldrh	r3, [r7, #2]
 80054c4:	4413      	add	r3, r2
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	883a      	ldrh	r2, [r7, #0]
 80054ca:	4619      	mov	r1, r3
 80054cc:	f7ff fc1a 	bl	8004d04 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0, y0 - r, color);
 80054d0:	88f8      	ldrh	r0, [r7, #6]
 80054d2:	88ba      	ldrh	r2, [r7, #4]
 80054d4:	887b      	ldrh	r3, [r7, #2]
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	b29b      	uxth	r3, r3
 80054da:	883a      	ldrh	r2, [r7, #0]
 80054dc:	4619      	mov	r1, r3
 80054de:	f7ff fc11 	bl	8004d04 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 + r, y0, color);
 80054e2:	88fa      	ldrh	r2, [r7, #6]
 80054e4:	887b      	ldrh	r3, [r7, #2]
 80054e6:	4413      	add	r3, r2
 80054e8:	b29b      	uxth	r3, r3
 80054ea:	88b9      	ldrh	r1, [r7, #4]
 80054ec:	883a      	ldrh	r2, [r7, #0]
 80054ee:	4618      	mov	r0, r3
 80054f0:	f7ff fc08 	bl	8004d04 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 - r, y0, color);
 80054f4:	88fa      	ldrh	r2, [r7, #6]
 80054f6:	887b      	ldrh	r3, [r7, #2]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	88b9      	ldrh	r1, [r7, #4]
 80054fe:	883a      	ldrh	r2, [r7, #0]
 8005500:	4618      	mov	r0, r3
 8005502:	f7ff fbff 	bl	8004d04 <ILI9341_DrawPixel>
    ILI9341_DrawLine(x0 - r, y0, x0 + r, y0, color);
 8005506:	88fa      	ldrh	r2, [r7, #6]
 8005508:	887b      	ldrh	r3, [r7, #2]
 800550a:	1ad3      	subs	r3, r2, r3
 800550c:	b298      	uxth	r0, r3
 800550e:	88b9      	ldrh	r1, [r7, #4]
 8005510:	88fa      	ldrh	r2, [r7, #6]
 8005512:	887b      	ldrh	r3, [r7, #2]
 8005514:	4413      	add	r3, r2
 8005516:	b29a      	uxth	r2, r3
 8005518:	88bc      	ldrh	r4, [r7, #4]
 800551a:	883b      	ldrh	r3, [r7, #0]
 800551c:	9300      	str	r3, [sp, #0]
 800551e:	4623      	mov	r3, r4
 8005520:	f7ff fe5c 	bl	80051dc <ILI9341_DrawLine>

    while (x < y) {
 8005524:	e079      	b.n	800561a <ILI9341_DrawFilledCircle+0x19e>
        if (f >= 0) {
 8005526:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800552a:	2b00      	cmp	r3, #0
 800552c:	db0e      	blt.n	800554c <ILI9341_DrawFilledCircle+0xd0>
            y--;
 800552e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005532:	b29b      	uxth	r3, r3
 8005534:	3b01      	subs	r3, #1
 8005536:	b29b      	uxth	r3, r3
 8005538:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 800553a:	8a7b      	ldrh	r3, [r7, #18]
 800553c:	3302      	adds	r3, #2
 800553e:	b29b      	uxth	r3, r3
 8005540:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 8005542:	8afa      	ldrh	r2, [r7, #22]
 8005544:	8a7b      	ldrh	r3, [r7, #18]
 8005546:	4413      	add	r3, r2
 8005548:	b29b      	uxth	r3, r3
 800554a:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 800554c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005550:	b29b      	uxth	r3, r3
 8005552:	3301      	adds	r3, #1
 8005554:	b29b      	uxth	r3, r3
 8005556:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8005558:	8abb      	ldrh	r3, [r7, #20]
 800555a:	3302      	adds	r3, #2
 800555c:	b29b      	uxth	r3, r3
 800555e:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 8005560:	8afa      	ldrh	r2, [r7, #22]
 8005562:	8abb      	ldrh	r3, [r7, #20]
 8005564:	4413      	add	r3, r2
 8005566:	b29b      	uxth	r3, r3
 8005568:	82fb      	strh	r3, [r7, #22]

        ILI9341_DrawLine(x0 - x, y0 + y, x0 + x, y0 + y, color);
 800556a:	88fa      	ldrh	r2, [r7, #6]
 800556c:	8a3b      	ldrh	r3, [r7, #16]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	b298      	uxth	r0, r3
 8005572:	88ba      	ldrh	r2, [r7, #4]
 8005574:	89fb      	ldrh	r3, [r7, #14]
 8005576:	4413      	add	r3, r2
 8005578:	b299      	uxth	r1, r3
 800557a:	88fa      	ldrh	r2, [r7, #6]
 800557c:	8a3b      	ldrh	r3, [r7, #16]
 800557e:	4413      	add	r3, r2
 8005580:	b29c      	uxth	r4, r3
 8005582:	88ba      	ldrh	r2, [r7, #4]
 8005584:	89fb      	ldrh	r3, [r7, #14]
 8005586:	4413      	add	r3, r2
 8005588:	b29a      	uxth	r2, r3
 800558a:	883b      	ldrh	r3, [r7, #0]
 800558c:	9300      	str	r3, [sp, #0]
 800558e:	4613      	mov	r3, r2
 8005590:	4622      	mov	r2, r4
 8005592:	f7ff fe23 	bl	80051dc <ILI9341_DrawLine>
        ILI9341_DrawLine(x0 + x, y0 - y, x0 - x, y0 - y, color);
 8005596:	88fa      	ldrh	r2, [r7, #6]
 8005598:	8a3b      	ldrh	r3, [r7, #16]
 800559a:	4413      	add	r3, r2
 800559c:	b298      	uxth	r0, r3
 800559e:	88ba      	ldrh	r2, [r7, #4]
 80055a0:	89fb      	ldrh	r3, [r7, #14]
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	b299      	uxth	r1, r3
 80055a6:	88fa      	ldrh	r2, [r7, #6]
 80055a8:	8a3b      	ldrh	r3, [r7, #16]
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	b29c      	uxth	r4, r3
 80055ae:	88ba      	ldrh	r2, [r7, #4]
 80055b0:	89fb      	ldrh	r3, [r7, #14]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	b29a      	uxth	r2, r3
 80055b6:	883b      	ldrh	r3, [r7, #0]
 80055b8:	9300      	str	r3, [sp, #0]
 80055ba:	4613      	mov	r3, r2
 80055bc:	4622      	mov	r2, r4
 80055be:	f7ff fe0d 	bl	80051dc <ILI9341_DrawLine>

        ILI9341_DrawLine(x0 + y, y0 + x, x0 - y, y0 + x, color);
 80055c2:	88fa      	ldrh	r2, [r7, #6]
 80055c4:	89fb      	ldrh	r3, [r7, #14]
 80055c6:	4413      	add	r3, r2
 80055c8:	b298      	uxth	r0, r3
 80055ca:	88ba      	ldrh	r2, [r7, #4]
 80055cc:	8a3b      	ldrh	r3, [r7, #16]
 80055ce:	4413      	add	r3, r2
 80055d0:	b299      	uxth	r1, r3
 80055d2:	88fa      	ldrh	r2, [r7, #6]
 80055d4:	89fb      	ldrh	r3, [r7, #14]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	b29c      	uxth	r4, r3
 80055da:	88ba      	ldrh	r2, [r7, #4]
 80055dc:	8a3b      	ldrh	r3, [r7, #16]
 80055de:	4413      	add	r3, r2
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	883b      	ldrh	r3, [r7, #0]
 80055e4:	9300      	str	r3, [sp, #0]
 80055e6:	4613      	mov	r3, r2
 80055e8:	4622      	mov	r2, r4
 80055ea:	f7ff fdf7 	bl	80051dc <ILI9341_DrawLine>
        ILI9341_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, color);
 80055ee:	88fa      	ldrh	r2, [r7, #6]
 80055f0:	89fb      	ldrh	r3, [r7, #14]
 80055f2:	4413      	add	r3, r2
 80055f4:	b298      	uxth	r0, r3
 80055f6:	88ba      	ldrh	r2, [r7, #4]
 80055f8:	8a3b      	ldrh	r3, [r7, #16]
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	b299      	uxth	r1, r3
 80055fe:	88fa      	ldrh	r2, [r7, #6]
 8005600:	89fb      	ldrh	r3, [r7, #14]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	b29c      	uxth	r4, r3
 8005606:	88ba      	ldrh	r2, [r7, #4]
 8005608:	8a3b      	ldrh	r3, [r7, #16]
 800560a:	1ad3      	subs	r3, r2, r3
 800560c:	b29a      	uxth	r2, r3
 800560e:	883b      	ldrh	r3, [r7, #0]
 8005610:	9300      	str	r3, [sp, #0]
 8005612:	4613      	mov	r3, r2
 8005614:	4622      	mov	r2, r4
 8005616:	f7ff fde1 	bl	80051dc <ILI9341_DrawLine>
    while (x < y) {
 800561a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800561e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005622:	429a      	cmp	r2, r3
 8005624:	f6ff af7f 	blt.w	8005526 <ILI9341_DrawFilledCircle+0xaa>
    }
}
 8005628:	bf00      	nop
 800562a:	bf00      	nop
 800562c:	371c      	adds	r7, #28
 800562e:	46bd      	mov	sp, r7
 8005630:	bd90      	pop	{r4, r7, pc}
	...

08005634 <ILI9341_getOptions>:
/**
 * @brief  Returns ILI9341 options
 * @retval ILI9341_Opts : options
 */

ILI931_Options_t ILI9341_getOptions(void){
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
	return ILI9341_Opts;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	4a05      	ldr	r2, [pc, #20]	; (8005654 <ILI9341_getOptions+0x20>)
 8005640:	6811      	ldr	r1, [r2, #0]
 8005642:	6019      	str	r1, [r3, #0]
 8005644:	8892      	ldrh	r2, [r2, #4]
 8005646:	809a      	strh	r2, [r3, #4]
}
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	bc80      	pop	{r7}
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop
 8005654:	200010dc 	.word	0x200010dc

08005658 <XPT2046_init>:


/**
 * @brief init function for XPT2046 lib
 */
void XPT2046_init(void){
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af02      	add	r7, sp, #8

	// Initialise SPI
	SPI_Init(XPT2046_SPI);
 800565e:	480f      	ldr	r0, [pc, #60]	; (800569c <XPT2046_init+0x44>)
 8005660:	f7fd f9ea 	bl	8002a38 <SPI_Init>
	BSP_GPIO_PinCfg(PIN_CS_TOUCH,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8005664:	2303      	movs	r3, #3
 8005666:	9300      	str	r3, [sp, #0]
 8005668:	2300      	movs	r3, #0
 800566a:	2201      	movs	r2, #1
 800566c:	2101      	movs	r1, #1
 800566e:	480c      	ldr	r0, [pc, #48]	; (80056a0 <XPT2046_init+0x48>)
 8005670:	f7fd f9b2 	bl	80029d8 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(PIN_IRQ_TOUCH,GPIO_MODE_INPUT,GPIO_PULLDOWN,GPIO_SPEED_FREQ_HIGH);
 8005674:	2303      	movs	r3, #3
 8005676:	9300      	str	r3, [sp, #0]
 8005678:	2302      	movs	r3, #2
 800567a:	2200      	movs	r2, #0
 800567c:	2110      	movs	r1, #16
 800567e:	4809      	ldr	r0, [pc, #36]	; (80056a4 <XPT2046_init+0x4c>)
 8005680:	f7fd f9aa 	bl	80029d8 <BSP_GPIO_PinCfg>
	XPT2046_CS_SET();
 8005684:	2201      	movs	r2, #1
 8005686:	2101      	movs	r1, #1
 8005688:	4805      	ldr	r0, [pc, #20]	; (80056a0 <XPT2046_init+0x48>)
 800568a:	f000 ff34 	bl	80064f6 <HAL_GPIO_WritePin>

	XPT2046_getReading(CONTROL_BYTE_START
 800568e:	20d0      	movs	r0, #208	; 0xd0
 8005690:	f000 f9b8 	bl	8005a04 <XPT2046_getReading>
					   | CONTROL_BYTE_CHANNEL_SELECT_X
					   | CONTROL_BYTE_MODE_12_BIT
					   | CONTROL_BYTE_SD_DIFFERENTIAL
					   | CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
}
 8005694:	bf00      	nop
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	40013000 	.word	0x40013000
 80056a0:	40010c00 	.word	0x40010c00
 80056a4:	40010800 	.word	0x40010800

080056a8 <XPT2046_getCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b08e      	sub	sp, #56	; 0x38
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	4613      	mov	r3, r2
 80056b4:	71fb      	strb	r3, [r7, #7]
	Uint8 i, j;
	Sint16 allX[7] , allY[7];
	bool_e ret;
	for (i=0; i < 7 ; i++){
 80056b6:	2300      	movs	r3, #0
 80056b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80056bc:	e020      	b.n	8005700 <XPT2046_getCoordinates+0x58>

		allY[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 80056be:	2090      	movs	r0, #144	; 0x90
 80056c0:	f000 f9a0 	bl	8005a04 <XPT2046_getReading>
 80056c4:	4603      	mov	r3, r0
 80056c6:	461a      	mov	r2, r3
 80056c8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80056cc:	b212      	sxth	r2, r2
 80056ce:	005b      	lsls	r3, r3, #1
 80056d0:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80056d4:	440b      	add	r3, r1
 80056d6:	f823 2c28 	strh.w	r2, [r3, #-40]
										| CONTROL_BYTE_CHANNEL_SELECT_Y
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);

		allX[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 80056da:	20d0      	movs	r0, #208	; 0xd0
 80056dc:	f000 f992 	bl	8005a04 <XPT2046_getReading>
 80056e0:	4603      	mov	r3, r0
 80056e2:	461a      	mov	r2, r3
 80056e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80056e8:	b212      	sxth	r2, r2
 80056ea:	005b      	lsls	r3, r3, #1
 80056ec:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80056f0:	440b      	add	r3, r1
 80056f2:	f823 2c18 	strh.w	r2, [r3, #-24]
	for (i=0; i < 7 ; i++){
 80056f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80056fa:	3301      	adds	r3, #1
 80056fc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005700:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005704:	2b06      	cmp	r3, #6
 8005706:	d9da      	bls.n	80056be <XPT2046_getCoordinates+0x16>
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
	}

	for (i=0; i < 4 ; i++){
 8005708:	2300      	movs	r3, #0
 800570a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800570e:	e070      	b.n	80057f2 <XPT2046_getCoordinates+0x14a>
		for (j=i; j < 7 ; j++) {
 8005710:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005714:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8005718:	e062      	b.n	80057e0 <XPT2046_getCoordinates+0x138>
			Sint16 temp = allX[i];
 800571a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800571e:	005b      	lsls	r3, r3, #1
 8005720:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005724:	4413      	add	r3, r2
 8005726:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800572a:	85fb      	strh	r3, [r7, #46]	; 0x2e
			if(temp > allX[j]){
 800572c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005730:	005b      	lsls	r3, r3, #1
 8005732:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005736:	4413      	add	r3, r2
 8005738:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 800573c:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8005740:	429a      	cmp	r2, r3
 8005742:	dd19      	ble.n	8005778 <XPT2046_getCoordinates+0xd0>
				allX[i] = allX[j];
 8005744:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005748:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800574c:	005b      	lsls	r3, r3, #1
 800574e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8005752:	440b      	add	r3, r1
 8005754:	f933 1c18 	ldrsh.w	r1, [r3, #-24]
 8005758:	0053      	lsls	r3, r2, #1
 800575a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800575e:	4413      	add	r3, r2
 8005760:	460a      	mov	r2, r1
 8005762:	f823 2c18 	strh.w	r2, [r3, #-24]
				allX[j] = temp;
 8005766:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800576a:	005b      	lsls	r3, r3, #1
 800576c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005770:	4413      	add	r3, r2
 8005772:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005774:	f823 2c18 	strh.w	r2, [r3, #-24]
			}
			temp = allY[i];
 8005778:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800577c:	005b      	lsls	r3, r3, #1
 800577e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005782:	4413      	add	r3, r2
 8005784:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8005788:	85fb      	strh	r3, [r7, #46]	; 0x2e
			if(temp > allY[j]){
 800578a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800578e:	005b      	lsls	r3, r3, #1
 8005790:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005794:	4413      	add	r3, r2
 8005796:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 800579a:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 800579e:	429a      	cmp	r2, r3
 80057a0:	dd19      	ble.n	80057d6 <XPT2046_getCoordinates+0x12e>
				allY[i] = allY[j];
 80057a2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80057a6:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80057aa:	005b      	lsls	r3, r3, #1
 80057ac:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80057b0:	440b      	add	r3, r1
 80057b2:	f933 1c28 	ldrsh.w	r1, [r3, #-40]
 80057b6:	0053      	lsls	r3, r2, #1
 80057b8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80057bc:	4413      	add	r3, r2
 80057be:	460a      	mov	r2, r1
 80057c0:	f823 2c28 	strh.w	r2, [r3, #-40]
				allY[j] = temp;
 80057c4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80057c8:	005b      	lsls	r3, r3, #1
 80057ca:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80057ce:	4413      	add	r3, r2
 80057d0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80057d2:	f823 2c28 	strh.w	r2, [r3, #-40]
		for (j=i; j < 7 ; j++) {
 80057d6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80057da:	3301      	adds	r3, #1
 80057dc:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80057e0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80057e4:	2b06      	cmp	r3, #6
 80057e6:	d998      	bls.n	800571a <XPT2046_getCoordinates+0x72>
	for (i=0; i < 4 ; i++){
 80057e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80057ec:	3301      	adds	r3, #1
 80057ee:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80057f2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80057f6:	2b03      	cmp	r3, #3
 80057f8:	d98a      	bls.n	8005710 <XPT2046_getCoordinates+0x68>
			}
		}
	}

#ifdef XPT2046_USE_PIN_IRQ_TO_CHECK_TOUCH
	if(!HAL_GPIO_ReadPin(PIN_IRQ_TOUCH))
 80057fa:	2110      	movs	r1, #16
 80057fc:	4812      	ldr	r0, [pc, #72]	; (8005848 <XPT2046_getCoordinates+0x1a0>)
 80057fe:	f000 fe63 	bl	80064c8 <HAL_GPIO_ReadPin>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d102      	bne.n	800580e <XPT2046_getCoordinates+0x166>
		ret = TRUE;
 8005808:	2301      	movs	r3, #1
 800580a:	633b      	str	r3, [r7, #48]	; 0x30
 800580c:	e001      	b.n	8005812 <XPT2046_getCoordinates+0x16a>
	else
		ret =  FALSE;
 800580e:	2300      	movs	r3, #0
 8005810:	633b      	str	r3, [r7, #48]	; 0x30
		ret =  FALSE;
	else
		ret =  TRUE;
#endif

	if(coordinateMode == XPT2046_COORDINATE_SCREEN_RELATIVE)
 8005812:	79fb      	ldrb	r3, [r7, #7]
 8005814:	2b01      	cmp	r3, #1
 8005816:	d109      	bne.n	800582c <XPT2046_getCoordinates+0x184>
		XPT2046_convertCoordinateScreenMode(&(allX[3]), &(allY[3]));
 8005818:	f107 0310 	add.w	r3, r7, #16
 800581c:	1d9a      	adds	r2, r3, #6
 800581e:	f107 0320 	add.w	r3, r7, #32
 8005822:	3306      	adds	r3, #6
 8005824:	4611      	mov	r1, r2
 8005826:	4618      	mov	r0, r3
 8005828:	f000 f91a 	bl	8005a60 <XPT2046_convertCoordinateScreenMode>

	*pX = allX[3];
 800582c:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	801a      	strh	r2, [r3, #0]
	*pY = allY[3];
 8005834:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	801a      	strh	r2, [r3, #0]

	return ret;
 800583c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800583e:	4618      	mov	r0, r3
 8005840:	3738      	adds	r7, #56	; 0x38
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	40010800 	.word	0x40010800

0800584c <XPT2046_getMedianCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getMedianCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 800584c:	b580      	push	{r7, lr}
 800584e:	b092      	sub	sp, #72	; 0x48
 8005850:	af00      	add	r7, sp, #0
 8005852:	60f8      	str	r0, [r7, #12]
 8005854:	60b9      	str	r1, [r7, #8]
 8005856:	4613      	mov	r3, r2
 8005858:	71fb      	strb	r3, [r7, #7]
	Uint8 n = 0, i, j;
 800585a:	2300      	movs	r3, #0
 800585c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}point_t;
	point_t tab[NB_POINTS_FOR_MEDIAN];
	point_t current;
	Sint16 index;

	index = 0;
 8005860:	2300      	movs	r3, #0
 8005862:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	XPT2046_getCoordinates(&tab[0].x , &tab[0].y, coordinateMode);	//on place le premier point dans la premire case du tableau.
 8005866:	79fa      	ldrb	r2, [r7, #7]
 8005868:	f107 0320 	add.w	r3, r7, #32
 800586c:	1c99      	adds	r1, r3, #2
 800586e:	f107 0320 	add.w	r3, r7, #32
 8005872:	4618      	mov	r0, r3
 8005874:	f7ff ff18 	bl	80056a8 <XPT2046_getCoordinates>


	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 8005878:	2301      	movs	r3, #1
 800587a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800587e:	e061      	b.n	8005944 <XPT2046_getMedianCoordinates+0xf8>
	{
		if(XPT2046_getCoordinates(&current.x , &current.y, coordinateMode))	//rcup d'un point
 8005880:	79fa      	ldrb	r2, [r7, #7]
 8005882:	f107 031c 	add.w	r3, r7, #28
 8005886:	1c99      	adds	r1, r3, #2
 8005888:	f107 031c 	add.w	r3, r7, #28
 800588c:	4618      	mov	r0, r3
 800588e:	f7ff ff0b 	bl	80056a8 <XPT2046_getCoordinates>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d04e      	beq.n	8005936 <XPT2046_getMedianCoordinates+0xea>
		{
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 8005898:	2300      	movs	r3, #0
 800589a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800589e:	e010      	b.n	80058c2 <XPT2046_getMedianCoordinates+0x76>
			{
				if(current.x < tab[i].x)
 80058a0:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80058a4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80058a8:	009b      	lsls	r3, r3, #2
 80058aa:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80058ae:	440b      	add	r3, r1
 80058b0:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	db0b      	blt.n	80058d0 <XPT2046_getMedianCoordinates+0x84>
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 80058b8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80058bc:	3301      	adds	r3, #1
 80058be:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80058c2:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80058c6:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 80058ca:	429a      	cmp	r2, r3
 80058cc:	dbe8      	blt.n	80058a0 <XPT2046_getMedianCoordinates+0x54>
 80058ce:	e000      	b.n	80058d2 <XPT2046_getMedianCoordinates+0x86>
					break;
 80058d0:	bf00      	nop
			}
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 80058d2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80058d6:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80058da:	e015      	b.n	8005908 <XPT2046_getMedianCoordinates+0xbc>
			{
				tab[j] = tab[j-1];
 80058dc:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80058e0:	1e5a      	subs	r2, r3, #1
 80058e2:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80058ec:	440b      	add	r3, r1
 80058ee:	0092      	lsls	r2, r2, #2
 80058f0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80058f4:	440a      	add	r2, r1
 80058f6:	f852 2c28 	ldr.w	r2, [r2, #-40]
 80058fa:	f843 2c28 	str.w	r2, [r3, #-40]
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 80058fe:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005902:	3b01      	subs	r3, #1
 8005904:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8005908:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800590c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005910:	429a      	cmp	r2, r3
 8005912:	d8e3      	bhi.n	80058dc <XPT2046_getMedianCoordinates+0x90>
			}
			tab[i] = current;	//criture de la nouvelle valeur  sa position
 8005914:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005918:	009b      	lsls	r3, r3, #2
 800591a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800591e:	4413      	add	r3, r2
 8005920:	69fa      	ldr	r2, [r7, #28]
 8005922:	f843 2c28 	str.w	r2, [r3, #-40]

			index++;
 8005926:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 800592a:	b29b      	uxth	r3, r3
 800592c:	3301      	adds	r3, #1
 800592e:	b29b      	uxth	r3, r3
 8005930:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005934:	e001      	b.n	800593a <XPT2046_getMedianCoordinates+0xee>
		}
		else
			return FALSE;
 8005936:	2300      	movs	r3, #0
 8005938:	e05f      	b.n	80059fa <XPT2046_getMedianCoordinates+0x1ae>
	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 800593a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800593e:	3301      	adds	r3, #1
 8005940:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8005944:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005948:	2b07      	cmp	r3, #7
 800594a:	d999      	bls.n	8005880 <XPT2046_getMedianCoordinates+0x34>
	}

	*pX = tab[index/2].x;
 800594c:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005950:	0fda      	lsrs	r2, r3, #31
 8005952:	4413      	add	r3, r2
 8005954:	105b      	asrs	r3, r3, #1
 8005956:	b21b      	sxth	r3, r3
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800595e:	4413      	add	r3, r2
 8005960:	f933 2c28 	ldrsh.w	r2, [r3, #-40]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	801a      	strh	r2, [r3, #0]
	*pY = tab[index/2].y;
 8005968:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 800596c:	0fda      	lsrs	r2, r3, #31
 800596e:	4413      	add	r3, r2
 8005970:	105b      	asrs	r3, r3, #1
 8005972:	b21b      	sxth	r3, r3
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800597a:	4413      	add	r3, r2
 800597c:	f933 2c26 	ldrsh.w	r2, [r3, #-38]
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	801a      	strh	r2, [r3, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 8005984:	f107 0314 	add.w	r3, r7, #20
 8005988:	4618      	mov	r0, r3
 800598a:	f7ff fe53 	bl	8005634 <ILI9341_getOptions>
	if(screenOption.orientation == ILI9341_Orientation_Portrait_1 || screenOption.orientation == ILI9341_Orientation_Portrait_2)
 800598e:	7e3b      	ldrb	r3, [r7, #24]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d002      	beq.n	800599a <XPT2046_getMedianCoordinates+0x14e>
 8005994:	7e3b      	ldrb	r3, [r7, #24]
 8005996:	2b01      	cmp	r3, #1
 8005998:	d116      	bne.n	80059c8 <XPT2046_getMedianCoordinates+0x17c>
	{
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	dd28      	ble.n	80059f6 <XPT2046_getMedianCoordinates+0x1aa>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80059aa:	2bee      	cmp	r3, #238	; 0xee
 80059ac:	dc23      	bgt.n	80059f6 <XPT2046_getMedianCoordinates+0x1aa>
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	dd1e      	ble.n	80059f6 <XPT2046_getMedianCoordinates+0x1aa>
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80059be:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 80059c2:	dc18      	bgt.n	80059f6 <XPT2046_getMedianCoordinates+0x1aa>
			return TRUE;
 80059c4:	2301      	movs	r3, #1
 80059c6:	e018      	b.n	80059fa <XPT2046_getMedianCoordinates+0x1ae>
	}
	else
	{
		if(*pX > 0 && *pX < 319 && *pY > 0 && *pY < 239)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	dd12      	ble.n	80059f8 <XPT2046_getMedianCoordinates+0x1ac>
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80059d8:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 80059dc:	dc0c      	bgt.n	80059f8 <XPT2046_getMedianCoordinates+0x1ac>
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	dd07      	ble.n	80059f8 <XPT2046_getMedianCoordinates+0x1ac>
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80059ee:	2bee      	cmp	r3, #238	; 0xee
 80059f0:	dc02      	bgt.n	80059f8 <XPT2046_getMedianCoordinates+0x1ac>
			return TRUE;
 80059f2:	2301      	movs	r3, #1
 80059f4:	e001      	b.n	80059fa <XPT2046_getMedianCoordinates+0x1ae>
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 80059f6:	bf00      	nop
	}
	return FALSE;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3748      	adds	r7, #72	; 0x48
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
	...

08005a04 <XPT2046_getReading>:
/*
 * @brief private function used to read the SPI
 * @param controlByte controlByte used to read
 * @return data read from screen touch
 */
static Uint16 XPT2046_getReading(controlByte_t controlByte){
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	71fb      	strb	r3, [r7, #7]

	Uint16 ret;

	XPT2046_CS_RESET();
 8005a0e:	2200      	movs	r2, #0
 8005a10:	2101      	movs	r1, #1
 8005a12:	4811      	ldr	r0, [pc, #68]	; (8005a58 <XPT2046_getReading+0x54>)
 8005a14:	f000 fd6f 	bl	80064f6 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(XPT2046_SPI,controlByte);
 8005a18:	79fb      	ldrb	r3, [r7, #7]
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	480f      	ldr	r0, [pc, #60]	; (8005a5c <XPT2046_getReading+0x58>)
 8005a1e:	f7fd f959 	bl	8002cd4 <SPI_WriteNoRegister>

	ret = (Uint16)((Uint16)(SPI_ReadNoRegister(XPT2046_SPI)) << 5);
 8005a22:	480e      	ldr	r0, [pc, #56]	; (8005a5c <XPT2046_getReading+0x58>)
 8005a24:	f7fd f91e 	bl	8002c64 <SPI_ReadNoRegister>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	015b      	lsls	r3, r3, #5
 8005a2e:	81fb      	strh	r3, [r7, #14]
	ret |= (Uint16)(SPI_ReadNoRegister(XPT2046_SPI) >> (Uint16)(3));
 8005a30:	480a      	ldr	r0, [pc, #40]	; (8005a5c <XPT2046_getReading+0x58>)
 8005a32:	f7fd f917 	bl	8002c64 <SPI_ReadNoRegister>
 8005a36:	4603      	mov	r3, r0
 8005a38:	08db      	lsrs	r3, r3, #3
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	b29a      	uxth	r2, r3
 8005a3e:	89fb      	ldrh	r3, [r7, #14]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	81fb      	strh	r3, [r7, #14]

	XPT2046_CS_SET();
 8005a44:	2201      	movs	r2, #1
 8005a46:	2101      	movs	r1, #1
 8005a48:	4803      	ldr	r0, [pc, #12]	; (8005a58 <XPT2046_getReading+0x54>)
 8005a4a:	f000 fd54 	bl	80064f6 <HAL_GPIO_WritePin>

	return ret;
 8005a4e:	89fb      	ldrh	r3, [r7, #14]
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	40010c00 	.word	0x40010c00
 8005a5c:	40013000 	.word	0x40013000

08005a60 <XPT2046_convertCoordinateScreenMode>:
/*
 * @brief private function used to convert coordinates from Raw to ScreenMode
 * @param *pX X coordinate of the data
 * @param *pY Y coordinate of the data
 */
static void XPT2046_convertCoordinateScreenMode(Sint16 * pX, Sint16 * pY){
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b086      	sub	sp, #24
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 8005a6a:	f107 0308 	add.w	r3, r7, #8
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f7ff fde0 	bl	8005634 <ILI9341_getOptions>
	Sint32 tempX, tempY;
	tempX = (Sint32)*pX;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005a7a:	617b      	str	r3, [r7, #20]
	tempY = (Sint32)*pY;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005a82:	613b      	str	r3, [r7, #16]

	switch(screenOption.orientation){
 8005a84:	7b3b      	ldrb	r3, [r7, #12]
 8005a86:	2b03      	cmp	r3, #3
 8005a88:	d87a      	bhi.n	8005b80 <XPT2046_convertCoordinateScreenMode+0x120>
 8005a8a:	a201      	add	r2, pc, #4	; (adr r2, 8005a90 <XPT2046_convertCoordinateScreenMode+0x30>)
 8005a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a90:	08005aa1 	.word	0x08005aa1
 8005a94:	08005adb 	.word	0x08005adb
 8005a98:	08005b11 	.word	0x08005b11
 8005a9c:	08005b49 	.word	0x08005b49
	case ILI9341_Orientation_Portrait_1 :
		*pX = (Sint16)((4096 - tempX) * (Sint32)screenOption.width / 4096);
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005aa6:	893a      	ldrh	r2, [r7, #8]
 8005aa8:	fb02 f303 	mul.w	r3, r2, r3
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	da01      	bge.n	8005ab4 <XPT2046_convertCoordinateScreenMode+0x54>
 8005ab0:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005ab4:	131b      	asrs	r3, r3, #12
 8005ab6:	b21a      	sxth	r2, r3
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempY) * (Sint32)screenOption.height / 4096);
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005ac2:	897a      	ldrh	r2, [r7, #10]
 8005ac4:	fb02 f303 	mul.w	r3, r2, r3
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	da01      	bge.n	8005ad0 <XPT2046_convertCoordinateScreenMode+0x70>
 8005acc:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005ad0:	131b      	asrs	r3, r3, #12
 8005ad2:	b21a      	sxth	r2, r3
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	801a      	strh	r2, [r3, #0]
		break;
 8005ad8:	e052      	b.n	8005b80 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Portrait_2 :
		*pX = (Sint16)(tempX * (Sint32)screenOption.width / 4096);
 8005ada:	893b      	ldrh	r3, [r7, #8]
 8005adc:	461a      	mov	r2, r3
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	fb03 f302 	mul.w	r3, r3, r2
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	da01      	bge.n	8005aec <XPT2046_convertCoordinateScreenMode+0x8c>
 8005ae8:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005aec:	131b      	asrs	r3, r3, #12
 8005aee:	b21a      	sxth	r2, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempY * (Sint32)screenOption.height / 4096);
 8005af4:	897b      	ldrh	r3, [r7, #10]
 8005af6:	461a      	mov	r2, r3
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	fb03 f302 	mul.w	r3, r3, r2
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	da01      	bge.n	8005b06 <XPT2046_convertCoordinateScreenMode+0xa6>
 8005b02:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005b06:	131b      	asrs	r3, r3, #12
 8005b08:	b21a      	sxth	r2, r3
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	801a      	strh	r2, [r3, #0]
		break;
 8005b0e:	e037      	b.n	8005b80 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_1 :
		*pX = (Sint16)((4096 - tempY) * (Sint32)screenOption.width / 4096);
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005b16:	893a      	ldrh	r2, [r7, #8]
 8005b18:	fb02 f303 	mul.w	r3, r2, r3
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	da01      	bge.n	8005b24 <XPT2046_convertCoordinateScreenMode+0xc4>
 8005b20:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005b24:	131b      	asrs	r3, r3, #12
 8005b26:	b21a      	sxth	r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempX * (Sint32)screenOption.height / 4096);
 8005b2c:	897b      	ldrh	r3, [r7, #10]
 8005b2e:	461a      	mov	r2, r3
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	fb03 f302 	mul.w	r3, r3, r2
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	da01      	bge.n	8005b3e <XPT2046_convertCoordinateScreenMode+0xde>
 8005b3a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005b3e:	131b      	asrs	r3, r3, #12
 8005b40:	b21a      	sxth	r2, r3
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	801a      	strh	r2, [r3, #0]
		break;
 8005b46:	e01b      	b.n	8005b80 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_2 :
		*pX = (Sint16)((tempY) * (Sint32)screenOption.width / 4096);
 8005b48:	893b      	ldrh	r3, [r7, #8]
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	fb03 f302 	mul.w	r3, r3, r2
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	da01      	bge.n	8005b5a <XPT2046_convertCoordinateScreenMode+0xfa>
 8005b56:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005b5a:	131b      	asrs	r3, r3, #12
 8005b5c:	b21a      	sxth	r2, r3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempX) * (Sint32)screenOption.height / 4096);
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005b68:	897a      	ldrh	r2, [r7, #10]
 8005b6a:	fb02 f303 	mul.w	r3, r2, r3
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	da01      	bge.n	8005b76 <XPT2046_convertCoordinateScreenMode+0x116>
 8005b72:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005b76:	131b      	asrs	r3, r3, #12
 8005b78:	b21a      	sxth	r2, r3
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	801a      	strh	r2, [r3, #0]
		break;
 8005b7e:	bf00      	nop
	}
}
 8005b80:	bf00      	nop
 8005b82:	3718      	adds	r7, #24
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005b8c:	4b08      	ldr	r3, [pc, #32]	; (8005bb0 <HAL_Init+0x28>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a07      	ldr	r2, [pc, #28]	; (8005bb0 <HAL_Init+0x28>)
 8005b92:	f043 0310 	orr.w	r3, r3, #16
 8005b96:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005b98:	2003      	movs	r0, #3
 8005b9a:	f000 f947 	bl	8005e2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005b9e:	200f      	movs	r0, #15
 8005ba0:	f000 f808 	bl	8005bb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005ba4:	f7fd f96c 	bl	8002e80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	bd80      	pop	{r7, pc}
 8005bae:	bf00      	nop
 8005bb0:	40022000 	.word	0x40022000

08005bb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b082      	sub	sp, #8
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005bbc:	4b12      	ldr	r3, [pc, #72]	; (8005c08 <HAL_InitTick+0x54>)
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	4b12      	ldr	r3, [pc, #72]	; (8005c0c <HAL_InitTick+0x58>)
 8005bc2:	781b      	ldrb	r3, [r3, #0]
 8005bc4:	4619      	mov	r1, r3
 8005bc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005bca:	fbb3 f3f1 	udiv	r3, r3, r1
 8005bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f000 f95f 	bl	8005e96 <HAL_SYSTICK_Config>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d001      	beq.n	8005be2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e00e      	b.n	8005c00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2b0f      	cmp	r3, #15
 8005be6:	d80a      	bhi.n	8005bfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005be8:	2200      	movs	r2, #0
 8005bea:	6879      	ldr	r1, [r7, #4]
 8005bec:	f04f 30ff 	mov.w	r0, #4294967295
 8005bf0:	f000 f927 	bl	8005e42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005bf4:	4a06      	ldr	r2, [pc, #24]	; (8005c10 <HAL_InitTick+0x5c>)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	e000      	b.n	8005c00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3708      	adds	r7, #8
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	20000044 	.word	0x20000044
 8005c0c:	20000058 	.word	0x20000058
 8005c10:	20000054 	.word	0x20000054

08005c14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005c14:	b480      	push	{r7}
 8005c16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005c18:	4b05      	ldr	r3, [pc, #20]	; (8005c30 <HAL_IncTick+0x1c>)
 8005c1a:	781b      	ldrb	r3, [r3, #0]
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	4b05      	ldr	r3, [pc, #20]	; (8005c34 <HAL_IncTick+0x20>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4413      	add	r3, r2
 8005c24:	4a03      	ldr	r2, [pc, #12]	; (8005c34 <HAL_IncTick+0x20>)
 8005c26:	6013      	str	r3, [r2, #0]
}
 8005c28:	bf00      	nop
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bc80      	pop	{r7}
 8005c2e:	4770      	bx	lr
 8005c30:	20000058 	.word	0x20000058
 8005c34:	200010e4 	.word	0x200010e4

08005c38 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	af00      	add	r7, sp, #0
  return uwTick;
 8005c3c:	4b02      	ldr	r3, [pc, #8]	; (8005c48 <HAL_GetTick+0x10>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bc80      	pop	{r7}
 8005c46:	4770      	bx	lr
 8005c48:	200010e4 	.word	0x200010e4

08005c4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005c54:	f7ff fff0 	bl	8005c38 <HAL_GetTick>
 8005c58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c64:	d005      	beq.n	8005c72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005c66:	4b0a      	ldr	r3, [pc, #40]	; (8005c90 <HAL_Delay+0x44>)
 8005c68:	781b      	ldrb	r3, [r3, #0]
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	4413      	add	r3, r2
 8005c70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005c72:	bf00      	nop
 8005c74:	f7ff ffe0 	bl	8005c38 <HAL_GetTick>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	68fa      	ldr	r2, [r7, #12]
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d8f7      	bhi.n	8005c74 <HAL_Delay+0x28>
  {
  }
}
 8005c84:	bf00      	nop
 8005c86:	bf00      	nop
 8005c88:	3710      	adds	r7, #16
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
 8005c8e:	bf00      	nop
 8005c90:	20000058 	.word	0x20000058

08005c94 <__NVIC_SetPriorityGrouping>:
{
 8005c94:	b480      	push	{r7}
 8005c96:	b085      	sub	sp, #20
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f003 0307 	and.w	r3, r3, #7
 8005ca2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005ca4:	4b0c      	ldr	r3, [pc, #48]	; (8005cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005caa:	68ba      	ldr	r2, [r7, #8]
 8005cac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005cb0:	4013      	ands	r3, r2
 8005cb2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005cbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005cc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005cc6:	4a04      	ldr	r2, [pc, #16]	; (8005cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	60d3      	str	r3, [r2, #12]
}
 8005ccc:	bf00      	nop
 8005cce:	3714      	adds	r7, #20
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bc80      	pop	{r7}
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	e000ed00 	.word	0xe000ed00

08005cdc <__NVIC_GetPriorityGrouping>:
{
 8005cdc:	b480      	push	{r7}
 8005cde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005ce0:	4b04      	ldr	r3, [pc, #16]	; (8005cf4 <__NVIC_GetPriorityGrouping+0x18>)
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	0a1b      	lsrs	r3, r3, #8
 8005ce6:	f003 0307 	and.w	r3, r3, #7
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bc80      	pop	{r7}
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop
 8005cf4:	e000ed00 	.word	0xe000ed00

08005cf8 <__NVIC_EnableIRQ>:
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b083      	sub	sp, #12
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	4603      	mov	r3, r0
 8005d00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	db0b      	blt.n	8005d22 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d0a:	79fb      	ldrb	r3, [r7, #7]
 8005d0c:	f003 021f 	and.w	r2, r3, #31
 8005d10:	4906      	ldr	r1, [pc, #24]	; (8005d2c <__NVIC_EnableIRQ+0x34>)
 8005d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d16:	095b      	lsrs	r3, r3, #5
 8005d18:	2001      	movs	r0, #1
 8005d1a:	fa00 f202 	lsl.w	r2, r0, r2
 8005d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005d22:	bf00      	nop
 8005d24:	370c      	adds	r7, #12
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bc80      	pop	{r7}
 8005d2a:	4770      	bx	lr
 8005d2c:	e000e100 	.word	0xe000e100

08005d30 <__NVIC_SetPriority>:
{
 8005d30:	b480      	push	{r7}
 8005d32:	b083      	sub	sp, #12
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	4603      	mov	r3, r0
 8005d38:	6039      	str	r1, [r7, #0]
 8005d3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	db0a      	blt.n	8005d5a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	b2da      	uxtb	r2, r3
 8005d48:	490c      	ldr	r1, [pc, #48]	; (8005d7c <__NVIC_SetPriority+0x4c>)
 8005d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d4e:	0112      	lsls	r2, r2, #4
 8005d50:	b2d2      	uxtb	r2, r2
 8005d52:	440b      	add	r3, r1
 8005d54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005d58:	e00a      	b.n	8005d70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	b2da      	uxtb	r2, r3
 8005d5e:	4908      	ldr	r1, [pc, #32]	; (8005d80 <__NVIC_SetPriority+0x50>)
 8005d60:	79fb      	ldrb	r3, [r7, #7]
 8005d62:	f003 030f 	and.w	r3, r3, #15
 8005d66:	3b04      	subs	r3, #4
 8005d68:	0112      	lsls	r2, r2, #4
 8005d6a:	b2d2      	uxtb	r2, r2
 8005d6c:	440b      	add	r3, r1
 8005d6e:	761a      	strb	r2, [r3, #24]
}
 8005d70:	bf00      	nop
 8005d72:	370c      	adds	r7, #12
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bc80      	pop	{r7}
 8005d78:	4770      	bx	lr
 8005d7a:	bf00      	nop
 8005d7c:	e000e100 	.word	0xe000e100
 8005d80:	e000ed00 	.word	0xe000ed00

08005d84 <NVIC_EncodePriority>:
{
 8005d84:	b480      	push	{r7}
 8005d86:	b089      	sub	sp, #36	; 0x24
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f003 0307 	and.w	r3, r3, #7
 8005d96:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d98:	69fb      	ldr	r3, [r7, #28]
 8005d9a:	f1c3 0307 	rsb	r3, r3, #7
 8005d9e:	2b04      	cmp	r3, #4
 8005da0:	bf28      	it	cs
 8005da2:	2304      	movcs	r3, #4
 8005da4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	3304      	adds	r3, #4
 8005daa:	2b06      	cmp	r3, #6
 8005dac:	d902      	bls.n	8005db4 <NVIC_EncodePriority+0x30>
 8005dae:	69fb      	ldr	r3, [r7, #28]
 8005db0:	3b03      	subs	r3, #3
 8005db2:	e000      	b.n	8005db6 <NVIC_EncodePriority+0x32>
 8005db4:	2300      	movs	r3, #0
 8005db6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005db8:	f04f 32ff 	mov.w	r2, #4294967295
 8005dbc:	69bb      	ldr	r3, [r7, #24]
 8005dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc2:	43da      	mvns	r2, r3
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	401a      	ands	r2, r3
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005dcc:	f04f 31ff 	mov.w	r1, #4294967295
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8005dd6:	43d9      	mvns	r1, r3
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ddc:	4313      	orrs	r3, r2
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3724      	adds	r7, #36	; 0x24
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bc80      	pop	{r7}
 8005de6:	4770      	bx	lr

08005de8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b082      	sub	sp, #8
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	3b01      	subs	r3, #1
 8005df4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005df8:	d301      	bcc.n	8005dfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e00f      	b.n	8005e1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005dfe:	4a0a      	ldr	r2, [pc, #40]	; (8005e28 <SysTick_Config+0x40>)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	3b01      	subs	r3, #1
 8005e04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e06:	210f      	movs	r1, #15
 8005e08:	f04f 30ff 	mov.w	r0, #4294967295
 8005e0c:	f7ff ff90 	bl	8005d30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e10:	4b05      	ldr	r3, [pc, #20]	; (8005e28 <SysTick_Config+0x40>)
 8005e12:	2200      	movs	r2, #0
 8005e14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e16:	4b04      	ldr	r3, [pc, #16]	; (8005e28 <SysTick_Config+0x40>)
 8005e18:	2207      	movs	r2, #7
 8005e1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3708      	adds	r7, #8
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	e000e010 	.word	0xe000e010

08005e2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b082      	sub	sp, #8
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f7ff ff2d 	bl	8005c94 <__NVIC_SetPriorityGrouping>
}
 8005e3a:	bf00      	nop
 8005e3c:	3708      	adds	r7, #8
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}

08005e42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005e42:	b580      	push	{r7, lr}
 8005e44:	b086      	sub	sp, #24
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	4603      	mov	r3, r0
 8005e4a:	60b9      	str	r1, [r7, #8]
 8005e4c:	607a      	str	r2, [r7, #4]
 8005e4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005e50:	2300      	movs	r3, #0
 8005e52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e54:	f7ff ff42 	bl	8005cdc <__NVIC_GetPriorityGrouping>
 8005e58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e5a:	687a      	ldr	r2, [r7, #4]
 8005e5c:	68b9      	ldr	r1, [r7, #8]
 8005e5e:	6978      	ldr	r0, [r7, #20]
 8005e60:	f7ff ff90 	bl	8005d84 <NVIC_EncodePriority>
 8005e64:	4602      	mov	r2, r0
 8005e66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e6a:	4611      	mov	r1, r2
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f7ff ff5f 	bl	8005d30 <__NVIC_SetPriority>
}
 8005e72:	bf00      	nop
 8005e74:	3718      	adds	r7, #24
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}

08005e7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e7a:	b580      	push	{r7, lr}
 8005e7c:	b082      	sub	sp, #8
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	4603      	mov	r3, r0
 8005e82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f7ff ff35 	bl	8005cf8 <__NVIC_EnableIRQ>
}
 8005e8e:	bf00      	nop
 8005e90:	3708      	adds	r7, #8
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}

08005e96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b082      	sub	sp, #8
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f7ff ffa2 	bl	8005de8 <SysTick_Config>
 8005ea4:	4603      	mov	r3, r0
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3708      	adds	r7, #8
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}

08005eae <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8005eae:	b580      	push	{r7, lr}
 8005eb0:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8005eb2:	f000 f802 	bl	8005eba <HAL_SYSTICK_Callback>
}
 8005eb6:	bf00      	nop
 8005eb8:	bd80      	pop	{r7, pc}

08005eba <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8005eba:	b480      	push	{r7}
 8005ebc:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8005ebe:	bf00      	nop
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bc80      	pop	{r7}
 8005ec4:	4770      	bx	lr
	...

08005ec8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005eda:	2b02      	cmp	r3, #2
 8005edc:	d005      	beq.n	8005eea <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2204      	movs	r2, #4
 8005ee2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	73fb      	strb	r3, [r7, #15]
 8005ee8:	e051      	b.n	8005f8e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f022 020e 	bic.w	r2, r2, #14
 8005ef8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f022 0201 	bic.w	r2, r2, #1
 8005f08:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a22      	ldr	r2, [pc, #136]	; (8005f98 <HAL_DMA_Abort_IT+0xd0>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d029      	beq.n	8005f68 <HAL_DMA_Abort_IT+0xa0>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a20      	ldr	r2, [pc, #128]	; (8005f9c <HAL_DMA_Abort_IT+0xd4>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d022      	beq.n	8005f64 <HAL_DMA_Abort_IT+0x9c>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a1f      	ldr	r2, [pc, #124]	; (8005fa0 <HAL_DMA_Abort_IT+0xd8>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d01a      	beq.n	8005f5e <HAL_DMA_Abort_IT+0x96>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a1d      	ldr	r2, [pc, #116]	; (8005fa4 <HAL_DMA_Abort_IT+0xdc>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d012      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x90>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a1c      	ldr	r2, [pc, #112]	; (8005fa8 <HAL_DMA_Abort_IT+0xe0>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d00a      	beq.n	8005f52 <HAL_DMA_Abort_IT+0x8a>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a1a      	ldr	r2, [pc, #104]	; (8005fac <HAL_DMA_Abort_IT+0xe4>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d102      	bne.n	8005f4c <HAL_DMA_Abort_IT+0x84>
 8005f46:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005f4a:	e00e      	b.n	8005f6a <HAL_DMA_Abort_IT+0xa2>
 8005f4c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005f50:	e00b      	b.n	8005f6a <HAL_DMA_Abort_IT+0xa2>
 8005f52:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f56:	e008      	b.n	8005f6a <HAL_DMA_Abort_IT+0xa2>
 8005f58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005f5c:	e005      	b.n	8005f6a <HAL_DMA_Abort_IT+0xa2>
 8005f5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005f62:	e002      	b.n	8005f6a <HAL_DMA_Abort_IT+0xa2>
 8005f64:	2310      	movs	r3, #16
 8005f66:	e000      	b.n	8005f6a <HAL_DMA_Abort_IT+0xa2>
 8005f68:	2301      	movs	r3, #1
 8005f6a:	4a11      	ldr	r2, [pc, #68]	; (8005fb0 <HAL_DMA_Abort_IT+0xe8>)
 8005f6c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2201      	movs	r2, #1
 8005f72:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d003      	beq.n	8005f8e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	4798      	blx	r3
    } 
  }
  return status;
 8005f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3710      	adds	r7, #16
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	40020008 	.word	0x40020008
 8005f9c:	4002001c 	.word	0x4002001c
 8005fa0:	40020030 	.word	0x40020030
 8005fa4:	40020044 	.word	0x40020044
 8005fa8:	40020058 	.word	0x40020058
 8005fac:	4002006c 	.word	0x4002006c
 8005fb0:	40020000 	.word	0x40020000

08005fb4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd0:	2204      	movs	r2, #4
 8005fd2:	409a      	lsls	r2, r3
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d04f      	beq.n	800607c <HAL_DMA_IRQHandler+0xc8>
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	f003 0304 	and.w	r3, r3, #4
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d04a      	beq.n	800607c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f003 0320 	and.w	r3, r3, #32
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d107      	bne.n	8006004 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f022 0204 	bic.w	r2, r2, #4
 8006002:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a66      	ldr	r2, [pc, #408]	; (80061a4 <HAL_DMA_IRQHandler+0x1f0>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d029      	beq.n	8006062 <HAL_DMA_IRQHandler+0xae>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a65      	ldr	r2, [pc, #404]	; (80061a8 <HAL_DMA_IRQHandler+0x1f4>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d022      	beq.n	800605e <HAL_DMA_IRQHandler+0xaa>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a63      	ldr	r2, [pc, #396]	; (80061ac <HAL_DMA_IRQHandler+0x1f8>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d01a      	beq.n	8006058 <HAL_DMA_IRQHandler+0xa4>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a62      	ldr	r2, [pc, #392]	; (80061b0 <HAL_DMA_IRQHandler+0x1fc>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d012      	beq.n	8006052 <HAL_DMA_IRQHandler+0x9e>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a60      	ldr	r2, [pc, #384]	; (80061b4 <HAL_DMA_IRQHandler+0x200>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d00a      	beq.n	800604c <HAL_DMA_IRQHandler+0x98>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a5f      	ldr	r2, [pc, #380]	; (80061b8 <HAL_DMA_IRQHandler+0x204>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d102      	bne.n	8006046 <HAL_DMA_IRQHandler+0x92>
 8006040:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006044:	e00e      	b.n	8006064 <HAL_DMA_IRQHandler+0xb0>
 8006046:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800604a:	e00b      	b.n	8006064 <HAL_DMA_IRQHandler+0xb0>
 800604c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006050:	e008      	b.n	8006064 <HAL_DMA_IRQHandler+0xb0>
 8006052:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006056:	e005      	b.n	8006064 <HAL_DMA_IRQHandler+0xb0>
 8006058:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800605c:	e002      	b.n	8006064 <HAL_DMA_IRQHandler+0xb0>
 800605e:	2340      	movs	r3, #64	; 0x40
 8006060:	e000      	b.n	8006064 <HAL_DMA_IRQHandler+0xb0>
 8006062:	2304      	movs	r3, #4
 8006064:	4a55      	ldr	r2, [pc, #340]	; (80061bc <HAL_DMA_IRQHandler+0x208>)
 8006066:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800606c:	2b00      	cmp	r3, #0
 800606e:	f000 8094 	beq.w	800619a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800607a:	e08e      	b.n	800619a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006080:	2202      	movs	r2, #2
 8006082:	409a      	lsls	r2, r3
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	4013      	ands	r3, r2
 8006088:	2b00      	cmp	r3, #0
 800608a:	d056      	beq.n	800613a <HAL_DMA_IRQHandler+0x186>
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	f003 0302 	and.w	r3, r3, #2
 8006092:	2b00      	cmp	r3, #0
 8006094:	d051      	beq.n	800613a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f003 0320 	and.w	r3, r3, #32
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d10b      	bne.n	80060bc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f022 020a 	bic.w	r2, r2, #10
 80060b2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a38      	ldr	r2, [pc, #224]	; (80061a4 <HAL_DMA_IRQHandler+0x1f0>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d029      	beq.n	800611a <HAL_DMA_IRQHandler+0x166>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a37      	ldr	r2, [pc, #220]	; (80061a8 <HAL_DMA_IRQHandler+0x1f4>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d022      	beq.n	8006116 <HAL_DMA_IRQHandler+0x162>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a35      	ldr	r2, [pc, #212]	; (80061ac <HAL_DMA_IRQHandler+0x1f8>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d01a      	beq.n	8006110 <HAL_DMA_IRQHandler+0x15c>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a34      	ldr	r2, [pc, #208]	; (80061b0 <HAL_DMA_IRQHandler+0x1fc>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d012      	beq.n	800610a <HAL_DMA_IRQHandler+0x156>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a32      	ldr	r2, [pc, #200]	; (80061b4 <HAL_DMA_IRQHandler+0x200>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d00a      	beq.n	8006104 <HAL_DMA_IRQHandler+0x150>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a31      	ldr	r2, [pc, #196]	; (80061b8 <HAL_DMA_IRQHandler+0x204>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d102      	bne.n	80060fe <HAL_DMA_IRQHandler+0x14a>
 80060f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80060fc:	e00e      	b.n	800611c <HAL_DMA_IRQHandler+0x168>
 80060fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006102:	e00b      	b.n	800611c <HAL_DMA_IRQHandler+0x168>
 8006104:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006108:	e008      	b.n	800611c <HAL_DMA_IRQHandler+0x168>
 800610a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800610e:	e005      	b.n	800611c <HAL_DMA_IRQHandler+0x168>
 8006110:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006114:	e002      	b.n	800611c <HAL_DMA_IRQHandler+0x168>
 8006116:	2320      	movs	r3, #32
 8006118:	e000      	b.n	800611c <HAL_DMA_IRQHandler+0x168>
 800611a:	2302      	movs	r3, #2
 800611c:	4a27      	ldr	r2, [pc, #156]	; (80061bc <HAL_DMA_IRQHandler+0x208>)
 800611e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800612c:	2b00      	cmp	r3, #0
 800612e:	d034      	beq.n	800619a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006138:	e02f      	b.n	800619a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800613e:	2208      	movs	r2, #8
 8006140:	409a      	lsls	r2, r3
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	4013      	ands	r3, r2
 8006146:	2b00      	cmp	r3, #0
 8006148:	d028      	beq.n	800619c <HAL_DMA_IRQHandler+0x1e8>
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	f003 0308 	and.w	r3, r3, #8
 8006150:	2b00      	cmp	r3, #0
 8006152:	d023      	beq.n	800619c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f022 020e 	bic.w	r2, r2, #14
 8006162:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800616c:	2101      	movs	r1, #1
 800616e:	fa01 f202 	lsl.w	r2, r1, r2
 8006172:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2201      	movs	r2, #1
 800617e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2200      	movs	r2, #0
 8006186:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800618e:	2b00      	cmp	r3, #0
 8006190:	d004      	beq.n	800619c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	4798      	blx	r3
    }
  }
  return;
 800619a:	bf00      	nop
 800619c:	bf00      	nop
}
 800619e:	3710      	adds	r7, #16
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	40020008 	.word	0x40020008
 80061a8:	4002001c 	.word	0x4002001c
 80061ac:	40020030 	.word	0x40020030
 80061b0:	40020044 	.word	0x40020044
 80061b4:	40020058 	.word	0x40020058
 80061b8:	4002006c 	.word	0x4002006c
 80061bc:	40020000 	.word	0x40020000

080061c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b08b      	sub	sp, #44	; 0x2c
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80061ca:	2300      	movs	r3, #0
 80061cc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80061ce:	2300      	movs	r3, #0
 80061d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80061d2:	e169      	b.n	80064a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80061d4:	2201      	movs	r2, #1
 80061d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d8:	fa02 f303 	lsl.w	r3, r2, r3
 80061dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	69fa      	ldr	r2, [r7, #28]
 80061e4:	4013      	ands	r3, r2
 80061e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80061e8:	69ba      	ldr	r2, [r7, #24]
 80061ea:	69fb      	ldr	r3, [r7, #28]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	f040 8158 	bne.w	80064a2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	4a9a      	ldr	r2, [pc, #616]	; (8006460 <HAL_GPIO_Init+0x2a0>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d05e      	beq.n	80062ba <HAL_GPIO_Init+0xfa>
 80061fc:	4a98      	ldr	r2, [pc, #608]	; (8006460 <HAL_GPIO_Init+0x2a0>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d875      	bhi.n	80062ee <HAL_GPIO_Init+0x12e>
 8006202:	4a98      	ldr	r2, [pc, #608]	; (8006464 <HAL_GPIO_Init+0x2a4>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d058      	beq.n	80062ba <HAL_GPIO_Init+0xfa>
 8006208:	4a96      	ldr	r2, [pc, #600]	; (8006464 <HAL_GPIO_Init+0x2a4>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d86f      	bhi.n	80062ee <HAL_GPIO_Init+0x12e>
 800620e:	4a96      	ldr	r2, [pc, #600]	; (8006468 <HAL_GPIO_Init+0x2a8>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d052      	beq.n	80062ba <HAL_GPIO_Init+0xfa>
 8006214:	4a94      	ldr	r2, [pc, #592]	; (8006468 <HAL_GPIO_Init+0x2a8>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d869      	bhi.n	80062ee <HAL_GPIO_Init+0x12e>
 800621a:	4a94      	ldr	r2, [pc, #592]	; (800646c <HAL_GPIO_Init+0x2ac>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d04c      	beq.n	80062ba <HAL_GPIO_Init+0xfa>
 8006220:	4a92      	ldr	r2, [pc, #584]	; (800646c <HAL_GPIO_Init+0x2ac>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d863      	bhi.n	80062ee <HAL_GPIO_Init+0x12e>
 8006226:	4a92      	ldr	r2, [pc, #584]	; (8006470 <HAL_GPIO_Init+0x2b0>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d046      	beq.n	80062ba <HAL_GPIO_Init+0xfa>
 800622c:	4a90      	ldr	r2, [pc, #576]	; (8006470 <HAL_GPIO_Init+0x2b0>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d85d      	bhi.n	80062ee <HAL_GPIO_Init+0x12e>
 8006232:	2b12      	cmp	r3, #18
 8006234:	d82a      	bhi.n	800628c <HAL_GPIO_Init+0xcc>
 8006236:	2b12      	cmp	r3, #18
 8006238:	d859      	bhi.n	80062ee <HAL_GPIO_Init+0x12e>
 800623a:	a201      	add	r2, pc, #4	; (adr r2, 8006240 <HAL_GPIO_Init+0x80>)
 800623c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006240:	080062bb 	.word	0x080062bb
 8006244:	08006295 	.word	0x08006295
 8006248:	080062a7 	.word	0x080062a7
 800624c:	080062e9 	.word	0x080062e9
 8006250:	080062ef 	.word	0x080062ef
 8006254:	080062ef 	.word	0x080062ef
 8006258:	080062ef 	.word	0x080062ef
 800625c:	080062ef 	.word	0x080062ef
 8006260:	080062ef 	.word	0x080062ef
 8006264:	080062ef 	.word	0x080062ef
 8006268:	080062ef 	.word	0x080062ef
 800626c:	080062ef 	.word	0x080062ef
 8006270:	080062ef 	.word	0x080062ef
 8006274:	080062ef 	.word	0x080062ef
 8006278:	080062ef 	.word	0x080062ef
 800627c:	080062ef 	.word	0x080062ef
 8006280:	080062ef 	.word	0x080062ef
 8006284:	0800629d 	.word	0x0800629d
 8006288:	080062b1 	.word	0x080062b1
 800628c:	4a79      	ldr	r2, [pc, #484]	; (8006474 <HAL_GPIO_Init+0x2b4>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d013      	beq.n	80062ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006292:	e02c      	b.n	80062ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	623b      	str	r3, [r7, #32]
          break;
 800629a:	e029      	b.n	80062f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	3304      	adds	r3, #4
 80062a2:	623b      	str	r3, [r7, #32]
          break;
 80062a4:	e024      	b.n	80062f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	3308      	adds	r3, #8
 80062ac:	623b      	str	r3, [r7, #32]
          break;
 80062ae:	e01f      	b.n	80062f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	68db      	ldr	r3, [r3, #12]
 80062b4:	330c      	adds	r3, #12
 80062b6:	623b      	str	r3, [r7, #32]
          break;
 80062b8:	e01a      	b.n	80062f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d102      	bne.n	80062c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80062c2:	2304      	movs	r3, #4
 80062c4:	623b      	str	r3, [r7, #32]
          break;
 80062c6:	e013      	b.n	80062f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d105      	bne.n	80062dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80062d0:	2308      	movs	r3, #8
 80062d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	69fa      	ldr	r2, [r7, #28]
 80062d8:	611a      	str	r2, [r3, #16]
          break;
 80062da:	e009      	b.n	80062f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80062dc:	2308      	movs	r3, #8
 80062de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	69fa      	ldr	r2, [r7, #28]
 80062e4:	615a      	str	r2, [r3, #20]
          break;
 80062e6:	e003      	b.n	80062f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80062e8:	2300      	movs	r3, #0
 80062ea:	623b      	str	r3, [r7, #32]
          break;
 80062ec:	e000      	b.n	80062f0 <HAL_GPIO_Init+0x130>
          break;
 80062ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	2bff      	cmp	r3, #255	; 0xff
 80062f4:	d801      	bhi.n	80062fa <HAL_GPIO_Init+0x13a>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	e001      	b.n	80062fe <HAL_GPIO_Init+0x13e>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	3304      	adds	r3, #4
 80062fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	2bff      	cmp	r3, #255	; 0xff
 8006304:	d802      	bhi.n	800630c <HAL_GPIO_Init+0x14c>
 8006306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006308:	009b      	lsls	r3, r3, #2
 800630a:	e002      	b.n	8006312 <HAL_GPIO_Init+0x152>
 800630c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800630e:	3b08      	subs	r3, #8
 8006310:	009b      	lsls	r3, r3, #2
 8006312:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	210f      	movs	r1, #15
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	fa01 f303 	lsl.w	r3, r1, r3
 8006320:	43db      	mvns	r3, r3
 8006322:	401a      	ands	r2, r3
 8006324:	6a39      	ldr	r1, [r7, #32]
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	fa01 f303 	lsl.w	r3, r1, r3
 800632c:	431a      	orrs	r2, r3
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800633a:	2b00      	cmp	r3, #0
 800633c:	f000 80b1 	beq.w	80064a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006340:	4b4d      	ldr	r3, [pc, #308]	; (8006478 <HAL_GPIO_Init+0x2b8>)
 8006342:	699b      	ldr	r3, [r3, #24]
 8006344:	4a4c      	ldr	r2, [pc, #304]	; (8006478 <HAL_GPIO_Init+0x2b8>)
 8006346:	f043 0301 	orr.w	r3, r3, #1
 800634a:	6193      	str	r3, [r2, #24]
 800634c:	4b4a      	ldr	r3, [pc, #296]	; (8006478 <HAL_GPIO_Init+0x2b8>)
 800634e:	699b      	ldr	r3, [r3, #24]
 8006350:	f003 0301 	and.w	r3, r3, #1
 8006354:	60bb      	str	r3, [r7, #8]
 8006356:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006358:	4a48      	ldr	r2, [pc, #288]	; (800647c <HAL_GPIO_Init+0x2bc>)
 800635a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635c:	089b      	lsrs	r3, r3, #2
 800635e:	3302      	adds	r3, #2
 8006360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006364:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006368:	f003 0303 	and.w	r3, r3, #3
 800636c:	009b      	lsls	r3, r3, #2
 800636e:	220f      	movs	r2, #15
 8006370:	fa02 f303 	lsl.w	r3, r2, r3
 8006374:	43db      	mvns	r3, r3
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	4013      	ands	r3, r2
 800637a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	4a40      	ldr	r2, [pc, #256]	; (8006480 <HAL_GPIO_Init+0x2c0>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d013      	beq.n	80063ac <HAL_GPIO_Init+0x1ec>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	4a3f      	ldr	r2, [pc, #252]	; (8006484 <HAL_GPIO_Init+0x2c4>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d00d      	beq.n	80063a8 <HAL_GPIO_Init+0x1e8>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	4a3e      	ldr	r2, [pc, #248]	; (8006488 <HAL_GPIO_Init+0x2c8>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d007      	beq.n	80063a4 <HAL_GPIO_Init+0x1e4>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	4a3d      	ldr	r2, [pc, #244]	; (800648c <HAL_GPIO_Init+0x2cc>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d101      	bne.n	80063a0 <HAL_GPIO_Init+0x1e0>
 800639c:	2303      	movs	r3, #3
 800639e:	e006      	b.n	80063ae <HAL_GPIO_Init+0x1ee>
 80063a0:	2304      	movs	r3, #4
 80063a2:	e004      	b.n	80063ae <HAL_GPIO_Init+0x1ee>
 80063a4:	2302      	movs	r3, #2
 80063a6:	e002      	b.n	80063ae <HAL_GPIO_Init+0x1ee>
 80063a8:	2301      	movs	r3, #1
 80063aa:	e000      	b.n	80063ae <HAL_GPIO_Init+0x1ee>
 80063ac:	2300      	movs	r3, #0
 80063ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063b0:	f002 0203 	and.w	r2, r2, #3
 80063b4:	0092      	lsls	r2, r2, #2
 80063b6:	4093      	lsls	r3, r2
 80063b8:	68fa      	ldr	r2, [r7, #12]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80063be:	492f      	ldr	r1, [pc, #188]	; (800647c <HAL_GPIO_Init+0x2bc>)
 80063c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c2:	089b      	lsrs	r3, r3, #2
 80063c4:	3302      	adds	r3, #2
 80063c6:	68fa      	ldr	r2, [r7, #12]
 80063c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d006      	beq.n	80063e6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80063d8:	4b2d      	ldr	r3, [pc, #180]	; (8006490 <HAL_GPIO_Init+0x2d0>)
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	492c      	ldr	r1, [pc, #176]	; (8006490 <HAL_GPIO_Init+0x2d0>)
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	600b      	str	r3, [r1, #0]
 80063e4:	e006      	b.n	80063f4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80063e6:	4b2a      	ldr	r3, [pc, #168]	; (8006490 <HAL_GPIO_Init+0x2d0>)
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	43db      	mvns	r3, r3
 80063ee:	4928      	ldr	r1, [pc, #160]	; (8006490 <HAL_GPIO_Init+0x2d0>)
 80063f0:	4013      	ands	r3, r2
 80063f2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d006      	beq.n	800640e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006400:	4b23      	ldr	r3, [pc, #140]	; (8006490 <HAL_GPIO_Init+0x2d0>)
 8006402:	685a      	ldr	r2, [r3, #4]
 8006404:	4922      	ldr	r1, [pc, #136]	; (8006490 <HAL_GPIO_Init+0x2d0>)
 8006406:	69bb      	ldr	r3, [r7, #24]
 8006408:	4313      	orrs	r3, r2
 800640a:	604b      	str	r3, [r1, #4]
 800640c:	e006      	b.n	800641c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800640e:	4b20      	ldr	r3, [pc, #128]	; (8006490 <HAL_GPIO_Init+0x2d0>)
 8006410:	685a      	ldr	r2, [r3, #4]
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	43db      	mvns	r3, r3
 8006416:	491e      	ldr	r1, [pc, #120]	; (8006490 <HAL_GPIO_Init+0x2d0>)
 8006418:	4013      	ands	r3, r2
 800641a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006424:	2b00      	cmp	r3, #0
 8006426:	d006      	beq.n	8006436 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006428:	4b19      	ldr	r3, [pc, #100]	; (8006490 <HAL_GPIO_Init+0x2d0>)
 800642a:	689a      	ldr	r2, [r3, #8]
 800642c:	4918      	ldr	r1, [pc, #96]	; (8006490 <HAL_GPIO_Init+0x2d0>)
 800642e:	69bb      	ldr	r3, [r7, #24]
 8006430:	4313      	orrs	r3, r2
 8006432:	608b      	str	r3, [r1, #8]
 8006434:	e006      	b.n	8006444 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006436:	4b16      	ldr	r3, [pc, #88]	; (8006490 <HAL_GPIO_Init+0x2d0>)
 8006438:	689a      	ldr	r2, [r3, #8]
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	43db      	mvns	r3, r3
 800643e:	4914      	ldr	r1, [pc, #80]	; (8006490 <HAL_GPIO_Init+0x2d0>)
 8006440:	4013      	ands	r3, r2
 8006442:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800644c:	2b00      	cmp	r3, #0
 800644e:	d021      	beq.n	8006494 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006450:	4b0f      	ldr	r3, [pc, #60]	; (8006490 <HAL_GPIO_Init+0x2d0>)
 8006452:	68da      	ldr	r2, [r3, #12]
 8006454:	490e      	ldr	r1, [pc, #56]	; (8006490 <HAL_GPIO_Init+0x2d0>)
 8006456:	69bb      	ldr	r3, [r7, #24]
 8006458:	4313      	orrs	r3, r2
 800645a:	60cb      	str	r3, [r1, #12]
 800645c:	e021      	b.n	80064a2 <HAL_GPIO_Init+0x2e2>
 800645e:	bf00      	nop
 8006460:	10320000 	.word	0x10320000
 8006464:	10310000 	.word	0x10310000
 8006468:	10220000 	.word	0x10220000
 800646c:	10210000 	.word	0x10210000
 8006470:	10120000 	.word	0x10120000
 8006474:	10110000 	.word	0x10110000
 8006478:	40021000 	.word	0x40021000
 800647c:	40010000 	.word	0x40010000
 8006480:	40010800 	.word	0x40010800
 8006484:	40010c00 	.word	0x40010c00
 8006488:	40011000 	.word	0x40011000
 800648c:	40011400 	.word	0x40011400
 8006490:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006494:	4b0b      	ldr	r3, [pc, #44]	; (80064c4 <HAL_GPIO_Init+0x304>)
 8006496:	68da      	ldr	r2, [r3, #12]
 8006498:	69bb      	ldr	r3, [r7, #24]
 800649a:	43db      	mvns	r3, r3
 800649c:	4909      	ldr	r1, [pc, #36]	; (80064c4 <HAL_GPIO_Init+0x304>)
 800649e:	4013      	ands	r3, r2
 80064a0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80064a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a4:	3301      	adds	r3, #1
 80064a6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ae:	fa22 f303 	lsr.w	r3, r2, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	f47f ae8e 	bne.w	80061d4 <HAL_GPIO_Init+0x14>
  }
}
 80064b8:	bf00      	nop
 80064ba:	bf00      	nop
 80064bc:	372c      	adds	r7, #44	; 0x2c
 80064be:	46bd      	mov	sp, r7
 80064c0:	bc80      	pop	{r7}
 80064c2:	4770      	bx	lr
 80064c4:	40010400 	.word	0x40010400

080064c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b085      	sub	sp, #20
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	460b      	mov	r3, r1
 80064d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	689a      	ldr	r2, [r3, #8]
 80064d8:	887b      	ldrh	r3, [r7, #2]
 80064da:	4013      	ands	r3, r2
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d002      	beq.n	80064e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80064e0:	2301      	movs	r3, #1
 80064e2:	73fb      	strb	r3, [r7, #15]
 80064e4:	e001      	b.n	80064ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80064e6:	2300      	movs	r3, #0
 80064e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80064ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3714      	adds	r7, #20
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bc80      	pop	{r7}
 80064f4:	4770      	bx	lr

080064f6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80064f6:	b480      	push	{r7}
 80064f8:	b083      	sub	sp, #12
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
 80064fe:	460b      	mov	r3, r1
 8006500:	807b      	strh	r3, [r7, #2]
 8006502:	4613      	mov	r3, r2
 8006504:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006506:	787b      	ldrb	r3, [r7, #1]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d003      	beq.n	8006514 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800650c:	887a      	ldrh	r2, [r7, #2]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006512:	e003      	b.n	800651c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006514:	887b      	ldrh	r3, [r7, #2]
 8006516:	041a      	lsls	r2, r3, #16
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	611a      	str	r2, [r3, #16]
}
 800651c:	bf00      	nop
 800651e:	370c      	adds	r7, #12
 8006520:	46bd      	mov	sp, r7
 8006522:	bc80      	pop	{r7}
 8006524:	4770      	bx	lr
	...

08006528 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b086      	sub	sp, #24
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d101      	bne.n	800653a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e26c      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f003 0301 	and.w	r3, r3, #1
 8006542:	2b00      	cmp	r3, #0
 8006544:	f000 8087 	beq.w	8006656 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006548:	4b92      	ldr	r3, [pc, #584]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	f003 030c 	and.w	r3, r3, #12
 8006550:	2b04      	cmp	r3, #4
 8006552:	d00c      	beq.n	800656e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006554:	4b8f      	ldr	r3, [pc, #572]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	f003 030c 	and.w	r3, r3, #12
 800655c:	2b08      	cmp	r3, #8
 800655e:	d112      	bne.n	8006586 <HAL_RCC_OscConfig+0x5e>
 8006560:	4b8c      	ldr	r3, [pc, #560]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006568:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800656c:	d10b      	bne.n	8006586 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800656e:	4b89      	ldr	r3, [pc, #548]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006576:	2b00      	cmp	r3, #0
 8006578:	d06c      	beq.n	8006654 <HAL_RCC_OscConfig+0x12c>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d168      	bne.n	8006654 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e246      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800658e:	d106      	bne.n	800659e <HAL_RCC_OscConfig+0x76>
 8006590:	4b80      	ldr	r3, [pc, #512]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a7f      	ldr	r2, [pc, #508]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 8006596:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800659a:	6013      	str	r3, [r2, #0]
 800659c:	e02e      	b.n	80065fc <HAL_RCC_OscConfig+0xd4>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d10c      	bne.n	80065c0 <HAL_RCC_OscConfig+0x98>
 80065a6:	4b7b      	ldr	r3, [pc, #492]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a7a      	ldr	r2, [pc, #488]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80065ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065b0:	6013      	str	r3, [r2, #0]
 80065b2:	4b78      	ldr	r3, [pc, #480]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a77      	ldr	r2, [pc, #476]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80065b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80065bc:	6013      	str	r3, [r2, #0]
 80065be:	e01d      	b.n	80065fc <HAL_RCC_OscConfig+0xd4>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80065c8:	d10c      	bne.n	80065e4 <HAL_RCC_OscConfig+0xbc>
 80065ca:	4b72      	ldr	r3, [pc, #456]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a71      	ldr	r2, [pc, #452]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80065d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80065d4:	6013      	str	r3, [r2, #0]
 80065d6:	4b6f      	ldr	r3, [pc, #444]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a6e      	ldr	r2, [pc, #440]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80065dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065e0:	6013      	str	r3, [r2, #0]
 80065e2:	e00b      	b.n	80065fc <HAL_RCC_OscConfig+0xd4>
 80065e4:	4b6b      	ldr	r3, [pc, #428]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a6a      	ldr	r2, [pc, #424]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80065ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065ee:	6013      	str	r3, [r2, #0]
 80065f0:	4b68      	ldr	r3, [pc, #416]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a67      	ldr	r2, [pc, #412]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80065f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80065fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d013      	beq.n	800662c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006604:	f7ff fb18 	bl	8005c38 <HAL_GetTick>
 8006608:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800660a:	e008      	b.n	800661e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800660c:	f7ff fb14 	bl	8005c38 <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	2b64      	cmp	r3, #100	; 0x64
 8006618:	d901      	bls.n	800661e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800661a:	2303      	movs	r3, #3
 800661c:	e1fa      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800661e:	4b5d      	ldr	r3, [pc, #372]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006626:	2b00      	cmp	r3, #0
 8006628:	d0f0      	beq.n	800660c <HAL_RCC_OscConfig+0xe4>
 800662a:	e014      	b.n	8006656 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800662c:	f7ff fb04 	bl	8005c38 <HAL_GetTick>
 8006630:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006632:	e008      	b.n	8006646 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006634:	f7ff fb00 	bl	8005c38 <HAL_GetTick>
 8006638:	4602      	mov	r2, r0
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	2b64      	cmp	r3, #100	; 0x64
 8006640:	d901      	bls.n	8006646 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e1e6      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006646:	4b53      	ldr	r3, [pc, #332]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1f0      	bne.n	8006634 <HAL_RCC_OscConfig+0x10c>
 8006652:	e000      	b.n	8006656 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006654:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f003 0302 	and.w	r3, r3, #2
 800665e:	2b00      	cmp	r3, #0
 8006660:	d063      	beq.n	800672a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006662:	4b4c      	ldr	r3, [pc, #304]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	f003 030c 	and.w	r3, r3, #12
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00b      	beq.n	8006686 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800666e:	4b49      	ldr	r3, [pc, #292]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	f003 030c 	and.w	r3, r3, #12
 8006676:	2b08      	cmp	r3, #8
 8006678:	d11c      	bne.n	80066b4 <HAL_RCC_OscConfig+0x18c>
 800667a:	4b46      	ldr	r3, [pc, #280]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006682:	2b00      	cmp	r3, #0
 8006684:	d116      	bne.n	80066b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006686:	4b43      	ldr	r3, [pc, #268]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f003 0302 	and.w	r3, r3, #2
 800668e:	2b00      	cmp	r3, #0
 8006690:	d005      	beq.n	800669e <HAL_RCC_OscConfig+0x176>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	2b01      	cmp	r3, #1
 8006698:	d001      	beq.n	800669e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e1ba      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800669e:	4b3d      	ldr	r3, [pc, #244]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	695b      	ldr	r3, [r3, #20]
 80066aa:	00db      	lsls	r3, r3, #3
 80066ac:	4939      	ldr	r1, [pc, #228]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80066ae:	4313      	orrs	r3, r2
 80066b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066b2:	e03a      	b.n	800672a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d020      	beq.n	80066fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066bc:	4b36      	ldr	r3, [pc, #216]	; (8006798 <HAL_RCC_OscConfig+0x270>)
 80066be:	2201      	movs	r2, #1
 80066c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066c2:	f7ff fab9 	bl	8005c38 <HAL_GetTick>
 80066c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066c8:	e008      	b.n	80066dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066ca:	f7ff fab5 	bl	8005c38 <HAL_GetTick>
 80066ce:	4602      	mov	r2, r0
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	2b02      	cmp	r3, #2
 80066d6:	d901      	bls.n	80066dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80066d8:	2303      	movs	r3, #3
 80066da:	e19b      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066dc:	4b2d      	ldr	r3, [pc, #180]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 0302 	and.w	r3, r3, #2
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d0f0      	beq.n	80066ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066e8:	4b2a      	ldr	r3, [pc, #168]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	695b      	ldr	r3, [r3, #20]
 80066f4:	00db      	lsls	r3, r3, #3
 80066f6:	4927      	ldr	r1, [pc, #156]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 80066f8:	4313      	orrs	r3, r2
 80066fa:	600b      	str	r3, [r1, #0]
 80066fc:	e015      	b.n	800672a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80066fe:	4b26      	ldr	r3, [pc, #152]	; (8006798 <HAL_RCC_OscConfig+0x270>)
 8006700:	2200      	movs	r2, #0
 8006702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006704:	f7ff fa98 	bl	8005c38 <HAL_GetTick>
 8006708:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800670a:	e008      	b.n	800671e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800670c:	f7ff fa94 	bl	8005c38 <HAL_GetTick>
 8006710:	4602      	mov	r2, r0
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	1ad3      	subs	r3, r2, r3
 8006716:	2b02      	cmp	r3, #2
 8006718:	d901      	bls.n	800671e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800671a:	2303      	movs	r3, #3
 800671c:	e17a      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800671e:	4b1d      	ldr	r3, [pc, #116]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f003 0302 	and.w	r3, r3, #2
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1f0      	bne.n	800670c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f003 0308 	and.w	r3, r3, #8
 8006732:	2b00      	cmp	r3, #0
 8006734:	d03a      	beq.n	80067ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	699b      	ldr	r3, [r3, #24]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d019      	beq.n	8006772 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800673e:	4b17      	ldr	r3, [pc, #92]	; (800679c <HAL_RCC_OscConfig+0x274>)
 8006740:	2201      	movs	r2, #1
 8006742:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006744:	f7ff fa78 	bl	8005c38 <HAL_GetTick>
 8006748:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800674a:	e008      	b.n	800675e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800674c:	f7ff fa74 	bl	8005c38 <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	2b02      	cmp	r3, #2
 8006758:	d901      	bls.n	800675e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	e15a      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800675e:	4b0d      	ldr	r3, [pc, #52]	; (8006794 <HAL_RCC_OscConfig+0x26c>)
 8006760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006762:	f003 0302 	and.w	r3, r3, #2
 8006766:	2b00      	cmp	r3, #0
 8006768:	d0f0      	beq.n	800674c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800676a:	2001      	movs	r0, #1
 800676c:	f000 fad8 	bl	8006d20 <RCC_Delay>
 8006770:	e01c      	b.n	80067ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006772:	4b0a      	ldr	r3, [pc, #40]	; (800679c <HAL_RCC_OscConfig+0x274>)
 8006774:	2200      	movs	r2, #0
 8006776:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006778:	f7ff fa5e 	bl	8005c38 <HAL_GetTick>
 800677c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800677e:	e00f      	b.n	80067a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006780:	f7ff fa5a 	bl	8005c38 <HAL_GetTick>
 8006784:	4602      	mov	r2, r0
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	2b02      	cmp	r3, #2
 800678c:	d908      	bls.n	80067a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e140      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
 8006792:	bf00      	nop
 8006794:	40021000 	.word	0x40021000
 8006798:	42420000 	.word	0x42420000
 800679c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067a0:	4b9e      	ldr	r3, [pc, #632]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 80067a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a4:	f003 0302 	and.w	r3, r3, #2
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1e9      	bne.n	8006780 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 0304 	and.w	r3, r3, #4
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	f000 80a6 	beq.w	8006906 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067ba:	2300      	movs	r3, #0
 80067bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80067be:	4b97      	ldr	r3, [pc, #604]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 80067c0:	69db      	ldr	r3, [r3, #28]
 80067c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d10d      	bne.n	80067e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067ca:	4b94      	ldr	r3, [pc, #592]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 80067cc:	69db      	ldr	r3, [r3, #28]
 80067ce:	4a93      	ldr	r2, [pc, #588]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 80067d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067d4:	61d3      	str	r3, [r2, #28]
 80067d6:	4b91      	ldr	r3, [pc, #580]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 80067d8:	69db      	ldr	r3, [r3, #28]
 80067da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067de:	60bb      	str	r3, [r7, #8]
 80067e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067e2:	2301      	movs	r3, #1
 80067e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067e6:	4b8e      	ldr	r3, [pc, #568]	; (8006a20 <HAL_RCC_OscConfig+0x4f8>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d118      	bne.n	8006824 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067f2:	4b8b      	ldr	r3, [pc, #556]	; (8006a20 <HAL_RCC_OscConfig+0x4f8>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a8a      	ldr	r2, [pc, #552]	; (8006a20 <HAL_RCC_OscConfig+0x4f8>)
 80067f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067fe:	f7ff fa1b 	bl	8005c38 <HAL_GetTick>
 8006802:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006804:	e008      	b.n	8006818 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006806:	f7ff fa17 	bl	8005c38 <HAL_GetTick>
 800680a:	4602      	mov	r2, r0
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	2b64      	cmp	r3, #100	; 0x64
 8006812:	d901      	bls.n	8006818 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006814:	2303      	movs	r3, #3
 8006816:	e0fd      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006818:	4b81      	ldr	r3, [pc, #516]	; (8006a20 <HAL_RCC_OscConfig+0x4f8>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006820:	2b00      	cmp	r3, #0
 8006822:	d0f0      	beq.n	8006806 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	68db      	ldr	r3, [r3, #12]
 8006828:	2b01      	cmp	r3, #1
 800682a:	d106      	bne.n	800683a <HAL_RCC_OscConfig+0x312>
 800682c:	4b7b      	ldr	r3, [pc, #492]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 800682e:	6a1b      	ldr	r3, [r3, #32]
 8006830:	4a7a      	ldr	r2, [pc, #488]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006832:	f043 0301 	orr.w	r3, r3, #1
 8006836:	6213      	str	r3, [r2, #32]
 8006838:	e02d      	b.n	8006896 <HAL_RCC_OscConfig+0x36e>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d10c      	bne.n	800685c <HAL_RCC_OscConfig+0x334>
 8006842:	4b76      	ldr	r3, [pc, #472]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006844:	6a1b      	ldr	r3, [r3, #32]
 8006846:	4a75      	ldr	r2, [pc, #468]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006848:	f023 0301 	bic.w	r3, r3, #1
 800684c:	6213      	str	r3, [r2, #32]
 800684e:	4b73      	ldr	r3, [pc, #460]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006850:	6a1b      	ldr	r3, [r3, #32]
 8006852:	4a72      	ldr	r2, [pc, #456]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006854:	f023 0304 	bic.w	r3, r3, #4
 8006858:	6213      	str	r3, [r2, #32]
 800685a:	e01c      	b.n	8006896 <HAL_RCC_OscConfig+0x36e>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	2b05      	cmp	r3, #5
 8006862:	d10c      	bne.n	800687e <HAL_RCC_OscConfig+0x356>
 8006864:	4b6d      	ldr	r3, [pc, #436]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006866:	6a1b      	ldr	r3, [r3, #32]
 8006868:	4a6c      	ldr	r2, [pc, #432]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 800686a:	f043 0304 	orr.w	r3, r3, #4
 800686e:	6213      	str	r3, [r2, #32]
 8006870:	4b6a      	ldr	r3, [pc, #424]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006872:	6a1b      	ldr	r3, [r3, #32]
 8006874:	4a69      	ldr	r2, [pc, #420]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006876:	f043 0301 	orr.w	r3, r3, #1
 800687a:	6213      	str	r3, [r2, #32]
 800687c:	e00b      	b.n	8006896 <HAL_RCC_OscConfig+0x36e>
 800687e:	4b67      	ldr	r3, [pc, #412]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006880:	6a1b      	ldr	r3, [r3, #32]
 8006882:	4a66      	ldr	r2, [pc, #408]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006884:	f023 0301 	bic.w	r3, r3, #1
 8006888:	6213      	str	r3, [r2, #32]
 800688a:	4b64      	ldr	r3, [pc, #400]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 800688c:	6a1b      	ldr	r3, [r3, #32]
 800688e:	4a63      	ldr	r2, [pc, #396]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006890:	f023 0304 	bic.w	r3, r3, #4
 8006894:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	68db      	ldr	r3, [r3, #12]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d015      	beq.n	80068ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800689e:	f7ff f9cb 	bl	8005c38 <HAL_GetTick>
 80068a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068a4:	e00a      	b.n	80068bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068a6:	f7ff f9c7 	bl	8005c38 <HAL_GetTick>
 80068aa:	4602      	mov	r2, r0
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	1ad3      	subs	r3, r2, r3
 80068b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d901      	bls.n	80068bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80068b8:	2303      	movs	r3, #3
 80068ba:	e0ab      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068bc:	4b57      	ldr	r3, [pc, #348]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 80068be:	6a1b      	ldr	r3, [r3, #32]
 80068c0:	f003 0302 	and.w	r3, r3, #2
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d0ee      	beq.n	80068a6 <HAL_RCC_OscConfig+0x37e>
 80068c8:	e014      	b.n	80068f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068ca:	f7ff f9b5 	bl	8005c38 <HAL_GetTick>
 80068ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068d0:	e00a      	b.n	80068e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068d2:	f7ff f9b1 	bl	8005c38 <HAL_GetTick>
 80068d6:	4602      	mov	r2, r0
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	1ad3      	subs	r3, r2, r3
 80068dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d901      	bls.n	80068e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80068e4:	2303      	movs	r3, #3
 80068e6:	e095      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068e8:	4b4c      	ldr	r3, [pc, #304]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 80068ea:	6a1b      	ldr	r3, [r3, #32]
 80068ec:	f003 0302 	and.w	r3, r3, #2
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d1ee      	bne.n	80068d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80068f4:	7dfb      	ldrb	r3, [r7, #23]
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d105      	bne.n	8006906 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068fa:	4b48      	ldr	r3, [pc, #288]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 80068fc:	69db      	ldr	r3, [r3, #28]
 80068fe:	4a47      	ldr	r2, [pc, #284]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006900:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006904:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	69db      	ldr	r3, [r3, #28]
 800690a:	2b00      	cmp	r3, #0
 800690c:	f000 8081 	beq.w	8006a12 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006910:	4b42      	ldr	r3, [pc, #264]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	f003 030c 	and.w	r3, r3, #12
 8006918:	2b08      	cmp	r3, #8
 800691a:	d061      	beq.n	80069e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	69db      	ldr	r3, [r3, #28]
 8006920:	2b02      	cmp	r3, #2
 8006922:	d146      	bne.n	80069b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006924:	4b3f      	ldr	r3, [pc, #252]	; (8006a24 <HAL_RCC_OscConfig+0x4fc>)
 8006926:	2200      	movs	r2, #0
 8006928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800692a:	f7ff f985 	bl	8005c38 <HAL_GetTick>
 800692e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006930:	e008      	b.n	8006944 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006932:	f7ff f981 	bl	8005c38 <HAL_GetTick>
 8006936:	4602      	mov	r2, r0
 8006938:	693b      	ldr	r3, [r7, #16]
 800693a:	1ad3      	subs	r3, r2, r3
 800693c:	2b02      	cmp	r3, #2
 800693e:	d901      	bls.n	8006944 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006940:	2303      	movs	r3, #3
 8006942:	e067      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006944:	4b35      	ldr	r3, [pc, #212]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800694c:	2b00      	cmp	r3, #0
 800694e:	d1f0      	bne.n	8006932 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6a1b      	ldr	r3, [r3, #32]
 8006954:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006958:	d108      	bne.n	800696c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800695a:	4b30      	ldr	r3, [pc, #192]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	492d      	ldr	r1, [pc, #180]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006968:	4313      	orrs	r3, r2
 800696a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800696c:	4b2b      	ldr	r3, [pc, #172]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6a19      	ldr	r1, [r3, #32]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800697c:	430b      	orrs	r3, r1
 800697e:	4927      	ldr	r1, [pc, #156]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 8006980:	4313      	orrs	r3, r2
 8006982:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006984:	4b27      	ldr	r3, [pc, #156]	; (8006a24 <HAL_RCC_OscConfig+0x4fc>)
 8006986:	2201      	movs	r2, #1
 8006988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800698a:	f7ff f955 	bl	8005c38 <HAL_GetTick>
 800698e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006990:	e008      	b.n	80069a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006992:	f7ff f951 	bl	8005c38 <HAL_GetTick>
 8006996:	4602      	mov	r2, r0
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	1ad3      	subs	r3, r2, r3
 800699c:	2b02      	cmp	r3, #2
 800699e:	d901      	bls.n	80069a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80069a0:	2303      	movs	r3, #3
 80069a2:	e037      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80069a4:	4b1d      	ldr	r3, [pc, #116]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d0f0      	beq.n	8006992 <HAL_RCC_OscConfig+0x46a>
 80069b0:	e02f      	b.n	8006a12 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069b2:	4b1c      	ldr	r3, [pc, #112]	; (8006a24 <HAL_RCC_OscConfig+0x4fc>)
 80069b4:	2200      	movs	r2, #0
 80069b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069b8:	f7ff f93e 	bl	8005c38 <HAL_GetTick>
 80069bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80069be:	e008      	b.n	80069d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069c0:	f7ff f93a 	bl	8005c38 <HAL_GetTick>
 80069c4:	4602      	mov	r2, r0
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	2b02      	cmp	r3, #2
 80069cc:	d901      	bls.n	80069d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e020      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80069d2:	4b12      	ldr	r3, [pc, #72]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1f0      	bne.n	80069c0 <HAL_RCC_OscConfig+0x498>
 80069de:	e018      	b.n	8006a12 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	69db      	ldr	r3, [r3, #28]
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d101      	bne.n	80069ec <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	e013      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80069ec:	4b0b      	ldr	r3, [pc, #44]	; (8006a1c <HAL_RCC_OscConfig+0x4f4>)
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a1b      	ldr	r3, [r3, #32]
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d106      	bne.n	8006a0e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	d001      	beq.n	8006a12 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e000      	b.n	8006a14 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8006a12:	2300      	movs	r3, #0
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3718      	adds	r7, #24
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}
 8006a1c:	40021000 	.word	0x40021000
 8006a20:	40007000 	.word	0x40007000
 8006a24:	42420060 	.word	0x42420060

08006a28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d101      	bne.n	8006a3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e0d0      	b.n	8006bde <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a3c:	4b6a      	ldr	r3, [pc, #424]	; (8006be8 <HAL_RCC_ClockConfig+0x1c0>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f003 0307 	and.w	r3, r3, #7
 8006a44:	683a      	ldr	r2, [r7, #0]
 8006a46:	429a      	cmp	r2, r3
 8006a48:	d910      	bls.n	8006a6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a4a:	4b67      	ldr	r3, [pc, #412]	; (8006be8 <HAL_RCC_ClockConfig+0x1c0>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f023 0207 	bic.w	r2, r3, #7
 8006a52:	4965      	ldr	r1, [pc, #404]	; (8006be8 <HAL_RCC_ClockConfig+0x1c0>)
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a5a:	4b63      	ldr	r3, [pc, #396]	; (8006be8 <HAL_RCC_ClockConfig+0x1c0>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f003 0307 	and.w	r3, r3, #7
 8006a62:	683a      	ldr	r2, [r7, #0]
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d001      	beq.n	8006a6c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	e0b8      	b.n	8006bde <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 0302 	and.w	r3, r3, #2
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d020      	beq.n	8006aba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f003 0304 	and.w	r3, r3, #4
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d005      	beq.n	8006a90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a84:	4b59      	ldr	r3, [pc, #356]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	4a58      	ldr	r2, [pc, #352]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006a8a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006a8e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f003 0308 	and.w	r3, r3, #8
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d005      	beq.n	8006aa8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a9c:	4b53      	ldr	r3, [pc, #332]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	4a52      	ldr	r2, [pc, #328]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006aa2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006aa6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006aa8:	4b50      	ldr	r3, [pc, #320]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	494d      	ldr	r1, [pc, #308]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f003 0301 	and.w	r3, r3, #1
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d040      	beq.n	8006b48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	2b01      	cmp	r3, #1
 8006acc:	d107      	bne.n	8006ade <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ace:	4b47      	ldr	r3, [pc, #284]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d115      	bne.n	8006b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
 8006adc:	e07f      	b.n	8006bde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	2b02      	cmp	r3, #2
 8006ae4:	d107      	bne.n	8006af6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ae6:	4b41      	ldr	r3, [pc, #260]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d109      	bne.n	8006b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e073      	b.n	8006bde <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006af6:	4b3d      	ldr	r3, [pc, #244]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f003 0302 	and.w	r3, r3, #2
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d101      	bne.n	8006b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b02:	2301      	movs	r3, #1
 8006b04:	e06b      	b.n	8006bde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b06:	4b39      	ldr	r3, [pc, #228]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	f023 0203 	bic.w	r2, r3, #3
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	4936      	ldr	r1, [pc, #216]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006b14:	4313      	orrs	r3, r2
 8006b16:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b18:	f7ff f88e 	bl	8005c38 <HAL_GetTick>
 8006b1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b1e:	e00a      	b.n	8006b36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b20:	f7ff f88a 	bl	8005c38 <HAL_GetTick>
 8006b24:	4602      	mov	r2, r0
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	1ad3      	subs	r3, r2, r3
 8006b2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d901      	bls.n	8006b36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006b32:	2303      	movs	r3, #3
 8006b34:	e053      	b.n	8006bde <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b36:	4b2d      	ldr	r3, [pc, #180]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	f003 020c 	and.w	r2, r3, #12
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	009b      	lsls	r3, r3, #2
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d1eb      	bne.n	8006b20 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b48:	4b27      	ldr	r3, [pc, #156]	; (8006be8 <HAL_RCC_ClockConfig+0x1c0>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f003 0307 	and.w	r3, r3, #7
 8006b50:	683a      	ldr	r2, [r7, #0]
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d210      	bcs.n	8006b78 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b56:	4b24      	ldr	r3, [pc, #144]	; (8006be8 <HAL_RCC_ClockConfig+0x1c0>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f023 0207 	bic.w	r2, r3, #7
 8006b5e:	4922      	ldr	r1, [pc, #136]	; (8006be8 <HAL_RCC_ClockConfig+0x1c0>)
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	4313      	orrs	r3, r2
 8006b64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b66:	4b20      	ldr	r3, [pc, #128]	; (8006be8 <HAL_RCC_ClockConfig+0x1c0>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f003 0307 	and.w	r3, r3, #7
 8006b6e:	683a      	ldr	r2, [r7, #0]
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d001      	beq.n	8006b78 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006b74:	2301      	movs	r3, #1
 8006b76:	e032      	b.n	8006bde <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f003 0304 	and.w	r3, r3, #4
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d008      	beq.n	8006b96 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b84:	4b19      	ldr	r3, [pc, #100]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	4916      	ldr	r1, [pc, #88]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006b92:	4313      	orrs	r3, r2
 8006b94:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f003 0308 	and.w	r3, r3, #8
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d009      	beq.n	8006bb6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006ba2:	4b12      	ldr	r3, [pc, #72]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	691b      	ldr	r3, [r3, #16]
 8006bae:	00db      	lsls	r3, r3, #3
 8006bb0:	490e      	ldr	r1, [pc, #56]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006bb6:	f000 f821 	bl	8006bfc <HAL_RCC_GetSysClockFreq>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	4b0b      	ldr	r3, [pc, #44]	; (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	091b      	lsrs	r3, r3, #4
 8006bc2:	f003 030f 	and.w	r3, r3, #15
 8006bc6:	490a      	ldr	r1, [pc, #40]	; (8006bf0 <HAL_RCC_ClockConfig+0x1c8>)
 8006bc8:	5ccb      	ldrb	r3, [r1, r3]
 8006bca:	fa22 f303 	lsr.w	r3, r2, r3
 8006bce:	4a09      	ldr	r2, [pc, #36]	; (8006bf4 <HAL_RCC_ClockConfig+0x1cc>)
 8006bd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006bd2:	4b09      	ldr	r3, [pc, #36]	; (8006bf8 <HAL_RCC_ClockConfig+0x1d0>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f7fe ffec 	bl	8005bb4 <HAL_InitTick>

  return HAL_OK;
 8006bdc:	2300      	movs	r3, #0
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3710      	adds	r7, #16
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}
 8006be6:	bf00      	nop
 8006be8:	40022000 	.word	0x40022000
 8006bec:	40021000 	.word	0x40021000
 8006bf0:	0801021c 	.word	0x0801021c
 8006bf4:	20000044 	.word	0x20000044
 8006bf8:	20000054 	.word	0x20000054

08006bfc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bfc:	b490      	push	{r4, r7}
 8006bfe:	b08a      	sub	sp, #40	; 0x28
 8006c00:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006c02:	4b2a      	ldr	r3, [pc, #168]	; (8006cac <HAL_RCC_GetSysClockFreq+0xb0>)
 8006c04:	1d3c      	adds	r4, r7, #4
 8006c06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006c08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006c0c:	f240 2301 	movw	r3, #513	; 0x201
 8006c10:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006c12:	2300      	movs	r3, #0
 8006c14:	61fb      	str	r3, [r7, #28]
 8006c16:	2300      	movs	r3, #0
 8006c18:	61bb      	str	r3, [r7, #24]
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	627b      	str	r3, [r7, #36]	; 0x24
 8006c1e:	2300      	movs	r3, #0
 8006c20:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006c22:	2300      	movs	r3, #0
 8006c24:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006c26:	4b22      	ldr	r3, [pc, #136]	; (8006cb0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006c2c:	69fb      	ldr	r3, [r7, #28]
 8006c2e:	f003 030c 	and.w	r3, r3, #12
 8006c32:	2b04      	cmp	r3, #4
 8006c34:	d002      	beq.n	8006c3c <HAL_RCC_GetSysClockFreq+0x40>
 8006c36:	2b08      	cmp	r3, #8
 8006c38:	d003      	beq.n	8006c42 <HAL_RCC_GetSysClockFreq+0x46>
 8006c3a:	e02d      	b.n	8006c98 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006c3c:	4b1d      	ldr	r3, [pc, #116]	; (8006cb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006c3e:	623b      	str	r3, [r7, #32]
      break;
 8006c40:	e02d      	b.n	8006c9e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006c42:	69fb      	ldr	r3, [r7, #28]
 8006c44:	0c9b      	lsrs	r3, r3, #18
 8006c46:	f003 030f 	and.w	r3, r3, #15
 8006c4a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006c4e:	4413      	add	r3, r2
 8006c50:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006c54:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d013      	beq.n	8006c88 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006c60:	4b13      	ldr	r3, [pc, #76]	; (8006cb0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	0c5b      	lsrs	r3, r3, #17
 8006c66:	f003 0301 	and.w	r3, r3, #1
 8006c6a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006c6e:	4413      	add	r3, r2
 8006c70:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006c74:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	4a0e      	ldr	r2, [pc, #56]	; (8006cb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006c7a:	fb02 f203 	mul.w	r2, r2, r3
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c84:	627b      	str	r3, [r7, #36]	; 0x24
 8006c86:	e004      	b.n	8006c92 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	4a0b      	ldr	r2, [pc, #44]	; (8006cb8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006c8c:	fb02 f303 	mul.w	r3, r2, r3
 8006c90:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c94:	623b      	str	r3, [r7, #32]
      break;
 8006c96:	e002      	b.n	8006c9e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006c98:	4b06      	ldr	r3, [pc, #24]	; (8006cb4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006c9a:	623b      	str	r3, [r7, #32]
      break;
 8006c9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006c9e:	6a3b      	ldr	r3, [r7, #32]
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3728      	adds	r7, #40	; 0x28
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bc90      	pop	{r4, r7}
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop
 8006cac:	08010204 	.word	0x08010204
 8006cb0:	40021000 	.word	0x40021000
 8006cb4:	007a1200 	.word	0x007a1200
 8006cb8:	003d0900 	.word	0x003d0900

08006cbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006cc0:	4b02      	ldr	r3, [pc, #8]	; (8006ccc <HAL_RCC_GetHCLKFreq+0x10>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bc80      	pop	{r7}
 8006cca:	4770      	bx	lr
 8006ccc:	20000044 	.word	0x20000044

08006cd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006cd4:	f7ff fff2 	bl	8006cbc <HAL_RCC_GetHCLKFreq>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	4b05      	ldr	r3, [pc, #20]	; (8006cf0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	0a1b      	lsrs	r3, r3, #8
 8006ce0:	f003 0307 	and.w	r3, r3, #7
 8006ce4:	4903      	ldr	r1, [pc, #12]	; (8006cf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ce6:	5ccb      	ldrb	r3, [r1, r3]
 8006ce8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	bd80      	pop	{r7, pc}
 8006cf0:	40021000 	.word	0x40021000
 8006cf4:	0801022c 	.word	0x0801022c

08006cf8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006cfc:	f7ff ffde 	bl	8006cbc <HAL_RCC_GetHCLKFreq>
 8006d00:	4602      	mov	r2, r0
 8006d02:	4b05      	ldr	r3, [pc, #20]	; (8006d18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	0adb      	lsrs	r3, r3, #11
 8006d08:	f003 0307 	and.w	r3, r3, #7
 8006d0c:	4903      	ldr	r1, [pc, #12]	; (8006d1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d0e:	5ccb      	ldrb	r3, [r1, r3]
 8006d10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	bd80      	pop	{r7, pc}
 8006d18:	40021000 	.word	0x40021000
 8006d1c:	0801022c 	.word	0x0801022c

08006d20 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b085      	sub	sp, #20
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006d28:	4b0a      	ldr	r3, [pc, #40]	; (8006d54 <RCC_Delay+0x34>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a0a      	ldr	r2, [pc, #40]	; (8006d58 <RCC_Delay+0x38>)
 8006d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8006d32:	0a5b      	lsrs	r3, r3, #9
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	fb02 f303 	mul.w	r3, r2, r3
 8006d3a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006d3c:	bf00      	nop
  }
  while (Delay --);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	1e5a      	subs	r2, r3, #1
 8006d42:	60fa      	str	r2, [r7, #12]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d1f9      	bne.n	8006d3c <RCC_Delay+0x1c>
}
 8006d48:	bf00      	nop
 8006d4a:	bf00      	nop
 8006d4c:	3714      	adds	r7, #20
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bc80      	pop	{r7}
 8006d52:	4770      	bx	lr
 8006d54:	20000044 	.word	0x20000044
 8006d58:	10624dd3 	.word	0x10624dd3

08006d5c <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b083      	sub	sp, #12
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bc80      	pop	{r7}
 8006d6c:	4770      	bx	lr

08006d6e <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d6e:	b580      	push	{r7, lr}
 8006d70:	b08a      	sub	sp, #40	; 0x28
 8006d72:	af02      	add	r7, sp, #8
 8006d74:	60f8      	str	r0, [r7, #12]
 8006d76:	60b9      	str	r1, [r7, #8]
 8006d78:	603b      	str	r3, [r7, #0]
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006d82:	2300      	movs	r3, #0
 8006d84:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d101      	bne.n	8006d94 <HAL_SPI_Transmit+0x26>
 8006d90:	2302      	movs	r3, #2
 8006d92:	e148      	b.n	8007026 <HAL_SPI_Transmit+0x2b8>
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d9c:	f7fe ff4c 	bl	8005c38 <HAL_GetTick>
 8006da0:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d002      	beq.n	8006db4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006dae:	2302      	movs	r3, #2
 8006db0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006db2:	e12f      	b.n	8007014 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d002      	beq.n	8006dc0 <HAL_SPI_Transmit+0x52>
 8006dba:	88fb      	ldrh	r3, [r7, #6]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d102      	bne.n	8006dc6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006dc4:	e126      	b.n	8007014 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2203      	movs	r2, #3
 8006dca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	68ba      	ldr	r2, [r7, #8]
 8006dd8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	88fa      	ldrh	r2, [r7, #6]
 8006dde:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	88fa      	ldrh	r2, [r7, #6]
 8006de4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2200      	movs	r2, #0
 8006dea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2200      	movs	r2, #0
 8006df0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2200      	movs	r2, #0
 8006df6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2200      	movs	r2, #0
 8006e02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e0c:	d107      	bne.n	8006e1e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e1c:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e26:	d110      	bne.n	8006e4a <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	6819      	ldr	r1, [r3, #0]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006e36:	400b      	ands	r3, r1
 8006e38:	6013      	str	r3, [r2, #0]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e48:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e54:	2b40      	cmp	r3, #64	; 0x40
 8006e56:	d007      	beq.n	8006e68 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e66:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e70:	d147      	bne.n	8006f02 <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	685b      	ldr	r3, [r3, #4]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d004      	beq.n	8006e84 <HAL_SPI_Transmit+0x116>
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d138      	bne.n	8006ef6 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	881a      	ldrh	r2, [r3, #0]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	3302      	adds	r3, #2
 8006e92:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	3b01      	subs	r3, #1
 8006e9c:	b29a      	uxth	r2, r3
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006ea2:	e028      	b.n	8006ef6 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	f003 0302 	and.w	r3, r3, #2
 8006eae:	2b02      	cmp	r3, #2
 8006eb0:	d10f      	bne.n	8006ed2 <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	881a      	ldrh	r2, [r3, #0]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	3302      	adds	r3, #2
 8006ec0:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	3b01      	subs	r3, #1
 8006eca:	b29a      	uxth	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	86da      	strh	r2, [r3, #54]	; 0x36
 8006ed0:	e011      	b.n	8006ef6 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00b      	beq.n	8006ef0 <HAL_SPI_Transmit+0x182>
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ede:	d00a      	beq.n	8006ef6 <HAL_SPI_Transmit+0x188>
 8006ee0:	f7fe feaa 	bl	8005c38 <HAL_GetTick>
 8006ee4:	4602      	mov	r2, r0
 8006ee6:	69bb      	ldr	r3, [r7, #24]
 8006ee8:	1ad3      	subs	r3, r2, r3
 8006eea:	683a      	ldr	r2, [r7, #0]
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d802      	bhi.n	8006ef6 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 8006ef0:	2303      	movs	r3, #3
 8006ef2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006ef4:	e08e      	b.n	8007014 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006efa:	b29b      	uxth	r3, r3
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d1d1      	bne.n	8006ea4 <HAL_SPI_Transmit+0x136>
 8006f00:	e048      	b.n	8006f94 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d004      	beq.n	8006f14 <HAL_SPI_Transmit+0x1a6>
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d13a      	bne.n	8006f8a <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	330c      	adds	r3, #12
 8006f1a:	68ba      	ldr	r2, [r7, #8]
 8006f1c:	7812      	ldrb	r2, [r2, #0]
 8006f1e:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	3301      	adds	r3, #1
 8006f24:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	3b01      	subs	r3, #1
 8006f2e:	b29a      	uxth	r2, r3
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006f34:	e029      	b.n	8006f8a <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	f003 0302 	and.w	r3, r3, #2
 8006f40:	2b02      	cmp	r3, #2
 8006f42:	d110      	bne.n	8006f66 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	330c      	adds	r3, #12
 8006f4a:	68ba      	ldr	r2, [r7, #8]
 8006f4c:	7812      	ldrb	r2, [r2, #0]
 8006f4e:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	3301      	adds	r3, #1
 8006f54:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f5a:	b29b      	uxth	r3, r3
 8006f5c:	3b01      	subs	r3, #1
 8006f5e:	b29a      	uxth	r2, r3
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	86da      	strh	r2, [r3, #54]	; 0x36
 8006f64:	e011      	b.n	8006f8a <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d00b      	beq.n	8006f84 <HAL_SPI_Transmit+0x216>
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f72:	d00a      	beq.n	8006f8a <HAL_SPI_Transmit+0x21c>
 8006f74:	f7fe fe60 	bl	8005c38 <HAL_GetTick>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	1ad3      	subs	r3, r2, r3
 8006f7e:	683a      	ldr	r2, [r7, #0]
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d802      	bhi.n	8006f8a <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 8006f84:	2303      	movs	r3, #3
 8006f86:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006f88:	e044      	b.n	8007014 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f8e:	b29b      	uxth	r3, r3
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d1d0      	bne.n	8006f36 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8006f94:	69bb      	ldr	r3, [r7, #24]
 8006f96:	9300      	str	r3, [sp, #0]
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	2102      	movs	r1, #2
 8006f9e:	68f8      	ldr	r0, [r7, #12]
 8006fa0:	f000 fc10 	bl	80077c4 <SPI_WaitFlagStateUntilTimeout>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d002      	beq.n	8006fb0 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 8006faa:	2303      	movs	r3, #3
 8006fac:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006fae:	e031      	b.n	8007014 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8006fb0:	69ba      	ldr	r2, [r7, #24]
 8006fb2:	6839      	ldr	r1, [r7, #0]
 8006fb4:	68f8      	ldr	r0, [r7, #12]
 8006fb6:	f000 fc6e 	bl	8007896 <SPI_CheckFlag_BSY>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d005      	beq.n	8006fcc <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2220      	movs	r2, #32
 8006fc8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006fca:	e023      	b.n	8007014 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d10a      	bne.n	8006fea <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	617b      	str	r3, [r7, #20]
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	617b      	str	r3, [r7, #20]
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	617b      	str	r3, [r7, #20]
 8006fe8:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ff2:	d107      	bne.n	8007004 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007002:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007008:	2b00      	cmp	r3, #0
 800700a:	d002      	beq.n	8007012 <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 800700c:	2301      	movs	r3, #1
 800700e:	77fb      	strb	r3, [r7, #31]
 8007010:	e000      	b.n	8007014 <HAL_SPI_Transmit+0x2a6>
  }

error:
 8007012:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2200      	movs	r2, #0
 8007020:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007024:	7ffb      	ldrb	r3, [r7, #31]
}
 8007026:	4618      	mov	r0, r3
 8007028:	3720      	adds	r7, #32
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}

0800702e <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800702e:	b580      	push	{r7, lr}
 8007030:	b08a      	sub	sp, #40	; 0x28
 8007032:	af02      	add	r7, sp, #8
 8007034:	60f8      	str	r0, [r7, #12]
 8007036:	60b9      	str	r1, [r7, #8]
 8007038:	603b      	str	r3, [r7, #0]
 800703a:	4613      	mov	r3, r2
 800703c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
 800703e:	2300      	movs	r3, #0
 8007040:	82fb      	strh	r3, [r7, #22]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8007042:	2300      	movs	r3, #0
 8007044:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007046:	2300      	movs	r3, #0
 8007048:	77fb      	strb	r3, [r7, #31]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007052:	d112      	bne.n	800707a <HAL_SPI_Receive+0x4c>
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d10e      	bne.n	800707a <HAL_SPI_Receive+0x4c>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2204      	movs	r2, #4
 8007060:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 8007064:	88fa      	ldrh	r2, [r7, #6]
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	9300      	str	r3, [sp, #0]
 800706a:	4613      	mov	r3, r2
 800706c:	68ba      	ldr	r2, [r7, #8]
 800706e:	68b9      	ldr	r1, [r7, #8]
 8007070:	68f8      	ldr	r0, [r7, #12]
 8007072:	f000 f97d 	bl	8007370 <HAL_SPI_TransmitReceive>
 8007076:	4603      	mov	r3, r0
 8007078:	e176      	b.n	8007368 <HAL_SPI_Receive+0x33a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007080:	2b01      	cmp	r3, #1
 8007082:	d101      	bne.n	8007088 <HAL_SPI_Receive+0x5a>
 8007084:	2302      	movs	r3, #2
 8007086:	e16f      	b.n	8007368 <HAL_SPI_Receive+0x33a>
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007090:	f7fe fdd2 	bl	8005c38 <HAL_GetTick>
 8007094:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800709c:	b2db      	uxtb	r3, r3
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d002      	beq.n	80070a8 <HAL_SPI_Receive+0x7a>
  {
    errorcode = HAL_BUSY;
 80070a2:	2302      	movs	r3, #2
 80070a4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80070a6:	e156      	b.n	8007356 <HAL_SPI_Receive+0x328>
  }

  if((pData == NULL ) || (Size == 0U))
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d002      	beq.n	80070b4 <HAL_SPI_Receive+0x86>
 80070ae:	88fb      	ldrh	r3, [r7, #6]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d102      	bne.n	80070ba <HAL_SPI_Receive+0x8c>
  {
    errorcode = HAL_ERROR;
 80070b4:	2301      	movs	r3, #1
 80070b6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80070b8:	e14d      	b.n	8007356 <HAL_SPI_Receive+0x328>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2204      	movs	r2, #4
 80070be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2200      	movs	r2, #0
 80070c6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	68ba      	ldr	r2, [r7, #8]
 80070cc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	88fa      	ldrh	r2, [r7, #6]
 80070d2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	88fa      	ldrh	r2, [r7, #6]
 80070d8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2200      	movs	r2, #0
 80070de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2200      	movs	r2, #0
 80070e4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2200      	movs	r2, #0
 80070ea:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2200      	movs	r2, #0
 80070f0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2200      	movs	r2, #0
 80070f6:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007100:	d117      	bne.n	8007132 <HAL_SPI_Receive+0x104>
  {
    SPI_RESET_CRC(hspi);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	6819      	ldr	r1, [r3, #0]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007110:	400b      	ands	r3, r1
 8007112:	6013      	str	r3, [r2, #0]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681a      	ldr	r2, [r3, #0]
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007122:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007128:	b29b      	uxth	r3, r3
 800712a:	3b01      	subs	r3, #1
 800712c:	b29a      	uxth	r2, r3
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800713a:	d107      	bne.n	800714c <HAL_SPI_Receive+0x11e>
  {
    SPI_1LINE_RX(hspi);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800714a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007156:	2b40      	cmp	r3, #64	; 0x40
 8007158:	d007      	beq.n	800716a <HAL_SPI_Receive+0x13c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007168:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	68db      	ldr	r3, [r3, #12]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d15b      	bne.n	800722a <HAL_SPI_Receive+0x1fc>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 8007172:	e02a      	b.n	80071ca <HAL_SPI_Receive+0x19c>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	f003 0301 	and.w	r3, r3, #1
 800717e:	2b01      	cmp	r3, #1
 8007180:	d111      	bne.n	80071a6 <HAL_SPI_Receive+0x178>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	330c      	adds	r3, #12
 8007188:	781b      	ldrb	r3, [r3, #0]
 800718a:	b2da      	uxtb	r2, r3
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	3301      	adds	r3, #1
 8007194:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800719a:	b29b      	uxth	r3, r3
 800719c:	3b01      	subs	r3, #1
 800719e:	b29a      	uxth	r2, r3
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80071a4:	e011      	b.n	80071ca <HAL_SPI_Receive+0x19c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d00b      	beq.n	80071c4 <HAL_SPI_Receive+0x196>
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071b2:	d00a      	beq.n	80071ca <HAL_SPI_Receive+0x19c>
 80071b4:	f7fe fd40 	bl	8005c38 <HAL_GetTick>
 80071b8:	4602      	mov	r2, r0
 80071ba:	69bb      	ldr	r3, [r7, #24]
 80071bc:	1ad3      	subs	r3, r2, r3
 80071be:	683a      	ldr	r2, [r7, #0]
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d802      	bhi.n	80071ca <HAL_SPI_Receive+0x19c>
        {
          errorcode = HAL_TIMEOUT;
 80071c4:	2303      	movs	r3, #3
 80071c6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80071c8:	e0c5      	b.n	8007356 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071ce:	b29b      	uxth	r3, r3
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d1cf      	bne.n	8007174 <HAL_SPI_Receive+0x146>
 80071d4:	e02e      	b.n	8007234 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	f003 0301 	and.w	r3, r3, #1
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d110      	bne.n	8007206 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	68db      	ldr	r3, [r3, #12]
 80071ea:	b29a      	uxth	r2, r3
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	3302      	adds	r3, #2
 80071f4:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	3b01      	subs	r3, #1
 80071fe:	b29a      	uxth	r2, r3
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007204:	e011      	b.n	800722a <HAL_SPI_Receive+0x1fc>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d00b      	beq.n	8007224 <HAL_SPI_Receive+0x1f6>
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007212:	d00a      	beq.n	800722a <HAL_SPI_Receive+0x1fc>
 8007214:	f7fe fd10 	bl	8005c38 <HAL_GetTick>
 8007218:	4602      	mov	r2, r0
 800721a:	69bb      	ldr	r3, [r7, #24]
 800721c:	1ad3      	subs	r3, r2, r3
 800721e:	683a      	ldr	r2, [r7, #0]
 8007220:	429a      	cmp	r2, r3
 8007222:	d802      	bhi.n	800722a <HAL_SPI_Receive+0x1fc>
        {
          errorcode = HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007228:	e095      	b.n	8007356 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800722e:	b29b      	uxth	r3, r3
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1d0      	bne.n	80071d6 <HAL_SPI_Receive+0x1a8>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007238:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800723c:	d142      	bne.n	80072c4 <HAL_SPI_Receive+0x296>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800724c:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800724e:	69bb      	ldr	r3, [r7, #24]
 8007250:	9300      	str	r3, [sp, #0]
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	2201      	movs	r2, #1
 8007256:	2101      	movs	r1, #1
 8007258:	68f8      	ldr	r0, [r7, #12]
 800725a:	f000 fab3 	bl	80077c4 <SPI_WaitFlagStateUntilTimeout>
 800725e:	4603      	mov	r3, r0
 8007260:	2b00      	cmp	r3, #0
 8007262:	d002      	beq.n	800726a <HAL_SPI_Receive+0x23c>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 8007264:	2303      	movs	r3, #3
 8007266:	77fb      	strb	r3, [r7, #31]
      goto error;
 8007268:	e075      	b.n	8007356 <HAL_SPI_Receive+0x328>
    }

    /* Receive last data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007272:	d106      	bne.n	8007282 <HAL_SPI_Receive+0x254>
    {
      *((uint16_t*)pData) = hspi->Instance->DR;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	b29a      	uxth	r2, r3
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	801a      	strh	r2, [r3, #0]
 8007280:	e006      	b.n	8007290 <HAL_SPI_Receive+0x262>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	330c      	adds	r3, #12
 8007288:	781b      	ldrb	r3, [r3, #0]
 800728a:	b2da      	uxtb	r2, r3
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007290:	69bb      	ldr	r3, [r7, #24]
 8007292:	9300      	str	r3, [sp, #0]
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	2201      	movs	r2, #1
 8007298:	2101      	movs	r1, #1
 800729a:	68f8      	ldr	r0, [r7, #12]
 800729c:	f000 fa92 	bl	80077c4 <SPI_WaitFlagStateUntilTimeout>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d008      	beq.n	80072b8 <HAL_SPI_Receive+0x28a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072aa:	f043 0202 	orr.w	r2, r3, #2
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	77fb      	strb	r3, [r7, #31]
      goto error;
 80072b6:	e04e      	b.n	8007356 <HAL_SPI_Receive+0x328>
    }

    /* Read CRC to Flush DR and RXNE flag */
    tmpreg = hspi->Instance->DR;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	68db      	ldr	r3, [r3, #12]
 80072be:	b29b      	uxth	r3, r3
 80072c0:	82fb      	strh	r3, [r7, #22]
    /* To avoid GCC warning */
    UNUSED(tmpreg);
 80072c2:	8afb      	ldrh	r3, [r7, #22]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80072cc:	d111      	bne.n	80072f2 <HAL_SPI_Receive+0x2c4>
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072d6:	d004      	beq.n	80072e2 <HAL_SPI_Receive+0x2b4>
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072e0:	d107      	bne.n	80072f2 <HAL_SPI_Receive+0x2c4>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072f0:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
    /* Check if CRC error occurred */
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	f003 0310 	and.w	r3, r3, #16
 80072fc:	2b10      	cmp	r3, #16
 80072fe:	d122      	bne.n	8007346 <HAL_SPI_Receive+0x318>
    {
      /* Check if CRC error is valid or not (workaround to be applied or not) */
      if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 8007300:	68f8      	ldr	r0, [r7, #12]
 8007302:	f000 fb4f 	bl	80079a4 <SPI_ISCRCErrorValid>
 8007306:	4603      	mov	r3, r0
 8007308:	2b01      	cmp	r3, #1
 800730a:	d117      	bne.n	800733c <HAL_SPI_Receive+0x30e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007310:	f043 0202 	orr.w	r2, r3, #2
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	655a      	str	r2, [r3, #84]	; 0x54

        /* Reset CRC Calculation */
        SPI_RESET_CRC(hspi);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	6819      	ldr	r1, [r3, #0]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007326:	400b      	ands	r3, r1
 8007328:	6013      	str	r3, [r2, #0]
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	681a      	ldr	r2, [r3, #0]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007338:	601a      	str	r2, [r3, #0]
 800733a:	e004      	b.n	8007346 <HAL_SPI_Receive+0x318>
      }
      else
      {
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007344:	609a      	str	r2, [r3, #8]
      }
    }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800734a:	2b00      	cmp	r3, #0
 800734c:	d002      	beq.n	8007354 <HAL_SPI_Receive+0x326>
  {
    errorcode = HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	77fb      	strb	r3, [r7, #31]
 8007352:	e000      	b.n	8007356 <HAL_SPI_Receive+0x328>
  }

error :
 8007354:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2201      	movs	r2, #1
 800735a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007366:	7ffb      	ldrb	r3, [r7, #31]
}
 8007368:	4618      	mov	r0, r3
 800736a:	3720      	adds	r7, #32
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b08e      	sub	sp, #56	; 0x38
 8007374:	af02      	add	r7, sp, #8
 8007376:	60f8      	str	r0, [r7, #12]
 8007378:	60b9      	str	r1, [r7, #8]
 800737a:	607a      	str	r2, [r7, #4]
 800737c:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 800737e:	2300      	movs	r3, #0
 8007380:	627b      	str	r3, [r7, #36]	; 0x24
 8007382:	2300      	movs	r3, #0
 8007384:	623b      	str	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
 8007386:	2300      	movs	r3, #0
 8007388:	837b      	strh	r3, [r7, #26]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 800738a:	2300      	movs	r3, #0
 800738c:	61fb      	str	r3, [r7, #28]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 800738e:	2301      	movs	r3, #1
 8007390:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007392:	2300      	movs	r3, #0
 8007394:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800739e:	2b01      	cmp	r3, #1
 80073a0:	d101      	bne.n	80073a6 <HAL_SPI_TransmitReceive+0x36>
 80073a2:	2302      	movs	r3, #2
 80073a4:	e20a      	b.n	80077bc <HAL_SPI_TransmitReceive+0x44c>
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2201      	movs	r2, #1
 80073aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073ae:	f7fe fc43 	bl	8005c38 <HAL_GetTick>
 80073b2:	61f8      	str	r0, [r7, #28]
  
  tmp  = hspi->State;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp1 = hspi->Init.Mode;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	623b      	str	r3, [r7, #32]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 80073c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d00e      	beq.n	80073e8 <HAL_SPI_TransmitReceive+0x78>
 80073ca:	6a3b      	ldr	r3, [r7, #32]
 80073cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80073d0:	d106      	bne.n	80073e0 <HAL_SPI_TransmitReceive+0x70>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d102      	bne.n	80073e0 <HAL_SPI_TransmitReceive+0x70>
 80073da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073dc:	2b04      	cmp	r3, #4
 80073de:	d003      	beq.n	80073e8 <HAL_SPI_TransmitReceive+0x78>
  {
    errorcode = HAL_BUSY;
 80073e0:	2302      	movs	r3, #2
 80073e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80073e6:	e1df      	b.n	80077a8 <HAL_SPI_TransmitReceive+0x438>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d005      	beq.n	80073fa <HAL_SPI_TransmitReceive+0x8a>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d002      	beq.n	80073fa <HAL_SPI_TransmitReceive+0x8a>
 80073f4:	887b      	ldrh	r3, [r7, #2]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d103      	bne.n	8007402 <HAL_SPI_TransmitReceive+0x92>
  {
    errorcode = HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007400:	e1d2      	b.n	80077a8 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007408:	b2db      	uxtb	r3, r3
 800740a:	2b01      	cmp	r3, #1
 800740c:	d103      	bne.n	8007416 <HAL_SPI_TransmitReceive+0xa6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2205      	movs	r2, #5
 8007412:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	2200      	movs	r2, #0
 800741a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	887a      	ldrh	r2, [r7, #2]
 8007426:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	887a      	ldrh	r2, [r7, #2]
 800742c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	68ba      	ldr	r2, [r7, #8]
 8007432:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	887a      	ldrh	r2, [r7, #2]
 8007438:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	887a      	ldrh	r2, [r7, #2]
 800743e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2200      	movs	r2, #0
 8007444:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	2200      	movs	r2, #0
 800744a:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007450:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007454:	d110      	bne.n	8007478 <HAL_SPI_TransmitReceive+0x108>
  {
    SPI_RESET_CRC(hspi);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	6819      	ldr	r1, [r3, #0]
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007464:	400b      	ands	r3, r1
 8007466:	6013      	str	r3, [r2, #0]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	681a      	ldr	r2, [r3, #0]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007476:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007482:	2b40      	cmp	r3, #64	; 0x40
 8007484:	d007      	beq.n	8007496 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007494:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800749e:	f040 8084 	bne.w	80075aa <HAL_SPI_TransmitReceive+0x23a>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d004      	beq.n	80074b4 <HAL_SPI_TransmitReceive+0x144>
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074ae:	b29b      	uxth	r3, r3
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d16f      	bne.n	8007594 <HAL_SPI_TransmitReceive+0x224>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	881a      	ldrh	r2, [r3, #0]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	3302      	adds	r3, #2
 80074c2:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	3b01      	subs	r3, #1
 80074cc:	b29a      	uxth	r2, r3
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074d2:	e05f      	b.n	8007594 <HAL_SPI_TransmitReceive+0x224>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80074d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d02e      	beq.n	8007538 <HAL_SPI_TransmitReceive+0x1c8>
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074de:	b29b      	uxth	r3, r3
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d029      	beq.n	8007538 <HAL_SPI_TransmitReceive+0x1c8>
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	f003 0302 	and.w	r3, r3, #2
 80074ee:	2b02      	cmp	r3, #2
 80074f0:	d122      	bne.n	8007538 <HAL_SPI_TransmitReceive+0x1c8>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	881a      	ldrh	r2, [r3, #0]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	3302      	adds	r3, #2
 8007500:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007506:	b29b      	uxth	r3, r3
 8007508:	3b01      	subs	r3, #1
 800750a:	b29a      	uxth	r2, r3
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8007510:	2300      	movs	r3, #0
 8007512:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007518:	b29b      	uxth	r3, r3
 800751a:	2b00      	cmp	r3, #0
 800751c:	d10c      	bne.n	8007538 <HAL_SPI_TransmitReceive+0x1c8>
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007522:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007526:	d107      	bne.n	8007538 <HAL_SPI_TransmitReceive+0x1c8>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	681a      	ldr	r2, [r3, #0]
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007536:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800753c:	b29b      	uxth	r3, r3
 800753e:	2b00      	cmp	r3, #0
 8007540:	d018      	beq.n	8007574 <HAL_SPI_TransmitReceive+0x204>
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	f003 0301 	and.w	r3, r3, #1
 800754c:	2b01      	cmp	r3, #1
 800754e:	d111      	bne.n	8007574 <HAL_SPI_TransmitReceive+0x204>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	68db      	ldr	r3, [r3, #12]
 8007556:	b29a      	uxth	r2, r3
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	3302      	adds	r3, #2
 8007560:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007566:	b29b      	uxth	r3, r3
 8007568:	3b01      	subs	r3, #1
 800756a:	b29a      	uxth	r2, r3
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8007570:	2301      	movs	r3, #1
 8007572:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8007574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800757a:	d00b      	beq.n	8007594 <HAL_SPI_TransmitReceive+0x224>
 800757c:	f7fe fb5c 	bl	8005c38 <HAL_GetTick>
 8007580:	4602      	mov	r2, r0
 8007582:	69fb      	ldr	r3, [r7, #28]
 8007584:	1ad3      	subs	r3, r2, r3
 8007586:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007588:	429a      	cmp	r2, r3
 800758a:	d803      	bhi.n	8007594 <HAL_SPI_TransmitReceive+0x224>
      {
        errorcode = HAL_TIMEOUT;
 800758c:	2303      	movs	r3, #3
 800758e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007592:	e109      	b.n	80077a8 <HAL_SPI_TransmitReceive+0x438>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007598:	b29b      	uxth	r3, r3
 800759a:	2b00      	cmp	r3, #0
 800759c:	d19a      	bne.n	80074d4 <HAL_SPI_TransmitReceive+0x164>
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80075a2:	b29b      	uxth	r3, r3
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d195      	bne.n	80074d4 <HAL_SPI_TransmitReceive+0x164>
 80075a8:	e082      	b.n	80076b0 <HAL_SPI_TransmitReceive+0x340>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d004      	beq.n	80075bc <HAL_SPI_TransmitReceive+0x24c>
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075b6:	b29b      	uxth	r3, r3
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d16f      	bne.n	800769c <HAL_SPI_TransmitReceive+0x32c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	330c      	adds	r3, #12
 80075c2:	68ba      	ldr	r2, [r7, #8]
 80075c4:	7812      	ldrb	r2, [r2, #0]
 80075c6:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	3301      	adds	r3, #1
 80075cc:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075d2:	b29b      	uxth	r3, r3
 80075d4:	3b01      	subs	r3, #1
 80075d6:	b29a      	uxth	r2, r3
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80075dc:	e05e      	b.n	800769c <HAL_SPI_TransmitReceive+0x32c>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80075de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d02e      	beq.n	8007642 <HAL_SPI_TransmitReceive+0x2d2>
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d029      	beq.n	8007642 <HAL_SPI_TransmitReceive+0x2d2>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	689b      	ldr	r3, [r3, #8]
 80075f4:	f003 0302 	and.w	r3, r3, #2
 80075f8:	2b02      	cmp	r3, #2
 80075fa:	d122      	bne.n	8007642 <HAL_SPI_TransmitReceive+0x2d2>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	1c5a      	adds	r2, r3, #1
 8007600:	60ba      	str	r2, [r7, #8]
 8007602:	68fa      	ldr	r2, [r7, #12]
 8007604:	6812      	ldr	r2, [r2, #0]
 8007606:	320c      	adds	r2, #12
 8007608:	781b      	ldrb	r3, [r3, #0]
 800760a:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007610:	b29b      	uxth	r3, r3
 8007612:	3b01      	subs	r3, #1
 8007614:	b29a      	uxth	r2, r3
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800761a:	2300      	movs	r3, #0
 800761c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007622:	b29b      	uxth	r3, r3
 8007624:	2b00      	cmp	r3, #0
 8007626:	d10c      	bne.n	8007642 <HAL_SPI_TransmitReceive+0x2d2>
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800762c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007630:	d107      	bne.n	8007642 <HAL_SPI_TransmitReceive+0x2d2>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007640:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007646:	b29b      	uxth	r3, r3
 8007648:	2b00      	cmp	r3, #0
 800764a:	d017      	beq.n	800767c <HAL_SPI_TransmitReceive+0x30c>
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	f003 0301 	and.w	r3, r3, #1
 8007656:	2b01      	cmp	r3, #1
 8007658:	d110      	bne.n	800767c <HAL_SPI_TransmitReceive+0x30c>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	68d9      	ldr	r1, [r3, #12]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	1c5a      	adds	r2, r3, #1
 8007664:	607a      	str	r2, [r7, #4]
 8007666:	b2ca      	uxtb	r2, r1
 8007668:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800766e:	b29b      	uxth	r3, r3
 8007670:	3b01      	subs	r3, #1
 8007672:	b29a      	uxth	r2, r3
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8007678:	2301      	movs	r3, #1
 800767a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800767c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800767e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007682:	d00b      	beq.n	800769c <HAL_SPI_TransmitReceive+0x32c>
 8007684:	f7fe fad8 	bl	8005c38 <HAL_GetTick>
 8007688:	4602      	mov	r2, r0
 800768a:	69fb      	ldr	r3, [r7, #28]
 800768c:	1ad3      	subs	r3, r2, r3
 800768e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007690:	429a      	cmp	r2, r3
 8007692:	d803      	bhi.n	800769c <HAL_SPI_TransmitReceive+0x32c>
      {
        errorcode = HAL_TIMEOUT;
 8007694:	2303      	movs	r3, #3
 8007696:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800769a:	e085      	b.n	80077a8 <HAL_SPI_TransmitReceive+0x438>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d19b      	bne.n	80075de <HAL_SPI_TransmitReceive+0x26e>
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d196      	bne.n	80075de <HAL_SPI_TransmitReceive+0x26e>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076b8:	d11a      	bne.n	80076f0 <HAL_SPI_TransmitReceive+0x380>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	9300      	str	r3, [sp, #0]
 80076be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076c0:	2201      	movs	r2, #1
 80076c2:	2101      	movs	r1, #1
 80076c4:	68f8      	ldr	r0, [r7, #12]
 80076c6:	f000 f87d 	bl	80077c4 <SPI_WaitFlagStateUntilTimeout>
 80076ca:	4603      	mov	r3, r0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d009      	beq.n	80076e4 <HAL_SPI_TransmitReceive+0x374>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076d4:	f043 0202 	orr.w	r2, r3, #2
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 80076dc:	2303      	movs	r3, #3
 80076de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 80076e2:	e061      	b.n	80077a8 <HAL_SPI_TransmitReceive+0x438>
    }
    /* Read CRC */
    tmpreg1 = hspi->Instance->DR;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	837b      	strh	r3, [r7, #26]
    /* To avoid GCC warning */
    UNUSED(tmpreg1);
 80076ee:	8b7b      	ldrh	r3, [r7, #26]
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	f003 0310 	and.w	r3, r3, #16
 80076fa:	2b10      	cmp	r3, #16
 80076fc:	d125      	bne.n	800774a <HAL_SPI_TransmitReceive+0x3da>
  {
    /* Check if CRC error is valid or not (workaround to be applied or not) */
    if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 80076fe:	68f8      	ldr	r0, [r7, #12]
 8007700:	f000 f950 	bl	80079a4 <SPI_ISCRCErrorValid>
 8007704:	4603      	mov	r3, r0
 8007706:	2b01      	cmp	r3, #1
 8007708:	d11a      	bne.n	8007740 <HAL_SPI_TransmitReceive+0x3d0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800770e:	f043 0202 	orr.w	r2, r3, #2
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	655a      	str	r2, [r3, #84]	; 0x54

      /* Reset CRC Calculation */
      SPI_RESET_CRC(hspi);
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	6819      	ldr	r1, [r3, #0]
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007724:	400b      	ands	r3, r1
 8007726:	6013      	str	r3, [r2, #0]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681a      	ldr	r2, [r3, #0]
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007736:	601a      	str	r2, [r3, #0]

   	  errorcode = HAL_ERROR;
 8007738:	2301      	movs	r3, #1
 800773a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800773e:	e004      	b.n	800774a <HAL_SPI_TransmitReceive+0x3da>
    }
    else
    {
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007748:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800774a:	69fb      	ldr	r3, [r7, #28]
 800774c:	9300      	str	r3, [sp, #0]
 800774e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007750:	2201      	movs	r2, #1
 8007752:	2102      	movs	r1, #2
 8007754:	68f8      	ldr	r0, [r7, #12]
 8007756:	f000 f835 	bl	80077c4 <SPI_WaitFlagStateUntilTimeout>
 800775a:	4603      	mov	r3, r0
 800775c:	2b00      	cmp	r3, #0
 800775e:	d003      	beq.n	8007768 <HAL_SPI_TransmitReceive+0x3f8>
  {
    errorcode = HAL_TIMEOUT;
 8007760:	2303      	movs	r3, #3
 8007762:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007766:	e01f      	b.n	80077a8 <HAL_SPI_TransmitReceive+0x438>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8007768:	69fa      	ldr	r2, [r7, #28]
 800776a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800776c:	68f8      	ldr	r0, [r7, #12]
 800776e:	f000 f892 	bl	8007896 <SPI_CheckFlag_BSY>
 8007772:	4603      	mov	r3, r0
 8007774:	2b00      	cmp	r3, #0
 8007776:	d006      	beq.n	8007786 <HAL_SPI_TransmitReceive+0x416>
  {
    errorcode = HAL_ERROR;
 8007778:	2301      	movs	r3, #1
 800777a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2220      	movs	r2, #32
 8007782:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007784:	e010      	b.n	80077a8 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d10b      	bne.n	80077a6 <HAL_SPI_TransmitReceive+0x436>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800778e:	2300      	movs	r3, #0
 8007790:	617b      	str	r3, [r7, #20]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	68db      	ldr	r3, [r3, #12]
 8007798:	617b      	str	r3, [r7, #20]
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	617b      	str	r3, [r7, #20]
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	e000      	b.n	80077a8 <HAL_SPI_TransmitReceive+0x438>
  }
  
error :
 80077a6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2201      	movs	r2, #1
 80077ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2200      	movs	r2, #0
 80077b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80077b8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3730      	adds	r7, #48	; 0x30
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	60b9      	str	r1, [r7, #8]
 80077ce:	607a      	str	r2, [r7, #4]
 80077d0:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80077d2:	e04d      	b.n	8007870 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077da:	d049      	beq.n	8007870 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d007      	beq.n	80077f2 <SPI_WaitFlagStateUntilTimeout+0x2e>
 80077e2:	f7fe fa29 	bl	8005c38 <HAL_GetTick>
 80077e6:	4602      	mov	r2, r0
 80077e8:	69bb      	ldr	r3, [r7, #24]
 80077ea:	1ad3      	subs	r3, r2, r3
 80077ec:	683a      	ldr	r2, [r7, #0]
 80077ee:	429a      	cmp	r2, r3
 80077f0:	d83e      	bhi.n	8007870 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	685a      	ldr	r2, [r3, #4]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007800:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800780a:	d111      	bne.n	8007830 <SPI_WaitFlagStateUntilTimeout+0x6c>
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	689b      	ldr	r3, [r3, #8]
 8007810:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007814:	d004      	beq.n	8007820 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800781e:	d107      	bne.n	8007830 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	681a      	ldr	r2, [r3, #0]
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800782e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007834:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007838:	d110      	bne.n	800785c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	6819      	ldr	r1, [r3, #0]
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681a      	ldr	r2, [r3, #0]
 8007844:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007848:	400b      	ands	r3, r1
 800784a:	6013      	str	r3, [r2, #0]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	681a      	ldr	r2, [r3, #0]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800785a:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2201      	movs	r2, #1
 8007860:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2200      	movs	r2, #0
 8007868:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800786c:	2303      	movs	r3, #3
 800786e:	e00e      	b.n	800788e <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	689a      	ldr	r2, [r3, #8]
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	4013      	ands	r3, r2
 800787a:	68ba      	ldr	r2, [r7, #8]
 800787c:	429a      	cmp	r2, r3
 800787e:	d101      	bne.n	8007884 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8007880:	2201      	movs	r2, #1
 8007882:	e000      	b.n	8007886 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8007884:	2200      	movs	r2, #0
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	429a      	cmp	r2, r3
 800788a:	d1a3      	bne.n	80077d4 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800788c:	2300      	movs	r3, #0
}
 800788e:	4618      	mov	r0, r3
 8007890:	3710      	adds	r7, #16
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007896:	b580      	push	{r7, lr}
 8007898:	b086      	sub	sp, #24
 800789a:	af02      	add	r7, sp, #8
 800789c:	60f8      	str	r0, [r7, #12]
 800789e:	60b9      	str	r1, [r7, #8]
 80078a0:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	9300      	str	r3, [sp, #0]
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	2200      	movs	r2, #0
 80078aa:	2180      	movs	r1, #128	; 0x80
 80078ac:	68f8      	ldr	r0, [r7, #12]
 80078ae:	f7ff ff89 	bl	80077c4 <SPI_WaitFlagStateUntilTimeout>
 80078b2:	4603      	mov	r3, r0
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d007      	beq.n	80078c8 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078bc:	f043 0220 	orr.w	r2, r3, #32
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80078c4:	2303      	movs	r3, #3
 80078c6:	e000      	b.n	80078ca <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 80078c8:	2300      	movs	r3, #0
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3710      	adds	r7, #16
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
	...

080078d4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b082      	sub	sp, #8
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d101      	bne.n	80078e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	e057      	b.n	8007996 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d102      	bne.n	80078f8 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f7ff fa32 	bl	8006d5c <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2202      	movs	r2, #2
 80078fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800790e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	685a      	ldr	r2, [r3, #4]
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	431a      	orrs	r2, r3
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	68db      	ldr	r3, [r3, #12]
 800791e:	431a      	orrs	r2, r3
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	691b      	ldr	r3, [r3, #16]
 8007924:	431a      	orrs	r2, r3
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	695b      	ldr	r3, [r3, #20]
 800792a:	431a      	orrs	r2, r3
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	699b      	ldr	r3, [r3, #24]
 8007930:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007934:	431a      	orrs	r2, r3
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	69db      	ldr	r3, [r3, #28]
 800793a:	431a      	orrs	r2, r3
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6a1b      	ldr	r3, [r3, #32]
 8007940:	ea42 0103 	orr.w	r1, r2, r3
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	430a      	orrs	r2, r1
 800794e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	699b      	ldr	r3, [r3, #24]
 8007954:	0c1b      	lsrs	r3, r3, #16
 8007956:	f003 0104 	and.w	r1, r3, #4
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	430a      	orrs	r2, r1
 8007964:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	687a      	ldr	r2, [r7, #4]
 800796c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800796e:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	69da      	ldr	r2, [r3, #28]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800797e:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8007980:	4b07      	ldr	r3, [pc, #28]	; (80079a0 <HAL_SPI_Init+0xcc>)
 8007982:	2200      	movs	r2, #0
 8007984:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2200      	movs	r2, #0
 800798a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2201      	movs	r2, #1
 8007990:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8007994:	2300      	movs	r3, #0
}
 8007996:	4618      	mov	r0, r3
 8007998:	3708      	adds	r7, #8
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}
 800799e:	bf00      	nop
 80079a0:	20000ff8 	.word	0x20000ff8

080079a4 <SPI_ISCRCErrorValid>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval CRC error validity (SPI_INVALID_CRC_ERROR or SPI_VALID_CRC_ERROR).  
*/
uint8_t SPI_ISCRCErrorValid(SPI_HandleTypeDef *hspi)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b083      	sub	sp, #12
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  return (SPI_VALID_CRC_ERROR);
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);

  return (SPI_VALID_CRC_ERROR);
 80079ac:	2301      	movs	r3, #1
#endif
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	370c      	adds	r7, #12
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bc80      	pop	{r7}
 80079b6:	4770      	bx	lr

080079b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b082      	sub	sp, #8
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d101      	bne.n	80079ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	e01d      	b.n	8007a06 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d106      	bne.n	80079e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f000 f815 	bl	8007a0e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2202      	movs	r2, #2
 80079e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681a      	ldr	r2, [r3, #0]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	3304      	adds	r3, #4
 80079f4:	4619      	mov	r1, r3
 80079f6:	4610      	mov	r0, r2
 80079f8:	f000 f8fc 	bl	8007bf4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2201      	movs	r2, #1
 8007a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007a04:	2300      	movs	r3, #0
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3708      	adds	r7, #8
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd80      	pop	{r7, pc}

08007a0e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007a0e:	b480      	push	{r7}
 8007a10:	b083      	sub	sp, #12
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007a16:	bf00      	nop
 8007a18:	370c      	adds	r7, #12
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bc80      	pop	{r7}
 8007a1e:	4770      	bx	lr

08007a20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b085      	sub	sp, #20
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	68da      	ldr	r2, [r3, #12]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f042 0201 	orr.w	r2, r2, #1
 8007a36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	f003 0307 	and.w	r3, r3, #7
 8007a42:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2b06      	cmp	r3, #6
 8007a48:	d007      	beq.n	8007a5a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	681a      	ldr	r2, [r3, #0]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f042 0201 	orr.w	r2, r2, #1
 8007a58:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a5a:	2300      	movs	r3, #0
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3714      	adds	r7, #20
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bc80      	pop	{r7}
 8007a64:	4770      	bx	lr

08007a66 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007a66:	b580      	push	{r7, lr}
 8007a68:	b082      	sub	sp, #8
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d101      	bne.n	8007a78 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007a74:	2301      	movs	r3, #1
 8007a76:	e01d      	b.n	8007ab4 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a7e:	b2db      	uxtb	r3, r3
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d106      	bne.n	8007a92 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f000 f815 	bl	8007abc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2202      	movs	r2, #2
 8007a96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	3304      	adds	r3, #4
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	4610      	mov	r0, r2
 8007aa6:	f000 f8a5 	bl	8007bf4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007ab2:	2300      	movs	r3, #0
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	3708      	adds	r7, #8
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd80      	pop	{r7, pc}

08007abc <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8007ac4:	bf00      	nop
 8007ac6:	370c      	adds	r7, #12
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bc80      	pop	{r7}
 8007acc:	4770      	bx	lr
	...

08007ad0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b084      	sub	sp, #16
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
 8007ad8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	6839      	ldr	r1, [r7, #0]
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f000 fa70 	bl	8007fc8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	4a10      	ldr	r2, [pc, #64]	; (8007b30 <HAL_TIM_PWM_Start+0x60>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d107      	bne.n	8007b02 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007b00:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	f003 0307 	and.w	r3, r3, #7
 8007b0c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	2b06      	cmp	r3, #6
 8007b12:	d007      	beq.n	8007b24 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	681a      	ldr	r2, [r3, #0]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f042 0201 	orr.w	r2, r2, #1
 8007b22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007b24:	2300      	movs	r3, #0
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3710      	adds	r7, #16
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}
 8007b2e:	bf00      	nop
 8007b30:	40012c00 	.word	0x40012c00

08007b34 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	60f8      	str	r0, [r7, #12]
 8007b3c:	60b9      	str	r1, [r7, #8]
 8007b3e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d101      	bne.n	8007b4e <HAL_TIM_OC_ConfigChannel+0x1a>
 8007b4a:	2302      	movs	r3, #2
 8007b4c:	e04e      	b.n	8007bec <HAL_TIM_OC_ConfigChannel+0xb8>
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2201      	movs	r2, #1
 8007b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2202      	movs	r2, #2
 8007b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2b0c      	cmp	r3, #12
 8007b62:	d839      	bhi.n	8007bd8 <HAL_TIM_OC_ConfigChannel+0xa4>
 8007b64:	a201      	add	r2, pc, #4	; (adr r2, 8007b6c <HAL_TIM_OC_ConfigChannel+0x38>)
 8007b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b6a:	bf00      	nop
 8007b6c:	08007ba1 	.word	0x08007ba1
 8007b70:	08007bd9 	.word	0x08007bd9
 8007b74:	08007bd9 	.word	0x08007bd9
 8007b78:	08007bd9 	.word	0x08007bd9
 8007b7c:	08007baf 	.word	0x08007baf
 8007b80:	08007bd9 	.word	0x08007bd9
 8007b84:	08007bd9 	.word	0x08007bd9
 8007b88:	08007bd9 	.word	0x08007bd9
 8007b8c:	08007bbd 	.word	0x08007bbd
 8007b90:	08007bd9 	.word	0x08007bd9
 8007b94:	08007bd9 	.word	0x08007bd9
 8007b98:	08007bd9 	.word	0x08007bd9
 8007b9c:	08007bcb 	.word	0x08007bcb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	68b9      	ldr	r1, [r7, #8]
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f000 f886 	bl	8007cb8 <TIM_OC1_SetConfig>
      break;
 8007bac:	e015      	b.n	8007bda <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	68b9      	ldr	r1, [r7, #8]
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f000 f8e5 	bl	8007d84 <TIM_OC2_SetConfig>
      break;
 8007bba:	e00e      	b.n	8007bda <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	68b9      	ldr	r1, [r7, #8]
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f000 f948 	bl	8007e58 <TIM_OC3_SetConfig>
      break;
 8007bc8:	e007      	b.n	8007bda <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	68b9      	ldr	r1, [r7, #8]
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f000 f9ab 	bl	8007f2c <TIM_OC4_SetConfig>
      break;
 8007bd6:	e000      	b.n	8007bda <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8007bd8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2201      	movs	r2, #1
 8007bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2200      	movs	r2, #0
 8007be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007bea:	2300      	movs	r3, #0
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3710      	adds	r7, #16
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}

08007bf4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	4a29      	ldr	r2, [pc, #164]	; (8007cac <TIM_Base_SetConfig+0xb8>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d00b      	beq.n	8007c24 <TIM_Base_SetConfig+0x30>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c12:	d007      	beq.n	8007c24 <TIM_Base_SetConfig+0x30>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	4a26      	ldr	r2, [pc, #152]	; (8007cb0 <TIM_Base_SetConfig+0xbc>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d003      	beq.n	8007c24 <TIM_Base_SetConfig+0x30>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	4a25      	ldr	r2, [pc, #148]	; (8007cb4 <TIM_Base_SetConfig+0xc0>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d108      	bne.n	8007c36 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	685b      	ldr	r3, [r3, #4]
 8007c30:	68fa      	ldr	r2, [r7, #12]
 8007c32:	4313      	orrs	r3, r2
 8007c34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	4a1c      	ldr	r2, [pc, #112]	; (8007cac <TIM_Base_SetConfig+0xb8>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d00b      	beq.n	8007c56 <TIM_Base_SetConfig+0x62>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c44:	d007      	beq.n	8007c56 <TIM_Base_SetConfig+0x62>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	4a19      	ldr	r2, [pc, #100]	; (8007cb0 <TIM_Base_SetConfig+0xbc>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d003      	beq.n	8007c56 <TIM_Base_SetConfig+0x62>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	4a18      	ldr	r2, [pc, #96]	; (8007cb4 <TIM_Base_SetConfig+0xc0>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d108      	bne.n	8007c68 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	68fa      	ldr	r2, [r7, #12]
 8007c64:	4313      	orrs	r3, r2
 8007c66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	695b      	ldr	r3, [r3, #20]
 8007c72:	4313      	orrs	r3, r2
 8007c74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	689a      	ldr	r2, [r3, #8]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	681a      	ldr	r2, [r3, #0]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	4a07      	ldr	r2, [pc, #28]	; (8007cac <TIM_Base_SetConfig+0xb8>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d103      	bne.n	8007c9c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	691a      	ldr	r2, [r3, #16]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	615a      	str	r2, [r3, #20]
}
 8007ca2:	bf00      	nop
 8007ca4:	3714      	adds	r7, #20
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bc80      	pop	{r7}
 8007caa:	4770      	bx	lr
 8007cac:	40012c00 	.word	0x40012c00
 8007cb0:	40000400 	.word	0x40000400
 8007cb4:	40000800 	.word	0x40000800

08007cb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b087      	sub	sp, #28
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
 8007cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6a1b      	ldr	r3, [r3, #32]
 8007cc6:	f023 0201 	bic.w	r2, r3, #1
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	685b      	ldr	r3, [r3, #4]
 8007cd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	699b      	ldr	r3, [r3, #24]
 8007cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	f023 0303 	bic.w	r3, r3, #3
 8007cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	f023 0302 	bic.w	r3, r3, #2
 8007d00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	697a      	ldr	r2, [r7, #20]
 8007d08:	4313      	orrs	r3, r2
 8007d0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	4a1c      	ldr	r2, [pc, #112]	; (8007d80 <TIM_OC1_SetConfig+0xc8>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d10c      	bne.n	8007d2e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	f023 0308 	bic.w	r3, r3, #8
 8007d1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	68db      	ldr	r3, [r3, #12]
 8007d20:	697a      	ldr	r2, [r7, #20]
 8007d22:	4313      	orrs	r3, r2
 8007d24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	f023 0304 	bic.w	r3, r3, #4
 8007d2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	4a13      	ldr	r2, [pc, #76]	; (8007d80 <TIM_OC1_SetConfig+0xc8>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d111      	bne.n	8007d5a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	695b      	ldr	r3, [r3, #20]
 8007d4a:	693a      	ldr	r2, [r7, #16]
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	693a      	ldr	r2, [r7, #16]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	693a      	ldr	r2, [r7, #16]
 8007d5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	68fa      	ldr	r2, [r7, #12]
 8007d64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	685a      	ldr	r2, [r3, #4]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	697a      	ldr	r2, [r7, #20]
 8007d72:	621a      	str	r2, [r3, #32]
}
 8007d74:	bf00      	nop
 8007d76:	371c      	adds	r7, #28
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bc80      	pop	{r7}
 8007d7c:	4770      	bx	lr
 8007d7e:	bf00      	nop
 8007d80:	40012c00 	.word	0x40012c00

08007d84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b087      	sub	sp, #28
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6a1b      	ldr	r3, [r3, #32]
 8007d92:	f023 0210 	bic.w	r2, r3, #16
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6a1b      	ldr	r3, [r3, #32]
 8007d9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	699b      	ldr	r3, [r3, #24]
 8007daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007db2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	021b      	lsls	r3, r3, #8
 8007dc2:	68fa      	ldr	r2, [r7, #12]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	f023 0320 	bic.w	r3, r3, #32
 8007dce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	689b      	ldr	r3, [r3, #8]
 8007dd4:	011b      	lsls	r3, r3, #4
 8007dd6:	697a      	ldr	r2, [r7, #20]
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4a1d      	ldr	r2, [pc, #116]	; (8007e54 <TIM_OC2_SetConfig+0xd0>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d10d      	bne.n	8007e00 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007dea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	68db      	ldr	r3, [r3, #12]
 8007df0:	011b      	lsls	r3, r3, #4
 8007df2:	697a      	ldr	r2, [r7, #20]
 8007df4:	4313      	orrs	r3, r2
 8007df6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007dfe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	4a14      	ldr	r2, [pc, #80]	; (8007e54 <TIM_OC2_SetConfig+0xd0>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d113      	bne.n	8007e30 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007e0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007e16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	695b      	ldr	r3, [r3, #20]
 8007e1c:	009b      	lsls	r3, r3, #2
 8007e1e:	693a      	ldr	r2, [r7, #16]
 8007e20:	4313      	orrs	r3, r2
 8007e22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	699b      	ldr	r3, [r3, #24]
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	693a      	ldr	r2, [r7, #16]
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	693a      	ldr	r2, [r7, #16]
 8007e34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	68fa      	ldr	r2, [r7, #12]
 8007e3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	685a      	ldr	r2, [r3, #4]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	697a      	ldr	r2, [r7, #20]
 8007e48:	621a      	str	r2, [r3, #32]
}
 8007e4a:	bf00      	nop
 8007e4c:	371c      	adds	r7, #28
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bc80      	pop	{r7}
 8007e52:	4770      	bx	lr
 8007e54:	40012c00 	.word	0x40012c00

08007e58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b087      	sub	sp, #28
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6a1b      	ldr	r3, [r3, #32]
 8007e66:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6a1b      	ldr	r3, [r3, #32]
 8007e72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	685b      	ldr	r3, [r3, #4]
 8007e78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	69db      	ldr	r3, [r3, #28]
 8007e7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f023 0303 	bic.w	r3, r3, #3
 8007e8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	68fa      	ldr	r2, [r7, #12]
 8007e96:	4313      	orrs	r3, r2
 8007e98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ea0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	689b      	ldr	r3, [r3, #8]
 8007ea6:	021b      	lsls	r3, r3, #8
 8007ea8:	697a      	ldr	r2, [r7, #20]
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	4a1d      	ldr	r2, [pc, #116]	; (8007f28 <TIM_OC3_SetConfig+0xd0>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d10d      	bne.n	8007ed2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ebc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	68db      	ldr	r3, [r3, #12]
 8007ec2:	021b      	lsls	r3, r3, #8
 8007ec4:	697a      	ldr	r2, [r7, #20]
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ed0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	4a14      	ldr	r2, [pc, #80]	; (8007f28 <TIM_OC3_SetConfig+0xd0>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d113      	bne.n	8007f02 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ee0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ee8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	695b      	ldr	r3, [r3, #20]
 8007eee:	011b      	lsls	r3, r3, #4
 8007ef0:	693a      	ldr	r2, [r7, #16]
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	699b      	ldr	r3, [r3, #24]
 8007efa:	011b      	lsls	r3, r3, #4
 8007efc:	693a      	ldr	r2, [r7, #16]
 8007efe:	4313      	orrs	r3, r2
 8007f00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	693a      	ldr	r2, [r7, #16]
 8007f06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	68fa      	ldr	r2, [r7, #12]
 8007f0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	685a      	ldr	r2, [r3, #4]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	697a      	ldr	r2, [r7, #20]
 8007f1a:	621a      	str	r2, [r3, #32]
}
 8007f1c:	bf00      	nop
 8007f1e:	371c      	adds	r7, #28
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bc80      	pop	{r7}
 8007f24:	4770      	bx	lr
 8007f26:	bf00      	nop
 8007f28:	40012c00 	.word	0x40012c00

08007f2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b087      	sub	sp, #28
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6a1b      	ldr	r3, [r3, #32]
 8007f3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6a1b      	ldr	r3, [r3, #32]
 8007f46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	685b      	ldr	r3, [r3, #4]
 8007f4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	69db      	ldr	r3, [r3, #28]
 8007f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	021b      	lsls	r3, r3, #8
 8007f6a:	68fa      	ldr	r2, [r7, #12]
 8007f6c:	4313      	orrs	r3, r2
 8007f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	031b      	lsls	r3, r3, #12
 8007f7e:	693a      	ldr	r2, [r7, #16]
 8007f80:	4313      	orrs	r3, r2
 8007f82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	4a0f      	ldr	r2, [pc, #60]	; (8007fc4 <TIM_OC4_SetConfig+0x98>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d109      	bne.n	8007fa0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	695b      	ldr	r3, [r3, #20]
 8007f98:	019b      	lsls	r3, r3, #6
 8007f9a:	697a      	ldr	r2, [r7, #20]
 8007f9c:	4313      	orrs	r3, r2
 8007f9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	697a      	ldr	r2, [r7, #20]
 8007fa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	68fa      	ldr	r2, [r7, #12]
 8007faa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	685a      	ldr	r2, [r3, #4]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	693a      	ldr	r2, [r7, #16]
 8007fb8:	621a      	str	r2, [r3, #32]
}
 8007fba:	bf00      	nop
 8007fbc:	371c      	adds	r7, #28
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bc80      	pop	{r7}
 8007fc2:	4770      	bx	lr
 8007fc4:	40012c00 	.word	0x40012c00

08007fc8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b087      	sub	sp, #28
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	f003 031f 	and.w	r3, r3, #31
 8007fda:	2201      	movs	r2, #1
 8007fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8007fe0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	6a1a      	ldr	r2, [r3, #32]
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	43db      	mvns	r3, r3
 8007fea:	401a      	ands	r2, r3
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	6a1a      	ldr	r2, [r3, #32]
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	f003 031f 	and.w	r3, r3, #31
 8007ffa:	6879      	ldr	r1, [r7, #4]
 8007ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8008000:	431a      	orrs	r2, r3
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	621a      	str	r2, [r3, #32]
}
 8008006:	bf00      	nop
 8008008:	371c      	adds	r7, #28
 800800a:	46bd      	mov	sp, r7
 800800c:	bc80      	pop	{r7}
 800800e:	4770      	bx	lr

08008010 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b084      	sub	sp, #16
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
 8008018:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2204      	movs	r2, #4
 8008020:	6839      	ldr	r1, [r7, #0]
 8008022:	4618      	mov	r0, r3
 8008024:	f000 f81e 	bl	8008064 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008036:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	689b      	ldr	r3, [r3, #8]
 800803e:	f003 0307 	and.w	r3, r3, #7
 8008042:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2b06      	cmp	r3, #6
 8008048:	d007      	beq.n	800805a <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f042 0201 	orr.w	r2, r2, #1
 8008058:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800805a:	2300      	movs	r3, #0
}
 800805c:	4618      	mov	r0, r3
 800805e:	3710      	adds	r7, #16
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008064:	b480      	push	{r7}
 8008066:	b087      	sub	sp, #28
 8008068:	af00      	add	r7, sp, #0
 800806a:	60f8      	str	r0, [r7, #12]
 800806c:	60b9      	str	r1, [r7, #8]
 800806e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	f003 031f 	and.w	r3, r3, #31
 8008076:	2204      	movs	r2, #4
 8008078:	fa02 f303 	lsl.w	r3, r2, r3
 800807c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	6a1a      	ldr	r2, [r3, #32]
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	43db      	mvns	r3, r3
 8008086:	401a      	ands	r2, r3
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	6a1a      	ldr	r2, [r3, #32]
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	f003 031f 	and.w	r3, r3, #31
 8008096:	6879      	ldr	r1, [r7, #4]
 8008098:	fa01 f303 	lsl.w	r3, r1, r3
 800809c:	431a      	orrs	r2, r3
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	621a      	str	r2, [r3, #32]
}
 80080a2:	bf00      	nop
 80080a4:	371c      	adds	r7, #28
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bc80      	pop	{r7}
 80080aa:	4770      	bx	lr

080080ac <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b082      	sub	sp, #8
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d101      	bne.n	80080be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080ba:	2301      	movs	r3, #1
 80080bc:	e03f      	b.n	800813e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80080c4:	b2db      	uxtb	r3, r3
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d106      	bne.n	80080d8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f7fc f8fa 	bl	80042cc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2224      	movs	r2, #36	; 0x24
 80080dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	68da      	ldr	r2, [r3, #12]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80080ee:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f000 fae3 	bl	80086bc <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	691a      	ldr	r2, [r3, #16]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008104:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	695a      	ldr	r2, [r3, #20]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008114:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	68da      	ldr	r2, [r3, #12]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008124:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2200      	movs	r2, #0
 800812a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2220      	movs	r2, #32
 8008130:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2220      	movs	r2, #32
 8008138:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800813c:	2300      	movs	r3, #0
}
 800813e:	4618      	mov	r0, r3
 8008140:	3708      	adds	r7, #8
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}

08008146 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008146:	b480      	push	{r7}
 8008148:	b085      	sub	sp, #20
 800814a:	af00      	add	r7, sp, #0
 800814c:	60f8      	str	r0, [r7, #12]
 800814e:	60b9      	str	r1, [r7, #8]
 8008150:	4613      	mov	r3, r2
 8008152:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800815a:	b2db      	uxtb	r3, r3
 800815c:	2b20      	cmp	r3, #32
 800815e:	d130      	bne.n	80081c2 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d002      	beq.n	800816c <HAL_UART_Transmit_IT+0x26>
 8008166:	88fb      	ldrh	r3, [r7, #6]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d101      	bne.n	8008170 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800816c:	2301      	movs	r3, #1
 800816e:	e029      	b.n	80081c4 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008176:	2b01      	cmp	r3, #1
 8008178:	d101      	bne.n	800817e <HAL_UART_Transmit_IT+0x38>
 800817a:	2302      	movs	r3, #2
 800817c:	e022      	b.n	80081c4 <HAL_UART_Transmit_IT+0x7e>
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2201      	movs	r2, #1
 8008182:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	68ba      	ldr	r2, [r7, #8]
 800818a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	88fa      	ldrh	r2, [r7, #6]
 8008190:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	88fa      	ldrh	r2, [r7, #6]
 8008196:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2200      	movs	r2, #0
 800819c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2221      	movs	r2, #33	; 0x21
 80081a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	68da      	ldr	r2, [r3, #12]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80081bc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80081be:	2300      	movs	r3, #0
 80081c0:	e000      	b.n	80081c4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80081c2:	2302      	movs	r3, #2
  }
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3714      	adds	r7, #20
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bc80      	pop	{r7}
 80081cc:	4770      	bx	lr

080081ce <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081ce:	b480      	push	{r7}
 80081d0:	b085      	sub	sp, #20
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	60f8      	str	r0, [r7, #12]
 80081d6:	60b9      	str	r1, [r7, #8]
 80081d8:	4613      	mov	r3, r2
 80081da:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80081e2:	b2db      	uxtb	r3, r3
 80081e4:	2b20      	cmp	r3, #32
 80081e6:	d140      	bne.n	800826a <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d002      	beq.n	80081f4 <HAL_UART_Receive_IT+0x26>
 80081ee:	88fb      	ldrh	r3, [r7, #6]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d101      	bne.n	80081f8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80081f4:	2301      	movs	r3, #1
 80081f6:	e039      	b.n	800826c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80081fe:	2b01      	cmp	r3, #1
 8008200:	d101      	bne.n	8008206 <HAL_UART_Receive_IT+0x38>
 8008202:	2302      	movs	r3, #2
 8008204:	e032      	b.n	800826c <HAL_UART_Receive_IT+0x9e>
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2201      	movs	r2, #1
 800820a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	68ba      	ldr	r2, [r7, #8]
 8008212:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	88fa      	ldrh	r2, [r7, #6]
 8008218:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	88fa      	ldrh	r2, [r7, #6]
 800821e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	2200      	movs	r2, #0
 8008224:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2222      	movs	r2, #34	; 0x22
 800822a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2200      	movs	r2, #0
 8008232:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	68da      	ldr	r2, [r3, #12]
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008244:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	695a      	ldr	r2, [r3, #20]
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f042 0201 	orr.w	r2, r2, #1
 8008254:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	68da      	ldr	r2, [r3, #12]
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f042 0220 	orr.w	r2, r2, #32
 8008264:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8008266:	2300      	movs	r3, #0
 8008268:	e000      	b.n	800826c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800826a:	2302      	movs	r3, #2
  }
}
 800826c:	4618      	mov	r0, r3
 800826e:	3714      	adds	r7, #20
 8008270:	46bd      	mov	sp, r7
 8008272:	bc80      	pop	{r7}
 8008274:	4770      	bx	lr
	...

08008278 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b088      	sub	sp, #32
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68db      	ldr	r3, [r3, #12]
 800828e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	695b      	ldr	r3, [r3, #20]
 8008296:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8008298:	2300      	movs	r3, #0
 800829a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800829c:	2300      	movs	r3, #0
 800829e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	f003 030f 	and.w	r3, r3, #15
 80082a6:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d10d      	bne.n	80082ca <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80082ae:	69fb      	ldr	r3, [r7, #28]
 80082b0:	f003 0320 	and.w	r3, r3, #32
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d008      	beq.n	80082ca <HAL_UART_IRQHandler+0x52>
 80082b8:	69bb      	ldr	r3, [r7, #24]
 80082ba:	f003 0320 	and.w	r3, r3, #32
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d003      	beq.n	80082ca <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f000 f979 	bl	80085ba <UART_Receive_IT>
      return;
 80082c8:	e0cb      	b.n	8008462 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	f000 80ab 	beq.w	8008428 <HAL_UART_IRQHandler+0x1b0>
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	f003 0301 	and.w	r3, r3, #1
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d105      	bne.n	80082e8 <HAL_UART_IRQHandler+0x70>
 80082dc:	69bb      	ldr	r3, [r7, #24]
 80082de:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	f000 80a0 	beq.w	8008428 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80082e8:	69fb      	ldr	r3, [r7, #28]
 80082ea:	f003 0301 	and.w	r3, r3, #1
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d00a      	beq.n	8008308 <HAL_UART_IRQHandler+0x90>
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d005      	beq.n	8008308 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008300:	f043 0201 	orr.w	r2, r3, #1
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008308:	69fb      	ldr	r3, [r7, #28]
 800830a:	f003 0304 	and.w	r3, r3, #4
 800830e:	2b00      	cmp	r3, #0
 8008310:	d00a      	beq.n	8008328 <HAL_UART_IRQHandler+0xb0>
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	f003 0301 	and.w	r3, r3, #1
 8008318:	2b00      	cmp	r3, #0
 800831a:	d005      	beq.n	8008328 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008320:	f043 0202 	orr.w	r2, r3, #2
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008328:	69fb      	ldr	r3, [r7, #28]
 800832a:	f003 0302 	and.w	r3, r3, #2
 800832e:	2b00      	cmp	r3, #0
 8008330:	d00a      	beq.n	8008348 <HAL_UART_IRQHandler+0xd0>
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	f003 0301 	and.w	r3, r3, #1
 8008338:	2b00      	cmp	r3, #0
 800833a:	d005      	beq.n	8008348 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008340:	f043 0204 	orr.w	r2, r3, #4
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008348:	69fb      	ldr	r3, [r7, #28]
 800834a:	f003 0308 	and.w	r3, r3, #8
 800834e:	2b00      	cmp	r3, #0
 8008350:	d00a      	beq.n	8008368 <HAL_UART_IRQHandler+0xf0>
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	f003 0301 	and.w	r3, r3, #1
 8008358:	2b00      	cmp	r3, #0
 800835a:	d005      	beq.n	8008368 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008360:	f043 0208 	orr.w	r2, r3, #8
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800836c:	2b00      	cmp	r3, #0
 800836e:	d077      	beq.n	8008460 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008370:	69fb      	ldr	r3, [r7, #28]
 8008372:	f003 0320 	and.w	r3, r3, #32
 8008376:	2b00      	cmp	r3, #0
 8008378:	d007      	beq.n	800838a <HAL_UART_IRQHandler+0x112>
 800837a:	69bb      	ldr	r3, [r7, #24]
 800837c:	f003 0320 	and.w	r3, r3, #32
 8008380:	2b00      	cmp	r3, #0
 8008382:	d002      	beq.n	800838a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f000 f918 	bl	80085ba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	695b      	ldr	r3, [r3, #20]
 8008390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008394:	2b00      	cmp	r3, #0
 8008396:	bf14      	ite	ne
 8008398:	2301      	movne	r3, #1
 800839a:	2300      	moveq	r3, #0
 800839c:	b2db      	uxtb	r3, r3
 800839e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083a4:	f003 0308 	and.w	r3, r3, #8
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d102      	bne.n	80083b2 <HAL_UART_IRQHandler+0x13a>
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d031      	beq.n	8008416 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f000 f863 	bl	800847e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	695b      	ldr	r3, [r3, #20]
 80083be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d023      	beq.n	800840e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	695a      	ldr	r2, [r3, #20]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083d4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d013      	beq.n	8008406 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083e2:	4a21      	ldr	r2, [pc, #132]	; (8008468 <HAL_UART_IRQHandler+0x1f0>)
 80083e4:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083ea:	4618      	mov	r0, r3
 80083ec:	f7fd fd6c 	bl	8005ec8 <HAL_DMA_Abort_IT>
 80083f0:	4603      	mov	r3, r0
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d016      	beq.n	8008424 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008400:	4610      	mov	r0, r2
 8008402:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008404:	e00e      	b.n	8008424 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f7fc f802 	bl	8004410 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800840c:	e00a      	b.n	8008424 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f7fb fffe 	bl	8004410 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008414:	e006      	b.n	8008424 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f7fb fffa 	bl	8004410 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2200      	movs	r2, #0
 8008420:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8008422:	e01d      	b.n	8008460 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008424:	bf00      	nop
    return;
 8008426:	e01b      	b.n	8008460 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008428:	69fb      	ldr	r3, [r7, #28]
 800842a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800842e:	2b00      	cmp	r3, #0
 8008430:	d008      	beq.n	8008444 <HAL_UART_IRQHandler+0x1cc>
 8008432:	69bb      	ldr	r3, [r7, #24]
 8008434:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008438:	2b00      	cmp	r3, #0
 800843a:	d003      	beq.n	8008444 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f000 f84f 	bl	80084e0 <UART_Transmit_IT>
    return;
 8008442:	e00e      	b.n	8008462 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008444:	69fb      	ldr	r3, [r7, #28]
 8008446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800844a:	2b00      	cmp	r3, #0
 800844c:	d009      	beq.n	8008462 <HAL_UART_IRQHandler+0x1ea>
 800844e:	69bb      	ldr	r3, [r7, #24]
 8008450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008454:	2b00      	cmp	r3, #0
 8008456:	d004      	beq.n	8008462 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f000 f896 	bl	800858a <UART_EndTransmit_IT>
    return;
 800845e:	e000      	b.n	8008462 <HAL_UART_IRQHandler+0x1ea>
    return;
 8008460:	bf00      	nop
  }
}
 8008462:	3720      	adds	r7, #32
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}
 8008468:	080084b9 	.word	0x080084b9

0800846c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8008474:	bf00      	nop
 8008476:	370c      	adds	r7, #12
 8008478:	46bd      	mov	sp, r7
 800847a:	bc80      	pop	{r7}
 800847c:	4770      	bx	lr

0800847e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800847e:	b480      	push	{r7}
 8008480:	b083      	sub	sp, #12
 8008482:	af00      	add	r7, sp, #0
 8008484:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	68da      	ldr	r2, [r3, #12]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008494:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	695a      	ldr	r2, [r3, #20]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f022 0201 	bic.w	r2, r2, #1
 80084a4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2220      	movs	r2, #32
 80084aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80084ae:	bf00      	nop
 80084b0:	370c      	adds	r7, #12
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bc80      	pop	{r7}
 80084b6:	4770      	bx	lr

080084b8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b084      	sub	sp, #16
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084c4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	2200      	movs	r2, #0
 80084ca:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	2200      	movs	r2, #0
 80084d0:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80084d2:	68f8      	ldr	r0, [r7, #12]
 80084d4:	f7fb ff9c 	bl	8004410 <HAL_UART_ErrorCallback>
}
 80084d8:	bf00      	nop
 80084da:	3710      	adds	r7, #16
 80084dc:	46bd      	mov	sp, r7
 80084de:	bd80      	pop	{r7, pc}

080084e0 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b085      	sub	sp, #20
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	2b21      	cmp	r3, #33	; 0x21
 80084f2:	d144      	bne.n	800857e <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084fc:	d11a      	bne.n	8008534 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6a1b      	ldr	r3, [r3, #32]
 8008502:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	881b      	ldrh	r3, [r3, #0]
 8008508:	461a      	mov	r2, r3
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008512:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	691b      	ldr	r3, [r3, #16]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d105      	bne.n	8008528 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6a1b      	ldr	r3, [r3, #32]
 8008520:	1c9a      	adds	r2, r3, #2
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	621a      	str	r2, [r3, #32]
 8008526:	e00e      	b.n	8008546 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6a1b      	ldr	r3, [r3, #32]
 800852c:	1c5a      	adds	r2, r3, #1
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	621a      	str	r2, [r3, #32]
 8008532:	e008      	b.n	8008546 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6a1b      	ldr	r3, [r3, #32]
 8008538:	1c59      	adds	r1, r3, #1
 800853a:	687a      	ldr	r2, [r7, #4]
 800853c:	6211      	str	r1, [r2, #32]
 800853e:	781a      	ldrb	r2, [r3, #0]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800854a:	b29b      	uxth	r3, r3
 800854c:	3b01      	subs	r3, #1
 800854e:	b29b      	uxth	r3, r3
 8008550:	687a      	ldr	r2, [r7, #4]
 8008552:	4619      	mov	r1, r3
 8008554:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008556:	2b00      	cmp	r3, #0
 8008558:	d10f      	bne.n	800857a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	68da      	ldr	r2, [r3, #12]
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008568:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	68da      	ldr	r2, [r3, #12]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008578:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800857a:	2300      	movs	r3, #0
 800857c:	e000      	b.n	8008580 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800857e:	2302      	movs	r3, #2
  }
}
 8008580:	4618      	mov	r0, r3
 8008582:	3714      	adds	r7, #20
 8008584:	46bd      	mov	sp, r7
 8008586:	bc80      	pop	{r7}
 8008588:	4770      	bx	lr

0800858a <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800858a:	b580      	push	{r7, lr}
 800858c:	b082      	sub	sp, #8
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	68da      	ldr	r2, [r3, #12]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085a0:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2220      	movs	r2, #32
 80085a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f7ff ff5e 	bl	800846c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80085b0:	2300      	movs	r3, #0
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3708      	adds	r7, #8
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}

080085ba <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80085ba:	b580      	push	{r7, lr}
 80085bc:	b084      	sub	sp, #16
 80085be:	af00      	add	r7, sp, #0
 80085c0:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80085c8:	b2db      	uxtb	r3, r3
 80085ca:	2b22      	cmp	r3, #34	; 0x22
 80085cc:	d171      	bne.n	80086b2 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	689b      	ldr	r3, [r3, #8]
 80085d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085d6:	d123      	bne.n	8008620 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085dc:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	691b      	ldr	r3, [r3, #16]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d10e      	bne.n	8008604 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085f2:	b29a      	uxth	r2, r3
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085fc:	1c9a      	adds	r2, r3, #2
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	629a      	str	r2, [r3, #40]	; 0x28
 8008602:	e029      	b.n	8008658 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	b29b      	uxth	r3, r3
 800860c:	b2db      	uxtb	r3, r3
 800860e:	b29a      	uxth	r2, r3
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008618:	1c5a      	adds	r2, r3, #1
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	629a      	str	r2, [r3, #40]	; 0x28
 800861e:	e01b      	b.n	8008658 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	691b      	ldr	r3, [r3, #16]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d10a      	bne.n	800863e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	6858      	ldr	r0, [r3, #4]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008632:	1c59      	adds	r1, r3, #1
 8008634:	687a      	ldr	r2, [r7, #4]
 8008636:	6291      	str	r1, [r2, #40]	; 0x28
 8008638:	b2c2      	uxtb	r2, r0
 800863a:	701a      	strb	r2, [r3, #0]
 800863c:	e00c      	b.n	8008658 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	b2da      	uxtb	r2, r3
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800864a:	1c58      	adds	r0, r3, #1
 800864c:	6879      	ldr	r1, [r7, #4]
 800864e:	6288      	str	r0, [r1, #40]	; 0x28
 8008650:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008654:	b2d2      	uxtb	r2, r2
 8008656:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800865c:	b29b      	uxth	r3, r3
 800865e:	3b01      	subs	r3, #1
 8008660:	b29b      	uxth	r3, r3
 8008662:	687a      	ldr	r2, [r7, #4]
 8008664:	4619      	mov	r1, r3
 8008666:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008668:	2b00      	cmp	r3, #0
 800866a:	d120      	bne.n	80086ae <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	68da      	ldr	r2, [r3, #12]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f022 0220 	bic.w	r2, r2, #32
 800867a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	68da      	ldr	r2, [r3, #12]
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800868a:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	695a      	ldr	r2, [r3, #20]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f022 0201 	bic.w	r2, r2, #1
 800869a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2220      	movs	r2, #32
 80086a0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f7fb fdbf 	bl	8004228 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80086aa:	2300      	movs	r3, #0
 80086ac:	e002      	b.n	80086b4 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80086ae:	2300      	movs	r3, #0
 80086b0:	e000      	b.n	80086b4 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80086b2:	2302      	movs	r3, #2
  }
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3710      	adds	r7, #16
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}

080086bc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086bc:	b5b0      	push	{r4, r5, r7, lr}
 80086be:	b084      	sub	sp, #16
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80086c4:	2300      	movs	r3, #0
 80086c6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	691b      	ldr	r3, [r3, #16]
 80086ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	68da      	ldr	r2, [r3, #12]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	430a      	orrs	r2, r1
 80086dc:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	689a      	ldr	r2, [r3, #8]
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	691b      	ldr	r3, [r3, #16]
 80086e6:	431a      	orrs	r2, r3
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	695b      	ldr	r3, [r3, #20]
 80086ec:	4313      	orrs	r3, r2
 80086ee:	68fa      	ldr	r2, [r7, #12]
 80086f0:	4313      	orrs	r3, r2
 80086f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	68db      	ldr	r3, [r3, #12]
 80086fa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80086fe:	f023 030c 	bic.w	r3, r3, #12
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	6812      	ldr	r2, [r2, #0]
 8008706:	68f9      	ldr	r1, [r7, #12]
 8008708:	430b      	orrs	r3, r1
 800870a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	695b      	ldr	r3, [r3, #20]
 8008712:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	699a      	ldr	r2, [r3, #24]
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	430a      	orrs	r2, r1
 8008720:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a6f      	ldr	r2, [pc, #444]	; (80088e4 <UART_SetConfig+0x228>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d16b      	bne.n	8008804 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800872c:	f7fe fae4 	bl	8006cf8 <HAL_RCC_GetPCLK2Freq>
 8008730:	4602      	mov	r2, r0
 8008732:	4613      	mov	r3, r2
 8008734:	009b      	lsls	r3, r3, #2
 8008736:	4413      	add	r3, r2
 8008738:	009a      	lsls	r2, r3, #2
 800873a:	441a      	add	r2, r3
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	009b      	lsls	r3, r3, #2
 8008742:	fbb2 f3f3 	udiv	r3, r2, r3
 8008746:	4a68      	ldr	r2, [pc, #416]	; (80088e8 <UART_SetConfig+0x22c>)
 8008748:	fba2 2303 	umull	r2, r3, r2, r3
 800874c:	095b      	lsrs	r3, r3, #5
 800874e:	011c      	lsls	r4, r3, #4
 8008750:	f7fe fad2 	bl	8006cf8 <HAL_RCC_GetPCLK2Freq>
 8008754:	4602      	mov	r2, r0
 8008756:	4613      	mov	r3, r2
 8008758:	009b      	lsls	r3, r3, #2
 800875a:	4413      	add	r3, r2
 800875c:	009a      	lsls	r2, r3, #2
 800875e:	441a      	add	r2, r3
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	fbb2 f5f3 	udiv	r5, r2, r3
 800876a:	f7fe fac5 	bl	8006cf8 <HAL_RCC_GetPCLK2Freq>
 800876e:	4602      	mov	r2, r0
 8008770:	4613      	mov	r3, r2
 8008772:	009b      	lsls	r3, r3, #2
 8008774:	4413      	add	r3, r2
 8008776:	009a      	lsls	r2, r3, #2
 8008778:	441a      	add	r2, r3
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	fbb2 f3f3 	udiv	r3, r2, r3
 8008784:	4a58      	ldr	r2, [pc, #352]	; (80088e8 <UART_SetConfig+0x22c>)
 8008786:	fba2 2303 	umull	r2, r3, r2, r3
 800878a:	095b      	lsrs	r3, r3, #5
 800878c:	2264      	movs	r2, #100	; 0x64
 800878e:	fb02 f303 	mul.w	r3, r2, r3
 8008792:	1aeb      	subs	r3, r5, r3
 8008794:	011b      	lsls	r3, r3, #4
 8008796:	3332      	adds	r3, #50	; 0x32
 8008798:	4a53      	ldr	r2, [pc, #332]	; (80088e8 <UART_SetConfig+0x22c>)
 800879a:	fba2 2303 	umull	r2, r3, r2, r3
 800879e:	095b      	lsrs	r3, r3, #5
 80087a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80087a4:	441c      	add	r4, r3
 80087a6:	f7fe faa7 	bl	8006cf8 <HAL_RCC_GetPCLK2Freq>
 80087aa:	4602      	mov	r2, r0
 80087ac:	4613      	mov	r3, r2
 80087ae:	009b      	lsls	r3, r3, #2
 80087b0:	4413      	add	r3, r2
 80087b2:	009a      	lsls	r2, r3, #2
 80087b4:	441a      	add	r2, r3
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	685b      	ldr	r3, [r3, #4]
 80087ba:	009b      	lsls	r3, r3, #2
 80087bc:	fbb2 f5f3 	udiv	r5, r2, r3
 80087c0:	f7fe fa9a 	bl	8006cf8 <HAL_RCC_GetPCLK2Freq>
 80087c4:	4602      	mov	r2, r0
 80087c6:	4613      	mov	r3, r2
 80087c8:	009b      	lsls	r3, r3, #2
 80087ca:	4413      	add	r3, r2
 80087cc:	009a      	lsls	r2, r3, #2
 80087ce:	441a      	add	r2, r3
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	685b      	ldr	r3, [r3, #4]
 80087d4:	009b      	lsls	r3, r3, #2
 80087d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80087da:	4a43      	ldr	r2, [pc, #268]	; (80088e8 <UART_SetConfig+0x22c>)
 80087dc:	fba2 2303 	umull	r2, r3, r2, r3
 80087e0:	095b      	lsrs	r3, r3, #5
 80087e2:	2264      	movs	r2, #100	; 0x64
 80087e4:	fb02 f303 	mul.w	r3, r2, r3
 80087e8:	1aeb      	subs	r3, r5, r3
 80087ea:	011b      	lsls	r3, r3, #4
 80087ec:	3332      	adds	r3, #50	; 0x32
 80087ee:	4a3e      	ldr	r2, [pc, #248]	; (80088e8 <UART_SetConfig+0x22c>)
 80087f0:	fba2 2303 	umull	r2, r3, r2, r3
 80087f4:	095b      	lsrs	r3, r3, #5
 80087f6:	f003 020f 	and.w	r2, r3, #15
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4422      	add	r2, r4
 8008800:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8008802:	e06a      	b.n	80088da <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8008804:	f7fe fa64 	bl	8006cd0 <HAL_RCC_GetPCLK1Freq>
 8008808:	4602      	mov	r2, r0
 800880a:	4613      	mov	r3, r2
 800880c:	009b      	lsls	r3, r3, #2
 800880e:	4413      	add	r3, r2
 8008810:	009a      	lsls	r2, r3, #2
 8008812:	441a      	add	r2, r3
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	fbb2 f3f3 	udiv	r3, r2, r3
 800881e:	4a32      	ldr	r2, [pc, #200]	; (80088e8 <UART_SetConfig+0x22c>)
 8008820:	fba2 2303 	umull	r2, r3, r2, r3
 8008824:	095b      	lsrs	r3, r3, #5
 8008826:	011c      	lsls	r4, r3, #4
 8008828:	f7fe fa52 	bl	8006cd0 <HAL_RCC_GetPCLK1Freq>
 800882c:	4602      	mov	r2, r0
 800882e:	4613      	mov	r3, r2
 8008830:	009b      	lsls	r3, r3, #2
 8008832:	4413      	add	r3, r2
 8008834:	009a      	lsls	r2, r3, #2
 8008836:	441a      	add	r2, r3
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	685b      	ldr	r3, [r3, #4]
 800883c:	009b      	lsls	r3, r3, #2
 800883e:	fbb2 f5f3 	udiv	r5, r2, r3
 8008842:	f7fe fa45 	bl	8006cd0 <HAL_RCC_GetPCLK1Freq>
 8008846:	4602      	mov	r2, r0
 8008848:	4613      	mov	r3, r2
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	4413      	add	r3, r2
 800884e:	009a      	lsls	r2, r3, #2
 8008850:	441a      	add	r2, r3
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	fbb2 f3f3 	udiv	r3, r2, r3
 800885c:	4a22      	ldr	r2, [pc, #136]	; (80088e8 <UART_SetConfig+0x22c>)
 800885e:	fba2 2303 	umull	r2, r3, r2, r3
 8008862:	095b      	lsrs	r3, r3, #5
 8008864:	2264      	movs	r2, #100	; 0x64
 8008866:	fb02 f303 	mul.w	r3, r2, r3
 800886a:	1aeb      	subs	r3, r5, r3
 800886c:	011b      	lsls	r3, r3, #4
 800886e:	3332      	adds	r3, #50	; 0x32
 8008870:	4a1d      	ldr	r2, [pc, #116]	; (80088e8 <UART_SetConfig+0x22c>)
 8008872:	fba2 2303 	umull	r2, r3, r2, r3
 8008876:	095b      	lsrs	r3, r3, #5
 8008878:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800887c:	441c      	add	r4, r3
 800887e:	f7fe fa27 	bl	8006cd0 <HAL_RCC_GetPCLK1Freq>
 8008882:	4602      	mov	r2, r0
 8008884:	4613      	mov	r3, r2
 8008886:	009b      	lsls	r3, r3, #2
 8008888:	4413      	add	r3, r2
 800888a:	009a      	lsls	r2, r3, #2
 800888c:	441a      	add	r2, r3
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	009b      	lsls	r3, r3, #2
 8008894:	fbb2 f5f3 	udiv	r5, r2, r3
 8008898:	f7fe fa1a 	bl	8006cd0 <HAL_RCC_GetPCLK1Freq>
 800889c:	4602      	mov	r2, r0
 800889e:	4613      	mov	r3, r2
 80088a0:	009b      	lsls	r3, r3, #2
 80088a2:	4413      	add	r3, r2
 80088a4:	009a      	lsls	r2, r3, #2
 80088a6:	441a      	add	r2, r3
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	009b      	lsls	r3, r3, #2
 80088ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80088b2:	4a0d      	ldr	r2, [pc, #52]	; (80088e8 <UART_SetConfig+0x22c>)
 80088b4:	fba2 2303 	umull	r2, r3, r2, r3
 80088b8:	095b      	lsrs	r3, r3, #5
 80088ba:	2264      	movs	r2, #100	; 0x64
 80088bc:	fb02 f303 	mul.w	r3, r2, r3
 80088c0:	1aeb      	subs	r3, r5, r3
 80088c2:	011b      	lsls	r3, r3, #4
 80088c4:	3332      	adds	r3, #50	; 0x32
 80088c6:	4a08      	ldr	r2, [pc, #32]	; (80088e8 <UART_SetConfig+0x22c>)
 80088c8:	fba2 2303 	umull	r2, r3, r2, r3
 80088cc:	095b      	lsrs	r3, r3, #5
 80088ce:	f003 020f 	and.w	r2, r3, #15
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4422      	add	r2, r4
 80088d8:	609a      	str	r2, [r3, #8]
}
 80088da:	bf00      	nop
 80088dc:	3710      	adds	r7, #16
 80088de:	46bd      	mov	sp, r7
 80088e0:	bdb0      	pop	{r4, r5, r7, pc}
 80088e2:	bf00      	nop
 80088e4:	40013800 	.word	0x40013800
 80088e8:	51eb851f 	.word	0x51eb851f

080088ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80088ec:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80088ee:	e003      	b.n	80088f8 <LoopCopyDataInit>

080088f0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80088f0:	4b12      	ldr	r3, [pc, #72]	; (800893c <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80088f2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80088f4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80088f6:	3104      	adds	r1, #4

080088f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80088f8:	4811      	ldr	r0, [pc, #68]	; (8008940 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 80088fa:	4b12      	ldr	r3, [pc, #72]	; (8008944 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 80088fc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80088fe:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8008900:	d3f6      	bcc.n	80088f0 <CopyDataInit>
  ldr r2, =_sbss
 8008902:	4a11      	ldr	r2, [pc, #68]	; (8008948 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8008904:	e002      	b.n	800890c <LoopFillZerobss>

08008906 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8008906:	2300      	movs	r3, #0
  str r3, [r2], #4
 8008908:	f842 3b04 	str.w	r3, [r2], #4

0800890c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800890c:	4b0f      	ldr	r3, [pc, #60]	; (800894c <LoopPaintStack+0x30>)
  cmp r2, r3
 800890e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8008910:	d3f9      	bcc.n	8008906 <FillZerobss>

  ldr r3, =0x55555555
 8008912:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8008916:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 800891a:	4a0c      	ldr	r2, [pc, #48]	; (800894c <LoopPaintStack+0x30>)

0800891c <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 800891c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8008920:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8008922:	d1fb      	bne.n	800891c <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008924:	f7fb ff10 	bl	8004748 <SystemInit>
    bl  SystemCoreClockUpdate
 8008928:	f7fb ff42 	bl	80047b0 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 800892c:	f7fa fab0 	bl	8002e90 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8008930:	f000 f816 	bl	8008960 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008934:	f7f8 ff44 	bl	80017c0 <main>
  b Infinite_Loop
 8008938:	f000 b80a 	b.w	8008950 <Default_Handler>
  ldr r3, =_sidata
 800893c:	08010a04 	.word	0x08010a04
  ldr r0, =_sdata
 8008940:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8008944:	20000a0c 	.word	0x20000a0c
  ldr r2, =_sbss
 8008948:	20000a0c 	.word	0x20000a0c
  ldr r3, = _ebss
 800894c:	200010f8 	.word	0x200010f8

08008950 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008950:	e7fe      	b.n	8008950 <Default_Handler>
	...

08008954 <__errno>:
 8008954:	4b01      	ldr	r3, [pc, #4]	; (800895c <__errno+0x8>)
 8008956:	6818      	ldr	r0, [r3, #0]
 8008958:	4770      	bx	lr
 800895a:	bf00      	nop
 800895c:	2000005c 	.word	0x2000005c

08008960 <__libc_init_array>:
 8008960:	b570      	push	{r4, r5, r6, lr}
 8008962:	2600      	movs	r6, #0
 8008964:	4d0c      	ldr	r5, [pc, #48]	; (8008998 <__libc_init_array+0x38>)
 8008966:	4c0d      	ldr	r4, [pc, #52]	; (800899c <__libc_init_array+0x3c>)
 8008968:	1b64      	subs	r4, r4, r5
 800896a:	10a4      	asrs	r4, r4, #2
 800896c:	42a6      	cmp	r6, r4
 800896e:	d109      	bne.n	8008984 <__libc_init_array+0x24>
 8008970:	f007 f924 	bl	800fbbc <_init>
 8008974:	2600      	movs	r6, #0
 8008976:	4d0a      	ldr	r5, [pc, #40]	; (80089a0 <__libc_init_array+0x40>)
 8008978:	4c0a      	ldr	r4, [pc, #40]	; (80089a4 <__libc_init_array+0x44>)
 800897a:	1b64      	subs	r4, r4, r5
 800897c:	10a4      	asrs	r4, r4, #2
 800897e:	42a6      	cmp	r6, r4
 8008980:	d105      	bne.n	800898e <__libc_init_array+0x2e>
 8008982:	bd70      	pop	{r4, r5, r6, pc}
 8008984:	f855 3b04 	ldr.w	r3, [r5], #4
 8008988:	4798      	blx	r3
 800898a:	3601      	adds	r6, #1
 800898c:	e7ee      	b.n	800896c <__libc_init_array+0xc>
 800898e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008992:	4798      	blx	r3
 8008994:	3601      	adds	r6, #1
 8008996:	e7f2      	b.n	800897e <__libc_init_array+0x1e>
 8008998:	080109f8 	.word	0x080109f8
 800899c:	080109f8 	.word	0x080109f8
 80089a0:	080109f8 	.word	0x080109f8
 80089a4:	08010a00 	.word	0x08010a00

080089a8 <malloc>:
 80089a8:	4b02      	ldr	r3, [pc, #8]	; (80089b4 <malloc+0xc>)
 80089aa:	4601      	mov	r1, r0
 80089ac:	6818      	ldr	r0, [r3, #0]
 80089ae:	f000 b803 	b.w	80089b8 <_malloc_r>
 80089b2:	bf00      	nop
 80089b4:	2000005c 	.word	0x2000005c

080089b8 <_malloc_r>:
 80089b8:	f101 030b 	add.w	r3, r1, #11
 80089bc:	2b16      	cmp	r3, #22
 80089be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089c2:	4605      	mov	r5, r0
 80089c4:	d906      	bls.n	80089d4 <_malloc_r+0x1c>
 80089c6:	f033 0707 	bics.w	r7, r3, #7
 80089ca:	d504      	bpl.n	80089d6 <_malloc_r+0x1e>
 80089cc:	230c      	movs	r3, #12
 80089ce:	602b      	str	r3, [r5, #0]
 80089d0:	2400      	movs	r4, #0
 80089d2:	e1ae      	b.n	8008d32 <_malloc_r+0x37a>
 80089d4:	2710      	movs	r7, #16
 80089d6:	42b9      	cmp	r1, r7
 80089d8:	d8f8      	bhi.n	80089cc <_malloc_r+0x14>
 80089da:	4628      	mov	r0, r5
 80089dc:	f000 fa36 	bl	8008e4c <__malloc_lock>
 80089e0:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80089e4:	4ec3      	ldr	r6, [pc, #780]	; (8008cf4 <_malloc_r+0x33c>)
 80089e6:	d238      	bcs.n	8008a5a <_malloc_r+0xa2>
 80089e8:	f107 0208 	add.w	r2, r7, #8
 80089ec:	4432      	add	r2, r6
 80089ee:	6854      	ldr	r4, [r2, #4]
 80089f0:	f1a2 0108 	sub.w	r1, r2, #8
 80089f4:	428c      	cmp	r4, r1
 80089f6:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80089fa:	d102      	bne.n	8008a02 <_malloc_r+0x4a>
 80089fc:	68d4      	ldr	r4, [r2, #12]
 80089fe:	42a2      	cmp	r2, r4
 8008a00:	d010      	beq.n	8008a24 <_malloc_r+0x6c>
 8008a02:	6863      	ldr	r3, [r4, #4]
 8008a04:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8008a08:	f023 0303 	bic.w	r3, r3, #3
 8008a0c:	60ca      	str	r2, [r1, #12]
 8008a0e:	4423      	add	r3, r4
 8008a10:	6091      	str	r1, [r2, #8]
 8008a12:	685a      	ldr	r2, [r3, #4]
 8008a14:	f042 0201 	orr.w	r2, r2, #1
 8008a18:	605a      	str	r2, [r3, #4]
 8008a1a:	4628      	mov	r0, r5
 8008a1c:	f000 fa1c 	bl	8008e58 <__malloc_unlock>
 8008a20:	3408      	adds	r4, #8
 8008a22:	e186      	b.n	8008d32 <_malloc_r+0x37a>
 8008a24:	3302      	adds	r3, #2
 8008a26:	4ab4      	ldr	r2, [pc, #720]	; (8008cf8 <_malloc_r+0x340>)
 8008a28:	6934      	ldr	r4, [r6, #16]
 8008a2a:	4611      	mov	r1, r2
 8008a2c:	4294      	cmp	r4, r2
 8008a2e:	d077      	beq.n	8008b20 <_malloc_r+0x168>
 8008a30:	6860      	ldr	r0, [r4, #4]
 8008a32:	f020 0c03 	bic.w	ip, r0, #3
 8008a36:	ebac 0007 	sub.w	r0, ip, r7
 8008a3a:	280f      	cmp	r0, #15
 8008a3c:	dd48      	ble.n	8008ad0 <_malloc_r+0x118>
 8008a3e:	19e1      	adds	r1, r4, r7
 8008a40:	f040 0301 	orr.w	r3, r0, #1
 8008a44:	f047 0701 	orr.w	r7, r7, #1
 8008a48:	6067      	str	r7, [r4, #4]
 8008a4a:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8008a4e:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8008a52:	604b      	str	r3, [r1, #4]
 8008a54:	f844 000c 	str.w	r0, [r4, ip]
 8008a58:	e7df      	b.n	8008a1a <_malloc_r+0x62>
 8008a5a:	0a7b      	lsrs	r3, r7, #9
 8008a5c:	d02a      	beq.n	8008ab4 <_malloc_r+0xfc>
 8008a5e:	2b04      	cmp	r3, #4
 8008a60:	d812      	bhi.n	8008a88 <_malloc_r+0xd0>
 8008a62:	09bb      	lsrs	r3, r7, #6
 8008a64:	3338      	adds	r3, #56	; 0x38
 8008a66:	1c5a      	adds	r2, r3, #1
 8008a68:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8008a6c:	6854      	ldr	r4, [r2, #4]
 8008a6e:	f1a2 0c08 	sub.w	ip, r2, #8
 8008a72:	4564      	cmp	r4, ip
 8008a74:	d006      	beq.n	8008a84 <_malloc_r+0xcc>
 8008a76:	6862      	ldr	r2, [r4, #4]
 8008a78:	f022 0203 	bic.w	r2, r2, #3
 8008a7c:	1bd0      	subs	r0, r2, r7
 8008a7e:	280f      	cmp	r0, #15
 8008a80:	dd1c      	ble.n	8008abc <_malloc_r+0x104>
 8008a82:	3b01      	subs	r3, #1
 8008a84:	3301      	adds	r3, #1
 8008a86:	e7ce      	b.n	8008a26 <_malloc_r+0x6e>
 8008a88:	2b14      	cmp	r3, #20
 8008a8a:	d801      	bhi.n	8008a90 <_malloc_r+0xd8>
 8008a8c:	335b      	adds	r3, #91	; 0x5b
 8008a8e:	e7ea      	b.n	8008a66 <_malloc_r+0xae>
 8008a90:	2b54      	cmp	r3, #84	; 0x54
 8008a92:	d802      	bhi.n	8008a9a <_malloc_r+0xe2>
 8008a94:	0b3b      	lsrs	r3, r7, #12
 8008a96:	336e      	adds	r3, #110	; 0x6e
 8008a98:	e7e5      	b.n	8008a66 <_malloc_r+0xae>
 8008a9a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008a9e:	d802      	bhi.n	8008aa6 <_malloc_r+0xee>
 8008aa0:	0bfb      	lsrs	r3, r7, #15
 8008aa2:	3377      	adds	r3, #119	; 0x77
 8008aa4:	e7df      	b.n	8008a66 <_malloc_r+0xae>
 8008aa6:	f240 5254 	movw	r2, #1364	; 0x554
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d804      	bhi.n	8008ab8 <_malloc_r+0x100>
 8008aae:	0cbb      	lsrs	r3, r7, #18
 8008ab0:	337c      	adds	r3, #124	; 0x7c
 8008ab2:	e7d8      	b.n	8008a66 <_malloc_r+0xae>
 8008ab4:	233f      	movs	r3, #63	; 0x3f
 8008ab6:	e7d6      	b.n	8008a66 <_malloc_r+0xae>
 8008ab8:	237e      	movs	r3, #126	; 0x7e
 8008aba:	e7d4      	b.n	8008a66 <_malloc_r+0xae>
 8008abc:	2800      	cmp	r0, #0
 8008abe:	68e1      	ldr	r1, [r4, #12]
 8008ac0:	db04      	blt.n	8008acc <_malloc_r+0x114>
 8008ac2:	68a3      	ldr	r3, [r4, #8]
 8008ac4:	60d9      	str	r1, [r3, #12]
 8008ac6:	608b      	str	r3, [r1, #8]
 8008ac8:	18a3      	adds	r3, r4, r2
 8008aca:	e7a2      	b.n	8008a12 <_malloc_r+0x5a>
 8008acc:	460c      	mov	r4, r1
 8008ace:	e7d0      	b.n	8008a72 <_malloc_r+0xba>
 8008ad0:	2800      	cmp	r0, #0
 8008ad2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8008ad6:	db07      	blt.n	8008ae8 <_malloc_r+0x130>
 8008ad8:	44a4      	add	ip, r4
 8008ada:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8008ade:	f043 0301 	orr.w	r3, r3, #1
 8008ae2:	f8cc 3004 	str.w	r3, [ip, #4]
 8008ae6:	e798      	b.n	8008a1a <_malloc_r+0x62>
 8008ae8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8008aec:	6870      	ldr	r0, [r6, #4]
 8008aee:	f080 809e 	bcs.w	8008c2e <_malloc_r+0x276>
 8008af2:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8008af6:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8008afa:	f04f 0c01 	mov.w	ip, #1
 8008afe:	fa0c fc0e 	lsl.w	ip, ip, lr
 8008b02:	ea4c 0000 	orr.w	r0, ip, r0
 8008b06:	3201      	adds	r2, #1
 8008b08:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8008b0c:	6070      	str	r0, [r6, #4]
 8008b0e:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8008b12:	3808      	subs	r0, #8
 8008b14:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8008b18:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8008b1c:	f8cc 400c 	str.w	r4, [ip, #12]
 8008b20:	2001      	movs	r0, #1
 8008b22:	109a      	asrs	r2, r3, #2
 8008b24:	fa00 f202 	lsl.w	r2, r0, r2
 8008b28:	6870      	ldr	r0, [r6, #4]
 8008b2a:	4290      	cmp	r0, r2
 8008b2c:	d326      	bcc.n	8008b7c <_malloc_r+0x1c4>
 8008b2e:	4210      	tst	r0, r2
 8008b30:	d106      	bne.n	8008b40 <_malloc_r+0x188>
 8008b32:	f023 0303 	bic.w	r3, r3, #3
 8008b36:	0052      	lsls	r2, r2, #1
 8008b38:	4210      	tst	r0, r2
 8008b3a:	f103 0304 	add.w	r3, r3, #4
 8008b3e:	d0fa      	beq.n	8008b36 <_malloc_r+0x17e>
 8008b40:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8008b44:	46c1      	mov	r9, r8
 8008b46:	469e      	mov	lr, r3
 8008b48:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8008b4c:	454c      	cmp	r4, r9
 8008b4e:	f040 80b3 	bne.w	8008cb8 <_malloc_r+0x300>
 8008b52:	f10e 0e01 	add.w	lr, lr, #1
 8008b56:	f01e 0f03 	tst.w	lr, #3
 8008b5a:	f109 0908 	add.w	r9, r9, #8
 8008b5e:	d1f3      	bne.n	8008b48 <_malloc_r+0x190>
 8008b60:	0798      	lsls	r0, r3, #30
 8008b62:	f040 80ec 	bne.w	8008d3e <_malloc_r+0x386>
 8008b66:	6873      	ldr	r3, [r6, #4]
 8008b68:	ea23 0302 	bic.w	r3, r3, r2
 8008b6c:	6073      	str	r3, [r6, #4]
 8008b6e:	6870      	ldr	r0, [r6, #4]
 8008b70:	0052      	lsls	r2, r2, #1
 8008b72:	4290      	cmp	r0, r2
 8008b74:	d302      	bcc.n	8008b7c <_malloc_r+0x1c4>
 8008b76:	2a00      	cmp	r2, #0
 8008b78:	f040 80ed 	bne.w	8008d56 <_malloc_r+0x39e>
 8008b7c:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8008b80:	f8db 1004 	ldr.w	r1, [fp, #4]
 8008b84:	f021 0903 	bic.w	r9, r1, #3
 8008b88:	45b9      	cmp	r9, r7
 8008b8a:	d304      	bcc.n	8008b96 <_malloc_r+0x1de>
 8008b8c:	eba9 0207 	sub.w	r2, r9, r7
 8008b90:	2a0f      	cmp	r2, #15
 8008b92:	f300 8148 	bgt.w	8008e26 <_malloc_r+0x46e>
 8008b96:	4a59      	ldr	r2, [pc, #356]	; (8008cfc <_malloc_r+0x344>)
 8008b98:	eb0b 0309 	add.w	r3, fp, r9
 8008b9c:	6811      	ldr	r1, [r2, #0]
 8008b9e:	2008      	movs	r0, #8
 8008ba0:	3110      	adds	r1, #16
 8008ba2:	4439      	add	r1, r7
 8008ba4:	9301      	str	r3, [sp, #4]
 8008ba6:	9100      	str	r1, [sp, #0]
 8008ba8:	f001 fc6a 	bl	800a480 <sysconf>
 8008bac:	e9dd 1300 	ldrd	r1, r3, [sp]
 8008bb0:	4680      	mov	r8, r0
 8008bb2:	4a53      	ldr	r2, [pc, #332]	; (8008d00 <_malloc_r+0x348>)
 8008bb4:	6810      	ldr	r0, [r2, #0]
 8008bb6:	3001      	adds	r0, #1
 8008bb8:	bf1f      	itttt	ne
 8008bba:	f101 31ff 	addne.w	r1, r1, #4294967295
 8008bbe:	4441      	addne	r1, r8
 8008bc0:	f1c8 0000 	rsbne	r0, r8, #0
 8008bc4:	4001      	andne	r1, r0
 8008bc6:	4628      	mov	r0, r5
 8008bc8:	e9cd 1300 	strd	r1, r3, [sp]
 8008bcc:	f7fa f9fc 	bl	8002fc8 <_sbrk_r>
 8008bd0:	1c42      	adds	r2, r0, #1
 8008bd2:	4604      	mov	r4, r0
 8008bd4:	f000 80fb 	beq.w	8008dce <_malloc_r+0x416>
 8008bd8:	9b01      	ldr	r3, [sp, #4]
 8008bda:	9900      	ldr	r1, [sp, #0]
 8008bdc:	4283      	cmp	r3, r0
 8008bde:	4a48      	ldr	r2, [pc, #288]	; (8008d00 <_malloc_r+0x348>)
 8008be0:	d902      	bls.n	8008be8 <_malloc_r+0x230>
 8008be2:	45b3      	cmp	fp, r6
 8008be4:	f040 80f3 	bne.w	8008dce <_malloc_r+0x416>
 8008be8:	f8df a120 	ldr.w	sl, [pc, #288]	; 8008d0c <_malloc_r+0x354>
 8008bec:	42a3      	cmp	r3, r4
 8008bee:	f8da 0000 	ldr.w	r0, [sl]
 8008bf2:	f108 3cff 	add.w	ip, r8, #4294967295
 8008bf6:	eb00 0e01 	add.w	lr, r0, r1
 8008bfa:	f8ca e000 	str.w	lr, [sl]
 8008bfe:	f040 80ac 	bne.w	8008d5a <_malloc_r+0x3a2>
 8008c02:	ea13 0f0c 	tst.w	r3, ip
 8008c06:	f040 80a8 	bne.w	8008d5a <_malloc_r+0x3a2>
 8008c0a:	68b3      	ldr	r3, [r6, #8]
 8008c0c:	4449      	add	r1, r9
 8008c0e:	f041 0101 	orr.w	r1, r1, #1
 8008c12:	6059      	str	r1, [r3, #4]
 8008c14:	4a3b      	ldr	r2, [pc, #236]	; (8008d04 <_malloc_r+0x34c>)
 8008c16:	f8da 3000 	ldr.w	r3, [sl]
 8008c1a:	6811      	ldr	r1, [r2, #0]
 8008c1c:	428b      	cmp	r3, r1
 8008c1e:	bf88      	it	hi
 8008c20:	6013      	strhi	r3, [r2, #0]
 8008c22:	4a39      	ldr	r2, [pc, #228]	; (8008d08 <_malloc_r+0x350>)
 8008c24:	6811      	ldr	r1, [r2, #0]
 8008c26:	428b      	cmp	r3, r1
 8008c28:	bf88      	it	hi
 8008c2a:	6013      	strhi	r3, [r2, #0]
 8008c2c:	e0cf      	b.n	8008dce <_malloc_r+0x416>
 8008c2e:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8008c32:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8008c36:	d218      	bcs.n	8008c6a <_malloc_r+0x2b2>
 8008c38:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8008c3c:	3238      	adds	r2, #56	; 0x38
 8008c3e:	f102 0e01 	add.w	lr, r2, #1
 8008c42:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8008c46:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8008c4a:	45f0      	cmp	r8, lr
 8008c4c:	d12b      	bne.n	8008ca6 <_malloc_r+0x2ee>
 8008c4e:	f04f 0c01 	mov.w	ip, #1
 8008c52:	1092      	asrs	r2, r2, #2
 8008c54:	fa0c f202 	lsl.w	r2, ip, r2
 8008c58:	4310      	orrs	r0, r2
 8008c5a:	6070      	str	r0, [r6, #4]
 8008c5c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8008c60:	f8c8 4008 	str.w	r4, [r8, #8]
 8008c64:	f8ce 400c 	str.w	r4, [lr, #12]
 8008c68:	e75a      	b.n	8008b20 <_malloc_r+0x168>
 8008c6a:	2a14      	cmp	r2, #20
 8008c6c:	d801      	bhi.n	8008c72 <_malloc_r+0x2ba>
 8008c6e:	325b      	adds	r2, #91	; 0x5b
 8008c70:	e7e5      	b.n	8008c3e <_malloc_r+0x286>
 8008c72:	2a54      	cmp	r2, #84	; 0x54
 8008c74:	d803      	bhi.n	8008c7e <_malloc_r+0x2c6>
 8008c76:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8008c7a:	326e      	adds	r2, #110	; 0x6e
 8008c7c:	e7df      	b.n	8008c3e <_malloc_r+0x286>
 8008c7e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008c82:	d803      	bhi.n	8008c8c <_malloc_r+0x2d4>
 8008c84:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8008c88:	3277      	adds	r2, #119	; 0x77
 8008c8a:	e7d8      	b.n	8008c3e <_malloc_r+0x286>
 8008c8c:	f240 5e54 	movw	lr, #1364	; 0x554
 8008c90:	4572      	cmp	r2, lr
 8008c92:	bf96      	itet	ls
 8008c94:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8008c98:	227e      	movhi	r2, #126	; 0x7e
 8008c9a:	327c      	addls	r2, #124	; 0x7c
 8008c9c:	e7cf      	b.n	8008c3e <_malloc_r+0x286>
 8008c9e:	f8de e008 	ldr.w	lr, [lr, #8]
 8008ca2:	45f0      	cmp	r8, lr
 8008ca4:	d005      	beq.n	8008cb2 <_malloc_r+0x2fa>
 8008ca6:	f8de 2004 	ldr.w	r2, [lr, #4]
 8008caa:	f022 0203 	bic.w	r2, r2, #3
 8008cae:	4562      	cmp	r2, ip
 8008cb0:	d8f5      	bhi.n	8008c9e <_malloc_r+0x2e6>
 8008cb2:	f8de 800c 	ldr.w	r8, [lr, #12]
 8008cb6:	e7d1      	b.n	8008c5c <_malloc_r+0x2a4>
 8008cb8:	6860      	ldr	r0, [r4, #4]
 8008cba:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8008cbe:	f020 0003 	bic.w	r0, r0, #3
 8008cc2:	eba0 0a07 	sub.w	sl, r0, r7
 8008cc6:	f1ba 0f0f 	cmp.w	sl, #15
 8008cca:	dd21      	ble.n	8008d10 <_malloc_r+0x358>
 8008ccc:	68a3      	ldr	r3, [r4, #8]
 8008cce:	19e2      	adds	r2, r4, r7
 8008cd0:	f047 0701 	orr.w	r7, r7, #1
 8008cd4:	6067      	str	r7, [r4, #4]
 8008cd6:	f8c3 c00c 	str.w	ip, [r3, #12]
 8008cda:	f8cc 3008 	str.w	r3, [ip, #8]
 8008cde:	f04a 0301 	orr.w	r3, sl, #1
 8008ce2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8008ce6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8008cea:	6053      	str	r3, [r2, #4]
 8008cec:	f844 a000 	str.w	sl, [r4, r0]
 8008cf0:	e693      	b.n	8008a1a <_malloc_r+0x62>
 8008cf2:	bf00      	nop
 8008cf4:	20000488 	.word	0x20000488
 8008cf8:	20000490 	.word	0x20000490
 8008cfc:	2000102c 	.word	0x2000102c
 8008d00:	20000890 	.word	0x20000890
 8008d04:	20001024 	.word	0x20001024
 8008d08:	20001028 	.word	0x20001028
 8008d0c:	20000ffc 	.word	0x20000ffc
 8008d10:	f1ba 0f00 	cmp.w	sl, #0
 8008d14:	db11      	blt.n	8008d3a <_malloc_r+0x382>
 8008d16:	4420      	add	r0, r4
 8008d18:	6843      	ldr	r3, [r0, #4]
 8008d1a:	f043 0301 	orr.w	r3, r3, #1
 8008d1e:	6043      	str	r3, [r0, #4]
 8008d20:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8008d24:	4628      	mov	r0, r5
 8008d26:	f8c3 c00c 	str.w	ip, [r3, #12]
 8008d2a:	f8cc 3008 	str.w	r3, [ip, #8]
 8008d2e:	f000 f893 	bl	8008e58 <__malloc_unlock>
 8008d32:	4620      	mov	r0, r4
 8008d34:	b003      	add	sp, #12
 8008d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d3a:	4664      	mov	r4, ip
 8008d3c:	e706      	b.n	8008b4c <_malloc_r+0x194>
 8008d3e:	f858 0908 	ldr.w	r0, [r8], #-8
 8008d42:	3b01      	subs	r3, #1
 8008d44:	4540      	cmp	r0, r8
 8008d46:	f43f af0b 	beq.w	8008b60 <_malloc_r+0x1a8>
 8008d4a:	e710      	b.n	8008b6e <_malloc_r+0x1b6>
 8008d4c:	3304      	adds	r3, #4
 8008d4e:	0052      	lsls	r2, r2, #1
 8008d50:	4210      	tst	r0, r2
 8008d52:	d0fb      	beq.n	8008d4c <_malloc_r+0x394>
 8008d54:	e6f4      	b.n	8008b40 <_malloc_r+0x188>
 8008d56:	4673      	mov	r3, lr
 8008d58:	e7fa      	b.n	8008d50 <_malloc_r+0x398>
 8008d5a:	6810      	ldr	r0, [r2, #0]
 8008d5c:	3001      	adds	r0, #1
 8008d5e:	bf1b      	ittet	ne
 8008d60:	1ae3      	subne	r3, r4, r3
 8008d62:	4473      	addne	r3, lr
 8008d64:	6014      	streq	r4, [r2, #0]
 8008d66:	f8ca 3000 	strne.w	r3, [sl]
 8008d6a:	f014 0307 	ands.w	r3, r4, #7
 8008d6e:	bf0e      	itee	eq
 8008d70:	4618      	moveq	r0, r3
 8008d72:	f1c3 0008 	rsbne	r0, r3, #8
 8008d76:	1824      	addne	r4, r4, r0
 8008d78:	1862      	adds	r2, r4, r1
 8008d7a:	ea02 010c 	and.w	r1, r2, ip
 8008d7e:	4480      	add	r8, r0
 8008d80:	eba8 0801 	sub.w	r8, r8, r1
 8008d84:	ea08 080c 	and.w	r8, r8, ip
 8008d88:	4641      	mov	r1, r8
 8008d8a:	4628      	mov	r0, r5
 8008d8c:	9301      	str	r3, [sp, #4]
 8008d8e:	9200      	str	r2, [sp, #0]
 8008d90:	f7fa f91a 	bl	8002fc8 <_sbrk_r>
 8008d94:	1c43      	adds	r3, r0, #1
 8008d96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d9a:	d105      	bne.n	8008da8 <_malloc_r+0x3f0>
 8008d9c:	b32b      	cbz	r3, 8008dea <_malloc_r+0x432>
 8008d9e:	f04f 0800 	mov.w	r8, #0
 8008da2:	f1a3 0008 	sub.w	r0, r3, #8
 8008da6:	4410      	add	r0, r2
 8008da8:	f8da 2000 	ldr.w	r2, [sl]
 8008dac:	1b00      	subs	r0, r0, r4
 8008dae:	4440      	add	r0, r8
 8008db0:	4442      	add	r2, r8
 8008db2:	f040 0001 	orr.w	r0, r0, #1
 8008db6:	45b3      	cmp	fp, r6
 8008db8:	60b4      	str	r4, [r6, #8]
 8008dba:	f8ca 2000 	str.w	r2, [sl]
 8008dbe:	6060      	str	r0, [r4, #4]
 8008dc0:	f43f af28 	beq.w	8008c14 <_malloc_r+0x25c>
 8008dc4:	f1b9 0f0f 	cmp.w	r9, #15
 8008dc8:	d812      	bhi.n	8008df0 <_malloc_r+0x438>
 8008dca:	2301      	movs	r3, #1
 8008dcc:	6063      	str	r3, [r4, #4]
 8008dce:	68b3      	ldr	r3, [r6, #8]
 8008dd0:	685b      	ldr	r3, [r3, #4]
 8008dd2:	f023 0303 	bic.w	r3, r3, #3
 8008dd6:	42bb      	cmp	r3, r7
 8008dd8:	eba3 0207 	sub.w	r2, r3, r7
 8008ddc:	d301      	bcc.n	8008de2 <_malloc_r+0x42a>
 8008dde:	2a0f      	cmp	r2, #15
 8008de0:	dc21      	bgt.n	8008e26 <_malloc_r+0x46e>
 8008de2:	4628      	mov	r0, r5
 8008de4:	f000 f838 	bl	8008e58 <__malloc_unlock>
 8008de8:	e5f2      	b.n	80089d0 <_malloc_r+0x18>
 8008dea:	4610      	mov	r0, r2
 8008dec:	4698      	mov	r8, r3
 8008dee:	e7db      	b.n	8008da8 <_malloc_r+0x3f0>
 8008df0:	2205      	movs	r2, #5
 8008df2:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008df6:	f1a9 090c 	sub.w	r9, r9, #12
 8008dfa:	f029 0907 	bic.w	r9, r9, #7
 8008dfe:	f003 0301 	and.w	r3, r3, #1
 8008e02:	ea43 0309 	orr.w	r3, r3, r9
 8008e06:	f8cb 3004 	str.w	r3, [fp, #4]
 8008e0a:	f1b9 0f0f 	cmp.w	r9, #15
 8008e0e:	eb0b 0309 	add.w	r3, fp, r9
 8008e12:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8008e16:	f67f aefd 	bls.w	8008c14 <_malloc_r+0x25c>
 8008e1a:	4628      	mov	r0, r5
 8008e1c:	f10b 0108 	add.w	r1, fp, #8
 8008e20:	f003 fe16 	bl	800ca50 <_free_r>
 8008e24:	e6f6      	b.n	8008c14 <_malloc_r+0x25c>
 8008e26:	68b4      	ldr	r4, [r6, #8]
 8008e28:	f047 0301 	orr.w	r3, r7, #1
 8008e2c:	f042 0201 	orr.w	r2, r2, #1
 8008e30:	4427      	add	r7, r4
 8008e32:	6063      	str	r3, [r4, #4]
 8008e34:	60b7      	str	r7, [r6, #8]
 8008e36:	607a      	str	r2, [r7, #4]
 8008e38:	e5ef      	b.n	8008a1a <_malloc_r+0x62>
 8008e3a:	bf00      	nop

08008e3c <memset>:
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	4402      	add	r2, r0
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d100      	bne.n	8008e46 <memset+0xa>
 8008e44:	4770      	bx	lr
 8008e46:	f803 1b01 	strb.w	r1, [r3], #1
 8008e4a:	e7f9      	b.n	8008e40 <memset+0x4>

08008e4c <__malloc_lock>:
 8008e4c:	4801      	ldr	r0, [pc, #4]	; (8008e54 <__malloc_lock+0x8>)
 8008e4e:	f004 b82f 	b.w	800ceb0 <__retarget_lock_acquire_recursive>
 8008e52:	bf00      	nop
 8008e54:	200010ec 	.word	0x200010ec

08008e58 <__malloc_unlock>:
 8008e58:	4801      	ldr	r0, [pc, #4]	; (8008e60 <__malloc_unlock+0x8>)
 8008e5a:	f004 b82a 	b.w	800ceb2 <__retarget_lock_release_recursive>
 8008e5e:	bf00      	nop
 8008e60:	200010ec 	.word	0x200010ec

08008e64 <printf>:
 8008e64:	b40f      	push	{r0, r1, r2, r3}
 8008e66:	b507      	push	{r0, r1, r2, lr}
 8008e68:	4906      	ldr	r1, [pc, #24]	; (8008e84 <printf+0x20>)
 8008e6a:	ab04      	add	r3, sp, #16
 8008e6c:	6808      	ldr	r0, [r1, #0]
 8008e6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e72:	6881      	ldr	r1, [r0, #8]
 8008e74:	9301      	str	r3, [sp, #4]
 8008e76:	f001 fb11 	bl	800a49c <_vfprintf_r>
 8008e7a:	b003      	add	sp, #12
 8008e7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e80:	b004      	add	sp, #16
 8008e82:	4770      	bx	lr
 8008e84:	2000005c 	.word	0x2000005c

08008e88 <_puts_r>:
 8008e88:	b530      	push	{r4, r5, lr}
 8008e8a:	4605      	mov	r5, r0
 8008e8c:	b089      	sub	sp, #36	; 0x24
 8008e8e:	4608      	mov	r0, r1
 8008e90:	460c      	mov	r4, r1
 8008e92:	f7f7 f95d 	bl	8000150 <strlen>
 8008e96:	4b1e      	ldr	r3, [pc, #120]	; (8008f10 <_puts_r+0x88>)
 8008e98:	e9cd 4004 	strd	r4, r0, [sp, #16]
 8008e9c:	9306      	str	r3, [sp, #24]
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	4418      	add	r0, r3
 8008ea2:	9307      	str	r3, [sp, #28]
 8008ea4:	ab04      	add	r3, sp, #16
 8008ea6:	9301      	str	r3, [sp, #4]
 8008ea8:	2302      	movs	r3, #2
 8008eaa:	9302      	str	r3, [sp, #8]
 8008eac:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8008eae:	68ac      	ldr	r4, [r5, #8]
 8008eb0:	9003      	str	r0, [sp, #12]
 8008eb2:	b913      	cbnz	r3, 8008eba <_puts_r+0x32>
 8008eb4:	4628      	mov	r0, r5
 8008eb6:	f003 fd3b 	bl	800c930 <__sinit>
 8008eba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ebc:	07db      	lsls	r3, r3, #31
 8008ebe:	d405      	bmi.n	8008ecc <_puts_r+0x44>
 8008ec0:	89a3      	ldrh	r3, [r4, #12]
 8008ec2:	0598      	lsls	r0, r3, #22
 8008ec4:	d402      	bmi.n	8008ecc <_puts_r+0x44>
 8008ec6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ec8:	f003 fff2 	bl	800ceb0 <__retarget_lock_acquire_recursive>
 8008ecc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ed0:	0499      	lsls	r1, r3, #18
 8008ed2:	d406      	bmi.n	8008ee2 <_puts_r+0x5a>
 8008ed4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008ed8:	81a3      	strh	r3, [r4, #12]
 8008eda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008edc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008ee0:	6663      	str	r3, [r4, #100]	; 0x64
 8008ee2:	4628      	mov	r0, r5
 8008ee4:	aa01      	add	r2, sp, #4
 8008ee6:	4621      	mov	r1, r4
 8008ee8:	f003 fe72 	bl	800cbd0 <__sfvwrite_r>
 8008eec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008eee:	2800      	cmp	r0, #0
 8008ef0:	bf14      	ite	ne
 8008ef2:	f04f 35ff 	movne.w	r5, #4294967295
 8008ef6:	250a      	moveq	r5, #10
 8008ef8:	07da      	lsls	r2, r3, #31
 8008efa:	d405      	bmi.n	8008f08 <_puts_r+0x80>
 8008efc:	89a3      	ldrh	r3, [r4, #12]
 8008efe:	059b      	lsls	r3, r3, #22
 8008f00:	d402      	bmi.n	8008f08 <_puts_r+0x80>
 8008f02:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f04:	f003 ffd5 	bl	800ceb2 <__retarget_lock_release_recursive>
 8008f08:	4628      	mov	r0, r5
 8008f0a:	b009      	add	sp, #36	; 0x24
 8008f0c:	bd30      	pop	{r4, r5, pc}
 8008f0e:	bf00      	nop
 8008f10:	0801089e 	.word	0x0801089e

08008f14 <puts>:
 8008f14:	4b02      	ldr	r3, [pc, #8]	; (8008f20 <puts+0xc>)
 8008f16:	4601      	mov	r1, r0
 8008f18:	6818      	ldr	r0, [r3, #0]
 8008f1a:	f7ff bfb5 	b.w	8008e88 <_puts_r>
 8008f1e:	bf00      	nop
 8008f20:	2000005c 	.word	0x2000005c

08008f24 <setvbuf>:
 8008f24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008f28:	461d      	mov	r5, r3
 8008f2a:	4b59      	ldr	r3, [pc, #356]	; (8009090 <setvbuf+0x16c>)
 8008f2c:	4604      	mov	r4, r0
 8008f2e:	681f      	ldr	r7, [r3, #0]
 8008f30:	460e      	mov	r6, r1
 8008f32:	4690      	mov	r8, r2
 8008f34:	b127      	cbz	r7, 8008f40 <setvbuf+0x1c>
 8008f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f38:	b913      	cbnz	r3, 8008f40 <setvbuf+0x1c>
 8008f3a:	4638      	mov	r0, r7
 8008f3c:	f003 fcf8 	bl	800c930 <__sinit>
 8008f40:	f1b8 0f02 	cmp.w	r8, #2
 8008f44:	d006      	beq.n	8008f54 <setvbuf+0x30>
 8008f46:	f1b8 0f01 	cmp.w	r8, #1
 8008f4a:	f200 809b 	bhi.w	8009084 <setvbuf+0x160>
 8008f4e:	2d00      	cmp	r5, #0
 8008f50:	f2c0 8098 	blt.w	8009084 <setvbuf+0x160>
 8008f54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f56:	07db      	lsls	r3, r3, #31
 8008f58:	d405      	bmi.n	8008f66 <setvbuf+0x42>
 8008f5a:	89a3      	ldrh	r3, [r4, #12]
 8008f5c:	0598      	lsls	r0, r3, #22
 8008f5e:	d402      	bmi.n	8008f66 <setvbuf+0x42>
 8008f60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f62:	f003 ffa5 	bl	800ceb0 <__retarget_lock_acquire_recursive>
 8008f66:	4621      	mov	r1, r4
 8008f68:	4638      	mov	r0, r7
 8008f6a:	f003 fc75 	bl	800c858 <_fflush_r>
 8008f6e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008f70:	b141      	cbz	r1, 8008f84 <setvbuf+0x60>
 8008f72:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8008f76:	4299      	cmp	r1, r3
 8008f78:	d002      	beq.n	8008f80 <setvbuf+0x5c>
 8008f7a:	4638      	mov	r0, r7
 8008f7c:	f003 fd68 	bl	800ca50 <_free_r>
 8008f80:	2300      	movs	r3, #0
 8008f82:	6323      	str	r3, [r4, #48]	; 0x30
 8008f84:	2300      	movs	r3, #0
 8008f86:	61a3      	str	r3, [r4, #24]
 8008f88:	6063      	str	r3, [r4, #4]
 8008f8a:	89a3      	ldrh	r3, [r4, #12]
 8008f8c:	0619      	lsls	r1, r3, #24
 8008f8e:	d503      	bpl.n	8008f98 <setvbuf+0x74>
 8008f90:	4638      	mov	r0, r7
 8008f92:	6921      	ldr	r1, [r4, #16]
 8008f94:	f003 fd5c 	bl	800ca50 <_free_r>
 8008f98:	89a3      	ldrh	r3, [r4, #12]
 8008f9a:	f1b8 0f02 	cmp.w	r8, #2
 8008f9e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8008fa2:	f023 0303 	bic.w	r3, r3, #3
 8008fa6:	81a3      	strh	r3, [r4, #12]
 8008fa8:	d068      	beq.n	800907c <setvbuf+0x158>
 8008faa:	ab01      	add	r3, sp, #4
 8008fac:	466a      	mov	r2, sp
 8008fae:	4621      	mov	r1, r4
 8008fb0:	4638      	mov	r0, r7
 8008fb2:	f003 ff7f 	bl	800ceb4 <__swhatbuf_r>
 8008fb6:	89a3      	ldrh	r3, [r4, #12]
 8008fb8:	4318      	orrs	r0, r3
 8008fba:	81a0      	strh	r0, [r4, #12]
 8008fbc:	bb35      	cbnz	r5, 800900c <setvbuf+0xe8>
 8008fbe:	9d00      	ldr	r5, [sp, #0]
 8008fc0:	4628      	mov	r0, r5
 8008fc2:	f7ff fcf1 	bl	80089a8 <malloc>
 8008fc6:	4606      	mov	r6, r0
 8008fc8:	2800      	cmp	r0, #0
 8008fca:	d152      	bne.n	8009072 <setvbuf+0x14e>
 8008fcc:	f8dd 9000 	ldr.w	r9, [sp]
 8008fd0:	45a9      	cmp	r9, r5
 8008fd2:	d147      	bne.n	8009064 <setvbuf+0x140>
 8008fd4:	f04f 35ff 	mov.w	r5, #4294967295
 8008fd8:	2200      	movs	r2, #0
 8008fda:	60a2      	str	r2, [r4, #8]
 8008fdc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008fe0:	6022      	str	r2, [r4, #0]
 8008fe2:	6122      	str	r2, [r4, #16]
 8008fe4:	2201      	movs	r2, #1
 8008fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fea:	6162      	str	r2, [r4, #20]
 8008fec:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008fee:	f043 0302 	orr.w	r3, r3, #2
 8008ff2:	07d2      	lsls	r2, r2, #31
 8008ff4:	81a3      	strh	r3, [r4, #12]
 8008ff6:	d405      	bmi.n	8009004 <setvbuf+0xe0>
 8008ff8:	f413 7f00 	tst.w	r3, #512	; 0x200
 8008ffc:	d102      	bne.n	8009004 <setvbuf+0xe0>
 8008ffe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009000:	f003 ff57 	bl	800ceb2 <__retarget_lock_release_recursive>
 8009004:	4628      	mov	r0, r5
 8009006:	b003      	add	sp, #12
 8009008:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800900c:	2e00      	cmp	r6, #0
 800900e:	d0d7      	beq.n	8008fc0 <setvbuf+0x9c>
 8009010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009012:	b913      	cbnz	r3, 800901a <setvbuf+0xf6>
 8009014:	4638      	mov	r0, r7
 8009016:	f003 fc8b 	bl	800c930 <__sinit>
 800901a:	9b00      	ldr	r3, [sp, #0]
 800901c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8009020:	42ab      	cmp	r3, r5
 8009022:	bf18      	it	ne
 8009024:	89a3      	ldrhne	r3, [r4, #12]
 8009026:	6026      	str	r6, [r4, #0]
 8009028:	bf1c      	itt	ne
 800902a:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800902e:	81a3      	strhne	r3, [r4, #12]
 8009030:	f1b8 0f01 	cmp.w	r8, #1
 8009034:	bf02      	ittt	eq
 8009036:	89a3      	ldrheq	r3, [r4, #12]
 8009038:	f043 0301 	orreq.w	r3, r3, #1
 800903c:	81a3      	strheq	r3, [r4, #12]
 800903e:	89a2      	ldrh	r2, [r4, #12]
 8009040:	f012 0308 	ands.w	r3, r2, #8
 8009044:	d01c      	beq.n	8009080 <setvbuf+0x15c>
 8009046:	07d3      	lsls	r3, r2, #31
 8009048:	bf41      	itttt	mi
 800904a:	2300      	movmi	r3, #0
 800904c:	426d      	negmi	r5, r5
 800904e:	60a3      	strmi	r3, [r4, #8]
 8009050:	61a5      	strmi	r5, [r4, #24]
 8009052:	bf58      	it	pl
 8009054:	60a5      	strpl	r5, [r4, #8]
 8009056:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8009058:	f015 0501 	ands.w	r5, r5, #1
 800905c:	d115      	bne.n	800908a <setvbuf+0x166>
 800905e:	f412 7f00 	tst.w	r2, #512	; 0x200
 8009062:	e7cb      	b.n	8008ffc <setvbuf+0xd8>
 8009064:	4648      	mov	r0, r9
 8009066:	f7ff fc9f 	bl	80089a8 <malloc>
 800906a:	4606      	mov	r6, r0
 800906c:	2800      	cmp	r0, #0
 800906e:	d0b1      	beq.n	8008fd4 <setvbuf+0xb0>
 8009070:	464d      	mov	r5, r9
 8009072:	89a3      	ldrh	r3, [r4, #12]
 8009074:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009078:	81a3      	strh	r3, [r4, #12]
 800907a:	e7c9      	b.n	8009010 <setvbuf+0xec>
 800907c:	2500      	movs	r5, #0
 800907e:	e7ab      	b.n	8008fd8 <setvbuf+0xb4>
 8009080:	60a3      	str	r3, [r4, #8]
 8009082:	e7e8      	b.n	8009056 <setvbuf+0x132>
 8009084:	f04f 35ff 	mov.w	r5, #4294967295
 8009088:	e7bc      	b.n	8009004 <setvbuf+0xe0>
 800908a:	2500      	movs	r5, #0
 800908c:	e7ba      	b.n	8009004 <setvbuf+0xe0>
 800908e:	bf00      	nop
 8009090:	2000005c 	.word	0x2000005c

08009094 <sprintf>:
 8009094:	b40e      	push	{r1, r2, r3}
 8009096:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800909a:	b500      	push	{lr}
 800909c:	b09c      	sub	sp, #112	; 0x70
 800909e:	ab1d      	add	r3, sp, #116	; 0x74
 80090a0:	9002      	str	r0, [sp, #8]
 80090a2:	9006      	str	r0, [sp, #24]
 80090a4:	9107      	str	r1, [sp, #28]
 80090a6:	9104      	str	r1, [sp, #16]
 80090a8:	4808      	ldr	r0, [pc, #32]	; (80090cc <sprintf+0x38>)
 80090aa:	4909      	ldr	r1, [pc, #36]	; (80090d0 <sprintf+0x3c>)
 80090ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80090b0:	9105      	str	r1, [sp, #20]
 80090b2:	6800      	ldr	r0, [r0, #0]
 80090b4:	a902      	add	r1, sp, #8
 80090b6:	9301      	str	r3, [sp, #4]
 80090b8:	f000 f80c 	bl	80090d4 <_svfprintf_r>
 80090bc:	2200      	movs	r2, #0
 80090be:	9b02      	ldr	r3, [sp, #8]
 80090c0:	701a      	strb	r2, [r3, #0]
 80090c2:	b01c      	add	sp, #112	; 0x70
 80090c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80090c8:	b003      	add	sp, #12
 80090ca:	4770      	bx	lr
 80090cc:	2000005c 	.word	0x2000005c
 80090d0:	ffff0208 	.word	0xffff0208

080090d4 <_svfprintf_r>:
 80090d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090d8:	b0d3      	sub	sp, #332	; 0x14c
 80090da:	468b      	mov	fp, r1
 80090dc:	9207      	str	r2, [sp, #28]
 80090de:	461e      	mov	r6, r3
 80090e0:	4681      	mov	r9, r0
 80090e2:	f003 fedf 	bl	800cea4 <_localeconv_r>
 80090e6:	6803      	ldr	r3, [r0, #0]
 80090e8:	4618      	mov	r0, r3
 80090ea:	9318      	str	r3, [sp, #96]	; 0x60
 80090ec:	f7f7 f830 	bl	8000150 <strlen>
 80090f0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80090f4:	9012      	str	r0, [sp, #72]	; 0x48
 80090f6:	061a      	lsls	r2, r3, #24
 80090f8:	d518      	bpl.n	800912c <_svfprintf_r+0x58>
 80090fa:	f8db 3010 	ldr.w	r3, [fp, #16]
 80090fe:	b9ab      	cbnz	r3, 800912c <_svfprintf_r+0x58>
 8009100:	2140      	movs	r1, #64	; 0x40
 8009102:	4648      	mov	r0, r9
 8009104:	f7ff fc58 	bl	80089b8 <_malloc_r>
 8009108:	f8cb 0000 	str.w	r0, [fp]
 800910c:	f8cb 0010 	str.w	r0, [fp, #16]
 8009110:	b948      	cbnz	r0, 8009126 <_svfprintf_r+0x52>
 8009112:	230c      	movs	r3, #12
 8009114:	f8c9 3000 	str.w	r3, [r9]
 8009118:	f04f 33ff 	mov.w	r3, #4294967295
 800911c:	9313      	str	r3, [sp, #76]	; 0x4c
 800911e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009120:	b053      	add	sp, #332	; 0x14c
 8009122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009126:	2340      	movs	r3, #64	; 0x40
 8009128:	f8cb 3014 	str.w	r3, [fp, #20]
 800912c:	2500      	movs	r5, #0
 800912e:	2200      	movs	r2, #0
 8009130:	2300      	movs	r3, #0
 8009132:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8009136:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800913a:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800913e:	ac29      	add	r4, sp, #164	; 0xa4
 8009140:	9426      	str	r4, [sp, #152]	; 0x98
 8009142:	9508      	str	r5, [sp, #32]
 8009144:	950e      	str	r5, [sp, #56]	; 0x38
 8009146:	9516      	str	r5, [sp, #88]	; 0x58
 8009148:	9519      	str	r5, [sp, #100]	; 0x64
 800914a:	9513      	str	r5, [sp, #76]	; 0x4c
 800914c:	9b07      	ldr	r3, [sp, #28]
 800914e:	461d      	mov	r5, r3
 8009150:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009154:	b10a      	cbz	r2, 800915a <_svfprintf_r+0x86>
 8009156:	2a25      	cmp	r2, #37	; 0x25
 8009158:	d1f9      	bne.n	800914e <_svfprintf_r+0x7a>
 800915a:	9b07      	ldr	r3, [sp, #28]
 800915c:	1aef      	subs	r7, r5, r3
 800915e:	d00d      	beq.n	800917c <_svfprintf_r+0xa8>
 8009160:	e9c4 3700 	strd	r3, r7, [r4]
 8009164:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009166:	443b      	add	r3, r7
 8009168:	9328      	str	r3, [sp, #160]	; 0xa0
 800916a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800916c:	3301      	adds	r3, #1
 800916e:	2b07      	cmp	r3, #7
 8009170:	9327      	str	r3, [sp, #156]	; 0x9c
 8009172:	dc78      	bgt.n	8009266 <_svfprintf_r+0x192>
 8009174:	3408      	adds	r4, #8
 8009176:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009178:	443b      	add	r3, r7
 800917a:	9313      	str	r3, [sp, #76]	; 0x4c
 800917c:	782b      	ldrb	r3, [r5, #0]
 800917e:	2b00      	cmp	r3, #0
 8009180:	f001 8142 	beq.w	800a408 <_svfprintf_r+0x1334>
 8009184:	2300      	movs	r3, #0
 8009186:	f04f 38ff 	mov.w	r8, #4294967295
 800918a:	469a      	mov	sl, r3
 800918c:	270a      	movs	r7, #10
 800918e:	212b      	movs	r1, #43	; 0x2b
 8009190:	3501      	adds	r5, #1
 8009192:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009196:	9314      	str	r3, [sp, #80]	; 0x50
 8009198:	462a      	mov	r2, r5
 800919a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800919e:	930b      	str	r3, [sp, #44]	; 0x2c
 80091a0:	920f      	str	r2, [sp, #60]	; 0x3c
 80091a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091a4:	3b20      	subs	r3, #32
 80091a6:	2b5a      	cmp	r3, #90	; 0x5a
 80091a8:	f200 85a0 	bhi.w	8009cec <_svfprintf_r+0xc18>
 80091ac:	e8df f013 	tbh	[pc, r3, lsl #1]
 80091b0:	059e007e 	.word	0x059e007e
 80091b4:	0086059e 	.word	0x0086059e
 80091b8:	059e059e 	.word	0x059e059e
 80091bc:	0065059e 	.word	0x0065059e
 80091c0:	059e059e 	.word	0x059e059e
 80091c4:	00930089 	.word	0x00930089
 80091c8:	0090059e 	.word	0x0090059e
 80091cc:	059e0096 	.word	0x059e0096
 80091d0:	00b300b0 	.word	0x00b300b0
 80091d4:	00b300b3 	.word	0x00b300b3
 80091d8:	00b300b3 	.word	0x00b300b3
 80091dc:	00b300b3 	.word	0x00b300b3
 80091e0:	00b300b3 	.word	0x00b300b3
 80091e4:	059e059e 	.word	0x059e059e
 80091e8:	059e059e 	.word	0x059e059e
 80091ec:	059e059e 	.word	0x059e059e
 80091f0:	011d059e 	.word	0x011d059e
 80091f4:	00e0059e 	.word	0x00e0059e
 80091f8:	011d00f3 	.word	0x011d00f3
 80091fc:	011d011d 	.word	0x011d011d
 8009200:	059e059e 	.word	0x059e059e
 8009204:	059e059e 	.word	0x059e059e
 8009208:	059e00c3 	.word	0x059e00c3
 800920c:	0471059e 	.word	0x0471059e
 8009210:	059e059e 	.word	0x059e059e
 8009214:	04b8059e 	.word	0x04b8059e
 8009218:	04da059e 	.word	0x04da059e
 800921c:	059e059e 	.word	0x059e059e
 8009220:	059e04f9 	.word	0x059e04f9
 8009224:	059e059e 	.word	0x059e059e
 8009228:	059e059e 	.word	0x059e059e
 800922c:	059e059e 	.word	0x059e059e
 8009230:	011d059e 	.word	0x011d059e
 8009234:	00e0059e 	.word	0x00e0059e
 8009238:	011d00f5 	.word	0x011d00f5
 800923c:	011d011d 	.word	0x011d011d
 8009240:	00f500c6 	.word	0x00f500c6
 8009244:	059e00da 	.word	0x059e00da
 8009248:	059e00d3 	.word	0x059e00d3
 800924c:	0473044e 	.word	0x0473044e
 8009250:	00da04a7 	.word	0x00da04a7
 8009254:	04b8059e 	.word	0x04b8059e
 8009258:	04dc007c 	.word	0x04dc007c
 800925c:	059e059e 	.word	0x059e059e
 8009260:	059e0516 	.word	0x059e0516
 8009264:	007c      	.short	0x007c
 8009266:	4659      	mov	r1, fp
 8009268:	4648      	mov	r0, r9
 800926a:	aa26      	add	r2, sp, #152	; 0x98
 800926c:	f004 fc2c 	bl	800dac8 <__ssprint_r>
 8009270:	2800      	cmp	r0, #0
 8009272:	f040 8128 	bne.w	80094c6 <_svfprintf_r+0x3f2>
 8009276:	ac29      	add	r4, sp, #164	; 0xa4
 8009278:	e77d      	b.n	8009176 <_svfprintf_r+0xa2>
 800927a:	4648      	mov	r0, r9
 800927c:	f003 fe12 	bl	800cea4 <_localeconv_r>
 8009280:	6843      	ldr	r3, [r0, #4]
 8009282:	4618      	mov	r0, r3
 8009284:	9319      	str	r3, [sp, #100]	; 0x64
 8009286:	f7f6 ff63 	bl	8000150 <strlen>
 800928a:	9016      	str	r0, [sp, #88]	; 0x58
 800928c:	4648      	mov	r0, r9
 800928e:	f003 fe09 	bl	800cea4 <_localeconv_r>
 8009292:	6883      	ldr	r3, [r0, #8]
 8009294:	212b      	movs	r1, #43	; 0x2b
 8009296:	930e      	str	r3, [sp, #56]	; 0x38
 8009298:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800929a:	b12b      	cbz	r3, 80092a8 <_svfprintf_r+0x1d4>
 800929c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800929e:	b11b      	cbz	r3, 80092a8 <_svfprintf_r+0x1d4>
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	b10b      	cbz	r3, 80092a8 <_svfprintf_r+0x1d4>
 80092a4:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80092a8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80092aa:	e775      	b.n	8009198 <_svfprintf_r+0xc4>
 80092ac:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d1f9      	bne.n	80092a8 <_svfprintf_r+0x1d4>
 80092b4:	2320      	movs	r3, #32
 80092b6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80092ba:	e7f5      	b.n	80092a8 <_svfprintf_r+0x1d4>
 80092bc:	f04a 0a01 	orr.w	sl, sl, #1
 80092c0:	e7f2      	b.n	80092a8 <_svfprintf_r+0x1d4>
 80092c2:	f856 3b04 	ldr.w	r3, [r6], #4
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	9314      	str	r3, [sp, #80]	; 0x50
 80092ca:	daed      	bge.n	80092a8 <_svfprintf_r+0x1d4>
 80092cc:	425b      	negs	r3, r3
 80092ce:	9314      	str	r3, [sp, #80]	; 0x50
 80092d0:	f04a 0a04 	orr.w	sl, sl, #4
 80092d4:	e7e8      	b.n	80092a8 <_svfprintf_r+0x1d4>
 80092d6:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 80092da:	e7e5      	b.n	80092a8 <_svfprintf_r+0x1d4>
 80092dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80092de:	f812 3b01 	ldrb.w	r3, [r2], #1
 80092e2:	2b2a      	cmp	r3, #42	; 0x2a
 80092e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80092e6:	d110      	bne.n	800930a <_svfprintf_r+0x236>
 80092e8:	f856 0b04 	ldr.w	r0, [r6], #4
 80092ec:	920f      	str	r2, [sp, #60]	; 0x3c
 80092ee:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 80092f2:	e7d9      	b.n	80092a8 <_svfprintf_r+0x1d4>
 80092f4:	fb07 3808 	mla	r8, r7, r8, r3
 80092f8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80092fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80092fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009300:	3b30      	subs	r3, #48	; 0x30
 8009302:	2b09      	cmp	r3, #9
 8009304:	d9f6      	bls.n	80092f4 <_svfprintf_r+0x220>
 8009306:	920f      	str	r2, [sp, #60]	; 0x3c
 8009308:	e74b      	b.n	80091a2 <_svfprintf_r+0xce>
 800930a:	f04f 0800 	mov.w	r8, #0
 800930e:	e7f6      	b.n	80092fe <_svfprintf_r+0x22a>
 8009310:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8009314:	e7c8      	b.n	80092a8 <_svfprintf_r+0x1d4>
 8009316:	2300      	movs	r3, #0
 8009318:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800931a:	9314      	str	r3, [sp, #80]	; 0x50
 800931c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800931e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009320:	3b30      	subs	r3, #48	; 0x30
 8009322:	fb07 3300 	mla	r3, r7, r0, r3
 8009326:	9314      	str	r3, [sp, #80]	; 0x50
 8009328:	f812 3b01 	ldrb.w	r3, [r2], #1
 800932c:	930b      	str	r3, [sp, #44]	; 0x2c
 800932e:	3b30      	subs	r3, #48	; 0x30
 8009330:	2b09      	cmp	r3, #9
 8009332:	d9f3      	bls.n	800931c <_svfprintf_r+0x248>
 8009334:	e7e7      	b.n	8009306 <_svfprintf_r+0x232>
 8009336:	f04a 0a08 	orr.w	sl, sl, #8
 800933a:	e7b5      	b.n	80092a8 <_svfprintf_r+0x1d4>
 800933c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800933e:	781b      	ldrb	r3, [r3, #0]
 8009340:	2b68      	cmp	r3, #104	; 0x68
 8009342:	bf01      	itttt	eq
 8009344:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8009346:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800934a:	3301      	addeq	r3, #1
 800934c:	930f      	streq	r3, [sp, #60]	; 0x3c
 800934e:	bf18      	it	ne
 8009350:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8009354:	e7a8      	b.n	80092a8 <_svfprintf_r+0x1d4>
 8009356:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009358:	781b      	ldrb	r3, [r3, #0]
 800935a:	2b6c      	cmp	r3, #108	; 0x6c
 800935c:	d105      	bne.n	800936a <_svfprintf_r+0x296>
 800935e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009360:	3301      	adds	r3, #1
 8009362:	930f      	str	r3, [sp, #60]	; 0x3c
 8009364:	f04a 0a20 	orr.w	sl, sl, #32
 8009368:	e79e      	b.n	80092a8 <_svfprintf_r+0x1d4>
 800936a:	f04a 0a10 	orr.w	sl, sl, #16
 800936e:	e79b      	b.n	80092a8 <_svfprintf_r+0x1d4>
 8009370:	4632      	mov	r2, r6
 8009372:	2000      	movs	r0, #0
 8009374:	f852 3b04 	ldr.w	r3, [r2], #4
 8009378:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800937c:	920a      	str	r2, [sp, #40]	; 0x28
 800937e:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8009382:	ab39      	add	r3, sp, #228	; 0xe4
 8009384:	4607      	mov	r7, r0
 8009386:	f04f 0801 	mov.w	r8, #1
 800938a:	4606      	mov	r6, r0
 800938c:	4605      	mov	r5, r0
 800938e:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8009392:	9307      	str	r3, [sp, #28]
 8009394:	e1a9      	b.n	80096ea <_svfprintf_r+0x616>
 8009396:	f04a 0a10 	orr.w	sl, sl, #16
 800939a:	f01a 0f20 	tst.w	sl, #32
 800939e:	d011      	beq.n	80093c4 <_svfprintf_r+0x2f0>
 80093a0:	3607      	adds	r6, #7
 80093a2:	f026 0307 	bic.w	r3, r6, #7
 80093a6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80093aa:	930a      	str	r3, [sp, #40]	; 0x28
 80093ac:	2e00      	cmp	r6, #0
 80093ae:	f177 0300 	sbcs.w	r3, r7, #0
 80093b2:	da05      	bge.n	80093c0 <_svfprintf_r+0x2ec>
 80093b4:	232d      	movs	r3, #45	; 0x2d
 80093b6:	4276      	negs	r6, r6
 80093b8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80093bc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80093c0:	2301      	movs	r3, #1
 80093c2:	e377      	b.n	8009ab4 <_svfprintf_r+0x9e0>
 80093c4:	1d33      	adds	r3, r6, #4
 80093c6:	f01a 0f10 	tst.w	sl, #16
 80093ca:	930a      	str	r3, [sp, #40]	; 0x28
 80093cc:	d002      	beq.n	80093d4 <_svfprintf_r+0x300>
 80093ce:	6836      	ldr	r6, [r6, #0]
 80093d0:	17f7      	asrs	r7, r6, #31
 80093d2:	e7eb      	b.n	80093ac <_svfprintf_r+0x2d8>
 80093d4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80093d8:	6836      	ldr	r6, [r6, #0]
 80093da:	d001      	beq.n	80093e0 <_svfprintf_r+0x30c>
 80093dc:	b236      	sxth	r6, r6
 80093de:	e7f7      	b.n	80093d0 <_svfprintf_r+0x2fc>
 80093e0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80093e4:	bf18      	it	ne
 80093e6:	b276      	sxtbne	r6, r6
 80093e8:	e7f2      	b.n	80093d0 <_svfprintf_r+0x2fc>
 80093ea:	3607      	adds	r6, #7
 80093ec:	f026 0307 	bic.w	r3, r6, #7
 80093f0:	4619      	mov	r1, r3
 80093f2:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80093f6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80093fa:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80093fe:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8009402:	910a      	str	r1, [sp, #40]	; 0x28
 8009404:	f04f 32ff 	mov.w	r2, #4294967295
 8009408:	4630      	mov	r0, r6
 800940a:	4629      	mov	r1, r5
 800940c:	4b32      	ldr	r3, [pc, #200]	; (80094d8 <_svfprintf_r+0x404>)
 800940e:	f7f7 fafd 	bl	8000a0c <__aeabi_dcmpun>
 8009412:	bb08      	cbnz	r0, 8009458 <_svfprintf_r+0x384>
 8009414:	f04f 32ff 	mov.w	r2, #4294967295
 8009418:	4630      	mov	r0, r6
 800941a:	4629      	mov	r1, r5
 800941c:	4b2e      	ldr	r3, [pc, #184]	; (80094d8 <_svfprintf_r+0x404>)
 800941e:	f7f7 fad7 	bl	80009d0 <__aeabi_dcmple>
 8009422:	b9c8      	cbnz	r0, 8009458 <_svfprintf_r+0x384>
 8009424:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009428:	2200      	movs	r2, #0
 800942a:	2300      	movs	r3, #0
 800942c:	f7f7 fac6 	bl	80009bc <__aeabi_dcmplt>
 8009430:	b110      	cbz	r0, 8009438 <_svfprintf_r+0x364>
 8009432:	232d      	movs	r3, #45	; 0x2d
 8009434:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009438:	4a28      	ldr	r2, [pc, #160]	; (80094dc <_svfprintf_r+0x408>)
 800943a:	4829      	ldr	r0, [pc, #164]	; (80094e0 <_svfprintf_r+0x40c>)
 800943c:	4613      	mov	r3, r2
 800943e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009440:	2700      	movs	r7, #0
 8009442:	2947      	cmp	r1, #71	; 0x47
 8009444:	bfc8      	it	gt
 8009446:	4603      	movgt	r3, r0
 8009448:	f04f 0803 	mov.w	r8, #3
 800944c:	9307      	str	r3, [sp, #28]
 800944e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8009452:	463e      	mov	r6, r7
 8009454:	f000 bc24 	b.w	8009ca0 <_svfprintf_r+0xbcc>
 8009458:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800945c:	4610      	mov	r0, r2
 800945e:	4619      	mov	r1, r3
 8009460:	f7f7 fad4 	bl	8000a0c <__aeabi_dcmpun>
 8009464:	4607      	mov	r7, r0
 8009466:	b148      	cbz	r0, 800947c <_svfprintf_r+0x3a8>
 8009468:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800946a:	4a1e      	ldr	r2, [pc, #120]	; (80094e4 <_svfprintf_r+0x410>)
 800946c:	2b00      	cmp	r3, #0
 800946e:	bfb8      	it	lt
 8009470:	232d      	movlt	r3, #45	; 0x2d
 8009472:	481d      	ldr	r0, [pc, #116]	; (80094e8 <_svfprintf_r+0x414>)
 8009474:	bfb8      	it	lt
 8009476:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800947a:	e7df      	b.n	800943c <_svfprintf_r+0x368>
 800947c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800947e:	f023 0320 	bic.w	r3, r3, #32
 8009482:	2b41      	cmp	r3, #65	; 0x41
 8009484:	930c      	str	r3, [sp, #48]	; 0x30
 8009486:	d131      	bne.n	80094ec <_svfprintf_r+0x418>
 8009488:	2330      	movs	r3, #48	; 0x30
 800948a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800948e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009490:	f04a 0a02 	orr.w	sl, sl, #2
 8009494:	2b61      	cmp	r3, #97	; 0x61
 8009496:	bf0c      	ite	eq
 8009498:	2378      	moveq	r3, #120	; 0x78
 800949a:	2358      	movne	r3, #88	; 0x58
 800949c:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 80094a0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80094a4:	f340 81fa 	ble.w	800989c <_svfprintf_r+0x7c8>
 80094a8:	4648      	mov	r0, r9
 80094aa:	f108 0101 	add.w	r1, r8, #1
 80094ae:	f7ff fa83 	bl	80089b8 <_malloc_r>
 80094b2:	9007      	str	r0, [sp, #28]
 80094b4:	2800      	cmp	r0, #0
 80094b6:	f040 81f4 	bne.w	80098a2 <_svfprintf_r+0x7ce>
 80094ba:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80094be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094c2:	f8ab 300c 	strh.w	r3, [fp, #12]
 80094c6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80094ca:	f013 0f40 	tst.w	r3, #64	; 0x40
 80094ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80094d0:	bf18      	it	ne
 80094d2:	f04f 33ff 	movne.w	r3, #4294967295
 80094d6:	e621      	b.n	800911c <_svfprintf_r+0x48>
 80094d8:	7fefffff 	.word	0x7fefffff
 80094dc:	080105f0 	.word	0x080105f0
 80094e0:	080105f4 	.word	0x080105f4
 80094e4:	080105f8 	.word	0x080105f8
 80094e8:	080105fc 	.word	0x080105fc
 80094ec:	f1b8 3fff 	cmp.w	r8, #4294967295
 80094f0:	f000 81d9 	beq.w	80098a6 <_svfprintf_r+0x7d2>
 80094f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094f6:	2b47      	cmp	r3, #71	; 0x47
 80094f8:	d105      	bne.n	8009506 <_svfprintf_r+0x432>
 80094fa:	f1b8 0f00 	cmp.w	r8, #0
 80094fe:	d102      	bne.n	8009506 <_svfprintf_r+0x432>
 8009500:	4647      	mov	r7, r8
 8009502:	f04f 0801 	mov.w	r8, #1
 8009506:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 800950a:	9315      	str	r3, [sp, #84]	; 0x54
 800950c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800950e:	1e1d      	subs	r5, r3, #0
 8009510:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009512:	9308      	str	r3, [sp, #32]
 8009514:	bfb7      	itett	lt
 8009516:	462b      	movlt	r3, r5
 8009518:	2300      	movge	r3, #0
 800951a:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800951e:	232d      	movlt	r3, #45	; 0x2d
 8009520:	931c      	str	r3, [sp, #112]	; 0x70
 8009522:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009524:	2b41      	cmp	r3, #65	; 0x41
 8009526:	f040 81d7 	bne.w	80098d8 <_svfprintf_r+0x804>
 800952a:	aa20      	add	r2, sp, #128	; 0x80
 800952c:	4629      	mov	r1, r5
 800952e:	9808      	ldr	r0, [sp, #32]
 8009530:	f004 fa40 	bl	800d9b4 <frexp>
 8009534:	2200      	movs	r2, #0
 8009536:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800953a:	f7f6 ffcd 	bl	80004d8 <__aeabi_dmul>
 800953e:	4602      	mov	r2, r0
 8009540:	460b      	mov	r3, r1
 8009542:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009546:	2200      	movs	r2, #0
 8009548:	2300      	movs	r3, #0
 800954a:	f7f7 fa2d 	bl	80009a8 <__aeabi_dcmpeq>
 800954e:	b108      	cbz	r0, 8009554 <_svfprintf_r+0x480>
 8009550:	2301      	movs	r3, #1
 8009552:	9320      	str	r3, [sp, #128]	; 0x80
 8009554:	4eb4      	ldr	r6, [pc, #720]	; (8009828 <_svfprintf_r+0x754>)
 8009556:	4bb5      	ldr	r3, [pc, #724]	; (800982c <_svfprintf_r+0x758>)
 8009558:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800955a:	9d07      	ldr	r5, [sp, #28]
 800955c:	2a61      	cmp	r2, #97	; 0x61
 800955e:	bf18      	it	ne
 8009560:	461e      	movne	r6, r3
 8009562:	9617      	str	r6, [sp, #92]	; 0x5c
 8009564:	f108 36ff 	add.w	r6, r8, #4294967295
 8009568:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800956c:	2200      	movs	r2, #0
 800956e:	4bb0      	ldr	r3, [pc, #704]	; (8009830 <_svfprintf_r+0x75c>)
 8009570:	f7f6 ffb2 	bl	80004d8 <__aeabi_dmul>
 8009574:	4602      	mov	r2, r0
 8009576:	460b      	mov	r3, r1
 8009578:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800957c:	f7f7 fa5c 	bl	8000a38 <__aeabi_d2iz>
 8009580:	901d      	str	r0, [sp, #116]	; 0x74
 8009582:	f7f6 ff3f 	bl	8000404 <__aeabi_i2d>
 8009586:	4602      	mov	r2, r0
 8009588:	460b      	mov	r3, r1
 800958a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800958e:	f7f6 fdeb 	bl	8000168 <__aeabi_dsub>
 8009592:	4602      	mov	r2, r0
 8009594:	460b      	mov	r3, r1
 8009596:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800959a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800959c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800959e:	960d      	str	r6, [sp, #52]	; 0x34
 80095a0:	5c9b      	ldrb	r3, [r3, r2]
 80095a2:	f805 3b01 	strb.w	r3, [r5], #1
 80095a6:	1c73      	adds	r3, r6, #1
 80095a8:	d006      	beq.n	80095b8 <_svfprintf_r+0x4e4>
 80095aa:	2200      	movs	r2, #0
 80095ac:	2300      	movs	r3, #0
 80095ae:	3e01      	subs	r6, #1
 80095b0:	f7f7 f9fa 	bl	80009a8 <__aeabi_dcmpeq>
 80095b4:	2800      	cmp	r0, #0
 80095b6:	d0d7      	beq.n	8009568 <_svfprintf_r+0x494>
 80095b8:	2200      	movs	r2, #0
 80095ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80095be:	4b9d      	ldr	r3, [pc, #628]	; (8009834 <_svfprintf_r+0x760>)
 80095c0:	f7f7 fa1a 	bl	80009f8 <__aeabi_dcmpgt>
 80095c4:	b960      	cbnz	r0, 80095e0 <_svfprintf_r+0x50c>
 80095c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80095ca:	2200      	movs	r2, #0
 80095cc:	4b99      	ldr	r3, [pc, #612]	; (8009834 <_svfprintf_r+0x760>)
 80095ce:	f7f7 f9eb 	bl	80009a8 <__aeabi_dcmpeq>
 80095d2:	2800      	cmp	r0, #0
 80095d4:	f000 817b 	beq.w	80098ce <_svfprintf_r+0x7fa>
 80095d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80095da:	07d8      	lsls	r0, r3, #31
 80095dc:	f140 8177 	bpl.w	80098ce <_svfprintf_r+0x7fa>
 80095e0:	2030      	movs	r0, #48	; 0x30
 80095e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095e4:	9524      	str	r5, [sp, #144]	; 0x90
 80095e6:	7bd9      	ldrb	r1, [r3, #15]
 80095e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80095ea:	1e53      	subs	r3, r2, #1
 80095ec:	9324      	str	r3, [sp, #144]	; 0x90
 80095ee:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80095f2:	428b      	cmp	r3, r1
 80095f4:	f000 815a 	beq.w	80098ac <_svfprintf_r+0x7d8>
 80095f8:	2b39      	cmp	r3, #57	; 0x39
 80095fa:	bf0b      	itete	eq
 80095fc:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80095fe:	3301      	addne	r3, #1
 8009600:	7a9b      	ldrbeq	r3, [r3, #10]
 8009602:	b2db      	uxtbne	r3, r3
 8009604:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009608:	9b07      	ldr	r3, [sp, #28]
 800960a:	1aeb      	subs	r3, r5, r3
 800960c:	9308      	str	r3, [sp, #32]
 800960e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009610:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009612:	2b47      	cmp	r3, #71	; 0x47
 8009614:	f040 81ad 	bne.w	8009972 <_svfprintf_r+0x89e>
 8009618:	1ce9      	adds	r1, r5, #3
 800961a:	db02      	blt.n	8009622 <_svfprintf_r+0x54e>
 800961c:	45a8      	cmp	r8, r5
 800961e:	f280 81cf 	bge.w	80099c0 <_svfprintf_r+0x8ec>
 8009622:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009624:	3b02      	subs	r3, #2
 8009626:	930b      	str	r3, [sp, #44]	; 0x2c
 8009628:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800962a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800962e:	f021 0120 	bic.w	r1, r1, #32
 8009632:	2941      	cmp	r1, #65	; 0x41
 8009634:	bf08      	it	eq
 8009636:	320f      	addeq	r2, #15
 8009638:	f105 33ff 	add.w	r3, r5, #4294967295
 800963c:	bf06      	itte	eq
 800963e:	b2d2      	uxtbeq	r2, r2
 8009640:	2101      	moveq	r1, #1
 8009642:	2100      	movne	r1, #0
 8009644:	2b00      	cmp	r3, #0
 8009646:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800964a:	bfb4      	ite	lt
 800964c:	222d      	movlt	r2, #45	; 0x2d
 800964e:	222b      	movge	r2, #43	; 0x2b
 8009650:	9320      	str	r3, [sp, #128]	; 0x80
 8009652:	bfb8      	it	lt
 8009654:	f1c5 0301 	rsblt	r3, r5, #1
 8009658:	2b09      	cmp	r3, #9
 800965a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800965e:	f340 819e 	ble.w	800999e <_svfprintf_r+0x8ca>
 8009662:	260a      	movs	r6, #10
 8009664:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8009668:	fb93 f5f6 	sdiv	r5, r3, r6
 800966c:	4611      	mov	r1, r2
 800966e:	fb06 3015 	mls	r0, r6, r5, r3
 8009672:	3030      	adds	r0, #48	; 0x30
 8009674:	f801 0c01 	strb.w	r0, [r1, #-1]
 8009678:	4618      	mov	r0, r3
 800967a:	2863      	cmp	r0, #99	; 0x63
 800967c:	462b      	mov	r3, r5
 800967e:	f102 32ff 	add.w	r2, r2, #4294967295
 8009682:	dcf1      	bgt.n	8009668 <_svfprintf_r+0x594>
 8009684:	3330      	adds	r3, #48	; 0x30
 8009686:	1e88      	subs	r0, r1, #2
 8009688:	f802 3c01 	strb.w	r3, [r2, #-1]
 800968c:	4603      	mov	r3, r0
 800968e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009692:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8009696:	42ab      	cmp	r3, r5
 8009698:	f0c0 817c 	bcc.w	8009994 <_svfprintf_r+0x8c0>
 800969c:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80096a0:	1a52      	subs	r2, r2, r1
 80096a2:	42a8      	cmp	r0, r5
 80096a4:	bf88      	it	hi
 80096a6:	2200      	movhi	r2, #0
 80096a8:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 80096ac:	441a      	add	r2, r3
 80096ae:	ab22      	add	r3, sp, #136	; 0x88
 80096b0:	1ad3      	subs	r3, r2, r3
 80096b2:	9a08      	ldr	r2, [sp, #32]
 80096b4:	931a      	str	r3, [sp, #104]	; 0x68
 80096b6:	2a01      	cmp	r2, #1
 80096b8:	eb03 0802 	add.w	r8, r3, r2
 80096bc:	dc02      	bgt.n	80096c4 <_svfprintf_r+0x5f0>
 80096be:	f01a 0f01 	tst.w	sl, #1
 80096c2:	d001      	beq.n	80096c8 <_svfprintf_r+0x5f4>
 80096c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80096c6:	4498      	add	r8, r3
 80096c8:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 80096cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80096d0:	9315      	str	r3, [sp, #84]	; 0x54
 80096d2:	2300      	movs	r3, #0
 80096d4:	461d      	mov	r5, r3
 80096d6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80096da:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80096dc:	b113      	cbz	r3, 80096e4 <_svfprintf_r+0x610>
 80096de:	232d      	movs	r3, #45	; 0x2d
 80096e0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80096e4:	2600      	movs	r6, #0
 80096e6:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80096ea:	4546      	cmp	r6, r8
 80096ec:	4633      	mov	r3, r6
 80096ee:	bfb8      	it	lt
 80096f0:	4643      	movlt	r3, r8
 80096f2:	9315      	str	r3, [sp, #84]	; 0x54
 80096f4:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80096f8:	b113      	cbz	r3, 8009700 <_svfprintf_r+0x62c>
 80096fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80096fc:	3301      	adds	r3, #1
 80096fe:	9315      	str	r3, [sp, #84]	; 0x54
 8009700:	f01a 0302 	ands.w	r3, sl, #2
 8009704:	931c      	str	r3, [sp, #112]	; 0x70
 8009706:	bf1e      	ittt	ne
 8009708:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800970a:	3302      	addne	r3, #2
 800970c:	9315      	strne	r3, [sp, #84]	; 0x54
 800970e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8009712:	931d      	str	r3, [sp, #116]	; 0x74
 8009714:	d121      	bne.n	800975a <_svfprintf_r+0x686>
 8009716:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800971a:	1a9b      	subs	r3, r3, r2
 800971c:	2b00      	cmp	r3, #0
 800971e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009720:	dd1b      	ble.n	800975a <_svfprintf_r+0x686>
 8009722:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009726:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009728:	3301      	adds	r3, #1
 800972a:	2810      	cmp	r0, #16
 800972c:	4842      	ldr	r0, [pc, #264]	; (8009838 <_svfprintf_r+0x764>)
 800972e:	f104 0108 	add.w	r1, r4, #8
 8009732:	6020      	str	r0, [r4, #0]
 8009734:	f300 82e6 	bgt.w	8009d04 <_svfprintf_r+0xc30>
 8009738:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800973a:	2b07      	cmp	r3, #7
 800973c:	4402      	add	r2, r0
 800973e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009742:	6060      	str	r0, [r4, #4]
 8009744:	f340 82f3 	ble.w	8009d2e <_svfprintf_r+0xc5a>
 8009748:	4659      	mov	r1, fp
 800974a:	4648      	mov	r0, r9
 800974c:	aa26      	add	r2, sp, #152	; 0x98
 800974e:	f004 f9bb 	bl	800dac8 <__ssprint_r>
 8009752:	2800      	cmp	r0, #0
 8009754:	f040 8636 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009758:	ac29      	add	r4, sp, #164	; 0xa4
 800975a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800975e:	b173      	cbz	r3, 800977e <_svfprintf_r+0x6aa>
 8009760:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8009764:	6023      	str	r3, [r4, #0]
 8009766:	2301      	movs	r3, #1
 8009768:	6063      	str	r3, [r4, #4]
 800976a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800976c:	3301      	adds	r3, #1
 800976e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009770:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009772:	3301      	adds	r3, #1
 8009774:	2b07      	cmp	r3, #7
 8009776:	9327      	str	r3, [sp, #156]	; 0x9c
 8009778:	f300 82db 	bgt.w	8009d32 <_svfprintf_r+0xc5e>
 800977c:	3408      	adds	r4, #8
 800977e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009780:	b16b      	cbz	r3, 800979e <_svfprintf_r+0x6ca>
 8009782:	ab1f      	add	r3, sp, #124	; 0x7c
 8009784:	6023      	str	r3, [r4, #0]
 8009786:	2302      	movs	r3, #2
 8009788:	6063      	str	r3, [r4, #4]
 800978a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800978c:	3302      	adds	r3, #2
 800978e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009790:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009792:	3301      	adds	r3, #1
 8009794:	2b07      	cmp	r3, #7
 8009796:	9327      	str	r3, [sp, #156]	; 0x9c
 8009798:	f300 82d5 	bgt.w	8009d46 <_svfprintf_r+0xc72>
 800979c:	3408      	adds	r4, #8
 800979e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80097a0:	2b80      	cmp	r3, #128	; 0x80
 80097a2:	d121      	bne.n	80097e8 <_svfprintf_r+0x714>
 80097a4:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80097a8:	1a9b      	subs	r3, r3, r2
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	9317      	str	r3, [sp, #92]	; 0x5c
 80097ae:	dd1b      	ble.n	80097e8 <_svfprintf_r+0x714>
 80097b0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80097b4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80097b6:	3301      	adds	r3, #1
 80097b8:	2810      	cmp	r0, #16
 80097ba:	4820      	ldr	r0, [pc, #128]	; (800983c <_svfprintf_r+0x768>)
 80097bc:	f104 0108 	add.w	r1, r4, #8
 80097c0:	6020      	str	r0, [r4, #0]
 80097c2:	f300 82ca 	bgt.w	8009d5a <_svfprintf_r+0xc86>
 80097c6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80097c8:	2b07      	cmp	r3, #7
 80097ca:	4402      	add	r2, r0
 80097cc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80097d0:	6060      	str	r0, [r4, #4]
 80097d2:	f340 82d7 	ble.w	8009d84 <_svfprintf_r+0xcb0>
 80097d6:	4659      	mov	r1, fp
 80097d8:	4648      	mov	r0, r9
 80097da:	aa26      	add	r2, sp, #152	; 0x98
 80097dc:	f004 f974 	bl	800dac8 <__ssprint_r>
 80097e0:	2800      	cmp	r0, #0
 80097e2:	f040 85ef 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 80097e6:	ac29      	add	r4, sp, #164	; 0xa4
 80097e8:	eba6 0608 	sub.w	r6, r6, r8
 80097ec:	2e00      	cmp	r6, #0
 80097ee:	dd27      	ble.n	8009840 <_svfprintf_r+0x76c>
 80097f0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80097f4:	4811      	ldr	r0, [pc, #68]	; (800983c <_svfprintf_r+0x768>)
 80097f6:	2e10      	cmp	r6, #16
 80097f8:	f103 0301 	add.w	r3, r3, #1
 80097fc:	f104 0108 	add.w	r1, r4, #8
 8009800:	6020      	str	r0, [r4, #0]
 8009802:	f300 82c1 	bgt.w	8009d88 <_svfprintf_r+0xcb4>
 8009806:	6066      	str	r6, [r4, #4]
 8009808:	2b07      	cmp	r3, #7
 800980a:	4416      	add	r6, r2
 800980c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009810:	f340 82cd 	ble.w	8009dae <_svfprintf_r+0xcda>
 8009814:	4659      	mov	r1, fp
 8009816:	4648      	mov	r0, r9
 8009818:	aa26      	add	r2, sp, #152	; 0x98
 800981a:	f004 f955 	bl	800dac8 <__ssprint_r>
 800981e:	2800      	cmp	r0, #0
 8009820:	f040 85d0 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009824:	ac29      	add	r4, sp, #164	; 0xa4
 8009826:	e00b      	b.n	8009840 <_svfprintf_r+0x76c>
 8009828:	08010600 	.word	0x08010600
 800982c:	08010611 	.word	0x08010611
 8009830:	40300000 	.word	0x40300000
 8009834:	3fe00000 	.word	0x3fe00000
 8009838:	08010624 	.word	0x08010624
 800983c:	08010634 	.word	0x08010634
 8009840:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009844:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8009846:	f040 82b9 	bne.w	8009dbc <_svfprintf_r+0xce8>
 800984a:	9b07      	ldr	r3, [sp, #28]
 800984c:	4446      	add	r6, r8
 800984e:	e9c4 3800 	strd	r3, r8, [r4]
 8009852:	9628      	str	r6, [sp, #160]	; 0xa0
 8009854:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009856:	3301      	adds	r3, #1
 8009858:	2b07      	cmp	r3, #7
 800985a:	9327      	str	r3, [sp, #156]	; 0x9c
 800985c:	f300 82f4 	bgt.w	8009e48 <_svfprintf_r+0xd74>
 8009860:	3408      	adds	r4, #8
 8009862:	f01a 0f04 	tst.w	sl, #4
 8009866:	f040 858e 	bne.w	800a386 <_svfprintf_r+0x12b2>
 800986a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800986e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009870:	428a      	cmp	r2, r1
 8009872:	bfac      	ite	ge
 8009874:	189b      	addge	r3, r3, r2
 8009876:	185b      	addlt	r3, r3, r1
 8009878:	9313      	str	r3, [sp, #76]	; 0x4c
 800987a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800987c:	b13b      	cbz	r3, 800988e <_svfprintf_r+0x7ba>
 800987e:	4659      	mov	r1, fp
 8009880:	4648      	mov	r0, r9
 8009882:	aa26      	add	r2, sp, #152	; 0x98
 8009884:	f004 f920 	bl	800dac8 <__ssprint_r>
 8009888:	2800      	cmp	r0, #0
 800988a:	f040 859b 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 800988e:	2300      	movs	r3, #0
 8009890:	9327      	str	r3, [sp, #156]	; 0x9c
 8009892:	2f00      	cmp	r7, #0
 8009894:	f040 85b2 	bne.w	800a3fc <_svfprintf_r+0x1328>
 8009898:	ac29      	add	r4, sp, #164	; 0xa4
 800989a:	e0e3      	b.n	8009a64 <_svfprintf_r+0x990>
 800989c:	ab39      	add	r3, sp, #228	; 0xe4
 800989e:	9307      	str	r3, [sp, #28]
 80098a0:	e631      	b.n	8009506 <_svfprintf_r+0x432>
 80098a2:	9f07      	ldr	r7, [sp, #28]
 80098a4:	e62f      	b.n	8009506 <_svfprintf_r+0x432>
 80098a6:	f04f 0806 	mov.w	r8, #6
 80098aa:	e62c      	b.n	8009506 <_svfprintf_r+0x432>
 80098ac:	f802 0c01 	strb.w	r0, [r2, #-1]
 80098b0:	e69a      	b.n	80095e8 <_svfprintf_r+0x514>
 80098b2:	f803 0b01 	strb.w	r0, [r3], #1
 80098b6:	1aca      	subs	r2, r1, r3
 80098b8:	2a00      	cmp	r2, #0
 80098ba:	dafa      	bge.n	80098b2 <_svfprintf_r+0x7de>
 80098bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80098be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098c0:	3201      	adds	r2, #1
 80098c2:	f103 0301 	add.w	r3, r3, #1
 80098c6:	bfb8      	it	lt
 80098c8:	2300      	movlt	r3, #0
 80098ca:	441d      	add	r5, r3
 80098cc:	e69c      	b.n	8009608 <_svfprintf_r+0x534>
 80098ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80098d0:	462b      	mov	r3, r5
 80098d2:	2030      	movs	r0, #48	; 0x30
 80098d4:	18a9      	adds	r1, r5, r2
 80098d6:	e7ee      	b.n	80098b6 <_svfprintf_r+0x7e2>
 80098d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098da:	2b46      	cmp	r3, #70	; 0x46
 80098dc:	d005      	beq.n	80098ea <_svfprintf_r+0x816>
 80098de:	2b45      	cmp	r3, #69	; 0x45
 80098e0:	d11b      	bne.n	800991a <_svfprintf_r+0x846>
 80098e2:	f108 0601 	add.w	r6, r8, #1
 80098e6:	2302      	movs	r3, #2
 80098e8:	e001      	b.n	80098ee <_svfprintf_r+0x81a>
 80098ea:	4646      	mov	r6, r8
 80098ec:	2303      	movs	r3, #3
 80098ee:	aa24      	add	r2, sp, #144	; 0x90
 80098f0:	9204      	str	r2, [sp, #16]
 80098f2:	aa21      	add	r2, sp, #132	; 0x84
 80098f4:	9203      	str	r2, [sp, #12]
 80098f6:	aa20      	add	r2, sp, #128	; 0x80
 80098f8:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80098fc:	9300      	str	r3, [sp, #0]
 80098fe:	4648      	mov	r0, r9
 8009900:	462b      	mov	r3, r5
 8009902:	9a08      	ldr	r2, [sp, #32]
 8009904:	f002 f95c 	bl	800bbc0 <_dtoa_r>
 8009908:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800990a:	9007      	str	r0, [sp, #28]
 800990c:	2b47      	cmp	r3, #71	; 0x47
 800990e:	d106      	bne.n	800991e <_svfprintf_r+0x84a>
 8009910:	f01a 0f01 	tst.w	sl, #1
 8009914:	d103      	bne.n	800991e <_svfprintf_r+0x84a>
 8009916:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8009918:	e676      	b.n	8009608 <_svfprintf_r+0x534>
 800991a:	4646      	mov	r6, r8
 800991c:	e7e3      	b.n	80098e6 <_svfprintf_r+0x812>
 800991e:	9b07      	ldr	r3, [sp, #28]
 8009920:	4433      	add	r3, r6
 8009922:	930d      	str	r3, [sp, #52]	; 0x34
 8009924:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009926:	2b46      	cmp	r3, #70	; 0x46
 8009928:	d111      	bne.n	800994e <_svfprintf_r+0x87a>
 800992a:	9b07      	ldr	r3, [sp, #28]
 800992c:	781b      	ldrb	r3, [r3, #0]
 800992e:	2b30      	cmp	r3, #48	; 0x30
 8009930:	d109      	bne.n	8009946 <_svfprintf_r+0x872>
 8009932:	2200      	movs	r2, #0
 8009934:	2300      	movs	r3, #0
 8009936:	4629      	mov	r1, r5
 8009938:	9808      	ldr	r0, [sp, #32]
 800993a:	f7f7 f835 	bl	80009a8 <__aeabi_dcmpeq>
 800993e:	b910      	cbnz	r0, 8009946 <_svfprintf_r+0x872>
 8009940:	f1c6 0601 	rsb	r6, r6, #1
 8009944:	9620      	str	r6, [sp, #128]	; 0x80
 8009946:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009948:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800994a:	441a      	add	r2, r3
 800994c:	920d      	str	r2, [sp, #52]	; 0x34
 800994e:	2200      	movs	r2, #0
 8009950:	2300      	movs	r3, #0
 8009952:	4629      	mov	r1, r5
 8009954:	9808      	ldr	r0, [sp, #32]
 8009956:	f7f7 f827 	bl	80009a8 <__aeabi_dcmpeq>
 800995a:	b108      	cbz	r0, 8009960 <_svfprintf_r+0x88c>
 800995c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800995e:	9324      	str	r3, [sp, #144]	; 0x90
 8009960:	2230      	movs	r2, #48	; 0x30
 8009962:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009964:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009966:	4299      	cmp	r1, r3
 8009968:	d9d5      	bls.n	8009916 <_svfprintf_r+0x842>
 800996a:	1c59      	adds	r1, r3, #1
 800996c:	9124      	str	r1, [sp, #144]	; 0x90
 800996e:	701a      	strb	r2, [r3, #0]
 8009970:	e7f7      	b.n	8009962 <_svfprintf_r+0x88e>
 8009972:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009974:	2b46      	cmp	r3, #70	; 0x46
 8009976:	f47f ae57 	bne.w	8009628 <_svfprintf_r+0x554>
 800997a:	f00a 0301 	and.w	r3, sl, #1
 800997e:	2d00      	cmp	r5, #0
 8009980:	ea43 0308 	orr.w	r3, r3, r8
 8009984:	dd18      	ble.n	80099b8 <_svfprintf_r+0x8e4>
 8009986:	b383      	cbz	r3, 80099ea <_svfprintf_r+0x916>
 8009988:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800998a:	18eb      	adds	r3, r5, r3
 800998c:	4498      	add	r8, r3
 800998e:	2366      	movs	r3, #102	; 0x66
 8009990:	930b      	str	r3, [sp, #44]	; 0x2c
 8009992:	e030      	b.n	80099f6 <_svfprintf_r+0x922>
 8009994:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009998:	f802 6b01 	strb.w	r6, [r2], #1
 800999c:	e67b      	b.n	8009696 <_svfprintf_r+0x5c2>
 800999e:	b941      	cbnz	r1, 80099b2 <_svfprintf_r+0x8de>
 80099a0:	2230      	movs	r2, #48	; 0x30
 80099a2:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 80099a6:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80099aa:	3330      	adds	r3, #48	; 0x30
 80099ac:	f802 3b01 	strb.w	r3, [r2], #1
 80099b0:	e67d      	b.n	80096ae <_svfprintf_r+0x5da>
 80099b2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80099b6:	e7f8      	b.n	80099aa <_svfprintf_r+0x8d6>
 80099b8:	b1cb      	cbz	r3, 80099ee <_svfprintf_r+0x91a>
 80099ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80099bc:	3301      	adds	r3, #1
 80099be:	e7e5      	b.n	800998c <_svfprintf_r+0x8b8>
 80099c0:	9b08      	ldr	r3, [sp, #32]
 80099c2:	429d      	cmp	r5, r3
 80099c4:	db07      	blt.n	80099d6 <_svfprintf_r+0x902>
 80099c6:	f01a 0f01 	tst.w	sl, #1
 80099ca:	d029      	beq.n	8009a20 <_svfprintf_r+0x94c>
 80099cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80099ce:	eb05 0803 	add.w	r8, r5, r3
 80099d2:	2367      	movs	r3, #103	; 0x67
 80099d4:	e7dc      	b.n	8009990 <_svfprintf_r+0x8bc>
 80099d6:	9b08      	ldr	r3, [sp, #32]
 80099d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80099da:	2d00      	cmp	r5, #0
 80099dc:	eb03 0802 	add.w	r8, r3, r2
 80099e0:	dcf7      	bgt.n	80099d2 <_svfprintf_r+0x8fe>
 80099e2:	f1c5 0301 	rsb	r3, r5, #1
 80099e6:	4498      	add	r8, r3
 80099e8:	e7f3      	b.n	80099d2 <_svfprintf_r+0x8fe>
 80099ea:	46a8      	mov	r8, r5
 80099ec:	e7cf      	b.n	800998e <_svfprintf_r+0x8ba>
 80099ee:	2366      	movs	r3, #102	; 0x66
 80099f0:	f04f 0801 	mov.w	r8, #1
 80099f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80099f6:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80099fa:	930d      	str	r3, [sp, #52]	; 0x34
 80099fc:	d023      	beq.n	8009a46 <_svfprintf_r+0x972>
 80099fe:	2300      	movs	r3, #0
 8009a00:	2d00      	cmp	r5, #0
 8009a02:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009a06:	f77f ae68 	ble.w	80096da <_svfprintf_r+0x606>
 8009a0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a0c:	781b      	ldrb	r3, [r3, #0]
 8009a0e:	2bff      	cmp	r3, #255	; 0xff
 8009a10:	d108      	bne.n	8009a24 <_svfprintf_r+0x950>
 8009a12:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009a16:	4413      	add	r3, r2
 8009a18:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009a1a:	fb02 8803 	mla	r8, r2, r3, r8
 8009a1e:	e65c      	b.n	80096da <_svfprintf_r+0x606>
 8009a20:	46a8      	mov	r8, r5
 8009a22:	e7d6      	b.n	80099d2 <_svfprintf_r+0x8fe>
 8009a24:	42ab      	cmp	r3, r5
 8009a26:	daf4      	bge.n	8009a12 <_svfprintf_r+0x93e>
 8009a28:	1aed      	subs	r5, r5, r3
 8009a2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a2c:	785b      	ldrb	r3, [r3, #1]
 8009a2e:	b133      	cbz	r3, 8009a3e <_svfprintf_r+0x96a>
 8009a30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a32:	3301      	adds	r3, #1
 8009a34:	930d      	str	r3, [sp, #52]	; 0x34
 8009a36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a38:	3301      	adds	r3, #1
 8009a3a:	930e      	str	r3, [sp, #56]	; 0x38
 8009a3c:	e7e5      	b.n	8009a0a <_svfprintf_r+0x936>
 8009a3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a40:	3301      	adds	r3, #1
 8009a42:	930c      	str	r3, [sp, #48]	; 0x30
 8009a44:	e7e1      	b.n	8009a0a <_svfprintf_r+0x936>
 8009a46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a48:	930c      	str	r3, [sp, #48]	; 0x30
 8009a4a:	e646      	b.n	80096da <_svfprintf_r+0x606>
 8009a4c:	4632      	mov	r2, r6
 8009a4e:	f852 3b04 	ldr.w	r3, [r2], #4
 8009a52:	f01a 0f20 	tst.w	sl, #32
 8009a56:	920a      	str	r2, [sp, #40]	; 0x28
 8009a58:	d009      	beq.n	8009a6e <_svfprintf_r+0x99a>
 8009a5a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009a5c:	4610      	mov	r0, r2
 8009a5e:	17d1      	asrs	r1, r2, #31
 8009a60:	e9c3 0100 	strd	r0, r1, [r3]
 8009a64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a66:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009a68:	9307      	str	r3, [sp, #28]
 8009a6a:	f7ff bb6f 	b.w	800914c <_svfprintf_r+0x78>
 8009a6e:	f01a 0f10 	tst.w	sl, #16
 8009a72:	d002      	beq.n	8009a7a <_svfprintf_r+0x9a6>
 8009a74:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009a76:	601a      	str	r2, [r3, #0]
 8009a78:	e7f4      	b.n	8009a64 <_svfprintf_r+0x990>
 8009a7a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009a7e:	d002      	beq.n	8009a86 <_svfprintf_r+0x9b2>
 8009a80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009a82:	801a      	strh	r2, [r3, #0]
 8009a84:	e7ee      	b.n	8009a64 <_svfprintf_r+0x990>
 8009a86:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009a8a:	d0f3      	beq.n	8009a74 <_svfprintf_r+0x9a0>
 8009a8c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009a8e:	701a      	strb	r2, [r3, #0]
 8009a90:	e7e8      	b.n	8009a64 <_svfprintf_r+0x990>
 8009a92:	f04a 0a10 	orr.w	sl, sl, #16
 8009a96:	f01a 0f20 	tst.w	sl, #32
 8009a9a:	d01e      	beq.n	8009ada <_svfprintf_r+0xa06>
 8009a9c:	3607      	adds	r6, #7
 8009a9e:	f026 0307 	bic.w	r3, r6, #7
 8009aa2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009aa6:	930a      	str	r3, [sp, #40]	; 0x28
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009aae:	2200      	movs	r2, #0
 8009ab0:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8009ab4:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009ab8:	f000 84b1 	beq.w	800a41e <_svfprintf_r+0x134a>
 8009abc:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8009ac0:	920c      	str	r2, [sp, #48]	; 0x30
 8009ac2:	ea56 0207 	orrs.w	r2, r6, r7
 8009ac6:	f040 84b0 	bne.w	800a42a <_svfprintf_r+0x1356>
 8009aca:	f1b8 0f00 	cmp.w	r8, #0
 8009ace:	f000 8103 	beq.w	8009cd8 <_svfprintf_r+0xc04>
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	f040 84ac 	bne.w	800a430 <_svfprintf_r+0x135c>
 8009ad8:	e098      	b.n	8009c0c <_svfprintf_r+0xb38>
 8009ada:	1d33      	adds	r3, r6, #4
 8009adc:	f01a 0f10 	tst.w	sl, #16
 8009ae0:	930a      	str	r3, [sp, #40]	; 0x28
 8009ae2:	d001      	beq.n	8009ae8 <_svfprintf_r+0xa14>
 8009ae4:	6836      	ldr	r6, [r6, #0]
 8009ae6:	e003      	b.n	8009af0 <_svfprintf_r+0xa1c>
 8009ae8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009aec:	d002      	beq.n	8009af4 <_svfprintf_r+0xa20>
 8009aee:	8836      	ldrh	r6, [r6, #0]
 8009af0:	2700      	movs	r7, #0
 8009af2:	e7d9      	b.n	8009aa8 <_svfprintf_r+0x9d4>
 8009af4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009af8:	d0f4      	beq.n	8009ae4 <_svfprintf_r+0xa10>
 8009afa:	7836      	ldrb	r6, [r6, #0]
 8009afc:	e7f8      	b.n	8009af0 <_svfprintf_r+0xa1c>
 8009afe:	4633      	mov	r3, r6
 8009b00:	f853 6b04 	ldr.w	r6, [r3], #4
 8009b04:	2278      	movs	r2, #120	; 0x78
 8009b06:	930a      	str	r3, [sp, #40]	; 0x28
 8009b08:	f647 0330 	movw	r3, #30768	; 0x7830
 8009b0c:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8009b10:	4ba8      	ldr	r3, [pc, #672]	; (8009db4 <_svfprintf_r+0xce0>)
 8009b12:	2700      	movs	r7, #0
 8009b14:	931b      	str	r3, [sp, #108]	; 0x6c
 8009b16:	f04a 0a02 	orr.w	sl, sl, #2
 8009b1a:	2302      	movs	r3, #2
 8009b1c:	920b      	str	r2, [sp, #44]	; 0x2c
 8009b1e:	e7c6      	b.n	8009aae <_svfprintf_r+0x9da>
 8009b20:	4632      	mov	r2, r6
 8009b22:	2500      	movs	r5, #0
 8009b24:	f852 3b04 	ldr.w	r3, [r2], #4
 8009b28:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009b2c:	9307      	str	r3, [sp, #28]
 8009b2e:	920a      	str	r2, [sp, #40]	; 0x28
 8009b30:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8009b34:	d010      	beq.n	8009b58 <_svfprintf_r+0xa84>
 8009b36:	4642      	mov	r2, r8
 8009b38:	4629      	mov	r1, r5
 8009b3a:	9807      	ldr	r0, [sp, #28]
 8009b3c:	f003 fa26 	bl	800cf8c <memchr>
 8009b40:	4607      	mov	r7, r0
 8009b42:	2800      	cmp	r0, #0
 8009b44:	f43f ac85 	beq.w	8009452 <_svfprintf_r+0x37e>
 8009b48:	9b07      	ldr	r3, [sp, #28]
 8009b4a:	462f      	mov	r7, r5
 8009b4c:	462e      	mov	r6, r5
 8009b4e:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8009b52:	eba0 0803 	sub.w	r8, r0, r3
 8009b56:	e5c8      	b.n	80096ea <_svfprintf_r+0x616>
 8009b58:	9807      	ldr	r0, [sp, #28]
 8009b5a:	f7f6 faf9 	bl	8000150 <strlen>
 8009b5e:	462f      	mov	r7, r5
 8009b60:	4680      	mov	r8, r0
 8009b62:	e476      	b.n	8009452 <_svfprintf_r+0x37e>
 8009b64:	f04a 0a10 	orr.w	sl, sl, #16
 8009b68:	f01a 0f20 	tst.w	sl, #32
 8009b6c:	d007      	beq.n	8009b7e <_svfprintf_r+0xaaa>
 8009b6e:	3607      	adds	r6, #7
 8009b70:	f026 0307 	bic.w	r3, r6, #7
 8009b74:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009b78:	930a      	str	r3, [sp, #40]	; 0x28
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	e797      	b.n	8009aae <_svfprintf_r+0x9da>
 8009b7e:	1d33      	adds	r3, r6, #4
 8009b80:	f01a 0f10 	tst.w	sl, #16
 8009b84:	930a      	str	r3, [sp, #40]	; 0x28
 8009b86:	d001      	beq.n	8009b8c <_svfprintf_r+0xab8>
 8009b88:	6836      	ldr	r6, [r6, #0]
 8009b8a:	e003      	b.n	8009b94 <_svfprintf_r+0xac0>
 8009b8c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009b90:	d002      	beq.n	8009b98 <_svfprintf_r+0xac4>
 8009b92:	8836      	ldrh	r6, [r6, #0]
 8009b94:	2700      	movs	r7, #0
 8009b96:	e7f0      	b.n	8009b7a <_svfprintf_r+0xaa6>
 8009b98:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009b9c:	d0f4      	beq.n	8009b88 <_svfprintf_r+0xab4>
 8009b9e:	7836      	ldrb	r6, [r6, #0]
 8009ba0:	e7f8      	b.n	8009b94 <_svfprintf_r+0xac0>
 8009ba2:	4b85      	ldr	r3, [pc, #532]	; (8009db8 <_svfprintf_r+0xce4>)
 8009ba4:	f01a 0f20 	tst.w	sl, #32
 8009ba8:	931b      	str	r3, [sp, #108]	; 0x6c
 8009baa:	d019      	beq.n	8009be0 <_svfprintf_r+0xb0c>
 8009bac:	3607      	adds	r6, #7
 8009bae:	f026 0307 	bic.w	r3, r6, #7
 8009bb2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009bb6:	930a      	str	r3, [sp, #40]	; 0x28
 8009bb8:	f01a 0f01 	tst.w	sl, #1
 8009bbc:	d00a      	beq.n	8009bd4 <_svfprintf_r+0xb00>
 8009bbe:	ea56 0307 	orrs.w	r3, r6, r7
 8009bc2:	d007      	beq.n	8009bd4 <_svfprintf_r+0xb00>
 8009bc4:	2330      	movs	r3, #48	; 0x30
 8009bc6:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009bca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bcc:	f04a 0a02 	orr.w	sl, sl, #2
 8009bd0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009bd4:	2302      	movs	r3, #2
 8009bd6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009bda:	e768      	b.n	8009aae <_svfprintf_r+0x9da>
 8009bdc:	4b75      	ldr	r3, [pc, #468]	; (8009db4 <_svfprintf_r+0xce0>)
 8009bde:	e7e1      	b.n	8009ba4 <_svfprintf_r+0xad0>
 8009be0:	1d33      	adds	r3, r6, #4
 8009be2:	f01a 0f10 	tst.w	sl, #16
 8009be6:	930a      	str	r3, [sp, #40]	; 0x28
 8009be8:	d001      	beq.n	8009bee <_svfprintf_r+0xb1a>
 8009bea:	6836      	ldr	r6, [r6, #0]
 8009bec:	e003      	b.n	8009bf6 <_svfprintf_r+0xb22>
 8009bee:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009bf2:	d002      	beq.n	8009bfa <_svfprintf_r+0xb26>
 8009bf4:	8836      	ldrh	r6, [r6, #0]
 8009bf6:	2700      	movs	r7, #0
 8009bf8:	e7de      	b.n	8009bb8 <_svfprintf_r+0xae4>
 8009bfa:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009bfe:	d0f4      	beq.n	8009bea <_svfprintf_r+0xb16>
 8009c00:	7836      	ldrb	r6, [r6, #0]
 8009c02:	e7f8      	b.n	8009bf6 <_svfprintf_r+0xb22>
 8009c04:	2f00      	cmp	r7, #0
 8009c06:	bf08      	it	eq
 8009c08:	2e0a      	cmpeq	r6, #10
 8009c0a:	d206      	bcs.n	8009c1a <_svfprintf_r+0xb46>
 8009c0c:	3630      	adds	r6, #48	; 0x30
 8009c0e:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8009c12:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8009c16:	f000 bc2d 	b.w	800a474 <_svfprintf_r+0x13a0>
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	9308      	str	r3, [sp, #32]
 8009c1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c20:	ad52      	add	r5, sp, #328	; 0x148
 8009c22:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8009c26:	1e6b      	subs	r3, r5, #1
 8009c28:	9307      	str	r3, [sp, #28]
 8009c2a:	220a      	movs	r2, #10
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	4630      	mov	r0, r6
 8009c30:	4639      	mov	r1, r7
 8009c32:	f7f7 f94d 	bl	8000ed0 <__aeabi_uldivmod>
 8009c36:	9b08      	ldr	r3, [sp, #32]
 8009c38:	3230      	adds	r2, #48	; 0x30
 8009c3a:	3301      	adds	r3, #1
 8009c3c:	f805 2c01 	strb.w	r2, [r5, #-1]
 8009c40:	9308      	str	r3, [sp, #32]
 8009c42:	f1ba 0f00 	cmp.w	sl, #0
 8009c46:	d019      	beq.n	8009c7c <_svfprintf_r+0xba8>
 8009c48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c4a:	9a08      	ldr	r2, [sp, #32]
 8009c4c:	781b      	ldrb	r3, [r3, #0]
 8009c4e:	429a      	cmp	r2, r3
 8009c50:	d114      	bne.n	8009c7c <_svfprintf_r+0xba8>
 8009c52:	2aff      	cmp	r2, #255	; 0xff
 8009c54:	d012      	beq.n	8009c7c <_svfprintf_r+0xba8>
 8009c56:	2f00      	cmp	r7, #0
 8009c58:	bf08      	it	eq
 8009c5a:	2e0a      	cmpeq	r6, #10
 8009c5c:	d30e      	bcc.n	8009c7c <_svfprintf_r+0xba8>
 8009c5e:	9b07      	ldr	r3, [sp, #28]
 8009c60:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009c62:	9919      	ldr	r1, [sp, #100]	; 0x64
 8009c64:	1a9b      	subs	r3, r3, r2
 8009c66:	4618      	mov	r0, r3
 8009c68:	9307      	str	r3, [sp, #28]
 8009c6a:	f003 ff1a 	bl	800daa2 <strncpy>
 8009c6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c70:	785d      	ldrb	r5, [r3, #1]
 8009c72:	b1ed      	cbz	r5, 8009cb0 <_svfprintf_r+0xbdc>
 8009c74:	3301      	adds	r3, #1
 8009c76:	930e      	str	r3, [sp, #56]	; 0x38
 8009c78:	2300      	movs	r3, #0
 8009c7a:	9308      	str	r3, [sp, #32]
 8009c7c:	220a      	movs	r2, #10
 8009c7e:	2300      	movs	r3, #0
 8009c80:	4630      	mov	r0, r6
 8009c82:	4639      	mov	r1, r7
 8009c84:	f7f7 f924 	bl	8000ed0 <__aeabi_uldivmod>
 8009c88:	2f00      	cmp	r7, #0
 8009c8a:	bf08      	it	eq
 8009c8c:	2e0a      	cmpeq	r6, #10
 8009c8e:	d20b      	bcs.n	8009ca8 <_svfprintf_r+0xbd4>
 8009c90:	2700      	movs	r7, #0
 8009c92:	9b07      	ldr	r3, [sp, #28]
 8009c94:	aa52      	add	r2, sp, #328	; 0x148
 8009c96:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009c9a:	4646      	mov	r6, r8
 8009c9c:	eba2 0803 	sub.w	r8, r2, r3
 8009ca0:	463d      	mov	r5, r7
 8009ca2:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8009ca6:	e520      	b.n	80096ea <_svfprintf_r+0x616>
 8009ca8:	4606      	mov	r6, r0
 8009caa:	460f      	mov	r7, r1
 8009cac:	9d07      	ldr	r5, [sp, #28]
 8009cae:	e7ba      	b.n	8009c26 <_svfprintf_r+0xb52>
 8009cb0:	9508      	str	r5, [sp, #32]
 8009cb2:	e7e3      	b.n	8009c7c <_svfprintf_r+0xba8>
 8009cb4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009cb6:	f006 030f 	and.w	r3, r6, #15
 8009cba:	5cd3      	ldrb	r3, [r2, r3]
 8009cbc:	9a07      	ldr	r2, [sp, #28]
 8009cbe:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8009cc2:	0933      	lsrs	r3, r6, #4
 8009cc4:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8009cc8:	9207      	str	r2, [sp, #28]
 8009cca:	093a      	lsrs	r2, r7, #4
 8009ccc:	461e      	mov	r6, r3
 8009cce:	4617      	mov	r7, r2
 8009cd0:	ea56 0307 	orrs.w	r3, r6, r7
 8009cd4:	d1ee      	bne.n	8009cb4 <_svfprintf_r+0xbe0>
 8009cd6:	e7db      	b.n	8009c90 <_svfprintf_r+0xbbc>
 8009cd8:	b933      	cbnz	r3, 8009ce8 <_svfprintf_r+0xc14>
 8009cda:	f01a 0f01 	tst.w	sl, #1
 8009cde:	d003      	beq.n	8009ce8 <_svfprintf_r+0xc14>
 8009ce0:	2330      	movs	r3, #48	; 0x30
 8009ce2:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8009ce6:	e794      	b.n	8009c12 <_svfprintf_r+0xb3e>
 8009ce8:	ab52      	add	r3, sp, #328	; 0x148
 8009cea:	e3c3      	b.n	800a474 <_svfprintf_r+0x13a0>
 8009cec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	f000 838a 	beq.w	800a408 <_svfprintf_r+0x1334>
 8009cf4:	2000      	movs	r0, #0
 8009cf6:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8009cfa:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8009cfe:	960a      	str	r6, [sp, #40]	; 0x28
 8009d00:	f7ff bb3f 	b.w	8009382 <_svfprintf_r+0x2ae>
 8009d04:	2010      	movs	r0, #16
 8009d06:	2b07      	cmp	r3, #7
 8009d08:	4402      	add	r2, r0
 8009d0a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009d0e:	6060      	str	r0, [r4, #4]
 8009d10:	dd08      	ble.n	8009d24 <_svfprintf_r+0xc50>
 8009d12:	4659      	mov	r1, fp
 8009d14:	4648      	mov	r0, r9
 8009d16:	aa26      	add	r2, sp, #152	; 0x98
 8009d18:	f003 fed6 	bl	800dac8 <__ssprint_r>
 8009d1c:	2800      	cmp	r0, #0
 8009d1e:	f040 8351 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009d22:	a929      	add	r1, sp, #164	; 0xa4
 8009d24:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d26:	460c      	mov	r4, r1
 8009d28:	3b10      	subs	r3, #16
 8009d2a:	9317      	str	r3, [sp, #92]	; 0x5c
 8009d2c:	e4f9      	b.n	8009722 <_svfprintf_r+0x64e>
 8009d2e:	460c      	mov	r4, r1
 8009d30:	e513      	b.n	800975a <_svfprintf_r+0x686>
 8009d32:	4659      	mov	r1, fp
 8009d34:	4648      	mov	r0, r9
 8009d36:	aa26      	add	r2, sp, #152	; 0x98
 8009d38:	f003 fec6 	bl	800dac8 <__ssprint_r>
 8009d3c:	2800      	cmp	r0, #0
 8009d3e:	f040 8341 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009d42:	ac29      	add	r4, sp, #164	; 0xa4
 8009d44:	e51b      	b.n	800977e <_svfprintf_r+0x6aa>
 8009d46:	4659      	mov	r1, fp
 8009d48:	4648      	mov	r0, r9
 8009d4a:	aa26      	add	r2, sp, #152	; 0x98
 8009d4c:	f003 febc 	bl	800dac8 <__ssprint_r>
 8009d50:	2800      	cmp	r0, #0
 8009d52:	f040 8337 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009d56:	ac29      	add	r4, sp, #164	; 0xa4
 8009d58:	e521      	b.n	800979e <_svfprintf_r+0x6ca>
 8009d5a:	2010      	movs	r0, #16
 8009d5c:	2b07      	cmp	r3, #7
 8009d5e:	4402      	add	r2, r0
 8009d60:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009d64:	6060      	str	r0, [r4, #4]
 8009d66:	dd08      	ble.n	8009d7a <_svfprintf_r+0xca6>
 8009d68:	4659      	mov	r1, fp
 8009d6a:	4648      	mov	r0, r9
 8009d6c:	aa26      	add	r2, sp, #152	; 0x98
 8009d6e:	f003 feab 	bl	800dac8 <__ssprint_r>
 8009d72:	2800      	cmp	r0, #0
 8009d74:	f040 8326 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009d78:	a929      	add	r1, sp, #164	; 0xa4
 8009d7a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d7c:	460c      	mov	r4, r1
 8009d7e:	3b10      	subs	r3, #16
 8009d80:	9317      	str	r3, [sp, #92]	; 0x5c
 8009d82:	e515      	b.n	80097b0 <_svfprintf_r+0x6dc>
 8009d84:	460c      	mov	r4, r1
 8009d86:	e52f      	b.n	80097e8 <_svfprintf_r+0x714>
 8009d88:	2010      	movs	r0, #16
 8009d8a:	2b07      	cmp	r3, #7
 8009d8c:	4402      	add	r2, r0
 8009d8e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009d92:	6060      	str	r0, [r4, #4]
 8009d94:	dd08      	ble.n	8009da8 <_svfprintf_r+0xcd4>
 8009d96:	4659      	mov	r1, fp
 8009d98:	4648      	mov	r0, r9
 8009d9a:	aa26      	add	r2, sp, #152	; 0x98
 8009d9c:	f003 fe94 	bl	800dac8 <__ssprint_r>
 8009da0:	2800      	cmp	r0, #0
 8009da2:	f040 830f 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009da6:	a929      	add	r1, sp, #164	; 0xa4
 8009da8:	460c      	mov	r4, r1
 8009daa:	3e10      	subs	r6, #16
 8009dac:	e520      	b.n	80097f0 <_svfprintf_r+0x71c>
 8009dae:	460c      	mov	r4, r1
 8009db0:	e546      	b.n	8009840 <_svfprintf_r+0x76c>
 8009db2:	bf00      	nop
 8009db4:	08010600 	.word	0x08010600
 8009db8:	08010611 	.word	0x08010611
 8009dbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009dbe:	2b65      	cmp	r3, #101	; 0x65
 8009dc0:	f340 824a 	ble.w	800a258 <_svfprintf_r+0x1184>
 8009dc4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009dc8:	2200      	movs	r2, #0
 8009dca:	2300      	movs	r3, #0
 8009dcc:	f7f6 fdec 	bl	80009a8 <__aeabi_dcmpeq>
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	d06a      	beq.n	8009eaa <_svfprintf_r+0xdd6>
 8009dd4:	4b6f      	ldr	r3, [pc, #444]	; (8009f94 <_svfprintf_r+0xec0>)
 8009dd6:	6023      	str	r3, [r4, #0]
 8009dd8:	2301      	movs	r3, #1
 8009dda:	441e      	add	r6, r3
 8009ddc:	6063      	str	r3, [r4, #4]
 8009dde:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009de0:	9628      	str	r6, [sp, #160]	; 0xa0
 8009de2:	3301      	adds	r3, #1
 8009de4:	2b07      	cmp	r3, #7
 8009de6:	9327      	str	r3, [sp, #156]	; 0x9c
 8009de8:	dc38      	bgt.n	8009e5c <_svfprintf_r+0xd88>
 8009dea:	3408      	adds	r4, #8
 8009dec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009dee:	9a08      	ldr	r2, [sp, #32]
 8009df0:	4293      	cmp	r3, r2
 8009df2:	db03      	blt.n	8009dfc <_svfprintf_r+0xd28>
 8009df4:	f01a 0f01 	tst.w	sl, #1
 8009df8:	f43f ad33 	beq.w	8009862 <_svfprintf_r+0x78e>
 8009dfc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009dfe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009e00:	6023      	str	r3, [r4, #0]
 8009e02:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009e04:	6063      	str	r3, [r4, #4]
 8009e06:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009e08:	4413      	add	r3, r2
 8009e0a:	9328      	str	r3, [sp, #160]	; 0xa0
 8009e0c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009e0e:	3301      	adds	r3, #1
 8009e10:	2b07      	cmp	r3, #7
 8009e12:	9327      	str	r3, [sp, #156]	; 0x9c
 8009e14:	dc2c      	bgt.n	8009e70 <_svfprintf_r+0xd9c>
 8009e16:	3408      	adds	r4, #8
 8009e18:	9b08      	ldr	r3, [sp, #32]
 8009e1a:	1e5d      	subs	r5, r3, #1
 8009e1c:	2d00      	cmp	r5, #0
 8009e1e:	f77f ad20 	ble.w	8009862 <_svfprintf_r+0x78e>
 8009e22:	f04f 0810 	mov.w	r8, #16
 8009e26:	4e5c      	ldr	r6, [pc, #368]	; (8009f98 <_svfprintf_r+0xec4>)
 8009e28:	2d10      	cmp	r5, #16
 8009e2a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009e2e:	f104 0108 	add.w	r1, r4, #8
 8009e32:	f103 0301 	add.w	r3, r3, #1
 8009e36:	6026      	str	r6, [r4, #0]
 8009e38:	dc24      	bgt.n	8009e84 <_svfprintf_r+0xdb0>
 8009e3a:	6065      	str	r5, [r4, #4]
 8009e3c:	2b07      	cmp	r3, #7
 8009e3e:	4415      	add	r5, r2
 8009e40:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009e44:	f340 829c 	ble.w	800a380 <_svfprintf_r+0x12ac>
 8009e48:	4659      	mov	r1, fp
 8009e4a:	4648      	mov	r0, r9
 8009e4c:	aa26      	add	r2, sp, #152	; 0x98
 8009e4e:	f003 fe3b 	bl	800dac8 <__ssprint_r>
 8009e52:	2800      	cmp	r0, #0
 8009e54:	f040 82b6 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009e58:	ac29      	add	r4, sp, #164	; 0xa4
 8009e5a:	e502      	b.n	8009862 <_svfprintf_r+0x78e>
 8009e5c:	4659      	mov	r1, fp
 8009e5e:	4648      	mov	r0, r9
 8009e60:	aa26      	add	r2, sp, #152	; 0x98
 8009e62:	f003 fe31 	bl	800dac8 <__ssprint_r>
 8009e66:	2800      	cmp	r0, #0
 8009e68:	f040 82ac 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009e6c:	ac29      	add	r4, sp, #164	; 0xa4
 8009e6e:	e7bd      	b.n	8009dec <_svfprintf_r+0xd18>
 8009e70:	4659      	mov	r1, fp
 8009e72:	4648      	mov	r0, r9
 8009e74:	aa26      	add	r2, sp, #152	; 0x98
 8009e76:	f003 fe27 	bl	800dac8 <__ssprint_r>
 8009e7a:	2800      	cmp	r0, #0
 8009e7c:	f040 82a2 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009e80:	ac29      	add	r4, sp, #164	; 0xa4
 8009e82:	e7c9      	b.n	8009e18 <_svfprintf_r+0xd44>
 8009e84:	3210      	adds	r2, #16
 8009e86:	2b07      	cmp	r3, #7
 8009e88:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009e8c:	f8c4 8004 	str.w	r8, [r4, #4]
 8009e90:	dd08      	ble.n	8009ea4 <_svfprintf_r+0xdd0>
 8009e92:	4659      	mov	r1, fp
 8009e94:	4648      	mov	r0, r9
 8009e96:	aa26      	add	r2, sp, #152	; 0x98
 8009e98:	f003 fe16 	bl	800dac8 <__ssprint_r>
 8009e9c:	2800      	cmp	r0, #0
 8009e9e:	f040 8291 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009ea2:	a929      	add	r1, sp, #164	; 0xa4
 8009ea4:	460c      	mov	r4, r1
 8009ea6:	3d10      	subs	r5, #16
 8009ea8:	e7be      	b.n	8009e28 <_svfprintf_r+0xd54>
 8009eaa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	dc75      	bgt.n	8009f9c <_svfprintf_r+0xec8>
 8009eb0:	4b38      	ldr	r3, [pc, #224]	; (8009f94 <_svfprintf_r+0xec0>)
 8009eb2:	6023      	str	r3, [r4, #0]
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	441e      	add	r6, r3
 8009eb8:	6063      	str	r3, [r4, #4]
 8009eba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009ebc:	9628      	str	r6, [sp, #160]	; 0xa0
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	2b07      	cmp	r3, #7
 8009ec2:	9327      	str	r3, [sp, #156]	; 0x9c
 8009ec4:	dc3e      	bgt.n	8009f44 <_svfprintf_r+0xe70>
 8009ec6:	3408      	adds	r4, #8
 8009ec8:	9908      	ldr	r1, [sp, #32]
 8009eca:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009ecc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009ece:	430a      	orrs	r2, r1
 8009ed0:	f00a 0101 	and.w	r1, sl, #1
 8009ed4:	430a      	orrs	r2, r1
 8009ed6:	f43f acc4 	beq.w	8009862 <_svfprintf_r+0x78e>
 8009eda:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009edc:	6022      	str	r2, [r4, #0]
 8009ede:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009ee0:	4413      	add	r3, r2
 8009ee2:	9328      	str	r3, [sp, #160]	; 0xa0
 8009ee4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009ee6:	6062      	str	r2, [r4, #4]
 8009ee8:	3301      	adds	r3, #1
 8009eea:	2b07      	cmp	r3, #7
 8009eec:	9327      	str	r3, [sp, #156]	; 0x9c
 8009eee:	dc33      	bgt.n	8009f58 <_svfprintf_r+0xe84>
 8009ef0:	3408      	adds	r4, #8
 8009ef2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009ef4:	2d00      	cmp	r5, #0
 8009ef6:	da1c      	bge.n	8009f32 <_svfprintf_r+0xe5e>
 8009ef8:	4623      	mov	r3, r4
 8009efa:	f04f 0810 	mov.w	r8, #16
 8009efe:	4e26      	ldr	r6, [pc, #152]	; (8009f98 <_svfprintf_r+0xec4>)
 8009f00:	426d      	negs	r5, r5
 8009f02:	2d10      	cmp	r5, #16
 8009f04:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8009f08:	f104 0408 	add.w	r4, r4, #8
 8009f0c:	f102 0201 	add.w	r2, r2, #1
 8009f10:	601e      	str	r6, [r3, #0]
 8009f12:	dc2b      	bgt.n	8009f6c <_svfprintf_r+0xe98>
 8009f14:	605d      	str	r5, [r3, #4]
 8009f16:	2a07      	cmp	r2, #7
 8009f18:	440d      	add	r5, r1
 8009f1a:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8009f1e:	dd08      	ble.n	8009f32 <_svfprintf_r+0xe5e>
 8009f20:	4659      	mov	r1, fp
 8009f22:	4648      	mov	r0, r9
 8009f24:	aa26      	add	r2, sp, #152	; 0x98
 8009f26:	f003 fdcf 	bl	800dac8 <__ssprint_r>
 8009f2a:	2800      	cmp	r0, #0
 8009f2c:	f040 824a 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009f30:	ac29      	add	r4, sp, #164	; 0xa4
 8009f32:	9b07      	ldr	r3, [sp, #28]
 8009f34:	9a08      	ldr	r2, [sp, #32]
 8009f36:	6023      	str	r3, [r4, #0]
 8009f38:	9b08      	ldr	r3, [sp, #32]
 8009f3a:	6063      	str	r3, [r4, #4]
 8009f3c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009f3e:	4413      	add	r3, r2
 8009f40:	9328      	str	r3, [sp, #160]	; 0xa0
 8009f42:	e487      	b.n	8009854 <_svfprintf_r+0x780>
 8009f44:	4659      	mov	r1, fp
 8009f46:	4648      	mov	r0, r9
 8009f48:	aa26      	add	r2, sp, #152	; 0x98
 8009f4a:	f003 fdbd 	bl	800dac8 <__ssprint_r>
 8009f4e:	2800      	cmp	r0, #0
 8009f50:	f040 8238 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009f54:	ac29      	add	r4, sp, #164	; 0xa4
 8009f56:	e7b7      	b.n	8009ec8 <_svfprintf_r+0xdf4>
 8009f58:	4659      	mov	r1, fp
 8009f5a:	4648      	mov	r0, r9
 8009f5c:	aa26      	add	r2, sp, #152	; 0x98
 8009f5e:	f003 fdb3 	bl	800dac8 <__ssprint_r>
 8009f62:	2800      	cmp	r0, #0
 8009f64:	f040 822e 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009f68:	ac29      	add	r4, sp, #164	; 0xa4
 8009f6a:	e7c2      	b.n	8009ef2 <_svfprintf_r+0xe1e>
 8009f6c:	3110      	adds	r1, #16
 8009f6e:	2a07      	cmp	r2, #7
 8009f70:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8009f74:	f8c3 8004 	str.w	r8, [r3, #4]
 8009f78:	dd08      	ble.n	8009f8c <_svfprintf_r+0xeb8>
 8009f7a:	4659      	mov	r1, fp
 8009f7c:	4648      	mov	r0, r9
 8009f7e:	aa26      	add	r2, sp, #152	; 0x98
 8009f80:	f003 fda2 	bl	800dac8 <__ssprint_r>
 8009f84:	2800      	cmp	r0, #0
 8009f86:	f040 821d 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 8009f8a:	ac29      	add	r4, sp, #164	; 0xa4
 8009f8c:	4623      	mov	r3, r4
 8009f8e:	3d10      	subs	r5, #16
 8009f90:	e7b7      	b.n	8009f02 <_svfprintf_r+0xe2e>
 8009f92:	bf00      	nop
 8009f94:	08010622 	.word	0x08010622
 8009f98:	08010634 	.word	0x08010634
 8009f9c:	9b08      	ldr	r3, [sp, #32]
 8009f9e:	42ab      	cmp	r3, r5
 8009fa0:	bfa8      	it	ge
 8009fa2:	462b      	movge	r3, r5
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	4698      	mov	r8, r3
 8009fa8:	dd0b      	ble.n	8009fc2 <_svfprintf_r+0xeee>
 8009faa:	9b07      	ldr	r3, [sp, #28]
 8009fac:	4446      	add	r6, r8
 8009fae:	e9c4 3800 	strd	r3, r8, [r4]
 8009fb2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009fb4:	9628      	str	r6, [sp, #160]	; 0xa0
 8009fb6:	3301      	adds	r3, #1
 8009fb8:	2b07      	cmp	r3, #7
 8009fba:	9327      	str	r3, [sp, #156]	; 0x9c
 8009fbc:	f300 808f 	bgt.w	800a0de <_svfprintf_r+0x100a>
 8009fc0:	3408      	adds	r4, #8
 8009fc2:	f1b8 0f00 	cmp.w	r8, #0
 8009fc6:	bfb4      	ite	lt
 8009fc8:	462e      	movlt	r6, r5
 8009fca:	eba5 0608 	subge.w	r6, r5, r8
 8009fce:	2e00      	cmp	r6, #0
 8009fd0:	dd1c      	ble.n	800a00c <_svfprintf_r+0xf38>
 8009fd2:	f8df 8280 	ldr.w	r8, [pc, #640]	; 800a254 <_svfprintf_r+0x1180>
 8009fd6:	2e10      	cmp	r6, #16
 8009fd8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009fdc:	f104 0108 	add.w	r1, r4, #8
 8009fe0:	f103 0301 	add.w	r3, r3, #1
 8009fe4:	f8c4 8000 	str.w	r8, [r4]
 8009fe8:	f300 8083 	bgt.w	800a0f2 <_svfprintf_r+0x101e>
 8009fec:	6066      	str	r6, [r4, #4]
 8009fee:	2b07      	cmp	r3, #7
 8009ff0:	4416      	add	r6, r2
 8009ff2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009ff6:	f340 808f 	ble.w	800a118 <_svfprintf_r+0x1044>
 8009ffa:	4659      	mov	r1, fp
 8009ffc:	4648      	mov	r0, r9
 8009ffe:	aa26      	add	r2, sp, #152	; 0x98
 800a000:	f003 fd62 	bl	800dac8 <__ssprint_r>
 800a004:	2800      	cmp	r0, #0
 800a006:	f040 81dd 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 800a00a:	ac29      	add	r4, sp, #164	; 0xa4
 800a00c:	9b07      	ldr	r3, [sp, #28]
 800a00e:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 800a012:	441d      	add	r5, r3
 800a014:	d00c      	beq.n	800a030 <_svfprintf_r+0xf5c>
 800a016:	4e8f      	ldr	r6, [pc, #572]	; (800a254 <_svfprintf_r+0x1180>)
 800a018:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d17e      	bne.n	800a11c <_svfprintf_r+0x1048>
 800a01e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a020:	2b00      	cmp	r3, #0
 800a022:	d17e      	bne.n	800a122 <_svfprintf_r+0x104e>
 800a024:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a028:	4413      	add	r3, r2
 800a02a:	429d      	cmp	r5, r3
 800a02c:	bf28      	it	cs
 800a02e:	461d      	movcs	r5, r3
 800a030:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a032:	9a08      	ldr	r2, [sp, #32]
 800a034:	4293      	cmp	r3, r2
 800a036:	db02      	blt.n	800a03e <_svfprintf_r+0xf6a>
 800a038:	f01a 0f01 	tst.w	sl, #1
 800a03c:	d00e      	beq.n	800a05c <_svfprintf_r+0xf88>
 800a03e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a040:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a042:	6023      	str	r3, [r4, #0]
 800a044:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a046:	6063      	str	r3, [r4, #4]
 800a048:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a04a:	4413      	add	r3, r2
 800a04c:	9328      	str	r3, [sp, #160]	; 0xa0
 800a04e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a050:	3301      	adds	r3, #1
 800a052:	2b07      	cmp	r3, #7
 800a054:	9327      	str	r3, [sp, #156]	; 0x9c
 800a056:	f300 80e8 	bgt.w	800a22a <_svfprintf_r+0x1156>
 800a05a:	3408      	adds	r4, #8
 800a05c:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800a05e:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 800a062:	440b      	add	r3, r1
 800a064:	1b8e      	subs	r6, r1, r6
 800a066:	1b5a      	subs	r2, r3, r5
 800a068:	4296      	cmp	r6, r2
 800a06a:	bfa8      	it	ge
 800a06c:	4616      	movge	r6, r2
 800a06e:	2e00      	cmp	r6, #0
 800a070:	dd0b      	ble.n	800a08a <_svfprintf_r+0xfb6>
 800a072:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a074:	e9c4 5600 	strd	r5, r6, [r4]
 800a078:	4433      	add	r3, r6
 800a07a:	9328      	str	r3, [sp, #160]	; 0xa0
 800a07c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a07e:	3301      	adds	r3, #1
 800a080:	2b07      	cmp	r3, #7
 800a082:	9327      	str	r3, [sp, #156]	; 0x9c
 800a084:	f300 80db 	bgt.w	800a23e <_svfprintf_r+0x116a>
 800a088:	3408      	adds	r4, #8
 800a08a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a08c:	9b08      	ldr	r3, [sp, #32]
 800a08e:	2e00      	cmp	r6, #0
 800a090:	eba3 0505 	sub.w	r5, r3, r5
 800a094:	bfa8      	it	ge
 800a096:	1bad      	subge	r5, r5, r6
 800a098:	2d00      	cmp	r5, #0
 800a09a:	f77f abe2 	ble.w	8009862 <_svfprintf_r+0x78e>
 800a09e:	f04f 0810 	mov.w	r8, #16
 800a0a2:	4e6c      	ldr	r6, [pc, #432]	; (800a254 <_svfprintf_r+0x1180>)
 800a0a4:	2d10      	cmp	r5, #16
 800a0a6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a0aa:	f104 0108 	add.w	r1, r4, #8
 800a0ae:	f103 0301 	add.w	r3, r3, #1
 800a0b2:	6026      	str	r6, [r4, #0]
 800a0b4:	f77f aec1 	ble.w	8009e3a <_svfprintf_r+0xd66>
 800a0b8:	3210      	adds	r2, #16
 800a0ba:	2b07      	cmp	r3, #7
 800a0bc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a0c0:	f8c4 8004 	str.w	r8, [r4, #4]
 800a0c4:	dd08      	ble.n	800a0d8 <_svfprintf_r+0x1004>
 800a0c6:	4659      	mov	r1, fp
 800a0c8:	4648      	mov	r0, r9
 800a0ca:	aa26      	add	r2, sp, #152	; 0x98
 800a0cc:	f003 fcfc 	bl	800dac8 <__ssprint_r>
 800a0d0:	2800      	cmp	r0, #0
 800a0d2:	f040 8177 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 800a0d6:	a929      	add	r1, sp, #164	; 0xa4
 800a0d8:	460c      	mov	r4, r1
 800a0da:	3d10      	subs	r5, #16
 800a0dc:	e7e2      	b.n	800a0a4 <_svfprintf_r+0xfd0>
 800a0de:	4659      	mov	r1, fp
 800a0e0:	4648      	mov	r0, r9
 800a0e2:	aa26      	add	r2, sp, #152	; 0x98
 800a0e4:	f003 fcf0 	bl	800dac8 <__ssprint_r>
 800a0e8:	2800      	cmp	r0, #0
 800a0ea:	f040 816b 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 800a0ee:	ac29      	add	r4, sp, #164	; 0xa4
 800a0f0:	e767      	b.n	8009fc2 <_svfprintf_r+0xeee>
 800a0f2:	2010      	movs	r0, #16
 800a0f4:	2b07      	cmp	r3, #7
 800a0f6:	4402      	add	r2, r0
 800a0f8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a0fc:	6060      	str	r0, [r4, #4]
 800a0fe:	dd08      	ble.n	800a112 <_svfprintf_r+0x103e>
 800a100:	4659      	mov	r1, fp
 800a102:	4648      	mov	r0, r9
 800a104:	aa26      	add	r2, sp, #152	; 0x98
 800a106:	f003 fcdf 	bl	800dac8 <__ssprint_r>
 800a10a:	2800      	cmp	r0, #0
 800a10c:	f040 815a 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 800a110:	a929      	add	r1, sp, #164	; 0xa4
 800a112:	460c      	mov	r4, r1
 800a114:	3e10      	subs	r6, #16
 800a116:	e75e      	b.n	8009fd6 <_svfprintf_r+0xf02>
 800a118:	460c      	mov	r4, r1
 800a11a:	e777      	b.n	800a00c <_svfprintf_r+0xf38>
 800a11c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d052      	beq.n	800a1c8 <_svfprintf_r+0x10f4>
 800a122:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a124:	3b01      	subs	r3, #1
 800a126:	930c      	str	r3, [sp, #48]	; 0x30
 800a128:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a12a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a12c:	6023      	str	r3, [r4, #0]
 800a12e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a130:	6063      	str	r3, [r4, #4]
 800a132:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a134:	4413      	add	r3, r2
 800a136:	9328      	str	r3, [sp, #160]	; 0xa0
 800a138:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a13a:	3301      	adds	r3, #1
 800a13c:	2b07      	cmp	r3, #7
 800a13e:	9327      	str	r3, [sp, #156]	; 0x9c
 800a140:	dc49      	bgt.n	800a1d6 <_svfprintf_r+0x1102>
 800a142:	3408      	adds	r4, #8
 800a144:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a148:	eb03 0802 	add.w	r8, r3, r2
 800a14c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a14e:	eba8 0805 	sub.w	r8, r8, r5
 800a152:	781b      	ldrb	r3, [r3, #0]
 800a154:	4598      	cmp	r8, r3
 800a156:	bfa8      	it	ge
 800a158:	4698      	movge	r8, r3
 800a15a:	f1b8 0f00 	cmp.w	r8, #0
 800a15e:	dd0a      	ble.n	800a176 <_svfprintf_r+0x10a2>
 800a160:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a162:	e9c4 5800 	strd	r5, r8, [r4]
 800a166:	4443      	add	r3, r8
 800a168:	9328      	str	r3, [sp, #160]	; 0xa0
 800a16a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a16c:	3301      	adds	r3, #1
 800a16e:	2b07      	cmp	r3, #7
 800a170:	9327      	str	r3, [sp, #156]	; 0x9c
 800a172:	dc3a      	bgt.n	800a1ea <_svfprintf_r+0x1116>
 800a174:	3408      	adds	r4, #8
 800a176:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a178:	f1b8 0f00 	cmp.w	r8, #0
 800a17c:	781b      	ldrb	r3, [r3, #0]
 800a17e:	bfb4      	ite	lt
 800a180:	4698      	movlt	r8, r3
 800a182:	eba3 0808 	subge.w	r8, r3, r8
 800a186:	f1b8 0f00 	cmp.w	r8, #0
 800a18a:	dd19      	ble.n	800a1c0 <_svfprintf_r+0x10ec>
 800a18c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800a190:	f1b8 0f10 	cmp.w	r8, #16
 800a194:	f102 0201 	add.w	r2, r2, #1
 800a198:	f104 0108 	add.w	r1, r4, #8
 800a19c:	6026      	str	r6, [r4, #0]
 800a19e:	dc2e      	bgt.n	800a1fe <_svfprintf_r+0x112a>
 800a1a0:	4443      	add	r3, r8
 800a1a2:	2a07      	cmp	r2, #7
 800a1a4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a1a8:	f8c4 8004 	str.w	r8, [r4, #4]
 800a1ac:	dd3b      	ble.n	800a226 <_svfprintf_r+0x1152>
 800a1ae:	4659      	mov	r1, fp
 800a1b0:	4648      	mov	r0, r9
 800a1b2:	aa26      	add	r2, sp, #152	; 0x98
 800a1b4:	f003 fc88 	bl	800dac8 <__ssprint_r>
 800a1b8:	2800      	cmp	r0, #0
 800a1ba:	f040 8103 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 800a1be:	ac29      	add	r4, sp, #164	; 0xa4
 800a1c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1c2:	781b      	ldrb	r3, [r3, #0]
 800a1c4:	441d      	add	r5, r3
 800a1c6:	e727      	b.n	800a018 <_svfprintf_r+0xf44>
 800a1c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1ca:	3b01      	subs	r3, #1
 800a1cc:	930e      	str	r3, [sp, #56]	; 0x38
 800a1ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a1d0:	3b01      	subs	r3, #1
 800a1d2:	930d      	str	r3, [sp, #52]	; 0x34
 800a1d4:	e7a8      	b.n	800a128 <_svfprintf_r+0x1054>
 800a1d6:	4659      	mov	r1, fp
 800a1d8:	4648      	mov	r0, r9
 800a1da:	aa26      	add	r2, sp, #152	; 0x98
 800a1dc:	f003 fc74 	bl	800dac8 <__ssprint_r>
 800a1e0:	2800      	cmp	r0, #0
 800a1e2:	f040 80ef 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 800a1e6:	ac29      	add	r4, sp, #164	; 0xa4
 800a1e8:	e7ac      	b.n	800a144 <_svfprintf_r+0x1070>
 800a1ea:	4659      	mov	r1, fp
 800a1ec:	4648      	mov	r0, r9
 800a1ee:	aa26      	add	r2, sp, #152	; 0x98
 800a1f0:	f003 fc6a 	bl	800dac8 <__ssprint_r>
 800a1f4:	2800      	cmp	r0, #0
 800a1f6:	f040 80e5 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 800a1fa:	ac29      	add	r4, sp, #164	; 0xa4
 800a1fc:	e7bb      	b.n	800a176 <_svfprintf_r+0x10a2>
 800a1fe:	2010      	movs	r0, #16
 800a200:	2a07      	cmp	r2, #7
 800a202:	4403      	add	r3, r0
 800a204:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a208:	6060      	str	r0, [r4, #4]
 800a20a:	dd08      	ble.n	800a21e <_svfprintf_r+0x114a>
 800a20c:	4659      	mov	r1, fp
 800a20e:	4648      	mov	r0, r9
 800a210:	aa26      	add	r2, sp, #152	; 0x98
 800a212:	f003 fc59 	bl	800dac8 <__ssprint_r>
 800a216:	2800      	cmp	r0, #0
 800a218:	f040 80d4 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 800a21c:	a929      	add	r1, sp, #164	; 0xa4
 800a21e:	460c      	mov	r4, r1
 800a220:	f1a8 0810 	sub.w	r8, r8, #16
 800a224:	e7b2      	b.n	800a18c <_svfprintf_r+0x10b8>
 800a226:	460c      	mov	r4, r1
 800a228:	e7ca      	b.n	800a1c0 <_svfprintf_r+0x10ec>
 800a22a:	4659      	mov	r1, fp
 800a22c:	4648      	mov	r0, r9
 800a22e:	aa26      	add	r2, sp, #152	; 0x98
 800a230:	f003 fc4a 	bl	800dac8 <__ssprint_r>
 800a234:	2800      	cmp	r0, #0
 800a236:	f040 80c5 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 800a23a:	ac29      	add	r4, sp, #164	; 0xa4
 800a23c:	e70e      	b.n	800a05c <_svfprintf_r+0xf88>
 800a23e:	4659      	mov	r1, fp
 800a240:	4648      	mov	r0, r9
 800a242:	aa26      	add	r2, sp, #152	; 0x98
 800a244:	f003 fc40 	bl	800dac8 <__ssprint_r>
 800a248:	2800      	cmp	r0, #0
 800a24a:	f040 80bb 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 800a24e:	ac29      	add	r4, sp, #164	; 0xa4
 800a250:	e71b      	b.n	800a08a <_svfprintf_r+0xfb6>
 800a252:	bf00      	nop
 800a254:	08010634 	.word	0x08010634
 800a258:	9a08      	ldr	r2, [sp, #32]
 800a25a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a25c:	2a01      	cmp	r2, #1
 800a25e:	9a07      	ldr	r2, [sp, #28]
 800a260:	f106 0601 	add.w	r6, r6, #1
 800a264:	6022      	str	r2, [r4, #0]
 800a266:	f04f 0201 	mov.w	r2, #1
 800a26a:	f103 0301 	add.w	r3, r3, #1
 800a26e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a272:	f104 0508 	add.w	r5, r4, #8
 800a276:	6062      	str	r2, [r4, #4]
 800a278:	dc02      	bgt.n	800a280 <_svfprintf_r+0x11ac>
 800a27a:	f01a 0f01 	tst.w	sl, #1
 800a27e:	d07a      	beq.n	800a376 <_svfprintf_r+0x12a2>
 800a280:	2b07      	cmp	r3, #7
 800a282:	dd08      	ble.n	800a296 <_svfprintf_r+0x11c2>
 800a284:	4659      	mov	r1, fp
 800a286:	4648      	mov	r0, r9
 800a288:	aa26      	add	r2, sp, #152	; 0x98
 800a28a:	f003 fc1d 	bl	800dac8 <__ssprint_r>
 800a28e:	2800      	cmp	r0, #0
 800a290:	f040 8098 	bne.w	800a3c4 <_svfprintf_r+0x12f0>
 800a294:	ad29      	add	r5, sp, #164	; 0xa4
 800a296:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a298:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a29a:	602b      	str	r3, [r5, #0]
 800a29c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a29e:	606b      	str	r3, [r5, #4]
 800a2a0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a2a2:	4413      	add	r3, r2
 800a2a4:	9328      	str	r3, [sp, #160]	; 0xa0
 800a2a6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a2a8:	3301      	adds	r3, #1
 800a2aa:	2b07      	cmp	r3, #7
 800a2ac:	9327      	str	r3, [sp, #156]	; 0x9c
 800a2ae:	dc32      	bgt.n	800a316 <_svfprintf_r+0x1242>
 800a2b0:	3508      	adds	r5, #8
 800a2b2:	9b08      	ldr	r3, [sp, #32]
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a2ba:	1e5c      	subs	r4, r3, #1
 800a2bc:	2300      	movs	r3, #0
 800a2be:	f7f6 fb73 	bl	80009a8 <__aeabi_dcmpeq>
 800a2c2:	2800      	cmp	r0, #0
 800a2c4:	d130      	bne.n	800a328 <_svfprintf_r+0x1254>
 800a2c6:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a2c8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a2ca:	9807      	ldr	r0, [sp, #28]
 800a2cc:	9a08      	ldr	r2, [sp, #32]
 800a2ce:	3101      	adds	r1, #1
 800a2d0:	3b01      	subs	r3, #1
 800a2d2:	3001      	adds	r0, #1
 800a2d4:	4413      	add	r3, r2
 800a2d6:	2907      	cmp	r1, #7
 800a2d8:	e9c5 0400 	strd	r0, r4, [r5]
 800a2dc:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800a2e0:	dd4c      	ble.n	800a37c <_svfprintf_r+0x12a8>
 800a2e2:	4659      	mov	r1, fp
 800a2e4:	4648      	mov	r0, r9
 800a2e6:	aa26      	add	r2, sp, #152	; 0x98
 800a2e8:	f003 fbee 	bl	800dac8 <__ssprint_r>
 800a2ec:	2800      	cmp	r0, #0
 800a2ee:	d169      	bne.n	800a3c4 <_svfprintf_r+0x12f0>
 800a2f0:	ad29      	add	r5, sp, #164	; 0xa4
 800a2f2:	ab22      	add	r3, sp, #136	; 0x88
 800a2f4:	602b      	str	r3, [r5, #0]
 800a2f6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a2f8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a2fa:	606b      	str	r3, [r5, #4]
 800a2fc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a2fe:	4413      	add	r3, r2
 800a300:	9328      	str	r3, [sp, #160]	; 0xa0
 800a302:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a304:	3301      	adds	r3, #1
 800a306:	2b07      	cmp	r3, #7
 800a308:	9327      	str	r3, [sp, #156]	; 0x9c
 800a30a:	f73f ad9d 	bgt.w	8009e48 <_svfprintf_r+0xd74>
 800a30e:	f105 0408 	add.w	r4, r5, #8
 800a312:	f7ff baa6 	b.w	8009862 <_svfprintf_r+0x78e>
 800a316:	4659      	mov	r1, fp
 800a318:	4648      	mov	r0, r9
 800a31a:	aa26      	add	r2, sp, #152	; 0x98
 800a31c:	f003 fbd4 	bl	800dac8 <__ssprint_r>
 800a320:	2800      	cmp	r0, #0
 800a322:	d14f      	bne.n	800a3c4 <_svfprintf_r+0x12f0>
 800a324:	ad29      	add	r5, sp, #164	; 0xa4
 800a326:	e7c4      	b.n	800a2b2 <_svfprintf_r+0x11de>
 800a328:	2c00      	cmp	r4, #0
 800a32a:	dde2      	ble.n	800a2f2 <_svfprintf_r+0x121e>
 800a32c:	f04f 0810 	mov.w	r8, #16
 800a330:	4e51      	ldr	r6, [pc, #324]	; (800a478 <_svfprintf_r+0x13a4>)
 800a332:	2c10      	cmp	r4, #16
 800a334:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a338:	f105 0108 	add.w	r1, r5, #8
 800a33c:	f103 0301 	add.w	r3, r3, #1
 800a340:	602e      	str	r6, [r5, #0]
 800a342:	dc07      	bgt.n	800a354 <_svfprintf_r+0x1280>
 800a344:	606c      	str	r4, [r5, #4]
 800a346:	2b07      	cmp	r3, #7
 800a348:	4414      	add	r4, r2
 800a34a:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800a34e:	dcc8      	bgt.n	800a2e2 <_svfprintf_r+0x120e>
 800a350:	460d      	mov	r5, r1
 800a352:	e7ce      	b.n	800a2f2 <_svfprintf_r+0x121e>
 800a354:	3210      	adds	r2, #16
 800a356:	2b07      	cmp	r3, #7
 800a358:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a35c:	f8c5 8004 	str.w	r8, [r5, #4]
 800a360:	dd06      	ble.n	800a370 <_svfprintf_r+0x129c>
 800a362:	4659      	mov	r1, fp
 800a364:	4648      	mov	r0, r9
 800a366:	aa26      	add	r2, sp, #152	; 0x98
 800a368:	f003 fbae 	bl	800dac8 <__ssprint_r>
 800a36c:	bb50      	cbnz	r0, 800a3c4 <_svfprintf_r+0x12f0>
 800a36e:	a929      	add	r1, sp, #164	; 0xa4
 800a370:	460d      	mov	r5, r1
 800a372:	3c10      	subs	r4, #16
 800a374:	e7dd      	b.n	800a332 <_svfprintf_r+0x125e>
 800a376:	2b07      	cmp	r3, #7
 800a378:	ddbb      	ble.n	800a2f2 <_svfprintf_r+0x121e>
 800a37a:	e7b2      	b.n	800a2e2 <_svfprintf_r+0x120e>
 800a37c:	3508      	adds	r5, #8
 800a37e:	e7b8      	b.n	800a2f2 <_svfprintf_r+0x121e>
 800a380:	460c      	mov	r4, r1
 800a382:	f7ff ba6e 	b.w	8009862 <_svfprintf_r+0x78e>
 800a386:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800a38a:	1a9d      	subs	r5, r3, r2
 800a38c:	2d00      	cmp	r5, #0
 800a38e:	f77f aa6c 	ble.w	800986a <_svfprintf_r+0x796>
 800a392:	f04f 0810 	mov.w	r8, #16
 800a396:	4e39      	ldr	r6, [pc, #228]	; (800a47c <_svfprintf_r+0x13a8>)
 800a398:	2d10      	cmp	r5, #16
 800a39a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a39e:	6026      	str	r6, [r4, #0]
 800a3a0:	f103 0301 	add.w	r3, r3, #1
 800a3a4:	dc17      	bgt.n	800a3d6 <_svfprintf_r+0x1302>
 800a3a6:	6065      	str	r5, [r4, #4]
 800a3a8:	2b07      	cmp	r3, #7
 800a3aa:	4415      	add	r5, r2
 800a3ac:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800a3b0:	f77f aa5b 	ble.w	800986a <_svfprintf_r+0x796>
 800a3b4:	4659      	mov	r1, fp
 800a3b6:	4648      	mov	r0, r9
 800a3b8:	aa26      	add	r2, sp, #152	; 0x98
 800a3ba:	f003 fb85 	bl	800dac8 <__ssprint_r>
 800a3be:	2800      	cmp	r0, #0
 800a3c0:	f43f aa53 	beq.w	800986a <_svfprintf_r+0x796>
 800a3c4:	2f00      	cmp	r7, #0
 800a3c6:	f43f a87e 	beq.w	80094c6 <_svfprintf_r+0x3f2>
 800a3ca:	4639      	mov	r1, r7
 800a3cc:	4648      	mov	r0, r9
 800a3ce:	f002 fb3f 	bl	800ca50 <_free_r>
 800a3d2:	f7ff b878 	b.w	80094c6 <_svfprintf_r+0x3f2>
 800a3d6:	3210      	adds	r2, #16
 800a3d8:	2b07      	cmp	r3, #7
 800a3da:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a3de:	f8c4 8004 	str.w	r8, [r4, #4]
 800a3e2:	dc02      	bgt.n	800a3ea <_svfprintf_r+0x1316>
 800a3e4:	3408      	adds	r4, #8
 800a3e6:	3d10      	subs	r5, #16
 800a3e8:	e7d6      	b.n	800a398 <_svfprintf_r+0x12c4>
 800a3ea:	4659      	mov	r1, fp
 800a3ec:	4648      	mov	r0, r9
 800a3ee:	aa26      	add	r2, sp, #152	; 0x98
 800a3f0:	f003 fb6a 	bl	800dac8 <__ssprint_r>
 800a3f4:	2800      	cmp	r0, #0
 800a3f6:	d1e5      	bne.n	800a3c4 <_svfprintf_r+0x12f0>
 800a3f8:	ac29      	add	r4, sp, #164	; 0xa4
 800a3fa:	e7f4      	b.n	800a3e6 <_svfprintf_r+0x1312>
 800a3fc:	4639      	mov	r1, r7
 800a3fe:	4648      	mov	r0, r9
 800a400:	f002 fb26 	bl	800ca50 <_free_r>
 800a404:	f7ff ba48 	b.w	8009898 <_svfprintf_r+0x7c4>
 800a408:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	f43f a85b 	beq.w	80094c6 <_svfprintf_r+0x3f2>
 800a410:	4659      	mov	r1, fp
 800a412:	4648      	mov	r0, r9
 800a414:	aa26      	add	r2, sp, #152	; 0x98
 800a416:	f003 fb57 	bl	800dac8 <__ssprint_r>
 800a41a:	f7ff b854 	b.w	80094c6 <_svfprintf_r+0x3f2>
 800a41e:	ea56 0207 	orrs.w	r2, r6, r7
 800a422:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800a426:	f43f ab54 	beq.w	8009ad2 <_svfprintf_r+0x9fe>
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	f43f abea 	beq.w	8009c04 <_svfprintf_r+0xb30>
 800a430:	2b02      	cmp	r3, #2
 800a432:	ab52      	add	r3, sp, #328	; 0x148
 800a434:	9307      	str	r3, [sp, #28]
 800a436:	f43f ac3d 	beq.w	8009cb4 <_svfprintf_r+0xbe0>
 800a43a:	9907      	ldr	r1, [sp, #28]
 800a43c:	f006 0307 	and.w	r3, r6, #7
 800a440:	460a      	mov	r2, r1
 800a442:	3330      	adds	r3, #48	; 0x30
 800a444:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800a448:	9207      	str	r2, [sp, #28]
 800a44a:	08f2      	lsrs	r2, r6, #3
 800a44c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800a450:	08f8      	lsrs	r0, r7, #3
 800a452:	4616      	mov	r6, r2
 800a454:	4607      	mov	r7, r0
 800a456:	ea56 0207 	orrs.w	r2, r6, r7
 800a45a:	d1ee      	bne.n	800a43a <_svfprintf_r+0x1366>
 800a45c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a45e:	07d2      	lsls	r2, r2, #31
 800a460:	f57f ac16 	bpl.w	8009c90 <_svfprintf_r+0xbbc>
 800a464:	2b30      	cmp	r3, #48	; 0x30
 800a466:	f43f ac13 	beq.w	8009c90 <_svfprintf_r+0xbbc>
 800a46a:	2330      	movs	r3, #48	; 0x30
 800a46c:	9a07      	ldr	r2, [sp, #28]
 800a46e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a472:	1e8b      	subs	r3, r1, #2
 800a474:	9307      	str	r3, [sp, #28]
 800a476:	e40b      	b.n	8009c90 <_svfprintf_r+0xbbc>
 800a478:	08010634 	.word	0x08010634
 800a47c:	08010624 	.word	0x08010624

0800a480 <sysconf>:
 800a480:	2808      	cmp	r0, #8
 800a482:	b508      	push	{r3, lr}
 800a484:	d006      	beq.n	800a494 <sysconf+0x14>
 800a486:	f7fe fa65 	bl	8008954 <__errno>
 800a48a:	2316      	movs	r3, #22
 800a48c:	6003      	str	r3, [r0, #0]
 800a48e:	f04f 30ff 	mov.w	r0, #4294967295
 800a492:	bd08      	pop	{r3, pc}
 800a494:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800a498:	e7fb      	b.n	800a492 <sysconf+0x12>
	...

0800a49c <_vfprintf_r>:
 800a49c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4a0:	b0d3      	sub	sp, #332	; 0x14c
 800a4a2:	468a      	mov	sl, r1
 800a4a4:	4691      	mov	r9, r2
 800a4a6:	461c      	mov	r4, r3
 800a4a8:	461e      	mov	r6, r3
 800a4aa:	4683      	mov	fp, r0
 800a4ac:	f002 fcfa 	bl	800cea4 <_localeconv_r>
 800a4b0:	6803      	ldr	r3, [r0, #0]
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	9318      	str	r3, [sp, #96]	; 0x60
 800a4b6:	f7f5 fe4b 	bl	8000150 <strlen>
 800a4ba:	9012      	str	r0, [sp, #72]	; 0x48
 800a4bc:	f1bb 0f00 	cmp.w	fp, #0
 800a4c0:	d005      	beq.n	800a4ce <_vfprintf_r+0x32>
 800a4c2:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 800a4c6:	b913      	cbnz	r3, 800a4ce <_vfprintf_r+0x32>
 800a4c8:	4658      	mov	r0, fp
 800a4ca:	f002 fa31 	bl	800c930 <__sinit>
 800a4ce:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a4d2:	07da      	lsls	r2, r3, #31
 800a4d4:	d407      	bmi.n	800a4e6 <_vfprintf_r+0x4a>
 800a4d6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a4da:	059b      	lsls	r3, r3, #22
 800a4dc:	d403      	bmi.n	800a4e6 <_vfprintf_r+0x4a>
 800a4de:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a4e2:	f002 fce5 	bl	800ceb0 <__retarget_lock_acquire_recursive>
 800a4e6:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 800a4ea:	049f      	lsls	r7, r3, #18
 800a4ec:	d409      	bmi.n	800a502 <_vfprintf_r+0x66>
 800a4ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a4f2:	f8aa 300c 	strh.w	r3, [sl, #12]
 800a4f6:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a4fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a4fe:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 800a502:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a506:	071d      	lsls	r5, r3, #28
 800a508:	d502      	bpl.n	800a510 <_vfprintf_r+0x74>
 800a50a:	f8da 3010 	ldr.w	r3, [sl, #16]
 800a50e:	b9c3      	cbnz	r3, 800a542 <_vfprintf_r+0xa6>
 800a510:	4651      	mov	r1, sl
 800a512:	4658      	mov	r0, fp
 800a514:	f001 fa5c 	bl	800b9d0 <__swsetup_r>
 800a518:	b198      	cbz	r0, 800a542 <_vfprintf_r+0xa6>
 800a51a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a51e:	07dc      	lsls	r4, r3, #31
 800a520:	d506      	bpl.n	800a530 <_vfprintf_r+0x94>
 800a522:	f04f 33ff 	mov.w	r3, #4294967295
 800a526:	9313      	str	r3, [sp, #76]	; 0x4c
 800a528:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800a52a:	b053      	add	sp, #332	; 0x14c
 800a52c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a530:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a534:	0598      	lsls	r0, r3, #22
 800a536:	d4f4      	bmi.n	800a522 <_vfprintf_r+0x86>
 800a538:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a53c:	f002 fcb9 	bl	800ceb2 <__retarget_lock_release_recursive>
 800a540:	e7ef      	b.n	800a522 <_vfprintf_r+0x86>
 800a542:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a546:	f003 021a 	and.w	r2, r3, #26
 800a54a:	2a0a      	cmp	r2, #10
 800a54c:	d115      	bne.n	800a57a <_vfprintf_r+0xde>
 800a54e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 800a552:	2a00      	cmp	r2, #0
 800a554:	db11      	blt.n	800a57a <_vfprintf_r+0xde>
 800a556:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 800a55a:	07d1      	lsls	r1, r2, #31
 800a55c:	d405      	bmi.n	800a56a <_vfprintf_r+0xce>
 800a55e:	059a      	lsls	r2, r3, #22
 800a560:	d403      	bmi.n	800a56a <_vfprintf_r+0xce>
 800a562:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a566:	f002 fca4 	bl	800ceb2 <__retarget_lock_release_recursive>
 800a56a:	4623      	mov	r3, r4
 800a56c:	464a      	mov	r2, r9
 800a56e:	4651      	mov	r1, sl
 800a570:	4658      	mov	r0, fp
 800a572:	f001 f9b3 	bl	800b8dc <__sbprintf>
 800a576:	9013      	str	r0, [sp, #76]	; 0x4c
 800a578:	e7d6      	b.n	800a528 <_vfprintf_r+0x8c>
 800a57a:	2500      	movs	r5, #0
 800a57c:	2200      	movs	r2, #0
 800a57e:	2300      	movs	r3, #0
 800a580:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800a584:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a588:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800a58c:	ac29      	add	r4, sp, #164	; 0xa4
 800a58e:	9426      	str	r4, [sp, #152]	; 0x98
 800a590:	9508      	str	r5, [sp, #32]
 800a592:	950e      	str	r5, [sp, #56]	; 0x38
 800a594:	9516      	str	r5, [sp, #88]	; 0x58
 800a596:	9519      	str	r5, [sp, #100]	; 0x64
 800a598:	9513      	str	r5, [sp, #76]	; 0x4c
 800a59a:	464b      	mov	r3, r9
 800a59c:	461d      	mov	r5, r3
 800a59e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5a2:	b10a      	cbz	r2, 800a5a8 <_vfprintf_r+0x10c>
 800a5a4:	2a25      	cmp	r2, #37	; 0x25
 800a5a6:	d1f9      	bne.n	800a59c <_vfprintf_r+0x100>
 800a5a8:	ebb5 0709 	subs.w	r7, r5, r9
 800a5ac:	d00d      	beq.n	800a5ca <_vfprintf_r+0x12e>
 800a5ae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a5b0:	e9c4 9700 	strd	r9, r7, [r4]
 800a5b4:	443b      	add	r3, r7
 800a5b6:	9328      	str	r3, [sp, #160]	; 0xa0
 800a5b8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a5ba:	3301      	adds	r3, #1
 800a5bc:	2b07      	cmp	r3, #7
 800a5be:	9327      	str	r3, [sp, #156]	; 0x9c
 800a5c0:	dc7a      	bgt.n	800a6b8 <_vfprintf_r+0x21c>
 800a5c2:	3408      	adds	r4, #8
 800a5c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a5c6:	443b      	add	r3, r7
 800a5c8:	9313      	str	r3, [sp, #76]	; 0x4c
 800a5ca:	782b      	ldrb	r3, [r5, #0]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	f001 813d 	beq.w	800b84c <_vfprintf_r+0x13b0>
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	f04f 32ff 	mov.w	r2, #4294967295
 800a5d8:	4698      	mov	r8, r3
 800a5da:	270a      	movs	r7, #10
 800a5dc:	212b      	movs	r1, #43	; 0x2b
 800a5de:	3501      	adds	r5, #1
 800a5e0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a5e4:	9207      	str	r2, [sp, #28]
 800a5e6:	9314      	str	r3, [sp, #80]	; 0x50
 800a5e8:	462a      	mov	r2, r5
 800a5ea:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a5ee:	930b      	str	r3, [sp, #44]	; 0x2c
 800a5f0:	4613      	mov	r3, r2
 800a5f2:	930f      	str	r3, [sp, #60]	; 0x3c
 800a5f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5f6:	3b20      	subs	r3, #32
 800a5f8:	2b5a      	cmp	r3, #90	; 0x5a
 800a5fa:	f200 85a6 	bhi.w	800b14a <_vfprintf_r+0xcae>
 800a5fe:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a602:	007e      	.short	0x007e
 800a604:	05a405a4 	.word	0x05a405a4
 800a608:	05a40086 	.word	0x05a40086
 800a60c:	05a405a4 	.word	0x05a405a4
 800a610:	05a40065 	.word	0x05a40065
 800a614:	008905a4 	.word	0x008905a4
 800a618:	05a40093 	.word	0x05a40093
 800a61c:	00960090 	.word	0x00960090
 800a620:	00b205a4 	.word	0x00b205a4
 800a624:	00b500b5 	.word	0x00b500b5
 800a628:	00b500b5 	.word	0x00b500b5
 800a62c:	00b500b5 	.word	0x00b500b5
 800a630:	00b500b5 	.word	0x00b500b5
 800a634:	05a400b5 	.word	0x05a400b5
 800a638:	05a405a4 	.word	0x05a405a4
 800a63c:	05a405a4 	.word	0x05a405a4
 800a640:	05a405a4 	.word	0x05a405a4
 800a644:	05a4011f 	.word	0x05a4011f
 800a648:	00f500e2 	.word	0x00f500e2
 800a64c:	011f011f 	.word	0x011f011f
 800a650:	05a4011f 	.word	0x05a4011f
 800a654:	05a405a4 	.word	0x05a405a4
 800a658:	00c505a4 	.word	0x00c505a4
 800a65c:	05a405a4 	.word	0x05a405a4
 800a660:	05a40484 	.word	0x05a40484
 800a664:	05a405a4 	.word	0x05a405a4
 800a668:	05a404cb 	.word	0x05a404cb
 800a66c:	05a404ec 	.word	0x05a404ec
 800a670:	050b05a4 	.word	0x050b05a4
 800a674:	05a405a4 	.word	0x05a405a4
 800a678:	05a405a4 	.word	0x05a405a4
 800a67c:	05a405a4 	.word	0x05a405a4
 800a680:	05a405a4 	.word	0x05a405a4
 800a684:	05a4011f 	.word	0x05a4011f
 800a688:	00f700e2 	.word	0x00f700e2
 800a68c:	011f011f 	.word	0x011f011f
 800a690:	00c8011f 	.word	0x00c8011f
 800a694:	00dc00f7 	.word	0x00dc00f7
 800a698:	00d505a4 	.word	0x00d505a4
 800a69c:	046105a4 	.word	0x046105a4
 800a6a0:	04ba0486 	.word	0x04ba0486
 800a6a4:	05a400dc 	.word	0x05a400dc
 800a6a8:	007c04cb 	.word	0x007c04cb
 800a6ac:	05a404ee 	.word	0x05a404ee
 800a6b0:	052805a4 	.word	0x052805a4
 800a6b4:	007c05a4 	.word	0x007c05a4
 800a6b8:	4651      	mov	r1, sl
 800a6ba:	4658      	mov	r0, fp
 800a6bc:	aa26      	add	r2, sp, #152	; 0x98
 800a6be:	f003 fa7e 	bl	800dbbe <__sprint_r>
 800a6c2:	2800      	cmp	r0, #0
 800a6c4:	f040 8127 	bne.w	800a916 <_vfprintf_r+0x47a>
 800a6c8:	ac29      	add	r4, sp, #164	; 0xa4
 800a6ca:	e77b      	b.n	800a5c4 <_vfprintf_r+0x128>
 800a6cc:	4658      	mov	r0, fp
 800a6ce:	f002 fbe9 	bl	800cea4 <_localeconv_r>
 800a6d2:	6843      	ldr	r3, [r0, #4]
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	9319      	str	r3, [sp, #100]	; 0x64
 800a6d8:	f7f5 fd3a 	bl	8000150 <strlen>
 800a6dc:	9016      	str	r0, [sp, #88]	; 0x58
 800a6de:	4658      	mov	r0, fp
 800a6e0:	f002 fbe0 	bl	800cea4 <_localeconv_r>
 800a6e4:	6883      	ldr	r3, [r0, #8]
 800a6e6:	212b      	movs	r1, #43	; 0x2b
 800a6e8:	930e      	str	r3, [sp, #56]	; 0x38
 800a6ea:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a6ec:	b12b      	cbz	r3, 800a6fa <_vfprintf_r+0x25e>
 800a6ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6f0:	b11b      	cbz	r3, 800a6fa <_vfprintf_r+0x25e>
 800a6f2:	781b      	ldrb	r3, [r3, #0]
 800a6f4:	b10b      	cbz	r3, 800a6fa <_vfprintf_r+0x25e>
 800a6f6:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800a6fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a6fc:	e774      	b.n	800a5e8 <_vfprintf_r+0x14c>
 800a6fe:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a702:	2b00      	cmp	r3, #0
 800a704:	d1f9      	bne.n	800a6fa <_vfprintf_r+0x25e>
 800a706:	2320      	movs	r3, #32
 800a708:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a70c:	e7f5      	b.n	800a6fa <_vfprintf_r+0x25e>
 800a70e:	f048 0801 	orr.w	r8, r8, #1
 800a712:	e7f2      	b.n	800a6fa <_vfprintf_r+0x25e>
 800a714:	f856 3b04 	ldr.w	r3, [r6], #4
 800a718:	2b00      	cmp	r3, #0
 800a71a:	9314      	str	r3, [sp, #80]	; 0x50
 800a71c:	daed      	bge.n	800a6fa <_vfprintf_r+0x25e>
 800a71e:	425b      	negs	r3, r3
 800a720:	9314      	str	r3, [sp, #80]	; 0x50
 800a722:	f048 0804 	orr.w	r8, r8, #4
 800a726:	e7e8      	b.n	800a6fa <_vfprintf_r+0x25e>
 800a728:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800a72c:	e7e5      	b.n	800a6fa <_vfprintf_r+0x25e>
 800a72e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a730:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a734:	2a2a      	cmp	r2, #42	; 0x2a
 800a736:	920b      	str	r2, [sp, #44]	; 0x2c
 800a738:	d112      	bne.n	800a760 <_vfprintf_r+0x2c4>
 800a73a:	f856 0b04 	ldr.w	r0, [r6], #4
 800a73e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a740:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 800a744:	9207      	str	r2, [sp, #28]
 800a746:	e7d8      	b.n	800a6fa <_vfprintf_r+0x25e>
 800a748:	9807      	ldr	r0, [sp, #28]
 800a74a:	fb07 2200 	mla	r2, r7, r0, r2
 800a74e:	9207      	str	r2, [sp, #28]
 800a750:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a754:	920b      	str	r2, [sp, #44]	; 0x2c
 800a756:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a758:	3a30      	subs	r2, #48	; 0x30
 800a75a:	2a09      	cmp	r2, #9
 800a75c:	d9f4      	bls.n	800a748 <_vfprintf_r+0x2ac>
 800a75e:	e748      	b.n	800a5f2 <_vfprintf_r+0x156>
 800a760:	2200      	movs	r2, #0
 800a762:	9207      	str	r2, [sp, #28]
 800a764:	e7f7      	b.n	800a756 <_vfprintf_r+0x2ba>
 800a766:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800a76a:	e7c6      	b.n	800a6fa <_vfprintf_r+0x25e>
 800a76c:	2200      	movs	r2, #0
 800a76e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a770:	9214      	str	r2, [sp, #80]	; 0x50
 800a772:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a774:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a776:	3a30      	subs	r2, #48	; 0x30
 800a778:	fb07 2200 	mla	r2, r7, r0, r2
 800a77c:	9214      	str	r2, [sp, #80]	; 0x50
 800a77e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a782:	920b      	str	r2, [sp, #44]	; 0x2c
 800a784:	3a30      	subs	r2, #48	; 0x30
 800a786:	2a09      	cmp	r2, #9
 800a788:	d9f3      	bls.n	800a772 <_vfprintf_r+0x2d6>
 800a78a:	e732      	b.n	800a5f2 <_vfprintf_r+0x156>
 800a78c:	f048 0808 	orr.w	r8, r8, #8
 800a790:	e7b3      	b.n	800a6fa <_vfprintf_r+0x25e>
 800a792:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a794:	781b      	ldrb	r3, [r3, #0]
 800a796:	2b68      	cmp	r3, #104	; 0x68
 800a798:	bf01      	itttt	eq
 800a79a:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800a79c:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 800a7a0:	3301      	addeq	r3, #1
 800a7a2:	930f      	streq	r3, [sp, #60]	; 0x3c
 800a7a4:	bf18      	it	ne
 800a7a6:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800a7aa:	e7a6      	b.n	800a6fa <_vfprintf_r+0x25e>
 800a7ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a7ae:	781b      	ldrb	r3, [r3, #0]
 800a7b0:	2b6c      	cmp	r3, #108	; 0x6c
 800a7b2:	d105      	bne.n	800a7c0 <_vfprintf_r+0x324>
 800a7b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a7b6:	3301      	adds	r3, #1
 800a7b8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7ba:	f048 0820 	orr.w	r8, r8, #32
 800a7be:	e79c      	b.n	800a6fa <_vfprintf_r+0x25e>
 800a7c0:	f048 0810 	orr.w	r8, r8, #16
 800a7c4:	e799      	b.n	800a6fa <_vfprintf_r+0x25e>
 800a7c6:	4632      	mov	r2, r6
 800a7c8:	2000      	movs	r0, #0
 800a7ca:	f852 3b04 	ldr.w	r3, [r2], #4
 800a7ce:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800a7d2:	920a      	str	r2, [sp, #40]	; 0x28
 800a7d4:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800a7d8:	2301      	movs	r3, #1
 800a7da:	4607      	mov	r7, r0
 800a7dc:	4606      	mov	r6, r0
 800a7de:	4605      	mov	r5, r0
 800a7e0:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 800a7e4:	9307      	str	r3, [sp, #28]
 800a7e6:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800a7ea:	e1b4      	b.n	800ab56 <_vfprintf_r+0x6ba>
 800a7ec:	f048 0810 	orr.w	r8, r8, #16
 800a7f0:	f018 0f20 	tst.w	r8, #32
 800a7f4:	d011      	beq.n	800a81a <_vfprintf_r+0x37e>
 800a7f6:	3607      	adds	r6, #7
 800a7f8:	f026 0307 	bic.w	r3, r6, #7
 800a7fc:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a800:	930a      	str	r3, [sp, #40]	; 0x28
 800a802:	2e00      	cmp	r6, #0
 800a804:	f177 0300 	sbcs.w	r3, r7, #0
 800a808:	da05      	bge.n	800a816 <_vfprintf_r+0x37a>
 800a80a:	232d      	movs	r3, #45	; 0x2d
 800a80c:	4276      	negs	r6, r6
 800a80e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800a812:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a816:	2301      	movs	r3, #1
 800a818:	e388      	b.n	800af2c <_vfprintf_r+0xa90>
 800a81a:	1d33      	adds	r3, r6, #4
 800a81c:	f018 0f10 	tst.w	r8, #16
 800a820:	930a      	str	r3, [sp, #40]	; 0x28
 800a822:	d002      	beq.n	800a82a <_vfprintf_r+0x38e>
 800a824:	6836      	ldr	r6, [r6, #0]
 800a826:	17f7      	asrs	r7, r6, #31
 800a828:	e7eb      	b.n	800a802 <_vfprintf_r+0x366>
 800a82a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a82e:	6836      	ldr	r6, [r6, #0]
 800a830:	d001      	beq.n	800a836 <_vfprintf_r+0x39a>
 800a832:	b236      	sxth	r6, r6
 800a834:	e7f7      	b.n	800a826 <_vfprintf_r+0x38a>
 800a836:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a83a:	bf18      	it	ne
 800a83c:	b276      	sxtbne	r6, r6
 800a83e:	e7f2      	b.n	800a826 <_vfprintf_r+0x38a>
 800a840:	3607      	adds	r6, #7
 800a842:	f026 0307 	bic.w	r3, r6, #7
 800a846:	4619      	mov	r1, r3
 800a848:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800a84c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a850:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800a854:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800a858:	910a      	str	r1, [sp, #40]	; 0x28
 800a85a:	f04f 32ff 	mov.w	r2, #4294967295
 800a85e:	4630      	mov	r0, r6
 800a860:	4629      	mov	r1, r5
 800a862:	4b3c      	ldr	r3, [pc, #240]	; (800a954 <_vfprintf_r+0x4b8>)
 800a864:	f7f6 f8d2 	bl	8000a0c <__aeabi_dcmpun>
 800a868:	bb00      	cbnz	r0, 800a8ac <_vfprintf_r+0x410>
 800a86a:	f04f 32ff 	mov.w	r2, #4294967295
 800a86e:	4630      	mov	r0, r6
 800a870:	4629      	mov	r1, r5
 800a872:	4b38      	ldr	r3, [pc, #224]	; (800a954 <_vfprintf_r+0x4b8>)
 800a874:	f7f6 f8ac 	bl	80009d0 <__aeabi_dcmple>
 800a878:	b9c0      	cbnz	r0, 800a8ac <_vfprintf_r+0x410>
 800a87a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a87e:	2200      	movs	r2, #0
 800a880:	2300      	movs	r3, #0
 800a882:	f7f6 f89b 	bl	80009bc <__aeabi_dcmplt>
 800a886:	b110      	cbz	r0, 800a88e <_vfprintf_r+0x3f2>
 800a888:	232d      	movs	r3, #45	; 0x2d
 800a88a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a88e:	4a32      	ldr	r2, [pc, #200]	; (800a958 <_vfprintf_r+0x4bc>)
 800a890:	4832      	ldr	r0, [pc, #200]	; (800a95c <_vfprintf_r+0x4c0>)
 800a892:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a894:	2700      	movs	r7, #0
 800a896:	2b47      	cmp	r3, #71	; 0x47
 800a898:	bfd4      	ite	le
 800a89a:	4691      	movle	r9, r2
 800a89c:	4681      	movgt	r9, r0
 800a89e:	2303      	movs	r3, #3
 800a8a0:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800a8a4:	9307      	str	r3, [sp, #28]
 800a8a6:	463e      	mov	r6, r7
 800a8a8:	f001 b80e 	b.w	800b8c8 <_vfprintf_r+0x142c>
 800a8ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a8b0:	4610      	mov	r0, r2
 800a8b2:	4619      	mov	r1, r3
 800a8b4:	f7f6 f8aa 	bl	8000a0c <__aeabi_dcmpun>
 800a8b8:	4607      	mov	r7, r0
 800a8ba:	b148      	cbz	r0, 800a8d0 <_vfprintf_r+0x434>
 800a8bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a8be:	4a28      	ldr	r2, [pc, #160]	; (800a960 <_vfprintf_r+0x4c4>)
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	bfb8      	it	lt
 800a8c4:	232d      	movlt	r3, #45	; 0x2d
 800a8c6:	4827      	ldr	r0, [pc, #156]	; (800a964 <_vfprintf_r+0x4c8>)
 800a8c8:	bfb8      	it	lt
 800a8ca:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800a8ce:	e7e0      	b.n	800a892 <_vfprintf_r+0x3f6>
 800a8d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8d2:	f023 0320 	bic.w	r3, r3, #32
 800a8d6:	2b41      	cmp	r3, #65	; 0x41
 800a8d8:	930c      	str	r3, [sp, #48]	; 0x30
 800a8da:	d12e      	bne.n	800a93a <_vfprintf_r+0x49e>
 800a8dc:	2330      	movs	r3, #48	; 0x30
 800a8de:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800a8e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8e4:	f048 0802 	orr.w	r8, r8, #2
 800a8e8:	2b61      	cmp	r3, #97	; 0x61
 800a8ea:	bf0c      	ite	eq
 800a8ec:	2378      	moveq	r3, #120	; 0x78
 800a8ee:	2358      	movne	r3, #88	; 0x58
 800a8f0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800a8f4:	9b07      	ldr	r3, [sp, #28]
 800a8f6:	2b63      	cmp	r3, #99	; 0x63
 800a8f8:	dd36      	ble.n	800a968 <_vfprintf_r+0x4cc>
 800a8fa:	4658      	mov	r0, fp
 800a8fc:	1c59      	adds	r1, r3, #1
 800a8fe:	f7fe f85b 	bl	80089b8 <_malloc_r>
 800a902:	4681      	mov	r9, r0
 800a904:	2800      	cmp	r0, #0
 800a906:	f040 8201 	bne.w	800ad0c <_vfprintf_r+0x870>
 800a90a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a90e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a912:	f8aa 300c 	strh.w	r3, [sl, #12]
 800a916:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a91a:	07d9      	lsls	r1, r3, #31
 800a91c:	d407      	bmi.n	800a92e <_vfprintf_r+0x492>
 800a91e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a922:	059a      	lsls	r2, r3, #22
 800a924:	d403      	bmi.n	800a92e <_vfprintf_r+0x492>
 800a926:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a92a:	f002 fac2 	bl	800ceb2 <__retarget_lock_release_recursive>
 800a92e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a932:	065b      	lsls	r3, r3, #25
 800a934:	f57f adf8 	bpl.w	800a528 <_vfprintf_r+0x8c>
 800a938:	e5f3      	b.n	800a522 <_vfprintf_r+0x86>
 800a93a:	9b07      	ldr	r3, [sp, #28]
 800a93c:	3301      	adds	r3, #1
 800a93e:	f000 81e7 	beq.w	800ad10 <_vfprintf_r+0x874>
 800a942:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a944:	2b47      	cmp	r3, #71	; 0x47
 800a946:	d111      	bne.n	800a96c <_vfprintf_r+0x4d0>
 800a948:	9b07      	ldr	r3, [sp, #28]
 800a94a:	b97b      	cbnz	r3, 800a96c <_vfprintf_r+0x4d0>
 800a94c:	461f      	mov	r7, r3
 800a94e:	2301      	movs	r3, #1
 800a950:	9307      	str	r3, [sp, #28]
 800a952:	e00b      	b.n	800a96c <_vfprintf_r+0x4d0>
 800a954:	7fefffff 	.word	0x7fefffff
 800a958:	080105f0 	.word	0x080105f0
 800a95c:	080105f4 	.word	0x080105f4
 800a960:	080105f8 	.word	0x080105f8
 800a964:	080105fc 	.word	0x080105fc
 800a968:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800a96c:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800a970:	9315      	str	r3, [sp, #84]	; 0x54
 800a972:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a974:	1e1d      	subs	r5, r3, #0
 800a976:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a978:	9308      	str	r3, [sp, #32]
 800a97a:	bfb7      	itett	lt
 800a97c:	462b      	movlt	r3, r5
 800a97e:	2300      	movge	r3, #0
 800a980:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800a984:	232d      	movlt	r3, #45	; 0x2d
 800a986:	931c      	str	r3, [sp, #112]	; 0x70
 800a988:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a98a:	2b41      	cmp	r3, #65	; 0x41
 800a98c:	f040 81d8 	bne.w	800ad40 <_vfprintf_r+0x8a4>
 800a990:	aa20      	add	r2, sp, #128	; 0x80
 800a992:	4629      	mov	r1, r5
 800a994:	9808      	ldr	r0, [sp, #32]
 800a996:	f003 f80d 	bl	800d9b4 <frexp>
 800a99a:	2200      	movs	r2, #0
 800a99c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a9a0:	f7f5 fd9a 	bl	80004d8 <__aeabi_dmul>
 800a9a4:	4602      	mov	r2, r0
 800a9a6:	460b      	mov	r3, r1
 800a9a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	f7f5 fffa 	bl	80009a8 <__aeabi_dcmpeq>
 800a9b4:	b108      	cbz	r0, 800a9ba <_vfprintf_r+0x51e>
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	9320      	str	r3, [sp, #128]	; 0x80
 800a9ba:	4bb2      	ldr	r3, [pc, #712]	; (800ac84 <_vfprintf_r+0x7e8>)
 800a9bc:	4eb2      	ldr	r6, [pc, #712]	; (800ac88 <_vfprintf_r+0x7ec>)
 800a9be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a9c0:	464d      	mov	r5, r9
 800a9c2:	2a61      	cmp	r2, #97	; 0x61
 800a9c4:	bf18      	it	ne
 800a9c6:	461e      	movne	r6, r3
 800a9c8:	9b07      	ldr	r3, [sp, #28]
 800a9ca:	9617      	str	r6, [sp, #92]	; 0x5c
 800a9cc:	1e5e      	subs	r6, r3, #1
 800a9ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	4bad      	ldr	r3, [pc, #692]	; (800ac8c <_vfprintf_r+0x7f0>)
 800a9d6:	f7f5 fd7f 	bl	80004d8 <__aeabi_dmul>
 800a9da:	4602      	mov	r2, r0
 800a9dc:	460b      	mov	r3, r1
 800a9de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a9e2:	f7f6 f829 	bl	8000a38 <__aeabi_d2iz>
 800a9e6:	901d      	str	r0, [sp, #116]	; 0x74
 800a9e8:	f7f5 fd0c 	bl	8000404 <__aeabi_i2d>
 800a9ec:	4602      	mov	r2, r0
 800a9ee:	460b      	mov	r3, r1
 800a9f0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a9f4:	f7f5 fbb8 	bl	8000168 <__aeabi_dsub>
 800a9f8:	4602      	mov	r2, r0
 800a9fa:	460b      	mov	r3, r1
 800a9fc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800aa00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa02:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800aa04:	960d      	str	r6, [sp, #52]	; 0x34
 800aa06:	5c9b      	ldrb	r3, [r3, r2]
 800aa08:	f805 3b01 	strb.w	r3, [r5], #1
 800aa0c:	1c73      	adds	r3, r6, #1
 800aa0e:	d006      	beq.n	800aa1e <_vfprintf_r+0x582>
 800aa10:	2200      	movs	r2, #0
 800aa12:	2300      	movs	r3, #0
 800aa14:	3e01      	subs	r6, #1
 800aa16:	f7f5 ffc7 	bl	80009a8 <__aeabi_dcmpeq>
 800aa1a:	2800      	cmp	r0, #0
 800aa1c:	d0d7      	beq.n	800a9ce <_vfprintf_r+0x532>
 800aa1e:	2200      	movs	r2, #0
 800aa20:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aa24:	4b9a      	ldr	r3, [pc, #616]	; (800ac90 <_vfprintf_r+0x7f4>)
 800aa26:	f7f5 ffe7 	bl	80009f8 <__aeabi_dcmpgt>
 800aa2a:	b960      	cbnz	r0, 800aa46 <_vfprintf_r+0x5aa>
 800aa2c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aa30:	2200      	movs	r2, #0
 800aa32:	4b97      	ldr	r3, [pc, #604]	; (800ac90 <_vfprintf_r+0x7f4>)
 800aa34:	f7f5 ffb8 	bl	80009a8 <__aeabi_dcmpeq>
 800aa38:	2800      	cmp	r0, #0
 800aa3a:	f000 817c 	beq.w	800ad36 <_vfprintf_r+0x89a>
 800aa3e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aa40:	07da      	lsls	r2, r3, #31
 800aa42:	f140 8178 	bpl.w	800ad36 <_vfprintf_r+0x89a>
 800aa46:	2030      	movs	r0, #48	; 0x30
 800aa48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa4a:	9524      	str	r5, [sp, #144]	; 0x90
 800aa4c:	7bd9      	ldrb	r1, [r3, #15]
 800aa4e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800aa50:	1e53      	subs	r3, r2, #1
 800aa52:	9324      	str	r3, [sp, #144]	; 0x90
 800aa54:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800aa58:	428b      	cmp	r3, r1
 800aa5a:	f000 815b 	beq.w	800ad14 <_vfprintf_r+0x878>
 800aa5e:	2b39      	cmp	r3, #57	; 0x39
 800aa60:	bf0b      	itete	eq
 800aa62:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800aa64:	3301      	addne	r3, #1
 800aa66:	7a9b      	ldrbeq	r3, [r3, #10]
 800aa68:	b2db      	uxtbne	r3, r3
 800aa6a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800aa6e:	eba5 0309 	sub.w	r3, r5, r9
 800aa72:	9308      	str	r3, [sp, #32]
 800aa74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa76:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800aa78:	2b47      	cmp	r3, #71	; 0x47
 800aa7a:	f040 81ae 	bne.w	800adda <_vfprintf_r+0x93e>
 800aa7e:	1ceb      	adds	r3, r5, #3
 800aa80:	db03      	blt.n	800aa8a <_vfprintf_r+0x5ee>
 800aa82:	9b07      	ldr	r3, [sp, #28]
 800aa84:	429d      	cmp	r5, r3
 800aa86:	f340 81d3 	ble.w	800ae30 <_vfprintf_r+0x994>
 800aa8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa8c:	3b02      	subs	r3, #2
 800aa8e:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa90:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa92:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800aa96:	f021 0120 	bic.w	r1, r1, #32
 800aa9a:	2941      	cmp	r1, #65	; 0x41
 800aa9c:	bf08      	it	eq
 800aa9e:	320f      	addeq	r2, #15
 800aaa0:	f105 33ff 	add.w	r3, r5, #4294967295
 800aaa4:	bf06      	itte	eq
 800aaa6:	b2d2      	uxtbeq	r2, r2
 800aaa8:	2101      	moveq	r1, #1
 800aaaa:	2100      	movne	r1, #0
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800aab2:	bfb4      	ite	lt
 800aab4:	222d      	movlt	r2, #45	; 0x2d
 800aab6:	222b      	movge	r2, #43	; 0x2b
 800aab8:	9320      	str	r3, [sp, #128]	; 0x80
 800aaba:	bfb8      	it	lt
 800aabc:	f1c5 0301 	rsblt	r3, r5, #1
 800aac0:	2b09      	cmp	r3, #9
 800aac2:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800aac6:	f340 81a1 	ble.w	800ae0c <_vfprintf_r+0x970>
 800aaca:	260a      	movs	r6, #10
 800aacc:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800aad0:	fb93 f5f6 	sdiv	r5, r3, r6
 800aad4:	4611      	mov	r1, r2
 800aad6:	fb06 3015 	mls	r0, r6, r5, r3
 800aada:	3030      	adds	r0, #48	; 0x30
 800aadc:	f801 0c01 	strb.w	r0, [r1, #-1]
 800aae0:	4618      	mov	r0, r3
 800aae2:	2863      	cmp	r0, #99	; 0x63
 800aae4:	462b      	mov	r3, r5
 800aae6:	f102 32ff 	add.w	r2, r2, #4294967295
 800aaea:	dcf1      	bgt.n	800aad0 <_vfprintf_r+0x634>
 800aaec:	3330      	adds	r3, #48	; 0x30
 800aaee:	1e88      	subs	r0, r1, #2
 800aaf0:	f802 3c01 	strb.w	r3, [r2, #-1]
 800aaf4:	4603      	mov	r3, r0
 800aaf6:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800aafa:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800aafe:	42ab      	cmp	r3, r5
 800ab00:	f0c0 817f 	bcc.w	800ae02 <_vfprintf_r+0x966>
 800ab04:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800ab08:	1a52      	subs	r2, r2, r1
 800ab0a:	42a8      	cmp	r0, r5
 800ab0c:	bf88      	it	hi
 800ab0e:	2200      	movhi	r2, #0
 800ab10:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800ab14:	441a      	add	r2, r3
 800ab16:	ab22      	add	r3, sp, #136	; 0x88
 800ab18:	1ad3      	subs	r3, r2, r3
 800ab1a:	9a08      	ldr	r2, [sp, #32]
 800ab1c:	931a      	str	r3, [sp, #104]	; 0x68
 800ab1e:	2a01      	cmp	r2, #1
 800ab20:	4413      	add	r3, r2
 800ab22:	9307      	str	r3, [sp, #28]
 800ab24:	dc02      	bgt.n	800ab2c <_vfprintf_r+0x690>
 800ab26:	f018 0f01 	tst.w	r8, #1
 800ab2a:	d003      	beq.n	800ab34 <_vfprintf_r+0x698>
 800ab2c:	9b07      	ldr	r3, [sp, #28]
 800ab2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ab30:	4413      	add	r3, r2
 800ab32:	9307      	str	r3, [sp, #28]
 800ab34:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800ab38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab3c:	9315      	str	r3, [sp, #84]	; 0x54
 800ab3e:	2300      	movs	r3, #0
 800ab40:	461d      	mov	r5, r3
 800ab42:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800ab46:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ab48:	b113      	cbz	r3, 800ab50 <_vfprintf_r+0x6b4>
 800ab4a:	232d      	movs	r3, #45	; 0x2d
 800ab4c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800ab50:	2600      	movs	r6, #0
 800ab52:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800ab56:	9b07      	ldr	r3, [sp, #28]
 800ab58:	42b3      	cmp	r3, r6
 800ab5a:	bfb8      	it	lt
 800ab5c:	4633      	movlt	r3, r6
 800ab5e:	9315      	str	r3, [sp, #84]	; 0x54
 800ab60:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800ab64:	b113      	cbz	r3, 800ab6c <_vfprintf_r+0x6d0>
 800ab66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab68:	3301      	adds	r3, #1
 800ab6a:	9315      	str	r3, [sp, #84]	; 0x54
 800ab6c:	f018 0302 	ands.w	r3, r8, #2
 800ab70:	931c      	str	r3, [sp, #112]	; 0x70
 800ab72:	bf1e      	ittt	ne
 800ab74:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800ab76:	3302      	addne	r3, #2
 800ab78:	9315      	strne	r3, [sp, #84]	; 0x54
 800ab7a:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800ab7e:	931d      	str	r3, [sp, #116]	; 0x74
 800ab80:	d121      	bne.n	800abc6 <_vfprintf_r+0x72a>
 800ab82:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800ab86:	1a9b      	subs	r3, r3, r2
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	9317      	str	r3, [sp, #92]	; 0x5c
 800ab8c:	dd1b      	ble.n	800abc6 <_vfprintf_r+0x72a>
 800ab8e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800ab92:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ab94:	3301      	adds	r3, #1
 800ab96:	2810      	cmp	r0, #16
 800ab98:	483e      	ldr	r0, [pc, #248]	; (800ac94 <_vfprintf_r+0x7f8>)
 800ab9a:	f104 0108 	add.w	r1, r4, #8
 800ab9e:	6020      	str	r0, [r4, #0]
 800aba0:	f300 82df 	bgt.w	800b162 <_vfprintf_r+0xcc6>
 800aba4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800aba6:	2b07      	cmp	r3, #7
 800aba8:	4402      	add	r2, r0
 800abaa:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800abae:	6060      	str	r0, [r4, #4]
 800abb0:	f340 82ec 	ble.w	800b18c <_vfprintf_r+0xcf0>
 800abb4:	4651      	mov	r1, sl
 800abb6:	4658      	mov	r0, fp
 800abb8:	aa26      	add	r2, sp, #152	; 0x98
 800abba:	f003 f800 	bl	800dbbe <__sprint_r>
 800abbe:	2800      	cmp	r0, #0
 800abc0:	f040 8622 	bne.w	800b808 <_vfprintf_r+0x136c>
 800abc4:	ac29      	add	r4, sp, #164	; 0xa4
 800abc6:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800abca:	b173      	cbz	r3, 800abea <_vfprintf_r+0x74e>
 800abcc:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800abd0:	6023      	str	r3, [r4, #0]
 800abd2:	2301      	movs	r3, #1
 800abd4:	6063      	str	r3, [r4, #4]
 800abd6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800abd8:	3301      	adds	r3, #1
 800abda:	9328      	str	r3, [sp, #160]	; 0xa0
 800abdc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800abde:	3301      	adds	r3, #1
 800abe0:	2b07      	cmp	r3, #7
 800abe2:	9327      	str	r3, [sp, #156]	; 0x9c
 800abe4:	f300 82d4 	bgt.w	800b190 <_vfprintf_r+0xcf4>
 800abe8:	3408      	adds	r4, #8
 800abea:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800abec:	b16b      	cbz	r3, 800ac0a <_vfprintf_r+0x76e>
 800abee:	ab1f      	add	r3, sp, #124	; 0x7c
 800abf0:	6023      	str	r3, [r4, #0]
 800abf2:	2302      	movs	r3, #2
 800abf4:	6063      	str	r3, [r4, #4]
 800abf6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800abf8:	3302      	adds	r3, #2
 800abfa:	9328      	str	r3, [sp, #160]	; 0xa0
 800abfc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800abfe:	3301      	adds	r3, #1
 800ac00:	2b07      	cmp	r3, #7
 800ac02:	9327      	str	r3, [sp, #156]	; 0x9c
 800ac04:	f300 82ce 	bgt.w	800b1a4 <_vfprintf_r+0xd08>
 800ac08:	3408      	adds	r4, #8
 800ac0a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ac0c:	2b80      	cmp	r3, #128	; 0x80
 800ac0e:	d121      	bne.n	800ac54 <_vfprintf_r+0x7b8>
 800ac10:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800ac14:	1a9b      	subs	r3, r3, r2
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	9317      	str	r3, [sp, #92]	; 0x5c
 800ac1a:	dd1b      	ble.n	800ac54 <_vfprintf_r+0x7b8>
 800ac1c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800ac20:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ac22:	3301      	adds	r3, #1
 800ac24:	2810      	cmp	r0, #16
 800ac26:	481c      	ldr	r0, [pc, #112]	; (800ac98 <_vfprintf_r+0x7fc>)
 800ac28:	f104 0108 	add.w	r1, r4, #8
 800ac2c:	6020      	str	r0, [r4, #0]
 800ac2e:	f300 82c3 	bgt.w	800b1b8 <_vfprintf_r+0xd1c>
 800ac32:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ac34:	2b07      	cmp	r3, #7
 800ac36:	4402      	add	r2, r0
 800ac38:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ac3c:	6060      	str	r0, [r4, #4]
 800ac3e:	f340 82d0 	ble.w	800b1e2 <_vfprintf_r+0xd46>
 800ac42:	4651      	mov	r1, sl
 800ac44:	4658      	mov	r0, fp
 800ac46:	aa26      	add	r2, sp, #152	; 0x98
 800ac48:	f002 ffb9 	bl	800dbbe <__sprint_r>
 800ac4c:	2800      	cmp	r0, #0
 800ac4e:	f040 85db 	bne.w	800b808 <_vfprintf_r+0x136c>
 800ac52:	ac29      	add	r4, sp, #164	; 0xa4
 800ac54:	9b07      	ldr	r3, [sp, #28]
 800ac56:	1af6      	subs	r6, r6, r3
 800ac58:	2e00      	cmp	r6, #0
 800ac5a:	dd28      	ble.n	800acae <_vfprintf_r+0x812>
 800ac5c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800ac60:	480d      	ldr	r0, [pc, #52]	; (800ac98 <_vfprintf_r+0x7fc>)
 800ac62:	2e10      	cmp	r6, #16
 800ac64:	f103 0301 	add.w	r3, r3, #1
 800ac68:	f104 0108 	add.w	r1, r4, #8
 800ac6c:	6020      	str	r0, [r4, #0]
 800ac6e:	f300 82ba 	bgt.w	800b1e6 <_vfprintf_r+0xd4a>
 800ac72:	6066      	str	r6, [r4, #4]
 800ac74:	2b07      	cmp	r3, #7
 800ac76:	4416      	add	r6, r2
 800ac78:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800ac7c:	f340 82c6 	ble.w	800b20c <_vfprintf_r+0xd70>
 800ac80:	e00c      	b.n	800ac9c <_vfprintf_r+0x800>
 800ac82:	bf00      	nop
 800ac84:	08010611 	.word	0x08010611
 800ac88:	08010600 	.word	0x08010600
 800ac8c:	40300000 	.word	0x40300000
 800ac90:	3fe00000 	.word	0x3fe00000
 800ac94:	08010644 	.word	0x08010644
 800ac98:	08010654 	.word	0x08010654
 800ac9c:	4651      	mov	r1, sl
 800ac9e:	4658      	mov	r0, fp
 800aca0:	aa26      	add	r2, sp, #152	; 0x98
 800aca2:	f002 ff8c 	bl	800dbbe <__sprint_r>
 800aca6:	2800      	cmp	r0, #0
 800aca8:	f040 85ae 	bne.w	800b808 <_vfprintf_r+0x136c>
 800acac:	ac29      	add	r4, sp, #164	; 0xa4
 800acae:	f418 7f80 	tst.w	r8, #256	; 0x100
 800acb2:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800acb4:	f040 82b0 	bne.w	800b218 <_vfprintf_r+0xd7c>
 800acb8:	9b07      	ldr	r3, [sp, #28]
 800acba:	f8c4 9000 	str.w	r9, [r4]
 800acbe:	441e      	add	r6, r3
 800acc0:	6063      	str	r3, [r4, #4]
 800acc2:	9628      	str	r6, [sp, #160]	; 0xa0
 800acc4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800acc6:	3301      	adds	r3, #1
 800acc8:	2b07      	cmp	r3, #7
 800acca:	9327      	str	r3, [sp, #156]	; 0x9c
 800accc:	f300 82ea 	bgt.w	800b2a4 <_vfprintf_r+0xe08>
 800acd0:	3408      	adds	r4, #8
 800acd2:	f018 0f04 	tst.w	r8, #4
 800acd6:	f040 8578 	bne.w	800b7ca <_vfprintf_r+0x132e>
 800acda:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800acde:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ace0:	428a      	cmp	r2, r1
 800ace2:	bfac      	ite	ge
 800ace4:	189b      	addge	r3, r3, r2
 800ace6:	185b      	addlt	r3, r3, r1
 800ace8:	9313      	str	r3, [sp, #76]	; 0x4c
 800acea:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800acec:	b13b      	cbz	r3, 800acfe <_vfprintf_r+0x862>
 800acee:	4651      	mov	r1, sl
 800acf0:	4658      	mov	r0, fp
 800acf2:	aa26      	add	r2, sp, #152	; 0x98
 800acf4:	f002 ff63 	bl	800dbbe <__sprint_r>
 800acf8:	2800      	cmp	r0, #0
 800acfa:	f040 8585 	bne.w	800b808 <_vfprintf_r+0x136c>
 800acfe:	2300      	movs	r3, #0
 800ad00:	9327      	str	r3, [sp, #156]	; 0x9c
 800ad02:	2f00      	cmp	r7, #0
 800ad04:	f040 859c 	bne.w	800b840 <_vfprintf_r+0x13a4>
 800ad08:	ac29      	add	r4, sp, #164	; 0xa4
 800ad0a:	e0e7      	b.n	800aedc <_vfprintf_r+0xa40>
 800ad0c:	4607      	mov	r7, r0
 800ad0e:	e62d      	b.n	800a96c <_vfprintf_r+0x4d0>
 800ad10:	2306      	movs	r3, #6
 800ad12:	e61d      	b.n	800a950 <_vfprintf_r+0x4b4>
 800ad14:	f802 0c01 	strb.w	r0, [r2, #-1]
 800ad18:	e699      	b.n	800aa4e <_vfprintf_r+0x5b2>
 800ad1a:	f803 0b01 	strb.w	r0, [r3], #1
 800ad1e:	1aca      	subs	r2, r1, r3
 800ad20:	2a00      	cmp	r2, #0
 800ad22:	dafa      	bge.n	800ad1a <_vfprintf_r+0x87e>
 800ad24:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ad26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad28:	3201      	adds	r2, #1
 800ad2a:	f103 0301 	add.w	r3, r3, #1
 800ad2e:	bfb8      	it	lt
 800ad30:	2300      	movlt	r3, #0
 800ad32:	441d      	add	r5, r3
 800ad34:	e69b      	b.n	800aa6e <_vfprintf_r+0x5d2>
 800ad36:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ad38:	462b      	mov	r3, r5
 800ad3a:	2030      	movs	r0, #48	; 0x30
 800ad3c:	18a9      	adds	r1, r5, r2
 800ad3e:	e7ee      	b.n	800ad1e <_vfprintf_r+0x882>
 800ad40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad42:	2b46      	cmp	r3, #70	; 0x46
 800ad44:	d005      	beq.n	800ad52 <_vfprintf_r+0x8b6>
 800ad46:	2b45      	cmp	r3, #69	; 0x45
 800ad48:	d11b      	bne.n	800ad82 <_vfprintf_r+0x8e6>
 800ad4a:	9b07      	ldr	r3, [sp, #28]
 800ad4c:	1c5e      	adds	r6, r3, #1
 800ad4e:	2302      	movs	r3, #2
 800ad50:	e001      	b.n	800ad56 <_vfprintf_r+0x8ba>
 800ad52:	2303      	movs	r3, #3
 800ad54:	9e07      	ldr	r6, [sp, #28]
 800ad56:	aa24      	add	r2, sp, #144	; 0x90
 800ad58:	9204      	str	r2, [sp, #16]
 800ad5a:	aa21      	add	r2, sp, #132	; 0x84
 800ad5c:	9203      	str	r2, [sp, #12]
 800ad5e:	aa20      	add	r2, sp, #128	; 0x80
 800ad60:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800ad64:	9300      	str	r3, [sp, #0]
 800ad66:	4658      	mov	r0, fp
 800ad68:	462b      	mov	r3, r5
 800ad6a:	9a08      	ldr	r2, [sp, #32]
 800ad6c:	f000 ff28 	bl	800bbc0 <_dtoa_r>
 800ad70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad72:	4681      	mov	r9, r0
 800ad74:	2b47      	cmp	r3, #71	; 0x47
 800ad76:	d106      	bne.n	800ad86 <_vfprintf_r+0x8ea>
 800ad78:	f018 0f01 	tst.w	r8, #1
 800ad7c:	d103      	bne.n	800ad86 <_vfprintf_r+0x8ea>
 800ad7e:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800ad80:	e675      	b.n	800aa6e <_vfprintf_r+0x5d2>
 800ad82:	9e07      	ldr	r6, [sp, #28]
 800ad84:	e7e3      	b.n	800ad4e <_vfprintf_r+0x8b2>
 800ad86:	eb09 0306 	add.w	r3, r9, r6
 800ad8a:	930d      	str	r3, [sp, #52]	; 0x34
 800ad8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad8e:	2b46      	cmp	r3, #70	; 0x46
 800ad90:	d111      	bne.n	800adb6 <_vfprintf_r+0x91a>
 800ad92:	f899 3000 	ldrb.w	r3, [r9]
 800ad96:	2b30      	cmp	r3, #48	; 0x30
 800ad98:	d109      	bne.n	800adae <_vfprintf_r+0x912>
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	4629      	mov	r1, r5
 800ada0:	9808      	ldr	r0, [sp, #32]
 800ada2:	f7f5 fe01 	bl	80009a8 <__aeabi_dcmpeq>
 800ada6:	b910      	cbnz	r0, 800adae <_vfprintf_r+0x912>
 800ada8:	f1c6 0601 	rsb	r6, r6, #1
 800adac:	9620      	str	r6, [sp, #128]	; 0x80
 800adae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800adb0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800adb2:	441a      	add	r2, r3
 800adb4:	920d      	str	r2, [sp, #52]	; 0x34
 800adb6:	2200      	movs	r2, #0
 800adb8:	2300      	movs	r3, #0
 800adba:	4629      	mov	r1, r5
 800adbc:	9808      	ldr	r0, [sp, #32]
 800adbe:	f7f5 fdf3 	bl	80009a8 <__aeabi_dcmpeq>
 800adc2:	b108      	cbz	r0, 800adc8 <_vfprintf_r+0x92c>
 800adc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800adc6:	9324      	str	r3, [sp, #144]	; 0x90
 800adc8:	2230      	movs	r2, #48	; 0x30
 800adca:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800adcc:	990d      	ldr	r1, [sp, #52]	; 0x34
 800adce:	4299      	cmp	r1, r3
 800add0:	d9d5      	bls.n	800ad7e <_vfprintf_r+0x8e2>
 800add2:	1c59      	adds	r1, r3, #1
 800add4:	9124      	str	r1, [sp, #144]	; 0x90
 800add6:	701a      	strb	r2, [r3, #0]
 800add8:	e7f7      	b.n	800adca <_vfprintf_r+0x92e>
 800adda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800addc:	2b46      	cmp	r3, #70	; 0x46
 800adde:	f47f ae57 	bne.w	800aa90 <_vfprintf_r+0x5f4>
 800ade2:	9a07      	ldr	r2, [sp, #28]
 800ade4:	f008 0301 	and.w	r3, r8, #1
 800ade8:	2d00      	cmp	r5, #0
 800adea:	ea43 0302 	orr.w	r3, r3, r2
 800adee:	dd1a      	ble.n	800ae26 <_vfprintf_r+0x98a>
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d034      	beq.n	800ae5e <_vfprintf_r+0x9c2>
 800adf4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800adf6:	18eb      	adds	r3, r5, r3
 800adf8:	441a      	add	r2, r3
 800adfa:	9207      	str	r2, [sp, #28]
 800adfc:	2366      	movs	r3, #102	; 0x66
 800adfe:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae00:	e033      	b.n	800ae6a <_vfprintf_r+0x9ce>
 800ae02:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ae06:	f802 6b01 	strb.w	r6, [r2], #1
 800ae0a:	e678      	b.n	800aafe <_vfprintf_r+0x662>
 800ae0c:	b941      	cbnz	r1, 800ae20 <_vfprintf_r+0x984>
 800ae0e:	2230      	movs	r2, #48	; 0x30
 800ae10:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800ae14:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800ae18:	3330      	adds	r3, #48	; 0x30
 800ae1a:	f802 3b01 	strb.w	r3, [r2], #1
 800ae1e:	e67a      	b.n	800ab16 <_vfprintf_r+0x67a>
 800ae20:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800ae24:	e7f8      	b.n	800ae18 <_vfprintf_r+0x97c>
 800ae26:	b1e3      	cbz	r3, 800ae62 <_vfprintf_r+0x9c6>
 800ae28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ae2a:	9a07      	ldr	r2, [sp, #28]
 800ae2c:	3301      	adds	r3, #1
 800ae2e:	e7e3      	b.n	800adf8 <_vfprintf_r+0x95c>
 800ae30:	9b08      	ldr	r3, [sp, #32]
 800ae32:	429d      	cmp	r5, r3
 800ae34:	db07      	blt.n	800ae46 <_vfprintf_r+0x9aa>
 800ae36:	f018 0f01 	tst.w	r8, #1
 800ae3a:	d02d      	beq.n	800ae98 <_vfprintf_r+0x9fc>
 800ae3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ae3e:	18eb      	adds	r3, r5, r3
 800ae40:	9307      	str	r3, [sp, #28]
 800ae42:	2367      	movs	r3, #103	; 0x67
 800ae44:	e7db      	b.n	800adfe <_vfprintf_r+0x962>
 800ae46:	9b08      	ldr	r3, [sp, #32]
 800ae48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ae4a:	2d00      	cmp	r5, #0
 800ae4c:	4413      	add	r3, r2
 800ae4e:	9307      	str	r3, [sp, #28]
 800ae50:	dcf7      	bgt.n	800ae42 <_vfprintf_r+0x9a6>
 800ae52:	9a07      	ldr	r2, [sp, #28]
 800ae54:	f1c5 0301 	rsb	r3, r5, #1
 800ae58:	441a      	add	r2, r3
 800ae5a:	4613      	mov	r3, r2
 800ae5c:	e7f0      	b.n	800ae40 <_vfprintf_r+0x9a4>
 800ae5e:	9507      	str	r5, [sp, #28]
 800ae60:	e7cc      	b.n	800adfc <_vfprintf_r+0x960>
 800ae62:	2366      	movs	r3, #102	; 0x66
 800ae64:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae66:	2301      	movs	r3, #1
 800ae68:	9307      	str	r3, [sp, #28]
 800ae6a:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800ae6e:	930d      	str	r3, [sp, #52]	; 0x34
 800ae70:	d025      	beq.n	800aebe <_vfprintf_r+0xa22>
 800ae72:	2300      	movs	r3, #0
 800ae74:	2d00      	cmp	r5, #0
 800ae76:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800ae7a:	f77f ae64 	ble.w	800ab46 <_vfprintf_r+0x6aa>
 800ae7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae80:	781b      	ldrb	r3, [r3, #0]
 800ae82:	2bff      	cmp	r3, #255	; 0xff
 800ae84:	d10a      	bne.n	800ae9c <_vfprintf_r+0xa00>
 800ae86:	9907      	ldr	r1, [sp, #28]
 800ae88:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ae8c:	4413      	add	r3, r2
 800ae8e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ae90:	fb02 1303 	mla	r3, r2, r3, r1
 800ae94:	9307      	str	r3, [sp, #28]
 800ae96:	e656      	b.n	800ab46 <_vfprintf_r+0x6aa>
 800ae98:	9507      	str	r5, [sp, #28]
 800ae9a:	e7d2      	b.n	800ae42 <_vfprintf_r+0x9a6>
 800ae9c:	42ab      	cmp	r3, r5
 800ae9e:	daf2      	bge.n	800ae86 <_vfprintf_r+0x9ea>
 800aea0:	1aed      	subs	r5, r5, r3
 800aea2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aea4:	785b      	ldrb	r3, [r3, #1]
 800aea6:	b133      	cbz	r3, 800aeb6 <_vfprintf_r+0xa1a>
 800aea8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aeaa:	3301      	adds	r3, #1
 800aeac:	930d      	str	r3, [sp, #52]	; 0x34
 800aeae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aeb0:	3301      	adds	r3, #1
 800aeb2:	930e      	str	r3, [sp, #56]	; 0x38
 800aeb4:	e7e3      	b.n	800ae7e <_vfprintf_r+0x9e2>
 800aeb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aeb8:	3301      	adds	r3, #1
 800aeba:	930c      	str	r3, [sp, #48]	; 0x30
 800aebc:	e7df      	b.n	800ae7e <_vfprintf_r+0x9e2>
 800aebe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aec0:	930c      	str	r3, [sp, #48]	; 0x30
 800aec2:	e640      	b.n	800ab46 <_vfprintf_r+0x6aa>
 800aec4:	4632      	mov	r2, r6
 800aec6:	f852 3b04 	ldr.w	r3, [r2], #4
 800aeca:	f018 0f20 	tst.w	r8, #32
 800aece:	920a      	str	r2, [sp, #40]	; 0x28
 800aed0:	d009      	beq.n	800aee6 <_vfprintf_r+0xa4a>
 800aed2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aed4:	4610      	mov	r0, r2
 800aed6:	17d1      	asrs	r1, r2, #31
 800aed8:	e9c3 0100 	strd	r0, r1, [r3]
 800aedc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800aede:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800aee2:	f7ff bb5a 	b.w	800a59a <_vfprintf_r+0xfe>
 800aee6:	f018 0f10 	tst.w	r8, #16
 800aeea:	d002      	beq.n	800aef2 <_vfprintf_r+0xa56>
 800aeec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aeee:	601a      	str	r2, [r3, #0]
 800aef0:	e7f4      	b.n	800aedc <_vfprintf_r+0xa40>
 800aef2:	f018 0f40 	tst.w	r8, #64	; 0x40
 800aef6:	d002      	beq.n	800aefe <_vfprintf_r+0xa62>
 800aef8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aefa:	801a      	strh	r2, [r3, #0]
 800aefc:	e7ee      	b.n	800aedc <_vfprintf_r+0xa40>
 800aefe:	f418 7f00 	tst.w	r8, #512	; 0x200
 800af02:	d0f3      	beq.n	800aeec <_vfprintf_r+0xa50>
 800af04:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800af06:	701a      	strb	r2, [r3, #0]
 800af08:	e7e8      	b.n	800aedc <_vfprintf_r+0xa40>
 800af0a:	f048 0810 	orr.w	r8, r8, #16
 800af0e:	f018 0f20 	tst.w	r8, #32
 800af12:	d01e      	beq.n	800af52 <_vfprintf_r+0xab6>
 800af14:	3607      	adds	r6, #7
 800af16:	f026 0307 	bic.w	r3, r6, #7
 800af1a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800af1e:	930a      	str	r3, [sp, #40]	; 0x28
 800af20:	2300      	movs	r3, #0
 800af22:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800af26:	2200      	movs	r2, #0
 800af28:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800af2c:	9a07      	ldr	r2, [sp, #28]
 800af2e:	3201      	adds	r2, #1
 800af30:	f000 849b 	beq.w	800b86a <_vfprintf_r+0x13ce>
 800af34:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800af38:	920c      	str	r2, [sp, #48]	; 0x30
 800af3a:	ea56 0207 	orrs.w	r2, r6, r7
 800af3e:	f040 849a 	bne.w	800b876 <_vfprintf_r+0x13da>
 800af42:	9a07      	ldr	r2, [sp, #28]
 800af44:	2a00      	cmp	r2, #0
 800af46:	f000 80f5 	beq.w	800b134 <_vfprintf_r+0xc98>
 800af4a:	2b01      	cmp	r3, #1
 800af4c:	f040 8496 	bne.w	800b87c <_vfprintf_r+0x13e0>
 800af50:	e097      	b.n	800b082 <_vfprintf_r+0xbe6>
 800af52:	1d33      	adds	r3, r6, #4
 800af54:	f018 0f10 	tst.w	r8, #16
 800af58:	930a      	str	r3, [sp, #40]	; 0x28
 800af5a:	d001      	beq.n	800af60 <_vfprintf_r+0xac4>
 800af5c:	6836      	ldr	r6, [r6, #0]
 800af5e:	e003      	b.n	800af68 <_vfprintf_r+0xacc>
 800af60:	f018 0f40 	tst.w	r8, #64	; 0x40
 800af64:	d002      	beq.n	800af6c <_vfprintf_r+0xad0>
 800af66:	8836      	ldrh	r6, [r6, #0]
 800af68:	2700      	movs	r7, #0
 800af6a:	e7d9      	b.n	800af20 <_vfprintf_r+0xa84>
 800af6c:	f418 7f00 	tst.w	r8, #512	; 0x200
 800af70:	d0f4      	beq.n	800af5c <_vfprintf_r+0xac0>
 800af72:	7836      	ldrb	r6, [r6, #0]
 800af74:	e7f8      	b.n	800af68 <_vfprintf_r+0xacc>
 800af76:	4633      	mov	r3, r6
 800af78:	f853 6b04 	ldr.w	r6, [r3], #4
 800af7c:	2278      	movs	r2, #120	; 0x78
 800af7e:	930a      	str	r3, [sp, #40]	; 0x28
 800af80:	f647 0330 	movw	r3, #30768	; 0x7830
 800af84:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800af88:	4ba1      	ldr	r3, [pc, #644]	; (800b210 <_vfprintf_r+0xd74>)
 800af8a:	2700      	movs	r7, #0
 800af8c:	931b      	str	r3, [sp, #108]	; 0x6c
 800af8e:	f048 0802 	orr.w	r8, r8, #2
 800af92:	2302      	movs	r3, #2
 800af94:	920b      	str	r2, [sp, #44]	; 0x2c
 800af96:	e7c6      	b.n	800af26 <_vfprintf_r+0xa8a>
 800af98:	4633      	mov	r3, r6
 800af9a:	2500      	movs	r5, #0
 800af9c:	f853 9b04 	ldr.w	r9, [r3], #4
 800afa0:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800afa4:	930a      	str	r3, [sp, #40]	; 0x28
 800afa6:	9b07      	ldr	r3, [sp, #28]
 800afa8:	1c5e      	adds	r6, r3, #1
 800afaa:	d010      	beq.n	800afce <_vfprintf_r+0xb32>
 800afac:	461a      	mov	r2, r3
 800afae:	4629      	mov	r1, r5
 800afb0:	4648      	mov	r0, r9
 800afb2:	f001 ffeb 	bl	800cf8c <memchr>
 800afb6:	4607      	mov	r7, r0
 800afb8:	2800      	cmp	r0, #0
 800afba:	f43f ac74 	beq.w	800a8a6 <_vfprintf_r+0x40a>
 800afbe:	eba0 0309 	sub.w	r3, r0, r9
 800afc2:	462f      	mov	r7, r5
 800afc4:	462e      	mov	r6, r5
 800afc6:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800afca:	9307      	str	r3, [sp, #28]
 800afcc:	e5c3      	b.n	800ab56 <_vfprintf_r+0x6ba>
 800afce:	4648      	mov	r0, r9
 800afd0:	f7f5 f8be 	bl	8000150 <strlen>
 800afd4:	462f      	mov	r7, r5
 800afd6:	9007      	str	r0, [sp, #28]
 800afd8:	e465      	b.n	800a8a6 <_vfprintf_r+0x40a>
 800afda:	f048 0810 	orr.w	r8, r8, #16
 800afde:	f018 0f20 	tst.w	r8, #32
 800afe2:	d007      	beq.n	800aff4 <_vfprintf_r+0xb58>
 800afe4:	3607      	adds	r6, #7
 800afe6:	f026 0307 	bic.w	r3, r6, #7
 800afea:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800afee:	930a      	str	r3, [sp, #40]	; 0x28
 800aff0:	2301      	movs	r3, #1
 800aff2:	e798      	b.n	800af26 <_vfprintf_r+0xa8a>
 800aff4:	1d33      	adds	r3, r6, #4
 800aff6:	f018 0f10 	tst.w	r8, #16
 800affa:	930a      	str	r3, [sp, #40]	; 0x28
 800affc:	d001      	beq.n	800b002 <_vfprintf_r+0xb66>
 800affe:	6836      	ldr	r6, [r6, #0]
 800b000:	e003      	b.n	800b00a <_vfprintf_r+0xb6e>
 800b002:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b006:	d002      	beq.n	800b00e <_vfprintf_r+0xb72>
 800b008:	8836      	ldrh	r6, [r6, #0]
 800b00a:	2700      	movs	r7, #0
 800b00c:	e7f0      	b.n	800aff0 <_vfprintf_r+0xb54>
 800b00e:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b012:	d0f4      	beq.n	800affe <_vfprintf_r+0xb62>
 800b014:	7836      	ldrb	r6, [r6, #0]
 800b016:	e7f8      	b.n	800b00a <_vfprintf_r+0xb6e>
 800b018:	4b7e      	ldr	r3, [pc, #504]	; (800b214 <_vfprintf_r+0xd78>)
 800b01a:	f018 0f20 	tst.w	r8, #32
 800b01e:	931b      	str	r3, [sp, #108]	; 0x6c
 800b020:	d019      	beq.n	800b056 <_vfprintf_r+0xbba>
 800b022:	3607      	adds	r6, #7
 800b024:	f026 0307 	bic.w	r3, r6, #7
 800b028:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b02c:	930a      	str	r3, [sp, #40]	; 0x28
 800b02e:	f018 0f01 	tst.w	r8, #1
 800b032:	d00a      	beq.n	800b04a <_vfprintf_r+0xbae>
 800b034:	ea56 0307 	orrs.w	r3, r6, r7
 800b038:	d007      	beq.n	800b04a <_vfprintf_r+0xbae>
 800b03a:	2330      	movs	r3, #48	; 0x30
 800b03c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800b040:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b042:	f048 0802 	orr.w	r8, r8, #2
 800b046:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800b04a:	2302      	movs	r3, #2
 800b04c:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800b050:	e769      	b.n	800af26 <_vfprintf_r+0xa8a>
 800b052:	4b6f      	ldr	r3, [pc, #444]	; (800b210 <_vfprintf_r+0xd74>)
 800b054:	e7e1      	b.n	800b01a <_vfprintf_r+0xb7e>
 800b056:	1d33      	adds	r3, r6, #4
 800b058:	f018 0f10 	tst.w	r8, #16
 800b05c:	930a      	str	r3, [sp, #40]	; 0x28
 800b05e:	d001      	beq.n	800b064 <_vfprintf_r+0xbc8>
 800b060:	6836      	ldr	r6, [r6, #0]
 800b062:	e003      	b.n	800b06c <_vfprintf_r+0xbd0>
 800b064:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b068:	d002      	beq.n	800b070 <_vfprintf_r+0xbd4>
 800b06a:	8836      	ldrh	r6, [r6, #0]
 800b06c:	2700      	movs	r7, #0
 800b06e:	e7de      	b.n	800b02e <_vfprintf_r+0xb92>
 800b070:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b074:	d0f4      	beq.n	800b060 <_vfprintf_r+0xbc4>
 800b076:	7836      	ldrb	r6, [r6, #0]
 800b078:	e7f8      	b.n	800b06c <_vfprintf_r+0xbd0>
 800b07a:	2f00      	cmp	r7, #0
 800b07c:	bf08      	it	eq
 800b07e:	2e0a      	cmpeq	r6, #10
 800b080:	d206      	bcs.n	800b090 <_vfprintf_r+0xbf4>
 800b082:	3630      	adds	r6, #48	; 0x30
 800b084:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800b088:	f20d 1947 	addw	r9, sp, #327	; 0x147
 800b08c:	f000 bc14 	b.w	800b8b8 <_vfprintf_r+0x141c>
 800b090:	2300      	movs	r3, #0
 800b092:	9308      	str	r3, [sp, #32]
 800b094:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b096:	ad52      	add	r5, sp, #328	; 0x148
 800b098:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800b09c:	220a      	movs	r2, #10
 800b09e:	2300      	movs	r3, #0
 800b0a0:	4630      	mov	r0, r6
 800b0a2:	4639      	mov	r1, r7
 800b0a4:	f7f5 ff14 	bl	8000ed0 <__aeabi_uldivmod>
 800b0a8:	9b08      	ldr	r3, [sp, #32]
 800b0aa:	3230      	adds	r2, #48	; 0x30
 800b0ac:	3301      	adds	r3, #1
 800b0ae:	f105 39ff 	add.w	r9, r5, #4294967295
 800b0b2:	f805 2c01 	strb.w	r2, [r5, #-1]
 800b0b6:	9308      	str	r3, [sp, #32]
 800b0b8:	f1b8 0f00 	cmp.w	r8, #0
 800b0bc:	d019      	beq.n	800b0f2 <_vfprintf_r+0xc56>
 800b0be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b0c0:	9a08      	ldr	r2, [sp, #32]
 800b0c2:	781b      	ldrb	r3, [r3, #0]
 800b0c4:	429a      	cmp	r2, r3
 800b0c6:	d114      	bne.n	800b0f2 <_vfprintf_r+0xc56>
 800b0c8:	2aff      	cmp	r2, #255	; 0xff
 800b0ca:	d012      	beq.n	800b0f2 <_vfprintf_r+0xc56>
 800b0cc:	2f00      	cmp	r7, #0
 800b0ce:	bf08      	it	eq
 800b0d0:	2e0a      	cmpeq	r6, #10
 800b0d2:	d30e      	bcc.n	800b0f2 <_vfprintf_r+0xc56>
 800b0d4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b0d6:	9919      	ldr	r1, [sp, #100]	; 0x64
 800b0d8:	eba9 0903 	sub.w	r9, r9, r3
 800b0dc:	461a      	mov	r2, r3
 800b0de:	4648      	mov	r0, r9
 800b0e0:	f002 fcdf 	bl	800daa2 <strncpy>
 800b0e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b0e6:	785d      	ldrb	r5, [r3, #1]
 800b0e8:	b195      	cbz	r5, 800b110 <_vfprintf_r+0xc74>
 800b0ea:	3301      	adds	r3, #1
 800b0ec:	930e      	str	r3, [sp, #56]	; 0x38
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	9308      	str	r3, [sp, #32]
 800b0f2:	220a      	movs	r2, #10
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	4630      	mov	r0, r6
 800b0f8:	4639      	mov	r1, r7
 800b0fa:	f7f5 fee9 	bl	8000ed0 <__aeabi_uldivmod>
 800b0fe:	2f00      	cmp	r7, #0
 800b100:	bf08      	it	eq
 800b102:	2e0a      	cmpeq	r6, #10
 800b104:	f0c0 83d8 	bcc.w	800b8b8 <_vfprintf_r+0x141c>
 800b108:	4606      	mov	r6, r0
 800b10a:	460f      	mov	r7, r1
 800b10c:	464d      	mov	r5, r9
 800b10e:	e7c5      	b.n	800b09c <_vfprintf_r+0xc00>
 800b110:	9508      	str	r5, [sp, #32]
 800b112:	e7ee      	b.n	800b0f2 <_vfprintf_r+0xc56>
 800b114:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b116:	f006 030f 	and.w	r3, r6, #15
 800b11a:	5cd3      	ldrb	r3, [r2, r3]
 800b11c:	093a      	lsrs	r2, r7, #4
 800b11e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b122:	0933      	lsrs	r3, r6, #4
 800b124:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800b128:	461e      	mov	r6, r3
 800b12a:	4617      	mov	r7, r2
 800b12c:	ea56 0307 	orrs.w	r3, r6, r7
 800b130:	d1f0      	bne.n	800b114 <_vfprintf_r+0xc78>
 800b132:	e3c1      	b.n	800b8b8 <_vfprintf_r+0x141c>
 800b134:	b933      	cbnz	r3, 800b144 <_vfprintf_r+0xca8>
 800b136:	f018 0f01 	tst.w	r8, #1
 800b13a:	d003      	beq.n	800b144 <_vfprintf_r+0xca8>
 800b13c:	2330      	movs	r3, #48	; 0x30
 800b13e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800b142:	e7a1      	b.n	800b088 <_vfprintf_r+0xbec>
 800b144:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800b148:	e3b6      	b.n	800b8b8 <_vfprintf_r+0x141c>
 800b14a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	f000 837d 	beq.w	800b84c <_vfprintf_r+0x13b0>
 800b152:	2000      	movs	r0, #0
 800b154:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800b158:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800b15c:	960a      	str	r6, [sp, #40]	; 0x28
 800b15e:	f7ff bb3b 	b.w	800a7d8 <_vfprintf_r+0x33c>
 800b162:	2010      	movs	r0, #16
 800b164:	2b07      	cmp	r3, #7
 800b166:	4402      	add	r2, r0
 800b168:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b16c:	6060      	str	r0, [r4, #4]
 800b16e:	dd08      	ble.n	800b182 <_vfprintf_r+0xce6>
 800b170:	4651      	mov	r1, sl
 800b172:	4658      	mov	r0, fp
 800b174:	aa26      	add	r2, sp, #152	; 0x98
 800b176:	f002 fd22 	bl	800dbbe <__sprint_r>
 800b17a:	2800      	cmp	r0, #0
 800b17c:	f040 8344 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b180:	a929      	add	r1, sp, #164	; 0xa4
 800b182:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b184:	460c      	mov	r4, r1
 800b186:	3b10      	subs	r3, #16
 800b188:	9317      	str	r3, [sp, #92]	; 0x5c
 800b18a:	e500      	b.n	800ab8e <_vfprintf_r+0x6f2>
 800b18c:	460c      	mov	r4, r1
 800b18e:	e51a      	b.n	800abc6 <_vfprintf_r+0x72a>
 800b190:	4651      	mov	r1, sl
 800b192:	4658      	mov	r0, fp
 800b194:	aa26      	add	r2, sp, #152	; 0x98
 800b196:	f002 fd12 	bl	800dbbe <__sprint_r>
 800b19a:	2800      	cmp	r0, #0
 800b19c:	f040 8334 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b1a0:	ac29      	add	r4, sp, #164	; 0xa4
 800b1a2:	e522      	b.n	800abea <_vfprintf_r+0x74e>
 800b1a4:	4651      	mov	r1, sl
 800b1a6:	4658      	mov	r0, fp
 800b1a8:	aa26      	add	r2, sp, #152	; 0x98
 800b1aa:	f002 fd08 	bl	800dbbe <__sprint_r>
 800b1ae:	2800      	cmp	r0, #0
 800b1b0:	f040 832a 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b1b4:	ac29      	add	r4, sp, #164	; 0xa4
 800b1b6:	e528      	b.n	800ac0a <_vfprintf_r+0x76e>
 800b1b8:	2010      	movs	r0, #16
 800b1ba:	2b07      	cmp	r3, #7
 800b1bc:	4402      	add	r2, r0
 800b1be:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b1c2:	6060      	str	r0, [r4, #4]
 800b1c4:	dd08      	ble.n	800b1d8 <_vfprintf_r+0xd3c>
 800b1c6:	4651      	mov	r1, sl
 800b1c8:	4658      	mov	r0, fp
 800b1ca:	aa26      	add	r2, sp, #152	; 0x98
 800b1cc:	f002 fcf7 	bl	800dbbe <__sprint_r>
 800b1d0:	2800      	cmp	r0, #0
 800b1d2:	f040 8319 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b1d6:	a929      	add	r1, sp, #164	; 0xa4
 800b1d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b1da:	460c      	mov	r4, r1
 800b1dc:	3b10      	subs	r3, #16
 800b1de:	9317      	str	r3, [sp, #92]	; 0x5c
 800b1e0:	e51c      	b.n	800ac1c <_vfprintf_r+0x780>
 800b1e2:	460c      	mov	r4, r1
 800b1e4:	e536      	b.n	800ac54 <_vfprintf_r+0x7b8>
 800b1e6:	2010      	movs	r0, #16
 800b1e8:	2b07      	cmp	r3, #7
 800b1ea:	4402      	add	r2, r0
 800b1ec:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b1f0:	6060      	str	r0, [r4, #4]
 800b1f2:	dd08      	ble.n	800b206 <_vfprintf_r+0xd6a>
 800b1f4:	4651      	mov	r1, sl
 800b1f6:	4658      	mov	r0, fp
 800b1f8:	aa26      	add	r2, sp, #152	; 0x98
 800b1fa:	f002 fce0 	bl	800dbbe <__sprint_r>
 800b1fe:	2800      	cmp	r0, #0
 800b200:	f040 8302 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b204:	a929      	add	r1, sp, #164	; 0xa4
 800b206:	460c      	mov	r4, r1
 800b208:	3e10      	subs	r6, #16
 800b20a:	e527      	b.n	800ac5c <_vfprintf_r+0x7c0>
 800b20c:	460c      	mov	r4, r1
 800b20e:	e54e      	b.n	800acae <_vfprintf_r+0x812>
 800b210:	08010600 	.word	0x08010600
 800b214:	08010611 	.word	0x08010611
 800b218:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b21a:	2b65      	cmp	r3, #101	; 0x65
 800b21c:	f340 8238 	ble.w	800b690 <_vfprintf_r+0x11f4>
 800b220:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b224:	2200      	movs	r2, #0
 800b226:	2300      	movs	r3, #0
 800b228:	f7f5 fbbe 	bl	80009a8 <__aeabi_dcmpeq>
 800b22c:	2800      	cmp	r0, #0
 800b22e:	d06a      	beq.n	800b306 <_vfprintf_r+0xe6a>
 800b230:	4b6e      	ldr	r3, [pc, #440]	; (800b3ec <_vfprintf_r+0xf50>)
 800b232:	6023      	str	r3, [r4, #0]
 800b234:	2301      	movs	r3, #1
 800b236:	441e      	add	r6, r3
 800b238:	6063      	str	r3, [r4, #4]
 800b23a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b23c:	9628      	str	r6, [sp, #160]	; 0xa0
 800b23e:	3301      	adds	r3, #1
 800b240:	2b07      	cmp	r3, #7
 800b242:	9327      	str	r3, [sp, #156]	; 0x9c
 800b244:	dc38      	bgt.n	800b2b8 <_vfprintf_r+0xe1c>
 800b246:	3408      	adds	r4, #8
 800b248:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b24a:	9a08      	ldr	r2, [sp, #32]
 800b24c:	4293      	cmp	r3, r2
 800b24e:	db03      	blt.n	800b258 <_vfprintf_r+0xdbc>
 800b250:	f018 0f01 	tst.w	r8, #1
 800b254:	f43f ad3d 	beq.w	800acd2 <_vfprintf_r+0x836>
 800b258:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b25a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b25c:	6023      	str	r3, [r4, #0]
 800b25e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b260:	6063      	str	r3, [r4, #4]
 800b262:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b264:	4413      	add	r3, r2
 800b266:	9328      	str	r3, [sp, #160]	; 0xa0
 800b268:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b26a:	3301      	adds	r3, #1
 800b26c:	2b07      	cmp	r3, #7
 800b26e:	9327      	str	r3, [sp, #156]	; 0x9c
 800b270:	dc2c      	bgt.n	800b2cc <_vfprintf_r+0xe30>
 800b272:	3408      	adds	r4, #8
 800b274:	9b08      	ldr	r3, [sp, #32]
 800b276:	1e5d      	subs	r5, r3, #1
 800b278:	2d00      	cmp	r5, #0
 800b27a:	f77f ad2a 	ble.w	800acd2 <_vfprintf_r+0x836>
 800b27e:	f04f 0910 	mov.w	r9, #16
 800b282:	4e5b      	ldr	r6, [pc, #364]	; (800b3f0 <_vfprintf_r+0xf54>)
 800b284:	2d10      	cmp	r5, #16
 800b286:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b28a:	f104 0108 	add.w	r1, r4, #8
 800b28e:	f103 0301 	add.w	r3, r3, #1
 800b292:	6026      	str	r6, [r4, #0]
 800b294:	dc24      	bgt.n	800b2e0 <_vfprintf_r+0xe44>
 800b296:	6065      	str	r5, [r4, #4]
 800b298:	2b07      	cmp	r3, #7
 800b29a:	4415      	add	r5, r2
 800b29c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800b2a0:	f340 8290 	ble.w	800b7c4 <_vfprintf_r+0x1328>
 800b2a4:	4651      	mov	r1, sl
 800b2a6:	4658      	mov	r0, fp
 800b2a8:	aa26      	add	r2, sp, #152	; 0x98
 800b2aa:	f002 fc88 	bl	800dbbe <__sprint_r>
 800b2ae:	2800      	cmp	r0, #0
 800b2b0:	f040 82aa 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b2b4:	ac29      	add	r4, sp, #164	; 0xa4
 800b2b6:	e50c      	b.n	800acd2 <_vfprintf_r+0x836>
 800b2b8:	4651      	mov	r1, sl
 800b2ba:	4658      	mov	r0, fp
 800b2bc:	aa26      	add	r2, sp, #152	; 0x98
 800b2be:	f002 fc7e 	bl	800dbbe <__sprint_r>
 800b2c2:	2800      	cmp	r0, #0
 800b2c4:	f040 82a0 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b2c8:	ac29      	add	r4, sp, #164	; 0xa4
 800b2ca:	e7bd      	b.n	800b248 <_vfprintf_r+0xdac>
 800b2cc:	4651      	mov	r1, sl
 800b2ce:	4658      	mov	r0, fp
 800b2d0:	aa26      	add	r2, sp, #152	; 0x98
 800b2d2:	f002 fc74 	bl	800dbbe <__sprint_r>
 800b2d6:	2800      	cmp	r0, #0
 800b2d8:	f040 8296 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b2dc:	ac29      	add	r4, sp, #164	; 0xa4
 800b2de:	e7c9      	b.n	800b274 <_vfprintf_r+0xdd8>
 800b2e0:	3210      	adds	r2, #16
 800b2e2:	2b07      	cmp	r3, #7
 800b2e4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b2e8:	f8c4 9004 	str.w	r9, [r4, #4]
 800b2ec:	dd08      	ble.n	800b300 <_vfprintf_r+0xe64>
 800b2ee:	4651      	mov	r1, sl
 800b2f0:	4658      	mov	r0, fp
 800b2f2:	aa26      	add	r2, sp, #152	; 0x98
 800b2f4:	f002 fc63 	bl	800dbbe <__sprint_r>
 800b2f8:	2800      	cmp	r0, #0
 800b2fa:	f040 8285 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b2fe:	a929      	add	r1, sp, #164	; 0xa4
 800b300:	460c      	mov	r4, r1
 800b302:	3d10      	subs	r5, #16
 800b304:	e7be      	b.n	800b284 <_vfprintf_r+0xde8>
 800b306:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b308:	2b00      	cmp	r3, #0
 800b30a:	dc73      	bgt.n	800b3f4 <_vfprintf_r+0xf58>
 800b30c:	4b37      	ldr	r3, [pc, #220]	; (800b3ec <_vfprintf_r+0xf50>)
 800b30e:	6023      	str	r3, [r4, #0]
 800b310:	2301      	movs	r3, #1
 800b312:	441e      	add	r6, r3
 800b314:	6063      	str	r3, [r4, #4]
 800b316:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b318:	9628      	str	r6, [sp, #160]	; 0xa0
 800b31a:	3301      	adds	r3, #1
 800b31c:	2b07      	cmp	r3, #7
 800b31e:	9327      	str	r3, [sp, #156]	; 0x9c
 800b320:	dc3c      	bgt.n	800b39c <_vfprintf_r+0xf00>
 800b322:	3408      	adds	r4, #8
 800b324:	9908      	ldr	r1, [sp, #32]
 800b326:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b328:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b32a:	430a      	orrs	r2, r1
 800b32c:	f008 0101 	and.w	r1, r8, #1
 800b330:	430a      	orrs	r2, r1
 800b332:	f43f acce 	beq.w	800acd2 <_vfprintf_r+0x836>
 800b336:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b338:	6022      	str	r2, [r4, #0]
 800b33a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b33c:	4413      	add	r3, r2
 800b33e:	9328      	str	r3, [sp, #160]	; 0xa0
 800b340:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b342:	6062      	str	r2, [r4, #4]
 800b344:	3301      	adds	r3, #1
 800b346:	2b07      	cmp	r3, #7
 800b348:	9327      	str	r3, [sp, #156]	; 0x9c
 800b34a:	dc31      	bgt.n	800b3b0 <_vfprintf_r+0xf14>
 800b34c:	3408      	adds	r4, #8
 800b34e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b350:	2d00      	cmp	r5, #0
 800b352:	da1a      	bge.n	800b38a <_vfprintf_r+0xeee>
 800b354:	4623      	mov	r3, r4
 800b356:	4e26      	ldr	r6, [pc, #152]	; (800b3f0 <_vfprintf_r+0xf54>)
 800b358:	426d      	negs	r5, r5
 800b35a:	2d10      	cmp	r5, #16
 800b35c:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800b360:	f104 0408 	add.w	r4, r4, #8
 800b364:	f102 0201 	add.w	r2, r2, #1
 800b368:	601e      	str	r6, [r3, #0]
 800b36a:	dc2b      	bgt.n	800b3c4 <_vfprintf_r+0xf28>
 800b36c:	605d      	str	r5, [r3, #4]
 800b36e:	2a07      	cmp	r2, #7
 800b370:	440d      	add	r5, r1
 800b372:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800b376:	dd08      	ble.n	800b38a <_vfprintf_r+0xeee>
 800b378:	4651      	mov	r1, sl
 800b37a:	4658      	mov	r0, fp
 800b37c:	aa26      	add	r2, sp, #152	; 0x98
 800b37e:	f002 fc1e 	bl	800dbbe <__sprint_r>
 800b382:	2800      	cmp	r0, #0
 800b384:	f040 8240 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b388:	ac29      	add	r4, sp, #164	; 0xa4
 800b38a:	9b08      	ldr	r3, [sp, #32]
 800b38c:	9a08      	ldr	r2, [sp, #32]
 800b38e:	6063      	str	r3, [r4, #4]
 800b390:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b392:	f8c4 9000 	str.w	r9, [r4]
 800b396:	4413      	add	r3, r2
 800b398:	9328      	str	r3, [sp, #160]	; 0xa0
 800b39a:	e493      	b.n	800acc4 <_vfprintf_r+0x828>
 800b39c:	4651      	mov	r1, sl
 800b39e:	4658      	mov	r0, fp
 800b3a0:	aa26      	add	r2, sp, #152	; 0x98
 800b3a2:	f002 fc0c 	bl	800dbbe <__sprint_r>
 800b3a6:	2800      	cmp	r0, #0
 800b3a8:	f040 822e 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b3ac:	ac29      	add	r4, sp, #164	; 0xa4
 800b3ae:	e7b9      	b.n	800b324 <_vfprintf_r+0xe88>
 800b3b0:	4651      	mov	r1, sl
 800b3b2:	4658      	mov	r0, fp
 800b3b4:	aa26      	add	r2, sp, #152	; 0x98
 800b3b6:	f002 fc02 	bl	800dbbe <__sprint_r>
 800b3ba:	2800      	cmp	r0, #0
 800b3bc:	f040 8224 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b3c0:	ac29      	add	r4, sp, #164	; 0xa4
 800b3c2:	e7c4      	b.n	800b34e <_vfprintf_r+0xeb2>
 800b3c4:	2010      	movs	r0, #16
 800b3c6:	2a07      	cmp	r2, #7
 800b3c8:	4401      	add	r1, r0
 800b3ca:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800b3ce:	6058      	str	r0, [r3, #4]
 800b3d0:	dd08      	ble.n	800b3e4 <_vfprintf_r+0xf48>
 800b3d2:	4651      	mov	r1, sl
 800b3d4:	4658      	mov	r0, fp
 800b3d6:	aa26      	add	r2, sp, #152	; 0x98
 800b3d8:	f002 fbf1 	bl	800dbbe <__sprint_r>
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	f040 8213 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b3e2:	ac29      	add	r4, sp, #164	; 0xa4
 800b3e4:	4623      	mov	r3, r4
 800b3e6:	3d10      	subs	r5, #16
 800b3e8:	e7b7      	b.n	800b35a <_vfprintf_r+0xebe>
 800b3ea:	bf00      	nop
 800b3ec:	08010622 	.word	0x08010622
 800b3f0:	08010654 	.word	0x08010654
 800b3f4:	9b08      	ldr	r3, [sp, #32]
 800b3f6:	42ab      	cmp	r3, r5
 800b3f8:	bfa8      	it	ge
 800b3fa:	462b      	movge	r3, r5
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	9307      	str	r3, [sp, #28]
 800b400:	dd0a      	ble.n	800b418 <_vfprintf_r+0xf7c>
 800b402:	441e      	add	r6, r3
 800b404:	e9c4 9300 	strd	r9, r3, [r4]
 800b408:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b40a:	9628      	str	r6, [sp, #160]	; 0xa0
 800b40c:	3301      	adds	r3, #1
 800b40e:	2b07      	cmp	r3, #7
 800b410:	9327      	str	r3, [sp, #156]	; 0x9c
 800b412:	f300 8088 	bgt.w	800b526 <_vfprintf_r+0x108a>
 800b416:	3408      	adds	r4, #8
 800b418:	9b07      	ldr	r3, [sp, #28]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	bfb4      	ite	lt
 800b41e:	462e      	movlt	r6, r5
 800b420:	1aee      	subge	r6, r5, r3
 800b422:	2e00      	cmp	r6, #0
 800b424:	dd19      	ble.n	800b45a <_vfprintf_r+0xfbe>
 800b426:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b42a:	4898      	ldr	r0, [pc, #608]	; (800b68c <_vfprintf_r+0x11f0>)
 800b42c:	2e10      	cmp	r6, #16
 800b42e:	f103 0301 	add.w	r3, r3, #1
 800b432:	f104 0108 	add.w	r1, r4, #8
 800b436:	6020      	str	r0, [r4, #0]
 800b438:	dc7f      	bgt.n	800b53a <_vfprintf_r+0x109e>
 800b43a:	6066      	str	r6, [r4, #4]
 800b43c:	2b07      	cmp	r3, #7
 800b43e:	4416      	add	r6, r2
 800b440:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b444:	f340 808c 	ble.w	800b560 <_vfprintf_r+0x10c4>
 800b448:	4651      	mov	r1, sl
 800b44a:	4658      	mov	r0, fp
 800b44c:	aa26      	add	r2, sp, #152	; 0x98
 800b44e:	f002 fbb6 	bl	800dbbe <__sprint_r>
 800b452:	2800      	cmp	r0, #0
 800b454:	f040 81d8 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b458:	ac29      	add	r4, sp, #164	; 0xa4
 800b45a:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800b45e:	444d      	add	r5, r9
 800b460:	d00a      	beq.n	800b478 <_vfprintf_r+0xfdc>
 800b462:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b464:	2b00      	cmp	r3, #0
 800b466:	d17d      	bne.n	800b564 <_vfprintf_r+0x10c8>
 800b468:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d17d      	bne.n	800b56a <_vfprintf_r+0x10ce>
 800b46e:	9b08      	ldr	r3, [sp, #32]
 800b470:	444b      	add	r3, r9
 800b472:	429d      	cmp	r5, r3
 800b474:	bf28      	it	cs
 800b476:	461d      	movcs	r5, r3
 800b478:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b47a:	9a08      	ldr	r2, [sp, #32]
 800b47c:	4293      	cmp	r3, r2
 800b47e:	db02      	blt.n	800b486 <_vfprintf_r+0xfea>
 800b480:	f018 0f01 	tst.w	r8, #1
 800b484:	d00e      	beq.n	800b4a4 <_vfprintf_r+0x1008>
 800b486:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b488:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b48a:	6023      	str	r3, [r4, #0]
 800b48c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b48e:	6063      	str	r3, [r4, #4]
 800b490:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b492:	4413      	add	r3, r2
 800b494:	9328      	str	r3, [sp, #160]	; 0xa0
 800b496:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b498:	3301      	adds	r3, #1
 800b49a:	2b07      	cmp	r3, #7
 800b49c:	9327      	str	r3, [sp, #156]	; 0x9c
 800b49e:	f300 80e0 	bgt.w	800b662 <_vfprintf_r+0x11c6>
 800b4a2:	3408      	adds	r4, #8
 800b4a4:	9b08      	ldr	r3, [sp, #32]
 800b4a6:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800b4a8:	eb09 0203 	add.w	r2, r9, r3
 800b4ac:	1b9e      	subs	r6, r3, r6
 800b4ae:	1b52      	subs	r2, r2, r5
 800b4b0:	4296      	cmp	r6, r2
 800b4b2:	bfa8      	it	ge
 800b4b4:	4616      	movge	r6, r2
 800b4b6:	2e00      	cmp	r6, #0
 800b4b8:	dd0b      	ble.n	800b4d2 <_vfprintf_r+0x1036>
 800b4ba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b4bc:	e9c4 5600 	strd	r5, r6, [r4]
 800b4c0:	4433      	add	r3, r6
 800b4c2:	9328      	str	r3, [sp, #160]	; 0xa0
 800b4c4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b4c6:	3301      	adds	r3, #1
 800b4c8:	2b07      	cmp	r3, #7
 800b4ca:	9327      	str	r3, [sp, #156]	; 0x9c
 800b4cc:	f300 80d3 	bgt.w	800b676 <_vfprintf_r+0x11da>
 800b4d0:	3408      	adds	r4, #8
 800b4d2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b4d4:	9b08      	ldr	r3, [sp, #32]
 800b4d6:	2e00      	cmp	r6, #0
 800b4d8:	eba3 0505 	sub.w	r5, r3, r5
 800b4dc:	bfa8      	it	ge
 800b4de:	1bad      	subge	r5, r5, r6
 800b4e0:	2d00      	cmp	r5, #0
 800b4e2:	f77f abf6 	ble.w	800acd2 <_vfprintf_r+0x836>
 800b4e6:	f04f 0910 	mov.w	r9, #16
 800b4ea:	4e68      	ldr	r6, [pc, #416]	; (800b68c <_vfprintf_r+0x11f0>)
 800b4ec:	2d10      	cmp	r5, #16
 800b4ee:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b4f2:	f104 0108 	add.w	r1, r4, #8
 800b4f6:	f103 0301 	add.w	r3, r3, #1
 800b4fa:	6026      	str	r6, [r4, #0]
 800b4fc:	f77f aecb 	ble.w	800b296 <_vfprintf_r+0xdfa>
 800b500:	3210      	adds	r2, #16
 800b502:	2b07      	cmp	r3, #7
 800b504:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b508:	f8c4 9004 	str.w	r9, [r4, #4]
 800b50c:	dd08      	ble.n	800b520 <_vfprintf_r+0x1084>
 800b50e:	4651      	mov	r1, sl
 800b510:	4658      	mov	r0, fp
 800b512:	aa26      	add	r2, sp, #152	; 0x98
 800b514:	f002 fb53 	bl	800dbbe <__sprint_r>
 800b518:	2800      	cmp	r0, #0
 800b51a:	f040 8175 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b51e:	a929      	add	r1, sp, #164	; 0xa4
 800b520:	460c      	mov	r4, r1
 800b522:	3d10      	subs	r5, #16
 800b524:	e7e2      	b.n	800b4ec <_vfprintf_r+0x1050>
 800b526:	4651      	mov	r1, sl
 800b528:	4658      	mov	r0, fp
 800b52a:	aa26      	add	r2, sp, #152	; 0x98
 800b52c:	f002 fb47 	bl	800dbbe <__sprint_r>
 800b530:	2800      	cmp	r0, #0
 800b532:	f040 8169 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b536:	ac29      	add	r4, sp, #164	; 0xa4
 800b538:	e76e      	b.n	800b418 <_vfprintf_r+0xf7c>
 800b53a:	2010      	movs	r0, #16
 800b53c:	2b07      	cmp	r3, #7
 800b53e:	4402      	add	r2, r0
 800b540:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b544:	6060      	str	r0, [r4, #4]
 800b546:	dd08      	ble.n	800b55a <_vfprintf_r+0x10be>
 800b548:	4651      	mov	r1, sl
 800b54a:	4658      	mov	r0, fp
 800b54c:	aa26      	add	r2, sp, #152	; 0x98
 800b54e:	f002 fb36 	bl	800dbbe <__sprint_r>
 800b552:	2800      	cmp	r0, #0
 800b554:	f040 8158 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b558:	a929      	add	r1, sp, #164	; 0xa4
 800b55a:	460c      	mov	r4, r1
 800b55c:	3e10      	subs	r6, #16
 800b55e:	e762      	b.n	800b426 <_vfprintf_r+0xf8a>
 800b560:	460c      	mov	r4, r1
 800b562:	e77a      	b.n	800b45a <_vfprintf_r+0xfbe>
 800b564:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b566:	2b00      	cmp	r3, #0
 800b568:	d04b      	beq.n	800b602 <_vfprintf_r+0x1166>
 800b56a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b56c:	3b01      	subs	r3, #1
 800b56e:	930c      	str	r3, [sp, #48]	; 0x30
 800b570:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b572:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b574:	6023      	str	r3, [r4, #0]
 800b576:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b578:	6063      	str	r3, [r4, #4]
 800b57a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b57c:	4413      	add	r3, r2
 800b57e:	9328      	str	r3, [sp, #160]	; 0xa0
 800b580:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b582:	3301      	adds	r3, #1
 800b584:	2b07      	cmp	r3, #7
 800b586:	9327      	str	r3, [sp, #156]	; 0x9c
 800b588:	dc42      	bgt.n	800b610 <_vfprintf_r+0x1174>
 800b58a:	3408      	adds	r4, #8
 800b58c:	9b08      	ldr	r3, [sp, #32]
 800b58e:	444b      	add	r3, r9
 800b590:	1b5a      	subs	r2, r3, r5
 800b592:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b594:	781b      	ldrb	r3, [r3, #0]
 800b596:	4293      	cmp	r3, r2
 800b598:	bfa8      	it	ge
 800b59a:	4613      	movge	r3, r2
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	461e      	mov	r6, r3
 800b5a0:	dd0a      	ble.n	800b5b8 <_vfprintf_r+0x111c>
 800b5a2:	e9c4 5300 	strd	r5, r3, [r4]
 800b5a6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b5a8:	4433      	add	r3, r6
 800b5aa:	9328      	str	r3, [sp, #160]	; 0xa0
 800b5ac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b5ae:	3301      	adds	r3, #1
 800b5b0:	2b07      	cmp	r3, #7
 800b5b2:	9327      	str	r3, [sp, #156]	; 0x9c
 800b5b4:	dc36      	bgt.n	800b624 <_vfprintf_r+0x1188>
 800b5b6:	3408      	adds	r4, #8
 800b5b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5ba:	2e00      	cmp	r6, #0
 800b5bc:	781b      	ldrb	r3, [r3, #0]
 800b5be:	bfb4      	ite	lt
 800b5c0:	461e      	movlt	r6, r3
 800b5c2:	1b9e      	subge	r6, r3, r6
 800b5c4:	2e00      	cmp	r6, #0
 800b5c6:	dd18      	ble.n	800b5fa <_vfprintf_r+0x115e>
 800b5c8:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800b5cc:	482f      	ldr	r0, [pc, #188]	; (800b68c <_vfprintf_r+0x11f0>)
 800b5ce:	2e10      	cmp	r6, #16
 800b5d0:	f102 0201 	add.w	r2, r2, #1
 800b5d4:	f104 0108 	add.w	r1, r4, #8
 800b5d8:	6020      	str	r0, [r4, #0]
 800b5da:	dc2d      	bgt.n	800b638 <_vfprintf_r+0x119c>
 800b5dc:	4433      	add	r3, r6
 800b5de:	2a07      	cmp	r2, #7
 800b5e0:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800b5e4:	6066      	str	r6, [r4, #4]
 800b5e6:	dd3a      	ble.n	800b65e <_vfprintf_r+0x11c2>
 800b5e8:	4651      	mov	r1, sl
 800b5ea:	4658      	mov	r0, fp
 800b5ec:	aa26      	add	r2, sp, #152	; 0x98
 800b5ee:	f002 fae6 	bl	800dbbe <__sprint_r>
 800b5f2:	2800      	cmp	r0, #0
 800b5f4:	f040 8108 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b5f8:	ac29      	add	r4, sp, #164	; 0xa4
 800b5fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5fc:	781b      	ldrb	r3, [r3, #0]
 800b5fe:	441d      	add	r5, r3
 800b600:	e72f      	b.n	800b462 <_vfprintf_r+0xfc6>
 800b602:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b604:	3b01      	subs	r3, #1
 800b606:	930e      	str	r3, [sp, #56]	; 0x38
 800b608:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b60a:	3b01      	subs	r3, #1
 800b60c:	930d      	str	r3, [sp, #52]	; 0x34
 800b60e:	e7af      	b.n	800b570 <_vfprintf_r+0x10d4>
 800b610:	4651      	mov	r1, sl
 800b612:	4658      	mov	r0, fp
 800b614:	aa26      	add	r2, sp, #152	; 0x98
 800b616:	f002 fad2 	bl	800dbbe <__sprint_r>
 800b61a:	2800      	cmp	r0, #0
 800b61c:	f040 80f4 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b620:	ac29      	add	r4, sp, #164	; 0xa4
 800b622:	e7b3      	b.n	800b58c <_vfprintf_r+0x10f0>
 800b624:	4651      	mov	r1, sl
 800b626:	4658      	mov	r0, fp
 800b628:	aa26      	add	r2, sp, #152	; 0x98
 800b62a:	f002 fac8 	bl	800dbbe <__sprint_r>
 800b62e:	2800      	cmp	r0, #0
 800b630:	f040 80ea 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b634:	ac29      	add	r4, sp, #164	; 0xa4
 800b636:	e7bf      	b.n	800b5b8 <_vfprintf_r+0x111c>
 800b638:	2010      	movs	r0, #16
 800b63a:	2a07      	cmp	r2, #7
 800b63c:	4403      	add	r3, r0
 800b63e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800b642:	6060      	str	r0, [r4, #4]
 800b644:	dd08      	ble.n	800b658 <_vfprintf_r+0x11bc>
 800b646:	4651      	mov	r1, sl
 800b648:	4658      	mov	r0, fp
 800b64a:	aa26      	add	r2, sp, #152	; 0x98
 800b64c:	f002 fab7 	bl	800dbbe <__sprint_r>
 800b650:	2800      	cmp	r0, #0
 800b652:	f040 80d9 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b656:	a929      	add	r1, sp, #164	; 0xa4
 800b658:	460c      	mov	r4, r1
 800b65a:	3e10      	subs	r6, #16
 800b65c:	e7b4      	b.n	800b5c8 <_vfprintf_r+0x112c>
 800b65e:	460c      	mov	r4, r1
 800b660:	e7cb      	b.n	800b5fa <_vfprintf_r+0x115e>
 800b662:	4651      	mov	r1, sl
 800b664:	4658      	mov	r0, fp
 800b666:	aa26      	add	r2, sp, #152	; 0x98
 800b668:	f002 faa9 	bl	800dbbe <__sprint_r>
 800b66c:	2800      	cmp	r0, #0
 800b66e:	f040 80cb 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b672:	ac29      	add	r4, sp, #164	; 0xa4
 800b674:	e716      	b.n	800b4a4 <_vfprintf_r+0x1008>
 800b676:	4651      	mov	r1, sl
 800b678:	4658      	mov	r0, fp
 800b67a:	aa26      	add	r2, sp, #152	; 0x98
 800b67c:	f002 fa9f 	bl	800dbbe <__sprint_r>
 800b680:	2800      	cmp	r0, #0
 800b682:	f040 80c1 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b686:	ac29      	add	r4, sp, #164	; 0xa4
 800b688:	e723      	b.n	800b4d2 <_vfprintf_r+0x1036>
 800b68a:	bf00      	nop
 800b68c:	08010654 	.word	0x08010654
 800b690:	9a08      	ldr	r2, [sp, #32]
 800b692:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b694:	2a01      	cmp	r2, #1
 800b696:	f106 0601 	add.w	r6, r6, #1
 800b69a:	f103 0301 	add.w	r3, r3, #1
 800b69e:	f104 0508 	add.w	r5, r4, #8
 800b6a2:	dc03      	bgt.n	800b6ac <_vfprintf_r+0x1210>
 800b6a4:	f018 0f01 	tst.w	r8, #1
 800b6a8:	f000 8081 	beq.w	800b7ae <_vfprintf_r+0x1312>
 800b6ac:	2201      	movs	r2, #1
 800b6ae:	2b07      	cmp	r3, #7
 800b6b0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b6b4:	f8c4 9000 	str.w	r9, [r4]
 800b6b8:	6062      	str	r2, [r4, #4]
 800b6ba:	dd08      	ble.n	800b6ce <_vfprintf_r+0x1232>
 800b6bc:	4651      	mov	r1, sl
 800b6be:	4658      	mov	r0, fp
 800b6c0:	aa26      	add	r2, sp, #152	; 0x98
 800b6c2:	f002 fa7c 	bl	800dbbe <__sprint_r>
 800b6c6:	2800      	cmp	r0, #0
 800b6c8:	f040 809e 	bne.w	800b808 <_vfprintf_r+0x136c>
 800b6cc:	ad29      	add	r5, sp, #164	; 0xa4
 800b6ce:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b6d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b6d2:	602b      	str	r3, [r5, #0]
 800b6d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b6d6:	606b      	str	r3, [r5, #4]
 800b6d8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b6da:	4413      	add	r3, r2
 800b6dc:	9328      	str	r3, [sp, #160]	; 0xa0
 800b6de:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b6e0:	3301      	adds	r3, #1
 800b6e2:	2b07      	cmp	r3, #7
 800b6e4:	9327      	str	r3, [sp, #156]	; 0x9c
 800b6e6:	dc32      	bgt.n	800b74e <_vfprintf_r+0x12b2>
 800b6e8:	3508      	adds	r5, #8
 800b6ea:	9b08      	ldr	r3, [sp, #32]
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b6f2:	1e5c      	subs	r4, r3, #1
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	f7f5 f957 	bl	80009a8 <__aeabi_dcmpeq>
 800b6fa:	2800      	cmp	r0, #0
 800b6fc:	d130      	bne.n	800b760 <_vfprintf_r+0x12c4>
 800b6fe:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800b700:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b702:	9a08      	ldr	r2, [sp, #32]
 800b704:	3101      	adds	r1, #1
 800b706:	3b01      	subs	r3, #1
 800b708:	f109 0001 	add.w	r0, r9, #1
 800b70c:	4413      	add	r3, r2
 800b70e:	2907      	cmp	r1, #7
 800b710:	e9c5 0400 	strd	r0, r4, [r5]
 800b714:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800b718:	dd52      	ble.n	800b7c0 <_vfprintf_r+0x1324>
 800b71a:	4651      	mov	r1, sl
 800b71c:	4658      	mov	r0, fp
 800b71e:	aa26      	add	r2, sp, #152	; 0x98
 800b720:	f002 fa4d 	bl	800dbbe <__sprint_r>
 800b724:	2800      	cmp	r0, #0
 800b726:	d16f      	bne.n	800b808 <_vfprintf_r+0x136c>
 800b728:	ad29      	add	r5, sp, #164	; 0xa4
 800b72a:	ab22      	add	r3, sp, #136	; 0x88
 800b72c:	602b      	str	r3, [r5, #0]
 800b72e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b730:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b732:	606b      	str	r3, [r5, #4]
 800b734:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b736:	4413      	add	r3, r2
 800b738:	9328      	str	r3, [sp, #160]	; 0xa0
 800b73a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b73c:	3301      	adds	r3, #1
 800b73e:	2b07      	cmp	r3, #7
 800b740:	9327      	str	r3, [sp, #156]	; 0x9c
 800b742:	f73f adaf 	bgt.w	800b2a4 <_vfprintf_r+0xe08>
 800b746:	f105 0408 	add.w	r4, r5, #8
 800b74a:	f7ff bac2 	b.w	800acd2 <_vfprintf_r+0x836>
 800b74e:	4651      	mov	r1, sl
 800b750:	4658      	mov	r0, fp
 800b752:	aa26      	add	r2, sp, #152	; 0x98
 800b754:	f002 fa33 	bl	800dbbe <__sprint_r>
 800b758:	2800      	cmp	r0, #0
 800b75a:	d155      	bne.n	800b808 <_vfprintf_r+0x136c>
 800b75c:	ad29      	add	r5, sp, #164	; 0xa4
 800b75e:	e7c4      	b.n	800b6ea <_vfprintf_r+0x124e>
 800b760:	2c00      	cmp	r4, #0
 800b762:	dde2      	ble.n	800b72a <_vfprintf_r+0x128e>
 800b764:	f04f 0910 	mov.w	r9, #16
 800b768:	4e5a      	ldr	r6, [pc, #360]	; (800b8d4 <_vfprintf_r+0x1438>)
 800b76a:	2c10      	cmp	r4, #16
 800b76c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b770:	f105 0108 	add.w	r1, r5, #8
 800b774:	f103 0301 	add.w	r3, r3, #1
 800b778:	602e      	str	r6, [r5, #0]
 800b77a:	dc07      	bgt.n	800b78c <_vfprintf_r+0x12f0>
 800b77c:	606c      	str	r4, [r5, #4]
 800b77e:	2b07      	cmp	r3, #7
 800b780:	4414      	add	r4, r2
 800b782:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800b786:	dcc8      	bgt.n	800b71a <_vfprintf_r+0x127e>
 800b788:	460d      	mov	r5, r1
 800b78a:	e7ce      	b.n	800b72a <_vfprintf_r+0x128e>
 800b78c:	3210      	adds	r2, #16
 800b78e:	2b07      	cmp	r3, #7
 800b790:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b794:	f8c5 9004 	str.w	r9, [r5, #4]
 800b798:	dd06      	ble.n	800b7a8 <_vfprintf_r+0x130c>
 800b79a:	4651      	mov	r1, sl
 800b79c:	4658      	mov	r0, fp
 800b79e:	aa26      	add	r2, sp, #152	; 0x98
 800b7a0:	f002 fa0d 	bl	800dbbe <__sprint_r>
 800b7a4:	bb80      	cbnz	r0, 800b808 <_vfprintf_r+0x136c>
 800b7a6:	a929      	add	r1, sp, #164	; 0xa4
 800b7a8:	460d      	mov	r5, r1
 800b7aa:	3c10      	subs	r4, #16
 800b7ac:	e7dd      	b.n	800b76a <_vfprintf_r+0x12ce>
 800b7ae:	2201      	movs	r2, #1
 800b7b0:	2b07      	cmp	r3, #7
 800b7b2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b7b6:	f8c4 9000 	str.w	r9, [r4]
 800b7ba:	6062      	str	r2, [r4, #4]
 800b7bc:	ddb5      	ble.n	800b72a <_vfprintf_r+0x128e>
 800b7be:	e7ac      	b.n	800b71a <_vfprintf_r+0x127e>
 800b7c0:	3508      	adds	r5, #8
 800b7c2:	e7b2      	b.n	800b72a <_vfprintf_r+0x128e>
 800b7c4:	460c      	mov	r4, r1
 800b7c6:	f7ff ba84 	b.w	800acd2 <_vfprintf_r+0x836>
 800b7ca:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800b7ce:	1a9d      	subs	r5, r3, r2
 800b7d0:	2d00      	cmp	r5, #0
 800b7d2:	f77f aa82 	ble.w	800acda <_vfprintf_r+0x83e>
 800b7d6:	f04f 0810 	mov.w	r8, #16
 800b7da:	4e3f      	ldr	r6, [pc, #252]	; (800b8d8 <_vfprintf_r+0x143c>)
 800b7dc:	2d10      	cmp	r5, #16
 800b7de:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b7e2:	6026      	str	r6, [r4, #0]
 800b7e4:	f103 0301 	add.w	r3, r3, #1
 800b7e8:	dc17      	bgt.n	800b81a <_vfprintf_r+0x137e>
 800b7ea:	6065      	str	r5, [r4, #4]
 800b7ec:	2b07      	cmp	r3, #7
 800b7ee:	4415      	add	r5, r2
 800b7f0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800b7f4:	f77f aa71 	ble.w	800acda <_vfprintf_r+0x83e>
 800b7f8:	4651      	mov	r1, sl
 800b7fa:	4658      	mov	r0, fp
 800b7fc:	aa26      	add	r2, sp, #152	; 0x98
 800b7fe:	f002 f9de 	bl	800dbbe <__sprint_r>
 800b802:	2800      	cmp	r0, #0
 800b804:	f43f aa69 	beq.w	800acda <_vfprintf_r+0x83e>
 800b808:	2f00      	cmp	r7, #0
 800b80a:	f43f a884 	beq.w	800a916 <_vfprintf_r+0x47a>
 800b80e:	4639      	mov	r1, r7
 800b810:	4658      	mov	r0, fp
 800b812:	f001 f91d 	bl	800ca50 <_free_r>
 800b816:	f7ff b87e 	b.w	800a916 <_vfprintf_r+0x47a>
 800b81a:	3210      	adds	r2, #16
 800b81c:	2b07      	cmp	r3, #7
 800b81e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b822:	f8c4 8004 	str.w	r8, [r4, #4]
 800b826:	dc02      	bgt.n	800b82e <_vfprintf_r+0x1392>
 800b828:	3408      	adds	r4, #8
 800b82a:	3d10      	subs	r5, #16
 800b82c:	e7d6      	b.n	800b7dc <_vfprintf_r+0x1340>
 800b82e:	4651      	mov	r1, sl
 800b830:	4658      	mov	r0, fp
 800b832:	aa26      	add	r2, sp, #152	; 0x98
 800b834:	f002 f9c3 	bl	800dbbe <__sprint_r>
 800b838:	2800      	cmp	r0, #0
 800b83a:	d1e5      	bne.n	800b808 <_vfprintf_r+0x136c>
 800b83c:	ac29      	add	r4, sp, #164	; 0xa4
 800b83e:	e7f4      	b.n	800b82a <_vfprintf_r+0x138e>
 800b840:	4639      	mov	r1, r7
 800b842:	4658      	mov	r0, fp
 800b844:	f001 f904 	bl	800ca50 <_free_r>
 800b848:	f7ff ba5e 	b.w	800ad08 <_vfprintf_r+0x86c>
 800b84c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b84e:	b91b      	cbnz	r3, 800b858 <_vfprintf_r+0x13bc>
 800b850:	2300      	movs	r3, #0
 800b852:	9327      	str	r3, [sp, #156]	; 0x9c
 800b854:	f7ff b85f 	b.w	800a916 <_vfprintf_r+0x47a>
 800b858:	4651      	mov	r1, sl
 800b85a:	4658      	mov	r0, fp
 800b85c:	aa26      	add	r2, sp, #152	; 0x98
 800b85e:	f002 f9ae 	bl	800dbbe <__sprint_r>
 800b862:	2800      	cmp	r0, #0
 800b864:	d0f4      	beq.n	800b850 <_vfprintf_r+0x13b4>
 800b866:	f7ff b856 	b.w	800a916 <_vfprintf_r+0x47a>
 800b86a:	ea56 0207 	orrs.w	r2, r6, r7
 800b86e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800b872:	f43f ab6a 	beq.w	800af4a <_vfprintf_r+0xaae>
 800b876:	2b01      	cmp	r3, #1
 800b878:	f43f abff 	beq.w	800b07a <_vfprintf_r+0xbde>
 800b87c:	2b02      	cmp	r3, #2
 800b87e:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800b882:	f43f ac47 	beq.w	800b114 <_vfprintf_r+0xc78>
 800b886:	08f2      	lsrs	r2, r6, #3
 800b888:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800b88c:	08f8      	lsrs	r0, r7, #3
 800b88e:	f006 0307 	and.w	r3, r6, #7
 800b892:	4607      	mov	r7, r0
 800b894:	4616      	mov	r6, r2
 800b896:	3330      	adds	r3, #48	; 0x30
 800b898:	ea56 0207 	orrs.w	r2, r6, r7
 800b89c:	4649      	mov	r1, r9
 800b89e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b8a2:	d1f0      	bne.n	800b886 <_vfprintf_r+0x13ea>
 800b8a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b8a6:	07d0      	lsls	r0, r2, #31
 800b8a8:	d506      	bpl.n	800b8b8 <_vfprintf_r+0x141c>
 800b8aa:	2b30      	cmp	r3, #48	; 0x30
 800b8ac:	d004      	beq.n	800b8b8 <_vfprintf_r+0x141c>
 800b8ae:	2330      	movs	r3, #48	; 0x30
 800b8b0:	f809 3c01 	strb.w	r3, [r9, #-1]
 800b8b4:	f1a1 0902 	sub.w	r9, r1, #2
 800b8b8:	2700      	movs	r7, #0
 800b8ba:	ab52      	add	r3, sp, #328	; 0x148
 800b8bc:	eba3 0309 	sub.w	r3, r3, r9
 800b8c0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800b8c4:	9e07      	ldr	r6, [sp, #28]
 800b8c6:	9307      	str	r3, [sp, #28]
 800b8c8:	463d      	mov	r5, r7
 800b8ca:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800b8ce:	f7ff b942 	b.w	800ab56 <_vfprintf_r+0x6ba>
 800b8d2:	bf00      	nop
 800b8d4:	08010654 	.word	0x08010654
 800b8d8:	08010644 	.word	0x08010644

0800b8dc <__sbprintf>:
 800b8dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8de:	461f      	mov	r7, r3
 800b8e0:	898b      	ldrh	r3, [r1, #12]
 800b8e2:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800b8e6:	f023 0302 	bic.w	r3, r3, #2
 800b8ea:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b8ee:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b8f0:	4615      	mov	r5, r2
 800b8f2:	9319      	str	r3, [sp, #100]	; 0x64
 800b8f4:	89cb      	ldrh	r3, [r1, #14]
 800b8f6:	4606      	mov	r6, r0
 800b8f8:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b8fc:	69cb      	ldr	r3, [r1, #28]
 800b8fe:	a816      	add	r0, sp, #88	; 0x58
 800b900:	9307      	str	r3, [sp, #28]
 800b902:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800b904:	460c      	mov	r4, r1
 800b906:	9309      	str	r3, [sp, #36]	; 0x24
 800b908:	ab1a      	add	r3, sp, #104	; 0x68
 800b90a:	9300      	str	r3, [sp, #0]
 800b90c:	9304      	str	r3, [sp, #16]
 800b90e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b912:	9302      	str	r3, [sp, #8]
 800b914:	9305      	str	r3, [sp, #20]
 800b916:	2300      	movs	r3, #0
 800b918:	9306      	str	r3, [sp, #24]
 800b91a:	f001 fac7 	bl	800ceac <__retarget_lock_init_recursive>
 800b91e:	462a      	mov	r2, r5
 800b920:	463b      	mov	r3, r7
 800b922:	4669      	mov	r1, sp
 800b924:	4630      	mov	r0, r6
 800b926:	f7fe fdb9 	bl	800a49c <_vfprintf_r>
 800b92a:	1e05      	subs	r5, r0, #0
 800b92c:	db07      	blt.n	800b93e <__sbprintf+0x62>
 800b92e:	4669      	mov	r1, sp
 800b930:	4630      	mov	r0, r6
 800b932:	f000 ff91 	bl	800c858 <_fflush_r>
 800b936:	2800      	cmp	r0, #0
 800b938:	bf18      	it	ne
 800b93a:	f04f 35ff 	movne.w	r5, #4294967295
 800b93e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800b942:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b944:	065b      	lsls	r3, r3, #25
 800b946:	bf42      	ittt	mi
 800b948:	89a3      	ldrhmi	r3, [r4, #12]
 800b94a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800b94e:	81a3      	strhmi	r3, [r4, #12]
 800b950:	f001 faad 	bl	800ceae <__retarget_lock_close_recursive>
 800b954:	4628      	mov	r0, r5
 800b956:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800b95a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b95c <_vsnprintf_r>:
 800b95c:	b530      	push	{r4, r5, lr}
 800b95e:	1e14      	subs	r4, r2, #0
 800b960:	4605      	mov	r5, r0
 800b962:	b09b      	sub	sp, #108	; 0x6c
 800b964:	4618      	mov	r0, r3
 800b966:	da05      	bge.n	800b974 <_vsnprintf_r+0x18>
 800b968:	238b      	movs	r3, #139	; 0x8b
 800b96a:	f04f 30ff 	mov.w	r0, #4294967295
 800b96e:	602b      	str	r3, [r5, #0]
 800b970:	b01b      	add	sp, #108	; 0x6c
 800b972:	bd30      	pop	{r4, r5, pc}
 800b974:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b978:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b97c:	bf0c      	ite	eq
 800b97e:	4623      	moveq	r3, r4
 800b980:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b984:	9302      	str	r3, [sp, #8]
 800b986:	9305      	str	r3, [sp, #20]
 800b988:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b98c:	4602      	mov	r2, r0
 800b98e:	9100      	str	r1, [sp, #0]
 800b990:	9104      	str	r1, [sp, #16]
 800b992:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b996:	4669      	mov	r1, sp
 800b998:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b99a:	4628      	mov	r0, r5
 800b99c:	f7fd fb9a 	bl	80090d4 <_svfprintf_r>
 800b9a0:	1c43      	adds	r3, r0, #1
 800b9a2:	bfbc      	itt	lt
 800b9a4:	238b      	movlt	r3, #139	; 0x8b
 800b9a6:	602b      	strlt	r3, [r5, #0]
 800b9a8:	2c00      	cmp	r4, #0
 800b9aa:	d0e1      	beq.n	800b970 <_vsnprintf_r+0x14>
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	9b00      	ldr	r3, [sp, #0]
 800b9b0:	701a      	strb	r2, [r3, #0]
 800b9b2:	e7dd      	b.n	800b970 <_vsnprintf_r+0x14>

0800b9b4 <vsnprintf>:
 800b9b4:	b507      	push	{r0, r1, r2, lr}
 800b9b6:	9300      	str	r3, [sp, #0]
 800b9b8:	4613      	mov	r3, r2
 800b9ba:	460a      	mov	r2, r1
 800b9bc:	4601      	mov	r1, r0
 800b9be:	4803      	ldr	r0, [pc, #12]	; (800b9cc <vsnprintf+0x18>)
 800b9c0:	6800      	ldr	r0, [r0, #0]
 800b9c2:	f7ff ffcb 	bl	800b95c <_vsnprintf_r>
 800b9c6:	b003      	add	sp, #12
 800b9c8:	f85d fb04 	ldr.w	pc, [sp], #4
 800b9cc:	2000005c 	.word	0x2000005c

0800b9d0 <__swsetup_r>:
 800b9d0:	b538      	push	{r3, r4, r5, lr}
 800b9d2:	4b2a      	ldr	r3, [pc, #168]	; (800ba7c <__swsetup_r+0xac>)
 800b9d4:	4605      	mov	r5, r0
 800b9d6:	6818      	ldr	r0, [r3, #0]
 800b9d8:	460c      	mov	r4, r1
 800b9da:	b118      	cbz	r0, 800b9e4 <__swsetup_r+0x14>
 800b9dc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b9de:	b90b      	cbnz	r3, 800b9e4 <__swsetup_r+0x14>
 800b9e0:	f000 ffa6 	bl	800c930 <__sinit>
 800b9e4:	89a3      	ldrh	r3, [r4, #12]
 800b9e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b9ea:	0718      	lsls	r0, r3, #28
 800b9ec:	d422      	bmi.n	800ba34 <__swsetup_r+0x64>
 800b9ee:	06d9      	lsls	r1, r3, #27
 800b9f0:	d407      	bmi.n	800ba02 <__swsetup_r+0x32>
 800b9f2:	2309      	movs	r3, #9
 800b9f4:	602b      	str	r3, [r5, #0]
 800b9f6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b9fa:	f04f 30ff 	mov.w	r0, #4294967295
 800b9fe:	81a3      	strh	r3, [r4, #12]
 800ba00:	e034      	b.n	800ba6c <__swsetup_r+0x9c>
 800ba02:	0758      	lsls	r0, r3, #29
 800ba04:	d512      	bpl.n	800ba2c <__swsetup_r+0x5c>
 800ba06:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ba08:	b141      	cbz	r1, 800ba1c <__swsetup_r+0x4c>
 800ba0a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800ba0e:	4299      	cmp	r1, r3
 800ba10:	d002      	beq.n	800ba18 <__swsetup_r+0x48>
 800ba12:	4628      	mov	r0, r5
 800ba14:	f001 f81c 	bl	800ca50 <_free_r>
 800ba18:	2300      	movs	r3, #0
 800ba1a:	6323      	str	r3, [r4, #48]	; 0x30
 800ba1c:	89a3      	ldrh	r3, [r4, #12]
 800ba1e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ba22:	81a3      	strh	r3, [r4, #12]
 800ba24:	2300      	movs	r3, #0
 800ba26:	6063      	str	r3, [r4, #4]
 800ba28:	6923      	ldr	r3, [r4, #16]
 800ba2a:	6023      	str	r3, [r4, #0]
 800ba2c:	89a3      	ldrh	r3, [r4, #12]
 800ba2e:	f043 0308 	orr.w	r3, r3, #8
 800ba32:	81a3      	strh	r3, [r4, #12]
 800ba34:	6923      	ldr	r3, [r4, #16]
 800ba36:	b94b      	cbnz	r3, 800ba4c <__swsetup_r+0x7c>
 800ba38:	89a3      	ldrh	r3, [r4, #12]
 800ba3a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ba3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ba42:	d003      	beq.n	800ba4c <__swsetup_r+0x7c>
 800ba44:	4621      	mov	r1, r4
 800ba46:	4628      	mov	r0, r5
 800ba48:	f001 fa60 	bl	800cf0c <__smakebuf_r>
 800ba4c:	89a0      	ldrh	r0, [r4, #12]
 800ba4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ba52:	f010 0301 	ands.w	r3, r0, #1
 800ba56:	d00a      	beq.n	800ba6e <__swsetup_r+0x9e>
 800ba58:	2300      	movs	r3, #0
 800ba5a:	60a3      	str	r3, [r4, #8]
 800ba5c:	6963      	ldr	r3, [r4, #20]
 800ba5e:	425b      	negs	r3, r3
 800ba60:	61a3      	str	r3, [r4, #24]
 800ba62:	6923      	ldr	r3, [r4, #16]
 800ba64:	b943      	cbnz	r3, 800ba78 <__swsetup_r+0xa8>
 800ba66:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ba6a:	d1c4      	bne.n	800b9f6 <__swsetup_r+0x26>
 800ba6c:	bd38      	pop	{r3, r4, r5, pc}
 800ba6e:	0781      	lsls	r1, r0, #30
 800ba70:	bf58      	it	pl
 800ba72:	6963      	ldrpl	r3, [r4, #20]
 800ba74:	60a3      	str	r3, [r4, #8]
 800ba76:	e7f4      	b.n	800ba62 <__swsetup_r+0x92>
 800ba78:	2000      	movs	r0, #0
 800ba7a:	e7f7      	b.n	800ba6c <__swsetup_r+0x9c>
 800ba7c:	2000005c 	.word	0x2000005c

0800ba80 <register_fini>:
 800ba80:	4b02      	ldr	r3, [pc, #8]	; (800ba8c <register_fini+0xc>)
 800ba82:	b113      	cbz	r3, 800ba8a <register_fini+0xa>
 800ba84:	4802      	ldr	r0, [pc, #8]	; (800ba90 <register_fini+0x10>)
 800ba86:	f000 b805 	b.w	800ba94 <atexit>
 800ba8a:	4770      	bx	lr
 800ba8c:	00000000 	.word	0x00000000
 800ba90:	0800c981 	.word	0x0800c981

0800ba94 <atexit>:
 800ba94:	2300      	movs	r3, #0
 800ba96:	4601      	mov	r1, r0
 800ba98:	461a      	mov	r2, r3
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	f002 bdde 	b.w	800e65c <__register_exitproc>

0800baa0 <quorem>:
 800baa0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baa4:	6903      	ldr	r3, [r0, #16]
 800baa6:	690c      	ldr	r4, [r1, #16]
 800baa8:	4607      	mov	r7, r0
 800baaa:	42a3      	cmp	r3, r4
 800baac:	f2c0 8083 	blt.w	800bbb6 <quorem+0x116>
 800bab0:	3c01      	subs	r4, #1
 800bab2:	f100 0514 	add.w	r5, r0, #20
 800bab6:	f101 0814 	add.w	r8, r1, #20
 800baba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800babe:	9301      	str	r3, [sp, #4]
 800bac0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bac4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bac8:	3301      	adds	r3, #1
 800baca:	429a      	cmp	r2, r3
 800bacc:	fbb2 f6f3 	udiv	r6, r2, r3
 800bad0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bad4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bad8:	d332      	bcc.n	800bb40 <quorem+0xa0>
 800bada:	f04f 0e00 	mov.w	lr, #0
 800bade:	4640      	mov	r0, r8
 800bae0:	46ac      	mov	ip, r5
 800bae2:	46f2      	mov	sl, lr
 800bae4:	f850 2b04 	ldr.w	r2, [r0], #4
 800bae8:	b293      	uxth	r3, r2
 800baea:	fb06 e303 	mla	r3, r6, r3, lr
 800baee:	0c12      	lsrs	r2, r2, #16
 800baf0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800baf4:	fb06 e202 	mla	r2, r6, r2, lr
 800baf8:	b29b      	uxth	r3, r3
 800bafa:	ebaa 0303 	sub.w	r3, sl, r3
 800bafe:	f8dc a000 	ldr.w	sl, [ip]
 800bb02:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bb06:	fa1f fa8a 	uxth.w	sl, sl
 800bb0a:	4453      	add	r3, sl
 800bb0c:	fa1f fa82 	uxth.w	sl, r2
 800bb10:	f8dc 2000 	ldr.w	r2, [ip]
 800bb14:	4581      	cmp	r9, r0
 800bb16:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800bb1a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bb1e:	b29b      	uxth	r3, r3
 800bb20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb24:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bb28:	f84c 3b04 	str.w	r3, [ip], #4
 800bb2c:	d2da      	bcs.n	800bae4 <quorem+0x44>
 800bb2e:	f855 300b 	ldr.w	r3, [r5, fp]
 800bb32:	b92b      	cbnz	r3, 800bb40 <quorem+0xa0>
 800bb34:	9b01      	ldr	r3, [sp, #4]
 800bb36:	3b04      	subs	r3, #4
 800bb38:	429d      	cmp	r5, r3
 800bb3a:	461a      	mov	r2, r3
 800bb3c:	d32f      	bcc.n	800bb9e <quorem+0xfe>
 800bb3e:	613c      	str	r4, [r7, #16]
 800bb40:	4638      	mov	r0, r7
 800bb42:	f001 fc85 	bl	800d450 <__mcmp>
 800bb46:	2800      	cmp	r0, #0
 800bb48:	db25      	blt.n	800bb96 <quorem+0xf6>
 800bb4a:	4628      	mov	r0, r5
 800bb4c:	f04f 0c00 	mov.w	ip, #0
 800bb50:	3601      	adds	r6, #1
 800bb52:	f858 1b04 	ldr.w	r1, [r8], #4
 800bb56:	f8d0 e000 	ldr.w	lr, [r0]
 800bb5a:	b28b      	uxth	r3, r1
 800bb5c:	ebac 0303 	sub.w	r3, ip, r3
 800bb60:	fa1f f28e 	uxth.w	r2, lr
 800bb64:	4413      	add	r3, r2
 800bb66:	0c0a      	lsrs	r2, r1, #16
 800bb68:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bb6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bb70:	b29b      	uxth	r3, r3
 800bb72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb76:	45c1      	cmp	r9, r8
 800bb78:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bb7c:	f840 3b04 	str.w	r3, [r0], #4
 800bb80:	d2e7      	bcs.n	800bb52 <quorem+0xb2>
 800bb82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb8a:	b922      	cbnz	r2, 800bb96 <quorem+0xf6>
 800bb8c:	3b04      	subs	r3, #4
 800bb8e:	429d      	cmp	r5, r3
 800bb90:	461a      	mov	r2, r3
 800bb92:	d30a      	bcc.n	800bbaa <quorem+0x10a>
 800bb94:	613c      	str	r4, [r7, #16]
 800bb96:	4630      	mov	r0, r6
 800bb98:	b003      	add	sp, #12
 800bb9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb9e:	6812      	ldr	r2, [r2, #0]
 800bba0:	3b04      	subs	r3, #4
 800bba2:	2a00      	cmp	r2, #0
 800bba4:	d1cb      	bne.n	800bb3e <quorem+0x9e>
 800bba6:	3c01      	subs	r4, #1
 800bba8:	e7c6      	b.n	800bb38 <quorem+0x98>
 800bbaa:	6812      	ldr	r2, [r2, #0]
 800bbac:	3b04      	subs	r3, #4
 800bbae:	2a00      	cmp	r2, #0
 800bbb0:	d1f0      	bne.n	800bb94 <quorem+0xf4>
 800bbb2:	3c01      	subs	r4, #1
 800bbb4:	e7eb      	b.n	800bb8e <quorem+0xee>
 800bbb6:	2000      	movs	r0, #0
 800bbb8:	e7ee      	b.n	800bb98 <quorem+0xf8>
 800bbba:	0000      	movs	r0, r0
 800bbbc:	0000      	movs	r0, r0
	...

0800bbc0 <_dtoa_r>:
 800bbc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbc4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800bbc6:	b097      	sub	sp, #92	; 0x5c
 800bbc8:	4681      	mov	r9, r0
 800bbca:	4614      	mov	r4, r2
 800bbcc:	461d      	mov	r5, r3
 800bbce:	4692      	mov	sl, r2
 800bbd0:	469b      	mov	fp, r3
 800bbd2:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800bbd4:	b149      	cbz	r1, 800bbea <_dtoa_r+0x2a>
 800bbd6:	2301      	movs	r3, #1
 800bbd8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bbda:	4093      	lsls	r3, r2
 800bbdc:	608b      	str	r3, [r1, #8]
 800bbde:	604a      	str	r2, [r1, #4]
 800bbe0:	f001 fa2f 	bl	800d042 <_Bfree>
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800bbea:	1e2b      	subs	r3, r5, #0
 800bbec:	bfad      	iteet	ge
 800bbee:	2300      	movge	r3, #0
 800bbf0:	2201      	movlt	r2, #1
 800bbf2:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800bbf6:	6033      	strge	r3, [r6, #0]
 800bbf8:	4ba3      	ldr	r3, [pc, #652]	; (800be88 <_dtoa_r+0x2c8>)
 800bbfa:	bfb8      	it	lt
 800bbfc:	6032      	strlt	r2, [r6, #0]
 800bbfe:	ea33 030b 	bics.w	r3, r3, fp
 800bc02:	f8cd b00c 	str.w	fp, [sp, #12]
 800bc06:	d119      	bne.n	800bc3c <_dtoa_r+0x7c>
 800bc08:	f242 730f 	movw	r3, #9999	; 0x270f
 800bc0c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bc0e:	6013      	str	r3, [r2, #0]
 800bc10:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bc14:	4323      	orrs	r3, r4
 800bc16:	f000 857b 	beq.w	800c710 <_dtoa_r+0xb50>
 800bc1a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bc1c:	b90b      	cbnz	r3, 800bc22 <_dtoa_r+0x62>
 800bc1e:	4b9b      	ldr	r3, [pc, #620]	; (800be8c <_dtoa_r+0x2cc>)
 800bc20:	e020      	b.n	800bc64 <_dtoa_r+0xa4>
 800bc22:	4b9a      	ldr	r3, [pc, #616]	; (800be8c <_dtoa_r+0x2cc>)
 800bc24:	9306      	str	r3, [sp, #24]
 800bc26:	3303      	adds	r3, #3
 800bc28:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bc2a:	6013      	str	r3, [r2, #0]
 800bc2c:	9806      	ldr	r0, [sp, #24]
 800bc2e:	b017      	add	sp, #92	; 0x5c
 800bc30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc34:	4b96      	ldr	r3, [pc, #600]	; (800be90 <_dtoa_r+0x2d0>)
 800bc36:	9306      	str	r3, [sp, #24]
 800bc38:	3308      	adds	r3, #8
 800bc3a:	e7f5      	b.n	800bc28 <_dtoa_r+0x68>
 800bc3c:	2200      	movs	r2, #0
 800bc3e:	2300      	movs	r3, #0
 800bc40:	4650      	mov	r0, sl
 800bc42:	4659      	mov	r1, fp
 800bc44:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800bc48:	f7f4 feae 	bl	80009a8 <__aeabi_dcmpeq>
 800bc4c:	4607      	mov	r7, r0
 800bc4e:	b158      	cbz	r0, 800bc68 <_dtoa_r+0xa8>
 800bc50:	2301      	movs	r3, #1
 800bc52:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bc54:	6013      	str	r3, [r2, #0]
 800bc56:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	f000 8556 	beq.w	800c70a <_dtoa_r+0xb4a>
 800bc5e:	488d      	ldr	r0, [pc, #564]	; (800be94 <_dtoa_r+0x2d4>)
 800bc60:	6018      	str	r0, [r3, #0]
 800bc62:	1e43      	subs	r3, r0, #1
 800bc64:	9306      	str	r3, [sp, #24]
 800bc66:	e7e1      	b.n	800bc2c <_dtoa_r+0x6c>
 800bc68:	ab14      	add	r3, sp, #80	; 0x50
 800bc6a:	9301      	str	r3, [sp, #4]
 800bc6c:	ab15      	add	r3, sp, #84	; 0x54
 800bc6e:	9300      	str	r3, [sp, #0]
 800bc70:	4648      	mov	r0, r9
 800bc72:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800bc76:	f001 fc97 	bl	800d5a8 <__d2b>
 800bc7a:	9b03      	ldr	r3, [sp, #12]
 800bc7c:	4680      	mov	r8, r0
 800bc7e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800bc82:	2e00      	cmp	r6, #0
 800bc84:	d07f      	beq.n	800bd86 <_dtoa_r+0x1c6>
 800bc86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bc8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc8c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800bc90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc94:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800bc98:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800bc9c:	9713      	str	r7, [sp, #76]	; 0x4c
 800bc9e:	2200      	movs	r2, #0
 800bca0:	4b7d      	ldr	r3, [pc, #500]	; (800be98 <_dtoa_r+0x2d8>)
 800bca2:	f7f4 fa61 	bl	8000168 <__aeabi_dsub>
 800bca6:	a372      	add	r3, pc, #456	; (adr r3, 800be70 <_dtoa_r+0x2b0>)
 800bca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcac:	f7f4 fc14 	bl	80004d8 <__aeabi_dmul>
 800bcb0:	a371      	add	r3, pc, #452	; (adr r3, 800be78 <_dtoa_r+0x2b8>)
 800bcb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb6:	f7f4 fa59 	bl	800016c <__adddf3>
 800bcba:	4604      	mov	r4, r0
 800bcbc:	4630      	mov	r0, r6
 800bcbe:	460d      	mov	r5, r1
 800bcc0:	f7f4 fba0 	bl	8000404 <__aeabi_i2d>
 800bcc4:	a36e      	add	r3, pc, #440	; (adr r3, 800be80 <_dtoa_r+0x2c0>)
 800bcc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcca:	f7f4 fc05 	bl	80004d8 <__aeabi_dmul>
 800bcce:	4602      	mov	r2, r0
 800bcd0:	460b      	mov	r3, r1
 800bcd2:	4620      	mov	r0, r4
 800bcd4:	4629      	mov	r1, r5
 800bcd6:	f7f4 fa49 	bl	800016c <__adddf3>
 800bcda:	4604      	mov	r4, r0
 800bcdc:	460d      	mov	r5, r1
 800bcde:	f7f4 feab 	bl	8000a38 <__aeabi_d2iz>
 800bce2:	2200      	movs	r2, #0
 800bce4:	9003      	str	r0, [sp, #12]
 800bce6:	2300      	movs	r3, #0
 800bce8:	4620      	mov	r0, r4
 800bcea:	4629      	mov	r1, r5
 800bcec:	f7f4 fe66 	bl	80009bc <__aeabi_dcmplt>
 800bcf0:	b150      	cbz	r0, 800bd08 <_dtoa_r+0x148>
 800bcf2:	9803      	ldr	r0, [sp, #12]
 800bcf4:	f7f4 fb86 	bl	8000404 <__aeabi_i2d>
 800bcf8:	4622      	mov	r2, r4
 800bcfa:	462b      	mov	r3, r5
 800bcfc:	f7f4 fe54 	bl	80009a8 <__aeabi_dcmpeq>
 800bd00:	b910      	cbnz	r0, 800bd08 <_dtoa_r+0x148>
 800bd02:	9b03      	ldr	r3, [sp, #12]
 800bd04:	3b01      	subs	r3, #1
 800bd06:	9303      	str	r3, [sp, #12]
 800bd08:	9b03      	ldr	r3, [sp, #12]
 800bd0a:	2b16      	cmp	r3, #22
 800bd0c:	d858      	bhi.n	800bdc0 <_dtoa_r+0x200>
 800bd0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bd12:	9a03      	ldr	r2, [sp, #12]
 800bd14:	4b61      	ldr	r3, [pc, #388]	; (800be9c <_dtoa_r+0x2dc>)
 800bd16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd1e:	f7f4 fe4d 	bl	80009bc <__aeabi_dcmplt>
 800bd22:	2800      	cmp	r0, #0
 800bd24:	d04e      	beq.n	800bdc4 <_dtoa_r+0x204>
 800bd26:	9b03      	ldr	r3, [sp, #12]
 800bd28:	3b01      	subs	r3, #1
 800bd2a:	9303      	str	r3, [sp, #12]
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bd30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bd32:	1b9e      	subs	r6, r3, r6
 800bd34:	1e73      	subs	r3, r6, #1
 800bd36:	9309      	str	r3, [sp, #36]	; 0x24
 800bd38:	bf49      	itett	mi
 800bd3a:	f1c6 0301 	rsbmi	r3, r6, #1
 800bd3e:	2300      	movpl	r3, #0
 800bd40:	9308      	strmi	r3, [sp, #32]
 800bd42:	2300      	movmi	r3, #0
 800bd44:	bf54      	ite	pl
 800bd46:	9308      	strpl	r3, [sp, #32]
 800bd48:	9309      	strmi	r3, [sp, #36]	; 0x24
 800bd4a:	9b03      	ldr	r3, [sp, #12]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	db3b      	blt.n	800bdc8 <_dtoa_r+0x208>
 800bd50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd52:	9a03      	ldr	r2, [sp, #12]
 800bd54:	4413      	add	r3, r2
 800bd56:	9309      	str	r3, [sp, #36]	; 0x24
 800bd58:	2300      	movs	r3, #0
 800bd5a:	920e      	str	r2, [sp, #56]	; 0x38
 800bd5c:	930a      	str	r3, [sp, #40]	; 0x28
 800bd5e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bd60:	2b09      	cmp	r3, #9
 800bd62:	d86b      	bhi.n	800be3c <_dtoa_r+0x27c>
 800bd64:	2b05      	cmp	r3, #5
 800bd66:	bfc4      	itt	gt
 800bd68:	3b04      	subgt	r3, #4
 800bd6a:	9320      	strgt	r3, [sp, #128]	; 0x80
 800bd6c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bd6e:	bfc8      	it	gt
 800bd70:	2400      	movgt	r4, #0
 800bd72:	f1a3 0302 	sub.w	r3, r3, #2
 800bd76:	bfd8      	it	le
 800bd78:	2401      	movle	r4, #1
 800bd7a:	2b03      	cmp	r3, #3
 800bd7c:	d869      	bhi.n	800be52 <_dtoa_r+0x292>
 800bd7e:	e8df f003 	tbb	[pc, r3]
 800bd82:	392c      	.short	0x392c
 800bd84:	5b37      	.short	0x5b37
 800bd86:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800bd8a:	441e      	add	r6, r3
 800bd8c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800bd90:	2b20      	cmp	r3, #32
 800bd92:	dd10      	ble.n	800bdb6 <_dtoa_r+0x1f6>
 800bd94:	9a03      	ldr	r2, [sp, #12]
 800bd96:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800bd9a:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800bd9e:	409a      	lsls	r2, r3
 800bda0:	fa24 f000 	lsr.w	r0, r4, r0
 800bda4:	4310      	orrs	r0, r2
 800bda6:	f7f4 fb1d 	bl	80003e4 <__aeabi_ui2d>
 800bdaa:	2301      	movs	r3, #1
 800bdac:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800bdb0:	3e01      	subs	r6, #1
 800bdb2:	9313      	str	r3, [sp, #76]	; 0x4c
 800bdb4:	e773      	b.n	800bc9e <_dtoa_r+0xde>
 800bdb6:	f1c3 0320 	rsb	r3, r3, #32
 800bdba:	fa04 f003 	lsl.w	r0, r4, r3
 800bdbe:	e7f2      	b.n	800bda6 <_dtoa_r+0x1e6>
 800bdc0:	2301      	movs	r3, #1
 800bdc2:	e7b4      	b.n	800bd2e <_dtoa_r+0x16e>
 800bdc4:	900f      	str	r0, [sp, #60]	; 0x3c
 800bdc6:	e7b3      	b.n	800bd30 <_dtoa_r+0x170>
 800bdc8:	9b08      	ldr	r3, [sp, #32]
 800bdca:	9a03      	ldr	r2, [sp, #12]
 800bdcc:	1a9b      	subs	r3, r3, r2
 800bdce:	9308      	str	r3, [sp, #32]
 800bdd0:	4253      	negs	r3, r2
 800bdd2:	930a      	str	r3, [sp, #40]	; 0x28
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	930e      	str	r3, [sp, #56]	; 0x38
 800bdd8:	e7c1      	b.n	800bd5e <_dtoa_r+0x19e>
 800bdda:	2300      	movs	r3, #0
 800bddc:	930b      	str	r3, [sp, #44]	; 0x2c
 800bdde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	dc39      	bgt.n	800be58 <_dtoa_r+0x298>
 800bde4:	2301      	movs	r3, #1
 800bde6:	461a      	mov	r2, r3
 800bde8:	9304      	str	r3, [sp, #16]
 800bdea:	9307      	str	r3, [sp, #28]
 800bdec:	9221      	str	r2, [sp, #132]	; 0x84
 800bdee:	e00c      	b.n	800be0a <_dtoa_r+0x24a>
 800bdf0:	2301      	movs	r3, #1
 800bdf2:	e7f3      	b.n	800bddc <_dtoa_r+0x21c>
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bdf8:	930b      	str	r3, [sp, #44]	; 0x2c
 800bdfa:	9b03      	ldr	r3, [sp, #12]
 800bdfc:	4413      	add	r3, r2
 800bdfe:	9304      	str	r3, [sp, #16]
 800be00:	3301      	adds	r3, #1
 800be02:	2b01      	cmp	r3, #1
 800be04:	9307      	str	r3, [sp, #28]
 800be06:	bfb8      	it	lt
 800be08:	2301      	movlt	r3, #1
 800be0a:	2200      	movs	r2, #0
 800be0c:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800be10:	2204      	movs	r2, #4
 800be12:	f102 0014 	add.w	r0, r2, #20
 800be16:	4298      	cmp	r0, r3
 800be18:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800be1c:	d920      	bls.n	800be60 <_dtoa_r+0x2a0>
 800be1e:	4648      	mov	r0, r9
 800be20:	f001 f8ea 	bl	800cff8 <_Balloc>
 800be24:	9006      	str	r0, [sp, #24]
 800be26:	2800      	cmp	r0, #0
 800be28:	d13e      	bne.n	800bea8 <_dtoa_r+0x2e8>
 800be2a:	4602      	mov	r2, r0
 800be2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800be30:	4b1b      	ldr	r3, [pc, #108]	; (800bea0 <_dtoa_r+0x2e0>)
 800be32:	481c      	ldr	r0, [pc, #112]	; (800bea4 <_dtoa_r+0x2e4>)
 800be34:	f002 fc52 	bl	800e6dc <__assert_func>
 800be38:	2301      	movs	r3, #1
 800be3a:	e7dc      	b.n	800bdf6 <_dtoa_r+0x236>
 800be3c:	2401      	movs	r4, #1
 800be3e:	2300      	movs	r3, #0
 800be40:	940b      	str	r4, [sp, #44]	; 0x2c
 800be42:	9320      	str	r3, [sp, #128]	; 0x80
 800be44:	f04f 33ff 	mov.w	r3, #4294967295
 800be48:	2200      	movs	r2, #0
 800be4a:	9304      	str	r3, [sp, #16]
 800be4c:	9307      	str	r3, [sp, #28]
 800be4e:	2312      	movs	r3, #18
 800be50:	e7cc      	b.n	800bdec <_dtoa_r+0x22c>
 800be52:	2301      	movs	r3, #1
 800be54:	930b      	str	r3, [sp, #44]	; 0x2c
 800be56:	e7f5      	b.n	800be44 <_dtoa_r+0x284>
 800be58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be5a:	9304      	str	r3, [sp, #16]
 800be5c:	9307      	str	r3, [sp, #28]
 800be5e:	e7d4      	b.n	800be0a <_dtoa_r+0x24a>
 800be60:	3101      	adds	r1, #1
 800be62:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800be66:	0052      	lsls	r2, r2, #1
 800be68:	e7d3      	b.n	800be12 <_dtoa_r+0x252>
 800be6a:	bf00      	nop
 800be6c:	f3af 8000 	nop.w
 800be70:	636f4361 	.word	0x636f4361
 800be74:	3fd287a7 	.word	0x3fd287a7
 800be78:	8b60c8b3 	.word	0x8b60c8b3
 800be7c:	3fc68a28 	.word	0x3fc68a28
 800be80:	509f79fb 	.word	0x509f79fb
 800be84:	3fd34413 	.word	0x3fd34413
 800be88:	7ff00000 	.word	0x7ff00000
 800be8c:	08010664 	.word	0x08010664
 800be90:	08010668 	.word	0x08010668
 800be94:	08010623 	.word	0x08010623
 800be98:	3ff80000 	.word	0x3ff80000
 800be9c:	08010770 	.word	0x08010770
 800bea0:	08010671 	.word	0x08010671
 800bea4:	08010682 	.word	0x08010682
 800bea8:	9b06      	ldr	r3, [sp, #24]
 800beaa:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800beae:	9b07      	ldr	r3, [sp, #28]
 800beb0:	2b0e      	cmp	r3, #14
 800beb2:	f200 80a1 	bhi.w	800bff8 <_dtoa_r+0x438>
 800beb6:	2c00      	cmp	r4, #0
 800beb8:	f000 809e 	beq.w	800bff8 <_dtoa_r+0x438>
 800bebc:	9b03      	ldr	r3, [sp, #12]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	dd34      	ble.n	800bf2c <_dtoa_r+0x36c>
 800bec2:	4a96      	ldr	r2, [pc, #600]	; (800c11c <_dtoa_r+0x55c>)
 800bec4:	f003 030f 	and.w	r3, r3, #15
 800bec8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800becc:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bed0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800bed4:	9b03      	ldr	r3, [sp, #12]
 800bed6:	05d8      	lsls	r0, r3, #23
 800bed8:	ea4f 1523 	mov.w	r5, r3, asr #4
 800bedc:	d516      	bpl.n	800bf0c <_dtoa_r+0x34c>
 800bede:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bee2:	4b8f      	ldr	r3, [pc, #572]	; (800c120 <_dtoa_r+0x560>)
 800bee4:	2603      	movs	r6, #3
 800bee6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800beea:	f7f4 fc1f 	bl	800072c <__aeabi_ddiv>
 800beee:	4682      	mov	sl, r0
 800bef0:	468b      	mov	fp, r1
 800bef2:	f005 050f 	and.w	r5, r5, #15
 800bef6:	4c8a      	ldr	r4, [pc, #552]	; (800c120 <_dtoa_r+0x560>)
 800bef8:	b955      	cbnz	r5, 800bf10 <_dtoa_r+0x350>
 800befa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800befe:	4650      	mov	r0, sl
 800bf00:	4659      	mov	r1, fp
 800bf02:	f7f4 fc13 	bl	800072c <__aeabi_ddiv>
 800bf06:	4682      	mov	sl, r0
 800bf08:	468b      	mov	fp, r1
 800bf0a:	e028      	b.n	800bf5e <_dtoa_r+0x39e>
 800bf0c:	2602      	movs	r6, #2
 800bf0e:	e7f2      	b.n	800bef6 <_dtoa_r+0x336>
 800bf10:	07e9      	lsls	r1, r5, #31
 800bf12:	d508      	bpl.n	800bf26 <_dtoa_r+0x366>
 800bf14:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bf18:	e9d4 2300 	ldrd	r2, r3, [r4]
 800bf1c:	f7f4 fadc 	bl	80004d8 <__aeabi_dmul>
 800bf20:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800bf24:	3601      	adds	r6, #1
 800bf26:	106d      	asrs	r5, r5, #1
 800bf28:	3408      	adds	r4, #8
 800bf2a:	e7e5      	b.n	800bef8 <_dtoa_r+0x338>
 800bf2c:	f000 809f 	beq.w	800c06e <_dtoa_r+0x4ae>
 800bf30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bf34:	9b03      	ldr	r3, [sp, #12]
 800bf36:	2602      	movs	r6, #2
 800bf38:	425c      	negs	r4, r3
 800bf3a:	4b78      	ldr	r3, [pc, #480]	; (800c11c <_dtoa_r+0x55c>)
 800bf3c:	f004 020f 	and.w	r2, r4, #15
 800bf40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bf44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf48:	f7f4 fac6 	bl	80004d8 <__aeabi_dmul>
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	4682      	mov	sl, r0
 800bf50:	468b      	mov	fp, r1
 800bf52:	4d73      	ldr	r5, [pc, #460]	; (800c120 <_dtoa_r+0x560>)
 800bf54:	1124      	asrs	r4, r4, #4
 800bf56:	2c00      	cmp	r4, #0
 800bf58:	d17e      	bne.n	800c058 <_dtoa_r+0x498>
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d1d3      	bne.n	800bf06 <_dtoa_r+0x346>
 800bf5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	f000 8086 	beq.w	800c072 <_dtoa_r+0x4b2>
 800bf66:	2200      	movs	r2, #0
 800bf68:	4650      	mov	r0, sl
 800bf6a:	4659      	mov	r1, fp
 800bf6c:	4b6d      	ldr	r3, [pc, #436]	; (800c124 <_dtoa_r+0x564>)
 800bf6e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800bf72:	f7f4 fd23 	bl	80009bc <__aeabi_dcmplt>
 800bf76:	2800      	cmp	r0, #0
 800bf78:	d07b      	beq.n	800c072 <_dtoa_r+0x4b2>
 800bf7a:	9b07      	ldr	r3, [sp, #28]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d078      	beq.n	800c072 <_dtoa_r+0x4b2>
 800bf80:	9b04      	ldr	r3, [sp, #16]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	dd36      	ble.n	800bff4 <_dtoa_r+0x434>
 800bf86:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bf8a:	9b03      	ldr	r3, [sp, #12]
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	1e5d      	subs	r5, r3, #1
 800bf90:	4b65      	ldr	r3, [pc, #404]	; (800c128 <_dtoa_r+0x568>)
 800bf92:	f7f4 faa1 	bl	80004d8 <__aeabi_dmul>
 800bf96:	4682      	mov	sl, r0
 800bf98:	468b      	mov	fp, r1
 800bf9a:	9c04      	ldr	r4, [sp, #16]
 800bf9c:	3601      	adds	r6, #1
 800bf9e:	4630      	mov	r0, r6
 800bfa0:	f7f4 fa30 	bl	8000404 <__aeabi_i2d>
 800bfa4:	4652      	mov	r2, sl
 800bfa6:	465b      	mov	r3, fp
 800bfa8:	f7f4 fa96 	bl	80004d8 <__aeabi_dmul>
 800bfac:	2200      	movs	r2, #0
 800bfae:	4b5f      	ldr	r3, [pc, #380]	; (800c12c <_dtoa_r+0x56c>)
 800bfb0:	f7f4 f8dc 	bl	800016c <__adddf3>
 800bfb4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800bfb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800bfbc:	9611      	str	r6, [sp, #68]	; 0x44
 800bfbe:	2c00      	cmp	r4, #0
 800bfc0:	d15a      	bne.n	800c078 <_dtoa_r+0x4b8>
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	4650      	mov	r0, sl
 800bfc6:	4659      	mov	r1, fp
 800bfc8:	4b59      	ldr	r3, [pc, #356]	; (800c130 <_dtoa_r+0x570>)
 800bfca:	f7f4 f8cd 	bl	8000168 <__aeabi_dsub>
 800bfce:	4633      	mov	r3, r6
 800bfd0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bfd2:	4682      	mov	sl, r0
 800bfd4:	468b      	mov	fp, r1
 800bfd6:	f7f4 fd0f 	bl	80009f8 <__aeabi_dcmpgt>
 800bfda:	2800      	cmp	r0, #0
 800bfdc:	f040 828b 	bne.w	800c4f6 <_dtoa_r+0x936>
 800bfe0:	4650      	mov	r0, sl
 800bfe2:	4659      	mov	r1, fp
 800bfe4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bfe6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800bfea:	f7f4 fce7 	bl	80009bc <__aeabi_dcmplt>
 800bfee:	2800      	cmp	r0, #0
 800bff0:	f040 827f 	bne.w	800c4f2 <_dtoa_r+0x932>
 800bff4:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800bff8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	f2c0 814d 	blt.w	800c29a <_dtoa_r+0x6da>
 800c000:	9a03      	ldr	r2, [sp, #12]
 800c002:	2a0e      	cmp	r2, #14
 800c004:	f300 8149 	bgt.w	800c29a <_dtoa_r+0x6da>
 800c008:	4b44      	ldr	r3, [pc, #272]	; (800c11c <_dtoa_r+0x55c>)
 800c00a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c00e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c012:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c016:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c018:	2b00      	cmp	r3, #0
 800c01a:	f280 80d6 	bge.w	800c1ca <_dtoa_r+0x60a>
 800c01e:	9b07      	ldr	r3, [sp, #28]
 800c020:	2b00      	cmp	r3, #0
 800c022:	f300 80d2 	bgt.w	800c1ca <_dtoa_r+0x60a>
 800c026:	f040 8263 	bne.w	800c4f0 <_dtoa_r+0x930>
 800c02a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c02e:	2200      	movs	r2, #0
 800c030:	4b3f      	ldr	r3, [pc, #252]	; (800c130 <_dtoa_r+0x570>)
 800c032:	f7f4 fa51 	bl	80004d8 <__aeabi_dmul>
 800c036:	4652      	mov	r2, sl
 800c038:	465b      	mov	r3, fp
 800c03a:	f7f4 fcd3 	bl	80009e4 <__aeabi_dcmpge>
 800c03e:	9c07      	ldr	r4, [sp, #28]
 800c040:	4625      	mov	r5, r4
 800c042:	2800      	cmp	r0, #0
 800c044:	f040 823c 	bne.w	800c4c0 <_dtoa_r+0x900>
 800c048:	2331      	movs	r3, #49	; 0x31
 800c04a:	9e06      	ldr	r6, [sp, #24]
 800c04c:	f806 3b01 	strb.w	r3, [r6], #1
 800c050:	9b03      	ldr	r3, [sp, #12]
 800c052:	3301      	adds	r3, #1
 800c054:	9303      	str	r3, [sp, #12]
 800c056:	e237      	b.n	800c4c8 <_dtoa_r+0x908>
 800c058:	07e2      	lsls	r2, r4, #31
 800c05a:	d505      	bpl.n	800c068 <_dtoa_r+0x4a8>
 800c05c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c060:	f7f4 fa3a 	bl	80004d8 <__aeabi_dmul>
 800c064:	2301      	movs	r3, #1
 800c066:	3601      	adds	r6, #1
 800c068:	1064      	asrs	r4, r4, #1
 800c06a:	3508      	adds	r5, #8
 800c06c:	e773      	b.n	800bf56 <_dtoa_r+0x396>
 800c06e:	2602      	movs	r6, #2
 800c070:	e775      	b.n	800bf5e <_dtoa_r+0x39e>
 800c072:	9d03      	ldr	r5, [sp, #12]
 800c074:	9c07      	ldr	r4, [sp, #28]
 800c076:	e792      	b.n	800bf9e <_dtoa_r+0x3de>
 800c078:	9906      	ldr	r1, [sp, #24]
 800c07a:	4b28      	ldr	r3, [pc, #160]	; (800c11c <_dtoa_r+0x55c>)
 800c07c:	4421      	add	r1, r4
 800c07e:	9112      	str	r1, [sp, #72]	; 0x48
 800c080:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c082:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c086:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800c08a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c08e:	2900      	cmp	r1, #0
 800c090:	d052      	beq.n	800c138 <_dtoa_r+0x578>
 800c092:	2000      	movs	r0, #0
 800c094:	4927      	ldr	r1, [pc, #156]	; (800c134 <_dtoa_r+0x574>)
 800c096:	f7f4 fb49 	bl	800072c <__aeabi_ddiv>
 800c09a:	4632      	mov	r2, r6
 800c09c:	463b      	mov	r3, r7
 800c09e:	f7f4 f863 	bl	8000168 <__aeabi_dsub>
 800c0a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c0a6:	9e06      	ldr	r6, [sp, #24]
 800c0a8:	4659      	mov	r1, fp
 800c0aa:	4650      	mov	r0, sl
 800c0ac:	f7f4 fcc4 	bl	8000a38 <__aeabi_d2iz>
 800c0b0:	4604      	mov	r4, r0
 800c0b2:	f7f4 f9a7 	bl	8000404 <__aeabi_i2d>
 800c0b6:	4602      	mov	r2, r0
 800c0b8:	460b      	mov	r3, r1
 800c0ba:	4650      	mov	r0, sl
 800c0bc:	4659      	mov	r1, fp
 800c0be:	f7f4 f853 	bl	8000168 <__aeabi_dsub>
 800c0c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c0c6:	3430      	adds	r4, #48	; 0x30
 800c0c8:	f806 4b01 	strb.w	r4, [r6], #1
 800c0cc:	4682      	mov	sl, r0
 800c0ce:	468b      	mov	fp, r1
 800c0d0:	f7f4 fc74 	bl	80009bc <__aeabi_dcmplt>
 800c0d4:	2800      	cmp	r0, #0
 800c0d6:	d170      	bne.n	800c1ba <_dtoa_r+0x5fa>
 800c0d8:	4652      	mov	r2, sl
 800c0da:	465b      	mov	r3, fp
 800c0dc:	2000      	movs	r0, #0
 800c0de:	4911      	ldr	r1, [pc, #68]	; (800c124 <_dtoa_r+0x564>)
 800c0e0:	f7f4 f842 	bl	8000168 <__aeabi_dsub>
 800c0e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c0e8:	f7f4 fc68 	bl	80009bc <__aeabi_dcmplt>
 800c0ec:	2800      	cmp	r0, #0
 800c0ee:	f040 80b6 	bne.w	800c25e <_dtoa_r+0x69e>
 800c0f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c0f4:	429e      	cmp	r6, r3
 800c0f6:	f43f af7d 	beq.w	800bff4 <_dtoa_r+0x434>
 800c0fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c0fe:	2200      	movs	r2, #0
 800c100:	4b09      	ldr	r3, [pc, #36]	; (800c128 <_dtoa_r+0x568>)
 800c102:	f7f4 f9e9 	bl	80004d8 <__aeabi_dmul>
 800c106:	2200      	movs	r2, #0
 800c108:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c10c:	4b06      	ldr	r3, [pc, #24]	; (800c128 <_dtoa_r+0x568>)
 800c10e:	4650      	mov	r0, sl
 800c110:	4659      	mov	r1, fp
 800c112:	f7f4 f9e1 	bl	80004d8 <__aeabi_dmul>
 800c116:	4682      	mov	sl, r0
 800c118:	468b      	mov	fp, r1
 800c11a:	e7c5      	b.n	800c0a8 <_dtoa_r+0x4e8>
 800c11c:	08010770 	.word	0x08010770
 800c120:	08010748 	.word	0x08010748
 800c124:	3ff00000 	.word	0x3ff00000
 800c128:	40240000 	.word	0x40240000
 800c12c:	401c0000 	.word	0x401c0000
 800c130:	40140000 	.word	0x40140000
 800c134:	3fe00000 	.word	0x3fe00000
 800c138:	4630      	mov	r0, r6
 800c13a:	4639      	mov	r1, r7
 800c13c:	f7f4 f9cc 	bl	80004d8 <__aeabi_dmul>
 800c140:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c144:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800c146:	9e06      	ldr	r6, [sp, #24]
 800c148:	4659      	mov	r1, fp
 800c14a:	4650      	mov	r0, sl
 800c14c:	f7f4 fc74 	bl	8000a38 <__aeabi_d2iz>
 800c150:	4604      	mov	r4, r0
 800c152:	f7f4 f957 	bl	8000404 <__aeabi_i2d>
 800c156:	4602      	mov	r2, r0
 800c158:	460b      	mov	r3, r1
 800c15a:	4650      	mov	r0, sl
 800c15c:	4659      	mov	r1, fp
 800c15e:	f7f4 f803 	bl	8000168 <__aeabi_dsub>
 800c162:	3430      	adds	r4, #48	; 0x30
 800c164:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c166:	f806 4b01 	strb.w	r4, [r6], #1
 800c16a:	429e      	cmp	r6, r3
 800c16c:	4682      	mov	sl, r0
 800c16e:	468b      	mov	fp, r1
 800c170:	f04f 0200 	mov.w	r2, #0
 800c174:	d123      	bne.n	800c1be <_dtoa_r+0x5fe>
 800c176:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c17a:	4bb2      	ldr	r3, [pc, #712]	; (800c444 <_dtoa_r+0x884>)
 800c17c:	f7f3 fff6 	bl	800016c <__adddf3>
 800c180:	4602      	mov	r2, r0
 800c182:	460b      	mov	r3, r1
 800c184:	4650      	mov	r0, sl
 800c186:	4659      	mov	r1, fp
 800c188:	f7f4 fc36 	bl	80009f8 <__aeabi_dcmpgt>
 800c18c:	2800      	cmp	r0, #0
 800c18e:	d166      	bne.n	800c25e <_dtoa_r+0x69e>
 800c190:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c194:	2000      	movs	r0, #0
 800c196:	49ab      	ldr	r1, [pc, #684]	; (800c444 <_dtoa_r+0x884>)
 800c198:	f7f3 ffe6 	bl	8000168 <__aeabi_dsub>
 800c19c:	4602      	mov	r2, r0
 800c19e:	460b      	mov	r3, r1
 800c1a0:	4650      	mov	r0, sl
 800c1a2:	4659      	mov	r1, fp
 800c1a4:	f7f4 fc0a 	bl	80009bc <__aeabi_dcmplt>
 800c1a8:	2800      	cmp	r0, #0
 800c1aa:	f43f af23 	beq.w	800bff4 <_dtoa_r+0x434>
 800c1ae:	463e      	mov	r6, r7
 800c1b0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c1b4:	3f01      	subs	r7, #1
 800c1b6:	2b30      	cmp	r3, #48	; 0x30
 800c1b8:	d0f9      	beq.n	800c1ae <_dtoa_r+0x5ee>
 800c1ba:	9503      	str	r5, [sp, #12]
 800c1bc:	e03e      	b.n	800c23c <_dtoa_r+0x67c>
 800c1be:	4ba2      	ldr	r3, [pc, #648]	; (800c448 <_dtoa_r+0x888>)
 800c1c0:	f7f4 f98a 	bl	80004d8 <__aeabi_dmul>
 800c1c4:	4682      	mov	sl, r0
 800c1c6:	468b      	mov	fp, r1
 800c1c8:	e7be      	b.n	800c148 <_dtoa_r+0x588>
 800c1ca:	4654      	mov	r4, sl
 800c1cc:	f04f 0a00 	mov.w	sl, #0
 800c1d0:	465d      	mov	r5, fp
 800c1d2:	9e06      	ldr	r6, [sp, #24]
 800c1d4:	f8df b270 	ldr.w	fp, [pc, #624]	; 800c448 <_dtoa_r+0x888>
 800c1d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1dc:	4620      	mov	r0, r4
 800c1de:	4629      	mov	r1, r5
 800c1e0:	f7f4 faa4 	bl	800072c <__aeabi_ddiv>
 800c1e4:	f7f4 fc28 	bl	8000a38 <__aeabi_d2iz>
 800c1e8:	4607      	mov	r7, r0
 800c1ea:	f7f4 f90b 	bl	8000404 <__aeabi_i2d>
 800c1ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1f2:	f7f4 f971 	bl	80004d8 <__aeabi_dmul>
 800c1f6:	4602      	mov	r2, r0
 800c1f8:	460b      	mov	r3, r1
 800c1fa:	4620      	mov	r0, r4
 800c1fc:	4629      	mov	r1, r5
 800c1fe:	f7f3 ffb3 	bl	8000168 <__aeabi_dsub>
 800c202:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800c206:	f806 4b01 	strb.w	r4, [r6], #1
 800c20a:	9c06      	ldr	r4, [sp, #24]
 800c20c:	9d07      	ldr	r5, [sp, #28]
 800c20e:	1b34      	subs	r4, r6, r4
 800c210:	42a5      	cmp	r5, r4
 800c212:	4602      	mov	r2, r0
 800c214:	460b      	mov	r3, r1
 800c216:	d133      	bne.n	800c280 <_dtoa_r+0x6c0>
 800c218:	f7f3 ffa8 	bl	800016c <__adddf3>
 800c21c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c220:	4604      	mov	r4, r0
 800c222:	460d      	mov	r5, r1
 800c224:	f7f4 fbe8 	bl	80009f8 <__aeabi_dcmpgt>
 800c228:	b9c0      	cbnz	r0, 800c25c <_dtoa_r+0x69c>
 800c22a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c22e:	4620      	mov	r0, r4
 800c230:	4629      	mov	r1, r5
 800c232:	f7f4 fbb9 	bl	80009a8 <__aeabi_dcmpeq>
 800c236:	b108      	cbz	r0, 800c23c <_dtoa_r+0x67c>
 800c238:	07fb      	lsls	r3, r7, #31
 800c23a:	d40f      	bmi.n	800c25c <_dtoa_r+0x69c>
 800c23c:	4648      	mov	r0, r9
 800c23e:	4641      	mov	r1, r8
 800c240:	f000 feff 	bl	800d042 <_Bfree>
 800c244:	2300      	movs	r3, #0
 800c246:	9803      	ldr	r0, [sp, #12]
 800c248:	7033      	strb	r3, [r6, #0]
 800c24a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c24c:	3001      	adds	r0, #1
 800c24e:	6018      	str	r0, [r3, #0]
 800c250:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c252:	2b00      	cmp	r3, #0
 800c254:	f43f acea 	beq.w	800bc2c <_dtoa_r+0x6c>
 800c258:	601e      	str	r6, [r3, #0]
 800c25a:	e4e7      	b.n	800bc2c <_dtoa_r+0x6c>
 800c25c:	9d03      	ldr	r5, [sp, #12]
 800c25e:	4633      	mov	r3, r6
 800c260:	461e      	mov	r6, r3
 800c262:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c266:	2a39      	cmp	r2, #57	; 0x39
 800c268:	d106      	bne.n	800c278 <_dtoa_r+0x6b8>
 800c26a:	9a06      	ldr	r2, [sp, #24]
 800c26c:	429a      	cmp	r2, r3
 800c26e:	d1f7      	bne.n	800c260 <_dtoa_r+0x6a0>
 800c270:	2230      	movs	r2, #48	; 0x30
 800c272:	9906      	ldr	r1, [sp, #24]
 800c274:	3501      	adds	r5, #1
 800c276:	700a      	strb	r2, [r1, #0]
 800c278:	781a      	ldrb	r2, [r3, #0]
 800c27a:	3201      	adds	r2, #1
 800c27c:	701a      	strb	r2, [r3, #0]
 800c27e:	e79c      	b.n	800c1ba <_dtoa_r+0x5fa>
 800c280:	4652      	mov	r2, sl
 800c282:	465b      	mov	r3, fp
 800c284:	f7f4 f928 	bl	80004d8 <__aeabi_dmul>
 800c288:	2200      	movs	r2, #0
 800c28a:	2300      	movs	r3, #0
 800c28c:	4604      	mov	r4, r0
 800c28e:	460d      	mov	r5, r1
 800c290:	f7f4 fb8a 	bl	80009a8 <__aeabi_dcmpeq>
 800c294:	2800      	cmp	r0, #0
 800c296:	d09f      	beq.n	800c1d8 <_dtoa_r+0x618>
 800c298:	e7d0      	b.n	800c23c <_dtoa_r+0x67c>
 800c29a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c29c:	2a00      	cmp	r2, #0
 800c29e:	f000 80cb 	beq.w	800c438 <_dtoa_r+0x878>
 800c2a2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c2a4:	2a01      	cmp	r2, #1
 800c2a6:	f300 80ae 	bgt.w	800c406 <_dtoa_r+0x846>
 800c2aa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c2ac:	2a00      	cmp	r2, #0
 800c2ae:	f000 80a6 	beq.w	800c3fe <_dtoa_r+0x83e>
 800c2b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c2b6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c2b8:	9e08      	ldr	r6, [sp, #32]
 800c2ba:	9a08      	ldr	r2, [sp, #32]
 800c2bc:	2101      	movs	r1, #1
 800c2be:	441a      	add	r2, r3
 800c2c0:	9208      	str	r2, [sp, #32]
 800c2c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c2c4:	4648      	mov	r0, r9
 800c2c6:	441a      	add	r2, r3
 800c2c8:	9209      	str	r2, [sp, #36]	; 0x24
 800c2ca:	f000 ff5b 	bl	800d184 <__i2b>
 800c2ce:	4605      	mov	r5, r0
 800c2d0:	2e00      	cmp	r6, #0
 800c2d2:	dd0c      	ble.n	800c2ee <_dtoa_r+0x72e>
 800c2d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	dd09      	ble.n	800c2ee <_dtoa_r+0x72e>
 800c2da:	42b3      	cmp	r3, r6
 800c2dc:	bfa8      	it	ge
 800c2de:	4633      	movge	r3, r6
 800c2e0:	9a08      	ldr	r2, [sp, #32]
 800c2e2:	1af6      	subs	r6, r6, r3
 800c2e4:	1ad2      	subs	r2, r2, r3
 800c2e6:	9208      	str	r2, [sp, #32]
 800c2e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c2ea:	1ad3      	subs	r3, r2, r3
 800c2ec:	9309      	str	r3, [sp, #36]	; 0x24
 800c2ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2f0:	b1f3      	cbz	r3, 800c330 <_dtoa_r+0x770>
 800c2f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	f000 80a3 	beq.w	800c440 <_dtoa_r+0x880>
 800c2fa:	2c00      	cmp	r4, #0
 800c2fc:	dd10      	ble.n	800c320 <_dtoa_r+0x760>
 800c2fe:	4629      	mov	r1, r5
 800c300:	4622      	mov	r2, r4
 800c302:	4648      	mov	r0, r9
 800c304:	f000 fff8 	bl	800d2f8 <__pow5mult>
 800c308:	4642      	mov	r2, r8
 800c30a:	4601      	mov	r1, r0
 800c30c:	4605      	mov	r5, r0
 800c30e:	4648      	mov	r0, r9
 800c310:	f000 ff4e 	bl	800d1b0 <__multiply>
 800c314:	4607      	mov	r7, r0
 800c316:	4641      	mov	r1, r8
 800c318:	4648      	mov	r0, r9
 800c31a:	f000 fe92 	bl	800d042 <_Bfree>
 800c31e:	46b8      	mov	r8, r7
 800c320:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c322:	1b1a      	subs	r2, r3, r4
 800c324:	d004      	beq.n	800c330 <_dtoa_r+0x770>
 800c326:	4641      	mov	r1, r8
 800c328:	4648      	mov	r0, r9
 800c32a:	f000 ffe5 	bl	800d2f8 <__pow5mult>
 800c32e:	4680      	mov	r8, r0
 800c330:	2101      	movs	r1, #1
 800c332:	4648      	mov	r0, r9
 800c334:	f000 ff26 	bl	800d184 <__i2b>
 800c338:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c33a:	4604      	mov	r4, r0
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	f340 8085 	ble.w	800c44c <_dtoa_r+0x88c>
 800c342:	461a      	mov	r2, r3
 800c344:	4601      	mov	r1, r0
 800c346:	4648      	mov	r0, r9
 800c348:	f000 ffd6 	bl	800d2f8 <__pow5mult>
 800c34c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c34e:	4604      	mov	r4, r0
 800c350:	2b01      	cmp	r3, #1
 800c352:	dd7e      	ble.n	800c452 <_dtoa_r+0x892>
 800c354:	2700      	movs	r7, #0
 800c356:	6923      	ldr	r3, [r4, #16]
 800c358:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c35c:	6918      	ldr	r0, [r3, #16]
 800c35e:	f000 fec3 	bl	800d0e8 <__hi0bits>
 800c362:	f1c0 0020 	rsb	r0, r0, #32
 800c366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c368:	4418      	add	r0, r3
 800c36a:	f010 001f 	ands.w	r0, r0, #31
 800c36e:	f000 808e 	beq.w	800c48e <_dtoa_r+0x8ce>
 800c372:	f1c0 0320 	rsb	r3, r0, #32
 800c376:	2b04      	cmp	r3, #4
 800c378:	f340 8087 	ble.w	800c48a <_dtoa_r+0x8ca>
 800c37c:	f1c0 001c 	rsb	r0, r0, #28
 800c380:	9b08      	ldr	r3, [sp, #32]
 800c382:	4406      	add	r6, r0
 800c384:	4403      	add	r3, r0
 800c386:	9308      	str	r3, [sp, #32]
 800c388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c38a:	4403      	add	r3, r0
 800c38c:	9309      	str	r3, [sp, #36]	; 0x24
 800c38e:	9b08      	ldr	r3, [sp, #32]
 800c390:	2b00      	cmp	r3, #0
 800c392:	dd05      	ble.n	800c3a0 <_dtoa_r+0x7e0>
 800c394:	4641      	mov	r1, r8
 800c396:	461a      	mov	r2, r3
 800c398:	4648      	mov	r0, r9
 800c39a:	f000 ffed 	bl	800d378 <__lshift>
 800c39e:	4680      	mov	r8, r0
 800c3a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	dd05      	ble.n	800c3b2 <_dtoa_r+0x7f2>
 800c3a6:	4621      	mov	r1, r4
 800c3a8:	461a      	mov	r2, r3
 800c3aa:	4648      	mov	r0, r9
 800c3ac:	f000 ffe4 	bl	800d378 <__lshift>
 800c3b0:	4604      	mov	r4, r0
 800c3b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d06c      	beq.n	800c492 <_dtoa_r+0x8d2>
 800c3b8:	4621      	mov	r1, r4
 800c3ba:	4640      	mov	r0, r8
 800c3bc:	f001 f848 	bl	800d450 <__mcmp>
 800c3c0:	2800      	cmp	r0, #0
 800c3c2:	da66      	bge.n	800c492 <_dtoa_r+0x8d2>
 800c3c4:	9b03      	ldr	r3, [sp, #12]
 800c3c6:	4641      	mov	r1, r8
 800c3c8:	3b01      	subs	r3, #1
 800c3ca:	9303      	str	r3, [sp, #12]
 800c3cc:	220a      	movs	r2, #10
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	4648      	mov	r0, r9
 800c3d2:	f000 fe3f 	bl	800d054 <__multadd>
 800c3d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c3d8:	4680      	mov	r8, r0
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	f000 819f 	beq.w	800c71e <_dtoa_r+0xb5e>
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	4629      	mov	r1, r5
 800c3e4:	220a      	movs	r2, #10
 800c3e6:	4648      	mov	r0, r9
 800c3e8:	f000 fe34 	bl	800d054 <__multadd>
 800c3ec:	9b04      	ldr	r3, [sp, #16]
 800c3ee:	4605      	mov	r5, r0
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	f300 8089 	bgt.w	800c508 <_dtoa_r+0x948>
 800c3f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c3f8:	2b02      	cmp	r3, #2
 800c3fa:	dc52      	bgt.n	800c4a2 <_dtoa_r+0x8e2>
 800c3fc:	e084      	b.n	800c508 <_dtoa_r+0x948>
 800c3fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c400:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c404:	e757      	b.n	800c2b6 <_dtoa_r+0x6f6>
 800c406:	9b07      	ldr	r3, [sp, #28]
 800c408:	1e5c      	subs	r4, r3, #1
 800c40a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c40c:	42a3      	cmp	r3, r4
 800c40e:	bfb7      	itett	lt
 800c410:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c412:	1b1c      	subge	r4, r3, r4
 800c414:	1ae2      	sublt	r2, r4, r3
 800c416:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c418:	bfbe      	ittt	lt
 800c41a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800c41c:	189b      	addlt	r3, r3, r2
 800c41e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c420:	9b07      	ldr	r3, [sp, #28]
 800c422:	bfb8      	it	lt
 800c424:	2400      	movlt	r4, #0
 800c426:	2b00      	cmp	r3, #0
 800c428:	bfb7      	itett	lt
 800c42a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800c42e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800c432:	1a9e      	sublt	r6, r3, r2
 800c434:	2300      	movlt	r3, #0
 800c436:	e740      	b.n	800c2ba <_dtoa_r+0x6fa>
 800c438:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c43a:	9e08      	ldr	r6, [sp, #32]
 800c43c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800c43e:	e747      	b.n	800c2d0 <_dtoa_r+0x710>
 800c440:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c442:	e770      	b.n	800c326 <_dtoa_r+0x766>
 800c444:	3fe00000 	.word	0x3fe00000
 800c448:	40240000 	.word	0x40240000
 800c44c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c44e:	2b01      	cmp	r3, #1
 800c450:	dc17      	bgt.n	800c482 <_dtoa_r+0x8c2>
 800c452:	f1ba 0f00 	cmp.w	sl, #0
 800c456:	d114      	bne.n	800c482 <_dtoa_r+0x8c2>
 800c458:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c45c:	b99b      	cbnz	r3, 800c486 <_dtoa_r+0x8c6>
 800c45e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800c462:	0d3f      	lsrs	r7, r7, #20
 800c464:	053f      	lsls	r7, r7, #20
 800c466:	b137      	cbz	r7, 800c476 <_dtoa_r+0x8b6>
 800c468:	2701      	movs	r7, #1
 800c46a:	9b08      	ldr	r3, [sp, #32]
 800c46c:	3301      	adds	r3, #1
 800c46e:	9308      	str	r3, [sp, #32]
 800c470:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c472:	3301      	adds	r3, #1
 800c474:	9309      	str	r3, [sp, #36]	; 0x24
 800c476:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c478:	2b00      	cmp	r3, #0
 800c47a:	f47f af6c 	bne.w	800c356 <_dtoa_r+0x796>
 800c47e:	2001      	movs	r0, #1
 800c480:	e771      	b.n	800c366 <_dtoa_r+0x7a6>
 800c482:	2700      	movs	r7, #0
 800c484:	e7f7      	b.n	800c476 <_dtoa_r+0x8b6>
 800c486:	4657      	mov	r7, sl
 800c488:	e7f5      	b.n	800c476 <_dtoa_r+0x8b6>
 800c48a:	d080      	beq.n	800c38e <_dtoa_r+0x7ce>
 800c48c:	4618      	mov	r0, r3
 800c48e:	301c      	adds	r0, #28
 800c490:	e776      	b.n	800c380 <_dtoa_r+0x7c0>
 800c492:	9b07      	ldr	r3, [sp, #28]
 800c494:	2b00      	cmp	r3, #0
 800c496:	dc31      	bgt.n	800c4fc <_dtoa_r+0x93c>
 800c498:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c49a:	2b02      	cmp	r3, #2
 800c49c:	dd2e      	ble.n	800c4fc <_dtoa_r+0x93c>
 800c49e:	9b07      	ldr	r3, [sp, #28]
 800c4a0:	9304      	str	r3, [sp, #16]
 800c4a2:	9b04      	ldr	r3, [sp, #16]
 800c4a4:	b963      	cbnz	r3, 800c4c0 <_dtoa_r+0x900>
 800c4a6:	4621      	mov	r1, r4
 800c4a8:	2205      	movs	r2, #5
 800c4aa:	4648      	mov	r0, r9
 800c4ac:	f000 fdd2 	bl	800d054 <__multadd>
 800c4b0:	4601      	mov	r1, r0
 800c4b2:	4604      	mov	r4, r0
 800c4b4:	4640      	mov	r0, r8
 800c4b6:	f000 ffcb 	bl	800d450 <__mcmp>
 800c4ba:	2800      	cmp	r0, #0
 800c4bc:	f73f adc4 	bgt.w	800c048 <_dtoa_r+0x488>
 800c4c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c4c2:	9e06      	ldr	r6, [sp, #24]
 800c4c4:	43db      	mvns	r3, r3
 800c4c6:	9303      	str	r3, [sp, #12]
 800c4c8:	2700      	movs	r7, #0
 800c4ca:	4621      	mov	r1, r4
 800c4cc:	4648      	mov	r0, r9
 800c4ce:	f000 fdb8 	bl	800d042 <_Bfree>
 800c4d2:	2d00      	cmp	r5, #0
 800c4d4:	f43f aeb2 	beq.w	800c23c <_dtoa_r+0x67c>
 800c4d8:	b12f      	cbz	r7, 800c4e6 <_dtoa_r+0x926>
 800c4da:	42af      	cmp	r7, r5
 800c4dc:	d003      	beq.n	800c4e6 <_dtoa_r+0x926>
 800c4de:	4639      	mov	r1, r7
 800c4e0:	4648      	mov	r0, r9
 800c4e2:	f000 fdae 	bl	800d042 <_Bfree>
 800c4e6:	4629      	mov	r1, r5
 800c4e8:	4648      	mov	r0, r9
 800c4ea:	f000 fdaa 	bl	800d042 <_Bfree>
 800c4ee:	e6a5      	b.n	800c23c <_dtoa_r+0x67c>
 800c4f0:	2400      	movs	r4, #0
 800c4f2:	4625      	mov	r5, r4
 800c4f4:	e7e4      	b.n	800c4c0 <_dtoa_r+0x900>
 800c4f6:	9503      	str	r5, [sp, #12]
 800c4f8:	4625      	mov	r5, r4
 800c4fa:	e5a5      	b.n	800c048 <_dtoa_r+0x488>
 800c4fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	f000 80c4 	beq.w	800c68c <_dtoa_r+0xacc>
 800c504:	9b07      	ldr	r3, [sp, #28]
 800c506:	9304      	str	r3, [sp, #16]
 800c508:	2e00      	cmp	r6, #0
 800c50a:	dd05      	ble.n	800c518 <_dtoa_r+0x958>
 800c50c:	4629      	mov	r1, r5
 800c50e:	4632      	mov	r2, r6
 800c510:	4648      	mov	r0, r9
 800c512:	f000 ff31 	bl	800d378 <__lshift>
 800c516:	4605      	mov	r5, r0
 800c518:	2f00      	cmp	r7, #0
 800c51a:	d058      	beq.n	800c5ce <_dtoa_r+0xa0e>
 800c51c:	4648      	mov	r0, r9
 800c51e:	6869      	ldr	r1, [r5, #4]
 800c520:	f000 fd6a 	bl	800cff8 <_Balloc>
 800c524:	4606      	mov	r6, r0
 800c526:	b920      	cbnz	r0, 800c532 <_dtoa_r+0x972>
 800c528:	4602      	mov	r2, r0
 800c52a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c52e:	4b80      	ldr	r3, [pc, #512]	; (800c730 <_dtoa_r+0xb70>)
 800c530:	e47f      	b.n	800be32 <_dtoa_r+0x272>
 800c532:	692a      	ldr	r2, [r5, #16]
 800c534:	f105 010c 	add.w	r1, r5, #12
 800c538:	3202      	adds	r2, #2
 800c53a:	0092      	lsls	r2, r2, #2
 800c53c:	300c      	adds	r0, #12
 800c53e:	f000 fd33 	bl	800cfa8 <memcpy>
 800c542:	2201      	movs	r2, #1
 800c544:	4631      	mov	r1, r6
 800c546:	4648      	mov	r0, r9
 800c548:	f000 ff16 	bl	800d378 <__lshift>
 800c54c:	462f      	mov	r7, r5
 800c54e:	4605      	mov	r5, r0
 800c550:	9b06      	ldr	r3, [sp, #24]
 800c552:	9a06      	ldr	r2, [sp, #24]
 800c554:	3301      	adds	r3, #1
 800c556:	9307      	str	r3, [sp, #28]
 800c558:	9b04      	ldr	r3, [sp, #16]
 800c55a:	4413      	add	r3, r2
 800c55c:	930a      	str	r3, [sp, #40]	; 0x28
 800c55e:	f00a 0301 	and.w	r3, sl, #1
 800c562:	9309      	str	r3, [sp, #36]	; 0x24
 800c564:	9b07      	ldr	r3, [sp, #28]
 800c566:	4621      	mov	r1, r4
 800c568:	4640      	mov	r0, r8
 800c56a:	f103 3bff 	add.w	fp, r3, #4294967295
 800c56e:	f7ff fa97 	bl	800baa0 <quorem>
 800c572:	4639      	mov	r1, r7
 800c574:	9004      	str	r0, [sp, #16]
 800c576:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c57a:	4640      	mov	r0, r8
 800c57c:	f000 ff68 	bl	800d450 <__mcmp>
 800c580:	462a      	mov	r2, r5
 800c582:	9008      	str	r0, [sp, #32]
 800c584:	4621      	mov	r1, r4
 800c586:	4648      	mov	r0, r9
 800c588:	f000 ff7e 	bl	800d488 <__mdiff>
 800c58c:	68c2      	ldr	r2, [r0, #12]
 800c58e:	4606      	mov	r6, r0
 800c590:	b9fa      	cbnz	r2, 800c5d2 <_dtoa_r+0xa12>
 800c592:	4601      	mov	r1, r0
 800c594:	4640      	mov	r0, r8
 800c596:	f000 ff5b 	bl	800d450 <__mcmp>
 800c59a:	4602      	mov	r2, r0
 800c59c:	4631      	mov	r1, r6
 800c59e:	4648      	mov	r0, r9
 800c5a0:	920b      	str	r2, [sp, #44]	; 0x2c
 800c5a2:	f000 fd4e 	bl	800d042 <_Bfree>
 800c5a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c5a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c5aa:	9e07      	ldr	r6, [sp, #28]
 800c5ac:	ea43 0102 	orr.w	r1, r3, r2
 800c5b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5b2:	430b      	orrs	r3, r1
 800c5b4:	d10f      	bne.n	800c5d6 <_dtoa_r+0xa16>
 800c5b6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c5ba:	d028      	beq.n	800c60e <_dtoa_r+0xa4e>
 800c5bc:	9b08      	ldr	r3, [sp, #32]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	dd02      	ble.n	800c5c8 <_dtoa_r+0xa08>
 800c5c2:	9b04      	ldr	r3, [sp, #16]
 800c5c4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c5c8:	f88b a000 	strb.w	sl, [fp]
 800c5cc:	e77d      	b.n	800c4ca <_dtoa_r+0x90a>
 800c5ce:	4628      	mov	r0, r5
 800c5d0:	e7bc      	b.n	800c54c <_dtoa_r+0x98c>
 800c5d2:	2201      	movs	r2, #1
 800c5d4:	e7e2      	b.n	800c59c <_dtoa_r+0x9dc>
 800c5d6:	9b08      	ldr	r3, [sp, #32]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	db04      	blt.n	800c5e6 <_dtoa_r+0xa26>
 800c5dc:	9920      	ldr	r1, [sp, #128]	; 0x80
 800c5de:	430b      	orrs	r3, r1
 800c5e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c5e2:	430b      	orrs	r3, r1
 800c5e4:	d120      	bne.n	800c628 <_dtoa_r+0xa68>
 800c5e6:	2a00      	cmp	r2, #0
 800c5e8:	ddee      	ble.n	800c5c8 <_dtoa_r+0xa08>
 800c5ea:	4641      	mov	r1, r8
 800c5ec:	2201      	movs	r2, #1
 800c5ee:	4648      	mov	r0, r9
 800c5f0:	f000 fec2 	bl	800d378 <__lshift>
 800c5f4:	4621      	mov	r1, r4
 800c5f6:	4680      	mov	r8, r0
 800c5f8:	f000 ff2a 	bl	800d450 <__mcmp>
 800c5fc:	2800      	cmp	r0, #0
 800c5fe:	dc03      	bgt.n	800c608 <_dtoa_r+0xa48>
 800c600:	d1e2      	bne.n	800c5c8 <_dtoa_r+0xa08>
 800c602:	f01a 0f01 	tst.w	sl, #1
 800c606:	d0df      	beq.n	800c5c8 <_dtoa_r+0xa08>
 800c608:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c60c:	d1d9      	bne.n	800c5c2 <_dtoa_r+0xa02>
 800c60e:	2339      	movs	r3, #57	; 0x39
 800c610:	f88b 3000 	strb.w	r3, [fp]
 800c614:	4633      	mov	r3, r6
 800c616:	461e      	mov	r6, r3
 800c618:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c61c:	3b01      	subs	r3, #1
 800c61e:	2a39      	cmp	r2, #57	; 0x39
 800c620:	d06a      	beq.n	800c6f8 <_dtoa_r+0xb38>
 800c622:	3201      	adds	r2, #1
 800c624:	701a      	strb	r2, [r3, #0]
 800c626:	e750      	b.n	800c4ca <_dtoa_r+0x90a>
 800c628:	2a00      	cmp	r2, #0
 800c62a:	dd07      	ble.n	800c63c <_dtoa_r+0xa7c>
 800c62c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c630:	d0ed      	beq.n	800c60e <_dtoa_r+0xa4e>
 800c632:	f10a 0301 	add.w	r3, sl, #1
 800c636:	f88b 3000 	strb.w	r3, [fp]
 800c63a:	e746      	b.n	800c4ca <_dtoa_r+0x90a>
 800c63c:	9b07      	ldr	r3, [sp, #28]
 800c63e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c640:	f803 ac01 	strb.w	sl, [r3, #-1]
 800c644:	4293      	cmp	r3, r2
 800c646:	d041      	beq.n	800c6cc <_dtoa_r+0xb0c>
 800c648:	4641      	mov	r1, r8
 800c64a:	2300      	movs	r3, #0
 800c64c:	220a      	movs	r2, #10
 800c64e:	4648      	mov	r0, r9
 800c650:	f000 fd00 	bl	800d054 <__multadd>
 800c654:	42af      	cmp	r7, r5
 800c656:	4680      	mov	r8, r0
 800c658:	f04f 0300 	mov.w	r3, #0
 800c65c:	f04f 020a 	mov.w	r2, #10
 800c660:	4639      	mov	r1, r7
 800c662:	4648      	mov	r0, r9
 800c664:	d107      	bne.n	800c676 <_dtoa_r+0xab6>
 800c666:	f000 fcf5 	bl	800d054 <__multadd>
 800c66a:	4607      	mov	r7, r0
 800c66c:	4605      	mov	r5, r0
 800c66e:	9b07      	ldr	r3, [sp, #28]
 800c670:	3301      	adds	r3, #1
 800c672:	9307      	str	r3, [sp, #28]
 800c674:	e776      	b.n	800c564 <_dtoa_r+0x9a4>
 800c676:	f000 fced 	bl	800d054 <__multadd>
 800c67a:	4629      	mov	r1, r5
 800c67c:	4607      	mov	r7, r0
 800c67e:	2300      	movs	r3, #0
 800c680:	220a      	movs	r2, #10
 800c682:	4648      	mov	r0, r9
 800c684:	f000 fce6 	bl	800d054 <__multadd>
 800c688:	4605      	mov	r5, r0
 800c68a:	e7f0      	b.n	800c66e <_dtoa_r+0xaae>
 800c68c:	9b07      	ldr	r3, [sp, #28]
 800c68e:	9304      	str	r3, [sp, #16]
 800c690:	9e06      	ldr	r6, [sp, #24]
 800c692:	4621      	mov	r1, r4
 800c694:	4640      	mov	r0, r8
 800c696:	f7ff fa03 	bl	800baa0 <quorem>
 800c69a:	9b06      	ldr	r3, [sp, #24]
 800c69c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c6a0:	f806 ab01 	strb.w	sl, [r6], #1
 800c6a4:	1af2      	subs	r2, r6, r3
 800c6a6:	9b04      	ldr	r3, [sp, #16]
 800c6a8:	4293      	cmp	r3, r2
 800c6aa:	dd07      	ble.n	800c6bc <_dtoa_r+0xafc>
 800c6ac:	4641      	mov	r1, r8
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	220a      	movs	r2, #10
 800c6b2:	4648      	mov	r0, r9
 800c6b4:	f000 fcce 	bl	800d054 <__multadd>
 800c6b8:	4680      	mov	r8, r0
 800c6ba:	e7ea      	b.n	800c692 <_dtoa_r+0xad2>
 800c6bc:	9b04      	ldr	r3, [sp, #16]
 800c6be:	2700      	movs	r7, #0
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	bfcc      	ite	gt
 800c6c4:	461e      	movgt	r6, r3
 800c6c6:	2601      	movle	r6, #1
 800c6c8:	9b06      	ldr	r3, [sp, #24]
 800c6ca:	441e      	add	r6, r3
 800c6cc:	4641      	mov	r1, r8
 800c6ce:	2201      	movs	r2, #1
 800c6d0:	4648      	mov	r0, r9
 800c6d2:	f000 fe51 	bl	800d378 <__lshift>
 800c6d6:	4621      	mov	r1, r4
 800c6d8:	4680      	mov	r8, r0
 800c6da:	f000 feb9 	bl	800d450 <__mcmp>
 800c6de:	2800      	cmp	r0, #0
 800c6e0:	dc98      	bgt.n	800c614 <_dtoa_r+0xa54>
 800c6e2:	d102      	bne.n	800c6ea <_dtoa_r+0xb2a>
 800c6e4:	f01a 0f01 	tst.w	sl, #1
 800c6e8:	d194      	bne.n	800c614 <_dtoa_r+0xa54>
 800c6ea:	4633      	mov	r3, r6
 800c6ec:	461e      	mov	r6, r3
 800c6ee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c6f2:	2a30      	cmp	r2, #48	; 0x30
 800c6f4:	d0fa      	beq.n	800c6ec <_dtoa_r+0xb2c>
 800c6f6:	e6e8      	b.n	800c4ca <_dtoa_r+0x90a>
 800c6f8:	9a06      	ldr	r2, [sp, #24]
 800c6fa:	429a      	cmp	r2, r3
 800c6fc:	d18b      	bne.n	800c616 <_dtoa_r+0xa56>
 800c6fe:	9b03      	ldr	r3, [sp, #12]
 800c700:	3301      	adds	r3, #1
 800c702:	9303      	str	r3, [sp, #12]
 800c704:	2331      	movs	r3, #49	; 0x31
 800c706:	7013      	strb	r3, [r2, #0]
 800c708:	e6df      	b.n	800c4ca <_dtoa_r+0x90a>
 800c70a:	4b0a      	ldr	r3, [pc, #40]	; (800c734 <_dtoa_r+0xb74>)
 800c70c:	f7ff baaa 	b.w	800bc64 <_dtoa_r+0xa4>
 800c710:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c712:	2b00      	cmp	r3, #0
 800c714:	f47f aa8e 	bne.w	800bc34 <_dtoa_r+0x74>
 800c718:	4b07      	ldr	r3, [pc, #28]	; (800c738 <_dtoa_r+0xb78>)
 800c71a:	f7ff baa3 	b.w	800bc64 <_dtoa_r+0xa4>
 800c71e:	9b04      	ldr	r3, [sp, #16]
 800c720:	2b00      	cmp	r3, #0
 800c722:	dcb5      	bgt.n	800c690 <_dtoa_r+0xad0>
 800c724:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c726:	2b02      	cmp	r3, #2
 800c728:	f73f aebb 	bgt.w	800c4a2 <_dtoa_r+0x8e2>
 800c72c:	e7b0      	b.n	800c690 <_dtoa_r+0xad0>
 800c72e:	bf00      	nop
 800c730:	08010671 	.word	0x08010671
 800c734:	08010622 	.word	0x08010622
 800c738:	08010668 	.word	0x08010668

0800c73c <__sflush_r>:
 800c73c:	898b      	ldrh	r3, [r1, #12]
 800c73e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c742:	4605      	mov	r5, r0
 800c744:	0718      	lsls	r0, r3, #28
 800c746:	460c      	mov	r4, r1
 800c748:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c74c:	d45f      	bmi.n	800c80e <__sflush_r+0xd2>
 800c74e:	684b      	ldr	r3, [r1, #4]
 800c750:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c754:	2b00      	cmp	r3, #0
 800c756:	818a      	strh	r2, [r1, #12]
 800c758:	dc05      	bgt.n	800c766 <__sflush_r+0x2a>
 800c75a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	dc02      	bgt.n	800c766 <__sflush_r+0x2a>
 800c760:	2000      	movs	r0, #0
 800c762:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c766:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c768:	2e00      	cmp	r6, #0
 800c76a:	d0f9      	beq.n	800c760 <__sflush_r+0x24>
 800c76c:	2300      	movs	r3, #0
 800c76e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c772:	682f      	ldr	r7, [r5, #0]
 800c774:	602b      	str	r3, [r5, #0]
 800c776:	d036      	beq.n	800c7e6 <__sflush_r+0xaa>
 800c778:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800c77a:	89a3      	ldrh	r3, [r4, #12]
 800c77c:	075a      	lsls	r2, r3, #29
 800c77e:	d505      	bpl.n	800c78c <__sflush_r+0x50>
 800c780:	6863      	ldr	r3, [r4, #4]
 800c782:	1ac0      	subs	r0, r0, r3
 800c784:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c786:	b10b      	cbz	r3, 800c78c <__sflush_r+0x50>
 800c788:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c78a:	1ac0      	subs	r0, r0, r3
 800c78c:	2300      	movs	r3, #0
 800c78e:	4602      	mov	r2, r0
 800c790:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c792:	4628      	mov	r0, r5
 800c794:	69e1      	ldr	r1, [r4, #28]
 800c796:	47b0      	blx	r6
 800c798:	1c43      	adds	r3, r0, #1
 800c79a:	89a3      	ldrh	r3, [r4, #12]
 800c79c:	d106      	bne.n	800c7ac <__sflush_r+0x70>
 800c79e:	6829      	ldr	r1, [r5, #0]
 800c7a0:	291d      	cmp	r1, #29
 800c7a2:	d830      	bhi.n	800c806 <__sflush_r+0xca>
 800c7a4:	4a2b      	ldr	r2, [pc, #172]	; (800c854 <__sflush_r+0x118>)
 800c7a6:	40ca      	lsrs	r2, r1
 800c7a8:	07d6      	lsls	r6, r2, #31
 800c7aa:	d52c      	bpl.n	800c806 <__sflush_r+0xca>
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c7b2:	b21b      	sxth	r3, r3
 800c7b4:	6062      	str	r2, [r4, #4]
 800c7b6:	6922      	ldr	r2, [r4, #16]
 800c7b8:	04d9      	lsls	r1, r3, #19
 800c7ba:	81a3      	strh	r3, [r4, #12]
 800c7bc:	6022      	str	r2, [r4, #0]
 800c7be:	d504      	bpl.n	800c7ca <__sflush_r+0x8e>
 800c7c0:	1c42      	adds	r2, r0, #1
 800c7c2:	d101      	bne.n	800c7c8 <__sflush_r+0x8c>
 800c7c4:	682b      	ldr	r3, [r5, #0]
 800c7c6:	b903      	cbnz	r3, 800c7ca <__sflush_r+0x8e>
 800c7c8:	6520      	str	r0, [r4, #80]	; 0x50
 800c7ca:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c7cc:	602f      	str	r7, [r5, #0]
 800c7ce:	2900      	cmp	r1, #0
 800c7d0:	d0c6      	beq.n	800c760 <__sflush_r+0x24>
 800c7d2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c7d6:	4299      	cmp	r1, r3
 800c7d8:	d002      	beq.n	800c7e0 <__sflush_r+0xa4>
 800c7da:	4628      	mov	r0, r5
 800c7dc:	f000 f938 	bl	800ca50 <_free_r>
 800c7e0:	2000      	movs	r0, #0
 800c7e2:	6320      	str	r0, [r4, #48]	; 0x30
 800c7e4:	e7bd      	b.n	800c762 <__sflush_r+0x26>
 800c7e6:	69e1      	ldr	r1, [r4, #28]
 800c7e8:	2301      	movs	r3, #1
 800c7ea:	4628      	mov	r0, r5
 800c7ec:	47b0      	blx	r6
 800c7ee:	1c41      	adds	r1, r0, #1
 800c7f0:	d1c3      	bne.n	800c77a <__sflush_r+0x3e>
 800c7f2:	682b      	ldr	r3, [r5, #0]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d0c0      	beq.n	800c77a <__sflush_r+0x3e>
 800c7f8:	2b1d      	cmp	r3, #29
 800c7fa:	d001      	beq.n	800c800 <__sflush_r+0xc4>
 800c7fc:	2b16      	cmp	r3, #22
 800c7fe:	d101      	bne.n	800c804 <__sflush_r+0xc8>
 800c800:	602f      	str	r7, [r5, #0]
 800c802:	e7ad      	b.n	800c760 <__sflush_r+0x24>
 800c804:	89a3      	ldrh	r3, [r4, #12]
 800c806:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c80a:	81a3      	strh	r3, [r4, #12]
 800c80c:	e7a9      	b.n	800c762 <__sflush_r+0x26>
 800c80e:	690f      	ldr	r7, [r1, #16]
 800c810:	2f00      	cmp	r7, #0
 800c812:	d0a5      	beq.n	800c760 <__sflush_r+0x24>
 800c814:	079b      	lsls	r3, r3, #30
 800c816:	bf18      	it	ne
 800c818:	2300      	movne	r3, #0
 800c81a:	680e      	ldr	r6, [r1, #0]
 800c81c:	bf08      	it	eq
 800c81e:	694b      	ldreq	r3, [r1, #20]
 800c820:	eba6 0807 	sub.w	r8, r6, r7
 800c824:	600f      	str	r7, [r1, #0]
 800c826:	608b      	str	r3, [r1, #8]
 800c828:	f1b8 0f00 	cmp.w	r8, #0
 800c82c:	dd98      	ble.n	800c760 <__sflush_r+0x24>
 800c82e:	4643      	mov	r3, r8
 800c830:	463a      	mov	r2, r7
 800c832:	4628      	mov	r0, r5
 800c834:	69e1      	ldr	r1, [r4, #28]
 800c836:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c838:	47b0      	blx	r6
 800c83a:	2800      	cmp	r0, #0
 800c83c:	dc06      	bgt.n	800c84c <__sflush_r+0x110>
 800c83e:	89a3      	ldrh	r3, [r4, #12]
 800c840:	f04f 30ff 	mov.w	r0, #4294967295
 800c844:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c848:	81a3      	strh	r3, [r4, #12]
 800c84a:	e78a      	b.n	800c762 <__sflush_r+0x26>
 800c84c:	4407      	add	r7, r0
 800c84e:	eba8 0800 	sub.w	r8, r8, r0
 800c852:	e7e9      	b.n	800c828 <__sflush_r+0xec>
 800c854:	20400001 	.word	0x20400001

0800c858 <_fflush_r>:
 800c858:	b538      	push	{r3, r4, r5, lr}
 800c85a:	460c      	mov	r4, r1
 800c85c:	4605      	mov	r5, r0
 800c85e:	b118      	cbz	r0, 800c868 <_fflush_r+0x10>
 800c860:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c862:	b90b      	cbnz	r3, 800c868 <_fflush_r+0x10>
 800c864:	f000 f864 	bl	800c930 <__sinit>
 800c868:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800c86c:	b1b8      	cbz	r0, 800c89e <_fflush_r+0x46>
 800c86e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c870:	07db      	lsls	r3, r3, #31
 800c872:	d404      	bmi.n	800c87e <_fflush_r+0x26>
 800c874:	0581      	lsls	r1, r0, #22
 800c876:	d402      	bmi.n	800c87e <_fflush_r+0x26>
 800c878:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c87a:	f000 fb19 	bl	800ceb0 <__retarget_lock_acquire_recursive>
 800c87e:	4628      	mov	r0, r5
 800c880:	4621      	mov	r1, r4
 800c882:	f7ff ff5b 	bl	800c73c <__sflush_r>
 800c886:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c888:	4605      	mov	r5, r0
 800c88a:	07da      	lsls	r2, r3, #31
 800c88c:	d405      	bmi.n	800c89a <_fflush_r+0x42>
 800c88e:	89a3      	ldrh	r3, [r4, #12]
 800c890:	059b      	lsls	r3, r3, #22
 800c892:	d402      	bmi.n	800c89a <_fflush_r+0x42>
 800c894:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c896:	f000 fb0c 	bl	800ceb2 <__retarget_lock_release_recursive>
 800c89a:	4628      	mov	r0, r5
 800c89c:	bd38      	pop	{r3, r4, r5, pc}
 800c89e:	4605      	mov	r5, r0
 800c8a0:	e7fb      	b.n	800c89a <_fflush_r+0x42>
	...

0800c8a4 <std>:
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	b510      	push	{r4, lr}
 800c8a8:	4604      	mov	r4, r0
 800c8aa:	e9c0 3300 	strd	r3, r3, [r0]
 800c8ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c8b2:	6083      	str	r3, [r0, #8]
 800c8b4:	8181      	strh	r1, [r0, #12]
 800c8b6:	6643      	str	r3, [r0, #100]	; 0x64
 800c8b8:	81c2      	strh	r2, [r0, #14]
 800c8ba:	6183      	str	r3, [r0, #24]
 800c8bc:	4619      	mov	r1, r3
 800c8be:	2208      	movs	r2, #8
 800c8c0:	305c      	adds	r0, #92	; 0x5c
 800c8c2:	f7fc fabb 	bl	8008e3c <memset>
 800c8c6:	4b07      	ldr	r3, [pc, #28]	; (800c8e4 <std+0x40>)
 800c8c8:	61e4      	str	r4, [r4, #28]
 800c8ca:	6223      	str	r3, [r4, #32]
 800c8cc:	4b06      	ldr	r3, [pc, #24]	; (800c8e8 <std+0x44>)
 800c8ce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c8d2:	6263      	str	r3, [r4, #36]	; 0x24
 800c8d4:	4b05      	ldr	r3, [pc, #20]	; (800c8ec <std+0x48>)
 800c8d6:	62a3      	str	r3, [r4, #40]	; 0x28
 800c8d8:	4b05      	ldr	r3, [pc, #20]	; (800c8f0 <std+0x4c>)
 800c8da:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c8dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8e0:	f000 bae4 	b.w	800ceac <__retarget_lock_init_recursive>
 800c8e4:	0800da1d 	.word	0x0800da1d
 800c8e8:	0800da3f 	.word	0x0800da3f
 800c8ec:	0800da77 	.word	0x0800da77
 800c8f0:	0800da9b 	.word	0x0800da9b

0800c8f4 <_cleanup_r>:
 800c8f4:	4901      	ldr	r1, [pc, #4]	; (800c8fc <_cleanup_r+0x8>)
 800c8f6:	f000 bab5 	b.w	800ce64 <_fwalk_reent>
 800c8fa:	bf00      	nop
 800c8fc:	0800e795 	.word	0x0800e795

0800c900 <__sfp_lock_acquire>:
 800c900:	4801      	ldr	r0, [pc, #4]	; (800c908 <__sfp_lock_acquire+0x8>)
 800c902:	f000 bad5 	b.w	800ceb0 <__retarget_lock_acquire_recursive>
 800c906:	bf00      	nop
 800c908:	200010f0 	.word	0x200010f0

0800c90c <__sfp_lock_release>:
 800c90c:	4801      	ldr	r0, [pc, #4]	; (800c914 <__sfp_lock_release+0x8>)
 800c90e:	f000 bad0 	b.w	800ceb2 <__retarget_lock_release_recursive>
 800c912:	bf00      	nop
 800c914:	200010f0 	.word	0x200010f0

0800c918 <__sinit_lock_acquire>:
 800c918:	4801      	ldr	r0, [pc, #4]	; (800c920 <__sinit_lock_acquire+0x8>)
 800c91a:	f000 bac9 	b.w	800ceb0 <__retarget_lock_acquire_recursive>
 800c91e:	bf00      	nop
 800c920:	200010eb 	.word	0x200010eb

0800c924 <__sinit_lock_release>:
 800c924:	4801      	ldr	r0, [pc, #4]	; (800c92c <__sinit_lock_release+0x8>)
 800c926:	f000 bac4 	b.w	800ceb2 <__retarget_lock_release_recursive>
 800c92a:	bf00      	nop
 800c92c:	200010eb 	.word	0x200010eb

0800c930 <__sinit>:
 800c930:	b510      	push	{r4, lr}
 800c932:	4604      	mov	r4, r0
 800c934:	f7ff fff0 	bl	800c918 <__sinit_lock_acquire>
 800c938:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c93a:	b11a      	cbz	r2, 800c944 <__sinit+0x14>
 800c93c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c940:	f7ff bff0 	b.w	800c924 <__sinit_lock_release>
 800c944:	4b0d      	ldr	r3, [pc, #52]	; (800c97c <__sinit+0x4c>)
 800c946:	2104      	movs	r1, #4
 800c948:	63e3      	str	r3, [r4, #60]	; 0x3c
 800c94a:	2303      	movs	r3, #3
 800c94c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800c950:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800c954:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800c958:	6860      	ldr	r0, [r4, #4]
 800c95a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800c95e:	f7ff ffa1 	bl	800c8a4 <std>
 800c962:	2201      	movs	r2, #1
 800c964:	2109      	movs	r1, #9
 800c966:	68a0      	ldr	r0, [r4, #8]
 800c968:	f7ff ff9c 	bl	800c8a4 <std>
 800c96c:	2202      	movs	r2, #2
 800c96e:	2112      	movs	r1, #18
 800c970:	68e0      	ldr	r0, [r4, #12]
 800c972:	f7ff ff97 	bl	800c8a4 <std>
 800c976:	2301      	movs	r3, #1
 800c978:	63a3      	str	r3, [r4, #56]	; 0x38
 800c97a:	e7df      	b.n	800c93c <__sinit+0xc>
 800c97c:	0800c8f5 	.word	0x0800c8f5

0800c980 <__libc_fini_array>:
 800c980:	b538      	push	{r3, r4, r5, lr}
 800c982:	4d07      	ldr	r5, [pc, #28]	; (800c9a0 <__libc_fini_array+0x20>)
 800c984:	4c07      	ldr	r4, [pc, #28]	; (800c9a4 <__libc_fini_array+0x24>)
 800c986:	1b64      	subs	r4, r4, r5
 800c988:	10a4      	asrs	r4, r4, #2
 800c98a:	b91c      	cbnz	r4, 800c994 <__libc_fini_array+0x14>
 800c98c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c990:	f003 b91a 	b.w	800fbc8 <_fini>
 800c994:	3c01      	subs	r4, #1
 800c996:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800c99a:	4798      	blx	r3
 800c99c:	e7f5      	b.n	800c98a <__libc_fini_array+0xa>
 800c99e:	bf00      	nop
 800c9a0:	08010a00 	.word	0x08010a00
 800c9a4:	08010a04 	.word	0x08010a04

0800c9a8 <_malloc_trim_r>:
 800c9a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9ac:	4606      	mov	r6, r0
 800c9ae:	2008      	movs	r0, #8
 800c9b0:	460c      	mov	r4, r1
 800c9b2:	f7fd fd65 	bl	800a480 <sysconf>
 800c9b6:	4680      	mov	r8, r0
 800c9b8:	4f22      	ldr	r7, [pc, #136]	; (800ca44 <_malloc_trim_r+0x9c>)
 800c9ba:	4630      	mov	r0, r6
 800c9bc:	f7fc fa46 	bl	8008e4c <__malloc_lock>
 800c9c0:	68bb      	ldr	r3, [r7, #8]
 800c9c2:	685d      	ldr	r5, [r3, #4]
 800c9c4:	f025 0503 	bic.w	r5, r5, #3
 800c9c8:	1b2c      	subs	r4, r5, r4
 800c9ca:	3c11      	subs	r4, #17
 800c9cc:	4444      	add	r4, r8
 800c9ce:	fbb4 f4f8 	udiv	r4, r4, r8
 800c9d2:	3c01      	subs	r4, #1
 800c9d4:	fb08 f404 	mul.w	r4, r8, r4
 800c9d8:	45a0      	cmp	r8, r4
 800c9da:	dd05      	ble.n	800c9e8 <_malloc_trim_r+0x40>
 800c9dc:	4630      	mov	r0, r6
 800c9de:	f7fc fa3b 	bl	8008e58 <__malloc_unlock>
 800c9e2:	2000      	movs	r0, #0
 800c9e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9e8:	2100      	movs	r1, #0
 800c9ea:	4630      	mov	r0, r6
 800c9ec:	f7f6 faec 	bl	8002fc8 <_sbrk_r>
 800c9f0:	68bb      	ldr	r3, [r7, #8]
 800c9f2:	442b      	add	r3, r5
 800c9f4:	4298      	cmp	r0, r3
 800c9f6:	d1f1      	bne.n	800c9dc <_malloc_trim_r+0x34>
 800c9f8:	4630      	mov	r0, r6
 800c9fa:	4261      	negs	r1, r4
 800c9fc:	f7f6 fae4 	bl	8002fc8 <_sbrk_r>
 800ca00:	3001      	adds	r0, #1
 800ca02:	d110      	bne.n	800ca26 <_malloc_trim_r+0x7e>
 800ca04:	2100      	movs	r1, #0
 800ca06:	4630      	mov	r0, r6
 800ca08:	f7f6 fade 	bl	8002fc8 <_sbrk_r>
 800ca0c:	68ba      	ldr	r2, [r7, #8]
 800ca0e:	1a83      	subs	r3, r0, r2
 800ca10:	2b0f      	cmp	r3, #15
 800ca12:	dde3      	ble.n	800c9dc <_malloc_trim_r+0x34>
 800ca14:	490c      	ldr	r1, [pc, #48]	; (800ca48 <_malloc_trim_r+0xa0>)
 800ca16:	f043 0301 	orr.w	r3, r3, #1
 800ca1a:	6809      	ldr	r1, [r1, #0]
 800ca1c:	6053      	str	r3, [r2, #4]
 800ca1e:	1a40      	subs	r0, r0, r1
 800ca20:	490a      	ldr	r1, [pc, #40]	; (800ca4c <_malloc_trim_r+0xa4>)
 800ca22:	6008      	str	r0, [r1, #0]
 800ca24:	e7da      	b.n	800c9dc <_malloc_trim_r+0x34>
 800ca26:	68bb      	ldr	r3, [r7, #8]
 800ca28:	4a08      	ldr	r2, [pc, #32]	; (800ca4c <_malloc_trim_r+0xa4>)
 800ca2a:	1b2d      	subs	r5, r5, r4
 800ca2c:	f045 0501 	orr.w	r5, r5, #1
 800ca30:	605d      	str	r5, [r3, #4]
 800ca32:	6813      	ldr	r3, [r2, #0]
 800ca34:	4630      	mov	r0, r6
 800ca36:	1b1c      	subs	r4, r3, r4
 800ca38:	6014      	str	r4, [r2, #0]
 800ca3a:	f7fc fa0d 	bl	8008e58 <__malloc_unlock>
 800ca3e:	2001      	movs	r0, #1
 800ca40:	e7d0      	b.n	800c9e4 <_malloc_trim_r+0x3c>
 800ca42:	bf00      	nop
 800ca44:	20000488 	.word	0x20000488
 800ca48:	20000890 	.word	0x20000890
 800ca4c:	20000ffc 	.word	0x20000ffc

0800ca50 <_free_r>:
 800ca50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca52:	4605      	mov	r5, r0
 800ca54:	460f      	mov	r7, r1
 800ca56:	2900      	cmp	r1, #0
 800ca58:	f000 80b1 	beq.w	800cbbe <_free_r+0x16e>
 800ca5c:	f7fc f9f6 	bl	8008e4c <__malloc_lock>
 800ca60:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800ca64:	4856      	ldr	r0, [pc, #344]	; (800cbc0 <_free_r+0x170>)
 800ca66:	f022 0401 	bic.w	r4, r2, #1
 800ca6a:	f1a7 0308 	sub.w	r3, r7, #8
 800ca6e:	eb03 0c04 	add.w	ip, r3, r4
 800ca72:	6881      	ldr	r1, [r0, #8]
 800ca74:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800ca78:	4561      	cmp	r1, ip
 800ca7a:	f026 0603 	bic.w	r6, r6, #3
 800ca7e:	f002 0201 	and.w	r2, r2, #1
 800ca82:	d11b      	bne.n	800cabc <_free_r+0x6c>
 800ca84:	4434      	add	r4, r6
 800ca86:	b93a      	cbnz	r2, 800ca98 <_free_r+0x48>
 800ca88:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800ca8c:	1a9b      	subs	r3, r3, r2
 800ca8e:	4414      	add	r4, r2
 800ca90:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800ca94:	60ca      	str	r2, [r1, #12]
 800ca96:	6091      	str	r1, [r2, #8]
 800ca98:	f044 0201 	orr.w	r2, r4, #1
 800ca9c:	605a      	str	r2, [r3, #4]
 800ca9e:	6083      	str	r3, [r0, #8]
 800caa0:	4b48      	ldr	r3, [pc, #288]	; (800cbc4 <_free_r+0x174>)
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	42a3      	cmp	r3, r4
 800caa6:	d804      	bhi.n	800cab2 <_free_r+0x62>
 800caa8:	4b47      	ldr	r3, [pc, #284]	; (800cbc8 <_free_r+0x178>)
 800caaa:	4628      	mov	r0, r5
 800caac:	6819      	ldr	r1, [r3, #0]
 800caae:	f7ff ff7b 	bl	800c9a8 <_malloc_trim_r>
 800cab2:	4628      	mov	r0, r5
 800cab4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800cab8:	f7fc b9ce 	b.w	8008e58 <__malloc_unlock>
 800cabc:	f8cc 6004 	str.w	r6, [ip, #4]
 800cac0:	2a00      	cmp	r2, #0
 800cac2:	d138      	bne.n	800cb36 <_free_r+0xe6>
 800cac4:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800cac8:	f100 0708 	add.w	r7, r0, #8
 800cacc:	1a5b      	subs	r3, r3, r1
 800cace:	440c      	add	r4, r1
 800cad0:	6899      	ldr	r1, [r3, #8]
 800cad2:	42b9      	cmp	r1, r7
 800cad4:	d031      	beq.n	800cb3a <_free_r+0xea>
 800cad6:	68df      	ldr	r7, [r3, #12]
 800cad8:	60cf      	str	r7, [r1, #12]
 800cada:	60b9      	str	r1, [r7, #8]
 800cadc:	eb0c 0106 	add.w	r1, ip, r6
 800cae0:	6849      	ldr	r1, [r1, #4]
 800cae2:	07c9      	lsls	r1, r1, #31
 800cae4:	d40b      	bmi.n	800cafe <_free_r+0xae>
 800cae6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800caea:	4434      	add	r4, r6
 800caec:	bb3a      	cbnz	r2, 800cb3e <_free_r+0xee>
 800caee:	4e37      	ldr	r6, [pc, #220]	; (800cbcc <_free_r+0x17c>)
 800caf0:	42b1      	cmp	r1, r6
 800caf2:	d124      	bne.n	800cb3e <_free_r+0xee>
 800caf4:	2201      	movs	r2, #1
 800caf6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cafa:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800cafe:	f044 0101 	orr.w	r1, r4, #1
 800cb02:	6059      	str	r1, [r3, #4]
 800cb04:	511c      	str	r4, [r3, r4]
 800cb06:	2a00      	cmp	r2, #0
 800cb08:	d1d3      	bne.n	800cab2 <_free_r+0x62>
 800cb0a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800cb0e:	d21b      	bcs.n	800cb48 <_free_r+0xf8>
 800cb10:	0961      	lsrs	r1, r4, #5
 800cb12:	08e2      	lsrs	r2, r4, #3
 800cb14:	2401      	movs	r4, #1
 800cb16:	408c      	lsls	r4, r1
 800cb18:	6841      	ldr	r1, [r0, #4]
 800cb1a:	3201      	adds	r2, #1
 800cb1c:	430c      	orrs	r4, r1
 800cb1e:	6044      	str	r4, [r0, #4]
 800cb20:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800cb24:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800cb28:	3908      	subs	r1, #8
 800cb2a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800cb2e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800cb32:	60e3      	str	r3, [r4, #12]
 800cb34:	e7bd      	b.n	800cab2 <_free_r+0x62>
 800cb36:	2200      	movs	r2, #0
 800cb38:	e7d0      	b.n	800cadc <_free_r+0x8c>
 800cb3a:	2201      	movs	r2, #1
 800cb3c:	e7ce      	b.n	800cadc <_free_r+0x8c>
 800cb3e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800cb42:	60ce      	str	r6, [r1, #12]
 800cb44:	60b1      	str	r1, [r6, #8]
 800cb46:	e7da      	b.n	800cafe <_free_r+0xae>
 800cb48:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800cb4c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800cb50:	d214      	bcs.n	800cb7c <_free_r+0x12c>
 800cb52:	09a2      	lsrs	r2, r4, #6
 800cb54:	3238      	adds	r2, #56	; 0x38
 800cb56:	1c51      	adds	r1, r2, #1
 800cb58:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800cb5c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800cb60:	428e      	cmp	r6, r1
 800cb62:	d125      	bne.n	800cbb0 <_free_r+0x160>
 800cb64:	2401      	movs	r4, #1
 800cb66:	1092      	asrs	r2, r2, #2
 800cb68:	fa04 f202 	lsl.w	r2, r4, r2
 800cb6c:	6844      	ldr	r4, [r0, #4]
 800cb6e:	4322      	orrs	r2, r4
 800cb70:	6042      	str	r2, [r0, #4]
 800cb72:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800cb76:	60b3      	str	r3, [r6, #8]
 800cb78:	60cb      	str	r3, [r1, #12]
 800cb7a:	e79a      	b.n	800cab2 <_free_r+0x62>
 800cb7c:	2a14      	cmp	r2, #20
 800cb7e:	d801      	bhi.n	800cb84 <_free_r+0x134>
 800cb80:	325b      	adds	r2, #91	; 0x5b
 800cb82:	e7e8      	b.n	800cb56 <_free_r+0x106>
 800cb84:	2a54      	cmp	r2, #84	; 0x54
 800cb86:	d802      	bhi.n	800cb8e <_free_r+0x13e>
 800cb88:	0b22      	lsrs	r2, r4, #12
 800cb8a:	326e      	adds	r2, #110	; 0x6e
 800cb8c:	e7e3      	b.n	800cb56 <_free_r+0x106>
 800cb8e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800cb92:	d802      	bhi.n	800cb9a <_free_r+0x14a>
 800cb94:	0be2      	lsrs	r2, r4, #15
 800cb96:	3277      	adds	r2, #119	; 0x77
 800cb98:	e7dd      	b.n	800cb56 <_free_r+0x106>
 800cb9a:	f240 5154 	movw	r1, #1364	; 0x554
 800cb9e:	428a      	cmp	r2, r1
 800cba0:	bf96      	itet	ls
 800cba2:	0ca2      	lsrls	r2, r4, #18
 800cba4:	227e      	movhi	r2, #126	; 0x7e
 800cba6:	327c      	addls	r2, #124	; 0x7c
 800cba8:	e7d5      	b.n	800cb56 <_free_r+0x106>
 800cbaa:	6889      	ldr	r1, [r1, #8]
 800cbac:	428e      	cmp	r6, r1
 800cbae:	d004      	beq.n	800cbba <_free_r+0x16a>
 800cbb0:	684a      	ldr	r2, [r1, #4]
 800cbb2:	f022 0203 	bic.w	r2, r2, #3
 800cbb6:	42a2      	cmp	r2, r4
 800cbb8:	d8f7      	bhi.n	800cbaa <_free_r+0x15a>
 800cbba:	68ce      	ldr	r6, [r1, #12]
 800cbbc:	e7d9      	b.n	800cb72 <_free_r+0x122>
 800cbbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbc0:	20000488 	.word	0x20000488
 800cbc4:	20000894 	.word	0x20000894
 800cbc8:	2000102c 	.word	0x2000102c
 800cbcc:	20000490 	.word	0x20000490

0800cbd0 <__sfvwrite_r>:
 800cbd0:	6893      	ldr	r3, [r2, #8]
 800cbd2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbd6:	4606      	mov	r6, r0
 800cbd8:	460c      	mov	r4, r1
 800cbda:	4690      	mov	r8, r2
 800cbdc:	b91b      	cbnz	r3, 800cbe6 <__sfvwrite_r+0x16>
 800cbde:	2000      	movs	r0, #0
 800cbe0:	b003      	add	sp, #12
 800cbe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbe6:	898b      	ldrh	r3, [r1, #12]
 800cbe8:	0718      	lsls	r0, r3, #28
 800cbea:	d550      	bpl.n	800cc8e <__sfvwrite_r+0xbe>
 800cbec:	690b      	ldr	r3, [r1, #16]
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d04d      	beq.n	800cc8e <__sfvwrite_r+0xbe>
 800cbf2:	89a3      	ldrh	r3, [r4, #12]
 800cbf4:	f8d8 7000 	ldr.w	r7, [r8]
 800cbf8:	f013 0902 	ands.w	r9, r3, #2
 800cbfc:	d16c      	bne.n	800ccd8 <__sfvwrite_r+0x108>
 800cbfe:	f013 0301 	ands.w	r3, r3, #1
 800cc02:	f000 809c 	beq.w	800cd3e <__sfvwrite_r+0x16e>
 800cc06:	4648      	mov	r0, r9
 800cc08:	46ca      	mov	sl, r9
 800cc0a:	46cb      	mov	fp, r9
 800cc0c:	f1bb 0f00 	cmp.w	fp, #0
 800cc10:	f000 8103 	beq.w	800ce1a <__sfvwrite_r+0x24a>
 800cc14:	b950      	cbnz	r0, 800cc2c <__sfvwrite_r+0x5c>
 800cc16:	465a      	mov	r2, fp
 800cc18:	210a      	movs	r1, #10
 800cc1a:	4650      	mov	r0, sl
 800cc1c:	f000 f9b6 	bl	800cf8c <memchr>
 800cc20:	2800      	cmp	r0, #0
 800cc22:	f000 80ff 	beq.w	800ce24 <__sfvwrite_r+0x254>
 800cc26:	3001      	adds	r0, #1
 800cc28:	eba0 090a 	sub.w	r9, r0, sl
 800cc2c:	6820      	ldr	r0, [r4, #0]
 800cc2e:	6921      	ldr	r1, [r4, #16]
 800cc30:	45d9      	cmp	r9, fp
 800cc32:	464a      	mov	r2, r9
 800cc34:	bf28      	it	cs
 800cc36:	465a      	movcs	r2, fp
 800cc38:	4288      	cmp	r0, r1
 800cc3a:	6963      	ldr	r3, [r4, #20]
 800cc3c:	f240 80f5 	bls.w	800ce2a <__sfvwrite_r+0x25a>
 800cc40:	68a5      	ldr	r5, [r4, #8]
 800cc42:	441d      	add	r5, r3
 800cc44:	42aa      	cmp	r2, r5
 800cc46:	f340 80f0 	ble.w	800ce2a <__sfvwrite_r+0x25a>
 800cc4a:	4651      	mov	r1, sl
 800cc4c:	462a      	mov	r2, r5
 800cc4e:	f000 f9b9 	bl	800cfc4 <memmove>
 800cc52:	6823      	ldr	r3, [r4, #0]
 800cc54:	4621      	mov	r1, r4
 800cc56:	442b      	add	r3, r5
 800cc58:	4630      	mov	r0, r6
 800cc5a:	6023      	str	r3, [r4, #0]
 800cc5c:	f7ff fdfc 	bl	800c858 <_fflush_r>
 800cc60:	2800      	cmp	r0, #0
 800cc62:	d167      	bne.n	800cd34 <__sfvwrite_r+0x164>
 800cc64:	ebb9 0905 	subs.w	r9, r9, r5
 800cc68:	f040 80f7 	bne.w	800ce5a <__sfvwrite_r+0x28a>
 800cc6c:	4621      	mov	r1, r4
 800cc6e:	4630      	mov	r0, r6
 800cc70:	f7ff fdf2 	bl	800c858 <_fflush_r>
 800cc74:	2800      	cmp	r0, #0
 800cc76:	d15d      	bne.n	800cd34 <__sfvwrite_r+0x164>
 800cc78:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800cc7c:	44aa      	add	sl, r5
 800cc7e:	ebab 0b05 	sub.w	fp, fp, r5
 800cc82:	1b55      	subs	r5, r2, r5
 800cc84:	f8c8 5008 	str.w	r5, [r8, #8]
 800cc88:	2d00      	cmp	r5, #0
 800cc8a:	d1bf      	bne.n	800cc0c <__sfvwrite_r+0x3c>
 800cc8c:	e7a7      	b.n	800cbde <__sfvwrite_r+0xe>
 800cc8e:	4621      	mov	r1, r4
 800cc90:	4630      	mov	r0, r6
 800cc92:	f7fe fe9d 	bl	800b9d0 <__swsetup_r>
 800cc96:	2800      	cmp	r0, #0
 800cc98:	d0ab      	beq.n	800cbf2 <__sfvwrite_r+0x22>
 800cc9a:	f04f 30ff 	mov.w	r0, #4294967295
 800cc9e:	e79f      	b.n	800cbe0 <__sfvwrite_r+0x10>
 800cca0:	e9d7 b900 	ldrd	fp, r9, [r7]
 800cca4:	3708      	adds	r7, #8
 800cca6:	f1b9 0f00 	cmp.w	r9, #0
 800ccaa:	d0f9      	beq.n	800cca0 <__sfvwrite_r+0xd0>
 800ccac:	45d1      	cmp	r9, sl
 800ccae:	464b      	mov	r3, r9
 800ccb0:	465a      	mov	r2, fp
 800ccb2:	bf28      	it	cs
 800ccb4:	4653      	movcs	r3, sl
 800ccb6:	4630      	mov	r0, r6
 800ccb8:	69e1      	ldr	r1, [r4, #28]
 800ccba:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ccbc:	47a8      	blx	r5
 800ccbe:	2800      	cmp	r0, #0
 800ccc0:	dd38      	ble.n	800cd34 <__sfvwrite_r+0x164>
 800ccc2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ccc6:	4483      	add	fp, r0
 800ccc8:	eba9 0900 	sub.w	r9, r9, r0
 800cccc:	1a18      	subs	r0, r3, r0
 800ccce:	f8c8 0008 	str.w	r0, [r8, #8]
 800ccd2:	2800      	cmp	r0, #0
 800ccd4:	d1e7      	bne.n	800cca6 <__sfvwrite_r+0xd6>
 800ccd6:	e782      	b.n	800cbde <__sfvwrite_r+0xe>
 800ccd8:	f04f 0b00 	mov.w	fp, #0
 800ccdc:	f8df a180 	ldr.w	sl, [pc, #384]	; 800ce60 <__sfvwrite_r+0x290>
 800cce0:	46d9      	mov	r9, fp
 800cce2:	e7e0      	b.n	800cca6 <__sfvwrite_r+0xd6>
 800cce4:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800cce8:	3708      	adds	r7, #8
 800ccea:	f1ba 0f00 	cmp.w	sl, #0
 800ccee:	d0f9      	beq.n	800cce4 <__sfvwrite_r+0x114>
 800ccf0:	89a3      	ldrh	r3, [r4, #12]
 800ccf2:	68a2      	ldr	r2, [r4, #8]
 800ccf4:	0599      	lsls	r1, r3, #22
 800ccf6:	6820      	ldr	r0, [r4, #0]
 800ccf8:	d563      	bpl.n	800cdc2 <__sfvwrite_r+0x1f2>
 800ccfa:	4552      	cmp	r2, sl
 800ccfc:	d836      	bhi.n	800cd6c <__sfvwrite_r+0x19c>
 800ccfe:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800cd02:	d033      	beq.n	800cd6c <__sfvwrite_r+0x19c>
 800cd04:	6921      	ldr	r1, [r4, #16]
 800cd06:	6965      	ldr	r5, [r4, #20]
 800cd08:	eba0 0b01 	sub.w	fp, r0, r1
 800cd0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cd10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cd14:	f10b 0201 	add.w	r2, fp, #1
 800cd18:	106d      	asrs	r5, r5, #1
 800cd1a:	4452      	add	r2, sl
 800cd1c:	4295      	cmp	r5, r2
 800cd1e:	bf38      	it	cc
 800cd20:	4615      	movcc	r5, r2
 800cd22:	055b      	lsls	r3, r3, #21
 800cd24:	d53d      	bpl.n	800cda2 <__sfvwrite_r+0x1d2>
 800cd26:	4629      	mov	r1, r5
 800cd28:	4630      	mov	r0, r6
 800cd2a:	f7fb fe45 	bl	80089b8 <_malloc_r>
 800cd2e:	b948      	cbnz	r0, 800cd44 <__sfvwrite_r+0x174>
 800cd30:	230c      	movs	r3, #12
 800cd32:	6033      	str	r3, [r6, #0]
 800cd34:	89a3      	ldrh	r3, [r4, #12]
 800cd36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd3a:	81a3      	strh	r3, [r4, #12]
 800cd3c:	e7ad      	b.n	800cc9a <__sfvwrite_r+0xca>
 800cd3e:	4699      	mov	r9, r3
 800cd40:	469a      	mov	sl, r3
 800cd42:	e7d2      	b.n	800ccea <__sfvwrite_r+0x11a>
 800cd44:	465a      	mov	r2, fp
 800cd46:	6921      	ldr	r1, [r4, #16]
 800cd48:	9001      	str	r0, [sp, #4]
 800cd4a:	f000 f92d 	bl	800cfa8 <memcpy>
 800cd4e:	89a2      	ldrh	r2, [r4, #12]
 800cd50:	9b01      	ldr	r3, [sp, #4]
 800cd52:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800cd56:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800cd5a:	81a2      	strh	r2, [r4, #12]
 800cd5c:	4652      	mov	r2, sl
 800cd5e:	6123      	str	r3, [r4, #16]
 800cd60:	6165      	str	r5, [r4, #20]
 800cd62:	445b      	add	r3, fp
 800cd64:	eba5 050b 	sub.w	r5, r5, fp
 800cd68:	6023      	str	r3, [r4, #0]
 800cd6a:	60a5      	str	r5, [r4, #8]
 800cd6c:	4552      	cmp	r2, sl
 800cd6e:	bf28      	it	cs
 800cd70:	4652      	movcs	r2, sl
 800cd72:	4655      	mov	r5, sl
 800cd74:	4649      	mov	r1, r9
 800cd76:	6820      	ldr	r0, [r4, #0]
 800cd78:	9201      	str	r2, [sp, #4]
 800cd7a:	f000 f923 	bl	800cfc4 <memmove>
 800cd7e:	68a3      	ldr	r3, [r4, #8]
 800cd80:	9a01      	ldr	r2, [sp, #4]
 800cd82:	1a9b      	subs	r3, r3, r2
 800cd84:	60a3      	str	r3, [r4, #8]
 800cd86:	6823      	ldr	r3, [r4, #0]
 800cd88:	441a      	add	r2, r3
 800cd8a:	6022      	str	r2, [r4, #0]
 800cd8c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800cd90:	44a9      	add	r9, r5
 800cd92:	ebaa 0a05 	sub.w	sl, sl, r5
 800cd96:	1b45      	subs	r5, r0, r5
 800cd98:	f8c8 5008 	str.w	r5, [r8, #8]
 800cd9c:	2d00      	cmp	r5, #0
 800cd9e:	d1a4      	bne.n	800ccea <__sfvwrite_r+0x11a>
 800cda0:	e71d      	b.n	800cbde <__sfvwrite_r+0xe>
 800cda2:	462a      	mov	r2, r5
 800cda4:	4630      	mov	r0, r6
 800cda6:	f000 fc5b 	bl	800d660 <_realloc_r>
 800cdaa:	4603      	mov	r3, r0
 800cdac:	2800      	cmp	r0, #0
 800cdae:	d1d5      	bne.n	800cd5c <__sfvwrite_r+0x18c>
 800cdb0:	4630      	mov	r0, r6
 800cdb2:	6921      	ldr	r1, [r4, #16]
 800cdb4:	f7ff fe4c 	bl	800ca50 <_free_r>
 800cdb8:	89a3      	ldrh	r3, [r4, #12]
 800cdba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cdbe:	81a3      	strh	r3, [r4, #12]
 800cdc0:	e7b6      	b.n	800cd30 <__sfvwrite_r+0x160>
 800cdc2:	6923      	ldr	r3, [r4, #16]
 800cdc4:	4283      	cmp	r3, r0
 800cdc6:	d302      	bcc.n	800cdce <__sfvwrite_r+0x1fe>
 800cdc8:	6961      	ldr	r1, [r4, #20]
 800cdca:	4551      	cmp	r1, sl
 800cdcc:	d915      	bls.n	800cdfa <__sfvwrite_r+0x22a>
 800cdce:	4552      	cmp	r2, sl
 800cdd0:	bf28      	it	cs
 800cdd2:	4652      	movcs	r2, sl
 800cdd4:	4615      	mov	r5, r2
 800cdd6:	4649      	mov	r1, r9
 800cdd8:	f000 f8f4 	bl	800cfc4 <memmove>
 800cddc:	68a3      	ldr	r3, [r4, #8]
 800cdde:	6822      	ldr	r2, [r4, #0]
 800cde0:	1b5b      	subs	r3, r3, r5
 800cde2:	442a      	add	r2, r5
 800cde4:	60a3      	str	r3, [r4, #8]
 800cde6:	6022      	str	r2, [r4, #0]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d1cf      	bne.n	800cd8c <__sfvwrite_r+0x1bc>
 800cdec:	4621      	mov	r1, r4
 800cdee:	4630      	mov	r0, r6
 800cdf0:	f7ff fd32 	bl	800c858 <_fflush_r>
 800cdf4:	2800      	cmp	r0, #0
 800cdf6:	d0c9      	beq.n	800cd8c <__sfvwrite_r+0x1bc>
 800cdf8:	e79c      	b.n	800cd34 <__sfvwrite_r+0x164>
 800cdfa:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800cdfe:	459a      	cmp	sl, r3
 800ce00:	bf38      	it	cc
 800ce02:	4653      	movcc	r3, sl
 800ce04:	fb93 f3f1 	sdiv	r3, r3, r1
 800ce08:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ce0a:	434b      	muls	r3, r1
 800ce0c:	464a      	mov	r2, r9
 800ce0e:	4630      	mov	r0, r6
 800ce10:	69e1      	ldr	r1, [r4, #28]
 800ce12:	47a8      	blx	r5
 800ce14:	1e05      	subs	r5, r0, #0
 800ce16:	dcb9      	bgt.n	800cd8c <__sfvwrite_r+0x1bc>
 800ce18:	e78c      	b.n	800cd34 <__sfvwrite_r+0x164>
 800ce1a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ce1e:	2000      	movs	r0, #0
 800ce20:	3708      	adds	r7, #8
 800ce22:	e6f3      	b.n	800cc0c <__sfvwrite_r+0x3c>
 800ce24:	f10b 0901 	add.w	r9, fp, #1
 800ce28:	e700      	b.n	800cc2c <__sfvwrite_r+0x5c>
 800ce2a:	4293      	cmp	r3, r2
 800ce2c:	dc08      	bgt.n	800ce40 <__sfvwrite_r+0x270>
 800ce2e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ce30:	4652      	mov	r2, sl
 800ce32:	4630      	mov	r0, r6
 800ce34:	69e1      	ldr	r1, [r4, #28]
 800ce36:	47a8      	blx	r5
 800ce38:	1e05      	subs	r5, r0, #0
 800ce3a:	f73f af13 	bgt.w	800cc64 <__sfvwrite_r+0x94>
 800ce3e:	e779      	b.n	800cd34 <__sfvwrite_r+0x164>
 800ce40:	4651      	mov	r1, sl
 800ce42:	9201      	str	r2, [sp, #4]
 800ce44:	f000 f8be 	bl	800cfc4 <memmove>
 800ce48:	9a01      	ldr	r2, [sp, #4]
 800ce4a:	68a3      	ldr	r3, [r4, #8]
 800ce4c:	4615      	mov	r5, r2
 800ce4e:	1a9b      	subs	r3, r3, r2
 800ce50:	60a3      	str	r3, [r4, #8]
 800ce52:	6823      	ldr	r3, [r4, #0]
 800ce54:	4413      	add	r3, r2
 800ce56:	6023      	str	r3, [r4, #0]
 800ce58:	e704      	b.n	800cc64 <__sfvwrite_r+0x94>
 800ce5a:	2001      	movs	r0, #1
 800ce5c:	e70c      	b.n	800cc78 <__sfvwrite_r+0xa8>
 800ce5e:	bf00      	nop
 800ce60:	7ffffc00 	.word	0x7ffffc00

0800ce64 <_fwalk_reent>:
 800ce64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce68:	4606      	mov	r6, r0
 800ce6a:	4688      	mov	r8, r1
 800ce6c:	2700      	movs	r7, #0
 800ce6e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800ce72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ce76:	f1b9 0901 	subs.w	r9, r9, #1
 800ce7a:	d505      	bpl.n	800ce88 <_fwalk_reent+0x24>
 800ce7c:	6824      	ldr	r4, [r4, #0]
 800ce7e:	2c00      	cmp	r4, #0
 800ce80:	d1f7      	bne.n	800ce72 <_fwalk_reent+0xe>
 800ce82:	4638      	mov	r0, r7
 800ce84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce88:	89ab      	ldrh	r3, [r5, #12]
 800ce8a:	2b01      	cmp	r3, #1
 800ce8c:	d907      	bls.n	800ce9e <_fwalk_reent+0x3a>
 800ce8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ce92:	3301      	adds	r3, #1
 800ce94:	d003      	beq.n	800ce9e <_fwalk_reent+0x3a>
 800ce96:	4629      	mov	r1, r5
 800ce98:	4630      	mov	r0, r6
 800ce9a:	47c0      	blx	r8
 800ce9c:	4307      	orrs	r7, r0
 800ce9e:	3568      	adds	r5, #104	; 0x68
 800cea0:	e7e9      	b.n	800ce76 <_fwalk_reent+0x12>
	...

0800cea4 <_localeconv_r>:
 800cea4:	4800      	ldr	r0, [pc, #0]	; (800cea8 <_localeconv_r+0x4>)
 800cea6:	4770      	bx	lr
 800cea8:	2000098c 	.word	0x2000098c

0800ceac <__retarget_lock_init_recursive>:
 800ceac:	4770      	bx	lr

0800ceae <__retarget_lock_close_recursive>:
 800ceae:	4770      	bx	lr

0800ceb0 <__retarget_lock_acquire_recursive>:
 800ceb0:	4770      	bx	lr

0800ceb2 <__retarget_lock_release_recursive>:
 800ceb2:	4770      	bx	lr

0800ceb4 <__swhatbuf_r>:
 800ceb4:	b570      	push	{r4, r5, r6, lr}
 800ceb6:	460e      	mov	r6, r1
 800ceb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cebc:	4614      	mov	r4, r2
 800cebe:	2900      	cmp	r1, #0
 800cec0:	461d      	mov	r5, r3
 800cec2:	b096      	sub	sp, #88	; 0x58
 800cec4:	da09      	bge.n	800ceda <__swhatbuf_r+0x26>
 800cec6:	2200      	movs	r2, #0
 800cec8:	89b3      	ldrh	r3, [r6, #12]
 800ceca:	602a      	str	r2, [r5, #0]
 800cecc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800ced0:	d116      	bne.n	800cf00 <__swhatbuf_r+0x4c>
 800ced2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ced6:	6023      	str	r3, [r4, #0]
 800ced8:	e015      	b.n	800cf06 <__swhatbuf_r+0x52>
 800ceda:	466a      	mov	r2, sp
 800cedc:	f001 fd2e 	bl	800e93c <_fstat_r>
 800cee0:	2800      	cmp	r0, #0
 800cee2:	dbf0      	blt.n	800cec6 <__swhatbuf_r+0x12>
 800cee4:	9a01      	ldr	r2, [sp, #4]
 800cee6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800ceea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ceee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cef2:	425a      	negs	r2, r3
 800cef4:	415a      	adcs	r2, r3
 800cef6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cefa:	602a      	str	r2, [r5, #0]
 800cefc:	6023      	str	r3, [r4, #0]
 800cefe:	e002      	b.n	800cf06 <__swhatbuf_r+0x52>
 800cf00:	2340      	movs	r3, #64	; 0x40
 800cf02:	4610      	mov	r0, r2
 800cf04:	6023      	str	r3, [r4, #0]
 800cf06:	b016      	add	sp, #88	; 0x58
 800cf08:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cf0c <__smakebuf_r>:
 800cf0c:	898b      	ldrh	r3, [r1, #12]
 800cf0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cf10:	079d      	lsls	r5, r3, #30
 800cf12:	4606      	mov	r6, r0
 800cf14:	460c      	mov	r4, r1
 800cf16:	d507      	bpl.n	800cf28 <__smakebuf_r+0x1c>
 800cf18:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800cf1c:	6023      	str	r3, [r4, #0]
 800cf1e:	6123      	str	r3, [r4, #16]
 800cf20:	2301      	movs	r3, #1
 800cf22:	6163      	str	r3, [r4, #20]
 800cf24:	b002      	add	sp, #8
 800cf26:	bd70      	pop	{r4, r5, r6, pc}
 800cf28:	466a      	mov	r2, sp
 800cf2a:	ab01      	add	r3, sp, #4
 800cf2c:	f7ff ffc2 	bl	800ceb4 <__swhatbuf_r>
 800cf30:	9900      	ldr	r1, [sp, #0]
 800cf32:	4605      	mov	r5, r0
 800cf34:	4630      	mov	r0, r6
 800cf36:	f7fb fd3f 	bl	80089b8 <_malloc_r>
 800cf3a:	b948      	cbnz	r0, 800cf50 <__smakebuf_r+0x44>
 800cf3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf40:	059a      	lsls	r2, r3, #22
 800cf42:	d4ef      	bmi.n	800cf24 <__smakebuf_r+0x18>
 800cf44:	f023 0303 	bic.w	r3, r3, #3
 800cf48:	f043 0302 	orr.w	r3, r3, #2
 800cf4c:	81a3      	strh	r3, [r4, #12]
 800cf4e:	e7e3      	b.n	800cf18 <__smakebuf_r+0xc>
 800cf50:	4b0d      	ldr	r3, [pc, #52]	; (800cf88 <__smakebuf_r+0x7c>)
 800cf52:	63f3      	str	r3, [r6, #60]	; 0x3c
 800cf54:	89a3      	ldrh	r3, [r4, #12]
 800cf56:	6020      	str	r0, [r4, #0]
 800cf58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf5c:	81a3      	strh	r3, [r4, #12]
 800cf5e:	9b00      	ldr	r3, [sp, #0]
 800cf60:	6120      	str	r0, [r4, #16]
 800cf62:	6163      	str	r3, [r4, #20]
 800cf64:	9b01      	ldr	r3, [sp, #4]
 800cf66:	b15b      	cbz	r3, 800cf80 <__smakebuf_r+0x74>
 800cf68:	4630      	mov	r0, r6
 800cf6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf6e:	f001 fcf7 	bl	800e960 <_isatty_r>
 800cf72:	b128      	cbz	r0, 800cf80 <__smakebuf_r+0x74>
 800cf74:	89a3      	ldrh	r3, [r4, #12]
 800cf76:	f023 0303 	bic.w	r3, r3, #3
 800cf7a:	f043 0301 	orr.w	r3, r3, #1
 800cf7e:	81a3      	strh	r3, [r4, #12]
 800cf80:	89a0      	ldrh	r0, [r4, #12]
 800cf82:	4305      	orrs	r5, r0
 800cf84:	81a5      	strh	r5, [r4, #12]
 800cf86:	e7cd      	b.n	800cf24 <__smakebuf_r+0x18>
 800cf88:	0800c8f5 	.word	0x0800c8f5

0800cf8c <memchr>:
 800cf8c:	4603      	mov	r3, r0
 800cf8e:	b510      	push	{r4, lr}
 800cf90:	b2c9      	uxtb	r1, r1
 800cf92:	4402      	add	r2, r0
 800cf94:	4293      	cmp	r3, r2
 800cf96:	4618      	mov	r0, r3
 800cf98:	d101      	bne.n	800cf9e <memchr+0x12>
 800cf9a:	2000      	movs	r0, #0
 800cf9c:	e003      	b.n	800cfa6 <memchr+0x1a>
 800cf9e:	7804      	ldrb	r4, [r0, #0]
 800cfa0:	3301      	adds	r3, #1
 800cfa2:	428c      	cmp	r4, r1
 800cfa4:	d1f6      	bne.n	800cf94 <memchr+0x8>
 800cfa6:	bd10      	pop	{r4, pc}

0800cfa8 <memcpy>:
 800cfa8:	440a      	add	r2, r1
 800cfaa:	4291      	cmp	r1, r2
 800cfac:	f100 33ff 	add.w	r3, r0, #4294967295
 800cfb0:	d100      	bne.n	800cfb4 <memcpy+0xc>
 800cfb2:	4770      	bx	lr
 800cfb4:	b510      	push	{r4, lr}
 800cfb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cfba:	4291      	cmp	r1, r2
 800cfbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cfc0:	d1f9      	bne.n	800cfb6 <memcpy+0xe>
 800cfc2:	bd10      	pop	{r4, pc}

0800cfc4 <memmove>:
 800cfc4:	4288      	cmp	r0, r1
 800cfc6:	b510      	push	{r4, lr}
 800cfc8:	eb01 0402 	add.w	r4, r1, r2
 800cfcc:	d902      	bls.n	800cfd4 <memmove+0x10>
 800cfce:	4284      	cmp	r4, r0
 800cfd0:	4623      	mov	r3, r4
 800cfd2:	d807      	bhi.n	800cfe4 <memmove+0x20>
 800cfd4:	1e43      	subs	r3, r0, #1
 800cfd6:	42a1      	cmp	r1, r4
 800cfd8:	d008      	beq.n	800cfec <memmove+0x28>
 800cfda:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cfde:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cfe2:	e7f8      	b.n	800cfd6 <memmove+0x12>
 800cfe4:	4601      	mov	r1, r0
 800cfe6:	4402      	add	r2, r0
 800cfe8:	428a      	cmp	r2, r1
 800cfea:	d100      	bne.n	800cfee <memmove+0x2a>
 800cfec:	bd10      	pop	{r4, pc}
 800cfee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cff2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cff6:	e7f7      	b.n	800cfe8 <memmove+0x24>

0800cff8 <_Balloc>:
 800cff8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800cffa:	b570      	push	{r4, r5, r6, lr}
 800cffc:	4605      	mov	r5, r0
 800cffe:	460c      	mov	r4, r1
 800d000:	b17b      	cbz	r3, 800d022 <_Balloc+0x2a>
 800d002:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800d004:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d008:	b9a0      	cbnz	r0, 800d034 <_Balloc+0x3c>
 800d00a:	2101      	movs	r1, #1
 800d00c:	fa01 f604 	lsl.w	r6, r1, r4
 800d010:	1d72      	adds	r2, r6, #5
 800d012:	4628      	mov	r0, r5
 800d014:	0092      	lsls	r2, r2, #2
 800d016:	f001 fb7f 	bl	800e718 <_calloc_r>
 800d01a:	b148      	cbz	r0, 800d030 <_Balloc+0x38>
 800d01c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800d020:	e00b      	b.n	800d03a <_Balloc+0x42>
 800d022:	2221      	movs	r2, #33	; 0x21
 800d024:	2104      	movs	r1, #4
 800d026:	f001 fb77 	bl	800e718 <_calloc_r>
 800d02a:	64e8      	str	r0, [r5, #76]	; 0x4c
 800d02c:	2800      	cmp	r0, #0
 800d02e:	d1e8      	bne.n	800d002 <_Balloc+0xa>
 800d030:	2000      	movs	r0, #0
 800d032:	bd70      	pop	{r4, r5, r6, pc}
 800d034:	6802      	ldr	r2, [r0, #0]
 800d036:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800d03a:	2300      	movs	r3, #0
 800d03c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d040:	e7f7      	b.n	800d032 <_Balloc+0x3a>

0800d042 <_Bfree>:
 800d042:	b131      	cbz	r1, 800d052 <_Bfree+0x10>
 800d044:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800d046:	684a      	ldr	r2, [r1, #4]
 800d048:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d04c:	6008      	str	r0, [r1, #0]
 800d04e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d052:	4770      	bx	lr

0800d054 <__multadd>:
 800d054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d058:	4698      	mov	r8, r3
 800d05a:	460c      	mov	r4, r1
 800d05c:	2300      	movs	r3, #0
 800d05e:	690e      	ldr	r6, [r1, #16]
 800d060:	4607      	mov	r7, r0
 800d062:	f101 0014 	add.w	r0, r1, #20
 800d066:	6805      	ldr	r5, [r0, #0]
 800d068:	3301      	adds	r3, #1
 800d06a:	b2a9      	uxth	r1, r5
 800d06c:	fb02 8101 	mla	r1, r2, r1, r8
 800d070:	0c2d      	lsrs	r5, r5, #16
 800d072:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d076:	fb02 c505 	mla	r5, r2, r5, ip
 800d07a:	b289      	uxth	r1, r1
 800d07c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d080:	429e      	cmp	r6, r3
 800d082:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d086:	f840 1b04 	str.w	r1, [r0], #4
 800d08a:	dcec      	bgt.n	800d066 <__multadd+0x12>
 800d08c:	f1b8 0f00 	cmp.w	r8, #0
 800d090:	d022      	beq.n	800d0d8 <__multadd+0x84>
 800d092:	68a3      	ldr	r3, [r4, #8]
 800d094:	42b3      	cmp	r3, r6
 800d096:	dc19      	bgt.n	800d0cc <__multadd+0x78>
 800d098:	6861      	ldr	r1, [r4, #4]
 800d09a:	4638      	mov	r0, r7
 800d09c:	3101      	adds	r1, #1
 800d09e:	f7ff ffab 	bl	800cff8 <_Balloc>
 800d0a2:	4605      	mov	r5, r0
 800d0a4:	b928      	cbnz	r0, 800d0b2 <__multadd+0x5e>
 800d0a6:	4602      	mov	r2, r0
 800d0a8:	21b5      	movs	r1, #181	; 0xb5
 800d0aa:	4b0d      	ldr	r3, [pc, #52]	; (800d0e0 <__multadd+0x8c>)
 800d0ac:	480d      	ldr	r0, [pc, #52]	; (800d0e4 <__multadd+0x90>)
 800d0ae:	f001 fb15 	bl	800e6dc <__assert_func>
 800d0b2:	6922      	ldr	r2, [r4, #16]
 800d0b4:	f104 010c 	add.w	r1, r4, #12
 800d0b8:	3202      	adds	r2, #2
 800d0ba:	0092      	lsls	r2, r2, #2
 800d0bc:	300c      	adds	r0, #12
 800d0be:	f7ff ff73 	bl	800cfa8 <memcpy>
 800d0c2:	4621      	mov	r1, r4
 800d0c4:	4638      	mov	r0, r7
 800d0c6:	f7ff ffbc 	bl	800d042 <_Bfree>
 800d0ca:	462c      	mov	r4, r5
 800d0cc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800d0d0:	3601      	adds	r6, #1
 800d0d2:	f8c3 8014 	str.w	r8, [r3, #20]
 800d0d6:	6126      	str	r6, [r4, #16]
 800d0d8:	4620      	mov	r0, r4
 800d0da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0de:	bf00      	nop
 800d0e0:	08010671 	.word	0x08010671
 800d0e4:	080106e1 	.word	0x080106e1

0800d0e8 <__hi0bits>:
 800d0e8:	0c02      	lsrs	r2, r0, #16
 800d0ea:	0412      	lsls	r2, r2, #16
 800d0ec:	4603      	mov	r3, r0
 800d0ee:	b9ca      	cbnz	r2, 800d124 <__hi0bits+0x3c>
 800d0f0:	0403      	lsls	r3, r0, #16
 800d0f2:	2010      	movs	r0, #16
 800d0f4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d0f8:	bf04      	itt	eq
 800d0fa:	021b      	lsleq	r3, r3, #8
 800d0fc:	3008      	addeq	r0, #8
 800d0fe:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d102:	bf04      	itt	eq
 800d104:	011b      	lsleq	r3, r3, #4
 800d106:	3004      	addeq	r0, #4
 800d108:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d10c:	bf04      	itt	eq
 800d10e:	009b      	lsleq	r3, r3, #2
 800d110:	3002      	addeq	r0, #2
 800d112:	2b00      	cmp	r3, #0
 800d114:	db05      	blt.n	800d122 <__hi0bits+0x3a>
 800d116:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d11a:	f100 0001 	add.w	r0, r0, #1
 800d11e:	bf08      	it	eq
 800d120:	2020      	moveq	r0, #32
 800d122:	4770      	bx	lr
 800d124:	2000      	movs	r0, #0
 800d126:	e7e5      	b.n	800d0f4 <__hi0bits+0xc>

0800d128 <__lo0bits>:
 800d128:	6803      	ldr	r3, [r0, #0]
 800d12a:	4602      	mov	r2, r0
 800d12c:	f013 0007 	ands.w	r0, r3, #7
 800d130:	d00b      	beq.n	800d14a <__lo0bits+0x22>
 800d132:	07d9      	lsls	r1, r3, #31
 800d134:	d422      	bmi.n	800d17c <__lo0bits+0x54>
 800d136:	0798      	lsls	r0, r3, #30
 800d138:	bf49      	itett	mi
 800d13a:	085b      	lsrmi	r3, r3, #1
 800d13c:	089b      	lsrpl	r3, r3, #2
 800d13e:	2001      	movmi	r0, #1
 800d140:	6013      	strmi	r3, [r2, #0]
 800d142:	bf5c      	itt	pl
 800d144:	2002      	movpl	r0, #2
 800d146:	6013      	strpl	r3, [r2, #0]
 800d148:	4770      	bx	lr
 800d14a:	b299      	uxth	r1, r3
 800d14c:	b909      	cbnz	r1, 800d152 <__lo0bits+0x2a>
 800d14e:	2010      	movs	r0, #16
 800d150:	0c1b      	lsrs	r3, r3, #16
 800d152:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d156:	bf04      	itt	eq
 800d158:	0a1b      	lsreq	r3, r3, #8
 800d15a:	3008      	addeq	r0, #8
 800d15c:	0719      	lsls	r1, r3, #28
 800d15e:	bf04      	itt	eq
 800d160:	091b      	lsreq	r3, r3, #4
 800d162:	3004      	addeq	r0, #4
 800d164:	0799      	lsls	r1, r3, #30
 800d166:	bf04      	itt	eq
 800d168:	089b      	lsreq	r3, r3, #2
 800d16a:	3002      	addeq	r0, #2
 800d16c:	07d9      	lsls	r1, r3, #31
 800d16e:	d403      	bmi.n	800d178 <__lo0bits+0x50>
 800d170:	085b      	lsrs	r3, r3, #1
 800d172:	f100 0001 	add.w	r0, r0, #1
 800d176:	d003      	beq.n	800d180 <__lo0bits+0x58>
 800d178:	6013      	str	r3, [r2, #0]
 800d17a:	4770      	bx	lr
 800d17c:	2000      	movs	r0, #0
 800d17e:	4770      	bx	lr
 800d180:	2020      	movs	r0, #32
 800d182:	4770      	bx	lr

0800d184 <__i2b>:
 800d184:	b510      	push	{r4, lr}
 800d186:	460c      	mov	r4, r1
 800d188:	2101      	movs	r1, #1
 800d18a:	f7ff ff35 	bl	800cff8 <_Balloc>
 800d18e:	4602      	mov	r2, r0
 800d190:	b928      	cbnz	r0, 800d19e <__i2b+0x1a>
 800d192:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d196:	4b04      	ldr	r3, [pc, #16]	; (800d1a8 <__i2b+0x24>)
 800d198:	4804      	ldr	r0, [pc, #16]	; (800d1ac <__i2b+0x28>)
 800d19a:	f001 fa9f 	bl	800e6dc <__assert_func>
 800d19e:	2301      	movs	r3, #1
 800d1a0:	6144      	str	r4, [r0, #20]
 800d1a2:	6103      	str	r3, [r0, #16]
 800d1a4:	bd10      	pop	{r4, pc}
 800d1a6:	bf00      	nop
 800d1a8:	08010671 	.word	0x08010671
 800d1ac:	080106e1 	.word	0x080106e1

0800d1b0 <__multiply>:
 800d1b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1b4:	4614      	mov	r4, r2
 800d1b6:	690a      	ldr	r2, [r1, #16]
 800d1b8:	6923      	ldr	r3, [r4, #16]
 800d1ba:	460d      	mov	r5, r1
 800d1bc:	429a      	cmp	r2, r3
 800d1be:	bfbe      	ittt	lt
 800d1c0:	460b      	movlt	r3, r1
 800d1c2:	4625      	movlt	r5, r4
 800d1c4:	461c      	movlt	r4, r3
 800d1c6:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d1ca:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d1ce:	68ab      	ldr	r3, [r5, #8]
 800d1d0:	6869      	ldr	r1, [r5, #4]
 800d1d2:	eb0a 0709 	add.w	r7, sl, r9
 800d1d6:	42bb      	cmp	r3, r7
 800d1d8:	b085      	sub	sp, #20
 800d1da:	bfb8      	it	lt
 800d1dc:	3101      	addlt	r1, #1
 800d1de:	f7ff ff0b 	bl	800cff8 <_Balloc>
 800d1e2:	b930      	cbnz	r0, 800d1f2 <__multiply+0x42>
 800d1e4:	4602      	mov	r2, r0
 800d1e6:	f240 115d 	movw	r1, #349	; 0x15d
 800d1ea:	4b41      	ldr	r3, [pc, #260]	; (800d2f0 <__multiply+0x140>)
 800d1ec:	4841      	ldr	r0, [pc, #260]	; (800d2f4 <__multiply+0x144>)
 800d1ee:	f001 fa75 	bl	800e6dc <__assert_func>
 800d1f2:	f100 0614 	add.w	r6, r0, #20
 800d1f6:	4633      	mov	r3, r6
 800d1f8:	2200      	movs	r2, #0
 800d1fa:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d1fe:	4543      	cmp	r3, r8
 800d200:	d31e      	bcc.n	800d240 <__multiply+0x90>
 800d202:	f105 0c14 	add.w	ip, r5, #20
 800d206:	f104 0314 	add.w	r3, r4, #20
 800d20a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d20e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d212:	9202      	str	r2, [sp, #8]
 800d214:	ebac 0205 	sub.w	r2, ip, r5
 800d218:	3a15      	subs	r2, #21
 800d21a:	f022 0203 	bic.w	r2, r2, #3
 800d21e:	3204      	adds	r2, #4
 800d220:	f105 0115 	add.w	r1, r5, #21
 800d224:	458c      	cmp	ip, r1
 800d226:	bf38      	it	cc
 800d228:	2204      	movcc	r2, #4
 800d22a:	9201      	str	r2, [sp, #4]
 800d22c:	9a02      	ldr	r2, [sp, #8]
 800d22e:	9303      	str	r3, [sp, #12]
 800d230:	429a      	cmp	r2, r3
 800d232:	d808      	bhi.n	800d246 <__multiply+0x96>
 800d234:	2f00      	cmp	r7, #0
 800d236:	dc55      	bgt.n	800d2e4 <__multiply+0x134>
 800d238:	6107      	str	r7, [r0, #16]
 800d23a:	b005      	add	sp, #20
 800d23c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d240:	f843 2b04 	str.w	r2, [r3], #4
 800d244:	e7db      	b.n	800d1fe <__multiply+0x4e>
 800d246:	f8b3 a000 	ldrh.w	sl, [r3]
 800d24a:	f1ba 0f00 	cmp.w	sl, #0
 800d24e:	d020      	beq.n	800d292 <__multiply+0xe2>
 800d250:	46b1      	mov	r9, r6
 800d252:	2200      	movs	r2, #0
 800d254:	f105 0e14 	add.w	lr, r5, #20
 800d258:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d25c:	f8d9 b000 	ldr.w	fp, [r9]
 800d260:	b2a1      	uxth	r1, r4
 800d262:	fa1f fb8b 	uxth.w	fp, fp
 800d266:	fb0a b101 	mla	r1, sl, r1, fp
 800d26a:	4411      	add	r1, r2
 800d26c:	f8d9 2000 	ldr.w	r2, [r9]
 800d270:	0c24      	lsrs	r4, r4, #16
 800d272:	0c12      	lsrs	r2, r2, #16
 800d274:	fb0a 2404 	mla	r4, sl, r4, r2
 800d278:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d27c:	b289      	uxth	r1, r1
 800d27e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d282:	45f4      	cmp	ip, lr
 800d284:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d288:	f849 1b04 	str.w	r1, [r9], #4
 800d28c:	d8e4      	bhi.n	800d258 <__multiply+0xa8>
 800d28e:	9901      	ldr	r1, [sp, #4]
 800d290:	5072      	str	r2, [r6, r1]
 800d292:	9a03      	ldr	r2, [sp, #12]
 800d294:	3304      	adds	r3, #4
 800d296:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d29a:	f1b9 0f00 	cmp.w	r9, #0
 800d29e:	d01f      	beq.n	800d2e0 <__multiply+0x130>
 800d2a0:	46b6      	mov	lr, r6
 800d2a2:	f04f 0a00 	mov.w	sl, #0
 800d2a6:	6834      	ldr	r4, [r6, #0]
 800d2a8:	f105 0114 	add.w	r1, r5, #20
 800d2ac:	880a      	ldrh	r2, [r1, #0]
 800d2ae:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d2b2:	b2a4      	uxth	r4, r4
 800d2b4:	fb09 b202 	mla	r2, r9, r2, fp
 800d2b8:	4492      	add	sl, r2
 800d2ba:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d2be:	f84e 4b04 	str.w	r4, [lr], #4
 800d2c2:	f851 4b04 	ldr.w	r4, [r1], #4
 800d2c6:	f8be 2000 	ldrh.w	r2, [lr]
 800d2ca:	0c24      	lsrs	r4, r4, #16
 800d2cc:	fb09 2404 	mla	r4, r9, r4, r2
 800d2d0:	458c      	cmp	ip, r1
 800d2d2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d2d6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d2da:	d8e7      	bhi.n	800d2ac <__multiply+0xfc>
 800d2dc:	9a01      	ldr	r2, [sp, #4]
 800d2de:	50b4      	str	r4, [r6, r2]
 800d2e0:	3604      	adds	r6, #4
 800d2e2:	e7a3      	b.n	800d22c <__multiply+0x7c>
 800d2e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d1a5      	bne.n	800d238 <__multiply+0x88>
 800d2ec:	3f01      	subs	r7, #1
 800d2ee:	e7a1      	b.n	800d234 <__multiply+0x84>
 800d2f0:	08010671 	.word	0x08010671
 800d2f4:	080106e1 	.word	0x080106e1

0800d2f8 <__pow5mult>:
 800d2f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2fc:	4615      	mov	r5, r2
 800d2fe:	f012 0203 	ands.w	r2, r2, #3
 800d302:	4606      	mov	r6, r0
 800d304:	460f      	mov	r7, r1
 800d306:	d007      	beq.n	800d318 <__pow5mult+0x20>
 800d308:	4c1a      	ldr	r4, [pc, #104]	; (800d374 <__pow5mult+0x7c>)
 800d30a:	3a01      	subs	r2, #1
 800d30c:	2300      	movs	r3, #0
 800d30e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d312:	f7ff fe9f 	bl	800d054 <__multadd>
 800d316:	4607      	mov	r7, r0
 800d318:	10ad      	asrs	r5, r5, #2
 800d31a:	d027      	beq.n	800d36c <__pow5mult+0x74>
 800d31c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800d31e:	b944      	cbnz	r4, 800d332 <__pow5mult+0x3a>
 800d320:	f240 2171 	movw	r1, #625	; 0x271
 800d324:	4630      	mov	r0, r6
 800d326:	f7ff ff2d 	bl	800d184 <__i2b>
 800d32a:	2300      	movs	r3, #0
 800d32c:	4604      	mov	r4, r0
 800d32e:	64b0      	str	r0, [r6, #72]	; 0x48
 800d330:	6003      	str	r3, [r0, #0]
 800d332:	f04f 0900 	mov.w	r9, #0
 800d336:	07eb      	lsls	r3, r5, #31
 800d338:	d50a      	bpl.n	800d350 <__pow5mult+0x58>
 800d33a:	4639      	mov	r1, r7
 800d33c:	4622      	mov	r2, r4
 800d33e:	4630      	mov	r0, r6
 800d340:	f7ff ff36 	bl	800d1b0 <__multiply>
 800d344:	4680      	mov	r8, r0
 800d346:	4639      	mov	r1, r7
 800d348:	4630      	mov	r0, r6
 800d34a:	f7ff fe7a 	bl	800d042 <_Bfree>
 800d34e:	4647      	mov	r7, r8
 800d350:	106d      	asrs	r5, r5, #1
 800d352:	d00b      	beq.n	800d36c <__pow5mult+0x74>
 800d354:	6820      	ldr	r0, [r4, #0]
 800d356:	b938      	cbnz	r0, 800d368 <__pow5mult+0x70>
 800d358:	4622      	mov	r2, r4
 800d35a:	4621      	mov	r1, r4
 800d35c:	4630      	mov	r0, r6
 800d35e:	f7ff ff27 	bl	800d1b0 <__multiply>
 800d362:	6020      	str	r0, [r4, #0]
 800d364:	f8c0 9000 	str.w	r9, [r0]
 800d368:	4604      	mov	r4, r0
 800d36a:	e7e4      	b.n	800d336 <__pow5mult+0x3e>
 800d36c:	4638      	mov	r0, r7
 800d36e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d372:	bf00      	nop
 800d374:	08010838 	.word	0x08010838

0800d378 <__lshift>:
 800d378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d37c:	460c      	mov	r4, r1
 800d37e:	4607      	mov	r7, r0
 800d380:	4691      	mov	r9, r2
 800d382:	6923      	ldr	r3, [r4, #16]
 800d384:	6849      	ldr	r1, [r1, #4]
 800d386:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d38a:	68a3      	ldr	r3, [r4, #8]
 800d38c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d390:	f108 0601 	add.w	r6, r8, #1
 800d394:	42b3      	cmp	r3, r6
 800d396:	db0b      	blt.n	800d3b0 <__lshift+0x38>
 800d398:	4638      	mov	r0, r7
 800d39a:	f7ff fe2d 	bl	800cff8 <_Balloc>
 800d39e:	4605      	mov	r5, r0
 800d3a0:	b948      	cbnz	r0, 800d3b6 <__lshift+0x3e>
 800d3a2:	4602      	mov	r2, r0
 800d3a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d3a8:	4b27      	ldr	r3, [pc, #156]	; (800d448 <__lshift+0xd0>)
 800d3aa:	4828      	ldr	r0, [pc, #160]	; (800d44c <__lshift+0xd4>)
 800d3ac:	f001 f996 	bl	800e6dc <__assert_func>
 800d3b0:	3101      	adds	r1, #1
 800d3b2:	005b      	lsls	r3, r3, #1
 800d3b4:	e7ee      	b.n	800d394 <__lshift+0x1c>
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	f100 0114 	add.w	r1, r0, #20
 800d3bc:	f100 0210 	add.w	r2, r0, #16
 800d3c0:	4618      	mov	r0, r3
 800d3c2:	4553      	cmp	r3, sl
 800d3c4:	db33      	blt.n	800d42e <__lshift+0xb6>
 800d3c6:	6920      	ldr	r0, [r4, #16]
 800d3c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d3cc:	f104 0314 	add.w	r3, r4, #20
 800d3d0:	f019 091f 	ands.w	r9, r9, #31
 800d3d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d3d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d3dc:	d02b      	beq.n	800d436 <__lshift+0xbe>
 800d3de:	468a      	mov	sl, r1
 800d3e0:	2200      	movs	r2, #0
 800d3e2:	f1c9 0e20 	rsb	lr, r9, #32
 800d3e6:	6818      	ldr	r0, [r3, #0]
 800d3e8:	fa00 f009 	lsl.w	r0, r0, r9
 800d3ec:	4302      	orrs	r2, r0
 800d3ee:	f84a 2b04 	str.w	r2, [sl], #4
 800d3f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3f6:	459c      	cmp	ip, r3
 800d3f8:	fa22 f20e 	lsr.w	r2, r2, lr
 800d3fc:	d8f3      	bhi.n	800d3e6 <__lshift+0x6e>
 800d3fe:	ebac 0304 	sub.w	r3, ip, r4
 800d402:	3b15      	subs	r3, #21
 800d404:	f023 0303 	bic.w	r3, r3, #3
 800d408:	3304      	adds	r3, #4
 800d40a:	f104 0015 	add.w	r0, r4, #21
 800d40e:	4584      	cmp	ip, r0
 800d410:	bf38      	it	cc
 800d412:	2304      	movcc	r3, #4
 800d414:	50ca      	str	r2, [r1, r3]
 800d416:	b10a      	cbz	r2, 800d41c <__lshift+0xa4>
 800d418:	f108 0602 	add.w	r6, r8, #2
 800d41c:	3e01      	subs	r6, #1
 800d41e:	4638      	mov	r0, r7
 800d420:	4621      	mov	r1, r4
 800d422:	612e      	str	r6, [r5, #16]
 800d424:	f7ff fe0d 	bl	800d042 <_Bfree>
 800d428:	4628      	mov	r0, r5
 800d42a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d42e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d432:	3301      	adds	r3, #1
 800d434:	e7c5      	b.n	800d3c2 <__lshift+0x4a>
 800d436:	3904      	subs	r1, #4
 800d438:	f853 2b04 	ldr.w	r2, [r3], #4
 800d43c:	459c      	cmp	ip, r3
 800d43e:	f841 2f04 	str.w	r2, [r1, #4]!
 800d442:	d8f9      	bhi.n	800d438 <__lshift+0xc0>
 800d444:	e7ea      	b.n	800d41c <__lshift+0xa4>
 800d446:	bf00      	nop
 800d448:	08010671 	.word	0x08010671
 800d44c:	080106e1 	.word	0x080106e1

0800d450 <__mcmp>:
 800d450:	4603      	mov	r3, r0
 800d452:	690a      	ldr	r2, [r1, #16]
 800d454:	6900      	ldr	r0, [r0, #16]
 800d456:	b530      	push	{r4, r5, lr}
 800d458:	1a80      	subs	r0, r0, r2
 800d45a:	d10d      	bne.n	800d478 <__mcmp+0x28>
 800d45c:	3314      	adds	r3, #20
 800d45e:	3114      	adds	r1, #20
 800d460:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d464:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d468:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d46c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d470:	4295      	cmp	r5, r2
 800d472:	d002      	beq.n	800d47a <__mcmp+0x2a>
 800d474:	d304      	bcc.n	800d480 <__mcmp+0x30>
 800d476:	2001      	movs	r0, #1
 800d478:	bd30      	pop	{r4, r5, pc}
 800d47a:	42a3      	cmp	r3, r4
 800d47c:	d3f4      	bcc.n	800d468 <__mcmp+0x18>
 800d47e:	e7fb      	b.n	800d478 <__mcmp+0x28>
 800d480:	f04f 30ff 	mov.w	r0, #4294967295
 800d484:	e7f8      	b.n	800d478 <__mcmp+0x28>
	...

0800d488 <__mdiff>:
 800d488:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d48c:	460c      	mov	r4, r1
 800d48e:	4606      	mov	r6, r0
 800d490:	4611      	mov	r1, r2
 800d492:	4620      	mov	r0, r4
 800d494:	4692      	mov	sl, r2
 800d496:	f7ff ffdb 	bl	800d450 <__mcmp>
 800d49a:	1e05      	subs	r5, r0, #0
 800d49c:	d111      	bne.n	800d4c2 <__mdiff+0x3a>
 800d49e:	4629      	mov	r1, r5
 800d4a0:	4630      	mov	r0, r6
 800d4a2:	f7ff fda9 	bl	800cff8 <_Balloc>
 800d4a6:	4602      	mov	r2, r0
 800d4a8:	b928      	cbnz	r0, 800d4b6 <__mdiff+0x2e>
 800d4aa:	f240 2132 	movw	r1, #562	; 0x232
 800d4ae:	4b3c      	ldr	r3, [pc, #240]	; (800d5a0 <__mdiff+0x118>)
 800d4b0:	483c      	ldr	r0, [pc, #240]	; (800d5a4 <__mdiff+0x11c>)
 800d4b2:	f001 f913 	bl	800e6dc <__assert_func>
 800d4b6:	2301      	movs	r3, #1
 800d4b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d4bc:	4610      	mov	r0, r2
 800d4be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4c2:	bfa4      	itt	ge
 800d4c4:	4653      	movge	r3, sl
 800d4c6:	46a2      	movge	sl, r4
 800d4c8:	4630      	mov	r0, r6
 800d4ca:	f8da 1004 	ldr.w	r1, [sl, #4]
 800d4ce:	bfa6      	itte	ge
 800d4d0:	461c      	movge	r4, r3
 800d4d2:	2500      	movge	r5, #0
 800d4d4:	2501      	movlt	r5, #1
 800d4d6:	f7ff fd8f 	bl	800cff8 <_Balloc>
 800d4da:	4602      	mov	r2, r0
 800d4dc:	b918      	cbnz	r0, 800d4e6 <__mdiff+0x5e>
 800d4de:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d4e2:	4b2f      	ldr	r3, [pc, #188]	; (800d5a0 <__mdiff+0x118>)
 800d4e4:	e7e4      	b.n	800d4b0 <__mdiff+0x28>
 800d4e6:	f100 0814 	add.w	r8, r0, #20
 800d4ea:	f8da 7010 	ldr.w	r7, [sl, #16]
 800d4ee:	60c5      	str	r5, [r0, #12]
 800d4f0:	f04f 0c00 	mov.w	ip, #0
 800d4f4:	f10a 0514 	add.w	r5, sl, #20
 800d4f8:	f10a 0010 	add.w	r0, sl, #16
 800d4fc:	46c2      	mov	sl, r8
 800d4fe:	6926      	ldr	r6, [r4, #16]
 800d500:	f104 0914 	add.w	r9, r4, #20
 800d504:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800d508:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d50c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800d510:	f859 3b04 	ldr.w	r3, [r9], #4
 800d514:	fa1f f18b 	uxth.w	r1, fp
 800d518:	4461      	add	r1, ip
 800d51a:	fa1f fc83 	uxth.w	ip, r3
 800d51e:	0c1b      	lsrs	r3, r3, #16
 800d520:	eba1 010c 	sub.w	r1, r1, ip
 800d524:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d528:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d52c:	b289      	uxth	r1, r1
 800d52e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800d532:	454e      	cmp	r6, r9
 800d534:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800d538:	f84a 3b04 	str.w	r3, [sl], #4
 800d53c:	d8e6      	bhi.n	800d50c <__mdiff+0x84>
 800d53e:	1b33      	subs	r3, r6, r4
 800d540:	3b15      	subs	r3, #21
 800d542:	f023 0303 	bic.w	r3, r3, #3
 800d546:	3415      	adds	r4, #21
 800d548:	3304      	adds	r3, #4
 800d54a:	42a6      	cmp	r6, r4
 800d54c:	bf38      	it	cc
 800d54e:	2304      	movcc	r3, #4
 800d550:	441d      	add	r5, r3
 800d552:	4443      	add	r3, r8
 800d554:	461e      	mov	r6, r3
 800d556:	462c      	mov	r4, r5
 800d558:	4574      	cmp	r4, lr
 800d55a:	d30e      	bcc.n	800d57a <__mdiff+0xf2>
 800d55c:	f10e 0103 	add.w	r1, lr, #3
 800d560:	1b49      	subs	r1, r1, r5
 800d562:	f021 0103 	bic.w	r1, r1, #3
 800d566:	3d03      	subs	r5, #3
 800d568:	45ae      	cmp	lr, r5
 800d56a:	bf38      	it	cc
 800d56c:	2100      	movcc	r1, #0
 800d56e:	4419      	add	r1, r3
 800d570:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800d574:	b18b      	cbz	r3, 800d59a <__mdiff+0x112>
 800d576:	6117      	str	r7, [r2, #16]
 800d578:	e7a0      	b.n	800d4bc <__mdiff+0x34>
 800d57a:	f854 8b04 	ldr.w	r8, [r4], #4
 800d57e:	fa1f f188 	uxth.w	r1, r8
 800d582:	4461      	add	r1, ip
 800d584:	1408      	asrs	r0, r1, #16
 800d586:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800d58a:	b289      	uxth	r1, r1
 800d58c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d590:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d594:	f846 1b04 	str.w	r1, [r6], #4
 800d598:	e7de      	b.n	800d558 <__mdiff+0xd0>
 800d59a:	3f01      	subs	r7, #1
 800d59c:	e7e8      	b.n	800d570 <__mdiff+0xe8>
 800d59e:	bf00      	nop
 800d5a0:	08010671 	.word	0x08010671
 800d5a4:	080106e1 	.word	0x080106e1

0800d5a8 <__d2b>:
 800d5a8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800d5ac:	2101      	movs	r1, #1
 800d5ae:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800d5b2:	4690      	mov	r8, r2
 800d5b4:	461d      	mov	r5, r3
 800d5b6:	f7ff fd1f 	bl	800cff8 <_Balloc>
 800d5ba:	4604      	mov	r4, r0
 800d5bc:	b930      	cbnz	r0, 800d5cc <__d2b+0x24>
 800d5be:	4602      	mov	r2, r0
 800d5c0:	f240 310a 	movw	r1, #778	; 0x30a
 800d5c4:	4b24      	ldr	r3, [pc, #144]	; (800d658 <__d2b+0xb0>)
 800d5c6:	4825      	ldr	r0, [pc, #148]	; (800d65c <__d2b+0xb4>)
 800d5c8:	f001 f888 	bl	800e6dc <__assert_func>
 800d5cc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800d5d0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800d5d4:	bb2d      	cbnz	r5, 800d622 <__d2b+0x7a>
 800d5d6:	9301      	str	r3, [sp, #4]
 800d5d8:	f1b8 0300 	subs.w	r3, r8, #0
 800d5dc:	d026      	beq.n	800d62c <__d2b+0x84>
 800d5de:	4668      	mov	r0, sp
 800d5e0:	9300      	str	r3, [sp, #0]
 800d5e2:	f7ff fda1 	bl	800d128 <__lo0bits>
 800d5e6:	9900      	ldr	r1, [sp, #0]
 800d5e8:	b1f0      	cbz	r0, 800d628 <__d2b+0x80>
 800d5ea:	9a01      	ldr	r2, [sp, #4]
 800d5ec:	f1c0 0320 	rsb	r3, r0, #32
 800d5f0:	fa02 f303 	lsl.w	r3, r2, r3
 800d5f4:	430b      	orrs	r3, r1
 800d5f6:	40c2      	lsrs	r2, r0
 800d5f8:	6163      	str	r3, [r4, #20]
 800d5fa:	9201      	str	r2, [sp, #4]
 800d5fc:	9b01      	ldr	r3, [sp, #4]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	bf14      	ite	ne
 800d602:	2102      	movne	r1, #2
 800d604:	2101      	moveq	r1, #1
 800d606:	61a3      	str	r3, [r4, #24]
 800d608:	6121      	str	r1, [r4, #16]
 800d60a:	b1c5      	cbz	r5, 800d63e <__d2b+0x96>
 800d60c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d610:	4405      	add	r5, r0
 800d612:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d616:	603d      	str	r5, [r7, #0]
 800d618:	6030      	str	r0, [r6, #0]
 800d61a:	4620      	mov	r0, r4
 800d61c:	b002      	add	sp, #8
 800d61e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d622:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d626:	e7d6      	b.n	800d5d6 <__d2b+0x2e>
 800d628:	6161      	str	r1, [r4, #20]
 800d62a:	e7e7      	b.n	800d5fc <__d2b+0x54>
 800d62c:	a801      	add	r0, sp, #4
 800d62e:	f7ff fd7b 	bl	800d128 <__lo0bits>
 800d632:	2101      	movs	r1, #1
 800d634:	9b01      	ldr	r3, [sp, #4]
 800d636:	6121      	str	r1, [r4, #16]
 800d638:	6163      	str	r3, [r4, #20]
 800d63a:	3020      	adds	r0, #32
 800d63c:	e7e5      	b.n	800d60a <__d2b+0x62>
 800d63e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800d642:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d646:	6038      	str	r0, [r7, #0]
 800d648:	6918      	ldr	r0, [r3, #16]
 800d64a:	f7ff fd4d 	bl	800d0e8 <__hi0bits>
 800d64e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800d652:	6031      	str	r1, [r6, #0]
 800d654:	e7e1      	b.n	800d61a <__d2b+0x72>
 800d656:	bf00      	nop
 800d658:	08010671 	.word	0x08010671
 800d65c:	080106e1 	.word	0x080106e1

0800d660 <_realloc_r>:
 800d660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d664:	460c      	mov	r4, r1
 800d666:	4681      	mov	r9, r0
 800d668:	4611      	mov	r1, r2
 800d66a:	b924      	cbnz	r4, 800d676 <_realloc_r+0x16>
 800d66c:	b003      	add	sp, #12
 800d66e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d672:	f7fb b9a1 	b.w	80089b8 <_malloc_r>
 800d676:	9201      	str	r2, [sp, #4]
 800d678:	f7fb fbe8 	bl	8008e4c <__malloc_lock>
 800d67c:	9901      	ldr	r1, [sp, #4]
 800d67e:	f101 080b 	add.w	r8, r1, #11
 800d682:	f1b8 0f16 	cmp.w	r8, #22
 800d686:	d90b      	bls.n	800d6a0 <_realloc_r+0x40>
 800d688:	f038 0807 	bics.w	r8, r8, #7
 800d68c:	d50a      	bpl.n	800d6a4 <_realloc_r+0x44>
 800d68e:	230c      	movs	r3, #12
 800d690:	f04f 0b00 	mov.w	fp, #0
 800d694:	f8c9 3000 	str.w	r3, [r9]
 800d698:	4658      	mov	r0, fp
 800d69a:	b003      	add	sp, #12
 800d69c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6a0:	f04f 0810 	mov.w	r8, #16
 800d6a4:	4588      	cmp	r8, r1
 800d6a6:	d3f2      	bcc.n	800d68e <_realloc_r+0x2e>
 800d6a8:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800d6ac:	f1a4 0a08 	sub.w	sl, r4, #8
 800d6b0:	f025 0603 	bic.w	r6, r5, #3
 800d6b4:	45b0      	cmp	r8, r6
 800d6b6:	f340 8173 	ble.w	800d9a0 <_realloc_r+0x340>
 800d6ba:	48aa      	ldr	r0, [pc, #680]	; (800d964 <_realloc_r+0x304>)
 800d6bc:	eb0a 0306 	add.w	r3, sl, r6
 800d6c0:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800d6c4:	685a      	ldr	r2, [r3, #4]
 800d6c6:	459c      	cmp	ip, r3
 800d6c8:	9001      	str	r0, [sp, #4]
 800d6ca:	d005      	beq.n	800d6d8 <_realloc_r+0x78>
 800d6cc:	f022 0001 	bic.w	r0, r2, #1
 800d6d0:	4418      	add	r0, r3
 800d6d2:	6840      	ldr	r0, [r0, #4]
 800d6d4:	07c7      	lsls	r7, r0, #31
 800d6d6:	d427      	bmi.n	800d728 <_realloc_r+0xc8>
 800d6d8:	f022 0203 	bic.w	r2, r2, #3
 800d6dc:	459c      	cmp	ip, r3
 800d6de:	eb06 0702 	add.w	r7, r6, r2
 800d6e2:	d119      	bne.n	800d718 <_realloc_r+0xb8>
 800d6e4:	f108 0010 	add.w	r0, r8, #16
 800d6e8:	42b8      	cmp	r0, r7
 800d6ea:	dc1f      	bgt.n	800d72c <_realloc_r+0xcc>
 800d6ec:	9a01      	ldr	r2, [sp, #4]
 800d6ee:	eba7 0708 	sub.w	r7, r7, r8
 800d6f2:	eb0a 0308 	add.w	r3, sl, r8
 800d6f6:	f047 0701 	orr.w	r7, r7, #1
 800d6fa:	6093      	str	r3, [r2, #8]
 800d6fc:	605f      	str	r7, [r3, #4]
 800d6fe:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d702:	4648      	mov	r0, r9
 800d704:	f003 0301 	and.w	r3, r3, #1
 800d708:	ea43 0308 	orr.w	r3, r3, r8
 800d70c:	f844 3c04 	str.w	r3, [r4, #-4]
 800d710:	f7fb fba2 	bl	8008e58 <__malloc_unlock>
 800d714:	46a3      	mov	fp, r4
 800d716:	e7bf      	b.n	800d698 <_realloc_r+0x38>
 800d718:	45b8      	cmp	r8, r7
 800d71a:	dc07      	bgt.n	800d72c <_realloc_r+0xcc>
 800d71c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800d720:	60da      	str	r2, [r3, #12]
 800d722:	6093      	str	r3, [r2, #8]
 800d724:	4655      	mov	r5, sl
 800d726:	e080      	b.n	800d82a <_realloc_r+0x1ca>
 800d728:	2200      	movs	r2, #0
 800d72a:	4613      	mov	r3, r2
 800d72c:	07e8      	lsls	r0, r5, #31
 800d72e:	f100 80e8 	bmi.w	800d902 <_realloc_r+0x2a2>
 800d732:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800d736:	ebaa 0505 	sub.w	r5, sl, r5
 800d73a:	6868      	ldr	r0, [r5, #4]
 800d73c:	f020 0003 	bic.w	r0, r0, #3
 800d740:	eb00 0b06 	add.w	fp, r0, r6
 800d744:	2b00      	cmp	r3, #0
 800d746:	f000 80a7 	beq.w	800d898 <_realloc_r+0x238>
 800d74a:	459c      	cmp	ip, r3
 800d74c:	eb02 070b 	add.w	r7, r2, fp
 800d750:	d14b      	bne.n	800d7ea <_realloc_r+0x18a>
 800d752:	f108 0310 	add.w	r3, r8, #16
 800d756:	42bb      	cmp	r3, r7
 800d758:	f300 809e 	bgt.w	800d898 <_realloc_r+0x238>
 800d75c:	46ab      	mov	fp, r5
 800d75e:	68eb      	ldr	r3, [r5, #12]
 800d760:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800d764:	60d3      	str	r3, [r2, #12]
 800d766:	609a      	str	r2, [r3, #8]
 800d768:	1f32      	subs	r2, r6, #4
 800d76a:	2a24      	cmp	r2, #36	; 0x24
 800d76c:	d838      	bhi.n	800d7e0 <_realloc_r+0x180>
 800d76e:	2a13      	cmp	r2, #19
 800d770:	d934      	bls.n	800d7dc <_realloc_r+0x17c>
 800d772:	6823      	ldr	r3, [r4, #0]
 800d774:	2a1b      	cmp	r2, #27
 800d776:	60ab      	str	r3, [r5, #8]
 800d778:	6863      	ldr	r3, [r4, #4]
 800d77a:	60eb      	str	r3, [r5, #12]
 800d77c:	d81b      	bhi.n	800d7b6 <_realloc_r+0x156>
 800d77e:	3408      	adds	r4, #8
 800d780:	f105 0310 	add.w	r3, r5, #16
 800d784:	6822      	ldr	r2, [r4, #0]
 800d786:	601a      	str	r2, [r3, #0]
 800d788:	6862      	ldr	r2, [r4, #4]
 800d78a:	605a      	str	r2, [r3, #4]
 800d78c:	68a2      	ldr	r2, [r4, #8]
 800d78e:	609a      	str	r2, [r3, #8]
 800d790:	9a01      	ldr	r2, [sp, #4]
 800d792:	eba7 0708 	sub.w	r7, r7, r8
 800d796:	eb05 0308 	add.w	r3, r5, r8
 800d79a:	f047 0701 	orr.w	r7, r7, #1
 800d79e:	6093      	str	r3, [r2, #8]
 800d7a0:	605f      	str	r7, [r3, #4]
 800d7a2:	686b      	ldr	r3, [r5, #4]
 800d7a4:	f003 0301 	and.w	r3, r3, #1
 800d7a8:	ea43 0308 	orr.w	r3, r3, r8
 800d7ac:	606b      	str	r3, [r5, #4]
 800d7ae:	4648      	mov	r0, r9
 800d7b0:	f7fb fb52 	bl	8008e58 <__malloc_unlock>
 800d7b4:	e770      	b.n	800d698 <_realloc_r+0x38>
 800d7b6:	68a3      	ldr	r3, [r4, #8]
 800d7b8:	2a24      	cmp	r2, #36	; 0x24
 800d7ba:	612b      	str	r3, [r5, #16]
 800d7bc:	68e3      	ldr	r3, [r4, #12]
 800d7be:	bf18      	it	ne
 800d7c0:	3410      	addne	r4, #16
 800d7c2:	616b      	str	r3, [r5, #20]
 800d7c4:	bf09      	itett	eq
 800d7c6:	6923      	ldreq	r3, [r4, #16]
 800d7c8:	f105 0318 	addne.w	r3, r5, #24
 800d7cc:	61ab      	streq	r3, [r5, #24]
 800d7ce:	6962      	ldreq	r2, [r4, #20]
 800d7d0:	bf02      	ittt	eq
 800d7d2:	f105 0320 	addeq.w	r3, r5, #32
 800d7d6:	61ea      	streq	r2, [r5, #28]
 800d7d8:	3418      	addeq	r4, #24
 800d7da:	e7d3      	b.n	800d784 <_realloc_r+0x124>
 800d7dc:	465b      	mov	r3, fp
 800d7de:	e7d1      	b.n	800d784 <_realloc_r+0x124>
 800d7e0:	4621      	mov	r1, r4
 800d7e2:	4658      	mov	r0, fp
 800d7e4:	f7ff fbee 	bl	800cfc4 <memmove>
 800d7e8:	e7d2      	b.n	800d790 <_realloc_r+0x130>
 800d7ea:	45b8      	cmp	r8, r7
 800d7ec:	dc54      	bgt.n	800d898 <_realloc_r+0x238>
 800d7ee:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800d7f2:	4628      	mov	r0, r5
 800d7f4:	60da      	str	r2, [r3, #12]
 800d7f6:	6093      	str	r3, [r2, #8]
 800d7f8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d7fc:	68eb      	ldr	r3, [r5, #12]
 800d7fe:	60d3      	str	r3, [r2, #12]
 800d800:	609a      	str	r2, [r3, #8]
 800d802:	1f32      	subs	r2, r6, #4
 800d804:	2a24      	cmp	r2, #36	; 0x24
 800d806:	d843      	bhi.n	800d890 <_realloc_r+0x230>
 800d808:	2a13      	cmp	r2, #19
 800d80a:	d908      	bls.n	800d81e <_realloc_r+0x1be>
 800d80c:	6823      	ldr	r3, [r4, #0]
 800d80e:	2a1b      	cmp	r2, #27
 800d810:	60ab      	str	r3, [r5, #8]
 800d812:	6863      	ldr	r3, [r4, #4]
 800d814:	60eb      	str	r3, [r5, #12]
 800d816:	d828      	bhi.n	800d86a <_realloc_r+0x20a>
 800d818:	3408      	adds	r4, #8
 800d81a:	f105 0010 	add.w	r0, r5, #16
 800d81e:	6823      	ldr	r3, [r4, #0]
 800d820:	6003      	str	r3, [r0, #0]
 800d822:	6863      	ldr	r3, [r4, #4]
 800d824:	6043      	str	r3, [r0, #4]
 800d826:	68a3      	ldr	r3, [r4, #8]
 800d828:	6083      	str	r3, [r0, #8]
 800d82a:	686a      	ldr	r2, [r5, #4]
 800d82c:	eba7 0008 	sub.w	r0, r7, r8
 800d830:	280f      	cmp	r0, #15
 800d832:	f002 0201 	and.w	r2, r2, #1
 800d836:	eb05 0307 	add.w	r3, r5, r7
 800d83a:	f240 80b3 	bls.w	800d9a4 <_realloc_r+0x344>
 800d83e:	eb05 0108 	add.w	r1, r5, r8
 800d842:	ea48 0202 	orr.w	r2, r8, r2
 800d846:	f040 0001 	orr.w	r0, r0, #1
 800d84a:	606a      	str	r2, [r5, #4]
 800d84c:	6048      	str	r0, [r1, #4]
 800d84e:	685a      	ldr	r2, [r3, #4]
 800d850:	4648      	mov	r0, r9
 800d852:	f042 0201 	orr.w	r2, r2, #1
 800d856:	605a      	str	r2, [r3, #4]
 800d858:	3108      	adds	r1, #8
 800d85a:	f7ff f8f9 	bl	800ca50 <_free_r>
 800d85e:	4648      	mov	r0, r9
 800d860:	f7fb fafa 	bl	8008e58 <__malloc_unlock>
 800d864:	f105 0b08 	add.w	fp, r5, #8
 800d868:	e716      	b.n	800d698 <_realloc_r+0x38>
 800d86a:	68a3      	ldr	r3, [r4, #8]
 800d86c:	2a24      	cmp	r2, #36	; 0x24
 800d86e:	612b      	str	r3, [r5, #16]
 800d870:	68e3      	ldr	r3, [r4, #12]
 800d872:	bf18      	it	ne
 800d874:	f105 0018 	addne.w	r0, r5, #24
 800d878:	616b      	str	r3, [r5, #20]
 800d87a:	bf09      	itett	eq
 800d87c:	6923      	ldreq	r3, [r4, #16]
 800d87e:	3410      	addne	r4, #16
 800d880:	61ab      	streq	r3, [r5, #24]
 800d882:	6963      	ldreq	r3, [r4, #20]
 800d884:	bf02      	ittt	eq
 800d886:	f105 0020 	addeq.w	r0, r5, #32
 800d88a:	61eb      	streq	r3, [r5, #28]
 800d88c:	3418      	addeq	r4, #24
 800d88e:	e7c6      	b.n	800d81e <_realloc_r+0x1be>
 800d890:	4621      	mov	r1, r4
 800d892:	f7ff fb97 	bl	800cfc4 <memmove>
 800d896:	e7c8      	b.n	800d82a <_realloc_r+0x1ca>
 800d898:	45d8      	cmp	r8, fp
 800d89a:	dc32      	bgt.n	800d902 <_realloc_r+0x2a2>
 800d89c:	4628      	mov	r0, r5
 800d89e:	68eb      	ldr	r3, [r5, #12]
 800d8a0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d8a4:	60d3      	str	r3, [r2, #12]
 800d8a6:	609a      	str	r2, [r3, #8]
 800d8a8:	1f32      	subs	r2, r6, #4
 800d8aa:	2a24      	cmp	r2, #36	; 0x24
 800d8ac:	d825      	bhi.n	800d8fa <_realloc_r+0x29a>
 800d8ae:	2a13      	cmp	r2, #19
 800d8b0:	d908      	bls.n	800d8c4 <_realloc_r+0x264>
 800d8b2:	6823      	ldr	r3, [r4, #0]
 800d8b4:	2a1b      	cmp	r2, #27
 800d8b6:	60ab      	str	r3, [r5, #8]
 800d8b8:	6863      	ldr	r3, [r4, #4]
 800d8ba:	60eb      	str	r3, [r5, #12]
 800d8bc:	d80a      	bhi.n	800d8d4 <_realloc_r+0x274>
 800d8be:	3408      	adds	r4, #8
 800d8c0:	f105 0010 	add.w	r0, r5, #16
 800d8c4:	6823      	ldr	r3, [r4, #0]
 800d8c6:	6003      	str	r3, [r0, #0]
 800d8c8:	6863      	ldr	r3, [r4, #4]
 800d8ca:	6043      	str	r3, [r0, #4]
 800d8cc:	68a3      	ldr	r3, [r4, #8]
 800d8ce:	6083      	str	r3, [r0, #8]
 800d8d0:	465f      	mov	r7, fp
 800d8d2:	e7aa      	b.n	800d82a <_realloc_r+0x1ca>
 800d8d4:	68a3      	ldr	r3, [r4, #8]
 800d8d6:	2a24      	cmp	r2, #36	; 0x24
 800d8d8:	612b      	str	r3, [r5, #16]
 800d8da:	68e3      	ldr	r3, [r4, #12]
 800d8dc:	bf18      	it	ne
 800d8de:	f105 0018 	addne.w	r0, r5, #24
 800d8e2:	616b      	str	r3, [r5, #20]
 800d8e4:	bf09      	itett	eq
 800d8e6:	6923      	ldreq	r3, [r4, #16]
 800d8e8:	3410      	addne	r4, #16
 800d8ea:	61ab      	streq	r3, [r5, #24]
 800d8ec:	6963      	ldreq	r3, [r4, #20]
 800d8ee:	bf02      	ittt	eq
 800d8f0:	f105 0020 	addeq.w	r0, r5, #32
 800d8f4:	61eb      	streq	r3, [r5, #28]
 800d8f6:	3418      	addeq	r4, #24
 800d8f8:	e7e4      	b.n	800d8c4 <_realloc_r+0x264>
 800d8fa:	4621      	mov	r1, r4
 800d8fc:	f7ff fb62 	bl	800cfc4 <memmove>
 800d900:	e7e6      	b.n	800d8d0 <_realloc_r+0x270>
 800d902:	4648      	mov	r0, r9
 800d904:	f7fb f858 	bl	80089b8 <_malloc_r>
 800d908:	4683      	mov	fp, r0
 800d90a:	2800      	cmp	r0, #0
 800d90c:	f43f af4f 	beq.w	800d7ae <_realloc_r+0x14e>
 800d910:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d914:	f1a0 0208 	sub.w	r2, r0, #8
 800d918:	f023 0301 	bic.w	r3, r3, #1
 800d91c:	4453      	add	r3, sl
 800d91e:	4293      	cmp	r3, r2
 800d920:	d105      	bne.n	800d92e <_realloc_r+0x2ce>
 800d922:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800d926:	f027 0703 	bic.w	r7, r7, #3
 800d92a:	4437      	add	r7, r6
 800d92c:	e6fa      	b.n	800d724 <_realloc_r+0xc4>
 800d92e:	1f32      	subs	r2, r6, #4
 800d930:	2a24      	cmp	r2, #36	; 0x24
 800d932:	d831      	bhi.n	800d998 <_realloc_r+0x338>
 800d934:	2a13      	cmp	r2, #19
 800d936:	d92c      	bls.n	800d992 <_realloc_r+0x332>
 800d938:	6823      	ldr	r3, [r4, #0]
 800d93a:	2a1b      	cmp	r2, #27
 800d93c:	6003      	str	r3, [r0, #0]
 800d93e:	6863      	ldr	r3, [r4, #4]
 800d940:	6043      	str	r3, [r0, #4]
 800d942:	d811      	bhi.n	800d968 <_realloc_r+0x308>
 800d944:	f104 0208 	add.w	r2, r4, #8
 800d948:	f100 0308 	add.w	r3, r0, #8
 800d94c:	6811      	ldr	r1, [r2, #0]
 800d94e:	6019      	str	r1, [r3, #0]
 800d950:	6851      	ldr	r1, [r2, #4]
 800d952:	6059      	str	r1, [r3, #4]
 800d954:	6892      	ldr	r2, [r2, #8]
 800d956:	609a      	str	r2, [r3, #8]
 800d958:	4621      	mov	r1, r4
 800d95a:	4648      	mov	r0, r9
 800d95c:	f7ff f878 	bl	800ca50 <_free_r>
 800d960:	e725      	b.n	800d7ae <_realloc_r+0x14e>
 800d962:	bf00      	nop
 800d964:	20000488 	.word	0x20000488
 800d968:	68a3      	ldr	r3, [r4, #8]
 800d96a:	2a24      	cmp	r2, #36	; 0x24
 800d96c:	6083      	str	r3, [r0, #8]
 800d96e:	68e3      	ldr	r3, [r4, #12]
 800d970:	bf18      	it	ne
 800d972:	f104 0210 	addne.w	r2, r4, #16
 800d976:	60c3      	str	r3, [r0, #12]
 800d978:	bf09      	itett	eq
 800d97a:	6923      	ldreq	r3, [r4, #16]
 800d97c:	f100 0310 	addne.w	r3, r0, #16
 800d980:	6103      	streq	r3, [r0, #16]
 800d982:	6961      	ldreq	r1, [r4, #20]
 800d984:	bf02      	ittt	eq
 800d986:	f104 0218 	addeq.w	r2, r4, #24
 800d98a:	f100 0318 	addeq.w	r3, r0, #24
 800d98e:	6141      	streq	r1, [r0, #20]
 800d990:	e7dc      	b.n	800d94c <_realloc_r+0x2ec>
 800d992:	4603      	mov	r3, r0
 800d994:	4622      	mov	r2, r4
 800d996:	e7d9      	b.n	800d94c <_realloc_r+0x2ec>
 800d998:	4621      	mov	r1, r4
 800d99a:	f7ff fb13 	bl	800cfc4 <memmove>
 800d99e:	e7db      	b.n	800d958 <_realloc_r+0x2f8>
 800d9a0:	4637      	mov	r7, r6
 800d9a2:	e6bf      	b.n	800d724 <_realloc_r+0xc4>
 800d9a4:	4317      	orrs	r7, r2
 800d9a6:	606f      	str	r7, [r5, #4]
 800d9a8:	685a      	ldr	r2, [r3, #4]
 800d9aa:	f042 0201 	orr.w	r2, r2, #1
 800d9ae:	605a      	str	r2, [r3, #4]
 800d9b0:	e755      	b.n	800d85e <_realloc_r+0x1fe>
 800d9b2:	bf00      	nop

0800d9b4 <frexp>:
 800d9b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9b6:	4617      	mov	r7, r2
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	603a      	str	r2, [r7, #0]
 800d9bc:	4a14      	ldr	r2, [pc, #80]	; (800da10 <frexp+0x5c>)
 800d9be:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d9c2:	4296      	cmp	r6, r2
 800d9c4:	4604      	mov	r4, r0
 800d9c6:	460d      	mov	r5, r1
 800d9c8:	460b      	mov	r3, r1
 800d9ca:	dc1e      	bgt.n	800da0a <frexp+0x56>
 800d9cc:	4602      	mov	r2, r0
 800d9ce:	4332      	orrs	r2, r6
 800d9d0:	d01b      	beq.n	800da0a <frexp+0x56>
 800d9d2:	4a10      	ldr	r2, [pc, #64]	; (800da14 <frexp+0x60>)
 800d9d4:	400a      	ands	r2, r1
 800d9d6:	b952      	cbnz	r2, 800d9ee <frexp+0x3a>
 800d9d8:	2200      	movs	r2, #0
 800d9da:	4b0f      	ldr	r3, [pc, #60]	; (800da18 <frexp+0x64>)
 800d9dc:	f7f2 fd7c 	bl	80004d8 <__aeabi_dmul>
 800d9e0:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800d9e4:	4604      	mov	r4, r0
 800d9e6:	460b      	mov	r3, r1
 800d9e8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d9ec:	603a      	str	r2, [r7, #0]
 800d9ee:	683a      	ldr	r2, [r7, #0]
 800d9f0:	1536      	asrs	r6, r6, #20
 800d9f2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d9f6:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800d9fa:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d9fe:	4416      	add	r6, r2
 800da00:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800da04:	603e      	str	r6, [r7, #0]
 800da06:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800da0a:	4620      	mov	r0, r4
 800da0c:	4629      	mov	r1, r5
 800da0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da10:	7fefffff 	.word	0x7fefffff
 800da14:	7ff00000 	.word	0x7ff00000
 800da18:	43500000 	.word	0x43500000

0800da1c <__sread>:
 800da1c:	b510      	push	{r4, lr}
 800da1e:	460c      	mov	r4, r1
 800da20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da24:	f000 ffd6 	bl	800e9d4 <_read_r>
 800da28:	2800      	cmp	r0, #0
 800da2a:	bfab      	itete	ge
 800da2c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800da2e:	89a3      	ldrhlt	r3, [r4, #12]
 800da30:	181b      	addge	r3, r3, r0
 800da32:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800da36:	bfac      	ite	ge
 800da38:	6523      	strge	r3, [r4, #80]	; 0x50
 800da3a:	81a3      	strhlt	r3, [r4, #12]
 800da3c:	bd10      	pop	{r4, pc}

0800da3e <__swrite>:
 800da3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da42:	461f      	mov	r7, r3
 800da44:	898b      	ldrh	r3, [r1, #12]
 800da46:	4605      	mov	r5, r0
 800da48:	05db      	lsls	r3, r3, #23
 800da4a:	460c      	mov	r4, r1
 800da4c:	4616      	mov	r6, r2
 800da4e:	d505      	bpl.n	800da5c <__swrite+0x1e>
 800da50:	2302      	movs	r3, #2
 800da52:	2200      	movs	r2, #0
 800da54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da58:	f000 ff98 	bl	800e98c <_lseek_r>
 800da5c:	89a3      	ldrh	r3, [r4, #12]
 800da5e:	4632      	mov	r2, r6
 800da60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800da64:	81a3      	strh	r3, [r4, #12]
 800da66:	4628      	mov	r0, r5
 800da68:	463b      	mov	r3, r7
 800da6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da72:	f000 bde1 	b.w	800e638 <_write_r>

0800da76 <__sseek>:
 800da76:	b510      	push	{r4, lr}
 800da78:	460c      	mov	r4, r1
 800da7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da7e:	f000 ff85 	bl	800e98c <_lseek_r>
 800da82:	1c43      	adds	r3, r0, #1
 800da84:	89a3      	ldrh	r3, [r4, #12]
 800da86:	bf15      	itete	ne
 800da88:	6520      	strne	r0, [r4, #80]	; 0x50
 800da8a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800da8e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800da92:	81a3      	strheq	r3, [r4, #12]
 800da94:	bf18      	it	ne
 800da96:	81a3      	strhne	r3, [r4, #12]
 800da98:	bd10      	pop	{r4, pc}

0800da9a <__sclose>:
 800da9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da9e:	f000 be69 	b.w	800e774 <_close_r>

0800daa2 <strncpy>:
 800daa2:	4603      	mov	r3, r0
 800daa4:	b510      	push	{r4, lr}
 800daa6:	3901      	subs	r1, #1
 800daa8:	b132      	cbz	r2, 800dab8 <strncpy+0x16>
 800daaa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800daae:	3a01      	subs	r2, #1
 800dab0:	f803 4b01 	strb.w	r4, [r3], #1
 800dab4:	2c00      	cmp	r4, #0
 800dab6:	d1f7      	bne.n	800daa8 <strncpy+0x6>
 800dab8:	2100      	movs	r1, #0
 800daba:	441a      	add	r2, r3
 800dabc:	4293      	cmp	r3, r2
 800dabe:	d100      	bne.n	800dac2 <strncpy+0x20>
 800dac0:	bd10      	pop	{r4, pc}
 800dac2:	f803 1b01 	strb.w	r1, [r3], #1
 800dac6:	e7f9      	b.n	800dabc <strncpy+0x1a>

0800dac8 <__ssprint_r>:
 800dac8:	6893      	ldr	r3, [r2, #8]
 800daca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dace:	4680      	mov	r8, r0
 800dad0:	460c      	mov	r4, r1
 800dad2:	4617      	mov	r7, r2
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d061      	beq.n	800db9c <__ssprint_r+0xd4>
 800dad8:	2300      	movs	r3, #0
 800dada:	469b      	mov	fp, r3
 800dadc:	f8d2 a000 	ldr.w	sl, [r2]
 800dae0:	9301      	str	r3, [sp, #4]
 800dae2:	f1bb 0f00 	cmp.w	fp, #0
 800dae6:	d02b      	beq.n	800db40 <__ssprint_r+0x78>
 800dae8:	68a6      	ldr	r6, [r4, #8]
 800daea:	45b3      	cmp	fp, r6
 800daec:	d342      	bcc.n	800db74 <__ssprint_r+0xac>
 800daee:	89a2      	ldrh	r2, [r4, #12]
 800daf0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800daf4:	d03e      	beq.n	800db74 <__ssprint_r+0xac>
 800daf6:	6825      	ldr	r5, [r4, #0]
 800daf8:	6921      	ldr	r1, [r4, #16]
 800dafa:	eba5 0901 	sub.w	r9, r5, r1
 800dafe:	6965      	ldr	r5, [r4, #20]
 800db00:	f109 0001 	add.w	r0, r9, #1
 800db04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800db08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800db0c:	106d      	asrs	r5, r5, #1
 800db0e:	4458      	add	r0, fp
 800db10:	4285      	cmp	r5, r0
 800db12:	bf38      	it	cc
 800db14:	4605      	movcc	r5, r0
 800db16:	0553      	lsls	r3, r2, #21
 800db18:	d545      	bpl.n	800dba6 <__ssprint_r+0xde>
 800db1a:	4629      	mov	r1, r5
 800db1c:	4640      	mov	r0, r8
 800db1e:	f7fa ff4b 	bl	80089b8 <_malloc_r>
 800db22:	4606      	mov	r6, r0
 800db24:	b9a0      	cbnz	r0, 800db50 <__ssprint_r+0x88>
 800db26:	230c      	movs	r3, #12
 800db28:	f8c8 3000 	str.w	r3, [r8]
 800db2c:	89a3      	ldrh	r3, [r4, #12]
 800db2e:	f04f 30ff 	mov.w	r0, #4294967295
 800db32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db36:	81a3      	strh	r3, [r4, #12]
 800db38:	2300      	movs	r3, #0
 800db3a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800db3e:	e02f      	b.n	800dba0 <__ssprint_r+0xd8>
 800db40:	f8da 3000 	ldr.w	r3, [sl]
 800db44:	f8da b004 	ldr.w	fp, [sl, #4]
 800db48:	9301      	str	r3, [sp, #4]
 800db4a:	f10a 0a08 	add.w	sl, sl, #8
 800db4e:	e7c8      	b.n	800dae2 <__ssprint_r+0x1a>
 800db50:	464a      	mov	r2, r9
 800db52:	6921      	ldr	r1, [r4, #16]
 800db54:	f7ff fa28 	bl	800cfa8 <memcpy>
 800db58:	89a2      	ldrh	r2, [r4, #12]
 800db5a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800db5e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800db62:	81a2      	strh	r2, [r4, #12]
 800db64:	6126      	str	r6, [r4, #16]
 800db66:	444e      	add	r6, r9
 800db68:	6026      	str	r6, [r4, #0]
 800db6a:	465e      	mov	r6, fp
 800db6c:	6165      	str	r5, [r4, #20]
 800db6e:	eba5 0509 	sub.w	r5, r5, r9
 800db72:	60a5      	str	r5, [r4, #8]
 800db74:	455e      	cmp	r6, fp
 800db76:	bf28      	it	cs
 800db78:	465e      	movcs	r6, fp
 800db7a:	9901      	ldr	r1, [sp, #4]
 800db7c:	4632      	mov	r2, r6
 800db7e:	6820      	ldr	r0, [r4, #0]
 800db80:	f7ff fa20 	bl	800cfc4 <memmove>
 800db84:	68a2      	ldr	r2, [r4, #8]
 800db86:	1b92      	subs	r2, r2, r6
 800db88:	60a2      	str	r2, [r4, #8]
 800db8a:	6822      	ldr	r2, [r4, #0]
 800db8c:	4432      	add	r2, r6
 800db8e:	6022      	str	r2, [r4, #0]
 800db90:	68ba      	ldr	r2, [r7, #8]
 800db92:	eba2 030b 	sub.w	r3, r2, fp
 800db96:	60bb      	str	r3, [r7, #8]
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d1d1      	bne.n	800db40 <__ssprint_r+0x78>
 800db9c:	2000      	movs	r0, #0
 800db9e:	6078      	str	r0, [r7, #4]
 800dba0:	b003      	add	sp, #12
 800dba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dba6:	462a      	mov	r2, r5
 800dba8:	4640      	mov	r0, r8
 800dbaa:	f7ff fd59 	bl	800d660 <_realloc_r>
 800dbae:	4606      	mov	r6, r0
 800dbb0:	2800      	cmp	r0, #0
 800dbb2:	d1d7      	bne.n	800db64 <__ssprint_r+0x9c>
 800dbb4:	4640      	mov	r0, r8
 800dbb6:	6921      	ldr	r1, [r4, #16]
 800dbb8:	f7fe ff4a 	bl	800ca50 <_free_r>
 800dbbc:	e7b3      	b.n	800db26 <__ssprint_r+0x5e>

0800dbbe <__sprint_r>:
 800dbbe:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbc2:	6893      	ldr	r3, [r2, #8]
 800dbc4:	4680      	mov	r8, r0
 800dbc6:	460f      	mov	r7, r1
 800dbc8:	4614      	mov	r4, r2
 800dbca:	b91b      	cbnz	r3, 800dbd4 <__sprint_r+0x16>
 800dbcc:	4618      	mov	r0, r3
 800dbce:	6053      	str	r3, [r2, #4]
 800dbd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbd4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800dbd6:	049d      	lsls	r5, r3, #18
 800dbd8:	d520      	bpl.n	800dc1c <__sprint_r+0x5e>
 800dbda:	6815      	ldr	r5, [r2, #0]
 800dbdc:	3508      	adds	r5, #8
 800dbde:	f04f 0900 	mov.w	r9, #0
 800dbe2:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800dbe6:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800dbea:	45ca      	cmp	sl, r9
 800dbec:	dc0b      	bgt.n	800dc06 <__sprint_r+0x48>
 800dbee:	68a0      	ldr	r0, [r4, #8]
 800dbf0:	f026 0603 	bic.w	r6, r6, #3
 800dbf4:	1b80      	subs	r0, r0, r6
 800dbf6:	60a0      	str	r0, [r4, #8]
 800dbf8:	3508      	adds	r5, #8
 800dbfa:	2800      	cmp	r0, #0
 800dbfc:	d1ef      	bne.n	800dbde <__sprint_r+0x20>
 800dbfe:	2300      	movs	r3, #0
 800dc00:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800dc04:	e7e4      	b.n	800dbd0 <__sprint_r+0x12>
 800dc06:	463a      	mov	r2, r7
 800dc08:	4640      	mov	r0, r8
 800dc0a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800dc0e:	f000 fe6c 	bl	800e8ea <_fputwc_r>
 800dc12:	1c43      	adds	r3, r0, #1
 800dc14:	d0f3      	beq.n	800dbfe <__sprint_r+0x40>
 800dc16:	f109 0901 	add.w	r9, r9, #1
 800dc1a:	e7e6      	b.n	800dbea <__sprint_r+0x2c>
 800dc1c:	f7fe ffd8 	bl	800cbd0 <__sfvwrite_r>
 800dc20:	e7ed      	b.n	800dbfe <__sprint_r+0x40>
	...

0800dc24 <_vfiprintf_r>:
 800dc24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc28:	b0bb      	sub	sp, #236	; 0xec
 800dc2a:	460f      	mov	r7, r1
 800dc2c:	461d      	mov	r5, r3
 800dc2e:	461c      	mov	r4, r3
 800dc30:	4681      	mov	r9, r0
 800dc32:	9202      	str	r2, [sp, #8]
 800dc34:	b118      	cbz	r0, 800dc3e <_vfiprintf_r+0x1a>
 800dc36:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800dc38:	b90b      	cbnz	r3, 800dc3e <_vfiprintf_r+0x1a>
 800dc3a:	f7fe fe79 	bl	800c930 <__sinit>
 800dc3e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dc40:	07d8      	lsls	r0, r3, #31
 800dc42:	d405      	bmi.n	800dc50 <_vfiprintf_r+0x2c>
 800dc44:	89bb      	ldrh	r3, [r7, #12]
 800dc46:	0599      	lsls	r1, r3, #22
 800dc48:	d402      	bmi.n	800dc50 <_vfiprintf_r+0x2c>
 800dc4a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800dc4c:	f7ff f930 	bl	800ceb0 <__retarget_lock_acquire_recursive>
 800dc50:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800dc54:	049a      	lsls	r2, r3, #18
 800dc56:	d406      	bmi.n	800dc66 <_vfiprintf_r+0x42>
 800dc58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800dc5c:	81bb      	strh	r3, [r7, #12]
 800dc5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dc60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dc64:	667b      	str	r3, [r7, #100]	; 0x64
 800dc66:	89bb      	ldrh	r3, [r7, #12]
 800dc68:	071e      	lsls	r6, r3, #28
 800dc6a:	d501      	bpl.n	800dc70 <_vfiprintf_r+0x4c>
 800dc6c:	693b      	ldr	r3, [r7, #16]
 800dc6e:	b9ab      	cbnz	r3, 800dc9c <_vfiprintf_r+0x78>
 800dc70:	4639      	mov	r1, r7
 800dc72:	4648      	mov	r0, r9
 800dc74:	f7fd feac 	bl	800b9d0 <__swsetup_r>
 800dc78:	b180      	cbz	r0, 800dc9c <_vfiprintf_r+0x78>
 800dc7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dc7c:	07d8      	lsls	r0, r3, #31
 800dc7e:	d506      	bpl.n	800dc8e <_vfiprintf_r+0x6a>
 800dc80:	f04f 33ff 	mov.w	r3, #4294967295
 800dc84:	9303      	str	r3, [sp, #12]
 800dc86:	9803      	ldr	r0, [sp, #12]
 800dc88:	b03b      	add	sp, #236	; 0xec
 800dc8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc8e:	89bb      	ldrh	r3, [r7, #12]
 800dc90:	0599      	lsls	r1, r3, #22
 800dc92:	d4f5      	bmi.n	800dc80 <_vfiprintf_r+0x5c>
 800dc94:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800dc96:	f7ff f90c 	bl	800ceb2 <__retarget_lock_release_recursive>
 800dc9a:	e7f1      	b.n	800dc80 <_vfiprintf_r+0x5c>
 800dc9c:	89bb      	ldrh	r3, [r7, #12]
 800dc9e:	f003 021a 	and.w	r2, r3, #26
 800dca2:	2a0a      	cmp	r2, #10
 800dca4:	d113      	bne.n	800dcce <_vfiprintf_r+0xaa>
 800dca6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800dcaa:	2a00      	cmp	r2, #0
 800dcac:	db0f      	blt.n	800dcce <_vfiprintf_r+0xaa>
 800dcae:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800dcb0:	07d2      	lsls	r2, r2, #31
 800dcb2:	d404      	bmi.n	800dcbe <_vfiprintf_r+0x9a>
 800dcb4:	059e      	lsls	r6, r3, #22
 800dcb6:	d402      	bmi.n	800dcbe <_vfiprintf_r+0x9a>
 800dcb8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800dcba:	f7ff f8fa 	bl	800ceb2 <__retarget_lock_release_recursive>
 800dcbe:	462b      	mov	r3, r5
 800dcc0:	4639      	mov	r1, r7
 800dcc2:	4648      	mov	r0, r9
 800dcc4:	9a02      	ldr	r2, [sp, #8]
 800dcc6:	f000 fc2d 	bl	800e524 <__sbprintf>
 800dcca:	9003      	str	r0, [sp, #12]
 800dccc:	e7db      	b.n	800dc86 <_vfiprintf_r+0x62>
 800dcce:	2300      	movs	r3, #0
 800dcd0:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800dcd4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800dcd8:	ae11      	add	r6, sp, #68	; 0x44
 800dcda:	960e      	str	r6, [sp, #56]	; 0x38
 800dcdc:	9308      	str	r3, [sp, #32]
 800dcde:	930a      	str	r3, [sp, #40]	; 0x28
 800dce0:	9303      	str	r3, [sp, #12]
 800dce2:	9b02      	ldr	r3, [sp, #8]
 800dce4:	461d      	mov	r5, r3
 800dce6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcea:	b10a      	cbz	r2, 800dcf0 <_vfiprintf_r+0xcc>
 800dcec:	2a25      	cmp	r2, #37	; 0x25
 800dcee:	d1f9      	bne.n	800dce4 <_vfiprintf_r+0xc0>
 800dcf0:	9b02      	ldr	r3, [sp, #8]
 800dcf2:	ebb5 0803 	subs.w	r8, r5, r3
 800dcf6:	d00d      	beq.n	800dd14 <_vfiprintf_r+0xf0>
 800dcf8:	e9c6 3800 	strd	r3, r8, [r6]
 800dcfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dcfe:	4443      	add	r3, r8
 800dd00:	9310      	str	r3, [sp, #64]	; 0x40
 800dd02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dd04:	3301      	adds	r3, #1
 800dd06:	2b07      	cmp	r3, #7
 800dd08:	930f      	str	r3, [sp, #60]	; 0x3c
 800dd0a:	dc75      	bgt.n	800ddf8 <_vfiprintf_r+0x1d4>
 800dd0c:	3608      	adds	r6, #8
 800dd0e:	9b03      	ldr	r3, [sp, #12]
 800dd10:	4443      	add	r3, r8
 800dd12:	9303      	str	r3, [sp, #12]
 800dd14:	782b      	ldrb	r3, [r5, #0]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	f000 83c6 	beq.w	800e4a8 <_vfiprintf_r+0x884>
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	f04f 31ff 	mov.w	r1, #4294967295
 800dd22:	469a      	mov	sl, r3
 800dd24:	1c6a      	adds	r2, r5, #1
 800dd26:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800dd2a:	9101      	str	r1, [sp, #4]
 800dd2c:	9304      	str	r3, [sp, #16]
 800dd2e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800dd32:	9202      	str	r2, [sp, #8]
 800dd34:	f1a3 0220 	sub.w	r2, r3, #32
 800dd38:	2a5a      	cmp	r2, #90	; 0x5a
 800dd3a:	f200 830e 	bhi.w	800e35a <_vfiprintf_r+0x736>
 800dd3e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800dd42:	0098      	.short	0x0098
 800dd44:	030c030c 	.word	0x030c030c
 800dd48:	030c00a0 	.word	0x030c00a0
 800dd4c:	030c030c 	.word	0x030c030c
 800dd50:	030c0080 	.word	0x030c0080
 800dd54:	00a3030c 	.word	0x00a3030c
 800dd58:	030c00ad 	.word	0x030c00ad
 800dd5c:	00af00aa 	.word	0x00af00aa
 800dd60:	00ca030c 	.word	0x00ca030c
 800dd64:	00cd00cd 	.word	0x00cd00cd
 800dd68:	00cd00cd 	.word	0x00cd00cd
 800dd6c:	00cd00cd 	.word	0x00cd00cd
 800dd70:	00cd00cd 	.word	0x00cd00cd
 800dd74:	030c00cd 	.word	0x030c00cd
 800dd78:	030c030c 	.word	0x030c030c
 800dd7c:	030c030c 	.word	0x030c030c
 800dd80:	030c030c 	.word	0x030c030c
 800dd84:	030c030c 	.word	0x030c030c
 800dd88:	010500f7 	.word	0x010500f7
 800dd8c:	030c030c 	.word	0x030c030c
 800dd90:	030c030c 	.word	0x030c030c
 800dd94:	030c030c 	.word	0x030c030c
 800dd98:	030c030c 	.word	0x030c030c
 800dd9c:	030c030c 	.word	0x030c030c
 800dda0:	030c014b 	.word	0x030c014b
 800dda4:	030c030c 	.word	0x030c030c
 800dda8:	030c0191 	.word	0x030c0191
 800ddac:	030c026f 	.word	0x030c026f
 800ddb0:	028d030c 	.word	0x028d030c
 800ddb4:	030c030c 	.word	0x030c030c
 800ddb8:	030c030c 	.word	0x030c030c
 800ddbc:	030c030c 	.word	0x030c030c
 800ddc0:	030c030c 	.word	0x030c030c
 800ddc4:	030c030c 	.word	0x030c030c
 800ddc8:	010700f7 	.word	0x010700f7
 800ddcc:	030c030c 	.word	0x030c030c
 800ddd0:	00dd030c 	.word	0x00dd030c
 800ddd4:	00f10107 	.word	0x00f10107
 800ddd8:	00ea030c 	.word	0x00ea030c
 800dddc:	012e030c 	.word	0x012e030c
 800dde0:	0180014d 	.word	0x0180014d
 800dde4:	030c00f1 	.word	0x030c00f1
 800dde8:	00960191 	.word	0x00960191
 800ddec:	030c0271 	.word	0x030c0271
 800ddf0:	0065030c 	.word	0x0065030c
 800ddf4:	0096030c 	.word	0x0096030c
 800ddf8:	4639      	mov	r1, r7
 800ddfa:	4648      	mov	r0, r9
 800ddfc:	aa0e      	add	r2, sp, #56	; 0x38
 800ddfe:	f7ff fede 	bl	800dbbe <__sprint_r>
 800de02:	2800      	cmp	r0, #0
 800de04:	f040 832f 	bne.w	800e466 <_vfiprintf_r+0x842>
 800de08:	ae11      	add	r6, sp, #68	; 0x44
 800de0a:	e780      	b.n	800dd0e <_vfiprintf_r+0xea>
 800de0c:	4a94      	ldr	r2, [pc, #592]	; (800e060 <_vfiprintf_r+0x43c>)
 800de0e:	f01a 0f20 	tst.w	sl, #32
 800de12:	9206      	str	r2, [sp, #24]
 800de14:	f000 8224 	beq.w	800e260 <_vfiprintf_r+0x63c>
 800de18:	3407      	adds	r4, #7
 800de1a:	f024 0b07 	bic.w	fp, r4, #7
 800de1e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800de22:	f01a 0f01 	tst.w	sl, #1
 800de26:	d009      	beq.n	800de3c <_vfiprintf_r+0x218>
 800de28:	ea54 0205 	orrs.w	r2, r4, r5
 800de2c:	bf1f      	itttt	ne
 800de2e:	2230      	movne	r2, #48	; 0x30
 800de30:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800de34:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800de38:	f04a 0a02 	orrne.w	sl, sl, #2
 800de3c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800de40:	e10b      	b.n	800e05a <_vfiprintf_r+0x436>
 800de42:	4648      	mov	r0, r9
 800de44:	f7ff f82e 	bl	800cea4 <_localeconv_r>
 800de48:	6843      	ldr	r3, [r0, #4]
 800de4a:	4618      	mov	r0, r3
 800de4c:	930a      	str	r3, [sp, #40]	; 0x28
 800de4e:	f7f2 f97f 	bl	8000150 <strlen>
 800de52:	9008      	str	r0, [sp, #32]
 800de54:	4648      	mov	r0, r9
 800de56:	f7ff f825 	bl	800cea4 <_localeconv_r>
 800de5a:	6883      	ldr	r3, [r0, #8]
 800de5c:	9307      	str	r3, [sp, #28]
 800de5e:	9b08      	ldr	r3, [sp, #32]
 800de60:	b12b      	cbz	r3, 800de6e <_vfiprintf_r+0x24a>
 800de62:	9b07      	ldr	r3, [sp, #28]
 800de64:	b11b      	cbz	r3, 800de6e <_vfiprintf_r+0x24a>
 800de66:	781b      	ldrb	r3, [r3, #0]
 800de68:	b10b      	cbz	r3, 800de6e <_vfiprintf_r+0x24a>
 800de6a:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800de6e:	9a02      	ldr	r2, [sp, #8]
 800de70:	e75d      	b.n	800dd2e <_vfiprintf_r+0x10a>
 800de72:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800de76:	2b00      	cmp	r3, #0
 800de78:	d1f9      	bne.n	800de6e <_vfiprintf_r+0x24a>
 800de7a:	2320      	movs	r3, #32
 800de7c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800de80:	e7f5      	b.n	800de6e <_vfiprintf_r+0x24a>
 800de82:	f04a 0a01 	orr.w	sl, sl, #1
 800de86:	e7f2      	b.n	800de6e <_vfiprintf_r+0x24a>
 800de88:	f854 3b04 	ldr.w	r3, [r4], #4
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	9304      	str	r3, [sp, #16]
 800de90:	daed      	bge.n	800de6e <_vfiprintf_r+0x24a>
 800de92:	425b      	negs	r3, r3
 800de94:	9304      	str	r3, [sp, #16]
 800de96:	f04a 0a04 	orr.w	sl, sl, #4
 800de9a:	e7e8      	b.n	800de6e <_vfiprintf_r+0x24a>
 800de9c:	232b      	movs	r3, #43	; 0x2b
 800de9e:	e7ed      	b.n	800de7c <_vfiprintf_r+0x258>
 800dea0:	9a02      	ldr	r2, [sp, #8]
 800dea2:	f812 3b01 	ldrb.w	r3, [r2], #1
 800dea6:	2b2a      	cmp	r3, #42	; 0x2a
 800dea8:	d112      	bne.n	800ded0 <_vfiprintf_r+0x2ac>
 800deaa:	f854 0b04 	ldr.w	r0, [r4], #4
 800deae:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800deb2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800deb6:	e7da      	b.n	800de6e <_vfiprintf_r+0x24a>
 800deb8:	200a      	movs	r0, #10
 800deba:	9b01      	ldr	r3, [sp, #4]
 800debc:	fb00 1303 	mla	r3, r0, r3, r1
 800dec0:	9301      	str	r3, [sp, #4]
 800dec2:	f812 3b01 	ldrb.w	r3, [r2], #1
 800dec6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800deca:	2909      	cmp	r1, #9
 800decc:	d9f4      	bls.n	800deb8 <_vfiprintf_r+0x294>
 800dece:	e730      	b.n	800dd32 <_vfiprintf_r+0x10e>
 800ded0:	2100      	movs	r1, #0
 800ded2:	9101      	str	r1, [sp, #4]
 800ded4:	e7f7      	b.n	800dec6 <_vfiprintf_r+0x2a2>
 800ded6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800deda:	e7c8      	b.n	800de6e <_vfiprintf_r+0x24a>
 800dedc:	2100      	movs	r1, #0
 800dede:	9a02      	ldr	r2, [sp, #8]
 800dee0:	9104      	str	r1, [sp, #16]
 800dee2:	200a      	movs	r0, #10
 800dee4:	9904      	ldr	r1, [sp, #16]
 800dee6:	3b30      	subs	r3, #48	; 0x30
 800dee8:	fb00 3301 	mla	r3, r0, r1, r3
 800deec:	9304      	str	r3, [sp, #16]
 800deee:	f812 3b01 	ldrb.w	r3, [r2], #1
 800def2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800def6:	2909      	cmp	r1, #9
 800def8:	d9f3      	bls.n	800dee2 <_vfiprintf_r+0x2be>
 800defa:	e71a      	b.n	800dd32 <_vfiprintf_r+0x10e>
 800defc:	9b02      	ldr	r3, [sp, #8]
 800defe:	781b      	ldrb	r3, [r3, #0]
 800df00:	2b68      	cmp	r3, #104	; 0x68
 800df02:	bf01      	itttt	eq
 800df04:	9b02      	ldreq	r3, [sp, #8]
 800df06:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800df0a:	3301      	addeq	r3, #1
 800df0c:	9302      	streq	r3, [sp, #8]
 800df0e:	bf18      	it	ne
 800df10:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800df14:	e7ab      	b.n	800de6e <_vfiprintf_r+0x24a>
 800df16:	9b02      	ldr	r3, [sp, #8]
 800df18:	781b      	ldrb	r3, [r3, #0]
 800df1a:	2b6c      	cmp	r3, #108	; 0x6c
 800df1c:	d105      	bne.n	800df2a <_vfiprintf_r+0x306>
 800df1e:	9b02      	ldr	r3, [sp, #8]
 800df20:	3301      	adds	r3, #1
 800df22:	9302      	str	r3, [sp, #8]
 800df24:	f04a 0a20 	orr.w	sl, sl, #32
 800df28:	e7a1      	b.n	800de6e <_vfiprintf_r+0x24a>
 800df2a:	f04a 0a10 	orr.w	sl, sl, #16
 800df2e:	e79e      	b.n	800de6e <_vfiprintf_r+0x24a>
 800df30:	46a3      	mov	fp, r4
 800df32:	2100      	movs	r1, #0
 800df34:	f85b 3b04 	ldr.w	r3, [fp], #4
 800df38:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800df3c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800df40:	2301      	movs	r3, #1
 800df42:	460d      	mov	r5, r1
 800df44:	9301      	str	r3, [sp, #4]
 800df46:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800df4a:	e0a0      	b.n	800e08e <_vfiprintf_r+0x46a>
 800df4c:	f04a 0a10 	orr.w	sl, sl, #16
 800df50:	f01a 0f20 	tst.w	sl, #32
 800df54:	d010      	beq.n	800df78 <_vfiprintf_r+0x354>
 800df56:	3407      	adds	r4, #7
 800df58:	f024 0b07 	bic.w	fp, r4, #7
 800df5c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800df60:	2c00      	cmp	r4, #0
 800df62:	f175 0300 	sbcs.w	r3, r5, #0
 800df66:	da05      	bge.n	800df74 <_vfiprintf_r+0x350>
 800df68:	232d      	movs	r3, #45	; 0x2d
 800df6a:	4264      	negs	r4, r4
 800df6c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800df70:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800df74:	2301      	movs	r3, #1
 800df76:	e03f      	b.n	800dff8 <_vfiprintf_r+0x3d4>
 800df78:	f01a 0f10 	tst.w	sl, #16
 800df7c:	f104 0b04 	add.w	fp, r4, #4
 800df80:	d002      	beq.n	800df88 <_vfiprintf_r+0x364>
 800df82:	6824      	ldr	r4, [r4, #0]
 800df84:	17e5      	asrs	r5, r4, #31
 800df86:	e7eb      	b.n	800df60 <_vfiprintf_r+0x33c>
 800df88:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800df8c:	6824      	ldr	r4, [r4, #0]
 800df8e:	d001      	beq.n	800df94 <_vfiprintf_r+0x370>
 800df90:	b224      	sxth	r4, r4
 800df92:	e7f7      	b.n	800df84 <_vfiprintf_r+0x360>
 800df94:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800df98:	bf18      	it	ne
 800df9a:	b264      	sxtbne	r4, r4
 800df9c:	e7f2      	b.n	800df84 <_vfiprintf_r+0x360>
 800df9e:	f01a 0f20 	tst.w	sl, #32
 800dfa2:	f854 3b04 	ldr.w	r3, [r4], #4
 800dfa6:	d005      	beq.n	800dfb4 <_vfiprintf_r+0x390>
 800dfa8:	9a03      	ldr	r2, [sp, #12]
 800dfaa:	4610      	mov	r0, r2
 800dfac:	17d1      	asrs	r1, r2, #31
 800dfae:	e9c3 0100 	strd	r0, r1, [r3]
 800dfb2:	e696      	b.n	800dce2 <_vfiprintf_r+0xbe>
 800dfb4:	f01a 0f10 	tst.w	sl, #16
 800dfb8:	d002      	beq.n	800dfc0 <_vfiprintf_r+0x39c>
 800dfba:	9a03      	ldr	r2, [sp, #12]
 800dfbc:	601a      	str	r2, [r3, #0]
 800dfbe:	e690      	b.n	800dce2 <_vfiprintf_r+0xbe>
 800dfc0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800dfc4:	d002      	beq.n	800dfcc <_vfiprintf_r+0x3a8>
 800dfc6:	9a03      	ldr	r2, [sp, #12]
 800dfc8:	801a      	strh	r2, [r3, #0]
 800dfca:	e68a      	b.n	800dce2 <_vfiprintf_r+0xbe>
 800dfcc:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800dfd0:	d0f3      	beq.n	800dfba <_vfiprintf_r+0x396>
 800dfd2:	9a03      	ldr	r2, [sp, #12]
 800dfd4:	701a      	strb	r2, [r3, #0]
 800dfd6:	e684      	b.n	800dce2 <_vfiprintf_r+0xbe>
 800dfd8:	f04a 0a10 	orr.w	sl, sl, #16
 800dfdc:	f01a 0f20 	tst.w	sl, #32
 800dfe0:	d01d      	beq.n	800e01e <_vfiprintf_r+0x3fa>
 800dfe2:	3407      	adds	r4, #7
 800dfe4:	f024 0b07 	bic.w	fp, r4, #7
 800dfe8:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800dfec:	2300      	movs	r3, #0
 800dfee:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800dff2:	2200      	movs	r2, #0
 800dff4:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800dff8:	9a01      	ldr	r2, [sp, #4]
 800dffa:	3201      	adds	r2, #1
 800dffc:	f000 8261 	beq.w	800e4c2 <_vfiprintf_r+0x89e>
 800e000:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800e004:	9205      	str	r2, [sp, #20]
 800e006:	ea54 0205 	orrs.w	r2, r4, r5
 800e00a:	f040 8260 	bne.w	800e4ce <_vfiprintf_r+0x8aa>
 800e00e:	9a01      	ldr	r2, [sp, #4]
 800e010:	2a00      	cmp	r2, #0
 800e012:	f000 8197 	beq.w	800e344 <_vfiprintf_r+0x720>
 800e016:	2b01      	cmp	r3, #1
 800e018:	f040 825c 	bne.w	800e4d4 <_vfiprintf_r+0x8b0>
 800e01c:	e136      	b.n	800e28c <_vfiprintf_r+0x668>
 800e01e:	f01a 0f10 	tst.w	sl, #16
 800e022:	f104 0b04 	add.w	fp, r4, #4
 800e026:	d001      	beq.n	800e02c <_vfiprintf_r+0x408>
 800e028:	6824      	ldr	r4, [r4, #0]
 800e02a:	e003      	b.n	800e034 <_vfiprintf_r+0x410>
 800e02c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e030:	d002      	beq.n	800e038 <_vfiprintf_r+0x414>
 800e032:	8824      	ldrh	r4, [r4, #0]
 800e034:	2500      	movs	r5, #0
 800e036:	e7d9      	b.n	800dfec <_vfiprintf_r+0x3c8>
 800e038:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e03c:	d0f4      	beq.n	800e028 <_vfiprintf_r+0x404>
 800e03e:	7824      	ldrb	r4, [r4, #0]
 800e040:	e7f8      	b.n	800e034 <_vfiprintf_r+0x410>
 800e042:	f647 0330 	movw	r3, #30768	; 0x7830
 800e046:	46a3      	mov	fp, r4
 800e048:	2500      	movs	r5, #0
 800e04a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800e04e:	4b04      	ldr	r3, [pc, #16]	; (800e060 <_vfiprintf_r+0x43c>)
 800e050:	f85b 4b04 	ldr.w	r4, [fp], #4
 800e054:	f04a 0a02 	orr.w	sl, sl, #2
 800e058:	9306      	str	r3, [sp, #24]
 800e05a:	2302      	movs	r3, #2
 800e05c:	e7c9      	b.n	800dff2 <_vfiprintf_r+0x3ce>
 800e05e:	bf00      	nop
 800e060:	08010600 	.word	0x08010600
 800e064:	46a3      	mov	fp, r4
 800e066:	2500      	movs	r5, #0
 800e068:	9b01      	ldr	r3, [sp, #4]
 800e06a:	f85b 8b04 	ldr.w	r8, [fp], #4
 800e06e:	1c5c      	adds	r4, r3, #1
 800e070:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800e074:	f000 80cf 	beq.w	800e216 <_vfiprintf_r+0x5f2>
 800e078:	461a      	mov	r2, r3
 800e07a:	4629      	mov	r1, r5
 800e07c:	4640      	mov	r0, r8
 800e07e:	f7fe ff85 	bl	800cf8c <memchr>
 800e082:	2800      	cmp	r0, #0
 800e084:	f000 8173 	beq.w	800e36e <_vfiprintf_r+0x74a>
 800e088:	eba0 0308 	sub.w	r3, r0, r8
 800e08c:	9301      	str	r3, [sp, #4]
 800e08e:	9b01      	ldr	r3, [sp, #4]
 800e090:	42ab      	cmp	r3, r5
 800e092:	bfb8      	it	lt
 800e094:	462b      	movlt	r3, r5
 800e096:	9305      	str	r3, [sp, #20]
 800e098:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e09c:	b113      	cbz	r3, 800e0a4 <_vfiprintf_r+0x480>
 800e09e:	9b05      	ldr	r3, [sp, #20]
 800e0a0:	3301      	adds	r3, #1
 800e0a2:	9305      	str	r3, [sp, #20]
 800e0a4:	f01a 0302 	ands.w	r3, sl, #2
 800e0a8:	9309      	str	r3, [sp, #36]	; 0x24
 800e0aa:	bf1e      	ittt	ne
 800e0ac:	9b05      	ldrne	r3, [sp, #20]
 800e0ae:	3302      	addne	r3, #2
 800e0b0:	9305      	strne	r3, [sp, #20]
 800e0b2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800e0b6:	930b      	str	r3, [sp, #44]	; 0x2c
 800e0b8:	d11f      	bne.n	800e0fa <_vfiprintf_r+0x4d6>
 800e0ba:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e0be:	1a9c      	subs	r4, r3, r2
 800e0c0:	2c00      	cmp	r4, #0
 800e0c2:	dd1a      	ble.n	800e0fa <_vfiprintf_r+0x4d6>
 800e0c4:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800e0c8:	48b4      	ldr	r0, [pc, #720]	; (800e39c <_vfiprintf_r+0x778>)
 800e0ca:	2c10      	cmp	r4, #16
 800e0cc:	f103 0301 	add.w	r3, r3, #1
 800e0d0:	f106 0108 	add.w	r1, r6, #8
 800e0d4:	6030      	str	r0, [r6, #0]
 800e0d6:	f300 814c 	bgt.w	800e372 <_vfiprintf_r+0x74e>
 800e0da:	6074      	str	r4, [r6, #4]
 800e0dc:	2b07      	cmp	r3, #7
 800e0de:	4414      	add	r4, r2
 800e0e0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e0e4:	f340 8157 	ble.w	800e396 <_vfiprintf_r+0x772>
 800e0e8:	4639      	mov	r1, r7
 800e0ea:	4648      	mov	r0, r9
 800e0ec:	aa0e      	add	r2, sp, #56	; 0x38
 800e0ee:	f7ff fd66 	bl	800dbbe <__sprint_r>
 800e0f2:	2800      	cmp	r0, #0
 800e0f4:	f040 81b7 	bne.w	800e466 <_vfiprintf_r+0x842>
 800e0f8:	ae11      	add	r6, sp, #68	; 0x44
 800e0fa:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e0fe:	b173      	cbz	r3, 800e11e <_vfiprintf_r+0x4fa>
 800e100:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800e104:	6032      	str	r2, [r6, #0]
 800e106:	2201      	movs	r2, #1
 800e108:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e10a:	6072      	str	r2, [r6, #4]
 800e10c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e10e:	3301      	adds	r3, #1
 800e110:	3201      	adds	r2, #1
 800e112:	2b07      	cmp	r3, #7
 800e114:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e118:	f300 8146 	bgt.w	800e3a8 <_vfiprintf_r+0x784>
 800e11c:	3608      	adds	r6, #8
 800e11e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e120:	b16b      	cbz	r3, 800e13e <_vfiprintf_r+0x51a>
 800e122:	aa0d      	add	r2, sp, #52	; 0x34
 800e124:	6032      	str	r2, [r6, #0]
 800e126:	2202      	movs	r2, #2
 800e128:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e12a:	6072      	str	r2, [r6, #4]
 800e12c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e12e:	3301      	adds	r3, #1
 800e130:	3202      	adds	r2, #2
 800e132:	2b07      	cmp	r3, #7
 800e134:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e138:	f300 813f 	bgt.w	800e3ba <_vfiprintf_r+0x796>
 800e13c:	3608      	adds	r6, #8
 800e13e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e140:	2b80      	cmp	r3, #128	; 0x80
 800e142:	d11f      	bne.n	800e184 <_vfiprintf_r+0x560>
 800e144:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e148:	1a9c      	subs	r4, r3, r2
 800e14a:	2c00      	cmp	r4, #0
 800e14c:	dd1a      	ble.n	800e184 <_vfiprintf_r+0x560>
 800e14e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800e152:	4893      	ldr	r0, [pc, #588]	; (800e3a0 <_vfiprintf_r+0x77c>)
 800e154:	2c10      	cmp	r4, #16
 800e156:	f103 0301 	add.w	r3, r3, #1
 800e15a:	f106 0108 	add.w	r1, r6, #8
 800e15e:	6030      	str	r0, [r6, #0]
 800e160:	f300 8134 	bgt.w	800e3cc <_vfiprintf_r+0x7a8>
 800e164:	6074      	str	r4, [r6, #4]
 800e166:	2b07      	cmp	r3, #7
 800e168:	4414      	add	r4, r2
 800e16a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e16e:	f340 813f 	ble.w	800e3f0 <_vfiprintf_r+0x7cc>
 800e172:	4639      	mov	r1, r7
 800e174:	4648      	mov	r0, r9
 800e176:	aa0e      	add	r2, sp, #56	; 0x38
 800e178:	f7ff fd21 	bl	800dbbe <__sprint_r>
 800e17c:	2800      	cmp	r0, #0
 800e17e:	f040 8172 	bne.w	800e466 <_vfiprintf_r+0x842>
 800e182:	ae11      	add	r6, sp, #68	; 0x44
 800e184:	9b01      	ldr	r3, [sp, #4]
 800e186:	1aec      	subs	r4, r5, r3
 800e188:	2c00      	cmp	r4, #0
 800e18a:	dd1a      	ble.n	800e1c2 <_vfiprintf_r+0x59e>
 800e18c:	4d84      	ldr	r5, [pc, #528]	; (800e3a0 <_vfiprintf_r+0x77c>)
 800e18e:	2c10      	cmp	r4, #16
 800e190:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800e194:	f106 0208 	add.w	r2, r6, #8
 800e198:	f103 0301 	add.w	r3, r3, #1
 800e19c:	6035      	str	r5, [r6, #0]
 800e19e:	f300 8129 	bgt.w	800e3f4 <_vfiprintf_r+0x7d0>
 800e1a2:	6074      	str	r4, [r6, #4]
 800e1a4:	2b07      	cmp	r3, #7
 800e1a6:	440c      	add	r4, r1
 800e1a8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e1ac:	f340 8133 	ble.w	800e416 <_vfiprintf_r+0x7f2>
 800e1b0:	4639      	mov	r1, r7
 800e1b2:	4648      	mov	r0, r9
 800e1b4:	aa0e      	add	r2, sp, #56	; 0x38
 800e1b6:	f7ff fd02 	bl	800dbbe <__sprint_r>
 800e1ba:	2800      	cmp	r0, #0
 800e1bc:	f040 8153 	bne.w	800e466 <_vfiprintf_r+0x842>
 800e1c0:	ae11      	add	r6, sp, #68	; 0x44
 800e1c2:	9b01      	ldr	r3, [sp, #4]
 800e1c4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e1c6:	6073      	str	r3, [r6, #4]
 800e1c8:	4418      	add	r0, r3
 800e1ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e1cc:	f8c6 8000 	str.w	r8, [r6]
 800e1d0:	3301      	adds	r3, #1
 800e1d2:	2b07      	cmp	r3, #7
 800e1d4:	9010      	str	r0, [sp, #64]	; 0x40
 800e1d6:	930f      	str	r3, [sp, #60]	; 0x3c
 800e1d8:	f300 811f 	bgt.w	800e41a <_vfiprintf_r+0x7f6>
 800e1dc:	f106 0308 	add.w	r3, r6, #8
 800e1e0:	f01a 0f04 	tst.w	sl, #4
 800e1e4:	f040 8121 	bne.w	800e42a <_vfiprintf_r+0x806>
 800e1e8:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800e1ec:	9905      	ldr	r1, [sp, #20]
 800e1ee:	428a      	cmp	r2, r1
 800e1f0:	bfac      	ite	ge
 800e1f2:	189b      	addge	r3, r3, r2
 800e1f4:	185b      	addlt	r3, r3, r1
 800e1f6:	9303      	str	r3, [sp, #12]
 800e1f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e1fa:	b13b      	cbz	r3, 800e20c <_vfiprintf_r+0x5e8>
 800e1fc:	4639      	mov	r1, r7
 800e1fe:	4648      	mov	r0, r9
 800e200:	aa0e      	add	r2, sp, #56	; 0x38
 800e202:	f7ff fcdc 	bl	800dbbe <__sprint_r>
 800e206:	2800      	cmp	r0, #0
 800e208:	f040 812d 	bne.w	800e466 <_vfiprintf_r+0x842>
 800e20c:	2300      	movs	r3, #0
 800e20e:	465c      	mov	r4, fp
 800e210:	930f      	str	r3, [sp, #60]	; 0x3c
 800e212:	ae11      	add	r6, sp, #68	; 0x44
 800e214:	e565      	b.n	800dce2 <_vfiprintf_r+0xbe>
 800e216:	4640      	mov	r0, r8
 800e218:	f7f1 ff9a 	bl	8000150 <strlen>
 800e21c:	9001      	str	r0, [sp, #4]
 800e21e:	e736      	b.n	800e08e <_vfiprintf_r+0x46a>
 800e220:	f04a 0a10 	orr.w	sl, sl, #16
 800e224:	f01a 0f20 	tst.w	sl, #32
 800e228:	d006      	beq.n	800e238 <_vfiprintf_r+0x614>
 800e22a:	3407      	adds	r4, #7
 800e22c:	f024 0b07 	bic.w	fp, r4, #7
 800e230:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e234:	2301      	movs	r3, #1
 800e236:	e6dc      	b.n	800dff2 <_vfiprintf_r+0x3ce>
 800e238:	f01a 0f10 	tst.w	sl, #16
 800e23c:	f104 0b04 	add.w	fp, r4, #4
 800e240:	d001      	beq.n	800e246 <_vfiprintf_r+0x622>
 800e242:	6824      	ldr	r4, [r4, #0]
 800e244:	e003      	b.n	800e24e <_vfiprintf_r+0x62a>
 800e246:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e24a:	d002      	beq.n	800e252 <_vfiprintf_r+0x62e>
 800e24c:	8824      	ldrh	r4, [r4, #0]
 800e24e:	2500      	movs	r5, #0
 800e250:	e7f0      	b.n	800e234 <_vfiprintf_r+0x610>
 800e252:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e256:	d0f4      	beq.n	800e242 <_vfiprintf_r+0x61e>
 800e258:	7824      	ldrb	r4, [r4, #0]
 800e25a:	e7f8      	b.n	800e24e <_vfiprintf_r+0x62a>
 800e25c:	4a51      	ldr	r2, [pc, #324]	; (800e3a4 <_vfiprintf_r+0x780>)
 800e25e:	e5d6      	b.n	800de0e <_vfiprintf_r+0x1ea>
 800e260:	f01a 0f10 	tst.w	sl, #16
 800e264:	f104 0b04 	add.w	fp, r4, #4
 800e268:	d001      	beq.n	800e26e <_vfiprintf_r+0x64a>
 800e26a:	6824      	ldr	r4, [r4, #0]
 800e26c:	e003      	b.n	800e276 <_vfiprintf_r+0x652>
 800e26e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e272:	d002      	beq.n	800e27a <_vfiprintf_r+0x656>
 800e274:	8824      	ldrh	r4, [r4, #0]
 800e276:	2500      	movs	r5, #0
 800e278:	e5d3      	b.n	800de22 <_vfiprintf_r+0x1fe>
 800e27a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e27e:	d0f4      	beq.n	800e26a <_vfiprintf_r+0x646>
 800e280:	7824      	ldrb	r4, [r4, #0]
 800e282:	e7f8      	b.n	800e276 <_vfiprintf_r+0x652>
 800e284:	2d00      	cmp	r5, #0
 800e286:	bf08      	it	eq
 800e288:	2c0a      	cmpeq	r4, #10
 800e28a:	d205      	bcs.n	800e298 <_vfiprintf_r+0x674>
 800e28c:	3430      	adds	r4, #48	; 0x30
 800e28e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800e292:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800e296:	e13b      	b.n	800e510 <_vfiprintf_r+0x8ec>
 800e298:	f04f 0a00 	mov.w	sl, #0
 800e29c:	ab3a      	add	r3, sp, #232	; 0xe8
 800e29e:	9309      	str	r3, [sp, #36]	; 0x24
 800e2a0:	9b05      	ldr	r3, [sp, #20]
 800e2a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e2a6:	930b      	str	r3, [sp, #44]	; 0x2c
 800e2a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2aa:	220a      	movs	r2, #10
 800e2ac:	4620      	mov	r0, r4
 800e2ae:	4629      	mov	r1, r5
 800e2b0:	f103 38ff 	add.w	r8, r3, #4294967295
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	f7f2 fe0b 	bl	8000ed0 <__aeabi_uldivmod>
 800e2ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2bc:	3230      	adds	r2, #48	; 0x30
 800e2be:	f803 2c01 	strb.w	r2, [r3, #-1]
 800e2c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e2c4:	f10a 0a01 	add.w	sl, sl, #1
 800e2c8:	b1d3      	cbz	r3, 800e300 <_vfiprintf_r+0x6dc>
 800e2ca:	9b07      	ldr	r3, [sp, #28]
 800e2cc:	781b      	ldrb	r3, [r3, #0]
 800e2ce:	4553      	cmp	r3, sl
 800e2d0:	d116      	bne.n	800e300 <_vfiprintf_r+0x6dc>
 800e2d2:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800e2d6:	d013      	beq.n	800e300 <_vfiprintf_r+0x6dc>
 800e2d8:	2d00      	cmp	r5, #0
 800e2da:	bf08      	it	eq
 800e2dc:	2c0a      	cmpeq	r4, #10
 800e2de:	d30f      	bcc.n	800e300 <_vfiprintf_r+0x6dc>
 800e2e0:	9b08      	ldr	r3, [sp, #32]
 800e2e2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e2e4:	eba8 0803 	sub.w	r8, r8, r3
 800e2e8:	461a      	mov	r2, r3
 800e2ea:	4640      	mov	r0, r8
 800e2ec:	f7ff fbd9 	bl	800daa2 <strncpy>
 800e2f0:	9b07      	ldr	r3, [sp, #28]
 800e2f2:	785b      	ldrb	r3, [r3, #1]
 800e2f4:	b1a3      	cbz	r3, 800e320 <_vfiprintf_r+0x6fc>
 800e2f6:	f04f 0a00 	mov.w	sl, #0
 800e2fa:	9b07      	ldr	r3, [sp, #28]
 800e2fc:	3301      	adds	r3, #1
 800e2fe:	9307      	str	r3, [sp, #28]
 800e300:	220a      	movs	r2, #10
 800e302:	2300      	movs	r3, #0
 800e304:	4620      	mov	r0, r4
 800e306:	4629      	mov	r1, r5
 800e308:	f7f2 fde2 	bl	8000ed0 <__aeabi_uldivmod>
 800e30c:	2d00      	cmp	r5, #0
 800e30e:	bf08      	it	eq
 800e310:	2c0a      	cmpeq	r4, #10
 800e312:	f0c0 80fd 	bcc.w	800e510 <_vfiprintf_r+0x8ec>
 800e316:	4604      	mov	r4, r0
 800e318:	460d      	mov	r5, r1
 800e31a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800e31e:	e7c3      	b.n	800e2a8 <_vfiprintf_r+0x684>
 800e320:	469a      	mov	sl, r3
 800e322:	e7ed      	b.n	800e300 <_vfiprintf_r+0x6dc>
 800e324:	9a06      	ldr	r2, [sp, #24]
 800e326:	f004 030f 	and.w	r3, r4, #15
 800e32a:	5cd3      	ldrb	r3, [r2, r3]
 800e32c:	092a      	lsrs	r2, r5, #4
 800e32e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800e332:	0923      	lsrs	r3, r4, #4
 800e334:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800e338:	461c      	mov	r4, r3
 800e33a:	4615      	mov	r5, r2
 800e33c:	ea54 0305 	orrs.w	r3, r4, r5
 800e340:	d1f0      	bne.n	800e324 <_vfiprintf_r+0x700>
 800e342:	e0e5      	b.n	800e510 <_vfiprintf_r+0x8ec>
 800e344:	b933      	cbnz	r3, 800e354 <_vfiprintf_r+0x730>
 800e346:	f01a 0f01 	tst.w	sl, #1
 800e34a:	d003      	beq.n	800e354 <_vfiprintf_r+0x730>
 800e34c:	2330      	movs	r3, #48	; 0x30
 800e34e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800e352:	e79e      	b.n	800e292 <_vfiprintf_r+0x66e>
 800e354:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800e358:	e0da      	b.n	800e510 <_vfiprintf_r+0x8ec>
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	f000 80a4 	beq.w	800e4a8 <_vfiprintf_r+0x884>
 800e360:	2100      	movs	r1, #0
 800e362:	46a3      	mov	fp, r4
 800e364:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800e368:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800e36c:	e5e8      	b.n	800df40 <_vfiprintf_r+0x31c>
 800e36e:	4605      	mov	r5, r0
 800e370:	e68d      	b.n	800e08e <_vfiprintf_r+0x46a>
 800e372:	2010      	movs	r0, #16
 800e374:	2b07      	cmp	r3, #7
 800e376:	4402      	add	r2, r0
 800e378:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e37c:	6070      	str	r0, [r6, #4]
 800e37e:	dd07      	ble.n	800e390 <_vfiprintf_r+0x76c>
 800e380:	4639      	mov	r1, r7
 800e382:	4648      	mov	r0, r9
 800e384:	aa0e      	add	r2, sp, #56	; 0x38
 800e386:	f7ff fc1a 	bl	800dbbe <__sprint_r>
 800e38a:	2800      	cmp	r0, #0
 800e38c:	d16b      	bne.n	800e466 <_vfiprintf_r+0x842>
 800e38e:	a911      	add	r1, sp, #68	; 0x44
 800e390:	460e      	mov	r6, r1
 800e392:	3c10      	subs	r4, #16
 800e394:	e696      	b.n	800e0c4 <_vfiprintf_r+0x4a0>
 800e396:	460e      	mov	r6, r1
 800e398:	e6af      	b.n	800e0fa <_vfiprintf_r+0x4d6>
 800e39a:	bf00      	nop
 800e39c:	08010844 	.word	0x08010844
 800e3a0:	08010854 	.word	0x08010854
 800e3a4:	08010611 	.word	0x08010611
 800e3a8:	4639      	mov	r1, r7
 800e3aa:	4648      	mov	r0, r9
 800e3ac:	aa0e      	add	r2, sp, #56	; 0x38
 800e3ae:	f7ff fc06 	bl	800dbbe <__sprint_r>
 800e3b2:	2800      	cmp	r0, #0
 800e3b4:	d157      	bne.n	800e466 <_vfiprintf_r+0x842>
 800e3b6:	ae11      	add	r6, sp, #68	; 0x44
 800e3b8:	e6b1      	b.n	800e11e <_vfiprintf_r+0x4fa>
 800e3ba:	4639      	mov	r1, r7
 800e3bc:	4648      	mov	r0, r9
 800e3be:	aa0e      	add	r2, sp, #56	; 0x38
 800e3c0:	f7ff fbfd 	bl	800dbbe <__sprint_r>
 800e3c4:	2800      	cmp	r0, #0
 800e3c6:	d14e      	bne.n	800e466 <_vfiprintf_r+0x842>
 800e3c8:	ae11      	add	r6, sp, #68	; 0x44
 800e3ca:	e6b8      	b.n	800e13e <_vfiprintf_r+0x51a>
 800e3cc:	2010      	movs	r0, #16
 800e3ce:	2b07      	cmp	r3, #7
 800e3d0:	4402      	add	r2, r0
 800e3d2:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e3d6:	6070      	str	r0, [r6, #4]
 800e3d8:	dd07      	ble.n	800e3ea <_vfiprintf_r+0x7c6>
 800e3da:	4639      	mov	r1, r7
 800e3dc:	4648      	mov	r0, r9
 800e3de:	aa0e      	add	r2, sp, #56	; 0x38
 800e3e0:	f7ff fbed 	bl	800dbbe <__sprint_r>
 800e3e4:	2800      	cmp	r0, #0
 800e3e6:	d13e      	bne.n	800e466 <_vfiprintf_r+0x842>
 800e3e8:	a911      	add	r1, sp, #68	; 0x44
 800e3ea:	460e      	mov	r6, r1
 800e3ec:	3c10      	subs	r4, #16
 800e3ee:	e6ae      	b.n	800e14e <_vfiprintf_r+0x52a>
 800e3f0:	460e      	mov	r6, r1
 800e3f2:	e6c7      	b.n	800e184 <_vfiprintf_r+0x560>
 800e3f4:	2010      	movs	r0, #16
 800e3f6:	2b07      	cmp	r3, #7
 800e3f8:	4401      	add	r1, r0
 800e3fa:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800e3fe:	6070      	str	r0, [r6, #4]
 800e400:	dd06      	ble.n	800e410 <_vfiprintf_r+0x7ec>
 800e402:	4639      	mov	r1, r7
 800e404:	4648      	mov	r0, r9
 800e406:	aa0e      	add	r2, sp, #56	; 0x38
 800e408:	f7ff fbd9 	bl	800dbbe <__sprint_r>
 800e40c:	bb58      	cbnz	r0, 800e466 <_vfiprintf_r+0x842>
 800e40e:	aa11      	add	r2, sp, #68	; 0x44
 800e410:	4616      	mov	r6, r2
 800e412:	3c10      	subs	r4, #16
 800e414:	e6bb      	b.n	800e18e <_vfiprintf_r+0x56a>
 800e416:	4616      	mov	r6, r2
 800e418:	e6d3      	b.n	800e1c2 <_vfiprintf_r+0x59e>
 800e41a:	4639      	mov	r1, r7
 800e41c:	4648      	mov	r0, r9
 800e41e:	aa0e      	add	r2, sp, #56	; 0x38
 800e420:	f7ff fbcd 	bl	800dbbe <__sprint_r>
 800e424:	b9f8      	cbnz	r0, 800e466 <_vfiprintf_r+0x842>
 800e426:	ab11      	add	r3, sp, #68	; 0x44
 800e428:	e6da      	b.n	800e1e0 <_vfiprintf_r+0x5bc>
 800e42a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e42e:	1a54      	subs	r4, r2, r1
 800e430:	2c00      	cmp	r4, #0
 800e432:	f77f aed9 	ble.w	800e1e8 <_vfiprintf_r+0x5c4>
 800e436:	2610      	movs	r6, #16
 800e438:	4d39      	ldr	r5, [pc, #228]	; (800e520 <_vfiprintf_r+0x8fc>)
 800e43a:	2c10      	cmp	r4, #16
 800e43c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800e440:	601d      	str	r5, [r3, #0]
 800e442:	f102 0201 	add.w	r2, r2, #1
 800e446:	dc1d      	bgt.n	800e484 <_vfiprintf_r+0x860>
 800e448:	605c      	str	r4, [r3, #4]
 800e44a:	2a07      	cmp	r2, #7
 800e44c:	440c      	add	r4, r1
 800e44e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800e452:	f77f aec9 	ble.w	800e1e8 <_vfiprintf_r+0x5c4>
 800e456:	4639      	mov	r1, r7
 800e458:	4648      	mov	r0, r9
 800e45a:	aa0e      	add	r2, sp, #56	; 0x38
 800e45c:	f7ff fbaf 	bl	800dbbe <__sprint_r>
 800e460:	2800      	cmp	r0, #0
 800e462:	f43f aec1 	beq.w	800e1e8 <_vfiprintf_r+0x5c4>
 800e466:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e468:	07d9      	lsls	r1, r3, #31
 800e46a:	d405      	bmi.n	800e478 <_vfiprintf_r+0x854>
 800e46c:	89bb      	ldrh	r3, [r7, #12]
 800e46e:	059a      	lsls	r2, r3, #22
 800e470:	d402      	bmi.n	800e478 <_vfiprintf_r+0x854>
 800e472:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e474:	f7fe fd1d 	bl	800ceb2 <__retarget_lock_release_recursive>
 800e478:	89bb      	ldrh	r3, [r7, #12]
 800e47a:	065b      	lsls	r3, r3, #25
 800e47c:	f57f ac03 	bpl.w	800dc86 <_vfiprintf_r+0x62>
 800e480:	f7ff bbfe 	b.w	800dc80 <_vfiprintf_r+0x5c>
 800e484:	3110      	adds	r1, #16
 800e486:	2a07      	cmp	r2, #7
 800e488:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800e48c:	605e      	str	r6, [r3, #4]
 800e48e:	dc02      	bgt.n	800e496 <_vfiprintf_r+0x872>
 800e490:	3308      	adds	r3, #8
 800e492:	3c10      	subs	r4, #16
 800e494:	e7d1      	b.n	800e43a <_vfiprintf_r+0x816>
 800e496:	4639      	mov	r1, r7
 800e498:	4648      	mov	r0, r9
 800e49a:	aa0e      	add	r2, sp, #56	; 0x38
 800e49c:	f7ff fb8f 	bl	800dbbe <__sprint_r>
 800e4a0:	2800      	cmp	r0, #0
 800e4a2:	d1e0      	bne.n	800e466 <_vfiprintf_r+0x842>
 800e4a4:	ab11      	add	r3, sp, #68	; 0x44
 800e4a6:	e7f4      	b.n	800e492 <_vfiprintf_r+0x86e>
 800e4a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e4aa:	b913      	cbnz	r3, 800e4b2 <_vfiprintf_r+0x88e>
 800e4ac:	2300      	movs	r3, #0
 800e4ae:	930f      	str	r3, [sp, #60]	; 0x3c
 800e4b0:	e7d9      	b.n	800e466 <_vfiprintf_r+0x842>
 800e4b2:	4639      	mov	r1, r7
 800e4b4:	4648      	mov	r0, r9
 800e4b6:	aa0e      	add	r2, sp, #56	; 0x38
 800e4b8:	f7ff fb81 	bl	800dbbe <__sprint_r>
 800e4bc:	2800      	cmp	r0, #0
 800e4be:	d0f5      	beq.n	800e4ac <_vfiprintf_r+0x888>
 800e4c0:	e7d1      	b.n	800e466 <_vfiprintf_r+0x842>
 800e4c2:	ea54 0205 	orrs.w	r2, r4, r5
 800e4c6:	f8cd a014 	str.w	sl, [sp, #20]
 800e4ca:	f43f ada4 	beq.w	800e016 <_vfiprintf_r+0x3f2>
 800e4ce:	2b01      	cmp	r3, #1
 800e4d0:	f43f aed8 	beq.w	800e284 <_vfiprintf_r+0x660>
 800e4d4:	2b02      	cmp	r3, #2
 800e4d6:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800e4da:	f43f af23 	beq.w	800e324 <_vfiprintf_r+0x700>
 800e4de:	08e2      	lsrs	r2, r4, #3
 800e4e0:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800e4e4:	08e8      	lsrs	r0, r5, #3
 800e4e6:	f004 0307 	and.w	r3, r4, #7
 800e4ea:	4605      	mov	r5, r0
 800e4ec:	4614      	mov	r4, r2
 800e4ee:	3330      	adds	r3, #48	; 0x30
 800e4f0:	ea54 0205 	orrs.w	r2, r4, r5
 800e4f4:	4641      	mov	r1, r8
 800e4f6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800e4fa:	d1f0      	bne.n	800e4de <_vfiprintf_r+0x8ba>
 800e4fc:	9a05      	ldr	r2, [sp, #20]
 800e4fe:	07d0      	lsls	r0, r2, #31
 800e500:	d506      	bpl.n	800e510 <_vfiprintf_r+0x8ec>
 800e502:	2b30      	cmp	r3, #48	; 0x30
 800e504:	d004      	beq.n	800e510 <_vfiprintf_r+0x8ec>
 800e506:	2330      	movs	r3, #48	; 0x30
 800e508:	f808 3c01 	strb.w	r3, [r8, #-1]
 800e50c:	f1a1 0802 	sub.w	r8, r1, #2
 800e510:	ab3a      	add	r3, sp, #232	; 0xe8
 800e512:	eba3 0308 	sub.w	r3, r3, r8
 800e516:	9d01      	ldr	r5, [sp, #4]
 800e518:	f8dd a014 	ldr.w	sl, [sp, #20]
 800e51c:	9301      	str	r3, [sp, #4]
 800e51e:	e5b6      	b.n	800e08e <_vfiprintf_r+0x46a>
 800e520:	08010844 	.word	0x08010844

0800e524 <__sbprintf>:
 800e524:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e526:	461f      	mov	r7, r3
 800e528:	898b      	ldrh	r3, [r1, #12]
 800e52a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800e52e:	f023 0302 	bic.w	r3, r3, #2
 800e532:	f8ad 300c 	strh.w	r3, [sp, #12]
 800e536:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e538:	4615      	mov	r5, r2
 800e53a:	9319      	str	r3, [sp, #100]	; 0x64
 800e53c:	89cb      	ldrh	r3, [r1, #14]
 800e53e:	4606      	mov	r6, r0
 800e540:	f8ad 300e 	strh.w	r3, [sp, #14]
 800e544:	69cb      	ldr	r3, [r1, #28]
 800e546:	a816      	add	r0, sp, #88	; 0x58
 800e548:	9307      	str	r3, [sp, #28]
 800e54a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800e54c:	460c      	mov	r4, r1
 800e54e:	9309      	str	r3, [sp, #36]	; 0x24
 800e550:	ab1a      	add	r3, sp, #104	; 0x68
 800e552:	9300      	str	r3, [sp, #0]
 800e554:	9304      	str	r3, [sp, #16]
 800e556:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e55a:	9302      	str	r3, [sp, #8]
 800e55c:	9305      	str	r3, [sp, #20]
 800e55e:	2300      	movs	r3, #0
 800e560:	9306      	str	r3, [sp, #24]
 800e562:	f7fe fca3 	bl	800ceac <__retarget_lock_init_recursive>
 800e566:	462a      	mov	r2, r5
 800e568:	463b      	mov	r3, r7
 800e56a:	4669      	mov	r1, sp
 800e56c:	4630      	mov	r0, r6
 800e56e:	f7ff fb59 	bl	800dc24 <_vfiprintf_r>
 800e572:	1e05      	subs	r5, r0, #0
 800e574:	db07      	blt.n	800e586 <__sbprintf+0x62>
 800e576:	4669      	mov	r1, sp
 800e578:	4630      	mov	r0, r6
 800e57a:	f7fe f96d 	bl	800c858 <_fflush_r>
 800e57e:	2800      	cmp	r0, #0
 800e580:	bf18      	it	ne
 800e582:	f04f 35ff 	movne.w	r5, #4294967295
 800e586:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800e58a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800e58c:	065b      	lsls	r3, r3, #25
 800e58e:	bf42      	ittt	mi
 800e590:	89a3      	ldrhmi	r3, [r4, #12]
 800e592:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800e596:	81a3      	strhmi	r3, [r4, #12]
 800e598:	f7fe fc89 	bl	800ceae <__retarget_lock_close_recursive>
 800e59c:	4628      	mov	r0, r5
 800e59e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800e5a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e5a4 <__swbuf_r>:
 800e5a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5a6:	460e      	mov	r6, r1
 800e5a8:	4614      	mov	r4, r2
 800e5aa:	4605      	mov	r5, r0
 800e5ac:	b118      	cbz	r0, 800e5b6 <__swbuf_r+0x12>
 800e5ae:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e5b0:	b90b      	cbnz	r3, 800e5b6 <__swbuf_r+0x12>
 800e5b2:	f7fe f9bd 	bl	800c930 <__sinit>
 800e5b6:	69a3      	ldr	r3, [r4, #24]
 800e5b8:	60a3      	str	r3, [r4, #8]
 800e5ba:	89a3      	ldrh	r3, [r4, #12]
 800e5bc:	0719      	lsls	r1, r3, #28
 800e5be:	d529      	bpl.n	800e614 <__swbuf_r+0x70>
 800e5c0:	6923      	ldr	r3, [r4, #16]
 800e5c2:	b33b      	cbz	r3, 800e614 <__swbuf_r+0x70>
 800e5c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5c8:	b2f6      	uxtb	r6, r6
 800e5ca:	049a      	lsls	r2, r3, #18
 800e5cc:	4637      	mov	r7, r6
 800e5ce:	d52a      	bpl.n	800e626 <__swbuf_r+0x82>
 800e5d0:	6823      	ldr	r3, [r4, #0]
 800e5d2:	6920      	ldr	r0, [r4, #16]
 800e5d4:	1a18      	subs	r0, r3, r0
 800e5d6:	6963      	ldr	r3, [r4, #20]
 800e5d8:	4283      	cmp	r3, r0
 800e5da:	dc04      	bgt.n	800e5e6 <__swbuf_r+0x42>
 800e5dc:	4621      	mov	r1, r4
 800e5de:	4628      	mov	r0, r5
 800e5e0:	f7fe f93a 	bl	800c858 <_fflush_r>
 800e5e4:	b9e0      	cbnz	r0, 800e620 <__swbuf_r+0x7c>
 800e5e6:	68a3      	ldr	r3, [r4, #8]
 800e5e8:	3001      	adds	r0, #1
 800e5ea:	3b01      	subs	r3, #1
 800e5ec:	60a3      	str	r3, [r4, #8]
 800e5ee:	6823      	ldr	r3, [r4, #0]
 800e5f0:	1c5a      	adds	r2, r3, #1
 800e5f2:	6022      	str	r2, [r4, #0]
 800e5f4:	701e      	strb	r6, [r3, #0]
 800e5f6:	6963      	ldr	r3, [r4, #20]
 800e5f8:	4283      	cmp	r3, r0
 800e5fa:	d004      	beq.n	800e606 <__swbuf_r+0x62>
 800e5fc:	89a3      	ldrh	r3, [r4, #12]
 800e5fe:	07db      	lsls	r3, r3, #31
 800e600:	d506      	bpl.n	800e610 <__swbuf_r+0x6c>
 800e602:	2e0a      	cmp	r6, #10
 800e604:	d104      	bne.n	800e610 <__swbuf_r+0x6c>
 800e606:	4621      	mov	r1, r4
 800e608:	4628      	mov	r0, r5
 800e60a:	f7fe f925 	bl	800c858 <_fflush_r>
 800e60e:	b938      	cbnz	r0, 800e620 <__swbuf_r+0x7c>
 800e610:	4638      	mov	r0, r7
 800e612:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e614:	4621      	mov	r1, r4
 800e616:	4628      	mov	r0, r5
 800e618:	f7fd f9da 	bl	800b9d0 <__swsetup_r>
 800e61c:	2800      	cmp	r0, #0
 800e61e:	d0d1      	beq.n	800e5c4 <__swbuf_r+0x20>
 800e620:	f04f 37ff 	mov.w	r7, #4294967295
 800e624:	e7f4      	b.n	800e610 <__swbuf_r+0x6c>
 800e626:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e62a:	81a3      	strh	r3, [r4, #12]
 800e62c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e62e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e632:	6663      	str	r3, [r4, #100]	; 0x64
 800e634:	e7cc      	b.n	800e5d0 <__swbuf_r+0x2c>
	...

0800e638 <_write_r>:
 800e638:	b538      	push	{r3, r4, r5, lr}
 800e63a:	4604      	mov	r4, r0
 800e63c:	4608      	mov	r0, r1
 800e63e:	4611      	mov	r1, r2
 800e640:	2200      	movs	r2, #0
 800e642:	4d05      	ldr	r5, [pc, #20]	; (800e658 <_write_r+0x20>)
 800e644:	602a      	str	r2, [r5, #0]
 800e646:	461a      	mov	r2, r3
 800e648:	f7f4 fd44 	bl	80030d4 <_write>
 800e64c:	1c43      	adds	r3, r0, #1
 800e64e:	d102      	bne.n	800e656 <_write_r+0x1e>
 800e650:	682b      	ldr	r3, [r5, #0]
 800e652:	b103      	cbz	r3, 800e656 <_write_r+0x1e>
 800e654:	6023      	str	r3, [r4, #0]
 800e656:	bd38      	pop	{r3, r4, r5, pc}
 800e658:	200010f4 	.word	0x200010f4

0800e65c <__register_exitproc>:
 800e65c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e660:	4d1c      	ldr	r5, [pc, #112]	; (800e6d4 <__register_exitproc+0x78>)
 800e662:	4606      	mov	r6, r0
 800e664:	6828      	ldr	r0, [r5, #0]
 800e666:	4698      	mov	r8, r3
 800e668:	460f      	mov	r7, r1
 800e66a:	4691      	mov	r9, r2
 800e66c:	f7fe fc20 	bl	800ceb0 <__retarget_lock_acquire_recursive>
 800e670:	4b19      	ldr	r3, [pc, #100]	; (800e6d8 <__register_exitproc+0x7c>)
 800e672:	4628      	mov	r0, r5
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800e67a:	b91c      	cbnz	r4, 800e684 <__register_exitproc+0x28>
 800e67c:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800e680:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800e684:	6865      	ldr	r5, [r4, #4]
 800e686:	6800      	ldr	r0, [r0, #0]
 800e688:	2d1f      	cmp	r5, #31
 800e68a:	dd05      	ble.n	800e698 <__register_exitproc+0x3c>
 800e68c:	f7fe fc11 	bl	800ceb2 <__retarget_lock_release_recursive>
 800e690:	f04f 30ff 	mov.w	r0, #4294967295
 800e694:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e698:	b19e      	cbz	r6, 800e6c2 <__register_exitproc+0x66>
 800e69a:	2201      	movs	r2, #1
 800e69c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800e6a0:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800e6a4:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800e6a8:	40aa      	lsls	r2, r5
 800e6aa:	4313      	orrs	r3, r2
 800e6ac:	2e02      	cmp	r6, #2
 800e6ae:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800e6b2:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800e6b6:	bf02      	ittt	eq
 800e6b8:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800e6bc:	431a      	orreq	r2, r3
 800e6be:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800e6c2:	1c6b      	adds	r3, r5, #1
 800e6c4:	3502      	adds	r5, #2
 800e6c6:	6063      	str	r3, [r4, #4]
 800e6c8:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800e6cc:	f7fe fbf1 	bl	800ceb2 <__retarget_lock_release_recursive>
 800e6d0:	2000      	movs	r0, #0
 800e6d2:	e7df      	b.n	800e694 <__register_exitproc+0x38>
 800e6d4:	20000898 	.word	0x20000898
 800e6d8:	080105ec 	.word	0x080105ec

0800e6dc <__assert_func>:
 800e6dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e6de:	4614      	mov	r4, r2
 800e6e0:	461a      	mov	r2, r3
 800e6e2:	4b09      	ldr	r3, [pc, #36]	; (800e708 <__assert_func+0x2c>)
 800e6e4:	4605      	mov	r5, r0
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	68d8      	ldr	r0, [r3, #12]
 800e6ea:	b14c      	cbz	r4, 800e700 <__assert_func+0x24>
 800e6ec:	4b07      	ldr	r3, [pc, #28]	; (800e70c <__assert_func+0x30>)
 800e6ee:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e6f2:	9100      	str	r1, [sp, #0]
 800e6f4:	462b      	mov	r3, r5
 800e6f6:	4906      	ldr	r1, [pc, #24]	; (800e710 <__assert_func+0x34>)
 800e6f8:	f000 f8a4 	bl	800e844 <fiprintf>
 800e6fc:	f000 f99f 	bl	800ea3e <abort>
 800e700:	4b04      	ldr	r3, [pc, #16]	; (800e714 <__assert_func+0x38>)
 800e702:	461c      	mov	r4, r3
 800e704:	e7f3      	b.n	800e6ee <__assert_func+0x12>
 800e706:	bf00      	nop
 800e708:	2000005c 	.word	0x2000005c
 800e70c:	08010864 	.word	0x08010864
 800e710:	08010871 	.word	0x08010871
 800e714:	0801089f 	.word	0x0801089f

0800e718 <_calloc_r>:
 800e718:	b510      	push	{r4, lr}
 800e71a:	4351      	muls	r1, r2
 800e71c:	f7fa f94c 	bl	80089b8 <_malloc_r>
 800e720:	4604      	mov	r4, r0
 800e722:	b198      	cbz	r0, 800e74c <_calloc_r+0x34>
 800e724:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e728:	f022 0203 	bic.w	r2, r2, #3
 800e72c:	3a04      	subs	r2, #4
 800e72e:	2a24      	cmp	r2, #36	; 0x24
 800e730:	d81b      	bhi.n	800e76a <_calloc_r+0x52>
 800e732:	2a13      	cmp	r2, #19
 800e734:	d917      	bls.n	800e766 <_calloc_r+0x4e>
 800e736:	2100      	movs	r1, #0
 800e738:	2a1b      	cmp	r2, #27
 800e73a:	e9c0 1100 	strd	r1, r1, [r0]
 800e73e:	d807      	bhi.n	800e750 <_calloc_r+0x38>
 800e740:	f100 0308 	add.w	r3, r0, #8
 800e744:	2200      	movs	r2, #0
 800e746:	e9c3 2200 	strd	r2, r2, [r3]
 800e74a:	609a      	str	r2, [r3, #8]
 800e74c:	4620      	mov	r0, r4
 800e74e:	bd10      	pop	{r4, pc}
 800e750:	2a24      	cmp	r2, #36	; 0x24
 800e752:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800e756:	bf11      	iteee	ne
 800e758:	f100 0310 	addne.w	r3, r0, #16
 800e75c:	6101      	streq	r1, [r0, #16]
 800e75e:	f100 0318 	addeq.w	r3, r0, #24
 800e762:	6141      	streq	r1, [r0, #20]
 800e764:	e7ee      	b.n	800e744 <_calloc_r+0x2c>
 800e766:	4603      	mov	r3, r0
 800e768:	e7ec      	b.n	800e744 <_calloc_r+0x2c>
 800e76a:	2100      	movs	r1, #0
 800e76c:	f7fa fb66 	bl	8008e3c <memset>
 800e770:	e7ec      	b.n	800e74c <_calloc_r+0x34>
	...

0800e774 <_close_r>:
 800e774:	b538      	push	{r3, r4, r5, lr}
 800e776:	2300      	movs	r3, #0
 800e778:	4d05      	ldr	r5, [pc, #20]	; (800e790 <_close_r+0x1c>)
 800e77a:	4604      	mov	r4, r0
 800e77c:	4608      	mov	r0, r1
 800e77e:	602b      	str	r3, [r5, #0]
 800e780:	f000 fa20 	bl	800ebc4 <_close>
 800e784:	1c43      	adds	r3, r0, #1
 800e786:	d102      	bne.n	800e78e <_close_r+0x1a>
 800e788:	682b      	ldr	r3, [r5, #0]
 800e78a:	b103      	cbz	r3, 800e78e <_close_r+0x1a>
 800e78c:	6023      	str	r3, [r4, #0]
 800e78e:	bd38      	pop	{r3, r4, r5, pc}
 800e790:	200010f4 	.word	0x200010f4

0800e794 <_fclose_r>:
 800e794:	b570      	push	{r4, r5, r6, lr}
 800e796:	4606      	mov	r6, r0
 800e798:	460c      	mov	r4, r1
 800e79a:	b911      	cbnz	r1, 800e7a2 <_fclose_r+0xe>
 800e79c:	2500      	movs	r5, #0
 800e79e:	4628      	mov	r0, r5
 800e7a0:	bd70      	pop	{r4, r5, r6, pc}
 800e7a2:	b118      	cbz	r0, 800e7ac <_fclose_r+0x18>
 800e7a4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e7a6:	b90b      	cbnz	r3, 800e7ac <_fclose_r+0x18>
 800e7a8:	f7fe f8c2 	bl	800c930 <__sinit>
 800e7ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e7ae:	07d8      	lsls	r0, r3, #31
 800e7b0:	d405      	bmi.n	800e7be <_fclose_r+0x2a>
 800e7b2:	89a3      	ldrh	r3, [r4, #12]
 800e7b4:	0599      	lsls	r1, r3, #22
 800e7b6:	d402      	bmi.n	800e7be <_fclose_r+0x2a>
 800e7b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e7ba:	f7fe fb79 	bl	800ceb0 <__retarget_lock_acquire_recursive>
 800e7be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7c2:	b93b      	cbnz	r3, 800e7d4 <_fclose_r+0x40>
 800e7c4:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800e7c6:	f015 0501 	ands.w	r5, r5, #1
 800e7ca:	d1e7      	bne.n	800e79c <_fclose_r+0x8>
 800e7cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e7ce:	f7fe fb70 	bl	800ceb2 <__retarget_lock_release_recursive>
 800e7d2:	e7e4      	b.n	800e79e <_fclose_r+0xa>
 800e7d4:	4621      	mov	r1, r4
 800e7d6:	4630      	mov	r0, r6
 800e7d8:	f7fd ffb0 	bl	800c73c <__sflush_r>
 800e7dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e7de:	4605      	mov	r5, r0
 800e7e0:	b133      	cbz	r3, 800e7f0 <_fclose_r+0x5c>
 800e7e2:	4630      	mov	r0, r6
 800e7e4:	69e1      	ldr	r1, [r4, #28]
 800e7e6:	4798      	blx	r3
 800e7e8:	2800      	cmp	r0, #0
 800e7ea:	bfb8      	it	lt
 800e7ec:	f04f 35ff 	movlt.w	r5, #4294967295
 800e7f0:	89a3      	ldrh	r3, [r4, #12]
 800e7f2:	061a      	lsls	r2, r3, #24
 800e7f4:	d503      	bpl.n	800e7fe <_fclose_r+0x6a>
 800e7f6:	4630      	mov	r0, r6
 800e7f8:	6921      	ldr	r1, [r4, #16]
 800e7fa:	f7fe f929 	bl	800ca50 <_free_r>
 800e7fe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e800:	b141      	cbz	r1, 800e814 <_fclose_r+0x80>
 800e802:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800e806:	4299      	cmp	r1, r3
 800e808:	d002      	beq.n	800e810 <_fclose_r+0x7c>
 800e80a:	4630      	mov	r0, r6
 800e80c:	f7fe f920 	bl	800ca50 <_free_r>
 800e810:	2300      	movs	r3, #0
 800e812:	6323      	str	r3, [r4, #48]	; 0x30
 800e814:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800e816:	b121      	cbz	r1, 800e822 <_fclose_r+0x8e>
 800e818:	4630      	mov	r0, r6
 800e81a:	f7fe f919 	bl	800ca50 <_free_r>
 800e81e:	2300      	movs	r3, #0
 800e820:	6463      	str	r3, [r4, #68]	; 0x44
 800e822:	f7fe f86d 	bl	800c900 <__sfp_lock_acquire>
 800e826:	2300      	movs	r3, #0
 800e828:	81a3      	strh	r3, [r4, #12]
 800e82a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e82c:	07db      	lsls	r3, r3, #31
 800e82e:	d402      	bmi.n	800e836 <_fclose_r+0xa2>
 800e830:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e832:	f7fe fb3e 	bl	800ceb2 <__retarget_lock_release_recursive>
 800e836:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e838:	f7fe fb39 	bl	800ceae <__retarget_lock_close_recursive>
 800e83c:	f7fe f866 	bl	800c90c <__sfp_lock_release>
 800e840:	e7ad      	b.n	800e79e <_fclose_r+0xa>
	...

0800e844 <fiprintf>:
 800e844:	b40e      	push	{r1, r2, r3}
 800e846:	b503      	push	{r0, r1, lr}
 800e848:	4601      	mov	r1, r0
 800e84a:	ab03      	add	r3, sp, #12
 800e84c:	4805      	ldr	r0, [pc, #20]	; (800e864 <fiprintf+0x20>)
 800e84e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e852:	6800      	ldr	r0, [r0, #0]
 800e854:	9301      	str	r3, [sp, #4]
 800e856:	f7ff f9e5 	bl	800dc24 <_vfiprintf_r>
 800e85a:	b002      	add	sp, #8
 800e85c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e860:	b003      	add	sp, #12
 800e862:	4770      	bx	lr
 800e864:	2000005c 	.word	0x2000005c

0800e868 <__fputwc>:
 800e868:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e86c:	4680      	mov	r8, r0
 800e86e:	460e      	mov	r6, r1
 800e870:	4615      	mov	r5, r2
 800e872:	f000 f885 	bl	800e980 <__locale_mb_cur_max>
 800e876:	2801      	cmp	r0, #1
 800e878:	4604      	mov	r4, r0
 800e87a:	d11b      	bne.n	800e8b4 <__fputwc+0x4c>
 800e87c:	1e73      	subs	r3, r6, #1
 800e87e:	2bfe      	cmp	r3, #254	; 0xfe
 800e880:	d818      	bhi.n	800e8b4 <__fputwc+0x4c>
 800e882:	f88d 6004 	strb.w	r6, [sp, #4]
 800e886:	2700      	movs	r7, #0
 800e888:	f10d 0904 	add.w	r9, sp, #4
 800e88c:	42a7      	cmp	r7, r4
 800e88e:	d020      	beq.n	800e8d2 <__fputwc+0x6a>
 800e890:	68ab      	ldr	r3, [r5, #8]
 800e892:	f817 1009 	ldrb.w	r1, [r7, r9]
 800e896:	3b01      	subs	r3, #1
 800e898:	2b00      	cmp	r3, #0
 800e89a:	60ab      	str	r3, [r5, #8]
 800e89c:	da04      	bge.n	800e8a8 <__fputwc+0x40>
 800e89e:	69aa      	ldr	r2, [r5, #24]
 800e8a0:	4293      	cmp	r3, r2
 800e8a2:	db1a      	blt.n	800e8da <__fputwc+0x72>
 800e8a4:	290a      	cmp	r1, #10
 800e8a6:	d018      	beq.n	800e8da <__fputwc+0x72>
 800e8a8:	682b      	ldr	r3, [r5, #0]
 800e8aa:	1c5a      	adds	r2, r3, #1
 800e8ac:	602a      	str	r2, [r5, #0]
 800e8ae:	7019      	strb	r1, [r3, #0]
 800e8b0:	3701      	adds	r7, #1
 800e8b2:	e7eb      	b.n	800e88c <__fputwc+0x24>
 800e8b4:	4632      	mov	r2, r6
 800e8b6:	4640      	mov	r0, r8
 800e8b8:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800e8bc:	a901      	add	r1, sp, #4
 800e8be:	f000 f89b 	bl	800e9f8 <_wcrtomb_r>
 800e8c2:	1c42      	adds	r2, r0, #1
 800e8c4:	4604      	mov	r4, r0
 800e8c6:	d1de      	bne.n	800e886 <__fputwc+0x1e>
 800e8c8:	4606      	mov	r6, r0
 800e8ca:	89ab      	ldrh	r3, [r5, #12]
 800e8cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e8d0:	81ab      	strh	r3, [r5, #12]
 800e8d2:	4630      	mov	r0, r6
 800e8d4:	b003      	add	sp, #12
 800e8d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e8da:	462a      	mov	r2, r5
 800e8dc:	4640      	mov	r0, r8
 800e8de:	f7ff fe61 	bl	800e5a4 <__swbuf_r>
 800e8e2:	1c43      	adds	r3, r0, #1
 800e8e4:	d1e4      	bne.n	800e8b0 <__fputwc+0x48>
 800e8e6:	4606      	mov	r6, r0
 800e8e8:	e7f3      	b.n	800e8d2 <__fputwc+0x6a>

0800e8ea <_fputwc_r>:
 800e8ea:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800e8ec:	b570      	push	{r4, r5, r6, lr}
 800e8ee:	07db      	lsls	r3, r3, #31
 800e8f0:	4605      	mov	r5, r0
 800e8f2:	460e      	mov	r6, r1
 800e8f4:	4614      	mov	r4, r2
 800e8f6:	d405      	bmi.n	800e904 <_fputwc_r+0x1a>
 800e8f8:	8993      	ldrh	r3, [r2, #12]
 800e8fa:	0598      	lsls	r0, r3, #22
 800e8fc:	d402      	bmi.n	800e904 <_fputwc_r+0x1a>
 800e8fe:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800e900:	f7fe fad6 	bl	800ceb0 <__retarget_lock_acquire_recursive>
 800e904:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e908:	0499      	lsls	r1, r3, #18
 800e90a:	d406      	bmi.n	800e91a <_fputwc_r+0x30>
 800e90c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e910:	81a3      	strh	r3, [r4, #12]
 800e912:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e914:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e918:	6663      	str	r3, [r4, #100]	; 0x64
 800e91a:	4622      	mov	r2, r4
 800e91c:	4628      	mov	r0, r5
 800e91e:	4631      	mov	r1, r6
 800e920:	f7ff ffa2 	bl	800e868 <__fputwc>
 800e924:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e926:	4605      	mov	r5, r0
 800e928:	07da      	lsls	r2, r3, #31
 800e92a:	d405      	bmi.n	800e938 <_fputwc_r+0x4e>
 800e92c:	89a3      	ldrh	r3, [r4, #12]
 800e92e:	059b      	lsls	r3, r3, #22
 800e930:	d402      	bmi.n	800e938 <_fputwc_r+0x4e>
 800e932:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e934:	f7fe fabd 	bl	800ceb2 <__retarget_lock_release_recursive>
 800e938:	4628      	mov	r0, r5
 800e93a:	bd70      	pop	{r4, r5, r6, pc}

0800e93c <_fstat_r>:
 800e93c:	b538      	push	{r3, r4, r5, lr}
 800e93e:	2300      	movs	r3, #0
 800e940:	4d06      	ldr	r5, [pc, #24]	; (800e95c <_fstat_r+0x20>)
 800e942:	4604      	mov	r4, r0
 800e944:	4608      	mov	r0, r1
 800e946:	4611      	mov	r1, r2
 800e948:	602b      	str	r3, [r5, #0]
 800e94a:	f7f4 faeb 	bl	8002f24 <_fstat>
 800e94e:	1c43      	adds	r3, r0, #1
 800e950:	d102      	bne.n	800e958 <_fstat_r+0x1c>
 800e952:	682b      	ldr	r3, [r5, #0]
 800e954:	b103      	cbz	r3, 800e958 <_fstat_r+0x1c>
 800e956:	6023      	str	r3, [r4, #0]
 800e958:	bd38      	pop	{r3, r4, r5, pc}
 800e95a:	bf00      	nop
 800e95c:	200010f4 	.word	0x200010f4

0800e960 <_isatty_r>:
 800e960:	b538      	push	{r3, r4, r5, lr}
 800e962:	2300      	movs	r3, #0
 800e964:	4d05      	ldr	r5, [pc, #20]	; (800e97c <_isatty_r+0x1c>)
 800e966:	4604      	mov	r4, r0
 800e968:	4608      	mov	r0, r1
 800e96a:	602b      	str	r3, [r5, #0]
 800e96c:	f000 f950 	bl	800ec10 <_isatty>
 800e970:	1c43      	adds	r3, r0, #1
 800e972:	d102      	bne.n	800e97a <_isatty_r+0x1a>
 800e974:	682b      	ldr	r3, [r5, #0]
 800e976:	b103      	cbz	r3, 800e97a <_isatty_r+0x1a>
 800e978:	6023      	str	r3, [r4, #0]
 800e97a:	bd38      	pop	{r3, r4, r5, pc}
 800e97c:	200010f4 	.word	0x200010f4

0800e980 <__locale_mb_cur_max>:
 800e980:	4b01      	ldr	r3, [pc, #4]	; (800e988 <__locale_mb_cur_max+0x8>)
 800e982:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800e986:	4770      	bx	lr
 800e988:	2000089c 	.word	0x2000089c

0800e98c <_lseek_r>:
 800e98c:	b538      	push	{r3, r4, r5, lr}
 800e98e:	4604      	mov	r4, r0
 800e990:	4608      	mov	r0, r1
 800e992:	4611      	mov	r1, r2
 800e994:	2200      	movs	r2, #0
 800e996:	4d05      	ldr	r5, [pc, #20]	; (800e9ac <_lseek_r+0x20>)
 800e998:	602a      	str	r2, [r5, #0]
 800e99a:	461a      	mov	r2, r3
 800e99c:	f000 f902 	bl	800eba4 <_lseek>
 800e9a0:	1c43      	adds	r3, r0, #1
 800e9a2:	d102      	bne.n	800e9aa <_lseek_r+0x1e>
 800e9a4:	682b      	ldr	r3, [r5, #0]
 800e9a6:	b103      	cbz	r3, 800e9aa <_lseek_r+0x1e>
 800e9a8:	6023      	str	r3, [r4, #0]
 800e9aa:	bd38      	pop	{r3, r4, r5, pc}
 800e9ac:	200010f4 	.word	0x200010f4

0800e9b0 <__ascii_mbtowc>:
 800e9b0:	b082      	sub	sp, #8
 800e9b2:	b901      	cbnz	r1, 800e9b6 <__ascii_mbtowc+0x6>
 800e9b4:	a901      	add	r1, sp, #4
 800e9b6:	b142      	cbz	r2, 800e9ca <__ascii_mbtowc+0x1a>
 800e9b8:	b14b      	cbz	r3, 800e9ce <__ascii_mbtowc+0x1e>
 800e9ba:	7813      	ldrb	r3, [r2, #0]
 800e9bc:	600b      	str	r3, [r1, #0]
 800e9be:	7812      	ldrb	r2, [r2, #0]
 800e9c0:	1e10      	subs	r0, r2, #0
 800e9c2:	bf18      	it	ne
 800e9c4:	2001      	movne	r0, #1
 800e9c6:	b002      	add	sp, #8
 800e9c8:	4770      	bx	lr
 800e9ca:	4610      	mov	r0, r2
 800e9cc:	e7fb      	b.n	800e9c6 <__ascii_mbtowc+0x16>
 800e9ce:	f06f 0001 	mvn.w	r0, #1
 800e9d2:	e7f8      	b.n	800e9c6 <__ascii_mbtowc+0x16>

0800e9d4 <_read_r>:
 800e9d4:	b538      	push	{r3, r4, r5, lr}
 800e9d6:	4604      	mov	r4, r0
 800e9d8:	4608      	mov	r0, r1
 800e9da:	4611      	mov	r1, r2
 800e9dc:	2200      	movs	r2, #0
 800e9de:	4d05      	ldr	r5, [pc, #20]	; (800e9f4 <_read_r+0x20>)
 800e9e0:	602a      	str	r2, [r5, #0]
 800e9e2:	461a      	mov	r2, r3
 800e9e4:	f7f4 fb38 	bl	8003058 <_read>
 800e9e8:	1c43      	adds	r3, r0, #1
 800e9ea:	d102      	bne.n	800e9f2 <_read_r+0x1e>
 800e9ec:	682b      	ldr	r3, [r5, #0]
 800e9ee:	b103      	cbz	r3, 800e9f2 <_read_r+0x1e>
 800e9f0:	6023      	str	r3, [r4, #0]
 800e9f2:	bd38      	pop	{r3, r4, r5, pc}
 800e9f4:	200010f4 	.word	0x200010f4

0800e9f8 <_wcrtomb_r>:
 800e9f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e9fa:	4c09      	ldr	r4, [pc, #36]	; (800ea20 <_wcrtomb_r+0x28>)
 800e9fc:	4605      	mov	r5, r0
 800e9fe:	461e      	mov	r6, r3
 800ea00:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800ea04:	b085      	sub	sp, #20
 800ea06:	b909      	cbnz	r1, 800ea0c <_wcrtomb_r+0x14>
 800ea08:	460a      	mov	r2, r1
 800ea0a:	a901      	add	r1, sp, #4
 800ea0c:	47b8      	blx	r7
 800ea0e:	1c43      	adds	r3, r0, #1
 800ea10:	bf01      	itttt	eq
 800ea12:	2300      	moveq	r3, #0
 800ea14:	6033      	streq	r3, [r6, #0]
 800ea16:	238a      	moveq	r3, #138	; 0x8a
 800ea18:	602b      	streq	r3, [r5, #0]
 800ea1a:	b005      	add	sp, #20
 800ea1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea1e:	bf00      	nop
 800ea20:	2000089c 	.word	0x2000089c

0800ea24 <__ascii_wctomb>:
 800ea24:	4603      	mov	r3, r0
 800ea26:	4608      	mov	r0, r1
 800ea28:	b141      	cbz	r1, 800ea3c <__ascii_wctomb+0x18>
 800ea2a:	2aff      	cmp	r2, #255	; 0xff
 800ea2c:	d904      	bls.n	800ea38 <__ascii_wctomb+0x14>
 800ea2e:	228a      	movs	r2, #138	; 0x8a
 800ea30:	f04f 30ff 	mov.w	r0, #4294967295
 800ea34:	601a      	str	r2, [r3, #0]
 800ea36:	4770      	bx	lr
 800ea38:	2001      	movs	r0, #1
 800ea3a:	700a      	strb	r2, [r1, #0]
 800ea3c:	4770      	bx	lr

0800ea3e <abort>:
 800ea3e:	2006      	movs	r0, #6
 800ea40:	b508      	push	{r3, lr}
 800ea42:	f000 f82d 	bl	800eaa0 <raise>
 800ea46:	2001      	movs	r0, #1
 800ea48:	f7f4 fa60 	bl	8002f0c <_exit>

0800ea4c <_raise_r>:
 800ea4c:	291f      	cmp	r1, #31
 800ea4e:	b538      	push	{r3, r4, r5, lr}
 800ea50:	4604      	mov	r4, r0
 800ea52:	460d      	mov	r5, r1
 800ea54:	d904      	bls.n	800ea60 <_raise_r+0x14>
 800ea56:	2316      	movs	r3, #22
 800ea58:	6003      	str	r3, [r0, #0]
 800ea5a:	f04f 30ff 	mov.w	r0, #4294967295
 800ea5e:	bd38      	pop	{r3, r4, r5, pc}
 800ea60:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800ea64:	b112      	cbz	r2, 800ea6c <_raise_r+0x20>
 800ea66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ea6a:	b94b      	cbnz	r3, 800ea80 <_raise_r+0x34>
 800ea6c:	4620      	mov	r0, r4
 800ea6e:	f000 f831 	bl	800ead4 <_getpid_r>
 800ea72:	462a      	mov	r2, r5
 800ea74:	4601      	mov	r1, r0
 800ea76:	4620      	mov	r0, r4
 800ea78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea7c:	f000 b818 	b.w	800eab0 <_kill_r>
 800ea80:	2b01      	cmp	r3, #1
 800ea82:	d00a      	beq.n	800ea9a <_raise_r+0x4e>
 800ea84:	1c59      	adds	r1, r3, #1
 800ea86:	d103      	bne.n	800ea90 <_raise_r+0x44>
 800ea88:	2316      	movs	r3, #22
 800ea8a:	6003      	str	r3, [r0, #0]
 800ea8c:	2001      	movs	r0, #1
 800ea8e:	e7e6      	b.n	800ea5e <_raise_r+0x12>
 800ea90:	2400      	movs	r4, #0
 800ea92:	4628      	mov	r0, r5
 800ea94:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ea98:	4798      	blx	r3
 800ea9a:	2000      	movs	r0, #0
 800ea9c:	e7df      	b.n	800ea5e <_raise_r+0x12>
	...

0800eaa0 <raise>:
 800eaa0:	4b02      	ldr	r3, [pc, #8]	; (800eaac <raise+0xc>)
 800eaa2:	4601      	mov	r1, r0
 800eaa4:	6818      	ldr	r0, [r3, #0]
 800eaa6:	f7ff bfd1 	b.w	800ea4c <_raise_r>
 800eaaa:	bf00      	nop
 800eaac:	2000005c 	.word	0x2000005c

0800eab0 <_kill_r>:
 800eab0:	b538      	push	{r3, r4, r5, lr}
 800eab2:	2300      	movs	r3, #0
 800eab4:	4d06      	ldr	r5, [pc, #24]	; (800ead0 <_kill_r+0x20>)
 800eab6:	4604      	mov	r4, r0
 800eab8:	4608      	mov	r0, r1
 800eaba:	4611      	mov	r1, r2
 800eabc:	602b      	str	r3, [r5, #0]
 800eabe:	f7f4 fa47 	bl	8002f50 <_kill>
 800eac2:	1c43      	adds	r3, r0, #1
 800eac4:	d102      	bne.n	800eacc <_kill_r+0x1c>
 800eac6:	682b      	ldr	r3, [r5, #0]
 800eac8:	b103      	cbz	r3, 800eacc <_kill_r+0x1c>
 800eaca:	6023      	str	r3, [r4, #0]
 800eacc:	bd38      	pop	{r3, r4, r5, pc}
 800eace:	bf00      	nop
 800ead0:	200010f4 	.word	0x200010f4

0800ead4 <_getpid_r>:
 800ead4:	f7f4 ba35 	b.w	8002f42 <_getpid>

0800ead8 <findslot>:
 800ead8:	4b0a      	ldr	r3, [pc, #40]	; (800eb04 <findslot+0x2c>)
 800eada:	b510      	push	{r4, lr}
 800eadc:	4604      	mov	r4, r0
 800eade:	6818      	ldr	r0, [r3, #0]
 800eae0:	b118      	cbz	r0, 800eaea <findslot+0x12>
 800eae2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800eae4:	b90b      	cbnz	r3, 800eaea <findslot+0x12>
 800eae6:	f7fd ff23 	bl	800c930 <__sinit>
 800eaea:	2c13      	cmp	r4, #19
 800eaec:	d807      	bhi.n	800eafe <findslot+0x26>
 800eaee:	4806      	ldr	r0, [pc, #24]	; (800eb08 <findslot+0x30>)
 800eaf0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800eaf4:	3201      	adds	r2, #1
 800eaf6:	d002      	beq.n	800eafe <findslot+0x26>
 800eaf8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800eafc:	bd10      	pop	{r4, pc}
 800eafe:	2000      	movs	r0, #0
 800eb00:	e7fc      	b.n	800eafc <findslot+0x24>
 800eb02:	bf00      	nop
 800eb04:	2000005c 	.word	0x2000005c
 800eb08:	20001030 	.word	0x20001030

0800eb0c <checkerror>:
 800eb0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb0e:	1c43      	adds	r3, r0, #1
 800eb10:	4604      	mov	r4, r0
 800eb12:	d109      	bne.n	800eb28 <checkerror+0x1c>
 800eb14:	f7f9 ff1e 	bl	8008954 <__errno>
 800eb18:	2613      	movs	r6, #19
 800eb1a:	4605      	mov	r5, r0
 800eb1c:	2700      	movs	r7, #0
 800eb1e:	4630      	mov	r0, r6
 800eb20:	4639      	mov	r1, r7
 800eb22:	beab      	bkpt	0x00ab
 800eb24:	4606      	mov	r6, r0
 800eb26:	602e      	str	r6, [r5, #0]
 800eb28:	4620      	mov	r0, r4
 800eb2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800eb2c <_swilseek>:
 800eb2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb2e:	460c      	mov	r4, r1
 800eb30:	4616      	mov	r6, r2
 800eb32:	f7ff ffd1 	bl	800ead8 <findslot>
 800eb36:	4605      	mov	r5, r0
 800eb38:	b940      	cbnz	r0, 800eb4c <_swilseek+0x20>
 800eb3a:	f7f9 ff0b 	bl	8008954 <__errno>
 800eb3e:	2309      	movs	r3, #9
 800eb40:	6003      	str	r3, [r0, #0]
 800eb42:	f04f 34ff 	mov.w	r4, #4294967295
 800eb46:	4620      	mov	r0, r4
 800eb48:	b003      	add	sp, #12
 800eb4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb4c:	2e02      	cmp	r6, #2
 800eb4e:	d903      	bls.n	800eb58 <_swilseek+0x2c>
 800eb50:	f7f9 ff00 	bl	8008954 <__errno>
 800eb54:	2316      	movs	r3, #22
 800eb56:	e7f3      	b.n	800eb40 <_swilseek+0x14>
 800eb58:	2e01      	cmp	r6, #1
 800eb5a:	d112      	bne.n	800eb82 <_swilseek+0x56>
 800eb5c:	6843      	ldr	r3, [r0, #4]
 800eb5e:	18e4      	adds	r4, r4, r3
 800eb60:	d4f6      	bmi.n	800eb50 <_swilseek+0x24>
 800eb62:	682b      	ldr	r3, [r5, #0]
 800eb64:	260a      	movs	r6, #10
 800eb66:	466f      	mov	r7, sp
 800eb68:	e9cd 3400 	strd	r3, r4, [sp]
 800eb6c:	4630      	mov	r0, r6
 800eb6e:	4639      	mov	r1, r7
 800eb70:	beab      	bkpt	0x00ab
 800eb72:	4606      	mov	r6, r0
 800eb74:	4630      	mov	r0, r6
 800eb76:	f7ff ffc9 	bl	800eb0c <checkerror>
 800eb7a:	2800      	cmp	r0, #0
 800eb7c:	dbe1      	blt.n	800eb42 <_swilseek+0x16>
 800eb7e:	606c      	str	r4, [r5, #4]
 800eb80:	e7e1      	b.n	800eb46 <_swilseek+0x1a>
 800eb82:	2e02      	cmp	r6, #2
 800eb84:	d1ed      	bne.n	800eb62 <_swilseek+0x36>
 800eb86:	6803      	ldr	r3, [r0, #0]
 800eb88:	260c      	movs	r6, #12
 800eb8a:	466f      	mov	r7, sp
 800eb8c:	9300      	str	r3, [sp, #0]
 800eb8e:	4630      	mov	r0, r6
 800eb90:	4639      	mov	r1, r7
 800eb92:	beab      	bkpt	0x00ab
 800eb94:	4606      	mov	r6, r0
 800eb96:	4630      	mov	r0, r6
 800eb98:	f7ff ffb8 	bl	800eb0c <checkerror>
 800eb9c:	1c43      	adds	r3, r0, #1
 800eb9e:	d0d0      	beq.n	800eb42 <_swilseek+0x16>
 800eba0:	4404      	add	r4, r0
 800eba2:	e7de      	b.n	800eb62 <_swilseek+0x36>

0800eba4 <_lseek>:
 800eba4:	f7ff bfc2 	b.w	800eb2c <_swilseek>

0800eba8 <_swiclose>:
 800eba8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ebaa:	2402      	movs	r4, #2
 800ebac:	9001      	str	r0, [sp, #4]
 800ebae:	ad01      	add	r5, sp, #4
 800ebb0:	4620      	mov	r0, r4
 800ebb2:	4629      	mov	r1, r5
 800ebb4:	beab      	bkpt	0x00ab
 800ebb6:	4604      	mov	r4, r0
 800ebb8:	4620      	mov	r0, r4
 800ebba:	f7ff ffa7 	bl	800eb0c <checkerror>
 800ebbe:	b003      	add	sp, #12
 800ebc0:	bd30      	pop	{r4, r5, pc}
	...

0800ebc4 <_close>:
 800ebc4:	b538      	push	{r3, r4, r5, lr}
 800ebc6:	4605      	mov	r5, r0
 800ebc8:	f7ff ff86 	bl	800ead8 <findslot>
 800ebcc:	4604      	mov	r4, r0
 800ebce:	b930      	cbnz	r0, 800ebde <_close+0x1a>
 800ebd0:	f7f9 fec0 	bl	8008954 <__errno>
 800ebd4:	2309      	movs	r3, #9
 800ebd6:	6003      	str	r3, [r0, #0]
 800ebd8:	f04f 30ff 	mov.w	r0, #4294967295
 800ebdc:	bd38      	pop	{r3, r4, r5, pc}
 800ebde:	3d01      	subs	r5, #1
 800ebe0:	2d01      	cmp	r5, #1
 800ebe2:	d809      	bhi.n	800ebf8 <_close+0x34>
 800ebe4:	4b09      	ldr	r3, [pc, #36]	; (800ec0c <_close+0x48>)
 800ebe6:	689a      	ldr	r2, [r3, #8]
 800ebe8:	691b      	ldr	r3, [r3, #16]
 800ebea:	429a      	cmp	r2, r3
 800ebec:	d104      	bne.n	800ebf8 <_close+0x34>
 800ebee:	f04f 33ff 	mov.w	r3, #4294967295
 800ebf2:	6003      	str	r3, [r0, #0]
 800ebf4:	2000      	movs	r0, #0
 800ebf6:	e7f1      	b.n	800ebdc <_close+0x18>
 800ebf8:	6820      	ldr	r0, [r4, #0]
 800ebfa:	f7ff ffd5 	bl	800eba8 <_swiclose>
 800ebfe:	2800      	cmp	r0, #0
 800ec00:	d1ec      	bne.n	800ebdc <_close+0x18>
 800ec02:	f04f 33ff 	mov.w	r3, #4294967295
 800ec06:	6023      	str	r3, [r4, #0]
 800ec08:	e7e8      	b.n	800ebdc <_close+0x18>
 800ec0a:	bf00      	nop
 800ec0c:	20001030 	.word	0x20001030

0800ec10 <_isatty>:
 800ec10:	b570      	push	{r4, r5, r6, lr}
 800ec12:	f7ff ff61 	bl	800ead8 <findslot>
 800ec16:	2509      	movs	r5, #9
 800ec18:	4604      	mov	r4, r0
 800ec1a:	b920      	cbnz	r0, 800ec26 <_isatty+0x16>
 800ec1c:	f7f9 fe9a 	bl	8008954 <__errno>
 800ec20:	6005      	str	r5, [r0, #0]
 800ec22:	4620      	mov	r0, r4
 800ec24:	bd70      	pop	{r4, r5, r6, pc}
 800ec26:	4628      	mov	r0, r5
 800ec28:	4621      	mov	r1, r4
 800ec2a:	beab      	bkpt	0x00ab
 800ec2c:	4604      	mov	r4, r0
 800ec2e:	2c01      	cmp	r4, #1
 800ec30:	d0f7      	beq.n	800ec22 <_isatty+0x12>
 800ec32:	f7f9 fe8f 	bl	8008954 <__errno>
 800ec36:	2400      	movs	r4, #0
 800ec38:	4605      	mov	r5, r0
 800ec3a:	2613      	movs	r6, #19
 800ec3c:	4630      	mov	r0, r6
 800ec3e:	4621      	mov	r1, r4
 800ec40:	beab      	bkpt	0x00ab
 800ec42:	4606      	mov	r6, r0
 800ec44:	602e      	str	r6, [r5, #0]
 800ec46:	e7ec      	b.n	800ec22 <_isatty+0x12>

0800ec48 <pow>:
 800ec48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec4c:	461f      	mov	r7, r3
 800ec4e:	4680      	mov	r8, r0
 800ec50:	4689      	mov	r9, r1
 800ec52:	4616      	mov	r6, r2
 800ec54:	f000 f8d0 	bl	800edf8 <__ieee754_pow>
 800ec58:	4b4d      	ldr	r3, [pc, #308]	; (800ed90 <pow+0x148>)
 800ec5a:	4604      	mov	r4, r0
 800ec5c:	f993 3000 	ldrsb.w	r3, [r3]
 800ec60:	460d      	mov	r5, r1
 800ec62:	3301      	adds	r3, #1
 800ec64:	d015      	beq.n	800ec92 <pow+0x4a>
 800ec66:	4632      	mov	r2, r6
 800ec68:	463b      	mov	r3, r7
 800ec6a:	4630      	mov	r0, r6
 800ec6c:	4639      	mov	r1, r7
 800ec6e:	f7f1 fecd 	bl	8000a0c <__aeabi_dcmpun>
 800ec72:	b970      	cbnz	r0, 800ec92 <pow+0x4a>
 800ec74:	4642      	mov	r2, r8
 800ec76:	464b      	mov	r3, r9
 800ec78:	4640      	mov	r0, r8
 800ec7a:	4649      	mov	r1, r9
 800ec7c:	f7f1 fec6 	bl	8000a0c <__aeabi_dcmpun>
 800ec80:	2200      	movs	r2, #0
 800ec82:	2300      	movs	r3, #0
 800ec84:	b148      	cbz	r0, 800ec9a <pow+0x52>
 800ec86:	4630      	mov	r0, r6
 800ec88:	4639      	mov	r1, r7
 800ec8a:	f7f1 fe8d 	bl	80009a8 <__aeabi_dcmpeq>
 800ec8e:	2800      	cmp	r0, #0
 800ec90:	d17b      	bne.n	800ed8a <pow+0x142>
 800ec92:	4620      	mov	r0, r4
 800ec94:	4629      	mov	r1, r5
 800ec96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec9a:	4640      	mov	r0, r8
 800ec9c:	4649      	mov	r1, r9
 800ec9e:	f7f1 fe83 	bl	80009a8 <__aeabi_dcmpeq>
 800eca2:	b1e0      	cbz	r0, 800ecde <pow+0x96>
 800eca4:	2200      	movs	r2, #0
 800eca6:	2300      	movs	r3, #0
 800eca8:	4630      	mov	r0, r6
 800ecaa:	4639      	mov	r1, r7
 800ecac:	f7f1 fe7c 	bl	80009a8 <__aeabi_dcmpeq>
 800ecb0:	2800      	cmp	r0, #0
 800ecb2:	d16a      	bne.n	800ed8a <pow+0x142>
 800ecb4:	4630      	mov	r0, r6
 800ecb6:	4639      	mov	r1, r7
 800ecb8:	f000 fe63 	bl	800f982 <finite>
 800ecbc:	2800      	cmp	r0, #0
 800ecbe:	d0e8      	beq.n	800ec92 <pow+0x4a>
 800ecc0:	2200      	movs	r2, #0
 800ecc2:	2300      	movs	r3, #0
 800ecc4:	4630      	mov	r0, r6
 800ecc6:	4639      	mov	r1, r7
 800ecc8:	f7f1 fe78 	bl	80009bc <__aeabi_dcmplt>
 800eccc:	2800      	cmp	r0, #0
 800ecce:	d0e0      	beq.n	800ec92 <pow+0x4a>
 800ecd0:	f7f9 fe40 	bl	8008954 <__errno>
 800ecd4:	2321      	movs	r3, #33	; 0x21
 800ecd6:	2400      	movs	r4, #0
 800ecd8:	6003      	str	r3, [r0, #0]
 800ecda:	4d2e      	ldr	r5, [pc, #184]	; (800ed94 <pow+0x14c>)
 800ecdc:	e7d9      	b.n	800ec92 <pow+0x4a>
 800ecde:	4620      	mov	r0, r4
 800ece0:	4629      	mov	r1, r5
 800ece2:	f000 fe4e 	bl	800f982 <finite>
 800ece6:	bba8      	cbnz	r0, 800ed54 <pow+0x10c>
 800ece8:	4640      	mov	r0, r8
 800ecea:	4649      	mov	r1, r9
 800ecec:	f000 fe49 	bl	800f982 <finite>
 800ecf0:	b380      	cbz	r0, 800ed54 <pow+0x10c>
 800ecf2:	4630      	mov	r0, r6
 800ecf4:	4639      	mov	r1, r7
 800ecf6:	f000 fe44 	bl	800f982 <finite>
 800ecfa:	b358      	cbz	r0, 800ed54 <pow+0x10c>
 800ecfc:	4622      	mov	r2, r4
 800ecfe:	462b      	mov	r3, r5
 800ed00:	4620      	mov	r0, r4
 800ed02:	4629      	mov	r1, r5
 800ed04:	f7f1 fe82 	bl	8000a0c <__aeabi_dcmpun>
 800ed08:	b160      	cbz	r0, 800ed24 <pow+0xdc>
 800ed0a:	f7f9 fe23 	bl	8008954 <__errno>
 800ed0e:	2321      	movs	r3, #33	; 0x21
 800ed10:	2200      	movs	r2, #0
 800ed12:	6003      	str	r3, [r0, #0]
 800ed14:	2300      	movs	r3, #0
 800ed16:	4610      	mov	r0, r2
 800ed18:	4619      	mov	r1, r3
 800ed1a:	f7f1 fd07 	bl	800072c <__aeabi_ddiv>
 800ed1e:	4604      	mov	r4, r0
 800ed20:	460d      	mov	r5, r1
 800ed22:	e7b6      	b.n	800ec92 <pow+0x4a>
 800ed24:	f7f9 fe16 	bl	8008954 <__errno>
 800ed28:	2322      	movs	r3, #34	; 0x22
 800ed2a:	2200      	movs	r2, #0
 800ed2c:	6003      	str	r3, [r0, #0]
 800ed2e:	4649      	mov	r1, r9
 800ed30:	2300      	movs	r3, #0
 800ed32:	4640      	mov	r0, r8
 800ed34:	f7f1 fe42 	bl	80009bc <__aeabi_dcmplt>
 800ed38:	2400      	movs	r4, #0
 800ed3a:	b148      	cbz	r0, 800ed50 <pow+0x108>
 800ed3c:	4630      	mov	r0, r6
 800ed3e:	4639      	mov	r1, r7
 800ed40:	f000 fe2c 	bl	800f99c <rint>
 800ed44:	4632      	mov	r2, r6
 800ed46:	463b      	mov	r3, r7
 800ed48:	f7f1 fe2e 	bl	80009a8 <__aeabi_dcmpeq>
 800ed4c:	2800      	cmp	r0, #0
 800ed4e:	d0c4      	beq.n	800ecda <pow+0x92>
 800ed50:	4d11      	ldr	r5, [pc, #68]	; (800ed98 <pow+0x150>)
 800ed52:	e79e      	b.n	800ec92 <pow+0x4a>
 800ed54:	2200      	movs	r2, #0
 800ed56:	2300      	movs	r3, #0
 800ed58:	4620      	mov	r0, r4
 800ed5a:	4629      	mov	r1, r5
 800ed5c:	f7f1 fe24 	bl	80009a8 <__aeabi_dcmpeq>
 800ed60:	2800      	cmp	r0, #0
 800ed62:	d096      	beq.n	800ec92 <pow+0x4a>
 800ed64:	4640      	mov	r0, r8
 800ed66:	4649      	mov	r1, r9
 800ed68:	f000 fe0b 	bl	800f982 <finite>
 800ed6c:	2800      	cmp	r0, #0
 800ed6e:	d090      	beq.n	800ec92 <pow+0x4a>
 800ed70:	4630      	mov	r0, r6
 800ed72:	4639      	mov	r1, r7
 800ed74:	f000 fe05 	bl	800f982 <finite>
 800ed78:	2800      	cmp	r0, #0
 800ed7a:	d08a      	beq.n	800ec92 <pow+0x4a>
 800ed7c:	f7f9 fdea 	bl	8008954 <__errno>
 800ed80:	2322      	movs	r3, #34	; 0x22
 800ed82:	2400      	movs	r4, #0
 800ed84:	2500      	movs	r5, #0
 800ed86:	6003      	str	r3, [r0, #0]
 800ed88:	e783      	b.n	800ec92 <pow+0x4a>
 800ed8a:	2400      	movs	r4, #0
 800ed8c:	4d03      	ldr	r5, [pc, #12]	; (800ed9c <pow+0x154>)
 800ed8e:	e780      	b.n	800ec92 <pow+0x4a>
 800ed90:	20000a08 	.word	0x20000a08
 800ed94:	fff00000 	.word	0xfff00000
 800ed98:	7ff00000 	.word	0x7ff00000
 800ed9c:	3ff00000 	.word	0x3ff00000

0800eda0 <sqrt>:
 800eda0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eda2:	4606      	mov	r6, r0
 800eda4:	460f      	mov	r7, r1
 800eda6:	f000 fd3d 	bl	800f824 <__ieee754_sqrt>
 800edaa:	4b12      	ldr	r3, [pc, #72]	; (800edf4 <sqrt+0x54>)
 800edac:	4604      	mov	r4, r0
 800edae:	f993 3000 	ldrsb.w	r3, [r3]
 800edb2:	460d      	mov	r5, r1
 800edb4:	3301      	adds	r3, #1
 800edb6:	d019      	beq.n	800edec <sqrt+0x4c>
 800edb8:	4632      	mov	r2, r6
 800edba:	463b      	mov	r3, r7
 800edbc:	4630      	mov	r0, r6
 800edbe:	4639      	mov	r1, r7
 800edc0:	f7f1 fe24 	bl	8000a0c <__aeabi_dcmpun>
 800edc4:	b990      	cbnz	r0, 800edec <sqrt+0x4c>
 800edc6:	2200      	movs	r2, #0
 800edc8:	2300      	movs	r3, #0
 800edca:	4630      	mov	r0, r6
 800edcc:	4639      	mov	r1, r7
 800edce:	f7f1 fdf5 	bl	80009bc <__aeabi_dcmplt>
 800edd2:	b158      	cbz	r0, 800edec <sqrt+0x4c>
 800edd4:	f7f9 fdbe 	bl	8008954 <__errno>
 800edd8:	2321      	movs	r3, #33	; 0x21
 800edda:	2200      	movs	r2, #0
 800eddc:	6003      	str	r3, [r0, #0]
 800edde:	2300      	movs	r3, #0
 800ede0:	4610      	mov	r0, r2
 800ede2:	4619      	mov	r1, r3
 800ede4:	f7f1 fca2 	bl	800072c <__aeabi_ddiv>
 800ede8:	4604      	mov	r4, r0
 800edea:	460d      	mov	r5, r1
 800edec:	4620      	mov	r0, r4
 800edee:	4629      	mov	r1, r5
 800edf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800edf2:	bf00      	nop
 800edf4:	20000a08 	.word	0x20000a08

0800edf8 <__ieee754_pow>:
 800edf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edfc:	b093      	sub	sp, #76	; 0x4c
 800edfe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ee02:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800ee06:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800ee0a:	ea55 0302 	orrs.w	r3, r5, r2
 800ee0e:	4607      	mov	r7, r0
 800ee10:	4688      	mov	r8, r1
 800ee12:	f000 84bf 	beq.w	800f794 <__ieee754_pow+0x99c>
 800ee16:	4b7e      	ldr	r3, [pc, #504]	; (800f010 <__ieee754_pow+0x218>)
 800ee18:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800ee1c:	429c      	cmp	r4, r3
 800ee1e:	4689      	mov	r9, r1
 800ee20:	4682      	mov	sl, r0
 800ee22:	dc09      	bgt.n	800ee38 <__ieee754_pow+0x40>
 800ee24:	d103      	bne.n	800ee2e <__ieee754_pow+0x36>
 800ee26:	b978      	cbnz	r0, 800ee48 <__ieee754_pow+0x50>
 800ee28:	42a5      	cmp	r5, r4
 800ee2a:	dd02      	ble.n	800ee32 <__ieee754_pow+0x3a>
 800ee2c:	e00c      	b.n	800ee48 <__ieee754_pow+0x50>
 800ee2e:	429d      	cmp	r5, r3
 800ee30:	dc02      	bgt.n	800ee38 <__ieee754_pow+0x40>
 800ee32:	429d      	cmp	r5, r3
 800ee34:	d10e      	bne.n	800ee54 <__ieee754_pow+0x5c>
 800ee36:	b16a      	cbz	r2, 800ee54 <__ieee754_pow+0x5c>
 800ee38:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ee3c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ee40:	ea54 030a 	orrs.w	r3, r4, sl
 800ee44:	f000 84a6 	beq.w	800f794 <__ieee754_pow+0x99c>
 800ee48:	4872      	ldr	r0, [pc, #456]	; (800f014 <__ieee754_pow+0x21c>)
 800ee4a:	b013      	add	sp, #76	; 0x4c
 800ee4c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee50:	f000 bd9e 	b.w	800f990 <nan>
 800ee54:	f1b9 0f00 	cmp.w	r9, #0
 800ee58:	da39      	bge.n	800eece <__ieee754_pow+0xd6>
 800ee5a:	4b6f      	ldr	r3, [pc, #444]	; (800f018 <__ieee754_pow+0x220>)
 800ee5c:	429d      	cmp	r5, r3
 800ee5e:	dc54      	bgt.n	800ef0a <__ieee754_pow+0x112>
 800ee60:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800ee64:	429d      	cmp	r5, r3
 800ee66:	f340 84a6 	ble.w	800f7b6 <__ieee754_pow+0x9be>
 800ee6a:	152b      	asrs	r3, r5, #20
 800ee6c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ee70:	2b14      	cmp	r3, #20
 800ee72:	dd0f      	ble.n	800ee94 <__ieee754_pow+0x9c>
 800ee74:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800ee78:	fa22 f103 	lsr.w	r1, r2, r3
 800ee7c:	fa01 f303 	lsl.w	r3, r1, r3
 800ee80:	4293      	cmp	r3, r2
 800ee82:	f040 8498 	bne.w	800f7b6 <__ieee754_pow+0x9be>
 800ee86:	f001 0101 	and.w	r1, r1, #1
 800ee8a:	f1c1 0302 	rsb	r3, r1, #2
 800ee8e:	9300      	str	r3, [sp, #0]
 800ee90:	b182      	cbz	r2, 800eeb4 <__ieee754_pow+0xbc>
 800ee92:	e05e      	b.n	800ef52 <__ieee754_pow+0x15a>
 800ee94:	2a00      	cmp	r2, #0
 800ee96:	d15a      	bne.n	800ef4e <__ieee754_pow+0x156>
 800ee98:	f1c3 0314 	rsb	r3, r3, #20
 800ee9c:	fa45 f103 	asr.w	r1, r5, r3
 800eea0:	fa01 f303 	lsl.w	r3, r1, r3
 800eea4:	42ab      	cmp	r3, r5
 800eea6:	f040 8483 	bne.w	800f7b0 <__ieee754_pow+0x9b8>
 800eeaa:	f001 0101 	and.w	r1, r1, #1
 800eeae:	f1c1 0302 	rsb	r3, r1, #2
 800eeb2:	9300      	str	r3, [sp, #0]
 800eeb4:	4b59      	ldr	r3, [pc, #356]	; (800f01c <__ieee754_pow+0x224>)
 800eeb6:	429d      	cmp	r5, r3
 800eeb8:	d130      	bne.n	800ef1c <__ieee754_pow+0x124>
 800eeba:	2e00      	cmp	r6, #0
 800eebc:	f280 8474 	bge.w	800f7a8 <__ieee754_pow+0x9b0>
 800eec0:	463a      	mov	r2, r7
 800eec2:	4643      	mov	r3, r8
 800eec4:	2000      	movs	r0, #0
 800eec6:	4955      	ldr	r1, [pc, #340]	; (800f01c <__ieee754_pow+0x224>)
 800eec8:	f7f1 fc30 	bl	800072c <__aeabi_ddiv>
 800eecc:	e02f      	b.n	800ef2e <__ieee754_pow+0x136>
 800eece:	2300      	movs	r3, #0
 800eed0:	9300      	str	r3, [sp, #0]
 800eed2:	2a00      	cmp	r2, #0
 800eed4:	d13d      	bne.n	800ef52 <__ieee754_pow+0x15a>
 800eed6:	4b4e      	ldr	r3, [pc, #312]	; (800f010 <__ieee754_pow+0x218>)
 800eed8:	429d      	cmp	r5, r3
 800eeda:	d1eb      	bne.n	800eeb4 <__ieee754_pow+0xbc>
 800eedc:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800eee0:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800eee4:	ea53 030a 	orrs.w	r3, r3, sl
 800eee8:	f000 8454 	beq.w	800f794 <__ieee754_pow+0x99c>
 800eeec:	4b4c      	ldr	r3, [pc, #304]	; (800f020 <__ieee754_pow+0x228>)
 800eeee:	429c      	cmp	r4, r3
 800eef0:	dd0d      	ble.n	800ef0e <__ieee754_pow+0x116>
 800eef2:	2e00      	cmp	r6, #0
 800eef4:	f280 8454 	bge.w	800f7a0 <__ieee754_pow+0x9a8>
 800eef8:	f04f 0b00 	mov.w	fp, #0
 800eefc:	f04f 0c00 	mov.w	ip, #0
 800ef00:	4658      	mov	r0, fp
 800ef02:	4661      	mov	r1, ip
 800ef04:	b013      	add	sp, #76	; 0x4c
 800ef06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef0a:	2302      	movs	r3, #2
 800ef0c:	e7e0      	b.n	800eed0 <__ieee754_pow+0xd8>
 800ef0e:	2e00      	cmp	r6, #0
 800ef10:	daf2      	bge.n	800eef8 <__ieee754_pow+0x100>
 800ef12:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800ef16:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800ef1a:	e7f1      	b.n	800ef00 <__ieee754_pow+0x108>
 800ef1c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800ef20:	d108      	bne.n	800ef34 <__ieee754_pow+0x13c>
 800ef22:	463a      	mov	r2, r7
 800ef24:	4643      	mov	r3, r8
 800ef26:	4638      	mov	r0, r7
 800ef28:	4641      	mov	r1, r8
 800ef2a:	f7f1 fad5 	bl	80004d8 <__aeabi_dmul>
 800ef2e:	4683      	mov	fp, r0
 800ef30:	468c      	mov	ip, r1
 800ef32:	e7e5      	b.n	800ef00 <__ieee754_pow+0x108>
 800ef34:	4b3b      	ldr	r3, [pc, #236]	; (800f024 <__ieee754_pow+0x22c>)
 800ef36:	429e      	cmp	r6, r3
 800ef38:	d10b      	bne.n	800ef52 <__ieee754_pow+0x15a>
 800ef3a:	f1b9 0f00 	cmp.w	r9, #0
 800ef3e:	db08      	blt.n	800ef52 <__ieee754_pow+0x15a>
 800ef40:	4638      	mov	r0, r7
 800ef42:	4641      	mov	r1, r8
 800ef44:	b013      	add	sp, #76	; 0x4c
 800ef46:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef4a:	f000 bc6b 	b.w	800f824 <__ieee754_sqrt>
 800ef4e:	2300      	movs	r3, #0
 800ef50:	9300      	str	r3, [sp, #0]
 800ef52:	4638      	mov	r0, r7
 800ef54:	4641      	mov	r1, r8
 800ef56:	f000 fd11 	bl	800f97c <fabs>
 800ef5a:	4683      	mov	fp, r0
 800ef5c:	468c      	mov	ip, r1
 800ef5e:	f1ba 0f00 	cmp.w	sl, #0
 800ef62:	d129      	bne.n	800efb8 <__ieee754_pow+0x1c0>
 800ef64:	b124      	cbz	r4, 800ef70 <__ieee754_pow+0x178>
 800ef66:	4b2d      	ldr	r3, [pc, #180]	; (800f01c <__ieee754_pow+0x224>)
 800ef68:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800ef6c:	429a      	cmp	r2, r3
 800ef6e:	d123      	bne.n	800efb8 <__ieee754_pow+0x1c0>
 800ef70:	2e00      	cmp	r6, #0
 800ef72:	da07      	bge.n	800ef84 <__ieee754_pow+0x18c>
 800ef74:	465a      	mov	r2, fp
 800ef76:	4663      	mov	r3, ip
 800ef78:	2000      	movs	r0, #0
 800ef7a:	4928      	ldr	r1, [pc, #160]	; (800f01c <__ieee754_pow+0x224>)
 800ef7c:	f7f1 fbd6 	bl	800072c <__aeabi_ddiv>
 800ef80:	4683      	mov	fp, r0
 800ef82:	468c      	mov	ip, r1
 800ef84:	f1b9 0f00 	cmp.w	r9, #0
 800ef88:	daba      	bge.n	800ef00 <__ieee754_pow+0x108>
 800ef8a:	9b00      	ldr	r3, [sp, #0]
 800ef8c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ef90:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ef94:	4323      	orrs	r3, r4
 800ef96:	d108      	bne.n	800efaa <__ieee754_pow+0x1b2>
 800ef98:	465a      	mov	r2, fp
 800ef9a:	4663      	mov	r3, ip
 800ef9c:	4658      	mov	r0, fp
 800ef9e:	4661      	mov	r1, ip
 800efa0:	f7f1 f8e2 	bl	8000168 <__aeabi_dsub>
 800efa4:	4602      	mov	r2, r0
 800efa6:	460b      	mov	r3, r1
 800efa8:	e78e      	b.n	800eec8 <__ieee754_pow+0xd0>
 800efaa:	9b00      	ldr	r3, [sp, #0]
 800efac:	2b01      	cmp	r3, #1
 800efae:	d1a7      	bne.n	800ef00 <__ieee754_pow+0x108>
 800efb0:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800efb4:	469c      	mov	ip, r3
 800efb6:	e7a3      	b.n	800ef00 <__ieee754_pow+0x108>
 800efb8:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800efbc:	3b01      	subs	r3, #1
 800efbe:	930c      	str	r3, [sp, #48]	; 0x30
 800efc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800efc2:	9b00      	ldr	r3, [sp, #0]
 800efc4:	4313      	orrs	r3, r2
 800efc6:	d104      	bne.n	800efd2 <__ieee754_pow+0x1da>
 800efc8:	463a      	mov	r2, r7
 800efca:	4643      	mov	r3, r8
 800efcc:	4638      	mov	r0, r7
 800efce:	4641      	mov	r1, r8
 800efd0:	e7e6      	b.n	800efa0 <__ieee754_pow+0x1a8>
 800efd2:	4b15      	ldr	r3, [pc, #84]	; (800f028 <__ieee754_pow+0x230>)
 800efd4:	429d      	cmp	r5, r3
 800efd6:	f340 80f9 	ble.w	800f1cc <__ieee754_pow+0x3d4>
 800efda:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800efde:	429d      	cmp	r5, r3
 800efe0:	4b0f      	ldr	r3, [pc, #60]	; (800f020 <__ieee754_pow+0x228>)
 800efe2:	dd09      	ble.n	800eff8 <__ieee754_pow+0x200>
 800efe4:	429c      	cmp	r4, r3
 800efe6:	dc0c      	bgt.n	800f002 <__ieee754_pow+0x20a>
 800efe8:	2e00      	cmp	r6, #0
 800efea:	da85      	bge.n	800eef8 <__ieee754_pow+0x100>
 800efec:	a306      	add	r3, pc, #24	; (adr r3, 800f008 <__ieee754_pow+0x210>)
 800efee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eff2:	4610      	mov	r0, r2
 800eff4:	4619      	mov	r1, r3
 800eff6:	e798      	b.n	800ef2a <__ieee754_pow+0x132>
 800eff8:	429c      	cmp	r4, r3
 800effa:	dbf5      	blt.n	800efe8 <__ieee754_pow+0x1f0>
 800effc:	4b07      	ldr	r3, [pc, #28]	; (800f01c <__ieee754_pow+0x224>)
 800effe:	429c      	cmp	r4, r3
 800f000:	dd14      	ble.n	800f02c <__ieee754_pow+0x234>
 800f002:	2e00      	cmp	r6, #0
 800f004:	dcf2      	bgt.n	800efec <__ieee754_pow+0x1f4>
 800f006:	e777      	b.n	800eef8 <__ieee754_pow+0x100>
 800f008:	8800759c 	.word	0x8800759c
 800f00c:	7e37e43c 	.word	0x7e37e43c
 800f010:	7ff00000 	.word	0x7ff00000
 800f014:	0801089f 	.word	0x0801089f
 800f018:	433fffff 	.word	0x433fffff
 800f01c:	3ff00000 	.word	0x3ff00000
 800f020:	3fefffff 	.word	0x3fefffff
 800f024:	3fe00000 	.word	0x3fe00000
 800f028:	41e00000 	.word	0x41e00000
 800f02c:	4661      	mov	r1, ip
 800f02e:	2200      	movs	r2, #0
 800f030:	4658      	mov	r0, fp
 800f032:	4b61      	ldr	r3, [pc, #388]	; (800f1b8 <__ieee754_pow+0x3c0>)
 800f034:	f7f1 f898 	bl	8000168 <__aeabi_dsub>
 800f038:	a355      	add	r3, pc, #340	; (adr r3, 800f190 <__ieee754_pow+0x398>)
 800f03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f03e:	4604      	mov	r4, r0
 800f040:	460d      	mov	r5, r1
 800f042:	f7f1 fa49 	bl	80004d8 <__aeabi_dmul>
 800f046:	a354      	add	r3, pc, #336	; (adr r3, 800f198 <__ieee754_pow+0x3a0>)
 800f048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f04c:	4606      	mov	r6, r0
 800f04e:	460f      	mov	r7, r1
 800f050:	4620      	mov	r0, r4
 800f052:	4629      	mov	r1, r5
 800f054:	f7f1 fa40 	bl	80004d8 <__aeabi_dmul>
 800f058:	2200      	movs	r2, #0
 800f05a:	4682      	mov	sl, r0
 800f05c:	468b      	mov	fp, r1
 800f05e:	4620      	mov	r0, r4
 800f060:	4629      	mov	r1, r5
 800f062:	4b56      	ldr	r3, [pc, #344]	; (800f1bc <__ieee754_pow+0x3c4>)
 800f064:	f7f1 fa38 	bl	80004d8 <__aeabi_dmul>
 800f068:	4602      	mov	r2, r0
 800f06a:	460b      	mov	r3, r1
 800f06c:	a14c      	add	r1, pc, #304	; (adr r1, 800f1a0 <__ieee754_pow+0x3a8>)
 800f06e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f072:	f7f1 f879 	bl	8000168 <__aeabi_dsub>
 800f076:	4622      	mov	r2, r4
 800f078:	462b      	mov	r3, r5
 800f07a:	f7f1 fa2d 	bl	80004d8 <__aeabi_dmul>
 800f07e:	4602      	mov	r2, r0
 800f080:	460b      	mov	r3, r1
 800f082:	2000      	movs	r0, #0
 800f084:	494e      	ldr	r1, [pc, #312]	; (800f1c0 <__ieee754_pow+0x3c8>)
 800f086:	f7f1 f86f 	bl	8000168 <__aeabi_dsub>
 800f08a:	4622      	mov	r2, r4
 800f08c:	462b      	mov	r3, r5
 800f08e:	4680      	mov	r8, r0
 800f090:	4689      	mov	r9, r1
 800f092:	4620      	mov	r0, r4
 800f094:	4629      	mov	r1, r5
 800f096:	f7f1 fa1f 	bl	80004d8 <__aeabi_dmul>
 800f09a:	4602      	mov	r2, r0
 800f09c:	460b      	mov	r3, r1
 800f09e:	4640      	mov	r0, r8
 800f0a0:	4649      	mov	r1, r9
 800f0a2:	f7f1 fa19 	bl	80004d8 <__aeabi_dmul>
 800f0a6:	a340      	add	r3, pc, #256	; (adr r3, 800f1a8 <__ieee754_pow+0x3b0>)
 800f0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0ac:	f7f1 fa14 	bl	80004d8 <__aeabi_dmul>
 800f0b0:	4602      	mov	r2, r0
 800f0b2:	460b      	mov	r3, r1
 800f0b4:	4650      	mov	r0, sl
 800f0b6:	4659      	mov	r1, fp
 800f0b8:	f7f1 f856 	bl	8000168 <__aeabi_dsub>
 800f0bc:	f04f 0a00 	mov.w	sl, #0
 800f0c0:	4602      	mov	r2, r0
 800f0c2:	460b      	mov	r3, r1
 800f0c4:	4604      	mov	r4, r0
 800f0c6:	460d      	mov	r5, r1
 800f0c8:	4630      	mov	r0, r6
 800f0ca:	4639      	mov	r1, r7
 800f0cc:	f7f1 f84e 	bl	800016c <__adddf3>
 800f0d0:	4632      	mov	r2, r6
 800f0d2:	463b      	mov	r3, r7
 800f0d4:	4650      	mov	r0, sl
 800f0d6:	468b      	mov	fp, r1
 800f0d8:	f7f1 f846 	bl	8000168 <__aeabi_dsub>
 800f0dc:	4602      	mov	r2, r0
 800f0de:	460b      	mov	r3, r1
 800f0e0:	4620      	mov	r0, r4
 800f0e2:	4629      	mov	r1, r5
 800f0e4:	f7f1 f840 	bl	8000168 <__aeabi_dsub>
 800f0e8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f0ec:	9b00      	ldr	r3, [sp, #0]
 800f0ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f0f0:	3b01      	subs	r3, #1
 800f0f2:	4313      	orrs	r3, r2
 800f0f4:	f04f 0600 	mov.w	r6, #0
 800f0f8:	f04f 0200 	mov.w	r2, #0
 800f0fc:	bf0c      	ite	eq
 800f0fe:	4b31      	ldreq	r3, [pc, #196]	; (800f1c4 <__ieee754_pow+0x3cc>)
 800f100:	4b2d      	ldrne	r3, [pc, #180]	; (800f1b8 <__ieee754_pow+0x3c0>)
 800f102:	4604      	mov	r4, r0
 800f104:	460d      	mov	r5, r1
 800f106:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f10a:	e9cd 2300 	strd	r2, r3, [sp]
 800f10e:	4632      	mov	r2, r6
 800f110:	463b      	mov	r3, r7
 800f112:	f7f1 f829 	bl	8000168 <__aeabi_dsub>
 800f116:	4652      	mov	r2, sl
 800f118:	465b      	mov	r3, fp
 800f11a:	f7f1 f9dd 	bl	80004d8 <__aeabi_dmul>
 800f11e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f122:	4680      	mov	r8, r0
 800f124:	4689      	mov	r9, r1
 800f126:	4620      	mov	r0, r4
 800f128:	4629      	mov	r1, r5
 800f12a:	f7f1 f9d5 	bl	80004d8 <__aeabi_dmul>
 800f12e:	4602      	mov	r2, r0
 800f130:	460b      	mov	r3, r1
 800f132:	4640      	mov	r0, r8
 800f134:	4649      	mov	r1, r9
 800f136:	f7f1 f819 	bl	800016c <__adddf3>
 800f13a:	4632      	mov	r2, r6
 800f13c:	463b      	mov	r3, r7
 800f13e:	4680      	mov	r8, r0
 800f140:	4689      	mov	r9, r1
 800f142:	4650      	mov	r0, sl
 800f144:	4659      	mov	r1, fp
 800f146:	f7f1 f9c7 	bl	80004d8 <__aeabi_dmul>
 800f14a:	4604      	mov	r4, r0
 800f14c:	460d      	mov	r5, r1
 800f14e:	460b      	mov	r3, r1
 800f150:	4602      	mov	r2, r0
 800f152:	4649      	mov	r1, r9
 800f154:	4640      	mov	r0, r8
 800f156:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f15a:	f7f1 f807 	bl	800016c <__adddf3>
 800f15e:	4b1a      	ldr	r3, [pc, #104]	; (800f1c8 <__ieee754_pow+0x3d0>)
 800f160:	4682      	mov	sl, r0
 800f162:	4299      	cmp	r1, r3
 800f164:	460f      	mov	r7, r1
 800f166:	460e      	mov	r6, r1
 800f168:	f340 82ed 	ble.w	800f746 <__ieee754_pow+0x94e>
 800f16c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800f170:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800f174:	4303      	orrs	r3, r0
 800f176:	f000 81e7 	beq.w	800f548 <__ieee754_pow+0x750>
 800f17a:	a30d      	add	r3, pc, #52	; (adr r3, 800f1b0 <__ieee754_pow+0x3b8>)
 800f17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f180:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f184:	f7f1 f9a8 	bl	80004d8 <__aeabi_dmul>
 800f188:	a309      	add	r3, pc, #36	; (adr r3, 800f1b0 <__ieee754_pow+0x3b8>)
 800f18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f18e:	e6cc      	b.n	800ef2a <__ieee754_pow+0x132>
 800f190:	60000000 	.word	0x60000000
 800f194:	3ff71547 	.word	0x3ff71547
 800f198:	f85ddf44 	.word	0xf85ddf44
 800f19c:	3e54ae0b 	.word	0x3e54ae0b
 800f1a0:	55555555 	.word	0x55555555
 800f1a4:	3fd55555 	.word	0x3fd55555
 800f1a8:	652b82fe 	.word	0x652b82fe
 800f1ac:	3ff71547 	.word	0x3ff71547
 800f1b0:	8800759c 	.word	0x8800759c
 800f1b4:	7e37e43c 	.word	0x7e37e43c
 800f1b8:	3ff00000 	.word	0x3ff00000
 800f1bc:	3fd00000 	.word	0x3fd00000
 800f1c0:	3fe00000 	.word	0x3fe00000
 800f1c4:	bff00000 	.word	0xbff00000
 800f1c8:	408fffff 	.word	0x408fffff
 800f1cc:	4bd4      	ldr	r3, [pc, #848]	; (800f520 <__ieee754_pow+0x728>)
 800f1ce:	2200      	movs	r2, #0
 800f1d0:	ea09 0303 	and.w	r3, r9, r3
 800f1d4:	b943      	cbnz	r3, 800f1e8 <__ieee754_pow+0x3f0>
 800f1d6:	4658      	mov	r0, fp
 800f1d8:	4661      	mov	r1, ip
 800f1da:	4bd2      	ldr	r3, [pc, #840]	; (800f524 <__ieee754_pow+0x72c>)
 800f1dc:	f7f1 f97c 	bl	80004d8 <__aeabi_dmul>
 800f1e0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f1e4:	4683      	mov	fp, r0
 800f1e6:	460c      	mov	r4, r1
 800f1e8:	1523      	asrs	r3, r4, #20
 800f1ea:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f1ee:	4413      	add	r3, r2
 800f1f0:	930b      	str	r3, [sp, #44]	; 0x2c
 800f1f2:	4bcd      	ldr	r3, [pc, #820]	; (800f528 <__ieee754_pow+0x730>)
 800f1f4:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f1f8:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f1fc:	429c      	cmp	r4, r3
 800f1fe:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f202:	dd08      	ble.n	800f216 <__ieee754_pow+0x41e>
 800f204:	4bc9      	ldr	r3, [pc, #804]	; (800f52c <__ieee754_pow+0x734>)
 800f206:	429c      	cmp	r4, r3
 800f208:	f340 819c 	ble.w	800f544 <__ieee754_pow+0x74c>
 800f20c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f20e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f212:	3301      	adds	r3, #1
 800f214:	930b      	str	r3, [sp, #44]	; 0x2c
 800f216:	2600      	movs	r6, #0
 800f218:	00f3      	lsls	r3, r6, #3
 800f21a:	930d      	str	r3, [sp, #52]	; 0x34
 800f21c:	4bc4      	ldr	r3, [pc, #784]	; (800f530 <__ieee754_pow+0x738>)
 800f21e:	4658      	mov	r0, fp
 800f220:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f224:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f228:	4629      	mov	r1, r5
 800f22a:	461a      	mov	r2, r3
 800f22c:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800f230:	4623      	mov	r3, r4
 800f232:	f7f0 ff99 	bl	8000168 <__aeabi_dsub>
 800f236:	46da      	mov	sl, fp
 800f238:	462b      	mov	r3, r5
 800f23a:	4652      	mov	r2, sl
 800f23c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800f240:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f244:	f7f0 ff92 	bl	800016c <__adddf3>
 800f248:	4602      	mov	r2, r0
 800f24a:	460b      	mov	r3, r1
 800f24c:	2000      	movs	r0, #0
 800f24e:	49b9      	ldr	r1, [pc, #740]	; (800f534 <__ieee754_pow+0x73c>)
 800f250:	f7f1 fa6c 	bl	800072c <__aeabi_ddiv>
 800f254:	4602      	mov	r2, r0
 800f256:	460b      	mov	r3, r1
 800f258:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f25c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f260:	f7f1 f93a 	bl	80004d8 <__aeabi_dmul>
 800f264:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f268:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800f26c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f270:	2300      	movs	r3, #0
 800f272:	2200      	movs	r2, #0
 800f274:	46ab      	mov	fp, r5
 800f276:	106d      	asrs	r5, r5, #1
 800f278:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800f27c:	9304      	str	r3, [sp, #16]
 800f27e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800f282:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800f286:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800f28a:	4640      	mov	r0, r8
 800f28c:	4649      	mov	r1, r9
 800f28e:	4614      	mov	r4, r2
 800f290:	461d      	mov	r5, r3
 800f292:	f7f1 f921 	bl	80004d8 <__aeabi_dmul>
 800f296:	4602      	mov	r2, r0
 800f298:	460b      	mov	r3, r1
 800f29a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f29e:	f7f0 ff63 	bl	8000168 <__aeabi_dsub>
 800f2a2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f2a6:	4606      	mov	r6, r0
 800f2a8:	460f      	mov	r7, r1
 800f2aa:	4620      	mov	r0, r4
 800f2ac:	4629      	mov	r1, r5
 800f2ae:	f7f0 ff5b 	bl	8000168 <__aeabi_dsub>
 800f2b2:	4602      	mov	r2, r0
 800f2b4:	460b      	mov	r3, r1
 800f2b6:	4650      	mov	r0, sl
 800f2b8:	4659      	mov	r1, fp
 800f2ba:	f7f0 ff55 	bl	8000168 <__aeabi_dsub>
 800f2be:	4642      	mov	r2, r8
 800f2c0:	464b      	mov	r3, r9
 800f2c2:	f7f1 f909 	bl	80004d8 <__aeabi_dmul>
 800f2c6:	4602      	mov	r2, r0
 800f2c8:	460b      	mov	r3, r1
 800f2ca:	4630      	mov	r0, r6
 800f2cc:	4639      	mov	r1, r7
 800f2ce:	f7f0 ff4b 	bl	8000168 <__aeabi_dsub>
 800f2d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f2d6:	f7f1 f8ff 	bl	80004d8 <__aeabi_dmul>
 800f2da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f2de:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f2e2:	4610      	mov	r0, r2
 800f2e4:	4619      	mov	r1, r3
 800f2e6:	f7f1 f8f7 	bl	80004d8 <__aeabi_dmul>
 800f2ea:	a37b      	add	r3, pc, #492	; (adr r3, 800f4d8 <__ieee754_pow+0x6e0>)
 800f2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2f0:	4604      	mov	r4, r0
 800f2f2:	460d      	mov	r5, r1
 800f2f4:	f7f1 f8f0 	bl	80004d8 <__aeabi_dmul>
 800f2f8:	a379      	add	r3, pc, #484	; (adr r3, 800f4e0 <__ieee754_pow+0x6e8>)
 800f2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2fe:	f7f0 ff35 	bl	800016c <__adddf3>
 800f302:	4622      	mov	r2, r4
 800f304:	462b      	mov	r3, r5
 800f306:	f7f1 f8e7 	bl	80004d8 <__aeabi_dmul>
 800f30a:	a377      	add	r3, pc, #476	; (adr r3, 800f4e8 <__ieee754_pow+0x6f0>)
 800f30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f310:	f7f0 ff2c 	bl	800016c <__adddf3>
 800f314:	4622      	mov	r2, r4
 800f316:	462b      	mov	r3, r5
 800f318:	f7f1 f8de 	bl	80004d8 <__aeabi_dmul>
 800f31c:	a374      	add	r3, pc, #464	; (adr r3, 800f4f0 <__ieee754_pow+0x6f8>)
 800f31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f322:	f7f0 ff23 	bl	800016c <__adddf3>
 800f326:	4622      	mov	r2, r4
 800f328:	462b      	mov	r3, r5
 800f32a:	f7f1 f8d5 	bl	80004d8 <__aeabi_dmul>
 800f32e:	a372      	add	r3, pc, #456	; (adr r3, 800f4f8 <__ieee754_pow+0x700>)
 800f330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f334:	f7f0 ff1a 	bl	800016c <__adddf3>
 800f338:	4622      	mov	r2, r4
 800f33a:	462b      	mov	r3, r5
 800f33c:	f7f1 f8cc 	bl	80004d8 <__aeabi_dmul>
 800f340:	a36f      	add	r3, pc, #444	; (adr r3, 800f500 <__ieee754_pow+0x708>)
 800f342:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f346:	f7f0 ff11 	bl	800016c <__adddf3>
 800f34a:	4622      	mov	r2, r4
 800f34c:	4606      	mov	r6, r0
 800f34e:	460f      	mov	r7, r1
 800f350:	462b      	mov	r3, r5
 800f352:	4620      	mov	r0, r4
 800f354:	4629      	mov	r1, r5
 800f356:	f7f1 f8bf 	bl	80004d8 <__aeabi_dmul>
 800f35a:	4602      	mov	r2, r0
 800f35c:	460b      	mov	r3, r1
 800f35e:	4630      	mov	r0, r6
 800f360:	4639      	mov	r1, r7
 800f362:	f7f1 f8b9 	bl	80004d8 <__aeabi_dmul>
 800f366:	4604      	mov	r4, r0
 800f368:	460d      	mov	r5, r1
 800f36a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f36e:	4642      	mov	r2, r8
 800f370:	464b      	mov	r3, r9
 800f372:	f7f0 fefb 	bl	800016c <__adddf3>
 800f376:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f37a:	f7f1 f8ad 	bl	80004d8 <__aeabi_dmul>
 800f37e:	4622      	mov	r2, r4
 800f380:	462b      	mov	r3, r5
 800f382:	f7f0 fef3 	bl	800016c <__adddf3>
 800f386:	4642      	mov	r2, r8
 800f388:	4606      	mov	r6, r0
 800f38a:	460f      	mov	r7, r1
 800f38c:	464b      	mov	r3, r9
 800f38e:	4640      	mov	r0, r8
 800f390:	4649      	mov	r1, r9
 800f392:	f7f1 f8a1 	bl	80004d8 <__aeabi_dmul>
 800f396:	2200      	movs	r2, #0
 800f398:	4b67      	ldr	r3, [pc, #412]	; (800f538 <__ieee754_pow+0x740>)
 800f39a:	4682      	mov	sl, r0
 800f39c:	468b      	mov	fp, r1
 800f39e:	f7f0 fee5 	bl	800016c <__adddf3>
 800f3a2:	4632      	mov	r2, r6
 800f3a4:	463b      	mov	r3, r7
 800f3a6:	f7f0 fee1 	bl	800016c <__adddf3>
 800f3aa:	9c04      	ldr	r4, [sp, #16]
 800f3ac:	460d      	mov	r5, r1
 800f3ae:	4622      	mov	r2, r4
 800f3b0:	460b      	mov	r3, r1
 800f3b2:	4640      	mov	r0, r8
 800f3b4:	4649      	mov	r1, r9
 800f3b6:	f7f1 f88f 	bl	80004d8 <__aeabi_dmul>
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	4680      	mov	r8, r0
 800f3be:	4689      	mov	r9, r1
 800f3c0:	4620      	mov	r0, r4
 800f3c2:	4629      	mov	r1, r5
 800f3c4:	4b5c      	ldr	r3, [pc, #368]	; (800f538 <__ieee754_pow+0x740>)
 800f3c6:	f7f0 fecf 	bl	8000168 <__aeabi_dsub>
 800f3ca:	4652      	mov	r2, sl
 800f3cc:	465b      	mov	r3, fp
 800f3ce:	f7f0 fecb 	bl	8000168 <__aeabi_dsub>
 800f3d2:	4602      	mov	r2, r0
 800f3d4:	460b      	mov	r3, r1
 800f3d6:	4630      	mov	r0, r6
 800f3d8:	4639      	mov	r1, r7
 800f3da:	f7f0 fec5 	bl	8000168 <__aeabi_dsub>
 800f3de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f3e2:	f7f1 f879 	bl	80004d8 <__aeabi_dmul>
 800f3e6:	4622      	mov	r2, r4
 800f3e8:	4606      	mov	r6, r0
 800f3ea:	460f      	mov	r7, r1
 800f3ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f3f0:	462b      	mov	r3, r5
 800f3f2:	f7f1 f871 	bl	80004d8 <__aeabi_dmul>
 800f3f6:	4602      	mov	r2, r0
 800f3f8:	460b      	mov	r3, r1
 800f3fa:	4630      	mov	r0, r6
 800f3fc:	4639      	mov	r1, r7
 800f3fe:	f7f0 feb5 	bl	800016c <__adddf3>
 800f402:	4606      	mov	r6, r0
 800f404:	460f      	mov	r7, r1
 800f406:	4602      	mov	r2, r0
 800f408:	460b      	mov	r3, r1
 800f40a:	4640      	mov	r0, r8
 800f40c:	4649      	mov	r1, r9
 800f40e:	f7f0 fead 	bl	800016c <__adddf3>
 800f412:	a33d      	add	r3, pc, #244	; (adr r3, 800f508 <__ieee754_pow+0x710>)
 800f414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f418:	9c04      	ldr	r4, [sp, #16]
 800f41a:	460d      	mov	r5, r1
 800f41c:	4620      	mov	r0, r4
 800f41e:	f7f1 f85b 	bl	80004d8 <__aeabi_dmul>
 800f422:	4642      	mov	r2, r8
 800f424:	464b      	mov	r3, r9
 800f426:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f42a:	4620      	mov	r0, r4
 800f42c:	4629      	mov	r1, r5
 800f42e:	f7f0 fe9b 	bl	8000168 <__aeabi_dsub>
 800f432:	4602      	mov	r2, r0
 800f434:	460b      	mov	r3, r1
 800f436:	4630      	mov	r0, r6
 800f438:	4639      	mov	r1, r7
 800f43a:	f7f0 fe95 	bl	8000168 <__aeabi_dsub>
 800f43e:	a334      	add	r3, pc, #208	; (adr r3, 800f510 <__ieee754_pow+0x718>)
 800f440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f444:	f7f1 f848 	bl	80004d8 <__aeabi_dmul>
 800f448:	a333      	add	r3, pc, #204	; (adr r3, 800f518 <__ieee754_pow+0x720>)
 800f44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f44e:	4606      	mov	r6, r0
 800f450:	460f      	mov	r7, r1
 800f452:	4620      	mov	r0, r4
 800f454:	4629      	mov	r1, r5
 800f456:	f7f1 f83f 	bl	80004d8 <__aeabi_dmul>
 800f45a:	4602      	mov	r2, r0
 800f45c:	460b      	mov	r3, r1
 800f45e:	4630      	mov	r0, r6
 800f460:	4639      	mov	r1, r7
 800f462:	f7f0 fe83 	bl	800016c <__adddf3>
 800f466:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f468:	4b34      	ldr	r3, [pc, #208]	; (800f53c <__ieee754_pow+0x744>)
 800f46a:	4413      	add	r3, r2
 800f46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f470:	f7f0 fe7c 	bl	800016c <__adddf3>
 800f474:	4680      	mov	r8, r0
 800f476:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f478:	4689      	mov	r9, r1
 800f47a:	f7f0 ffc3 	bl	8000404 <__aeabi_i2d>
 800f47e:	4604      	mov	r4, r0
 800f480:	460d      	mov	r5, r1
 800f482:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f484:	4b2e      	ldr	r3, [pc, #184]	; (800f540 <__ieee754_pow+0x748>)
 800f486:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f48a:	4413      	add	r3, r2
 800f48c:	e9d3 6700 	ldrd	r6, r7, [r3]
 800f490:	4642      	mov	r2, r8
 800f492:	464b      	mov	r3, r9
 800f494:	f7f0 fe6a 	bl	800016c <__adddf3>
 800f498:	4632      	mov	r2, r6
 800f49a:	463b      	mov	r3, r7
 800f49c:	f7f0 fe66 	bl	800016c <__adddf3>
 800f4a0:	4622      	mov	r2, r4
 800f4a2:	462b      	mov	r3, r5
 800f4a4:	f7f0 fe62 	bl	800016c <__adddf3>
 800f4a8:	f8dd a010 	ldr.w	sl, [sp, #16]
 800f4ac:	4622      	mov	r2, r4
 800f4ae:	462b      	mov	r3, r5
 800f4b0:	4650      	mov	r0, sl
 800f4b2:	468b      	mov	fp, r1
 800f4b4:	f7f0 fe58 	bl	8000168 <__aeabi_dsub>
 800f4b8:	4632      	mov	r2, r6
 800f4ba:	463b      	mov	r3, r7
 800f4bc:	f7f0 fe54 	bl	8000168 <__aeabi_dsub>
 800f4c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f4c4:	f7f0 fe50 	bl	8000168 <__aeabi_dsub>
 800f4c8:	4602      	mov	r2, r0
 800f4ca:	460b      	mov	r3, r1
 800f4cc:	4640      	mov	r0, r8
 800f4ce:	4649      	mov	r1, r9
 800f4d0:	e608      	b.n	800f0e4 <__ieee754_pow+0x2ec>
 800f4d2:	bf00      	nop
 800f4d4:	f3af 8000 	nop.w
 800f4d8:	4a454eef 	.word	0x4a454eef
 800f4dc:	3fca7e28 	.word	0x3fca7e28
 800f4e0:	93c9db65 	.word	0x93c9db65
 800f4e4:	3fcd864a 	.word	0x3fcd864a
 800f4e8:	a91d4101 	.word	0xa91d4101
 800f4ec:	3fd17460 	.word	0x3fd17460
 800f4f0:	518f264d 	.word	0x518f264d
 800f4f4:	3fd55555 	.word	0x3fd55555
 800f4f8:	db6fabff 	.word	0xdb6fabff
 800f4fc:	3fdb6db6 	.word	0x3fdb6db6
 800f500:	33333303 	.word	0x33333303
 800f504:	3fe33333 	.word	0x3fe33333
 800f508:	e0000000 	.word	0xe0000000
 800f50c:	3feec709 	.word	0x3feec709
 800f510:	dc3a03fd 	.word	0xdc3a03fd
 800f514:	3feec709 	.word	0x3feec709
 800f518:	145b01f5 	.word	0x145b01f5
 800f51c:	be3e2fe0 	.word	0xbe3e2fe0
 800f520:	7ff00000 	.word	0x7ff00000
 800f524:	43400000 	.word	0x43400000
 800f528:	0003988e 	.word	0x0003988e
 800f52c:	000bb679 	.word	0x000bb679
 800f530:	080109b0 	.word	0x080109b0
 800f534:	3ff00000 	.word	0x3ff00000
 800f538:	40080000 	.word	0x40080000
 800f53c:	080109d0 	.word	0x080109d0
 800f540:	080109c0 	.word	0x080109c0
 800f544:	2601      	movs	r6, #1
 800f546:	e667      	b.n	800f218 <__ieee754_pow+0x420>
 800f548:	a39d      	add	r3, pc, #628	; (adr r3, 800f7c0 <__ieee754_pow+0x9c8>)
 800f54a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f54e:	4640      	mov	r0, r8
 800f550:	4649      	mov	r1, r9
 800f552:	f7f0 fe0b 	bl	800016c <__adddf3>
 800f556:	4622      	mov	r2, r4
 800f558:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f55c:	462b      	mov	r3, r5
 800f55e:	4650      	mov	r0, sl
 800f560:	4639      	mov	r1, r7
 800f562:	f7f0 fe01 	bl	8000168 <__aeabi_dsub>
 800f566:	4602      	mov	r2, r0
 800f568:	460b      	mov	r3, r1
 800f56a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f56e:	f7f1 fa43 	bl	80009f8 <__aeabi_dcmpgt>
 800f572:	2800      	cmp	r0, #0
 800f574:	f47f ae01 	bne.w	800f17a <__ieee754_pow+0x382>
 800f578:	4aa5      	ldr	r2, [pc, #660]	; (800f810 <__ieee754_pow+0xa18>)
 800f57a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800f57e:	4293      	cmp	r3, r2
 800f580:	f340 8103 	ble.w	800f78a <__ieee754_pow+0x992>
 800f584:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800f588:	2000      	movs	r0, #0
 800f58a:	151b      	asrs	r3, r3, #20
 800f58c:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800f590:	fa4a f303 	asr.w	r3, sl, r3
 800f594:	4433      	add	r3, r6
 800f596:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800f59a:	4f9e      	ldr	r7, [pc, #632]	; (800f814 <__ieee754_pow+0xa1c>)
 800f59c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800f5a0:	4117      	asrs	r7, r2
 800f5a2:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800f5a6:	ea23 0107 	bic.w	r1, r3, r7
 800f5aa:	f1c2 0214 	rsb	r2, r2, #20
 800f5ae:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800f5b2:	460b      	mov	r3, r1
 800f5b4:	fa4a fa02 	asr.w	sl, sl, r2
 800f5b8:	2e00      	cmp	r6, #0
 800f5ba:	4602      	mov	r2, r0
 800f5bc:	4629      	mov	r1, r5
 800f5be:	4620      	mov	r0, r4
 800f5c0:	bfb8      	it	lt
 800f5c2:	f1ca 0a00 	rsblt	sl, sl, #0
 800f5c6:	f7f0 fdcf 	bl	8000168 <__aeabi_dsub>
 800f5ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f5ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f5d2:	2400      	movs	r4, #0
 800f5d4:	4642      	mov	r2, r8
 800f5d6:	464b      	mov	r3, r9
 800f5d8:	f7f0 fdc8 	bl	800016c <__adddf3>
 800f5dc:	a37a      	add	r3, pc, #488	; (adr r3, 800f7c8 <__ieee754_pow+0x9d0>)
 800f5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5e2:	4620      	mov	r0, r4
 800f5e4:	460d      	mov	r5, r1
 800f5e6:	f7f0 ff77 	bl	80004d8 <__aeabi_dmul>
 800f5ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f5ee:	4606      	mov	r6, r0
 800f5f0:	460f      	mov	r7, r1
 800f5f2:	4620      	mov	r0, r4
 800f5f4:	4629      	mov	r1, r5
 800f5f6:	f7f0 fdb7 	bl	8000168 <__aeabi_dsub>
 800f5fa:	4602      	mov	r2, r0
 800f5fc:	460b      	mov	r3, r1
 800f5fe:	4640      	mov	r0, r8
 800f600:	4649      	mov	r1, r9
 800f602:	f7f0 fdb1 	bl	8000168 <__aeabi_dsub>
 800f606:	a372      	add	r3, pc, #456	; (adr r3, 800f7d0 <__ieee754_pow+0x9d8>)
 800f608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f60c:	f7f0 ff64 	bl	80004d8 <__aeabi_dmul>
 800f610:	a371      	add	r3, pc, #452	; (adr r3, 800f7d8 <__ieee754_pow+0x9e0>)
 800f612:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f616:	4680      	mov	r8, r0
 800f618:	4689      	mov	r9, r1
 800f61a:	4620      	mov	r0, r4
 800f61c:	4629      	mov	r1, r5
 800f61e:	f7f0 ff5b 	bl	80004d8 <__aeabi_dmul>
 800f622:	4602      	mov	r2, r0
 800f624:	460b      	mov	r3, r1
 800f626:	4640      	mov	r0, r8
 800f628:	4649      	mov	r1, r9
 800f62a:	f7f0 fd9f 	bl	800016c <__adddf3>
 800f62e:	4604      	mov	r4, r0
 800f630:	460d      	mov	r5, r1
 800f632:	4602      	mov	r2, r0
 800f634:	460b      	mov	r3, r1
 800f636:	4630      	mov	r0, r6
 800f638:	4639      	mov	r1, r7
 800f63a:	f7f0 fd97 	bl	800016c <__adddf3>
 800f63e:	4632      	mov	r2, r6
 800f640:	463b      	mov	r3, r7
 800f642:	4680      	mov	r8, r0
 800f644:	4689      	mov	r9, r1
 800f646:	f7f0 fd8f 	bl	8000168 <__aeabi_dsub>
 800f64a:	4602      	mov	r2, r0
 800f64c:	460b      	mov	r3, r1
 800f64e:	4620      	mov	r0, r4
 800f650:	4629      	mov	r1, r5
 800f652:	f7f0 fd89 	bl	8000168 <__aeabi_dsub>
 800f656:	4642      	mov	r2, r8
 800f658:	4606      	mov	r6, r0
 800f65a:	460f      	mov	r7, r1
 800f65c:	464b      	mov	r3, r9
 800f65e:	4640      	mov	r0, r8
 800f660:	4649      	mov	r1, r9
 800f662:	f7f0 ff39 	bl	80004d8 <__aeabi_dmul>
 800f666:	a35e      	add	r3, pc, #376	; (adr r3, 800f7e0 <__ieee754_pow+0x9e8>)
 800f668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f66c:	4604      	mov	r4, r0
 800f66e:	460d      	mov	r5, r1
 800f670:	f7f0 ff32 	bl	80004d8 <__aeabi_dmul>
 800f674:	a35c      	add	r3, pc, #368	; (adr r3, 800f7e8 <__ieee754_pow+0x9f0>)
 800f676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f67a:	f7f0 fd75 	bl	8000168 <__aeabi_dsub>
 800f67e:	4622      	mov	r2, r4
 800f680:	462b      	mov	r3, r5
 800f682:	f7f0 ff29 	bl	80004d8 <__aeabi_dmul>
 800f686:	a35a      	add	r3, pc, #360	; (adr r3, 800f7f0 <__ieee754_pow+0x9f8>)
 800f688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f68c:	f7f0 fd6e 	bl	800016c <__adddf3>
 800f690:	4622      	mov	r2, r4
 800f692:	462b      	mov	r3, r5
 800f694:	f7f0 ff20 	bl	80004d8 <__aeabi_dmul>
 800f698:	a357      	add	r3, pc, #348	; (adr r3, 800f7f8 <__ieee754_pow+0xa00>)
 800f69a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f69e:	f7f0 fd63 	bl	8000168 <__aeabi_dsub>
 800f6a2:	4622      	mov	r2, r4
 800f6a4:	462b      	mov	r3, r5
 800f6a6:	f7f0 ff17 	bl	80004d8 <__aeabi_dmul>
 800f6aa:	a355      	add	r3, pc, #340	; (adr r3, 800f800 <__ieee754_pow+0xa08>)
 800f6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6b0:	f7f0 fd5c 	bl	800016c <__adddf3>
 800f6b4:	4622      	mov	r2, r4
 800f6b6:	462b      	mov	r3, r5
 800f6b8:	f7f0 ff0e 	bl	80004d8 <__aeabi_dmul>
 800f6bc:	4602      	mov	r2, r0
 800f6be:	460b      	mov	r3, r1
 800f6c0:	4640      	mov	r0, r8
 800f6c2:	4649      	mov	r1, r9
 800f6c4:	f7f0 fd50 	bl	8000168 <__aeabi_dsub>
 800f6c8:	4604      	mov	r4, r0
 800f6ca:	460d      	mov	r5, r1
 800f6cc:	4602      	mov	r2, r0
 800f6ce:	460b      	mov	r3, r1
 800f6d0:	4640      	mov	r0, r8
 800f6d2:	4649      	mov	r1, r9
 800f6d4:	f7f0 ff00 	bl	80004d8 <__aeabi_dmul>
 800f6d8:	2200      	movs	r2, #0
 800f6da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f6de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f6e2:	4620      	mov	r0, r4
 800f6e4:	4629      	mov	r1, r5
 800f6e6:	f7f0 fd3f 	bl	8000168 <__aeabi_dsub>
 800f6ea:	4602      	mov	r2, r0
 800f6ec:	460b      	mov	r3, r1
 800f6ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f6f2:	f7f1 f81b 	bl	800072c <__aeabi_ddiv>
 800f6f6:	4632      	mov	r2, r6
 800f6f8:	4604      	mov	r4, r0
 800f6fa:	460d      	mov	r5, r1
 800f6fc:	463b      	mov	r3, r7
 800f6fe:	4640      	mov	r0, r8
 800f700:	4649      	mov	r1, r9
 800f702:	f7f0 fee9 	bl	80004d8 <__aeabi_dmul>
 800f706:	4632      	mov	r2, r6
 800f708:	463b      	mov	r3, r7
 800f70a:	f7f0 fd2f 	bl	800016c <__adddf3>
 800f70e:	4602      	mov	r2, r0
 800f710:	460b      	mov	r3, r1
 800f712:	4620      	mov	r0, r4
 800f714:	4629      	mov	r1, r5
 800f716:	f7f0 fd27 	bl	8000168 <__aeabi_dsub>
 800f71a:	4642      	mov	r2, r8
 800f71c:	464b      	mov	r3, r9
 800f71e:	f7f0 fd23 	bl	8000168 <__aeabi_dsub>
 800f722:	4602      	mov	r2, r0
 800f724:	460b      	mov	r3, r1
 800f726:	2000      	movs	r0, #0
 800f728:	493b      	ldr	r1, [pc, #236]	; (800f818 <__ieee754_pow+0xa20>)
 800f72a:	f7f0 fd1d 	bl	8000168 <__aeabi_dsub>
 800f72e:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800f732:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800f736:	da2b      	bge.n	800f790 <__ieee754_pow+0x998>
 800f738:	4652      	mov	r2, sl
 800f73a:	f000 f9b9 	bl	800fab0 <scalbn>
 800f73e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f742:	f7ff bbf2 	b.w	800ef2a <__ieee754_pow+0x132>
 800f746:	4b35      	ldr	r3, [pc, #212]	; (800f81c <__ieee754_pow+0xa24>)
 800f748:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800f74c:	429f      	cmp	r7, r3
 800f74e:	f77f af13 	ble.w	800f578 <__ieee754_pow+0x780>
 800f752:	4b33      	ldr	r3, [pc, #204]	; (800f820 <__ieee754_pow+0xa28>)
 800f754:	440b      	add	r3, r1
 800f756:	4303      	orrs	r3, r0
 800f758:	d00b      	beq.n	800f772 <__ieee754_pow+0x97a>
 800f75a:	a32b      	add	r3, pc, #172	; (adr r3, 800f808 <__ieee754_pow+0xa10>)
 800f75c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f760:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f764:	f7f0 feb8 	bl	80004d8 <__aeabi_dmul>
 800f768:	a327      	add	r3, pc, #156	; (adr r3, 800f808 <__ieee754_pow+0xa10>)
 800f76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f76e:	f7ff bbdc 	b.w	800ef2a <__ieee754_pow+0x132>
 800f772:	4622      	mov	r2, r4
 800f774:	462b      	mov	r3, r5
 800f776:	f7f0 fcf7 	bl	8000168 <__aeabi_dsub>
 800f77a:	4642      	mov	r2, r8
 800f77c:	464b      	mov	r3, r9
 800f77e:	f7f1 f931 	bl	80009e4 <__aeabi_dcmpge>
 800f782:	2800      	cmp	r0, #0
 800f784:	f43f aef8 	beq.w	800f578 <__ieee754_pow+0x780>
 800f788:	e7e7      	b.n	800f75a <__ieee754_pow+0x962>
 800f78a:	f04f 0a00 	mov.w	sl, #0
 800f78e:	e71e      	b.n	800f5ce <__ieee754_pow+0x7d6>
 800f790:	4621      	mov	r1, r4
 800f792:	e7d4      	b.n	800f73e <__ieee754_pow+0x946>
 800f794:	f04f 0b00 	mov.w	fp, #0
 800f798:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f818 <__ieee754_pow+0xa20>
 800f79c:	f7ff bbb0 	b.w	800ef00 <__ieee754_pow+0x108>
 800f7a0:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800f7a4:	f7ff bbac 	b.w	800ef00 <__ieee754_pow+0x108>
 800f7a8:	4638      	mov	r0, r7
 800f7aa:	4641      	mov	r1, r8
 800f7ac:	f7ff bbbf 	b.w	800ef2e <__ieee754_pow+0x136>
 800f7b0:	9200      	str	r2, [sp, #0]
 800f7b2:	f7ff bb7f 	b.w	800eeb4 <__ieee754_pow+0xbc>
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	f7ff bb69 	b.w	800ee8e <__ieee754_pow+0x96>
 800f7bc:	f3af 8000 	nop.w
 800f7c0:	652b82fe 	.word	0x652b82fe
 800f7c4:	3c971547 	.word	0x3c971547
 800f7c8:	00000000 	.word	0x00000000
 800f7cc:	3fe62e43 	.word	0x3fe62e43
 800f7d0:	fefa39ef 	.word	0xfefa39ef
 800f7d4:	3fe62e42 	.word	0x3fe62e42
 800f7d8:	0ca86c39 	.word	0x0ca86c39
 800f7dc:	be205c61 	.word	0xbe205c61
 800f7e0:	72bea4d0 	.word	0x72bea4d0
 800f7e4:	3e663769 	.word	0x3e663769
 800f7e8:	c5d26bf1 	.word	0xc5d26bf1
 800f7ec:	3ebbbd41 	.word	0x3ebbbd41
 800f7f0:	af25de2c 	.word	0xaf25de2c
 800f7f4:	3f11566a 	.word	0x3f11566a
 800f7f8:	16bebd93 	.word	0x16bebd93
 800f7fc:	3f66c16c 	.word	0x3f66c16c
 800f800:	5555553e 	.word	0x5555553e
 800f804:	3fc55555 	.word	0x3fc55555
 800f808:	c2f8f359 	.word	0xc2f8f359
 800f80c:	01a56e1f 	.word	0x01a56e1f
 800f810:	3fe00000 	.word	0x3fe00000
 800f814:	000fffff 	.word	0x000fffff
 800f818:	3ff00000 	.word	0x3ff00000
 800f81c:	4090cbff 	.word	0x4090cbff
 800f820:	3f6f3400 	.word	0x3f6f3400

0800f824 <__ieee754_sqrt>:
 800f824:	f8df c150 	ldr.w	ip, [pc, #336]	; 800f978 <__ieee754_sqrt+0x154>
 800f828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f82c:	ea3c 0c01 	bics.w	ip, ip, r1
 800f830:	460b      	mov	r3, r1
 800f832:	4606      	mov	r6, r0
 800f834:	460d      	mov	r5, r1
 800f836:	460a      	mov	r2, r1
 800f838:	4607      	mov	r7, r0
 800f83a:	4604      	mov	r4, r0
 800f83c:	d10e      	bne.n	800f85c <__ieee754_sqrt+0x38>
 800f83e:	4602      	mov	r2, r0
 800f840:	f7f0 fe4a 	bl	80004d8 <__aeabi_dmul>
 800f844:	4602      	mov	r2, r0
 800f846:	460b      	mov	r3, r1
 800f848:	4630      	mov	r0, r6
 800f84a:	4629      	mov	r1, r5
 800f84c:	f7f0 fc8e 	bl	800016c <__adddf3>
 800f850:	4606      	mov	r6, r0
 800f852:	460d      	mov	r5, r1
 800f854:	4630      	mov	r0, r6
 800f856:	4629      	mov	r1, r5
 800f858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f85c:	2900      	cmp	r1, #0
 800f85e:	dc0d      	bgt.n	800f87c <__ieee754_sqrt+0x58>
 800f860:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800f864:	ea5c 0707 	orrs.w	r7, ip, r7
 800f868:	d0f4      	beq.n	800f854 <__ieee754_sqrt+0x30>
 800f86a:	b139      	cbz	r1, 800f87c <__ieee754_sqrt+0x58>
 800f86c:	4602      	mov	r2, r0
 800f86e:	f7f0 fc7b 	bl	8000168 <__aeabi_dsub>
 800f872:	4602      	mov	r2, r0
 800f874:	460b      	mov	r3, r1
 800f876:	f7f0 ff59 	bl	800072c <__aeabi_ddiv>
 800f87a:	e7e9      	b.n	800f850 <__ieee754_sqrt+0x2c>
 800f87c:	1512      	asrs	r2, r2, #20
 800f87e:	d074      	beq.n	800f96a <__ieee754_sqrt+0x146>
 800f880:	2000      	movs	r0, #0
 800f882:	07d5      	lsls	r5, r2, #31
 800f884:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f888:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800f88c:	bf5e      	ittt	pl
 800f88e:	0fe3      	lsrpl	r3, r4, #31
 800f890:	0064      	lslpl	r4, r4, #1
 800f892:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800f896:	0fe3      	lsrs	r3, r4, #31
 800f898:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800f89c:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800f8a0:	2516      	movs	r5, #22
 800f8a2:	4601      	mov	r1, r0
 800f8a4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800f8a8:	1076      	asrs	r6, r6, #1
 800f8aa:	0064      	lsls	r4, r4, #1
 800f8ac:	188f      	adds	r7, r1, r2
 800f8ae:	429f      	cmp	r7, r3
 800f8b0:	bfde      	ittt	le
 800f8b2:	1bdb      	suble	r3, r3, r7
 800f8b4:	18b9      	addle	r1, r7, r2
 800f8b6:	1880      	addle	r0, r0, r2
 800f8b8:	005b      	lsls	r3, r3, #1
 800f8ba:	3d01      	subs	r5, #1
 800f8bc:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800f8c0:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800f8c4:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800f8c8:	d1f0      	bne.n	800f8ac <__ieee754_sqrt+0x88>
 800f8ca:	462a      	mov	r2, r5
 800f8cc:	f04f 0e20 	mov.w	lr, #32
 800f8d0:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800f8d4:	428b      	cmp	r3, r1
 800f8d6:	eb07 0c05 	add.w	ip, r7, r5
 800f8da:	dc02      	bgt.n	800f8e2 <__ieee754_sqrt+0xbe>
 800f8dc:	d113      	bne.n	800f906 <__ieee754_sqrt+0xe2>
 800f8de:	45a4      	cmp	ip, r4
 800f8e0:	d811      	bhi.n	800f906 <__ieee754_sqrt+0xe2>
 800f8e2:	f1bc 0f00 	cmp.w	ip, #0
 800f8e6:	eb0c 0507 	add.w	r5, ip, r7
 800f8ea:	da43      	bge.n	800f974 <__ieee754_sqrt+0x150>
 800f8ec:	2d00      	cmp	r5, #0
 800f8ee:	db41      	blt.n	800f974 <__ieee754_sqrt+0x150>
 800f8f0:	f101 0801 	add.w	r8, r1, #1
 800f8f4:	1a5b      	subs	r3, r3, r1
 800f8f6:	4641      	mov	r1, r8
 800f8f8:	45a4      	cmp	ip, r4
 800f8fa:	bf88      	it	hi
 800f8fc:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f900:	eba4 040c 	sub.w	r4, r4, ip
 800f904:	443a      	add	r2, r7
 800f906:	005b      	lsls	r3, r3, #1
 800f908:	f1be 0e01 	subs.w	lr, lr, #1
 800f90c:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800f910:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800f914:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800f918:	d1dc      	bne.n	800f8d4 <__ieee754_sqrt+0xb0>
 800f91a:	4323      	orrs	r3, r4
 800f91c:	d006      	beq.n	800f92c <__ieee754_sqrt+0x108>
 800f91e:	1c54      	adds	r4, r2, #1
 800f920:	bf0b      	itete	eq
 800f922:	4672      	moveq	r2, lr
 800f924:	3201      	addne	r2, #1
 800f926:	3001      	addeq	r0, #1
 800f928:	f022 0201 	bicne.w	r2, r2, #1
 800f92c:	1043      	asrs	r3, r0, #1
 800f92e:	07c1      	lsls	r1, r0, #31
 800f930:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800f934:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800f938:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800f93c:	bf48      	it	mi
 800f93e:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800f942:	4610      	mov	r0, r2
 800f944:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800f948:	e782      	b.n	800f850 <__ieee754_sqrt+0x2c>
 800f94a:	0ae3      	lsrs	r3, r4, #11
 800f94c:	3915      	subs	r1, #21
 800f94e:	0564      	lsls	r4, r4, #21
 800f950:	2b00      	cmp	r3, #0
 800f952:	d0fa      	beq.n	800f94a <__ieee754_sqrt+0x126>
 800f954:	02de      	lsls	r6, r3, #11
 800f956:	d50a      	bpl.n	800f96e <__ieee754_sqrt+0x14a>
 800f958:	f1c2 0020 	rsb	r0, r2, #32
 800f95c:	fa24 f000 	lsr.w	r0, r4, r0
 800f960:	1e55      	subs	r5, r2, #1
 800f962:	4094      	lsls	r4, r2
 800f964:	4303      	orrs	r3, r0
 800f966:	1b4a      	subs	r2, r1, r5
 800f968:	e78a      	b.n	800f880 <__ieee754_sqrt+0x5c>
 800f96a:	4611      	mov	r1, r2
 800f96c:	e7f0      	b.n	800f950 <__ieee754_sqrt+0x12c>
 800f96e:	005b      	lsls	r3, r3, #1
 800f970:	3201      	adds	r2, #1
 800f972:	e7ef      	b.n	800f954 <__ieee754_sqrt+0x130>
 800f974:	4688      	mov	r8, r1
 800f976:	e7bd      	b.n	800f8f4 <__ieee754_sqrt+0xd0>
 800f978:	7ff00000 	.word	0x7ff00000

0800f97c <fabs>:
 800f97c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f980:	4770      	bx	lr

0800f982 <finite>:
 800f982:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800f986:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800f98a:	0fc0      	lsrs	r0, r0, #31
 800f98c:	4770      	bx	lr
	...

0800f990 <nan>:
 800f990:	2000      	movs	r0, #0
 800f992:	4901      	ldr	r1, [pc, #4]	; (800f998 <nan+0x8>)
 800f994:	4770      	bx	lr
 800f996:	bf00      	nop
 800f998:	7ff80000 	.word	0x7ff80000

0800f99c <rint>:
 800f99c:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 800f9a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f9a2:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 800f9a6:	2f13      	cmp	r7, #19
 800f9a8:	4602      	mov	r2, r0
 800f9aa:	460b      	mov	r3, r1
 800f9ac:	460c      	mov	r4, r1
 800f9ae:	4605      	mov	r5, r0
 800f9b0:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800f9b4:	dc59      	bgt.n	800fa6a <rint+0xce>
 800f9b6:	2f00      	cmp	r7, #0
 800f9b8:	da2a      	bge.n	800fa10 <rint+0x74>
 800f9ba:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f9be:	4301      	orrs	r1, r0
 800f9c0:	d022      	beq.n	800fa08 <rint+0x6c>
 800f9c2:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800f9c6:	4301      	orrs	r1, r0
 800f9c8:	424d      	negs	r5, r1
 800f9ca:	430d      	orrs	r5, r1
 800f9cc:	4936      	ldr	r1, [pc, #216]	; (800faa8 <rint+0x10c>)
 800f9ce:	0c5c      	lsrs	r4, r3, #17
 800f9d0:	0b2d      	lsrs	r5, r5, #12
 800f9d2:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 800f9d6:	0464      	lsls	r4, r4, #17
 800f9d8:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f9dc:	ea45 0304 	orr.w	r3, r5, r4
 800f9e0:	e9d1 4500 	ldrd	r4, r5, [r1]
 800f9e4:	4620      	mov	r0, r4
 800f9e6:	4629      	mov	r1, r5
 800f9e8:	f7f0 fbc0 	bl	800016c <__adddf3>
 800f9ec:	e9cd 0100 	strd	r0, r1, [sp]
 800f9f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f9f4:	462b      	mov	r3, r5
 800f9f6:	4622      	mov	r2, r4
 800f9f8:	f7f0 fbb6 	bl	8000168 <__aeabi_dsub>
 800f9fc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fa00:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 800fa04:	4602      	mov	r2, r0
 800fa06:	460b      	mov	r3, r1
 800fa08:	4610      	mov	r0, r2
 800fa0a:	4619      	mov	r1, r3
 800fa0c:	b003      	add	sp, #12
 800fa0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa10:	4926      	ldr	r1, [pc, #152]	; (800faac <rint+0x110>)
 800fa12:	4139      	asrs	r1, r7
 800fa14:	ea03 0001 	and.w	r0, r3, r1
 800fa18:	4310      	orrs	r0, r2
 800fa1a:	d0f5      	beq.n	800fa08 <rint+0x6c>
 800fa1c:	084b      	lsrs	r3, r1, #1
 800fa1e:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 800fa22:	ea52 0501 	orrs.w	r5, r2, r1
 800fa26:	d00c      	beq.n	800fa42 <rint+0xa6>
 800fa28:	ea24 0303 	bic.w	r3, r4, r3
 800fa2c:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800fa30:	2f13      	cmp	r7, #19
 800fa32:	bf0c      	ite	eq
 800fa34:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800fa38:	2500      	movne	r5, #0
 800fa3a:	fa44 f707 	asr.w	r7, r4, r7
 800fa3e:	ea43 0407 	orr.w	r4, r3, r7
 800fa42:	4919      	ldr	r1, [pc, #100]	; (800faa8 <rint+0x10c>)
 800fa44:	4623      	mov	r3, r4
 800fa46:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800fa4a:	462a      	mov	r2, r5
 800fa4c:	e9d6 4500 	ldrd	r4, r5, [r6]
 800fa50:	4620      	mov	r0, r4
 800fa52:	4629      	mov	r1, r5
 800fa54:	f7f0 fb8a 	bl	800016c <__adddf3>
 800fa58:	e9cd 0100 	strd	r0, r1, [sp]
 800fa5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa60:	4622      	mov	r2, r4
 800fa62:	462b      	mov	r3, r5
 800fa64:	f7f0 fb80 	bl	8000168 <__aeabi_dsub>
 800fa68:	e7cc      	b.n	800fa04 <rint+0x68>
 800fa6a:	2f33      	cmp	r7, #51	; 0x33
 800fa6c:	dd05      	ble.n	800fa7a <rint+0xde>
 800fa6e:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800fa72:	d1c9      	bne.n	800fa08 <rint+0x6c>
 800fa74:	f7f0 fb7a 	bl	800016c <__adddf3>
 800fa78:	e7c4      	b.n	800fa04 <rint+0x68>
 800fa7a:	f04f 31ff 	mov.w	r1, #4294967295
 800fa7e:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 800fa82:	fa21 f10c 	lsr.w	r1, r1, ip
 800fa86:	4208      	tst	r0, r1
 800fa88:	d0be      	beq.n	800fa08 <rint+0x6c>
 800fa8a:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 800fa8e:	bf18      	it	ne
 800fa90:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 800fa94:	ea4f 0351 	mov.w	r3, r1, lsr #1
 800fa98:	bf1e      	ittt	ne
 800fa9a:	ea20 0303 	bicne.w	r3, r0, r3
 800fa9e:	fa45 fc0c 	asrne.w	ip, r5, ip
 800faa2:	ea43 050c 	orrne.w	r5, r3, ip
 800faa6:	e7cc      	b.n	800fa42 <rint+0xa6>
 800faa8:	080109e0 	.word	0x080109e0
 800faac:	000fffff 	.word	0x000fffff

0800fab0 <scalbn>:
 800fab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fab2:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800fab6:	4604      	mov	r4, r0
 800fab8:	460d      	mov	r5, r1
 800faba:	4617      	mov	r7, r2
 800fabc:	460b      	mov	r3, r1
 800fabe:	b996      	cbnz	r6, 800fae6 <scalbn+0x36>
 800fac0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fac4:	4303      	orrs	r3, r0
 800fac6:	d039      	beq.n	800fb3c <scalbn+0x8c>
 800fac8:	4b35      	ldr	r3, [pc, #212]	; (800fba0 <scalbn+0xf0>)
 800faca:	2200      	movs	r2, #0
 800facc:	f7f0 fd04 	bl	80004d8 <__aeabi_dmul>
 800fad0:	4b34      	ldr	r3, [pc, #208]	; (800fba4 <scalbn+0xf4>)
 800fad2:	4604      	mov	r4, r0
 800fad4:	429f      	cmp	r7, r3
 800fad6:	460d      	mov	r5, r1
 800fad8:	da0f      	bge.n	800fafa <scalbn+0x4a>
 800fada:	a32d      	add	r3, pc, #180	; (adr r3, 800fb90 <scalbn+0xe0>)
 800fadc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fae0:	f7f0 fcfa 	bl	80004d8 <__aeabi_dmul>
 800fae4:	e006      	b.n	800faf4 <scalbn+0x44>
 800fae6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800faea:	4296      	cmp	r6, r2
 800faec:	d10a      	bne.n	800fb04 <scalbn+0x54>
 800faee:	4602      	mov	r2, r0
 800faf0:	f7f0 fb3c 	bl	800016c <__adddf3>
 800faf4:	4604      	mov	r4, r0
 800faf6:	460d      	mov	r5, r1
 800faf8:	e020      	b.n	800fb3c <scalbn+0x8c>
 800fafa:	460b      	mov	r3, r1
 800fafc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800fb00:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800fb04:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800fb08:	19b9      	adds	r1, r7, r6
 800fb0a:	4291      	cmp	r1, r2
 800fb0c:	dd0e      	ble.n	800fb2c <scalbn+0x7c>
 800fb0e:	a322      	add	r3, pc, #136	; (adr r3, 800fb98 <scalbn+0xe8>)
 800fb10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb14:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800fb18:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800fb1c:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800fb20:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800fb24:	4820      	ldr	r0, [pc, #128]	; (800fba8 <scalbn+0xf8>)
 800fb26:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800fb2a:	e7d9      	b.n	800fae0 <scalbn+0x30>
 800fb2c:	2900      	cmp	r1, #0
 800fb2e:	dd08      	ble.n	800fb42 <scalbn+0x92>
 800fb30:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fb34:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fb38:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800fb3c:	4620      	mov	r0, r4
 800fb3e:	4629      	mov	r1, r5
 800fb40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb42:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800fb46:	da16      	bge.n	800fb76 <scalbn+0xc6>
 800fb48:	f24c 3350 	movw	r3, #50000	; 0xc350
 800fb4c:	429f      	cmp	r7, r3
 800fb4e:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800fb52:	dd08      	ble.n	800fb66 <scalbn+0xb6>
 800fb54:	4c15      	ldr	r4, [pc, #84]	; (800fbac <scalbn+0xfc>)
 800fb56:	4814      	ldr	r0, [pc, #80]	; (800fba8 <scalbn+0xf8>)
 800fb58:	f363 74df 	bfi	r4, r3, #31, #1
 800fb5c:	a30e      	add	r3, pc, #56	; (adr r3, 800fb98 <scalbn+0xe8>)
 800fb5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb62:	4621      	mov	r1, r4
 800fb64:	e7bc      	b.n	800fae0 <scalbn+0x30>
 800fb66:	4c12      	ldr	r4, [pc, #72]	; (800fbb0 <scalbn+0x100>)
 800fb68:	4812      	ldr	r0, [pc, #72]	; (800fbb4 <scalbn+0x104>)
 800fb6a:	f363 74df 	bfi	r4, r3, #31, #1
 800fb6e:	a308      	add	r3, pc, #32	; (adr r3, 800fb90 <scalbn+0xe0>)
 800fb70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb74:	e7f5      	b.n	800fb62 <scalbn+0xb2>
 800fb76:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fb7a:	3136      	adds	r1, #54	; 0x36
 800fb7c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fb80:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800fb84:	4620      	mov	r0, r4
 800fb86:	4629      	mov	r1, r5
 800fb88:	2200      	movs	r2, #0
 800fb8a:	4b0b      	ldr	r3, [pc, #44]	; (800fbb8 <scalbn+0x108>)
 800fb8c:	e7a8      	b.n	800fae0 <scalbn+0x30>
 800fb8e:	bf00      	nop
 800fb90:	c2f8f359 	.word	0xc2f8f359
 800fb94:	01a56e1f 	.word	0x01a56e1f
 800fb98:	8800759c 	.word	0x8800759c
 800fb9c:	7e37e43c 	.word	0x7e37e43c
 800fba0:	43500000 	.word	0x43500000
 800fba4:	ffff3cb0 	.word	0xffff3cb0
 800fba8:	8800759c 	.word	0x8800759c
 800fbac:	7e37e43c 	.word	0x7e37e43c
 800fbb0:	01a56e1f 	.word	0x01a56e1f
 800fbb4:	c2f8f359 	.word	0xc2f8f359
 800fbb8:	3c900000 	.word	0x3c900000

0800fbbc <_init>:
 800fbbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbbe:	bf00      	nop
 800fbc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fbc2:	bc08      	pop	{r3}
 800fbc4:	469e      	mov	lr, r3
 800fbc6:	4770      	bx	lr

0800fbc8 <_fini>:
 800fbc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbca:	bf00      	nop
 800fbcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fbce:	bc08      	pop	{r3}
 800fbd0:	469e      	mov	lr, r3
 800fbd2:	4770      	bx	lr
