
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188519                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382456                       # Number of bytes of host memory used
host_op_rate                                   222269                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36825.35                       # Real time elapsed on the host
host_tick_rate                               54905812                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6942294713                       # Number of instructions simulated
sim_ops                                    8185129005                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.021926                       # Number of seconds simulated
sim_ticks                                2021925967074                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   341                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10880813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21761624                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.124096                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       402195100                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    871984788                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1761074                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    779644252                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     22874124                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     22877214                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3090                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      1000952288                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        84200139                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1697786826                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1599407781                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1411592                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          985810654                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     361435595                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     50261939                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     30590278                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   4942294712                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5841728282                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4844247105                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.205910                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.376646                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3368209582     69.53%     69.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    383750031      7.92%     77.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    297410102      6.14%     83.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     88265514      1.82%     85.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    187443249      3.87%     89.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     45376895      0.94%     90.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     56273685      1.16%     91.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     56082452      1.16%     92.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    361435595      7.46%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4844247105                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     83952919                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        5270455176                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1173050455                       # Number of loads committed
system.switch_cpus.commit.membars            55845646                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3510635891     60.10%     60.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    206647198      3.54%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       349026      0.01%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1173050455     20.08%     83.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    951045712     16.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5841728282                       # Class of committed instruction
system.switch_cpus.commit.refs             2124096167                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         187614433                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          4942294712                       # Number of Instructions Simulated
system.switch_cpus.committedOps            5841728282                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.981071                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.981071                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3715181894                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred        524000                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    401114550                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     5890087988                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        259016002                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         661469875                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1473327                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts         56123                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     211601640                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          1000952288                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         586528250                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4258949116                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        200764                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             5013176931                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3645618                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.206435                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    587970797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    509269363                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.033913                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4848742744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.220865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.551337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3684197671     75.98%     75.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        209973325      4.33%     80.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         86690466      1.79%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        101957884      2.10%     84.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         89967740      1.86%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         63429318      1.31%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        144922534      2.99%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         56953029      1.17%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        410650777      8.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4848742744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1945153                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        988079714                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.231249                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2242333823                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          952604271                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3022740                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1178967232                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     50437487                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       186213                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    955739327                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   5872301846                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1289729552                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1475851                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    5970010642                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        3087580                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     592529287                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1473327                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     595617816                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    197669798                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3154                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        96393                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads    114041438                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5916775                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      4693611                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        96393                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       898490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1046663                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        5625094536                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            5854830375                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.584092                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        3285573708                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.207494                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             5855049796                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       7304904582                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      4161388419                       # number of integer regfile writes
system.switch_cpus.ipc                       1.019294                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.019294                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3521601340     58.97%     58.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    206751570      3.46%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       349370      0.01%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1289772554     21.60%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    953011655     15.96%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     5971486493                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           139999797                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023445                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12426336      8.88%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       11186868      7.99%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       59190816     42.28%     59.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      57195777     40.85%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     5806839234                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  16350433250                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   5667091824                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   5714576344                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         5821864358                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        5971486493                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     50437488                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     30573550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        26908                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       175548                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     26738645                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4848742744                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.231554                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.006744                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2992544154     61.72%     61.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    509845948     10.52%     72.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    331160384      6.83%     79.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    277422802      5.72%     84.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    233952997      4.83%     89.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    210911928      4.35%     93.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    142653469      2.94%     96.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     81249567      1.68%     98.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     69001495      1.42%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4848742744                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.231553                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      304647056                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    581309185                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    187738551                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    188395159                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    106184059                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     60681964                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1178967232                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    955739327                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      7166406797                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      201046392                       # number of misc regfile writes
system.switch_cpus.numCycles               4848743326                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       656055995                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    5908950064                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      168180854                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        346088093                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      325548389                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       7842405                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    9471618370                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     5884514751                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   5954139763                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         776217953                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents     1051360514                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1473327                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1628465454                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         45189680                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   7225643064                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1440441916                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     61783163                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1213830261                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     50437829                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    125390393                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          10355125637                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         11749309068                       # The number of ROB writes
system.switch_cpus.timesIdled                       7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        125215088                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        62701057                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11033170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11033168                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22066340                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11033169                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10879789                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8580107                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2300705                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1023                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10879789                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     16339071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     16303365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     32642436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32642436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port   1242530560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   1248467072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2490997632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2490997632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10880812                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10880812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10880812                       # Request fanout histogram
system.membus.reqLayer0.occupancy         49625176188                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         50101979534                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy       101628062302                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11032147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17312571                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13333875                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1023                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            34                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11032113                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     33099408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33099510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2529996800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2530005504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19613310                       # Total snoops (count)
system.tol2bus.snoopTraffic                1098253696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30646480                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.360014                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480004                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19613310     64.00%     64.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11033169     36.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30646480                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23767470444                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23004088560                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             70890                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    697131520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         697133568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    545396992                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      545396992                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      5446340                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            5446356                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      4260914                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           4260914                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    344785878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            344786891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     269741326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           269741326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     269741326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    344785878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           614528217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   8521828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  10767188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000163895152                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       483994                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       483994                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           20736941                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           8047387                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    5446356                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   4260914                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 10892712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 8521828                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                125492                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1233242                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           589718                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          1183692                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          2056408                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          2093195                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1555145                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1364                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           21812                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          110424                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          700648                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1221552                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           709020                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           589714                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           916198                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3          1690579                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1788684                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5          1297918                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1364                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           21812                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          110424                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          697992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          698092                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.22                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                160375178536                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               53836100000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           362260553536                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    14894.76                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               33644.76                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 8873728                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                7881749                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                82.41                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               92.49                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             10892712                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             8521828                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                5379598                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                5378087                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   4763                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   4763                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                364788                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                372913                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                478807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                481985                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                485464                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                485847                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                488318                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                487106                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                484346                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                486621                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                493954                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                491786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                485534                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                486367                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                485284                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                483995                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                483994                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                483994                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                 10418                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                   292                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2533539                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   487.261874                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   378.882339                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   316.756929                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        25968      1.02%      1.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       565670     22.33%     23.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       406879     16.06%     39.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       410743     16.21%     55.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       255507     10.08%     65.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       197208      7.78%     73.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       156542      6.18%     79.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023       121587      4.80%     84.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       393435     15.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2533539                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       483994                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.246549                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.664167                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.090311                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-9              2      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11          227      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13         9777      2.02%      2.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15        23850      4.93%      7.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        35089      7.25%     14.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        70395     14.54%     28.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        64431     13.31%     42.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        70217     14.51%     56.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        78960     16.31%     72.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        47659      9.85%     82.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        41106      8.49%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31        19585      4.05%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33        11548      2.39%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         3270      0.68%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37         3214      0.66%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39         2718      0.56%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41         1945      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::50-51            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       483994                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       483994                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.607237                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.579666                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.977067                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          112539     23.25%     23.25% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            5190      1.07%     24.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          344352     71.15%     95.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            5730      1.18%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           14365      2.97%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21            1559      0.32%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             259      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       483994                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             689102080                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                8031488                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              545395008                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              697133568                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           545396992                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      340.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      269.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   344.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   269.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.77                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.66                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   2.11                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2021925928578                       # Total gap between requests
system.mem_ctrls0.avgGap                    208289.86                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    689100032                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    545395008                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1012.895641754744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 340813681.223561704159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 269740345.038082778454                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     10892680                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      8521828                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1314108                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 362259239428                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47305025261296                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     41065.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33257.13                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   5551042.01                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   86.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2938324200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1561756350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        14678454840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        7984950480                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    410963597190                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    430344823200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1028081006820                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       508.466197                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1114153187667                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 840256239407                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         15151151400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          8053024155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        62199495960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       36498829860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    835629590820                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     72731480640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1189872673395                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       588.484788                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 182045744422                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1772363682652                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    695608064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         695610368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    552856704                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      552856704                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      5434438                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            5434456                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      4319193                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           4319193                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    344032410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            344033550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     273430735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           273430735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     273430735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    344032410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           617464285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   8638386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  10673338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000249661594                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       485736                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       485736                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           20708535                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           8159355                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    5434456                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   4319193                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 10868912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 8638386                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                195538                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1234604                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           589038                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          1122513                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          1963630                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          2264734                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1478431                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              684                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           98154                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          700012                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1221554                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           698112                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           578124                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           916200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3          1777817                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1995920                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5          1177948                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           98154                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          697992                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          698092                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.12                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                158892573760                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               53366870000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           359018336260                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    14886.82                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33636.82                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 8743114                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                7973133                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                81.92                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               92.30                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             10868912                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             8638386                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                5315833                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                5313886                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21824                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  21823                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                414554                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                416987                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                488583                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                490012                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                487238                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                486463                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                486502                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                486033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                485853                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                487760                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                496482                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                494547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                485780                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                485738                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                485737                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                485736                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                485736                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                485736                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  2721                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   173                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2595486                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   476.192479                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   367.806731                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   315.234816                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        23754      0.92%      0.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       632604     24.37%     25.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       394142     15.19%     40.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       422383     16.27%     56.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       252693      9.74%     66.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       204386      7.87%     74.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       162943      6.28%     80.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023       134405      5.18%     85.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       368176     14.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2595486                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       485736                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.973591                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.419880                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.856862                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11         4673      0.96%      0.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13         6672      1.37%      2.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15        14470      2.98%      5.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17        50960     10.49%     15.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        67623     13.92%     29.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        63123     13.00%     42.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        99562     20.50%     63.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        38530      7.93%     71.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        66724     13.74%     84.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        19095      3.93%     88.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31        43348      8.92%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         5294      1.09%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         5630      1.16%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37           30      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::54-55            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       485736                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       485736                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.784062                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.764772                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.816666                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           69138     14.23%     14.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1789      0.37%     14.60% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          396123     81.55%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2247      0.46%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           16392      3.37%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              43      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       485736                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             683095936                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ               12514432                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              552854976                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              695610368                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           552856704                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      337.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      273.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   344.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   273.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.78                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.64                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   2.14                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2021924182182                       # Total gap between requests
system.mem_ctrls1.avgGap                    207299.26                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    683093632                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    552854976                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1139.507596974087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 337843048.224227905273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 273429880.719152092934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     10868876                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      8638386                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1388284                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 359016947976                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47519837154087                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     38563.44                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33031.65                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   5501008.77                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   86.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3006439800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1597960650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        14425713120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        7799922360                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    422639177940                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    420512874720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1029591189150                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       509.213100                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1088580861169                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 865828565905                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         15525330240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          8251908720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        61782177240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       37292311620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    839138425320                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     69776658720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1191375912420                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       589.228257                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 174270310868                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1780139116206                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       152358                       # number of demand (read+write) hits
system.l2.demand_hits::total                   152358                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       152358                       # number of overall hits
system.l2.overall_hits::total                  152358                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     10880778                       # number of demand (read+write) misses
system.l2.demand_misses::total               10880812                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     10880778                       # number of overall misses
system.l2.overall_misses::total              10880812                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3105816                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 916593158376                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     916596264192                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3105816                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 916593158376                       # number of overall miss cycles
system.l2.overall_miss_latency::total    916596264192                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     11033136                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11033170                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     11033136                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11033170                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.986191                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986191                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.986191                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986191                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 91347.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84239.670948                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84239.693158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 91347.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84239.670948                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84239.693158                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8580107                       # number of writebacks
system.l2.writebacks::total                   8580107                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     10880778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10880812                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     10880778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10880812                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2816081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 823703506713                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 823706322794                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2816081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 823703506713                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 823706322794                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.986191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986191                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.986191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986191                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82825.911765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75702.629602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75702.651860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82825.911765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75702.629602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75702.651860                       # average overall mshr miss latency
system.l2.replacements                       19613310                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8732464                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8732464                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8732464                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8732464                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2300671                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2300671                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data         1023                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1023                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     90350973                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      90350973                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88319.621701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88319.621701                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     81578342                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     81578342                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79744.224829                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79744.224829                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3105816                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3105816                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 91347.529412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91347.529412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2816081                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2816081                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82825.911765                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82825.911765                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       152358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            152358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     10879755                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10879755                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 916502807403                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 916502807403                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     11032113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11032113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.986190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.986190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84239.287319                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84239.287319                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     10879755                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10879755                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 823621928371                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 823621928371                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.986190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.986190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75702.249579                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75702.249579                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                    19765700                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19613342                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.007768                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.735991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    17.263955                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.460500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.539499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 372674734                       # Number of tag accesses
system.l2.tags.data_accesses                372674734                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978074032926                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2021925967074                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    586528198                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2588627970                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099772                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    586528198                       # number of overall hits
system.cpu.icache.overall_hits::total      2588627970                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          785                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            837                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          785                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.cpu.icache.overall_misses::total           837                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4568235                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4568235                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4568235                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4568235                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    586528250                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2588628807                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    586528250                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2588628807                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87850.673077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5457.867384                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87850.673077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5457.867384                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          195                       # number of writebacks
system.cpu.icache.writebacks::total               195                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3148350                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3148350                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3148350                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3148350                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92598.529412                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92598.529412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92598.529412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92598.529412                       # average overall mshr miss latency
system.cpu.icache.replacements                    195                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    586528198                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2588627970                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          785                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           52                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           837                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4568235                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4568235                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    586528250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2588628807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87850.673077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5457.867384                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3148350                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3148350                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92598.529412                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92598.529412                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.752491                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2588628789                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               819                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3160718.912088                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.862569                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    22.889921                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962921                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.036683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      100956524292                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     100956524292                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    778851097                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1779628711                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2558479808                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    778851097                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1779628711                       # number of overall hits
system.cpu.dcache.overall_hits::total      2558479808                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7212603                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     61084127                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       68296730                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7212603                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     61084127                       # number of overall misses
system.cpu.dcache.overall_misses::total      68296730                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 5250596288502                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5250596288502                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 5250596288502                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5250596288502                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    786063700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1840712838                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2626776538                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    786063700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1840712838                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2626776538                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009176                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033185                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009176                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033185                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026000                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 85956.803287                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76879.175452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85956.803287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76879.175452                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        37350                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          150                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               339                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   110.176991                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          150                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     15143899                       # number of writebacks
system.cpu.dcache.writebacks::total          15143899                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     50051332                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     50051332                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     50051332                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     50051332                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     11032795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11032795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     11032795                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11032795                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 932141315292                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 932141315292                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 932141315292                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 932141315292                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005994                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004200                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005994                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004200                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84488.229437                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84488.229437                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84488.229437                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84488.229437                       # average overall mshr miss latency
system.cpu.dcache.replacements               18245611                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    421359358                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    878848011                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1300207369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3681555                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     61080717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      64762272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 5250275932005                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5250275932005                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    425040913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    939928728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1364969641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008662                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.064984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047446                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 85956.357258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81069.977471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     50048945                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     50048945                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     11031772                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11031772                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 932049684129                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 932049684129                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011737                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 84487.758098                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84487.758098                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357491739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    900780700                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1258272439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3531048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3534458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    320356497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    320356497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361022787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    900784110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1261806897                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002801                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 93946.186804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    90.638083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2387                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2387                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     91631163                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     91631163                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 89571.029326                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89571.029326                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18661767                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     50261609                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     68923376                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          680                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          808                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     64819731                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64819731                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18661895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     50262289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     68924184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 95323.133824                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80222.439356                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          339                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          339                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          341                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          341                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     31934277                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     31934277                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 93648.906158                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 93648.906158                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18661895                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     50261598                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     68923493                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18661895                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     50261598                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     68923493                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2714572544                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18245867                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            148.777394                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.901498                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   132.098044                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.483990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.516008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       88486220747                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      88486220747                       # Number of data accesses

---------- End Simulation Statistics   ----------
