<profile>

<section name = "Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_48_6'" level="0">
<item name = "Date">Fri Jan 23 18:03:11 2026
</item>
<item name = "Version">2025.1.1 (Build 6214317 on Sep 11 2025)</item>
<item name = "Project">project_1</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.277 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">259, 259, 2.590 us, 2.590 us, 257, 257, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_48_6">257, 257, 3, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 175, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 39, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 36, -</column>
<column name="Register">-, -, 107, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_24s_17s_41_1_1_U13">mul_24s_17s_41_1_1, 0, 1, 0, 39, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln48_fu_142_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln50_fu_221_p2">+, 0, 0, 31, 24, 24</column>
<column name="and_ln50_1_fu_307_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln50_2_fu_321_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln50_3_fu_345_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln50_4_fu_351_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln50_5_fu_369_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln50_fu_241_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln48_fu_136_p2">icmp, 0, 0, 17, 9, 10</column>
<column name="icmp_ln50_1_fu_281_p2">icmp, 0, 0, 10, 3, 2</column>
<column name="icmp_ln50_2_fu_287_p2">icmp, 0, 0, 10, 3, 1</column>
<column name="icmp_ln50_fu_265_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="or_ln50_1_fu_383_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln50_2_fu_357_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln50_fu_333_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln50_1_fu_313_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln50_2_fu_375_p3">select, 0, 0, 24, 1, 23</column>
<column name="select_ln50_3_fu_389_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln50_fu_293_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln50_1_fu_301_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln50_2_fu_327_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln50_3_fu_339_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln50_4_fu_363_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln50_fu_235_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 9, 18</column>
<column name="i_fu_82">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="conv7_i_cast_reg_404">41, 0, 41, 0</column>
<column name="i_fu_82">9, 0, 9, 0</column>
<column name="select_ln50_3_reg_423">24, 0, 24, 0</column>
<column name="zext_ln50_1_reg_413">14, 0, 64, 50</column>
<column name="zext_ln50_1_reg_413_pp0_iter1_reg">14, 0, 64, 50</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_48_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_48_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_48_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_48_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_48_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_48_6, return value</column>
<column name="zext_ln33">in, 6, ap_none, zext_ln33, scalar</column>
<column name="C_address0">out, 14, ap_memory, C, array</column>
<column name="C_ce0">out, 1, ap_memory, C, array</column>
<column name="C_we0">out, 1, ap_memory, C, array</column>
<column name="C_d0">out, 24, ap_memory, C, array</column>
<column name="conv7_i">in, 17, ap_none, conv7_i, scalar</column>
<column name="tmp_address0">out, 14, ap_memory, tmp, array</column>
<column name="tmp_ce0">out, 1, ap_memory, tmp, array</column>
<column name="tmp_q0">in, 24, ap_memory, tmp, array</column>
</table>
</item>
</section>
</profile>
