// Seed: 4263726127
module module_0;
  logic id_0;
  initial begin
    id_1[1] <= 1;
  end
  reg id_4, id_5;
  logic id_6;
  always @(posedge id_2) begin
    id_4 = id_3[1 : 1];
    id_5 <= id_4;
  end
endmodule
