{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700956075153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700956075153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 23:47:52 2023 " "Processing started: Sat Nov 25 23:47:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700956075153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700956075153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off transmitter -c transmitter " "Command: quartus_map --read_settings_files=on --write_settings_files=off transmitter -c transmitter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700956075153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1700956075685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_single_pulser/tx_single_pulser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_single_pulser/tx_single_pulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_single_pulser " "Found entity 1: tx_single_pulser" {  } { { "../tx_single_pulser/tx_single_pulser.v" "" { Text "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_single_pulser/tx_single_pulser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700956075764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700956075764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_shift_register/tx_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_shift_register/tx_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_shift_register " "Found entity 1: tx_shift_register" {  } { { "../tx_shift_register/tx_shift_register.v" "" { Text "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_shift_register/tx_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700956075769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700956075769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_parity_checker/tx_parity_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_parity_checker/tx_parity_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_parity_checker " "Found entity 1: tx_parity_checker" {  } { { "../tx_parity_checker/tx_parity_checker.v" "" { Text "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_parity_checker/tx_parity_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700956075773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700956075773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_controller/tx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_controller/tx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_controller " "Found entity 1: tx_controller" {  } { { "../tx_controller/tx_controller.v" "" { Text "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_controller/tx_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700956075779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700956075779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_bit_counter/tx_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_bit_counter/tx_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_bit_counter " "Found entity 1: tx_bit_counter" {  } { { "../tx_bit_counter/tx_bit_counter.v" "" { Text "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_bit_counter/tx_bit_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700956075783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700956075783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_baud_counter/tx_baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_baud_counter/tx_baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_baud_counter " "Found entity 1: tx_baud_counter" {  } { { "../tx_baud_counter/tx_baud_counter.v" "" { Text "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_baud_counter/tx_baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700956075786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700956075786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_7seg_decoder/tx_7seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_7seg_decoder/tx_7seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_7seg_decoder " "Found entity 1: tx_7seg_decoder" {  } { { "../tx_7seg_decoder/tx_7seg_decoder.v" "" { Text "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_7seg_decoder/tx_7seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700956075790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700956075790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_3to4_bus_expansion/tx_3to4_bus_expansion.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wswil/documents/02_uni/year 4/module notes/elec373 - dig syst design/assignment 1/verilog/tx_3to4_bus_expansion/tx_3to4_bus_expansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_3to4_bus_expansion " "Found entity 1: tx_3to4_bus_expansion" {  } { { "../tx_3to4_bus_expansion/tx_3to4_bus_expansion.v" "" { Text "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_3to4_bus_expansion/tx_3to4_bus_expansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700956075794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700956075794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.bdf" "" { Schematic "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700956075798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700956075798 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "metastable_input.v " "Can't analyze file -- file metastable_input.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1700956075804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "metastable_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file metastable_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 metastable_dff " "Found entity 1: metastable_dff" {  } { { "metastable_dff.v" "" { Text "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/metastable_dff.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700956075807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700956075807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "transmitter " "Elaborating entity \"transmitter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700956075849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_controller tx_controller:inst4 " "Elaborating entity \"tx_controller\" for hierarchy \"tx_controller:inst4\"" {  } { { "transmitter.bdf" "inst4" { Schematic "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter.bdf" { { 272 688 856 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700956075868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_single_pulser tx_single_pulser:inst6 " "Elaborating entity \"tx_single_pulser\" for hierarchy \"tx_single_pulser:inst6\"" {  } { { "transmitter.bdf" "inst6" { Schematic "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter.bdf" { { 216 384 552 328 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700956075872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "metastable_dff metastable_dff:inst16 " "Elaborating entity \"metastable_dff\" for hierarchy \"metastable_dff:inst16\"" {  } { { "transmitter.bdf" "inst16" { Schematic "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter.bdf" { { 280 112 288 360 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700956075877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_baud_counter tx_baud_counter:inst2 " "Elaborating entity \"tx_baud_counter\" for hierarchy \"tx_baud_counter:inst2\"" {  } { { "transmitter.bdf" "inst2" { Schematic "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter.bdf" { { 376 376 544 456 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700956075882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 tx_baud_counter.v(28) " "Verilog HDL assignment warning at tx_baud_counter.v(28): truncated value with size 32 to match size of target (13)" {  } { { "../tx_baud_counter/tx_baud_counter.v" "" { Text "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_baud_counter/tx_baud_counter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700956075883 "|transmitter|tx_baud_counter:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_bit_counter tx_bit_counter:inst3 " "Elaborating entity \"tx_bit_counter\" for hierarchy \"tx_bit_counter:inst3\"" {  } { { "transmitter.bdf" "inst3" { Schematic "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter.bdf" { { 552 616 776 664 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700956075885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_bit_counter.v(23) " "Verilog HDL assignment warning at tx_bit_counter.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../tx_bit_counter/tx_bit_counter.v" "" { Text "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_bit_counter/tx_bit_counter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700956075886 "|transmitter|tx_bit_counter:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_shift_register tx_shift_register:inst5 " "Elaborating entity \"tx_shift_register\" for hierarchy \"tx_shift_register:inst5\"" {  } { { "transmitter.bdf" "inst5" { Schematic "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter.bdf" { { 72 992 1168 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700956075889 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p_data tx_shift_register.v(23) " "Verilog HDL Always Construct warning at tx_shift_register.v(23): variable \"p_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../tx_shift_register/tx_shift_register.v" "" { Text "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_shift_register/tx_shift_register.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1700956075889 "|transmitter|tx_shift_register:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p_data tx_shift_register.v(33) " "Verilog HDL Always Construct warning at tx_shift_register.v(33): variable \"p_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../tx_shift_register/tx_shift_register.v" "" { Text "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_shift_register/tx_shift_register.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1700956075889 "|transmitter|tx_shift_register:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_parity_checker tx_parity_checker:inst7 " "Elaborating entity \"tx_parity_checker\" for hierarchy \"tx_parity_checker:inst7\"" {  } { { "transmitter.bdf" "inst7" { Schematic "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter.bdf" { { 72 408 616 152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700956075893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_7seg_decoder tx_7seg_decoder:inst1 " "Elaborating entity \"tx_7seg_decoder\" for hierarchy \"tx_7seg_decoder:inst1\"" {  } { { "transmitter.bdf" "inst1" { Schematic "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter.bdf" { { 648 1040 1248 728 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700956075896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_3to4_bus_expansion tx_3to4_bus_expansion:inst8 " "Elaborating entity \"tx_3to4_bus_expansion\" for hierarchy \"tx_3to4_bus_expansion:inst8\"" {  } { { "transmitter.bdf" "inst8" { Schematic "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter.bdf" { { 448 1040 1248 528 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700956075901 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../tx_shift_register/tx_shift_register.v" "" { Text "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_shift_register/tx_shift_register.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1700956076265 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1700956076265 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "parity_data\[10\] VCC " "Pin \"parity_data\[10\]\" is stuck at VCC" {  } { { "transmitter.bdf" "" { Schematic "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter.bdf" { { 48 840 1023 64 "parity_data\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700956076313 "|transmitter|parity_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "parity_data\[1\] GND " "Pin \"parity_data\[1\]\" is stuck at GND" {  } { { "transmitter.bdf" "" { Schematic "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter.bdf" { { 48 840 1023 64 "parity_data\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700956076313 "|transmitter|parity_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "parity_data\[0\] VCC " "Pin \"parity_data\[0\]\" is stuck at VCC" {  } { { "transmitter.bdf" "" { Schematic "C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter.bdf" { { 48 840 1023 64 "parity_data\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700956076313 "|transmitter|parity_data[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700956076313 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700956076536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700956076536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700956076586 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700956076586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700956076586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700956076586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700956076612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 23:47:56 2023 " "Processing ended: Sat Nov 25 23:47:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700956076612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700956076612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700956076612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700956076612 ""}
