FIELD NAME,FIELD UNIQUE NAME,FIELD RTL NAME,REG NAME,REG UNIQUE NAME,REG RTL NAME,REG ADDR,REG LEN,REG DEFAULT,BIT LOCATION,FIELD LSB,FIELD LEN,ACCESS,DEFAULT,TRUE DEFAULT,INTERNAL,SECURITY,VOLATILE,NUMBER FORMAT,OTP TRIMMED,ATTRIBUTES,DESCRIPTION
DEV_ID.IP_REV_ID.IP_REV_MINOR,DEV_ID_IP_REV_MINOR,dev_id.cp_ip_rev_minor,DEV_ID.IP_REV_ID,DEV_ID_IP_REV_ID,dev_id.ip_rev_id,0x83C00000,32,0x0000_0301,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7",0,8,RO,0x01,0x01,N,none,N,U8.0,N,"","Minor revision number for the FPGA IP (BCD)"
DEV_ID.IP_REV_ID.IP_REV_MAJOR,DEV_ID_IP_REV_MAJOR,dev_id.cp_ip_rev_major,DEV_ID.IP_REV_ID,DEV_ID_IP_REV_ID,dev_id.ip_rev_id,0x83C00000,32,0x0000_0301,"0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15",8,8,RO,0x03,0x03,N,none,N,U8.0,N,"","Major revision number for the FPGA IP (BCD)"
DEV_ID.IP_REV_ID.IP_ID,DEV_ID_IP_ID,dev_id.cp_ip_id,DEV_ID.IP_REV_ID,DEV_ID_IP_REV_ID,dev_id.ip_rev_id,0x83C00000,32,0x0000_0301,"0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24,9:25,10:26,11:27,12:28,13:29,14:30,15:31",16,16,RO,0x0000,0x0000,N,none,N,U16.0,N,"","FPGA IP unique ID"
DEV_ID.PRESENCE_POLL.PRESENCE_POLL,DEV_ID_PRESENCE_POLL,dev_id.cp_presence_poll,DEV_ID.PRESENCE_POLL,DEV_ID_PRESENCE_POLL,dev_id.presence_poll,0x83C00004,32,0x5555_5555,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31",0,32,RO,0x55555555,0x55555555,N,none,N,U32.0,N,"","Presence poll register, constant 0x55555555"
DEV_ID.FPGA_C4_INFO.FPGA_C4_EDITION,DEV_ID_FPGA_C4_EDITION,dev_id.cp_fpga_c4_edition,DEV_ID.FPGA_C4_INFO,DEV_ID_FPGA_C4_INFO,dev_id.fpga_c4_info,0x83C00008,32,0x0000_XXXX,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15",0,16,RO,0x0,0xXXXX,N,none,Y,U16.0,N,"","C4 edition synthesized (in BCD)"
DEV_ID.FPGA_BUILD_INFO.FPGA_BUILD_COUNT,DEV_ID_FPGA_BUILD_COUNT,dev_id.cp_fpga_build_count,DEV_ID.FPGA_BUILD_INFO,DEV_ID_FPGA_BUILD_INFO,dev_id.fpga_build_info,0x83C0000C,32,0x0000_XXXX,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15",0,16,RO,0x0,0xXXXX,N,none,Y,U16.0,N,"","Synthesis version for the given C4 edition (in BCD). For DUT emulation builds, this number resets to zero when the C4 edition is updated."
DEV_ID.FPGA_SYNTH_DATE.FPGA_SYNTH_DAY,DEV_ID_FPGA_SYNTH_DAY,dev_id.cp_fpga_synth_day,DEV_ID.FPGA_SYNTH_DATE,DEV_ID_FPGA_SYNTH_DATE,dev_id.fpga_synth_date,0x83C00010,32,0x00XX_XXXX,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7",0,8,RO,0x0,0xXX,N,none,Y,U8.0,N,"","Synthesis date/time day (in BCD)"
DEV_ID.FPGA_SYNTH_DATE.FPGA_SYNTH_MONTH,DEV_ID_FPGA_SYNTH_MONTH,dev_id.cp_fpga_synth_month,DEV_ID.FPGA_SYNTH_DATE,DEV_ID_FPGA_SYNTH_DATE,dev_id.fpga_synth_date,0x83C00010,32,0x00XX_XXXX,"0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15",8,8,RO,0x0,0xXX,N,none,Y,U8.0,N,"","Synthesis date/time month (in BCD)"
DEV_ID.FPGA_SYNTH_DATE.FPGA_SYNTH_YEAR,DEV_ID_FPGA_SYNTH_YEAR,dev_id.cp_fpga_synth_year,DEV_ID.FPGA_SYNTH_DATE,DEV_ID_FPGA_SYNTH_DATE,dev_id.fpga_synth_date,0x83C00010,32,0x00XX_XXXX,"0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23",16,8,RO,0x0,0xXX,N,none,Y,U8.0,N,"","Synthesis date/time year (in BCD)"
DEV_ID.FPGA_SYNTH_TIME.FPGA_SYNTH_MINUTE,DEV_ID_FPGA_SYNTH_MINUTE,dev_id.cp_fpga_synth_minute,DEV_ID.FPGA_SYNTH_TIME,DEV_ID_FPGA_SYNTH_TIME,dev_id.fpga_synth_time,0x83C00014,32,0x0000_XXXX,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7",0,8,RO,0x0,0xXX,N,none,Y,U8.0,N,"","Synthesis date/time minute (in BCD)"
DEV_ID.FPGA_SYNTH_TIME.FPGA_SYNTH_HOUR,DEV_ID_FPGA_SYNTH_HOUR,dev_id.cp_fpga_synth_hour,DEV_ID.FPGA_SYNTH_TIME,DEV_ID_FPGA_SYNTH_TIME,dev_id.fpga_synth_time,0x83C00014,32,0x0000_XXXX,"0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15",8,8,RO,0x0,0xXX,N,none,Y,U8.0,N,"","Synthesis date/time hour (in BCD)"
DEV_ID.FPGA_IMPL_DATE.FPGA_IMPL_DAY,DEV_ID_FPGA_IMPL_DAY,dev_id.cp_fpga_impl_day,DEV_ID.FPGA_IMPL_DATE,DEV_ID_FPGA_IMPL_DATE,dev_id.fpga_impl_date,0x83C00018,32,0x00XX_XXXX,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7",0,8,RO,0x0,0xXX,N,none,Y,U8.0,N,"","Implementation date/time day (in BCD)"
DEV_ID.FPGA_IMPL_DATE.FPGA_IMPL_MONTH,DEV_ID_FPGA_IMPL_MONTH,dev_id.cp_fpga_impl_month,DEV_ID.FPGA_IMPL_DATE,DEV_ID_FPGA_IMPL_DATE,dev_id.fpga_impl_date,0x83C00018,32,0x00XX_XXXX,"0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15",8,8,RO,0x0,0xXX,N,none,Y,U8.0,N,"","Implementation date/time month (in BCD)"
DEV_ID.FPGA_IMPL_DATE.FPGA_IMPL_YEAR,DEV_ID_FPGA_IMPL_YEAR,dev_id.cp_fpga_impl_year,DEV_ID.FPGA_IMPL_DATE,DEV_ID_FPGA_IMPL_DATE,dev_id.fpga_impl_date,0x83C00018,32,0x00XX_XXXX,"0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23",16,8,RO,0x0,0xXX,N,none,Y,U8.0,N,"","Implementation date/time year (in BCD)"
DEV_ID.FPGA_IMPL_TIME.FPGA_IMPL_MINUTE,DEV_ID_FPGA_IMPL_MINUTE,dev_id.cp_fpga_impl_minute,DEV_ID.FPGA_IMPL_TIME,DEV_ID_FPGA_IMPL_TIME,dev_id.fpga_impl_time,0x83C0001C,32,0x0000_XXXX,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7",0,8,RO,0x0,0xXX,N,none,Y,U8.0,N,"","Implementation date/time minute (in BCD)"
DEV_ID.FPGA_IMPL_TIME.FPGA_IMPL_HOUR,DEV_ID_FPGA_IMPL_HOUR,dev_id.cp_fpga_impl_hour,DEV_ID.FPGA_IMPL_TIME,DEV_ID_FPGA_IMPL_TIME,dev_id.fpga_impl_time,0x83C0001C,32,0x0000_XXXX,"0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15",8,8,RO,0x0,0xXX,N,none,Y,U8.0,N,"","Implementation date/time hour (in BCD)"
DEV_ID.FPGA_MAJOR_VERSION_INFO.FPGA_MAJOR_VERSION,DEV_ID_FPGA_MAJOR_VERSION,dev_id.cp_fpga_major_version,DEV_ID.FPGA_MAJOR_VERSION_INFO,DEV_ID_FPGA_MAJOR_VERSION_INFO,dev_id.fpga_major_version_info,0x83C00020,32,0x0000_XXXX,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15",0,16,RO,0x0,0xXXXX,N,none,Y,U16.0,N,"","Major version number for this FPGA (in BCD)"
DEV_ID.FPGA_MINOR_VERSION_INFO.FPGA_MINOR_VERSION,DEV_ID_FPGA_MINOR_VERSION,dev_id.cp_fpga_minor_version,DEV_ID.FPGA_MINOR_VERSION_INFO,DEV_ID_FPGA_MINOR_VERSION_INFO,dev_id.fpga_minor_version_info,0x83C00024,32,0x0000_XXXX,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15",0,16,RO,0x0,0xXXXX,N,none,Y,U16.0,N,"","Minor version number for this FPGA (in BCD)"
DEV_ID.FPGA_PATCH_VERSION_INFO.FPGA_PATCH_VERSION,DEV_ID_FPGA_PATCH_VERSION,dev_id.cp_fpga_patch_version,DEV_ID.FPGA_PATCH_VERSION_INFO,DEV_ID_FPGA_PATCH_VERSION_INFO,dev_id.fpga_patch_version_info,0x83C00028,32,0x0000_XXXX,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15",0,16,RO,0x0,0xXXXX,N,none,Y,U16.0,N,"","Patch version number for this FPGA (in BCD)"
GLOBAL.GLBL_ID.CP_IP_REV_MINOR,GLBL_CP_IP_REV_MINOR,global.cp_ip_rev_minor,GLOBAL.GLBL_ID,GLBL_GLBL_ID,global.glbl_id,0x83C10000,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7",0,8,RO,0x00,0x00,N,none,Y,U8.0,N,"","N/A"
GLOBAL.GLBL_ID.CP_IP_REV_MAJOR,GLBL_CP_IP_REV_MAJOR,global.cp_ip_rev_major,GLOBAL.GLBL_ID,GLBL_GLBL_ID,global.glbl_id,0x83C10000,32,0x0000_0000,"0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15",8,8,RO,0x00,0x00,N,none,Y,U8.0,N,"","N/A"
GLOBAL.GLBL_ID.CP_IP_ID,GLBL_CP_IP_ID,global.cp_ip_id,GLOBAL.GLBL_ID,GLBL_GLBL_ID,global.glbl_id,0x83C10000,32,0x0000_0000,"0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24,9:25,10:26,11:27,12:28,13:29,14:30,15:31",16,16,RO,0x0000,0x0000,N,none,Y,U16.0,N,"","N/A"
GLOBAL.ACG1_CTRL.CP_ACG1_ENABLE,GLBL_CP_ACG1_ENABLE,global.cp_acg1_enable,GLOBAL.ACG1_CTRL,GLBL_ACG1_CTRL,global.acg1_ctrl,0x83C10004,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Audio Clock Generator 1 Enable
*** 0 Disabled
>>> 1 Enabled"
GLOBAL.ACG1_CTRL.CP_ACG1_BCLK_INV,GLBL_CP_ACG1_BCLK_INV,global.cp_acg1_bclk_inv,GLOBAL.ACG1_CTRL,GLBL_ACG1_CTRL,global.acg1_ctrl,0x83C10004,32,0x0000_0000,"0:1",1,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Audio Clock Generator 1 bclk inversion
*** 0 Dont invert bclk
>>> 1 Invert bclk"
GLOBAL.ACG1_CTRL.CP_ACG1_FSYNC_INV,GLBL_CP_ACG1_FSYNC_INV,global.cp_acg1_fsync_inv,GLOBAL.ACG1_CTRL,GLBL_ACG1_CTRL,global.acg1_ctrl,0x83C10004,32,0x0000_0000,"0:2",2,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Audio Clock Generator 1 fsync inversion
*** 0 Dont invert fsync
>>> 1 Invert fsync"
GLOBAL.ACG1_BCLK_DIV.CP_ACG1_BCLK_NUMER,GLBL_CP_ACG1_BCLK_NUMER,global.cp_acg1_bclk_numer,GLOBAL.ACG1_BCLK_DIV,GLBL_ACG1_BCLK_DIV,global.acg1_bclk_div,0x83C10008,32,0x0001_0001,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13",0,14,RW,0x0001,0x0001,N,none,N,U14.0,N,"","Audio Clock Generator 1 bclk divide ratio. mclk*numer/denom=bclk. Ratio must be less than 1."
GLOBAL.ACG1_BCLK_DIV.CP_ACG1_BCLK_DENOM,GLBL_CP_ACG1_BCLK_DENOM,global.cp_acg1_bclk_denom,GLOBAL.ACG1_BCLK_DIV,GLBL_ACG1_BCLK_DIV,global.acg1_bclk_div,0x83C10008,32,0x0001_0001,"0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24,9:25,10:26,11:27,12:28,13:29",16,14,RW,0x0001,0x0001,N,none,N,U14.0,N,"","Audio Clock Generator 1 bclk divide ratio. mclk*numer/denom=bclk. Ratio must be less than 1."
GLOBAL.ACG1_FSYNC_DIV.CP_ACG1_FSYNC_PERIOD,GLBL_CP_ACG1_FSYNC_PERIOD,global.cp_acg1_fsync_period,GLOBAL.ACG1_FSYNC_DIV,GLBL_ACG1_FSYNC_DIV,global.acg1_fsync_div,0x83C1000C,32,0x0000_007F,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11",0,12,RW,0x07F,0x07F,N,none,N,U12.0,N,"","Audio Clock Generator 1 number of BCLKs in the frame (zero-based)
>>> 0x000 1 bclk per frame
>>> 0x001 2 bclk per frame
>>> ...
*** 0x07F 128 bclk per frame
>>> ...
>>> 0xFFE 4,095 bclk per frame
>>> 0xFFF 4,096 bclk per frame"
GLOBAL.ACG1_FSYNC_DIV.CP_ACG1_FSYNC_HI_TIME,GLBL_CP_ACG1_FSYNC_HI_TIME,global.cp_acg1_fsync_hi_time,GLOBAL.ACG1_FSYNC_DIV,GLBL_ACG1_FSYNC_DIV,global.acg1_fsync_div,0x83C1000C,32,0x0000_007F,"0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24,9:25,10:26,11:27",16,12,RW,0x000,0x000,N,none,N,U12.0,N,"","Audio Clock Generator 1 FSYNC high time in number of BCLKs in the frame (zero-based)
*** 0x000 1 bclk per frame
>>> 0x001 2 bclk per frame
>>> ...
>>> 0xFFE 4,095 bclk per frame
>>> 0xFFF 4,096 bclk per frame"
GLOBAL.ACG2_CTRL.CP_ACG2_ENABLE,GLBL_CP_ACG2_ENABLE,global.cp_acg2_enable,GLOBAL.ACG2_CTRL,GLBL_ACG2_CTRL,global.acg2_ctrl,0x83C10010,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Audio Clock Generator 2 Enable
*** 0 Disabled
>>> 1 Enabled"
GLOBAL.ACG2_CTRL.CP_ACG2_BCLK_INV,GLBL_CP_ACG2_BCLK_INV,global.cp_acg2_bclk_inv,GLOBAL.ACG2_CTRL,GLBL_ACG2_CTRL,global.acg2_ctrl,0x83C10010,32,0x0000_0000,"0:1",1,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Audio Clock Generator 2 bclk inversion
*** 0 Dont invert bclk
>>> 1 Invert bclk"
GLOBAL.ACG2_CTRL.CP_ACG2_FSYNC_INV,GLBL_CP_ACG2_FSYNC_INV,global.cp_acg2_fsync_inv,GLOBAL.ACG2_CTRL,GLBL_ACG2_CTRL,global.acg2_ctrl,0x83C10010,32,0x0000_0000,"0:2",2,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Audio Clock Generator 2 fsync inversion
*** 0 Dont invert fsync
>>> 1 Invert fsync"
GLOBAL.ACG2_BCLK_DIV.CP_ACG2_BCLK_NUMER,GLBL_CP_ACG2_BCLK_NUMER,global.cp_acg2_bclk_numer,GLOBAL.ACG2_BCLK_DIV,GLBL_ACG2_BCLK_DIV,global.acg2_bclk_div,0x83C10014,32,0x0001_0001,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13",0,14,RW,0x0001,0x0001,N,none,N,U14.0,N,"","Audio Clock Generator 2 bclk divide ratio. mclk*numer/denom=bclk. Ratio must be less than 1."
GLOBAL.ACG2_BCLK_DIV.CP_ACG2_BCLK_DENOM,GLBL_CP_ACG2_BCLK_DENOM,global.cp_acg2_bclk_denom,GLOBAL.ACG2_BCLK_DIV,GLBL_ACG2_BCLK_DIV,global.acg2_bclk_div,0x83C10014,32,0x0001_0001,"0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24,9:25,10:26,11:27,12:28,13:29",16,14,RW,0x0001,0x0001,N,none,N,U14.0,N,"","Audio Clock Generator 2 bclk divide ratio. mclk*numer/denom=bclk. Ratio must be less than 1."
GLOBAL.ACG2_FSYNC_DIV.CP_ACG2_FSYNC_PERIOD,GLBL_CP_ACG2_FSYNC_PERIOD,global.cp_acg2_fsync_period,GLOBAL.ACG2_FSYNC_DIV,GLBL_ACG2_FSYNC_DIV,global.acg2_fsync_div,0x83C10018,32,0x0000_007C,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11",0,12,RW,0x07C,0x07C,N,none,N,U12.0,N,"","Audio Clock Generator 2 number of BCLKs in the frame (zero-based)
>>> 0x000 1 bclk per frame
>>> 0x001 2 bclk per frame
>>> ...
*** 0x07C 125 bclk per frame
>>> ...
>>> 0xFFE 4,095 bclk per frame
>>> 0xFFF 4,096 bclk per frame"
GLOBAL.ACG2_FSYNC_DIV.CP_ACG2_FSYNC_HI_TIME,GLBL_CP_ACG2_FSYNC_HI_TIME,global.cp_acg2_fsync_hi_time,GLOBAL.ACG2_FSYNC_DIV,GLBL_ACG2_FSYNC_DIV,global.acg2_fsync_div,0x83C10018,32,0x0000_007C,"0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24,9:25,10:26,11:27",16,12,RW,0x000,0x000,N,none,N,U12.0,N,"","Audio Clock Generator 2 FSYNC high time in number of BCLKs in the frame (zero-based)
*** 0x000 1 bclk per frame
>>> 0x001 2 bclk per frame
>>> ...
>>> 0xFFE 4,095 bclk per frame
>>> 0xFFF 4,096 bclk per frame"
GLOBAL.SAB_CTRL.CP_SAB_PDN,GLBL_CP_SAB_PDN,global.cp_sab_pdn,GLOBAL.SAB_CTRL,GLBL_SAB_CTRL,global.sab_ctrl,0x83C1001C,32,0x0000_1707,"0:0",0,1,RW,0x1,0x1,N,none,N,U1.0,N,"","Powerdown entire Serial Audio Bridge
>>> 0 Enabled
*** 1 Disabled"
GLOBAL.SAB_CTRL.CP_SAB_PDN_PLAYBACK,GLBL_CP_SAB_PDN_PLAYBACK,global.cp_sab_pdn_playback,GLOBAL.SAB_CTRL,GLBL_SAB_CTRL,global.sab_ctrl,0x83C1001C,32,0x0000_1707,"0:1",1,1,RW,0x1,0x1,N,none,N,U1.0,N,"","Powerdown Serial Audio Bridge playback path
>>> 0 Enabled
*** 1 Disabled"
GLOBAL.SAB_CTRL.CP_SAB_PDN_CAPTURE,GLBL_CP_SAB_PDN_CAPTURE,global.cp_sab_pdn_capture,GLOBAL.SAB_CTRL,GLBL_SAB_CTRL,global.sab_ctrl,0x83C1001C,32,0x0000_1707,"0:2",2,1,RW,0x1,0x1,N,none,N,U1.0,N,"","Powerdown Serial Audio Bridge capture path
>>> 0 Enabled
*** 1 Disabled"
GLOBAL.SAB_CTRL.SAB_FSYNC_SUPPRESS_EN,GLBL_SAB_FSYNC_SUPPRESS_EN,global.cp_sab_fsync_suppress_en,GLOBAL.SAB_CTRL,GLBL_SAB_CTRL,global.sab_ctrl,0x83C1001C,32,0x0000_1707,"0:3",3,1,RW,0x0,0x0,N,none,N,U1.0,N,"","When using the SAB with TSP, fsync pulses may need to be suppressed. Enabling this will suppress 5 of every 6 pulses aligned with last-slot flag.
*** 0 Disabled
>>> 1 Enabled"
GLOBAL.SAB_CTRL.DUT_TSP_LAST_SLOT_LOC,GLBL_DUT_TSP_LAST_SLOT_LOC,global.cp_dut_tsp_last_slot_loc,GLOBAL.SAB_CTRL,GLBL_SAB_CTRL,global.sab_ctrl,0x83C1001C,32,0x0000_1707,"0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15",8,8,RW,0x17,0x17,N,none,N,U8.0,N,"","When using the SAB with TSP, this tells the suppressor, which bit in the slot is the last-slot flag"
GLOBAL.SAB_ROUTING_1.CP_ACG1_MCLK_SEL,GLBL_CP_ACG1_MCLK_SEL,global.cp_acg1_mclk_sel,GLOBAL.SAB_ROUTING_1,GLBL_SAB_ROUTING_1,global.sab_routing_1,0x83C10020,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","Same as main routing mux
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
GLOBAL.SAB_ROUTING_1.CP_ACG2_MCLK_SEL,GLBL_CP_ACG2_MCLK_SEL,global.cp_acg2_mclk_sel,GLOBAL.SAB_ROUTING_1,GLBL_SAB_ROUTING_1,global.sab_routing_1,0x83C10020,32,0x0000_0000,"0:8,1:9,2:10,3:11,4:12,5:13,6:14",8,7,RW,0x00,0x00,N,none,N,U7.0,N,"","Same as main routing mux
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
GLOBAL.SAB_ROUTING_1.CP_SAB_PORTA_BCLK_SEL,GLBL_CP_SAB_PORTA_BCLK_SEL,global.cp_sab_porta_bclk_sel,GLOBAL.SAB_ROUTING_1,GLBL_SAB_ROUTING_1,global.sab_routing_1,0x83C10020,32,0x0000_0000,"0:16,1:17,2:18,3:19,4:20,5:21,6:22",16,7,RW,0x00,0x00,N,none,N,U7.0,N,"","Same as main routing mux
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
GLOBAL.SAB_ROUTING_1.CP_SAB_PORTA_FSYNC_SEL,GLBL_CP_SAB_PORTA_FSYNC_SEL,global.cp_sab_porta_fsync_sel,GLOBAL.SAB_ROUTING_1,GLBL_SAB_ROUTING_1,global.sab_routing_1,0x83C10020,32,0x0000_0000,"0:24,1:25,2:26,3:27,4:28,5:29,6:30",24,7,RW,0x00,0x00,N,none,N,U7.0,N,"","Same as main routing mux
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
GLOBAL.SAB_ROUTING_2.CP_SAB_PORTB_BCLK_SEL,GLBL_CP_SAB_PORTB_BCLK_SEL,global.cp_sab_portb_bclk_sel,GLOBAL.SAB_ROUTING_2,GLBL_SAB_ROUTING_2,global.sab_routing_2,0x83C10024,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","Same as main routing mux
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
GLOBAL.SAB_ROUTING_2.CP_SAB_PORTB_FSYNC_SEL,GLBL_CP_SAB_PORTB_FSYNC_SEL,global.cp_sab_portb_fsync_sel,GLOBAL.SAB_ROUTING_2,GLBL_SAB_ROUTING_2,global.sab_routing_2,0x83C10024,32,0x0000_0000,"0:8,1:9,2:10,3:11,4:12,5:13,6:14",8,7,RW,0x00,0x00,N,none,N,U7.0,N,"","Same as main routing mux
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
GLOBAL.SAB_ROUTING_2.CP_SAB_PORTA_PLY_DATA_SEL,GLBL_CP_SAB_PORTA_PLY_DATA_SEL,global.cp_sab_porta_ply_data_sel,GLOBAL.SAB_ROUTING_2,GLBL_SAB_ROUTING_2,global.sab_routing_2,0x83C10024,32,0x0000_0000,"0:16,1:17,2:18,3:19,4:20,5:21,6:22",16,7,RW,0x00,0x00,N,none,N,U7.0,N,"","Same as main routing mux
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
GLOBAL.SAB_ROUTING_2.CP_SAB_PORTB_CAP_DATA_SEL,GLBL_CP_SAB_PORTB_CAP_DATA_SEL,global.cp_sab_portb_cap_data_sel,GLOBAL.SAB_ROUTING_2,GLBL_SAB_ROUTING_2,global.sab_routing_2,0x83C10024,32,0x0000_0000,"0:24,1:25,2:26,3:27,4:28,5:29,6:30",24,7,RW,0x00,0x00,N,none,N,U7.0,N,"","Same as main routing mux
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
GLOBAL.BOARD_CTRL.FORCE_DEV_SUPPLY_DIS,GLBL_FORCE_DEV_SUPPLY_DIS,global.cp_force_dev_supply_dis,GLOBAL.BOARD_CTRL,GLBL_BOARD_CTRL,global.board_ctrl,0x83C10028,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Setting this will drive the DEV_SUPPLY_EN pin Low
*** 0 Enabled
>>> 1 Disabled"
GLOBAL.BOARD_CTRL.XMOS_MCLK_PORTER_OVR,GLBL_XMOS_MCLK_PORTER_OVR,global.cp_xmos_mclk_porter_ovrride,GLOBAL.BOARD_CTRL,GLBL_BOARD_CTRL,global.board_ctrl,0x83C10028,32,0x0000_0000,"0:8",8,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Enabling this will force XMOS_MCLK to use PORTER_CLK_OUT
*** 0 Disabled
>>> 1 Enabled"
GLOBAL.BOARD_CTRL.XMOS_FSEL_INV,GLBL_XMOS_FSEL_INV,global.cp_xmos_fsel_inv,GLOBAL.BOARD_CTRL,GLBL_BOARD_CTRL,global.board_ctrl,0x83C10028,32,0x0000_0000,"0:9",9,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Set this if the FSEL is inverted when requesting MCLK rate
*** 0 Normal
>>> 1 Inverted"
GLOBAL.BOARD_CTRL.DEV_SPI_HIZ,GLBL_DEV_SPI_HIZ,global.cp_dev_spi_hiz,GLOBAL.BOARD_CTRL,GLBL_BOARD_CTRL,global.board_ctrl,0x83C10028,32,0x0000_0000,"0:12",12,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Tristate the DEV_SPI pins. Controller is disconnected when Hi-Z. Only on AH3 and newer.
*** 0 Enable
>>> 1 Hi-Z"
GLOBAL.BOARD_CTRL.DEV_I2C_HIZ,GLBL_DEV_I2C_HIZ,global.cp_dev_i2c_hiz,GLOBAL.BOARD_CTRL,GLBL_BOARD_CTRL,global.board_ctrl,0x83C10028,32,0x0000_0000,"0:13",13,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Tristate the PL_SCL0 PL_SDA0 pins. Controller is disconnected when Hi-Z. Only on AH3 and newer.
*** 0 Enable
>>> 1 Hi-Z"
GLOBAL.ASP_VISIBILITY.DEV_ASP1_SCLK_VIS,GLBL_DEV_ASP1_SCLK_VIS,global.cp_dev_asp1_sclk_vis,GLOBAL.ASP_VISIBILITY,GLBL_ASP_VISIBILITY,global.asp_visibility,0x83C1002C,32,0x0000_0000,"0:0",0,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","Pin visibility"
GLOBAL.ASP_VISIBILITY.DEV_ASP1_LRCK_VIS,GLBL_DEV_ASP1_LRCK_VIS,global.cp_dev_asp1_lrck_vis,GLOBAL.ASP_VISIBILITY,GLBL_ASP_VISIBILITY,global.asp_visibility,0x83C1002C,32,0x0000_0000,"0:1",1,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","Pin visibility"
GLOBAL.ASP_VISIBILITY.DEV_ASP1_SDATA1_VIS,GLBL_DEV_ASP1_SDATA1_VIS,global.cp_dev_asp1_sdata1_vis,GLOBAL.ASP_VISIBILITY,GLBL_ASP_VISIBILITY,global.asp_visibility,0x83C1002C,32,0x0000_0000,"0:2",2,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","Pin visibility"
GLOBAL.ASP_VISIBILITY.DEV_ASP1_SDATA2_VIS,GLBL_DEV_ASP1_SDATA2_VIS,global.cp_dev_asp1_sdata2_vis,GLOBAL.ASP_VISIBILITY,GLBL_ASP_VISIBILITY,global.asp_visibility,0x83C1002C,32,0x0000_0000,"0:3",3,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","Pin visibility"
GLOBAL.ASP_VISIBILITY.DEV_ASP2_SCLK_VIS,GLBL_DEV_ASP2_SCLK_VIS,global.cp_dev_asp2_sclk_vis,GLOBAL.ASP_VISIBILITY,GLBL_ASP_VISIBILITY,global.asp_visibility,0x83C1002C,32,0x0000_0000,"0:4",4,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","Pin visibility"
GLOBAL.ASP_VISIBILITY.DEV_ASP2_LRCK_VIS,GLBL_DEV_ASP2_LRCK_VIS,global.cp_dev_asp2_lrck_vis,GLOBAL.ASP_VISIBILITY,GLBL_ASP_VISIBILITY,global.asp_visibility,0x83C1002C,32,0x0000_0000,"0:5",5,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","Pin visibility"
GLOBAL.ASP_VISIBILITY.DEV_ASP2_SDATA1_VIS,GLBL_DEV_ASP2_SDATA1_VIS,global.cp_dev_asp2_sdata1_vis,GLOBAL.ASP_VISIBILITY,GLBL_ASP_VISIBILITY,global.asp_visibility,0x83C1002C,32,0x0000_0000,"0:6",6,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","Pin visibility"
GLOBAL.ASP_VISIBILITY.DEV_ASP2_SDATA2_VIS,GLBL_DEV_ASP2_SDATA2_VIS,global.cp_dev_asp2_sdata2_vis,GLOBAL.ASP_VISIBILITY,GLBL_ASP_VISIBILITY,global.asp_visibility,0x83C1002C,32,0x0000_0000,"0:7",7,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","Pin visibility"
GLOBAL.ASP_VISIBILITY.DEV_ASP3_SCLK_VIS,GLBL_DEV_ASP3_SCLK_VIS,global.cp_dev_asp3_sclk_vis,GLOBAL.ASP_VISIBILITY,GLBL_ASP_VISIBILITY,global.asp_visibility,0x83C1002C,32,0x0000_0000,"0:8",8,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","Pin visibility"
GLOBAL.ASP_VISIBILITY.DEV_ASP3_LRCK_VIS,GLBL_DEV_ASP3_LRCK_VIS,global.cp_dev_asp3_lrck_vis,GLOBAL.ASP_VISIBILITY,GLBL_ASP_VISIBILITY,global.asp_visibility,0x83C1002C,32,0x0000_0000,"0:9",9,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","Pin visibility"
GLOBAL.ASP_VISIBILITY.DEV_ASP3_SDATA1_VIS,GLBL_DEV_ASP3_SDATA1_VIS,global.cp_dev_asp3_sdata1_vis,GLOBAL.ASP_VISIBILITY,GLBL_ASP_VISIBILITY,global.asp_visibility,0x83C1002C,32,0x0000_0000,"0:10",10,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","Pin visibility"
GLOBAL.ASP_VISIBILITY.DEV_ASP3_SDATA2_VIS,GLBL_DEV_ASP3_SDATA2_VIS,global.cp_dev_asp3_sdata2_vis,GLOBAL.ASP_VISIBILITY,GLBL_ASP_VISIBILITY,global.asp_visibility,0x83C1002C,32,0x0000_0000,"0:11",11,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","Pin visibility"
GLOBAL.DUT_IO_VOLTAGE_LEVEL_CONTROL.DUT_VIO_VIS,GLBL_DUT_VIO_VIS,global.cp_dut_vio_vis,GLOBAL.DUT_IO_VOLTAGE_LEVEL_CONTROL,GLBL_DUT_IO_VOLTAGE_LEVEL_CONTROL,global.dut_io_voltage_level_control,0x83C10030,32,0x0000_0000,"0:0",0,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","Visibility of VIO_SEL pin from connected board.
*** 0 1.2 V
>>> 1 1.8 V"
GLOBAL.DUMMY_BOUNCE_CONTROL.DUM_BOUNCE1_SEL,GLBL_DUM_BOUNCE1_SEL,global.cp_dum_bounce1_sel,GLOBAL.DUMMY_BOUNCE_CONTROL,GLBL_DUMMY_BOUNCE_CONTROL,global.dummy_bounce_control,0x83C10060,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","Same as main routing mux
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
GLOBAL.DUMMY_BOUNCE_CONTROL.DUM_BOUNCE1_DIR,GLBL_DUM_BOUNCE1_DIR,global.cp_dum_bounce1_dir,GLOBAL.DUMMY_BOUNCE_CONTROL,GLBL_DUMMY_BOUNCE_CONTROL,global.dummy_bounce_control,0x83C10060,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","This is a dummy pin used to help with timing. It goes no where so output means inout.
*** 0 Output"
GLOBAL.DUMMY_BOUNCE_CONTROL.DUM_BOUNCE2_SEL,GLBL_DUM_BOUNCE2_SEL,global.cp_dum_bounce2_sel,GLOBAL.DUMMY_BOUNCE_CONTROL,GLBL_DUMMY_BOUNCE_CONTROL,global.dummy_bounce_control,0x83C10060,32,0x0000_0000,"0:8,1:9,2:10,3:11,4:12,5:13,6:14",8,7,RW,0x00,0x00,N,none,N,U7.0,N,"","Same as main routing mux
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
GLOBAL.DUMMY_BOUNCE_CONTROL.DUM_BOUNCE2_DIR,GLBL_DUM_BOUNCE2_DIR,global.cp_dum_bounce2_dir,GLOBAL.DUMMY_BOUNCE_CONTROL,GLBL_DUMMY_BOUNCE_CONTROL,global.dummy_bounce_control,0x83C10060,32,0x0000_0000,"0:15",15,1,RW,0x0,0x0,N,none,N,U1.0,N,"","This is a dummy pin used to help with timing. It goes no where so output means inout.
*** 0 Output"
GLOBAL.DUMMY_BOUNCE_CONTROL.DUM_BOUNCE3_SEL,GLBL_DUM_BOUNCE3_SEL,global.cp_dum_bounce3_sel,GLOBAL.DUMMY_BOUNCE_CONTROL,GLBL_DUMMY_BOUNCE_CONTROL,global.dummy_bounce_control,0x83C10060,32,0x0000_0000,"0:16,1:17,2:18,3:19,4:20,5:21,6:22",16,7,RW,0x00,0x00,N,none,N,U7.0,N,"","Same as main routing mux
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
GLOBAL.DUMMY_BOUNCE_CONTROL.DUM_BOUNCE3_DIR,GLBL_DUM_BOUNCE3_DIR,global.cp_dum_bounce3_dir,GLOBAL.DUMMY_BOUNCE_CONTROL,GLBL_DUMMY_BOUNCE_CONTROL,global.dummy_bounce_control,0x83C10060,32,0x0000_0000,"0:23",23,1,RW,0x0,0x0,N,none,N,U1.0,N,"","This is a dummy pin used to help with timing. It goes no where so output means inout.
*** 0 Output"
GLOBAL.DUMMY_BOUNCE_CONTROL.DUM_BOUNCE4_SEL,GLBL_DUM_BOUNCE4_SEL,global.cp_dum_bounce4_sel,GLOBAL.DUMMY_BOUNCE_CONTROL,GLBL_DUMMY_BOUNCE_CONTROL,global.dummy_bounce_control,0x83C10060,32,0x0000_0000,"0:24,1:25,2:26,3:27,4:28,5:29,6:30",24,7,RW,0x00,0x00,N,none,N,U7.0,N,"","Same as main routing mux
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
GLOBAL.DUMMY_BOUNCE_CONTROL.DUM_BOUNCE4_DIR,GLBL_DUM_BOUNCE4_DIR,global.cp_dum_bounce4_dir,GLOBAL.DUMMY_BOUNCE_CONTROL,GLBL_DUMMY_BOUNCE_CONTROL,global.dummy_bounce_control,0x83C10060,32,0x0000_0000,"0:31",31,1,RW,0x0,0x0,N,none,N,U1.0,N,"","This is a dummy pin used to help with timing. It goes no where so output means inout.
*** 0 Output"
SAB.IP_REV_ID.CP_IP_REV_MINOR,SAB_CP_IP_REV_MINOR,sab.cp_ip_rev_minor,SAB.IP_REV_ID,SAB_IP_REV_ID,sab.ip_rev_id,0x83C20000,32,0x0006_0400,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7",0,8,RO,0x00,0x00,N,none,N,U8.0,N,"","Minor revision number for the FPGA IP (BCD)"
SAB.IP_REV_ID.CP_IP_REV_MAJOR,SAB_CP_IP_REV_MAJOR,sab.cp_ip_rev_major,SAB.IP_REV_ID,SAB_IP_REV_ID,sab.ip_rev_id,0x83C20000,32,0x0006_0400,"0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15",8,8,RO,0x04,0x04,N,none,N,U8.0,N,"","Major revision number for the FPGA IP (BCD)"
SAB.IP_REV_ID.CP_IP_ID,SAB_CP_IP_ID,sab.cp_ip_id,SAB.IP_REV_ID,SAB_IP_REV_ID,sab.ip_rev_id,0x83C20000,32,0x0006_0400,"0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24,9:25,10:26,11:27,12:28,13:29,14:30,15:31",16,16,RO,0x0006,0x0006,N,none,N,U16.0,N,"","FPGA IP unique ID"
SAB.PORTA_PLYBK_CLK_CFG.CP_PORTA_PLAYBK_NUM_SCLKS,SAB_CP_PORTA_PLAYBK_NUM_SCLKS,sab.cp_porta_playbk_num_sclks,SAB.PORTA_PLYBK_CLK_CFG,SAB_PORTA_PLYBK_CLK_CFG,sab.porta_plybk_clk_cfg,0x83C20004,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Playback: number of SCLKs in the frame (zero-based)
*** 0x000 1 SCLK
>>> 0x001 2 SCLK
>>> ...
>>> 0x3FF 1,024 SCLK"
SAB.PORTA_PLYBK_CLK_CFG.CP_PORTA_PLAYBK_FSD,SAB_CP_PORTA_PLAYBK_FSD,sab.cp_porta_playbk_fsd,SAB.PORTA_PLYBK_CLK_CFG,SAB_PORTA_PLYBK_CLK_CFG,sab.porta_plybk_clk_cfg,0x83C20004,32,0x0000_0000,"0:12,1:13,2:14",12,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port A Playback: frame-start delay (0.5 SCLK resolution)
*** 000 0.0 SCLK
>>> 001 0.5 SCLK
>>> 010 1.0 SCLK
>>> 011 1.5 SCLK
>>> 100 2.0 SCLK
>>> 101 2.5 SCLK"
SAB.PORTA_PLYBK_CLK_CFG.CP_PORTA_PLAYBK_FSYNC_INV,SAB_CP_PORTA_PLAYBK_FSYNC_INV,sab.cp_porta_playbk_fsync_inv,SAB.PORTA_PLYBK_CLK_CFG,SAB_PORTA_PLYBK_CLK_CFG,sab.porta_plybk_clk_cfg,0x83C20004,32,0x0000_0000,"0:15",15,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Playback: FSYNC inversion
*** 0 Non-inverted
>>> 1 Inverted"
SAB.PORTA_PLYBK_CLK_CFG.CP_PORTA_PLAYBK_SCLK_INV,SAB_CP_PORTA_PLAYBK_SCLK_INV,sab.cp_porta_playbk_sclk_inv,SAB.PORTA_PLYBK_CLK_CFG,SAB_PORTA_PLYBK_CLK_CFG,sab.porta_plybk_clk_cfg,0x83C20004,32,0x0000_0000,"0:16",16,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Playback: SCLK inversion
*** 0 Non-inverted
>>> 1 Inverted"
SAB.PORTA_PLYBK_CH_LOC_CFG[0].CP_PORTA_PLAYBK_CH1_LOC,SAB_CP_PORTA_PLAYBK_CH1_LOC,sab.cp_porta_playbk_chx_loc_0_0,SAB.PORTA_PLYBK_CH_LOC_CFG[0],SAB_PORTA_PLYBK_CH_LOC_CFG1,sab.porta_plybk_ch_loc_cfg1,0x83C20008,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Playback: channel 1 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_PLYBK_CH_LOC_CFG[0].CP_PORTA_PLAYBK_CH2_LOC,SAB_CP_PORTA_PLAYBK_CH2_LOC,sab.cp_porta_playbk_chx_loc_0_1,SAB.PORTA_PLYBK_CH_LOC_CFG[0],SAB_PORTA_PLYBK_CH_LOC_CFG1,sab.porta_plybk_ch_loc_cfg1,0x83C20008,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Playback: channel 2 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_PLYBK_CH_LOC_CFG[1].CP_PORTA_PLAYBK_CH3_LOC,SAB_CP_PORTA_PLAYBK_CH3_LOC,sab.cp_porta_playbk_chx_loc_1_0,SAB.PORTA_PLYBK_CH_LOC_CFG[1],SAB_PORTA_PLYBK_CH_LOC_CFG2,sab.porta_plybk_ch_loc_cfg2,0x83C2000C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Playback: channel 3 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_PLYBK_CH_LOC_CFG[1].CP_PORTA_PLAYBK_CH4_LOC,SAB_CP_PORTA_PLAYBK_CH4_LOC,sab.cp_porta_playbk_chx_loc_1_1,SAB.PORTA_PLYBK_CH_LOC_CFG[1],SAB_PORTA_PLYBK_CH_LOC_CFG2,sab.porta_plybk_ch_loc_cfg2,0x83C2000C,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Playback: channel 4 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_PLYBK_CH_LOC_CFG[2].CP_PORTA_PLAYBK_CH5_LOC,SAB_CP_PORTA_PLAYBK_CH5_LOC,sab.cp_porta_playbk_chx_loc_2_0,SAB.PORTA_PLYBK_CH_LOC_CFG[2],SAB_PORTA_PLYBK_CH_LOC_CFG3,sab.porta_plybk_ch_loc_cfg3,0x83C20010,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Playback: channel 5 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_PLYBK_CH_LOC_CFG[2].CP_PORTA_PLAYBK_CH6_LOC,SAB_CP_PORTA_PLAYBK_CH6_LOC,sab.cp_porta_playbk_chx_loc_2_1,SAB.PORTA_PLYBK_CH_LOC_CFG[2],SAB_PORTA_PLYBK_CH_LOC_CFG3,sab.porta_plybk_ch_loc_cfg3,0x83C20010,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Playback: channel 6 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_PLYBK_CH_LOC_CFG[3].CP_PORTA_PLAYBK_CH7_LOC,SAB_CP_PORTA_PLAYBK_CH7_LOC,sab.cp_porta_playbk_chx_loc_3_0,SAB.PORTA_PLYBK_CH_LOC_CFG[3],SAB_PORTA_PLYBK_CH_LOC_CFG4,sab.porta_plybk_ch_loc_cfg4,0x83C20014,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Playback: channel 7 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_PLYBK_CH_LOC_CFG[3].CP_PORTA_PLAYBK_CH8_LOC,SAB_CP_PORTA_PLAYBK_CH8_LOC,sab.cp_porta_playbk_chx_loc_3_1,SAB.PORTA_PLYBK_CH_LOC_CFG[3],SAB_PORTA_PLYBK_CH_LOC_CFG4,sab.porta_plybk_ch_loc_cfg4,0x83C20014,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Playback: channel 8 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_PLYBK_CH_WIDTH_CFG[0].CP_PORTA_PLAYBK_CH1_WIDTH,SAB_CP_PORTA_PLAYBK_CH1_WIDTH,sab.cp_porta_playbk_chx_width_0_0,SAB.PORTA_PLYBK_CH_WIDTH_CFG[0],SAB_PORTA_PLYBK_CH_WIDTH_CFG1,sab.porta_plybk_ch_width_cfg1,0x83C20028,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4",0,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Playback: channel 1 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_PLYBK_CH_WIDTH_CFG[0].CP_PORTA_PLAYBK_CH2_WIDTH,SAB_CP_PORTA_PLAYBK_CH2_WIDTH,sab.cp_porta_playbk_chx_width_0_1,SAB.PORTA_PLYBK_CH_WIDTH_CFG[0],SAB_PORTA_PLYBK_CH_WIDTH_CFG1,sab.porta_plybk_ch_width_cfg1,0x83C20028,32,0x0000_0000,"0:5,1:6,2:7,3:8,4:9",5,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Playback: channel 2 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_PLYBK_CH_WIDTH_CFG[0].CP_PORTA_PLAYBK_CH3_WIDTH,SAB_CP_PORTA_PLAYBK_CH3_WIDTH,sab.cp_porta_playbk_chx_width_0_2,SAB.PORTA_PLYBK_CH_WIDTH_CFG[0],SAB_PORTA_PLYBK_CH_WIDTH_CFG1,sab.porta_plybk_ch_width_cfg1,0x83C20028,32,0x0000_0000,"0:10,1:11,2:12,3:13,4:14",10,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Playback: channel 3 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_PLYBK_CH_WIDTH_CFG[0].CP_PORTA_PLAYBK_CH4_WIDTH,SAB_CP_PORTA_PLAYBK_CH4_WIDTH,sab.cp_porta_playbk_chx_width_0_3,SAB.PORTA_PLYBK_CH_WIDTH_CFG[0],SAB_PORTA_PLYBK_CH_WIDTH_CFG1,sab.porta_plybk_ch_width_cfg1,0x83C20028,32,0x0000_0000,"0:15,1:16,2:17,3:18,4:19",15,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Playback: channel 4 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_PLYBK_CH_WIDTH_CFG[0].CP_PORTA_PLAYBK_CH5_WIDTH,SAB_CP_PORTA_PLAYBK_CH5_WIDTH,sab.cp_porta_playbk_chx_width_0_4,SAB.PORTA_PLYBK_CH_WIDTH_CFG[0],SAB_PORTA_PLYBK_CH_WIDTH_CFG1,sab.porta_plybk_ch_width_cfg1,0x83C20028,32,0x0000_0000,"0:20,1:21,2:22,3:23,4:24",20,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Playback: channel 5 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_PLYBK_CH_WIDTH_CFG[0].CP_PORTA_PLAYBK_CH6_WIDTH,SAB_CP_PORTA_PLAYBK_CH6_WIDTH,sab.cp_porta_playbk_chx_width_0_5,SAB.PORTA_PLYBK_CH_WIDTH_CFG[0],SAB_PORTA_PLYBK_CH_WIDTH_CFG1,sab.porta_plybk_ch_width_cfg1,0x83C20028,32,0x0000_0000,"0:25,1:26,2:27,3:28,4:29",25,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Playback: channel 6 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_PLYBK_CH_WIDTH_CFG[1].CP_PORTA_PLAYBK_CH7_WIDTH,SAB_CP_PORTA_PLAYBK_CH7_WIDTH,sab.cp_porta_playbk_chx_width_1_0,SAB.PORTA_PLYBK_CH_WIDTH_CFG[1],SAB_PORTA_PLYBK_CH_WIDTH_CFG2,sab.porta_plybk_ch_width_cfg2,0x83C2002C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4",0,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Playback: channel 7 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_PLYBK_CH_WIDTH_CFG[1].CP_PORTA_PLAYBK_CH8_WIDTH,SAB_CP_PORTA_PLAYBK_CH8_WIDTH,sab.cp_porta_playbk_chx_width_1_1,SAB.PORTA_PLYBK_CH_WIDTH_CFG[1],SAB_PORTA_PLYBK_CH_WIDTH_CFG2,sab.porta_plybk_ch_width_cfg2,0x83C2002C,32,0x0000_0000,"0:5,1:6,2:7,3:8,4:9",5,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Playback: channel 8 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_PLYBK_CH_EN.CP_PORTA_PLAYBK_CH1_EN,SAB_CP_PORTA_PLAYBK_CH1_EN,sab.cp_porta_playbk_ch1_en,SAB.PORTA_PLYBK_CH_EN,SAB_PORTA_PLYBK_CH_EN,sab.porta_plybk_ch_en,0x83C20034,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Playback: channel 1 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_PLYBK_CH_EN.CP_PORTA_PLAYBK_CH2_EN,SAB_CP_PORTA_PLAYBK_CH2_EN,sab.cp_porta_playbk_ch2_en,SAB.PORTA_PLYBK_CH_EN,SAB_PORTA_PLYBK_CH_EN,sab.porta_plybk_ch_en,0x83C20034,32,0x0000_0000,"0:1",1,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Playback: channel 2 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_PLYBK_CH_EN.CP_PORTA_PLAYBK_CH3_EN,SAB_CP_PORTA_PLAYBK_CH3_EN,sab.cp_porta_playbk_ch3_en,SAB.PORTA_PLYBK_CH_EN,SAB_PORTA_PLYBK_CH_EN,sab.porta_plybk_ch_en,0x83C20034,32,0x0000_0000,"0:2",2,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Playback: channel 3 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_PLYBK_CH_EN.CP_PORTA_PLAYBK_CH4_EN,SAB_CP_PORTA_PLAYBK_CH4_EN,sab.cp_porta_playbk_ch4_en,SAB.PORTA_PLYBK_CH_EN,SAB_PORTA_PLYBK_CH_EN,sab.porta_plybk_ch_en,0x83C20034,32,0x0000_0000,"0:3",3,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Playback: channel 4 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_PLYBK_CH_EN.CP_PORTA_PLAYBK_CH5_EN,SAB_CP_PORTA_PLAYBK_CH5_EN,sab.cp_porta_playbk_ch5_en,SAB.PORTA_PLYBK_CH_EN,SAB_PORTA_PLYBK_CH_EN,sab.porta_plybk_ch_en,0x83C20034,32,0x0000_0000,"0:4",4,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Playback: channel 5 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_PLYBK_CH_EN.CP_PORTA_PLAYBK_CH6_EN,SAB_CP_PORTA_PLAYBK_CH6_EN,sab.cp_porta_playbk_ch6_en,SAB.PORTA_PLYBK_CH_EN,SAB_PORTA_PLYBK_CH_EN,sab.porta_plybk_ch_en,0x83C20034,32,0x0000_0000,"0:5",5,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Playback: channel 6 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_PLYBK_CH_EN.CP_PORTA_PLAYBK_CH7_EN,SAB_CP_PORTA_PLAYBK_CH7_EN,sab.cp_porta_playbk_ch7_en,SAB.PORTA_PLYBK_CH_EN,SAB_PORTA_PLYBK_CH_EN,sab.porta_plybk_ch_en,0x83C20034,32,0x0000_0000,"0:6",6,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Playback: channel 7 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_PLYBK_CH_EN.CP_PORTA_PLAYBK_CH8_EN,SAB_CP_PORTA_PLAYBK_CH8_EN,sab.cp_porta_playbk_ch8_en,SAB.PORTA_PLYBK_CH_EN,SAB_PORTA_PLYBK_CH_EN,sab.porta_plybk_ch_en,0x83C20034,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Playback: channel 8 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_PLYBK_CH_SRC_SEL[0].CP_PORTA_PLAYBK_CH1_SRC_SEL,SAB_CP_PORTA_PLAYBK_CH1_SRC_SEL,sab.cp_porta_playbk_chx_src_sel_0_0,SAB.PORTA_PLYBK_CH_SRC_SEL[0],SAB_PORTA_PLYBK_CH_SRC_SEL1,sab.porta_plybk_ch_src_sel1,0x83C20038,32,0x0000_0000,"0:0,1:1,2:2",0,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port A Playback: Port A channel 1 data-select (to bridge core)
*** 000 Port A chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTA_PLYBK_CH_SRC_SEL[0].CP_PORTA_PLAYBK_CH2_SRC_SEL,SAB_CP_PORTA_PLAYBK_CH2_SRC_SEL,sab.cp_porta_playbk_chx_src_sel_0_1,SAB.PORTA_PLYBK_CH_SRC_SEL[0],SAB_PORTA_PLYBK_CH_SRC_SEL1,sab.porta_plybk_ch_src_sel1,0x83C20038,32,0x0000_0000,"0:4,1:5,2:6",4,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port A Playback: Port A channel 2 data-select (to bridge core)
*** 000 Port A chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTA_PLYBK_CH_SRC_SEL[0].CP_PORTA_PLAYBK_CH3_SRC_SEL,SAB_CP_PORTA_PLAYBK_CH3_SRC_SEL,sab.cp_porta_playbk_chx_src_sel_0_2,SAB.PORTA_PLYBK_CH_SRC_SEL[0],SAB_PORTA_PLYBK_CH_SRC_SEL1,sab.porta_plybk_ch_src_sel1,0x83C20038,32,0x0000_0000,"0:8,1:9,2:10",8,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port A Playback: Port A channel 3 data-select (to bridge core)
*** 000 Port A chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTA_PLYBK_CH_SRC_SEL[0].CP_PORTA_PLAYBK_CH4_SRC_SEL,SAB_CP_PORTA_PLAYBK_CH4_SRC_SEL,sab.cp_porta_playbk_chx_src_sel_0_3,SAB.PORTA_PLYBK_CH_SRC_SEL[0],SAB_PORTA_PLYBK_CH_SRC_SEL1,sab.porta_plybk_ch_src_sel1,0x83C20038,32,0x0000_0000,"0:12,1:13,2:14",12,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port A Playback: Port A channel 4 data-select (to bridge core)
*** 000 Port A chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTA_PLYBK_CH_SRC_SEL[0].CP_PORTA_PLAYBK_CH5_SRC_SEL,SAB_CP_PORTA_PLAYBK_CH5_SRC_SEL,sab.cp_porta_playbk_chx_src_sel_0_4,SAB.PORTA_PLYBK_CH_SRC_SEL[0],SAB_PORTA_PLYBK_CH_SRC_SEL1,sab.porta_plybk_ch_src_sel1,0x83C20038,32,0x0000_0000,"0:16,1:17,2:18",16,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port A Playback: Port A channel 5 data-select (to bridge core)
*** 000 Port A chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTA_PLYBK_CH_SRC_SEL[0].CP_PORTA_PLAYBK_CH6_SRC_SEL,SAB_CP_PORTA_PLAYBK_CH6_SRC_SEL,sab.cp_porta_playbk_chx_src_sel_0_5,SAB.PORTA_PLYBK_CH_SRC_SEL[0],SAB_PORTA_PLYBK_CH_SRC_SEL1,sab.porta_plybk_ch_src_sel1,0x83C20038,32,0x0000_0000,"0:20,1:21,2:22",20,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port A Playback: Port A channel 6 data-select (to bridge core)
*** 000 Port A chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTA_PLYBK_CH_SRC_SEL[0].CP_PORTA_PLAYBK_CH7_SRC_SEL,SAB_CP_PORTA_PLAYBK_CH7_SRC_SEL,sab.cp_porta_playbk_chx_src_sel_0_6,SAB.PORTA_PLYBK_CH_SRC_SEL[0],SAB_PORTA_PLYBK_CH_SRC_SEL1,sab.porta_plybk_ch_src_sel1,0x83C20038,32,0x0000_0000,"0:24,1:25,2:26",24,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port A Playback: Port A channel 7 data-select (to bridge core)
*** 000 Port A chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTA_PLYBK_CH_SRC_SEL[0].CP_PORTA_PLAYBK_CH8_SRC_SEL,SAB_CP_PORTA_PLAYBK_CH8_SRC_SEL,sab.cp_porta_playbk_chx_src_sel_0_7,SAB.PORTA_PLYBK_CH_SRC_SEL[0],SAB_PORTA_PLYBK_CH_SRC_SEL1,sab.porta_plybk_ch_src_sel1,0x83C20038,32,0x0000_0000,"0:28,1:29,2:30",28,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port A Playback: Port A channel 8 data-select (to bridge core)
*** 000 Port A chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTB_PLYBK_CLK_CFG.CP_PORTB_PLAYBK_NUM_SCLKS,SAB_CP_PORTB_PLAYBK_NUM_SCLKS,sab.cp_portb_playbk_num_sclks,SAB.PORTB_PLYBK_CLK_CFG,SAB_PORTB_PLYBK_CLK_CFG,sab.portb_plybk_clk_cfg,0x83C20040,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Playback: number of SCLKs in the frame (zero-based)
*** 0x000 1 SCLK
>>> 0x001 2 SCLK
>>> ...
>>> 0x3FF 1,024 SCLK"
SAB.PORTB_PLYBK_CLK_CFG.CP_PORTB_PLAYBK_FSD,SAB_CP_PORTB_PLAYBK_FSD,sab.cp_portb_playbk_fsd,SAB.PORTB_PLYBK_CLK_CFG,SAB_PORTB_PLYBK_CLK_CFG,sab.portb_plybk_clk_cfg,0x83C20040,32,0x0000_0000,"0:12,1:13,2:14",12,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Playback: frame-start delay (0.5 SCLK resolution)
*** 000 0.0 SCLK
>>> 001 0.5 SCLK
>>> 010 1.0 SCLK
>>> 011 1.5 SCLK
>>> 100 2.0 SCLK
>>> 101 2.5 SCLK"
SAB.PORTB_PLYBK_CLK_CFG.CP_PORTB_PLAYBK_FSYNC_INV,SAB_CP_PORTB_PLAYBK_FSYNC_INV,sab.cp_portb_playbk_fsync_inv,SAB.PORTB_PLYBK_CLK_CFG,SAB_PORTB_PLYBK_CLK_CFG,sab.portb_plybk_clk_cfg,0x83C20040,32,0x0000_0000,"0:15",15,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: FSYNC inversion
*** 0 Non-inverted
>>> 1 Inverted"
SAB.PORTB_PLYBK_CLK_CFG.CP_PORTB_PLAYBK_SCLK_INV,SAB_CP_PORTB_PLAYBK_SCLK_INV,sab.cp_portb_playbk_sclk_inv,SAB.PORTB_PLYBK_CLK_CFG,SAB_PORTB_PLYBK_CLK_CFG,sab.portb_plybk_clk_cfg,0x83C20040,32,0x0000_0000,"0:16",16,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: SCLK inversion
*** 0 Non-inverted
>>> 1 Inverted"
SAB.PORTB_PLYBK_CH_LOC_CFG[0].CP_PORTB_PLAYBK_CH1_LOC,SAB_CP_PORTB_PLAYBK_CH1_LOC,sab.cp_portb_playbk_chx_loc_0_0,SAB.PORTB_PLYBK_CH_LOC_CFG[0],SAB_PORTB_PLYBK_CH_LOC_CFG1,sab.portb_plybk_ch_loc_cfg1,0x83C20044,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Playback: channel 1 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_PLYBK_CH_LOC_CFG[0].CP_PORTB_PLAYBK_CH2_LOC,SAB_CP_PORTB_PLAYBK_CH2_LOC,sab.cp_portb_playbk_chx_loc_0_1,SAB.PORTB_PLYBK_CH_LOC_CFG[0],SAB_PORTB_PLYBK_CH_LOC_CFG1,sab.portb_plybk_ch_loc_cfg1,0x83C20044,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Playback: channel 2 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_PLYBK_CH_LOC_CFG[1].CP_PORTB_PLAYBK_CH3_LOC,SAB_CP_PORTB_PLAYBK_CH3_LOC,sab.cp_portb_playbk_chx_loc_1_0,SAB.PORTB_PLYBK_CH_LOC_CFG[1],SAB_PORTB_PLYBK_CH_LOC_CFG2,sab.portb_plybk_ch_loc_cfg2,0x83C20048,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Playback: channel 3 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_PLYBK_CH_LOC_CFG[1].CP_PORTB_PLAYBK_CH4_LOC,SAB_CP_PORTB_PLAYBK_CH4_LOC,sab.cp_portb_playbk_chx_loc_1_1,SAB.PORTB_PLYBK_CH_LOC_CFG[1],SAB_PORTB_PLYBK_CH_LOC_CFG2,sab.portb_plybk_ch_loc_cfg2,0x83C20048,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Playback: channel 4 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_PLYBK_CH_LOC_CFG[2].CP_PORTB_PLAYBK_CH5_LOC,SAB_CP_PORTB_PLAYBK_CH5_LOC,sab.cp_portb_playbk_chx_loc_2_0,SAB.PORTB_PLYBK_CH_LOC_CFG[2],SAB_PORTB_PLYBK_CH_LOC_CFG3,sab.portb_plybk_ch_loc_cfg3,0x83C2004C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Playback: channel 5 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_PLYBK_CH_LOC_CFG[2].CP_PORTB_PLAYBK_CH6_LOC,SAB_CP_PORTB_PLAYBK_CH6_LOC,sab.cp_portb_playbk_chx_loc_2_1,SAB.PORTB_PLYBK_CH_LOC_CFG[2],SAB_PORTB_PLYBK_CH_LOC_CFG3,sab.portb_plybk_ch_loc_cfg3,0x83C2004C,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Playback: channel 6 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_PLYBK_CH_LOC_CFG[3].CP_PORTB_PLAYBK_CH7_LOC,SAB_CP_PORTB_PLAYBK_CH7_LOC,sab.cp_portb_playbk_chx_loc_3_0,SAB.PORTB_PLYBK_CH_LOC_CFG[3],SAB_PORTB_PLYBK_CH_LOC_CFG4,sab.portb_plybk_ch_loc_cfg4,0x83C20050,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Playback: channel 7 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_PLYBK_CH_LOC_CFG[3].CP_PORTB_PLAYBK_CH8_LOC,SAB_CP_PORTB_PLAYBK_CH8_LOC,sab.cp_portb_playbk_chx_loc_3_1,SAB.PORTB_PLYBK_CH_LOC_CFG[3],SAB_PORTB_PLYBK_CH_LOC_CFG4,sab.portb_plybk_ch_loc_cfg4,0x83C20050,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Playback: channel 8 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_PLYBK_CH_WIDTH_CFG[0].CP_PORTB_PLAYBK_CH1_WIDTH,SAB_CP_PORTB_PLAYBK_CH1_WIDTH,sab.cp_portb_playbk_chx_width_0_0,SAB.PORTB_PLYBK_CH_WIDTH_CFG[0],SAB_PORTB_PLYBK_CH_WIDTH_CFG1,sab.portb_plybk_ch_width_cfg1,0x83C20064,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4",0,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Playback: channel 1 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_PLYBK_CH_WIDTH_CFG[0].CP_PORTB_PLAYBK_CH2_WIDTH,SAB_CP_PORTB_PLAYBK_CH2_WIDTH,sab.cp_portb_playbk_chx_width_0_1,SAB.PORTB_PLYBK_CH_WIDTH_CFG[0],SAB_PORTB_PLYBK_CH_WIDTH_CFG1,sab.portb_plybk_ch_width_cfg1,0x83C20064,32,0x0000_0000,"0:5,1:6,2:7,3:8,4:9",5,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Playback: channel 2 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_PLYBK_CH_WIDTH_CFG[0].CP_PORTB_PLAYBK_CH3_WIDTH,SAB_CP_PORTB_PLAYBK_CH3_WIDTH,sab.cp_portb_playbk_chx_width_0_2,SAB.PORTB_PLYBK_CH_WIDTH_CFG[0],SAB_PORTB_PLYBK_CH_WIDTH_CFG1,sab.portb_plybk_ch_width_cfg1,0x83C20064,32,0x0000_0000,"0:10,1:11,2:12,3:13,4:14",10,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Playback: channel 3 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_PLYBK_CH_WIDTH_CFG[0].CP_PORTB_PLAYBK_CH4_WIDTH,SAB_CP_PORTB_PLAYBK_CH4_WIDTH,sab.cp_portb_playbk_chx_width_0_3,SAB.PORTB_PLYBK_CH_WIDTH_CFG[0],SAB_PORTB_PLYBK_CH_WIDTH_CFG1,sab.portb_plybk_ch_width_cfg1,0x83C20064,32,0x0000_0000,"0:15,1:16,2:17,3:18,4:19",15,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Playback: channel 4 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_PLYBK_CH_WIDTH_CFG[0].CP_PORTB_PLAYBK_CH5_WIDTH,SAB_CP_PORTB_PLAYBK_CH5_WIDTH,sab.cp_portb_playbk_chx_width_0_4,SAB.PORTB_PLYBK_CH_WIDTH_CFG[0],SAB_PORTB_PLYBK_CH_WIDTH_CFG1,sab.portb_plybk_ch_width_cfg1,0x83C20064,32,0x0000_0000,"0:20,1:21,2:22,3:23,4:24",20,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Playback: channel 5 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_PLYBK_CH_WIDTH_CFG[0].CP_PORTB_PLAYBK_CH6_WIDTH,SAB_CP_PORTB_PLAYBK_CH6_WIDTH,sab.cp_portb_playbk_chx_width_0_5,SAB.PORTB_PLYBK_CH_WIDTH_CFG[0],SAB_PORTB_PLYBK_CH_WIDTH_CFG1,sab.portb_plybk_ch_width_cfg1,0x83C20064,32,0x0000_0000,"0:25,1:26,2:27,3:28,4:29",25,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Playback: channel 6 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_PLYBK_CH_WIDTH_CFG[1].CP_PORTB_PLAYBK_CH7_WIDTH,SAB_CP_PORTB_PLAYBK_CH7_WIDTH,sab.cp_portb_playbk_chx_width_1_0,SAB.PORTB_PLYBK_CH_WIDTH_CFG[1],SAB_PORTB_PLYBK_CH_WIDTH_CFG2,sab.portb_plybk_ch_width_cfg2,0x83C20068,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4",0,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Playback: channel 7 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_PLYBK_CH_WIDTH_CFG[1].CP_PORTB_PLAYBK_CH8_WIDTH,SAB_CP_PORTB_PLAYBK_CH8_WIDTH,sab.cp_portb_playbk_chx_width_1_1,SAB.PORTB_PLYBK_CH_WIDTH_CFG[1],SAB_PORTB_PLYBK_CH_WIDTH_CFG2,sab.portb_plybk_ch_width_cfg2,0x83C20068,32,0x0000_0000,"0:5,1:6,2:7,3:8,4:9",5,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Playback: channel 8 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_PLYBK_CH_EN.CP_PORTB_PLAYBK_CH1_EN,SAB_CP_PORTB_PLAYBK_CH1_EN,sab.cp_portb_playbk_chx_en_0,SAB.PORTB_PLYBK_CH_EN,SAB_PORTB_PLYBK_CH_EN,sab.portb_plybk_ch_en,0x83C20070,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 1 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_PLYBK_CH_EN.CP_PORTB_PLAYBK_CH2_EN,SAB_CP_PORTB_PLAYBK_CH2_EN,sab.cp_portb_playbk_chx_en_1,SAB.PORTB_PLYBK_CH_EN,SAB_PORTB_PLYBK_CH_EN,sab.portb_plybk_ch_en,0x83C20070,32,0x0000_0000,"0:1",1,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 2 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_PLYBK_CH_EN.CP_PORTB_PLAYBK_CH3_EN,SAB_CP_PORTB_PLAYBK_CH3_EN,sab.cp_portb_playbk_chx_en_2,SAB.PORTB_PLYBK_CH_EN,SAB_PORTB_PLYBK_CH_EN,sab.portb_plybk_ch_en,0x83C20070,32,0x0000_0000,"0:2",2,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 3 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_PLYBK_CH_EN.CP_PORTB_PLAYBK_CH4_EN,SAB_CP_PORTB_PLAYBK_CH4_EN,sab.cp_portb_playbk_chx_en_3,SAB.PORTB_PLYBK_CH_EN,SAB_PORTB_PLYBK_CH_EN,sab.portb_plybk_ch_en,0x83C20070,32,0x0000_0000,"0:3",3,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 4 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_PLYBK_CH_EN.CP_PORTB_PLAYBK_CH5_EN,SAB_CP_PORTB_PLAYBK_CH5_EN,sab.cp_portb_playbk_chx_en_4,SAB.PORTB_PLYBK_CH_EN,SAB_PORTB_PLYBK_CH_EN,sab.portb_plybk_ch_en,0x83C20070,32,0x0000_0000,"0:4",4,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 5 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_PLYBK_CH_EN.CP_PORTB_PLAYBK_CH6_EN,SAB_CP_PORTB_PLAYBK_CH6_EN,sab.cp_portb_playbk_chx_en_5,SAB.PORTB_PLYBK_CH_EN,SAB_PORTB_PLYBK_CH_EN,sab.portb_plybk_ch_en,0x83C20070,32,0x0000_0000,"0:5",5,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 6 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_PLYBK_CH_EN.CP_PORTB_PLAYBK_CH7_EN,SAB_CP_PORTB_PLAYBK_CH7_EN,sab.cp_portb_playbk_chx_en_6,SAB.PORTB_PLYBK_CH_EN,SAB_PORTB_PLYBK_CH_EN,sab.portb_plybk_ch_en,0x83C20070,32,0x0000_0000,"0:6",6,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 7 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_PLYBK_CH_EN.CP_PORTB_PLAYBK_CH8_EN,SAB_CP_PORTB_PLAYBK_CH8_EN,sab.cp_portb_playbk_chx_en_7,SAB.PORTB_PLYBK_CH_EN,SAB_PORTB_PLYBK_CH_EN,sab.portb_plybk_ch_en,0x83C20070,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 8 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_PLYBK_CH_SRC_SEL[0].CP_PORTB_PLAYBK_CH1_SEL,SAB_CP_PORTB_PLAYBK_CH1_SEL,sab.cp_portb_playbk_chx_src_sel_0_0,SAB.PORTB_PLYBK_CH_SRC_SEL[0],SAB_PORTB_PLYBK_CH_SRC_SEL1,sab.portb_plybk_ch_src_sel1,0x83C20074,32,0x7654_3210,"0:0,1:1,2:2",0,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Playback: Port B channel 1 channel-select (from bridge core)
*** 000 Channel 1
>>> 001 Channel 2
>>> ...
>>> 111 Channel 8"
SAB.PORTB_PLYBK_CH_SRC_SEL[0].CP_PORTB_PLAYBK_CH2_SEL,SAB_CP_PORTB_PLAYBK_CH2_SEL,sab.cp_portb_playbk_chx_src_sel_0_1,SAB.PORTB_PLYBK_CH_SRC_SEL[0],SAB_PORTB_PLYBK_CH_SRC_SEL1,sab.portb_plybk_ch_src_sel1,0x83C20074,32,0x7654_3210,"0:4,1:5,2:6",4,3,RW,0x1,0x1,N,none,N,U3.0,N,"","Port B Playback: Port B channel 2 channel-select (from bridge core)
>>> 000 Channel 1
*** 001 Channel 2
>>> ...
>>> 111 Channel 8"
SAB.PORTB_PLYBK_CH_SRC_SEL[0].CP_PORTB_PLAYBK_CH3_SEL,SAB_CP_PORTB_PLAYBK_CH3_SEL,sab.cp_portb_playbk_chx_src_sel_0_2,SAB.PORTB_PLYBK_CH_SRC_SEL[0],SAB_PORTB_PLYBK_CH_SRC_SEL1,sab.portb_plybk_ch_src_sel1,0x83C20074,32,0x7654_3210,"0:8,1:9,2:10",8,3,RW,0x2,0x2,N,none,N,U3.0,N,"","Port B Playback: Port B channel 3 channel-select (from bridge core)
>>> 000 Channel 1
>>> 001 Channel 2
*** 010 Channel 3
>>> ...
>>> 111 Channel 8"
SAB.PORTB_PLYBK_CH_SRC_SEL[0].CP_PORTB_PLAYBK_CH4_SEL,SAB_CP_PORTB_PLAYBK_CH4_SEL,sab.cp_portb_playbk_chx_src_sel_0_3,SAB.PORTB_PLYBK_CH_SRC_SEL[0],SAB_PORTB_PLYBK_CH_SRC_SEL1,sab.portb_plybk_ch_src_sel1,0x83C20074,32,0x7654_3210,"0:12,1:13,2:14",12,3,RW,0x3,0x3,N,none,N,U3.0,N,"","Port B Playback: Port B channel 4 channel-select (from bridge core)
>>> 000 Channel 1
>>> 001 Channel 2
>>> ...
*** 011 Channel 4
>>> ...
>>> 111 Channel 8"
SAB.PORTB_PLYBK_CH_SRC_SEL[0].CP_PORTB_PLAYBK_CH5_SEL,SAB_CP_PORTB_PLAYBK_CH5_SEL,sab.cp_portb_playbk_chx_src_sel_0_4,SAB.PORTB_PLYBK_CH_SRC_SEL[0],SAB_PORTB_PLYBK_CH_SRC_SEL1,sab.portb_plybk_ch_src_sel1,0x83C20074,32,0x7654_3210,"0:16,1:17,2:18",16,3,RW,0x4,0x4,N,none,N,U3.0,N,"","Port B Playback: Port B channel 5 channel-select (from bridge core)
>>> 000 Channel 1
>>> 001 Channel 2
>>> ...
*** 100 Channel 5
>>> ...
>>> 111 Channel 8"
SAB.PORTB_PLYBK_CH_SRC_SEL[0].CP_PORTB_PLAYBK_CH6_SEL,SAB_CP_PORTB_PLAYBK_CH6_SEL,sab.cp_portb_playbk_chx_src_sel_0_5,SAB.PORTB_PLYBK_CH_SRC_SEL[0],SAB_PORTB_PLYBK_CH_SRC_SEL1,sab.portb_plybk_ch_src_sel1,0x83C20074,32,0x7654_3210,"0:20,1:21,2:22",20,3,RW,0x5,0x5,N,none,N,U3.0,N,"","Port B Playback: Port B channel 6 channel-select (from bridge core)
>>> 000 Channel 1
>>> 001 Channel 2
>>> ...
*** 101 Channel 6
>>> ...
>>> 111 Channel 8"
SAB.PORTB_PLYBK_CH_SRC_SEL[0].CP_PORTB_PLAYBK_CH7_SEL,SAB_CP_PORTB_PLAYBK_CH7_SEL,sab.cp_portb_playbk_chx_src_sel_0_6,SAB.PORTB_PLYBK_CH_SRC_SEL[0],SAB_PORTB_PLYBK_CH_SRC_SEL1,sab.portb_plybk_ch_src_sel1,0x83C20074,32,0x7654_3210,"0:24,1:25,2:26",24,3,RW,0x6,0x6,N,none,N,U3.0,N,"","Port B Playback: Port B channel 7 channel-select (from bridge core)
>>> 000 Channel 1
>>> 001 Channel 2
>>> ...
*** 110 Channel 7
>>> 111 Channel 8"
SAB.PORTB_PLYBK_CH_SRC_SEL[0].CP_PORTB_PLAYBK_CH8_SEL,SAB_CP_PORTB_PLAYBK_CH8_SEL,sab.cp_portb_playbk_chx_src_sel_0_7,SAB.PORTB_PLYBK_CH_SRC_SEL[0],SAB_PORTB_PLYBK_CH_SRC_SEL1,sab.portb_plybk_ch_src_sel1,0x83C20074,32,0x7654_3210,"0:28,1:29,2:30",28,3,RW,0x7,0x7,N,none,N,U3.0,N,"","Port B Playback: Port B channel 8 channel-select (from bridge core)
>>> 000 Channel 1
>>> 001 Channel 2
>>> ...
*** 111 Channel 8"
SAB.PORTB_CPTR_CLK_CFG.CP_PORTB_CPTR_NUM_SCLKS,SAB_CP_PORTB_CPTR_NUM_SCLKS,sab.cp_portb_cptr_num_sclks,SAB.PORTB_CPTR_CLK_CFG,SAB_PORTB_CPTR_CLK_CFG,sab.portb_cptr_clk_cfg,0x83C2007C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Capture: number of SCLKs in the frame (zero-based)
*** 0x000 1 SCLK
>>> 0x001 2 SCLK
>>> ...
>>> 0x3FF 1,024 SCLK"
SAB.PORTB_CPTR_CLK_CFG.CP_PORTB_CPTR_FSD,SAB_CP_PORTB_CPTR_FSD,sab.cp_portb_cptr_fsd,SAB.PORTB_CPTR_CLK_CFG,SAB_PORTB_CPTR_CLK_CFG,sab.portb_cptr_clk_cfg,0x83C2007C,32,0x0000_0000,"0:12,1:13,2:14",12,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: frame-start delay (0.5 SCLK resolution)
*** 000 0.0 SCLK
>>> 001 0.5 SCLK
>>> 010 1.0 SCLK
>>> 011 1.5 SCLK
>>> 100 2.0 SCLK
>>> 101 2.5 SCLK"
SAB.PORTB_CPTR_CLK_CFG.CP_PORTB_CPTR_FSYNC_INV,SAB_CP_PORTB_CPTR_FSYNC_INV,sab.cp_portb_cptr_fsync_inv,SAB.PORTB_CPTR_CLK_CFG,SAB_PORTB_CPTR_CLK_CFG,sab.portb_cptr_clk_cfg,0x83C2007C,32,0x0000_0000,"0:15",15,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: FSYNC inversion
*** 0 Non-inverted
>>> 1 Inverted"
SAB.PORTB_CPTR_CLK_CFG.CP_PORTB_CPTR_SCLK_INV,SAB_CP_PORTB_CPTR_SCLK_INV,sab.cp_portb_cptr_sclk_inv,SAB.PORTB_CPTR_CLK_CFG,SAB_PORTB_CPTR_CLK_CFG,sab.portb_cptr_clk_cfg,0x83C2007C,32,0x0000_0000,"0:16",16,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: SCLK inversion
*** 0 Non-inverted
>>> 1 Inverted"
SAB.PORTB_CPTR_CH_LOC_CFG[0].CP_PORTB_CPTR_CH1_LOC,SAB_CP_PORTB_CPTR_CH1_LOC,sab.cp_portb_cptr_chx_loc_0_0,SAB.PORTB_CPTR_CH_LOC_CFG[0],SAB_PORTB_CPTR_CH_LOC_CFG1,sab.portb_cptr_ch_loc_cfg1,0x83C20080,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Capture: channel 1 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_CPTR_CH_LOC_CFG[0].CP_PORTB_CPTR_CH2_LOC,SAB_CP_PORTB_CPTR_CH2_LOC,sab.cp_portb_cptr_chx_loc_0_1,SAB.PORTB_CPTR_CH_LOC_CFG[0],SAB_PORTB_CPTR_CH_LOC_CFG1,sab.portb_cptr_ch_loc_cfg1,0x83C20080,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Capture: channel 2 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_CPTR_CH_LOC_CFG[1].CP_PORTB_CPTR_CH3_LOC,SAB_CP_PORTB_CPTR_CH3_LOC,sab.cp_portb_cptr_chx_loc_1_0,SAB.PORTB_CPTR_CH_LOC_CFG[1],SAB_PORTB_CPTR_CH_LOC_CFG2,sab.portb_cptr_ch_loc_cfg2,0x83C20084,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Capture: channel 3 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_CPTR_CH_LOC_CFG[1].CP_PORTB_CPTR_CH4_LOC,SAB_CP_PORTB_CPTR_CH4_LOC,sab.cp_portb_cptr_chx_loc_1_1,SAB.PORTB_CPTR_CH_LOC_CFG[1],SAB_PORTB_CPTR_CH_LOC_CFG2,sab.portb_cptr_ch_loc_cfg2,0x83C20084,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Capture: channel 4 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_CPTR_CH_LOC_CFG[2].CP_PORTB_CPTR_CH5_LOC,SAB_CP_PORTB_CPTR_CH5_LOC,sab.cp_portb_cptr_chx_loc_2_0,SAB.PORTB_CPTR_CH_LOC_CFG[2],SAB_PORTB_CPTR_CH_LOC_CFG3,sab.portb_cptr_ch_loc_cfg3,0x83C20088,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Capture: channel 5 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_CPTR_CH_LOC_CFG[2].CP_PORTB_CPTR_CH6_LOC,SAB_CP_PORTB_CPTR_CH6_LOC,sab.cp_portb_cptr_chx_loc_2_1,SAB.PORTB_CPTR_CH_LOC_CFG[2],SAB_PORTB_CPTR_CH_LOC_CFG3,sab.portb_cptr_ch_loc_cfg3,0x83C20088,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Capture: channel 6 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_CPTR_CH_LOC_CFG[3].CP_PORTB_CPTR_CH7_LOC,SAB_CP_PORTB_CPTR_CH7_LOC,sab.cp_portb_cptr_chx_loc_3_0,SAB.PORTB_CPTR_CH_LOC_CFG[3],SAB_PORTB_CPTR_CH_LOC_CFG4,sab.portb_cptr_ch_loc_cfg4,0x83C2008C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Capture: channel 7 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_CPTR_CH_LOC_CFG[3].CP_PORTB_CPTR_CH8_LOC,SAB_CP_PORTB_CPTR_CH8_LOC,sab.cp_portb_cptr_chx_loc_3_1,SAB.PORTB_CPTR_CH_LOC_CFG[3],SAB_PORTB_CPTR_CH_LOC_CFG4,sab.portb_cptr_ch_loc_cfg4,0x83C2008C,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port B Capture: channel 8 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTB_CPTR_CH_WIDTH_CFG[0].CP_PORTB_CPTR_CH1_WIDTH,SAB_CP_PORTB_CPTR_CH1_WIDTH,sab.cp_portb_cptr_chx_width_0_0,SAB.PORTB_CPTR_CH_WIDTH_CFG[0],SAB_PORTB_CPTR_CH_WIDTH_CFG1,sab.portb_cptr_ch_width_cfg1,0x83C200A0,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4",0,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Capture: channel 1 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_CPTR_CH_WIDTH_CFG[0].CP_PORTB_CPTR_CH2_WIDTH,SAB_CP_PORTB_CPTR_CH2_WIDTH,sab.cp_portb_cptr_chx_width_0_1,SAB.PORTB_CPTR_CH_WIDTH_CFG[0],SAB_PORTB_CPTR_CH_WIDTH_CFG1,sab.portb_cptr_ch_width_cfg1,0x83C200A0,32,0x0000_0000,"0:5,1:6,2:7,3:8,4:9",5,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Capture: channel 2 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_CPTR_CH_WIDTH_CFG[0].CP_PORTB_CPTR_CH3_WIDTH,SAB_CP_PORTB_CPTR_CH3_WIDTH,sab.cp_portb_cptr_chx_width_0_2,SAB.PORTB_CPTR_CH_WIDTH_CFG[0],SAB_PORTB_CPTR_CH_WIDTH_CFG1,sab.portb_cptr_ch_width_cfg1,0x83C200A0,32,0x0000_0000,"0:10,1:11,2:12,3:13,4:14",10,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Capture: channel 3 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_CPTR_CH_WIDTH_CFG[0].CP_PORTB_CPTR_CH4_WIDTH,SAB_CP_PORTB_CPTR_CH4_WIDTH,sab.cp_portb_cptr_chx_width_0_3,SAB.PORTB_CPTR_CH_WIDTH_CFG[0],SAB_PORTB_CPTR_CH_WIDTH_CFG1,sab.portb_cptr_ch_width_cfg1,0x83C200A0,32,0x0000_0000,"0:15,1:16,2:17,3:18,4:19",15,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Capture: channel 4 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_CPTR_CH_WIDTH_CFG[0].CP_PORTB_CPTR_CH5_WIDTH,SAB_CP_PORTB_CPTR_CH5_WIDTH,sab.cp_portb_cptr_chx_width_0_4,SAB.PORTB_CPTR_CH_WIDTH_CFG[0],SAB_PORTB_CPTR_CH_WIDTH_CFG1,sab.portb_cptr_ch_width_cfg1,0x83C200A0,32,0x0000_0000,"0:20,1:21,2:22,3:23,4:24",20,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Capture: channel 5 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_CPTR_CH_WIDTH_CFG[0].CP_PORTB_CPTR_CH6_WIDTH,SAB_CP_PORTB_CPTR_CH6_WIDTH,sab.cp_portb_cptr_chx_width_0_5,SAB.PORTB_CPTR_CH_WIDTH_CFG[0],SAB_PORTB_CPTR_CH_WIDTH_CFG1,sab.portb_cptr_ch_width_cfg1,0x83C200A0,32,0x0000_0000,"0:25,1:26,2:27,3:28,4:29",25,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Capture: channel 6 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_CPTR_CH_WIDTH_CFG[1].CP_PORTB_CPTR_CH7_WIDTH,SAB_CP_PORTB_CPTR_CH7_WIDTH,sab.cp_portb_cptr_chx_width_1_0,SAB.PORTB_CPTR_CH_WIDTH_CFG[1],SAB_PORTB_CPTR_CH_WIDTH_CFG2,sab.portb_cptr_ch_width_cfg2,0x83C200A4,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4",0,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Capture: channel 7 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_CPTR_CH_WIDTH_CFG[1].CP_PORTB_CPTR_CH8_WIDTH,SAB_CP_PORTB_CPTR_CH8_WIDTH,sab.cp_portb_cptr_chx_width_1_1,SAB.PORTB_CPTR_CH_WIDTH_CFG[1],SAB_PORTB_CPTR_CH_WIDTH_CFG2,sab.portb_cptr_ch_width_cfg2,0x83C200A4,32,0x0000_0000,"0:5,1:6,2:7,3:8,4:9",5,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port B Capture: channel 8 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTB_CPTR_CH_EN.CP_PORTB_CPTR_CH1_EN,SAB_CP_PORTB_CPTR_CH1_EN,sab.cp_portb_cptr_chx_en_0,SAB.PORTB_CPTR_CH_EN,SAB_PORTB_CPTR_CH_EN,sab.portb_cptr_ch_en,0x83C200AC,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: channel 1 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_CPTR_CH_EN.CP_PORTB_CPTR_CH2_EN,SAB_CP_PORTB_CPTR_CH2_EN,sab.cp_portb_cptr_chx_en_1,SAB.PORTB_CPTR_CH_EN,SAB_PORTB_CPTR_CH_EN,sab.portb_cptr_ch_en,0x83C200AC,32,0x0000_0000,"0:1",1,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: channel 2 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_CPTR_CH_EN.CP_PORTB_CPTR_CH3_EN,SAB_CP_PORTB_CPTR_CH3_EN,sab.cp_portb_cptr_chx_en_2,SAB.PORTB_CPTR_CH_EN,SAB_PORTB_CPTR_CH_EN,sab.portb_cptr_ch_en,0x83C200AC,32,0x0000_0000,"0:2",2,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: channel 3 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_CPTR_CH_EN.CP_PORTB_CPTR_CH4_EN,SAB_CP_PORTB_CPTR_CH4_EN,sab.cp_portb_cptr_chx_en_3,SAB.PORTB_CPTR_CH_EN,SAB_PORTB_CPTR_CH_EN,sab.portb_cptr_ch_en,0x83C200AC,32,0x0000_0000,"0:3",3,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: channel 4 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_CPTR_CH_EN.CP_PORTB_CPTR_CH5_EN,SAB_CP_PORTB_CPTR_CH5_EN,sab.cp_portb_cptr_chx_en_4,SAB.PORTB_CPTR_CH_EN,SAB_PORTB_CPTR_CH_EN,sab.portb_cptr_ch_en,0x83C200AC,32,0x0000_0000,"0:4",4,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: channel 5 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_CPTR_CH_EN.CP_PORTB_CPTR_CH6_EN,SAB_CP_PORTB_CPTR_CH6_EN,sab.cp_portb_cptr_chx_en_5,SAB.PORTB_CPTR_CH_EN,SAB_PORTB_CPTR_CH_EN,sab.portb_cptr_ch_en,0x83C200AC,32,0x0000_0000,"0:5",5,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: channel 6 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_CPTR_CH_EN.CP_PORTB_CPTR_CH7_EN,SAB_CP_PORTB_CPTR_CH7_EN,sab.cp_portb_cptr_chx_en_6,SAB.PORTB_CPTR_CH_EN,SAB_PORTB_CPTR_CH_EN,sab.portb_cptr_ch_en,0x83C200AC,32,0x0000_0000,"0:6",6,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: channel 7 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_CPTR_CH_EN.CP_PORTB_CPTR_CH8_EN,SAB_CP_PORTB_CPTR_CH8_EN,sab.cp_portb_cptr_chx_en_7,SAB.PORTB_CPTR_CH_EN,SAB_PORTB_CPTR_CH_EN,sab.portb_cptr_ch_en,0x83C200AC,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: channel 8 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTB_CPTR_CH_SRC_SEL[0].CP_PORTB_CPTR_CH1_SRC_SEL,SAB_CP_PORTB_CPTR_CH1_SRC_SEL,sab.cp_portb_cptr_chx_src_sel_0_0,SAB.PORTB_CPTR_CH_SRC_SEL[0],SAB_PORTB_CPTR_CH_SRC_SEL1,sab.portb_cptr_ch_src_sel1,0x83C200B0,32,0x0000_0000,"0:0,1:1,2:2",0,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 1 data-select (to bridge core)
*** 000 Port B chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTB_CPTR_CH_SRC_SEL[0].CP_PORTB_CPTR_CH2_SRC_SEL,SAB_CP_PORTB_CPTR_CH2_SRC_SEL,sab.cp_portb_cptr_chx_src_sel_0_1,SAB.PORTB_CPTR_CH_SRC_SEL[0],SAB_PORTB_CPTR_CH_SRC_SEL1,sab.portb_cptr_ch_src_sel1,0x83C200B0,32,0x0000_0000,"0:4,1:5,2:6",4,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 2 data-select (to bridge core)
*** 000 Port B chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTB_CPTR_CH_SRC_SEL[0].CP_PORTB_CPTR_CH3_SRC_SEL,SAB_CP_PORTB_CPTR_CH3_SRC_SEL,sab.cp_portb_cptr_chx_src_sel_0_2,SAB.PORTB_CPTR_CH_SRC_SEL[0],SAB_PORTB_CPTR_CH_SRC_SEL1,sab.portb_cptr_ch_src_sel1,0x83C200B0,32,0x0000_0000,"0:8,1:9,2:10",8,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 3 data-select (to bridge core)
*** 000 Port B chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTB_CPTR_CH_SRC_SEL[0].CP_PORTB_CPTR_CH4_SRC_SEL,SAB_CP_PORTB_CPTR_CH4_SRC_SEL,sab.cp_portb_cptr_chx_src_sel_0_3,SAB.PORTB_CPTR_CH_SRC_SEL[0],SAB_PORTB_CPTR_CH_SRC_SEL1,sab.portb_cptr_ch_src_sel1,0x83C200B0,32,0x0000_0000,"0:12,1:13,2:14",12,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 4 data-select (to bridge core)
*** 000 Port B chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTB_CPTR_CH_SRC_SEL[0].CP_PORTB_CPTR_CH5_SRC_SEL,SAB_CP_PORTB_CPTR_CH5_SRC_SEL,sab.cp_portb_cptr_chx_src_sel_0_4,SAB.PORTB_CPTR_CH_SRC_SEL[0],SAB_PORTB_CPTR_CH_SRC_SEL1,sab.portb_cptr_ch_src_sel1,0x83C200B0,32,0x0000_0000,"0:16,1:17,2:18",16,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 5 data-select (to bridge core)
*** 000 Port B chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTB_CPTR_CH_SRC_SEL[0].CP_PORTB_CPTR_CH6_SRC_SEL,SAB_CP_PORTB_CPTR_CH6_SRC_SEL,sab.cp_portb_cptr_chx_src_sel_0_5,SAB.PORTB_CPTR_CH_SRC_SEL[0],SAB_PORTB_CPTR_CH_SRC_SEL1,sab.portb_cptr_ch_src_sel1,0x83C200B0,32,0x0000_0000,"0:20,1:21,2:22",20,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 6 data-select (to bridge core)
*** 000 Port B chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTB_CPTR_CH_SRC_SEL[0].CP_PORTB_CPTR_CH7_SRC_SEL,SAB_CP_PORTB_CPTR_CH7_SRC_SEL,sab.cp_portb_cptr_chx_src_sel_0_6,SAB.PORTB_CPTR_CH_SRC_SEL[0],SAB_PORTB_CPTR_CH_SRC_SEL1,sab.portb_cptr_ch_src_sel1,0x83C200B0,32,0x0000_0000,"0:24,1:25,2:26",24,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 7 data-select (to bridge core)
*** 000 Port B chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTB_CPTR_CH_SRC_SEL[0].CP_PORTB_CPTR_CH8_SRC_SEL,SAB_CP_PORTB_CPTR_CH8_SRC_SEL,sab.cp_portb_cptr_chx_src_sel_0_7,SAB.PORTB_CPTR_CH_SRC_SEL[0],SAB_PORTB_CPTR_CH_SRC_SEL1,sab.portb_cptr_ch_src_sel1,0x83C200B0,32,0x0000_0000,"0:28,1:29,2:30",28,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 8 data-select (to bridge core)
*** 000 Port B chan 1
>>> 001 All zeros
>>> 010 All ones
>>> 011 All hex A
>>> 100 All hex 5"
SAB.PORTA_CPTR_CLK_CFG.CP_PORTA_CPTR_NUM_SCLKS,SAB_CP_PORTA_CPTR_NUM_SCLKS,sab.cp_porta_cptr_num_sclks,SAB.PORTA_CPTR_CLK_CFG,SAB_PORTA_CPTR_CLK_CFG,sab.porta_cptr_clk_cfg,0x83C200B8,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Capture: number of SCLKs in the frame (zero-based)
*** 0x000 1 SCLK
>>> 0x001 2 SCLK
>>> ...
>>> 0x3FF 1,024 SCLK"
SAB.PORTA_CPTR_CLK_CFG.CP_PORTA_CPTR_FSD,SAB_CP_PORTA_CPTR_FSD,sab.cp_porta_cptr_fsd,SAB.PORTA_CPTR_CLK_CFG,SAB_PORTA_CPTR_CLK_CFG,sab.porta_cptr_clk_cfg,0x83C200B8,32,0x0000_0000,"0:12,1:13,2:14",12,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port A Capture: frame-start delay (0.5 SCLK resolution)
*** 000 0.0 SCLK
>>> 001 0.5 SCLK
>>> 010 1.0 SCLK
>>> 011 1.5 SCLK
>>> 100 2.0 SCLK
>>> 101 2.5 SCLK"
SAB.PORTA_CPTR_CLK_CFG.CP_PORTA_CPTR_FSYNC_INV,SAB_CP_PORTA_CPTR_FSYNC_INV,sab.cp_porta_cptr_fsync_inv,SAB.PORTA_CPTR_CLK_CFG,SAB_PORTA_CPTR_CLK_CFG,sab.porta_cptr_clk_cfg,0x83C200B8,32,0x0000_0000,"0:15",15,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Capture: FSYNC inversion
*** 0 Non-inverted
>>> 1 Inverted"
SAB.PORTA_CPTR_CLK_CFG.CP_PORTA_CPTR_SCLK_INV,SAB_CP_PORTA_CPTR_SCLK_INV,sab.cp_porta_cptr_sclk_inv,SAB.PORTA_CPTR_CLK_CFG,SAB_PORTA_CPTR_CLK_CFG,sab.porta_cptr_clk_cfg,0x83C200B8,32,0x0000_0000,"0:16",16,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Capture: SCLK inversion
*** 0 Non-inverted
>>> 1 Inverted"
SAB.PORTA_CPTR_CH_LOC_CFG[0].CP_PORTA_CPTR_CH1_LOC,SAB_CP_PORTA_CPTR_CH1_LOC,sab.cp_porta_cptr_chx_loc_0_0,SAB.PORTA_CPTR_CH_LOC_CFG[0],SAB_PORTA_CPTR_CH_LOC_CFG1,sab.porta_cptr_ch_loc_cfg1,0x83C200BC,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Capture: channel 1 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_CPTR_CH_LOC_CFG[0].CP_PORTA_CPTR_CH2_LOC,SAB_CP_PORTA_CPTR_CH2_LOC,sab.cp_porta_cptr_chx_loc_0_1,SAB.PORTA_CPTR_CH_LOC_CFG[0],SAB_PORTA_CPTR_CH_LOC_CFG1,sab.porta_cptr_ch_loc_cfg1,0x83C200BC,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Capture: channel 2 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_CPTR_CH_LOC_CFG[1].CP_PORTA_CPTR_CH3_LOC,SAB_CP_PORTA_CPTR_CH3_LOC,sab.cp_porta_cptr_chx_loc_1_0,SAB.PORTA_CPTR_CH_LOC_CFG[1],SAB_PORTA_CPTR_CH_LOC_CFG2,sab.porta_cptr_ch_loc_cfg2,0x83C200C0,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Capture: channel 3 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_CPTR_CH_LOC_CFG[1].CP_PORTA_CPTR_CH4_LOC,SAB_CP_PORTA_CPTR_CH4_LOC,sab.cp_porta_cptr_chx_loc_1_1,SAB.PORTA_CPTR_CH_LOC_CFG[1],SAB_PORTA_CPTR_CH_LOC_CFG2,sab.porta_cptr_ch_loc_cfg2,0x83C200C0,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Capture: channel 4 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_CPTR_CH_LOC_CFG[2].CP_PORTA_CPTR_CH5_LOC,SAB_CP_PORTA_CPTR_CH5_LOC,sab.cp_porta_cptr_chx_loc_2_0,SAB.PORTA_CPTR_CH_LOC_CFG[2],SAB_PORTA_CPTR_CH_LOC_CFG3,sab.porta_cptr_ch_loc_cfg3,0x83C200C4,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Capture: channel 5 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_CPTR_CH_LOC_CFG[2].CP_PORTA_CPTR_CH6_LOC,SAB_CP_PORTA_CPTR_CH6_LOC,sab.cp_porta_cptr_chx_loc_2_1,SAB.PORTA_CPTR_CH_LOC_CFG[2],SAB_PORTA_CPTR_CH_LOC_CFG3,sab.porta_cptr_ch_loc_cfg3,0x83C200C4,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Capture: channel 6 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_CPTR_CH_LOC_CFG[3].CP_PORTA_CPTR_CH7_LOC,SAB_CP_PORTA_CPTR_CH7_LOC,sab.cp_porta_cptr_chx_loc_3_0,SAB.PORTA_CPTR_CH_LOC_CFG[3],SAB_PORTA_CPTR_CH_LOC_CFG4,sab.porta_cptr_ch_loc_cfg4,0x83C200C8,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9",0,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Capture: channel 7 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_CPTR_CH_LOC_CFG[3].CP_PORTA_CPTR_CH8_LOC,SAB_CP_PORTA_CPTR_CH8_LOC,sab.cp_porta_cptr_chx_loc_3_1,SAB.PORTA_CPTR_CH_LOC_CFG[3],SAB_PORTA_CPTR_CH_LOC_CFG4,sab.porta_cptr_ch_loc_cfg4,0x83C200C8,32,0x0000_0000,"0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21",12,10,RW,0x000,0x000,N,none,N,U10.0,N,"","Port A Capture: channel 8 location (zero-based)
*** 0x000 Start at SCLK 1
>>> 0x001 Start at SCLK 2
>>> ...
>>> 0x3FF Start at SCLK 1,024"
SAB.PORTA_CPTR_CH_WIDTH_CFG[0].CP_PORTA_CPTR_CH1_WIDTH,SAB_CP_PORTA_CPTR_CH1_WIDTH,sab.cp_porta_cptr_chx_width_0_0,SAB.PORTA_CPTR_CH_WIDTH_CFG[0],SAB_PORTA_CPTR_CH_WIDTH_CFG1,sab.porta_cptr_ch_width_cfg1,0x83C200DC,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4",0,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Capture: channel 1 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_CPTR_CH_WIDTH_CFG[0].CP_PORTA_CPTR_CH2_WIDTH,SAB_CP_PORTA_CPTR_CH2_WIDTH,sab.cp_porta_cptr_chx_width_0_1,SAB.PORTA_CPTR_CH_WIDTH_CFG[0],SAB_PORTA_CPTR_CH_WIDTH_CFG1,sab.porta_cptr_ch_width_cfg1,0x83C200DC,32,0x0000_0000,"0:5,1:6,2:7,3:8,4:9",5,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Capture: channel 2 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_CPTR_CH_WIDTH_CFG[0].CP_PORTA_CPTR_CH3_WIDTH,SAB_CP_PORTA_CPTR_CH3_WIDTH,sab.cp_porta_cptr_chx_width_0_2,SAB.PORTA_CPTR_CH_WIDTH_CFG[0],SAB_PORTA_CPTR_CH_WIDTH_CFG1,sab.porta_cptr_ch_width_cfg1,0x83C200DC,32,0x0000_0000,"0:10,1:11,2:12,3:13,4:14",10,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Capture: channel 3 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_CPTR_CH_WIDTH_CFG[0].CP_PORTA_CPTR_CH4_WIDTH,SAB_CP_PORTA_CPTR_CH4_WIDTH,sab.cp_porta_cptr_chx_width_0_3,SAB.PORTA_CPTR_CH_WIDTH_CFG[0],SAB_PORTA_CPTR_CH_WIDTH_CFG1,sab.porta_cptr_ch_width_cfg1,0x83C200DC,32,0x0000_0000,"0:15,1:16,2:17,3:18,4:19",15,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Capture: channel 4 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_CPTR_CH_WIDTH_CFG[0].CP_PORTA_CPTR_CH5_WIDTH,SAB_CP_PORTA_CPTR_CH5_WIDTH,sab.cp_porta_cptr_chx_width_0_4,SAB.PORTA_CPTR_CH_WIDTH_CFG[0],SAB_PORTA_CPTR_CH_WIDTH_CFG1,sab.porta_cptr_ch_width_cfg1,0x83C200DC,32,0x0000_0000,"0:20,1:21,2:22,3:23,4:24",20,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Capture: channel 5 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_CPTR_CH_WIDTH_CFG[0].CP_PORTA_CPTR_CH6_WIDTH,SAB_CP_PORTA_CPTR_CH6_WIDTH,sab.cp_porta_cptr_chx_width_0_5,SAB.PORTA_CPTR_CH_WIDTH_CFG[0],SAB_PORTA_CPTR_CH_WIDTH_CFG1,sab.porta_cptr_ch_width_cfg1,0x83C200DC,32,0x0000_0000,"0:25,1:26,2:27,3:28,4:29",25,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Capture: channel 6 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_CPTR_CH_WIDTH_CFG[1].CP_PORTA_CPTR_CH7_WIDTH,SAB_CP_PORTA_CPTR_CH7_WIDTH,sab.cp_porta_cptr_chx_width_1_0,SAB.PORTA_CPTR_CH_WIDTH_CFG[1],SAB_PORTA_CPTR_CH_WIDTH_CFG2,sab.porta_cptr_ch_width_cfg2,0x83C200E0,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4",0,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Capture: channel 7 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_CPTR_CH_WIDTH_CFG[1].CP_PORTA_CPTR_CH8_WIDTH,SAB_CP_PORTA_CPTR_CH8_WIDTH,sab.cp_porta_cptr_chx_width_1_1,SAB.PORTA_CPTR_CH_WIDTH_CFG[1],SAB_PORTA_CPTR_CH_WIDTH_CFG2,sab.porta_cptr_ch_width_cfg2,0x83C200E0,32,0x0000_0000,"0:5,1:6,2:7,3:8,4:9",5,5,RW,0x00,0x00,N,none,N,U5.0,N,"","Port A Capture: channel 8 width (zero-based)
*** 0x00 1 bits
>>> 0x01 2 bits
>>> ...
>>> 0x1F 32 bits"
SAB.PORTA_CPTR_CH_EN.CP_PORTA_CPTR_CH1_EN,SAB_CP_PORTA_CPTR_CH1_EN,sab.cp_porta_cptr_chx_en_0,SAB.PORTA_CPTR_CH_EN,SAB_PORTA_CPTR_CH_EN,sab.porta_cptr_ch_en,0x83C200E8,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Capture: channel 1 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_CPTR_CH_EN.CP_PORTA_CPTR_CH2_EN,SAB_CP_PORTA_CPTR_CH2_EN,sab.cp_porta_cptr_chx_en_1,SAB.PORTA_CPTR_CH_EN,SAB_PORTA_CPTR_CH_EN,sab.porta_cptr_ch_en,0x83C200E8,32,0x0000_0000,"0:1",1,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Capture: channel 2 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_CPTR_CH_EN.CP_PORTA_CPTR_CH3_EN,SAB_CP_PORTA_CPTR_CH3_EN,sab.cp_porta_cptr_chx_en_2,SAB.PORTA_CPTR_CH_EN,SAB_PORTA_CPTR_CH_EN,sab.porta_cptr_ch_en,0x83C200E8,32,0x0000_0000,"0:2",2,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Capture: channel 3 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_CPTR_CH_EN.CP_PORTA_CPTR_CH4_EN,SAB_CP_PORTA_CPTR_CH4_EN,sab.cp_porta_cptr_chx_en_3,SAB.PORTA_CPTR_CH_EN,SAB_PORTA_CPTR_CH_EN,sab.porta_cptr_ch_en,0x83C200E8,32,0x0000_0000,"0:3",3,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Capture: channel 4 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_CPTR_CH_EN.CP_PORTA_CPTR_CH5_EN,SAB_CP_PORTA_CPTR_CH5_EN,sab.cp_porta_cptr_chx_en_4,SAB.PORTA_CPTR_CH_EN,SAB_PORTA_CPTR_CH_EN,sab.porta_cptr_ch_en,0x83C200E8,32,0x0000_0000,"0:4",4,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Capture: channel 5 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_CPTR_CH_EN.CP_PORTA_CPTR_CH6_EN,SAB_CP_PORTA_CPTR_CH6_EN,sab.cp_porta_cptr_chx_en_5,SAB.PORTA_CPTR_CH_EN,SAB_PORTA_CPTR_CH_EN,sab.porta_cptr_ch_en,0x83C200E8,32,0x0000_0000,"0:5",5,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Capture: channel 6 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_CPTR_CH_EN.CP_PORTA_CPTR_CH7_EN,SAB_CP_PORTA_CPTR_CH7_EN,sab.cp_porta_cptr_chx_en_6,SAB.PORTA_CPTR_CH_EN,SAB_PORTA_CPTR_CH_EN,sab.porta_cptr_ch_en,0x83C200E8,32,0x0000_0000,"0:6",6,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Capture: channel 7 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_CPTR_CH_EN.CP_PORTA_CPTR_CH8_EN,SAB_CP_PORTA_CPTR_CH8_EN,sab.cp_porta_cptr_chx_en_7,SAB.PORTA_CPTR_CH_EN,SAB_PORTA_CPTR_CH_EN,sab.porta_cptr_ch_en,0x83C200E8,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port A Capture: channel 8 enable
*** 0 Disable
>>> 1 Enable"
SAB.PORTA_CPTR_CH_SRC_SEL[0].CP_PORTA_CPTR_CH1_SEL,SAB_CP_PORTA_CPTR_CH1_SEL,sab.cp_porta_cptr_chx_src_sel_0_0,SAB.PORTA_CPTR_CH_SRC_SEL[0],SAB_PORTA_CPTR_CH_SRC_SEL1,sab.porta_cptr_ch_src_sel1,0x83C200EC,32,0x7654_3210,"0:0,1:1,2:2",0,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port A Capture: Port A channel 1 channel-select (from bridge core)
*** 000 Channel 1
>>> 001 Channel 2
>>> ...
>>> 111 Channel 8"
SAB.PORTA_CPTR_CH_SRC_SEL[0].CP_PORTA_CPTR_CH2_SEL,SAB_CP_PORTA_CPTR_CH2_SEL,sab.cp_porta_cptr_chx_src_sel_0_1,SAB.PORTA_CPTR_CH_SRC_SEL[0],SAB_PORTA_CPTR_CH_SRC_SEL1,sab.porta_cptr_ch_src_sel1,0x83C200EC,32,0x7654_3210,"0:4,1:5,2:6",4,3,RW,0x1,0x1,N,none,N,U3.0,N,"","Port A Capture: Port A channel 2 channel-select (from bridge core)
>>> 000 Channel 1
*** 001 Channel 2
>>> ...
>>> 111 Channel 8"
SAB.PORTA_CPTR_CH_SRC_SEL[0].CP_PORTA_CPTR_CH3_SEL,SAB_CP_PORTA_CPTR_CH3_SEL,sab.cp_porta_cptr_chx_src_sel_0_2,SAB.PORTA_CPTR_CH_SRC_SEL[0],SAB_PORTA_CPTR_CH_SRC_SEL1,sab.porta_cptr_ch_src_sel1,0x83C200EC,32,0x7654_3210,"0:8,1:9,2:10",8,3,RW,0x2,0x2,N,none,N,U3.0,N,"","Port A Capture: Port A channel 3 channel-select (from bridge core)
>>> 000 Channel 1
>>> 001 Channel 2
*** 010 Channel 3
>>> ...
>>> 111 Channel 8"
SAB.PORTA_CPTR_CH_SRC_SEL[0].CP_PORTA_CPTR_CH4_SEL,SAB_CP_PORTA_CPTR_CH4_SEL,sab.cp_porta_cptr_chx_src_sel_0_3,SAB.PORTA_CPTR_CH_SRC_SEL[0],SAB_PORTA_CPTR_CH_SRC_SEL1,sab.porta_cptr_ch_src_sel1,0x83C200EC,32,0x7654_3210,"0:12,1:13,2:14",12,3,RW,0x3,0x3,N,none,N,U3.0,N,"","Port A Capture: Port A channel 4 channel-select (from bridge core)
>>> 000 Channel 1
>>> 001 Channel 2
>>> ...
*** 011 Channel 4
>>> ...
>>> 111 Channel 8"
SAB.PORTA_CPTR_CH_SRC_SEL[0].CP_PORTA_CPTR_CH5_SEL,SAB_CP_PORTA_CPTR_CH5_SEL,sab.cp_porta_cptr_chx_src_sel_0_4,SAB.PORTA_CPTR_CH_SRC_SEL[0],SAB_PORTA_CPTR_CH_SRC_SEL1,sab.porta_cptr_ch_src_sel1,0x83C200EC,32,0x7654_3210,"0:16,1:17,2:18",16,3,RW,0x4,0x4,N,none,N,U3.0,N,"","Port A Capture: Port A channel 5 channel-select (from bridge core)
>>> 000 Channel 1
>>> 001 Channel 2
>>> ...
*** 100 Channel 5
>>> ...
>>> 111 Channel 8"
SAB.PORTA_CPTR_CH_SRC_SEL[0].CP_PORTA_CPTR_CH6_SEL,SAB_CP_PORTA_CPTR_CH6_SEL,sab.cp_porta_cptr_chx_src_sel_0_5,SAB.PORTA_CPTR_CH_SRC_SEL[0],SAB_PORTA_CPTR_CH_SRC_SEL1,sab.porta_cptr_ch_src_sel1,0x83C200EC,32,0x7654_3210,"0:20,1:21,2:22",20,3,RW,0x5,0x5,N,none,N,U3.0,N,"","Port A Capture: Port A channel 6 channel-select (from bridge core)
>>> 000 Channel 1
>>> 001 Channel 2
>>> ...
*** 101 Channel 6
>>> ...
>>> 111 Channel 8"
SAB.PORTA_CPTR_CH_SRC_SEL[0].CP_PORTA_CPTR_CH7_SEL,SAB_CP_PORTA_CPTR_CH7_SEL,sab.cp_porta_cptr_chx_src_sel_0_6,SAB.PORTA_CPTR_CH_SRC_SEL[0],SAB_PORTA_CPTR_CH_SRC_SEL1,sab.porta_cptr_ch_src_sel1,0x83C200EC,32,0x7654_3210,"0:24,1:25,2:26",24,3,RW,0x6,0x6,N,none,N,U3.0,N,"","Port A Capture: Port A channel 7 channel-select (from bridge core)
>>> 000 Channel 1
>>> 001 Channel 2
>>> ...
*** 110 Channel 7
>>> 111 Channel 8"
SAB.PORTA_CPTR_CH_SRC_SEL[0].CP_PORTA_CPTR_CH8_SEL,SAB_CP_PORTA_CPTR_CH8_SEL,sab.cp_porta_cptr_chx_src_sel_0_7,SAB.PORTA_CPTR_CH_SRC_SEL[0],SAB_PORTA_CPTR_CH_SRC_SEL1,sab.porta_cptr_ch_src_sel1,0x83C200EC,32,0x7654_3210,"0:28,1:29,2:30",28,3,RW,0x7,0x7,N,none,N,U3.0,N,"","Port A Capture: Port A channel 8 channel-select (from bridge core)
>>> 000 Channel 1
>>> 001 Channel 2
>>> ...
*** 111 Channel 8"
SAB.PLAYBACK_ISOC_MODE_EN.CP_PLAYBK_ISOC_EN,SAB_CP_PLAYBK_ISOC_EN,sab.cp_playbk_isoc_en,SAB.PLAYBACK_ISOC_MODE_EN,SAB_PLAYBACK_ISOC_MODE_EN,sab.playback_isoc_mode_en,0x83C200F4,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: isochronous mode enable
*** 0 Disable
>>> 1 Enable"
SAB.PLAYBACK_ISOC_RATE_CFG[0].CP_PLAYBK_ISOC_RATE1,SAB_CP_PLAYBK_ISOC_RATE1,sab.cp_playbk_chx_isoc_rate_0_0,SAB.PLAYBACK_ISOC_RATE_CFG[0],SAB_PLAYBACK_ISOC_RATE_CFG1,sab.playback_isoc_rate_cfg1,0x83C200F8,32,0x0000_0000,"0:0,1:1,2:2,3:3",0,4,RW,0x0,0x0,N,none,N,U4.0,N,"","Isochronous Playback: channel 1 rate
*** 0x0 off
>>> 0x1 48kHz
>>> 0x2 44.1kHz
>>> 0x3 32kHz
>>> 0x4 24kHz
>>> 0x5 22.05kHz
>>> 0x6 16kHz
>>> 0x7 12kHz
>>> 0x8 11.025kHz
>>> 0x9 8kHz
>>> 0xA 11.0294kHz
>>> 0xB 22.0588kHz
>>> 0xC 44.118kHz
>>> 0xD 40kHz"
SAB.PLAYBACK_ISOC_RATE_CFG[0].CP_PLAYBK_ISOC_RATE2,SAB_CP_PLAYBK_ISOC_RATE2,sab.cp_playbk_chx_isoc_rate_0_1,SAB.PLAYBACK_ISOC_RATE_CFG[0],SAB_PLAYBACK_ISOC_RATE_CFG1,sab.playback_isoc_rate_cfg1,0x83C200F8,32,0x0000_0000,"0:4,1:5,2:6,3:7",4,4,RW,0x0,0x0,N,none,N,U4.0,N,"","Isochronous Playback: channel 2 rate
*** 0x0 off
>>> 0x1 48kHz
>>> 0x2 44.1kHz
>>> 0x3 32kHz
>>> 0x4 24kHz
>>> 0x5 22.05kHz
>>> 0x6 16kHz
>>> 0x7 12kHz
>>> 0x8 11.025kHz
>>> 0x9 8kHz
>>> 0xA 11.0294kHz
>>> 0xB 22.0588kHz
>>> 0xC 44.118kHz
>>> 0xD 40kHz"
SAB.PLAYBACK_ISOC_RATE_CFG[0].CP_PLAYBK_ISOC_RATE3,SAB_CP_PLAYBK_ISOC_RATE3,sab.cp_playbk_chx_isoc_rate_0_2,SAB.PLAYBACK_ISOC_RATE_CFG[0],SAB_PLAYBACK_ISOC_RATE_CFG1,sab.playback_isoc_rate_cfg1,0x83C200F8,32,0x0000_0000,"0:8,1:9,2:10,3:11",8,4,RW,0x0,0x0,N,none,N,U4.0,N,"","Isochronous Playback: channel 3 rate
*** 0x0 off
>>> 0x1 48kHz
>>> 0x2 44.1kHz
>>> 0x3 32kHz
>>> 0x4 24kHz
>>> 0x5 22.05kHz
>>> 0x6 16kHz
>>> 0x7 12kHz
>>> 0x8 11.025kHz
>>> 0x9 8kHz
>>> 0xA 11.0294kHz
>>> 0xB 22.0588kHz
>>> 0xC 44.118kHz
>>> 0xD 40kHz"
SAB.PLAYBACK_ISOC_RATE_CFG[0].CP_PLAYBK_ISOC_RATE4,SAB_CP_PLAYBK_ISOC_RATE4,sab.cp_playbk_chx_isoc_rate_0_3,SAB.PLAYBACK_ISOC_RATE_CFG[0],SAB_PLAYBACK_ISOC_RATE_CFG1,sab.playback_isoc_rate_cfg1,0x83C200F8,32,0x0000_0000,"0:12,1:13,2:14,3:15",12,4,RW,0x0,0x0,N,none,N,U4.0,N,"","Isochronous Playback: channel 4 rate
*** 0x0 off
>>> 0x1 48kHz
>>> 0x2 44.1kHz
>>> 0x3 32kHz
>>> 0x4 24kHz
>>> 0x5 22.05kHz
>>> 0x6 16kHz
>>> 0x7 12kHz
>>> 0x8 11.025kHz
>>> 0x9 8kHz
>>> 0xA 11.0294kHz
>>> 0xB 22.0588kHz
>>> 0xC 44.118kHz
>>> 0xD 40kHz"
SAB.PLAYBACK_ISOC_RATE_CFG[0].CP_PLAYBK_ISOC_RATE5,SAB_CP_PLAYBK_ISOC_RATE5,sab.cp_playbk_chx_isoc_rate_0_4,SAB.PLAYBACK_ISOC_RATE_CFG[0],SAB_PLAYBACK_ISOC_RATE_CFG1,sab.playback_isoc_rate_cfg1,0x83C200F8,32,0x0000_0000,"0:16,1:17,2:18,3:19",16,4,RW,0x0,0x0,N,none,N,U4.0,N,"","Isochronous Playback: channel 5 rate
*** 0x0 off
>>> 0x1 48kHz
>>> 0x2 44.1kHz
>>> 0x3 32kHz
>>> 0x4 24kHz
>>> 0x5 22.05kHz
>>> 0x6 16kHz
>>> 0x7 12kHz
>>> 0x8 11.025kHz
>>> 0x9 8kHz
>>> 0xA 11.0294kHz
>>> 0xB 22.0588kHz
>>> 0xC 44.118kHz
>>> 0xD 40kHz"
SAB.PLAYBACK_ISOC_RATE_CFG[0].CP_PLAYBK_ISOC_RATE6,SAB_CP_PLAYBK_ISOC_RATE6,sab.cp_playbk_chx_isoc_rate_0_5,SAB.PLAYBACK_ISOC_RATE_CFG[0],SAB_PLAYBACK_ISOC_RATE_CFG1,sab.playback_isoc_rate_cfg1,0x83C200F8,32,0x0000_0000,"0:20,1:21,2:22,3:23",20,4,RW,0x0,0x0,N,none,N,U4.0,N,"","Isochronous Playback: channel 6 rate
*** 0x0 off
>>> 0x1 48kHz
>>> 0x2 44.1kHz
>>> 0x3 32kHz
>>> 0x4 24kHz
>>> 0x5 22.05kHz
>>> 0x6 16kHz
>>> 0x7 12kHz
>>> 0x8 11.025kHz
>>> 0x9 8kHz
>>> 0xA 11.0294kHz
>>> 0xB 22.0588kHz
>>> 0xC 44.118kHz
>>> 0xD 40kHz"
SAB.PLAYBACK_ISOC_RATE_CFG[0].CP_PLAYBK_ISOC_RATE7,SAB_CP_PLAYBK_ISOC_RATE7,sab.cp_playbk_chx_isoc_rate_0_6,SAB.PLAYBACK_ISOC_RATE_CFG[0],SAB_PLAYBACK_ISOC_RATE_CFG1,sab.playback_isoc_rate_cfg1,0x83C200F8,32,0x0000_0000,"0:24,1:25,2:26,3:27",24,4,RW,0x0,0x0,N,none,N,U4.0,N,"","Isochronous Playback: channel 7 rate
*** 0x0 off
>>> 0x1 48kHz
>>> 0x2 44.1kHz
>>> 0x3 32kHz
>>> 0x4 24kHz
>>> 0x5 22.05kHz
>>> 0x6 16kHz
>>> 0x7 12kHz
>>> 0x8 11.025kHz
>>> 0x9 8kHz
>>> 0xA 11.0294kHz
>>> 0xB 22.0588kHz
>>> 0xC 44.118kHz
>>> 0xD 40kHz"
SAB.PLAYBACK_ISOC_RATE_CFG[0].CP_PLAYBK_ISOC_RATE8,SAB_CP_PLAYBK_ISOC_RATE8,sab.cp_playbk_chx_isoc_rate_0_7,SAB.PLAYBACK_ISOC_RATE_CFG[0],SAB_PLAYBACK_ISOC_RATE_CFG1,sab.playback_isoc_rate_cfg1,0x83C200F8,32,0x0000_0000,"0:28,1:29,2:30,3:31",28,4,RW,0x0,0x0,N,none,N,U4.0,N,"","Isochronous Playback: channel 8 rate
*** 0x0 off
>>> 0x1 48kHz
>>> 0x2 44.1kHz
>>> 0x3 32kHz
>>> 0x4 24kHz
>>> 0x5 22.05kHz
>>> 0x6 16kHz
>>> 0x7 12kHz
>>> 0x8 11.025kHz
>>> 0x9 8kHz
>>> 0xA 11.0294kHz
>>> 0xB 22.0588kHz
>>> 0xC 44.118kHz
>>> 0xD 40kHz"
SAB.PLAYBACK_ISOC_CH_WIDTH_CFG.CP_PLAYBK_ISOC_CH1_WIDTH,SAB_CP_PLAYBK_ISOC_CH1_WIDTH,sab.cp_playbk_chx_isoc_width_0,SAB.PLAYBACK_ISOC_CH_WIDTH_CFG,SAB_PLAYBACK_ISOC_CH_WIDTH_CFG,sab.playback_isoc_ch_width_cfg,0x83C20100,32,0x0000_0000,"0:0,1:1",0,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Playback: channel 1 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.PLAYBACK_ISOC_CH_WIDTH_CFG.CP_PLAYBK_ISOC_CH2_WIDTH,SAB_CP_PLAYBK_ISOC_CH2_WIDTH,sab.cp_playbk_chx_isoc_width_1,SAB.PLAYBACK_ISOC_CH_WIDTH_CFG,SAB_PLAYBACK_ISOC_CH_WIDTH_CFG,sab.playback_isoc_ch_width_cfg,0x83C20100,32,0x0000_0000,"0:2,1:3",2,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Playback: channel 2 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.PLAYBACK_ISOC_CH_WIDTH_CFG.CP_PLAYBK_ISOC_CH3_WIDTH,SAB_CP_PLAYBK_ISOC_CH3_WIDTH,sab.cp_playbk_chx_isoc_width_2,SAB.PLAYBACK_ISOC_CH_WIDTH_CFG,SAB_PLAYBACK_ISOC_CH_WIDTH_CFG,sab.playback_isoc_ch_width_cfg,0x83C20100,32,0x0000_0000,"0:4,1:5",4,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Playback: channel 3 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.PLAYBACK_ISOC_CH_WIDTH_CFG.CP_PLAYBK_ISOC_CH4_WIDTH,SAB_CP_PLAYBK_ISOC_CH4_WIDTH,sab.cp_playbk_chx_isoc_width_3,SAB.PLAYBACK_ISOC_CH_WIDTH_CFG,SAB_PLAYBACK_ISOC_CH_WIDTH_CFG,sab.playback_isoc_ch_width_cfg,0x83C20100,32,0x0000_0000,"0:6,1:7",6,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Playback: channel 4 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.PLAYBACK_ISOC_CH_WIDTH_CFG.CP_PLAYBK_ISOC_CH5_WIDTH,SAB_CP_PLAYBK_ISOC_CH5_WIDTH,sab.cp_playbk_chx_isoc_width_4,SAB.PLAYBACK_ISOC_CH_WIDTH_CFG,SAB_PLAYBACK_ISOC_CH_WIDTH_CFG,sab.playback_isoc_ch_width_cfg,0x83C20100,32,0x0000_0000,"0:8,1:9",8,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Playback: channel 5 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.PLAYBACK_ISOC_CH_WIDTH_CFG.CP_PLAYBK_ISOC_CH6_WIDTH,SAB_CP_PLAYBK_ISOC_CH6_WIDTH,sab.cp_playbk_chx_isoc_width_5,SAB.PLAYBACK_ISOC_CH_WIDTH_CFG,SAB_PLAYBACK_ISOC_CH_WIDTH_CFG,sab.playback_isoc_ch_width_cfg,0x83C20100,32,0x0000_0000,"0:10,1:11",10,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Playback: channel 6 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.PLAYBACK_ISOC_CH_WIDTH_CFG.CP_PLAYBK_ISOC_CH7_WIDTH,SAB_CP_PLAYBK_ISOC_CH7_WIDTH,sab.cp_playbk_chx_isoc_width_6,SAB.PLAYBACK_ISOC_CH_WIDTH_CFG,SAB_PLAYBACK_ISOC_CH_WIDTH_CFG,sab.playback_isoc_ch_width_cfg,0x83C20100,32,0x0000_0000,"0:12,1:13",12,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Playback: channel 7 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.PLAYBACK_ISOC_CH_WIDTH_CFG.CP_PLAYBK_ISOC_CH8_WIDTH,SAB_CP_PLAYBK_ISOC_CH8_WIDTH,sab.cp_playbk_chx_isoc_width_7,SAB.PLAYBACK_ISOC_CH_WIDTH_CFG,SAB_PLAYBACK_ISOC_CH_WIDTH_CFG,sab.playback_isoc_ch_width_cfg,0x83C20100,32,0x0000_0000,"0:14,1:15",14,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Playback: channel 8 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.CAPTURE_ISOC_MODE_EN.CP_CPTR_ISOC_EN,SAB_CP_CPTR_ISOC_EN,sab.cp_cptr_isoc_en,SAB.CAPTURE_ISOC_MODE_EN,SAB_CAPTURE_ISOC_MODE_EN,sab.capture_isoc_mode_en,0x83C20104,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Capture: isochronous mode enable
*** 0 Disable
>>> 1 Enable"
SAB.CAPTURE_ISOC_CH_WIDTH_CFG.CP_CPTR_ISOC_CH1_WIDTH,SAB_CP_CPTR_ISOC_CH1_WIDTH,sab.cp_cptr_chx_isoc_width_0,SAB.CAPTURE_ISOC_CH_WIDTH_CFG,SAB_CAPTURE_ISOC_CH_WIDTH_CFG,sab.capture_isoc_ch_width_cfg,0x83C20108,32,0x0000_0000,"0:0,1:1",0,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Capture: channel 1 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.CAPTURE_ISOC_CH_WIDTH_CFG.CP_CPTR_ISOC_CH2_WIDTH,SAB_CP_CPTR_ISOC_CH2_WIDTH,sab.cp_cptr_chx_isoc_width_1,SAB.CAPTURE_ISOC_CH_WIDTH_CFG,SAB_CAPTURE_ISOC_CH_WIDTH_CFG,sab.capture_isoc_ch_width_cfg,0x83C20108,32,0x0000_0000,"0:2,1:3",2,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Capture: channel 2 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.CAPTURE_ISOC_CH_WIDTH_CFG.CP_CPTR_ISOC_CH3_WIDTH,SAB_CP_CPTR_ISOC_CH3_WIDTH,sab.cp_cptr_chx_isoc_width_2,SAB.CAPTURE_ISOC_CH_WIDTH_CFG,SAB_CAPTURE_ISOC_CH_WIDTH_CFG,sab.capture_isoc_ch_width_cfg,0x83C20108,32,0x0000_0000,"0:4,1:5",4,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Capture: channel 3 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.CAPTURE_ISOC_CH_WIDTH_CFG.CP_CPTR_ISOC_CH4_WIDTH,SAB_CP_CPTR_ISOC_CH4_WIDTH,sab.cp_cptr_chx_isoc_width_3,SAB.CAPTURE_ISOC_CH_WIDTH_CFG,SAB_CAPTURE_ISOC_CH_WIDTH_CFG,sab.capture_isoc_ch_width_cfg,0x83C20108,32,0x0000_0000,"0:6,1:7",6,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Capture: channel 4 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.CAPTURE_ISOC_CH_WIDTH_CFG.CP_CPTR_ISOC_CH5_WIDTH,SAB_CP_CPTR_ISOC_CH5_WIDTH,sab.cp_cptr_chx_isoc_width_4,SAB.CAPTURE_ISOC_CH_WIDTH_CFG,SAB_CAPTURE_ISOC_CH_WIDTH_CFG,sab.capture_isoc_ch_width_cfg,0x83C20108,32,0x0000_0000,"0:8,1:9",8,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Capture: channel 5 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.CAPTURE_ISOC_CH_WIDTH_CFG.CP_CPTR_ISOC_CH6_WIDTH,SAB_CP_CPTR_ISOC_CH6_WIDTH,sab.cp_cptr_chx_isoc_width_5,SAB.CAPTURE_ISOC_CH_WIDTH_CFG,SAB_CAPTURE_ISOC_CH_WIDTH_CFG,sab.capture_isoc_ch_width_cfg,0x83C20108,32,0x0000_0000,"0:10,1:11",10,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Capture: channel 6 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.CAPTURE_ISOC_CH_WIDTH_CFG.CP_CPTR_ISOC_CH7_WIDTH,SAB_CP_CPTR_ISOC_CH7_WIDTH,sab.cp_cptr_chx_isoc_width_6,SAB.CAPTURE_ISOC_CH_WIDTH_CFG,SAB_CAPTURE_ISOC_CH_WIDTH_CFG,sab.capture_isoc_ch_width_cfg,0x83C20108,32,0x0000_0000,"0:12,1:13",12,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Capture: channel 7 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.CAPTURE_ISOC_CH_WIDTH_CFG.CP_CPTR_ISOC_CH8_WIDTH,SAB_CP_CPTR_ISOC_CH8_WIDTH,sab.cp_cptr_chx_isoc_width_7,SAB.CAPTURE_ISOC_CH_WIDTH_CFG,SAB_CAPTURE_ISOC_CH_WIDTH_CFG,sab.capture_isoc_ch_width_cfg,0x83C20108,32,0x0000_0000,"0:14,1:15",14,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Isochronous Capture: channel 8 width
*** 00 8-bit
>>> 01 16-bit
>>> 10 24-bit
>>> 11 32-bit"
SAB.PLAYBACK_ZC_SRC_SEL[0].CP_PLAYBK_ZC1_SEL,SAB_CP_PLAYBK_ZC1_SEL,sab.cp_playbk_chx_zc_sel_0_0,SAB.PLAYBACK_ZC_SRC_SEL[0],SAB_PLAYBACK_ZC_SRC_SEL1,sab.playback_zc_src_sel1,0x83C2010C,32,0x7654_3210,"0:0,1:1,2:2,3:3",0,4,RW,0x0,0x0,N,none,N,U4.0,N,"","Playback zero-cross channel 1 source-select.   The playback zero-cross channel 1 visibility is four bits wide, mapped as: [PORT_A, PORT_A_FIFO, PORT_B_FIFO, PORT_B].   The visibility signals for PORT_A and PORT_A_FIFO will always be the zero-cross indicators for Port A channel 1. The visibility signals for PORT_B_FIFO and PORT_B will be the zero-cross indicators for the Port B channel that is selected by this field.
*** 0x0 Channel 1
>>> 0x1 Channel 2
>>> ...
>>> 0x7 Channel 8"
SAB.PLAYBACK_ZC_SRC_SEL[0].CP_PLAYBK_ZC2_SEL,SAB_CP_PLAYBK_ZC2_SEL,sab.cp_playbk_chx_zc_sel_0_1,SAB.PLAYBACK_ZC_SRC_SEL[0],SAB_PLAYBACK_ZC_SRC_SEL1,sab.playback_zc_src_sel1,0x83C2010C,32,0x7654_3210,"0:4,1:5,2:6,3:7",4,4,RW,0x1,0x1,N,none,N,U4.0,N,"","Playback zero-cross channel 2 source-select.   The playback zero-cross channel 2 visibility is four bits wide, mapped as: [PORT_A, PORT_A_FIFO, PORT_B_FIFO, PORT_B].   The visibility signals for PORT_A and PORT_A_FIFO will always be the zero-cross indicators for Port A channel 2. The visibility signals for PORT_B_FIFO and PORT_B will be the zero-cross indicators for the Port B channel that is selected by this field.
>>> 0x0 Channel 1
*** 0x1 Channel 2
>>> ...
>>> 0x7 Channel 8"
SAB.PLAYBACK_ZC_SRC_SEL[0].CP_PLAYBK_ZC3_SEL,SAB_CP_PLAYBK_ZC3_SEL,sab.cp_playbk_chx_zc_sel_0_2,SAB.PLAYBACK_ZC_SRC_SEL[0],SAB_PLAYBACK_ZC_SRC_SEL1,sab.playback_zc_src_sel1,0x83C2010C,32,0x7654_3210,"0:8,1:9,2:10,3:11",8,4,RW,0x2,0x2,N,none,N,U4.0,N,"","Playback zero-cross channel 3 source-select.   The playback zero-cross channel 3 visibility is four bits wide, mapped as: [PORT_A, PORT_A_FIFO, PORT_B_FIFO, PORT_B].   The visibility signals for PORT_A and PORT_A_FIFO will always be the zero-cross indicators for Port A channel 3. The visibility signals for PORT_B_FIFO and PORT_B will be the zero-cross indicators for the Port B channel that is selected by this field.
>>> 0x0 Channel 1
>>> 0x1 Channel 2
*** 0x2 Channel 3
>>> ...
>>> 0x7 Channel 8"
SAB.PLAYBACK_ZC_SRC_SEL[0].CP_PLAYBK_ZC4_SEL,SAB_CP_PLAYBK_ZC4_SEL,sab.cp_playbk_chx_zc_sel_0_3,SAB.PLAYBACK_ZC_SRC_SEL[0],SAB_PLAYBACK_ZC_SRC_SEL1,sab.playback_zc_src_sel1,0x83C2010C,32,0x7654_3210,"0:12,1:13,2:14,3:15",12,4,RW,0x3,0x3,N,none,N,U4.0,N,"","Playback zero-cross channel 4 source-select.   The playback zero-cross channel 4 visibility is four bits wide, mapped as: [PORT_A, PORT_A_FIFO, PORT_B_FIFO, PORT_B].   The visibility signals for PORT_A and PORT_A_FIFO will always be the zero-cross indicators for Port A channel 4. The visibility signals for PORT_B_FIFO and PORT_B will be the zero-cross indicators for the Port B channel that is selected by this field.
>>> 0x0 Channel 1
>>> 0x1 Channel 2
>>> ...
*** 0x3 Channel 4
>>> ...
>>> 0x7 Channel 8"
SAB.PLAYBACK_ZC_SRC_SEL[0].CP_PLAYBK_ZC5_SEL,SAB_CP_PLAYBK_ZC5_SEL,sab.cp_playbk_chx_zc_sel_0_4,SAB.PLAYBACK_ZC_SRC_SEL[0],SAB_PLAYBACK_ZC_SRC_SEL1,sab.playback_zc_src_sel1,0x83C2010C,32,0x7654_3210,"0:16,1:17,2:18,3:19",16,4,RW,0x4,0x4,N,none,N,U4.0,N,"","Playback zero-cross channel 5 source-select.   The playback zero-cross channel 5 visibility is four bits wide, mapped as: [PORT_A, PORT_A_FIFO, PORT_B_FIFO, PORT_B].   The visibility signals for PORT_A and PORT_A_FIFO will always be the zero-cross indicators for Port A channel 5. The visibility signals for PORT_B_FIFO and PORT_B will be the zero-cross indicators for the Port B channel that is selected by this field.
>>> 0x0 Channel 1
>>> 0x1 Channel 2
>>> ...
*** 0x4 Channel 5
>>> ...
>>> 0x7 Channel 8"
SAB.PLAYBACK_ZC_SRC_SEL[0].CP_PLAYBK_ZC6_SEL,SAB_CP_PLAYBK_ZC6_SEL,sab.cp_playbk_chx_zc_sel_0_5,SAB.PLAYBACK_ZC_SRC_SEL[0],SAB_PLAYBACK_ZC_SRC_SEL1,sab.playback_zc_src_sel1,0x83C2010C,32,0x7654_3210,"0:20,1:21,2:22,3:23",20,4,RW,0x5,0x5,N,none,N,U4.0,N,"","Playback zero-cross channel 6 source-select.   The playback zero-cross channel 6 visibility is four bits wide, mapped as: [PORT_A, PORT_A_FIFO, PORT_B_FIFO, PORT_B].   The visibility signals for PORT_A and PORT_A_FIFO will always be the zero-cross indicators for Port A channel 6. The visibility signals for PORT_B_FIFO and PORT_B will be the zero-cross indicators for the Port B channel that is selected by this field.
>>> 0x0 Channel 1
>>> 0x1 Channel 2
>>> ...
*** 0x5 Channel 6
>>> ...
>>> 0x7 Channel 8"
SAB.PLAYBACK_ZC_SRC_SEL[0].CP_PLAYBK_ZC7_SEL,SAB_CP_PLAYBK_ZC7_SEL,sab.cp_playbk_chx_zc_sel_0_6,SAB.PLAYBACK_ZC_SRC_SEL[0],SAB_PLAYBACK_ZC_SRC_SEL1,sab.playback_zc_src_sel1,0x83C2010C,32,0x7654_3210,"0:24,1:25,2:26,3:27",24,4,RW,0x6,0x6,N,none,N,U4.0,N,"","Playback zero-cross channel 7 source-select.   The playback zero-cross channel 7 visibility is four bits wide, mapped as: [PORT_A, PORT_A_FIFO, PORT_B_FIFO, PORT_B].   The visibility signals for PORT_A and PORT_A_FIFO will always be the zero-cross indicators for Port A channel 7. The visibility signals for PORT_B_FIFO and PORT_B will be the zero-cross indicators for the Port B channel that is selected by this field.
>>> 0x0 Channel 1
>>> 0x1 Channel 2
>>> ...
*** 0x6 Channel 7
>>> 0x7 Channel 8"
SAB.PLAYBACK_ZC_SRC_SEL[0].CP_PLAYBK_ZC8_SEL,SAB_CP_PLAYBK_ZC8_SEL,sab.cp_playbk_chx_zc_sel_0_7,SAB.PLAYBACK_ZC_SRC_SEL[0],SAB_PLAYBACK_ZC_SRC_SEL1,sab.playback_zc_src_sel1,0x83C2010C,32,0x7654_3210,"0:28,1:29,2:30,3:31",28,4,RW,0x7,0x7,N,none,N,U4.0,N,"","Playback zero-cross channel 8 source-select.   The playback zero-cross channel 8 visibility is four bits wide, mapped as: [PORT_A, PORT_A_FIFO, PORT_B_FIFO, PORT_B].   The visibility signals for PORT_A and PORT_A_FIFO will always be the zero-cross indicators for Port A channel 8. The visibility signals for PORT_B_FIFO and PORT_B will be the zero-cross indicators for the Port B channel that is selected by this field.
>>> 0x0 Channel 1
>>> 0x1 Channel 2
>>> ...
*** 0x7 Channel 8"
SAB.CAPTURE_ZC_SRC_SEL[0].CP_CPTR_ZC1_SEL,SAB_CP_CPTR_ZC1_SEL,sab.cp_cptr_chx_zc_sel_0_0,SAB.CAPTURE_ZC_SRC_SEL[0],SAB_CAPTURE_ZC_SRC_SEL1,sab.capture_zc_src_sel1,0x83C20114,32,0x7654_3210,"0:0,1:1,2:2,3:3",0,4,RW,0x0,0x0,N,none,N,U4.0,N,"","Capture zero-cross channel 1 source-select The capture zero-cross channel 1 visibility is four bits wide, mapped as: [PORT_B, PORT_B_FIFO, PORT_A_FIFO, PORT_A].   The visibility signals for PORT_B and PORT_B_FIFO will be the zero-cross indicators for the Port B channel that is selected by this field. The visibility signals for PORT_A_FIFO and PORT_A will always be the zero-cross indicators for Port A channel 1.
*** 0x0 Channel 1
>>> 0x1 Channel 2
>>> ...
>>> 0x7 Channel 8"
SAB.CAPTURE_ZC_SRC_SEL[0].CP_CPTR_ZC2_SEL,SAB_CP_CPTR_ZC2_SEL,sab.cp_cptr_chx_zc_sel_0_1,SAB.CAPTURE_ZC_SRC_SEL[0],SAB_CAPTURE_ZC_SRC_SEL1,sab.capture_zc_src_sel1,0x83C20114,32,0x7654_3210,"0:4,1:5,2:6,3:7",4,4,RW,0x1,0x1,N,none,N,U4.0,N,"","Capture zero-cross channel 2 source-select The capture zero-cross channel 2 visibility is four bits wide, mapped as: [PORT_B, PORT_B_FIFO, PORT_A_FIFO, PORT_A].   The visibility signals for PORT_B and PORT_B_FIFO will be the zero-cross indicators for the Port B channel that is selected by this field. The visibility signals for PORT_A_FIFO and PORT_A will always be the zero-cross indicators for Port A channel 2.
>>> 0x0 Channel 1
*** 0x1 Channel 2
>>> ...
>>> 0x7 Channel 8"
SAB.CAPTURE_ZC_SRC_SEL[0].CP_CPTR_ZC3_SEL,SAB_CP_CPTR_ZC3_SEL,sab.cp_cptr_chx_zc_sel_0_2,SAB.CAPTURE_ZC_SRC_SEL[0],SAB_CAPTURE_ZC_SRC_SEL1,sab.capture_zc_src_sel1,0x83C20114,32,0x7654_3210,"0:8,1:9,2:10,3:11",8,4,RW,0x2,0x2,N,none,N,U4.0,N,"","Capture zero-cross channel 3 source-select The capture zero-cross channel 3 visibility is four bits wide, mapped as: [PORT_B, PORT_B_FIFO, PORT_A_FIFO, PORT_A].   The visibility signals for PORT_B and PORT_B_FIFO will be the zero-cross indicators for the Port B channel that is selected by this field. The visibility signals for PORT_A_FIFO and PORT_A will always be the zero-cross indicators for Port A channel 3.
>>> 0x0 Channel 1
>>> 0x1 Channel 2
*** 0x2 Channel 3
>>> ...
>>> 0x7 Channel 8"
SAB.CAPTURE_ZC_SRC_SEL[0].CP_CPTR_ZC4_SEL,SAB_CP_CPTR_ZC4_SEL,sab.cp_cptr_chx_zc_sel_0_3,SAB.CAPTURE_ZC_SRC_SEL[0],SAB_CAPTURE_ZC_SRC_SEL1,sab.capture_zc_src_sel1,0x83C20114,32,0x7654_3210,"0:12,1:13,2:14,3:15",12,4,RW,0x3,0x3,N,none,N,U4.0,N,"","Capture zero-cross channel 4 source-select The capture zero-cross channel 4 visibility is four bits wide, mapped as: [PORT_B, PORT_B_FIFO, PORT_A_FIFO, PORT_A].   The visibility signals for PORT_B and PORT_B_FIFO will be the zero-cross indicators for the Port B channel that is selected by this field. The visibility signals for PORT_A_FIFO and PORT_A will always be the zero-cross indicators for Port A channel 4.
>>> 0x0 Channel 1
>>> 0x1 Channel 2
>>> ...
*** 0x3 Channel 4
>>> ...
>>> 0x7 Channel 8"
SAB.CAPTURE_ZC_SRC_SEL[0].CP_CPTR_ZC5_SEL,SAB_CP_CPTR_ZC5_SEL,sab.cp_cptr_chx_zc_sel_0_4,SAB.CAPTURE_ZC_SRC_SEL[0],SAB_CAPTURE_ZC_SRC_SEL1,sab.capture_zc_src_sel1,0x83C20114,32,0x7654_3210,"0:16,1:17,2:18,3:19",16,4,RW,0x4,0x4,N,none,N,U4.0,N,"","Capture zero-cross channel 5 source-select The capture zero-cross channel 5 visibility is four bits wide, mapped as: [PORT_B, PORT_B_FIFO, PORT_A_FIFO, PORT_A].   The visibility signals for PORT_B and PORT_B_FIFO will be the zero-cross indicators for the Port B channel that is selected by this field. The visibility signals for PORT_A_FIFO and PORT_A will always be the zero-cross indicators for Port A channel 5.
>>> 0x0 Channel 1
>>> 0x1 Channel 2
>>> ...
*** 0x4 Channel 5
>>> ...
>>> 0x7 Channel 8"
SAB.CAPTURE_ZC_SRC_SEL[0].CP_CPTR_ZC6_SEL,SAB_CP_CPTR_ZC6_SEL,sab.cp_cptr_chx_zc_sel_0_5,SAB.CAPTURE_ZC_SRC_SEL[0],SAB_CAPTURE_ZC_SRC_SEL1,sab.capture_zc_src_sel1,0x83C20114,32,0x7654_3210,"0:20,1:21,2:22,3:23",20,4,RW,0x5,0x5,N,none,N,U4.0,N,"","Capture zero-cross channel 6 source-select The capture zero-cross channel 6 visibility is four bits wide, mapped as: [PORT_B, PORT_B_FIFO, PORT_A_FIFO, PORT_A].   The visibility signals for PORT_B and PORT_B_FIFO will be the zero-cross indicators for the Port B channel that is selected by this field. The visibility signals for PORT_A_FIFO and PORT_A will always be the zero-cross indicators for Port A channel 6.
>>> 0x0 Channel 1
>>> 0x1 Channel 2
>>> ...
*** 0x5 Channel 6
>>> ...
>>> 0x7 Channel 8"
SAB.CAPTURE_ZC_SRC_SEL[0].CP_CPTR_ZC7_SEL,SAB_CP_CPTR_ZC7_SEL,sab.cp_cptr_chx_zc_sel_0_6,SAB.CAPTURE_ZC_SRC_SEL[0],SAB_CAPTURE_ZC_SRC_SEL1,sab.capture_zc_src_sel1,0x83C20114,32,0x7654_3210,"0:24,1:25,2:26,3:27",24,4,RW,0x6,0x6,N,none,N,U4.0,N,"","Capture zero-cross channel 7 source-select The capture zero-cross channel 7 visibility is four bits wide, mapped as: [PORT_B, PORT_B_FIFO, PORT_A_FIFO, PORT_A].   The visibility signals for PORT_B and PORT_B_FIFO will be the zero-cross indicators for the Port B channel that is selected by this field. The visibility signals for PORT_A_FIFO and PORT_A will always be the zero-cross indicators for Port A channel 7.
>>> 0x0 Channel 1
>>> 0x1 Channel 2
>>> ...
*** 0x6 Channel 7
>>> 0x7 Channel 8"
SAB.CAPTURE_ZC_SRC_SEL[0].CP_CPTR_ZC8_SEL,SAB_CP_CPTR_ZC8_SEL,sab.cp_cptr_chx_zc_sel_0_7,SAB.CAPTURE_ZC_SRC_SEL[0],SAB_CAPTURE_ZC_SRC_SEL1,sab.capture_zc_src_sel1,0x83C20114,32,0x7654_3210,"0:28,1:29,2:30,3:31",28,4,RW,0x7,0x7,N,none,N,U4.0,N,"","Capture zero-cross channel 8 source-select The capture zero-cross channel 8 visibility is four bits wide, mapped as: [PORT_B, PORT_B_FIFO, PORT_A_FIFO, PORT_A].   The visibility signals for PORT_B and PORT_B_FIFO will be the zero-cross indicators for the Port B channel that is selected by this field. The visibility signals for PORT_A_FIFO and PORT_A will always be the zero-cross indicators for Port A channel 8.
>>> 0x0 Channel 1
>>> 0x1 Channel 2
>>> ...
*** 0x7 Channel 8"
SAB.ISOC_NULL_VALUE_CFG1.CP_ISOC_NULL_VALUE_0,SAB_CP_ISOC_NULL_VALUE_0,sab.cp_isoc_null_value_0,SAB.ISOC_NULL_VALUE_CFG1,SAB_ISOC_NULL_VALUE_CFG1,sab.isoc_null_value_cfg1,0x83C2011C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31",0,32,RW,0x00000000,0x00000000,N,none,N,U32.0,N,"","Isochronous NULL value 0 (right_justified)"
SAB.ISOC_NULL_VALUE_CFG2.CP_ISOC_NULL_VALUE_1,SAB_CP_ISOC_NULL_VALUE_1,sab.cp_isoc_null_value_1,SAB.ISOC_NULL_VALUE_CFG2,SAB_ISOC_NULL_VALUE_CFG2,sab.isoc_null_value_cfg2,0x83C20120,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31",0,32,RW,0x00000000,0x00000000,N,none,N,U32.0,N,"","Isochronous NULL value 1 (right_justified)"
SAB.ISOC_NULL_SUB_VALUE_CFG1.CP_ISOC_NULL_SUB_VALUE_0,SAB_CP_ISOC_NULL_SUB_VALUE_0,sab.cp_isoc_null_sub_value_0,SAB.ISOC_NULL_SUB_VALUE_CFG1,SAB_ISOC_NULL_SUB_VALUE_CFG1,sab.isoc_null_sub_value_cfg1,0x83C20124,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31",0,32,RW,0x00000000,0x00000000,N,none,N,U32.0,N,"","Isochronous NULL substitiute value 0 (right_justified)"
SAB.ISOC_NULL_SUB_VALUE_CFG2.CP_ISOC_NULL_SUB_VALUE_1,SAB_CP_ISOC_NULL_SUB_VALUE_1,sab.cp_isoc_null_sub_value_1,SAB.ISOC_NULL_SUB_VALUE_CFG2,SAB_ISOC_NULL_SUB_VALUE_CFG2,sab.isoc_null_sub_value_cfg2,0x83C20128,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31",0,32,RW,0x00000000,0x00000000,N,none,N,U32.0,N,"","Isochronous NULL substitiute value 1 (right_justified)"
SAB.PLAYBK_ISOC_NULL_VALUE_SEL.CP_PLAYBK_CH1_ISOC_NULL_VALUE_SEL,SAB_CP_PLAYBK_CH1_ISOC_NULL_VALUE_SEL,sab.cp_playbk_chx_isoc_null_value_sel_0,SAB.PLAYBK_ISOC_NULL_VALUE_SEL,SAB_PLAYBK_ISOC_NULL_VALUE_SEL,sab.playbk_isoc_null_value_sel,0x83C2012C,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 1 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.PLAYBK_ISOC_NULL_VALUE_SEL.CP_PLAYBK_CH2_ISOC_NULL_VALUE_SEL,SAB_CP_PLAYBK_CH2_ISOC_NULL_VALUE_SEL,sab.cp_playbk_chx_isoc_null_value_sel_1,SAB.PLAYBK_ISOC_NULL_VALUE_SEL,SAB_PLAYBK_ISOC_NULL_VALUE_SEL,sab.playbk_isoc_null_value_sel,0x83C2012C,32,0x0000_0000,"0:1",1,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 2 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.PLAYBK_ISOC_NULL_VALUE_SEL.CP_PLAYBK_CH3_ISOC_NULL_VALUE_SEL,SAB_CP_PLAYBK_CH3_ISOC_NULL_VALUE_SEL,sab.cp_playbk_chx_isoc_null_value_sel_2,SAB.PLAYBK_ISOC_NULL_VALUE_SEL,SAB_PLAYBK_ISOC_NULL_VALUE_SEL,sab.playbk_isoc_null_value_sel,0x83C2012C,32,0x0000_0000,"0:2",2,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 3 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.PLAYBK_ISOC_NULL_VALUE_SEL.CP_PLAYBK_CH4_ISOC_NULL_VALUE_SEL,SAB_CP_PLAYBK_CH4_ISOC_NULL_VALUE_SEL,sab.cp_playbk_chx_isoc_null_value_sel_3,SAB.PLAYBK_ISOC_NULL_VALUE_SEL,SAB_PLAYBK_ISOC_NULL_VALUE_SEL,sab.playbk_isoc_null_value_sel,0x83C2012C,32,0x0000_0000,"0:3",3,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 4 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.PLAYBK_ISOC_NULL_VALUE_SEL.CP_PLAYBK_CH5_ISOC_NULL_VALUE_SEL,SAB_CP_PLAYBK_CH5_ISOC_NULL_VALUE_SEL,sab.cp_playbk_chx_isoc_null_value_sel_4,SAB.PLAYBK_ISOC_NULL_VALUE_SEL,SAB_PLAYBK_ISOC_NULL_VALUE_SEL,sab.playbk_isoc_null_value_sel,0x83C2012C,32,0x0000_0000,"0:4",4,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 5 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.PLAYBK_ISOC_NULL_VALUE_SEL.CP_PLAYBK_CH6_ISOC_NULL_VALUE_SEL,SAB_CP_PLAYBK_CH6_ISOC_NULL_VALUE_SEL,sab.cp_playbk_chx_isoc_null_value_sel_5,SAB.PLAYBK_ISOC_NULL_VALUE_SEL,SAB_PLAYBK_ISOC_NULL_VALUE_SEL,sab.playbk_isoc_null_value_sel,0x83C2012C,32,0x0000_0000,"0:5",5,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 6 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.PLAYBK_ISOC_NULL_VALUE_SEL.CP_PLAYBK_CH7_ISOC_NULL_VALUE_SEL,SAB_CP_PLAYBK_CH7_ISOC_NULL_VALUE_SEL,sab.cp_playbk_chx_isoc_null_value_sel_6,SAB.PLAYBK_ISOC_NULL_VALUE_SEL,SAB_PLAYBK_ISOC_NULL_VALUE_SEL,sab.playbk_isoc_null_value_sel,0x83C2012C,32,0x0000_0000,"0:6",6,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 7 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.PLAYBK_ISOC_NULL_VALUE_SEL.CP_PLAYBK_CH8_ISOC_NULL_VALUE_SEL,SAB_CP_PLAYBK_CH8_ISOC_NULL_VALUE_SEL,sab.cp_playbk_chx_isoc_null_value_sel_7,SAB.PLAYBK_ISOC_NULL_VALUE_SEL,SAB_PLAYBK_ISOC_NULL_VALUE_SEL,sab.playbk_isoc_null_value_sel,0x83C2012C,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 8 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.CPTR_ISOC_NULL_VALUE_SEL.CP_CPTR_CH1_ISOC_NULL_VALUE_SEL,SAB_CP_CPTR_CH1_ISOC_NULL_VALUE_SEL,sab.cp_cptr_chx_isoc_null_value_sel_0,SAB.CPTR_ISOC_NULL_VALUE_SEL,SAB_CPTR_ISOC_NULL_VALUE_SEL,sab.cptr_isoc_null_value_sel,0x83C20130,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 1 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.CPTR_ISOC_NULL_VALUE_SEL.CP_CPTR_CH2_ISOC_NULL_VALUE_SEL,SAB_CP_CPTR_CH2_ISOC_NULL_VALUE_SEL,sab.cp_cptr_chx_isoc_null_value_sel_1,SAB.CPTR_ISOC_NULL_VALUE_SEL,SAB_CPTR_ISOC_NULL_VALUE_SEL,sab.cptr_isoc_null_value_sel,0x83C20130,32,0x0000_0000,"0:1",1,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 2 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.CPTR_ISOC_NULL_VALUE_SEL.CP_CPTR_CH3_ISOC_NULL_VALUE_SEL,SAB_CP_CPTR_CH3_ISOC_NULL_VALUE_SEL,sab.cp_cptr_chx_isoc_null_value_sel_2,SAB.CPTR_ISOC_NULL_VALUE_SEL,SAB_CPTR_ISOC_NULL_VALUE_SEL,sab.cptr_isoc_null_value_sel,0x83C20130,32,0x0000_0000,"0:2",2,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 3 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.CPTR_ISOC_NULL_VALUE_SEL.CP_CPTR_CH4_ISOC_NULL_VALUE_SEL,SAB_CP_CPTR_CH4_ISOC_NULL_VALUE_SEL,sab.cp_cptr_chx_isoc_null_value_sel_3,SAB.CPTR_ISOC_NULL_VALUE_SEL,SAB_CPTR_ISOC_NULL_VALUE_SEL,sab.cptr_isoc_null_value_sel,0x83C20130,32,0x0000_0000,"0:3",3,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 4 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.CPTR_ISOC_NULL_VALUE_SEL.CP_CPTR_CH5_ISOC_NULL_VALUE_SEL,SAB_CP_CPTR_CH5_ISOC_NULL_VALUE_SEL,sab.cp_cptr_chx_isoc_null_value_sel_4,SAB.CPTR_ISOC_NULL_VALUE_SEL,SAB_CPTR_ISOC_NULL_VALUE_SEL,sab.cptr_isoc_null_value_sel,0x83C20130,32,0x0000_0000,"0:4",4,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 5 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.CPTR_ISOC_NULL_VALUE_SEL.CP_CPTR_CH6_ISOC_NULL_VALUE_SEL,SAB_CP_CPTR_CH6_ISOC_NULL_VALUE_SEL,sab.cp_cptr_chx_isoc_null_value_sel_5,SAB.CPTR_ISOC_NULL_VALUE_SEL,SAB_CPTR_ISOC_NULL_VALUE_SEL,sab.cptr_isoc_null_value_sel,0x83C20130,32,0x0000_0000,"0:5",5,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 6 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.CPTR_ISOC_NULL_VALUE_SEL.CP_CPTR_CH7_ISOC_NULL_VALUE_SEL,SAB_CP_CPTR_CH7_ISOC_NULL_VALUE_SEL,sab.cp_cptr_chx_isoc_null_value_sel_6,SAB.CPTR_ISOC_NULL_VALUE_SEL,SAB_CPTR_ISOC_NULL_VALUE_SEL,sab.cptr_isoc_null_value_sel,0x83C20130,32,0x0000_0000,"0:6",6,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 7 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.CPTR_ISOC_NULL_VALUE_SEL.CP_CPTR_CH8_ISOC_NULL_VALUE_SEL,SAB_CP_CPTR_CH8_ISOC_NULL_VALUE_SEL,sab.cp_cptr_chx_isoc_null_value_sel_7,SAB.CPTR_ISOC_NULL_VALUE_SEL,SAB_CPTR_ISOC_NULL_VALUE_SEL,sab.cptr_isoc_null_value_sel,0x83C20130,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Isochronous Playback: channel 8 NULL value select
*** 0 ISOC NULL value 0
>>> 1 ISOC NULL value 1"
SAB.FS_MODE_CFG1.CP_PLAYBK_FS_MODE,SAB_CP_PLAYBK_FS_MODE,sab.cp_playbk_fs_mode,SAB.FS_MODE_CFG1,SAB_FS_MODE_CFG1,sab.fs_mode_cfg1,0x83C20134,32,0x0000_0000,"0:0,1:1",0,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Playback: Fs mode select
*** 00 Normal
>>> 01 2Fs
>>> 10 0.5Fs"
SAB.FS_MODE_CFG1.CP_CPTR_FS_MODE,SAB_CP_CPTR_FS_MODE,sab.cp_cptr_fs_mode,SAB.FS_MODE_CFG1,SAB_FS_MODE_CFG1,sab.fs_mode_cfg1,0x83C20134,32,0x0000_0000,"0:4,1:5",4,2,RW,0x0,0x0,N,none,N,U2.0,N,"","Capture: Fs mode select
*** 00 Normal
>>> 01 2Fs
>>> 10 0.5Fs"
SAB.DELAY_MEAS_CFG0.CP_PLAYBK_DELAY_MEAS_ENABLE,SAB_CP_PLAYBK_DELAY_MEAS_ENABLE,sab.cp_playbk_delay_meas_enable,SAB.DELAY_MEAS_CFG0,SAB_DELAY_MEAS_CFG0,sab.delay_meas_cfg0,0x83C20138,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Playback: enable data path delay measurement logic
*** 0 Disabled
>>> 1 Enabled"
SAB.DELAY_MEAS_CFG0.CP_PLAYBK_DELAY_MEAS_CLEAR,SAB_CP_PLAYBK_DELAY_MEAS_CLEAR,sab.cp_playbk_delay_meas_clear,SAB.DELAY_MEAS_CFG0,SAB_DELAY_MEAS_CFG0,sab.delay_meas_cfg0,0x83C20138,32,0x0000_0000,"0:1",1,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Playback: clear data path delay measurement results"
SAB.DELAY_MEAS_CFG0.CP_CPTR_DELAY_MEAS_ENABLE,SAB_CP_CPTR_DELAY_MEAS_ENABLE,sab.cp_cptr_delay_meas_enable,SAB.DELAY_MEAS_CFG0,SAB_DELAY_MEAS_CFG0,sab.delay_meas_cfg0,0x83C20138,32,0x0000_0000,"0:4",4,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Cpature: enable data path delay measurement logic
*** 0 Disabled
>>> 1 Enabled"
SAB.DELAY_MEAS_CFG0.CP_CPTR_DELAY_MEAS_CLEAR,SAB_CP_CPTR_DELAY_MEAS_CLEAR,sab.cp_cptr_delay_meas_clear,SAB.DELAY_MEAS_CFG0,SAB_DELAY_MEAS_CFG0,sab.delay_meas_cfg0,0x83C20138,32,0x0000_0000,"0:5",5,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Capture: clear data path delay measurement results"
SAB.PLAYBK_DELAY_MEAS_MIN.CP_PLAYBK_DELAY_MEAS_MIN,SAB_CP_PLAYBK_DELAY_MEAS_MIN,sab.cp_playbk_delay_meas_min,SAB.PLAYBK_DELAY_MEAS_MIN,SAB_PLAYBK_DELAY_MEAS_MIN,sab.playbk_delay_meas_min,0x83C2013C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17",0,18,RO,0x00000,0x00000,N,none,Y,U18.0,N,"","Playback: data path delay measurement min result"
SAB.PLAYBK_DELAY_MEAS_MAX.CP_PLAYBK_DELAY_MEAS_MAX,SAB_CP_PLAYBK_DELAY_MEAS_MAX,sab.cp_playbk_delay_meas_max,SAB.PLAYBK_DELAY_MEAS_MAX,SAB_PLAYBK_DELAY_MEAS_MAX,sab.playbk_delay_meas_max,0x83C20140,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17",0,18,RO,0x00000,0x00000,N,none,Y,U18.0,N,"","Playback: data path delay measurement max result"
SAB.CPTR_DELAY_MEAS_MIN.CP_CPTR_DELAY_MEAS_MIN,SAB_CP_CPTR_DELAY_MEAS_MIN,sab.cp_cptr_delay_meas_min,SAB.CPTR_DELAY_MEAS_MIN,SAB_CPTR_DELAY_MEAS_MIN,sab.cptr_delay_meas_min,0x83C20144,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17",0,18,RO,0x00000,0x00000,N,none,Y,U18.0,N,"","Capture: data path delay measurement min result"
SAB.CPTR_DELAY_MEAS_MAX.CP_CPTR_DELAY_MEAS_MAX,SAB_CP_CPTR_DELAY_MEAS_MAX,sab.cp_cptr_delay_meas_max,SAB.CPTR_DELAY_MEAS_MAX,SAB_CPTR_DELAY_MEAS_MAX,sab.cptr_delay_meas_max,0x83C20148,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17",0,18,RO,0x00000,0x00000,N,none,Y,U18.0,N,"","Capture: data path delay measurement max result"
SAB.PORTB_PLAYBK_2FS_DATA_SEL.CP_PORTB_PLAYBK_CH1_2FS_DATA_SEL,SAB_CP_PORTB_PLAYBK_CH1_2FS_DATA_SEL,sab.cp_portb_playbk_ch1_2fs_data_sel,SAB.PORTB_PLAYBK_2FS_DATA_SEL,SAB_PORTB_PLAYBK_2FS_DATA_SEL,sab.portb_playbk_2fs_data_sel,0x83C2014C,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 1 2Fs Mode. In 2Fs mode, this allows Port B channel 1 to select the N+1 sample from the channel selected by PORTB_PLAYBK_CH1_SRC_SEL
*** 0 Sample N
>>> 1 Sample N+1"
SAB.PORTB_PLAYBK_2FS_DATA_SEL.CP_PORTB_PLAYBK_CH2_2FS_DATA_SEL,SAB_CP_PORTB_PLAYBK_CH2_2FS_DATA_SEL,sab.cp_portb_playbk_ch2_2fs_data_sel,SAB.PORTB_PLAYBK_2FS_DATA_SEL,SAB_PORTB_PLAYBK_2FS_DATA_SEL,sab.portb_playbk_2fs_data_sel,0x83C2014C,32,0x0000_0000,"0:1",1,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 2 2Fs Mode. In 2Fs mode, this allows Port B channel 2 to select the N+1 sample from the channel selected by PORTB_PLAYBK_CH2_SRC_SEL
*** 0 Sample N
>>> 1 Sample N+1"
SAB.PORTB_PLAYBK_2FS_DATA_SEL.CP_PORTB_PLAYBK_CH3_2FS_DATA_SEL,SAB_CP_PORTB_PLAYBK_CH3_2FS_DATA_SEL,sab.cp_portb_playbk_ch3_2fs_data_sel,SAB.PORTB_PLAYBK_2FS_DATA_SEL,SAB_PORTB_PLAYBK_2FS_DATA_SEL,sab.portb_playbk_2fs_data_sel,0x83C2014C,32,0x0000_0000,"0:2",2,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 3 2Fs Mode. In 2Fs mode, this allows Port B channel 3 to select the N+1 sample from the channel selected by PORTB_PLAYBK_CH3_SRC_SEL
*** 0 Sample N
>>> 1 Sample N+1"
SAB.PORTB_PLAYBK_2FS_DATA_SEL.CP_PORTB_PLAYBK_CH4_2FS_DATA_SEL,SAB_CP_PORTB_PLAYBK_CH4_2FS_DATA_SEL,sab.cp_portb_playbk_ch4_2fs_data_sel,SAB.PORTB_PLAYBK_2FS_DATA_SEL,SAB_PORTB_PLAYBK_2FS_DATA_SEL,sab.portb_playbk_2fs_data_sel,0x83C2014C,32,0x0000_0000,"0:3",3,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 4 2Fs Mode. In 2Fs mode, this allows Port B channel 4 to select the N+1 sample from the channel selected by PORTB_PLAYBK_CH4_SRC_SEL
*** 0 Sample N
>>> 1 Sample N+1"
SAB.PORTB_PLAYBK_2FS_DATA_SEL.CP_PORTB_PLAYBK_CH5_2FS_DATA_SEL,SAB_CP_PORTB_PLAYBK_CH5_2FS_DATA_SEL,sab.cp_portb_playbk_ch5_2fs_data_sel,SAB.PORTB_PLAYBK_2FS_DATA_SEL,SAB_PORTB_PLAYBK_2FS_DATA_SEL,sab.portb_playbk_2fs_data_sel,0x83C2014C,32,0x0000_0000,"0:4",4,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 5 2Fs Mode. In 2Fs mode, this allows Port B channel 5 to select the N+1 sample from the channel selected by PORTB_PLAYBK_CH5_SRC_SEL
*** 0 Sample N
>>> 1 Sample N+1"
SAB.PORTB_PLAYBK_2FS_DATA_SEL.CP_PORTB_PLAYBK_CH6_2FS_DATA_SEL,SAB_CP_PORTB_PLAYBK_CH6_2FS_DATA_SEL,sab.cp_portb_playbk_ch6_2fs_data_sel,SAB.PORTB_PLAYBK_2FS_DATA_SEL,SAB_PORTB_PLAYBK_2FS_DATA_SEL,sab.portb_playbk_2fs_data_sel,0x83C2014C,32,0x0000_0000,"0:5",5,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 6 2Fs Mode. In 2Fs mode, this allows Port B channel 6 to select the N+1 sample from the channel selected by PORTB_PLAYBK_CH6_SRC_SEL
*** 0 Sample N
>>> 1 Sample N+1"
SAB.PORTB_PLAYBK_2FS_DATA_SEL.CP_PORTB_PLAYBK_CH7_2FS_DATA_SEL,SAB_CP_PORTB_PLAYBK_CH7_2FS_DATA_SEL,sab.cp_portb_playbk_ch7_2fs_data_sel,SAB.PORTB_PLAYBK_2FS_DATA_SEL,SAB_PORTB_PLAYBK_2FS_DATA_SEL,sab.portb_playbk_2fs_data_sel,0x83C2014C,32,0x0000_0000,"0:6",6,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 7 2Fs Mode. In 2Fs mode, this allows Port B channel 7 to select the N+1 sample from the channel selected by PORTB_PLAYBK_CH7_SRC_SEL
*** 0 Sample N
>>> 1 Sample N+1"
SAB.PORTB_PLAYBK_2FS_DATA_SEL.CP_PORTB_PLAYBK_CH8_2FS_DATA_SEL,SAB_CP_PORTB_PLAYBK_CH8_2FS_DATA_SEL,sab.cp_portb_playbk_ch8_2fs_data_sel,SAB.PORTB_PLAYBK_2FS_DATA_SEL,SAB_PORTB_PLAYBK_2FS_DATA_SEL,sab.portb_playbk_2fs_data_sel,0x83C2014C,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Playback: channel 8 2Fs Mode. In 2Fs mode, this allows Port B channel 8 to select the N+1 sample from the channel selected by PORTB_PLAYBK_CH8_SRC_SEL
*** 0 Sample N
>>> 1 Sample N+1"
SAB.PORTB_CPTR_2FS_CFG[0].CP_PORTB_CPTR_CH1_2FS_SEC_SRC_SEL,SAB_CP_PORTB_CPTR_CH1_2FS_SEC_SRC_SEL,sab.cp_portb_cptr_chx_2fs_sec_src_sel_0_0,SAB.PORTB_CPTR_2FS_CFG[0],SAB_PORTB_CPTR_2FS_CFG1,sab.portb_cptr_2fs_cfg1,0x83C20150,32,0x0000_0000,"0:0,1:1,2:2",0,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 1 2Fs secondary source select
*** 000 Channel 1
>>> 001 Channel 2
>>> ...
>>> 111 Channel 8"
SAB.PORTB_CPTR_2FS_CFG[0].CP_PORTB_CPTR_CH2_2FS_SEC_SRC_SEL,SAB_CP_PORTB_CPTR_CH2_2FS_SEC_SRC_SEL,sab.cp_portb_cptr_chx_2fs_sec_src_sel_0_1,SAB.PORTB_CPTR_2FS_CFG[0],SAB_PORTB_CPTR_2FS_CFG1,sab.portb_cptr_2fs_cfg1,0x83C20150,32,0x0000_0000,"0:4,1:5,2:6",4,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 2 2Fs secondary source select
*** 000 Channel 1
>>> 001 Channel 2
>>> ...
>>> 111 Channel 8"
SAB.PORTB_CPTR_2FS_CFG[0].CP_PORTB_CPTR_CH3_2FS_SEC_SRC_SEL,SAB_CP_PORTB_CPTR_CH3_2FS_SEC_SRC_SEL,sab.cp_portb_cptr_chx_2fs_sec_src_sel_0_2,SAB.PORTB_CPTR_2FS_CFG[0],SAB_PORTB_CPTR_2FS_CFG1,sab.portb_cptr_2fs_cfg1,0x83C20150,32,0x0000_0000,"0:8,1:9,2:10",8,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 3 2Fs secondary source select
*** 000 Channel 1
>>> 001 Channel 2
>>> ...
>>> 111 Channel 8"
SAB.PORTB_CPTR_2FS_CFG[0].CP_PORTB_CPTR_CH4_2FS_SEC_SRC_SEL,SAB_CP_PORTB_CPTR_CH4_2FS_SEC_SRC_SEL,sab.cp_portb_cptr_chx_2fs_sec_src_sel_0_3,SAB.PORTB_CPTR_2FS_CFG[0],SAB_PORTB_CPTR_2FS_CFG1,sab.portb_cptr_2fs_cfg1,0x83C20150,32,0x0000_0000,"0:12,1:13,2:14",12,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 4 2Fs secondary source select
*** 000 Channel 1
>>> 001 Channel 2
>>> ...
>>> 111 Channel 8"
SAB.PORTB_CPTR_2FS_CFG[0].CP_PORTB_CPTR_CH5_2FS_SEC_SRC_SEL,SAB_CP_PORTB_CPTR_CH5_2FS_SEC_SRC_SEL,sab.cp_portb_cptr_chx_2fs_sec_src_sel_0_4,SAB.PORTB_CPTR_2FS_CFG[0],SAB_PORTB_CPTR_2FS_CFG1,sab.portb_cptr_2fs_cfg1,0x83C20150,32,0x0000_0000,"0:16,1:17,2:18",16,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 5 2Fs secondary source select
*** 000 Channel 1
>>> 001 Channel 2
>>> ...
>>> 111 Channel 8"
SAB.PORTB_CPTR_2FS_CFG[0].CP_PORTB_CPTR_CH6_2FS_SEC_SRC_SEL,SAB_CP_PORTB_CPTR_CH6_2FS_SEC_SRC_SEL,sab.cp_portb_cptr_chx_2fs_sec_src_sel_0_5,SAB.PORTB_CPTR_2FS_CFG[0],SAB_PORTB_CPTR_2FS_CFG1,sab.portb_cptr_2fs_cfg1,0x83C20150,32,0x0000_0000,"0:20,1:21,2:22",20,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 6 2Fs secondary source select
*** 000 Channel 1
>>> 001 Channel 2
>>> ...
>>> 111 Channel 8"
SAB.PORTB_CPTR_2FS_CFG[0].CP_PORTB_CPTR_CH7_2FS_SEC_SRC_SEL,SAB_CP_PORTB_CPTR_CH7_2FS_SEC_SRC_SEL,sab.cp_portb_cptr_chx_2fs_sec_src_sel_0_6,SAB.PORTB_CPTR_2FS_CFG[0],SAB_PORTB_CPTR_2FS_CFG1,sab.portb_cptr_2fs_cfg1,0x83C20150,32,0x0000_0000,"0:24,1:25,2:26",24,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 7 2Fs secondary source select
*** 000 Channel 1
>>> 001 Channel 2
>>> ...
>>> 111 Channel 8"
SAB.PORTB_CPTR_2FS_CFG[0].CP_PORTB_CPTR_CH8_2FS_SEC_SRC_SEL,SAB_CP_PORTB_CPTR_CH8_2FS_SEC_SRC_SEL,sab.cp_portb_cptr_chx_2fs_sec_src_sel_0_7,SAB.PORTB_CPTR_2FS_CFG[0],SAB_PORTB_CPTR_2FS_CFG1,sab.portb_cptr_2fs_cfg1,0x83C20150,32,0x0000_0000,"0:28,1:29,2:30",28,3,RW,0x0,0x0,N,none,N,U3.0,N,"","Port B Capture: Port B channel 8 2Fs secondary source select
*** 000 Channel 1
>>> 001 Channel 2
>>> ...
>>> 111 Channel 8"
SAB.PORTB_CPTR_2FS_SEC_SRC_EN.CP_PORTB_CPTR_CH1_2FS_SEC_SRC_EN,SAB_CP_PORTB_CPTR_CH1_2FS_SEC_SRC_EN,sab.cp_portb_cptr_chx_2fs_sec_src_en_0,SAB.PORTB_CPTR_2FS_SEC_SRC_EN,SAB_PORTB_CPTR_2FS_SEC_SRC_EN,sab.portb_cptr_2fs_sec_src_en,0x83C20158,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: Port B channel 1 2Fs secondary source enable"
SAB.PORTB_CPTR_2FS_SEC_SRC_EN.CP_PORTB_CPTR_CH2_2FS_SEC_SRC_EN,SAB_CP_PORTB_CPTR_CH2_2FS_SEC_SRC_EN,sab.cp_portb_cptr_chx_2fs_sec_src_en_1,SAB.PORTB_CPTR_2FS_SEC_SRC_EN,SAB_PORTB_CPTR_2FS_SEC_SRC_EN,sab.portb_cptr_2fs_sec_src_en,0x83C20158,32,0x0000_0000,"0:1",1,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: Port B channel 2 2Fs secondary source enable"
SAB.PORTB_CPTR_2FS_SEC_SRC_EN.CP_PORTB_CPTR_CH3_2FS_SEC_SRC_EN,SAB_CP_PORTB_CPTR_CH3_2FS_SEC_SRC_EN,sab.cp_portb_cptr_chx_2fs_sec_src_en_2,SAB.PORTB_CPTR_2FS_SEC_SRC_EN,SAB_PORTB_CPTR_2FS_SEC_SRC_EN,sab.portb_cptr_2fs_sec_src_en,0x83C20158,32,0x0000_0000,"0:2",2,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: Port B channel 3 2Fs secondary source enable"
SAB.PORTB_CPTR_2FS_SEC_SRC_EN.CP_PORTB_CPTR_CH4_2FS_SEC_SRC_EN,SAB_CP_PORTB_CPTR_CH4_2FS_SEC_SRC_EN,sab.cp_portb_cptr_chx_2fs_sec_src_en_3,SAB.PORTB_CPTR_2FS_SEC_SRC_EN,SAB_PORTB_CPTR_2FS_SEC_SRC_EN,sab.portb_cptr_2fs_sec_src_en,0x83C20158,32,0x0000_0000,"0:3",3,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: Port B channel 4 2Fs secondary source enable"
SAB.PORTB_CPTR_2FS_SEC_SRC_EN.CP_PORTB_CPTR_CH5_2FS_SEC_SRC_EN,SAB_CP_PORTB_CPTR_CH5_2FS_SEC_SRC_EN,sab.cp_portb_cptr_chx_2fs_sec_src_en_4,SAB.PORTB_CPTR_2FS_SEC_SRC_EN,SAB_PORTB_CPTR_2FS_SEC_SRC_EN,sab.portb_cptr_2fs_sec_src_en,0x83C20158,32,0x0000_0000,"0:4",4,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: Port B channel 5 2Fs secondary source enable"
SAB.PORTB_CPTR_2FS_SEC_SRC_EN.CP_PORTB_CPTR_CH6_2FS_SEC_SRC_EN,SAB_CP_PORTB_CPTR_CH6_2FS_SEC_SRC_EN,sab.cp_portb_cptr_chx_2fs_sec_src_en_5,SAB.PORTB_CPTR_2FS_SEC_SRC_EN,SAB_PORTB_CPTR_2FS_SEC_SRC_EN,sab.portb_cptr_2fs_sec_src_en,0x83C20158,32,0x0000_0000,"0:5",5,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: Port B channel 6 2Fs secondary source enable"
SAB.PORTB_CPTR_2FS_SEC_SRC_EN.CP_PORTB_CPTR_CH7_2FS_SEC_SRC_EN,SAB_CP_PORTB_CPTR_CH7_2FS_SEC_SRC_EN,sab.cp_portb_cptr_chx_2fs_sec_src_en_6,SAB.PORTB_CPTR_2FS_SEC_SRC_EN,SAB_PORTB_CPTR_2FS_SEC_SRC_EN,sab.portb_cptr_2fs_sec_src_en,0x83C20158,32,0x0000_0000,"0:6",6,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: Port B channel 7 2Fs secondary source enable"
SAB.PORTB_CPTR_2FS_SEC_SRC_EN.CP_PORTB_CPTR_CH8_2FS_SEC_SRC_EN,SAB_CP_PORTB_CPTR_CH8_2FS_SEC_SRC_EN,sab.cp_portb_cptr_chx_2fs_sec_src_en_7,SAB.PORTB_CPTR_2FS_SEC_SRC_EN,SAB_PORTB_CPTR_2FS_SEC_SRC_EN,sab.portb_cptr_2fs_sec_src_en,0x83C20158,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Port B Capture: Port B channel 8 2Fs secondary source enable"
FAKE_CS.XMOS_BUFF_CTRL.XMOS_GPIO_MODE,XMOS_GPIO_MODE,fake_cs.cp_xmos_gpio_mode,FAKE_CS.XMOS_BUFF_CTRL,XMOS_BUFF_CTRL,fake_cs.xmos_buff_ctrl,0x83C30008,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","In GPIO Mode XMOS gpio are connected to EMIO. In SPI Mode, SPI controller is used to program XMOS
*** 0 GPIO Mode
>>> 1 SPI Mode"
FAKE_CS.SYSTEM_CONTROL.DEV_GLOBAL_HIZ,DEV_GLOBAL_HIZ,fake_cs.cp_dev_global_hiz,FAKE_CS.SYSTEM_CONTROL,SYSTEM_CONTROL,fake_cs.system_control,0x83C3000C,32,0x0000_0001,"0:0",0,1,RW,0x1,0x1,N,none,N,U1.0,N,"","None
>>> 0 Enable
*** 1 Hi-Z"
FAKE_CS.SYSTEM_CONTROL.FORCE_DUT_RESETN,FORCE_DUT_RESETN,fake_cs.cp_force_dut_resetn,FAKE_CS.SYSTEM_CONTROL,SYSTEM_CONTROL,fake_cs.system_control,0x83C3000C,32,0x0000_0001,"0:6",6,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Enable
>>> 1 Reset"
FAKE_CS.SYSTEM_CONTROL.FORCE_SYS_RESETN,FORCE_SYS_RESETN,fake_cs.cp_force_sys_resetn,FAKE_CS.SYSTEM_CONTROL,SYSTEM_CONTROL,fake_cs.system_control,0x83C3000C,32,0x0000_0001,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Enable
>>> 1 Reset"
FAKE_CS.CONTROL_PORT_CONTROL.ENABLE_DCP,ENABLE_DCP,fake_cs.cp_enable_dcp,FAKE_CS.CONTROL_PORT_CONTROL,CONTROL_PORT_CONTROL,fake_cs.control_port_control,0x83C30018,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Enable distributed control port to override cp_slv controls
*** 0 cp_slave controller
>>> 1 DCP controller"
FAKE_CS.CONTROL_PORT_CONTROL.EASY_MODE,EASY_MODE,fake_cs.cp_easy_mode,FAKE_CS.CONTROL_PORT_CONTROL,CONTROL_PORT_CONTROL,fake_cs.control_port_control,0x83C30018,32,0x0000_0000,"0:1",1,1,RW,0x0,0x0,N,none,N,U1.0,N,"","Easy button for Pedro
*** 0 Hard way
>>> 1 Easy mode"
FAKE_CS.IO_VOLTAGE_LEVEL_CONTROL.VIO_HDR_SEL,VIO_HDR_SEL,fake_cs.cp_vio_hdr_sel,FAKE_CS.IO_VOLTAGE_LEVEL_CONTROL,IO_VOLTAGE_LEVEL_CONTROL,fake_cs.io_voltage_level_control,0x83C30024,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 3.3 V
>>> 1 1.8 V"
FAKE_CS.SERIAL_AUDIO_IN_MCLK_CONTROL.SAI_MCLK_SEL,SAI_MCLK_SEL,fake_cs.cp_sai_mclk_sel,FAKE_CS.SERIAL_AUDIO_IN_MCLK_CONTROL,SERIAL_AUDIO_IN_MCLK_CONTROL,fake_cs.serial_audio_in_mclk_control,0x83C30040,32,0x0000_0080,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.SERIAL_AUDIO_IN_MCLK_CONTROL.SAI_MCLK_DIR,SAI_MCLK_DIR,fake_cs.cp_sai_mclk_dir,FAKE_CS.SERIAL_AUDIO_IN_MCLK_CONTROL,SERIAL_AUDIO_IN_MCLK_CONTROL,fake_cs.serial_audio_in_mclk_control,0x83C30040,32,0x0000_0080,"0:7",7,1,RW,0x1,0x1,N,none,N,U1.0,N,"","None
>>> 0 Output
*** 1 Input"
FAKE_CS.SERIAL_AUDIO_OUT_MCLK_CONTROL.SAO_MCLK_SEL,SAO_MCLK_SEL,fake_cs.cp_sao_mclk_sel,FAKE_CS.SERIAL_AUDIO_OUT_MCLK_CONTROL,SERIAL_AUDIO_OUT_MCLK_CONTROL,fake_cs.serial_audio_out_mclk_control,0x83C30044,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.SERIAL_AUDIO_OUT_MCLK_CONTROL.SAO_MCLK_DIR,SAO_MCLK_DIR,fake_cs.cp_sao_mclk_dir,FAKE_CS.SERIAL_AUDIO_OUT_MCLK_CONTROL,SERIAL_AUDIO_OUT_MCLK_CONTROL,fake_cs.serial_audio_out_mclk_control,0x83C30044,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.SERIAL_AUDIO_IN_BCLK_CONTROL.SAI_BCLK_SEL,SAI_BCLK_SEL,fake_cs.cp_sai_bclk_sel,FAKE_CS.SERIAL_AUDIO_IN_BCLK_CONTROL,SERIAL_AUDIO_IN_BCLK_CONTROL,fake_cs.serial_audio_in_bclk_control,0x83C30048,32,0x0000_0080,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.SERIAL_AUDIO_IN_BCLK_CONTROL.SAI_BCLK_DIR,SAI_BCLK_DIR,fake_cs.cp_sai_bclk_dir,FAKE_CS.SERIAL_AUDIO_IN_BCLK_CONTROL,SERIAL_AUDIO_IN_BCLK_CONTROL,fake_cs.serial_audio_in_bclk_control,0x83C30048,32,0x0000_0080,"0:7",7,1,RW,0x1,0x1,N,none,N,U1.0,N,"","None
>>> 0 Output
*** 1 Input"
FAKE_CS.SERIAL_AUDIO_IN_FCLK_CONTROL.SAI_FCLK_SEL,SAI_FCLK_SEL,fake_cs.cp_sai_fclk_sel,FAKE_CS.SERIAL_AUDIO_IN_FCLK_CONTROL,SERIAL_AUDIO_IN_FCLK_CONTROL,fake_cs.serial_audio_in_fclk_control,0x83C3004C,32,0x0000_0080,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.SERIAL_AUDIO_IN_FCLK_CONTROL.SAI_FCLK_DIR,SAI_FCLK_DIR,fake_cs.cp_sai_fclk_dir,FAKE_CS.SERIAL_AUDIO_IN_FCLK_CONTROL,SERIAL_AUDIO_IN_FCLK_CONTROL,fake_cs.serial_audio_in_fclk_control,0x83C3004C,32,0x0000_0080,"0:7",7,1,RW,0x1,0x1,N,none,N,U1.0,N,"","None
>>> 0 Output
*** 1 Input"
FAKE_CS.SERIAL_AUDIO_OUT_BCLK_CONTROL.SAO_BCLK_SEL,SAO_BCLK_SEL,fake_cs.cp_sao_bclk_sel,FAKE_CS.SERIAL_AUDIO_OUT_BCLK_CONTROL,SERIAL_AUDIO_OUT_BCLK_CONTROL,fake_cs.serial_audio_out_bclk_control,0x83C30050,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.SERIAL_AUDIO_OUT_BCLK_CONTROL.SAO_BCLK_DIR,SAO_BCLK_DIR,fake_cs.cp_sao_bclk_dir,FAKE_CS.SERIAL_AUDIO_OUT_BCLK_CONTROL,SERIAL_AUDIO_OUT_BCLK_CONTROL,fake_cs.serial_audio_out_bclk_control,0x83C30050,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.SERIAL_AUDIO_OUT_FCLK_CONTROL.SAO_FCLK_SEL,SAO_FCLK_SEL,fake_cs.cp_sao_fclk_sel,FAKE_CS.SERIAL_AUDIO_OUT_FCLK_CONTROL,SERIAL_AUDIO_OUT_FCLK_CONTROL,fake_cs.serial_audio_out_fclk_control,0x83C30054,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.SERIAL_AUDIO_OUT_FCLK_CONTROL.SAO_FCLK_DIR,SAO_FCLK_DIR,fake_cs.cp_sao_fclk_dir,FAKE_CS.SERIAL_AUDIO_OUT_FCLK_CONTROL,SERIAL_AUDIO_OUT_FCLK_CONTROL,fake_cs.serial_audio_out_fclk_control,0x83C30054,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.SERIAL_AUDIO_OUT_SDO1_CONTROL.SAO_SDO1_SEL,SAO_SDO1_SEL,fake_cs.cp_sao_sdo1_sel,FAKE_CS.SERIAL_AUDIO_OUT_SDO1_CONTROL,SERIAL_AUDIO_OUT_SDO1_CONTROL,fake_cs.serial_audio_out_sdo1_control,0x83C30058,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.SERIAL_AUDIO_OUT_SDO2_CONTROL.SAO_SDO2_SEL,SAO_SDO2_SEL,fake_cs.cp_sao_sdo2_sel,FAKE_CS.SERIAL_AUDIO_OUT_SDO2_CONTROL,SERIAL_AUDIO_OUT_SDO2_CONTROL,fake_cs.serial_audio_out_sdo2_control,0x83C3005C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.PDM_IO_MCLK_CONTROL.PDMIO_MCLK_SEL,PDMIO_MCLK_SEL,fake_cs.cp_pdmio_mclk_sel,FAKE_CS.PDM_IO_MCLK_CONTROL,PDM_IO_MCLK_CONTROL,fake_cs.pdm_io_mclk_control,0x83C30064,32,0x0000_0080,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.PDM_IO_MCLK_CONTROL.PDMIO_MCLK_DIR,PDMIO_MCLK_DIR,fake_cs.cp_pdmio_mclk_dir,FAKE_CS.PDM_IO_MCLK_CONTROL,PDM_IO_MCLK_CONTROL,fake_cs.pdm_io_mclk_control,0x83C30064,32,0x0000_0080,"0:7",7,1,RW,0x1,0x1,N,none,N,U1.0,N,"","None
>>> 0 Output
*** 1 Input"
FAKE_CS.PDM_IO_CLK1_CONTROL.PDMIO_CLK1_SEL,PDMIO_CLK1_SEL,fake_cs.cp_pdmio_clk1_sel,FAKE_CS.PDM_IO_CLK1_CONTROL,PDM_IO_CLK1_CONTROL,fake_cs.pdm_io_clk1_control,0x83C30068,32,0x0000_0080,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.PDM_IO_CLK1_CONTROL.PDMIO_CLK1_DIR,PDMIO_CLK1_DIR,fake_cs.cp_pdmio_clk1_dir,FAKE_CS.PDM_IO_CLK1_CONTROL,PDM_IO_CLK1_CONTROL,fake_cs.pdm_io_clk1_control,0x83C30068,32,0x0000_0080,"0:7",7,1,RW,0x1,0x1,N,none,N,U1.0,N,"","None
>>> 0 Output
*** 1 Input"
FAKE_CS.PDM_IO_DAT1_CONTROL.PDMIO_DAT1_SEL,PDMIO_DAT1_SEL,fake_cs.cp_pdmio_dat1_sel,FAKE_CS.PDM_IO_DAT1_CONTROL,PDM_IO_DAT1_CONTROL,fake_cs.pdm_io_dat1_control,0x83C3006C,32,0x0000_0080,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.PDM_IO_DAT1_CONTROL.PDMIO_DAT1_DIR,PDMIO_DAT1_DIR,fake_cs.cp_pdmio_dat1_dir,FAKE_CS.PDM_IO_DAT1_CONTROL,PDM_IO_DAT1_CONTROL,fake_cs.pdm_io_dat1_control,0x83C3006C,32,0x0000_0080,"0:7",7,1,RW,0x1,0x1,N,none,N,U1.0,N,"","None
>>> 0 Output
*** 1 Input"
FAKE_CS.PDM_IO_CLK2_CONTROL.PDMIO_CLK2_SEL,PDMIO_CLK2_SEL,fake_cs.cp_pdmio_clk2_sel,FAKE_CS.PDM_IO_CLK2_CONTROL,PDM_IO_CLK2_CONTROL,fake_cs.pdm_io_clk2_control,0x83C30070,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.PDM_IO_CLK2_CONTROL.PDMIO_CLK2_DIR,PDMIO_CLK2_DIR,fake_cs.cp_pdmio_clk2_dir,FAKE_CS.PDM_IO_CLK2_CONTROL,PDM_IO_CLK2_CONTROL,fake_cs.pdm_io_clk2_control,0x83C30070,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.PDM_IO_DAT2_CONTROL.PDMIO_DAT2_SEL,PDMIO_DAT2_SEL,fake_cs.cp_pdmio_dat2_sel,FAKE_CS.PDM_IO_DAT2_CONTROL,PDM_IO_DAT2_CONTROL,fake_cs.pdm_io_dat2_control,0x83C30074,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.PDM_IO_DAT2_CONTROL.PDMIO_DAT2_DIR,PDMIO_DAT2_DIR,fake_cs.cp_pdmio_dat2_dir,FAKE_CS.PDM_IO_DAT2_CONTROL,PDM_IO_DAT2_CONTROL,fake_cs.pdm_io_dat2_control,0x83C30074,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.SAO_DATA_BUFFER_ENABLE.SAO_DATA_BUFF_EN,SAO_DATA_BUFF_EN,fake_cs.cp_sao_data_buff_en,FAKE_CS.SAO_DATA_BUFFER_ENABLE,SAO_DATA_BUFFER_ENABLE,fake_cs.sao_data_buffer_enable,0x83C30078,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Disable
>>> 1 Enable"
FAKE_CS.SAO_DATA_BUFFER_DELAY.SAO_DATA_BUFF_DELAY,SAO_DATA_BUFF_DELAY,fake_cs.cp_sao_data_buff_delay,FAKE_CS.SAO_DATA_BUFFER_DELAY,SAO_DATA_BUFFER_DELAY,fake_cs.sao_data_buffer_delay,0x83C3007C,32,0x0000_00FD,"0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7",0,8,RW,0xFD,0xFD,N,none,N,U8.0,N,"","None"
FAKE_CS.PDM_MODULATOR_CONTROL_1.PDM_MOD_RESET,PDM_MOD_RESET,fake_cs.cp_pdm_mod_reset,FAKE_CS.PDM_MODULATOR_CONTROL_1,PDM_MODULATOR_CONTROL_1,fake_cs.pdm_modulator_control_1,0x83C30080,32,0x0000_0001,"0:0",0,1,RW,0x1,0x1,N,none,N,U1.0,N,"","None
>>> 0 Enable
*** 1 Reset"
FAKE_CS.PDM_MODULATOR_CONTROL_1.PDM_MOD_MONO,PDM_MOD_MONO,fake_cs.cp_pdm_mod_mono,FAKE_CS.PDM_MODULATOR_CONTROL_1,PDM_MODULATOR_CONTROL_1,fake_cs.pdm_modulator_control_1,0x83C30080,32,0x0000_0001,"0:1",1,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Stereo
>>> 1 Mono"
FAKE_CS.PDM_MODULATOR_CONTROL_1.PDM_MOD_1BIT,PDM_MOD_1BIT,fake_cs.cp_pdm_mod_1bit,FAKE_CS.PDM_MODULATOR_CONTROL_1,PDM_MODULATOR_CONTROL_1,fake_cs.pdm_modulator_control_1,0x83C30080,32,0x0000_0001,"0:2",2,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 1.5 Bit Mode
>>> 1 1 Bit Mode"
FAKE_CS.PDM_MODULATOR_CONTROL_1.PDM_MOD_CH_SWAP,PDM_MOD_CH_SWAP,fake_cs.cp_pdm_mod_ch_swap,FAKE_CS.PDM_MODULATOR_CONTROL_1,PDM_MODULATOR_CONTROL_1,fake_cs.pdm_modulator_control_1,0x83C30080,32,0x0000_0001,"0:3",3,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 No channel swap
>>> 1 Channel swap"
FAKE_CS.PDM_MODULATOR_CONTROL_1.PDM_MOD_EDGE_ALIGN,PDM_MOD_EDGE_ALIGN,fake_cs.cp_pdm_mod_edge_align,FAKE_CS.PDM_MODULATOR_CONTROL_1,PDM_MODULATOR_CONTROL_1,fake_cs.pdm_modulator_control_1,0x83C30080,32,0x0000_0001,"0:4",4,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 No edge align shift
>>> 1 Edge align shift"
FAKE_CS.PDM_MODULATOR_CONTROL_1.PDM_MOD_MUTE_REQ,PDM_MOD_MUTE_REQ,fake_cs.cp_pdm_mod_mute_req,FAKE_CS.PDM_MODULATOR_CONTROL_1,PDM_MODULATOR_CONTROL_1,fake_cs.pdm_modulator_control_1,0x83C30080,32,0x0000_0001,"0:5",5,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 No Mute
>>> 1 Mute"
FAKE_CS.PDM_MODULATOR_CONTROL_2.PDM_MOD_FRAME_START_DELAY,PDM_MOD_FRAME_START_DELAY,fake_cs.cp_pdm_mod_frame_start_delay,FAKE_CS.PDM_MODULATOR_CONTROL_2,PDM_MODULATOR_CONTROL_2,fake_cs.pdm_modulator_control_2,0x83C30084,32,0x0000_0000,"0:0,1:1,2:2",0,3,RW,0x0,0x0,N,none,N,U3.0,N,"","None
*** 000 0.0 cycle delay
>>> 001 0.5 cycle delay
>>> 010 1.0 cycle delay
>>> 011 1.5 cycle delay
>>> 100 2.0 cycle delay
>>> 101 2.5 cycle delay
>>> 110 3.0 cycle delay
>>> 111 3.5 cycle delay"
FAKE_CS.PDM_MODULATOR_CONTROL_2.PDM_MOD_BCLK_INV,PDM_MOD_BCLK_INV,fake_cs.cp_pdm_mod_bclk_inv,FAKE_CS.PDM_MODULATOR_CONTROL_2,PDM_MODULATOR_CONTROL_2,fake_cs.pdm_modulator_control_2,0x83C30084,32,0x0000_0000,"0:3",3,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 BCLK
>>> 1 Inverted BCLK"
FAKE_CS.PDM_MODULATOR_CONTROL_2.PDM_MOD_FCLK_INV,PDM_MOD_FCLK_INV,fake_cs.cp_pdm_mod_fclk_inv,FAKE_CS.PDM_MODULATOR_CONTROL_2,PDM_MODULATOR_CONTROL_2,fake_cs.pdm_modulator_control_2,0x83C30084,32,0x0000_0000,"0:4",4,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 FCLK
>>> 1 Inverted FCLK"
FAKE_CS.PDM_MODULATOR_MCLK_CONTROL.PDM_MOD_MCLK_SEL,PDM_MOD_MCLK_SEL,fake_cs.cp_pdm_mod_mclk_sel,FAKE_CS.PDM_MODULATOR_MCLK_CONTROL,PDM_MODULATOR_MCLK_CONTROL,fake_cs.pdm_modulator_mclk_control,0x83C30088,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.PDM_MODULATOR_BCLK_CONTROL.PDM_MOD_BCLK_SEL,PDM_MOD_BCLK_SEL,fake_cs.cp_pdm_mod_bclk_sel,FAKE_CS.PDM_MODULATOR_BCLK_CONTROL,PDM_MODULATOR_BCLK_CONTROL,fake_cs.pdm_modulator_bclk_control,0x83C3008C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.PDM_MODULATOR_FCLK_CONTROL.PDM_MOD_FCLK_SEL,PDM_MOD_FCLK_SEL,fake_cs.cp_pdm_mod_fclk_sel,FAKE_CS.PDM_MODULATOR_FCLK_CONTROL,PDM_MODULATOR_FCLK_CONTROL,fake_cs.pdm_modulator_fclk_control,0x83C30090,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.PDM_MODULATOR_DATA_CONTROL.PDM_MOD_DATA_SEL,PDM_MOD_DATA_SEL,fake_cs.cp_pdm_mod_data_sel,FAKE_CS.PDM_MODULATOR_DATA_CONTROL,PDM_MODULATOR_DATA_CONTROL,fake_cs.pdm_modulator_data_control,0x83C30094,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.SPMI_CONTROL.EXT_MST_ENABLE,EXT_MST_ENABLE,fake_cs.cp_ext_mst_enable,FAKE_CS.SPMI_CONTROL,SPMI_CONTROL,fake_cs.spmi_control,0x83C300C0,32,0x0000_0013,"0:0",0,1,RW,0x1,0x1,N,none,N,U1.0,N,"","IPs external master enable pin
>>> 0 Disable
*** 1 Enable"
FAKE_CS.SPMI_CONTROL.EXT_SLV_ENABLE,EXT_SLV_ENABLE,fake_cs.cp_ext_slv_enable,FAKE_CS.SPMI_CONTROL,SPMI_CONTROL,fake_cs.spmi_control,0x83C300C0,32,0x0000_0013,"0:1",1,1,RW,0x1,0x1,N,none,N,U1.0,N,"","IPs external slave enable pin
>>> 0 Disable
*** 1 Enable"
FAKE_CS.SPMI_CONTROL.POR_MID,POR_MID,fake_cs.cp_por_mid,FAKE_CS.SPMI_CONTROL,SPMI_CONTROL,fake_cs.spmi_control,0x83C300C0,32,0x0000_0013,"0:2,1:3",2,2,RW,0x0,0x0,N,none,N,U2.0,N,"","IPs POR Master ID
*** 00 MID of 0
>>> 01 MID of 1
>>> 10 MID of 2
>>> 11 MID of 3"
FAKE_CS.SPMI_CONTROL.SPMI_CORE_RESET,SPMI_CORE_RESET,fake_cs.cp_spmi_core_reset,FAKE_CS.SPMI_CONTROL,SPMI_CONTROL,fake_cs.spmi_control,0x83C300C0,32,0x0000_0013,"0:4",4,1,RW,0x1,0x1,N,none,N,U1.0,N,"","IPs Reset
>>> 0 Enable
*** 1 Reset"
FAKE_CS.USB_AUDIO_SDIN1_CONTROL.XUSB_SDIN1_SEL,XUSB_SDIN1_SEL,fake_cs.cp_xusb_sdin1_sel,FAKE_CS.USB_AUDIO_SDIN1_CONTROL,USB_AUDIO_SDIN1_CONTROL,fake_cs.usb_audio_sdin1_control,0x83C300CC,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.USB_AUDIO_SDIN2_CONTROL.XUSB_SDIN2_SEL,XUSB_SDIN2_SEL,fake_cs.cp_xusb_sdin2_sel,FAKE_CS.USB_AUDIO_SDIN2_CONTROL,USB_AUDIO_SDIN2_CONTROL,fake_cs.usb_audio_sdin2_control,0x83C300D0,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.USB_AUDIO_SDIN3_CONTROL.XUSB_SDIN3_SEL,XUSB_SDIN3_SEL,fake_cs.cp_xusb_sdin3_sel,FAKE_CS.USB_AUDIO_SDIN3_CONTROL,USB_AUDIO_SDIN3_CONTROL,fake_cs.usb_audio_sdin3_control,0x83C300D4,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.USB_AUDIO_SDIN4_CONTROL.XUSB_SDIN4_SEL,XUSB_SDIN4_SEL,fake_cs.cp_xusb_sdin4_sel,FAKE_CS.USB_AUDIO_SDIN4_CONTROL,USB_AUDIO_SDIN4_CONTROL,fake_cs.usb_audio_sdin4_control,0x83C300D8,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.USB_AUDIO_CONTROL.XUSB_SDIN_BUFF_EN,XUSB_SDIN_BUFF_EN,fake_cs.cp_xusb_sdin_buff_en,FAKE_CS.USB_AUDIO_CONTROL,USB_AUDIO_CONTROL,fake_cs.usb_audio_control,0x83C300DC,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None"
FAKE_CS.PLL_CLOCKING_CONTROL.PLL_CLK_IN_SEL,PLL_CLK_IN_SEL,fake_cs.cp_pll_clk_in_sel,FAKE_CS.PLL_CLOCKING_CONTROL,PLL_CLOCKING_CONTROL,fake_cs.pll_clocking_control,0x83C300E0,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_MCLK1_CONTROL.DEV_MCLK1_SEL,DEV_MCLK1_SEL,fake_cs.cp_dev_mclk1_sel,FAKE_CS.DEVICE_MCLK1_CONTROL,DEVICE_MCLK1_CONTROL,fake_cs.device_mclk1_control,0x83C30100,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_MCLK1_CONTROL.DEV_MCLK1_DIR,DEV_MCLK1_DIR,fake_cs.cp_dev_mclk1_dir,FAKE_CS.DEVICE_MCLK1_CONTROL,DEVICE_MCLK1_CONTROL,fake_cs.device_mclk1_control,0x83C30100,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_MCLK2_CONTROL.DEV_MCLK2_SEL,DEV_MCLK2_SEL,fake_cs.cp_dev_mclk2_sel,FAKE_CS.DEVICE_MCLK2_CONTROL,DEVICE_MCLK2_CONTROL,fake_cs.device_mclk2_control,0x83C30104,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_MCLK2_CONTROL.DEV_MCLK2_DIR,DEV_MCLK2_DIR,fake_cs.cp_dev_mclk2_dir,FAKE_CS.DEVICE_MCLK2_CONTROL,DEVICE_MCLK2_CONTROL,fake_cs.device_mclk2_control,0x83C30104,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_ASP1_BCLK_CONTROL.DEV_ASP1_BCLK_SEL,DEV_ASP1_BCLK_SEL,fake_cs.cp_dev_asp1_bclk_sel,FAKE_CS.DEVICE_ASP1_BCLK_CONTROL,DEVICE_ASP1_BCLK_CONTROL,fake_cs.device_asp1_bclk_control,0x83C30108,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_ASP1_BCLK_CONTROL.DEV_ASP1_BCLK_DIR,DEV_ASP1_BCLK_DIR,fake_cs.cp_dev_asp1_bclk_dir,FAKE_CS.DEVICE_ASP1_BCLK_CONTROL,DEVICE_ASP1_BCLK_CONTROL,fake_cs.device_asp1_bclk_control,0x83C30108,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_ASP1_FCLK_CONTROL.DEV_ASP1_FCLK_SEL,DEV_ASP1_FCLK_SEL,fake_cs.cp_dev_asp1_fclk_sel,FAKE_CS.DEVICE_ASP1_FCLK_CONTROL,DEVICE_ASP1_FCLK_CONTROL,fake_cs.device_asp1_fclk_control,0x83C3010C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_ASP1_FCLK_CONTROL.DEV_ASP1_FCLK_DIR,DEV_ASP1_FCLK_DIR,fake_cs.cp_dev_asp1_fclk_dir,FAKE_CS.DEVICE_ASP1_FCLK_CONTROL,DEVICE_ASP1_FCLK_CONTROL,fake_cs.device_asp1_fclk_control,0x83C3010C,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_ASP1_DATA1_CONTROL.DEV_ASP1_DATA1_SEL,DEV_ASP1_DATA1_SEL,fake_cs.cp_dev_asp1_data1_sel,FAKE_CS.DEVICE_ASP1_DATA1_CONTROL,DEVICE_ASP1_DATA1_CONTROL,fake_cs.device_asp1_data1_control,0x83C30110,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_ASP1_DATA1_CONTROL.DEV_ASP1_DATA1_DIR,DEV_ASP1_DATA1_DIR,fake_cs.cp_dev_asp1_data1_dir,FAKE_CS.DEVICE_ASP1_DATA1_CONTROL,DEVICE_ASP1_DATA1_CONTROL,fake_cs.device_asp1_data1_control,0x83C30110,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_ASP1_DATA2_CONTROL.DEV_ASP1_DATA2_SEL,DEV_ASP1_DATA2_SEL,fake_cs.cp_dev_asp1_data2_sel,FAKE_CS.DEVICE_ASP1_DATA2_CONTROL,DEVICE_ASP1_DATA2_CONTROL,fake_cs.device_asp1_data2_control,0x83C30114,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_ASP1_DATA2_CONTROL.DEV_ASP1_DATA2_DIR,DEV_ASP1_DATA2_DIR,fake_cs.cp_dev_asp1_data2_dir,FAKE_CS.DEVICE_ASP1_DATA2_CONTROL,DEVICE_ASP1_DATA2_CONTROL,fake_cs.device_asp1_data2_control,0x83C30114,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_ASP2_BCLK_CONTROL.DEV_ASP2_BCLK_SEL,DEV_ASP2_BCLK_SEL,fake_cs.cp_dev_asp2_bclk_sel,FAKE_CS.DEVICE_ASP2_BCLK_CONTROL,DEVICE_ASP2_BCLK_CONTROL,fake_cs.device_asp2_bclk_control,0x83C30118,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_ASP2_BCLK_CONTROL.DEV_ASP2_BCLK_DIR,DEV_ASP2_BCLK_DIR,fake_cs.cp_dev_asp2_bclk_dir,FAKE_CS.DEVICE_ASP2_BCLK_CONTROL,DEVICE_ASP2_BCLK_CONTROL,fake_cs.device_asp2_bclk_control,0x83C30118,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_ASP2_FCLK_CONTROL.DEV_ASP2_FCLK_SEL,DEV_ASP2_FCLK_SEL,fake_cs.cp_dev_asp2_fclk_sel,FAKE_CS.DEVICE_ASP2_FCLK_CONTROL,DEVICE_ASP2_FCLK_CONTROL,fake_cs.device_asp2_fclk_control,0x83C3011C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_ASP2_FCLK_CONTROL.DEV_ASP2_FCLK_DIR,DEV_ASP2_FCLK_DIR,fake_cs.cp_dev_asp2_fclk_dir,FAKE_CS.DEVICE_ASP2_FCLK_CONTROL,DEVICE_ASP2_FCLK_CONTROL,fake_cs.device_asp2_fclk_control,0x83C3011C,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_ASP2_DATA1_CONTROL.DEV_ASP2_DATA1_SEL,DEV_ASP2_DATA1_SEL,fake_cs.cp_dev_asp2_data1_sel,FAKE_CS.DEVICE_ASP2_DATA1_CONTROL,DEVICE_ASP2_DATA1_CONTROL,fake_cs.device_asp2_data1_control,0x83C30120,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_ASP2_DATA1_CONTROL.DEV_ASP2_DATA1_DIR,DEV_ASP2_DATA1_DIR,fake_cs.cp_dev_asp2_data1_dir,FAKE_CS.DEVICE_ASP2_DATA1_CONTROL,DEVICE_ASP2_DATA1_CONTROL,fake_cs.device_asp2_data1_control,0x83C30120,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_ASP2_DATA2_CONTROL.DEV_ASP2_DATA2_SEL,DEV_ASP2_DATA2_SEL,fake_cs.cp_dev_asp2_data2_sel,FAKE_CS.DEVICE_ASP2_DATA2_CONTROL,DEVICE_ASP2_DATA2_CONTROL,fake_cs.device_asp2_data2_control,0x83C30124,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_ASP2_DATA2_CONTROL.DEV_ASP2_DATA2_DIR,DEV_ASP2_DATA2_DIR,fake_cs.cp_dev_asp2_data2_dir,FAKE_CS.DEVICE_ASP2_DATA2_CONTROL,DEVICE_ASP2_DATA2_CONTROL,fake_cs.device_asp2_data2_control,0x83C30124,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_ASP3_BCLK_CONTROL.DEV_ASP3_BCLK_SEL,DEV_ASP3_BCLK_SEL,fake_cs.cp_dev_asp3_bclk_sel,FAKE_CS.DEVICE_ASP3_BCLK_CONTROL,DEVICE_ASP3_BCLK_CONTROL,fake_cs.device_asp3_bclk_control,0x83C30128,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_ASP3_BCLK_CONTROL.DEV_ASP3_BCLK_DIR,DEV_ASP3_BCLK_DIR,fake_cs.cp_dev_asp3_bclk_dir,FAKE_CS.DEVICE_ASP3_BCLK_CONTROL,DEVICE_ASP3_BCLK_CONTROL,fake_cs.device_asp3_bclk_control,0x83C30128,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_ASP3_FCLK_CONTROL.DEV_ASP3_FCLK_SEL,DEV_ASP3_FCLK_SEL,fake_cs.cp_dev_asp3_fclk_sel,FAKE_CS.DEVICE_ASP3_FCLK_CONTROL,DEVICE_ASP3_FCLK_CONTROL,fake_cs.device_asp3_fclk_control,0x83C3012C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_ASP3_FCLK_CONTROL.DEV_ASP3_FCLK_DIR,DEV_ASP3_FCLK_DIR,fake_cs.cp_dev_asp3_fclk_dir,FAKE_CS.DEVICE_ASP3_FCLK_CONTROL,DEVICE_ASP3_FCLK_CONTROL,fake_cs.device_asp3_fclk_control,0x83C3012C,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_ASP3_DATA1_CONTROL.DEV_ASP3_DATA1_SEL,DEV_ASP3_DATA1_SEL,fake_cs.cp_dev_asp3_data1_sel,FAKE_CS.DEVICE_ASP3_DATA1_CONTROL,DEVICE_ASP3_DATA1_CONTROL,fake_cs.device_asp3_data1_control,0x83C30130,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_ASP3_DATA1_CONTROL.DEV_ASP3_DATA1_DIR,DEV_ASP3_DATA1_DIR,fake_cs.cp_dev_asp3_data1_dir,FAKE_CS.DEVICE_ASP3_DATA1_CONTROL,DEVICE_ASP3_DATA1_CONTROL,fake_cs.device_asp3_data1_control,0x83C30130,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_ASP3_DATA2_CONTROL.DEV_ASP3_DATA2_SEL,DEV_ASP3_DATA2_SEL,fake_cs.cp_dev_asp3_data2_sel,FAKE_CS.DEVICE_ASP3_DATA2_CONTROL,DEVICE_ASP3_DATA2_CONTROL,fake_cs.device_asp3_data2_control,0x83C30134,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_ASP3_DATA2_CONTROL.DEV_ASP3_DATA2_DIR,DEV_ASP3_DATA2_DIR,fake_cs.cp_dev_asp3_data2_dir,FAKE_CS.DEVICE_ASP3_DATA2_CONTROL,DEVICE_ASP3_DATA2_CONTROL,fake_cs.device_asp3_data2_control,0x83C30134,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_PDM1_CLK_CONTROL.DEV_PDM1_CLK_SEL,DEV_PDM1_CLK_SEL,fake_cs.cp_dev_pdm1_clk_sel,FAKE_CS.DEVICE_PDM1_CLK_CONTROL,DEVICE_PDM1_CLK_CONTROL,fake_cs.device_pdm1_clk_control,0x83C30140,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_PDM1_CLK_CONTROL.DEV_PDM1_CLK_DIR,DEV_PDM1_CLK_DIR,fake_cs.cp_dev_pdm1_clk_dir,FAKE_CS.DEVICE_PDM1_CLK_CONTROL,DEVICE_PDM1_CLK_CONTROL,fake_cs.device_pdm1_clk_control,0x83C30140,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_PDM1_DATA_CONTROL.DEV_PDM1_DATA_SEL,DEV_PDM1_DATA_SEL,fake_cs.cp_dev_pdm1_data_sel,FAKE_CS.DEVICE_PDM1_DATA_CONTROL,DEVICE_PDM1_DATA_CONTROL,fake_cs.device_pdm1_data_control,0x83C30144,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_PDM1_DATA_CONTROL.DEV_PDM1_DATA_DIR,DEV_PDM1_DATA_DIR,fake_cs.cp_dev_pdm1_data_dir,FAKE_CS.DEVICE_PDM1_DATA_CONTROL,DEVICE_PDM1_DATA_CONTROL,fake_cs.device_pdm1_data_control,0x83C30144,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_PDM2_CLK_CONTROL.DEV_PDM2_CLK_SEL,DEV_PDM2_CLK_SEL,fake_cs.cp_dev_pdm2_clk_sel,FAKE_CS.DEVICE_PDM2_CLK_CONTROL,DEVICE_PDM2_CLK_CONTROL,fake_cs.device_pdm2_clk_control,0x83C30148,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_PDM2_CLK_CONTROL.DEV_PDM2_CLK_DIR,DEV_PDM2_CLK_DIR,fake_cs.cp_dev_pdm2_clk_dir,FAKE_CS.DEVICE_PDM2_CLK_CONTROL,DEVICE_PDM2_CLK_CONTROL,fake_cs.device_pdm2_clk_control,0x83C30148,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_PDM2_DATA_CONTROL.DEV_PDM2_DATA_SEL,DEV_PDM2_DATA_SEL,fake_cs.cp_dev_pdm2_data_sel,FAKE_CS.DEVICE_PDM2_DATA_CONTROL,DEVICE_PDM2_DATA_CONTROL,fake_cs.device_pdm2_data_control,0x83C3014C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_PDM2_DATA_CONTROL.DEV_PDM2_DATA_DIR,DEV_PDM2_DATA_DIR,fake_cs.cp_dev_pdm2_data_dir,FAKE_CS.DEVICE_PDM2_DATA_CONTROL,DEVICE_PDM2_DATA_CONTROL,fake_cs.device_pdm2_data_control,0x83C3014C,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_PDM3_CLK_CONTROL.DEV_PDM3_CLK_SEL,DEV_PDM3_CLK_SEL,fake_cs.cp_dev_pdm3_clk_sel,FAKE_CS.DEVICE_PDM3_CLK_CONTROL,DEVICE_PDM3_CLK_CONTROL,fake_cs.device_pdm3_clk_control,0x83C30150,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_PDM3_CLK_CONTROL.DEV_PDM3_CLK_DIR,DEV_PDM3_CLK_DIR,fake_cs.cp_dev_pdm3_clk_dir,FAKE_CS.DEVICE_PDM3_CLK_CONTROL,DEVICE_PDM3_CLK_CONTROL,fake_cs.device_pdm3_clk_control,0x83C30150,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_PDM3_DATA_CONTROL.DEV_PDM3_DATA_SEL,DEV_PDM3_DATA_SEL,fake_cs.cp_dev_pdm3_data_sel,FAKE_CS.DEVICE_PDM3_DATA_CONTROL,DEVICE_PDM3_DATA_CONTROL,fake_cs.device_pdm3_data_control,0x83C30154,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_PDM3_DATA_CONTROL.DEV_PDM3_DATA_DIR,DEV_PDM3_DATA_DIR,fake_cs.cp_dev_pdm3_data_dir,FAKE_CS.DEVICE_PDM3_DATA_CONTROL,DEVICE_PDM3_DATA_CONTROL,fake_cs.device_pdm3_data_control,0x83C30154,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_PDM4_CLK_CONTROL.DEV_PDM4_CLK_SEL,DEV_PDM4_CLK_SEL,fake_cs.cp_dev_pdm4_clk_sel,FAKE_CS.DEVICE_PDM4_CLK_CONTROL,DEVICE_PDM4_CLK_CONTROL,fake_cs.device_pdm4_clk_control,0x83C30158,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_PDM4_CLK_CONTROL.DEV_PDM4_CLK_DIR,DEV_PDM4_CLK_DIR,fake_cs.cp_dev_pdm4_clk_dir,FAKE_CS.DEVICE_PDM4_CLK_CONTROL,DEVICE_PDM4_CLK_CONTROL,fake_cs.device_pdm4_clk_control,0x83C30158,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_PDM4_DATA_CONTROL.DEV_PDM4_DATA_SEL,DEV_PDM4_DATA_SEL,fake_cs.cp_dev_pdm4_data_sel,FAKE_CS.DEVICE_PDM4_DATA_CONTROL,DEVICE_PDM4_DATA_CONTROL,fake_cs.device_pdm4_data_control,0x83C3015C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_PDM4_DATA_CONTROL.DEV_PDM4_DATA_DIR,DEV_PDM4_DATA_DIR,fake_cs.cp_dev_pdm4_data_dir,FAKE_CS.DEVICE_PDM4_DATA_CONTROL,DEVICE_PDM4_DATA_CONTROL,fake_cs.device_pdm4_data_control,0x83C3015C,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_PDM5_CLK_CONTROL.DEV_PDM5_CLK_SEL,DEV_PDM5_CLK_SEL,fake_cs.cp_dev_pdm5_clk_sel,FAKE_CS.DEVICE_PDM5_CLK_CONTROL,DEVICE_PDM5_CLK_CONTROL,fake_cs.device_pdm5_clk_control,0x83C30160,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_PDM5_CLK_CONTROL.DEV_PDM5_CLK_DIR,DEV_PDM5_CLK_DIR,fake_cs.cp_dev_pdm5_clk_dir,FAKE_CS.DEVICE_PDM5_CLK_CONTROL,DEVICE_PDM5_CLK_CONTROL,fake_cs.device_pdm5_clk_control,0x83C30160,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_PDM5_DATA_CONTROL.DEV_PDM5_DATA_SEL,DEV_PDM5_DATA_SEL,fake_cs.cp_dev_pdm5_data_sel,FAKE_CS.DEVICE_PDM5_DATA_CONTROL,DEVICE_PDM5_DATA_CONTROL,fake_cs.device_pdm5_data_control,0x83C30164,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_PDM5_DATA_CONTROL.DEV_PDM5_DATA_DIR,DEV_PDM5_DATA_DIR,fake_cs.cp_dev_pdm5_data_dir,FAKE_CS.DEVICE_PDM5_DATA_CONTROL,DEVICE_PDM5_DATA_CONTROL,fake_cs.device_pdm5_data_control,0x83C30164,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_PDM6_CLK_CONTROL.DEV_PDM6_CLK_SEL,DEV_PDM6_CLK_SEL,fake_cs.cp_dev_pdm6_clk_sel,FAKE_CS.DEVICE_PDM6_CLK_CONTROL,DEVICE_PDM6_CLK_CONTROL,fake_cs.device_pdm6_clk_control,0x83C30168,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_PDM6_CLK_CONTROL.DEV_PDM6_CLK_DIR,DEV_PDM6_CLK_DIR,fake_cs.cp_dev_pdm6_clk_dir,FAKE_CS.DEVICE_PDM6_CLK_CONTROL,DEVICE_PDM6_CLK_CONTROL,fake_cs.device_pdm6_clk_control,0x83C30168,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_PDM6_DATA_CONTROL.DEV_PDM6_DATA_SEL,DEV_PDM6_DATA_SEL,fake_cs.cp_dev_pdm6_data_sel,FAKE_CS.DEVICE_PDM6_DATA_CONTROL,DEVICE_PDM6_DATA_CONTROL,fake_cs.device_pdm6_data_control,0x83C3016C,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_PDM6_DATA_CONTROL.DEV_PDM6_DATA_DIR,DEV_PDM6_DATA_DIR,fake_cs.cp_dev_pdm6_data_dir,FAKE_CS.DEVICE_PDM6_DATA_CONTROL,DEVICE_PDM6_DATA_CONTROL,fake_cs.device_pdm6_data_control,0x83C3016C,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_PDM7_CLK_CONTROL.DEV_PDM7_CLK_SEL,DEV_PDM7_CLK_SEL,fake_cs.cp_dev_pdm7_clk_sel,FAKE_CS.DEVICE_PDM7_CLK_CONTROL,DEVICE_PDM7_CLK_CONTROL,fake_cs.device_pdm7_clk_control,0x83C30170,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_PDM7_CLK_CONTROL.DEV_PDM7_CLK_DIR,DEV_PDM7_CLK_DIR,fake_cs.cp_dev_pdm7_clk_dir,FAKE_CS.DEVICE_PDM7_CLK_CONTROL,DEVICE_PDM7_CLK_CONTROL,fake_cs.device_pdm7_clk_control,0x83C30170,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_PDM7_DATA_CONTROL.DEV_PDM7_DATA_SEL,DEV_PDM7_DATA_SEL,fake_cs.cp_dev_pdm7_data_sel,FAKE_CS.DEVICE_PDM7_DATA_CONTROL,DEVICE_PDM7_DATA_CONTROL,fake_cs.device_pdm7_data_control,0x83C30174,32,0x0000_0000,"0:0,1:1,2:2,3:3,4:4,5:5,6:6",0,7,RW,0x00,0x00,N,none,N,U7.0,N,"","None
*** 0x00 Logic Low
>>> 0x01 Logic High
>>> 0x05 SAI_MCLK
>>> 0x06 SAI_BCLK
>>> 0x07 SAI_FCLK
>>> 0x08 SAI_SDI1
>>> 0x09 SAI_SDI2
>>> 0x0C SAO_MCLK
>>> 0x0D SAO_BCLK
>>> 0x0E SAO_FCLK
>>> 0x13 PDMIO_MCLK
>>> 0x14 PDMIO_CLK1
>>> 0x15 PDMIO_DAT1
>>> 0x16 PDMIO_CLK2
>>> 0x17 PDMIO_DAT2
>>> 0x1A XUSB_BCLK
>>> 0x1B XUSB_FCLK
>>> 0x1C XUSB_SDO1
>>> 0x1D XUSB_SDO2
>>> 0x1E XUSB_SDO3
>>> 0x1F XUSB_SDO4
>>> 0x22 DEV_MCLK1
>>> 0x23 DEV_MCLK2
>>> 0x24 DEV_AUXCLK
>>> 0x28 DEV_ASP1_BCLK
>>> 0x29 DEV_ASP1_FCLK
>>> 0x2A DEV_ASP1_DATA1
>>> 0x2B DEV_ASP1_DATA2
>>> 0x2E DEV_ASP2_BCLK
>>> 0x2F DEV_ASP2_FCLK
>>> 0x30 DEV_ASP2_DATA1
>>> 0x31 DEV_ASP2_DATA2
>>> 0x34 DEV_ASP3_BCLK
>>> 0x35 DEV_ASP3_FCLK
>>> 0x36 DEV_ASP3_DATA1
>>> 0x37 DEV_ASP3_DATA2
>>> 0x3A DEV_PDM1_CLK
>>> 0x3B DEV_PDM1_DATA
>>> 0x3C DEV_PDM2_CLK
>>> 0x3D DEV_PDM2_DATA
>>> 0x3E DEV_PDM3_CLK
>>> 0x3F DEV_PDM3_DATA
>>> 0x40 DEV_PDM4_CLK
>>> 0x41 DEV_PDM4_DATA
>>> 0x42 DEV_PDM5_CLK
>>> 0x43 DEV_PDM5_DATA
>>> 0x44 DEV_PDM6_CLK
>>> 0x45 DEV_PDM6_DATA
>>> 0x46 DEV_PDM7_CLK
>>> 0x47 DEV_PDM7_DATA
>>> 0x4A PLL_CLK_OUT
>>> 0x4B 24.576 MHz
>>> 0x4C 24 MHz
>>> 0x4D 22.5792 MHz
>>> 0x4E 12.288 MHz
>>> 0x4F 12 MHz
>>> 0x50 11.2896 MHz
>>> 0x51 6.144 MHz
>>> 0x52 6 MHz
>>> 0x53 5.6448 MHz
>>> 0x54 2.4 MHz
>>> 0x55 48 KHz
>>> 0x56 32.768 KHz
>>> 0x5A DUMMY_BOUNCE1
>>> 0x5B DUMMY_BOUNCE2
>>> 0x5C DUMMY_BOUNCE3
>>> 0x5D DUMMY_BOUNCE4
>>> 0x5E PDM_MOD_CLK_OUT
>>> 0x5F PDM_MOD_DATA_OUT
>>> 0x60 PDM_MOD_DATA_AUX_OUT
>>> 0x63 ACLK_GEN1_SCLK
>>> 0x64 ACLK_GEN1_LRCK
>>> 0x65 ACLK_GEN2_SCLK
>>> 0x66 ACLK_GEN2_LRCK
>>> 0x67 PORTB_PLAYBACK_SDOUT
>>> 0x68 PORTA_CAPTURE_SDOUT"
FAKE_CS.DEVICE_PDM7_DATA_CONTROL.DEV_PDM7_DATA_DIR,DEV_PDM7_DATA_DIR,fake_cs.cp_dev_pdm7_data_dir,FAKE_CS.DEVICE_PDM7_DATA_CONTROL,DEVICE_PDM7_DATA_CONTROL,fake_cs.device_pdm7_data_control,0x83C30174,32,0x0000_0000,"0:7",7,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Output
>>> 1 Input"
FAKE_CS.DEVICE_INTERRUPT_CONTROL.DEV_INT0_SEL,DEV_INT0_SEL,fake_cs.cp_dev_int0_sel,FAKE_CS.DEVICE_INTERRUPT_CONTROL,DEVICE_INTERRUPT_CONTROL,fake_cs.device_interrupt_control,0x83C3017C,32,0x0000_0000,"0:0",0,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Disable
>>> 1 DEV_INT0_N"
FAKE_CS.DEVICE_INTERRUPT_CONTROL.DEV_INT1_SEL,DEV_INT1_SEL,fake_cs.cp_dev_int1_sel,FAKE_CS.DEVICE_INTERRUPT_CONTROL,DEVICE_INTERRUPT_CONTROL,fake_cs.device_interrupt_control,0x83C3017C,32,0x0000_0000,"0:2",2,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Disable
>>> 1 DEV_INT1_N"
FAKE_CS.DEVICE_INTERRUPT_CONTROL.DEV_INT2_SEL,DEV_INT2_SEL,fake_cs.cp_dev_int2_sel,FAKE_CS.DEVICE_INTERRUPT_CONTROL,DEVICE_INTERRUPT_CONTROL,fake_cs.device_interrupt_control,0x83C3017C,32,0x0000_0000,"0:4",4,1,RW,0x0,0x0,N,none,N,U1.0,N,"","None
*** 0 Disable
>>> 1 DEV_INT2_N"
FAKE_CS.DEVICE_INTERRUPT_CONTROL.DEV_INT3_SEL,DEV_INT3_SEL,fake_cs.cp_dev_int3_sel,FAKE_CS.DEVICE_INTERRUPT_CONTROL,DEVICE_INTERRUPT_CONTROL,fake_cs.device_interrupt_control,0x83C3017C,32,0x0000_0000,"0:6,1:7",6,2,RW,0x0,0x0,N,none,N,U2.0,N,"","None
*** 00 Disable
>>> 01 DEV_INT3_N
>>> 10 SPMI Master IRQ"
FAKE_CS.GPI_VISIBILITY_1.DEV_PDM1_CLK_VIS,DEV_PDM1_CLK_VIS,fake_cs.cp_dev_pdm1_clk_vis,FAKE_CS.GPI_VISIBILITY_1,GPI_VISIBILITY_1,fake_cs.gpi_visibility_1,0x83C30180,32,0x0000_0000,"0:0",0,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","None"
FAKE_CS.GPI_VISIBILITY_1.DEV_PDM1_DATA_VIS,DEV_PDM1_DATA_VIS,fake_cs.cp_dev_pdm1_data_vis,FAKE_CS.GPI_VISIBILITY_1,GPI_VISIBILITY_1,fake_cs.gpi_visibility_1,0x83C30180,32,0x0000_0000,"0:1",1,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","None"
FAKE_CS.GPI_VISIBILITY_1.DEV_PDM2_CLK_VIS,DEV_PDM2_CLK_VIS,fake_cs.cp_dev_pdm2_clk_vis,FAKE_CS.GPI_VISIBILITY_1,GPI_VISIBILITY_1,fake_cs.gpi_visibility_1,0x83C30180,32,0x0000_0000,"0:2",2,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","None"
FAKE_CS.GPI_VISIBILITY_1.DEV_PDM2_DATA_VIS,DEV_PDM2_DATA_VIS,fake_cs.cp_dev_pdm2_data_vis,FAKE_CS.GPI_VISIBILITY_1,GPI_VISIBILITY_1,fake_cs.gpi_visibility_1,0x83C30180,32,0x0000_0000,"0:3",3,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","None"
FAKE_CS.GPI_VISIBILITY_1.DEV_PDM3_CLK_VIS,DEV_PDM3_CLK_VIS,fake_cs.cp_dev_pdm3_clk_vis,FAKE_CS.GPI_VISIBILITY_1,GPI_VISIBILITY_1,fake_cs.gpi_visibility_1,0x83C30180,32,0x0000_0000,"0:4",4,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","None"
FAKE_CS.GPI_VISIBILITY_1.DEV_PDM3_DATA_VIS,DEV_PDM3_DATA_VIS,fake_cs.cp_dev_pdm3_data_vis,FAKE_CS.GPI_VISIBILITY_1,GPI_VISIBILITY_1,fake_cs.gpi_visibility_1,0x83C30180,32,0x0000_0000,"0:5",5,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","None"
FAKE_CS.GPI_VISIBILITY_1.DEV_PDM4_CLK_VIS,DEV_PDM4_CLK_VIS,fake_cs.cp_dev_pdm4_clk_vis,FAKE_CS.GPI_VISIBILITY_1,GPI_VISIBILITY_1,fake_cs.gpi_visibility_1,0x83C30180,32,0x0000_0000,"0:6",6,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","None"
FAKE_CS.GPI_VISIBILITY_1.DEV_PDM4_DATA_VIS,DEV_PDM4_DATA_VIS,fake_cs.cp_dev_pdm4_data_vis,FAKE_CS.GPI_VISIBILITY_1,GPI_VISIBILITY_1,fake_cs.gpi_visibility_1,0x83C30180,32,0x0000_0000,"0:7",7,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","None"
FAKE_CS.GPI_VISIBILITY_2.DEV_PDM5_CLK_VIS,DEV_PDM5_CLK_VIS,fake_cs.cp_dev_pdm5_clk_vis,FAKE_CS.GPI_VISIBILITY_2,GPI_VISIBILITY_2,fake_cs.gpi_visibility_2,0x83C30184,32,0x0000_0000,"0:0",0,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","None"
FAKE_CS.GPI_VISIBILITY_2.DEV_PDM5_DATA_VIS,DEV_PDM5_DATA_VIS,fake_cs.cp_dev_pdm5_data_vis,FAKE_CS.GPI_VISIBILITY_2,GPI_VISIBILITY_2,fake_cs.gpi_visibility_2,0x83C30184,32,0x0000_0000,"0:1",1,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","None"
FAKE_CS.GPI_VISIBILITY_2.DEV_PDM6_CLK_VIS,DEV_PDM6_CLK_VIS,fake_cs.cp_dev_pdm6_clk_vis,FAKE_CS.GPI_VISIBILITY_2,GPI_VISIBILITY_2,fake_cs.gpi_visibility_2,0x83C30184,32,0x0000_0000,"0:2",2,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","None"
FAKE_CS.GPI_VISIBILITY_2.DEV_PDM6_DATA_VIS,DEV_PDM6_DATA_VIS,fake_cs.cp_dev_pdm6_data_vis,FAKE_CS.GPI_VISIBILITY_2,GPI_VISIBILITY_2,fake_cs.gpi_visibility_2,0x83C30184,32,0x0000_0000,"0:3",3,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","None"
FAKE_CS.GPI_VISIBILITY_2.DEV_PDM7_CLK_VIS,DEV_PDM7_CLK_VIS,fake_cs.cp_dev_pdm7_clk_vis,FAKE_CS.GPI_VISIBILITY_2,GPI_VISIBILITY_2,fake_cs.gpi_visibility_2,0x83C30184,32,0x0000_0000,"0:4",4,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","None"
FAKE_CS.GPI_VISIBILITY_2.DEV_PDM7_DATA_VIS,DEV_PDM7_DATA_VIS,fake_cs.cp_dev_pdm7_data_vis,FAKE_CS.GPI_VISIBILITY_2,GPI_VISIBILITY_2,fake_cs.gpi_visibility_2,0x83C30184,32,0x0000_0000,"0:5",5,1,RO,0x0,0x0,N,none,Y,U1.0,N,"","None"
