{
	"TOOL_CHAIN": "xilinx",
	"Device": "xc7z020clg400-2",
	"PRJ_NAME": {
		"FPGA": "template"
	},
	"SOC_MODE": {
		"soc": "none"
	},
	"HardwareLIB": {
		"state": "virtual",
		"common": [
			"Basic/Memory/SRAM",
			"Basic/Math/Advance/Complex",
			"Basic/Math/Advance/FFT/Flow",
			"Apply/Comm/FEC",
			"Basic/Math/Advance/Mean.v",
			"Basic/Math/Advance/Complex/cordic.v",
			"Basic/Math/Advance/Differ.v",
			"Basic/Math/Advance/PhaseAcc.v",
			"Basic/Math/Advance/Sort3.v",
			"Apply/Comm/Filter/movAvg.v",
			"Basic/Math/FixedPoint/divider.v",
			"Basic/Math/Advance/Complex/phase.v",
			"Basic/Math/FixedPoint/quant.v",
			"Basic/Source/DDS.v"
		]
	}
}