Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec  5 10:35:43 2025
| Host         : DESKTOP-9AHCOEV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     23          
TIMING-18  Warning           Missing input or output delay   44          
TIMING-20  Warning           Non-clocked latch               17          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (7)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3101)
---------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: DIV/div_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[7]_rep/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[7]_rep__0/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[7]_rep__1/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mode_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.375        0.000                      0                 1902        0.145        0.000                      0                 1902        4.500        0.000                       0                   981  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.375        0.000                      0                 1902        0.145        0.000                      0                 1902        4.500        0.000                       0                   981  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/solution_reg[0][8][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 0.580ns (7.024%)  route 7.677ns (92.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.565     5.086    ENGINE/clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  ENGINE/load_counter_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  ENGINE/load_counter_reg[0]_rep/Q
                         net (fo=90, routed)          7.046    12.588    ENGINE/load_counter_reg[0]_rep_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.712 r  ENGINE/solution[0][8][3]_i_1/O
                         net (fo=4, routed)           0.631    13.344    ENGINE/solution[0][8][3]_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  ENGINE/solution_reg[0][8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.430    14.771    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  ENGINE/solution_reg[0][8][0]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X37Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.719    ENGINE/solution_reg[0][8][0]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/solution_reg[0][8][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 0.580ns (7.024%)  route 7.677ns (92.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.565     5.086    ENGINE/clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  ENGINE/load_counter_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  ENGINE/load_counter_reg[0]_rep/Q
                         net (fo=90, routed)          7.046    12.588    ENGINE/load_counter_reg[0]_rep_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.712 r  ENGINE/solution[0][8][3]_i_1/O
                         net (fo=4, routed)           0.631    13.344    ENGINE/solution[0][8][3]_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  ENGINE/solution_reg[0][8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.430    14.771    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  ENGINE/solution_reg[0][8][1]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X37Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.719    ENGINE/solution_reg[0][8][1]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/solution_reg[0][8][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 0.580ns (7.024%)  route 7.677ns (92.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.565     5.086    ENGINE/clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  ENGINE/load_counter_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  ENGINE/load_counter_reg[0]_rep/Q
                         net (fo=90, routed)          7.046    12.588    ENGINE/load_counter_reg[0]_rep_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.712 r  ENGINE/solution[0][8][3]_i_1/O
                         net (fo=4, routed)           0.631    13.344    ENGINE/solution[0][8][3]_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  ENGINE/solution_reg[0][8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.430    14.771    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  ENGINE/solution_reg[0][8][2]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X37Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.719    ENGINE/solution_reg[0][8][2]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/solution_reg[0][8][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 0.580ns (7.024%)  route 7.677ns (92.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.565     5.086    ENGINE/clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  ENGINE/load_counter_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  ENGINE/load_counter_reg[0]_rep/Q
                         net (fo=90, routed)          7.046    12.588    ENGINE/load_counter_reg[0]_rep_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.712 r  ENGINE/solution[0][8][3]_i_1/O
                         net (fo=4, routed)           0.631    13.344    ENGINE/solution[0][8][3]_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  ENGINE/solution_reg[0][8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.430    14.771    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  ENGINE/solution_reg[0][8][3]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X37Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.719    ENGINE/solution_reg[0][8][3]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 sw1_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[0][4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 1.678ns (20.007%)  route 6.709ns (79.993%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  sw1_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  sw1_sync_reg/Q
                         net (fo=50, routed)          1.477     7.007    ENGINE/sw1_sync
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.152     7.159 f  ENGINE/solution[0][0][3]_i_7/O
                         net (fo=10, routed)          0.963     8.122    ENGINE/solution[0][0][3]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.326     8.448 r  ENGINE/solution[0][0][0]_i_24/O
                         net (fo=2, routed)           0.619     9.067    ENGINE/solution[0][0][0]_i_24_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.191 r  ENGINE/grid[0][0][0]_i_19/O
                         net (fo=1, routed)           0.406     9.598    ENGINE/grid[0][0][0]_i_19_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.722 r  ENGINE/grid[0][0][0]_i_16/O
                         net (fo=1, routed)           0.433    10.155    ENGINE/grid[0][0][0]_i_16_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  ENGINE/grid[0][0][0]_i_7/O
                         net (fo=1, routed)           0.439    10.718    ENGINE/grid[0][0][0]_i_7_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.842 f  ENGINE/grid[0][0][0]_i_3/O
                         net (fo=1, routed)           0.351    11.193    ENGINE/grid[0][0][0]_i_3_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.317 f  ENGINE/grid[0][0][0]_i_2/O
                         net (fo=2, routed)           0.455    11.773    ENGINE/grid[0][0][0]_i_2_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I0_O)        0.124    11.897 r  ENGINE/grid[0][0][0]_i_1/O
                         net (fo=81, routed)          1.565    13.461    ENGINE/grid[0]
    SLICE_X56Y28         FDRE                                         r  ENGINE/grid_reg[0][4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.441    14.782    ENGINE/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  ENGINE/grid_reg[0][4][0]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)       -0.031    14.904    ENGINE/grid_reg[0][4][0]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -13.461    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 sw1_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[0][3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 1.678ns (20.089%)  route 6.675ns (79.911%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  sw1_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  sw1_sync_reg/Q
                         net (fo=50, routed)          1.477     7.007    ENGINE/sw1_sync
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.152     7.159 f  ENGINE/solution[0][0][3]_i_7/O
                         net (fo=10, routed)          0.963     8.122    ENGINE/solution[0][0][3]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.326     8.448 r  ENGINE/solution[0][0][0]_i_24/O
                         net (fo=2, routed)           0.619     9.067    ENGINE/solution[0][0][0]_i_24_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.191 r  ENGINE/grid[0][0][0]_i_19/O
                         net (fo=1, routed)           0.406     9.598    ENGINE/grid[0][0][0]_i_19_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.722 r  ENGINE/grid[0][0][0]_i_16/O
                         net (fo=1, routed)           0.433    10.155    ENGINE/grid[0][0][0]_i_16_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  ENGINE/grid[0][0][0]_i_7/O
                         net (fo=1, routed)           0.439    10.718    ENGINE/grid[0][0][0]_i_7_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.842 f  ENGINE/grid[0][0][0]_i_3/O
                         net (fo=1, routed)           0.351    11.193    ENGINE/grid[0][0][0]_i_3_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.317 f  ENGINE/grid[0][0][0]_i_2/O
                         net (fo=2, routed)           0.455    11.773    ENGINE/grid[0][0][0]_i_2_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I0_O)        0.124    11.897 r  ENGINE/grid[0][0][0]_i_1/O
                         net (fo=81, routed)          1.530    13.427    ENGINE/grid[0]
    SLICE_X50Y26         FDRE                                         r  ENGINE/grid_reg[0][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.437    14.778    ENGINE/clk_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  ENGINE/grid_reg[0][3][0]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X50Y26         FDRE (Setup_fdre_C_D)       -0.031    14.900    ENGINE/grid_reg[0][3][0]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -13.427    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 sw1_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[5][3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.303ns  (logic 1.678ns (20.210%)  route 6.625ns (79.790%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  sw1_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  sw1_sync_reg/Q
                         net (fo=50, routed)          1.477     7.007    ENGINE/sw1_sync
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.152     7.159 f  ENGINE/solution[0][0][3]_i_7/O
                         net (fo=10, routed)          0.963     8.122    ENGINE/solution[0][0][3]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.326     8.448 r  ENGINE/solution[0][0][0]_i_24/O
                         net (fo=2, routed)           0.619     9.067    ENGINE/solution[0][0][0]_i_24_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.191 r  ENGINE/grid[0][0][0]_i_19/O
                         net (fo=1, routed)           0.406     9.598    ENGINE/grid[0][0][0]_i_19_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.722 r  ENGINE/grid[0][0][0]_i_16/O
                         net (fo=1, routed)           0.433    10.155    ENGINE/grid[0][0][0]_i_16_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  ENGINE/grid[0][0][0]_i_7/O
                         net (fo=1, routed)           0.439    10.718    ENGINE/grid[0][0][0]_i_7_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.842 f  ENGINE/grid[0][0][0]_i_3/O
                         net (fo=1, routed)           0.351    11.193    ENGINE/grid[0][0][0]_i_3_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.317 f  ENGINE/grid[0][0][0]_i_2/O
                         net (fo=2, routed)           0.455    11.773    ENGINE/grid[0][0][0]_i_2_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I0_O)        0.124    11.897 r  ENGINE/grid[0][0][0]_i_1/O
                         net (fo=81, routed)          1.480    13.377    ENGINE/grid[0]
    SLICE_X49Y25         FDRE                                         r  ENGINE/grid_reg[5][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.434    14.775    ENGINE/clk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  ENGINE/grid_reg[5][3][0]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X49Y25         FDRE (Setup_fdre_C_D)       -0.067    14.861    ENGINE/grid_reg[5][3][0]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -13.377    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 sw1_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[2][4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.678ns (20.227%)  route 6.618ns (79.773%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  sw1_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  sw1_sync_reg/Q
                         net (fo=50, routed)          1.477     7.007    ENGINE/sw1_sync
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.152     7.159 f  ENGINE/solution[0][0][3]_i_7/O
                         net (fo=10, routed)          0.963     8.122    ENGINE/solution[0][0][3]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.326     8.448 r  ENGINE/solution[0][0][0]_i_24/O
                         net (fo=2, routed)           0.619     9.067    ENGINE/solution[0][0][0]_i_24_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.191 r  ENGINE/grid[0][0][0]_i_19/O
                         net (fo=1, routed)           0.406     9.598    ENGINE/grid[0][0][0]_i_19_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.722 r  ENGINE/grid[0][0][0]_i_16/O
                         net (fo=1, routed)           0.433    10.155    ENGINE/grid[0][0][0]_i_16_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  ENGINE/grid[0][0][0]_i_7/O
                         net (fo=1, routed)           0.439    10.718    ENGINE/grid[0][0][0]_i_7_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.842 f  ENGINE/grid[0][0][0]_i_3/O
                         net (fo=1, routed)           0.351    11.193    ENGINE/grid[0][0][0]_i_3_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.317 f  ENGINE/grid[0][0][0]_i_2/O
                         net (fo=2, routed)           0.455    11.773    ENGINE/grid[0][0][0]_i_2_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I0_O)        0.124    11.897 r  ENGINE/grid[0][0][0]_i_1/O
                         net (fo=81, routed)          1.474    13.370    ENGINE/grid[0]
    SLICE_X55Y27         FDRE                                         r  ENGINE/grid_reg[2][4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.438    14.779    ENGINE/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  ENGINE/grid_reg[2][4][0]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X55Y27         FDRE (Setup_fdre_C_D)       -0.067    14.865    ENGINE/grid_reg[2][4][0]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -13.370    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 sw1_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[7][3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 1.678ns (20.412%)  route 6.543ns (79.588%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  sw1_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  sw1_sync_reg/Q
                         net (fo=50, routed)          1.477     7.007    ENGINE/sw1_sync
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.152     7.159 f  ENGINE/solution[0][0][3]_i_7/O
                         net (fo=10, routed)          0.963     8.122    ENGINE/solution[0][0][3]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.326     8.448 r  ENGINE/solution[0][0][0]_i_24/O
                         net (fo=2, routed)           0.619     9.067    ENGINE/solution[0][0][0]_i_24_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.191 r  ENGINE/grid[0][0][0]_i_19/O
                         net (fo=1, routed)           0.406     9.598    ENGINE/grid[0][0][0]_i_19_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.722 r  ENGINE/grid[0][0][0]_i_16/O
                         net (fo=1, routed)           0.433    10.155    ENGINE/grid[0][0][0]_i_16_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  ENGINE/grid[0][0][0]_i_7/O
                         net (fo=1, routed)           0.439    10.718    ENGINE/grid[0][0][0]_i_7_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.842 f  ENGINE/grid[0][0][0]_i_3/O
                         net (fo=1, routed)           0.351    11.193    ENGINE/grid[0][0][0]_i_3_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.317 f  ENGINE/grid[0][0][0]_i_2/O
                         net (fo=2, routed)           0.455    11.773    ENGINE/grid[0][0][0]_i_2_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I0_O)        0.124    11.897 r  ENGINE/grid[0][0][0]_i_1/O
                         net (fo=81, routed)          1.398    13.295    ENGINE/grid[0]
    SLICE_X48Y27         FDRE                                         r  ENGINE/grid_reg[7][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.437    14.778    ENGINE/clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  ENGINE/grid_reg[7][3][0]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)       -0.067    14.864    ENGINE/grid_reg[7][3][0]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -13.295    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/solution_reg[6][0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 0.580ns (7.162%)  route 7.518ns (92.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.565     5.086    ENGINE/clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  ENGINE/load_counter_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  ENGINE/load_counter_reg[0]_rep/Q
                         net (fo=90, routed)          7.119    12.661    ENGINE/load_counter_reg[0]_rep_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.785 r  ENGINE/solution[6][0][3]_i_1/O
                         net (fo=4, routed)           0.399    13.184    ENGINE/solution[6][0][3]_i_1_n_0
    SLICE_X42Y24         FDRE                                         r  ENGINE/solution_reg[6][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.430    14.771    ENGINE/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  ENGINE/solution_reg[6][0][0]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X42Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.755    ENGINE/solution_reg[6][0][0]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -13.184    
  -------------------------------------------------------------------
                         slack                                  1.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cR/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cR/prev_conditioned_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.556     1.439    cR/CLK
    SLICE_X33Y31         FDRE                                         r  cR/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cR/conditionedSignal_reg/Q
                         net (fo=5, routed)           0.079     1.659    cR/conditionedSignal_reg_n_0
    SLICE_X33Y31         FDRE                                         r  cR/prev_conditioned_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.823     1.950    cR/CLK
    SLICE_X33Y31         FDRE                                         r  cR/prev_conditioned_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.075     1.514    cR/prev_conditioned_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 cD/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cD/prev_conditioned_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.555     1.438    cD/CLK
    SLICE_X33Y30         FDRE                                         r  cD/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  cD/conditionedSignal_reg/Q
                         net (fo=9, routed)           0.091     1.670    cD/conditionedSignal_reg_0
    SLICE_X33Y30         FDRE                                         r  cD/prev_conditioned_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.822     1.949    cD/CLK
    SLICE_X33Y30         FDRE                                         r  cD/prev_conditioned_reg/C
                         clock pessimism             -0.511     1.438    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.075     1.513    cD/prev_conditioned_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cL/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cL/prev_conditioned_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.166%)  route 0.150ns (47.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.557     1.440    cL/CLK
    SLICE_X30Y32         FDRE                                         r  cL/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  cL/conditionedSignal_reg/Q
                         net (fo=5, routed)           0.150     1.755    cL/conditionedSignal_reg_0
    SLICE_X34Y32         FDRE                                         r  cL/prev_conditioned_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.823     1.950    cL/CLK
    SLICE_X34Y32         FDRE                                         r  cL/prev_conditioned_reg/C
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.059     1.531    cL/prev_conditioned_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ENGINE/fixed_mask_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/fixed_mask_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.605%)  route 0.131ns (41.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.558     1.441    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  ENGINE/fixed_mask_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ENGINE/fixed_mask_reg[3][0]/Q
                         net (fo=3, routed)           0.131     1.714    ENGINE/fixed_mask_out[3][0]
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.759 r  ENGINE/fixed_mask[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.759    ENGINE/fixed_mask[3][0]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  ENGINE/fixed_mask_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.825     1.952    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  ENGINE/fixed_mask_reg[3][0]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.092     1.533    ENGINE/fixed_mask_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 cD/synchronizedButtonPress_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cD/conditionedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.672%)  route 0.167ns (47.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.554     1.437    cD/CLK
    SLICE_X28Y29         FDRE                                         r  cD/synchronizedButtonPress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cD/synchronizedButtonPress_reg/Q
                         net (fo=2, routed)           0.167     1.745    cD/synchronizedButtonPress_reg_n_0
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  cD/conditionedSignal_i_1__1/O
                         net (fo=1, routed)           0.000     1.790    cD/conditionedSignal_i_1__1_n_0
    SLICE_X33Y30         FDRE                                         r  cD/conditionedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.822     1.949    cD/CLK
    SLICE_X33Y30         FDRE                                         r  cD/conditionedSignal_reg/C
                         clock pessimism             -0.478     1.471    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.091     1.562    cD/conditionedSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ENGINE/down_evt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/current_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.347%)  route 0.156ns (45.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.555     1.438    ENGINE/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  ENGINE/down_evt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  ENGINE/down_evt_reg/Q
                         net (fo=5, routed)           0.156     1.735    ENGINE/down_evt
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.780 r  ENGINE/current_y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.780    ENGINE/current_y[2]_i_1_n_0
    SLICE_X35Y32         FDRE                                         r  ENGINE/current_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.823     1.950    ENGINE/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  ENGINE/current_y_reg[2]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.091     1.544    ENGINE/current_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ENGINE/down_evt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/current_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.188%)  route 0.157ns (45.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.555     1.438    ENGINE/clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  ENGINE/down_evt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  ENGINE/down_evt_reg/Q
                         net (fo=5, routed)           0.157     1.736    ENGINE/down_evt
    SLICE_X35Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.781 r  ENGINE/current_y[3]_i_2/O
                         net (fo=1, routed)           0.000     1.781    ENGINE/current_y[3]_i_2_n_0
    SLICE_X35Y32         FDRE                                         r  ENGINE/current_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.823     1.950    ENGINE/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  ENGINE/current_y_reg[3]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.092     1.545    ENGINE/current_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ENGINE/right_evt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/current_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.188ns (47.988%)  route 0.204ns (52.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.557     1.440    ENGINE/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  ENGINE/right_evt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ENGINE/right_evt_reg/Q
                         net (fo=5, routed)           0.204     1.785    ENGINE/right_evt
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.047     1.832 r  ENGINE/current_x[3]_i_2/O
                         net (fo=1, routed)           0.000     1.832    ENGINE/current_x[3]_i_2_n_0
    SLICE_X30Y31         FDRE                                         r  ENGINE/current_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.823     1.950    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  ENGINE/current_x_reg[3]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X30Y31         FDRE (Hold_fdre_C_D)         0.131     1.584    ENGINE/current_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ENGINE/right_evt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/current_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.187ns (47.733%)  route 0.205ns (52.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.557     1.440    ENGINE/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  ENGINE/right_evt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ENGINE/right_evt_reg/Q
                         net (fo=5, routed)           0.205     1.786    ENGINE/right_evt
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.046     1.832 r  ENGINE/current_x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    ENGINE/current_x[2]_i_1_n_0
    SLICE_X30Y31         FDRE                                         r  ENGINE/current_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.823     1.950    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  ENGINE/current_x_reg[2]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X30Y31         FDRE (Hold_fdre_C_D)         0.131     1.584    ENGINE/current_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 cL/buttonPressFirstFlipFlop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cL/synchronizedButtonPress_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.551     1.434    cL/CLK
    SLICE_X32Y26         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  cL/buttonPressFirstFlipFlop_reg/Q
                         net (fo=1, routed)           0.174     1.749    cL/buttonPressFirstFlipFlop_reg_n_0
    SLICE_X32Y26         FDRE                                         r  cL/synchronizedButtonPress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.817     1.944    cL/CLK
    SLICE_X32Y26         FDRE                                         r  cL/synchronizedButtonPress_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.066     1.500    cL/synchronizedButtonPress_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y17   flash_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y19   flash_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y19   flash_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y20   flash_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y20   flash_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y20   flash_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y20   flash_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y21   flash_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y21   flash_div_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   flash_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   flash_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y19   flash_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y19   flash_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y19   flash_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y19   flash_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   flash_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   flash_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   flash_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   flash_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   flash_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   flash_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y19   flash_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y19   flash_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y19   flash_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y19   flash_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   flash_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   flash_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   flash_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y20   flash_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.630ns  (logic 12.667ns (25.018%)  route 37.963ns (74.982%))
  Logic Levels:           38  (CARRY4=16 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=7 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=134, routed)         3.557     4.188    VGA/v_count[6]
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.312 r  VGA/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=56, routed)          1.496     5.808    VGA/y[7]
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.932 r  VGA/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=119, routed)         3.303     9.235    VGA/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.124     9.359 r  VGA/vgaRed_OBUF[3]_inst_i_130/O
                         net (fo=69, routed)          1.701    11.060    DRAW/dsrc6[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.124    11.184 r  DRAW/digit_value_reg[0]_i_221/O
                         net (fo=8, routed)           1.360    12.544    VGA/digit_value_reg[0]_i_257_0[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.668 r  VGA/digit_value_reg[0]_i_270/O
                         net (fo=1, routed)           0.000    12.668    DRAW/digit_value_reg[0]_i_238_0[0]
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.066 r  DRAW/digit_value_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.066    DRAW/digit_value_reg[0]_i_257_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.180 r  DRAW/digit_value_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    13.180    DRAW/digit_value_reg[0]_i_240_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.294 r  DRAW/digit_value_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    13.294    DRAW/digit_value_reg[0]_i_211_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.408 r  DRAW/digit_value_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.408    DRAW/digit_value_reg[0]_i_169_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.522 r  DRAW/digit_value_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.522    DRAW/digit_value_reg[0]_i_125_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.636 r  DRAW/digit_value_reg[0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.636    DRAW/digit_value_reg[0]_i_158_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.750 r  DRAW/digit_value_reg[3]_i_651/CO[3]
                         net (fo=1, routed)           0.000    13.750    DRAW/digit_value_reg[3]_i_651_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  DRAW/digit_value_reg[3]_i_649/CO[3]
                         net (fo=1, routed)           0.000    13.864    DRAW/digit_value_reg[3]_i_649_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.021 f  DRAW/digit_value_reg[3]_i_652/CO[1]
                         net (fo=40, routed)          1.595    15.616    DRAW/CO[0]
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.357    15.973 r  DRAW/digit_row_reg[0]_i_211/O
                         net (fo=2, routed)           1.127    17.099    DRAW/digit_row_reg[0]_i_211_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.326    17.425 r  DRAW/digit_row_reg[0]_i_215/O
                         net (fo=1, routed)           0.000    17.425    DRAW/digit_row_reg[0]_i_215_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.958 r  DRAW/digit_row_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    17.958    DRAW/digit_row_reg[0]_i_165_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.281 r  DRAW/digit_row_reg[0]_i_118/O[1]
                         net (fo=3, routed)           1.309    19.590    DRAW/digit_row_reg[0]_i_118_n_6
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.334    19.924 r  DRAW/digit_row_reg[0]_i_119/O
                         net (fo=2, routed)           0.664    20.588    DRAW/digit_row_reg[0]_i_119_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.355    20.943 r  DRAW/digit_row_reg[0]_i_79/O
                         net (fo=2, routed)           0.679    21.621    DRAW/digit_row_reg[0]_i_79_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    22.350 r  DRAW/digit_row_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.350    DRAW/digit_row_reg[0]_i_44_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.572 r  DRAW/digit_row_reg[0]_i_26/O[0]
                         net (fo=7, routed)           1.858    24.430    DRAW/digit_row_reg[0]_i_55_0[0]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.299    24.729 r  DRAW/digit_row_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    24.729    DRAW/digit_row_reg[0]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    25.335 r  DRAW/digit_row_reg[0]_i_11/O[3]
                         net (fo=29, routed)          1.242    26.578    DRAW/digit_row_reg[0]_i_28_0[3]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.306    26.884 r  DRAW/digit_row_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    26.884    DRAW/digit_row_reg[0]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.260 r  DRAW/digit_row_reg[0]_i_9/CO[3]
                         net (fo=28, routed)          2.469    29.729    VGA/digit_value_reg[0]_i_21_1[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124    29.853 r  VGA/digit_row_reg[0]_i_8/O
                         net (fo=132, routed)         0.473    30.326    VGA/digit_value_reg[3]_i_119_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    30.808 r  VGA/digit_value_reg[3]_i_37/O[0]
                         net (fo=3, routed)           0.767    31.575    VGA/DRAW/dsrc5[1]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.299    31.874 r  VGA/digit_value_reg[0]_i_21/O
                         net (fo=78, routed)          4.810    36.684    ENGINE/vgaRed_OBUF[2]_inst_i_100_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    36.808 f  ENGINE/digit_value_reg[1]_i_27/O
                         net (fo=1, routed)           0.689    37.498    ENGINE/digit_value_reg[1]_i_27_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.622 f  ENGINE/digit_value_reg[1]_i_12/O
                         net (fo=1, routed)           1.013    38.634    ENGINE/digit_value_reg[1]_i_12_n_0
    SLICE_X50Y36         LUT5 (Prop_lut5_I1_O)        0.124    38.758 r  ENGINE/digit_value_reg[1]_i_5/O
                         net (fo=1, routed)           1.612    40.370    VGA/digit_value_reg[1]_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.124    40.494 f  VGA/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.685    41.179    VGA/selected_number_reg[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    41.303 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           1.288    42.591    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124    42.715 r  VGA/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.796    43.511    VGA/vgaRed_OBUF[2]_inst_i_5_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I3_O)        0.124    43.635 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.471    47.106    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    50.630 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    50.630    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.442ns  (logic 12.673ns (25.125%)  route 37.769ns (74.875%))
  Logic Levels:           38  (CARRY4=16 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=7 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=134, routed)         3.557     4.188    VGA/v_count[6]
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.312 r  VGA/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=56, routed)          1.496     5.808    VGA/y[7]
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.932 r  VGA/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=119, routed)         3.303     9.235    VGA/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.124     9.359 r  VGA/vgaRed_OBUF[3]_inst_i_130/O
                         net (fo=69, routed)          1.701    11.060    DRAW/dsrc6[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.124    11.184 r  DRAW/digit_value_reg[0]_i_221/O
                         net (fo=8, routed)           1.360    12.544    VGA/digit_value_reg[0]_i_257_0[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.668 r  VGA/digit_value_reg[0]_i_270/O
                         net (fo=1, routed)           0.000    12.668    DRAW/digit_value_reg[0]_i_238_0[0]
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.066 r  DRAW/digit_value_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.066    DRAW/digit_value_reg[0]_i_257_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.180 r  DRAW/digit_value_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    13.180    DRAW/digit_value_reg[0]_i_240_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.294 r  DRAW/digit_value_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    13.294    DRAW/digit_value_reg[0]_i_211_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.408 r  DRAW/digit_value_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.408    DRAW/digit_value_reg[0]_i_169_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.522 r  DRAW/digit_value_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.522    DRAW/digit_value_reg[0]_i_125_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.636 r  DRAW/digit_value_reg[0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.636    DRAW/digit_value_reg[0]_i_158_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.750 r  DRAW/digit_value_reg[3]_i_651/CO[3]
                         net (fo=1, routed)           0.000    13.750    DRAW/digit_value_reg[3]_i_651_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  DRAW/digit_value_reg[3]_i_649/CO[3]
                         net (fo=1, routed)           0.000    13.864    DRAW/digit_value_reg[3]_i_649_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.021 f  DRAW/digit_value_reg[3]_i_652/CO[1]
                         net (fo=40, routed)          1.595    15.616    DRAW/CO[0]
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.357    15.973 r  DRAW/digit_row_reg[0]_i_211/O
                         net (fo=2, routed)           1.127    17.099    DRAW/digit_row_reg[0]_i_211_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.326    17.425 r  DRAW/digit_row_reg[0]_i_215/O
                         net (fo=1, routed)           0.000    17.425    DRAW/digit_row_reg[0]_i_215_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.958 r  DRAW/digit_row_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    17.958    DRAW/digit_row_reg[0]_i_165_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.281 r  DRAW/digit_row_reg[0]_i_118/O[1]
                         net (fo=3, routed)           1.309    19.590    DRAW/digit_row_reg[0]_i_118_n_6
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.334    19.924 r  DRAW/digit_row_reg[0]_i_119/O
                         net (fo=2, routed)           0.664    20.588    DRAW/digit_row_reg[0]_i_119_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.355    20.943 r  DRAW/digit_row_reg[0]_i_79/O
                         net (fo=2, routed)           0.679    21.621    DRAW/digit_row_reg[0]_i_79_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    22.350 r  DRAW/digit_row_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.350    DRAW/digit_row_reg[0]_i_44_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.572 r  DRAW/digit_row_reg[0]_i_26/O[0]
                         net (fo=7, routed)           1.858    24.430    DRAW/digit_row_reg[0]_i_55_0[0]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.299    24.729 r  DRAW/digit_row_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    24.729    DRAW/digit_row_reg[0]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    25.335 r  DRAW/digit_row_reg[0]_i_11/O[3]
                         net (fo=29, routed)          1.242    26.578    DRAW/digit_row_reg[0]_i_28_0[3]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.306    26.884 r  DRAW/digit_row_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    26.884    DRAW/digit_row_reg[0]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.260 r  DRAW/digit_row_reg[0]_i_9/CO[3]
                         net (fo=28, routed)          2.469    29.729    VGA/digit_value_reg[0]_i_21_1[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124    29.853 r  VGA/digit_row_reg[0]_i_8/O
                         net (fo=132, routed)         0.473    30.326    VGA/digit_value_reg[3]_i_119_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    30.808 r  VGA/digit_value_reg[3]_i_37/O[0]
                         net (fo=3, routed)           0.767    31.575    VGA/DRAW/dsrc5[1]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.299    31.874 r  VGA/digit_value_reg[0]_i_21/O
                         net (fo=78, routed)          4.810    36.684    ENGINE/vgaRed_OBUF[2]_inst_i_100_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    36.808 f  ENGINE/digit_value_reg[1]_i_27/O
                         net (fo=1, routed)           0.689    37.498    ENGINE/digit_value_reg[1]_i_27_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.622 f  ENGINE/digit_value_reg[1]_i_12/O
                         net (fo=1, routed)           1.013    38.634    ENGINE/digit_value_reg[1]_i_12_n_0
    SLICE_X50Y36         LUT5 (Prop_lut5_I1_O)        0.124    38.758 r  ENGINE/digit_value_reg[1]_i_5/O
                         net (fo=1, routed)           1.612    40.370    VGA/digit_value_reg[1]_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.124    40.494 f  VGA/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.685    41.179    VGA/selected_number_reg[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    41.303 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           1.061    42.364    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124    42.488 f  VGA/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.862    43.350    VGA/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.124    43.474 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.438    46.912    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    50.442 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    50.442    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.348ns  (logic 12.672ns (25.169%)  route 37.676ns (74.831%))
  Logic Levels:           38  (CARRY4=16 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=7 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=134, routed)         3.557     4.188    VGA/v_count[6]
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.312 r  VGA/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=56, routed)          1.496     5.808    VGA/y[7]
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.932 r  VGA/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=119, routed)         3.303     9.235    VGA/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.124     9.359 r  VGA/vgaRed_OBUF[3]_inst_i_130/O
                         net (fo=69, routed)          1.701    11.060    DRAW/dsrc6[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.124    11.184 r  DRAW/digit_value_reg[0]_i_221/O
                         net (fo=8, routed)           1.360    12.544    VGA/digit_value_reg[0]_i_257_0[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.668 r  VGA/digit_value_reg[0]_i_270/O
                         net (fo=1, routed)           0.000    12.668    DRAW/digit_value_reg[0]_i_238_0[0]
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.066 r  DRAW/digit_value_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.066    DRAW/digit_value_reg[0]_i_257_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.180 r  DRAW/digit_value_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    13.180    DRAW/digit_value_reg[0]_i_240_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.294 r  DRAW/digit_value_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    13.294    DRAW/digit_value_reg[0]_i_211_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.408 r  DRAW/digit_value_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.408    DRAW/digit_value_reg[0]_i_169_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.522 r  DRAW/digit_value_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.522    DRAW/digit_value_reg[0]_i_125_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.636 r  DRAW/digit_value_reg[0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.636    DRAW/digit_value_reg[0]_i_158_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.750 r  DRAW/digit_value_reg[3]_i_651/CO[3]
                         net (fo=1, routed)           0.000    13.750    DRAW/digit_value_reg[3]_i_651_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  DRAW/digit_value_reg[3]_i_649/CO[3]
                         net (fo=1, routed)           0.000    13.864    DRAW/digit_value_reg[3]_i_649_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.021 f  DRAW/digit_value_reg[3]_i_652/CO[1]
                         net (fo=40, routed)          1.595    15.616    DRAW/CO[0]
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.357    15.973 r  DRAW/digit_row_reg[0]_i_211/O
                         net (fo=2, routed)           1.127    17.099    DRAW/digit_row_reg[0]_i_211_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.326    17.425 r  DRAW/digit_row_reg[0]_i_215/O
                         net (fo=1, routed)           0.000    17.425    DRAW/digit_row_reg[0]_i_215_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.958 r  DRAW/digit_row_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    17.958    DRAW/digit_row_reg[0]_i_165_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.281 r  DRAW/digit_row_reg[0]_i_118/O[1]
                         net (fo=3, routed)           1.309    19.590    DRAW/digit_row_reg[0]_i_118_n_6
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.334    19.924 r  DRAW/digit_row_reg[0]_i_119/O
                         net (fo=2, routed)           0.664    20.588    DRAW/digit_row_reg[0]_i_119_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.355    20.943 r  DRAW/digit_row_reg[0]_i_79/O
                         net (fo=2, routed)           0.679    21.621    DRAW/digit_row_reg[0]_i_79_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    22.350 r  DRAW/digit_row_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.350    DRAW/digit_row_reg[0]_i_44_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.572 r  DRAW/digit_row_reg[0]_i_26/O[0]
                         net (fo=7, routed)           1.858    24.430    DRAW/digit_row_reg[0]_i_55_0[0]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.299    24.729 r  DRAW/digit_row_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    24.729    DRAW/digit_row_reg[0]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    25.335 r  DRAW/digit_row_reg[0]_i_11/O[3]
                         net (fo=29, routed)          1.242    26.578    DRAW/digit_row_reg[0]_i_28_0[3]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.306    26.884 r  DRAW/digit_row_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    26.884    DRAW/digit_row_reg[0]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.260 r  DRAW/digit_row_reg[0]_i_9/CO[3]
                         net (fo=28, routed)          2.469    29.729    VGA/digit_value_reg[0]_i_21_1[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124    29.853 r  VGA/digit_row_reg[0]_i_8/O
                         net (fo=132, routed)         0.473    30.326    VGA/digit_value_reg[3]_i_119_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    30.808 r  VGA/digit_value_reg[3]_i_37/O[0]
                         net (fo=3, routed)           0.767    31.575    VGA/DRAW/dsrc5[1]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.299    31.874 r  VGA/digit_value_reg[0]_i_21/O
                         net (fo=78, routed)          4.810    36.684    ENGINE/vgaRed_OBUF[2]_inst_i_100_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    36.808 f  ENGINE/digit_value_reg[1]_i_27/O
                         net (fo=1, routed)           0.689    37.498    ENGINE/digit_value_reg[1]_i_27_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.622 f  ENGINE/digit_value_reg[1]_i_12/O
                         net (fo=1, routed)           1.013    38.634    ENGINE/digit_value_reg[1]_i_12_n_0
    SLICE_X50Y36         LUT5 (Prop_lut5_I1_O)        0.124    38.758 r  ENGINE/digit_value_reg[1]_i_5/O
                         net (fo=1, routed)           1.612    40.370    VGA/digit_value_reg[1]_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.124    40.494 f  VGA/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.685    41.179    VGA/selected_number_reg[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    41.303 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           1.288    42.591    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124    42.715 r  VGA/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.796    43.511    VGA/vgaRed_OBUF[2]_inst_i_5_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I3_O)        0.124    43.635 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.184    46.819    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    50.348 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    50.348    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.090ns  (logic 12.648ns (25.252%)  route 37.441ns (74.748%))
  Logic Levels:           38  (CARRY4=16 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=7 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=134, routed)         3.557     4.188    VGA/v_count[6]
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.312 r  VGA/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=56, routed)          1.496     5.808    VGA/y[7]
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.932 r  VGA/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=119, routed)         3.303     9.235    VGA/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.124     9.359 r  VGA/vgaRed_OBUF[3]_inst_i_130/O
                         net (fo=69, routed)          1.701    11.060    DRAW/dsrc6[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.124    11.184 r  DRAW/digit_value_reg[0]_i_221/O
                         net (fo=8, routed)           1.360    12.544    VGA/digit_value_reg[0]_i_257_0[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.668 r  VGA/digit_value_reg[0]_i_270/O
                         net (fo=1, routed)           0.000    12.668    DRAW/digit_value_reg[0]_i_238_0[0]
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.066 r  DRAW/digit_value_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.066    DRAW/digit_value_reg[0]_i_257_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.180 r  DRAW/digit_value_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    13.180    DRAW/digit_value_reg[0]_i_240_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.294 r  DRAW/digit_value_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    13.294    DRAW/digit_value_reg[0]_i_211_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.408 r  DRAW/digit_value_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.408    DRAW/digit_value_reg[0]_i_169_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.522 r  DRAW/digit_value_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.522    DRAW/digit_value_reg[0]_i_125_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.636 r  DRAW/digit_value_reg[0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.636    DRAW/digit_value_reg[0]_i_158_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.750 r  DRAW/digit_value_reg[3]_i_651/CO[3]
                         net (fo=1, routed)           0.000    13.750    DRAW/digit_value_reg[3]_i_651_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  DRAW/digit_value_reg[3]_i_649/CO[3]
                         net (fo=1, routed)           0.000    13.864    DRAW/digit_value_reg[3]_i_649_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.021 f  DRAW/digit_value_reg[3]_i_652/CO[1]
                         net (fo=40, routed)          1.595    15.616    DRAW/CO[0]
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.357    15.973 r  DRAW/digit_row_reg[0]_i_211/O
                         net (fo=2, routed)           1.127    17.099    DRAW/digit_row_reg[0]_i_211_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.326    17.425 r  DRAW/digit_row_reg[0]_i_215/O
                         net (fo=1, routed)           0.000    17.425    DRAW/digit_row_reg[0]_i_215_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.958 r  DRAW/digit_row_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    17.958    DRAW/digit_row_reg[0]_i_165_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.281 r  DRAW/digit_row_reg[0]_i_118/O[1]
                         net (fo=3, routed)           1.309    19.590    DRAW/digit_row_reg[0]_i_118_n_6
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.334    19.924 r  DRAW/digit_row_reg[0]_i_119/O
                         net (fo=2, routed)           0.664    20.588    DRAW/digit_row_reg[0]_i_119_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.355    20.943 r  DRAW/digit_row_reg[0]_i_79/O
                         net (fo=2, routed)           0.679    21.621    DRAW/digit_row_reg[0]_i_79_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    22.350 r  DRAW/digit_row_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.350    DRAW/digit_row_reg[0]_i_44_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.572 r  DRAW/digit_row_reg[0]_i_26/O[0]
                         net (fo=7, routed)           1.858    24.430    DRAW/digit_row_reg[0]_i_55_0[0]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.299    24.729 r  DRAW/digit_row_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    24.729    DRAW/digit_row_reg[0]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    25.335 r  DRAW/digit_row_reg[0]_i_11/O[3]
                         net (fo=29, routed)          1.242    26.578    DRAW/digit_row_reg[0]_i_28_0[3]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.306    26.884 r  DRAW/digit_row_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    26.884    DRAW/digit_row_reg[0]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.260 r  DRAW/digit_row_reg[0]_i_9/CO[3]
                         net (fo=28, routed)          2.469    29.729    VGA/digit_value_reg[0]_i_21_1[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124    29.853 r  VGA/digit_row_reg[0]_i_8/O
                         net (fo=132, routed)         0.473    30.326    VGA/digit_value_reg[3]_i_119_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    30.808 r  VGA/digit_value_reg[3]_i_37/O[0]
                         net (fo=3, routed)           0.767    31.575    VGA/DRAW/dsrc5[1]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.299    31.874 r  VGA/digit_value_reg[0]_i_21/O
                         net (fo=78, routed)          4.810    36.684    ENGINE/vgaRed_OBUF[2]_inst_i_100_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    36.808 f  ENGINE/digit_value_reg[1]_i_27/O
                         net (fo=1, routed)           0.689    37.498    ENGINE/digit_value_reg[1]_i_27_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.622 f  ENGINE/digit_value_reg[1]_i_12/O
                         net (fo=1, routed)           1.013    38.634    ENGINE/digit_value_reg[1]_i_12_n_0
    SLICE_X50Y36         LUT5 (Prop_lut5_I1_O)        0.124    38.758 r  ENGINE/digit_value_reg[1]_i_5/O
                         net (fo=1, routed)           1.612    40.370    VGA/digit_value_reg[1]_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.124    40.494 f  VGA/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.685    41.179    VGA/selected_number_reg[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    41.303 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           1.061    42.364    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124    42.488 f  VGA/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.753    43.241    VGA/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.124    43.365 r  VGA/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.219    46.584    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    50.090 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    50.090    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.970ns  (logic 12.664ns (25.343%)  route 37.306ns (74.657%))
  Logic Levels:           38  (CARRY4=16 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=7 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=134, routed)         3.557     4.188    VGA/v_count[6]
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.312 r  VGA/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=56, routed)          1.496     5.808    VGA/y[7]
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.932 r  VGA/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=119, routed)         3.303     9.235    VGA/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.124     9.359 r  VGA/vgaRed_OBUF[3]_inst_i_130/O
                         net (fo=69, routed)          1.701    11.060    DRAW/dsrc6[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.124    11.184 r  DRAW/digit_value_reg[0]_i_221/O
                         net (fo=8, routed)           1.360    12.544    VGA/digit_value_reg[0]_i_257_0[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.668 r  VGA/digit_value_reg[0]_i_270/O
                         net (fo=1, routed)           0.000    12.668    DRAW/digit_value_reg[0]_i_238_0[0]
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.066 r  DRAW/digit_value_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.066    DRAW/digit_value_reg[0]_i_257_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.180 r  DRAW/digit_value_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    13.180    DRAW/digit_value_reg[0]_i_240_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.294 r  DRAW/digit_value_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    13.294    DRAW/digit_value_reg[0]_i_211_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.408 r  DRAW/digit_value_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.408    DRAW/digit_value_reg[0]_i_169_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.522 r  DRAW/digit_value_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.522    DRAW/digit_value_reg[0]_i_125_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.636 r  DRAW/digit_value_reg[0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.636    DRAW/digit_value_reg[0]_i_158_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.750 r  DRAW/digit_value_reg[3]_i_651/CO[3]
                         net (fo=1, routed)           0.000    13.750    DRAW/digit_value_reg[3]_i_651_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  DRAW/digit_value_reg[3]_i_649/CO[3]
                         net (fo=1, routed)           0.000    13.864    DRAW/digit_value_reg[3]_i_649_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.021 f  DRAW/digit_value_reg[3]_i_652/CO[1]
                         net (fo=40, routed)          1.595    15.616    DRAW/CO[0]
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.357    15.973 r  DRAW/digit_row_reg[0]_i_211/O
                         net (fo=2, routed)           1.127    17.099    DRAW/digit_row_reg[0]_i_211_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.326    17.425 r  DRAW/digit_row_reg[0]_i_215/O
                         net (fo=1, routed)           0.000    17.425    DRAW/digit_row_reg[0]_i_215_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.958 r  DRAW/digit_row_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    17.958    DRAW/digit_row_reg[0]_i_165_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.281 r  DRAW/digit_row_reg[0]_i_118/O[1]
                         net (fo=3, routed)           1.309    19.590    DRAW/digit_row_reg[0]_i_118_n_6
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.334    19.924 r  DRAW/digit_row_reg[0]_i_119/O
                         net (fo=2, routed)           0.664    20.588    DRAW/digit_row_reg[0]_i_119_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.355    20.943 r  DRAW/digit_row_reg[0]_i_79/O
                         net (fo=2, routed)           0.679    21.621    DRAW/digit_row_reg[0]_i_79_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    22.350 r  DRAW/digit_row_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.350    DRAW/digit_row_reg[0]_i_44_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.572 r  DRAW/digit_row_reg[0]_i_26/O[0]
                         net (fo=7, routed)           1.858    24.430    DRAW/digit_row_reg[0]_i_55_0[0]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.299    24.729 r  DRAW/digit_row_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    24.729    DRAW/digit_row_reg[0]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    25.335 r  DRAW/digit_row_reg[0]_i_11/O[3]
                         net (fo=29, routed)          1.242    26.578    DRAW/digit_row_reg[0]_i_28_0[3]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.306    26.884 r  DRAW/digit_row_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    26.884    DRAW/digit_row_reg[0]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.260 r  DRAW/digit_row_reg[0]_i_9/CO[3]
                         net (fo=28, routed)          2.469    29.729    VGA/digit_value_reg[0]_i_21_1[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124    29.853 r  VGA/digit_row_reg[0]_i_8/O
                         net (fo=132, routed)         0.473    30.326    VGA/digit_value_reg[3]_i_119_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    30.808 r  VGA/digit_value_reg[3]_i_37/O[0]
                         net (fo=3, routed)           0.767    31.575    VGA/DRAW/dsrc5[1]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.299    31.874 r  VGA/digit_value_reg[0]_i_21/O
                         net (fo=78, routed)          4.810    36.684    ENGINE/vgaRed_OBUF[2]_inst_i_100_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    36.808 f  ENGINE/digit_value_reg[1]_i_27/O
                         net (fo=1, routed)           0.689    37.498    ENGINE/digit_value_reg[1]_i_27_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.622 f  ENGINE/digit_value_reg[1]_i_12/O
                         net (fo=1, routed)           1.013    38.634    ENGINE/digit_value_reg[1]_i_12_n_0
    SLICE_X50Y36         LUT5 (Prop_lut5_I1_O)        0.124    38.758 r  ENGINE/digit_value_reg[1]_i_5/O
                         net (fo=1, routed)           1.612    40.370    VGA/digit_value_reg[1]_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.124    40.494 f  VGA/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.685    41.179    VGA/selected_number_reg[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    41.303 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           0.906    42.209    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    42.333 r  VGA/vgaGreen_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.991    43.324    VGA/vgaGreen_OBUF[0]_inst_i_3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I3_O)        0.124    43.448 r  VGA/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.001    46.449    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    49.970 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.970    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.762ns  (logic 12.646ns (25.414%)  route 37.116ns (74.586%))
  Logic Levels:           38  (CARRY4=16 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=7 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=134, routed)         3.557     4.188    VGA/v_count[6]
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.312 r  VGA/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=56, routed)          1.496     5.808    VGA/y[7]
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.932 r  VGA/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=119, routed)         3.303     9.235    VGA/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.124     9.359 r  VGA/vgaRed_OBUF[3]_inst_i_130/O
                         net (fo=69, routed)          1.701    11.060    DRAW/dsrc6[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.124    11.184 r  DRAW/digit_value_reg[0]_i_221/O
                         net (fo=8, routed)           1.360    12.544    VGA/digit_value_reg[0]_i_257_0[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.668 r  VGA/digit_value_reg[0]_i_270/O
                         net (fo=1, routed)           0.000    12.668    DRAW/digit_value_reg[0]_i_238_0[0]
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.066 r  DRAW/digit_value_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.066    DRAW/digit_value_reg[0]_i_257_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.180 r  DRAW/digit_value_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    13.180    DRAW/digit_value_reg[0]_i_240_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.294 r  DRAW/digit_value_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    13.294    DRAW/digit_value_reg[0]_i_211_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.408 r  DRAW/digit_value_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.408    DRAW/digit_value_reg[0]_i_169_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.522 r  DRAW/digit_value_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.522    DRAW/digit_value_reg[0]_i_125_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.636 r  DRAW/digit_value_reg[0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.636    DRAW/digit_value_reg[0]_i_158_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.750 r  DRAW/digit_value_reg[3]_i_651/CO[3]
                         net (fo=1, routed)           0.000    13.750    DRAW/digit_value_reg[3]_i_651_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  DRAW/digit_value_reg[3]_i_649/CO[3]
                         net (fo=1, routed)           0.000    13.864    DRAW/digit_value_reg[3]_i_649_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.021 f  DRAW/digit_value_reg[3]_i_652/CO[1]
                         net (fo=40, routed)          1.595    15.616    DRAW/CO[0]
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.357    15.973 r  DRAW/digit_row_reg[0]_i_211/O
                         net (fo=2, routed)           1.127    17.099    DRAW/digit_row_reg[0]_i_211_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.326    17.425 r  DRAW/digit_row_reg[0]_i_215/O
                         net (fo=1, routed)           0.000    17.425    DRAW/digit_row_reg[0]_i_215_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.958 r  DRAW/digit_row_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    17.958    DRAW/digit_row_reg[0]_i_165_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.281 r  DRAW/digit_row_reg[0]_i_118/O[1]
                         net (fo=3, routed)           1.309    19.590    DRAW/digit_row_reg[0]_i_118_n_6
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.334    19.924 r  DRAW/digit_row_reg[0]_i_119/O
                         net (fo=2, routed)           0.664    20.588    DRAW/digit_row_reg[0]_i_119_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.355    20.943 r  DRAW/digit_row_reg[0]_i_79/O
                         net (fo=2, routed)           0.679    21.621    DRAW/digit_row_reg[0]_i_79_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    22.350 r  DRAW/digit_row_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.350    DRAW/digit_row_reg[0]_i_44_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.572 r  DRAW/digit_row_reg[0]_i_26/O[0]
                         net (fo=7, routed)           1.858    24.430    DRAW/digit_row_reg[0]_i_55_0[0]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.299    24.729 r  DRAW/digit_row_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    24.729    DRAW/digit_row_reg[0]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    25.335 r  DRAW/digit_row_reg[0]_i_11/O[3]
                         net (fo=29, routed)          1.242    26.578    DRAW/digit_row_reg[0]_i_28_0[3]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.306    26.884 r  DRAW/digit_row_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    26.884    DRAW/digit_row_reg[0]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.260 r  DRAW/digit_row_reg[0]_i_9/CO[3]
                         net (fo=28, routed)          2.469    29.729    VGA/digit_value_reg[0]_i_21_1[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124    29.853 r  VGA/digit_row_reg[0]_i_8/O
                         net (fo=132, routed)         0.473    30.326    VGA/digit_value_reg[3]_i_119_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    30.808 r  VGA/digit_value_reg[3]_i_37/O[0]
                         net (fo=3, routed)           0.767    31.575    VGA/DRAW/dsrc5[1]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.299    31.874 r  VGA/digit_value_reg[0]_i_21/O
                         net (fo=78, routed)          4.810    36.684    ENGINE/vgaRed_OBUF[2]_inst_i_100_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    36.808 f  ENGINE/digit_value_reg[1]_i_27/O
                         net (fo=1, routed)           0.689    37.498    ENGINE/digit_value_reg[1]_i_27_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.622 f  ENGINE/digit_value_reg[1]_i_12/O
                         net (fo=1, routed)           1.013    38.634    ENGINE/digit_value_reg[1]_i_12_n_0
    SLICE_X50Y36         LUT5 (Prop_lut5_I1_O)        0.124    38.758 r  ENGINE/digit_value_reg[1]_i_5/O
                         net (fo=1, routed)           1.612    40.370    VGA/digit_value_reg[1]_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.124    40.494 f  VGA/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.685    41.179    VGA/selected_number_reg[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    41.303 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           1.113    42.416    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124    42.540 r  VGA/vgaBlue_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.592    43.132    VGA/vgaBlue_OBUF[1]_inst_i_3_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I3_O)        0.124    43.256 r  VGA/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.003    46.259    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    49.762 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.762    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.638ns  (logic 12.662ns (25.508%)  route 36.976ns (74.492%))
  Logic Levels:           38  (CARRY4=16 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=7 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=134, routed)         3.557     4.188    VGA/v_count[6]
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.312 r  VGA/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=56, routed)          1.496     5.808    VGA/y[7]
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.932 r  VGA/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=119, routed)         3.303     9.235    VGA/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.124     9.359 r  VGA/vgaRed_OBUF[3]_inst_i_130/O
                         net (fo=69, routed)          1.701    11.060    DRAW/dsrc6[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.124    11.184 r  DRAW/digit_value_reg[0]_i_221/O
                         net (fo=8, routed)           1.360    12.544    VGA/digit_value_reg[0]_i_257_0[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.668 r  VGA/digit_value_reg[0]_i_270/O
                         net (fo=1, routed)           0.000    12.668    DRAW/digit_value_reg[0]_i_238_0[0]
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.066 r  DRAW/digit_value_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.066    DRAW/digit_value_reg[0]_i_257_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.180 r  DRAW/digit_value_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    13.180    DRAW/digit_value_reg[0]_i_240_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.294 r  DRAW/digit_value_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    13.294    DRAW/digit_value_reg[0]_i_211_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.408 r  DRAW/digit_value_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.408    DRAW/digit_value_reg[0]_i_169_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.522 r  DRAW/digit_value_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.522    DRAW/digit_value_reg[0]_i_125_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.636 r  DRAW/digit_value_reg[0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.636    DRAW/digit_value_reg[0]_i_158_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.750 r  DRAW/digit_value_reg[3]_i_651/CO[3]
                         net (fo=1, routed)           0.000    13.750    DRAW/digit_value_reg[3]_i_651_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  DRAW/digit_value_reg[3]_i_649/CO[3]
                         net (fo=1, routed)           0.000    13.864    DRAW/digit_value_reg[3]_i_649_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.021 f  DRAW/digit_value_reg[3]_i_652/CO[1]
                         net (fo=40, routed)          1.595    15.616    DRAW/CO[0]
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.357    15.973 r  DRAW/digit_row_reg[0]_i_211/O
                         net (fo=2, routed)           1.127    17.099    DRAW/digit_row_reg[0]_i_211_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.326    17.425 r  DRAW/digit_row_reg[0]_i_215/O
                         net (fo=1, routed)           0.000    17.425    DRAW/digit_row_reg[0]_i_215_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.958 r  DRAW/digit_row_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    17.958    DRAW/digit_row_reg[0]_i_165_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.281 r  DRAW/digit_row_reg[0]_i_118/O[1]
                         net (fo=3, routed)           1.309    19.590    DRAW/digit_row_reg[0]_i_118_n_6
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.334    19.924 r  DRAW/digit_row_reg[0]_i_119/O
                         net (fo=2, routed)           0.664    20.588    DRAW/digit_row_reg[0]_i_119_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.355    20.943 r  DRAW/digit_row_reg[0]_i_79/O
                         net (fo=2, routed)           0.679    21.621    DRAW/digit_row_reg[0]_i_79_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    22.350 r  DRAW/digit_row_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.350    DRAW/digit_row_reg[0]_i_44_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.572 r  DRAW/digit_row_reg[0]_i_26/O[0]
                         net (fo=7, routed)           1.858    24.430    DRAW/digit_row_reg[0]_i_55_0[0]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.299    24.729 r  DRAW/digit_row_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    24.729    DRAW/digit_row_reg[0]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    25.335 r  DRAW/digit_row_reg[0]_i_11/O[3]
                         net (fo=29, routed)          1.242    26.578    DRAW/digit_row_reg[0]_i_28_0[3]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.306    26.884 r  DRAW/digit_row_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    26.884    DRAW/digit_row_reg[0]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.260 r  DRAW/digit_row_reg[0]_i_9/CO[3]
                         net (fo=28, routed)          2.469    29.729    VGA/digit_value_reg[0]_i_21_1[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124    29.853 r  VGA/digit_row_reg[0]_i_8/O
                         net (fo=132, routed)         0.473    30.326    VGA/digit_value_reg[3]_i_119_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    30.808 r  VGA/digit_value_reg[3]_i_37/O[0]
                         net (fo=3, routed)           0.767    31.575    VGA/DRAW/dsrc5[1]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.299    31.874 r  VGA/digit_value_reg[0]_i_21/O
                         net (fo=78, routed)          4.810    36.684    ENGINE/vgaRed_OBUF[2]_inst_i_100_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    36.808 f  ENGINE/digit_value_reg[1]_i_27/O
                         net (fo=1, routed)           0.689    37.498    ENGINE/digit_value_reg[1]_i_27_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.622 f  ENGINE/digit_value_reg[1]_i_12/O
                         net (fo=1, routed)           1.013    38.634    ENGINE/digit_value_reg[1]_i_12_n_0
    SLICE_X50Y36         LUT5 (Prop_lut5_I1_O)        0.124    38.758 r  ENGINE/digit_value_reg[1]_i_5/O
                         net (fo=1, routed)           1.612    40.370    VGA/digit_value_reg[1]_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.124    40.494 f  VGA/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.685    41.179    VGA/selected_number_reg[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    41.303 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           0.985    42.288    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I3_O)        0.124    42.412 r  VGA/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.632    43.044    VGA/vgaBlue_OBUF[2]_inst_i_3_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I2_O)        0.124    43.168 r  VGA/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.951    46.119    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    49.638 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.638    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.588ns  (logic 12.662ns (25.535%)  route 36.926ns (74.465%))
  Logic Levels:           38  (CARRY4=16 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=7 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=134, routed)         3.557     4.188    VGA/v_count[6]
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.312 r  VGA/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=56, routed)          1.496     5.808    VGA/y[7]
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.932 r  VGA/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=119, routed)         3.303     9.235    VGA/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.124     9.359 r  VGA/vgaRed_OBUF[3]_inst_i_130/O
                         net (fo=69, routed)          1.701    11.060    DRAW/dsrc6[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.124    11.184 r  DRAW/digit_value_reg[0]_i_221/O
                         net (fo=8, routed)           1.360    12.544    VGA/digit_value_reg[0]_i_257_0[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.668 r  VGA/digit_value_reg[0]_i_270/O
                         net (fo=1, routed)           0.000    12.668    DRAW/digit_value_reg[0]_i_238_0[0]
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.066 r  DRAW/digit_value_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.066    DRAW/digit_value_reg[0]_i_257_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.180 r  DRAW/digit_value_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    13.180    DRAW/digit_value_reg[0]_i_240_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.294 r  DRAW/digit_value_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    13.294    DRAW/digit_value_reg[0]_i_211_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.408 r  DRAW/digit_value_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.408    DRAW/digit_value_reg[0]_i_169_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.522 r  DRAW/digit_value_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.522    DRAW/digit_value_reg[0]_i_125_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.636 r  DRAW/digit_value_reg[0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.636    DRAW/digit_value_reg[0]_i_158_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.750 r  DRAW/digit_value_reg[3]_i_651/CO[3]
                         net (fo=1, routed)           0.000    13.750    DRAW/digit_value_reg[3]_i_651_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  DRAW/digit_value_reg[3]_i_649/CO[3]
                         net (fo=1, routed)           0.000    13.864    DRAW/digit_value_reg[3]_i_649_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.021 f  DRAW/digit_value_reg[3]_i_652/CO[1]
                         net (fo=40, routed)          1.595    15.616    DRAW/CO[0]
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.357    15.973 r  DRAW/digit_row_reg[0]_i_211/O
                         net (fo=2, routed)           1.127    17.099    DRAW/digit_row_reg[0]_i_211_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.326    17.425 r  DRAW/digit_row_reg[0]_i_215/O
                         net (fo=1, routed)           0.000    17.425    DRAW/digit_row_reg[0]_i_215_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.958 r  DRAW/digit_row_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    17.958    DRAW/digit_row_reg[0]_i_165_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.281 r  DRAW/digit_row_reg[0]_i_118/O[1]
                         net (fo=3, routed)           1.309    19.590    DRAW/digit_row_reg[0]_i_118_n_6
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.334    19.924 r  DRAW/digit_row_reg[0]_i_119/O
                         net (fo=2, routed)           0.664    20.588    DRAW/digit_row_reg[0]_i_119_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.355    20.943 r  DRAW/digit_row_reg[0]_i_79/O
                         net (fo=2, routed)           0.679    21.621    DRAW/digit_row_reg[0]_i_79_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    22.350 r  DRAW/digit_row_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.350    DRAW/digit_row_reg[0]_i_44_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.572 r  DRAW/digit_row_reg[0]_i_26/O[0]
                         net (fo=7, routed)           1.858    24.430    DRAW/digit_row_reg[0]_i_55_0[0]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.299    24.729 r  DRAW/digit_row_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    24.729    DRAW/digit_row_reg[0]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    25.335 r  DRAW/digit_row_reg[0]_i_11/O[3]
                         net (fo=29, routed)          1.242    26.578    DRAW/digit_row_reg[0]_i_28_0[3]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.306    26.884 r  DRAW/digit_row_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    26.884    DRAW/digit_row_reg[0]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.260 r  DRAW/digit_row_reg[0]_i_9/CO[3]
                         net (fo=28, routed)          2.469    29.729    VGA/digit_value_reg[0]_i_21_1[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124    29.853 r  VGA/digit_row_reg[0]_i_8/O
                         net (fo=132, routed)         0.473    30.326    VGA/digit_value_reg[3]_i_119_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    30.808 r  VGA/digit_value_reg[3]_i_37/O[0]
                         net (fo=3, routed)           0.767    31.575    VGA/DRAW/dsrc5[1]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.299    31.874 r  VGA/digit_value_reg[0]_i_21/O
                         net (fo=78, routed)          4.810    36.684    ENGINE/vgaRed_OBUF[2]_inst_i_100_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    36.808 f  ENGINE/digit_value_reg[1]_i_27/O
                         net (fo=1, routed)           0.689    37.498    ENGINE/digit_value_reg[1]_i_27_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.622 f  ENGINE/digit_value_reg[1]_i_12/O
                         net (fo=1, routed)           1.013    38.634    ENGINE/digit_value_reg[1]_i_12_n_0
    SLICE_X50Y36         LUT5 (Prop_lut5_I1_O)        0.124    38.758 r  ENGINE/digit_value_reg[1]_i_5/O
                         net (fo=1, routed)           1.612    40.370    VGA/digit_value_reg[1]_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.124    40.494 f  VGA/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.685    41.179    VGA/selected_number_reg[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    41.303 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           0.831    42.133    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    42.257 r  VGA/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.459    42.716    VGA/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.124    42.840 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.229    46.069    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    49.588 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.588    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.478ns  (logic 12.638ns (25.543%)  route 36.840ns (74.457%))
  Logic Levels:           38  (CARRY4=16 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=7 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=134, routed)         3.557     4.188    VGA/v_count[6]
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.312 r  VGA/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=56, routed)          1.496     5.808    VGA/y[7]
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.932 r  VGA/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=119, routed)         3.303     9.235    VGA/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.124     9.359 r  VGA/vgaRed_OBUF[3]_inst_i_130/O
                         net (fo=69, routed)          1.701    11.060    DRAW/dsrc6[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.124    11.184 r  DRAW/digit_value_reg[0]_i_221/O
                         net (fo=8, routed)           1.360    12.544    VGA/digit_value_reg[0]_i_257_0[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.668 r  VGA/digit_value_reg[0]_i_270/O
                         net (fo=1, routed)           0.000    12.668    DRAW/digit_value_reg[0]_i_238_0[0]
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.066 r  DRAW/digit_value_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.066    DRAW/digit_value_reg[0]_i_257_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.180 r  DRAW/digit_value_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    13.180    DRAW/digit_value_reg[0]_i_240_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.294 r  DRAW/digit_value_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    13.294    DRAW/digit_value_reg[0]_i_211_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.408 r  DRAW/digit_value_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.408    DRAW/digit_value_reg[0]_i_169_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.522 r  DRAW/digit_value_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.522    DRAW/digit_value_reg[0]_i_125_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.636 r  DRAW/digit_value_reg[0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.636    DRAW/digit_value_reg[0]_i_158_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.750 r  DRAW/digit_value_reg[3]_i_651/CO[3]
                         net (fo=1, routed)           0.000    13.750    DRAW/digit_value_reg[3]_i_651_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  DRAW/digit_value_reg[3]_i_649/CO[3]
                         net (fo=1, routed)           0.000    13.864    DRAW/digit_value_reg[3]_i_649_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.021 f  DRAW/digit_value_reg[3]_i_652/CO[1]
                         net (fo=40, routed)          1.595    15.616    DRAW/CO[0]
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.357    15.973 r  DRAW/digit_row_reg[0]_i_211/O
                         net (fo=2, routed)           1.127    17.099    DRAW/digit_row_reg[0]_i_211_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.326    17.425 r  DRAW/digit_row_reg[0]_i_215/O
                         net (fo=1, routed)           0.000    17.425    DRAW/digit_row_reg[0]_i_215_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.958 r  DRAW/digit_row_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    17.958    DRAW/digit_row_reg[0]_i_165_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.281 r  DRAW/digit_row_reg[0]_i_118/O[1]
                         net (fo=3, routed)           1.309    19.590    DRAW/digit_row_reg[0]_i_118_n_6
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.334    19.924 r  DRAW/digit_row_reg[0]_i_119/O
                         net (fo=2, routed)           0.664    20.588    DRAW/digit_row_reg[0]_i_119_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.355    20.943 r  DRAW/digit_row_reg[0]_i_79/O
                         net (fo=2, routed)           0.679    21.621    DRAW/digit_row_reg[0]_i_79_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    22.350 r  DRAW/digit_row_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.350    DRAW/digit_row_reg[0]_i_44_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.572 r  DRAW/digit_row_reg[0]_i_26/O[0]
                         net (fo=7, routed)           1.858    24.430    DRAW/digit_row_reg[0]_i_55_0[0]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.299    24.729 r  DRAW/digit_row_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    24.729    DRAW/digit_row_reg[0]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    25.335 r  DRAW/digit_row_reg[0]_i_11/O[3]
                         net (fo=29, routed)          1.242    26.578    DRAW/digit_row_reg[0]_i_28_0[3]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.306    26.884 r  DRAW/digit_row_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    26.884    DRAW/digit_row_reg[0]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.260 r  DRAW/digit_row_reg[0]_i_9/CO[3]
                         net (fo=28, routed)          2.469    29.729    VGA/digit_value_reg[0]_i_21_1[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124    29.853 r  VGA/digit_row_reg[0]_i_8/O
                         net (fo=132, routed)         0.473    30.326    VGA/digit_value_reg[3]_i_119_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    30.808 r  VGA/digit_value_reg[3]_i_37/O[0]
                         net (fo=3, routed)           0.767    31.575    VGA/DRAW/dsrc5[1]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.299    31.874 r  VGA/digit_value_reg[0]_i_21/O
                         net (fo=78, routed)          4.810    36.684    ENGINE/vgaRed_OBUF[2]_inst_i_100_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    36.808 f  ENGINE/digit_value_reg[1]_i_27/O
                         net (fo=1, routed)           0.689    37.498    ENGINE/digit_value_reg[1]_i_27_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.622 f  ENGINE/digit_value_reg[1]_i_12/O
                         net (fo=1, routed)           1.013    38.634    ENGINE/digit_value_reg[1]_i_12_n_0
    SLICE_X50Y36         LUT5 (Prop_lut5_I1_O)        0.124    38.758 r  ENGINE/digit_value_reg[1]_i_5/O
                         net (fo=1, routed)           1.612    40.370    VGA/digit_value_reg[1]_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.124    40.494 f  VGA/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.685    41.179    VGA/selected_number_reg[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    41.303 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           0.549    41.851    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    41.975 r  VGA/vgaBlue_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.937    42.913    VGA/vgaBlue_OBUF[0]_inst_i_3_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I2_O)        0.124    43.037 r  VGA/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.946    45.983    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    49.478 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.478    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.374ns  (logic 12.667ns (25.655%)  route 36.707ns (74.345%))
  Logic Levels:           38  (CARRY4=16 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=7 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=134, routed)         3.557     4.188    VGA/v_count[6]
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.312 r  VGA/vgaRed_OBUF[3]_inst_i_17/O
                         net (fo=56, routed)          1.496     5.808    VGA/y[7]
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.932 r  VGA/vgaRed_OBUF[3]_inst_i_13/O
                         net (fo=119, routed)         3.303     9.235    VGA/vgaRed_OBUF[3]_inst_i_13_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.124     9.359 r  VGA/vgaRed_OBUF[3]_inst_i_130/O
                         net (fo=69, routed)          1.701    11.060    DRAW/dsrc6[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.124    11.184 r  DRAW/digit_value_reg[0]_i_221/O
                         net (fo=8, routed)           1.360    12.544    VGA/digit_value_reg[0]_i_257_0[0]
    SLICE_X51Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.668 r  VGA/digit_value_reg[0]_i_270/O
                         net (fo=1, routed)           0.000    12.668    DRAW/digit_value_reg[0]_i_238_0[0]
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.066 r  DRAW/digit_value_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    13.066    DRAW/digit_value_reg[0]_i_257_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.180 r  DRAW/digit_value_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    13.180    DRAW/digit_value_reg[0]_i_240_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.294 r  DRAW/digit_value_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.000    13.294    DRAW/digit_value_reg[0]_i_211_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.408 r  DRAW/digit_value_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.408    DRAW/digit_value_reg[0]_i_169_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.522 r  DRAW/digit_value_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    13.522    DRAW/digit_value_reg[0]_i_125_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.636 r  DRAW/digit_value_reg[0]_i_158/CO[3]
                         net (fo=1, routed)           0.000    13.636    DRAW/digit_value_reg[0]_i_158_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.750 r  DRAW/digit_value_reg[3]_i_651/CO[3]
                         net (fo=1, routed)           0.000    13.750    DRAW/digit_value_reg[3]_i_651_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  DRAW/digit_value_reg[3]_i_649/CO[3]
                         net (fo=1, routed)           0.000    13.864    DRAW/digit_value_reg[3]_i_649_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.021 f  DRAW/digit_value_reg[3]_i_652/CO[1]
                         net (fo=40, routed)          1.595    15.616    DRAW/CO[0]
    SLICE_X53Y20         LUT4 (Prop_lut4_I0_O)        0.357    15.973 r  DRAW/digit_row_reg[0]_i_211/O
                         net (fo=2, routed)           1.127    17.099    DRAW/digit_row_reg[0]_i_211_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I4_O)        0.326    17.425 r  DRAW/digit_row_reg[0]_i_215/O
                         net (fo=1, routed)           0.000    17.425    DRAW/digit_row_reg[0]_i_215_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.958 r  DRAW/digit_row_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    17.958    DRAW/digit_row_reg[0]_i_165_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.281 r  DRAW/digit_row_reg[0]_i_118/O[1]
                         net (fo=3, routed)           1.309    19.590    DRAW/digit_row_reg[0]_i_118_n_6
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.334    19.924 r  DRAW/digit_row_reg[0]_i_119/O
                         net (fo=2, routed)           0.664    20.588    DRAW/digit_row_reg[0]_i_119_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.355    20.943 r  DRAW/digit_row_reg[0]_i_79/O
                         net (fo=2, routed)           0.679    21.621    DRAW/digit_row_reg[0]_i_79_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    22.350 r  DRAW/digit_row_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.350    DRAW/digit_row_reg[0]_i_44_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.572 r  DRAW/digit_row_reg[0]_i_26/O[0]
                         net (fo=7, routed)           1.858    24.430    DRAW/digit_row_reg[0]_i_55_0[0]
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.299    24.729 r  DRAW/digit_row_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    24.729    DRAW/digit_row_reg[0]_i_28_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    25.335 r  DRAW/digit_row_reg[0]_i_11/O[3]
                         net (fo=29, routed)          1.242    26.578    DRAW/digit_row_reg[0]_i_28_0[3]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.306    26.884 r  DRAW/digit_row_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    26.884    DRAW/digit_row_reg[0]_i_17_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.260 r  DRAW/digit_row_reg[0]_i_9/CO[3]
                         net (fo=28, routed)          2.469    29.729    VGA/digit_value_reg[0]_i_21_1[0]
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124    29.853 r  VGA/digit_row_reg[0]_i_8/O
                         net (fo=132, routed)         0.473    30.326    VGA/digit_value_reg[3]_i_119_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    30.808 r  VGA/digit_value_reg[3]_i_37/O[0]
                         net (fo=3, routed)           0.767    31.575    VGA/DRAW/dsrc5[1]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.299    31.874 r  VGA/digit_value_reg[0]_i_21/O
                         net (fo=78, routed)          4.810    36.684    ENGINE/vgaRed_OBUF[2]_inst_i_100_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    36.808 f  ENGINE/digit_value_reg[1]_i_27/O
                         net (fo=1, routed)           0.689    37.498    ENGINE/digit_value_reg[1]_i_27_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.124    37.622 f  ENGINE/digit_value_reg[1]_i_12/O
                         net (fo=1, routed)           1.013    38.634    ENGINE/digit_value_reg[1]_i_12_n_0
    SLICE_X50Y36         LUT5 (Prop_lut5_I1_O)        0.124    38.758 r  ENGINE/digit_value_reg[1]_i_5/O
                         net (fo=1, routed)           1.612    40.370    VGA/digit_value_reg[1]_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.124    40.494 f  VGA/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.685    41.179    VGA/selected_number_reg[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    41.303 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           0.779    42.082    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124    42.206 f  VGA/vgaRed_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.295    42.501    VGA/vgaRed_OBUF[0]_inst_i_3_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I3_O)        0.124    42.625 r  VGA/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.225    45.850    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    49.374 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.374    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.240ns (59.724%)  route 0.162ns (40.276%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[6]/Q
                         net (fo=134, routed)         0.162     0.357    VGA/v_count[6]
    SLICE_X56Y2          LUT4 (Prop_lut4_I1_O)        0.045     0.402 r  VGA/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.402    VGA/v_count[7]_i_1_n_0
    SLICE_X56Y2          FDRE                                         r  VGA/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.240ns (54.212%)  route 0.203ns (45.788%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE                         0.000     0.000 r  VGA/h_count_reg[5]/C
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[5]/Q
                         net (fo=110, routed)         0.203     0.398    VGA/h_count[5]
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.045     0.443 r  VGA/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.443    VGA/h_count[5]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  VGA/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.263ns (57.001%)  route 0.198ns (42.999%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[5]/C
    SLICE_X56Y0          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/v_count_reg[5]/Q
                         net (fo=130, routed)         0.143     0.361    VGA/v_count[5]
    SLICE_X57Y0          LUT6 (Prop_lut6_I5_O)        0.045     0.406 r  VGA/v_count[5]_i_1/O
                         net (fo=1, routed)           0.055     0.461    VGA/v_count[5]_i_1_n_0
    SLICE_X56Y0          FDRE                                         r  VGA/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.263ns (56.841%)  route 0.200ns (43.159%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[0]/C
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/v_count_reg[0]/Q
                         net (fo=30, routed)          0.200     0.418    VGA/v_count[0]
    SLICE_X52Y0          LUT3 (Prop_lut3_I2_O)        0.045     0.463 r  VGA/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.463    VGA/v_count[0]_i_1_n_0
    SLICE_X52Y0          FDRE                                         r  VGA/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.263ns (56.387%)  route 0.203ns (43.613%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[2]/C
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/v_count_reg[2]/Q
                         net (fo=58, routed)          0.203     0.421    VGA/v_count[2]
    SLICE_X56Y3          LUT5 (Prop_lut5_I0_O)        0.045     0.466 r  VGA/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.466    VGA/v_count[4]_i_1_n_0
    SLICE_X56Y3          FDRE                                         r  VGA/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.261ns (54.793%)  route 0.215ns (45.207%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[2]/C
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/v_count_reg[2]/Q
                         net (fo=58, routed)          0.215     0.433    VGA/v_count[2]
    SLICE_X56Y2          LUT4 (Prop_lut4_I0_O)        0.043     0.476 r  VGA/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.476    VGA/v_count[3]_i_1_n_0
    SLICE_X56Y2          FDRE                                         r  VGA/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.263ns (54.982%)  route 0.215ns (45.018%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[2]/C
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/v_count_reg[2]/Q
                         net (fo=58, routed)          0.215     0.433    VGA/v_count[2]
    SLICE_X56Y2          LUT3 (Prop_lut3_I2_O)        0.045     0.478 r  VGA/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.478    VGA/v_count[2]_i_1_n_0
    SLICE_X56Y2          FDRE                                         r  VGA/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.261ns (53.572%)  route 0.226ns (46.428%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.218     0.218 f  VGA/h_count_reg[0]/Q
                         net (fo=73, routed)          0.226     0.444    VGA/h_count_reg[9]_0[0]
    SLICE_X34Y7          LUT1 (Prop_lut1_I0_O)        0.043     0.487 r  VGA/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.487    VGA/h_count_1[0]
    SLICE_X34Y7          FDRE                                         r  VGA/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.240ns (48.925%)  route 0.251ns (51.075%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE                         0.000     0.000 r  VGA/h_count_reg[5]/C
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[5]/Q
                         net (fo=110, routed)         0.138     0.333    VGA/h_count[5]
    SLICE_X34Y0          LUT6 (Prop_lut6_I3_O)        0.045     0.378 r  VGA/h_count[9]_i_2/O
                         net (fo=1, routed)           0.113     0.491    VGA/data0[9]
    SLICE_X34Y0          FDRE                                         r  VGA/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.240ns (48.215%)  route 0.258ns (51.785%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE                         0.000     0.000 r  VGA/h_count_reg[7]/C
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[7]/Q
                         net (fo=8, routed)           0.258     0.453    VGA/h_count[7]
    SLICE_X37Y1          LUT4 (Prop_lut4_I3_O)        0.045     0.498 r  VGA/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.498    VGA/data0[7]
    SLICE_X37Y1          FDRE                                         r  VGA/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENGINE/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.335ns  (logic 6.293ns (32.547%)  route 13.042ns (67.453%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.554     5.075    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  ENGINE/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ENGINE/current_x_reg[0]/Q
                         net (fo=39, routed)          3.213     8.806    VGA/vgaRed_OBUF[0]_inst_i_16_0[0]
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.930 r  VGA/vgaRed_OBUF[0]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.930    VGA/vgaRed_OBUF[0]_inst_i_37_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.462 r  VGA/vgaRed_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.462    VGA/vgaRed_OBUF[0]_inst_i_16_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.576 r  VGA/vgaRed_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.576    VGA/vgaRed_OBUF[0]_inst_i_8_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.804 r  VGA/vgaRed_OBUF[0]_inst_i_6/CO[2]
                         net (fo=4, routed)           0.834    10.639    VGA/DRAW/dsrc31_out
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.313    10.952 f  VGA/digit_value_reg[0]_i_5/O
                         net (fo=1, routed)           1.025    11.976    VGA/digit_value_reg[0]_i_5_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  VGA/digit_value_reg[0]_i_2/O
                         net (fo=8, routed)           0.474    12.575    VGA/digit_value_reg[0]_i_2_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.118    12.693 f  VGA/digit_value_reg[2]_i_2/O
                         net (fo=1, routed)           1.114    13.807    VGA/digit_value_reg[2]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326    14.133 f  VGA/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.826    14.959    VGA/selected_number_reg[2]
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.083 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           1.288    16.371    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.495 r  VGA/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.796    17.291    VGA/vgaRed_OBUF[2]_inst_i_5_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I3_O)        0.124    17.415 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.471    20.886    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    24.410 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.410    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.147ns  (logic 6.299ns (32.900%)  route 12.848ns (67.100%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.554     5.075    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  ENGINE/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ENGINE/current_x_reg[0]/Q
                         net (fo=39, routed)          3.213     8.806    VGA/vgaRed_OBUF[0]_inst_i_16_0[0]
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.930 r  VGA/vgaRed_OBUF[0]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.930    VGA/vgaRed_OBUF[0]_inst_i_37_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.462 r  VGA/vgaRed_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.462    VGA/vgaRed_OBUF[0]_inst_i_16_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.576 r  VGA/vgaRed_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.576    VGA/vgaRed_OBUF[0]_inst_i_8_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.804 r  VGA/vgaRed_OBUF[0]_inst_i_6/CO[2]
                         net (fo=4, routed)           0.834    10.639    VGA/DRAW/dsrc31_out
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.313    10.952 f  VGA/digit_value_reg[0]_i_5/O
                         net (fo=1, routed)           1.025    11.976    VGA/digit_value_reg[0]_i_5_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  VGA/digit_value_reg[0]_i_2/O
                         net (fo=8, routed)           0.474    12.575    VGA/digit_value_reg[0]_i_2_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.118    12.693 f  VGA/digit_value_reg[2]_i_2/O
                         net (fo=1, routed)           1.114    13.807    VGA/digit_value_reg[2]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326    14.133 f  VGA/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.826    14.959    VGA/selected_number_reg[2]
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.083 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           1.061    16.144    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.268 f  VGA/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.862    17.130    VGA/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.124    17.254 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.438    20.692    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    24.222 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.222    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.053ns  (logic 6.298ns (33.057%)  route 12.754ns (66.943%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.554     5.075    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  ENGINE/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ENGINE/current_x_reg[0]/Q
                         net (fo=39, routed)          3.213     8.806    VGA/vgaRed_OBUF[0]_inst_i_16_0[0]
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.930 r  VGA/vgaRed_OBUF[0]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.930    VGA/vgaRed_OBUF[0]_inst_i_37_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.462 r  VGA/vgaRed_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.462    VGA/vgaRed_OBUF[0]_inst_i_16_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.576 r  VGA/vgaRed_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.576    VGA/vgaRed_OBUF[0]_inst_i_8_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.804 r  VGA/vgaRed_OBUF[0]_inst_i_6/CO[2]
                         net (fo=4, routed)           0.834    10.639    VGA/DRAW/dsrc31_out
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.313    10.952 f  VGA/digit_value_reg[0]_i_5/O
                         net (fo=1, routed)           1.025    11.976    VGA/digit_value_reg[0]_i_5_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  VGA/digit_value_reg[0]_i_2/O
                         net (fo=8, routed)           0.474    12.575    VGA/digit_value_reg[0]_i_2_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.118    12.693 f  VGA/digit_value_reg[2]_i_2/O
                         net (fo=1, routed)           1.114    13.807    VGA/digit_value_reg[2]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326    14.133 f  VGA/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.826    14.959    VGA/selected_number_reg[2]
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.083 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           1.288    16.371    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.495 r  VGA/vgaRed_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.796    17.291    VGA/vgaRed_OBUF[2]_inst_i_5_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I3_O)        0.124    17.415 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.184    20.599    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    24.128 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.128    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.794ns  (logic 6.274ns (33.385%)  route 12.520ns (66.615%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.554     5.075    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  ENGINE/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ENGINE/current_x_reg[0]/Q
                         net (fo=39, routed)          3.213     8.806    VGA/vgaRed_OBUF[0]_inst_i_16_0[0]
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.930 r  VGA/vgaRed_OBUF[0]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.930    VGA/vgaRed_OBUF[0]_inst_i_37_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.462 r  VGA/vgaRed_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.462    VGA/vgaRed_OBUF[0]_inst_i_16_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.576 r  VGA/vgaRed_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.576    VGA/vgaRed_OBUF[0]_inst_i_8_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.804 r  VGA/vgaRed_OBUF[0]_inst_i_6/CO[2]
                         net (fo=4, routed)           0.834    10.639    VGA/DRAW/dsrc31_out
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.313    10.952 f  VGA/digit_value_reg[0]_i_5/O
                         net (fo=1, routed)           1.025    11.976    VGA/digit_value_reg[0]_i_5_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  VGA/digit_value_reg[0]_i_2/O
                         net (fo=8, routed)           0.474    12.575    VGA/digit_value_reg[0]_i_2_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.118    12.693 f  VGA/digit_value_reg[2]_i_2/O
                         net (fo=1, routed)           1.114    13.807    VGA/digit_value_reg[2]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326    14.133 f  VGA/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.826    14.959    VGA/selected_number_reg[2]
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.083 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           1.061    16.144    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.268 f  VGA/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.753    17.021    VGA/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.124    17.145 r  VGA/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.219    20.364    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    23.870 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.870    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.674ns  (logic 6.290ns (33.682%)  route 12.385ns (66.318%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.554     5.075    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  ENGINE/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ENGINE/current_x_reg[0]/Q
                         net (fo=39, routed)          3.213     8.806    VGA/vgaRed_OBUF[0]_inst_i_16_0[0]
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.930 r  VGA/vgaRed_OBUF[0]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.930    VGA/vgaRed_OBUF[0]_inst_i_37_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.462 r  VGA/vgaRed_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.462    VGA/vgaRed_OBUF[0]_inst_i_16_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.576 r  VGA/vgaRed_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.576    VGA/vgaRed_OBUF[0]_inst_i_8_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.804 r  VGA/vgaRed_OBUF[0]_inst_i_6/CO[2]
                         net (fo=4, routed)           0.834    10.639    VGA/DRAW/dsrc31_out
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.313    10.952 f  VGA/digit_value_reg[0]_i_5/O
                         net (fo=1, routed)           1.025    11.976    VGA/digit_value_reg[0]_i_5_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  VGA/digit_value_reg[0]_i_2/O
                         net (fo=8, routed)           0.474    12.575    VGA/digit_value_reg[0]_i_2_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.118    12.693 f  VGA/digit_value_reg[2]_i_2/O
                         net (fo=1, routed)           1.114    13.807    VGA/digit_value_reg[2]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326    14.133 f  VGA/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.826    14.959    VGA/selected_number_reg[2]
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.083 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           0.906    15.989    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.113 r  VGA/vgaGreen_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.991    17.104    VGA/vgaGreen_OBUF[0]_inst_i_3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I3_O)        0.124    17.228 r  VGA/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.001    20.229    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    23.750 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.750    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.467ns  (logic 6.272ns (33.966%)  route 12.194ns (66.034%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.554     5.075    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  ENGINE/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ENGINE/current_x_reg[0]/Q
                         net (fo=39, routed)          3.213     8.806    VGA/vgaRed_OBUF[0]_inst_i_16_0[0]
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.930 r  VGA/vgaRed_OBUF[0]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.930    VGA/vgaRed_OBUF[0]_inst_i_37_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.462 r  VGA/vgaRed_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.462    VGA/vgaRed_OBUF[0]_inst_i_16_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.576 r  VGA/vgaRed_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.576    VGA/vgaRed_OBUF[0]_inst_i_8_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.804 r  VGA/vgaRed_OBUF[0]_inst_i_6/CO[2]
                         net (fo=4, routed)           0.834    10.639    VGA/DRAW/dsrc31_out
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.313    10.952 f  VGA/digit_value_reg[0]_i_5/O
                         net (fo=1, routed)           1.025    11.976    VGA/digit_value_reg[0]_i_5_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  VGA/digit_value_reg[0]_i_2/O
                         net (fo=8, routed)           0.474    12.575    VGA/digit_value_reg[0]_i_2_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.118    12.693 f  VGA/digit_value_reg[2]_i_2/O
                         net (fo=1, routed)           1.114    13.807    VGA/digit_value_reg[2]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326    14.133 f  VGA/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.826    14.959    VGA/selected_number_reg[2]
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.083 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           1.113    16.196    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.320 r  VGA/vgaBlue_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.592    16.912    VGA/vgaBlue_OBUF[1]_inst_i_3_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I3_O)        0.124    17.036 r  VGA/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.003    20.039    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    23.542 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.542    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.343ns  (logic 6.288ns (34.279%)  route 12.055ns (65.721%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.554     5.075    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  ENGINE/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ENGINE/current_x_reg[0]/Q
                         net (fo=39, routed)          3.213     8.806    VGA/vgaRed_OBUF[0]_inst_i_16_0[0]
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.930 r  VGA/vgaRed_OBUF[0]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.930    VGA/vgaRed_OBUF[0]_inst_i_37_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.462 r  VGA/vgaRed_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.462    VGA/vgaRed_OBUF[0]_inst_i_16_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.576 r  VGA/vgaRed_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.576    VGA/vgaRed_OBUF[0]_inst_i_8_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.804 r  VGA/vgaRed_OBUF[0]_inst_i_6/CO[2]
                         net (fo=4, routed)           0.834    10.639    VGA/DRAW/dsrc31_out
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.313    10.952 f  VGA/digit_value_reg[0]_i_5/O
                         net (fo=1, routed)           1.025    11.976    VGA/digit_value_reg[0]_i_5_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  VGA/digit_value_reg[0]_i_2/O
                         net (fo=8, routed)           0.474    12.575    VGA/digit_value_reg[0]_i_2_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.118    12.693 f  VGA/digit_value_reg[2]_i_2/O
                         net (fo=1, routed)           1.114    13.807    VGA/digit_value_reg[2]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326    14.133 f  VGA/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.826    14.959    VGA/selected_number_reg[2]
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.083 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           0.985    16.068    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.192 r  VGA/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.632    16.824    VGA/vgaBlue_OBUF[2]_inst_i_3_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I2_O)        0.124    16.948 r  VGA/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.951    19.899    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    23.418 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.418    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.293ns  (logic 6.288ns (34.376%)  route 12.005ns (65.624%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.554     5.075    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  ENGINE/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ENGINE/current_x_reg[0]/Q
                         net (fo=39, routed)          3.213     8.806    VGA/vgaRed_OBUF[0]_inst_i_16_0[0]
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.930 r  VGA/vgaRed_OBUF[0]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.930    VGA/vgaRed_OBUF[0]_inst_i_37_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.462 r  VGA/vgaRed_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.462    VGA/vgaRed_OBUF[0]_inst_i_16_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.576 r  VGA/vgaRed_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.576    VGA/vgaRed_OBUF[0]_inst_i_8_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.804 r  VGA/vgaRed_OBUF[0]_inst_i_6/CO[2]
                         net (fo=4, routed)           0.834    10.639    VGA/DRAW/dsrc31_out
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.313    10.952 f  VGA/digit_value_reg[0]_i_5/O
                         net (fo=1, routed)           1.025    11.976    VGA/digit_value_reg[0]_i_5_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  VGA/digit_value_reg[0]_i_2/O
                         net (fo=8, routed)           0.474    12.575    VGA/digit_value_reg[0]_i_2_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.118    12.693 f  VGA/digit_value_reg[2]_i_2/O
                         net (fo=1, routed)           1.114    13.807    VGA/digit_value_reg[2]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326    14.133 f  VGA/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.826    14.959    VGA/selected_number_reg[2]
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.083 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           0.831    15.913    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.037 r  VGA/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.459    16.496    VGA/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.124    16.620 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.229    19.849    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    23.368 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.368    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.183ns  (logic 6.264ns (34.451%)  route 11.919ns (65.549%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.554     5.075    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  ENGINE/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ENGINE/current_x_reg[0]/Q
                         net (fo=39, routed)          3.213     8.806    VGA/vgaRed_OBUF[0]_inst_i_16_0[0]
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.930 r  VGA/vgaRed_OBUF[0]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.930    VGA/vgaRed_OBUF[0]_inst_i_37_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.462 r  VGA/vgaRed_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.462    VGA/vgaRed_OBUF[0]_inst_i_16_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.576 r  VGA/vgaRed_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.576    VGA/vgaRed_OBUF[0]_inst_i_8_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.804 r  VGA/vgaRed_OBUF[0]_inst_i_6/CO[2]
                         net (fo=4, routed)           0.834    10.639    VGA/DRAW/dsrc31_out
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.313    10.952 f  VGA/digit_value_reg[0]_i_5/O
                         net (fo=1, routed)           1.025    11.976    VGA/digit_value_reg[0]_i_5_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  VGA/digit_value_reg[0]_i_2/O
                         net (fo=8, routed)           0.474    12.575    VGA/digit_value_reg[0]_i_2_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.118    12.693 f  VGA/digit_value_reg[2]_i_2/O
                         net (fo=1, routed)           1.114    13.807    VGA/digit_value_reg[2]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326    14.133 f  VGA/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.826    14.959    VGA/selected_number_reg[2]
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.083 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           0.549    15.631    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I3_O)        0.124    15.755 r  VGA/vgaBlue_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.937    16.693    VGA/vgaBlue_OBUF[0]_inst_i_3_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I2_O)        0.124    16.817 r  VGA/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.946    19.763    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    23.258 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.258    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.079ns  (logic 6.293ns (34.807%)  route 11.786ns (65.193%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.554     5.075    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  ENGINE/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  ENGINE/current_x_reg[0]/Q
                         net (fo=39, routed)          3.213     8.806    VGA/vgaRed_OBUF[0]_inst_i_16_0[0]
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.930 r  VGA/vgaRed_OBUF[0]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.930    VGA/vgaRed_OBUF[0]_inst_i_37_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.462 r  VGA/vgaRed_OBUF[0]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.462    VGA/vgaRed_OBUF[0]_inst_i_16_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.576 r  VGA/vgaRed_OBUF[0]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.576    VGA/vgaRed_OBUF[0]_inst_i_8_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.804 r  VGA/vgaRed_OBUF[0]_inst_i_6/CO[2]
                         net (fo=4, routed)           0.834    10.639    VGA/DRAW/dsrc31_out
    SLICE_X38Y22         LUT2 (Prop_lut2_I1_O)        0.313    10.952 f  VGA/digit_value_reg[0]_i_5/O
                         net (fo=1, routed)           1.025    11.976    VGA/digit_value_reg[0]_i_5_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.100 r  VGA/digit_value_reg[0]_i_2/O
                         net (fo=8, routed)           0.474    12.575    VGA/digit_value_reg[0]_i_2_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.118    12.693 f  VGA/digit_value_reg[2]_i_2/O
                         net (fo=1, routed)           1.114    13.807    VGA/digit_value_reg[2]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326    14.133 f  VGA/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.826    14.959    VGA/selected_number_reg[2]
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.083 f  VGA/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=8, routed)           0.779    15.862    VGA/vgaRed_OBUF[3]_inst_i_9_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.124    15.986 f  VGA/vgaRed_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.295    16.281    VGA/vgaRed_OBUF[0]_inst_i_3_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.405 r  VGA/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.225    19.630    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    23.154 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.154    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.723ns  (logic 0.254ns (35.121%)  route 0.469ns (64.879%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.553     1.436    ENGINE/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  ENGINE/grid_reg[8][8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  ENGINE/grid_reg[8][8][0]/Q
                         net (fo=3, routed)           0.107     1.708    ENGINE/grid_out[8][8][0]
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.753 r  ENGINE/digit_value_reg[0]_i_4/O
                         net (fo=2, routed)           0.052     1.804    VGA/digit_value_reg[0]_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  VGA/digit_value_reg[0]_i_1/O
                         net (fo=3, routed)           0.310     2.159    DRAW/vgaRed_OBUF[3]_inst_i_147_2[0]
    SLICE_X38Y21         LDCE                                         r  DRAW/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.891ns  (logic 0.254ns (28.515%)  route 0.637ns (71.485%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.553     1.436    ENGINE/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  ENGINE/grid_reg[8][8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  ENGINE/grid_reg[8][8][3]/Q
                         net (fo=3, routed)           0.161     1.762    VGA/Q[2]
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.807 r  VGA/digit_value_reg[3]_i_4/O
                         net (fo=1, routed)           0.224     2.031    VGA/digit_value_reg[3]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.076 r  VGA/digit_value_reg[3]_i_1/O
                         net (fo=4, routed)           0.251     2.327    DRAW/vgaRed_OBUF[3]_inst_i_28_0
    SLICE_X38Y20         LDCE                                         r  DRAW/digit_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selected_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.158ns  (logic 0.231ns (19.943%)  route 0.927ns (80.057%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  selected_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  selected_number_reg[1]/Q
                         net (fo=10, routed)          0.297     1.875    VGA/vgaRed_OBUF[3]_inst_i_9_0[1]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.920 r  VGA/digit_value_reg[1]_i_2/O
                         net (fo=1, routed)           0.312     2.232    VGA/digit_value_reg[1]_i_2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.045     2.277 r  VGA/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.319     2.595    DRAW/vgaRed_OBUF[3]_inst_i_147_1
    SLICE_X38Y21         LDCE                                         r  DRAW/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.216ns  (logic 0.254ns (20.886%)  route 0.962ns (79.114%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.553     1.436    ENGINE/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  ENGINE/grid_reg[8][8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  ENGINE/grid_reg[8][8][2]/Q
                         net (fo=3, routed)           0.391     1.991    VGA/Q[1]
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.045     2.036 r  VGA/digit_value_reg[2]_i_3/O
                         net (fo=1, routed)           0.175     2.210    VGA/digit_value_reg[2]_i_3_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.255 r  VGA/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.397     2.652    DRAW/vgaRed_OBUF[3]_inst_i_71_0
    SLICE_X38Y20         LDCE                                         r  DRAW/digit_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.390ns (52.815%)  route 1.242ns (47.185%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.553     1.436    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X33Y27         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.456     2.033    SEVENSEG/SEVENSEG_DRIVER/S[0]
    SLICE_X40Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.078 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.786     2.864    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.068 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.068    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 1.449ns (54.204%)  route 1.224ns (45.796%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.553     1.436    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X33Y27         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.456     2.033    SEVENSEG/SEVENSEG_DRIVER/S[0]
    SLICE_X40Y27         LUT2 (Prop_lut2_I0_O)        0.046     2.079 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.768     2.848    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     4.110 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.110    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.410ns (52.595%)  route 1.271ns (47.405%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.553     1.436    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X33Y28         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/Q
                         net (fo=10, routed)          0.513     2.090    SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]_0[0]
    SLICE_X40Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.135 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.758     2.893    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.117 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.117    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.810ns  (logic 1.464ns (52.112%)  route 1.346ns (47.888%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.553     1.436    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X33Y28         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/Q
                         net (fo=10, routed)          0.513     2.090    SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]_0[0]
    SLICE_X40Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.135 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.833     2.968    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     4.246 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.246    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.907ns  (logic 1.443ns (49.639%)  route 1.464ns (50.361%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.553     1.436    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X33Y28         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/Q
                         net (fo=10, routed)          0.310     1.887    ENGINE/LED_activating_counter[1]
    SLICE_X35Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.932 r  ENGINE/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.368     2.300    ENGINE/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.045     2.345 r  ENGINE/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.785     3.131    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.343 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.343    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.933ns  (logic 1.437ns (48.979%)  route 1.496ns (51.021%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.553     1.436    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X33Y27         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.292     1.869    ENGINE/LED_activating_counter[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I1_O)        0.045     1.914 r  ENGINE/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.359     2.273    ENGINE/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.045     2.318 r  ENGINE/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.846     3.164    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.369 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.369    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw0_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.788ns  (logic 1.453ns (38.349%)  route 2.336ns (61.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.336     3.788    sw_IBUF[0]
    SLICE_X28Y21         FDRE                                         r  sw0_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.435     4.776    clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  sw0_sync_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw1_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.697ns  (logic 1.461ns (39.531%)  route 2.235ns (60.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.235     3.697    sw_IBUF[1]
    SLICE_X28Y29         FDRE                                         r  sw1_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.436     4.777    clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  sw1_sync_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            cD/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.675ns  (logic 1.452ns (39.522%)  route 2.223ns (60.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.223     3.675    cD/btnD_IBUF
    SLICE_X28Y29         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.436     4.777    cD/CLK
    SLICE_X28Y29         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            cU/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.660ns  (logic 1.454ns (39.724%)  route 2.206ns (60.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.206     3.660    cU/btnU_IBUF
    SLICE_X33Y30         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.434     4.775    cU/CLK
    SLICE_X33Y30         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cR/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.618ns  (logic 1.451ns (40.114%)  route 2.166ns (59.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.166     3.618    cR/btnR_IBUF
    SLICE_X30Y27         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.431     4.772    cR/CLK
    SLICE_X30Y27         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cC/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.521ns  (logic 1.441ns (40.930%)  route 2.080ns (59.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.080     3.521    cC/btnC_IBUF
    SLICE_X30Y27         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.431     4.772    cC/CLK
    SLICE_X30Y27         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            cL/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.490ns  (logic 1.451ns (41.584%)  route 2.039ns (58.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.039     3.490    cL/btnL_IBUF
    SLICE_X32Y26         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         1.430     4.771    cL/CLK
    SLICE_X32Y26         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            cL/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.219ns (18.911%)  route 0.941ns (81.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.941     1.160    cL/btnL_IBUF
    SLICE_X32Y26         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.817     1.944    cL/CLK
    SLICE_X32Y26         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cR/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.219ns (18.216%)  route 0.984ns (81.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.984     1.204    cR/btnR_IBUF
    SLICE_X30Y27         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.819     1.946    cR/CLK
    SLICE_X30Y27         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cC/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.210ns (17.336%)  route 0.999ns (82.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.209    cC/btnC_IBUF
    SLICE_X30Y27         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.819     1.946    cC/CLK
    SLICE_X30Y27         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            cU/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.222ns (17.939%)  route 1.015ns (82.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.237    cU/btnU_IBUF
    SLICE_X33Y30         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.822     1.949    cU/CLK
    SLICE_X33Y30         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw0_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.221ns (17.626%)  route 1.033ns (82.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.033     1.254    sw_IBUF[0]
    SLICE_X28Y21         FDRE                                         r  sw0_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  sw0_sync_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw1_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.229ns (18.251%)  route 1.027ns (81.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.027     1.257    sw_IBUF[1]
    SLICE_X28Y29         FDRE                                         r  sw1_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  sw1_sync_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            cD/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.221ns (17.502%)  route 1.040ns (82.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.040     1.260    cD/btnD_IBUF
    SLICE_X28Y29         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=980, routed)         0.822     1.949    cD/CLK
    SLICE_X28Y29         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/C





