Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Jan 14 17:38:32 2017
| Host         : sunlex-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
-----------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4

2. REPORT DETAILS
-----------------
CKLD-1#1 Warning
Clock Net has non-BUF driver and too many loads  
Clock net design_1_i/fre_div_0/inst/clk is not driven by a Clock Buffer and has more than 512 loads. Driver(s): design_1_i/fre_div_0/inst/clk_counter_reg[1]/Q
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net design_1_i/CPU_0/inst/U4_ALU/jr_tag_reg_i_2_n_1 is a gated clock net sourced by a combinational pin design_1_i/CPU_0/inst/U4_ALU/jr_tag_reg_i_2/O, cell design_1_i/CPU_0/inst/U4_ALU/jr_tag_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
195 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/CPU_0/inst/U3_RF_i_39_n_2, design_1_i/CPU_0/inst/U3_RF_i_39_n_3, design_1_i/CPU_0/inst/U3_RF_i_39_n_4, design_1_i/CPU_0/inst/U3_RF_i_40_n_2, design_1_i/CPU_0/inst/U3_RF_i_40_n_3, design_1_i/CPU_0/inst/U3_RF_i_40_n_4, design_1_i/CPU_0/inst/U3_RF_i_41_n_2, design_1_i/CPU_0/inst/U3_RF_i_41_n_3, design_1_i/CPU_0/inst/U3_RF_i_41_n_4, design_1_i/CPU_0/inst/U3_RF_i_42_n_2, design_1_i/CPU_0/inst/U3_RF_i_42_n_3, design_1_i/CPU_0/inst/U3_RF_i_42_n_4, design_1_i/CPU_0/inst/U3_RF_i_43_n_2, design_1_i/CPU_0/inst/U3_RF_i_43_n_3, design_1_i/CPU_0/inst/U3_RF_i_43_n_4 (the first 15 of 164 listed).
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


