module cycle_reg
(
 input[31:0] d,
 input clk,
 input nreset,
 input ena,
 output [31:0] qo
 );

	reg[31:0] q;
 
	always @(posedge clk, negedge nreset) begin
		if (!nreset) begin
			q <= 0;
		end
		else begin
			q <= q + 1;
		end
	end

	assign qo = q;


endmodule