{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_ilas_mem.v@64:74@HdlIdDef", ");\n\nlocalparam ILAS_DATA_LENGTH = (DATA_PATH_WIDTH == 4) ? 4 : 2;\n\nreg [DATA_PATH_WIDTH*8-1:0] mem[0:ILAS_DATA_LENGTH-1];\nreg core_ilas_captured = 1'b0;\n\nsync_bits i_cdc_ilas_ready (\n  .in_bits(core_ilas_captured),\n  .out_resetn(1'b1),\n  .out_clk(up_clk),\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_ilas_mem.v@63:73", "  output up_ilas_ready\n);\n\nlocalparam ILAS_DATA_LENGTH = (DATA_PATH_WIDTH == 4) ? 4 : 2;\n\nreg [DATA_PATH_WIDTH*8-1:0] mem[0:ILAS_DATA_LENGTH-1];\nreg core_ilas_captured = 1'b0;\n\nsync_bits i_cdc_ilas_ready (\n  .in_bits(core_ilas_captured),\n  .out_resetn(1'b1),\n"], ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_ilas_mem.v@61:71", "  input [DATA_PATH_WIDTH*8-1:0] core_ilas_config_data,\n\n  output up_ilas_ready\n);\n\nlocalparam ILAS_DATA_LENGTH = (DATA_PATH_WIDTH == 4) ? 4 : 2;\n\nreg [DATA_PATH_WIDTH*8-1:0] mem[0:ILAS_DATA_LENGTH-1];\nreg core_ilas_captured = 1'b0;\n\nsync_bits i_cdc_ilas_ready (\n"]], "Diff Content": {"Delete": [[69, "reg core_ilas_captured = 1'b0;\n"]], "Add": [[69, "  reg [DATA_PATH_WIDTH*8-1:0] mem[0:ILAS_DATA_LENGTH-1];\n"], [69, "  reg core_ilas_captured = 1'b0;\n"]]}}