{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496761857267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496761857268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 09:10:56 2017 " "Processing started: Tue Jun 06 09:10:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496761857268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496761857268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto1_parte1 -c proyecto1_parte1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto1_parte1 -c proyecto1_parte1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496761857268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1496761857979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto1_parte1.v 1 1 " "Found 1 design units, including 1 entities, in source file proyecto1_parte1.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto1_parte1 " "Found entity 1: proyecto1_parte1" {  } { { "proyecto1_parte1.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/proyecto1_parte1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496761858093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496761858093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_parte1.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_parte1.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_parte1 " "Found entity 1: contador_parte1" {  } { { "contador_parte1.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/contador_parte1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496761858106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496761858106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_contador_parte1.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_contador_parte1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_contador_parte1 " "Found entity 1: tb_contador_parte1" {  } { { "tb_contador_parte1.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/tb_contador_parte1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496761858121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496761858121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sumador_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sumador_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_proyecto1_parte1 " "Found entity 1: tb_proyecto1_parte1" {  } { { "tb_sumador_16bits.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/tb_sumador_16bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496761858141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496761858141 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting \"endmodule\" latch_SR.v(12) " "Verilog HDL syntax error at latch_SR.v(12) near text \"#\";  expecting \"endmodule\"" {  } { { "latch_SR.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/latch_SR.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1496761858159 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "latch_SR latch_SR.v(1) " "Ignored design unit \"latch_SR\" at latch_SR.v(1) due to previous errors" {  } { { "latch_SR.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/latch_SR.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1496761858160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr.v 0 0 " "Found 0 design units, including 0 entities, in source file latch_sr.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496761858162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_latch_sr.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_latch_sr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_latch_SR " "Found entity 1: tb_latch_SR" {  } { { "tb_latch_SR.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/tb_latch_SR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496761858176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496761858176 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496761858350 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 06 09:10:58 2017 " "Processing ended: Tue Jun 06 09:10:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496761858350 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496761858350 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496761858350 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496761858350 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496761859065 ""}
