

================================================================
== Vivado HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'
================================================================
* Date:           Wed Oct 18 13:28:39 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     1.746|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     896|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|     896|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |tmp_2_10_fu_516_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_11_fu_538_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_12_fu_560_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_13_fu_582_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_14_fu_604_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_15_fu_626_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_16_fu_648_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_17_fu_670_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_18_fu_692_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_19_fu_714_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_1_fu_296_p2                |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_20_fu_736_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_21_fu_758_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_22_fu_780_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_23_fu_802_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_24_fu_824_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_25_fu_846_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_26_fu_868_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_27_fu_890_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_28_fu_912_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_29_fu_934_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_2_fu_318_p2                |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_30_fu_956_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_3_fu_340_p2                |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_4_fu_362_p2                |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_5_fu_384_p2                |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_6_fu_406_p2                |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_7_fu_428_p2                |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_8_fu_450_p2                |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_9_fu_472_p2                |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_fu_274_p2                  |   icmp   |      0|  0|  13|          16|           1|
    |tmp_2_s_fu_494_p2                |   icmp   |      0|  0|  13|          16|           1|
    |res_0_V_write_assign_fu_284_p3   |  select  |      0|  0|  15|           1|          15|
    |res_10_V_write_assign_fu_504_p3  |  select  |      0|  0|  15|           1|          15|
    |res_11_V_write_assign_fu_526_p3  |  select  |      0|  0|  15|           1|          15|
    |res_12_V_write_assign_fu_548_p3  |  select  |      0|  0|  15|           1|          15|
    |res_13_V_write_assign_fu_570_p3  |  select  |      0|  0|  15|           1|          15|
    |res_14_V_write_assign_fu_592_p3  |  select  |      0|  0|  15|           1|          15|
    |res_15_V_write_assign_fu_614_p3  |  select  |      0|  0|  15|           1|          15|
    |res_16_V_write_assign_fu_636_p3  |  select  |      0|  0|  15|           1|          15|
    |res_17_V_write_assign_fu_658_p3  |  select  |      0|  0|  15|           1|          15|
    |res_18_V_write_assign_fu_680_p3  |  select  |      0|  0|  15|           1|          15|
    |res_19_V_write_assign_fu_702_p3  |  select  |      0|  0|  15|           1|          15|
    |res_1_V_write_assign_fu_306_p3   |  select  |      0|  0|  15|           1|          15|
    |res_20_V_write_assign_fu_724_p3  |  select  |      0|  0|  15|           1|          15|
    |res_21_V_write_assign_fu_746_p3  |  select  |      0|  0|  15|           1|          15|
    |res_22_V_write_assign_fu_768_p3  |  select  |      0|  0|  15|           1|          15|
    |res_23_V_write_assign_fu_790_p3  |  select  |      0|  0|  15|           1|          15|
    |res_24_V_write_assign_fu_812_p3  |  select  |      0|  0|  15|           1|          15|
    |res_25_V_write_assign_fu_834_p3  |  select  |      0|  0|  15|           1|          15|
    |res_26_V_write_assign_fu_856_p3  |  select  |      0|  0|  15|           1|          15|
    |res_27_V_write_assign_fu_878_p3  |  select  |      0|  0|  15|           1|          15|
    |res_28_V_write_assign_fu_900_p3  |  select  |      0|  0|  15|           1|          15|
    |res_29_V_write_assign_fu_922_p3  |  select  |      0|  0|  15|           1|          15|
    |res_2_V_write_assign_fu_328_p3   |  select  |      0|  0|  15|           1|          15|
    |res_30_V_write_assign_fu_944_p3  |  select  |      0|  0|  15|           1|          15|
    |res_31_V_write_assign_fu_966_p3  |  select  |      0|  0|  15|           1|          15|
    |res_3_V_write_assign_fu_350_p3   |  select  |      0|  0|  15|           1|          15|
    |res_4_V_write_assign_fu_372_p3   |  select  |      0|  0|  15|           1|          15|
    |res_5_V_write_assign_fu_394_p3   |  select  |      0|  0|  15|           1|          15|
    |res_6_V_write_assign_fu_416_p3   |  select  |      0|  0|  15|           1|          15|
    |res_7_V_write_assign_fu_438_p3   |  select  |      0|  0|  15|           1|          15|
    |res_8_V_write_assign_fu_460_p3   |  select  |      0|  0|  15|           1|          15|
    |res_9_V_write_assign_fu_482_p3   |  select  |      0|  0|  15|           1|          15|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 896|         544|         512|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+----------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_ready        | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_0     | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_1     | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_2     | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_3     | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_4     | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_5     | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_6     | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_7     | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_8     | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_9     | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_10    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_11    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_12    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_13    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_14    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_15    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_16    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_17    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_18    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_19    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_20    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_21    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_22    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_23    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_24    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_25    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_26    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_27    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_28    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_29    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_30    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_return_31    | out |   16| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|data_0_V_read   |  in |   16|   ap_none  |                              data_0_V_read                             |    scalar    |
|data_1_V_read   |  in |   16|   ap_none  |                              data_1_V_read                             |    scalar    |
|data_2_V_read   |  in |   16|   ap_none  |                              data_2_V_read                             |    scalar    |
|data_3_V_read   |  in |   16|   ap_none  |                              data_3_V_read                             |    scalar    |
|data_4_V_read   |  in |   16|   ap_none  |                              data_4_V_read                             |    scalar    |
|data_5_V_read   |  in |   16|   ap_none  |                              data_5_V_read                             |    scalar    |
|data_6_V_read   |  in |   16|   ap_none  |                              data_6_V_read                             |    scalar    |
|data_7_V_read   |  in |   16|   ap_none  |                              data_7_V_read                             |    scalar    |
|data_8_V_read   |  in |   16|   ap_none  |                              data_8_V_read                             |    scalar    |
|data_9_V_read   |  in |   16|   ap_none  |                              data_9_V_read                             |    scalar    |
|data_10_V_read  |  in |   16|   ap_none  |                             data_10_V_read                             |    scalar    |
|data_11_V_read  |  in |   16|   ap_none  |                             data_11_V_read                             |    scalar    |
|data_12_V_read  |  in |   16|   ap_none  |                             data_12_V_read                             |    scalar    |
|data_13_V_read  |  in |   16|   ap_none  |                             data_13_V_read                             |    scalar    |
|data_14_V_read  |  in |   16|   ap_none  |                             data_14_V_read                             |    scalar    |
|data_15_V_read  |  in |   16|   ap_none  |                             data_15_V_read                             |    scalar    |
|data_16_V_read  |  in |   16|   ap_none  |                             data_16_V_read                             |    scalar    |
|data_17_V_read  |  in |   16|   ap_none  |                             data_17_V_read                             |    scalar    |
|data_18_V_read  |  in |   16|   ap_none  |                             data_18_V_read                             |    scalar    |
|data_19_V_read  |  in |   16|   ap_none  |                             data_19_V_read                             |    scalar    |
|data_20_V_read  |  in |   16|   ap_none  |                             data_20_V_read                             |    scalar    |
|data_21_V_read  |  in |   16|   ap_none  |                             data_21_V_read                             |    scalar    |
|data_22_V_read  |  in |   16|   ap_none  |                             data_22_V_read                             |    scalar    |
|data_23_V_read  |  in |   16|   ap_none  |                             data_23_V_read                             |    scalar    |
|data_24_V_read  |  in |   16|   ap_none  |                             data_24_V_read                             |    scalar    |
|data_25_V_read  |  in |   16|   ap_none  |                             data_25_V_read                             |    scalar    |
|data_26_V_read  |  in |   16|   ap_none  |                             data_26_V_read                             |    scalar    |
|data_27_V_read  |  in |   16|   ap_none  |                             data_27_V_read                             |    scalar    |
|data_28_V_read  |  in |   16|   ap_none  |                             data_28_V_read                             |    scalar    |
|data_29_V_read  |  in |   16|   ap_none  |                             data_29_V_read                             |    scalar    |
|data_30_V_read  |  in |   16|   ap_none  |                             data_30_V_read                             |    scalar    |
|data_31_V_read  |  in |   16|   ap_none  |                             data_31_V_read                             |    scalar    |
+----------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

