SirfSoc Video Display Subsystem
========================================

Generic Description
-------------------

This document is a generic description of the Video Display Subsystem(VDSS)
bindings.

The Video Display Subsystem hardware consists of LCDC module(layer,screen
and overlay control) and a number of output modules.

LCDC is the lcd controller, which contains layer, screen and overlay control
hardware logic, and it reads pixels from the memory and outputs a RGB or YUV
pixel stream to the outputs.

The output modules like rgb panel, HDMI or LVDS panel receiving RGB/YUV pixel stream.

SirfSoc Video Display Subsystem device tree properties
-----------------------------------------------------

SirfSoc LCDC:

Required properties:
- compatible : "sirf,lcdc", or "sirf,atlas7-lcdc" for atlas7 platform
- reg : should contain 1 register ranges(address and length).
- interrupts : lcd controller interrupt.
- reset-bit: lcd reset index in the SOC reset controller.
Required nodes:
- clock: lcd clock index in the SOC clock system.

Example:
  lcd@90010000 {
	compatible = "sirf,lcdc";
	reg = <0x90010000 0x20000>;
	interrupts = <30>;
	clocks = <&clks 34>;
	resets = <&rstc 5>;
  };

SirfSoc LVDSC:

Required properties:
- compatible : "sirf,atlas7-lvdsc" only for atlas7 platform,
- reg : should contain 1 register ranges(address and length).
- interrupts : lvds controller interrupt.
- reset-bit: lvds reset index in the SOC reset controller.
Required nodes:
- clock: lvds clock index in the SOC clock system.

Example:
  lvds@10e10000 {
	compatible = "sirf,atlas7-lvdsc";
	reg = <0x10e10000 0x10000>;
	interrupts = <0 64 0>;
	clocks = <&car 61>;
	reset = <&car 60>;
  };

SirfSoc VPP:

Required properties:
- compatible : "sirf,prima2-vpp", or "sirf,atlas7-vpp" for atlas7 platform
- reg : should contain 1 register ranges(address and length).
- interrupts : vpp interrupt.
- reset-bit: vpp reset index in the SOC reset controller.
Required nodes:
- clock: vpp clock index in the SOC clock system.

Example:
  vpp@90020000 {
	  compatible = "sirf,prima2-vpp";
	  reg = <0x90020000 0x10000>;
	  interrupts = <31>;
	  clocks = <&clks 35>;
	  resets = <&rstc 6>;
  };

SirfSoc DCU:

Required properties:
- compatible : "sirf,atlas7-dcu" for atlas7 platform
- reg : should contain 2 register ranges(address and length).
- interrupts : dcu interrupt.
Required nodes:
- clock: dcu clock index in the SOC clock system.

Example:
  dcu@13220000 {
	  compatible = "sirf,atlas7-dcu";
	  reg = <0x13220000 0x10000>,
	      <0x132c0000 0x10000>;
	  interrupts = <0 96 0>;
	  clocks = <&car 93>;
  };

SirfSoc Panel Control:

Required properties:
- compatible : "sirf,lcd-mcu"
- reg : should contain 1 register ranges(address and length).

Example:
lcd_mcu: lcd_mcu@40{
	compatible = "sirf,lcd-mcu";
	reg = <0x40>;
  };

SirfSoc display and the timing:

Required properties:
 - compatible: specify the panel type
 - source: 	the output source of the lcdc
 - panel-ctrl: the mcu to power on/off the panel through i2c bus
 - data-lines: available data pins from the lcdc controller to panel
 - display-timings: display timing properties of the panel

Optional properties:
 - vcc-gpios: panel power vcc gpio control, because some socs only have
   hardware logic to control VDD and VEE, the VCC is controlled by GPIOs.
 - power-vdd: panel power vdd control, high word for vdd enable,low word
   for vdd disable
 - power-vee: panel power vee control, high word for vee enable,low word
   for vee disable
 - power-vcc: panel power vcc control, high word for vcc enable,low word
   for vcc disable

See Documentation/devicetree/bindings/video/display-timing.txt for generic
description about display timing properties.

An example of vdss panel(rgb interface) control parameters and the display timing properties:

display0: display@0 {
	compatible = "tm,WSVGA-panel", "rgb-panel";
	source = "rgb.0";

	panel-ctrl = <&lcd_mcu>;

	vcc-gpios = <&gpio 4 0>;
	power-vdd  = <0x00160015>;
	power-vee  = <0x00180017>;
	data-lines = <18>;

	display-timings {
	        native-mode = <&timing0>;
	        timing0: timing0 {
			clock-frequency = <51200000>;
	                hactive = <1024>;
	                vactive = <600>;
	                hfront-porch = <288>;
	                hback-porch = <28>;
	                hsync-len = <4>;
	                vback-porch = <8>;
	                vfront-porch = <24>;
	                vsync-len = <3>;
	                hsync-active = <0>;
	                vsync-active = <0>;
	                de-active = <0>;
	                pixelclk-active = <0>;
	        };
	};
};

An example of vdss panel(rgb interface, but the output is HDMI) control parameters and the display timing properties:
while one requirement is one HDMI transmitter node(itetech,it661x) in i2c section is needed:

it661x: it661x_transmitter_chip@4d {
	compatible = "itetech,it661x";
	reg = <0x4D>;
};

display0: display@0 {
	compatible = "tm,WSVGA-panel", "hdmi-panel";
	source = "rgb.0";

	data-lines = <24>;

	display-timings {
	        native-mode = <&timing0>;
	        timing0: timing0 {
			clock-frequency = <51200000>;
	                hactive = <1024>;
	                vactive = <600>;
	                hfront-porch = <288>;
	                hback-porch = <28>;
	                hsync-len = <4>;
	                vback-porch = <8>;
	                vfront-porch = <24>;
	                vsync-len = <3>;
	                hsync-active = <0>;
	                vsync-active = <0>;
	                de-active = <0>;
	                pixelclk-active = <0>;
	        };
	};
};

Another example of vdss panel(lvds interface) control parameters and the display timing properties:

display0: display@0 {
	compatible = "innolux,WSVGA-panel", "lvds-panel";
	source = "lvds.0";

	data-lines = <24>;

	display-timings {
	        native-mode = <&timing0>;
	        timing0: timing0 {
			clock-frequency = <60000000>;
	                hactive = <1024>;
	                vactive = <600>;
	                hfront-porch = <220>;
	                hback-porch = <100>;
	                hsync-len = <1>;
	                vback-porch = <10>;
	                vfront-porch = <25>;
	                vsync-len = <1>;
	                hsync-active = <0>;
	                vsync-active = <0>;
	                de-active = <1>;
	                pixelclk-active = <1>;
	        };
	};
};
