{
   "ActiveEmotionalView":"Default View",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layers":"/axi_vdma_0_mm2s_introut:true|/v_tc_0_irq:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_processing_system7_0_150M_peripheral_aresetn:true|/dvi2rgb_0_PixelClk:true|/axi_gpio_video_ip2intc_irpt:true|/rst_processing_system7_0_100M_interconnect_aresetn:true|/rst_processing_system7_0_150M_interconnect_aresetn:true|/processing_system7_0_FCLK_CLK2:true|/proc_sys_reset_0_peripheral_reset:true|/processing_system7_0_FCLK_CLK1:true|/axi_vdma_0_s2mm_introut:true|/processing_system7_0_FCLK_CLK0:true|/axi_dynclk_0_PXL_CLK_O:true|/rst_processing_system7_0_100M_peripheral_aresetn:true|/proc_sys_reset_0_peripheral_aresetn:true|/v_tc_1_irq:true|",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDC -pg 1 -lvl 10 -x 3490 -y 1290 -defaultsOSRD
preplace port DDR -pg 1 -lvl 10 -x 3490 -y 390 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 3490 -y 410 -defaultsOSRD
preplace port IIC_0 -pg 1 -lvl 10 -x 3490 -y 450 -defaultsOSRD
preplace port TMDS -pg 1 -lvl 0 -x 0 -y 1280 -defaultsOSRD
preplace port hdmi_hpd -pg 1 -lvl 10 -x 3490 -y 760 -defaultsOSRD
preplace port port-id_vga_hs -pg 1 -lvl 10 -x 3490 -y 1080 -defaultsOSRD
preplace port port-id_vga_vs -pg 1 -lvl 10 -x 3490 -y 1100 -defaultsOSRD
preplace portBus HDMI_OEN -pg 1 -lvl 10 -x 3490 -y 1360 -defaultsOSRD
preplace portBus vga_b -pg 1 -lvl 10 -x 3490 -y 1060 -defaultsOSRD
preplace portBus vga_g -pg 1 -lvl 10 -x 3490 -y 1040 -defaultsOSRD
preplace portBus vga_r -pg 1 -lvl 10 -x 3490 -y 1020 -defaultsOSRD
preplace inst axi_gpio_video -pg 1 -lvl 9 -x 3210 -y 790 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22 24} -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 8 -x 2780 -y 520 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 7 -x 2360 -y 160 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 590 -y 1100 -swap {0 2 1 3 4 6 7 5 8 9} -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 9 -x 3210 -y 490 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 23 17 18 19 20 21 22 32 24 25 26 27 28 29 30 31 43 33 34 35 36 37 38 39 40 41 42 0 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 128 129 130 124 125 126 122 121 127 123} -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 4 -x 1160 -y 510 -defaultsOSRD
preplace inst rgb2vga_0 -pg 1 -lvl 9 -x 3210 -y 1060 -defaultsOSRD
preplace inst rgb_video_proc_0 -pg 1 -lvl 3 -x 880 -y 1150 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -x 200 -y 840 -swap {0 4 1 2 3 6 7 8 5 9} -defaultsOSRD
preplace inst rst_processing_system7_0_150M -pg 1 -lvl 5 -x 1570 -y 870 -swap {4 0 1 2 3 5 6 7 9 8} -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -x 2360 -y 1070 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 6 -x 1970 -y 1060 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 27 25 28 29 30 31 26 32 33 34} -defaultsOSRD
preplace inst v_tc_1 -pg 1 -lvl 5 -x 1570 -y 1140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 27 23 22 24 25 26 28 29 30 31} -defaultsOSRD
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 4 -x 1160 -y 1090 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 30 23 22 21 24 25 27 28 29 26} -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 8 -x 2780 -y 880 -swap {1 0 3 2 4 5} -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 9 -x 3210 -y 1360 -defaultsOSRD
preplace inst y_to_gs_rgb_0 -pg 1 -lvl 8 -x 2780 -y 1050 -defaultsOSRD
preplace inst dvi2rgb_0 -pg 1 -lvl 2 -x 590 -y 1310 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 20 19 21 22} -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 5 -x 1570 -y 160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 23 21 22 24 25} -defaultsOSRD
preplace inst axi_vdma_1 -pg 1 -lvl 5 -x 1570 -y 630 -defaultsOSRD
preplace inst sigma_delta_0 -pg 1 -lvl 6 -x 1970 -y 400 -defaultsOSRD
preplace netloc Net 1 5 3 1820 570 NJ 570 2570
preplace netloc axi_dynclk_0_LOCKED_O 1 5 1 1810 160n
preplace netloc axi_dynclk_0_PXL_CLK_O 1 5 4 1800 890 2120 940 2570 1130 2980J
preplace netloc axi_gpio_video_ip2intc_irpt 1 7 3 2630 980 2980J 960 3440
preplace netloc axi_vdma_0_mm2s_introut 1 7 1 2610 200n
preplace netloc axi_vdma_0_s2mm_introut 1 7 1 2580 220n
preplace netloc axi_vdma_1_mm2s_frame_ptr_out 1 5 2 1750 210 2140
preplace netloc dvi2rgb_0_PixelClk 1 1 4 410 1200 780 1310 1000 1220 1390J
preplace netloc dvi2rgb_0_aPixelClkLckd 1 1 9 400 1410 770 1300 NJ 1300 NJ 1300 NJ 1300 NJ 1300 NJ 1300 NJ 1300 3450
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 770 1230 NJ 1230 1320
preplace netloc proc_sys_reset_0_peripheral_reset 1 2 2 NJ 1060 N
preplace netloc processing_system7_0_FCLK_CLK0 1 0 10 20 740 NJ 740 NJ 740 990 740 1350 980 1820 900 2160 1200 2630J 1120 2960 670 3450
preplace netloc processing_system7_0_FCLK_CLK1 1 3 7 1010 870 1390 490 1770 200 2180 320 2600 730 2940 680 3470
preplace netloc processing_system7_0_FCLK_CLK2 1 1 9 390 730 NJ 730 NJ 730 1330J 260 1760J 230 2130J 330 2560J 740 2950J 690 3440
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 10 20 940 370 940 NJ 940 NJ 940 1370 760 NJ 760 NJ 760 2630J 750 2980J 700 3460
preplace netloc rgb2vga_0_vga_pBlue 1 9 1 NJ 1060
preplace netloc rgb2vga_0_vga_pGreen 1 9 1 NJ 1040
preplace netloc rgb2vga_0_vga_pHSync 1 9 1 NJ 1080
preplace netloc rgb2vga_0_vga_pRed 1 9 1 NJ 1020
preplace netloc rgb2vga_0_vga_pVSync 1 9 1 NJ 1100
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 3 NJ 800 NJ 800 980
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 8 380 880 NJ 880 1000 880 1360 990 1780 910 2150 780 NJ 780 2930J
preplace netloc rst_processing_system7_0_150M_interconnect_aresetn 1 5 3 1760J 880 NJ 880 2590
preplace netloc rst_processing_system7_0_150M_peripheral_aresetn 1 5 1 1740 470n
preplace netloc v_axi4s_vid_out_0_sof_state_out 1 5 3 1820 1220 NJ 1220 2550
preplace netloc v_tc_0_irq 1 6 2 2170 900 NJ
preplace netloc v_tc_1_irq 1 5 3 1770J 1210 NJ 1210 2610
preplace netloc xlconcat_0_dout 1 8 1 2970 530n
preplace netloc xlconstant_0_dout 1 9 1 NJ 1360
preplace netloc TMDS_1 1 0 2 NJ 1280 NJ
preplace netloc axi_gpio_0_GPIO2 1 9 1 NJ 760
preplace netloc axi_mem_intercon_M00_AXI 1 8 1 2930 470n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 3 1820 10 NJ 10 2610
preplace netloc axi_vdma_0_M_AXI_MM2S 1 7 1 2630 100n
preplace netloc axi_vdma_0_M_AXI_S2MM 1 7 1 2620 120n
preplace netloc axi_vdma_1_M_AXIS_MM2S 1 5 1 1780 290n
preplace netloc axi_vdma_1_M_AXI_MM2S 1 5 3 1790J 580 NJ 580 2540
preplace netloc axi_vdma_1_M_AXI_S2MM 1 5 3 NJ 590 NJ 590 2550
preplace netloc dvi2rgb_0_DDC 1 2 8 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ
preplace netloc dvi2rgb_0_RGB 1 2 1 760 1130n
preplace netloc processing_system7_0_DDR 1 9 1 NJ 390
preplace netloc processing_system7_0_FIXED_IO 1 9 1 NJ 410
preplace netloc processing_system7_0_IIC_0 1 9 1 NJ 450
preplace netloc processing_system7_0_M_AXI_GP0 1 3 7 980 250 NJ 250 1740J 220 2170J 310 NJ 310 NJ 310 3470
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 4 1 1320 130n
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 4 5 1380 770 NJ 770 NJ 770 NJ 770 NJ
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 4 3 1310 70 NJ 70 NJ
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 4 2 1340 970 NJ
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 4 1 1320 540n
preplace netloc processing_system7_0_axi_periph_M05_AXI 1 4 1 N 560
preplace netloc rgb_video_proc_0_y_out 1 3 1 990 1020n
preplace netloc sigma_delta_0_M_AXIS_MASK 1 6 1 2130 410n
preplace netloc sigma_delta_0_M_AXIS_VM 1 6 1 2120 90n
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 7 1 2540 1000n
preplace netloc v_tc_0_vtiming_out 1 6 1 2180 1030n
preplace netloc v_vid_in_axi4s_0_video_out 1 4 1 1310 580n
preplace netloc v_vid_in_axi4s_0_vtiming_out 1 4 1 N 1070
preplace netloc y_to_gs_rgb_0_y_out 1 8 1 N 1050
levelinfo -pg 1 0 200 590 880 1160 1570 1970 2360 2780 3210 3490
pagesize -pg 1 -db -bbox -sgen -90 0 3650 1420
",
   "Color Coded_ScaleFactor":"0.829612",
   "Color Coded_TopLeft":"1132,468",
   "Default View_Layers":"/processing_system7_0_FCLK_CLK2:true|/rst_processing_system7_0_150M_interconnect_aresetn:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_processing_system7_0_100M_interconnect_aresetn:true|/processing_system7_0_FCLK_CLK1:true|/rst_processing_system7_0_150M_peripheral_aresetn:true|/axi_vdma_0_mm2s_introut:true|/proc_sys_reset_0_peripheral_aresetn:true|/rst_processing_system7_0_100M_peripheral_aresetn:true|/dvi2rgb_0_PixelClk:true|/axi_dynclk_0_PXL_CLK_O:true|/axi_vdma_0_s2mm_introut:true|/processing_system7_0_FCLK_CLK0:true|/v_tc_1_irq:true|/v_tc_0_irq:true|/axi_gpio_video_ip2intc_irpt:true|/proc_sys_reset_0_peripheral_reset:true|",
   "Default View_ScaleFactor":"0.60073",
   "Default View_TopLeft":"776,514",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port group_1 -pg 1 -lvl 8 -x 3110 -y 840 -defaultsOSRD
preplace port group_2 -pg 1 -lvl 8 -x 3110 -y 1120 -defaultsOSRD
preplace port DDC -pg 1 -lvl 8 -x 3110 -y 860 -defaultsOSRD
preplace port TMDS -pg 1 -lvl 0 -x 0 -y 880 -defaultsOSRD
preplace port hdmi_hpd -pg 1 -lvl 8 -x 3110 -y 920 -defaultsOSRD
preplace portBus HDMI_OEN -pg 1 -lvl 8 -x 3110 -y 1240 -defaultsOSRD
preplace inst rgb2vga_0 -pg 1 -lvl 7 -x 2970 -y 1120 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir vid_in left -pinY vid_in 0L -pinDir PixelClk left -pinY PixelClk 20L
preplace inst axi_dynclk_0 -pg 1 -lvl 5 -x 2290 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 23 21 22 24 25} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir REF_CLK_I left -pinY REF_CLK_I 20L -pinDir PXL_CLK_O right -pinY PXL_CLK_O 60R -pinDir PXL_CLK_5X_O right -pinY PXL_CLK_5X_O 0R -pinDir LOCKED_O right -pinY LOCKED_O 20R -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 40L -pinDir s_axi_lite_aresetn left -pinY s_axi_lite_aresetn 60L
preplace inst axi_gpio_video -pg 1 -lvl 7 -x 2970 -y 920 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO2 left -pinY GPIO2 20L -pinDir GPIO2.gpio2_io_i left -pinY GPIO2.gpio2_io_i 40L -pinDir s_axi_aclk left -pinY s_axi_aclk 60L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 80L -pinDir ip2intc_irpt left -pinY ip2intc_irpt 100L
preplace inst axi_mem_intercon -pg 1 -lvl 2 -x 610 -y 160 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 60R -pinBusDir group_2 left -pinBusY group_2 0L -pinDir M00_AXI right -pinY M00_AXI 80R -pinDir ACLK left -pinY ACLK 20L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S01_ACLK left -pinY S01_ACLK 60L -pinDir M00_ACLK left -pinY M00_ACLK 80L
preplace inst axi_vdma_0 -pg 1 -lvl 5 -x 2290 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 40 37 36 38 35 39} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 0L -pinBusDir group_2 left -pinBusY group_2 20L -pinDir S_AXI_LITE left -pinY S_AXI_LITE 40L -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 100R -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 60L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 80L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 100L -pinDir m_axis_mm2s_aclk right -pinY m_axis_mm2s_aclk 160R -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 140L -pinDir s_axis_s2mm_aclk left -pinY s_axis_s2mm_aclk 120L -pinDir axi_resetn left -pinY axi_resetn 160L -pinBusDir mm2s_frame_ptr_out right -pinBusY mm2s_frame_ptr_out 120R -pinBusDir s2mm_frame_ptr_out right -pinBusY s2mm_frame_ptr_out 140R
preplace inst dvi2rgb_0 -pg 1 -lvl 2 -x 610 -y 880 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 19 18 17 20 21 22} -defaultsOSRD -pinDir TMDS left -pinY TMDS 0L -pinDir RGB right -pinY RGB 0R -pinDir DDC right -pinY DDC 20R -pinDir RefClk right -pinY RefClk 60R -pinDir aRst_n left -pinY aRst_n 20L -pinDir PixelClk right -pinY PixelClk 40R -pinDir aPixelClkLckd right -pinY aPixelClkLckd 80R -pinDir pLocked right -pinY pLocked 100R -pinDir pRst_n left -pinY pRst_n 40L
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 610 -y 640 -swap {9 1 8 3 4 2 5 0 6 7} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 120R -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in right -pinY aux_reset_in 100R -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 0R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 1230 -y 60 -swap {99 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 0 92 93 95 96 100 94 98 101 97} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 320R -pinDir SDIO_0 right -pinY SDIO_0 20R -pinDir USBIND_0 right -pinY USBIND_0 40R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 60R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 80R -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 180L -pinDir TTC0_WAVE0_OUT right -pinY TTC0_WAVE0_OUT 0R -pinDir TTC0_WAVE1_OUT right -pinY TTC0_WAVE1_OUT 100R -pinDir TTC0_WAVE2_OUT right -pinY TTC0_WAVE2_OUT 120R -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 240L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 260L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 300L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 240R -pinDir FCLK_CLK1 right -pinY FCLK_CLK1 300R -pinDir FCLK_CLK2 left -pinY FCLK_CLK2 320L -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 280L
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 4 -x 1750 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 94 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 59 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 112 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 77 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 137 130 138 131 139 132 140 133 141 134 142 135 143 136} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 60R -pinDir M01_AXI right -pinY M01_AXI 260R -pinDir M02_AXI right -pinY M02_AXI 220R -pinDir M03_AXI right -pinY M03_AXI 280R -pinDir M04_AXI right -pinY M04_AXI 240R -pinDir ACLK left -pinY ACLK 160L -pinDir ARESETN left -pinY ARESETN 20L -pinDir S00_ACLK left -pinY S00_ACLK 180L -pinDir S00_ARESETN left -pinY S00_ARESETN 40L -pinDir M00_ACLK left -pinY M00_ACLK 200L -pinDir M00_ARESETN left -pinY M00_ARESETN 60L -pinDir M01_ACLK left -pinY M01_ACLK 220L -pinDir M01_ARESETN left -pinY M01_ARESETN 80L -pinDir M02_ACLK left -pinY M02_ACLK 240L -pinDir M02_ARESETN left -pinY M02_ARESETN 100L -pinDir M03_ACLK left -pinY M03_ACLK 260L -pinDir M03_ARESETN left -pinY M03_ARESETN 120L -pinDir M04_ACLK left -pinY M04_ACLK 280L -pinDir M04_ARESETN left -pinY M04_ARESETN 140L
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -x 200 -y 360 -swap {0 9 2 3 4 5 6 7 1 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 280R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 60R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 80R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 260R
preplace inst rst_processing_system7_0_150M -pg 1 -lvl 1 -x 200 -y 160 -swap {0 1 8 3 4 5 2 6 7} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir slowest_sync_clk right -pinY slowest_sync_clk 20R -pinDir ext_reset_in right -pinY ext_reset_in 100R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -x 2630 -y 1080 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 24 25 32 26 27 28 29 30 31 22} -defaultsOSRD -pinDir video_in left -pinY video_in 0L -pinDir vtiming_in left -pinY vtiming_in 20L -pinDir vid_io_out right -pinY vid_io_out 40R -pinDir aclk left -pinY aclk 40L -pinDir aclken left -pinY aclken 100L -pinDir aresetn left -pinY aresetn 120L -pinDir fid left -pinY fid 140L -pinDir vid_io_out_ce left -pinY vid_io_out_ce 160L -pinDir vtg_ce right -pinY vtg_ce 60R -pinDir locked right -pinY locked 80R -pinDir overflow right -pinY overflow 100R -pinDir underflow right -pinY underflow 120R -pinBusDir fifo_read_level right -pinBusY fifo_read_level 140R -pinBusDir status right -pinBusY status 160R -pinDir sof_state_out left -pinY sof_state_out 80L
preplace inst v_tc_0 -pg 1 -lvl 5 -x 2290 -y 1060 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 27 25 28 30 34 31 26 32 33 29} -defaultsOSRD -pinDir ctrl left -pinY ctrl 0L -pinDir vtiming_out right -pinY vtiming_out 40R -pinDir clk right -pinY clk 60R -pinDir clken left -pinY clken 60L -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aclken left -pinY s_axi_aclken 80L -pinDir gen_clken left -pinY gen_clken 100L -pinDir sof_state right -pinY sof_state 100R -pinDir resetn left -pinY resetn 120L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir irq left -pinY irq 140L -pinDir fsync_in left -pinY fsync_in 160L -pinBusDir fsync_out right -pinBusY fsync_out 80R
preplace inst v_tc_1 -pg 1 -lvl 5 -x 2290 -y 620 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 27 23 22 24 25 26 28 29 30 31} -defaultsOSRD -pinDir ctrl left -pinY ctrl 0L -pinDir vtiming_in left -pinY vtiming_in 20L -pinDir clk left -pinY clk 140L -pinDir clken left -pinY clken 60L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aclken left -pinY s_axi_aclken 80L -pinDir det_clken left -pinY det_clken 100L -pinDir sof_state left -pinY sof_state 120L -pinBusDir intc_if right -pinBusY intc_if 0R -pinDir resetn left -pinY resetn 160L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 180L -pinDir irq left -pinY irq 200L
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 4 -x 1750 -y 600 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 30 23 22 21 24 25 27 28 29 26} -defaultsOSRD -pinDir video_out right -pinY video_out 0R -pinDir vtiming_out right -pinY vtiming_out 40R -pinDir vid_io_in left -pinY vid_io_in 0L -pinDir vid_io_in_clk left -pinY vid_io_in_clk 140L -pinDir vid_io_in_ce left -pinY vid_io_in_ce 60L -pinDir vid_io_in_reset left -pinY vid_io_in_reset 40L -pinDir aclk left -pinY aclk 20L -pinDir aclken left -pinY aclken 80L -pinDir aresetn left -pinY aresetn 100L -pinDir fid right -pinY fid 60R -pinDir overflow right -pinY overflow 80R -pinDir underflow right -pinY underflow 100R -pinDir axis_enable left -pinY axis_enable 120L
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 610 -y 460 -swap {1 4 2 3 0} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 20R -pinBusDir In2 right -pinBusY In2 80R -pinBusDir In3 right -pinBusY In3 40R -pinBusDir In4 right -pinBusY In4 60R -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 2970 -y 1240 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst rgb_video_proc_0 -pg 1 -lvl 3 -x 1230 -y 740 -defaultsOSRD -pinDir rgb_in left -pinY rgb_in 20L -pinDir rgb_out right -pinY rgb_out 0R -pinDir Rst_n left -pinY Rst_n 40L -pinDir PixelClk left -pinY PixelClk 60L
preplace netloc netgroup_1 1 3 5 1560J 880 NJ 880 NJ 880 2830J 840 NJ
preplace netloc netgroup_2 1 2 3 960 480 NJ 480 1960J
preplace netloc netgroup_3 1 1 1 N 160
preplace netloc netgroup_4 1 7 1 NJ 1120
preplace netloc netgroup_5 1 2 3 920 500 NJ 500 1980J
preplace netloc axi_dynclk_0_PXL_CLK_O 1 5 2 2480 1020 2770J
preplace netloc axi_gpio_video_ip2intc_irpt 1 2 5 880 1000 NJ 1000 NJ 1000 NJ 1000 2790J
preplace netloc dvi2rgb_0_PixelClk 1 2 3 780 880 1540 800 1980J
preplace netloc dvi2rgb_0_aPixelClkLckd 1 2 5 820 940 NJ 940 NJ 940 NJ 940 2850J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 980 660 1600J 820 2100J
preplace netloc proc_sys_reset_0_peripheral_reset 1 2 2 N 640 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 410 300 1000 460 1600 520 2060 960 NJ 960 2830J
preplace netloc processing_system7_0_FCLK_CLK1 1 1 4 430 320 980 440 1580 540 2040
preplace netloc processing_system7_0_FCLK_CLK2 1 2 1 800 380n
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 2 390 340 NJ
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 3 NJ 400 940J 520 1460
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 6 370 820 840J 860 1480 840 2080 980 NJ 980 2810J
preplace netloc v_axi4s_vid_out_0_sof_state_out 1 5 1 N 1160
preplace netloc v_tc_0_irq 1 2 3 860 1200 NJ 1200 NJ
preplace netloc v_tc_1_irq 1 2 3 900 680 1520J 860 2120J
preplace netloc xlconcat_0_dout 1 2 1 780 360n
preplace netloc xlconstant_0_dout 1 7 1 NJ 1240
preplace netloc TMDS_1 1 0 2 NJ 880 NJ
preplace netloc axi_gpio_0_GPIO2 1 7 1 NJ 920
preplace netloc axi_mem_intercon_M00_AXI 1 2 1 N 240
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 1 2460 460n
preplace netloc dvi2rgb_0_DDC 1 2 6 NJ 900 NJ 900 NJ 900 NJ 900 2850J 860 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 N 140
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 4 1 N 200
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 4 3 1900 920 NJ 920 NJ
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 4 1 1940 360n
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 4 1 2000 420n
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 4 1 1920 380n
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 6 1 N 1120
preplace netloc v_tc_0_vtiming_out 1 5 1 N 1100
preplace netloc v_vid_in_axi4s_0_video_out 1 4 1 2020 420n
preplace netloc v_vid_in_axi4s_0_vtiming_out 1 4 1 N 640
preplace netloc dvi2rgb_0_RGB 1 2 1 920 760n
preplace netloc rgb_video_proc_0_rgb_out 1 3 1 1500 600n
levelinfo -pg 1 0 200 610 1230 1750 2290 2630 2970 3110
pagesize -pg 1 -db -bbox -sgen -90 0 3270 1300
",
   "Grouping and No Loops_ScaleFactor":"0.367651",
   "Grouping and No Loops_TopLeft":"-90,-49",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/proc_sys_reset_0_peripheral_aresetn:false|/rst_processing_system7_0_100M_peripheral_aresetn:false|/axi_dynclk_0_PXL_CLK_O:false|/processing_system7_0_FCLK_RESET0_N:false|/v_tc_0_irq:false|/processing_system7_0_FCLK_CLK2:false|/dvi2rgb_0_PixelClk:false|/proc_sys_reset_0_peripheral_reset:false|/axi_gpio_video_ip2intc_irpt:false|/processing_system7_0_FCLK_CLK0:false|/axi_vdma_0_mm2s_introut:false|/axi_vdma_0_s2mm_introut:false|/v_tc_1_irq:false|/rst_processing_system7_0_150M_peripheral_aresetn:false|/processing_system7_0_FCLK_CLK1:false|/rst_processing_system7_0_150M_interconnect_aresetn:false|/rst_processing_system7_0_100M_interconnect_aresetn:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDC -pg 1 -lvl 9 -x 2410 -y 740 -defaultsOSRD
preplace port DDR -pg 1 -lvl 9 -x 2410 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 2410 -y 80 -defaultsOSRD
preplace port IIC_0 -pg 1 -lvl 9 -x 2410 -y 100 -defaultsOSRD
preplace port TMDS -pg 1 -lvl 0 -x -10 -y 580 -defaultsOSRD
preplace port hdmi_hpd -pg 1 -lvl 9 -x 2410 -y 340 -defaultsOSRD
preplace port port-id_vga_hs -pg 1 -lvl 9 -x 2410 -y 20 -defaultsOSRD
preplace port port-id_vga_vs -pg 1 -lvl 9 -x 2410 -y 40 -defaultsOSRD
preplace portBus vga_b -pg 1 -lvl 9 -x 2410 -y 120 -defaultsOSRD
preplace portBus vga_g -pg 1 -lvl 9 -x 2410 -y 140 -defaultsOSRD
preplace portBus vga_r -pg 1 -lvl 9 -x 2410 -y 160 -defaultsOSRD
preplace inst rgb2vga_0 -pg 1 -lvl 8 -x 2290 -y 460 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 4 -x 890 -y 160 -defaultsOSRD
preplace inst axi_gpio_video -pg 1 -lvl 7 -x 1968 -y 350 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 1300 -y 120 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -x 890 -y 300 -defaultsOSRD
preplace inst dvi2rgb_0 -pg 1 -lvl 1 -x 110 -y 580 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 1968 -y 110 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 3 -x 550 -y 410 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -x 1618 -y 460 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 4 -x 890 -y 680 -defaultsOSRD
preplace inst v_tc_1 -pg 1 -lvl 4 -x 890 -y 570 -defaultsOSRD
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 3 -x 550 -y 570 -defaultsOSRD
preplace inst axi_vdma_1 -pg 1 -lvl 4 -x 890 -y 450 -defaultsOSRD
preplace inst rgb_video_proc_0 -pg 1 -lvl 2 -x 310 -y 570 -defaultsOSRD
preplace inst y_to_gs_rgb_0 -pg 1 -lvl 7 -x 1968 -y 460 -defaultsOSRD
preplace inst frames_diff_0 -pg 1 -lvl 5 -x 1300 -y 450 -defaultsOSRD
preplace netloc axi_dynclk_0_PXL_CLK_O 1 4 12 1340 1120n NJ 1120n N 1120n N 1120n N 1120n N 1120n NJ 1120n 2680J 940n 3110 960n 3510 940n 3800 1080n NJ
preplace netloc axi_gpio_video_ip2intc_irpt 1 5 12 1730 1100n N 1100n N 1100n N 1100n N 1100n NJ 1100n 2660J 630n 3050J 590n NJ 590n NJ 590n 4010J 440n 4320
preplace netloc axi_vdma_0_mm2s_introut 1 4 1 N 750n
preplace netloc axi_vdma_0_s2mm_frame_ptr_out 1 5 8 NJ 730n N 730n N 730n N 730n N 730n 2060J 560n 2560J 150n 3050
preplace netloc axi_vdma_0_s2mm_introut 1 4 1 N 770n
preplace netloc dvi2rgb_0_PixelClk 1 1 12 390 730n 760 730n 990 570n 1280J 580n NJ 580n N 580n N 580n N 580n N 580n 2050J 550n 2550J 140n 3010J
preplace netloc dvi2rgb_0_aPixelClkLckd 1 1 16 390 1080n 750 1110n NJ 1110n NJ 1110n NJ 1110n N 1110n N 1110n N 1110n N 1110n NJ 1110n 2670J 930n 3100J 640n NJ 640n NJ 640n NJ 640n 4310
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 11 740 560n NJ 560n 1300J 570n NJ 570n N 570n N 570n N 570n N 570n 2030J 540n 2540J 130n 3070J
preplace netloc proc_sys_reset_0_peripheral_reset 1 2 2 750 670n NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 16 30 940n NJ 940n NJ 940n NJ 940n 1280 850n NJ 850n N 850n N 850n N 850n N 850n 2060 950n 2600 610n 3060 600n NJ 600n NJ 600n 4020J
preplace netloc processing_system7_0_FCLK_CLK1 1 3 10 1000 550n 1290 360n 1730 740n N 740n N 740n N 740n N 740n 2050 920n 2620 620n 3030J
preplace netloc processing_system7_0_FCLK_CLK2 1 1 11 390 1090n NJ 1090n NJ 1090n NJ 1090n NJ 1090n N 1090n N 1090n N 1090n N 1090n NJ 1090n 2550
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 12 20 920n 380 740n NJ 740n 970J 830n 1310 840n NJ 840n N 840n N 840n N 840n N 840n 2040J 930n 2530
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 11 NJ 1060n NJ 1060n NJ 1060n 1280J 1070n 1690J 1080n N 1080n N 1080n N 1080n N 1080n NJ 1080n 2640
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 15 380 1070n NJ 1070n NJ 1070n 1320 1060n NJ 1060n N 1060n N 1060n N 1060n N 1060n NJ 1060n 2630 950n 3070 610n NJ 610n NJ 610n 4030J
preplace netloc rst_processing_system7_0_150M_interconnect_aresetn 1 4 1 1590 230n
preplace netloc rst_processing_system7_0_150M_peripheral_aresetn 1 4 1 1580 210n
preplace netloc v_axi4s_vid_out_0_sof_state_out 1 12 3 3130 950n 3500J 680n 3800
preplace netloc v_tc_0_irq 1 5 9 1700 1130n N 1130n N 1130n N 1130n N 1130n NJ 1130n 2690J 960n 3120J 940n 3490
preplace netloc v_tc_1_irq 1 5 9 1720 1070n N 1070n N 1070n N 1070n N 1070n NJ 1070n 2650J 600n 3010J 370n 3500
preplace netloc xlconcat_0_dout 1 10 1 2070 780n
preplace netloc xlconstant_0_dout 1 16 1 NJ 1230n
preplace netloc TMDS_1 1 0 1 NJ 580
preplace netloc axi_gpio_0_GPIO2 1 7 2 NJ 340 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 5 2 N 120 N
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 1050 120n
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 1040 100n
preplace netloc axi_vdma_1_M_AXI_MM2S 1 4 1 1060 140n
preplace netloc dvi2rgb_0_DDC 1 1 8 210 740 NJ 740 NJ 740 NJ 740 NJ 740 N 740 NJ 740 NJ
preplace netloc dvi2rgb_0_RGB 1 1 1 N 570
preplace netloc processing_system7_0_DDR 1 7 2 NJ 60 NJ
preplace netloc processing_system7_0_FIXED_IO 1 7 2 NJ 80 NJ
preplace netloc processing_system7_0_IIC_0 1 7 2 NJ 100 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 6 410 220 NJ 220 NJ 220 NJ 220 N 220 2190
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 3 1 690J 160n
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 3 4 NJ 380 NJ 380 NJ 380 1740
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 3 1 700 290n
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 3 1 730J 420n
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 3 1 720 440n
preplace netloc processing_system7_0_axi_periph_M05_AXI 1 3 1 740 450n
preplace netloc rgb_video_proc_0_y_out 1 2 1 N 570
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 6 1 N 460
preplace netloc v_tc_0_vtiming_out 1 4 2 N 680 1440
preplace netloc v_vid_in_axi4s_0_video_out 1 3 1 710 310n
preplace netloc v_vid_in_axi4s_0_vtiming_out 1 3 1 N 580
preplace netloc y_to_gs_rgb_0_y_out 1 7 1 NJ 460
preplace netloc axi_vdma_1_M_AXIS_MM2S 1 4 1 N 460
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 1 1070 320n
preplace netloc frames_diff_0_M00_AXIS 1 5 1 N 450
levelinfo -pg 1 -10 110 310 550 890 1300 1618 1968 2290 2410
pagesize -pg 1 -db -bbox -sgen -100 0 2530 1210
",
   "Interfaces View_ScaleFactor":"0.816536",
   "Interfaces View_TopLeft":"476,127",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/axi_vdma_0_s2mm_introut:true|/axi_vdma_0_mm2s_introut:true|/processing_system7_0_FCLK_CLK0:true|/processing_system7_0_FCLK_CLK2:true|/dvi2rgb_0_PixelClk:true|/proc_sys_reset_0_peripheral_reset:true|/v_tc_0_irq:true|/processing_system7_0_FCLK_CLK1:true|/proc_sys_reset_0_peripheral_aresetn:true|/v_tc_1_irq:true|/rst_processing_system7_0_150M_interconnect_aresetn:true|/rst_processing_system7_0_100M_peripheral_aresetn:true|/rst_processing_system7_0_150M_peripheral_aresetn:true|/axi_dynclk_0_PXL_CLK_O:true|/rst_processing_system7_0_100M_interconnect_aresetn:true|/axi_gpio_video_ip2intc_irpt:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDC -pg 1 -lvl 8 -x 2910 -y 1180 -defaultsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2910 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2910 -y 80 -defaultsOSRD
preplace port IIC_0 -pg 1 -lvl 8 -x 2910 -y 100 -defaultsOSRD
preplace port TMDS -pg 1 -lvl 0 -x 0 -y 1040 -defaultsOSRD
preplace port hdmi_hpd -pg 1 -lvl 8 -x 2910 -y 560 -defaultsOSRD
preplace port port-id_vga_hs -pg 1 -lvl 8 -x 2910 -y 860 -defaultsOSRD
preplace port port-id_vga_vs -pg 1 -lvl 8 -x 2910 -y 880 -defaultsOSRD
preplace portBus vga_b -pg 1 -lvl 8 -x 2910 -y 840 -defaultsOSRD
preplace portBus vga_g -pg 1 -lvl 8 -x 2910 -y 820 -defaultsOSRD
preplace portBus vga_r -pg 1 -lvl 8 -x 2910 -y 800 -defaultsOSRD
preplace portBus HDMI_OEN -pg 1 -lvl 8 -x 2910 -y 1240 -defaultsOSRD
preplace inst rgb2vga_0 -pg 1 -lvl 7 -x 2660 -y 800 -defaultsOSRD -pinDir vid_in left -pinY vid_in 0L -pinDir PixelClk left -pinY PixelClk 20L -pinBusDir vga_pRed right -pinBusY vga_pRed 0R -pinBusDir vga_pGreen right -pinBusY vga_pGreen 20R -pinBusDir vga_pBlue right -pinBusY vga_pBlue 40R -pinDir vga_pHSync right -pinY vga_pHSync 60R -pinDir vga_pVSync right -pinY vga_pVSync 80R
preplace inst axi_dynclk_0 -pg 1 -lvl 5 -x 1740 -y 1060 -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir REF_CLK_I left -pinY REF_CLK_I 20L -pinDir PXL_CLK_O right -pinY PXL_CLK_O 0R -pinDir PXL_CLK_5X_O right -pinY PXL_CLK_5X_O 20R -pinDir LOCKED_O right -pinY LOCKED_O 40R -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 40L -pinDir s_axi_lite_aresetn left -pinY s_axi_lite_aresetn 60L
preplace inst axi_gpio_video -pg 1 -lvl 7 -x 2660 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 23} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 160R -pinDir GPIO2 left -pinY GPIO2 160L -pinDir GPIO2.gpio2_io_i left -pinY GPIO2.gpio2_io_i 180L -pinDir s_axi_aclk left -pinY s_axi_aclk 200L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 300L -pinDir ip2intc_irpt left -pinY ip2intc_irpt 220L
preplace inst axi_mem_intercon -pg 1 -lvl 6 -x 2200 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 77 73 76 71 75 74 72} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 40L -pinDir ARESETN left -pinY ARESETN 180L -pinDir S00_ACLK left -pinY S00_ACLK 100L -pinDir S00_ARESETN left -pinY S00_ARESETN 160L -pinDir S01_ACLK left -pinY S01_ACLK 60L -pinDir S01_ARESETN left -pinY S01_ARESETN 140L -pinDir M00_ACLK left -pinY M00_ACLK 120L -pinDir M00_ARESETN left -pinY M00_ARESETN 80L
preplace inst axi_vdma_0 -pg 1 -lvl 5 -x 1740 -y 480 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 17 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 66 71 65 67 63 69 70 68 64} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 20L -pinDir M_AXI_MM2S right -pinY M_AXI_MM2S 20R -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 0R -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 40R -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 40L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 60L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 120L -pinDir m_axis_mm2s_aclk right -pinY m_axis_mm2s_aclk 140R -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 100L -pinDir s_axis_s2mm_aclk left -pinY s_axis_s2mm_aclk 140L -pinDir axi_resetn left -pinY axi_resetn 80L -pinBusDir mm2s_frame_ptr_out right -pinBusY mm2s_frame_ptr_out 100R -pinBusDir s2mm_frame_ptr_out right -pinBusY s2mm_frame_ptr_out 120R -pinDir mm2s_introut right -pinY mm2s_introut 80R -pinDir s2mm_introut right -pinY s2mm_introut 60R
preplace inst dvi2rgb_0 -pg 1 -lvl 2 -x 570 -y 1040 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 20 18 19 17 21 22} -defaultsOSRD -pinDir TMDS left -pinY TMDS 0L -pinDir RGB right -pinY RGB 0R -pinDir DDC right -pinY DDC 140R -pinDir RefClk right -pinY RefClk 200R -pinDir aRst_n left -pinY aRst_n 20L -pinDir PixelClk right -pinY PixelClk 180R -pinDir aPixelClkLckd right -pinY aPixelClkLckd 160R -pinDir pLocked right -pinY pLocked 220R -pinDir pRst_n left -pinY pRst_n 40L
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 570 -y 820 -swap {8 1 0 3 4 2 7 5 6 9} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 100R -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in right -pinY aux_reset_in 0R -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 80R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 120R
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 2660 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 126 125 130 127 124 129 128} -defaultsOSRD -pinDir DDR right -pinY DDR 0R -pinDir FIXED_IO right -pinY FIXED_IO 20R -pinDir IIC_0 right -pinY IIC_0 40R -pinDir SDIO_0 right -pinY SDIO_0 60R -pinDir USBIND_0 right -pinY USBIND_0 80R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 100R -pinDir M_AXI_GP0 left -pinY M_AXI_GP0 0L -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 80L -pinDir TTC0_WAVE0_OUT right -pinY TTC0_WAVE0_OUT 120R -pinDir TTC0_WAVE1_OUT right -pinY TTC0_WAVE1_OUT 140R -pinDir TTC0_WAVE2_OUT right -pinY TTC0_WAVE2_OUT 160R -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 160L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 120L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 240L -pinDir FCLK_CLK0 left -pinY FCLK_CLK0 180L -pinDir FCLK_CLK1 left -pinY FCLK_CLK1 100L -pinDir FCLK_CLK2 left -pinY FCLK_CLK2 220L -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 200L
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 4 -x 1210 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 94 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 39 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 59 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 112 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 77 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 137 131 138 132 139 133 140 134 141 135 142 136 143} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 0R -pinDir M00_AXI right -pinY M00_AXI 660R -pinDir M01_AXI right -pinY M01_AXI 340R -pinDir M02_AXI right -pinY M02_AXI 440R -pinDir M03_AXI right -pinY M03_AXI 680R -pinDir M04_AXI right -pinY M04_AXI 640R -pinDir ACLK left -pinY ACLK 420L -pinDir ARESETN left -pinY ARESETN 560L -pinDir S00_ACLK left -pinY S00_ACLK 440L -pinDir S00_ARESETN left -pinY S00_ARESETN 580L -pinDir M00_ACLK left -pinY M00_ACLK 460L -pinDir M00_ARESETN left -pinY M00_ARESETN 600L -pinDir M01_ACLK left -pinY M01_ACLK 480L -pinDir M01_ARESETN left -pinY M01_ARESETN 620L -pinDir M02_ACLK left -pinY M02_ACLK 500L -pinDir M02_ARESETN left -pinY M02_ARESETN 640L -pinDir M03_ACLK left -pinY M03_ACLK 520L -pinDir M03_ARESETN left -pinY M03_ARESETN 660L -pinDir M04_ACLK left -pinY M04_ACLK 540L -pinDir M04_ARESETN left -pinY M04_ARESETN 680L
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -x 200 -y 700 -swap {0 1 2 3 4 6 7 8 5 9} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 20R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 60R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 80R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 120R
preplace inst rst_processing_system7_0_150M -pg 1 -lvl 5 -x 1740 -y 260 -swap {4 3 0 1 2 5 6 9 8 7} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 80L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 40R
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -x 2200 -y 800 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 25 21 22 23 24 26 27 28 29 30 31 32} -defaultsOSRD -pinDir video_in left -pinY video_in 0L -pinDir vtiming_in left -pinY vtiming_in 200L -pinDir vid_io_out right -pinY vid_io_out 0R -pinDir aclk left -pinY aclk 300L -pinDir aclken left -pinY aclken 220L -pinDir aresetn left -pinY aresetn 240L -pinDir fid left -pinY fid 260L -pinDir vid_io_out_ce left -pinY vid_io_out_ce 280L -pinDir vtg_ce right -pinY vtg_ce 20R -pinDir locked right -pinY locked 40R -pinDir overflow right -pinY overflow 60R -pinDir underflow right -pinY underflow 80R -pinBusDir fifo_read_level right -pinBusY fifo_read_level 100R -pinBusDir status right -pinBusY status 120R -pinDir sof_state_out left -pinY sof_state_out 320L
preplace inst v_tc_0 -pg 1 -lvl 5 -x 1740 -y 1240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 27 25 28 30 32 31 26 29 33 34} -defaultsOSRD -pinDir ctrl left -pinY ctrl 0L -pinDir vtiming_out right -pinY vtiming_out 0R -pinDir clk right -pinY clk 20R -pinDir clken left -pinY clken 60L -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aclken left -pinY s_axi_aclken 80L -pinDir gen_clken left -pinY gen_clken 100L -pinDir sof_state right -pinY sof_state 60R -pinDir resetn left -pinY resetn 120L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir irq right -pinY irq 40R -pinDir fsync_in left -pinY fsync_in 140L -pinBusDir fsync_out right -pinBusY fsync_out 80R
preplace inst v_tc_1 -pg 1 -lvl 5 -x 1740 -y 740 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 26 22 24 23 25 29 31 30 27 28} -defaultsOSRD -pinDir ctrl left -pinY ctrl 0L -pinDir vtiming_in left -pinY vtiming_in 20L -pinDir clk left -pinY clk 120L -pinDir clken left -pinY clken 40L -pinDir s_axi_aclk left -pinY s_axi_aclk 80L -pinDir s_axi_aclken left -pinY s_axi_aclken 60L -pinDir det_clken left -pinY det_clken 100L -pinDir sof_state left -pinY sof_state 160L -pinBusDir intc_if right -pinBusY intc_if 20R -pinDir resetn left -pinY resetn 180L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 140L -pinDir irq right -pinY irq 0R
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 4 -x 1210 -y 940 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22 24 25 26 27 28 29 30} -defaultsOSRD -pinDir video_out right -pinY video_out 0R -pinDir vtiming_out right -pinY vtiming_out 20R -pinDir vid_io_in left -pinY vid_io_in 0L -pinDir vid_io_in_clk left -pinY vid_io_in_clk 20L -pinDir vid_io_in_ce left -pinY vid_io_in_ce 60L -pinDir vid_io_in_reset left -pinY vid_io_in_reset 40L -pinDir aclk right -pinY aclk 40R -pinDir aclken left -pinY aclken 80L -pinDir aresetn left -pinY aresetn 100L -pinDir fid right -pinY fid 60R -pinDir overflow right -pinY overflow 80R -pinDir underflow right -pinY underflow 100R -pinDir axis_enable left -pinY axis_enable 120L
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 2200 -y 480 -swap {0 1 3 2 5 4} -defaultsOSRD -pinBusDir In0 left -pinBusY In0 60L -pinBusDir In1 left -pinBusY In1 80L -pinBusDir In2 left -pinBusY In2 140L -pinBusDir In3 left -pinBusY In3 120L -pinBusDir In4 right -pinBusY In4 140R -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 2660 -y 1240 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst rgb_video_proc_0 -pg 1 -lvl 3 -x 900 -y 940 -defaultsOSRD -pinDir rgb_in left -pinY rgb_in 100L -pinDir rgb_out right -pinY rgb_out 0R -pinDir Rst_n left -pinY Rst_n 120L -pinDir PixelClk left -pinY PixelClk 140L
preplace netloc axi_dynclk_0_PXL_CLK_O 1 5 2 1930 740 2390J
preplace netloc axi_gpio_video_ip2intc_irpt 1 6 1 N 620
preplace netloc axi_vdma_0_mm2s_introut 1 5 1 N 560
preplace netloc axi_vdma_0_s2mm_introut 1 5 1 N 540
preplace netloc dvi2rgb_0_PixelClk 1 2 3 780 820 1020 860 N
preplace netloc dvi2rgb_0_aPixelClkLckd 1 2 5 740 840 NJ 840 1440J 680 NJ 680 2430
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 760 1140 NJ 1140 1540
preplace netloc proc_sys_reset_0_peripheral_reset 1 2 2 NJ 860 1000
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 NJ 700 NJ 700 1040 820 1500 420 NJ 420 2390
preplace netloc processing_system7_0_FCLK_CLK1 1 4 3 1380 180 2010 80 2350
preplace netloc processing_system7_0_FCLK_CLK2 1 2 5 800J 1160 NJ 1160 1560J 1000 1990J 720 2410
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 6 390 720 NJ 720 1020J 800 1360 200 1990J 380 2350
preplace netloc rgb2vga_0_vga_pBlue 1 7 1 NJ 840
preplace netloc rgb2vga_0_vga_pGreen 1 7 1 NJ 820
preplace netloc rgb2vga_0_vga_pHSync 1 7 1 NJ 860
preplace netloc rgb2vga_0_vga_pRed 1 7 1 NJ 800
preplace netloc rgb2vga_0_vga_pVSync 1 7 1 NJ 880
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 3 NJ 740 NJ 740 1000
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 6 370 760 NJ 760 1060 880 1520 980 1970J 700 NJ
preplace netloc rst_processing_system7_0_150M_interconnect_aresetn 1 5 1 N 320
preplace netloc rst_processing_system7_0_150M_peripheral_aresetn 1 5 1 2030 220n
preplace netloc v_axi4s_vid_out_0_sof_state_out 1 5 1 2050 1120n
preplace netloc v_tc_0_irq 1 5 1 2010 620n
preplace netloc v_tc_1_irq 1 5 1 1910 600n
preplace netloc xlconcat_0_dout 1 6 1 2370 300n
preplace netloc xlconstant_0_dout 1 7 1 NJ 1240
preplace netloc TMDS_1 1 0 2 NJ 1040 NJ
preplace netloc axi_gpio_0_GPIO2 1 7 1 NJ 560
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 N 140
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 1 1950 520n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 5 1 1950 160n
preplace netloc axi_vdma_0_M_AXI_S2MM 1 5 1 1910 140n
preplace netloc dvi2rgb_0_DDC 1 2 6 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ
preplace netloc processing_system7_0_DDR 1 7 1 NJ 60
preplace netloc processing_system7_0_FIXED_IO 1 7 1 NJ 80
preplace netloc processing_system7_0_IIC_0 1 7 1 NJ 100
preplace netloc processing_system7_0_M_AXI_GP0 1 4 3 N 60 NJ 60 NJ
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 4 1 1460 720n
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 4 3 N 400 NJ 400 NJ
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 4 1 N 500
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 4 1 1420 740n
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 4 1 1480 700n
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 6 1 N 800
preplace netloc v_tc_0_vtiming_out 1 5 1 2030 1000n
preplace netloc v_vid_in_axi4s_0_video_out 1 4 1 1400 520n
preplace netloc v_vid_in_axi4s_0_vtiming_out 1 4 1 1480 760n
preplace netloc dvi2rgb_0_RGB 1 2 1 N 1040
preplace netloc rgb_video_proc_0_rgb_out 1 3 1 N 940
levelinfo -pg 1 0 200 570 900 1210 1740 2200 2660 2910
pagesize -pg 1 -db -bbox -sgen -90 0 3070 1440
",
   "No Loops_ScaleFactor":"0.357639",
   "No Loops_TopLeft":"-238,0",
   "Reduced Jogs_Layers":"/proc_sys_reset_0_peripheral_aresetn:true|/rst_processing_system7_0_100M_peripheral_aresetn:true|/axi_dynclk_0_PXL_CLK_O:true|/processing_system7_0_FCLK_RESET0_N:true|/v_tc_0_irq:true|/processing_system7_0_FCLK_CLK2:true|/dvi2rgb_0_PixelClk:true|/proc_sys_reset_0_peripheral_reset:true|/axi_gpio_video_ip2intc_irpt:true|/processing_system7_0_FCLK_CLK0:true|/axi_vdma_0_mm2s_introut:true|/axi_vdma_0_s2mm_introut:true|/v_tc_1_irq:true|/rst_processing_system7_0_150M_peripheral_aresetn:true|/processing_system7_0_FCLK_CLK1:true|/rst_processing_system7_0_150M_interconnect_aresetn:true|/rst_processing_system7_0_100M_interconnect_aresetn:true|",
   "Reduced Jogs_ScaleFactor":"0.34876",
   "Reduced Jogs_TopLeft":"-367,0",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDC -pg 1 -lvl 9 -x 3520 -y 20 -defaultsOSRD
preplace port DDR -pg 1 -lvl 9 -x 3520 -y 180 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 3520 -y 200 -defaultsOSRD
preplace port IIC_0 -pg 1 -lvl 9 -x 3520 -y 220 -defaultsOSRD
preplace port TMDS -pg 1 -lvl 0 -x -50 -y 200 -defaultsOSRD
preplace port hdmi_hpd -pg 1 -lvl 9 -x 3520 -y 60 -defaultsOSRD
preplace port port-id_vga_hs -pg 1 -lvl 9 -x 3520 -y 140 -defaultsOSRD
preplace port port-id_vga_vs -pg 1 -lvl 9 -x 3520 -y 160 -defaultsOSRD
preplace portBus HDMI_OEN -pg 1 -lvl 9 -x 3520 -y 1020 -defaultsOSRD
preplace portBus vga_b -pg 1 -lvl 9 -x 3520 -y 120 -defaultsOSRD
preplace portBus vga_g -pg 1 -lvl 9 -x 3520 -y 100 -defaultsOSRD
preplace portBus vga_r -pg 1 -lvl 9 -x 3520 -y 80 -defaultsOSRD
preplace inst axi_gpio_video -pg 1 -lvl 8 -x 3130 -y 570 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22 24} -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -x 2350 -y 330 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -x 1350 -y 410 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 530 -y 450 -swap {0 2 1 3 4 6 7 5 8 9} -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -x 3130 -y 310 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 23 17 18 19 20 21 22 32 24 25 26 27 28 29 30 31 43 33 34 35 36 37 38 39 40 41 42 0 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 128 129 130 124 125 126 122 121 127 123} -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 3 -x 910 -y 330 -defaultsOSRD
preplace inst rgb2vga_0 -pg 1 -lvl 8 -x 3130 -y 880 -defaultsOSRD
preplace inst rgb_video_proc_0 -pg 1 -lvl 2 -x 530 -y 610 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 2 -x 530 -y 250 -swap {0 4 1 2 3 6 7 8 5 9} -defaultsOSRD
preplace inst rst_processing_system7_0_150M -pg 1 -lvl 5 -x 1920 -y 330 -swap {4 0 1 2 3 5 6 7 9 8} -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -x 2350 -y 930 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 4 -x 1350 -y 980 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 27 25 28 29 30 31 26 32 33 34} -defaultsOSRD
preplace inst v_tc_1 -pg 1 -lvl 5 -x 1920 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 27 23 22 24 25 26 28 29 30 31} -defaultsOSRD
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 3 -x 910 -y 680 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 30 23 22 21 24 25 27 28 29 26} -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 2350 -y 640 -swap {1 0 3 2 4 5} -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 8 -x 3130 -y 1020 -defaultsOSRD
preplace inst dvi2rgb_0 -pg 1 -lvl 1 -x 150 -y 260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 20 19 21 22} -defaultsOSRD
preplace inst axi_vdma_1 -pg 1 -lvl 4 -x 1350 -y 690 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 4 -x 1350 -y 1200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 23 21 22 24 25} -defaultsOSRD
preplace inst sigma_delta_0 -pg 1 -lvl 5 -x 1920 -y 860 -defaultsOSRD
preplace inst y_to_gs_rgb_0 -pg 1 -lvl 7 -x 2680 -y 870 -defaultsOSRD
preplace netloc Net 1 4 2 1720 170 2140
preplace netloc axi_dynclk_0_LOCKED_O 1 4 3 1710 1050 2110 790 2520
preplace netloc axi_dynclk_0_PXL_CLK_O 1 3 5 1170 830 1700 1060 2140 800 2510 950 2800
preplace netloc axi_gpio_video_ip2intc_irpt 1 5 4 2130 740 N 740 N 740 3360
preplace netloc axi_vdma_0_mm2s_introut 1 4 2 1580 190 2110
preplace netloc axi_vdma_0_s2mm_introut 1 4 2 1560 160 2120
preplace netloc axi_vdma_1_mm2s_frame_ptr_out 1 3 2 1160 250 1540
preplace netloc axi_vdma_1_s2mm_frame_ptr_out 1 3 2 1170 260 1530
preplace netloc dvi2rgb_0_PixelClk 1 1 4 280 150 720 90 1130 100 1610
preplace netloc dvi2rgb_0_aPixelClkLckd 1 1 8 290 40 N 40 N 40 N 40 N 40 NJ 40 N 40 3410
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 310 350 700 60 N 60 1640
preplace netloc proc_sys_reset_0_peripheral_reset 1 2 1 710 410n
preplace netloc processing_system7_0_FCLK_CLK0 1 1 8 310J 140 730J 100 1110 110 1620 100 N 100 NJ 100 2790 120 3380
preplace netloc processing_system7_0_FCLK_CLK1 1 2 7 750 550 1130 240 1660 150 2150 90 N 90 2810 130 3360
preplace netloc processing_system7_0_FCLK_CLK2 1 0 9 -20 50 N 50 NJ 50 N 50 N 50 N 50 NJ 50 N 50 3400
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 8 300 70 NJ 70 N 70 1690 60 N 60 NJ 60 N 60 3390
preplace netloc rgb2vga_0_vga_pBlue 1 8 1 3470 120n
preplace netloc rgb2vga_0_vga_pGreen 1 8 1 3450 100n
preplace netloc rgb2vga_0_vga_pHSync 1 8 1 3490 140n
preplace netloc rgb2vga_0_vga_pRed 1 8 1 3430 80n
preplace netloc rgb2vga_0_vga_pVSync 1 8 1 3500 160n
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 2 1 NJ 210
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 0 8 -10 130 N 130 740J 110 1070 130 1680 120 N 120 NJ 120 2780
preplace netloc rst_processing_system7_0_150M_interconnect_aresetn 1 5 1 2100 280n
preplace netloc v_axi4s_vid_out_0_sof_state_out 1 3 4 1140 90 N 90 2090 70 2500
preplace netloc v_tc_0_irq 1 4 2 1540 1040 2100
preplace netloc v_tc_1_irq 1 5 1 2100 570n
preplace netloc xlconcat_0_dout 1 6 2 2530 350 N
preplace netloc xlconstant_0_dout 1 8 1 N 1020
preplace netloc TMDS_1 1 0 1 -30J 200n
preplace netloc axi_gpio_0_GPIO2 1 8 1 3420 60n
preplace netloc axi_mem_intercon_M00_AXI 1 6 2 2530 290 N
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 1 1590 390n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 2 1570 200 N
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 2 1550 180 N
preplace netloc axi_vdma_1_M_AXIS_MM2S 1 4 1 1550 670n
preplace netloc axi_vdma_1_M_AXI_MM2S 1 4 2 1600 220 N
preplace netloc axi_vdma_1_M_AXI_S2MM 1 4 2 1670 230 2130
preplace netloc dvi2rgb_0_DDC 1 1 8 260 20 NJ 20 N 20 N 20 N 20 NJ 20 N 20 N
preplace netloc dvi2rgb_0_RGB 1 1 1 270 220n
preplace netloc processing_system7_0_DDR 1 8 1 3440 180n
preplace netloc processing_system7_0_FIXED_IO 1 8 1 3460 200n
preplace netloc processing_system7_0_IIC_0 1 8 1 3480 220n
preplace netloc processing_system7_0_M_AXI_GP0 1 2 7 750 80 N 80 N 80 N 80 N 80 N 80 3370
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 3 1 1090 280n
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 3 5 1120 120 1630 110 N 110 N 110 2800
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 3 1 N 320
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 3 1 1080 340n
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 3 2 1060 560 1650
preplace netloc processing_system7_0_axi_periph_M05_AXI 1 3 1 1100 380n
preplace netloc rgb_video_proc_0_y_out 1 2 1 N 610
preplace netloc sigma_delta_0_M_AXIS_MASK 1 5 1 N 870
preplace netloc sigma_delta_0_M_AXIS_VM 1 3 3 1150 210 N 210 2090
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 6 1 2530 850n
preplace netloc v_tc_0_vtiming_out 1 4 2 1640 1030 2130
preplace netloc v_vid_in_axi4s_0_video_out 1 3 1 N 640
preplace netloc v_vid_in_axi4s_0_vtiming_out 1 3 2 1060 820 1690
preplace netloc y_to_gs_rgb_0_y_out 1 7 1 N 870
levelinfo -pg 1 -50 150 530 910 1350 1920 2350 2680 3130 3520
pagesize -pg 1 -db -bbox -sgen -140 0 3680 1290
"
}
{
   "da_clkrst_cnt":"4"
}
