Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Sep 18 13:55:12 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_test_timing_summary_routed.rpt -rpx ADC_test_timing_summary_routed.rpx
| Design       : ADC_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: AD9783_inst0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: AD9783_inst0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: AD9783_inst0/spi_data_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: AD9783_inst0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: AD9783_inst0/spi_data_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: AD9783_inst0/spi_trigger_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: ADC/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ADC/hzClk/div_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC/spi_trigger_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 259 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.327        0.000                      0                  616        0.056        0.000                      0                  616       -0.350       -0.350                       1                   418  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_trigger_reg_n_0                 {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2                             {0.000 2.500}        5.000           200.000         
  MMCME2_BASE_inst_n_2_1                           {0.000 2.500}        5.000           200.000         
    DCI1_out_p                                     {0.000 2.500}        5.000           200.000         
  clk200_int                                       {0.000 2.500}        5.000           200.000         
  clkDLYi                                          {0.625 3.125}        5.000           200.000         
  clkENC_int                                       {0.000 5.000}        10.000          100.000         
  clkFB                                            {0.000 5.000}        10.000          100.000         
  clkFB_1                                          {0.000 5.000}        10.000          100.000         
  clkFB_2                                          {0.000 5.000}        10.000          100.000         
  clk_div_int                                      {0.000 5.000}        10.000          100.000         
  clk_int                                          {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                      6.328        0.000                      0                  246        0.141        0.000                      0                  246        3.000        0.000                       0                   242  
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        6.807        0.000                      0                   31        0.198        0.000                      0                   31        4.600        0.000                       0                    18  
  AD9783_inst1/spi_trigger_reg_n_0                                                                                                                                                                   4.600        0.000                       0                     5  
  MMCME2_BASE_inst_n_2                                   2.019        0.000                      0                   32        0.362        0.000                      0                   32        2.150        0.000                       0                    51  
  MMCME2_BASE_inst_n_2_1                                 1.956        0.000                      0                   32        0.309        0.000                      0                   32        2.150        0.000                       0                    51  
  clk200_int                                                                                                                                                                                         0.264        0.000                       0                     4  
  clkDLYi                                                                                                                                                                                            3.400        0.000                       0                     3  
  clkENC_int                                                                                                                                                                                         8.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                              8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkFB_2                                                                                                                                                                                            8.751        0.000                       0                     2  
  clk_div_int                                            6.565        0.000                      0                   13        0.181        0.000                      0                   13        4.600        0.000                       0                    15  
  clk_int                                                                                                                                                                                           -0.350       -0.350                       1                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  clk                                                    7.959        0.000                      0                    6        0.501        0.000                      0                    6  
AD9783_inst1/spi_trigger_reg_n_0                 clk                                                    3.510        0.000                      0                    1        0.340        0.000                      0                    1  
clk_div_int                                      clk                                                    1.787        0.000                      0                   72        1.620        0.000                      0                   72  
clk                                              AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        7.438        0.000                      0                    1        0.641        0.000                      0                    1  
AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        2.869        0.000                      0                   18        0.353        0.000                      0                   18  
clk                                              MMCME2_BASE_inst_n_2                                   1.327        0.000                      0                   32        0.089        0.000                      0                   32  
clk                                              MMCME2_BASE_inst_n_2_1                                 1.480        0.000                      0                   32        0.056        0.000                      0                   32  
clk                                              clk_div_int                                            5.675        0.000                      0                   13        0.063        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        3.255        0.000                      0                    4        5.260        0.000                      0                    4  
**async_default**                                clk                                              AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        7.283        0.000                      0                   17        0.374        0.000                      0                   17  
**async_default**                                clk                                              AD9783_inst1/spi_trigger_reg_n_0                       2.764        0.000                      0                    1        5.470        0.000                      0                    1  
**async_default**                                clk                                              clk                                                    3.083        0.000                      0                   98        0.337        0.000                      0                   98  
**async_default**                                clk                                              clkENC_int                                             2.705        0.000                      0                    1        0.118        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.553ns (17.018%)  route 2.696ns (82.982%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.691     4.569    ADC/hzClk/clk_in
    SLICE_X0Y73          FDRE                                         r  ADC/hzClk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/hzClk/counter_reg[8]/Q
                         net (fo=3, routed)           0.683     5.520    ADC/hzClk/counter[8]
    SLICE_X2Y75          LUT5 (Prop_lut5_I2_O)        0.053     5.573 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.559     6.132    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.066     6.198 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.720     6.918    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.165     7.083 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.735     7.818    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  ADC/hzClk/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.587    14.260    ADC/hzClk/clk_in
    SLICE_X1Y78          FDRE                                         r  ADC/hzClk/counter_reg[25]/C
                         clock pessimism              0.288    14.549    
                         clock uncertainty           -0.035    14.513    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.367    14.146    ADC/hzClk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.553ns (17.018%)  route 2.696ns (82.982%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.691     4.569    ADC/hzClk/clk_in
    SLICE_X0Y73          FDRE                                         r  ADC/hzClk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/hzClk/counter_reg[8]/Q
                         net (fo=3, routed)           0.683     5.520    ADC/hzClk/counter[8]
    SLICE_X2Y75          LUT5 (Prop_lut5_I2_O)        0.053     5.573 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.559     6.132    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.066     6.198 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.720     6.918    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.165     7.083 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.735     7.818    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  ADC/hzClk/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.587    14.260    ADC/hzClk/clk_in
    SLICE_X1Y78          FDRE                                         r  ADC/hzClk/counter_reg[26]/C
                         clock pessimism              0.288    14.549    
                         clock uncertainty           -0.035    14.513    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.367    14.146    ADC/hzClk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.553ns (17.577%)  route 2.593ns (82.423%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.691     4.569    ADC/hzClk/clk_in
    SLICE_X0Y73          FDRE                                         r  ADC/hzClk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/hzClk/counter_reg[8]/Q
                         net (fo=3, routed)           0.683     5.520    ADC/hzClk/counter[8]
    SLICE_X2Y75          LUT5 (Prop_lut5_I2_O)        0.053     5.573 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.559     6.132    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.066     6.198 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.720     6.918    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.165     7.083 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.632     7.715    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  ADC/hzClk/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.586    14.259    ADC/hzClk/clk_in
    SLICE_X1Y77          FDRE                                         r  ADC/hzClk/counter_reg[21]/C
                         clock pessimism              0.288    14.548    
                         clock uncertainty           -0.035    14.512    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.367    14.145    ADC/hzClk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.553ns (17.577%)  route 2.593ns (82.423%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.691     4.569    ADC/hzClk/clk_in
    SLICE_X0Y73          FDRE                                         r  ADC/hzClk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/hzClk/counter_reg[8]/Q
                         net (fo=3, routed)           0.683     5.520    ADC/hzClk/counter[8]
    SLICE_X2Y75          LUT5 (Prop_lut5_I2_O)        0.053     5.573 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.559     6.132    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.066     6.198 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.720     6.918    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.165     7.083 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.632     7.715    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  ADC/hzClk/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.586    14.259    ADC/hzClk/clk_in
    SLICE_X1Y77          FDRE                                         r  ADC/hzClk/counter_reg[22]/C
                         clock pessimism              0.288    14.548    
                         clock uncertainty           -0.035    14.512    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.367    14.145    ADC/hzClk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.553ns (17.577%)  route 2.593ns (82.423%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.691     4.569    ADC/hzClk/clk_in
    SLICE_X0Y73          FDRE                                         r  ADC/hzClk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/hzClk/counter_reg[8]/Q
                         net (fo=3, routed)           0.683     5.520    ADC/hzClk/counter[8]
    SLICE_X2Y75          LUT5 (Prop_lut5_I2_O)        0.053     5.573 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.559     6.132    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.066     6.198 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.720     6.918    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.165     7.083 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.632     7.715    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  ADC/hzClk/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.586    14.259    ADC/hzClk/clk_in
    SLICE_X1Y77          FDRE                                         r  ADC/hzClk/counter_reg[23]/C
                         clock pessimism              0.288    14.548    
                         clock uncertainty           -0.035    14.512    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.367    14.145    ADC/hzClk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.553ns (17.577%)  route 2.593ns (82.423%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.691     4.569    ADC/hzClk/clk_in
    SLICE_X0Y73          FDRE                                         r  ADC/hzClk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/hzClk/counter_reg[8]/Q
                         net (fo=3, routed)           0.683     5.520    ADC/hzClk/counter[8]
    SLICE_X2Y75          LUT5 (Prop_lut5_I2_O)        0.053     5.573 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.559     6.132    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.066     6.198 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.720     6.918    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.165     7.083 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.632     7.715    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  ADC/hzClk/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.586    14.259    ADC/hzClk/clk_in
    SLICE_X1Y77          FDRE                                         r  ADC/hzClk/counter_reg[24]/C
                         clock pessimism              0.288    14.548    
                         clock uncertainty           -0.035    14.512    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.367    14.145    ADC/hzClk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.553ns (18.216%)  route 2.483ns (81.784%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.691     4.569    ADC/hzClk/clk_in
    SLICE_X0Y73          FDRE                                         r  ADC/hzClk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/hzClk/counter_reg[8]/Q
                         net (fo=3, routed)           0.683     5.520    ADC/hzClk/counter[8]
    SLICE_X2Y75          LUT5 (Prop_lut5_I2_O)        0.053     5.573 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.559     6.132    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.066     6.198 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.720     6.918    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.165     7.083 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.521     7.604    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  ADC/hzClk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.585    14.258    ADC/hzClk/clk_in
    SLICE_X1Y76          FDRE                                         r  ADC/hzClk/counter_reg[17]/C
                         clock pessimism              0.288    14.547    
                         clock uncertainty           -0.035    14.511    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.367    14.144    ADC/hzClk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.553ns (18.216%)  route 2.483ns (81.784%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.691     4.569    ADC/hzClk/clk_in
    SLICE_X0Y73          FDRE                                         r  ADC/hzClk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/hzClk/counter_reg[8]/Q
                         net (fo=3, routed)           0.683     5.520    ADC/hzClk/counter[8]
    SLICE_X2Y75          LUT5 (Prop_lut5_I2_O)        0.053     5.573 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.559     6.132    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.066     6.198 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.720     6.918    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.165     7.083 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.521     7.604    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  ADC/hzClk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.585    14.258    ADC/hzClk/clk_in
    SLICE_X1Y76          FDRE                                         r  ADC/hzClk/counter_reg[18]/C
                         clock pessimism              0.288    14.547    
                         clock uncertainty           -0.035    14.511    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.367    14.144    ADC/hzClk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.553ns (18.216%)  route 2.483ns (81.784%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.691     4.569    ADC/hzClk/clk_in
    SLICE_X0Y73          FDRE                                         r  ADC/hzClk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/hzClk/counter_reg[8]/Q
                         net (fo=3, routed)           0.683     5.520    ADC/hzClk/counter[8]
    SLICE_X2Y75          LUT5 (Prop_lut5_I2_O)        0.053     5.573 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.559     6.132    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.066     6.198 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.720     6.918    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.165     7.083 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.521     7.604    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  ADC/hzClk/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.585    14.258    ADC/hzClk/clk_in
    SLICE_X1Y76          FDRE                                         r  ADC/hzClk/counter_reg[19]/C
                         clock pessimism              0.288    14.547    
                         clock uncertainty           -0.035    14.511    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.367    14.144    ADC/hzClk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 ADC/hzClk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/hzClk/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.553ns (18.216%)  route 2.483ns (81.784%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.691     4.569    ADC/hzClk/clk_in
    SLICE_X0Y73          FDRE                                         r  ADC/hzClk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/hzClk/counter_reg[8]/Q
                         net (fo=3, routed)           0.683     5.520    ADC/hzClk/counter[8]
    SLICE_X2Y75          LUT5 (Prop_lut5_I2_O)        0.053     5.573 r  ADC/hzClk/counter[15]_i_6/O
                         net (fo=2, routed)           0.559     6.132    ADC/hzClk/counter[15]_i_6_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.066     6.198 r  ADC/hzClk/counter[15]_i_2/O
                         net (fo=7, routed)           0.720     6.918    ADC/hzClk/counter[15]_i_2_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.165     7.083 r  ADC/hzClk/counter[26]_i_1/O
                         net (fo=20, routed)          0.521     7.604    ADC/hzClk/counter[26]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  ADC/hzClk/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.585    14.258    ADC/hzClk/clk_in
    SLICE_X1Y76          FDRE                                         r  ADC/hzClk/counter_reg[20]/C
                         clock pessimism              0.288    14.547    
                         clock uncertainty           -0.035    14.511    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.367    14.144    ADC/hzClk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  6.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.856%)  route 0.114ns (47.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     1.818    AD9783_inst1/clk_in
    SLICE_X3Y45          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/FSM_onehot_state_f_reg[13]/Q
                         net (fo=4, routed)           0.114     2.032    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[13]
    SLICE_X2Y46          LUT6 (Prop_lut6_I2_O)        0.028     2.060 r  AD9783_inst1/spi_trigger_i_1__1/O
                         net (fo=1, routed)           0.000     2.060    AD9783_inst1/spi_trigger_i_1__1_n_0
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.373     1.832    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.087     1.919    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.130ns (51.503%)  route 0.122ns (48.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.122     2.010    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg_n_0_[0]
    SLICE_X10Y45         LUT5 (Prop_lut5_I2_O)        0.030     2.040 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_i_1__1/O
                         net (fo=1, routed)           0.000     2.040    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.376     1.798    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.096     1.894    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.132ns (51.480%)  route 0.124ns (48.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.124     2.012    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg_n_0_[0]
    SLICE_X10Y45         LUT5 (Prop_lut5_I3_O)        0.032     2.044 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.044    AD9783_inst1/AD_9783_SPI_inst/clk_counter[4]
    SLICE_X10Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.376     1.798    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.096     1.894    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.116%)  route 0.122ns (48.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.122     2.010    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg_n_0_[0]
    SLICE_X10Y45         LUT5 (Prop_lut5_I2_O)        0.028     2.038 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.038    AD9783_inst1/AD_9783_SPI_inst/clk_counter[1]
    SLICE_X10Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.376     1.798    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.087     1.885    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.711%)  route 0.124ns (49.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.124     2.012    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg_n_0_[0]
    SLICE_X10Y45         LUT3 (Prop_lut3_I0_O)        0.028     2.040 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.040    AD9783_inst1/AD_9783_SPI_inst/clk_counter[2]
    SLICE_X10Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism             -0.376     1.798    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.087     1.885    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.171ns (69.987%)  route 0.073ns (30.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     1.818    AD9783_inst1/clk_in
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.107     1.925 f  AD9783_inst1/FSM_onehot_state_f_reg[9]/Q
                         net (fo=5, routed)           0.073     1.999    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[9]
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.064     2.063 r  AD9783_inst1/FSM_onehot_state_f[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.063    AD9783_inst1/FSM_onehot_state_f[11]_i_1__1_n_0
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.387     1.818    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.087     1.905    AD9783_inst1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.130ns (52.516%)  route 0.118ns (47.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.664     1.765    AD9783_inst0/AD_9783_SPI_inst/clk_in
    SLICE_X5Y55          FDCE                                         r  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDCE (Prop_fdce_C_Q)         0.100     1.865 r  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.118     1.983    AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg_n_0_[0]
    SLICE_X4Y55          LUT5 (Prop_lut5_I2_O)        0.030     2.013 r  AD9783_inst0/AD_9783_SPI_inst/clk_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.013    AD9783_inst0/AD_9783_SPI_inst/clk_counter[3]
    SLICE_X4Y55          FDCE                                         r  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.884     2.133    AD9783_inst0/AD_9783_SPI_inst/clk_in
    SLICE_X4Y55          FDCE                                         r  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism             -0.356     1.776    
    SLICE_X4Y55          FDCE (Hold_fdce_C_D)         0.075     1.851    AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/spi_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.133ns (52.873%)  route 0.119ns (47.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.664     1.765    AD9783_inst0/AD_9783_SPI_inst/clk_in
    SLICE_X5Y55          FDCE                                         r  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDCE (Prop_fdce_C_Q)         0.100     1.865 r  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.119     1.984    AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg_n_0_[0]
    SLICE_X4Y55          LUT5 (Prop_lut5_I2_O)        0.033     2.017 r  AD9783_inst0/AD_9783_SPI_inst/spi_clk_i_1__0/O
                         net (fo=1, routed)           0.000     2.017    AD9783_inst0/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y55          FDCE                                         r  AD9783_inst0/AD_9783_SPI_inst/spi_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.884     2.133    AD9783_inst0/AD_9783_SPI_inst/clk_in
    SLICE_X4Y55          FDCE                                         r  AD9783_inst0/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.356     1.776    
    SLICE_X4Y55          FDCE (Hold_fdce_C_D)         0.075     1.851    AD9783_inst0/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 AD9783_inst0/FSM_onehot_state_f_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.955%)  route 0.314ns (71.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.665     1.766    AD9783_inst0/clk_in
    SLICE_X4Y51          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.100     1.866 r  AD9783_inst0/FSM_onehot_state_f_reg[5]/Q
                         net (fo=6, routed)           0.148     2.014    AD9783_inst0/FSM_onehot_state_f_reg_n_0_[5]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.028     2.042 r  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.166     2.208    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X3Y48          FDRE                                         r  AD9783_inst0/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.958     2.207    AD9783_inst0/clk_in
    SLICE_X3Y48          FDRE                                         r  AD9783_inst0/spi_data_reg[10]/C
                         clock pessimism             -0.175     2.031    
    SLICE_X3Y48          FDRE (Hold_fdre_C_CE)        0.010     2.041    AD9783_inst0/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 AD9783_inst0/FSM_onehot_state_f_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.955%)  route 0.314ns (71.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.665     1.766    AD9783_inst0/clk_in
    SLICE_X4Y51          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.100     1.866 r  AD9783_inst0/FSM_onehot_state_f_reg[5]/Q
                         net (fo=6, routed)           0.148     2.014    AD9783_inst0/FSM_onehot_state_f_reg_n_0_[5]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.028     2.042 r  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.166     2.208    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X3Y48          FDRE                                         r  AD9783_inst0/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.958     2.207    AD9783_inst0/clk_in
    SLICE_X3Y48          FDRE                                         r  AD9783_inst0/spi_data_reg[7]/C
                         clock pessimism             -0.175     2.031    
    SLICE_X3Y48          FDRE (Hold_fdre_C_CE)        0.010     2.041    AD9783_inst0/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y7    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X5Y49      AD9783_inst0/counter_f_reg[2]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X5Y49      AD9783_inst0/counter_f_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X11Y45     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X10Y45     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X0Y46      AD9783_inst1/FSM_onehot_state_f_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X2Y46      AD9783_inst1/FSM_onehot_state_f_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X5Y49      AD9783_inst0/counter_f_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X5Y49      AD9783_inst0/counter_f_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X11Y45     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X10Y45     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X9Y45      AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X9Y45      AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X2Y46      AD9783_inst1/FSM_onehot_state_f_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X3Y45      AD9783_inst1/FSM_onehot_state_f_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        6.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.603ns (20.750%)  route 2.303ns (79.250%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 15.205 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.686     5.692    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.369     6.061 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.759     6.820    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X2Y43          LUT3 (Prop_lut3_I0_O)        0.066     6.886 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3/O
                         net (fo=1, routed)           0.408     7.294    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X1Y45          LUT5 (Prop_lut5_I4_O)        0.168     7.462 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           1.136     8.598    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y45          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.574    15.205    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y45          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.398    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X1Y45          FDRE (Setup_fdre_C_CE)      -0.163    15.405    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.422ns (19.149%)  route 1.782ns (80.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.686     5.692    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.369     6.061 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.756     6.817    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.053     6.870 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.025     7.896    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.398    15.630    
                         clock uncertainty           -0.035    15.594    
    SLICE_X5Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.431    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         15.431    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.422ns (19.149%)  route 1.782ns (80.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.686     5.692    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.369     6.061 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.756     6.817    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.053     6.870 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.025     7.896    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.398    15.630    
                         clock uncertainty           -0.035    15.594    
    SLICE_X5Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.431    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.431    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.422ns (19.149%)  route 1.782ns (80.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.686     5.692    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.369     6.061 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.756     6.817    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.053     6.870 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.025     7.896    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.398    15.630    
                         clock uncertainty           -0.035    15.594    
    SLICE_X5Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.431    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.431    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.422ns (19.149%)  route 1.782ns (80.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.686     5.692    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.369     6.061 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.756     6.817    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.053     6.870 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.025     7.896    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.398    15.630    
                         clock uncertainty           -0.035    15.594    
    SLICE_X5Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.431    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         15.431    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.422ns (19.149%)  route 1.782ns (80.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.686     5.692    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.369     6.061 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.756     6.817    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.053     6.870 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.025     7.896    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.398    15.630    
                         clock uncertainty           -0.035    15.594    
    SLICE_X5Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.431    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         15.431    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.422ns (19.149%)  route 1.782ns (80.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.686     5.692    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.369     6.061 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.756     6.817    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.053     6.870 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.025     7.896    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.398    15.630    
                         clock uncertainty           -0.035    15.594    
    SLICE_X5Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.431    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         15.431    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.422ns (20.194%)  route 1.668ns (79.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.686     5.692    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.369     6.061 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.756     6.817    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.053     6.870 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.911     7.782    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.518    15.149    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.398    15.547    
                         clock uncertainty           -0.035    15.512    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.163    15.349    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.422ns (20.194%)  route 1.668ns (79.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.686     5.692    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.369     6.061 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.756     6.817    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.053     6.870 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.911     7.782    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.518    15.149    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.398    15.547    
                         clock uncertainty           -0.035    15.512    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.163    15.349    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.422ns (20.194%)  route 1.668ns (79.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.686     5.692    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.369     6.061 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.756     6.817    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.053     6.870 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.911     7.782    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.518    15.149    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.398    15.547    
                         clock uncertainty           -0.035    15.512    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.163    15.349    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  7.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.039%)  route 0.139ns (45.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.331     2.225    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.136     2.361 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.139     2.501    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[0]
    SLICE_X5Y43          LUT2 (Prop_lut2_I1_O)        0.028     2.529 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[0]_i_1__4/O
                         net (fo=1, routed)           0.000     2.529    AD9783_inst1/AD_9783_SPI_inst/counter_f[0]_i_1__4_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.463     2.225    
    SLICE_X5Y43          FDCE (Hold_fdce_C_D)         0.105     2.330    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.182ns (39.307%)  route 0.281ns (60.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.275     2.169    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.154     2.323 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=8, routed)           0.281     2.604    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X2Y43          LUT5 (Prop_lut5_I0_O)        0.028     2.632 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__1/O
                         net (fo=2, routed)           0.000     2.632    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__1_n_0
    SLICE_X2Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.397     2.705    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.425     2.279    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.132     2.411    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.291%)  route 0.176ns (51.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.328     2.223    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.136     2.359 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.176     2.534    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I4_O)        0.028     2.562 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.562    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__1_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.624    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.425     2.199    
    SLICE_X2Y44          FDCE (Hold_fdce_C_D)         0.132     2.331    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.270%)  route 0.276ns (59.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.275     2.169    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.154     2.323 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.276     2.599    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.032     2.631 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[5]_i_1__4/O
                         net (fo=1, routed)           0.000     2.631    AD9783_inst1/AD_9783_SPI_inst/counter_f[5]_i_1__4_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.425     2.263    
    SLICE_X5Y43          FDCE (Hold_fdce_C_D)         0.120     2.383    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.184ns (44.512%)  route 0.229ns (55.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.275     2.169    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.154     2.323 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.229     2.552    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.030     2.582 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_2__1/O
                         net (fo=1, routed)           0.000     2.582    AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_2__1_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.330     2.637    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.425     2.212    
    SLICE_X5Y44          FDCE (Hold_fdce_C_D)         0.120     2.332    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.537%)  route 0.196ns (54.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.328     2.223    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.136     2.359 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.196     2.555    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.028     2.583 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     2.583    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.624    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.425     2.199    
    SLICE_X2Y44          FDCE (Hold_fdce_C_D)         0.132     2.331    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.184ns (39.137%)  route 0.286ns (60.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.275     2.169    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.154     2.323 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.286     2.609    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.030     2.639 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.639    AD9783_inst1/AD_9783_SPI_inst/counter_f[1]_i_1__1_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.425     2.263    
    SLICE_X5Y43          FDCE (Hold_fdce_C_D)         0.120     2.383    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.182ns (39.748%)  route 0.276ns (60.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.275     2.169    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.154     2.323 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.276     2.599    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X5Y43          LUT2 (Prop_lut2_I1_O)        0.028     2.627 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[4]_i_1__4/O
                         net (fo=1, routed)           0.000     2.627    AD9783_inst1/AD_9783_SPI_inst/counter_f[4]_i_1__4_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.425     2.263    
    SLICE_X5Y43          FDCE (Hold_fdce_C_D)         0.106     2.369    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.182ns (44.242%)  route 0.229ns (55.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.275     2.169    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.154     2.323 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.229     2.552    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.028     2.580 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[10]_i_1__1/O
                         net (fo=1, routed)           0.000     2.580    AD9783_inst1/AD_9783_SPI_inst/counter_f[10]_i_1__1_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.330     2.637    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.425     2.212    
    SLICE_X5Y44          FDCE (Hold_fdce_C_D)         0.105     2.317    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.182ns (39.625%)  route 0.277ns (60.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.275     2.169    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.154     2.323 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.277     2.600    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.028     2.628 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_2__1/O
                         net (fo=1, routed)           0.000     2.628    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_2__1_n_0
    SLICE_X1Y45          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.377     2.684    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y45          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.425     2.259    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.105     2.364    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X2Y43  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y43  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X2Y44  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y45  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y45  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y43  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y43  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y43  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y44  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y44  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y44  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y44  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y43  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y44  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y44  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        2.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.269ns (11.724%)  route 2.025ns (88.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns = ( 12.310 - 5.000 ) 
    Source Clock Delay      (SCD):    7.776ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.495     7.776    AD9783_inst0/clkD
    SLICE_X0Y123         FDRE                                         r  AD9783_inst0/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.269     8.045 r  AD9783_inst0/data_in_reg[8]/Q
                         net (fo=1, routed)           2.025    10.070    AD9783_inst0/data_in[8]
    OLOGIC_X0Y182        ODDR                                         r  AD9783_inst0/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.456    12.310    AD9783_inst0/clkD
    OLOGIC_X0Y182        ODDR                                         r  AD9783_inst0/pins[8].ODDR_inst/C
                         clock pessimism              0.426    12.737    
                         clock uncertainty           -0.072    12.665    
    OLOGIC_X0Y182        ODDR (Setup_oddr_C_D1)      -0.576    12.089    AD9783_inst0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.089    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.269ns (11.819%)  route 2.007ns (88.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.313ns = ( 12.313 - 5.000 ) 
    Source Clock Delay      (SCD):    7.774ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.493     7.774    AD9783_inst0/clkD
    SLICE_X0Y124         FDRE                                         r  AD9783_inst0/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.269     8.043 r  AD9783_inst0/data_in_reg[12]/Q
                         net (fo=1, routed)           2.007    10.050    AD9783_inst0/data_in[12]
    OLOGIC_X0Y186        ODDR                                         r  AD9783_inst0/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.459    12.313    AD9783_inst0/clkD
    OLOGIC_X0Y186        ODDR                                         r  AD9783_inst0/pins[12].ODDR_inst/C
                         clock pessimism              0.426    12.740    
                         clock uncertainty           -0.072    12.668    
    OLOGIC_X0Y186        ODDR (Setup_oddr_C_D1)      -0.576    12.092    AD9783_inst0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.269ns (11.997%)  route 1.973ns (88.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.314ns = ( 12.314 - 5.000 ) 
    Source Clock Delay      (SCD):    7.782ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.501     7.782    AD9783_inst0/clkD
    SLICE_X0Y131         FDRE                                         r  AD9783_inst0/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.269     8.051 r  AD9783_inst0/data_in_reg[15]/Q
                         net (fo=1, routed)           1.973    10.024    AD9783_inst0/data_in[15]
    OLOGIC_X0Y190        ODDR                                         r  AD9783_inst0/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.460    12.314    AD9783_inst0/clkD
    OLOGIC_X0Y190        ODDR                                         r  AD9783_inst0/pins[15].ODDR_inst/C
                         clock pessimism              0.426    12.741    
                         clock uncertainty           -0.072    12.669    
    OLOGIC_X0Y190        ODDR (Setup_oddr_C_D1)      -0.576    12.093    AD9783_inst0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.269ns (12.194%)  route 1.937ns (87.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.780ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.499     7.780    AD9783_inst0/clkD
    SLICE_X0Y129         FDRE                                         r  AD9783_inst0/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.269     8.049 r  AD9783_inst0/data_in_reg[9]/Q
                         net (fo=1, routed)           1.937     9.985    AD9783_inst0/data_in[9]
    OLOGIC_X0Y184        ODDR                                         r  AD9783_inst0/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.458    12.312    AD9783_inst0/clkD
    OLOGIC_X0Y184        ODDR                                         r  AD9783_inst0/pins[9].ODDR_inst/C
                         clock pessimism              0.426    12.739    
                         clock uncertainty           -0.072    12.667    
    OLOGIC_X0Y184        ODDR (Setup_oddr_C_D1)      -0.576    12.091    AD9783_inst0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.091    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.269ns (12.503%)  route 1.883ns (87.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.306ns = ( 12.306 - 5.000 ) 
    Source Clock Delay      (SCD):    7.779ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.498     7.779    AD9783_inst0/clkD
    SLICE_X0Y121         FDRE                                         r  AD9783_inst0/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.269     8.048 r  AD9783_inst0/data_in_reg[10]/Q
                         net (fo=1, routed)           1.883     9.930    AD9783_inst0/data_in[10]
    OLOGIC_X0Y178        ODDR                                         r  AD9783_inst0/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.452    12.306    AD9783_inst0/clkD
    OLOGIC_X0Y178        ODDR                                         r  AD9783_inst0/pins[10].ODDR_inst/C
                         clock pessimism              0.426    12.733    
                         clock uncertainty           -0.072    12.661    
    OLOGIC_X0Y178        ODDR (Setup_oddr_C_D1)      -0.576    12.085    AD9783_inst0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.269ns (12.645%)  route 1.858ns (87.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.304ns = ( 12.304 - 5.000 ) 
    Source Clock Delay      (SCD):    7.779ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.498     7.779    AD9783_inst0/clkD
    SLICE_X0Y121         FDRE                                         r  AD9783_inst0/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.269     8.048 r  AD9783_inst0/data_in_reg[5]/Q
                         net (fo=1, routed)           1.858     9.906    AD9783_inst0/data_in[5]
    OLOGIC_X0Y174        ODDR                                         r  AD9783_inst0/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.450    12.304    AD9783_inst0/clkD
    OLOGIC_X0Y174        ODDR                                         r  AD9783_inst0/pins[5].ODDR_inst/C
                         clock pessimism              0.426    12.731    
                         clock uncertainty           -0.072    12.659    
    OLOGIC_X0Y174        ODDR (Setup_oddr_C_D1)      -0.576    12.083    AD9783_inst0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.083    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.269ns (12.757%)  route 1.840ns (87.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.304ns = ( 12.304 - 5.000 ) 
    Source Clock Delay      (SCD):    7.779ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.498     7.779    AD9783_inst0/clkD
    SLICE_X0Y121         FDRE                                         r  AD9783_inst0/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.269     8.048 r  AD9783_inst0/data_in_reg[13]/Q
                         net (fo=1, routed)           1.840     9.887    AD9783_inst0/data_in[13]
    OLOGIC_X0Y176        ODDR                                         r  AD9783_inst0/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.450    12.304    AD9783_inst0/clkD
    OLOGIC_X0Y176        ODDR                                         r  AD9783_inst0/pins[13].ODDR_inst/C
                         clock pessimism              0.426    12.731    
                         clock uncertainty           -0.072    12.659    
    OLOGIC_X0Y176        ODDR (Setup_oddr_C_D1)      -0.576    12.083    AD9783_inst0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.083    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.269ns (12.776%)  route 1.836ns (87.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.307ns = ( 12.307 - 5.000 ) 
    Source Clock Delay      (SCD):    7.784ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.503     7.784    AD9783_inst0/clkD
    SLICE_X0Y117         FDRE                                         r  AD9783_inst0/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.269     8.053 r  AD9783_inst0/data_in_reg[7]/Q
                         net (fo=1, routed)           1.836     9.889    AD9783_inst0/data_in[7]
    OLOGIC_X0Y170        ODDR                                         r  AD9783_inst0/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.453    12.307    AD9783_inst0/clkD
    OLOGIC_X0Y170        ODDR                                         r  AD9783_inst0/pins[7].ODDR_inst/C
                         clock pessimism              0.426    12.734    
                         clock uncertainty           -0.072    12.662    
    OLOGIC_X0Y170        ODDR (Setup_oddr_C_D1)      -0.576    12.086    AD9783_inst0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.269ns (12.838%)  route 1.826ns (87.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.310ns = ( 12.310 - 5.000 ) 
    Source Clock Delay      (SCD):    7.788ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.507     7.788    AD9783_inst0/clkD
    SLICE_X0Y114         FDRE                                         r  AD9783_inst0/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.269     8.057 r  AD9783_inst0/data_in_reg[6]/Q
                         net (fo=1, routed)           1.826     9.883    AD9783_inst0/data_in[6]
    OLOGIC_X0Y168        ODDR                                         r  AD9783_inst0/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.456    12.310    AD9783_inst0/clkD
    OLOGIC_X0Y168        ODDR                                         r  AD9783_inst0/pins[6].ODDR_inst/C
                         clock pessimism              0.426    12.737    
                         clock uncertainty           -0.072    12.665    
    OLOGIC_X0Y168        ODDR (Setup_oddr_C_D1)      -0.576    12.089    AD9783_inst0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.089    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.269ns (13.253%)  route 1.761ns (86.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.315ns = ( 12.315 - 5.000 ) 
    Source Clock Delay      (SCD):    7.792ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.792    AD9783_inst0/clkD
    SLICE_X0Y107         FDRE                                         r  AD9783_inst0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.269     8.061 r  AD9783_inst0/data_in_reg[2]/Q
                         net (fo=1, routed)           1.761     9.821    AD9783_inst0/data_in[2]
    OLOGIC_X0Y158        ODDR                                         r  AD9783_inst0/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.461    12.315    AD9783_inst0/clkD
    OLOGIC_X0Y158        ODDR                                         r  AD9783_inst0/pins[2].ODDR_inst/C
                         clock pessimism              0.426    12.742    
                         clock uncertainty           -0.072    12.670    
    OLOGIC_X0Y158        ODDR (Setup_oddr_C_D1)      -0.576    12.094    AD9783_inst0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.094    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  2.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.100ns (19.895%)  route 0.403ns (80.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.593     1.694    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.604     2.931    AD9783_inst0/clkD
    SLICE_X0Y129         FDRE                                         r  AD9783_inst0/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  AD9783_inst0/data_in_reg[20]/Q
                         net (fo=1, routed)           0.403     3.434    AD9783_inst0/data_in[20]
    OLOGIC_X0Y158        ODDR                                         r  AD9783_inst0/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.802     2.051    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.584    AD9783_inst0/clkD
    OLOGIC_X0Y158        ODDR                                         r  AD9783_inst0/pins[2].ODDR_inst/C
                         clock pessimism             -0.424     3.159    
    OLOGIC_X0Y158        ODDR (Hold_oddr_C_D2)       -0.087     3.072    AD9783_inst0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.100ns (20.061%)  route 0.398ns (79.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.593     1.694    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.613     2.940    AD9783_inst0/clkD
    SLICE_X0Y145         FDRE                                         r  AD9783_inst0/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.100     3.040 r  AD9783_inst0/data_in_reg[23]/Q
                         net (fo=1, routed)           0.398     3.439    AD9783_inst0/data_in[23]
    OLOGIC_X0Y174        ODDR                                         r  AD9783_inst0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.802     2.051    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.822     3.574    AD9783_inst0/clkD
    OLOGIC_X0Y174        ODDR                                         r  AD9783_inst0/pins[5].ODDR_inst/C
                         clock pessimism             -0.424     3.149    
    OLOGIC_X0Y174        ODDR (Hold_oddr_C_D2)       -0.087     3.062    AD9783_inst0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.100ns (19.895%)  route 0.403ns (80.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.593     1.694    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.612     2.939    AD9783_inst0/clkD
    SLICE_X0Y141         FDRE                                         r  AD9783_inst0/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.100     3.039 r  AD9783_inst0/data_in_reg[25]/Q
                         net (fo=1, routed)           0.403     3.442    AD9783_inst0/data_in[25]
    OLOGIC_X0Y170        ODDR                                         r  AD9783_inst0/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.802     2.051    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.824     3.576    AD9783_inst0/clkD
    OLOGIC_X0Y170        ODDR                                         r  AD9783_inst0/pins[7].ODDR_inst/C
                         clock pessimism             -0.424     3.151    
    OLOGIC_X0Y170        ODDR (Hold_oddr_C_D2)       -0.087     3.064    AD9783_inst0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.100ns (19.356%)  route 0.417ns (80.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.593     1.694    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.609     2.936    AD9783_inst0/clkD
    SLICE_X0Y135         FDRE                                         r  AD9783_inst0/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.100     3.036 r  AD9783_inst0/data_in_reg[19]/Q
                         net (fo=1, routed)           0.417     3.453    AD9783_inst0/data_in[19]
    OLOGIC_X0Y160        ODDR                                         r  AD9783_inst0/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.802     2.051    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.583    AD9783_inst0/clkD
    OLOGIC_X0Y160        ODDR                                         r  AD9783_inst0/pins[1].ODDR_inst/C
                         clock pessimism             -0.424     3.158    
    OLOGIC_X0Y160        ODDR (Hold_oddr_C_D2)       -0.087     3.071    AD9783_inst0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.100ns (17.349%)  route 0.476ns (82.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.593     1.694    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.611     2.938    AD9783_inst0/clkD
    SLICE_X0Y138         FDRE                                         r  AD9783_inst0/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.100     3.038 r  AD9783_inst0/data_in_reg[22]/Q
                         net (fo=1, routed)           0.476     3.515    AD9783_inst0/data_in[22]
    OLOGIC_X0Y172        ODDR                                         r  AD9783_inst0/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.802     2.051    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.823     3.575    AD9783_inst0/clkD
    OLOGIC_X0Y172        ODDR                                         r  AD9783_inst0/pins[4].ODDR_inst/C
                         clock pessimism             -0.424     3.150    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D2)       -0.087     3.063    AD9783_inst0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.063    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.100ns (16.666%)  route 0.500ns (83.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.593     1.694    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.609     2.936    AD9783_inst0/clkD
    SLICE_X0Y136         FDRE                                         r  AD9783_inst0/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.100     3.036 r  AD9783_inst0/data_in_reg[21]/Q
                         net (fo=1, routed)           0.500     3.536    AD9783_inst0/data_in[21]
    OLOGIC_X0Y162        ODDR                                         r  AD9783_inst0/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.802     2.051    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.583    AD9783_inst0/clkD
    OLOGIC_X0Y162        ODDR                                         r  AD9783_inst0/pins[3].ODDR_inst/C
                         clock pessimism             -0.424     3.158    
    OLOGIC_X0Y162        ODDR (Hold_oddr_C_D2)       -0.087     3.071    AD9783_inst0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.100ns (16.232%)  route 0.516ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.593     1.694    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.602     2.929    AD9783_inst0/clkD
    SLICE_X0Y127         FDRE                                         r  AD9783_inst0/data_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.100     3.029 r  AD9783_inst0/data_in_reg[18]/Q
                         net (fo=1, routed)           0.516     3.545    AD9783_inst0/data_in[18]
    OLOGIC_X0Y156        ODDR                                         r  AD9783_inst0/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.802     2.051    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.584    AD9783_inst0/clkD
    OLOGIC_X0Y156        ODDR                                         r  AD9783_inst0/pins[0].ODDR_inst/C
                         clock pessimism             -0.424     3.159    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D2)       -0.087     3.072    AD9783_inst0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.100ns (14.597%)  route 0.585ns (85.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.593     1.694    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.614     2.941    AD9783_inst0/clkD
    SLICE_X0Y148         FDRE                                         r  AD9783_inst0/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.100     3.041 r  AD9783_inst0/data_in_reg[30]/Q
                         net (fo=1, routed)           0.585     3.626    AD9783_inst0/data_in[30]
    OLOGIC_X0Y186        ODDR                                         r  AD9783_inst0/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.802     2.051    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.828     3.580    AD9783_inst0/clkD
    OLOGIC_X0Y186        ODDR                                         r  AD9783_inst0/pins[12].ODDR_inst/C
                         clock pessimism             -0.424     3.155    
    OLOGIC_X0Y186        ODDR (Hold_oddr_C_D2)       -0.087     3.068    AD9783_inst0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.100ns (14.374%)  route 0.596ns (85.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.593     1.694    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.609     2.936    AD9783_inst0/clkD
    SLICE_X0Y135         FDRE                                         r  AD9783_inst0/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.100     3.036 r  AD9783_inst0/data_in_reg[24]/Q
                         net (fo=1, routed)           0.596     3.632    AD9783_inst0/data_in[24]
    OLOGIC_X0Y168        ODDR                                         r  AD9783_inst0/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.802     2.051    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.826     3.578    AD9783_inst0/clkD
    OLOGIC_X0Y168        ODDR                                         r  AD9783_inst0/pins[6].ODDR_inst/C
                         clock pessimism             -0.424     3.153    
    OLOGIC_X0Y168        ODDR (Hold_oddr_C_D2)       -0.087     3.066    AD9783_inst0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.632    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.100ns (17.284%)  route 0.479ns (82.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.593     1.694    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.926    AD9783_inst0/clkD
    SLICE_X0Y156         FDRE                                         r  AD9783_inst0/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.100     3.026 r  AD9783_inst0/data_in_reg[33]/Q
                         net (fo=1, routed)           0.479     3.505    AD9783_inst0/data_in[33]
    OLOGIC_X0Y190        ODDR                                         r  AD9783_inst0/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.802     2.051    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.583    AD9783_inst0/clkD
    OLOGIC_X0Y190        ODDR                                         r  AD9783_inst0/pins[15].ODDR_inst/C
                         clock pessimism             -0.597     2.985    
    OLOGIC_X0Y190        ODDR (Hold_oddr_C_D2)       -0.087     2.898    AD9783_inst0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  0.607    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0    AD9783_inst0/BUFG_clkD/I
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y190    AD9783_inst0/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y164    AD9783_inst0/pins[16].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y160    AD9783_inst0/pins[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y158    AD9783_inst0/pins[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y162    AD9783_inst0/pins[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y172    AD9783_inst0/pins[4].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y174    AD9783_inst0/pins[5].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y168    AD9783_inst0/pins[6].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y170    AD9783_inst0/pins[7].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y121     AD9783_inst0/data_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y121     AD9783_inst0/data_in_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y127     AD9783_inst0/data_in_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y127     AD9783_inst0/data_in_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y129     AD9783_inst0/data_in_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y151     AD9783_inst0/data_in_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y151     AD9783_inst0/data_in_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y150     AD9783_inst0/data_in_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y156     AD9783_inst0/data_in_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y121     AD9783_inst0/data_in_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y107     AD9783_inst0/data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y124     AD9783_inst0/data_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y124     AD9783_inst0/data_in_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y129     AD9783_inst0/data_in_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y141     AD9783_inst0/data_in_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y141     AD9783_inst0/data_in_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y107     AD9783_inst0/data_in_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y129     AD9783_inst0/data_in_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y127     AD9783_inst0/data_in_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y131     AD9783_inst0/data_in_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2_1
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        1.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.269ns (10.785%)  route 2.225ns (89.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 12.448 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y155         FDRE                                         r  AD9783_inst1/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y155         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[26]/Q
                         net (fo=1, routed)           2.225    10.288    AD9783_inst1/data_in[26]
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.589    12.448    AD9783_inst1/clkD
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/C
                         clock pessimism              0.436    12.885    
                         clock uncertainty           -0.072    12.813    
    OLOGIC_X0Y218        ODDR (Setup_oddr_C_D2)      -0.569    12.244    AD9783_inst1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.269ns (10.915%)  route 2.196ns (89.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.445ns = ( 12.445 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[13]/Q
                         net (fo=1, routed)           2.196    10.258    AD9783_inst1/data_in[13]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.586    12.445    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism              0.436    12.882    
                         clock uncertainty           -0.072    12.810    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D1)      -0.576    12.234    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.269ns (11.067%)  route 2.162ns (88.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 12.450 - 5.000 ) 
    Source Clock Delay      (SCD):    7.799ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.513     7.799    AD9783_inst1/clkD
    SLICE_X0Y149         FDRE                                         r  AD9783_inst1/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.269     8.068 r  AD9783_inst1/data_in_reg[9]/Q
                         net (fo=1, routed)           2.162    10.229    AD9783_inst1/data_in[9]
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.591    12.450    AD9783_inst1/clkD
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/C
                         clock pessimism              0.426    12.877    
                         clock uncertainty           -0.072    12.805    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D1)      -0.576    12.229    AD9783_inst1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.269ns (11.079%)  route 2.159ns (88.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.452ns = ( 12.452 - 5.000 ) 
    Source Clock Delay      (SCD):    7.799ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.513     7.799    AD9783_inst1/clkD
    SLICE_X0Y147         FDRE                                         r  AD9783_inst1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.269     8.068 r  AD9783_inst1/data_in_reg[24]/Q
                         net (fo=1, routed)           2.159    10.226    AD9783_inst1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.593    12.452    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism              0.426    12.879    
                         clock uncertainty           -0.072    12.807    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D2)      -0.569    12.238    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.269ns (11.151%)  route 2.143ns (88.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 12.444 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[11]/Q
                         net (fo=1, routed)           2.143    10.206    AD9783_inst1/data_in[11]
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.585    12.444    AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism              0.436    12.881    
                         clock uncertainty           -0.072    12.809    
    OLOGIC_X0Y222        ODDR (Setup_oddr_C_D1)      -0.576    12.233    AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.269ns (11.366%)  route 2.098ns (88.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.454ns = ( 12.454 - 5.000 ) 
    Source Clock Delay      (SCD):    7.796ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.510     7.796    AD9783_inst1/clkD
    SLICE_X0Y139         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.269     8.065 r  AD9783_inst1/data_in_reg[4]/Q
                         net (fo=1, routed)           2.098    10.162    AD9783_inst1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    12.454    AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism              0.426    12.881    
                         clock uncertainty           -0.072    12.809    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D1)      -0.576    12.233    AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.269ns (11.394%)  route 2.092ns (88.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 12.455 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y137         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[2]/Q
                         net (fo=1, routed)           2.092    10.154    AD9783_inst1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    12.455    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism              0.426    12.882    
                         clock uncertainty           -0.072    12.810    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D1)      -0.576    12.234    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.269ns (11.490%)  route 2.072ns (88.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 12.453 - 5.000 ) 
    Source Clock Delay      (SCD):    7.798ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.269     8.067 r  AD9783_inst1/data_in_reg[5]/Q
                         net (fo=1, routed)           2.072    10.139    AD9783_inst1/data_in[5]
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    12.453    AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism              0.426    12.880    
                         clock uncertainty           -0.072    12.808    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D1)      -0.576    12.232    AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.269ns (11.534%)  route 2.063ns (88.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.452ns = ( 12.452 - 5.000 ) 
    Source Clock Delay      (SCD):    7.798ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.269     8.067 r  AD9783_inst1/data_in_reg[6]/Q
                         net (fo=1, routed)           2.063    10.130    AD9783_inst1/data_in[6]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.593    12.452    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism              0.426    12.879    
                         clock uncertainty           -0.072    12.807    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D1)      -0.576    12.231    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.269ns (12.286%)  route 1.920ns (87.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.320ns = ( 12.320 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.503     7.789    AD9783_inst1/clkD
    SLICE_X0Y132         FDRE                                         r  AD9783_inst1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.269     8.058 r  AD9783_inst1/data_in_reg[0]/Q
                         net (fo=1, routed)           1.920     9.978    AD9783_inst1/data_in[0]
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.461    12.320    AD9783_inst1/clkD
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/C
                         clock pessimism              0.426    12.747    
                         clock uncertainty           -0.072    12.675    
    OLOGIC_X0Y194        ODDR (Setup_oddr_C_D1)      -0.576    12.099    AD9783_inst1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.099    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  2.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.268%)  route 0.184ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.714     3.046    AD9783_inst1/clkD
    SLICE_X0Y12          FDRE                                         r  AD9783_inst1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.100     3.146 r  AD9783_inst1/data_in_reg[32]/Q
                         net (fo=1, routed)           0.184     3.330    AD9783_inst1/data_in[32]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     3.741    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism             -0.632     3.108    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D2)       -0.087     3.021    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.458%)  route 0.182ns (64.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.716     3.048    AD9783_inst1/clkD
    SLICE_X0Y9           FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.100     3.148 r  AD9783_inst1/data_in_reg[14]/Q
                         net (fo=1, routed)           0.182     3.330    AD9783_inst1/data_in[14]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     3.741    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism             -0.632     3.108    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D1)       -0.087     3.021    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.458%)  route 0.182ns (64.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.711     3.043    AD9783_inst1/clkD
    SLICE_X0Y17          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.100     3.143 r  AD9783_inst1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.182     3.325    AD9783_inst1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     3.736    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism             -0.632     3.103    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D1)       -0.087     3.016    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.100ns (24.521%)  route 0.308ns (75.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.708     3.040    AD9783_inst1/clkD
    SLICE_X0Y29          FDRE                                         r  AD9783_inst1/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.100     3.140 r  AD9783_inst1/data_in_reg[33]/Q
                         net (fo=1, routed)           0.308     3.448    AD9783_inst1/data_in[33]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     3.736    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism             -0.632     3.103    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D2)       -0.087     3.016    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.100ns (13.635%)  route 0.633ns (86.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.681ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.595     2.927    AD9783_inst1/clkD
    SLICE_X0Y164         FDRE                                         r  AD9783_inst1/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDRE (Prop_fdre_C_Q)         0.100     3.027 r  AD9783_inst1/data_in_reg[31]/Q
                         net (fo=1, routed)           0.633     3.661    AD9783_inst1/data_in[31]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.924     3.681    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism             -0.432     3.248    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D2)       -0.087     3.161    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.100ns (13.041%)  route 0.667ns (86.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.595     2.927    AD9783_inst1/clkD
    SLICE_X0Y163         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.100     3.027 r  AD9783_inst1/data_in_reg[29]/Q
                         net (fo=1, routed)           0.667     3.694    AD9783_inst1/data_in[29]
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.923     3.680    AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism             -0.432     3.247    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D2)       -0.087     3.160    AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.100ns (12.829%)  route 0.680ns (87.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.598     2.930    AD9783_inst1/clkD
    SLICE_X0Y159         FDRE                                         r  AD9783_inst1/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.100     3.030 r  AD9783_inst1/data_in_reg[27]/Q
                         net (fo=1, routed)           0.680     3.710    AD9783_inst1/data_in[27]
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.928     3.685    AD9783_inst1/clkD
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/C
                         clock pessimism             -0.432     3.252    
    OLOGIC_X0Y216        ODDR (Hold_oddr_C_D2)       -0.087     3.165    AD9783_inst1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.165    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.100ns (12.600%)  route 0.694ns (87.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.593     2.925    AD9783_inst1/clkD
    SLICE_X0Y167         FDRE                                         r  AD9783_inst1/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.025 r  AD9783_inst1/data_in_reg[30]/Q
                         net (fo=1, routed)           0.694     3.719    AD9783_inst1/data_in[30]
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.928     3.685    AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism             -0.432     3.252    
    OLOGIC_X0Y236        ODDR (Hold_oddr_C_D2)       -0.087     3.165    AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.165    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.100ns (14.418%)  route 0.594ns (85.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.614     2.946    AD9783_inst1/clkD
    SLICE_X0Y147         FDRE                                         r  AD9783_inst1/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.100     3.046 r  AD9783_inst1/data_in_reg[19]/Q
                         net (fo=1, routed)           0.594     3.640    AD9783_inst1/data_in[19]
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.833     3.590    AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism             -0.424     3.165    
    OLOGIC_X0Y196        ODDR (Hold_oddr_C_D2)       -0.087     3.078    AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.078    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.100ns (12.318%)  route 0.712ns (87.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.691ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.613     2.945    AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.100     3.045 r  AD9783_inst1/data_in_reg[20]/Q
                         net (fo=1, routed)           0.712     3.757    AD9783_inst1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.934     3.691    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism             -0.424     3.266    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D2)       -0.087     3.179    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.179    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  0.578    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1    AD9783_inst1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y194    AD9783_inst1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y224    AD9783_inst1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y222    AD9783_inst1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y236    AD9783_inst1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y220    AD9783_inst1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y10     AD9783_inst1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y208    AD9783_inst1/pins[7].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y218    AD9783_inst1/pins[8].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y9       AD9783_inst1/data_in_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y163     AD9783_inst1/data_in_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y164     AD9783_inst1/data_in_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y12      AD9783_inst1/data_in_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y132     AD9783_inst1/data_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y9       AD9783_inst1/data_in_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y159     AD9783_inst1/data_in_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y157     AD9783_inst1/data_in_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y29      AD9783_inst1/data_in_reg[33]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y153     AD9783_inst1/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y143     AD9783_inst1/data_in_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y143     AD9783_inst1/data_in_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y144     AD9783_inst1/data_in_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y149     AD9783_inst1/data_in_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y149     AD9783_inst1/data_in_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y132     AD9783_inst1/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y153     AD9783_inst1/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y153     AD9783_inst1/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     AD9783_inst1/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y153     AD9783_inst1/data_in_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk200_int
  To Clock:  clk200_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_int
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  ADC/inputdelay_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  ADC/inputdelay/REFCLK
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y5    ADC/BUFG_clk200/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  ADC/inputdelay_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  ADC/inputdelay/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { AD9783_inst0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y4    AD9783_inst0/BUFG_clkDLY/I
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    AD9783_inst0/ODDR_CLK/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  AD9783_inst0/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  AD9783_inst0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkENC_int
  To Clock:  clkENC_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkENC_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y6    ADC/BUFG_clkENC/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  AD9783_inst0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  AD9783_inst0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  AD9783_inst0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  AD9783_inst0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        6.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.269ns (7.823%)  route 3.170ns (92.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 18.757 - 10.000 ) 
    Source Clock Delay      (SCD):    9.130ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.705     9.130    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.399 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           3.170    12.568    ADC/bit_slip0
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    18.757    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    19.230    
                         clock uncertainty           -0.080    19.150    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.133    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.133    
                         arrival time                         -12.568    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.269ns (8.304%)  route 2.970ns (91.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 18.757 - 10.000 ) 
    Source Clock Delay      (SCD):    9.130ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.705     9.130    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.399 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           2.970    12.369    ADC/bit_slip0
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    18.757    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    19.230    
                         clock uncertainty           -0.080    19.150    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.133    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.133    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.269ns (9.209%)  route 2.652ns (90.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 18.754 - 10.000 ) 
    Source Clock Delay      (SCD):    9.130ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.705     9.130    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.399 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           2.652    12.051    ADC/bit_slip0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.790    18.754    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    19.227    
                         clock uncertainty           -0.080    19.147    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.130    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.130    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.269ns (9.547%)  route 2.549ns (90.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns = ( 18.751 - 10.000 ) 
    Source Clock Delay      (SCD):    9.130ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.705     9.130    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.399 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           2.549    11.947    ADC/bit_slip0
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.787    18.751    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    19.224    
                         clock uncertainty           -0.080    19.144    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.127    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  7.180    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.269ns (10.140%)  route 2.384ns (89.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.745ns = ( 18.745 - 10.000 ) 
    Source Clock Delay      (SCD):    9.130ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.705     9.130    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.399 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           2.384    11.782    ADC/bit_slip0
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.781    18.745    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    19.218    
                         clock uncertainty           -0.080    19.138    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.121    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.269ns (13.439%)  route 1.733ns (86.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 18.757 - 10.000 ) 
    Source Clock Delay      (SCD):    9.130ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.705     9.130    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.399 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           1.733    11.131    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    18.757    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    19.230    
                         clock uncertainty           -0.080    19.150    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.133    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.133    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.127ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.322ns (18.409%)  route 1.427ns (81.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 18.558 - 10.000 ) 
    Source Clock Delay      (SCD):    9.130ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.705     9.130    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.399 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.703    10.101    ADC/bit_slip0
    SLICE_X0Y72          LUT2 (Prop_lut2_I0_O)        0.053    10.154 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.724    10.879    ADC/BS0
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.594    18.558    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    19.103    
                         clock uncertainty           -0.080    19.023    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.006    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.006    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  8.127    

Slack (MET) :             8.254ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.322ns (19.904%)  route 1.296ns (80.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.553ns = ( 18.553 - 10.000 ) 
    Source Clock Delay      (SCD):    9.130ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.705     9.130    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.399 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.703    10.101    ADC/bit_slip0
    SLICE_X0Y72          LUT2 (Prop_lut2_I0_O)        0.053    10.154 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.593    10.747    ADC/BS0
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.589    18.553    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    19.098    
                         clock uncertainty           -0.080    19.018    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.001    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.001    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  8.254    

Slack (MET) :             9.024ns  (required time - arrival time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.322ns (34.562%)  route 0.610ns (65.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 18.560 - 10.000 ) 
    Source Clock Delay      (SCD):    9.130ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.705     9.130    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269     9.399 r  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.610    10.008    ADC/counter0_reg_n_0_[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.053    10.061 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000    10.061    ADC/BS_state0_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.596    18.560    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.569    19.130    
                         clock uncertainty           -0.080    19.050    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.035    19.085    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         19.085    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  9.024    

Slack (MET) :             9.107ns  (required time - arrival time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.410ns (46.794%)  route 0.466ns (53.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 18.560 - 10.000 ) 
    Source Clock Delay      (SCD):    9.130ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.705     9.130    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.246     9.376 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.466     9.842    ADC/counter0_reg_n_0_[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I0_O)        0.164    10.006 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000    10.006    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.596    18.560    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.569    19.130    
                         clock uncertainty           -0.080    19.050    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.063    19.113    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         19.113    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  9.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.155ns (64.266%)  route 0.086ns (35.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.663     3.468    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.091     3.559 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.086     3.645    ADC/counter0_reg_n_0_[1]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.064     3.709 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     3.709    ADC/BS_state0_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.883     4.157    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.688     3.468    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.060     3.528    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -3.528    
                         arrival time                           3.709    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.130ns (48.030%)  route 0.141ns (51.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.663     3.468    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     3.568 r  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.141     3.709    ADC/counter0_reg_n_0_[0]
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.030     3.739 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     3.739    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.883     4.157    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.688     3.468    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.075     3.543    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.543    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.121%)  route 0.202ns (66.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.663     3.468    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     3.568 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.202     3.770    ADC/bit_slip0
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.885     4.159    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     3.502    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.569    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.644%)  route 0.141ns (52.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.663     3.468    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     3.568 f  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.141     3.709    ADC/counter0_reg_n_0_[0]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.028     3.737 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     3.737    ADC/counter0[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.883     4.157    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.688     3.468    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.061     3.529    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.529    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.271%)  route 0.143ns (52.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.663     3.468    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     3.568 r  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.143     3.711    ADC/state
    SLICE_X1Y88          LUT2 (Prop_lut2_I0_O)        0.028     3.739 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     3.739    ADC/bit_slip0_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.883     4.157    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.688     3.468    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.060     3.528    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -3.528    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.100ns (10.367%)  route 0.865ns (89.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.233ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.663     3.468    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     3.568 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.865     4.433    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.959     4.233    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.496     3.736    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.803    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.803    
                         arrival time                           4.433    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.959%)  route 0.627ns (83.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.150ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.663     3.468    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     3.568 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.346     3.914    ADC/bit_slip0
    SLICE_X0Y72          LUT2 (Prop_lut2_I0_O)        0.028     3.942 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.281     4.223    ADC/BS0
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.876     4.150    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     3.493    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.560    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.560    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.128ns (15.327%)  route 0.707ns (84.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.663     3.468    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     3.568 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.346     3.914    ADC/bit_slip0
    SLICE_X0Y72          LUT2 (Prop_lut2_I0_O)        0.028     3.942 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.361     4.303    ADC/BS0
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.881     4.155    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     3.498    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.565    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           4.303    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.100ns (7.694%)  route 1.200ns (92.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.663     3.468    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     3.568 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           1.200     4.768    ADC/bit_slip0
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.946     4.220    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.496     3.723    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.790    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           4.768    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.100ns (7.216%)  route 1.286ns (92.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.663     3.468    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     3.568 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           1.286     4.854    ADC/bit_slip0
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.952     4.226    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.496     3.729    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.796    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.796    
                         arrival time                           4.854    
  -------------------------------------------------------------------
                         slack                                  1.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y2    ADC/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y16     ADC/pins[5].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y8      ADC/pins[6].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y46     ADC/pins[7].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y22     ADC/pins[8].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y88      ADC/counter0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y88      ADC/counter0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/BS_state0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/bit_slip0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/counter0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/BS_state0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/bit_slip0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/counter0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/BS_state0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/bit_slip0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/counter0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/counter0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/BS_state0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/bit_slip0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/counter0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y3    ADC/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y16     ADC/pins[5].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y16     ADC/pins[5].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  ADC/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.959ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.461ns (40.094%)  route 0.689ns (59.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.554     5.559    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.408     5.967 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.689     6.656    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y45          LUT6 (Prop_lut6_I3_O)        0.053     6.709 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__1/O
                         net (fo=1, routed)           0.000     6.709    AD9783_inst1/AD_9783_SPI_inst_n_1
    SLICE_X3Y45          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.792    14.465    AD9783_inst1/clk_in
    SLICE_X3Y45          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X3Y45          FDCE (Setup_fdce_C_D)        0.034    14.668    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  7.959    

Slack (MET) :             7.969ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.461ns (40.407%)  route 0.680ns (59.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.554     5.559    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.408     5.967 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.680     6.647    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y45          LUT6 (Prop_lut6_I3_O)        0.053     6.700 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__1/O
                         net (fo=1, routed)           0.000     6.700    AD9783_inst1/AD_9783_SPI_inst_n_2
    SLICE_X3Y45          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.792    14.465    AD9783_inst1/clk_in
    SLICE_X3Y45          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X3Y45          FDCE (Setup_fdce_C_D)        0.035    14.669    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  7.969    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.461ns (40.549%)  route 0.676ns (59.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.554     5.559    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.408     5.967 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.676     6.643    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.053     6.696 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.696    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.792    14.465    AD9783_inst1/clk_in
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X0Y46          FDCE (Setup_fdce_C_D)        0.035    14.669    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.472ns (41.119%)  route 0.676ns (58.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.554     5.559    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.408     5.967 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.676     6.643    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.064     6.707 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.707    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.792    14.465    AD9783_inst1/clk_in
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X0Y46          FDCE (Setup_fdce_C_D)        0.063    14.697    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.461ns (40.009%)  route 0.691ns (59.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.554     5.559    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.408     5.967 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.691     6.658    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X2Y46          LUT5 (Prop_lut5_I1_O)        0.053     6.711 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__1/O
                         net (fo=1, routed)           0.000     6.711    AD9783_inst1/AD_9783_SPI_inst_n_3
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.792    14.465    AD9783_inst1/clk_in
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X2Y46          FDCE (Setup_fdce_C_D)        0.071    14.705    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             8.003ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.473ns (40.628%)  route 0.691ns (59.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.554     5.559    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.408     5.967 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.691     6.658    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.065     6.723 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__1/O
                         net (fo=1, routed)           0.000     6.723    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.792    14.465    AD9783_inst1/clk_in
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X2Y46          FDCE (Setup_fdce_C_D)        0.092    14.726    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                  8.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.181ns (37.225%)  route 0.305ns (62.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.275     2.169    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.154     2.323 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.305     2.628    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.027     2.655 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__1/O
                         net (fo=1, routed)           0.000     2.655    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.096     2.154    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.185ns (39.122%)  route 0.288ns (60.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.275     2.169    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.154     2.323 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.288     2.611    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.031     2.642 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.642    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X0Y46          FDCE (Hold_fdce_C_D)         0.075     2.133    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.182ns (37.354%)  route 0.305ns (62.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.275     2.169    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.154     2.323 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.305     2.628    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X2Y46          LUT5 (Prop_lut5_I1_O)        0.028     2.656 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__1/O
                         net (fo=1, routed)           0.000     2.656    AD9783_inst1/AD_9783_SPI_inst_n_3
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.087     2.145    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.182ns (38.733%)  route 0.288ns (61.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.275     2.169    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.154     2.323 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.288     2.611    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.028     2.639 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.639    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X0Y46          FDCE (Hold_fdce_C_D)         0.060     2.118    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.182ns (37.696%)  route 0.301ns (62.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.275     2.169    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.154     2.323 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.301     2.624    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y45          LUT6 (Prop_lut6_I3_O)        0.028     2.652 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__1/O
                         net (fo=1, routed)           0.000     2.652    AD9783_inst1/AD_9783_SPI_inst_n_1
    SLICE_X3Y45          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X3Y45          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.060     2.118    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.182ns (37.457%)  route 0.304ns (62.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.107     1.894 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.275     2.169    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.154     2.323 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.304     2.627    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X3Y45          LUT6 (Prop_lut6_I3_O)        0.028     2.655 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__1/O
                         net (fo=1, routed)           0.000     2.655    AD9783_inst1/AD_9783_SPI_inst_n_2
    SLICE_X3Y45          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X3Y45          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.060     2.118    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.537    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.108ns  (logic 0.053ns (4.784%)  route 1.055ns (95.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.055    11.144    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I5_O)        0.053    11.197 f  AD9783_inst1/spi_trigger_i_1__1/O
                         net (fo=1, routed)           0.000    11.197    AD9783_inst1/spi_trigger_i_1__1_n_0
    SLICE_X2Y46          FDCE                                         f  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.792    14.465    AD9783_inst1/clk_in
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X2Y46          FDCE (Setup_fdce_C_D)        0.073    14.707    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  3.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.028ns (5.101%)  route 0.521ns (94.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     1.818    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     1.936 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.521     2.457    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I5_O)        0.028     2.485 r  AD9783_inst1/spi_trigger_i_1__1/O
                         net (fo=1, routed)           0.000     2.485    AD9783_inst1/spi_trigger_i_1__1_n_0
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X2Y46          FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     2.058    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.087     2.145    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 ADC/pins[6].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.573ns (18.390%)  route 2.543ns (81.610%))
  Logic Levels:           0  
  Clock Path Skew:        -4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.904     9.329    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     9.902 r  ADC/pins[6].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.543    12.444    ADC/data_out[49]
    SLICE_X0Y84          FDRE                                         r  ADC/ADC10_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.593    14.266    ADC/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC/ADC10_out_reg[12]/C
                         clock pessimism              0.204    14.471    
                         clock uncertainty           -0.194    14.277    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)       -0.045    14.232    ADC/ADC10_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 ADC/pins[6].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.573ns (18.981%)  route 2.446ns (81.019%))
  Logic Levels:           0  
  Clock Path Skew:        -4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.904     9.329    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     9.902 r  ADC/pins[6].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.446    12.347    ADC/data_out[51]
    SLICE_X0Y80          FDRE                                         r  ADC/ADC10_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.589    14.262    ADC/clk_in
    SLICE_X0Y80          FDRE                                         r  ADC/ADC10_out_reg[8]/C
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.032    14.241    ADC/ADC10_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 ADC/pins[6].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.573ns (19.019%)  route 2.440ns (80.981%))
  Logic Levels:           0  
  Clock Path Skew:        -4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.904     9.329    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     9.902 r  ADC/pins[6].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.440    12.341    ADC/data_out[50]
    SLICE_X0Y80          FDRE                                         r  ADC/ADC10_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.589    14.262    ADC/clk_in
    SLICE_X0Y80          FDRE                                         r  ADC/ADC10_out_reg[10]/C
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.034    14.239    ADC/ADC10_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.573ns (19.019%)  route 2.440ns (80.981%))
  Logic Levels:           0  
  Clock Path Skew:        -4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    9.322ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.897     9.322    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     9.895 r  ADC/pins[5].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.440    12.334    ADC/data_out[42]
    SLICE_X0Y84          FDRE                                         r  ADC/ADC10_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.593    14.266    ADC/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC/ADC10_out_reg[11]/C
                         clock pessimism              0.204    14.471    
                         clock uncertainty           -0.194    14.277    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)       -0.034    14.243    ADC/ADC10_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 ADC/pins[6].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.573ns (19.410%)  route 2.379ns (80.590%))
  Logic Levels:           0  
  Clock Path Skew:        -4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.904     9.329    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     9.902 r  ADC/pins[6].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.379    12.281    ADC/data_out[54]
    SLICE_X0Y71          FDRE                                         r  ADC/ADC10_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.587    14.260    ADC/clk_in
    SLICE_X0Y71          FDRE                                         r  ADC/ADC10_out_reg[2]/C
                         clock pessimism              0.204    14.465    
                         clock uncertainty           -0.194    14.271    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)       -0.045    14.226    ADC/ADC10_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.573ns (19.413%)  route 2.379ns (80.587%))
  Logic Levels:           0  
  Clock Path Skew:        -4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    9.322ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.897     9.322    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     9.895 r  ADC/pins[5].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.379    12.273    ADC/data_out[44]
    SLICE_X0Y80          FDRE                                         r  ADC/ADC10_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.589    14.262    ADC/clk_in
    SLICE_X0Y80          FDRE                                         r  ADC/ADC10_out_reg[7]/C
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.045    14.228    ADC/ADC10_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.573ns (19.363%)  route 2.386ns (80.637%))
  Logic Levels:           0  
  Clock Path Skew:        -4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    9.322ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.897     9.322    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     9.895 r  ADC/pins[5].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.386    12.281    ADC/data_out[45]
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.588    14.261    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[5]/C
                         clock pessimism              0.204    14.466    
                         clock uncertainty           -0.194    14.272    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.032    14.240    ADC/ADC10_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 ADC/pins[7].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC11_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.573ns (20.794%)  route 2.183ns (79.206%))
  Logic Levels:           0  
  Clock Path Skew:        -5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 14.078 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.905     9.330    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     9.903 r  ADC/pins[7].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.183    12.085    ADC/data_out[60]
    SLICE_X0Y101         FDRE                                         r  ADC/ADC11_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.405    14.078    ADC/clk_in
    SLICE_X0Y101         FDRE                                         r  ADC/ADC11_out_reg[7]/C
                         clock pessimism              0.204    14.283    
                         clock uncertainty           -0.194    14.089    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)       -0.034    14.055    ADC/ADC11_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 ADC/pins[6].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.573ns (19.658%)  route 2.342ns (80.342%))
  Logic Levels:           0  
  Clock Path Skew:        -4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.904     9.329    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     9.902 r  ADC/pins[6].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.342    12.243    ADC/data_out[53]
    SLICE_X0Y76          FDRE                                         r  ADC/ADC10_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.585    14.258    ADC/clk_in
    SLICE_X0Y76          FDRE                                         r  ADC/ADC10_out_reg[4]/C
                         clock pessimism              0.204    14.463    
                         clock uncertainty           -0.194    14.269    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)       -0.034    14.235    ADC/ADC10_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.573ns (19.697%)  route 2.336ns (80.303%))
  Logic Levels:           0  
  Clock Path Skew:        -4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    9.322ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.897     9.322    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     9.895 r  ADC/pins[5].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.336    12.231    ADC/data_out[41]
    SLICE_X0Y84          FDRE                                         r  ADC/ADC10_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.593    14.266    ADC/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC/ADC10_out_reg[13]/C
                         clock pessimism              0.204    14.471    
                         clock uncertainty           -0.194    14.277    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)       -0.032    14.245    ADC/ADC10_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -12.231    
  -------------------------------------------------------------------
                         slack                                  2.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.620ns  (arrival time - required time)
  Source:                 ADC/pins[6].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.193ns (49.769%)  route 0.195ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.718     3.523    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.716 r  ADC/pins[6].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.195     3.911    ADC/data_out[48]
    SLICE_X0Y8           FDRE                                         r  ADC/ADC10_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.956     2.205    ADC/clk_in
    SLICE_X0Y8           FDRE                                         r  ADC/ADC10_out_reg[14]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.040     2.291    ADC/ADC10_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.622ns  (arrival time - required time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.193ns (49.769%)  route 0.195ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.714     3.519    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.712 r  ADC/pins[5].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.195     3.907    ADC/data_out[40]
    SLICE_X0Y16          FDRE                                         r  ADC/ADC10_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.950     2.199    ADC/clk_in
    SLICE_X0Y16          FDRE                                         r  ADC/ADC10_out_reg[15]/C
                         clock pessimism             -0.147     2.051    
                         clock uncertainty            0.194     2.245    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.040     2.285    ADC/ADC10_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           3.907    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.193ns (49.769%)  route 0.195ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     3.470    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.663 r  ADC/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.195     3.858    ADC/data_out[39]
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[7]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.047     2.225    ADC/FR0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC11_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (44.012%)  route 0.246ns (55.988%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.708     3.513    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.706 r  ADC/pins[8].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.246     3.952    ADC/data_out[64]
    SLICE_X0Y20          FDRE                                         r  ADC/ADC11_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    SLICE_X0Y20          FDRE                                         r  ADC/ADC11_out_reg[14]/C
                         clock pessimism             -0.147     2.047    
                         clock uncertainty            0.194     2.241    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.040     2.281    ADC/ADC11_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           3.952    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.677ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.193ns (45.509%)  route 0.231ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        -1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     3.470    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     3.663 r  ADC/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.231     3.894    ADC/data_out[37]
    SLICE_X0Y87          FDRE                                         r  ADC/FR0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.881     2.130    ADC/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC/FR0_out_reg[5]/C
                         clock pessimism             -0.147     1.982    
                         clock uncertainty            0.194     2.176    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.041     2.217    ADC/FR0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           3.894    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.678ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.193ns (45.184%)  route 0.234ns (54.816%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     3.470    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     3.663 r  ADC/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.234     3.897    ADC/data_out[36]
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[4]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.041     2.219    ADC/FR0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.679ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.193ns (44.913%)  route 0.237ns (55.087%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     3.470    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     3.663 r  ADC/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.237     3.900    ADC/data_out[38]
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[6]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.043     2.221    ADC/FR0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           3.900    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.193ns (42.166%)  route 0.265ns (57.834%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     3.470    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     3.663 r  ADC/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.265     3.928    ADC/data_out[33]
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[1]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    ADC/FR0_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           3.928    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.725ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.193ns (41.193%)  route 0.276ns (58.807%))
  Logic Levels:           0  
  Clock Path Skew:        -1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     3.470    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     3.663 r  ADC/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.276     3.939    ADC/data_out[34]
    SLICE_X0Y87          FDRE                                         r  ADC/FR0_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.881     2.130    ADC/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC/FR0_out_reg[2]/C
                         clock pessimism             -0.147     1.982    
                         clock uncertainty            0.194     2.176    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.038     2.214    ADC/FR0_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.726ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.193ns (40.907%)  route 0.279ns (59.093%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.697     1.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.665     3.470    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     3.663 r  ADC/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.279     3.942    ADC/data_out[35]
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.883     2.132    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[3]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    ADC/FR0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  1.726    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        7.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.641ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.322ns (10.556%)  route 2.728ns (89.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 15.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.593     6.584    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y45          LUT5 (Prop_lut5_I1_O)        0.053     6.637 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           1.136     7.773    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y45          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.574    15.205    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y45          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    15.409    
                         clock uncertainty           -0.035    15.374    
    SLICE_X1Y45          FDRE (Setup_fdre_C_CE)      -0.163    15.211    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  7.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.128ns (8.850%)  route 1.318ns (91.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.746     2.633    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y45          LUT5 (Prop_lut5_I1_O)        0.028     2.661 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           0.573     3.233    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y45          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.377     2.684    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y45          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     2.537    
    SLICE_X1Y45          FDRE (Hold_fdre_C_CE)        0.055     2.592    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.641    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        2.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.278ns  (logic 0.053ns (2.326%)  route 2.225ns (97.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.200    11.290    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.343 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.025    12.368    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    15.436    
                         clock uncertainty           -0.035    15.400    
    SLICE_X5Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.237    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.278ns  (logic 0.053ns (2.326%)  route 2.225ns (97.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.200    11.290    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.343 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.025    12.368    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    15.436    
                         clock uncertainty           -0.035    15.400    
    SLICE_X5Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.237    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.278ns  (logic 0.053ns (2.326%)  route 2.225ns (97.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.200    11.290    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.343 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.025    12.368    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.204    15.436    
                         clock uncertainty           -0.035    15.400    
    SLICE_X5Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.237    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.278ns  (logic 0.053ns (2.326%)  route 2.225ns (97.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.200    11.290    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.343 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.025    12.368    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204    15.436    
                         clock uncertainty           -0.035    15.400    
    SLICE_X5Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.237    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.278ns  (logic 0.053ns (2.326%)  route 2.225ns (97.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.200    11.290    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.343 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.025    12.368    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.204    15.436    
                         clock uncertainty           -0.035    15.400    
    SLICE_X5Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.237    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.278ns  (logic 0.053ns (2.326%)  route 2.225ns (97.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.200    11.290    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.343 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.025    12.368    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204    15.436    
                         clock uncertainty           -0.035    15.400    
    SLICE_X5Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.237    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.164ns  (logic 0.053ns (2.449%)  route 2.111ns (97.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.200    11.290    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.343 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.911    12.254    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.518    15.149    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.163    15.155    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.164ns  (logic 0.053ns (2.449%)  route 2.111ns (97.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.200    11.290    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.343 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.911    12.254    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.518    15.149    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.163    15.155    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.164ns  (logic 0.053ns (2.449%)  route 2.111ns (97.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.200    11.290    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.343 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.911    12.254    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.518    15.149    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.204    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.163    15.155    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.164ns  (logic 0.053ns (2.449%)  route 2.111ns (97.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.200    11.290    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.343 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.911    12.254    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.518    15.149    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.204    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.163    15.155    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.156ns (33.456%)  route 0.310ns (66.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     1.818    AD9783_inst1/clk_in
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     1.936 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.417     2.353    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y43          LUT2 (Prop_lut2_I0_O)        0.028     2.381 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.114     2.495    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.128     2.623 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=7, routed)           0.310     2.934    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I3_O)        0.028     2.962 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.962    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__1_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.624    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     2.477    
    SLICE_X2Y44          FDCE (Hold_fdce_C_D)         0.132     2.609    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.028ns (2.546%)  route 1.072ns (97.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     1.818    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     1.936 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.499     2.435    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y45          LUT5 (Prop_lut5_I0_O)        0.028     2.463 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           0.573     3.036    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y45          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.377     2.684    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y45          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     2.537    
    SLICE_X1Y45          FDRE (Hold_fdre_C_CE)        0.055     2.592    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.028ns (2.535%)  route 1.076ns (97.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     1.818    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     1.936 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.596     2.532    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.028     2.560 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.480     3.041    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     2.541    
    SLICE_X5Y43          FDCE (Hold_fdce_C_CE)        0.055     2.596    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.028ns (2.535%)  route 1.076ns (97.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     1.818    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     1.936 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.596     2.532    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.028     2.560 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.480     3.041    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     2.541    
    SLICE_X5Y43          FDCE (Hold_fdce_C_CE)        0.055     2.596    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.028ns (2.535%)  route 1.076ns (97.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     1.818    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     1.936 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.596     2.532    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.028     2.560 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.480     3.041    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     2.541    
    SLICE_X5Y43          FDCE (Hold_fdce_C_CE)        0.055     2.596    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.028ns (2.535%)  route 1.076ns (97.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     1.818    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     1.936 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.596     2.532    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.028     2.560 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.480     3.041    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     2.541    
    SLICE_X5Y43          FDCE (Hold_fdce_C_CE)        0.055     2.596    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.028ns (2.535%)  route 1.076ns (97.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     1.818    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     1.936 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.596     2.532    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.028     2.560 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.480     3.041    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     2.541    
    SLICE_X5Y43          FDCE (Hold_fdce_C_CE)        0.055     2.596    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.028ns (2.535%)  route 1.076ns (97.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     1.818    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     1.936 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.596     2.532    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.028     2.560 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.480     3.041    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     2.541    
    SLICE_X5Y43          FDCE (Hold_fdce_C_CE)        0.055     2.596    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.028ns (2.656%)  route 1.026ns (97.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     1.818    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     1.936 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.596     2.532    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.028     2.560 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.430     2.991    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.330     2.637    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     2.490    
    SLICE_X5Y44          FDCE (Hold_fdce_C_CE)        0.055     2.545    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.028ns (2.656%)  route 1.026ns (97.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     1.818    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     1.936 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.596     2.532    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.028     2.560 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          0.430     2.991    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.330     2.637    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     2.490    
    SLICE_X5Y44          FDCE (Hold_fdce_C_CE)        0.055     2.545    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.445    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        1.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 0.269ns (4.123%)  route 6.256ns (95.877%))
  Logic Levels:           0  
  Clock Path Skew:        3.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.254ns = ( 12.254 - 5.000 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.510     4.388    ADC/clk_in
    SLICE_X0Y109         FDRE                                         r  ADC/ADC01_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.269     4.657 r  ADC/ADC01_out_reg[1]/Q
                         net (fo=1, routed)           6.256    10.912    AD9783_inst0/D[17]
    SLICE_X0Y135         FDRE                                         r  AD9783_inst0/data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.400    12.254    AD9783_inst0/clkD
    SLICE_X0Y135         FDRE                                         r  AD9783_inst0/data_in_reg[19]/C
                         clock pessimism              0.204    12.459    
                         clock uncertainty           -0.186    12.273    
    SLICE_X0Y135         FDRE (Setup_fdre_C_D)       -0.034    12.239    AD9783_inst0/data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 0.269ns (4.277%)  route 6.020ns (95.723%))
  Logic Levels:           0  
  Clock Path Skew:        2.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.248ns = ( 12.248 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.709     4.587    ADC/clk_in
    SLICE_X0Y99          FDRE                                         r  ADC/ADC01_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  ADC/ADC01_out_reg[2]/Q
                         net (fo=1, routed)           6.020    10.875    AD9783_inst0/D[18]
    SLICE_X0Y129         FDRE                                         r  AD9783_inst0/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.394    12.248    AD9783_inst0/clkD
    SLICE_X0Y129         FDRE                                         r  AD9783_inst0/data_in_reg[20]/C
                         clock pessimism              0.204    12.453    
                         clock uncertainty           -0.186    12.267    
    SLICE_X0Y129         FDRE (Setup_fdre_C_D)       -0.034    12.233    AD9783_inst0/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.269ns (4.267%)  route 6.035ns (95.733%))
  Logic Levels:           0  
  Clock Path Skew:        3.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.247ns = ( 12.247 - 5.000 ) 
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.500     4.378    ADC/clk_in
    SLICE_X0Y119         FDRE                                         r  ADC/ADC01_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.269     4.647 r  ADC/ADC01_out_reg[15]/Q
                         net (fo=1, routed)           6.035    10.682    AD9783_inst0/D[31]
    SLICE_X0Y156         FDRE                                         r  AD9783_inst0/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.393    12.247    AD9783_inst0/clkD
    SLICE_X0Y156         FDRE                                         r  AD9783_inst0/data_in_reg[33]/C
                         clock pessimism              0.204    12.452    
                         clock uncertainty           -0.186    12.266    
    SLICE_X0Y156         FDRE (Setup_fdre_C_D)       -0.034    12.232    AD9783_inst0/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 0.269ns (4.311%)  route 5.971ns (95.689%))
  Logic Levels:           0  
  Clock Path Skew:        3.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.258ns = ( 12.258 - 5.000 ) 
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.506     4.384    ADC/clk_in
    SLICE_X0Y115         FDRE                                         r  ADC/ADC01_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.269     4.653 r  ADC/ADC01_out_reg[5]/Q
                         net (fo=1, routed)           5.971    10.624    AD9783_inst0/D[21]
    SLICE_X0Y145         FDRE                                         r  AD9783_inst0/data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.404    12.258    AD9783_inst0/clkD
    SLICE_X0Y145         FDRE                                         r  AD9783_inst0/data_in_reg[23]/C
                         clock pessimism              0.204    12.463    
                         clock uncertainty           -0.186    12.277    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.034    12.243    AD9783_inst0/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.269ns (4.346%)  route 5.921ns (95.654%))
  Logic Levels:           0  
  Clock Path Skew:        3.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.248ns = ( 12.248 - 5.000 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.510     4.388    ADC/clk_in
    SLICE_X0Y109         FDRE                                         r  ADC/ADC01_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.269     4.657 r  ADC/ADC01_out_reg[14]/Q
                         net (fo=1, routed)           5.921    10.577    AD9783_inst0/D[30]
    SLICE_X0Y150         FDRE                                         r  AD9783_inst0/data_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.394    12.248    AD9783_inst0/clkD
    SLICE_X0Y150         FDRE                                         r  AD9783_inst0/data_in_reg[32]/C
                         clock pessimism              0.204    12.453    
                         clock uncertainty           -0.186    12.267    
    SLICE_X0Y150         FDRE (Setup_fdre_C_D)       -0.034    12.233    AD9783_inst0/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 0.269ns (4.413%)  route 5.826ns (95.587%))
  Logic Levels:           0  
  Clock Path Skew:        3.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.258ns = ( 12.258 - 5.000 ) 
    Source Clock Delay      (SCD):    4.385ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.507     4.385    ADC/clk_in
    SLICE_X0Y113         FDRE                                         r  ADC/ADC01_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.269     4.654 r  ADC/ADC01_out_reg[7]/Q
                         net (fo=1, routed)           5.826    10.479    AD9783_inst0/D[23]
    SLICE_X0Y141         FDRE                                         r  AD9783_inst0/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.404    12.258    AD9783_inst0/clkD
    SLICE_X0Y141         FDRE                                         r  AD9783_inst0/data_in_reg[25]/C
                         clock pessimism              0.204    12.463    
                         clock uncertainty           -0.186    12.277    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)       -0.034    12.243    AD9783_inst0/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 0.269ns (4.468%)  route 5.752ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        3.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.258ns = ( 12.258 - 5.000 ) 
    Source Clock Delay      (SCD):    4.391ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.513     4.391    ADC/clk_in
    SLICE_X0Y100         FDRE                                         r  ADC/ADC01_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.269     4.660 r  ADC/ADC01_out_reg[10]/Q
                         net (fo=1, routed)           5.752    10.412    AD9783_inst0/D[26]
    SLICE_X0Y141         FDRE                                         r  AD9783_inst0/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.404    12.258    AD9783_inst0/clkD
    SLICE_X0Y141         FDRE                                         r  AD9783_inst0/data_in_reg[28]/C
                         clock pessimism              0.204    12.463    
                         clock uncertainty           -0.186    12.277    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)       -0.045    12.232    AD9783_inst0/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 0.269ns (4.665%)  route 5.497ns (95.335%))
  Logic Levels:           0  
  Clock Path Skew:        2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.246ns = ( 12.246 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.709     4.587    ADC/clk_in
    SLICE_X0Y99          FDRE                                         r  ADC/ADC01_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  ADC/ADC01_out_reg[0]/Q
                         net (fo=1, routed)           5.497    10.353    AD9783_inst0/D[16]
    SLICE_X0Y127         FDRE                                         r  AD9783_inst0/data_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.392    12.246    AD9783_inst0/clkD
    SLICE_X0Y127         FDRE                                         r  AD9783_inst0/data_in_reg[18]/C
                         clock pessimism              0.204    12.451    
                         clock uncertainty           -0.186    12.265    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)       -0.045    12.220    AD9783_inst0/data_in_reg[18]
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 ADC/ADC01_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.269ns (4.512%)  route 5.693ns (95.488%))
  Logic Levels:           0  
  Clock Path Skew:        3.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.248ns = ( 12.248 - 5.000 ) 
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.500     4.378    ADC/clk_in
    SLICE_X0Y119         FDRE                                         r  ADC/ADC01_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.269     4.647 r  ADC/ADC01_out_reg[11]/Q
                         net (fo=1, routed)           5.693    10.340    AD9783_inst0/D[27]
    SLICE_X0Y151         FDRE                                         r  AD9783_inst0/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.394    12.248    AD9783_inst0/clkD
    SLICE_X0Y151         FDRE                                         r  AD9783_inst0/data_in_reg[29]/C
                         clock pessimism              0.204    12.453    
                         clock uncertainty           -0.186    12.267    
    SLICE_X0Y151         FDRE (Setup_fdre_C_D)       -0.045    12.222    AD9783_inst0/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.269ns (4.706%)  route 5.447ns (95.294%))
  Logic Levels:           0  
  Clock Path Skew:        2.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.248ns = ( 12.248 - 5.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.697     4.575    ADC/clk_in
    SLICE_X0Y68          FDRE                                         r  ADC/ADC00_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.269     4.844 r  ADC/ADC00_out_reg[9]/Q
                         net (fo=1, routed)           5.447    10.290    AD9783_inst0/D[9]
    SLICE_X0Y129         FDRE                                         r  AD9783_inst0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.394    12.248    AD9783_inst0/clkD
    SLICE_X0Y129         FDRE                                         r  AD9783_inst0/data_in_reg[9]/C
                         clock pessimism              0.204    12.453    
                         clock uncertainty           -0.186    12.267    
    SLICE_X0Y129         FDRE (Setup_fdre_C_D)       -0.045    12.222    AD9783_inst0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  1.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ADC/ADC01_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.216ns (5.476%)  route 3.728ns (94.524%))
  Logic Levels:           0  
  Clock Path Skew:        3.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.790ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.404     4.077    ADC/clk_in
    SLICE_X0Y104         FDRE                                         r  ADC/ADC01_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC/ADC01_out_reg[4]/Q
                         net (fo=1, routed)           3.728     8.022    AD9783_inst0/D[20]
    SLICE_X0Y138         FDRE                                         r  AD9783_inst0/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.509     7.790    AD9783_inst0/clkD
    SLICE_X0Y138         FDRE                                         r  AD9783_inst0/data_in_reg[22]/C
                         clock pessimism             -0.204     7.585    
                         clock uncertainty            0.186     7.771    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.161     7.932    AD9783_inst0/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.932    
                         arrival time                           8.022    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ADC/ADC01_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.216ns (5.453%)  route 3.745ns (94.547%))
  Logic Levels:           0  
  Clock Path Skew:        3.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.076ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.403     4.076    ADC/clk_in
    SLICE_X0Y109         FDRE                                         r  ADC/ADC01_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.216     4.292 r  ADC/ADC01_out_reg[12]/Q
                         net (fo=1, routed)           3.745     8.037    AD9783_inst0/D[28]
    SLICE_X0Y148         FDRE                                         r  AD9783_inst0/data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.513     7.794    AD9783_inst0/clkD
    SLICE_X0Y148         FDRE                                         r  AD9783_inst0/data_in_reg[30]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.161     7.936    AD9783_inst0/data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         -7.936    
                         arrival time                           8.037    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.216ns (5.728%)  route 3.555ns (94.272%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.789ns
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.594     4.267    ADC/clk_in
    SLICE_X0Y63          FDRE                                         r  ADC/ADC00_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.216     4.483 r  ADC/ADC00_out_reg[3]/Q
                         net (fo=1, routed)           3.555     8.038    AD9783_inst0/D[3]
    SLICE_X0Y112         FDRE                                         r  AD9783_inst0/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.789    AD9783_inst0/clkD
    SLICE_X0Y112         FDRE                                         r  AD9783_inst0/data_in_reg[3]/C
                         clock pessimism             -0.204     7.584    
                         clock uncertainty            0.186     7.770    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.161     7.931    AD9783_inst0/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.931    
                         arrival time                           8.038    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.216ns (5.709%)  route 3.567ns (94.291%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.774ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.592     4.265    ADC/clk_in
    SLICE_X0Y67          FDRE                                         r  ADC/ADC00_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.216     4.481 r  ADC/ADC00_out_reg[12]/Q
                         net (fo=1, routed)           3.567     8.048    AD9783_inst0/D[12]
    SLICE_X0Y124         FDRE                                         r  AD9783_inst0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.493     7.774    AD9783_inst0/clkD
    SLICE_X0Y124         FDRE                                         r  AD9783_inst0/data_in_reg[12]/C
                         clock pessimism             -0.204     7.569    
                         clock uncertainty            0.186     7.755    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.152     7.907    AD9783_inst0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.907    
                         arrival time                           8.048    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.216ns (5.652%)  route 3.605ns (94.348%))
  Logic Levels:           0  
  Clock Path Skew:        3.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.788ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.596     4.269    ADC/clk_in
    SLICE_X0Y61          FDRE                                         r  ADC/ADC00_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  ADC/ADC00_out_reg[6]/Q
                         net (fo=1, routed)           3.605     8.091    AD9783_inst0/D[6]
    SLICE_X0Y114         FDRE                                         r  AD9783_inst0/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.507     7.788    AD9783_inst0/clkD
    SLICE_X0Y114         FDRE                                         r  AD9783_inst0/data_in_reg[6]/C
                         clock pessimism             -0.204     7.583    
                         clock uncertainty            0.186     7.769    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.161     7.930    AD9783_inst0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.930    
                         arrival time                           8.091    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ADC/ADC01_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.216ns (5.382%)  route 3.797ns (94.618%))
  Logic Levels:           0  
  Clock Path Skew:        3.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.793ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.405     4.078    ADC/clk_in
    SLICE_X0Y100         FDRE                                         r  ADC/ADC01_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.216     4.294 r  ADC/ADC01_out_reg[8]/Q
                         net (fo=1, routed)           3.797     8.092    AD9783_inst0/D[24]
    SLICE_X0Y145         FDRE                                         r  AD9783_inst0/data_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.793    AD9783_inst0/clkD
    SLICE_X0Y145         FDRE                                         r  AD9783_inst0/data_in_reg[26]/C
                         clock pessimism             -0.204     7.588    
                         clock uncertainty            0.186     7.774    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.152     7.926    AD9783_inst0/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -7.926    
                         arrival time                           8.092    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.216ns (5.630%)  route 3.621ns (94.370%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.790ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.596     4.269    ADC/clk_in
    SLICE_X0Y61          FDRE                                         r  ADC/ADC00_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  ADC/ADC00_out_reg[1]/Q
                         net (fo=1, routed)           3.621     8.106    AD9783_inst0/D[1]
    SLICE_X0Y111         FDRE                                         r  AD9783_inst0/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.509     7.790    AD9783_inst0/clkD
    SLICE_X0Y111         FDRE                                         r  AD9783_inst0/data_in_reg[1]/C
                         clock pessimism             -0.204     7.585    
                         clock uncertainty            0.186     7.771    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.161     7.932    AD9783_inst0/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.932    
                         arrival time                           8.106    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ADC/ADC01_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.216ns (5.345%)  route 3.825ns (94.655%))
  Logic Levels:           0  
  Clock Path Skew:        3.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.790ns
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.398     4.071    ADC/clk_in
    SLICE_X0Y116         FDRE                                         r  ADC/ADC01_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.216     4.287 r  ADC/ADC01_out_reg[9]/Q
                         net (fo=1, routed)           3.825     8.112    AD9783_inst0/D[25]
    SLICE_X0Y151         FDRE                                         r  AD9783_inst0/data_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.509     7.790    AD9783_inst0/clkD
    SLICE_X0Y151         FDRE                                         r  AD9783_inst0/data_in_reg[27]/C
                         clock pessimism             -0.204     7.585    
                         clock uncertainty            0.186     7.771    
    SLICE_X0Y151         FDRE (Hold_fdre_C_D)         0.161     7.932    AD9783_inst0/data_in_reg[27]
  -------------------------------------------------------------------
                         required time                         -7.932    
                         arrival time                           8.112    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.216ns (5.621%)  route 3.627ns (94.379%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.779ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.592     4.265    ADC/clk_in
    SLICE_X0Y67          FDRE                                         r  ADC/ADC00_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.216     4.481 r  ADC/ADC00_out_reg[13]/Q
                         net (fo=1, routed)           3.627     8.108    AD9783_inst0/D[13]
    SLICE_X0Y121         FDRE                                         r  AD9783_inst0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.498     7.779    AD9783_inst0/clkD
    SLICE_X0Y121         FDRE                                         r  AD9783_inst0/data_in_reg[13]/C
                         clock pessimism             -0.204     7.574    
                         clock uncertainty            0.186     7.760    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.152     7.912    AD9783_inst0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.912    
                         arrival time                           8.108    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.216ns (5.592%)  route 3.647ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.784ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.596     4.269    ADC/clk_in
    SLICE_X0Y61          FDRE                                         r  ADC/ADC00_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  ADC/ADC00_out_reg[4]/Q
                         net (fo=1, routed)           3.647     8.132    AD9783_inst0/D[4]
    SLICE_X0Y117         FDRE                                         r  AD9783_inst0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst0/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=49, routed)          1.503     7.784    AD9783_inst0/clkD
    SLICE_X0Y117         FDRE                                         r  AD9783_inst0/data_in_reg[4]/C
                         clock pessimism             -0.204     7.579    
                         clock uncertainty            0.186     7.765    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.161     7.926    AD9783_inst0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.926    
                         arrival time                           8.132    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        1.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.269ns (4.363%)  route 5.896ns (95.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.703     4.581    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/ADC11_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269     4.850 r  ADC/ADC11_out_reg[8]/Q
                         net (fo=1, routed)           5.896    10.746    AD9783_inst1/D[24]
    SLICE_X0Y155         FDRE                                         r  AD9783_inst1/data_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.393    12.252    AD9783_inst1/clkD
    SLICE_X0Y155         FDRE                                         r  AD9783_inst1/data_in_reg[26]/C
                         clock pessimism              0.204    12.457    
                         clock uncertainty           -0.186    12.271    
    SLICE_X0Y155         FDRE (Setup_fdre_C_D)       -0.045    12.226    AD9783_inst1/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.151ns  (logic 0.269ns (4.374%)  route 5.882ns (95.626%))
  Logic Levels:           0  
  Clock Path Skew:        2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.264ns = ( 12.264 - 5.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.703     4.581    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/ADC11_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269     4.850 r  ADC/ADC11_out_reg[6]/Q
                         net (fo=1, routed)           5.882    10.731    AD9783_inst1/D[22]
    SLICE_X0Y147         FDRE                                         r  AD9783_inst1/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.405    12.264    AD9783_inst1/clkD
    SLICE_X0Y147         FDRE                                         r  AD9783_inst1/data_in_reg[24]/C
                         clock pessimism              0.204    12.469    
                         clock uncertainty           -0.186    12.283    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.032    12.251    AD9783_inst1/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.269ns (4.271%)  route 6.030ns (95.729%))
  Logic Levels:           0  
  Clock Path Skew:        3.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.650ns = ( 12.650 - 5.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.903     4.781    ADC/clk_in
    SLICE_X0Y8           FDRE                                         r  ADC/ADC10_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC/ADC10_out_reg[14]/Q
                         net (fo=1, routed)           6.030    11.079    AD9783_inst1/D[14]
    SLICE_X0Y9           FDRE                                         r  AD9783_inst1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.791    12.650    AD9783_inst1/clkD
    SLICE_X0Y9           FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
                         clock pessimism              0.204    12.855    
                         clock uncertainty           -0.186    12.669    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)       -0.034    12.635    AD9783_inst1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.269ns (4.355%)  route 5.908ns (95.645%))
  Logic Levels:           0  
  Clock Path Skew:        3.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.251ns = ( 12.251 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.512     4.390    ADC/clk_in
    SLICE_X0Y103         FDRE                                         r  ADC/ADC11_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  ADC/ADC11_out_reg[9]/Q
                         net (fo=1, routed)           5.908    10.566    AD9783_inst1/D[25]
    SLICE_X0Y159         FDRE                                         r  AD9783_inst1/data_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.392    12.251    AD9783_inst1/clkD
    SLICE_X0Y159         FDRE                                         r  AD9783_inst1/data_in_reg[27]/C
                         clock pessimism              0.204    12.456    
                         clock uncertainty           -0.186    12.270    
    SLICE_X0Y159         FDRE (Setup_fdre_C_D)       -0.034    12.236    AD9783_inst1/data_in_reg[27]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 0.269ns (4.375%)  route 5.879ns (95.625%))
  Logic Levels:           0  
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.248ns = ( 12.248 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.512     4.390    ADC/clk_in
    SLICE_X0Y104         FDRE                                         r  ADC/ADC11_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  ADC/ADC11_out_reg[11]/Q
                         net (fo=1, routed)           5.879    10.538    AD9783_inst1/D[27]
    SLICE_X0Y163         FDRE                                         r  AD9783_inst1/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.389    12.248    AD9783_inst1/clkD
    SLICE_X0Y163         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
                         clock pessimism              0.204    12.453    
                         clock uncertainty           -0.186    12.267    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)       -0.034    12.233    AD9783_inst1/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 0.269ns (4.495%)  route 5.716ns (95.505%))
  Logic Levels:           0  
  Clock Path Skew:        3.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.641ns = ( 12.641 - 5.000 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.899     4.777    ADC/clk_in
    SLICE_X0Y35          FDRE                                         r  ADC/ADC11_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     5.046 r  ADC/ADC11_out_reg[15]/Q
                         net (fo=1, routed)           5.716    10.761    AD9783_inst1/D[31]
    SLICE_X0Y29          FDRE                                         r  AD9783_inst1/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.782    12.641    AD9783_inst1/clkD
    SLICE_X0Y29          FDRE                                         r  AD9783_inst1/data_in_reg[33]/C
                         clock pessimism              0.204    12.846    
                         clock uncertainty           -0.186    12.660    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)       -0.034    12.626    AD9783_inst1/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 0.269ns (4.686%)  route 5.472ns (95.314%))
  Logic Levels:           0  
  Clock Path Skew:        2.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.263ns = ( 12.263 - 5.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.691     4.569    ADC/clk_in
    SLICE_X0Y76          FDRE                                         r  ADC/ADC10_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC/ADC10_out_reg[6]/Q
                         net (fo=1, routed)           5.472    10.309    AD9783_inst1/D[6]
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.404    12.263    AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[6]/C
                         clock pessimism              0.204    12.468    
                         clock uncertainty           -0.186    12.282    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.032    12.250    AD9783_inst1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 0.269ns (5.142%)  route 4.962ns (94.858%))
  Logic Levels:           0  
  Clock Path Skew:        2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.702     4.580    ADC/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC/ADC10_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.269     4.849 r  ADC/ADC10_out_reg[13]/Q
                         net (fo=1, routed)           4.962     9.811    AD9783_inst1/D[13]
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.393    12.252    AD9783_inst1/clkD
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
                         clock pessimism              0.204    12.457    
                         clock uncertainty           -0.186    12.271    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)       -0.032    12.239    AD9783_inst1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 ADC/ADC11_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.269ns (4.969%)  route 5.144ns (95.031%))
  Logic Levels:           0  
  Clock Path Skew:        3.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.648ns = ( 12.648 - 5.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.891     4.769    ADC/clk_in
    SLICE_X0Y20          FDRE                                         r  ADC/ADC11_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.269     5.038 r  ADC/ADC11_out_reg[14]/Q
                         net (fo=1, routed)           5.144    10.182    AD9783_inst1/D[30]
    SLICE_X0Y12          FDRE                                         r  AD9783_inst1/data_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.789    12.648    AD9783_inst1/clkD
    SLICE_X0Y12          FDRE                                         r  AD9783_inst1/data_in_reg[32]/C
                         clock pessimism              0.204    12.853    
                         clock uncertainty           -0.186    12.667    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.034    12.633    AD9783_inst1/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.269ns (4.980%)  route 5.133ns (95.020%))
  Logic Levels:           0  
  Clock Path Skew:        3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.645ns = ( 12.645 - 5.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.896     4.774    ADC/clk_in
    SLICE_X0Y16          FDRE                                         r  ADC/ADC10_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.269     5.043 r  ADC/ADC10_out_reg[15]/Q
                         net (fo=1, routed)           5.133    10.176    AD9783_inst1/D[15]
    SLICE_X0Y17          FDRE                                         r  AD9783_inst1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.786    12.645    AD9783_inst1/clkD
    SLICE_X0Y17          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
                         clock pessimism              0.204    12.850    
                         clock uncertainty           -0.186    12.664    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.034    12.630    AD9783_inst1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  2.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.216ns (5.790%)  route 3.515ns (94.210%))
  Logic Levels:           0  
  Clock Path Skew:        3.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.588     4.261    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC11_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.216     4.477 r  ADC/ADC11_out_reg[0]/Q
                         net (fo=1, routed)           3.515     7.992    AD9783_inst1/D[16]
    SLICE_X0Y137         FDRE                                         r  AD9783_inst1/data_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y137         FDRE                                         r  AD9783_inst1/data_in_reg[18]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.161     7.936    AD9783_inst1/data_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -7.936    
                         arrival time                           7.992    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.216ns (5.756%)  route 3.537ns (94.244%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.793ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.598     4.271    ADC/clk_in
    SLICE_X0Y92          FDRE                                         r  ADC/ADC11_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.216     4.487 r  ADC/ADC11_out_reg[10]/Q
                         net (fo=1, routed)           3.537     8.024    AD9783_inst1/D[26]
    SLICE_X0Y157         FDRE                                         r  AD9783_inst1/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.507     7.793    AD9783_inst1/clkD
    SLICE_X0Y157         FDRE                                         r  AD9783_inst1/data_in_reg[28]/C
                         clock pessimism             -0.204     7.588    
                         clock uncertainty            0.186     7.774    
    SLICE_X0Y157         FDRE (Hold_fdre_C_D)         0.161     7.935    AD9783_inst1/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         -7.935    
                         arrival time                           8.024    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.216ns (5.683%)  route 3.585ns (94.317%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.785ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.598     4.271    ADC/clk_in
    SLICE_X0Y95          FDRE                                         r  ADC/ADC11_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.216     4.487 r  ADC/ADC11_out_reg[12]/Q
                         net (fo=1, routed)           3.585     8.072    AD9783_inst1/D[28]
    SLICE_X0Y167         FDRE                                         r  AD9783_inst1/data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.499     7.785    AD9783_inst1/clkD
    SLICE_X0Y167         FDRE                                         r  AD9783_inst1/data_in_reg[30]/C
                         clock pessimism             -0.204     7.580    
                         clock uncertainty            0.186     7.766    
    SLICE_X0Y167         FDRE (Hold_fdre_C_D)         0.161     7.927    AD9783_inst1/data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         -7.927    
                         arrival time                           8.072    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.216ns (5.617%)  route 3.629ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        3.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.796ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.588     4.261    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.216     4.477 r  ADC/ADC10_out_reg[3]/Q
                         net (fo=1, routed)           3.629     8.107    AD9783_inst1/D[3]
    SLICE_X0Y139         FDRE                                         r  AD9783_inst1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.510     7.796    AD9783_inst1/clkD
    SLICE_X0Y139         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
                         clock pessimism             -0.204     7.591    
                         clock uncertainty            0.186     7.777    
    SLICE_X0Y139         FDRE (Hold_fdre_C_D)         0.161     7.938    AD9783_inst1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.938    
                         arrival time                           8.107    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.216ns (5.334%)  route 3.833ns (94.666%))
  Logic Levels:           0  
  Clock Path Skew:        3.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.405     4.078    ADC/clk_in
    SLICE_X0Y101         FDRE                                         r  ADC/ADC11_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.216     4.294 r  ADC/ADC11_out_reg[7]/Q
                         net (fo=1, routed)           3.833     8.127    AD9783_inst1/D[23]
    SLICE_X0Y155         FDRE                                         r  AD9783_inst1/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y155         FDRE                                         r  AD9783_inst1/data_in_reg[25]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y155         FDRE (Hold_fdre_C_D)         0.161     7.936    AD9783_inst1/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -7.936    
                         arrival time                           8.127    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.216ns (5.533%)  route 3.688ns (94.467%))
  Logic Levels:           0  
  Clock Path Skew:        3.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.798ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.592     4.265    ADC/clk_in
    SLICE_X0Y83          FDRE                                         r  ADC/ADC11_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216     4.481 r  ADC/ADC11_out_reg[2]/Q
                         net (fo=1, routed)           3.688     8.169    AD9783_inst1/D[18]
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
                         clock pessimism             -0.204     7.593    
                         clock uncertainty            0.186     7.779    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.161     7.940    AD9783_inst1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -7.940    
                         arrival time                           8.169    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.216ns (5.536%)  route 3.685ns (94.464%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.599     4.272    ADC/clk_in
    SLICE_X0Y99          FDRE                                         r  ADC/ADC11_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  ADC/ADC11_out_reg[5]/Q
                         net (fo=1, routed)           3.685     8.174    AD9783_inst1/D[21]
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[23]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.162     7.937    AD9783_inst1/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -7.937    
                         arrival time                           8.174    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.216ns (5.513%)  route 3.702ns (94.487%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.792ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.593     4.266    ADC/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC/ADC10_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.216     4.482 r  ADC/ADC10_out_reg[12]/Q
                         net (fo=1, routed)           3.702     8.184    AD9783_inst1/D[12]
    SLICE_X0Y160         FDRE                                         r  AD9783_inst1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.506     7.792    AD9783_inst1/clkD
    SLICE_X0Y160         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
                         clock pessimism             -0.204     7.587    
                         clock uncertainty            0.186     7.773    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.161     7.934    AD9783_inst1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.934    
                         arrival time                           8.184    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.216ns (5.511%)  route 3.704ns (94.489%))
  Logic Levels:           0  
  Clock Path Skew:        3.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.799ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.592     4.265    ADC/clk_in
    SLICE_X0Y83          FDRE                                         r  ADC/ADC10_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216     4.481 r  ADC/ADC10_out_reg[9]/Q
                         net (fo=1, routed)           3.704     8.185    AD9783_inst1/D[9]
    SLICE_X0Y149         FDRE                                         r  AD9783_inst1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.513     7.799    AD9783_inst1/clkD
    SLICE_X0Y149         FDRE                                         r  AD9783_inst1/data_in_reg[9]/C
                         clock pessimism             -0.204     7.594    
                         clock uncertainty            0.186     7.780    
    SLICE_X0Y149         FDRE (Hold_fdre_C_D)         0.152     7.932    AD9783_inst1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.932    
                         arrival time                           8.185    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ADC/ADC11_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.216ns (5.502%)  route 3.710ns (94.498%))
  Logic Levels:           0  
  Clock Path Skew:        3.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.798ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.592     4.265    ADC/clk_in
    SLICE_X0Y83          FDRE                                         r  ADC/ADC11_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216     4.481 r  ADC/ADC11_out_reg[4]/Q
                         net (fo=1, routed)           3.710     8.191    AD9783_inst1/D[20]
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[22]/C
                         clock pessimism             -0.204     7.593    
                         clock uncertainty            0.186     7.779    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.152     7.931    AD9783_inst1/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.931    
                         arrival time                           8.191    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        5.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 0.322ns (3.923%)  route 7.886ns (96.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 18.560 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         7.886    12.878    ADC/rst_in
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.053    12.931 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000    12.931    ADC/BS_state0_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.596    18.560    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.204    18.765    
                         clock uncertainty           -0.194    18.571    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.035    18.606    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.065ns  (logic 0.322ns (3.993%)  route 7.743ns (96.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 18.560 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         7.743    12.734    ADC/rst_in
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.053    12.787 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000    12.787    ADC/counter0[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.596    18.560    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism              0.204    18.765    
                         clock uncertainty           -0.194    18.571    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.035    18.606    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 0.269ns (3.555%)  route 7.298ns (96.445%))
  Logic Levels:           0  
  Clock Path Skew:        4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 18.561 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         7.298    12.289    ADC/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.597    18.561    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    18.766    
                         clock uncertainty           -0.194    18.572    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    18.118    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         18.118    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 0.332ns (4.112%)  route 7.743ns (95.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 18.560 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         7.743    12.734    ADC/rst_in
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.063    12.797 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000    12.797    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.596    18.560    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.204    18.765    
                         clock uncertainty           -0.194    18.571    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.063    18.634    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.543ns  (logic 0.269ns (3.566%)  route 7.274ns (96.434%))
  Logic Levels:           0  
  Clock Path Skew:        4.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 18.757 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         7.274    12.265    ADC/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    18.757    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    18.962    
                         clock uncertainty           -0.194    18.768    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    18.314    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         18.314    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.749ns  (logic 0.322ns (4.156%)  route 7.427ns (95.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 18.560 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         7.427    12.418    ADC/rst_in
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.053    12.471 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000    12.471    ADC/bit_slip0_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.596    18.560    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism              0.204    18.765    
                         clock uncertainty           -0.194    18.571    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.034    18.605    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                         -12.471    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 0.269ns (3.720%)  route 6.962ns (96.280%))
  Logic Levels:           0  
  Clock Path Skew:        4.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 18.558 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         6.962    11.954    ADC/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.594    18.558    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    18.763    
                         clock uncertainty           -0.194    18.569    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    18.115    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         18.115    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 0.269ns (3.623%)  route 7.156ns (96.377%))
  Logic Levels:           0  
  Clock Path Skew:        4.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 18.757 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         7.156    12.148    ADC/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.793    18.757    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    18.962    
                         clock uncertainty           -0.194    18.768    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    18.314    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         18.314    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 0.269ns (3.741%)  route 6.921ns (96.259%))
  Logic Levels:           0  
  Clock Path Skew:        4.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 18.754 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         6.921    11.913    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.790    18.754    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    18.959    
                         clock uncertainty           -0.194    18.765    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    18.311    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         18.311    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.269ns (3.823%)  route 6.767ns (96.177%))
  Logic Levels:           0  
  Clock Path Skew:        4.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns = ( 18.751 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         6.767    11.758    ADC/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.833    14.506    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.787    18.751    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    18.956    
                         clock uncertainty           -0.194    18.762    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    18.308    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         18.308    
                         arrival time                         -11.758    
  -------------------------------------------------------------------
                         slack                                  6.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ADC/FR0_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 0.365ns (7.117%)  route 4.764ns (92.883%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.130ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.596     4.269    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/FR0_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.197     4.466 r  ADC/FR0_out_reg[7]/Q
                         net (fo=1, routed)           1.907     6.373    ADC/FR0_out[7]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.126     6.499 r  ADC/BS_state0_i_3/O
                         net (fo=1, routed)           2.857     9.356    ADC/BS_state0_i_3_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I4_O)        0.042     9.398 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     9.398    ADC/BS_state0_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.705     9.130    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.204     8.925    
                         clock uncertainty            0.194     9.119    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.216     9.335    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -9.335    
                         arrival time                           9.398    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.216ns (4.203%)  route 4.923ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        4.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.731     4.404    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.216     4.620 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         4.923     9.544    ADC/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.905     9.330    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.125    
                         clock uncertainty            0.194     9.319    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.143    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.143    
                         arrival time                           9.544    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.100ns (3.007%)  route 3.226ns (96.993%))
  Logic Levels:           0  
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.226     5.113    ADC/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.946     4.220    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.072    
                         clock uncertainty            0.194     4.266    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.167    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.167    
                         arrival time                           5.113    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.100ns (3.015%)  route 3.217ns (96.985%))
  Logic Levels:           0  
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.150ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.217     5.104    ADC/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.876     4.150    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.002    
                         clock uncertainty            0.194     4.196    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.097    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.097    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.100ns (2.889%)  route 3.362ns (97.111%))
  Logic Levels:           0  
  Clock Path Skew:        2.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.362     5.249    ADC/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.952     4.226    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.078    
                         clock uncertainty            0.194     4.272    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.173    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                           5.249    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.100ns (2.838%)  route 3.424ns (97.162%))
  Logic Levels:           0  
  Clock Path Skew:        2.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.424     5.311    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.955     4.229    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.081    
                         clock uncertainty            0.194     4.275    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.176    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.100ns (2.749%)  route 3.537ns (97.251%))
  Logic Levels:           0  
  Clock Path Skew:        2.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.537     5.425    ADC/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.958     4.232    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.084    
                         clock uncertainty            0.194     4.278    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.179    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.179    
                         arrival time                           5.425    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.100ns (2.791%)  route 3.483ns (97.209%))
  Logic Levels:           0  
  Clock Path Skew:        2.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.483     5.370    ADC/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.881     4.155    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.007    
                         clock uncertainty            0.194     4.201    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.102    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.102    
                         arrival time                           5.370    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.100ns (2.707%)  route 3.594ns (97.293%))
  Logic Levels:           0  
  Clock Path Skew:        2.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.233ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.594     5.481    ADC/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.959     4.233    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.085    
                         clock uncertainty            0.194     4.279    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.180    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           5.481    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.128ns (3.309%)  route 3.740ns (96.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.740     5.627    ADC/rst_in
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.028     5.655 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     5.655    ADC/bit_slip0_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.946     2.195    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.883     4.157    ADC/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.147     4.009    
                         clock uncertainty            0.194     4.203    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.060     4.263    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -4.263    
                         arrival time                           5.655    
  -------------------------------------------------------------------
                         slack                                  1.392    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        3.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.824ns  (logic 0.053ns (2.906%)  route 1.771ns (97.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.864    10.954    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.053    11.007 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.906    11.913    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.479    15.110    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism              0.204    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X2Y44          FDCE (Recov_fdce_C_CLR)     -0.111    15.168    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.824ns  (logic 0.053ns (2.906%)  route 1.771ns (97.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.864    10.954    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.053    11.007 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.906    11.913    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.479    15.110    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X2Y44          FDCE (Recov_fdce_C_CLR)     -0.111    15.168    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.824ns  (logic 0.053ns (2.906%)  route 1.771ns (97.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.864    10.954    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.053    11.007 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.906    11.913    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.479    15.110    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X2Y44          FDCE (Recov_fdce_C_CLR)     -0.111    15.168    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.835ns  (logic 0.053ns (2.888%)  route 1.782ns (97.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 10.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.904     9.782    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.308    10.090 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.863    10.953    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y43          LUT2 (Prop_lut2_I0_O)        0.053    11.006 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.919    11.925    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.590    15.222    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.204    15.426    
                         clock uncertainty           -0.035    15.391    
    SLICE_X1Y43          FDPE (Recov_fdpe_C_PRE)     -0.136    15.255    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  3.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.260ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.876ns  (logic 0.028ns (3.196%)  route 0.848ns (96.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    1.936ns = ( 6.936 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     6.818    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     6.936 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.417     7.353    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y43          LUT2 (Prop_lut2_I0_O)        0.028     7.381 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.431     7.812    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.383     2.691    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     2.544    
                         clock uncertainty            0.035     2.579    
    SLICE_X1Y43          FDPE (Remov_fdpe_C_PRE)     -0.027     2.552    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           7.812    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.274ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.845ns  (logic 0.028ns (3.315%)  route 0.817ns (96.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.936ns = ( 6.936 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     6.818    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     6.936 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.439     7.376    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.028     7.404 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.377     7.781    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.624    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     2.477    
                         clock uncertainty            0.035     2.512    
    SLICE_X2Y44          FDCE (Remov_fdce_C_CLR)     -0.005     2.507    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           7.781    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.845ns  (logic 0.028ns (3.315%)  route 0.817ns (96.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.936ns = ( 6.936 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     6.818    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     6.936 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.439     7.376    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.028     7.404 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.377     7.781    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.624    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     2.477    
                         clock uncertainty            0.035     2.512    
    SLICE_X2Y44          FDCE (Remov_fdce_C_CLR)     -0.005     2.507    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           7.781    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.845ns  (logic 0.028ns (3.315%)  route 0.817ns (96.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.936ns = ( 6.936 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.717     6.818    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.118     6.936 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.439     7.376    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.028     7.404 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.377     7.781    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.624    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.147     2.477    
                         clock uncertainty            0.035     2.512    
    SLICE_X2Y44          FDCE (Remov_fdce_C_CLR)     -0.005     2.507    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           7.781    
  -------------------------------------------------------------------
                         slack                                  5.274    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        7.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.269ns (8.571%)  route 2.870ns (91.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.870     7.861    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.518    15.149    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X5Y44          FDCE (Recov_fdce_C_CLR)     -0.174    15.144    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.269ns (8.571%)  route 2.870ns (91.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.870     7.861    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.518    15.149    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X5Y44          FDCE (Recov_fdce_C_CLR)     -0.174    15.144    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.269ns (8.571%)  route 2.870ns (91.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.870     7.861    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.518    15.149    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.204    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X5Y44          FDCE (Recov_fdce_C_CLR)     -0.174    15.144    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.269ns (8.571%)  route 2.870ns (91.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.870     7.861    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.518    15.149    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.204    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X5Y44          FDCE (Recov_fdce_C_CLR)     -0.174    15.144    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.269ns (8.571%)  route 2.870ns (91.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.870     7.861    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.518    15.149    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.204    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X5Y44          FDCE (Recov_fdce_C_CLR)     -0.174    15.144    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.269ns (8.571%)  route 2.870ns (91.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.870     7.861    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.518    15.149    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.204    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X5Y44          FDCE (Recov_fdce_C_CLR)     -0.174    15.144    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.269ns (8.570%)  route 2.870ns (91.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 15.261 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.870     7.861    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.630    15.261    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism              0.204    15.466    
                         clock uncertainty           -0.035    15.430    
    SLICE_X2Y43          FDCE (Recov_fdce_C_CLR)     -0.111    15.319    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.269ns (8.862%)  route 2.766ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.766     7.758    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    15.436    
                         clock uncertainty           -0.035    15.400    
    SLICE_X5Y43          FDCE (Recov_fdce_C_CLR)     -0.174    15.226    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.269ns (8.862%)  route 2.766ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.766     7.758    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    15.436    
                         clock uncertainty           -0.035    15.400    
    SLICE_X5Y43          FDCE (Recov_fdce_C_CLR)     -0.174    15.226    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.269ns (8.862%)  route 2.766ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.766     7.758    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.600    15.231    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.204    15.436    
                         clock uncertainty           -0.035    15.400    
    SLICE_X5Y43          FDCE (Recov_fdce_C_CLR)     -0.174    15.226    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  7.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.128ns (12.092%)  route 0.931ns (87.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.553     2.441    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y44          LUT2 (Prop_lut2_I1_O)        0.028     2.469 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.377     2.846    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.624    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     2.477    
    SLICE_X2Y44          FDCE (Remov_fdce_C_CLR)     -0.005     2.472    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.128ns (12.092%)  route 0.931ns (87.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.553     2.441    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y44          LUT2 (Prop_lut2_I1_O)        0.028     2.469 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.377     2.846    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.624    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     2.477    
    SLICE_X2Y44          FDCE (Remov_fdce_C_CLR)     -0.005     2.472    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.128ns (12.092%)  route 0.931ns (87.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.553     2.441    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y44          LUT2 (Prop_lut2_I1_O)        0.028     2.469 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.377     2.846    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.317     2.624    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.147     2.477    
    SLICE_X2Y44          FDCE (Remov_fdce_C_CLR)     -0.005     2.472    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.128ns (11.178%)  route 1.017ns (88.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.586     2.473    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.028     2.501 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.431     2.932    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y43          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.383     2.691    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     2.544    
    SLICE_X1Y43          FDPE (Remov_fdpe_C_PRE)     -0.027     2.517    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.100ns (6.838%)  route 1.362ns (93.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.362     3.250    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     2.541    
    SLICE_X5Y43          FDCE (Remov_fdce_C_CLR)     -0.024     2.517    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.100ns (6.838%)  route 1.362ns (93.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.362     3.250    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     2.541    
    SLICE_X5Y43          FDCE (Remov_fdce_C_CLR)     -0.024     2.517    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.100ns (6.838%)  route 1.362ns (93.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.362     3.250    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     2.541    
    SLICE_X5Y43          FDCE (Remov_fdce_C_CLR)     -0.024     2.517    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.100ns (6.838%)  route 1.362ns (93.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.362     3.250    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     2.541    
    SLICE_X5Y43          FDCE (Remov_fdce_C_CLR)     -0.024     2.517    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.100ns (6.838%)  route 1.362ns (93.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.362     3.250    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     2.541    
    SLICE_X5Y43          FDCE (Remov_fdce_C_CLR)     -0.024     2.517    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.100ns (6.838%)  route 1.362ns (93.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.362     3.250    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y43          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.133     2.308 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.381     2.689    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     2.541    
    SLICE_X5Y43          FDCE (Remov_fdce_C_CLR)     -0.024     2.517    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.732    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        2.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.269ns (8.570%)  route 2.870ns (91.430%))
  Logic Levels:           0  
  Clock Path Skew:        1.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.711ns = ( 10.711 - 5.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.870     7.861    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.792     9.465    AD9783_inst1/clk_in
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.248     9.713 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.730    10.443    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y43          LUT2 (Prop_lut2_I0_O)        0.042    10.485 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.226    10.711    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    10.916    
                         clock uncertainty           -0.035    10.880    
    SLICE_X3Y43          LDCE (Recov_ldce_G_CLR)     -0.255    10.625    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  2.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.470ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.511ns  (logic 0.100ns (6.619%)  route 1.411ns (93.381%))
  Logic Levels:           0  
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 8.009 - 5.000 ) 
    Source Clock Delay      (SCD):    1.787ns = ( 11.787 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686    11.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100    11.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         1.411    13.298    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.957     7.206    AD9783_inst1/clk_in
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.147     7.353 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.485     7.838    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y43          LUT2 (Prop_lut2_I0_O)        0.035     7.873 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.136     8.009    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     7.861    
                         clock uncertainty            0.035     7.897    
    SLICE_X3Y43          LDCE (Remov_ldce_G_CLR)     -0.069     7.828    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.828    
                         arrival time                          13.298    
  -------------------------------------------------------------------
                         slack                                  5.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/FSM_onehot_state_f_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.269ns (4.208%)  route 6.124ns (95.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         6.124    11.115    AD9783_inst0/rst_in
    SLICE_X0Y51          FDCE                                         f  AD9783_inst0/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.599    14.272    AD9783_inst0/clk_in
    SLICE_X0Y51          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.216    14.489    
                         clock uncertainty           -0.035    14.453    
    SLICE_X0Y51          FDCE (Recov_fdce_C_CLR)     -0.255    14.198    AD9783_inst0/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/FSM_onehot_state_f_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.269ns (4.208%)  route 6.124ns (95.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         6.124    11.115    AD9783_inst0/rst_in
    SLICE_X0Y51          FDCE                                         f  AD9783_inst0/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.599    14.272    AD9783_inst0/clk_in
    SLICE_X0Y51          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.216    14.489    
                         clock uncertainty           -0.035    14.453    
    SLICE_X0Y51          FDCE (Recov_fdce_C_CLR)     -0.255    14.198    AD9783_inst0/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/FSM_onehot_state_f_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.269ns (4.208%)  route 6.124ns (95.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         6.124    11.115    AD9783_inst0/rst_in
    SLICE_X0Y51          FDCE                                         f  AD9783_inst0/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.599    14.272    AD9783_inst0/clk_in
    SLICE_X0Y51          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.216    14.489    
                         clock uncertainty           -0.035    14.453    
    SLICE_X0Y51          FDCE (Recov_fdce_C_CLR)     -0.255    14.198    AD9783_inst0/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/FSM_onehot_state_f_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.269ns (4.208%)  route 6.124ns (95.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         6.124    11.115    AD9783_inst0/rst_in
    SLICE_X0Y51          FDCE                                         f  AD9783_inst0/FSM_onehot_state_f_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.599    14.272    AD9783_inst0/clk_in
    SLICE_X0Y51          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[14]/C
                         clock pessimism              0.216    14.489    
                         clock uncertainty           -0.035    14.453    
    SLICE_X0Y51          FDCE (Recov_fdce_C_CLR)     -0.255    14.198    AD9783_inst0/FSM_onehot_state_f_reg[14]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/FSM_onehot_state_f_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 0.269ns (4.210%)  route 6.121ns (95.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         6.121    11.113    AD9783_inst0/rst_in
    SLICE_X1Y51          FDCE                                         f  AD9783_inst0/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.599    14.272    AD9783_inst0/clk_in
    SLICE_X1Y51          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.216    14.489    
                         clock uncertainty           -0.035    14.453    
    SLICE_X1Y51          FDCE (Recov_fdce_C_CLR)     -0.255    14.198    AD9783_inst0/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_trigger_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 0.269ns (4.210%)  route 6.121ns (95.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         6.121    11.113    AD9783_inst0/rst_in
    SLICE_X1Y51          FDCE                                         f  AD9783_inst0/spi_trigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.599    14.272    AD9783_inst0/clk_in
    SLICE_X1Y51          FDCE                                         r  AD9783_inst0/spi_trigger_reg/C
                         clock pessimism              0.216    14.489    
                         clock uncertainty           -0.035    14.453    
    SLICE_X1Y51          FDCE (Recov_fdce_C_CLR)     -0.255    14.198    AD9783_inst0/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             6.834ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.269ns (9.254%)  route 2.638ns (90.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.638     7.629    ADC/rst_in
    SLICE_X4Y39          FDCE                                         f  ADC/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.790    14.463    ADC/clk_in
    SLICE_X4Y39          FDCE                                         r  ADC/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.290    14.754    
                         clock uncertainty           -0.035    14.718    
    SLICE_X4Y39          FDCE (Recov_fdce_C_CLR)     -0.255    14.463    ADC/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  6.834    

Slack (MET) :             6.834ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.269ns (9.254%)  route 2.638ns (90.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.638     7.629    ADC/rst_in
    SLICE_X4Y39          FDCE                                         f  ADC/FSM_onehot_state_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.790    14.463    ADC/clk_in
    SLICE_X4Y39          FDCE                                         r  ADC/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.290    14.754    
                         clock uncertainty           -0.035    14.718    
    SLICE_X4Y39          FDCE (Recov_fdce_C_CLR)     -0.255    14.463    ADC/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  6.834    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.269ns (9.353%)  route 2.607ns (90.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.607     7.599    ADC/rst_in
    SLICE_X4Y40          FDCE                                         f  ADC/FSM_onehot_state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.790    14.463    ADC/clk_in
    SLICE_X4Y40          FDCE                                         r  ADC/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.290    14.754    
                         clock uncertainty           -0.035    14.718    
    SLICE_X4Y40          FDCE (Recov_fdce_C_CLR)     -0.255    14.463    ADC/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.269ns (9.353%)  route 2.607ns (90.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.845     4.723    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.269     4.992 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         2.607     7.599    ADC/rst_in
    SLICE_X4Y40          FDCE                                         f  ADC/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.790    14.463    ADC/clk_in
    SLICE_X4Y40          FDCE                                         r  ADC/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.290    14.754    
                         clock uncertainty           -0.035    14.718    
    SLICE_X4Y40          FDCE (Recov_fdce_C_CLR)     -0.255    14.463    ADC/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  6.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.327%)  route 0.219ns (68.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.219     2.106    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.355     1.819    
    SLICE_X10Y45         FDCE (Remov_fdce_C_CLR)     -0.050     1.769    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.327%)  route 0.219ns (68.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.219     2.106    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism             -0.355     1.819    
    SLICE_X10Y45         FDCE (Remov_fdce_C_CLR)     -0.050     1.769    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.327%)  route 0.219ns (68.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.219     2.106    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.355     1.819    
    SLICE_X10Y45         FDCE (Remov_fdce_C_CLR)     -0.050     1.769    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.327%)  route 0.219ns (68.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.219     2.106    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism             -0.355     1.819    
    SLICE_X10Y45         FDCE (Remov_fdce_C_CLR)     -0.050     1.769    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.327%)  route 0.219ns (68.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.219     2.106    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.355     1.819    
    SLICE_X10Y45         FDCE (Remov_fdce_C_CLR)     -0.050     1.769    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.327%)  route 0.219ns (68.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.219     2.106    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism             -0.355     1.819    
    SLICE_X11Y45         FDCE (Remov_fdce_C_CLR)     -0.069     1.750    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.327%)  route 0.219ns (68.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.219     2.106    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism             -0.355     1.819    
    SLICE_X11Y45         FDCE (Remov_fdce_C_CLR)     -0.069     1.750    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.233%)  route 0.210ns (67.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.210     2.097    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X9Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism             -0.373     1.801    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.069     1.732    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.233%)  route 0.210ns (67.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.210     2.097    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X9Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism             -0.373     1.801    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.069     1.732    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.100ns (19.158%)  route 0.422ns (80.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=241, routed)         0.686     1.787    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.100     1.887 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         0.422     2.309    AD9783_inst1/rst_in
    SLICE_X2Y45          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X2Y45          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.355     1.850    
    SLICE_X2Y45          FDCE (Remov_fdce_C_CLR)     -0.050     1.800    AD9783_inst1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.509    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkENC_int

Setup :            0  Failing Endpoints,  Worst Slack        2.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (recovery check against falling-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clkENC_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.124ns (3.542%)  route 3.377ns (96.458%))
  Logic Levels:           0  
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 8.539 - 5.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=241, routed)         0.926     2.175    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.124     2.299 f  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         3.377     5.676    ADC/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 f  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     6.101 f  BUFG_inst/O
                         net (fo=241, routed)         0.697     6.798    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.848 f  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.931     7.779    ADC/clkENC_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.805 f  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           0.734     8.539    ADC/clkENC
    OLOGIC_X0Y36         ODDR                                         f  ADC/ODDR_inst/C
                         clock pessimism              0.147     8.687    
                         clock uncertainty           -0.194     8.493    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.112     8.381    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  2.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (removal check against rising-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkENC_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.216ns (4.189%)  route 4.940ns (95.811%))
  Logic Levels:           0  
  Clock Path Skew:        4.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.453ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=241, routed)         1.731     4.404    startup_reset/clk_in
    SLICE_X9Y44          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.216     4.620 r  startup_reset/rst_in_reg/Q
                         net (fo=200, routed)         4.940     9.560    ADC/rst_in
    OLOGIC_X0Y36         ODDR                                         r  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=241, routed)         1.965     4.843    ADC/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    ADC/clkENC_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           2.028     9.453    ADC/clkENC
    OLOGIC_X0Y36         ODDR                                         r  ADC/ODDR_inst/C
                         clock pessimism             -0.204     9.248    
                         clock uncertainty            0.194     9.442    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     9.442    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -9.442    
                         arrival time                           9.560    
  -------------------------------------------------------------------
                         slack                                  0.118    





