From 1a0be15c30bcf335b26a031ba6826b2d3aab2267 Mon Sep 17 00:00:00 2001
From: Condor3397 <freedomcondor@126.com>
Date: Tue, 8 May 2018 15:05:17 +0200
Subject: [PATCH] omap4iss_dtschanged

---
 arch/arm/boot/dts/omap4.dtsi | 67 +++++++++++++++++++++++++++++++++++++++++---
 1 file changed, 63 insertions(+), 4 deletions(-)

diff --git a/arch/arm/boot/dts/omap4.dtsi b/arch/arm/boot/dts/omap4.dtsi
index 475904894b86..e036fcc62949 100644
--- a/arch/arm/boot/dts/omap4.dtsi
+++ b/arch/arm/boot/dts/omap4.dtsi
@@ -746,9 +746,37 @@
 			#iommu-cells = <0>;
 		};
 
+		iss: iss@52000000 {
+			compatible = "ti,omap4iss";
+			reg =  	<0x52000000 0x200>,	// top 
+					<0x52001000 0x170>, // csi2_a_regs1 
+					<0x52001170 0x020>, // camerarx_core1 
+					<0x52001400 0x170>, // csi2_b_regs1 
+					<0x52001570 0x020>, // camerarx_core2 
+					<0x52002000 0x200>, // bte 
+					<0x52010000 0x0a0>, // isp_sys1 
+					<0x52010400 0x400>, // isp_resizer 
+					<0x52010800 0x800>, // isp_ipipe 
+					<0x52011000 0x200>, // isp_isif 
+					<0x52011200 0x080>; // isp_ipipeif 
+			harry = <0x123 0x321 0x456>;
+			//syscon = <&scm_conf 0x6c>;	// copy from isp
+			syscon = <&scm_conf>; 
+			//status = "ok";
+			ti,hwmods = "iss";
+			interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
+
+			clocks = <&iss_clkctrl OMAP4_ISS_CLKCTRL 0>,
+				   	 <&iss_clkctrl OMAP4_ISS_CLKCTRL 8>;
+			clock-names = "iss_fck","iss_ctrlclk";
+
+			dmas = <&sdma 9>, <&sdma 10>, <&sdma 12>, <&sdma 13>;
+			dma-names = "1", "2", "3", "4";	// only 4 originally, 5 is a flag
+		};
+		/*
 		target-module@52000000 {
 			compatible = "ti,sysc-omap4", "ti,sysc";
-			ti,hwmods = "iss";
+			//ti,hwmods = "iss";
 			reg = <0x52000000 0x4>,
 			      <0x52000010 0x4>;
 			reg-names = "rev", "sysc";
@@ -762,14 +790,45 @@
 					<SYSC_IDLE_SMART>,
 					<SYSC_IDLE_SMART_WKUP>;
 			ti,sysc-delay-us = <2>;
-			clocks = <&iss_clkctrl OMAP4_ISS_CLKCTRL 0>;
-			clock-names = "fck";
+			clocks = <&iss_clkctrl OMAP4_ISS_CLKCTRL 0>,
+					 <&iss_clkctrl OMAP4_ISS_CLKCTRL 8>;
+			clock-names = "fck","ick";
+			//clock-names = "fck";
 			#address-cells = <1>;
 			#size-cells = <1>;
 			ranges = <0 0x52000000 0x1000000>;
 
-			/* No child device binding, driver in staging */
+			iss: iss@0 {
+				compatible = "ti,omap4iss";
+				reg =  	<0x0000 0x200>,	// top 
+						<0x1000 0x170>, // csi2_a_regs1 
+						<0x1170 0x020>, // camerarx_core1 
+						<0x1400 0x170>, // csi2_b_regs1 
+						<0x1570 0x020>, // camerarx_core2 
+						<0x2000 0x200>, // bte 
+						<0x10000 0x0a0>, // isp_sys1 
+						<0x10400 0x400>, // isp_resizer 
+						<0x10800 0x800>, // isp_ipipe 
+						<0x11000 0x200>, // isp_isif 
+						<0x11200 0x080>; // isp_ipipeif 
+
+				harry = <0x123 0x321 0x456>;
+				//syscon = <&scm_conf 0x6c>;	// copy from isp
+				syscon = <&scm_conf>; 
+				//status = "ok";
+				//ti,hwmods = "iss";
+				interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
+
+				//clocks = <&iss_clkctrl OMAP4_ISS_CLKCTRL 0>,
+				//	   	 <&iss_clkctrl OMAP4_ISS_CLKCTRL 8>;
+				//clocks = <&ducati_clk_mux_ck>, <&iss_ctrlclk>;
+				//clock-names = "iss_fck","iss_ctrlclk";
+
+				dmas = <&sdma 9>, <&sdma 10>, <&sdma 12>, <&sdma 13>;
+				dma-names = "1", "2", "3", "4";	// only 4 originally, 5 is a flag
+			};
 		};
+		*/
 
 		mmu_ipu: mmu@55082000 {
 			compatible = "ti,omap4-iommu";
-- 
2.14.1

