// Seed: 634056882
module module_0 ();
  logic id_1 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4
);
  assign id_1 = -1;
  parameter id_6 = -1'h0;
  always begin : LABEL_0
    $signed(11);
    ;
  end
  logic id_7;
  ;
  assign id_7 = -1;
  or primCall (id_1, id_2, id_3, id_4, id_6, id_7);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3,
    input wire id_4,
    output tri1 id_5,
    output tri0 id_6,
    input wor id_7,
    output wor id_8,
    input tri1 id_9,
    input tri id_10,
    input wire id_11
);
  module_0 modCall_1 ();
  assign id_8 = -1;
endmodule
