{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/bin/Documents/SPS_burst_2/src/Adder.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/bin/Documents/SPS_burst_2/src/Integrate_Top_Module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/bin/Documents/SPS_burst_2/src/MRAM_Top_Module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/bin/Documents/SPS_burst_2/src/burst_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/bin/Documents/SPS_burst_2/src/burst_ctrl_Top_Module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/bin/Documents/SPS_burst_2/src/compare.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/bin/Documents/SPS_burst_2/src/control_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/bin/Documents/SPS_burst_2/src/counter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/bin/Documents/SPS_burst_2/src/delay_register.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/bin/Documents/SPS_burst_2/src/parallel_to_serial.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/bin/Documents/SPS_burst_2/src/serial_to_parallel.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/bin/Documents/SPS_burst_2/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}