module M_CLOCK_DIVIDER(
input clk,
output divided_clk = 0;
);

parameter div_value = 4999;
reg [3:0] counter = 0;

always@(posedge clk)
begin
	if(counter < div_value)
		counter <= counter + 1;
end


always@(posedge clk)
begin
	if(counter == div_value)
		divided_clk <= ~divided_clk;
	else
		divided_clk <= divided_clk;		
end