<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/basicexpr4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicexpr4.v</a>
defines: 
time_elapsed: 1.276s
ram usage: 38888 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpz20535hr/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/basicexpr4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicexpr4.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/basicexpr4.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/basicexpr4.v:22</a>: No timescale set for &#34;adder&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/basicexpr4.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/basicexpr4.v:30</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/basicexpr4.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/basicexpr4.v:22</a>: Compile module &#34;work@adder&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/basicexpr4.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/basicexpr4.v:30</a>: Compile module &#34;work@test&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/basicexpr4.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/basicexpr4.v:22</a>: Implicit port type (wire) for &#34;q&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/basicexpr4.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/basicexpr4.v:30</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpz20535hr/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_adder
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpz20535hr/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpz20535hr/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@adder, file:<a href="../../../../third_party/tests/ivtest/ivltests/basicexpr4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicexpr4.v</a>, line:22, parent:work@test
   |vpiDefName:work@adder
   |vpiFullName:work@adder
   |vpiPort:
   \_port: (q), line:22
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:22
         |vpiName:q
         |vpiFullName:work@adder.q
   |vpiPort:
   \_port: (a), line:22
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:22
         |vpiName:a
         |vpiFullName:work@adder.a
   |vpiPort:
   \_port: (b), line:22
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:22
         |vpiName:b
         |vpiFullName:work@adder.b
   |vpiContAssign:
   \_cont_assign: , line:26
     |vpiRhs:
     \_operation: , line:26
       |vpiOpType:24
       |vpiOperand:
       \_ref_obj: (a), line:26
         |vpiName:a
         |vpiFullName:work@adder.a
       |vpiOperand:
       \_ref_obj: (b), line:26
         |vpiName:b
         |vpiFullName:work@adder.b
     |vpiLhs:
     \_ref_obj: (q), line:26
       |vpiName:q
       |vpiFullName:work@adder.q
   |vpiNet:
   \_logic_net: (q), line:22
   |vpiNet:
   \_logic_net: (a), line:22
   |vpiNet:
   \_logic_net: (b), line:22
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/basicexpr4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicexpr4.v</a>, line:30, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:40
       |vpiFullName:work@test
       |vpiStmt:
       \_assignment: , line:43
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (d), line:43
           |vpiName:d
           |vpiFullName:work@test.d
         |vpiRhs:
         \_constant: , line:43
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:44
         |#1
       |vpiStmt:
       \_if_stmt: , line:45
         |vpiCondition:
         \_operation: , line:45
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (q), line:45
             |vpiName:q
             |vpiFullName:work@test.q
           |vpiOperand:
           \_constant: , line:45
             |vpiConstType:3
             |vpiDecompile:2&#39;b0
             |vpiSize:2
             |BIN:2&#39;b0
         |vpiStmt:
         \_begin: , line:46
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:47
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:47
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED - Q isn&#39;t 0 &#34;
               |vpiSize:21
               |STRING:&#34;FAILED - Q isn&#39;t 0 &#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:48
             |vpiName:$finish
       |vpiStmt:
       \_delay_control: , line:50
         |#1
       |vpiStmt:
       \_assignment: , line:51
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (d), line:51
           |vpiName:d
           |vpiFullName:work@test.d
         |vpiRhs:
         \_constant: , line:51
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:52
         |#1
       |vpiStmt:
       \_if_stmt: , line:53
         |vpiCondition:
         \_operation: , line:53
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (q), line:53
             |vpiName:q
             |vpiFullName:work@test.q
           |vpiOperand:
           \_constant: , line:53
             |vpiConstType:3
             |vpiDecompile:2&#39;b10
             |vpiSize:2
             |BIN:2&#39;b10
         |vpiStmt:
         \_begin: , line:54
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:55
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:55
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED - Q isn&#39;t 2 &#34;
               |vpiSize:21
               |STRING:&#34;FAILED - Q isn&#39;t 2 &#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:56
             |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:58
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:58
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (d), line:32
     |vpiName:d
     |vpiFullName:work@test.d
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (q), line:34
     |vpiName:q
     |vpiFullName:work@test.q
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/basicexpr4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicexpr4.v</a>, line:30
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiModule:
   \_module: work@adder (u_add), file:<a href="../../../../third_party/tests/ivtest/ivltests/basicexpr4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicexpr4.v</a>, line:36, parent:work@test
     |vpiDefName:work@adder
     |vpiName:u_add
     |vpiFullName:work@test.u_add
     |vpiPort:
     \_port: (q), line:22, parent:u_add
       |vpiName:q
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (q), line:36
         |vpiName:q
         |vpiActual:
         \_logic_net: (q), line:34, parent:work@test
           |vpiName:q
           |vpiFullName:work@test.q
           |vpiNetType:1
           |vpiRange:
           \_range: , line:34
             |vpiLeftRange:
             \_constant: , line:34
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:34
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (q), line:22, parent:u_add
           |vpiName:q
           |vpiFullName:work@test.u_add.q
           |vpiRange:
           \_range: , line:24
             |vpiLeftRange:
             \_constant: , line:24
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:24
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (a), line:22, parent:u_add
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (d), line:36
         |vpiName:d
         |vpiActual:
         \_logic_net: (d), line:32, parent:work@test
           |vpiName:d
           |vpiFullName:work@test.d
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:22, parent:u_add
           |vpiName:a
           |vpiFullName:work@test.u_add.a
     |vpiPort:
     \_port: (b), line:22, parent:u_add
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (d), line:36
         |vpiName:d
         |vpiActual:
         \_logic_net: (d), line:32, parent:work@test
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:22, parent:u_add
           |vpiName:b
           |vpiFullName:work@test.u_add.b
     |vpiNet:
     \_logic_net: (q), line:22, parent:u_add
     |vpiNet:
     \_logic_net: (a), line:22, parent:u_add
     |vpiNet:
     \_logic_net: (b), line:22, parent:u_add
     |vpiInstance:
     \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/basicexpr4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/basicexpr4.v</a>, line:30
   |vpiNet:
   \_logic_net: (d), line:32, parent:work@test
   |vpiNet:
   \_logic_net: (q), line:34, parent:work@test
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \u_add of type 32
Object: \q of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 44
Object: \b of type 44
Object: \q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 36
Object: \b of type 36
Object: \d of type 36
Object: \q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_adder of type 32
Object: \q of type 44
Object: \a of type 44
Object: \b of type 44
Object:  of type 8
Object: \q of type 608
Object:  of type 39
Object: \a of type 608
Object: \b of type 608
Object: \q of type 36
Object: \a of type 36
Object: \b of type 36
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \d of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>