@E: CG791 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":213:39:213:39|Could not resolve hierarchical name 'global_vga_read_addr[15:14]'.
@E::Errors while synthesizing top module top.

