Warning (10268): Verilog HDL information at Trans_Aff_Res.v(12): always construct contains both blocking and non-blocking assignments File: C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v Line: 12
