// Seed: 3300585125
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd69
) (
    input tri   id_0,
    input uwire _id_1,
    input tri1  id_2
);
  module_0 modCall_1 ();
  logic ["" : id_1] id_4;
  ;
endmodule
module module_2 #(
    parameter id_1 = 32'd57
) (
    output supply1 id_0,
    input wand _id_1
);
  final $clog2(18);
  ;
  module_0 modCall_1 ();
  assign id_0 = -1;
  wire [id_1 : id_1] id_3;
  wire id_4;
  wire id_5;
  supply0 id_6;
  wire id_7;
  assign id_6 = -1;
endmodule
