================================================================================ 
Commit: b608085caf1cda04b19fe5402b21023eadf4e57e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 12:32:05 2020 -0700 
-------------------------------------------------------------------------------- 
Update files for 3243.01


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: e6e9982155f1665563d331482e1653edb56a27bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:47:29 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3243.01

Hsd-es-id: N/A
Original commit date: Wed Jun 10 12:04:04 2020 -0700
Change-Id: I0ae3dc5e8744164f7be0b585981f5323ee1ebb22
Original commit hash: 83300ac3a24a3900b982b079d39af33d13e9d13f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 05afb7a87280669452e0fef127ef2e48f8ce94e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:47:26 2020 -0700 
-------------------------------------------------------------------------------- 
TGL UY B0 - Need update to Chipset Init to avoid CDC issues

Hsd-es-id: 16011240457
Impact Platforms: TGL

Original commit date: Mon Jun 8 11:44:45 2020 +0530
Change-Id: Ia2fc896450839ecf3179edb6872d251242556119
Original commit hash: 275d55c9eb6bf6b7e695f2a0b48c6ceae8a7328b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 3007a4d8ecd76215e4e3b5a9d5e8dd495c30daf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:47:22 2020 -0700 
-------------------------------------------------------------------------------- 
[PCH]TigerLakePlatSamplePkg/SpiFvbServiceDxe: Fix wrong memory size allocation for FvHeader

Original commit date: Fri Jun 5 23:23:39 2020 -0700
Change-Id: I8228b60d77564a3cb37d6891b0ac0bf45fb94de2
Original commit hash: 801f08173706b6e02e0928c62ec131008b3f08ae

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c

================================================================================ 
Commit: 8f13e41215e9fc5c907686b99ae52619777b2353 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:47:18 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake B0 Unified (uCode+Punit) Production Patch 0x3a

Hsd-es-id: 22010883506
Original commit date: Tue Jun 9 17:32:25 2020 -0700
Change-Id: I581e1abaf9c9952321733d52b2d26d9431ebbc58
Original commit hash: 1762df158d137d9a77e7fe2979dacea16ba5cfd8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 669f2c5e954a0e87926de8da3979adeb43fae7b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:47:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Jun 10 11:46:53 2020 -0700
Change-Id: I39f49fc5784bc157f5f9d7e704584a8ea945f848
Original commit hash: c91b6ba06b947363260abab880989b4b10726e8c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 241baf26357b5467c0035df3763aa20522516a83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:47:10 2020 -0700 
-------------------------------------------------------------------------------- 
Klockwork Issue seen with Tigerlake-Master build 3234.00

Fixed NULL pointer allocation errors

Hsd-es-id: 22010853775
Original commit date: Fri Jun 5 11:37:59 2020 -0700
Change-Id: Ib4d3ff6341108f1185527133bcdaf26cbf8224df
Original commit hash: c24350587f526d149f0c5d7fb739ad7c6c7b0f86

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
TigerLakeFspPkg/Library/SecFspSiliconLib/SecFspSiliconLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c

================================================================================ 
Commit: 77894fd8ceaefebe62270f128b84be282184ae3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:47:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3243_00

Hsd-es-id: no sighting
Original commit date: Wed Jun 10 09:59:46 2020 -0700
Change-Id: Iffcb2b8c8aa3e824bd3f3e9735236511af0b995c
Original commit hash: 81c61635e85a0e73b4867c8efd02a41b535c0f82

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f4462ce0c6bcde013380d732abff033d54610a78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:47:03 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] Unique Platform Id-AMT-DisableEnable

Added new Heci messages to support Unique Platform Id feature

Original commit date: Fri May 22 12:24:41 2020 +0200
Change-Id: I8b5de23952f56bf610bac81542cfb7be07eadcb2
Original commit hash: 860b4cdb00b1c6873060d7575114249b48c5d3c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CoreBiosMsg.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/UpidMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: e22c87d7e7cab09fcb2b9fc7befae18301d5b51f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:46:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] NVMe storage cannot be boot to OS after disable ME with TG mode enable

Changed the code to handle the case when we dont get a successful reply from CSME to GetSoftStrpConfigMsg

Hsd-es-id: 1507956879
Original commit date: Fri Jun 5 17:20:57 2020 -0700
Change-Id: I33e40b75ebb421c080d48e20d6ea04d42978aa7b
Original commit hash: ddf4f09072d5756e52d868f73cb41e3c2dd13f7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c

================================================================================ 
Commit: 1ff20ac76a1466ba53c4017e070ed5abb22d6be7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:46:54 2020 -0700 
-------------------------------------------------------------------------------- 
Program 324Mhz/326.4Mhz display cdclk frequency in iGfx options

Hsd-es-id: 16011207131
Original commit date: Tue Jun 9 16:59:35 2020 +0530
Change-Id: I002d6fc4b90b132cee56f0cf455a308db8e268a9
Original commit hash: b5e3c9aba5fc627cd78d89c43d32f95ec6ac19ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 512810dc4e0268e11e754d775c1b2e7d92a587d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:46:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][PO][1LM][VMD] Unable to remap a NVMe SSD connected to PEG port

Fix includes
1. To detect and enumerate the NVMe devices connected to PEG port other than PEG60 under VMD setup menu
2. Added RTD3 flow for all the PEG ports

Hsd-es-id: 22010307746
Original commit date: Tue Apr 14 16:12:50 2020 -0700
Change-Id: Ifb1bffd14e6f9e4c2510fd250d7134b2d5a3b420
Original commit hash: 21b051ea45d6b4e34c88c2a5114cd8d6113c778c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/Library/PeiVmdInitLib.h
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl

================================================================================ 
Commit: dfb67099740368b8d2140c2a84299426670d0483 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:46:43 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Update TigerLake partial header file to include the below UPDs.

FSP-S:
ITbtConnectTopologyTimeoutInMs

Hsd-es-id: 14011531867

Original commit date: Thu May 21 11:40:37 2020 -0700
Change-Id: I05f1da265ec766c74617331ed885ea690c07708d
Original commit hash: a4b203a4a70662addcfbe4ef195a4767b5cc3b83

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: 56597b4e418d82b3154d6881e5250e10cf89a7a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:46:39 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Update TigerLake partial header file to include the below UPDs.

FSP-M:
CmdMirror

Hsd-es-id: 1508026293
Original commit date: Tue May 26 17:13:32 2020 -0700
Change-Id: Id559d9aa8d701e3d9d634fe2006d9113d838c2b5
Original commit hash: 29439ea5b98ba1c80e9be76a7f90f212a1706177

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: 60b3bcecd472539beaee1c929e89188479cb021e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:46:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL H] [Alpha] Removing PEP constraints overrides form Config patch table

Removed patch table settings to disable all pep constraints.

Hsd-es-id: 14011646895
Original commit date: Mon Jun 8 15:03:23 2020 -0700
Change-Id: I958f16a30a44e457414379d48c30e1b55fca4892
Original commit hash: d02522de895c27e35578f667f2d703c84a381685

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 451b4f946411d3257f09c2e33720c1f21eae3206 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:46:31 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3242.01

Hsd-es-id: N/A
Original commit date: Tue Jun 9 11:22:02 2020 -0700
Change-Id: I6a636b1dc9a8abd975068315de662909a4ca0056
Original commit hash: 674ac7774b1546548ff0af2363431a1dc79e39e3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7fcf06d15695da319ad8eb1ea7f6ee3de453f382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:46:27 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL] Discrete GPU control for PEG port[Customer_Must_Fix]"

This reverts commit f175a65ecd2b75b8fd589a4be98909e163327a87.

Hsd-es-id: 16011236517

Impacted platforms: TGL

Original commit date: Tue Jun 9 11:29:56 2020 -0700
Change-Id: Ia4b27129ccb64bc908f1815fb40b349373ec43e9
Original commit hash: ba8d60674116c91842f4b5cbea2c8f0ff68131b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Pch/HgDgpuPch.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegRtd3.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 10365100fdf974ca75f04c38f07743e4bae29e85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:46:22 2020 -0700 
-------------------------------------------------------------------------------- 
[PCH]Revert "PeiPchInitLib: BIOS WA for BT loss issue with WR cycling"

This reverts commit a351dc3ccf38a10a4fbafebf1e3c21b70d14d399.

Hsd-es-id: 22010807124
Original commit date: Tue Jun 9 11:27:19 2020 -0700
Change-Id: Ic1132a690d9c4db7d6d958098904bea42c3273f4
Original commit hash: 83696b0e6a7660cbf4065327510cd2462ed27813

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/Library/PeiCnviLib.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 6e87544704cbb10f2eaef89bb6897cdf642d22c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:46:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3242_00

Hsd-es-id: no sighting
Original commit date: Tue Jun 9 11:37:29 2020 -0700
Change-Id: Ieff2d363ce24955cecf83e610e43fecd1eefd485
Original commit hash: fa91e990a3cea3792d682c4f9f7c955bde60e1d9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5863fcc9cbf78a49b9450871f62f8a038cd7e47a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:46:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Jun 9 11:37:17 2020 -0700
Change-Id: I2a23dbf33d4faa3f3bbd1e22052b2df8d44db11f
Original commit hash: 254a55065a2b75489f5b85aec324738ec4de54e8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4114cda145cc9c6375f1a7d804956c1376c1efb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:46:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] TGLMaster Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Tue Jun 9 09:46:41 2020 -0700
Change-Id: Idfefb4dbcb26f192656464d437f9d3321a18758c
Original commit hash: 2a1ded14e9f2664ca844745ccda6fc9619ccb615

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.json

================================================================================ 
Commit: 2d36d91b19c306787ea02148beb210caac7f6f38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:46:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Removed the Work-Around which is disabling DGR for TGL H

Removed the Work-Around which is disabling DGR for TGL H.

Hsd-es-id: 16011219976
Original commit date: Thu Jun 4 14:15:38 2020 +0530
Change-Id: I71cc15418821d077fbb956415b6254019262f3d5
Original commit hash: a4f01c7ce61c478ad8c2cdad96c1054febb4a2df

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 664ec62d991a79c3c4cb2cd08ffbbc7a739116f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:46:00 2020 -0700 
-------------------------------------------------------------------------------- 
[PCH]PeiPchInitLib: BIOS WA for BT loss issue with WR cycling

BT_EN assertion in BIOS from cnvi_init function to after PMC_init function where utmiclk is readily available to detect connection

Hsd-es-id: 22010807124
Original commit date: Mon Jun 1 07:26:05 2020 -0700
Change-Id: Icecd85ffe70ccb33a29a138a1c309e24b80ccace
Original commit hash: a351dc3ccf38a10a4fbafebf1e3c21b70d14d399

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/Library/PeiCnviLib.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: d38138916cd28abc6cc48d07aefcc3f640e4db08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:45:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Integrate Latest GOP 1039

Hsd-es-id: 16011235473
Original commit date: Tue Jun 9 12:59:32 2020 +0530
Change-Id: Ia27b831bc6071b2aa38b8563a071f96e3b6d20b1
Original commit hash: accb37710cf4e1f76e7241c76954194192221278

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.json

================================================================================ 
Commit: c90be2dd7ef2fb224dfd26b0aaad77e2eb2d21b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:45:51 2020 -0700 
-------------------------------------------------------------------------------- 
[PCH][TGP][cAVS] BIOS update for cAVS ADSP subsystem disable

Original commit date: Fri Jun 5 15:04:34 2020 -0700
Change-Id: Iaadc143952cb5614ea57142e3f1045031a9a9a4d
Original commit hash: b51673088d76385f0ef8052f4874417493555563

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: d8ace4edbb5c85376d0549541489d3f0937afecf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:45:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] BIOS change request for RAR TIMER CONFIG - Set to zero

The reset value of this MSR is "Timer Disabled".
BIOS set this MSR to a default of 0, meaning RAR TIMER disabled

Hsd-es-id: 1307612918
Original commit date: Mon Jun 8 12:16:18 2020 +0530
Change-Id: I01ec760658913c7c4fee79de1d0f74c1e91bd642
Original commit hash: 887383b2676fa6eabaf3134948a4aa3a4f0640e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 04c2bee27c7fc2a63efd57e9281668d26d2a8174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:45:43 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake B0 Unified (uCode+Punit) Production Patch 0x38

Hsd-es-id: 22010867660
Original commit date: Mon Jun 8 16:51:28 2020 -0700
Change-Id: I2070759eb6abc8013483876c21f09a51d3c358f7
Original commit hash: de055c6fcfa6299f459c1bdb3147de9c793222b8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 65bea85221405274c0bdf1db7765d5b0f488b857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:45:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Please remove legacy iTBM3.0 BIOS code

- Removed ITBM Driver support in BIOS.

Hsd-es-id: 1508025299
Original commit date: Fri May 29 18:29:35 2020 +0800
Change-Id: I198f332d97f4eb24071158c7b4c947b324915e81
Original commit hash: b44a9192c4303234a87c4911891d1252780539bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Itbm.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 96f72730e3c70b90ff0356ba78a5b42209fc107d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:45:32 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Update TigerLake partial header file to include the below UPDs.

FSP-S:
PchFivrExtV1p05RailSupportedVoltageStates
PchFivrExtVnnRailSupportedVoltageStates
PchFivrExtV1p05RailIccMaximum

Hsd-es-id: 22010660462

Original commit date: Mon May 4 17:38:10 2020 -0700
Change-Id: I955645171c2ec7ced62344e48e5059f55f195571
Original commit hash: 814bd41b728a3a719a5e2d19598cf908d50eec2d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: 922ad736146d108617651b1a8a6ea5925eb6c84d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:45:29 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Update TigerLake partial header file to include the below UPDs.
FSP-M:
SkipCpuReplacementCheck

Hsd-es-id: 22010687686

Original commit date: Fri May 8 15:17:43 2020 -0700
Change-Id: Ief0d810ae65609f4b234e82541ce9f309f390ce0
Original commit hash: 3797e118f3864525648c4151bd5f22378876f399

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: 89d9d590697dde83eb3b980725102f102edfd696 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:45:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL+DG1] BIOS incorrectly loads the image into memory assuming Graphics Opregion is always present in the first image in Oprom

As per PCI spec, OpRegion can be present in any image in the OPROM. BIOS should parse OpRom generically till the end to find out the "IntelGraphicsMem".
Once it finds "IntelGraphicsMem" it has to copy it into memory and then populate the address in PCI Offset 0xFC.

Hsd-es-id: 16011163151
Original commit date: Tue May 26 16:53:19 2020 +0530
Change-Id: Ib3813a7fa6d5cca364858450ebbd044752efca15
Original commit hash: 8acd3509bb0268d3df60816d9fb99fbad6bfd3bf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/DashG/Dg1OpRegionInit.c

================================================================================ 
Commit: 082adceb2dd7e902222896317ff6dbfbfefeaa06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:45:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL/ME] Support RPMC Status API and reference code

Resolution: Add RPMC Status API and FWSTS3 definition.
Impacted: All TGL projects.

Original commit date: Fri Jun 5 14:35:04 2020 +0800
Change-Id: Idcdacfc0985e2dc49e753c9f4d7f64d3eba016a3
Original commit hash: d9a61cfbc2bd076157bdc365887f9037d18a43bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: ab37014aac82b5d7b34f38ecf7964f28ae8d3c32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:45:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3241_00

Hsd-es-id: no sighting
Original commit date: Mon Jun 8 16:43:10 2020 -0700
Change-Id: I1d535c8b51381191e402a2d0e16db45b9a2710bd
Original commit hash: 2003342bf077ff7f0e671ddd1e66e1c9b43ec5b5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4d9ca115796baf2e67f888327f2f4140319bb904 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:45:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Jun 8 11:24:31 2020 -0700
Change-Id: I7ed226908ad053da23e204fd16081cc437f79a39
Original commit hash: c234e5ddc33d919eca2aae49d66747f0cb18ad85

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 979faae99d54ba7122d5f2d8114bb953ec558c80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:45:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Jun 7 10:37:41 2020 -0700
Change-Id: Id58f609e23dfa1fd51c660123090391d61f1b750
Original commit hash: fc80473a9e54df7b9a38b22c1271e0443df7780f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 98809784e9faf3e1587679036df14cda5403ce71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:45:08 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3237_00

Hsd-es-id: no sighting
Original commit date: Sun Jun 7 09:24:24 2020 -0700
Change-Id: Ie5836c4f07130a46740e56d2e79d8d4125c2c522
Original commit hash: f5e654970d4feeb8c544e95599c0e1202ee28920

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d6af37c6b35f295597c0d3c019bb7a999d7ce4ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:45:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Jun 6 10:52:11 2020 -0700
Change-Id: I82871fd8ea2a00e651b0f6148d157b6d3a1d0cda
Original commit hash: 2e223f95e79195a086e2b1caa75d2120e6c19dc1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 76a0fe9754414774f6423f8cd4eaf4c203abdff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3236_00

Hsd-es-id: no sighting
Original commit date: Sat Jun 6 09:37:22 2020 -0700
Change-Id: Ib4fefa52be13d9d86a14f703c9341caadd47a68e
Original commit hash: f73840811c4b332673f46b2172fee23d5ecc1555

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6e30a8330412316ee323a4163bad17474f681ebd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:51 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3235.01

Hsd-es-id: N/A
Original commit date: Fri Jun 5 11:21:28 2020 -0700
Change-Id: Ife813df60c28264337b67fe3d2b7845a9bdd6261
Original commit hash: 8f4615caee652e9b7636b1d17bf32b5f52edbda7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a6ca2be604a2338fde67c156707b50760f1dffaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:48 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.8.6.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A

Thu Jun 4 12:03:35 2020 -0700
Original commit date: Thu Jun 4 12:03:35 2020 -0700
Change-Id: Ie000c70b27680608a4e286df5788fc98efce3da7
Original commit hash: 045b398d3c7a4439838558e53948b4a68c0fed7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 52cbccb326977051820c63cf84431582a29edddc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jun 4 20:41:11 2020 -0700
Original commit date: Thu Jun 4 20:41:11 2020 -0700
Original commit hash: 4c0bfa71abb3b4db8bc7efe1e10ab0d3bbde9840

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4f9dce7a1ad1fe6e6b0a4ed2b6be5ae3c66e0276 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:41 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] DDRIO Vdd2 power debug

Vccdll LVR contention power (more than 200mW ) at peak bandwidth
Increased VccDll Target to 870mV for B0 and P0
VccDll is in bypass for P0
Removed PanicEn = 0 at the end of MRC
Skip all VccDll Training except Feedback Offset Correction
    This function now uses ADC to determine the best point to use
    Repeated same call at the end of MRC

Hsd-es-id: 22010775413
Original commit date: Mon May 4 13:27:33 2020 -0700
Change-Id: I4e09660d0f5fd941dbb4e8263b093c860bd6dde4
Original commit hash: 974f7c3de8aa7fc565ff3763441ee69a7cce7b11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e05e28f4b22f2630bcd86422455290d6bbff5c0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jun 5 01:19:39 2020 +0000
Original commit date: Fri Jun 5 01:19:39 2020 +0000
Original commit hash: 6b26ca9f24df10f574fa25194a2a70efe6bf6cec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a068c851977eff1fb2a558aa12a68a2e74a533f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:33 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL] [MEM ]U/Y LP4x DCC CCC laneen and Ranken gets disabled for jedec reset, but never gets restored after switch back to Gear 2 from 1067

Issue: CCC's DCC settings are not correct after JEDEC reset

Culprit: CCC's DCC settings were only restored if attempting setting freq to Gear2

Fix: Make sure CCC's DCC settings are restored regardless of Gear setting

Hsd-es-id: 14011677539
Original commit date: Thu Jun 4 17:20:39 2020 -0700
Change-Id: I1f2a5815c39ddaaa362da21bb83e5b2d292e094d
Original commit hash: 3fbf354ef473a7611e95d50458c3fa55768f8f8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: b9e628dbee368730639f41e99d7be15ca9046764 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:29 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jun 5 00:59:54 2020 +0000
Original commit date: Fri Jun 5 00:59:54 2020 +0000
Original commit hash: 37f204f5da488be1e833ac27d570c6c66af22998

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c0a5723e541fae3f76bb60197aef248d642bfebe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:26 2020 -0700 
-------------------------------------------------------------------------------- 
Package/Module: Fix LPDDR RxVref and CMD Vref Repeatability

RxDqs ODT training needs to take into account RxVref in order to ensure it does not accidentaly train to a bad place.
CCC TxEq min limit needs to be calculated from CCC DS Comp values in order to ensure the value is large enough to avoid instability.

Hsd-es-id: 22010823430
Original commit date: Tue May 19 14:24:30 2020 -0700
Change-Id: Ib9be1482ca55e8ab07214ace6d3e72d5473a6b5a
Original commit hash: d74d41875e7be3a9d0e7d069db384f67dc59be5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: a1e2d3e59b2780e44c1b9d7c2f380a58e9eb69e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:22 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jun 4 22:17:14 2020 +0000
Original commit date: Thu Jun 4 22:17:14 2020 +0000
Original commit hash: e256b08bee7c0d8a52a01c7744ff67069b2ce168

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ca6a8f93876b8788a5838f91cd1ff8ee3320b92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:18 2020 -0700 
-------------------------------------------------------------------------------- 
Package/Module: Running rank 2 rank traffic is resulting in failure on single byte at 3200 G2. Increase trdrd_dr by 2 for DDR4 G2.

Hsd-es-id: 22010783844
Original commit date: Tue Jun 2 15:43:02 2020 -0700
Change-Id: I71253f1688a2ac83fd63c85f89af319afe470aba
Original commit hash: a175b9cc3e14a3d5518fdf0b360908589ef361e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: c03bcd68a8efaf5666c2dd14b1cd4b99fcf0525c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:15 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jun 4 21:47:03 2020 +0000
Original commit date: Thu Jun 4 21:47:03 2020 +0000
Original commit hash: 72ec8b9f232e1fe4cbe0a27b5073ef5f1c233361

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 90d9ee378f809665e5175e0acf39b5c6b57f7ed0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:11 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: TGL [MEM] TGL U/Y/H Need to set Latency guard timer to por values via formula

Issue:
    Scrubbing MC registers in LP4 system found incorrect settings

Root cause:
    MC VC1_Isoc_latency_guard_timer_x8, VC1_latency_guard_timer_x8, VC0_latency_guard_timer_x16 values are missing its calculation based on Dclk values

Change:
    Adding code to calculate MC registers based on based on Dclk values

Hsd-es-id: 14011670830
Original commit date: Wed Jun 3 14:31:10 2020 -0700
Change-Id: I0a34398967f90c2bce69804eae76439b6b1e30cd
Original commit hash: 442794a49349f3bf9e0af050b5753393be0c783f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 50b61fd077117986a13779b18c99a62694492c7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:07 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jun 4 06:31:22 2020 +0000
Original commit date: Thu Jun 4 06:31:22 2020 +0000
Original commit hash: e24c0482ddc554aad0579b595265481c455b9f05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8d5c4a2444ba7cb07eb687ce5a6d95e9f34e4030 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:44:04 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Add RH support and new bios menu options: REFRESH_PANIC_WM and REFRESH_PANIC_WM
Add MrcRhPrevention() to enable Refresh2x into register
Set "2x Refresh" as the default and unique option of Row Hammer Solution

Related options:

BIOS Option
     Intel Advanced Menu
        Memory Configuration
            Enable RH Prevention [Enable|Disable]
                Row Hammer Solution  [2x Refresh]
            REFRESH_PANIC_WM     [1-8]
            REFRESH_HP_WM        [1-7]

Hsd-es-id: 1507959204
Original commit date: Tue Apr 28 13:59:52 2020 +0800
Change-Id: Idfa3ad4df6debbf4fe8752b1af17dfef5c945ee3
Original commit hash: 35f98cf8b86b8d454d3db93817d15bb9ffcda582

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 065ee106f48ccfcc28fc2cbac3d048770ceb2538 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:58 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 3 23:59:39 2020 +0000
Original commit date: Wed Jun 3 23:59:39 2020 +0000
Original commit hash: 5017c5efacd33e3fdff2d26a89686e2e0e2c82ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8c2b38183f9eab69f9a4e5591477b60402da1f7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:54 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][U/Y] FLL settings to match HVM

FLL settings to match HVM settings
Updated TGL-Y FLL settings for FAST_CAL = 2, SLOW_CAL = 3 and COARSECAL = 0xA

Hsd-es-id: 14011664618
Original commit date: Tue Jun 2 17:26:46 2020 -0700
Change-Id: I3f5727949717520ed432f1a704c59f58b8a1807f
Original commit hash: c49c65e70b770b876caac0e4e28165d848050daa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 9307e6e624f5807020690a745b8e0055000a5bc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:51 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 3 20:49:26 2020 +0000
Original commit date: Wed Jun 3 20:49:26 2020 +0000
Original commit hash: 97856c8a0343bf0a93470f562240c6654410d487

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d4b3e7467e16f8b75eeac5dd382c8a7ee0fe4a27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:47 2020 -0700 
-------------------------------------------------------------------------------- 
MemoryInit/Tgl: Workarounds for Tx non-linearity on TGL

1. Disable CMD Normalization. It assumes linearity, and will not work without it.
2. Disable TxDqs/TxDq TCO Comp training for DDR4, it is not working well and causing margin shortfalls.
3. Create a new training step that sweeps TxDqs to find the best TxDq eye to compensate for the non-linear behavior.
   Run at the end of LCT to ensure all TxDqs and CLK changes have occured (the CLK changes due to CMD Normalization and the CLK re-centering afterwards aren't there any longer).

Hsd-es-id: 14011594140
Original commit date: Tue May 26 17:08:01 2020 -0700
Change-Id: I08183b47df81448332bca8f365038b85bb8844c2
Original commit hash: 88c135131e1b25c6dff0968eb8ac78e826b33e80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 76fce39271a1ddd4b7dfb2e9df27286aab2cfdce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:43 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 3 18:21:38 2020 +0000
Original commit date: Wed Jun 3 18:21:38 2020 +0000
Original commit hash: 286bf19d7369c497fe1a1e2dfc45d155be0f3c92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cc80e8f35e77e01a34366573bb44da2bdd5b564d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:39 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] TGL-UYH: MC under refreshes rank 3 during repeated sequence of self refresh entry/exit

Set Trefipulse_Stagger_Disable = 1 to disable stagger of debits

Hsd-es-id: 14011319001
Original commit date: Wed May 13 11:52:10 2020 -0700
Change-Id: I17b57605c40964685b80d6c534c8d65f65fa2d8f
Original commit hash: 2c158bb0035c0cc73b9466b7d4ae1299bcc9fc4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 3936107b858e1c0434e42ecc502546bb22e3b963 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:35 2020 -0700 
-------------------------------------------------------------------------------- 
TigerlakeFsp/TigerlakeFspPkg: Adjusting Visual Studio Flash sizes

For (TARGET) == "RELEASE"
Increased FLASH_SIZE and BLOCKS to 0x000DD000 (from 0x000D9000) and 0xDD (from 0xD9)
Increased FspmSize to 0x00090000 (from 0x0008C000)

Hsd-es-id: N/A
Original commit date: Tue Jun 2 19:11:52 2020 -0700
Change-Id: If203628e383dd0ecaa446084e7fd8bd67f08fb40
Original commit hash: 60983fc04f6e6246d1c21a50242aa639cd8ea18f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: bc6e72c49dff14e5c481fd8c39f68ada2da86ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:31 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 3 00:48:02 2020 +0000
Original commit date: Wed Jun 3 00:48:02 2020 +0000
Original commit hash: 7def0b744724c6e2e09ef4596f6907b4401a2768

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a711c229af900bd5dd6f8824da945bd277358767 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:28 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: [TGL][MRC][LP5] Reduce stress for WeakTimingCentering training
Issues:
  Week Write Timing centering fails on LP5 systems
Change:
  1) DQTimeCentering1D needs to know we are running WeakTimingCentering (WrTLp5) so added global variable to indicate that
  2) Selected StaticPattern and reduced Number of Cache lines to 1 for SetupIOTestBasicVA

Hsd-es-id: 14011503572
Original commit date: Wed May 27 16:51:25 2020 -0700
Change-Id: I5de78093efc39df8d266a2dba40420e61c98d567
Original commit hash: d56a8a4b94033b29ed60886acc3213a47e7c4804

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: adf77f736f3b02abed7db93de0499a9bbf29e608 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jun 2 08:13:23 2020 +0000
Original commit date: Tue Jun 2 08:13:23 2020 +0000
Original commit hash: e93ffd2be325d64bfaf79ad4019a6ea6739ddfdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 14a1832569b550fc08d99f4db0317e2ae9ec6511 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:19 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: Clear some codes as sync with DG1 base
 1. Fix some compiling warning issues in GCC
 2. Add more debug Information.
 3. Sync some codes for DG1 platform

Hsd-es-id: 1508033218
Original commit date: Fri May 29 08:18:42 2020 +0800
Change-Id: I7d2106723c545ed08661b9ef769fa4260bca6a93
Original commit hash: 95e5b9bce290019022466d2a215dd59644f6f10f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: e26113dd24975103f50f94cc2b5f2ecc9378696e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:14 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Fix LP5 DqMapCpu2Dram TGL-Y

LP5 should be using both DQ and DQS swizzle hardcoded tables for TGL-Y
Fix: Add PcdMrcDqMapCpu2Dram PCD back into TglYMRCConfigInit()

Hsd-es-id: 22010778491
Original commit date: Fri May 29 11:46:29 2020 -0700
Change-Id: Idda217475341fc36aaa88def9f8ef325a2c3fcb2
Original commit hash: dbc86faf4b6946833d79c08aab427b33266acf98

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 9218127906c951453dcfdb3d814bbe0b470aad61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:10 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.8.5.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A

Mon Jun 1 11:07:02 2020 -0700
Original commit date: Mon Jun 1 11:07:02 2020 -0700
Original commit hash: 6ad6693879172d73a38b6a607fab45f2ef827516

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ce12fb43776dc9611759070d3a75c97d87a97118 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:07 2020 -0700 
-------------------------------------------------------------------------------- 
Default disabled FlexRatioForBoot

Change made to go back to previous residency values while pCode patch interaction with ThermTrip
FlexRatioBoot feature is analyzed to root-cause residency issues.

Hsd-es-id: 16011225050
Original commit date: Fri Jun 5 10:01:32 2020 -0700
Change-Id: Ifd81416a34a041cae9edd13777a472fae6eb5a5c
Original commit hash: ef359a366d5f7a7714dbe78ebfb7f9bab0c6cf2a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 1937a6c9707a92e9a02d3384d7ddabc5e16e3443 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL A0/B0/P0]: Enable CDR Relock feature using wrong bit

change CDR bit from 0 to 5

Hsd-es-id: 16011135298, 22010822098

Original commit date: Fri Jun 5 00:47:58 2020 +0530
Change-Id: Ie13ee93e9133477967459076e186a0363ceb4722
Original commit hash: dbe1dc3a02ad8eee009586c269f38d0c67041b5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: dafbe032beb45f903416832870f2fe9fe926d9a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:43:00 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL-H] Added Storage RTD3 support for CPU ports PEG10, PEG11 and PEG12"

This reverts commit 8c86cc3c9f6f1a8fac762276c787296a7b18d877.

Hsd-es-id: 22010754333,14011646895
Original commit date: Fri Jun 5 12:20:02 2020 -0700
Change-Id: I317580cc03a959f3973539728b215b489b79d164
Original commit hash: f716247071e9434fa2987cfcfe0612c63b55344a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 7689e93a01f2a5afc42d4845ea5769264538e162 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:42:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Jun 5 10:04:47 2020 -0700
Change-Id: I0f61856c59ac90d80b70f732068d2eef49fc9a3a
Original commit hash: e9ca26f1a3fe4977a27e37e85ab5871005df5c19

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d7765574991e937c47b03295bada3adf7a2663e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:42:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3235_00

Hsd-es-id: no sighting
Original commit date: Fri Jun 5 09:14:07 2020 -0700
Change-Id: Ifeecd4e27535f21700abf80f5591116e9b170db9
Original commit hash: a514881cbf2f18c057282e43aa4619aaf9ca61db

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b6aee44b517ef79126346832a0e3df74248d36d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:42:45 2020 -0700 
-------------------------------------------------------------------------------- 
[PCH] PeiUsbHostControllerInitLib: xHCI programming update

Force PG timeout changed from 50us to 150us


Original commit date: Thu Jun 4 14:50:35 2020 -0700
Change-Id: If2cfad3d54b81d95335767fd53ce858043a2c206
Original commit hash: f321fe6ad681393f6dbb40fc0a7de06eb5670575

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 00d7f6b70a3a410ea5003fb4e71b1cc90d8d59b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:42:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] Added Storage RTD3 support for CPU ports PEG10, PEG11 and PEG12

1. Added Storage D3cold support for cpu ports
2. Removed patch table settings to disable all pep constraints.
3. Added Pep constraints to PEG10, PEG11 and PEG12

Hsd-es-id: 22010754333,14011646895
Original commit date: Mon Jun 1 22:49:26 2020 -0700
Change-Id: I259760f7f7e9367420148478864c90ed6545ac48
Original commit hash: 8c86cc3c9f6f1a8fac762276c787296a7b18d877

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 156625981ea5b1c15d4b7e579cf7cd89815121ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:42:34 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: Add bios EC WDT support for resiliency case

Arm ec wdt at pei pre-memory stage, disarm ec wdt at resiliency dxe stage.
Another case is capsule update, also need disarm ec wdt before write data
from RAM to SPI to avoid reboot during capsule write.
Add all EC wdt related definitions into bios code base based on the spec that
EC team released to bios team.

Hsd-es-id: 1507956204
Original commit date: Thu May 7 14:02:47 2020 +0800
Change-Id: I84acb4ba7e955ec450818ed3892834157c676d3b
Original commit hash: 82cb52558677b8e2bf57dd47be4bde2159e3ad6c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.inf
TigerLakePlatSamplePkg/Include/Library/EcCommands.h
TigerLakePlatSamplePkg/Include/Library/EcMiscLib.h
TigerLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c
TigerLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 363f664679247c3401facf043590fbaa37a30b53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:42:30 2020 -0700 
-------------------------------------------------------------------------------- 
TGL Security[Harmonized Capsule]: CSME Fw Fails to upgrade on FDO Jumper assertion via full region CSME Capsule

To skip Heci function when ME BIOS Boot Path is MeSecoverJmprBiosPath.
Port the patch from ICL:
https://git-amr-7.devtools.intel.com/gerrit/#/c/43823/

Hsd-es-id: 16010859246
Original commit date: Wed May 20 09:29:25 2020 +0800
Change-Id: I5f89e90780a132ab5e52330b0ad0a2bfca7b1c44
Original commit hash: 10e4dae27642ab8ff54c9e2e3f6cef022a62b6a1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf

================================================================================ 
Commit: ee0ab327ab823dbdad02a56d923f65a14a435c71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:42:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Add Ctdp.asl in TGL BIOS

Hsd-es-id: 16010749973
Original commit date: Mon Jun 1 15:26:00 2020 +0530
Change-Id: Ie96c9d45d14983f7c719df428ee19407e6b5ac61
Original commit hash: cda23b21d44fbb8f95ef5cfd1c839d5db22cbbf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Ctdp.asl
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: 4dbf4802d247b129cce171a39b7569fd11d3f631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:42:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Send CONNECT_TOPOLOGY only when switch to backward compatible mode (FW CM)

Refers to CONNECT_TOPOLOGY timeout setting before sends the CONNECT_TOPOLOGY command.
If the timeout is 0, then skip sending command.

Hsd-es-id: 22010738488
Original commit date: Thu May 28 21:47:03 2020 +0800
Change-Id: Ie44a2c44d736c83248b989ed21b5abf66505c8a3
Original commit hash: 9dfc40938ae0f9740672b88809e749fe130504d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
TigerLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 627890012b71fdb967f3e50653782f7261a087e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:42:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Jun 4 10:08:17 2020 -0700
Change-Id: I6f41331aaf24a7d3f3129eaa0ab9ccbb95038996
Original commit hash: 3a33b60c658f550c6459f8b8c9cda47da57e2f97

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2c90c3ee0f7bd56512c8a2faf521cb2ab3c0532b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:42:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3234_00

Hsd-es-id: no sighting
Original commit date: Thu Jun 4 09:13:24 2020 -0700
Change-Id: Idb38d73a81d72064d162ae72acfc959c9fe1a200
Original commit hash: 73d7938c316b3a32120165b393516bd238f624f2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a3bc1e446f4ac82bd9dd75a0bc3a9637d75aa680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:42:10 2020 -0700 
-------------------------------------------------------------------------------- 
[PCH][WWAN] _OFF method is not getting called when WWAN device is disabled in Device Manager

Original commit date: Wed May 27 17:27:25 2020 +0800
Change-Id: I9e4af473736ebfa189117814cce1d41ec14a41fd
Original commit hash: c651911bb3abf87b5ed1e437b90757a615bf9436

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl

================================================================================ 
Commit: d13a98e1b6b2ca9e0dc867299ccd1b28a8818381 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:42:06 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Support per Core Enable/Disable for TGL

This patch is to support per Core Enable/Disable for TGL, and
meanwhile remove from API from CpuInfoFruLib to PeiCpuInitFruLib.

Hsd-es-id: 14011050812
Original commit date: Wed May 6 14:09:57 2020 +0800
Change-Id: Id29c9cf1649350c4c4fc8a865579d1a317bea94b
Original commit hash: 2012069ec189b84f5506e5d266c2729d344fe462

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 47058ab61f35e1b5e7913b241d8617cd5a3920a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:42:02 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3233.01

Hsd-es-id: N/A
Original commit date: Wed Jun 3 12:23:12 2020 -0700
Change-Id: Ibe37d263bd2aa1ce481650d5bfaf9382b13e5c16
Original commit hash: 45f3e5663a1d2bbf2479e4e05756ebd21f0d0a05

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0d74a07bf2be1d812ff3c258c906877b016d4e18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:41:58 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS support for MRC training for 12-15W thermals:  Boot-Only Flex Ratio

Allow configurable value for early boot frequency with new default values for TGL B-stepping.
Add support for Flex Ratio for Boot and Early Boot Flex Ratio.

Hsd-es-id: 16011207009
Original commit date: Mon Jun 1 21:47:18 2020 -0700
Change-Id: Idd8d577f5f0936da4345122bd6d30af671eb0d6b
Original commit hash: a6d2cd3d107e5ab3b078331b6078a01f131c6da6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 2ea93a733683670e4d899788d6da64d4339ec9f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:41:54 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake B0 Unified (uCode+Punit) Production Patch 0x36.

Hsd-es-id: 14011650173

Original commit date: Tue Jun 2 20:42:27 2020 -0700
Change-Id: I6aa426077361719cf1be31f8035aef980930b05a
Original commit hash: 8a6f19b64d84ed33c34a373e263e17b600696c0a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: bae96179e8c7bb4ffd9101c79c578225b901033c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:41:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL U][B0]: L1SCAP not set for HotPlug enabled port (in NDA case), and SMI handler not setting TLS = max supported speed

HotPlug fixes
L1SCAP + HWEQ + TLS to be programmed to Gen3/Gen4 + CMRT to 0x6E

Hsd-es-id: 22010760595
Original commit date: Sat May 30 14:42:49 2020 +0530
Change-Id: I2a3c0e5e50095daeec20c22d7396613d8359f86f
Original commit hash: f8a1f5ff870b300a3313d41c7050abb389746af3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/CpuPcieSmm.c

================================================================================ 
Commit: 1f15dde8ef4001b467e250308d26db0cb2a42b90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:41:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Jun 3 10:05:07 2020 -0700
Change-Id: I82d1fcf38bd6236939fe19b611e42a6e0228c033
Original commit hash: 9a8b3f90b5fb738f142dcccf7d5af419cc336784

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: bc6ee805b043bd60c0adcfb1191bbd69a4136aa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:41:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3233_00

Hsd-es-id: no sighting
Original commit date: Wed Jun 3 09:16:44 2020 -0700
Change-Id: I11190d48530da9a2b947262ee4f54a7dedfd72b3
Original commit hash: bed6198be24bf404dda46e5854265bec32f1d8bc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ac3f860ea8ebb5f411697e2e0ae7f43dde5559c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:41:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]BIOS Shall provide the platform MAC address to the CSME on every boot - take #2

Issue: After sending MAC pass through command, system restarts continuously.
       If NCSI is not enabled and the command is sent, there is a FW reset.
Resolution: Temporary w/a is to return unsupported. Will need to verify it again with new CSME FW release.
Impacted: All TGL projects.

Original commit date: Wed May 27 19:31:42 2020 +0800
Change-Id: Idaf28913de3e305f58e212f96b057444d2366304
Original commit hash: 5ce6cf4b0b0e3f14c4750c5c2ef7d12e6bb292d3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Amt/AmtMacPassThrough/AmtMacPassThrough.c

================================================================================ 
Commit: f1851c69cf3e1a5a52a30028a57e13c8bfe7662d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:41:33 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake B0 Unified (uCode+Punit) Production Patch 0x34.

Hsd-es-id: 14011614911

Original commit date: Mon Jun 1 11:11:47 2020 -0700
Change-Id: I19ae42ab90397e6a24245ab5e41fc55365eec9d1
Original commit hash: 333291c5597e6b4c848186b460385ed6f90a536f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 15eaa4b01c9f000efeed8b40b43ecd63d0a3e835 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:41:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Discrete GPU control for PEG port[Customer_Must_Fix]

Hsd-es-id: 1507931589

Impacted platforms: TGL

Original commit date: Sat May 23 13:38:25 2020 +0530
Change-Id: Ie816a15cc273442d9fd48b2c71ea99a40f5afd38
Original commit hash: f175a65ecd2b75b8fd589a4be98909e163327a87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Pch/HgDgpuPch.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegRtd3.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: ce515cdf93e6317c625fdb2210e8e7ac468478ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:41:19 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake B0 Unified (uCode+Punit) Production Patch 0x32.

Hsd-es-id: 4011589436

Original commit date: Tue Jun 2 12:19:30 2020 -0700
Change-Id: Ifc2deb2e25bc214dde92f2118edb1f5942d7b34b
Original commit hash: 9011830897331ea396962598c35e60206d388697

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8c18f92de189e97694632414c9b94e15cad91f7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:41:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Jun 2 09:57:19 2020 -0700
Change-Id: Icccfb8b27ab8b464c8d2b9923efaf4c72bc9d08f
Original commit hash: af6970d96b6d254bcefc19a30a76cf0044a253f8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fdc98e2189a1574822e53b311dc328a1eda28929 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:41:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][Master]- Ext FSP Wrapper Build is not booting, Hangs at PC "0A40"

Hsd-es-id: 22010772826
Original commit date: Tue Jun 2 01:01:29 2020 +0530
Change-Id: Idcb648e4c1e0f2cff1de38c6b6561cdffa73501e
Original commit hash: cafbd67ed958d0f913d10d6728729b41f7e6e4e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: d08ab570a7342306d0d94e0a57be81773fc72589 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:41:08 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3232_00

Hsd-es-id: no sighting
Original commit date: Tue Jun 2 09:13:46 2020 -0700
Change-Id: I3659b50ddd8f0c3b5321738ad8d084f466ac6e58
Original commit hash: e3a038bdad6d711dfabe5bbec5e38982524fba7d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5a99de422d4dbe52bef3b534da53e4749c8f75d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:41:05 2020 -0700 
-------------------------------------------------------------------------------- 
TGL[TGP] - Remove the option to enable of  PPIN feature on Production BIOS and keep it as a BIOS option on Debug BIOS only

Hsd-es-id: 18011397623
Original commit date: Tue May 26 16:20:09 2020 +0530
Change-Id: Ia40478083baff46a80180760de2576c04e5e1608
Original commit hash: 767c88632cdcf7241612d80e691d05fb74b92549

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 61a9fb3966474b7c2e2b30038cb151e759432429 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:41:01 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: [Build Fix]Update PartialHeader script

Build error fix for PartialHeader script

Hsd-es-id: 16011207182

Original commit date: Tue Jun 2 10:41:04 2020 +0530
Change-Id: I3fe95d9bda0bef185ead2ba267f94eefde7949ae
Original commit hash: 64e1cfd220e3c1da1c90330124efd6a93b331b98

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/Final.py

================================================================================ 
Commit: 4a6131d2612368096c00d5901fc38caddf52bf44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:58 2020 -0700 
-------------------------------------------------------------------------------- 
New TGL Platform VR POR file WW2220
 - Update for TGL H 45W 4+1, 6+1 SKU.

Hsd-es-id: 1307618389
Original commit date: Tue May 26 16:48:08 2020 +0530
Change-Id: I11a233d475f4f3a8ef5a7a1f19b944b382640da9
Original commit hash: 62e5d38ae80a6ae4ed960766dee2ac30cc7b14f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 2275f5cff29c6f76fddc64ccf3cb09528b73e036 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:55 2020 -0700 
-------------------------------------------------------------------------------- 
[Xcomp PO] VID read should be 16 bit in order to compare it to 0xFFFF

cherry-picked from https://git-amr-7.devtools.intel.com/gerrit/#/c/84491/

Hsd-es-id: 22010658284
Original commit date: Wed May 13 14:58:35 2020 +0530
Change-Id: I42da92c15f90fdd6992e12c65aa2bcbebe3286e9
Original commit hash: f364e94a1f0999d58ceca51c8692f78b99d7a3dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: ba21ea4cbf24d6e9d7f7917b9ac83133cc4d3367 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:52 2020 -0700 
-------------------------------------------------------------------------------- 
[PCH]Fix that sometimes SCI event keep trigger while SSD drive hot plug in/out PEG port.
Impact Platforms: TGL

Original commit date: Mon Jun 1 10:53:44 2020 +0800
Change-Id: Id1256d6f9bf27f8296af40a9278080d488d9666b
Original commit hash: f4d110e9c0e1e6a10c682b4f62499428b6683795

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl

================================================================================ 
Commit: 61ac1e79dda4da2cd98c82918014a90f40dc9ef7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:49 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3231.01

Hsd-es-id: N/A
Original commit date: Mon Jun 1 16:52:19 2020 -0700
Change-Id: Ib979b0d5a687f33225b7f6a865b3162124714907
Original commit hash: fb2eb85f3327272dfbec847acd730f0d011d1ea8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2e65da63ed25a29e19aac0a541cda5bf10607ca0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:46 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Solve build error in PartialHeader

Remove "SiPostMemRsvd" UPD from Partial Header List.

Hsd-es-id: 16011166948
Original commit date: Mon Jun 1 11:02:33 2020 +0530
Change-Id: I71b68e601e7c12ff7ddc83d2272eefe9e2b993d9
Original commit hash: a70f2b1e13c773d7391bbe8a4489a43dfb9069a3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: 6df163191e3963be3bc242eb66093c34e2af7314 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:43 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: [Build Fix]Update PartialHeader script

Add some checks to avoid some corner case situation

Hsd-es-id: 16011166948
Original commit date: Mon Jun 1 14:40:29 2020 +0530
Change-Id: Ia2781bd56439b51bc921f2eef0c5b963c000c4cb
Original commit hash: 418df21ef75582e8357cae257b0a50fa5d5439d8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/Final.py

================================================================================ 
Commit: 032d9e1be6be4042e4cdae8e6502cb6f369a1e9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:40 2020 -0700 
-------------------------------------------------------------------------------- 
TGL - Setup default patchtable update for multiple SKU

Improve UpdatePatchTable() to fix duplicated AltCfgString and fix non expected setup value after load default.

Hsd-es-id: 1508031168
Original commit date: Wed May 27 16:54:58 2020 +0800
Change-Id: Ie7fc79eafd3ca5ec865a4560eef491ee01e34d3a
Original commit hash: 8444ab994195007489619ba5529a82a29fa14233

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c

================================================================================ 
Commit: 06f2d7f550a667be843ef0e8a39186ec98677f71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:37 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate: Fix FMP failure handle issue

When updating IBB fails, the TopSwap is enabled, this error can be detected.
But when updating IBBR or OBB fails, seems no recovery will be triggered,
So the code logic needs to be refined to handle error status in a safe way.

Hsd-es-id: 1507941975
Original commit date: Mon May 25 13:15:07 2020 +0800
Change-Id: I4f04507f91f30ee80a43572b4fe33ba8a7bd3791
Original commit hash: 2dc19bf653dd09e58b62b681c94f2ec6ff19cd1d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c

================================================================================ 
Commit: df46bec249086130871859ae54d60fa94a0367b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Jun 1 10:07:37 2020 -0700
Change-Id: I36ad96269f6689d58ca77d102643654d5ac28254
Original commit hash: 3edebb12b203b9960006b22178b2d7657bd4f81d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a05fdd3ec9854e101b2b5169e918a1f7a290d375 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3231_00

Hsd-es-id: no sighting
Original commit date: Mon Jun 1 09:06:50 2020 -0700
Change-Id: I9b288a2313cb43a66bff48bc8c2c91d065fe8010
Original commit hash: da055235a91273e8840b1aafcf5b77fdb03bebf5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 36619e0cdea7af70b79eebbcaf57f07dbab9e2d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:28 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.8.4.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A

Fri May 29 15:36:18 2020 -0700
Original commit date: Fri May 29 15:36:18 2020 -0700
Change-Id: I3b804e4602ddadfe080d14f4326e830d7adf68d4
Original commit hash: a25082c0cc06aeb2e66b9415d85cce3966f3c48a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc2aa98c08481d3ef5bcbffc97d05ee6d47d8878 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:25 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat May 30 01:29:27 2020 +0000
Original commit date: Sat May 30 01:29:27 2020 +0000
Original commit hash: afb2b4f6404e2610b8ff917c29b12eeee659ef1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 713250b7617bb11050fd0077d7462a495922ad04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:22 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-H] Need BIOS / MRC defaults changed to POR for SAGV and MAX FREQUENCY

Change: For TGL-H. By default, enable SAGV and set FreqMax to AUTO. Remove the FreqMax 2666 limitation.

Hsd-es-id: 14011592318
Original commit date: Fri May 29 15:27:03 2020 -0700
Change-Id: Ia40164f27f6721520084bd8d78d054e19dc35f31
Original commit hash: 63e7c20b16cbc872ecdc10a1c0addf43aa1e35b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 25cb781727b698f0d7d45e428b1bbec37a18519d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri May 29 22:21:55 2020 +0000
Original commit date: Fri May 29 22:21:55 2020 +0000
Original commit hash: 2e7c816972ef41cc1d1338876b485f93456f5fd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef4a85cd506abc4a95968a839997be94f8118240 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:16 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: BIOS is not programming ddr_voltage_0_0_0_mchbar_pcu to indicate the memory technology impacts VDD2 power reporting

Issue:
    MRC is not setting correct value,
    Pcode loads wrong weights for VDD2 algorithm because the value is set to 0

Root cause:
    MRC writes correct value in Cold Boot, if Fast boot or Warm reset this register goes back to zero
    MRC is not saving/restoring DDR_VOLTAGE_PCU register

Change:
    Adding DDR_VOLTAGE_PCU register to SaveDataCommon array

Hsd-es-id: 14011583597
Original commit date: Wed May 27 13:03:03 2020 -0700
Change-Id: I589cd85fb4e769c062372bdc75ee5c81ca8354db
Original commit hash: 9acd99dacf5109a871c6ffd00b4f31d8650245c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 373392b7adbd1a53b336c8958567155825bf6b89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:13 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri May 29 20:06:02 2020 +0000
Original commit date: Fri May 29 20:06:02 2020 +0000
Original commit hash: 61e526f9153a964412f953639287503d004e69d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa8495cbba63a474fc3ca3c67cd0dca13ecb4192 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:10 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] CA Mirror support is not programming properly

Issue: Enabling CmdMirror did not affect register

Culprit: if statement for checking if Input parameter CmdMirror was incorrectly bitwise anded with boolean

Fix: Make the if statement be "&&" instead of "&"

Hsd-es-id: 14011562890
Original commit date: Fri May 22 11:06:37 2020 -0700
Change-Id: I1f69aed1fb09693030900f8e5fe57283bec9c310
Original commit hash: ddddee5789e5f5709c4a25618ab5b4f77dce1e7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: cc5563b90d4a38592c17abaaff0650e47b81ab35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:07 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri May 29 00:37:14 2020 +0000
Original commit date: Fri May 29 00:37:14 2020 +0000
Original commit hash: 4ee1306c5de114fa2ce10c105df67c60cc369c11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 542069b17a83e5a59c798a3473ce9ae07e594925 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:04 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed May 27 01:21:21 2020 +0000
Original commit date: Wed May 27 01:21:21 2020 +0000
Change-Id: I75a1050c52b184492b7db87424dc760ea95ce6d4
Original commit hash: a650ea714d8062bfd22541ff446d6ca70a92270b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e69c4befb78de670c96ce7945ba1db3262c24314 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:40:01 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y/H DDR4 Refresh rate 1x is programmed to 3.5us instead of 7.9 us

Issue:
    DDR4 Refresh rate 1x is programmed to 3.5us instead of 7.9 us

Root cause:
    Overflowing the UINT32 Calculated variable for tREFI in Default Profile in mrcspdprocessing.c

Change:
    Changing tREFI formula in default profile from 1000 to 100 scale due to UINT32 Calculated variable overflow when using 7.8 us for DDR4 factor

Hsd-es-id: 22010755277
Original commit date: Thu May 21 23:34:51 2020 -0700
Change-Id: I4a0f4e853904a9170ac779db7ab9283b45c9d014
Original commit hash: 1a8e83262a896d1686398c02266d58f129cb79f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 5b2a1af232cf39a4ed99d7e3e1a7a67df951c5c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:58 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue May 26 23:17:08 2020 +0000
Original commit date: Tue May 26 23:17:08 2020 +0000
Change-Id: I0b34d4d57fd878c22cba4d88c74bcf7a13ada244
Original commit hash: d1c1affe7d498fc143016c5a7e8bea35ca0f1a2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a84f8ed96c5f41265d6cb014b914121368c89ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:55 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-U-B0][QS] TXT: Once Secrets bit is asserted system hangs @PC DD5C after Cold/Warm resets

Issue:
    Memory Scrubbing hangs during TXT flow enabled

Root cause:
    In cold boot flow the CPGC Mode configuration in MRC Pre-Training task sets cpgc_in_order = 1,
    next MRC task switches to Normal Mode clearing and next MRC Saves MC values (ending up with cpgc_in_order = 0 saved)

    Once Fast/Warm flow MRC Pre-Training task sets cpgc_in_order = 1 again,
    but since MRC Restore Training values overrides cpgc_in_order = 0 (as it was saved in cold boot)
    and it happens before running TXT-Memory Scrub then CPGC test hangs

Change:
    Adding code in MrcEccClean() to set cpgc_in_order = 1
    so that CPGC setup runs correctly during Memory Scrubbing and TXT-CPGC reads test when TXT flow is enabled

Hsd-es-id: 22010618912
Original commit date: Mon May 18 22:40:50 2020 -0700
Change-Id: I2a6fccc3275f24409a3d7948f95cac276ee6a4ae
Original commit hash: b3ee9387d4792912c2d73931c3fc88f6af5279a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: 61082b3cc5efe89d9a569d0773c49e370fc1dc7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:52 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue May 26 22:50:21 2020 +0000
Original commit date: Tue May 26 22:50:21 2020 +0000
Change-Id: Ib4687ec40909580cf85c8ce5fa82d689301c026b
Original commit hash: 9bcbf2eb3c4cab7b29448136876936a0308fd4d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d05c5c1d942dddc370b618444747a457fbf486d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:48 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-B0][LP4x]Seeing Training Failures (~1 in 30 boots) with Samsung 8DP Memory at Low Temp/Voltage Corner

Problem:
  Incorrect ECT detections on some corner cases caused either failure in ECT or skewed ECT results that results in later training failure

Culprit:
  1. Some speckling of ECT result was not fully covered
  2. Failure in last PI of sweep range caused false failure

Fix:
  1. Add code to do largest passing range thus any amount of speckling should be accounted for
  2. Add code to keep track of last pass instead only updating when current PI is passing

Hsd-es-id: 14011555263
Original commit date: Wed May 20 19:35:21 2020 -0700
Change-Id: Ib29c67bbf694e12c4e2962ed939acfc127d235ec
Original commit hash: 935d1b59697c241e2a83c4f1a7897221f8025760

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 698c3d43ab53f0791c51753b71c7db186f5d5f86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:45 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNots to master 0.8.3.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: <HSD-ES bug id>

Thu May 28 11:20:17 2020 +0800
Original commit date: Thu May 28 11:20:17 2020 +0800
Change-Id: I53a6856a7c64c4704071ee95eea79811a10b54bd
Original commit hash: aa8022f02781bc778487c18640308076ef425c67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd7b22331335fbc25d05c997ea4bab8512356b0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:41 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake H Microcode Update 0x28 (Production Patch)

Hsd-es-id: NA
Original commit date: Fri May 29 16:49:53 2020 -0700
Change-Id: I8675b5eacac2a768362026f14e3fa8dc3a2ec3a5
Original commit hash: 84aecfa7e4e6b1dfa49e6178b5fb081e6cab0008

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b7156b1daa69336e4b93cf1cb244d5546e84b9ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun May 31 10:02:42 2020 -0700
Change-Id: Id4df4b11b749414d42a95651de3bf2ba556758f7
Original commit hash: 377aebf0fb576f1e125018f6e03f042f4cf16516

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 26d75344e807ecd24b2b54897ce16689f88fa9ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun May 31 09:52:31 2020 -0700
Change-Id: Ib0cc5e48b1f7b77fb3fb23a0be11a98fdeb555d4
Original commit hash: 2a09c8109b34e1061b232b662093dba2c2577531

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ed7076a6cdee567f31eacb7a627b27ee4d8902da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3227_00

Hsd-es-id: no sighting
Original commit date: Sun May 31 09:07:03 2020 -0700
Change-Id: If99254b686c67a4e84fa9e884684c779d3a21130
Original commit hash: dccda46e94a650e15230e3274427141471ba7a39

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a0c471a3b84d4acc5145f132fe5507cf7b353c1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:27 2020 -0700 
-------------------------------------------------------------------------------- 
Fixed S4 failure when RTD3 SATA Port is enabled.

1) Correct SATA power reset pin from B16 to B4.
2) Skip SATA RTD3 function if SATA device is not present when RTD3 SATA port is enabled.

Hsd-es-id: 18011471689
Original commit date: Mon May 25 10:39:53 2020 +0800
Change-Id: I335d9009a59fbdedec4a5ce60e549d596196c903
Original commit hash: 2492ebd4bf1ebf9b2edbb2484364eccdd3a8b6e9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SataPort.asl
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 6f14dcc9f373d1d99bd6f875822b5c813960d986 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:24 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Add Upds that are already in upstream
This list is created from below Platforms:
AmberLakeFspBinPkg, ApolloLakeFspBinPkg,
CoffeeLakeFspBinPkg, CometLakeFspBinPkg,
DenvertonNSFspBinPkg, IceLakeFspBinPkg,
KabylakeFspBinPkg

Hsd-es-id: 16011166948

Original commit date: Wed Apr 29 19:38:22 2020 +0530
Change-Id: Id9db3af5ef82a0621bacb37759d980caea105a8b
Original commit hash: 06aa83b46b02268d5f1c2fcb23d4f04b226fcd79

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: 164dfd0840052b9d097ac7fca63cc38e829dcd0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:20 2020 -0700 
-------------------------------------------------------------------------------- 
VR Current Limit changes not saving in BIOS

VR Current Limit changes is not saving in BIOS due to always override by VR override setting.

Hsd-es-id: 22010714517
Original commit date: Tue May 26 21:30:52 2020 +0800
Change-Id: I057bba38dbeeb421859bf914577aaeaa81c0f29a
Original commit hash: 78d96e377240d0cc21604c94e654879183a9661c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 8d605d3620eaab33b5853b61c041a15eee6070af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:16 2020 -0700 
-------------------------------------------------------------------------------- 
Correct Shell name string.

1.Remove INTERNAL_EDK_SHELL_NAME usage
2.Correct Shell name string to "Internal UEFI Shell"
3.Remove duplicated "gUefiShellFileGuid" define in PlatformPkg.dec

Hsd-es-id: 22010699191
Original commit date: Mon May 18 12:12:58 2020 +0800
Change-Id: Ic8a19a31f6600edb3b7ff5b8f228e3daa31851e8
Original commit hash: 8af861b2619e01706b24a7aec5856a9181044bde

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
TigerLakePlatSamplePkg/Features/UiApp/UiApp.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 42a8f24b41e8875791049efcea2db36e88abb98f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:11 2020 -0700 
-------------------------------------------------------------------------------- 
[PCH]PeiUsbHostControllerInitLib: USB programming updates

Original commit date: Thu May 28 12:40:13 2020 +0200
Change-Id: I38aabdb3d2291146a5026f408f83712d66607482
Original commit hash: a90689b413e9293ab53b746fc4a011226c7b5859

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 65bd9c4074bc5118b671fe65e58f3c48ae4ef127 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat May 30 09:58:03 2020 -0700
Change-Id: I7068f3bf68cb69f999ab46ad15cc79ea8a5d3b05
Original commit hash: 6558682912b29d366aa10736e45c37867caaa996

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 47102ab6421e95268b0b747f7465acb062359e12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3226_00

Hsd-es-id: no sighting
Original commit date: Sat May 30 09:14:32 2020 -0700
Change-Id: I165029f0de8ba06de497b7aafe1235aebbf7acf8
Original commit hash: b84e15f9937ec3fd8fdffef448c68f11a7444f5b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: be83fe8fed8cfe642d7a4ca25b8b2883ff3333cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:39:01 2020 -0700 
-------------------------------------------------------------------------------- 
[PCH]Fix that SSD drive does not appear in device manager.
  Add method to handle Hot plug event of CPU PCIE.

Hsd-es-id: 14011578422
Impact Platforms: TGL

Original commit date: Wed May 27 15:36:06 2020 +0800
Change-Id: I9aebcb20b134d60401cad8cf430f40be6c53aaf5
Original commit hash: 0ce5d2d8c8537c4ec5c4a3522184772c84906a41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl

================================================================================ 
Commit: 4899a30ad9f0b5596a9ff4dda3e0af6bd4df5d66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:38:58 2020 -0700 
-------------------------------------------------------------------------------- 
[PCH][TGL] CPU is stuck without any wake from PCH on PMSYNC with WIFI connected to AP during s0ix

Hsd-es-id: 14011589250
Original commit date: Thu May 28 17:18:36 2020 -0700
Change-Id: I49c5bd2520df41959763cd249267737db519a5ce
Original commit hash: 279cccade2485cd6e78f6ea60e44f77ce73d8be8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 9807aa4878779cc310ecc4d70c389b391d891f38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:38:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri May 29 10:09:29 2020 -0700
Change-Id: I76f8a6a7e439e0c0cd8a54c06ec8f1183419c724
Original commit hash: 9831a2d93470c8448b8f3b127f4ccaaac941a9b9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ff996983b5ae7961f8111c3a7e72df66c246fb2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:38:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3225_00

Hsd-es-id: no sighting
Original commit date: Fri May 29 09:23:58 2020 -0700
Change-Id: I1a342dcb0a995ca6450e1fa7e15bc67989845f4a
Original commit hash: 793ef47b786d6ef12f623137ef56809a7bc0171e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c59ccb780b8e7f1deae6af3878d532768e49bb11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:38:48 2020 -0700 
-------------------------------------------------------------------------------- 
Enable C6DRAM in BIOS by default

Hsd-es-id: 22010777783
Original commit date: Thu May 28 16:34:22 2020 -0700
Change-Id: I942ac128fff33689ba950112b796ddb1cbc93714
Original commit hash: 6af13d1811bd70ef69d8250e3ba8f3599ebbfce2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: d19d8ffd93ea104519c7853a0e67636e9405f63c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:38:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][TCSS] TI 994 PD FW Update Capsule

Add TI PD capsule function to TGL-Y and TGL-H platforms.

Hsd-es-id: 22010302586
Original commit date: Fri Apr 17 17:47:52 2020 +0800
Change-Id: I28d95f8acc3922a5d1fba4d256b3dfc0f6bebeec
Original commit hash: d92a9346d9f7231ae379e150c7e5c506c17c10b5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 7bef4c36a8b79f7fcdb03c9bb2d6b9f75870ed41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:38:40 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake/FitGen/postbuildFitGen.sh: Enhance script for FitGen

Add new option in script for pass SLOT_SIZE variable to FitGen

Hsd-es-id: 16010971930
Original commit date: Wed May 20 14:53:04 2020 +0800
Change-Id: Icb9a7e73255cc1a225d4e60c5eb0cc8fec0c333a
Original commit hash: 8ab069cdf2ec4ce1c038994bd8ba225466e60263

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.sh

================================================================================ 
Commit: ae6d50535289454b6f7d52f2cb6eae9f1dd4f61e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:38:36 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/MicrocodeUpdate.c: Refine uCode FMP instance

1) SetUpdateProgress is used in an unwanted way in MicrocodeWrite().
   UpdatingProgress is used to keep to critical stage where an interrupted
   can resume from where it got stopped. So if it's not consumed at an
   resumed update, no need to record it frequently during the update.

2) SeamlessRecovery support with uCode modular update on non-Resiliency
   BIOS is not POR. The update flow can be simplified.

Hsd-es-id: 1507991019
Original commit date: Tue May 12 16:31:06 2020 +0800
Change-Id: I96226cf9f2a23964cf1f757d6198be260c3d075b
Original commit hash: 700a326b3b75f8693413a09b23843690d32c3c42

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c

================================================================================ 
Commit: 1385ec649b5e786609e651a2582169de29ef789d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:38:33 2020 -0700 
-------------------------------------------------------------------------------- 
[VTD][IOMMU][TGL] The exception list should be dependency on SKU and BoardID

Hsd-es-id: 1507981780
Original commit date: Tue May 26 10:45:38 2020 -0700
Change-Id: I579ba4c9fc378a125a25ae4866f455a47c334f01
Original commit hash: 54ac988c226ca6334d6e08539dbc2039f69680b0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c

================================================================================ 
Commit: bdac67f6c95bd0c39f787c23169bf4b8e53b2e24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:38:29 2020 -0700 
-------------------------------------------------------------------------------- 
TGL UY B0 - Need update to Chipset Init to optimize Performance

Hsd-es-id: 16011109678
Original commit date: Sun May 3 23:05:59 2020 +0530
Change-Id: Ie778e023d2ebf783e44f4767368f2ec73720bb99
Original commit hash: 0c383bbe6673fd2b1a888771e7aa012bc6cbcde0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: 47dc0beb898da9592b0e0c26aaf3bfd924817b8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:38:26 2020 -0700 
-------------------------------------------------------------------------------- 
TGL U B0 PCIe Coefficient settings update: PCET=8ms, HAPSCB=2, Gen3 + Gen4 coefficient list changes

Set PCET to 8ms
Set HAPSCB to 1 (length=2)
Set Gen4 list to [ (6,a), (6,a) ]
Set Gen3 list to [ (3,4), (3,4) ]

Hsd-es-id: 14011551104
Impact Platforms: TGL

Original commit date: Thu May 21 22:09:27 2020 +0530
Change-Id: Icdec83fd498ee099d3dd54dc856832495cc671c1
Original commit hash: 9abf1d329ae91c2e0b2ab945c861cf91803e720e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 0ae30441897e319de6eadef7c1a0b5b2bc7d85e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:38:22 2020 -0700 
-------------------------------------------------------------------------------- 
[PCH]Clear CPU XHCI WDT during BIOS XHC Init

Hsd-es-id: 22010773121, 16011086354

Original commit date: Fri May 15 01:02:39 2020 +0800
Change-Id: Ie70b567a69bc19179c51a8780727cbfc147ded84
Original commit hash: fa6de2dbe3d5c8beeab2cc3198eaff2d4ad0234b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: a93f18fbc8799f09ec6334e9eac7fc5135a7dd0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 23 11:38:17 2020 -0700 
-------------------------------------------------------------------------------- 
SAGV BIOS option enabled by default

Hsd-es-id: 14011592329
Original commit date: Thu May 28 13:03:45 2020 -0700
Change-Id: Ibebf22c15cc393c4b032fc6f84a37bc99b4cda31
Original commit hash: 89ab13a645594f7c3fbfcc5c8d34bed71c85d62d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
