{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 14:05:08 2014 " "Info: Processing started: Tue Nov 18 14:05:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Modem_Elanus -c Modem_Elanus " "Info: Command: quartus_sta Modem_Elanus -c Modem_Elanus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9si1 " "Info: Entity dcfifo_9si1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q5j1 " "Info: Entity dcfifo_q5j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe23\|dffe24a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe23\|dffe24a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe18\|dffe19a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe18\|dffe19a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 876 *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at qsta_default_script.tcl(876): *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/10.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/10.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 876 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 876 Argument <to> is not an object ID " "Warning: Ignored set_false_path at qsta_default_script.tcl(876): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "Info: read_sdc" {  } { { "C:/altera/10.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/10.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 876 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/altera/10.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/10.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 876 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 876 *rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at qsta_default_script.tcl(876): *rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/10.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/10.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 876 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 876 Argument <to> is not an object ID " "Warning: Ignored set_false_path at qsta_default_script.tcl(876): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "Info: read_sdc" {  } { { "C:/altera/10.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/10.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 876 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/altera/10.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/10.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 876 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "Petrov.sdc " "Info: Reading SDC File: 'Petrov.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 80.000 -waveform \{0.000 40.000\} -name from_PLL from_PLL " "Info: create_clock -period 80.000 -waveform \{0.000 40.000\} -name from_PLL from_PLL" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{inst6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst14\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst14\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst14\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{inst14\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst14\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{inst14\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase -9.84 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase -9.84 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 2 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 2 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst11\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase -10.00 -duty_cycle 50.00 -name \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst11\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase -10.00 -duty_cycle 50.00 -name \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Petrov.sdc 16 any clock " "Warning: Ignored filter at Petrov.sdc(16): any could not be matched with a clock" {  } { { "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" 16 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Petrov.sdc 16 clocks clock " "Warning: Ignored filter at Petrov.sdc(16): clocks could not be matched with a clock" {  } { { "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" 16 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Petrov.sdc 16 Argument <to> is an empty collection " "Warning: Ignored set_false_path at Petrov.sdc(16): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{Clk_50MHz\}\] -to \[get_clocks \{any clocks\}\] " "Info: set_false_path -from \[get_clocks \{Clk_50MHz\}\] -to \[get_clocks \{any clocks\}\]" {  } { { "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" 16 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" 16 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Petrov.sdc 17 Argument <from> is an empty collection " "Warning: Ignored set_false_path at Petrov.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{any clocks\}\] -to \[get_clocks \{Clk_50MHz\}\] " "Info: set_false_path -from \[get_clocks \{any clocks\}\] -to \[get_clocks \{Clk_50MHz\}\]" {  } { { "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Petrov.sdc" 17 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Diff_Decoder_v03:inst10\|cntclk\[1\] " "Warning: Node: Diff_Decoder_v03:inst10\|cntclk\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_pll_set:inst12\|clk_out " "Warning: Node: ext_pll_set:inst12\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.540 " "Info: Worst-case setup slack is -0.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.540        -4.792 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    -0.540        -4.792 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.252        -0.709 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    -0.252        -0.709 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.704         0.000 tx_clk  " "Info:     1.704         0.000 tx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.249         0.000 rx_clk  " "Info:     3.249         0.000 rx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.532         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     3.532         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.027         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    12.027         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.058         0.000 Clk_50MHz  " "Info:    13.058         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.011         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    15.011         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.103         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    29.103         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.519         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    34.519         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.496         0.000 altera_reserved_tck  " "Info:    43.496         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.931         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    78.931         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  318.553         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:   318.553         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Info: Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377         0.000 altera_reserved_tck  " "Info:     0.377         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.392         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.394         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409         0.000 Clk_50MHz  " "Info:     0.409         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.409         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.409         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.409         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.409         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.410         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     0.410         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.562         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.470         0.000 tx_clk  " "Info:    35.470         0.000 tx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.864         0.000 rx_clk  " "Info:    35.864         0.000 rx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.170 " "Info: Worst-case recovery slack is 13.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.170         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    13.170         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.318         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    13.318         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.469         0.000 Clk_50MHz  " "Info:    18.469         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.220         0.000 altera_reserved_tck  " "Info:    48.220         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   66.647         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    66.647         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  312.884         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:   312.884         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.011 " "Info: Worst-case removal slack is 1.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.011         0.000 altera_reserved_tck  " "Info:     1.011         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     1.025         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027         0.000 Clk_50MHz  " "Info:     1.027         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     1.092         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.742         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     3.742         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.299         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    11.299         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.704 " "Info: Worst-case minimum pulse width slack is 4.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.704         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     4.704         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.748         0.000 Clk_50MHz  " "Info:     9.748         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.588         0.000 tx_clk  " "Info:    19.588         0.000 tx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.634         0.000 rx_clk  " "Info:    19.634         0.000 rx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    19.710         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.702         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    39.702         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.704         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    39.704         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.711         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    39.711         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.957         0.000 from_PLL  " "Info:    39.957         0.000 from_PLL " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.572         0.000 altera_reserved_tck  " "Info:    49.572         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.202         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    62.202         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  159.704         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:   159.704         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  159.714         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:   159.714         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.701         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:   249.701         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Info: Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 60 " "Info: Number of Synchronizer Chains Found: 60" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 156.584 ns " "Info: Worst Case Available Settling Time: 156.584 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Diff_Decoder_v03:inst10\|cntclk\[1\] " "Warning: Node: Diff_Decoder_v03:inst10\|cntclk\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_pll_set:inst12\|clk_out " "Warning: Node: ext_pll_set:inst12\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.032 " "Info: Worst-case setup slack is -0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032        -0.063 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:    -0.032        -0.063 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.212         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.695         0.000 tx_clk  " "Info:     1.695         0.000 tx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.939         0.000 rx_clk  " "Info:     2.939         0.000 rx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.059         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     3.059         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.833         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    12.833         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.946         0.000 Clk_50MHz  " "Info:    13.946         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.219         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    15.219         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.411         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    29.411         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.063         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    35.063         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.270         0.000 altera_reserved_tck  " "Info:    44.270         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.069         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    79.069         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  318.770         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:   318.770         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Info: Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.323         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.325         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 Clk_50MHz  " "Info:     0.338         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.338         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.338         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.338         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 altera_reserved_tck  " "Info:     0.339         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.339         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.339         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     0.339         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.494         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.790         0.000 tx_clk  " "Info:    35.790         0.000 tx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.259         0.000 rx_clk  " "Info:    36.259         0.000 rx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.003 " "Info: Worst-case recovery slack is 14.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.003         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    14.003         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.252         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    14.252         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.675         0.000 Clk_50MHz  " "Info:    18.675         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.574         0.000 altera_reserved_tck  " "Info:    48.574         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   68.456         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    68.456         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  313.767         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:   313.767         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.882 " "Info: Worst-case removal slack is 0.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882         0.000 altera_reserved_tck  " "Info:     0.882         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.897         0.000 Clk_50MHz  " "Info:     0.897         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.905         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.924         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.924         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.240         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     3.240         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     9.926         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.682 " "Info: Worst-case minimum pulse width slack is 4.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.682         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     4.682         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.782         0.000 Clk_50MHz  " "Info:     9.782         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.575         0.000 tx_clk  " "Info:    19.575         0.000 tx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.673         0.000 rx_clk  " "Info:    19.673         0.000 rx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.709         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    19.709         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.701         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    39.701         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.702         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    39.702         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.706         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    39.706         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.958         0.000 from_PLL  " "Info:    39.958         0.000 from_PLL " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.443         0.000 altera_reserved_tck  " "Info:    49.443         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.204         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    62.204         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  159.676         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:   159.676         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  159.709         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:   159.709         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.673         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:   249.673         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Info: Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 60 " "Info: Number of Synchronizer Chains Found: 60" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 157.048 ns " "Info: Worst Case Available Settling Time: 157.048 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Diff_Decoder_v03:inst10\|cntclk\[1\] " "Warning: Node: Diff_Decoder_v03:inst10\|cntclk\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_pll_set:inst12\|clk_out " "Warning: Node: ext_pll_set:inst12\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{rx_clk\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{tx_clk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{tx_clk\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.160" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.170" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{rx_clk\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{rx_clk\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{from_PLL\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{Clk_50MHz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.758 " "Info: Worst-case setup slack is 0.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     0.758         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.899         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.915         0.000 tx_clk  " "Info:     1.915         0.000 tx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.696         0.000 rx_clk  " "Info:     2.696         0.000 rx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.786         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     2.786         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.113         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    15.113         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.783         0.000 Clk_50MHz  " "Info:    16.783         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.368         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    17.368         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.254         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    30.254         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.119         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    36.119         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.123         0.000 altera_reserved_tck  " "Info:    47.123         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.493         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    79.493         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  319.319         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:   319.319         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Info: Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150         0.000 altera_reserved_tck  " "Info:     0.150         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.155         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.168         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.168         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 Clk_50MHz  " "Info:     0.175         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.175         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.175         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.175         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.176         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     0.176         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.243         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.672         0.000 tx_clk  " "Info:    36.672         0.000 tx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.802         0.000 rx_clk  " "Info:    36.802         0.000 rx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.583 " "Info: Worst-case recovery slack is 15.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.583         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    15.583         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.613         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    16.613         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.266         0.000 Clk_50MHz  " "Info:    19.266         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.349         0.000 altera_reserved_tck  " "Info:    49.349         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   72.098         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    72.098         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  316.343         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:   316.343         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.471 " "Info: Worst-case removal slack is 0.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.471         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473         0.000 altera_reserved_tck  " "Info:     0.473         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479         0.000 Clk_50MHz  " "Info:     0.479         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:     0.483         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.794         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     1.794         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.574         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     6.574         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.747 " "Info: Worst-case minimum pulse width slack is 4.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.747         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info:     4.747         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.448         0.000 Clk_50MHz  " "Info:     9.448         0.000 Clk_50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.753         0.000 rx_clk  " "Info:    19.753         0.000 rx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.784         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    19.784         0.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.792         0.000 tx_clk  " "Info:    19.792         0.000 tx_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.748         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    39.748         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.753         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    39.753         0.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.779         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    39.779         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.979         0.000 from_PLL  " "Info:    39.979         0.000 from_PLL " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.462         0.000 altera_reserved_tck  " "Info:    49.462         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.277         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:    62.277         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  159.745         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info:   159.745         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  159.782         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:   159.782         0.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.749         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:   249.749         0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Info: Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 60 " "Info: Number of Synchronizer Chains Found: 60" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 158.430 ns " "Info: Worst Case Available Settling Time: 158.430 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Info: Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 18 14:05:22 2014 " "Info: Processing ended: Tue Nov 18 14:05:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
