Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: lab_board.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab_board.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab_board"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg484

---- Source Options
Top Module Name                    : lab_board
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Xilinx\CDA 4203L\Lab4\FSM.v" into library work
Parsing module <FSM>.
Analyzing Verilog file "C:\Users\patri\Documents\GitHub\CDA4203L-TeamLGSB\Lab 4\Sample divider and debouncer\debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "C:\Users\patri\Documents\GitHub\CDA4203L-TeamLGSB\Lab 4\Sample divider and debouncer\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "C:\Xilinx\CDA 4203L\Lab4\vending_machine.v" into library work
Parsing module <vending_machine>.
Analyzing Verilog file "C:\Xilinx\CDA 4203L\Lab4\lab_board.v" into library work
Parsing module <lab_board>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab_board>.

Elaborating module <vending_machine>.

Elaborating module <clock_divider>.

Elaborating module <debouncer>.

Elaborating module <FSM>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab_board>.
    Related source file is "C:\Xilinx\CDA 4203L\Lab4\lab_board.v".
    Summary:
	no macro.
Unit <lab_board> synthesized.

Synthesizing Unit <vending_machine>.
    Related source file is "C:\Xilinx\CDA 4203L\Lab4\vending_machine.v".
    Summary:
	no macro.
Unit <vending_machine> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "C:\Users\patri\Documents\GitHub\CDA4203L-TeamLGSB\Lab 4\Sample divider and debouncer\clock_divider.v".
    Found 26-bit register for signal <count>.
    Found 1-bit register for signal <clk_div>.
    Found 26-bit adder for signal <count[25]_GND_3_o_add_2_OUT> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:\Users\patri\Documents\GitHub\CDA4203L-TeamLGSB\Lab 4\Sample divider and debouncer\debouncer.v".
    Found 1-bit register for signal <sync2>.
    Found 1-bit register for signal <sync3>.
    Found 1-bit register for signal <clock_div_prev>.
    Found 1-bit register for signal <out_prev>.
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "C:\Xilinx\CDA 4203L\Lab4\FSM.v".
    Found 1-bit register for signal <change>.
    Found 1-bit register for signal <giveSoda>.
    Found 1-bit register for signal <giveDiet>.
    Found 5-bit register for signal <curr_state>.
    Found 5-bit 15-to-1 multiplexer for signal <_n0138> created at line 64.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <FSM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Registers                                            : 36
 1-bit register                                        : 34
 26-bit register                                       : 1
 5-bit register                                        : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 4
 26-bit 2-to-1 multiplexer                             : 1
 5-bit 15-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 31

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clock_divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 39
 Flip-Flops                                            : 39
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 4
 5-bit 15-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 31

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <vending_machine/deb_d/clock_div_prev> in Unit <lab_board> is equivalent to the following 4 FFs/Latches, which will be removed : <vending_machine/deb_s/clock_div_prev> <vending_machine/deb_quarter/clock_div_prev> <vending_machine/deb_dime/clock_div_prev> <vending_machine/deb_nickel/clock_div_prev> 

Optimizing unit <lab_board> ...

Optimizing unit <FSM> ...
WARNING:Xst:1710 - FF/Latch <change> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <change> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vending_machine/Moore/curr_state_4> has a constant value of 0 in block <lab_board>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vending_machine/clk_divider/count_25> has a constant value of 0 in block <lab_board>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab_board, actual ratio is 0.

Final Macro Processing ...

Processing Unit <lab_board> :
	Found 2-bit shift register for signal <vending_machine/deb_d/sync2>.
	Found 2-bit shift register for signal <vending_machine/deb_s/sync2>.
	Found 2-bit shift register for signal <vending_machine/deb_quarter/sync2>.
	Found 2-bit shift register for signal <vending_machine/deb_dime/sync2>.
	Found 2-bit shift register for signal <vending_machine/deb_nickel/sync2>.
Unit <lab_board> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48
# Shift Registers                                      : 5
 2-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab_board.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 135
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 24
#      LUT2                        : 33
#      LUT3                        : 3
#      LUT4                        : 1
#      LUT5                        : 3
#      LUT6                        : 17
#      MUXCY                       : 24
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 53
#      FD                          : 20
#      FDC                         : 26
#      FDE                         : 5
#      FDR                         : 2
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 6
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx45csg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              53  out of  54576     0%  
 Number of Slice LUTs:                   87  out of  27288     0%  
    Number used as Logic:                82  out of  27288     0%  
    Number used as Memory:                5  out of   6408     0%  
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     97
   Number with an unused Flip Flop:      44  out of     97    45%  
   Number with an unused LUT:            10  out of     97    10%  
   Number of fully used LUT-FF pairs:    43  out of     97    44%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    320     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                   | Load  |
-----------------------------------+-----------------------------------------+-------+
CLK                                | BUFGP                                   | 52    |
vending_machine/clk_divider/clk_div| NONE(vending_machine/Moore/curr_state_3)| 6     |
-----------------------------------+-----------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.947ns (Maximum Frequency: 253.383MHz)
   Minimum input arrival time before clock: 4.910ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.947ns (frequency: 253.383MHz)
  Total number of paths / destination ports: 1022 / 47
-------------------------------------------------------------------------
Delay:               3.947ns (Levels of Logic = 3)
  Source:            vending_machine/clk_divider/count_9 (FF)
  Destination:       vending_machine/clk_divider/count_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: vending_machine/clk_divider/count_9 to vending_machine/clk_divider/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  vending_machine/clk_divider/count_9 (vending_machine/clk_divider/count_9)
     LUT6:I0->O            2   0.203   0.845  vending_machine/clk_divider/GND_3_o_GND_3_o_equal_7_o<25>4 (vending_machine/clk_divider/GND_3_o_GND_3_o_equal_7_o<25>3)
     LUT6:I3->O           14   0.205   0.958  vending_machine/clk_divider/GND_3_o_GND_3_o_equal_7_o<25>5 (vending_machine/clk_divider/GND_3_o_GND_3_o_equal_7_o)
     LUT2:I1->O            1   0.205   0.000  vending_machine/clk_divider/Mcount_count_eqn_01 (vending_machine/clk_divider/Mcount_count_eqn_0)
     FDC:D                     0.102          vending_machine/clk_divider/count_0
    ----------------------------------------
    Total                      3.947ns (1.162ns logic, 2.785ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vending_machine/clk_divider/clk_div'
  Clock period: 3.307ns (frequency: 302.421MHz)
  Total number of paths / destination ports: 36 / 6
-------------------------------------------------------------------------
Delay:               3.307ns (Levels of Logic = 3)
  Source:            vending_machine/Moore/curr_state_2 (FF)
  Destination:       vending_machine/Moore/curr_state_0 (FF)
  Source Clock:      vending_machine/clk_divider/clk_div rising
  Destination Clock: vending_machine/clk_divider/clk_div rising

  Data Path: vending_machine/Moore/curr_state_2 to vending_machine/Moore/curr_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.651  vending_machine/Moore/curr_state_2 (vending_machine/Moore/curr_state_2)
     LUT2:I1->O            4   0.205   0.912  vending_machine/Moore/Mmux_curr_state[4]_GND_5_o_mux_2_OUT31 (vending_machine/Moore/curr_state[4]_GND_5_o_mux_2_OUT<2>)
     LUT6:I3->O            1   0.205   0.580  vending_machine/Moore/Mmux_curr_state[4]_curr_state[4]_select_93_OUT1_SW0 (N3)
     LUT4:I3->O            1   0.205   0.000  vending_machine/Moore/Mmux_curr_state[4]_curr_state[4]_select_93_OUT1 (vending_machine/Moore/curr_state[4]_curr_state[4]_select_93_OUT<0>)
     FD:D                      0.102          vending_machine/Moore/curr_state_0
    ----------------------------------------
    Total                      3.307ns (1.164ns logic, 2.143ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              3.028ns (Levels of Logic = 1)
  Source:            SW<5> (PAD)
  Destination:       vending_machine/clk_divider/count_0 (FF)
  Destination Clock: CLK rising

  Data Path: SW<5> to vending_machine/clk_divider/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   1.222   1.376  SW_5_IBUF (SW_5_IBUF)
     FDC:CLR                   0.430          vending_machine/clk_divider/count_0
    ----------------------------------------
    Total                      3.028ns (1.652ns logic, 1.376ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vending_machine/clk_divider/clk_div'
  Total number of paths / destination ports: 21 / 6
-------------------------------------------------------------------------
Offset:              4.910ns (Levels of Logic = 4)
  Source:            SW<5> (PAD)
  Destination:       vending_machine/Moore/curr_state_0 (FF)
  Destination Clock: vending_machine/clk_divider/clk_div rising

  Data Path: SW<5> to vending_machine/Moore/curr_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   1.222   1.481  SW_5_IBUF (SW_5_IBUF)
     LUT2:I0->O            4   0.203   0.912  vending_machine/Moore/Mmux_curr_state[4]_GND_5_o_mux_2_OUT31 (vending_machine/Moore/curr_state[4]_GND_5_o_mux_2_OUT<2>)
     LUT6:I3->O            1   0.205   0.580  vending_machine/Moore/Mmux_curr_state[4]_curr_state[4]_select_93_OUT1_SW0 (N3)
     LUT4:I3->O            1   0.205   0.000  vending_machine/Moore/Mmux_curr_state[4]_curr_state[4]_select_93_OUT1 (vending_machine/Moore/curr_state[4]_curr_state[4]_select_93_OUT<0>)
     FD:D                      0.102          vending_machine/Moore/curr_state_0
    ----------------------------------------
    Total                      4.910ns (1.937ns logic, 2.973ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vending_machine/clk_divider/clk_div'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            vending_machine/Moore/giveDiet (FF)
  Destination:       LED<2> (PAD)
  Source Clock:      vending_machine/clk_divider/clk_div rising

  Data Path: vending_machine/Moore/giveDiet to LED<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  vending_machine/Moore/giveDiet (vending_machine/Moore/giveDiet)
     OBUF:I->O                 2.571          LED_2_OBUF (LED<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.947|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vending_machine/clk_divider/clk_div
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |    3.771|         |         |         |
vending_machine/clk_divider/clk_div|    3.307|         |         |         |
-----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.31 secs
 
--> 

Total memory usage is 4486144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

