#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:50 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Tue Jul 18 17:45:42 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001444s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.011676s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.8%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.008494s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 337)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 266)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.068348s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (114.3%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003972s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.021464s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.8%)
Start FSM inference.
I: FSM state_rgb[2:0]_fsm[2:0] inferred.
FSM state_rgb[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N32 echo_en_n 
S1(001)-->S0(000): 00
S0(000)-->S2(010): 10
S1(001)-->S2(010): 10
S2(010)-->S0(000): 00
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1

Executing : FSM inference successfully.
 0.012647s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.5%)
Start sdm2adm.
I: Constant propagation done on N113 (bmsWIDEMUX).
I: Constant propagation done on N114 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.037473s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (125.1%)
Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 2.828 sec
Current time: Tue Jul 18 17:45:44 2023
Action compile: Peak memory pool usage is 112,893,952 bytes
