vendor_name = ModelSim
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/MyCPU.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/CPU.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/MAR.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/registers.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/Mux4_1.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/Mux3_1.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/Multiplexer_H2L.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/IR.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/Demultiplexer.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/6702.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/shifting_register.v
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/X_IBUS.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/ALU.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/tr.v
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/FR.bdf
source_file = 1, ALU_BUS.vwf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/PC.bdf
source_file = 1, PC.vwf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/M0.mif
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/M1.mif
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/Memory.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/CLK_maker.v
source_file = 1, CLK_maker.vwf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/Timer.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/CPU_Cycle.v
source_file = 1, CPU_Cycle.vwf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/beat_Cycle.v
source_file = 1, beat_Cycle.vwf
source_file = 1, Timer.vwf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/test.bdf
source_file = 1, test.vwf
source_file = 1, Memory.vwf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/ALU_test.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/REGW2R.v
source_file = 1, X_IBUS_TSET.vwf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/MDR_MUX.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/R_adrr.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/ModRM2R.v
source_file = 1, R_addr.vwf
source_file = 1, MAR_TEST.vwf
source_file = 1, MyCPU_test1.vwf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/CU.v
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/CU_Timer.bdf
source_file = 1, CU_Timer_test.bdf.vwf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/CPU_test_withoutCU.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/CPU_test.vwf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/IBUS_X.bdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/RBL.bdf
source_file = 1, registers.vwf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/MY_REG.v
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/R_addr.v
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/lpm_mult0.qip
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/lpm_mult0.v
source_file = 1, ALU.vwf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/M_ctrl.v
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/db/MyCPU.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74373.bdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/xor8.bdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74181.bdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244b.bdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/db/mult_brq.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74273.bdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74244.bdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/db/altsyncram_1c91.tdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/db/decode_dra.tdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/db/decode_67a.tdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/db/mux_tlb.tdf
source_file = 1, C:/Users/Hanliutong/Desktop/cpu/db/altsyncram_2c91.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74161.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74161.bdf
design_name = MyCPU
instance = comp, \inst24|inst|Add0~30 , inst24|inst|Add0~30, MyCPU, 1
instance = comp, \inst24|inst|Add0~40 , inst24|inst|Add0~40, MyCPU, 1
instance = comp, \inst24|inst|Add0~48 , inst24|inst|Add0~48, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~0 , inst|inst4|lpm_mult_component|auto_generated|add20_result[0]~0, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~10 , inst|inst4|lpm_mult_component|auto_generated|add20_result[5]~10, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_1~0 , inst|inst4|lpm_mult_component|auto_generated|op_1~0, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_1~2 , inst|inst4|lpm_mult_component|auto_generated|op_1~2, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_1~4 , inst|inst4|lpm_mult_component|auto_generated|op_1~4, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_1~16 , inst|inst4|lpm_mult_component|auto_generated|op_1~16, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_1~22 , inst|inst4|lpm_mult_component|auto_generated|op_1~22, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_1~24 , inst|inst4|lpm_mult_component|auto_generated|op_1~24, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_1~26 , inst|inst4|lpm_mult_component|auto_generated|op_1~26, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|add20_result[6]~12 , inst|inst4|lpm_mult_component|auto_generated|add20_result[6]~12, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_2~2 , inst|inst4|lpm_mult_component|auto_generated|op_2~2, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_2~4 , inst|inst4|lpm_mult_component|auto_generated|op_2~4, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_2~6 , inst|inst4|lpm_mult_component|auto_generated|op_2~6, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_2~8 , inst|inst4|lpm_mult_component|auto_generated|op_2~8, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_2~10 , inst|inst4|lpm_mult_component|auto_generated|op_2~10, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_2~14 , inst|inst4|lpm_mult_component|auto_generated|op_2~14, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_2~16 , inst|inst4|lpm_mult_component|auto_generated|op_2~16, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_2~20 , inst|inst4|lpm_mult_component|auto_generated|op_2~20, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~2 , inst|inst4|lpm_mult_component|auto_generated|op_5~2, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a23 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a23, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a15 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a15, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a14 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a14, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a13 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a13, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a21 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a21, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a5 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a5, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a20 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a20, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a4 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a4, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a20 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a20, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a12 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a12, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a4 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a4, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a28 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a28, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a27 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a27, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a11 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a11, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a19 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a19, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a3 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a3, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a27 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a27, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a18 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a18, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a10 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a10, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a2 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a2, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a26 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a26, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a25 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a25, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a0 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a0, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a16 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a16, MyCPU, 1
instance = comp, \inst96|WideNor4~1 , inst96|WideNor4~1, MyCPU, 1
instance = comp, \inst96|DECAC~3 , inst96|DECAC~3, MyCPU, 1
instance = comp, \inst96|IBUS_PC~4 , inst96|IBUS_PC~4, MyCPU, 1
instance = comp, \inst96|W_B~4 , inst96|W_B~4, MyCPU, 1
instance = comp, \inst96|W_B~6 , inst96|W_B~6, MyCPU, 1
instance = comp, \inst96|W_B~8 , inst96|W_B~8, MyCPU, 1
instance = comp, \inst96|WideNor4~3 , inst96|WideNor4~3, MyCPU, 1
instance = comp, \inst96|WideNor4~4 , inst96|WideNor4~4, MyCPU, 1
instance = comp, \inst96|WideNor3~2 , inst96|WideNor3~2, MyCPU, 1
instance = comp, \inst96|W_B~14 , inst96|W_B~14, MyCPU, 1
instance = comp, \inst96|MAR_ABUS~2 , inst96|MAR_ABUS~2, MyCPU, 1
instance = comp, \inst96|MAR_ABUS~4 , inst96|MAR_ABUS~4, MyCPU, 1
instance = comp, \inst96|WideOr11~1 , inst96|WideOr11~1, MyCPU, 1
instance = comp, \inst96|WideOr3~0 , inst96|WideOr3~0, MyCPU, 1
instance = comp, \inst96|WideOr3~1 , inst96|WideOr3~1, MyCPU, 1
instance = comp, \inst96|WideOr3~2 , inst96|WideOr3~2, MyCPU, 1
instance = comp, \inst96|RE~0 , inst96|RE~0, MyCPU, 1
instance = comp, \inst96|RE~1 , inst96|RE~1, MyCPU, 1
instance = comp, \inst96|RE~2 , inst96|RE~2, MyCPU, 1
instance = comp, \inst17|R[8]~7 , inst17|R[8]~7, MyCPU, 1
instance = comp, \inst17|R[4]~14 , inst17|R[4]~14, MyCPU, 1
instance = comp, \inst17|R[4]~15 , inst17|R[4]~15, MyCPU, 1
instance = comp, \inst96|WideNor23~0 , inst96|WideNor23~0, MyCPU, 1
instance = comp, \inst96|Equal0~1 , inst96|Equal0~1, MyCPU, 1
instance = comp, \inst96|WideOr14~0 , inst96|WideOr14~0, MyCPU, 1
instance = comp, \inst96|PC_IBUS~0 , inst96|PC_IBUS~0, MyCPU, 1
instance = comp, \inst96|PC_IBUS~1 , inst96|PC_IBUS~1, MyCPU, 1
instance = comp, \inst96|IBUS_PC~5 , inst96|IBUS_PC~5, MyCPU, 1
instance = comp, \inst96|IBUS_PC~6 , inst96|IBUS_PC~6, MyCPU, 1
instance = comp, \inst96|WideOr12~0 , inst96|WideOr12~0, MyCPU, 1
instance = comp, \inst96|WideNor32~0 , inst96|WideNor32~0, MyCPU, 1
instance = comp, \inst96|WideOr12~2 , inst96|WideOr12~2, MyCPU, 1
instance = comp, \inst96|WideOr12~3 , inst96|WideOr12~3, MyCPU, 1
instance = comp, \inst96|WideOr12~4 , inst96|WideOr12~4, MyCPU, 1
instance = comp, \inst96|Tplus1~9 , inst96|Tplus1~9, MyCPU, 1
instance = comp, \inst96|Tplus1~10 , inst96|Tplus1~10, MyCPU, 1
instance = comp, \inst96|Tplus1~11 , inst96|Tplus1~11, MyCPU, 1
instance = comp, \inst96|Tplus1~12 , inst96|Tplus1~12, MyCPU, 1
instance = comp, \inst96|Tplus1~13 , inst96|Tplus1~13, MyCPU, 1
instance = comp, \inst96|Tplus1~14 , inst96|Tplus1~14, MyCPU, 1
instance = comp, \inst96|Tplus1~15 , inst96|Tplus1~15, MyCPU, 1
instance = comp, \inst96|Tplus1~16 , inst96|Tplus1~16, MyCPU, 1
instance = comp, \inst96|Tplus1~17 , inst96|Tplus1~17, MyCPU, 1
instance = comp, \inst|inst3|47~0 , inst|inst3|47~0, MyCPU, 1
instance = comp, \inst|inst|78~3 , inst|inst|78~3, MyCPU, 1
instance = comp, \inst|inst|78~5 , inst|inst|78~5, MyCPU, 1
instance = comp, \inst|inst1|52~0 , inst|inst1|52~0, MyCPU, 1
instance = comp, \inst|inst14|CN0~0 , inst|inst14|CN0~0, MyCPU, 1
instance = comp, \inst|inst2|52~2 , inst|inst2|52~2, MyCPU, 1
instance = comp, \inst|inst|44~0 , inst|inst|44~0, MyCPU, 1
instance = comp, \inst|inst3|46~0 , inst|inst3|46~0, MyCPU, 1
instance = comp, \inst|inst3|74~1 , inst|inst3|74~1, MyCPU, 1
instance = comp, \inst|inst3|74~5 , inst|inst3|74~5, MyCPU, 1
instance = comp, \inst|inst3|46~1 , inst|inst3|46~1, MyCPU, 1
instance = comp, \inst|inst3|81~0 , inst|inst3|81~0, MyCPU, 1
instance = comp, \inst|inst|77~0 , inst|inst|77~0, MyCPU, 1
instance = comp, \inst|inst|82~0 , inst|inst|82~0, MyCPU, 1
instance = comp, \inst|inst1|74~1 , inst|inst1|74~1, MyCPU, 1
instance = comp, \inst|inst2|74~0 , inst|inst2|74~0, MyCPU, 1
instance = comp, \inst96|WideOr15~0 , inst96|WideOr15~0, MyCPU, 1
instance = comp, \inst96|Set_EXC~1 , inst96|Set_EXC~1, MyCPU, 1
instance = comp, \inst96|Set_EXC~2 , inst96|Set_EXC~2, MyCPU, 1
instance = comp, \inst9|inst1|12 , inst9|inst1|12, MyCPU, 1
instance = comp, \inst4|inst1|74~2 , inst4|inst1|74~2, MyCPU, 1
instance = comp, \inst13|inst3|sub|110 , inst13|inst3|sub|110, MyCPU, 1
instance = comp, \inst4|inst1|74~3 , inst4|inst1|74~3, MyCPU, 1
instance = comp, \inst4|inst1|74~5 , inst4|inst1|74~5, MyCPU, 1
instance = comp, \inst9|inst1|13 , inst9|inst1|13, MyCPU, 1
instance = comp, \inst4|inst1|73~2 , inst4|inst1|73~2, MyCPU, 1
instance = comp, \inst13|inst3|sub|99 , inst13|inst3|sub|99, MyCPU, 1
instance = comp, \inst4|inst1|73~3 , inst4|inst1|73~3, MyCPU, 1
instance = comp, \inst9|inst1|14 , inst9|inst1|14, MyCPU, 1
instance = comp, \inst4|inst1|72~2 , inst4|inst1|72~2, MyCPU, 1
instance = comp, \inst13|inst3|sub|87 , inst13|inst3|sub|87, MyCPU, 1
instance = comp, \inst4|inst1|72~3 , inst4|inst1|72~3, MyCPU, 1
instance = comp, \inst4|inst1|70~1 , inst4|inst1|70~1, MyCPU, 1
instance = comp, \inst16|inst1|17 , inst16|inst1|17, MyCPU, 1
instance = comp, \inst16|inst3|10~0 , inst16|inst3|10~0, MyCPU, 1
instance = comp, \inst14|inst33|18 , inst14|inst33|18, MyCPU, 1
instance = comp, \inst4|inst1|68~1 , inst4|inst1|68~1, MyCPU, 1
instance = comp, \inst9|inst1|18 , inst9|inst1|18, MyCPU, 1
instance = comp, \inst4|inst1|68~2 , inst4|inst1|68~2, MyCPU, 1
instance = comp, \inst4|inst1|68~3 , inst4|inst1|68~3, MyCPU, 1
instance = comp, \inst16|inst1|18 , inst16|inst1|18, MyCPU, 1
instance = comp, \inst4|inst1|68~4 , inst4|inst1|68~4, MyCPU, 1
instance = comp, \inst16|inst1|19 , inst16|inst1|19, MyCPU, 1
instance = comp, \inst16|inst3|1~0 , inst16|inst3|1~0, MyCPU, 1
instance = comp, \inst16|inst|12 , inst16|inst|12, MyCPU, 1
instance = comp, \inst4|inst|73~1 , inst4|inst|73~1, MyCPU, 1
instance = comp, \inst9|inst|16 , inst9|inst|16, MyCPU, 1
instance = comp, \inst4|inst|70~2 , inst4|inst|70~2, MyCPU, 1
instance = comp, \inst4|inst|70~3 , inst4|inst|70~3, MyCPU, 1
instance = comp, \inst14|inst2|17 , inst14|inst2|17, MyCPU, 1
instance = comp, \inst4|inst|69~1 , inst4|inst|69~1, MyCPU, 1
instance = comp, \inst9|inst|17 , inst9|inst|17, MyCPU, 1
instance = comp, \inst4|inst|69~3 , inst4|inst|69~3, MyCPU, 1
instance = comp, \inst16|inst|18 , inst16|inst|18, MyCPU, 1
instance = comp, \inst16|inst2|6~0 , inst16|inst2|6~0, MyCPU, 1
instance = comp, \inst9|inst|18 , inst9|inst|18, MyCPU, 1
instance = comp, \inst4|inst|68~2 , inst4|inst|68~2, MyCPU, 1
instance = comp, \inst4|inst|68~3 , inst4|inst|68~3, MyCPU, 1
instance = comp, \inst16|inst|19 , inst16|inst|19, MyCPU, 1
instance = comp, \inst16|inst2|1~0 , inst16|inst2|1~0, MyCPU, 1
instance = comp, \inst96|Tset0~10 , inst96|Tset0~10, MyCPU, 1
instance = comp, \inst96|IBUS_RA~5 , inst96|IBUS_RA~5, MyCPU, 1
instance = comp, \inst96|IBUS_RA~6 , inst96|IBUS_RA~6, MyCPU, 1
instance = comp, \inst96|IBUS_RB~0 , inst96|IBUS_RB~0, MyCPU, 1
instance = comp, \inst96|IBUS_RB~1 , inst96|IBUS_RB~1, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~4 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~4, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~6 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~6, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~7 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[4]~7, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~8 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~8, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~9 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[3]~9, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~10 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~10, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~11 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[2]~11, MyCPU, 1
instance = comp, \inst96|IBUS_MAR~0 , inst96|IBUS_MAR~0, MyCPU, 1
instance = comp, \inst96|IBUS_MAR~2 , inst96|IBUS_MAR~2, MyCPU, 1
instance = comp, \inst96|WE~2 , inst96|WE~2, MyCPU, 1
instance = comp, \inst17|Beat~1 , inst17|Beat~1, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le7a[6] , inst|inst4|lpm_mult_component|auto_generated|le7a[6], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le7a[5] , inst|inst4|lpm_mult_component|auto_generated|le7a[5], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le5a[6] , inst|inst4|lpm_mult_component|auto_generated|le5a[6], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le4a[7] , inst|inst4|lpm_mult_component|auto_generated|le4a[7], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le3a[8] , inst|inst4|lpm_mult_component|auto_generated|le3a[8], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le3a[7] , inst|inst4|lpm_mult_component|auto_generated|le3a[7], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le7a[4] , inst|inst4|lpm_mult_component|auto_generated|le7a[4], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le7a[3] , inst|inst4|lpm_mult_component|auto_generated|le7a[3], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le7a[2] , inst|inst4|lpm_mult_component|auto_generated|le7a[2], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le7a[1] , inst|inst4|lpm_mult_component|auto_generated|le7a[1], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le5a[2] , inst|inst4|lpm_mult_component|auto_generated|le5a[2], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le4a[3] , inst|inst4|lpm_mult_component|auto_generated|le4a[3], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le5a[0] , inst|inst4|lpm_mult_component|auto_generated|le5a[0], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le3a[3] , inst|inst4|lpm_mult_component|auto_generated|le3a[3], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le3a[2] , inst|inst4|lpm_mult_component|auto_generated|le3a[2], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le6a[6] , inst|inst4|lpm_mult_component|auto_generated|le6a[6], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le6a[5] , inst|inst4|lpm_mult_component|auto_generated|le6a[5], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le6a[3] , inst|inst4|lpm_mult_component|auto_generated|le6a[3], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le5a[4] , inst|inst4|lpm_mult_component|auto_generated|le5a[4], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le5a[3] , inst|inst4|lpm_mult_component|auto_generated|le5a[3], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le3a[6] , inst|inst4|lpm_mult_component|auto_generated|le3a[6], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le3a[1] , inst|inst4|lpm_mult_component|auto_generated|le3a[1], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le3a[0] , inst|inst4|lpm_mult_component|auto_generated|le3a[0], MyCPU, 1
instance = comp, \inst2|Reg_BX[7] , inst2|Reg_BX[7], MyCPU, 1
instance = comp, \inst2|Equal10~0 , inst2|Equal10~0, MyCPU, 1
instance = comp, \inst2|Equal5~3 , inst2|Equal5~3, MyCPU, 1
instance = comp, \inst2|Equal9~1 , inst2|Equal9~1, MyCPU, 1
instance = comp, \inst2|Reg_SI[15] , inst2|Reg_SI[15], MyCPU, 1
instance = comp, \inst2|Reg_BP[15] , inst2|Reg_BP[15], MyCPU, 1
instance = comp, \inst2|Rout~10 , inst2|Rout~10, MyCPU, 1
instance = comp, \inst2|WideOr7~0 , inst2|WideOr7~0, MyCPU, 1
instance = comp, \inst2|Reg_SP[15] , inst2|Reg_SP[15], MyCPU, 1
instance = comp, \inst2|Rout~20 , inst2|Rout~20, MyCPU, 1
instance = comp, \inst2|Rout~21 , inst2|Rout~21, MyCPU, 1
instance = comp, \inst2|Reg_CX[6] , inst2|Reg_CX[6], MyCPU, 1
instance = comp, \inst2|Reg_BX[6] , inst2|Reg_BX[6], MyCPU, 1
instance = comp, \inst2|Reg_DX[6] , inst2|Reg_DX[6], MyCPU, 1
instance = comp, \inst2|Rout~27 , inst2|Rout~27, MyCPU, 1
instance = comp, \inst2|Rout~28 , inst2|Rout~28, MyCPU, 1
instance = comp, \inst2|Reg_DI[14] , inst2|Reg_DI[14], MyCPU, 1
instance = comp, \inst2|Reg_SI[14] , inst2|Reg_SI[14], MyCPU, 1
instance = comp, \inst2|Reg_BP[14] , inst2|Reg_BP[14], MyCPU, 1
instance = comp, \inst2|Rout~29 , inst2|Rout~29, MyCPU, 1
instance = comp, \inst2|Rout~30 , inst2|Rout~30, MyCPU, 1
instance = comp, \inst2|Reg_AX[14] , inst2|Reg_AX[14], MyCPU, 1
instance = comp, \inst2|Reg_SI[13] , inst2|Reg_SI[13], MyCPU, 1
instance = comp, \inst2|Reg_BP[13] , inst2|Reg_BP[13], MyCPU, 1
instance = comp, \inst2|Rout~35 , inst2|Rout~35, MyCPU, 1
instance = comp, \inst2|Reg_DX[12] , inst2|Reg_DX[12], MyCPU, 1
instance = comp, \inst2|Reg_CX[4] , inst2|Reg_CX[4], MyCPU, 1
instance = comp, \inst2|Rout~43 , inst2|Rout~43, MyCPU, 1
instance = comp, \inst2|Rout~44 , inst2|Rout~44, MyCPU, 1
instance = comp, \inst2|Reg_DI[12] , inst2|Reg_DI[12], MyCPU, 1
instance = comp, \inst2|Reg_SI[12] , inst2|Reg_SI[12], MyCPU, 1
instance = comp, \inst2|Reg_BP[12] , inst2|Reg_BP[12], MyCPU, 1
instance = comp, \inst2|Rout~45 , inst2|Rout~45, MyCPU, 1
instance = comp, \inst2|Rout~46 , inst2|Rout~46, MyCPU, 1
instance = comp, \inst2|Rout~47 , inst2|Rout~47, MyCPU, 1
instance = comp, \inst2|Reg_DX[3] , inst2|Reg_DX[3], MyCPU, 1
instance = comp, \inst2|Reg_AX[3] , inst2|Reg_AX[3], MyCPU, 1
instance = comp, \inst2|Reg_SI[11] , inst2|Reg_SI[11], MyCPU, 1
instance = comp, \inst2|Reg_BP[11] , inst2|Reg_BP[11], MyCPU, 1
instance = comp, \inst2|Rout~51 , inst2|Rout~51, MyCPU, 1
instance = comp, \inst2|Reg_SP[11] , inst2|Reg_SP[11], MyCPU, 1
instance = comp, \inst2|Rout~53 , inst2|Rout~53, MyCPU, 1
instance = comp, \inst2|Reg_BX[11] , inst2|Reg_BX[11], MyCPU, 1
instance = comp, \inst2|Rout~54 , inst2|Rout~54, MyCPU, 1
instance = comp, \inst2|Rout~55 , inst2|Rout~55, MyCPU, 1
instance = comp, \inst2|Reg_BX[1] , inst2|Reg_BX[1], MyCPU, 1
instance = comp, \inst2|Reg_CX[1] , inst2|Reg_CX[1], MyCPU, 1
instance = comp, \inst2|Reg_DX[1] , inst2|Reg_DX[1], MyCPU, 1
instance = comp, \inst2|Rout~65 , inst2|Rout~65, MyCPU, 1
instance = comp, \inst2|Reg_AX[1] , inst2|Reg_AX[1], MyCPU, 1
instance = comp, \inst2|Rout~66 , inst2|Rout~66, MyCPU, 1
instance = comp, \inst2|Reg_DI[9] , inst2|Reg_DI[9], MyCPU, 1
instance = comp, \inst2|Reg_SI[9] , inst2|Reg_SI[9], MyCPU, 1
instance = comp, \inst2|Reg_BP[9] , inst2|Reg_BP[9], MyCPU, 1
instance = comp, \inst2|Rout~67 , inst2|Rout~67, MyCPU, 1
instance = comp, \inst2|Rout~68 , inst2|Rout~68, MyCPU, 1
instance = comp, \inst2|Reg_SP[9] , inst2|Reg_SP[9], MyCPU, 1
instance = comp, \inst2|Rout~69 , inst2|Rout~69, MyCPU, 1
instance = comp, \inst2|Reg_DX[0] , inst2|Reg_DX[0], MyCPU, 1
instance = comp, \inst2|Rout~75 , inst2|Rout~75, MyCPU, 1
instance = comp, \inst2|Reg_AX[0] , inst2|Reg_AX[0], MyCPU, 1
instance = comp, \inst2|Rout~76 , inst2|Rout~76, MyCPU, 1
instance = comp, \inst2|Reg_DI[8] , inst2|Reg_DI[8], MyCPU, 1
instance = comp, \inst2|Reg_SI[8] , inst2|Reg_SI[8], MyCPU, 1
instance = comp, \inst2|Reg_BP[8] , inst2|Reg_BP[8], MyCPU, 1
instance = comp, \inst2|Rout~77 , inst2|Rout~77, MyCPU, 1
instance = comp, \inst2|Rout~78 , inst2|Rout~78, MyCPU, 1
instance = comp, \inst2|Rout~79 , inst2|Rout~79, MyCPU, 1
instance = comp, \inst2|Rout[7]~86 , inst2|Rout[7]~86, MyCPU, 1
instance = comp, \inst2|Reg_SP[7] , inst2|Reg_SP[7], MyCPU, 1
instance = comp, \inst2|Rout~91 , inst2|Rout~91, MyCPU, 1
instance = comp, \inst2|Rout~92 , inst2|Rout~92, MyCPU, 1
instance = comp, \inst2|Rout~93 , inst2|Rout~93, MyCPU, 1
instance = comp, \inst2|Reg_BP[7] , inst2|Reg_BP[7], MyCPU, 1
instance = comp, \inst2|Reg_SP[6] , inst2|Reg_SP[6], MyCPU, 1
instance = comp, \inst2|Rout~102 , inst2|Rout~102, MyCPU, 1
instance = comp, \inst2|Rout~103 , inst2|Rout~103, MyCPU, 1
instance = comp, \inst2|Rout~104 , inst2|Rout~104, MyCPU, 1
instance = comp, \inst2|Reg_SI[6] , inst2|Reg_SI[6], MyCPU, 1
instance = comp, \inst2|Rout~105 , inst2|Rout~105, MyCPU, 1
instance = comp, \inst2|Rout~106 , inst2|Rout~106, MyCPU, 1
instance = comp, \inst2|Rout~107 , inst2|Rout~107, MyCPU, 1
instance = comp, \inst2|Reg_SP[4] , inst2|Reg_SP[4], MyCPU, 1
instance = comp, \inst2|Rout~118 , inst2|Rout~118, MyCPU, 1
instance = comp, \inst2|Reg_DI[4] , inst2|Reg_DI[4], MyCPU, 1
instance = comp, \inst2|Rout~121 , inst2|Rout~121, MyCPU, 1
instance = comp, \inst2|Rout~122 , inst2|Rout~122, MyCPU, 1
instance = comp, \inst2|Reg_SP[3] , inst2|Reg_SP[3], MyCPU, 1
instance = comp, \inst2|Rout~126 , inst2|Rout~126, MyCPU, 1
instance = comp, \inst2|Rout~127 , inst2|Rout~127, MyCPU, 1
instance = comp, \inst2|Rout~128 , inst2|Rout~128, MyCPU, 1
instance = comp, \inst2|Reg_SP[2] , inst2|Reg_SP[2], MyCPU, 1
instance = comp, \inst2|Rout~134 , inst2|Rout~134, MyCPU, 1
instance = comp, \inst2|Reg_DI[2] , inst2|Reg_DI[2], MyCPU, 1
instance = comp, \inst2|Reg_SI[2] , inst2|Reg_SI[2], MyCPU, 1
instance = comp, \inst2|Rout~137 , inst2|Rout~137, MyCPU, 1
instance = comp, \inst2|Rout~138 , inst2|Rout~138, MyCPU, 1
instance = comp, \inst2|Rout~139 , inst2|Rout~139, MyCPU, 1
instance = comp, \inst2|Reg_BP[2] , inst2|Reg_BP[2], MyCPU, 1
instance = comp, \inst2|Rout~140 , inst2|Rout~140, MyCPU, 1
instance = comp, \inst2|Reg_SP[1] , inst2|Reg_SP[1], MyCPU, 1
instance = comp, \inst2|Rout~142 , inst2|Rout~142, MyCPU, 1
instance = comp, \inst2|Rout~143 , inst2|Rout~143, MyCPU, 1
instance = comp, \inst2|Rout~144 , inst2|Rout~144, MyCPU, 1
instance = comp, \inst2|Reg_DI[1] , inst2|Reg_DI[1], MyCPU, 1
instance = comp, \inst2|Reg_DI[0] , inst2|Reg_DI[0], MyCPU, 1
instance = comp, \inst2|Rout~153 , inst2|Rout~153, MyCPU, 1
instance = comp, \inst2|Rout~154 , inst2|Rout~154, MyCPU, 1
instance = comp, \inst13|inst3|sub|106~0 , inst13|inst3|sub|106~0, MyCPU, 1
instance = comp, \inst13|inst3|sub|107 , inst13|inst3|sub|107, MyCPU, 1
instance = comp, \inst13|inst3|sub|109~0 , inst13|inst3|sub|109~0, MyCPU, 1
instance = comp, \inst13|inst3|sub|102~0 , inst13|inst3|sub|102~0, MyCPU, 1
instance = comp, \inst13|inst3|sub|90 , inst13|inst3|sub|90, MyCPU, 1
instance = comp, \inst13|inst3|sub|92~0 , inst13|inst3|sub|92~0, MyCPU, 1
instance = comp, \inst14|inst1|6~0 , inst14|inst1|6~0, MyCPU, 1
instance = comp, \inst13|inst|sub|107 , inst13|inst|sub|107, MyCPU, 1
instance = comp, \inst14|inst|10~0 , inst14|inst|10~0, MyCPU, 1
instance = comp, \inst13|inst|sub|97 , inst13|inst|sub|97, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0 , inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0 , inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0 , inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0 , inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0 , inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode236w[2]~0, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0 , inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode244w[2]~0, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0 , inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~0, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0 , inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode252w[2]~0, MyCPU, 1
instance = comp, \inst24|inst|Dout[12]~7 , inst24|inst|Dout[12]~7, MyCPU, 1
instance = comp, \inst24|inst|Dout[11]~9 , inst24|inst|Dout[11]~9, MyCPU, 1
instance = comp, \inst24|inst|Dout[10]~11 , inst24|inst|Dout[10]~11, MyCPU, 1
instance = comp, \inst2|Reg_BX~17 , inst2|Reg_BX~17, MyCPU, 1
instance = comp, \inst2|Reg_CX[12]~28 , inst2|Reg_CX[12]~28, MyCPU, 1
instance = comp, \inst2|Reg_DX[8]~30 , inst2|Reg_DX[8]~30, MyCPU, 1
instance = comp, \inst2|Reg_CX[12]~31 , inst2|Reg_CX[12]~31, MyCPU, 1
instance = comp, \inst2|Reg_DX[8]~33 , inst2|Reg_DX[8]~33, MyCPU, 1
instance = comp, \inst2|Reg_BX~25 , inst2|Reg_BX~25, MyCPU, 1
instance = comp, \inst2|Reg_DX~35 , inst2|Reg_DX~35, MyCPU, 1
instance = comp, \inst2|Reg_AX~38 , inst2|Reg_AX~38, MyCPU, 1
instance = comp, \inst2|Reg_BX~29 , inst2|Reg_BX~29, MyCPU, 1
instance = comp, \inst96|Equal1~0 , inst96|Equal1~0, MyCPU, 1
instance = comp, \inst96|Equal1 , inst96|Equal1, MyCPU, 1
instance = comp, \inst96|W_B~16 , inst96|W_B~16, MyCPU, 1
instance = comp, \inst2|Equal13~5 , inst2|Equal13~5, MyCPU, 1
instance = comp, \inst2|Rout[13]~158 , inst2|Rout[13]~158, MyCPU, 1
instance = comp, \inst2|Reg_CX~39 , inst2|Reg_CX~39, MyCPU, 1
instance = comp, \inst2|Reg_DX~41 , inst2|Reg_DX~41, MyCPU, 1
instance = comp, \inst2|Reg_AX~43 , inst2|Reg_AX~43, MyCPU, 1
instance = comp, \inst2|Reg_DX~44 , inst2|Reg_DX~44, MyCPU, 1
instance = comp, \inst2|Reg_CX~43 , inst2|Reg_CX~43, MyCPU, 1
instance = comp, \inst2|Reg_BX~34 , inst2|Reg_BX~34, MyCPU, 1
instance = comp, \inst2|Reg_CX~46 , inst2|Reg_CX~46, MyCPU, 1
instance = comp, \inst2|Reg_DX~48 , inst2|Reg_DX~48, MyCPU, 1
instance = comp, \inst2|Reg_AX~51 , inst2|Reg_AX~51, MyCPU, 1
instance = comp, \inst2|Reg_DX~51 , inst2|Reg_DX~51, MyCPU, 1
instance = comp, \inst2|Reg_AX~53 , inst2|Reg_AX~53, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|~QUARTUS_CREATED_GND~I , inst|inst4|lpm_mult_component|auto_generated|~QUARTUS_CREATED_GND~I, MyCPU, 1
instance = comp, \inst96|WE~clkctrl , inst96|WE~clkctrl, MyCPU, 1
instance = comp, \inst96|BUS_MDR~clkctrl , inst96|BUS_MDR~clkctrl, MyCPU, 1
instance = comp, \inst96|IBUS_SR~clkctrl , inst96|IBUS_SR~clkctrl, MyCPU, 1
instance = comp, \inst96|IBUS_RBL~clkctrl , inst96|IBUS_RBL~clkctrl, MyCPU, 1
instance = comp, \inst96|IBUS_PC~clkctrl , inst96|IBUS_PC~clkctrl, MyCPU, 1
instance = comp, \inst96|IBUS_MAR~clkctrl , inst96|IBUS_MAR~clkctrl, MyCPU, 1
instance = comp, \inst96|IBUS_IR~clkctrl , inst96|IBUS_IR~clkctrl, MyCPU, 1
instance = comp, \inst2|Reg_BP[13]~feeder , inst2|Reg_BP[13]~feeder, MyCPU, 1
instance = comp, \inst2|Reg_BP[11]~feeder , inst2|Reg_BP[11]~feeder, MyCPU, 1
instance = comp, \inst2|Reg_DI[0]~feeder , inst2|Reg_DI[0]~feeder, MyCPU, 1
instance = comp, \inst2|Reg_DI[2]~feeder , inst2|Reg_DI[2]~feeder, MyCPU, 1
instance = comp, \inst2|Reg_SI[2]~feeder , inst2|Reg_SI[2]~feeder, MyCPU, 1
instance = comp, \inst2|Reg_DI[4]~feeder , inst2|Reg_DI[4]~feeder, MyCPU, 1
instance = comp, \IBUS[15]~output , IBUS[15]~output, MyCPU, 1
instance = comp, \IBUS[14]~output , IBUS[14]~output, MyCPU, 1
instance = comp, \IBUS[13]~output , IBUS[13]~output, MyCPU, 1
instance = comp, \IBUS[12]~output , IBUS[12]~output, MyCPU, 1
instance = comp, \IBUS[11]~output , IBUS[11]~output, MyCPU, 1
instance = comp, \IBUS[10]~output , IBUS[10]~output, MyCPU, 1
instance = comp, \IBUS[9]~output , IBUS[9]~output, MyCPU, 1
instance = comp, \IBUS[8]~output , IBUS[8]~output, MyCPU, 1
instance = comp, \IBUS[7]~output , IBUS[7]~output, MyCPU, 1
instance = comp, \IBUS[6]~output , IBUS[6]~output, MyCPU, 1
instance = comp, \IBUS[5]~output , IBUS[5]~output, MyCPU, 1
instance = comp, \IBUS[4]~output , IBUS[4]~output, MyCPU, 1
instance = comp, \IBUS[3]~output , IBUS[3]~output, MyCPU, 1
instance = comp, \IBUS[2]~output , IBUS[2]~output, MyCPU, 1
instance = comp, \IBUS[1]~output , IBUS[1]~output, MyCPU, 1
instance = comp, \IBUS[0]~output , IBUS[0]~output, MyCPU, 1
instance = comp, \DBUS[15]~output , DBUS[15]~output, MyCPU, 1
instance = comp, \DBUS[14]~output , DBUS[14]~output, MyCPU, 1
instance = comp, \DBUS[13]~output , DBUS[13]~output, MyCPU, 1
instance = comp, \DBUS[12]~output , DBUS[12]~output, MyCPU, 1
instance = comp, \DBUS[11]~output , DBUS[11]~output, MyCPU, 1
instance = comp, \DBUS[10]~output , DBUS[10]~output, MyCPU, 1
instance = comp, \DBUS[9]~output , DBUS[9]~output, MyCPU, 1
instance = comp, \DBUS[8]~output , DBUS[8]~output, MyCPU, 1
instance = comp, \DBUS[7]~output , DBUS[7]~output, MyCPU, 1
instance = comp, \DBUS[6]~output , DBUS[6]~output, MyCPU, 1
instance = comp, \DBUS[5]~output , DBUS[5]~output, MyCPU, 1
instance = comp, \DBUS[4]~output , DBUS[4]~output, MyCPU, 1
instance = comp, \DBUS[3]~output , DBUS[3]~output, MyCPU, 1
instance = comp, \DBUS[2]~output , DBUS[2]~output, MyCPU, 1
instance = comp, \DBUS[1]~output , DBUS[1]~output, MyCPU, 1
instance = comp, \DBUS[0]~output , DBUS[0]~output, MyCPU, 1
instance = comp, \ABUS[15]~output , ABUS[15]~output, MyCPU, 1
instance = comp, \ABUS[14]~output , ABUS[14]~output, MyCPU, 1
instance = comp, \ABUS[13]~output , ABUS[13]~output, MyCPU, 1
instance = comp, \ABUS[12]~output , ABUS[12]~output, MyCPU, 1
instance = comp, \ABUS[11]~output , ABUS[11]~output, MyCPU, 1
instance = comp, \ABUS[10]~output , ABUS[10]~output, MyCPU, 1
instance = comp, \ABUS[9]~output , ABUS[9]~output, MyCPU, 1
instance = comp, \ABUS[8]~output , ABUS[8]~output, MyCPU, 1
instance = comp, \ABUS[7]~output , ABUS[7]~output, MyCPU, 1
instance = comp, \ABUS[6]~output , ABUS[6]~output, MyCPU, 1
instance = comp, \ABUS[5]~output , ABUS[5]~output, MyCPU, 1
instance = comp, \ABUS[4]~output , ABUS[4]~output, MyCPU, 1
instance = comp, \ABUS[3]~output , ABUS[3]~output, MyCPU, 1
instance = comp, \ABUS[2]~output , ABUS[2]~output, MyCPU, 1
instance = comp, \ABUS[1]~output , ABUS[1]~output, MyCPU, 1
instance = comp, \ABUS[0]~output , ABUS[0]~output, MyCPU, 1
instance = comp, \FI~output , FI~output, MyCPU, 1
instance = comp, \DST~output , DST~output, MyCPU, 1
instance = comp, \SRC~output , SRC~output, MyCPU, 1
instance = comp, \EXC~output , EXC~output, MyCPU, 1
instance = comp, \INT~output , INT~output, MyCPU, 1
instance = comp, \CLK~output , CLK~output, MyCPU, 1
instance = comp, \OpCode[5]~output , OpCode[5]~output, MyCPU, 1
instance = comp, \OpCode[4]~output , OpCode[4]~output, MyCPU, 1
instance = comp, \OpCode[3]~output , OpCode[3]~output, MyCPU, 1
instance = comp, \OpCode[2]~output , OpCode[2]~output, MyCPU, 1
instance = comp, \OpCode[1]~output , OpCode[1]~output, MyCPU, 1
instance = comp, \OpCode[0]~output , OpCode[0]~output, MyCPU, 1
instance = comp, \IBUS_IR~output , IBUS_IR~output, MyCPU, 1
instance = comp, \ALU_IBUS~output , ALU_IBUS~output, MyCPU, 1
instance = comp, \ADDC~output , ADDC~output, MyCPU, 1
instance = comp, \SUBC~output , SUBC~output, MyCPU, 1
instance = comp, \INCAC~output , INCAC~output, MyCPU, 1
instance = comp, \DECAC~output , DECAC~output, MyCPU, 1
instance = comp, \W_B~output , W_B~output, MyCPU, 1
instance = comp, \IBUS_RA~output , IBUS_RA~output, MyCPU, 1
instance = comp, \IBUS_RB~output , IBUS_RB~output, MyCPU, 1
instance = comp, \MDR_DBUS~output , MDR_DBUS~output, MyCPU, 1
instance = comp, \MDR_IBUS~output , MDR_IBUS~output, MyCPU, 1
instance = comp, \BUS_MDR~output , BUS_MDR~output, MyCPU, 1
instance = comp, \I_DBUS~output , I_DBUS~output, MyCPU, 1
instance = comp, \MRD~output , MRD~output, MyCPU, 1
instance = comp, \MWR~output , MWR~output, MyCPU, 1
instance = comp, \M_clk~output , M_clk~output, MyCPU, 1
instance = comp, \MAR_ABUS~output , MAR_ABUS~output, MyCPU, 1
instance = comp, \MAR_IBUS~output , MAR_IBUS~output, MyCPU, 1
instance = comp, \IBUS_MAR~output , IBUS_MAR~output, MyCPU, 1
instance = comp, \IBUS_SR~output , IBUS_SR~output, MyCPU, 1
instance = comp, \SR_IBUS~output , SR_IBUS~output, MyCPU, 1
instance = comp, \R_IBUS~output , R_IBUS~output, MyCPU, 1
instance = comp, \RE~output , RE~output, MyCPU, 1
instance = comp, \WE~output , WE~output, MyCPU, 1
instance = comp, \R[15]~output , R[15]~output, MyCPU, 1
instance = comp, \R[14]~output , R[14]~output, MyCPU, 1
instance = comp, \R[13]~output , R[13]~output, MyCPU, 1
instance = comp, \R[12]~output , R[12]~output, MyCPU, 1
instance = comp, \R[11]~output , R[11]~output, MyCPU, 1
instance = comp, \R[10]~output , R[10]~output, MyCPU, 1
instance = comp, \R[9]~output , R[9]~output, MyCPU, 1
instance = comp, \R[8]~output , R[8]~output, MyCPU, 1
instance = comp, \R[7]~output , R[7]~output, MyCPU, 1
instance = comp, \R[6]~output , R[6]~output, MyCPU, 1
instance = comp, \R[5]~output , R[5]~output, MyCPU, 1
instance = comp, \R[4]~output , R[4]~output, MyCPU, 1
instance = comp, \R[3]~output , R[3]~output, MyCPU, 1
instance = comp, \R[2]~output , R[2]~output, MyCPU, 1
instance = comp, \R[1]~output , R[1]~output, MyCPU, 1
instance = comp, \R[0]~output , R[0]~output, MyCPU, 1
instance = comp, \T[7]~output , T[7]~output, MyCPU, 1
instance = comp, \T[6]~output , T[6]~output, MyCPU, 1
instance = comp, \T[5]~output , T[5]~output, MyCPU, 1
instance = comp, \T[4]~output , T[4]~output, MyCPU, 1
instance = comp, \T[3]~output , T[3]~output, MyCPU, 1
instance = comp, \T[2]~output , T[2]~output, MyCPU, 1
instance = comp, \T[1]~output , T[1]~output, MyCPU, 1
instance = comp, \T[0]~output , T[0]~output, MyCPU, 1
instance = comp, \IBUS_RBL~output , IBUS_RBL~output, MyCPU, 1
instance = comp, \RBL_IBUS~output , RBL_IBUS~output, MyCPU, 1
instance = comp, \PC_IBUS~output , PC_IBUS~output, MyCPU, 1
instance = comp, \PCplus1~output , PCplus1~output, MyCPU, 1
instance = comp, \IBUS_PC~output , IBUS_PC~output, MyCPU, 1
instance = comp, \zero_PC~output , zero_PC~output, MyCPU, 1
instance = comp, \setTp1~output , setTp1~output, MyCPU, 1
instance = comp, \A_plus[15]~output , A_plus[15]~output, MyCPU, 1
instance = comp, \A_plus[14]~output , A_plus[14]~output, MyCPU, 1
instance = comp, \A_plus[13]~output , A_plus[13]~output, MyCPU, 1
instance = comp, \A_plus[12]~output , A_plus[12]~output, MyCPU, 1
instance = comp, \A_plus[11]~output , A_plus[11]~output, MyCPU, 1
instance = comp, \A_plus[10]~output , A_plus[10]~output, MyCPU, 1
instance = comp, \A_plus[9]~output , A_plus[9]~output, MyCPU, 1
instance = comp, \A_plus[8]~output , A_plus[8]~output, MyCPU, 1
instance = comp, \A_plus[7]~output , A_plus[7]~output, MyCPU, 1
instance = comp, \A_plus[6]~output , A_plus[6]~output, MyCPU, 1
instance = comp, \A_plus[5]~output , A_plus[5]~output, MyCPU, 1
instance = comp, \A_plus[4]~output , A_plus[4]~output, MyCPU, 1
instance = comp, \A_plus[3]~output , A_plus[3]~output, MyCPU, 1
instance = comp, \A_plus[2]~output , A_plus[2]~output, MyCPU, 1
instance = comp, \A_plus[1]~output , A_plus[1]~output, MyCPU, 1
instance = comp, \A_plus[0]~output , A_plus[0]~output, MyCPU, 1
instance = comp, \cnt[3]~output , cnt[3]~output, MyCPU, 1
instance = comp, \cnt[2]~output , cnt[2]~output, MyCPU, 1
instance = comp, \cnt[1]~output , cnt[1]~output, MyCPU, 1
instance = comp, \cnt[0]~output , cnt[0]~output, MyCPU, 1
instance = comp, \jieguo[15]~output , jieguo[15]~output, MyCPU, 1
instance = comp, \jieguo[14]~output , jieguo[14]~output, MyCPU, 1
instance = comp, \jieguo[13]~output , jieguo[13]~output, MyCPU, 1
instance = comp, \jieguo[12]~output , jieguo[12]~output, MyCPU, 1
instance = comp, \jieguo[11]~output , jieguo[11]~output, MyCPU, 1
instance = comp, \jieguo[10]~output , jieguo[10]~output, MyCPU, 1
instance = comp, \jieguo[9]~output , jieguo[9]~output, MyCPU, 1
instance = comp, \jieguo[8]~output , jieguo[8]~output, MyCPU, 1
instance = comp, \jieguo[7]~output , jieguo[7]~output, MyCPU, 1
instance = comp, \jieguo[6]~output , jieguo[6]~output, MyCPU, 1
instance = comp, \jieguo[5]~output , jieguo[5]~output, MyCPU, 1
instance = comp, \jieguo[4]~output , jieguo[4]~output, MyCPU, 1
instance = comp, \jieguo[3]~output , jieguo[3]~output, MyCPU, 1
instance = comp, \jieguo[2]~output , jieguo[2]~output, MyCPU, 1
instance = comp, \jieguo[1]~output , jieguo[1]~output, MyCPU, 1
instance = comp, \jieguo[0]~output , jieguo[0]~output, MyCPU, 1
instance = comp, \R_DATA[15]~output , R_DATA[15]~output, MyCPU, 1
instance = comp, \R_DATA[14]~output , R_DATA[14]~output, MyCPU, 1
instance = comp, \R_DATA[13]~output , R_DATA[13]~output, MyCPU, 1
instance = comp, \R_DATA[12]~output , R_DATA[12]~output, MyCPU, 1
instance = comp, \R_DATA[11]~output , R_DATA[11]~output, MyCPU, 1
instance = comp, \R_DATA[10]~output , R_DATA[10]~output, MyCPU, 1
instance = comp, \R_DATA[9]~output , R_DATA[9]~output, MyCPU, 1
instance = comp, \R_DATA[8]~output , R_DATA[8]~output, MyCPU, 1
instance = comp, \R_DATA[7]~output , R_DATA[7]~output, MyCPU, 1
instance = comp, \R_DATA[6]~output , R_DATA[6]~output, MyCPU, 1
instance = comp, \R_DATA[5]~output , R_DATA[5]~output, MyCPU, 1
instance = comp, \R_DATA[4]~output , R_DATA[4]~output, MyCPU, 1
instance = comp, \R_DATA[3]~output , R_DATA[3]~output, MyCPU, 1
instance = comp, \R_DATA[2]~output , R_DATA[2]~output, MyCPU, 1
instance = comp, \R_DATA[1]~output , R_DATA[1]~output, MyCPU, 1
instance = comp, \R_DATA[0]~output , R_DATA[0]~output, MyCPU, 1
instance = comp, \ra[15]~output , ra[15]~output, MyCPU, 1
instance = comp, \ra[14]~output , ra[14]~output, MyCPU, 1
instance = comp, \ra[13]~output , ra[13]~output, MyCPU, 1
instance = comp, \ra[12]~output , ra[12]~output, MyCPU, 1
instance = comp, \ra[11]~output , ra[11]~output, MyCPU, 1
instance = comp, \ra[10]~output , ra[10]~output, MyCPU, 1
instance = comp, \ra[9]~output , ra[9]~output, MyCPU, 1
instance = comp, \ra[8]~output , ra[8]~output, MyCPU, 1
instance = comp, \ra[7]~output , ra[7]~output, MyCPU, 1
instance = comp, \ra[6]~output , ra[6]~output, MyCPU, 1
instance = comp, \ra[5]~output , ra[5]~output, MyCPU, 1
instance = comp, \ra[4]~output , ra[4]~output, MyCPU, 1
instance = comp, \ra[3]~output , ra[3]~output, MyCPU, 1
instance = comp, \ra[2]~output , ra[2]~output, MyCPU, 1
instance = comp, \ra[1]~output , ra[1]~output, MyCPU, 1
instance = comp, \ra[0]~output , ra[0]~output, MyCPU, 1
instance = comp, \rb[15]~output , rb[15]~output, MyCPU, 1
instance = comp, \rb[14]~output , rb[14]~output, MyCPU, 1
instance = comp, \rb[13]~output , rb[13]~output, MyCPU, 1
instance = comp, \rb[12]~output , rb[12]~output, MyCPU, 1
instance = comp, \rb[11]~output , rb[11]~output, MyCPU, 1
instance = comp, \rb[10]~output , rb[10]~output, MyCPU, 1
instance = comp, \rb[9]~output , rb[9]~output, MyCPU, 1
instance = comp, \rb[8]~output , rb[8]~output, MyCPU, 1
instance = comp, \rb[7]~output , rb[7]~output, MyCPU, 1
instance = comp, \rb[6]~output , rb[6]~output, MyCPU, 1
instance = comp, \rb[5]~output , rb[5]~output, MyCPU, 1
instance = comp, \rb[4]~output , rb[4]~output, MyCPU, 1
instance = comp, \rb[3]~output , rb[3]~output, MyCPU, 1
instance = comp, \rb[2]~output , rb[2]~output, MyCPU, 1
instance = comp, \rb[1]~output , rb[1]~output, MyCPU, 1
instance = comp, \rb[0]~output , rb[0]~output, MyCPU, 1
instance = comp, \temp[47]~output , temp[47]~output, MyCPU, 1
instance = comp, \temp[46]~output , temp[46]~output, MyCPU, 1
instance = comp, \temp[45]~output , temp[45]~output, MyCPU, 1
instance = comp, \temp[44]~output , temp[44]~output, MyCPU, 1
instance = comp, \temp[43]~output , temp[43]~output, MyCPU, 1
instance = comp, \temp[42]~output , temp[42]~output, MyCPU, 1
instance = comp, \temp[41]~output , temp[41]~output, MyCPU, 1
instance = comp, \temp[40]~output , temp[40]~output, MyCPU, 1
instance = comp, \temp[39]~output , temp[39]~output, MyCPU, 1
instance = comp, \temp[38]~output , temp[38]~output, MyCPU, 1
instance = comp, \temp[37]~output , temp[37]~output, MyCPU, 1
instance = comp, \temp[36]~output , temp[36]~output, MyCPU, 1
instance = comp, \temp[35]~output , temp[35]~output, MyCPU, 1
instance = comp, \temp[34]~output , temp[34]~output, MyCPU, 1
instance = comp, \temp[33]~output , temp[33]~output, MyCPU, 1
instance = comp, \temp[32]~output , temp[32]~output, MyCPU, 1
instance = comp, \temp[31]~output , temp[31]~output, MyCPU, 1
instance = comp, \temp[30]~output , temp[30]~output, MyCPU, 1
instance = comp, \temp[29]~output , temp[29]~output, MyCPU, 1
instance = comp, \temp[28]~output , temp[28]~output, MyCPU, 1
instance = comp, \temp[27]~output , temp[27]~output, MyCPU, 1
instance = comp, \temp[26]~output , temp[26]~output, MyCPU, 1
instance = comp, \temp[25]~output , temp[25]~output, MyCPU, 1
instance = comp, \temp[24]~output , temp[24]~output, MyCPU, 1
instance = comp, \temp[23]~output , temp[23]~output, MyCPU, 1
instance = comp, \temp[22]~output , temp[22]~output, MyCPU, 1
instance = comp, \temp[21]~output , temp[21]~output, MyCPU, 1
instance = comp, \temp[20]~output , temp[20]~output, MyCPU, 1
instance = comp, \temp[19]~output , temp[19]~output, MyCPU, 1
instance = comp, \temp[18]~output , temp[18]~output, MyCPU, 1
instance = comp, \temp[17]~output , temp[17]~output, MyCPU, 1
instance = comp, \temp[16]~output , temp[16]~output, MyCPU, 1
instance = comp, \temp[15]~output , temp[15]~output, MyCPU, 1
instance = comp, \temp[14]~output , temp[14]~output, MyCPU, 1
instance = comp, \temp[13]~output , temp[13]~output, MyCPU, 1
instance = comp, \temp[12]~output , temp[12]~output, MyCPU, 1
instance = comp, \temp[11]~output , temp[11]~output, MyCPU, 1
instance = comp, \temp[10]~output , temp[10]~output, MyCPU, 1
instance = comp, \temp[9]~output , temp[9]~output, MyCPU, 1
instance = comp, \temp[8]~output , temp[8]~output, MyCPU, 1
instance = comp, \temp[7]~output , temp[7]~output, MyCPU, 1
instance = comp, \temp[6]~output , temp[6]~output, MyCPU, 1
instance = comp, \temp[5]~output , temp[5]~output, MyCPU, 1
instance = comp, \temp[4]~output , temp[4]~output, MyCPU, 1
instance = comp, \temp[3]~output , temp[3]~output, MyCPU, 1
instance = comp, \temp[2]~output , temp[2]~output, MyCPU, 1
instance = comp, \temp[1]~output , temp[1]~output, MyCPU, 1
instance = comp, \temp[0]~output , temp[0]~output, MyCPU, 1
instance = comp, \inst96|Equal2~1 , inst96|Equal2~1, MyCPU, 1
instance = comp, \Start~input , Start~input, MyCPU, 1
instance = comp, \inst12|inst3|T~6 , inst12|inst3|T~6, MyCPU, 1
instance = comp, \inst12|inst3|T[7]~2 , inst12|inst3|T[7]~2, MyCPU, 1
instance = comp, \inst12|inst3|T[4] , inst12|inst3|T[4], MyCPU, 1
instance = comp, \inst12|inst3|T~7 , inst12|inst3|T~7, MyCPU, 1
instance = comp, \inst12|inst3|T[2] , inst12|inst3|T[2], MyCPU, 1
instance = comp, \inst12|inst3|T~8 , inst12|inst3|T~8, MyCPU, 1
instance = comp, \inst12|inst3|T[3] , inst12|inst3|T[3], MyCPU, 1
instance = comp, \inst12|inst3|T~5 , inst12|inst3|T~5, MyCPU, 1
instance = comp, \inst12|inst3|T[5] , inst12|inst3|T[5], MyCPU, 1
instance = comp, \inst12|inst3|T~3 , inst12|inst3|T~3, MyCPU, 1
instance = comp, \inst12|inst3|T[6] , inst12|inst3|T[6], MyCPU, 1
instance = comp, \inst96|cnt~1 , inst96|cnt~1, MyCPU, 1
instance = comp, \inst96|cnt[2] , inst96|cnt[2], MyCPU, 1
instance = comp, \inst96|Set_DST~0 , inst96|Set_DST~0, MyCPU, 1
instance = comp, \inst12|inst~0 , inst12|inst~0, MyCPU, 1
instance = comp, \Start~inputclkctrl , Start~inputclkctrl, MyCPU, 1
instance = comp, \inst12|inst , inst12|inst, MyCPU, 1
instance = comp, \Crystal~input , Crystal~input, MyCPU, 1
instance = comp, \inst12|inst5 , inst12|inst5, MyCPU, 1
instance = comp, \inst96|Set_DST , inst96|Set_DST, MyCPU, 1
instance = comp, \inst12|inst3|T~4 , inst12|inst3|T~4, MyCPU, 1
instance = comp, \inst12|inst3|T[7] , inst12|inst3|T[7], MyCPU, 1
instance = comp, \inst96|WideNor6~0 , inst96|WideNor6~0, MyCPU, 1
instance = comp, \inst12|inst3|T~1 , inst12|inst3|T~1, MyCPU, 1
instance = comp, \inst12|inst3|T[1] , inst12|inst3|T[1], MyCPU, 1
instance = comp, \inst96|WideNor3~3 , inst96|WideNor3~3, MyCPU, 1
instance = comp, \inst12|inst2|DST~0 , inst12|inst2|DST~0, MyCPU, 1
instance = comp, \inst12|inst2|DST , inst12|inst2|DST, MyCPU, 1
instance = comp, \inst96|WideNor3~4 , inst96|WideNor3~4, MyCPU, 1
instance = comp, \inst96|Op_MOV1~0 , inst96|Op_MOV1~0, MyCPU, 1
instance = comp, \inst96|WideOr8~0 , inst96|WideOr8~0, MyCPU, 1
instance = comp, \inst96|WideNor35~0 , inst96|WideNor35~0, MyCPU, 1
instance = comp, \inst16|inst1|15~feeder , inst16|inst1|15~feeder, MyCPU, 1
instance = comp, \inst16|inst1|15 , inst16|inst1|15, MyCPU, 1
instance = comp, \inst16|inst3|36~0 , inst16|inst3|36~0, MyCPU, 1
instance = comp, \inst15|inst33|15 , inst15|inst33|15, MyCPU, 1
instance = comp, \inst9|inst1|15 , inst9|inst1|15, MyCPU, 1
instance = comp, \inst96|Equal3~0 , inst96|Equal3~0, MyCPU, 1
instance = comp, \inst96|Op_MOV3~0 , inst96|Op_MOV3~0, MyCPU, 1
instance = comp, \inst96|Op_MOV3 , inst96|Op_MOV3, MyCPU, 1
instance = comp, \inst96|Equal13~0 , inst96|Equal13~0, MyCPU, 1
instance = comp, \inst96|RBL_IBUS~1 , inst96|RBL_IBUS~1, MyCPU, 1
instance = comp, \inst96|RBL_IBUS~2 , inst96|RBL_IBUS~2, MyCPU, 1
instance = comp, \inst96|WideNor9~1 , inst96|WideNor9~1, MyCPU, 1
instance = comp, \inst96|Equal0~0 , inst96|Equal0~0, MyCPU, 1
instance = comp, \inst96|Op_MOV1 , inst96|Op_MOV1, MyCPU, 1
instance = comp, \inst96|RBL_IBUS~0 , inst96|RBL_IBUS~0, MyCPU, 1
instance = comp, \inst96|WideNor6~1 , inst96|WideNor6~1, MyCPU, 1
instance = comp, \inst96|Equal13~2 , inst96|Equal13~2, MyCPU, 1
instance = comp, \inst96|WideNor11~0 , inst96|WideNor11~0, MyCPU, 1
instance = comp, \inst96|WideNor69~0 , inst96|WideNor69~0, MyCPU, 1
instance = comp, \inst96|WideNor71 , inst96|WideNor71, MyCPU, 1
instance = comp, \inst96|Equal14~0 , inst96|Equal14~0, MyCPU, 1
instance = comp, \inst96|WideNor0~2 , inst96|WideNor0~2, MyCPU, 1
instance = comp, \inst96|WideNor11~1 , inst96|WideNor11~1, MyCPU, 1
instance = comp, \inst96|WideNor11~2 , inst96|WideNor11~2, MyCPU, 1
instance = comp, \inst96|WideOr9~1 , inst96|WideOr9~1, MyCPU, 1
instance = comp, \inst96|WideOr9~2 , inst96|WideOr9~2, MyCPU, 1
instance = comp, \inst96|RBL_IBUS~3 , inst96|RBL_IBUS~3, MyCPU, 1
instance = comp, \inst4|inst1|71~2 , inst4|inst1|71~2, MyCPU, 1
instance = comp, \inst9|inst|12 , inst9|inst|12, MyCPU, 1
instance = comp, \inst15|inst2|12 , inst15|inst2|12, MyCPU, 1
instance = comp, \inst4|inst|74~2 , inst4|inst|74~2, MyCPU, 1
instance = comp, \inst4|inst|74~3 , inst4|inst|74~3, MyCPU, 1
instance = comp, \inst96|Equal12~0 , inst96|Equal12~0, MyCPU, 1
instance = comp, \inst96|ALU_BUS~2 , inst96|ALU_BUS~2, MyCPU, 1
instance = comp, \inst96|INCAC~3 , inst96|INCAC~3, MyCPU, 1
instance = comp, \inst96|MAR_ABUS~1 , inst96|MAR_ABUS~1, MyCPU, 1
instance = comp, \inst96|BUS_MDR~0 , inst96|BUS_MDR~0, MyCPU, 1
instance = comp, \inst96|W_B~12 , inst96|W_B~12, MyCPU, 1
instance = comp, \inst96|MAR_ABUS~0 , inst96|MAR_ABUS~0, MyCPU, 1
instance = comp, \inst96|WideNor4~0 , inst96|WideNor4~0, MyCPU, 1
instance = comp, \inst96|WideNor1~2 , inst96|WideNor1~2, MyCPU, 1
instance = comp, \inst96|WideNor12~0 , inst96|WideNor12~0, MyCPU, 1
instance = comp, \inst96|WideOr7~2 , inst96|WideOr7~2, MyCPU, 1
instance = comp, \inst96|WideNor9~3 , inst96|WideNor9~3, MyCPU, 1
instance = comp, \inst96|WideOr7~3 , inst96|WideOr7~3, MyCPU, 1
instance = comp, \inst96|WideNor8~2 , inst96|WideNor8~2, MyCPU, 1
instance = comp, \inst96|WideNor18 , inst96|WideNor18, MyCPU, 1
instance = comp, \inst96|WideOr7~1 , inst96|WideOr7~1, MyCPU, 1
instance = comp, \inst96|WideOr17~2 , inst96|WideOr17~2, MyCPU, 1
instance = comp, \inst96|I_DBUS~0 , inst96|I_DBUS~0, MyCPU, 1
instance = comp, \inst96|Tplus1~3 , inst96|Tplus1~3, MyCPU, 1
instance = comp, \inst96|WideNor72~1 , inst96|WideNor72~1, MyCPU, 1
instance = comp, \inst96|WideOr6~3 , inst96|WideOr6~3, MyCPU, 1
instance = comp, \inst96|WideNor28~0 , inst96|WideNor28~0, MyCPU, 1
instance = comp, \inst96|WideNor31 , inst96|WideNor31, MyCPU, 1
instance = comp, \inst96|WideOr6~4 , inst96|WideOr6~4, MyCPU, 1
instance = comp, \inst96|WideOr20~0 , inst96|WideOr20~0, MyCPU, 1
instance = comp, \inst96|Op_MOV4 , inst96|Op_MOV4, MyCPU, 1
instance = comp, \inst96|Tset0~5 , inst96|Tset0~5, MyCPU, 1
instance = comp, \inst96|Set_SRC~0 , inst96|Set_SRC~0, MyCPU, 1
instance = comp, \inst96|Set_FI~5 , inst96|Set_FI~5, MyCPU, 1
instance = comp, \inst96|IMUL~5 , inst96|IMUL~5, MyCPU, 1
instance = comp, \inst96|Set_FI~3 , inst96|Set_FI~3, MyCPU, 1
instance = comp, \inst96|Set_FI~2 , inst96|Set_FI~2, MyCPU, 1
instance = comp, \inst96|Set_FI~4 , inst96|Set_FI~4, MyCPU, 1
instance = comp, \inst96|Set_FI~7 , inst96|Set_FI~7, MyCPU, 1
instance = comp, \inst96|Set_FI~6 , inst96|Set_FI~6, MyCPU, 1
instance = comp, \inst12|inst2|FI~1 , inst12|inst2|FI~1, MyCPU, 1
instance = comp, \inst12|inst2|FI , inst12|inst2|FI, MyCPU, 1
instance = comp, \inst96|WideNor72~0 , inst96|WideNor72~0, MyCPU, 1
instance = comp, \inst96|temp[12]~2 , inst96|temp[12]~2, MyCPU, 1
instance = comp, \inst96|MDR_DBUS~0 , inst96|MDR_DBUS~0, MyCPU, 1
instance = comp, \inst96|MDR_DBUS~1 , inst96|MDR_DBUS~1, MyCPU, 1
instance = comp, \inst24|inst5|inst1|74~5 , inst24|inst5|inst1|74~5, MyCPU, 1
instance = comp, \inst96|I_DBUS~1 , inst96|I_DBUS~1, MyCPU, 1
instance = comp, \inst14|inst|26~0 , inst14|inst|26~0, MyCPU, 1
instance = comp, \inst14|inst2|12 , inst14|inst2|12, MyCPU, 1
instance = comp, \inst96|R_IBUS , inst96|R_IBUS, MyCPU, 1
instance = comp, \inst2|Reg_DI[7]~feeder , inst2|Reg_DI[7]~feeder, MyCPU, 1
instance = comp, \inst6|inst1|18 , inst6|inst1|18, MyCPU, 1
instance = comp, \inst96|always0~3 , inst96|always0~3, MyCPU, 1
instance = comp, \inst96|Equal4~2 , inst96|Equal4~2, MyCPU, 1
instance = comp, \inst96|always0~4 , inst96|always0~4, MyCPU, 1
instance = comp, \inst96|always0~5 , inst96|always0~5, MyCPU, 1
instance = comp, \inst96|always0~6 , inst96|always0~6, MyCPU, 1
instance = comp, \inst96|WideNor69~1 , inst96|WideNor69~1, MyCPU, 1
instance = comp, \inst96|WideNor68 , inst96|WideNor68, MyCPU, 1
instance = comp, \inst96|WideNor63~2 , inst96|WideNor63~2, MyCPU, 1
instance = comp, \inst96|DECAC , inst96|DECAC, MyCPU, 1
instance = comp, \inst96|WideNor34 , inst96|WideNor34, MyCPU, 1
instance = comp, \inst96|Tplus1~2 , inst96|Tplus1~2, MyCPU, 1
instance = comp, \inst96|INCAC~0 , inst96|INCAC~0, MyCPU, 1
instance = comp, \inst96|INCAC~1 , inst96|INCAC~1, MyCPU, 1
instance = comp, \inst96|WideNor75~1 , inst96|WideNor75~1, MyCPU, 1
instance = comp, \inst96|WideNor75~2 , inst96|WideNor75~2, MyCPU, 1
instance = comp, \inst96|WideNor75~0 , inst96|WideNor75~0, MyCPU, 1
instance = comp, \inst96|WideNor78 , inst96|WideNor78, MyCPU, 1
instance = comp, \inst96|INCAC~2 , inst96|INCAC~2, MyCPU, 1
instance = comp, \inst96|ADDC~1 , inst96|ADDC~1, MyCPU, 1
instance = comp, \inst96|ADDC~0 , inst96|ADDC~0, MyCPU, 1
instance = comp, \inst96|always0~2 , inst96|always0~2, MyCPU, 1
instance = comp, \inst96|IMUL~3 , inst96|IMUL~3, MyCPU, 1
instance = comp, \inst96|ADDC~2 , inst96|ADDC~2, MyCPU, 1
instance = comp, \inst|inst14|WideOr0~0 , inst|inst14|WideOr0~0, MyCPU, 1
instance = comp, \inst|inst14|WideOr0~1 , inst|inst14|WideOr0~1, MyCPU, 1
instance = comp, \inst96|WideNor55~2 , inst96|WideNor55~2, MyCPU, 1
instance = comp, \inst96|WideOr4~0 , inst96|WideOr4~0, MyCPU, 1
instance = comp, \inst17|Beat~0 , inst17|Beat~0, MyCPU, 1
instance = comp, \inst96|WideNor6~3 , inst96|WideNor6~3, MyCPU, 1
instance = comp, \inst96|WideNor6~2 , inst96|WideNor6~2, MyCPU, 1
instance = comp, \inst96|WideNor6~4 , inst96|WideNor6~4, MyCPU, 1
instance = comp, \inst96|WideNor6 , inst96|WideNor6, MyCPU, 1
instance = comp, \inst96|WideNor69~2 , inst96|WideNor69~2, MyCPU, 1
instance = comp, \inst96|WideNor64 , inst96|WideNor64, MyCPU, 1
instance = comp, \inst96|WideOr0~0 , inst96|WideOr0~0, MyCPU, 1
instance = comp, \inst96|WideNor5 , inst96|WideNor5, MyCPU, 1
instance = comp, \inst96|WideOr7~0 , inst96|WideOr7~0, MyCPU, 1
instance = comp, \inst96|W_B~2 , inst96|W_B~2, MyCPU, 1
instance = comp, \inst96|W_B~3 , inst96|W_B~3, MyCPU, 1
instance = comp, \inst96|W_B~5 , inst96|W_B~5, MyCPU, 1
instance = comp, \inst96|W_B~7 , inst96|W_B~7, MyCPU, 1
instance = comp, \inst96|W_B~9 , inst96|W_B~9, MyCPU, 1
instance = comp, \inst96|W_B~10 , inst96|W_B~10, MyCPU, 1
instance = comp, \inst96|W_B~11 , inst96|W_B~11, MyCPU, 1
instance = comp, \inst96|W_B~13 , inst96|W_B~13, MyCPU, 1
instance = comp, \inst|inst|46~0 , inst|inst|46~0, MyCPU, 1
instance = comp, \inst96|XORC , inst96|XORC, MyCPU, 1
instance = comp, \inst96|SUBC , inst96|SUBC, MyCPU, 1
instance = comp, \inst|inst14|WideOr1~0 , inst|inst14|WideOr1~0, MyCPU, 1
instance = comp, \inst|inst|46~1 , inst|inst|46~1, MyCPU, 1
instance = comp, \inst|inst|47~0 , inst|inst|47~0, MyCPU, 1
instance = comp, \inst9|inst1|19 , inst9|inst1|19, MyCPU, 1
instance = comp, \inst4|inst1|67~2 , inst4|inst1|67~2, MyCPU, 1
instance = comp, \inst96|PCplus1~2 , inst96|PCplus1~2, MyCPU, 1
instance = comp, \inst96|Tset0~2 , inst96|Tset0~2, MyCPU, 1
instance = comp, \inst96|WideNor6~5 , inst96|WideNor6~5, MyCPU, 1
instance = comp, \inst96|IBUS_PC~10 , inst96|IBUS_PC~10, MyCPU, 1
instance = comp, \inst96|IBUS_PC~7 , inst96|IBUS_PC~7, MyCPU, 1
instance = comp, \inst96|PCplus1~4 , inst96|PCplus1~4, MyCPU, 1
instance = comp, \inst96|PCplus1 , inst96|PCplus1, MyCPU, 1
instance = comp, \inst13|inst2|sub|75~0 , inst13|inst2|sub|75~0, MyCPU, 1
instance = comp, \inst13|inst2|sub|9 , inst13|inst2|sub|9, MyCPU, 1
instance = comp, \inst4|inst1|67~3 , inst4|inst1|67~3, MyCPU, 1
instance = comp, \inst|inst14|WideOr4~0 , inst|inst14|WideOr4~0, MyCPU, 1
instance = comp, \inst2|Reg_CX~40 , inst2|Reg_CX~40, MyCPU, 1
instance = comp, \inst11|inst6 , inst11|inst6, MyCPU, 1
instance = comp, \inst11|inst9 , inst11|inst9, MyCPU, 1
instance = comp, \inst96|ANDC , inst96|ANDC, MyCPU, 1
instance = comp, \inst7|inst|16 , inst7|inst|16, MyCPU, 1
instance = comp, \inst6|inst|16 , inst6|inst|16, MyCPU, 1
instance = comp, \inst|inst2|52~1 , inst|inst2|52~1, MyCPU, 1
instance = comp, \inst|inst2|52~3 , inst|inst2|52~3, MyCPU, 1
instance = comp, \inst|inst2|77~0 , inst|inst2|77~0, MyCPU, 1
instance = comp, \inst96|MAR_ABUS~3 , inst96|MAR_ABUS~3, MyCPU, 1
instance = comp, \inst96|WideOr7~4 , inst96|WideOr7~4, MyCPU, 1
instance = comp, \inst96|MAR_ABUS~5 , inst96|MAR_ABUS~5, MyCPU, 1
instance = comp, \inst15|inst33|12 , inst15|inst33|12, MyCPU, 1
instance = comp, \inst15|inst12|26~1 , inst15|inst12|26~1, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[1]~feeder , inst24|inst1|sram|ram_block|auto_generated|address_reg_a[1]~feeder, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[1] , inst24|inst1|sram|ram_block|auto_generated|address_reg_a[1], MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[1]~feeder , inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[1]~feeder, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[1] , inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[1], MyCPU, 1
instance = comp, \inst15|inst33|13 , inst15|inst33|13, MyCPU, 1
instance = comp, \inst15|inst12|27~1 , inst15|inst12|27~1, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[0]~feeder , inst24|inst1|sram|ram_block|auto_generated|address_reg_a[0]~feeder, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|address_reg_a[0] , inst24|inst1|sram|ram_block|auto_generated|address_reg_a[0], MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[0]~feeder , inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[0]~feeder, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[0] , inst24|inst1|sram|ram_block|auto_generated|out_address_reg_a[0], MyCPU, 1
instance = comp, \inst96|M_clk , inst96|M_clk, MyCPU, 1
instance = comp, \inst96|M_clk~clkctrl , inst96|M_clk~clkctrl, MyCPU, 1
instance = comp, \inst96|WideOr7 , inst96|WideOr7, MyCPU, 1
instance = comp, \inst96|R_IBUS~0 , inst96|R_IBUS~0, MyCPU, 1
instance = comp, \inst24|inst14 , inst24|inst14, MyCPU, 1
instance = comp, \inst24|inst14~clkctrl , inst24|inst14~clkctrl, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0 , inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0, MyCPU, 1
instance = comp, \inst96|MRD~0 , inst96|MRD~0, MyCPU, 1
instance = comp, \inst24|inst10 , inst24|inst10, MyCPU, 1
instance = comp, \inst24|inst10~clkctrl , inst24|inst10~clkctrl, MyCPU, 1
instance = comp, \inst15|inst2|19 , inst15|inst2|19, MyCPU, 1
instance = comp, \inst24|inst|always0~0 , inst24|inst|always0~0, MyCPU, 1
instance = comp, \inst15|inst12|36~1 , inst15|inst12|36~1, MyCPU, 1
instance = comp, \inst15|inst33|16 , inst15|inst33|16, MyCPU, 1
instance = comp, \inst15|inst12|11~1 , inst15|inst12|11~1, MyCPU, 1
instance = comp, \inst15|inst33|18 , inst15|inst33|18, MyCPU, 1
instance = comp, \inst15|inst12|6~1 , inst15|inst12|6~1, MyCPU, 1
instance = comp, \inst15|inst33|19 , inst15|inst33|19, MyCPU, 1
instance = comp, \inst15|inst12|1~1 , inst15|inst12|1~1, MyCPU, 1
instance = comp, \inst15|inst2|13 , inst15|inst2|13, MyCPU, 1
instance = comp, \inst15|inst11|27~1 , inst15|inst11|27~1, MyCPU, 1
instance = comp, \inst15|inst2|16 , inst15|inst2|16, MyCPU, 1
instance = comp, \inst15|inst11|11~1 , inst15|inst11|11~1, MyCPU, 1
instance = comp, \inst16|inst|17 , inst16|inst|17, MyCPU, 1
instance = comp, \inst13|inst|sub|102~0 , inst13|inst|sub|102~0, MyCPU, 1
instance = comp, \inst13|inst|sub|99 , inst13|inst|sub|99, MyCPU, 1
instance = comp, \inst7|inst|17 , inst7|inst|17, MyCPU, 1
instance = comp, \inst|inst2|48~0 , inst|inst2|48~0, MyCPU, 1
instance = comp, \inst|inst2|48~1 , inst|inst2|48~1, MyCPU, 1
instance = comp, \inst|inst14|WideOr2~0 , inst|inst14|WideOr2~0, MyCPU, 1
instance = comp, \inst6|inst|17 , inst6|inst|17, MyCPU, 1
instance = comp, \inst|inst2|45 , inst|inst2|45, MyCPU, 1
instance = comp, \inst7|inst|19 , inst7|inst|19, MyCPU, 1
instance = comp, \inst|inst2|46~0 , inst|inst2|46~0, MyCPU, 1
instance = comp, \inst|inst2|46~1 , inst|inst2|46~1, MyCPU, 1
instance = comp, \inst|inst2|78~1 , inst|inst2|78~1, MyCPU, 1
instance = comp, \inst7|inst|18 , inst7|inst|18, MyCPU, 1
instance = comp, \inst|inst2|47~0 , inst|inst2|47~0, MyCPU, 1
instance = comp, \inst|inst2|47~1 , inst|inst2|47~1, MyCPU, 1
instance = comp, \inst96|WideNor35~1 , inst96|WideNor35~1, MyCPU, 1
instance = comp, \inst|inst14|WideOr3~4 , inst|inst14|WideOr3~4, MyCPU, 1
instance = comp, \inst96|ORC , inst96|ORC, MyCPU, 1
instance = comp, \inst|inst14|WideOr3~3 , inst|inst14|WideOr3~3, MyCPU, 1
instance = comp, \inst|inst2|43 , inst|inst2|43, MyCPU, 1
instance = comp, \inst|inst2|75~0 , inst|inst2|75~0, MyCPU, 1
instance = comp, \inst|inst2|82 , inst|inst2|82, MyCPU, 1
instance = comp, \inst4|inst|69~2 , inst4|inst|69~2, MyCPU, 1
instance = comp, \inst4|inst|69~4 , inst4|inst|69~4, MyCPU, 1
instance = comp, \inst4|inst|69~5 , inst4|inst|69~5, MyCPU, 1
instance = comp, \inst4|inst|69~6 , inst4|inst|69~6, MyCPU, 1
instance = comp, \inst15|inst2|17 , inst15|inst2|17, MyCPU, 1
instance = comp, \inst15|inst11|10~1 , inst15|inst11|10~1, MyCPU, 1
instance = comp, \inst15|inst11|6~1 , inst15|inst11|6~1, MyCPU, 1
instance = comp, \inst24|inst|Add0~32 , inst24|inst|Add0~32, MyCPU, 1
instance = comp, \inst24|inst|Add0~34 , inst24|inst|Add0~34, MyCPU, 1
instance = comp, \inst24|inst|Add0~36 , inst24|inst|Add0~36, MyCPU, 1
instance = comp, \inst24|inst|Add0~38 , inst24|inst|Add0~38, MyCPU, 1
instance = comp, \inst24|inst|Add0~42 , inst24|inst|Add0~42, MyCPU, 1
instance = comp, \inst24|inst|Add0~44 , inst24|inst|Add0~44, MyCPU, 1
instance = comp, \inst24|inst|Add0~46 , inst24|inst|Add0~46, MyCPU, 1
instance = comp, \inst24|inst|Add0~50 , inst24|inst|Add0~50, MyCPU, 1
instance = comp, \inst24|inst|Add0~52 , inst24|inst|Add0~52, MyCPU, 1
instance = comp, \inst24|inst|Add0~54 , inst24|inst|Add0~54, MyCPU, 1
instance = comp, \inst24|inst|Add0~56 , inst24|inst|Add0~56, MyCPU, 1
instance = comp, \inst24|inst|Add0~61 , inst24|inst|Add0~61, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1 , inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1, MyCPU, 1
instance = comp, \inst24|inst|Dout[0]~14 , inst24|inst|Dout[0]~14, MyCPU, 1
instance = comp, \inst15|inst2|18 , inst15|inst2|18, MyCPU, 1
instance = comp, \inst24|inst|Add0~74 , inst24|inst|Add0~74, MyCPU, 1
instance = comp, \inst24|inst|Add0~73 , inst24|inst|Add0~73, MyCPU, 1
instance = comp, \inst24|inst|Add0~72 , inst24|inst|Add0~72, MyCPU, 1
instance = comp, \inst4|inst|71~5 , inst4|inst|71~5, MyCPU, 1
instance = comp, \inst15|inst2|15~feeder , inst15|inst2|15~feeder, MyCPU, 1
instance = comp, \inst15|inst2|15 , inst15|inst2|15, MyCPU, 1
instance = comp, \inst24|inst|Add0~71 , inst24|inst|Add0~71, MyCPU, 1
instance = comp, \inst15|inst2|14 , inst15|inst2|14, MyCPU, 1
instance = comp, \inst24|inst|Add0~70 , inst24|inst|Add0~70, MyCPU, 1
instance = comp, \inst24|inst|Add0~69 , inst24|inst|Add0~69, MyCPU, 1
instance = comp, \inst24|inst|Add0~68 , inst24|inst|Add0~68, MyCPU, 1
instance = comp, \inst24|inst|Add0~67 , inst24|inst|Add0~67, MyCPU, 1
instance = comp, \inst24|inst|Add0~66 , inst24|inst|Add0~66, MyCPU, 1
instance = comp, \inst15|inst33|17 , inst15|inst33|17, MyCPU, 1
instance = comp, \inst24|inst|Add0~65 , inst24|inst|Add0~65, MyCPU, 1
instance = comp, \inst24|inst|Add0~64 , inst24|inst|Add0~64, MyCPU, 1
instance = comp, \inst24|inst|Add0~63 , inst24|inst|Add0~63, MyCPU, 1
instance = comp, \inst15|inst33|14 , inst15|inst33|14, MyCPU, 1
instance = comp, \inst24|inst|Add0~62 , inst24|inst|Add0~62, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a16 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a16, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2 , inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a24 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a24, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|address_reg_a[0] , inst24|inst2|sram|ram_block|auto_generated|address_reg_a[0], MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a[0] , inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a[0], MyCPU, 1
instance = comp, \inst24|inst|Add0~58 , inst24|inst|Add0~58, MyCPU, 1
instance = comp, \inst24|inst|Add0~60 , inst24|inst|Add0~60, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|address_reg_a[1] , inst24|inst2|sram|ram_block|auto_generated|address_reg_a[1], MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a[1] , inst24|inst2|sram|ram_block|auto_generated|out_address_reg_a[1], MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0 , inst24|inst2|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~0, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a8 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a8, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~14 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~14, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~15 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[0]~15, MyCPU, 1
instance = comp, \inst24|inst5|inst1|67~1 , inst24|inst5|inst1|67~1, MyCPU, 1
instance = comp, \inst24|inst5|inst1|67~2 , inst24|inst5|inst1|67~2, MyCPU, 1
instance = comp, \inst24|inst|Dout[8]~15 , inst24|inst|Dout[8]~15, MyCPU, 1
instance = comp, \inst15|inst11|36~1 , inst15|inst11|36~1, MyCPU, 1
instance = comp, \inst15|inst11|31~1 , inst15|inst11|31~1, MyCPU, 1
instance = comp, \inst15|inst11|26~1 , inst15|inst11|26~1, MyCPU, 1
instance = comp, \inst15|inst12|10~1 , inst15|inst12|10~1, MyCPU, 1
instance = comp, \inst15|inst12|31~1 , inst15|inst12|31~1, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a8 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a8, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1 , inst24|inst1|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a0 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a0, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~14 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~14, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2 , inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~2, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a24 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a24, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~15 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[0]~15, MyCPU, 1
instance = comp, \inst24|inst5|inst|67~1 , inst24|inst5|inst|67~1, MyCPU, 1
instance = comp, \inst24|inst5|inst|67~2 , inst24|inst5|inst|67~2, MyCPU, 1
instance = comp, \inst14|inst|1~0 , inst14|inst|1~0, MyCPU, 1
instance = comp, \inst14|inst2|19 , inst14|inst2|19, MyCPU, 1
instance = comp, \inst11|inst13 , inst11|inst13, MyCPU, 1
instance = comp, \inst17|Decoder1~7 , inst17|Decoder1~7, MyCPU, 1
instance = comp, \inst17|R[8]~8 , inst17|R[8]~8, MyCPU, 1
instance = comp, \inst17|Decoder0~7 , inst17|Decoder0~7, MyCPU, 1
instance = comp, \inst17|R[8]~9 , inst17|R[8]~9, MyCPU, 1
instance = comp, \inst17|R[4]~13 , inst17|R[4]~13, MyCPU, 1
instance = comp, \inst17|R[4]~16 , inst17|R[4]~16, MyCPU, 1
instance = comp, \inst11|inst10 , inst11|inst10, MyCPU, 1
instance = comp, \inst17|Decoder0~13 , inst17|Decoder0~13, MyCPU, 1
instance = comp, \inst11|inst12 , inst11|inst12, MyCPU, 1
instance = comp, \inst17|R[0]~23 , inst17|R[0]~23, MyCPU, 1
instance = comp, \inst17|R[0]~24 , inst17|R[0]~24, MyCPU, 1
instance = comp, \inst17|R[0]~25 , inst17|R[0]~25, MyCPU, 1
instance = comp, \inst17|Decoder0~12 , inst17|Decoder0~12, MyCPU, 1
instance = comp, \inst17|Decoder1~12 , inst17|Decoder1~12, MyCPU, 1
instance = comp, \inst17|R[1]~22 , inst17|R[1]~22, MyCPU, 1
instance = comp, \inst17|Decoder1~10 , inst17|Decoder1~10, MyCPU, 1
instance = comp, \inst17|Decoder0~10 , inst17|Decoder0~10, MyCPU, 1
instance = comp, \inst17|R[5]~12 , inst17|R[5]~12, MyCPU, 1
instance = comp, \inst2|Equal4~0 , inst2|Equal4~0, MyCPU, 1
instance = comp, \inst2|Equal2~0 , inst2|Equal2~0, MyCPU, 1
instance = comp, \inst2|Rout[13]~6 , inst2|Rout[13]~6, MyCPU, 1
instance = comp, \inst2|Equal2~1 , inst2|Equal2~1, MyCPU, 1
instance = comp, \inst2|Reg_SI[0] , inst2|Reg_SI[0], MyCPU, 1
instance = comp, \inst17|R[2]~18 , inst17|R[2]~18, MyCPU, 1
instance = comp, \inst17|Beat , inst17|Beat, MyCPU, 1
instance = comp, \inst17|R[2]~19 , inst17|R[2]~19, MyCPU, 1
instance = comp, \inst17|R[2]~20 , inst17|R[2]~20, MyCPU, 1
instance = comp, \inst17|R[2]~21 , inst17|R[2]~21, MyCPU, 1
instance = comp, \inst2|Equal3~0 , inst2|Equal3~0, MyCPU, 1
instance = comp, \inst2|Rout[7]~94 , inst2|Rout[7]~94, MyCPU, 1
instance = comp, \inst2|Rout~155 , inst2|Rout~155, MyCPU, 1
instance = comp, \inst2|Reg_BP[0] , inst2|Reg_BP[0], MyCPU, 1
instance = comp, \inst2|Rout~156 , inst2|Rout~156, MyCPU, 1
instance = comp, \inst17|Decoder0~5 , inst17|Decoder0~5, MyCPU, 1
instance = comp, \inst17|Decoder1~5 , inst17|Decoder1~5, MyCPU, 1
instance = comp, \inst17|R[10]~5 , inst17|R[10]~5, MyCPU, 1
instance = comp, \inst17|Decoder1~2 , inst17|Decoder1~2, MyCPU, 1
instance = comp, \inst17|Decoder0~2 , inst17|Decoder0~2, MyCPU, 1
instance = comp, \inst17|R[13]~2 , inst17|R[13]~2, MyCPU, 1
instance = comp, \inst17|Decoder0~3 , inst17|Decoder0~3, MyCPU, 1
instance = comp, \inst17|Decoder1~3 , inst17|Decoder1~3, MyCPU, 1
instance = comp, \inst17|R[12]~3 , inst17|R[12]~3, MyCPU, 1
instance = comp, \inst2|Equal5~1 , inst2|Equal5~1, MyCPU, 1
instance = comp, \inst17|Decoder0~0 , inst17|Decoder0~0, MyCPU, 1
instance = comp, \inst17|Decoder1~0 , inst17|Decoder1~0, MyCPU, 1
instance = comp, \inst17|R[15]~0 , inst17|R[15]~0, MyCPU, 1
instance = comp, \inst2|Equal5~2 , inst2|Equal5~2, MyCPU, 1
instance = comp, \inst2|Equal10~1 , inst2|Equal10~1, MyCPU, 1
instance = comp, \inst2|Equal5~0 , inst2|Equal5~0, MyCPU, 1
instance = comp, \inst2|Equal5~4 , inst2|Equal5~4, MyCPU, 1
instance = comp, \inst2|Equal13~4 , inst2|Equal13~4, MyCPU, 1
instance = comp, \inst2|Rout[7]~84 , inst2|Rout[7]~84, MyCPU, 1
instance = comp, \inst2|Equal6~0 , inst2|Equal6~0, MyCPU, 1
instance = comp, \inst2|Equal6~1 , inst2|Equal6~1, MyCPU, 1
instance = comp, \inst2|Rout[7]~83 , inst2|Rout[7]~83, MyCPU, 1
instance = comp, \inst2|Rout[7]~85 , inst2|Rout[7]~85, MyCPU, 1
instance = comp, \inst2|Rout[7]~88 , inst2|Rout[7]~88, MyCPU, 1
instance = comp, \inst2|Equal9~0 , inst2|Equal9~0, MyCPU, 1
instance = comp, \inst2|Equal4~1 , inst2|Equal4~1, MyCPU, 1
instance = comp, \inst2|Reg_SP[0] , inst2|Reg_SP[0], MyCPU, 1
instance = comp, \inst2|Reg_CX~49 , inst2|Reg_CX~49, MyCPU, 1
instance = comp, \inst2|Reg_CX[0] , inst2|Reg_CX[0], MyCPU, 1
instance = comp, \inst2|Rout~150 , inst2|Rout~150, MyCPU, 1
instance = comp, \inst2|Rout[7]~89 , inst2|Rout[7]~89, MyCPU, 1
instance = comp, \inst2|Equal15~0 , inst2|Equal15~0, MyCPU, 1
instance = comp, \inst2|Equal7~0 , inst2|Equal7~0, MyCPU, 1
instance = comp, \inst2|Rout[7]~82 , inst2|Rout[7]~82, MyCPU, 1
instance = comp, \inst2|Rout[7]~90 , inst2|Rout[7]~90, MyCPU, 1
instance = comp, \inst96|W_B~15 , inst96|W_B~15, MyCPU, 1
instance = comp, \inst2|Reg_BX[15]~16 , inst2|Reg_BX[15]~16, MyCPU, 1
instance = comp, \inst2|Reg_BX~37 , inst2|Reg_BX~37, MyCPU, 1
instance = comp, \inst2|Reg_BX[1]~18 , inst2|Reg_BX[1]~18, MyCPU, 1
instance = comp, \inst2|Equal16~0 , inst2|Equal16~0, MyCPU, 1
instance = comp, \inst2|WideOr2~1 , inst2|WideOr2~1, MyCPU, 1
instance = comp, \inst2|WideOr2~2 , inst2|WideOr2~2, MyCPU, 1
instance = comp, \inst2|WideOr2~3 , inst2|WideOr2~3, MyCPU, 1
instance = comp, \inst2|Reg_AX[15]~34 , inst2|Reg_AX[15]~34, MyCPU, 1
instance = comp, \inst2|WideOr2~4 , inst2|WideOr2~4, MyCPU, 1
instance = comp, \inst2|WideOr2~5 , inst2|WideOr2~5, MyCPU, 1
instance = comp, \inst2|Reg_BX[1]~19 , inst2|Reg_BX[1]~19, MyCPU, 1
instance = comp, \inst2|Reg_BX[0] , inst2|Reg_BX[0], MyCPU, 1
instance = comp, \inst2|Rout~151 , inst2|Rout~151, MyCPU, 1
instance = comp, \inst2|Rout~152 , inst2|Rout~152, MyCPU, 1
instance = comp, \inst2|Rout~157 , inst2|Rout~157, MyCPU, 1
instance = comp, \inst2|Rout[0] , inst2|Rout[0], MyCPU, 1
instance = comp, \inst4|inst|67~1 , inst4|inst|67~1, MyCPU, 1
instance = comp, \inst13|inst|sub|75~0 , inst13|inst|sub|75~0, MyCPU, 1
instance = comp, \inst13|inst|sub|9 , inst13|inst|sub|9, MyCPU, 1
instance = comp, \inst9|inst|19 , inst9|inst|19, MyCPU, 1
instance = comp, \inst4|inst|67~2 , inst4|inst|67~2, MyCPU, 1
instance = comp, \inst4|inst|67~3 , inst4|inst|67~3, MyCPU, 1
instance = comp, \inst4|inst|67~4 , inst4|inst|67~4, MyCPU, 1
instance = comp, \inst4|inst|67~5 , inst4|inst|67~5, MyCPU, 1
instance = comp, \inst11|inst14 , inst11|inst14, MyCPU, 1
instance = comp, \inst17|Decoder1~1 , inst17|Decoder1~1, MyCPU, 1
instance = comp, \inst17|Decoder0~1 , inst17|Decoder0~1, MyCPU, 1
instance = comp, \inst17|R[14]~1 , inst17|R[14]~1, MyCPU, 1
instance = comp, \inst2|Equal14~0 , inst2|Equal14~0, MyCPU, 1
instance = comp, \inst2|WideOr2~0 , inst2|WideOr2~0, MyCPU, 1
instance = comp, \inst2|WideNor2 , inst2|WideNor2, MyCPU, 1
instance = comp, \inst2|WideOr9~0 , inst2|WideOr9~0, MyCPU, 1
instance = comp, \inst2|WideOr9~1 , inst2|WideOr9~1, MyCPU, 1
instance = comp, \inst2|Equal8~0 , inst2|Equal8~0, MyCPU, 1
instance = comp, \inst2|Equal11~0 , inst2|Equal11~0, MyCPU, 1
instance = comp, \inst2|Equal11~1 , inst2|Equal11~1, MyCPU, 1
instance = comp, \inst2|WideOr9~2 , inst2|WideOr9~2, MyCPU, 1
instance = comp, \inst2|Rout[7]~81 , inst2|Rout[7]~81, MyCPU, 1
instance = comp, \inst2|Rout[7]~87 , inst2|Rout[7]~87, MyCPU, 1
instance = comp, \inst2|Reg_BP[1] , inst2|Reg_BP[1], MyCPU, 1
instance = comp, \inst4|inst1|68~5 , inst4|inst1|68~5, MyCPU, 1
instance = comp, \inst2|Reg_BX~35 , inst2|Reg_BX~35, MyCPU, 1
instance = comp, \inst2|Reg_BX[15]~22 , inst2|Reg_BX[15]~22, MyCPU, 1
instance = comp, \inst2|Reg_BX[15]~23 , inst2|Reg_BX[15]~23, MyCPU, 1
instance = comp, \inst2|Reg_BX[9] , inst2|Reg_BX[9], MyCPU, 1
instance = comp, \inst2|Rout[7]~95 , inst2|Rout[7]~95, MyCPU, 1
instance = comp, \inst2|Rout[7]~96 , inst2|Rout[7]~96, MyCPU, 1
instance = comp, \inst2|Reg_DX[3]~32 , inst2|Reg_DX[3]~32, MyCPU, 1
instance = comp, \inst2|Reg_DX~49 , inst2|Reg_DX~49, MyCPU, 1
instance = comp, \inst2|WideOr4~0 , inst2|WideOr4~0, MyCPU, 1
instance = comp, \inst2|WideOr4~1 , inst2|WideOr4~1, MyCPU, 1
instance = comp, \inst2|Reg_DX[8]~34 , inst2|Reg_DX[8]~34, MyCPU, 1
instance = comp, \inst2|Reg_DX[9] , inst2|Reg_DX[9], MyCPU, 1
instance = comp, \inst2|Reg_CX~47 , inst2|Reg_CX~47, MyCPU, 1
instance = comp, \inst2|Reg_CX[12]~32 , inst2|Reg_CX[12]~32, MyCPU, 1
instance = comp, \inst2|WideOr1~0 , inst2|WideOr1~0, MyCPU, 1
instance = comp, \inst2|Reg_CX[12]~33 , inst2|Reg_CX[12]~33, MyCPU, 1
instance = comp, \inst2|Reg_CX[9] , inst2|Reg_CX[9], MyCPU, 1
instance = comp, \inst2|Rout~145 , inst2|Rout~145, MyCPU, 1
instance = comp, \inst2|Rout~146 , inst2|Rout~146, MyCPU, 1
instance = comp, \inst2|Reg_SI[1] , inst2|Reg_SI[1], MyCPU, 1
instance = comp, \inst2|Rout~147 , inst2|Rout~147, MyCPU, 1
instance = comp, \inst2|Rout~148 , inst2|Rout~148, MyCPU, 1
instance = comp, \inst2|Rout~149 , inst2|Rout~149, MyCPU, 1
instance = comp, \inst2|Rout[1] , inst2|Rout[1], MyCPU, 1
instance = comp, \inst24|inst|Dout[1]~12 , inst24|inst|Dout[1]~12, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a9 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a9, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1 , inst24|inst2|sram|ram_block|auto_generated|decode3|w_anode223w[2]~1, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a1 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a1, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a17 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a17, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~12 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~12, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~13 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[1]~13, MyCPU, 1
instance = comp, \inst24|inst5|inst1|68~1 , inst24|inst5|inst1|68~1, MyCPU, 1
instance = comp, \inst24|inst5|inst1|68~2 , inst24|inst5|inst1|68~2, MyCPU, 1
instance = comp, \inst24|inst|Dout[9]~13 , inst24|inst|Dout[9]~13, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a25 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a25, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a9 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a9, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1 , inst24|inst1|sram|ram_block|auto_generated|rden_decode|w_anode275w[2]~1, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a17 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a17, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a1 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a1, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~12 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~12, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~13 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[1]~13, MyCPU, 1
instance = comp, \inst24|inst5|inst|68~1 , inst24|inst5|inst|68~1, MyCPU, 1
instance = comp, \inst24|inst5|inst|68~2 , inst24|inst5|inst|68~2, MyCPU, 1
instance = comp, \inst14|inst|6~0 , inst14|inst|6~0, MyCPU, 1
instance = comp, \inst14|inst2|18 , inst14|inst2|18, MyCPU, 1
instance = comp, \inst4|inst|68~1 , inst4|inst|68~1, MyCPU, 1
instance = comp, \inst|inst2|44 , inst|inst2|44, MyCPU, 1
instance = comp, \inst|inst6|31~0 , inst|inst6|31~0, MyCPU, 1
instance = comp, \inst|inst6|31~1 , inst|inst6|31~1, MyCPU, 1
instance = comp, \inst4|inst|68~4 , inst4|inst|68~4, MyCPU, 1
instance = comp, \inst4|inst|68~5 , inst4|inst|68~5, MyCPU, 1
instance = comp, \inst6|inst|18 , inst6|inst|18, MyCPU, 1
instance = comp, \inst6|inst|19 , inst6|inst|19, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le4a[9] , inst|inst4|lpm_mult_component|auto_generated|le4a[9], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le4a[1] , inst|inst4|lpm_mult_component|auto_generated|le4a[1], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le4a[0] , inst|inst4|lpm_mult_component|auto_generated|le4a[0], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~0 , inst|inst4|lpm_mult_component|auto_generated|op_5~0, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~4 , inst|inst4|lpm_mult_component|auto_generated|op_5~4, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~6 , inst|inst4|lpm_mult_component|auto_generated|op_5~6, MyCPU, 1
instance = comp, \inst|inst6|26~0 , inst|inst6|26~0, MyCPU, 1
instance = comp, \inst16|inst|16 , inst16|inst|16, MyCPU, 1
instance = comp, \inst2|Reg_SI[3] , inst2|Reg_SI[3], MyCPU, 1
instance = comp, \inst2|Reg_AX~48 , inst2|Reg_AX~48, MyCPU, 1
instance = comp, \inst2|Reg_AX[15]~37 , inst2|Reg_AX[15]~37, MyCPU, 1
instance = comp, \inst2|Reg_AX[11] , inst2|Reg_AX[11], MyCPU, 1
instance = comp, \inst7|inst1|17 , inst7|inst1|17, MyCPU, 1
instance = comp, \inst6|inst1|17 , inst6|inst1|17, MyCPU, 1
instance = comp, \inst|inst|78~4 , inst|inst|78~4, MyCPU, 1
instance = comp, \inst|inst|78~9 , inst|inst|78~9, MyCPU, 1
instance = comp, \inst|inst|45~1 , inst|inst|45~1, MyCPU, 1
instance = comp, \inst|inst19 , inst|inst19, MyCPU, 1
instance = comp, \inst6|inst|15~feeder , inst6|inst|15~feeder, MyCPU, 1
instance = comp, \inst6|inst|15 , inst6|inst|15, MyCPU, 1
instance = comp, \inst|inst1|43 , inst|inst1|43, MyCPU, 1
instance = comp, \inst7|inst|13 , inst7|inst|13, MyCPU, 1
instance = comp, \inst|inst1|45 , inst|inst1|45, MyCPU, 1
instance = comp, \inst|inst1|44 , inst|inst1|44, MyCPU, 1
instance = comp, \inst6|inst|13 , inst6|inst|13, MyCPU, 1
instance = comp, \inst|inst1|48~0 , inst|inst1|48~0, MyCPU, 1
instance = comp, \inst|inst1|78~2 , inst|inst1|78~2, MyCPU, 1
instance = comp, \inst|inst1|78~0 , inst|inst1|78~0, MyCPU, 1
instance = comp, \inst|inst1|78~3 , inst|inst1|78~3, MyCPU, 1
instance = comp, \inst|inst1|46~0 , inst|inst1|46~0, MyCPU, 1
instance = comp, \inst|inst2|51 , inst|inst2|51, MyCPU, 1
instance = comp, \inst|inst2|52~0 , inst|inst2|52~0, MyCPU, 1
instance = comp, \inst|inst2|78~0 , inst|inst2|78~0, MyCPU, 1
instance = comp, \inst|inst2|45~0 , inst|inst2|45~0, MyCPU, 1
instance = comp, \inst|inst2|78~3 , inst|inst2|78~3, MyCPU, 1
instance = comp, \inst|inst2|78~4 , inst|inst2|78~4, MyCPU, 1
instance = comp, \inst|inst2|78~2 , inst|inst2|78~2, MyCPU, 1
instance = comp, \inst|inst1|78~1 , inst|inst1|78~1, MyCPU, 1
instance = comp, \inst|inst|78~6 , inst|inst|78~6, MyCPU, 1
instance = comp, \inst|inst|75~0 , inst|inst|75~0, MyCPU, 1
instance = comp, \inst|inst|74~0 , inst|inst|74~0, MyCPU, 1
instance = comp, \inst7|inst|15 , inst7|inst|15, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1 , inst|inst4|lpm_mult_component|auto_generated|cs1a[1]~1, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le5a[9] , inst|inst4|lpm_mult_component|auto_generated|le5a[9], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1 , inst|inst4|lpm_mult_component|auto_generated|cs2a[2]~1, MyCPU, 1
instance = comp, \inst6|inst|12 , inst6|inst|12, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le5a[7] , inst|inst4|lpm_mult_component|auto_generated|le5a[7], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le4a[8] , inst|inst4|lpm_mult_component|auto_generated|le4a[8], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le5a[5] , inst|inst4|lpm_mult_component|auto_generated|le5a[5], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2 , inst|inst4|lpm_mult_component|auto_generated|cs2a[1]~2, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le4a[6] , inst|inst4|lpm_mult_component|auto_generated|le4a[6], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le4a[5] , inst|inst4|lpm_mult_component|auto_generated|le4a[5], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~2 , inst|inst4|lpm_mult_component|auto_generated|add20_result[1]~2, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4 , inst|inst4|lpm_mult_component|auto_generated|add20_result[2]~4, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~6 , inst|inst4|lpm_mult_component|auto_generated|add20_result[3]~6, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8 , inst|inst4|lpm_mult_component|auto_generated|add20_result[4]~8, MyCPU, 1
instance = comp, \inst7|inst|12 , inst7|inst|12, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le7a[0] , inst|inst4|lpm_mult_component|auto_generated|le7a[0], MyCPU, 1
instance = comp, \inst7|inst|14 , inst7|inst|14, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0 , inst|inst4|lpm_mult_component|auto_generated|cs2a[3]~0, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le6a[0] , inst|inst4|lpm_mult_component|auto_generated|le6a[0], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le5a[1] , inst|inst4|lpm_mult_component|auto_generated|le5a[1], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le4a[2] , inst|inst4|lpm_mult_component|auto_generated|le4a[2], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_1~6 , inst|inst4|lpm_mult_component|auto_generated|op_1~6, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_1~8 , inst|inst4|lpm_mult_component|auto_generated|op_1~8, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_1~10 , inst|inst4|lpm_mult_component|auto_generated|op_1~10, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_1~12 , inst|inst4|lpm_mult_component|auto_generated|op_1~12, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_1~14 , inst|inst4|lpm_mult_component|auto_generated|op_1~14, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_1~18 , inst|inst4|lpm_mult_component|auto_generated|op_1~18, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3 , inst|inst4|lpm_mult_component|auto_generated|cs1a[3]~3, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le6a[4] , inst|inst4|lpm_mult_component|auto_generated|le6a[4], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le6a[2] , inst|inst4|lpm_mult_component|auto_generated|le6a[2], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le6a[1] , inst|inst4|lpm_mult_component|auto_generated|le6a[1], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le4a[4] , inst|inst4|lpm_mult_component|auto_generated|le4a[4], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le3a[5] , inst|inst4|lpm_mult_component|auto_generated|le3a[5], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le3a[4] , inst|inst4|lpm_mult_component|auto_generated|le3a[4], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_2~0 , inst|inst4|lpm_mult_component|auto_generated|op_2~0, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_2~12 , inst|inst4|lpm_mult_component|auto_generated|op_2~12, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~8 , inst|inst4|lpm_mult_component|auto_generated|op_5~8, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~10 , inst|inst4|lpm_mult_component|auto_generated|op_5~10, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~12 , inst|inst4|lpm_mult_component|auto_generated|op_5~12, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~14 , inst|inst4|lpm_mult_component|auto_generated|op_5~14, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~16 , inst|inst4|lpm_mult_component|auto_generated|op_5~16, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~18 , inst|inst4|lpm_mult_component|auto_generated|op_5~18, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~20 , inst|inst4|lpm_mult_component|auto_generated|op_5~20, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~22 , inst|inst4|lpm_mult_component|auto_generated|op_5~22, MyCPU, 1
instance = comp, \inst|inst5|26~0 , inst|inst5|26~0, MyCPU, 1
instance = comp, \inst4|inst1|70~6 , inst4|inst1|70~6, MyCPU, 1
instance = comp, \inst2|Reg_DX~36 , inst2|Reg_DX~36, MyCPU, 1
instance = comp, \inst2|Reg_DX[11] , inst2|Reg_DX[11], MyCPU, 1
instance = comp, \inst2|Reg_CX~35 , inst2|Reg_CX~35, MyCPU, 1
instance = comp, \inst2|Reg_CX[11] , inst2|Reg_CX[11], MyCPU, 1
instance = comp, \inst2|Rout~129 , inst2|Rout~129, MyCPU, 1
instance = comp, \inst2|Rout~130 , inst2|Rout~130, MyCPU, 1
instance = comp, \inst2|Rout~131 , inst2|Rout~131, MyCPU, 1
instance = comp, \inst2|Reg_BP[3] , inst2|Reg_BP[3], MyCPU, 1
instance = comp, \inst2|Reg_DI[3]~feeder , inst2|Reg_DI[3]~feeder, MyCPU, 1
instance = comp, \inst2|Reg_DI[3] , inst2|Reg_DI[3], MyCPU, 1
instance = comp, \inst2|Rout~132 , inst2|Rout~132, MyCPU, 1
instance = comp, \inst2|Rout~133 , inst2|Rout~133, MyCPU, 1
instance = comp, \inst2|Rout[3] , inst2|Rout[3], MyCPU, 1
instance = comp, \inst15|inst11|1~1 , inst15|inst11|1~1, MyCPU, 1
instance = comp, \inst14|inst1|11~0 , inst14|inst1|11~0, MyCPU, 1
instance = comp, \inst14|inst33|16 , inst14|inst33|16, MyCPU, 1
instance = comp, \inst24|inst5|inst1|70~1 , inst24|inst5|inst1|70~1, MyCPU, 1
instance = comp, \inst24|inst5|inst1|70~2 , inst24|inst5|inst1|70~2, MyCPU, 1
instance = comp, \inst24|inst|Dout[3]~8 , inst24|inst|Dout[3]~8, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a11 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a11, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a3 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a3, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a19 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a19, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~8 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~8, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~9 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[3]~9, MyCPU, 1
instance = comp, \inst24|inst5|inst|70~1 , inst24|inst5|inst|70~1, MyCPU, 1
instance = comp, \inst24|inst5|inst|70~2 , inst24|inst5|inst|70~2, MyCPU, 1
instance = comp, \inst14|inst|11~0 , inst14|inst|11~0, MyCPU, 1
instance = comp, \inst14|inst2|16 , inst14|inst2|16, MyCPU, 1
instance = comp, \inst4|inst|70~1 , inst4|inst|70~1, MyCPU, 1
instance = comp, \inst4|inst|70~4 , inst4|inst|70~4, MyCPU, 1
instance = comp, \inst4|inst|70~6 , inst4|inst|70~6, MyCPU, 1
instance = comp, \inst11|inst11 , inst11|inst11, MyCPU, 1
instance = comp, \inst17|Decoder0~6 , inst17|Decoder0~6, MyCPU, 1
instance = comp, \inst17|Decoder1~6 , inst17|Decoder1~6, MyCPU, 1
instance = comp, \inst17|R[9]~6 , inst17|R[9]~6, MyCPU, 1
instance = comp, \inst17|Decoder1~4 , inst17|Decoder1~4, MyCPU, 1
instance = comp, \inst17|Decoder0~4 , inst17|Decoder0~4, MyCPU, 1
instance = comp, \inst17|R[11]~4 , inst17|R[11]~4, MyCPU, 1
instance = comp, \inst2|Equal12~0 , inst2|Equal12~0, MyCPU, 1
instance = comp, \inst2|Equal1~0 , inst2|Equal1~0, MyCPU, 1
instance = comp, \inst2|Equal10~2 , inst2|Equal10~2, MyCPU, 1
instance = comp, \inst2|Reg_CX[1]~29 , inst2|Reg_CX[1]~29, MyCPU, 1
instance = comp, \inst2|Reg_CX[1]~30 , inst2|Reg_CX[1]~30, MyCPU, 1
instance = comp, \inst2|Reg_CX[5] , inst2|Reg_CX[5], MyCPU, 1
instance = comp, \inst2|Reg_BX~26 , inst2|Reg_BX~26, MyCPU, 1
instance = comp, \inst2|Reg_BX[5] , inst2|Reg_BX[5], MyCPU, 1
instance = comp, \inst2|Reg_SP[5] , inst2|Reg_SP[5], MyCPU, 1
instance = comp, \inst2|Reg_DX~42 , inst2|Reg_DX~42, MyCPU, 1
instance = comp, \inst2|Reg_DX[3]~31 , inst2|Reg_DX[3]~31, MyCPU, 1
instance = comp, \inst2|Reg_DX[3]~38 , inst2|Reg_DX[3]~38, MyCPU, 1
instance = comp, \inst2|Reg_DX[5] , inst2|Reg_DX[5], MyCPU, 1
instance = comp, \inst2|Rout~110 , inst2|Rout~110, MyCPU, 1
instance = comp, \inst2|Rout~111 , inst2|Rout~111, MyCPU, 1
instance = comp, \inst2|Reg_AX~44 , inst2|Reg_AX~44, MyCPU, 1
instance = comp, \inst2|WideOr3 , inst2|WideOr3, MyCPU, 1
instance = comp, \inst2|Reg_AX[4]~40 , inst2|Reg_AX[4]~40, MyCPU, 1
instance = comp, \inst2|Reg_AX[5] , inst2|Reg_AX[5], MyCPU, 1
instance = comp, \inst2|Rout~112 , inst2|Rout~112, MyCPU, 1
instance = comp, \inst2|Reg_DI[5]~feeder , inst2|Reg_DI[5]~feeder, MyCPU, 1
instance = comp, \inst2|Reg_DI[5] , inst2|Reg_DI[5], MyCPU, 1
instance = comp, \inst2|Reg_BP[5] , inst2|Reg_BP[5], MyCPU, 1
instance = comp, \inst2|Reg_AX~45 , inst2|Reg_AX~45, MyCPU, 1
instance = comp, \inst2|Reg_AX[13] , inst2|Reg_AX[13], MyCPU, 1
instance = comp, \inst2|Reg_CX~41 , inst2|Reg_CX~41, MyCPU, 1
instance = comp, \inst2|Reg_CX[13] , inst2|Reg_CX[13], MyCPU, 1
instance = comp, \inst2|Reg_DX~43 , inst2|Reg_DX~43, MyCPU, 1
instance = comp, \inst2|Reg_DX[13] , inst2|Reg_DX[13], MyCPU, 1
instance = comp, \inst2|Rout~113 , inst2|Rout~113, MyCPU, 1
instance = comp, \inst2|Rout~114 , inst2|Rout~114, MyCPU, 1
instance = comp, \inst2|Reg_SI[5] , inst2|Reg_SI[5], MyCPU, 1
instance = comp, \inst2|Rout~115 , inst2|Rout~115, MyCPU, 1
instance = comp, \inst2|Rout~116 , inst2|Rout~116, MyCPU, 1
instance = comp, \inst2|Rout~117 , inst2|Rout~117, MyCPU, 1
instance = comp, \inst2|Rout[5] , inst2|Rout[5], MyCPU, 1
instance = comp, \inst24|inst|Dout[5]~4 , inst24|inst|Dout[5]~4, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a29 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a29, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a21 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a21, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a5 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a5, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~4 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~4, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~5 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[5]~5, MyCPU, 1
instance = comp, \inst24|inst5|inst1|72~1 , inst24|inst5|inst1|72~1, MyCPU, 1
instance = comp, \inst24|inst5|inst1|72~2 , inst24|inst5|inst1|72~2, MyCPU, 1
instance = comp, \inst24|inst|Dout[13]~5 , inst24|inst|Dout[13]~5, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a13 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a13, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a29 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a29, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~5 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[5]~5, MyCPU, 1
instance = comp, \inst24|inst5|inst|72~1 , inst24|inst5|inst|72~1, MyCPU, 1
instance = comp, \inst24|inst5|inst|72~2 , inst24|inst5|inst|72~2, MyCPU, 1
instance = comp, \inst14|inst|31~0 , inst14|inst|31~0, MyCPU, 1
instance = comp, \inst14|inst2|14 , inst14|inst2|14, MyCPU, 1
instance = comp, \inst4|inst|72~1 , inst4|inst|72~1, MyCPU, 1
instance = comp, \inst16|inst|14 , inst16|inst|14, MyCPU, 1
instance = comp, \inst13|inst|sub|109~0 , inst13|inst|sub|109~0, MyCPU, 1
instance = comp, \inst13|inst|sub|110 , inst13|inst|sub|110, MyCPU, 1
instance = comp, \inst13|inst|sub|92~0 , inst13|inst|sub|92~0, MyCPU, 1
instance = comp, \inst13|inst|sub|87 , inst13|inst|sub|87, MyCPU, 1
instance = comp, \inst13|inst1|sub|89~0 , inst13|inst1|sub|89~0, MyCPU, 1
instance = comp, \inst13|inst1|sub|89~1 , inst13|inst1|sub|89~1, MyCPU, 1
instance = comp, \inst13|inst1|sub|92~0 , inst13|inst1|sub|92~0, MyCPU, 1
instance = comp, \inst13|inst1|sub|87 , inst13|inst1|sub|87, MyCPU, 1
instance = comp, \inst9|inst|14 , inst9|inst|14, MyCPU, 1
instance = comp, \inst4|inst|72~2 , inst4|inst|72~2, MyCPU, 1
instance = comp, \inst4|inst|72~3 , inst4|inst|72~3, MyCPU, 1
instance = comp, \inst4|inst|72~4 , inst4|inst|72~4, MyCPU, 1
instance = comp, \inst4|inst|72~6 , inst4|inst|72~6, MyCPU, 1
instance = comp, \inst6|inst|14 , inst6|inst|14, MyCPU, 1
instance = comp, \inst|inst1|47~0 , inst|inst1|47~0, MyCPU, 1
instance = comp, \inst|inst1|74~0 , inst|inst1|74~0, MyCPU, 1
instance = comp, \inst|inst1|75~0 , inst|inst1|75~0, MyCPU, 1
instance = comp, \inst|inst6|10~0 , inst|inst6|10~0, MyCPU, 1
instance = comp, \inst|inst6|10~1 , inst|inst6|10~1, MyCPU, 1
instance = comp, \inst16|inst|13 , inst16|inst|13, MyCPU, 1
instance = comp, \inst13|inst1|sub|75~0 , inst13|inst1|sub|75~0, MyCPU, 1
instance = comp, \inst13|inst1|sub|9 , inst13|inst1|sub|9, MyCPU, 1
instance = comp, \inst13|inst1|sub|97 , inst13|inst1|sub|97, MyCPU, 1
instance = comp, \inst13|inst1|sub|102~0 , inst13|inst1|sub|102~0, MyCPU, 1
instance = comp, \inst13|inst1|sub|99 , inst13|inst1|sub|99, MyCPU, 1
instance = comp, \inst9|inst|13 , inst9|inst|13, MyCPU, 1
instance = comp, \inst4|inst|73~2 , inst4|inst|73~2, MyCPU, 1
instance = comp, \inst4|inst|73~3 , inst4|inst|73~3, MyCPU, 1
instance = comp, \inst4|inst|73~4 , inst4|inst|73~4, MyCPU, 1
instance = comp, \inst4|inst|73~6 , inst4|inst|73~6, MyCPU, 1
instance = comp, \inst11|inst8 , inst11|inst8, MyCPU, 1
instance = comp, \inst11|inst7~feeder , inst11|inst7~feeder, MyCPU, 1
instance = comp, \inst11|inst7 , inst11|inst7, MyCPU, 1
instance = comp, \inst17|always0~0 , inst17|always0~0, MyCPU, 1
instance = comp, \inst17|Decoder0~8 , inst17|Decoder0~8, MyCPU, 1
instance = comp, \inst17|Decoder1~8 , inst17|Decoder1~8, MyCPU, 1
instance = comp, \inst17|R[7]~10 , inst17|R[7]~10, MyCPU, 1
instance = comp, \inst2|Equal12~1 , inst2|Equal12~1, MyCPU, 1
instance = comp, \inst2|Equal12~2 , inst2|Equal12~2, MyCPU, 1
instance = comp, \inst2|Rout[13]~16 , inst2|Rout[13]~16, MyCPU, 1
instance = comp, \inst2|Equal9~2 , inst2|Equal9~2, MyCPU, 1
instance = comp, \inst2|Rout[13]~14 , inst2|Rout[13]~14, MyCPU, 1
instance = comp, \inst2|Rout[13]~15 , inst2|Rout[13]~15, MyCPU, 1
instance = comp, \inst2|Rout[13]~22 , inst2|Rout[13]~22, MyCPU, 1
instance = comp, \inst2|Reg_DX~50 , inst2|Reg_DX~50, MyCPU, 1
instance = comp, \inst2|Reg_DX[8] , inst2|Reg_DX[8], MyCPU, 1
instance = comp, \inst2|Reg_CX~48 , inst2|Reg_CX~48, MyCPU, 1
instance = comp, \inst2|Reg_CX[8] , inst2|Reg_CX[8], MyCPU, 1
instance = comp, \inst2|Reg_SP[8] , inst2|Reg_SP[8], MyCPU, 1
instance = comp, \inst2|Rout[13]~12 , inst2|Rout[13]~12, MyCPU, 1
instance = comp, \inst2|Rout[13]~13 , inst2|Rout[13]~13, MyCPU, 1
instance = comp, \inst2|Rout~73 , inst2|Rout~73, MyCPU, 1
instance = comp, \inst2|Reg_BX[15]~20 , inst2|Reg_BX[15]~20, MyCPU, 1
instance = comp, \inst2|Reg_BX~36 , inst2|Reg_BX~36, MyCPU, 1
instance = comp, \inst2|Reg_BX[8] , inst2|Reg_BX[8], MyCPU, 1
instance = comp, \inst2|Rout~74 , inst2|Rout~74, MyCPU, 1
instance = comp, \inst2|Reg_AX[4]~36 , inst2|Reg_AX[4]~36, MyCPU, 1
instance = comp, \inst2|Reg_AX~54 , inst2|Reg_AX~54, MyCPU, 1
instance = comp, \inst2|Reg_AX[8] , inst2|Reg_AX[8], MyCPU, 1
instance = comp, \inst2|Rout~80 , inst2|Rout~80, MyCPU, 1
instance = comp, \inst2|Rout[8] , inst2|Rout[8], MyCPU, 1
instance = comp, \inst14|inst1|1~0 , inst14|inst1|1~0, MyCPU, 1
instance = comp, \inst14|inst33|19 , inst14|inst33|19, MyCPU, 1
instance = comp, \inst4|inst1|67~1 , inst4|inst1|67~1, MyCPU, 1
instance = comp, \inst4|inst1|67~4 , inst4|inst1|67~4, MyCPU, 1
instance = comp, \inst4|inst1|67~5 , inst4|inst1|67~5, MyCPU, 1
instance = comp, \inst7|inst1|19 , inst7|inst1|19, MyCPU, 1
instance = comp, \inst|inst|43~1 , inst|inst|43~1, MyCPU, 1
instance = comp, \inst|inst|43~0 , inst|inst|43~0, MyCPU, 1
instance = comp, \inst|inst|43~2 , inst|inst|43~2, MyCPU, 1
instance = comp, \inst|inst|46~2 , inst|inst|46~2, MyCPU, 1
instance = comp, \inst|inst|78~10 , inst|inst|78~10, MyCPU, 1
instance = comp, \inst|inst|81~0 , inst|inst|81~0, MyCPU, 1
instance = comp, \inst|inst5|31~0 , inst|inst5|31~0, MyCPU, 1
instance = comp, \inst4|inst1|68~6 , inst4|inst1|68~6, MyCPU, 1
instance = comp, \inst11|inst5 , inst11|inst5, MyCPU, 1
instance = comp, \inst17|always0~1 , inst17|always0~1, MyCPU, 1
instance = comp, \inst17|Decoder0~9 , inst17|Decoder0~9, MyCPU, 1
instance = comp, \inst17|Decoder1~9 , inst17|Decoder1~9, MyCPU, 1
instance = comp, \inst17|R[6]~11 , inst17|R[6]~11, MyCPU, 1
instance = comp, \inst2|Equal1~1 , inst2|Equal1~1, MyCPU, 1
instance = comp, \inst2|Equal1~2 , inst2|Equal1~2, MyCPU, 1
instance = comp, \inst2|Reg_DI[7] , inst2|Reg_DI[7], MyCPU, 1
instance = comp, \inst2|Reg_SI[7]~feeder , inst2|Reg_SI[7]~feeder, MyCPU, 1
instance = comp, \inst2|Reg_SI[7] , inst2|Reg_SI[7], MyCPU, 1
instance = comp, \inst2|Reg_AX~41 , inst2|Reg_AX~41, MyCPU, 1
instance = comp, \inst2|Reg_AX[15] , inst2|Reg_AX[15], MyCPU, 1
instance = comp, \inst2|Reg_BX~21 , inst2|Reg_BX~21, MyCPU, 1
instance = comp, \inst2|Reg_BX[15] , inst2|Reg_BX[15], MyCPU, 1
instance = comp, \inst2|Reg_CX~37 , inst2|Reg_CX~37, MyCPU, 1
instance = comp, \inst2|Reg_CX[15] , inst2|Reg_CX[15], MyCPU, 1
instance = comp, \inst2|Reg_DX~39 , inst2|Reg_DX~39, MyCPU, 1
instance = comp, \inst2|Reg_DX[15] , inst2|Reg_DX[15], MyCPU, 1
instance = comp, \inst2|Rout~97 , inst2|Rout~97, MyCPU, 1
instance = comp, \inst2|Rout~98 , inst2|Rout~98, MyCPU, 1
instance = comp, \inst2|Rout~99 , inst2|Rout~99, MyCPU, 1
instance = comp, \inst2|Rout~100 , inst2|Rout~100, MyCPU, 1
instance = comp, \inst2|Rout~101 , inst2|Rout~101, MyCPU, 1
instance = comp, \inst2|Rout[7] , inst2|Rout[7], MyCPU, 1
instance = comp, \inst4|inst|74~1 , inst4|inst|74~1, MyCPU, 1
instance = comp, \inst4|inst|74~4 , inst4|inst|74~4, MyCPU, 1
instance = comp, \inst4|inst|74~6 , inst4|inst|74~6, MyCPU, 1
instance = comp, \inst13|inst1|sub|107 , inst13|inst1|sub|107, MyCPU, 1
instance = comp, \inst13|inst1|sub|109~0 , inst13|inst1|sub|109~0, MyCPU, 1
instance = comp, \inst13|inst1|sub|110 , inst13|inst1|sub|110, MyCPU, 1
instance = comp, \inst13|inst1|sub|104~0 , inst13|inst1|sub|104~0, MyCPU, 1
instance = comp, \inst13|inst2|sub|90 , inst13|inst2|sub|90, MyCPU, 1
instance = comp, \inst13|inst2|sub|92~0 , inst13|inst2|sub|92~0, MyCPU, 1
instance = comp, \inst13|inst2|sub|87 , inst13|inst2|sub|87, MyCPU, 1
instance = comp, \inst13|inst2|sub|104~0 , inst13|inst2|sub|104~0, MyCPU, 1
instance = comp, \inst13|inst2|sub|109~0 , inst13|inst2|sub|109~0, MyCPU, 1
instance = comp, \inst13|inst2|sub|110 , inst13|inst2|sub|110, MyCPU, 1
instance = comp, \inst13|inst3|sub|78 , inst13|inst3|sub|78, MyCPU, 1
instance = comp, \inst13|inst3|sub|75~0 , inst13|inst3|sub|75~0, MyCPU, 1
instance = comp, \inst13|inst3|sub|9 , inst13|inst3|sub|9, MyCPU, 1
instance = comp, \inst4|inst1|71~3 , inst4|inst1|71~3, MyCPU, 1
instance = comp, \inst2|Rout[13]~18 , inst2|Rout[13]~18, MyCPU, 1
instance = comp, \inst2|Rout[13]~19 , inst2|Rout[13]~19, MyCPU, 1
instance = comp, \inst2|Reg_SP[12] , inst2|Reg_SP[12], MyCPU, 1
instance = comp, \inst2|Reg_DX~45 , inst2|Reg_DX~45, MyCPU, 1
instance = comp, \inst2|Reg_DX[4] , inst2|Reg_DX[4], MyCPU, 1
instance = comp, \inst2|Reg_BX~31 , inst2|Reg_BX~31, MyCPU, 1
instance = comp, \inst2|Reg_BX[4] , inst2|Reg_BX[4], MyCPU, 1
instance = comp, \inst2|Rout~119 , inst2|Rout~119, MyCPU, 1
instance = comp, \inst2|Rout~120 , inst2|Rout~120, MyCPU, 1
instance = comp, \inst2|Reg_SI[4] , inst2|Reg_SI[4], MyCPU, 1
instance = comp, \inst2|Rout~123 , inst2|Rout~123, MyCPU, 1
instance = comp, \inst2|Reg_BP[4] , inst2|Reg_BP[4], MyCPU, 1
instance = comp, \inst2|Rout~124 , inst2|Rout~124, MyCPU, 1
instance = comp, \inst2|Reg_AX[4]~35 , inst2|Reg_AX[4]~35, MyCPU, 1
instance = comp, \inst2|Reg_AX~46 , inst2|Reg_AX~46, MyCPU, 1
instance = comp, \inst2|Reg_AX[4] , inst2|Reg_AX[4], MyCPU, 1
instance = comp, \inst2|Rout~125 , inst2|Rout~125, MyCPU, 1
instance = comp, \inst2|Rout[4] , inst2|Rout[4], MyCPU, 1
instance = comp, \inst24|inst5|inst1|71~1 , inst24|inst5|inst1|71~1, MyCPU, 1
instance = comp, \inst14|inst1|36~0 , inst14|inst1|36~0, MyCPU, 1
instance = comp, \inst14|inst33|15 , inst14|inst33|15, MyCPU, 1
instance = comp, \inst24|inst5|inst1|71~2 , inst24|inst5|inst1|71~2, MyCPU, 1
instance = comp, \inst24|inst|Dout[4]~6 , inst24|inst|Dout[4]~6, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a12 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a12, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~6 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~6, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a28 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a28, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~7 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[4]~7, MyCPU, 1
instance = comp, \inst24|inst5|inst|71~1 , inst24|inst5|inst|71~1, MyCPU, 1
instance = comp, \inst24|inst5|inst|71~2 , inst24|inst5|inst|71~2, MyCPU, 1
instance = comp, \inst14|inst|36~0 , inst14|inst|36~0, MyCPU, 1
instance = comp, \inst14|inst2|15 , inst14|inst2|15, MyCPU, 1
instance = comp, \inst4|inst|71~3 , inst4|inst|71~3, MyCPU, 1
instance = comp, \inst|inst6|1~0 , inst|inst6|1~0, MyCPU, 1
instance = comp, \inst|inst6|1~1 , inst|inst6|1~1, MyCPU, 1
instance = comp, \inst16|inst|15 , inst16|inst|15, MyCPU, 1
instance = comp, \inst16|inst2|36~0 , inst16|inst2|36~0, MyCPU, 1
instance = comp, \inst9|inst|15 , inst9|inst|15, MyCPU, 1
instance = comp, \inst4|inst|71~1 , inst4|inst|71~1, MyCPU, 1
instance = comp, \inst4|inst|71~2 , inst4|inst|71~2, MyCPU, 1
instance = comp, \inst4|inst|71~4 , inst4|inst|71~4, MyCPU, 1
instance = comp, \inst2|Reg_CX~42 , inst2|Reg_CX~42, MyCPU, 1
instance = comp, \inst2|Reg_CX[12] , inst2|Reg_CX[12], MyCPU, 1
instance = comp, \inst2|Rout~41 , inst2|Rout~41, MyCPU, 1
instance = comp, \inst2|Reg_BX~30 , inst2|Reg_BX~30, MyCPU, 1
instance = comp, \inst2|Reg_BX[12] , inst2|Reg_BX[12], MyCPU, 1
instance = comp, \inst2|Rout~42 , inst2|Rout~42, MyCPU, 1
instance = comp, \inst2|Reg_AX~47 , inst2|Reg_AX~47, MyCPU, 1
instance = comp, \inst2|Reg_AX[12] , inst2|Reg_AX[12], MyCPU, 1
instance = comp, \inst2|Rout~48 , inst2|Rout~48, MyCPU, 1
instance = comp, \inst2|Rout[12] , inst2|Rout[12], MyCPU, 1
instance = comp, \inst4|inst1|71~1 , inst4|inst1|71~1, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_1~20 , inst|inst4|lpm_mult_component|auto_generated|op_1~20, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~24 , inst|inst4|lpm_mult_component|auto_generated|op_5~24, MyCPU, 1
instance = comp, \inst|inst5|1~0 , inst|inst5|1~0, MyCPU, 1
instance = comp, \inst7|inst1|15 , inst7|inst1|15, MyCPU, 1
instance = comp, \inst|inst3|43~0 , inst|inst3|43~0, MyCPU, 1
instance = comp, \inst|inst3|43~1 , inst|inst3|43~1, MyCPU, 1
instance = comp, \inst7|inst1|16 , inst7|inst1|16, MyCPU, 1
instance = comp, \inst|inst|78~0 , inst|inst|78~0, MyCPU, 1
instance = comp, \inst|inst14|WideOr3~2 , inst|inst14|WideOr3~2, MyCPU, 1
instance = comp, \inst|inst|45~0 , inst|inst|45~0, MyCPU, 1
instance = comp, \inst|inst|78~1 , inst|inst|78~1, MyCPU, 1
instance = comp, \inst|inst|51~0 , inst|inst|51~0, MyCPU, 1
instance = comp, \inst6|inst1|16~feeder , inst6|inst1|16~feeder, MyCPU, 1
instance = comp, \inst6|inst1|16 , inst6|inst1|16, MyCPU, 1
instance = comp, \inst|inst|78~2 , inst|inst|78~2, MyCPU, 1
instance = comp, \inst|inst|78~7 , inst|inst|78~7, MyCPU, 1
instance = comp, \inst|inst|78~8 , inst|inst|78~8, MyCPU, 1
instance = comp, \inst|inst5|1~1 , inst|inst5|1~1, MyCPU, 1
instance = comp, \inst|inst5|1~2 , inst|inst5|1~2, MyCPU, 1
instance = comp, \inst4|inst1|71~4 , inst4|inst1|71~4, MyCPU, 1
instance = comp, \inst4|inst1|71~5 , inst4|inst1|71~5, MyCPU, 1
instance = comp, \inst11|inst3 , inst11|inst3, MyCPU, 1
instance = comp, \inst96|WideNor40~0 , inst96|WideNor40~0, MyCPU, 1
instance = comp, \inst96|WideNor44 , inst96|WideNor44, MyCPU, 1
instance = comp, \inst96|WideNor39 , inst96|WideNor39, MyCPU, 1
instance = comp, \inst96|WideNor45~0 , inst96|WideNor45~0, MyCPU, 1
instance = comp, \inst96|WideNor49 , inst96|WideNor49, MyCPU, 1
instance = comp, \inst96|IMUL~2 , inst96|IMUL~2, MyCPU, 1
instance = comp, \inst96|IMUL~4 , inst96|IMUL~4, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le5a[8] , inst|inst4|lpm_mult_component|auto_generated|le5a[8], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_2~18 , inst|inst4|lpm_mult_component|auto_generated|op_2~18, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_2~22 , inst|inst4|lpm_mult_component|auto_generated|op_2~22, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le6a[8] , inst|inst4|lpm_mult_component|auto_generated|le6a[8], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le6a[7] , inst|inst4|lpm_mult_component|auto_generated|le6a[7], MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~26 , inst|inst4|lpm_mult_component|auto_generated|op_5~26, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~28 , inst|inst4|lpm_mult_component|auto_generated|op_5~28, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|op_5~30 , inst|inst4|lpm_mult_component|auto_generated|op_5~30, MyCPU, 1
instance = comp, \inst7|inst1|12 , inst7|inst1|12, MyCPU, 1
instance = comp, \inst6|inst1|12 , inst6|inst1|12, MyCPU, 1
instance = comp, \inst|inst3|52~0 , inst|inst3|52~0, MyCPU, 1
instance = comp, \inst|inst3|51~0 , inst|inst3|51~0, MyCPU, 1
instance = comp, \inst|inst3|77~0 , inst|inst3|77~0, MyCPU, 1
instance = comp, \inst|inst5|11~0 , inst|inst5|11~0, MyCPU, 1
instance = comp, \inst4|inst1|74~8 , inst4|inst1|74~8, MyCPU, 1
instance = comp, \inst11|insta , inst11|insta, MyCPU, 1
instance = comp, \inst96|Equal11~0 , inst96|Equal11~0, MyCPU, 1
instance = comp, \inst96|Equal11~1 , inst96|Equal11~1, MyCPU, 1
instance = comp, \inst96|WideOr5~2 , inst96|WideOr5~2, MyCPU, 1
instance = comp, \inst96|WideNor19 , inst96|WideNor19, MyCPU, 1
instance = comp, \inst96|WideNor9~0 , inst96|WideNor9~0, MyCPU, 1
instance = comp, \inst96|WideNor9~2 , inst96|WideNor9~2, MyCPU, 1
instance = comp, \inst96|WideNor10~0 , inst96|WideNor10~0, MyCPU, 1
instance = comp, \inst96|WideOr9~0 , inst96|WideOr9~0, MyCPU, 1
instance = comp, \inst96|WideOr20~1 , inst96|WideOr20~1, MyCPU, 1
instance = comp, \inst96|Set_EXC~3 , inst96|Set_EXC~3, MyCPU, 1
instance = comp, \inst96|Set_EXC~4 , inst96|Set_EXC~4, MyCPU, 1
instance = comp, \inst96|IBUS_RA~9 , inst96|IBUS_RA~9, MyCPU, 1
instance = comp, \inst96|Set_EXC~5 , inst96|Set_EXC~5, MyCPU, 1
instance = comp, \inst96|Set_EXC~6 , inst96|Set_EXC~6, MyCPU, 1
instance = comp, \inst96|Set_EXC , inst96|Set_EXC, MyCPU, 1
instance = comp, \inst12|inst2|FI~0 , inst12|inst2|FI~0, MyCPU, 1
instance = comp, \inst12|inst2|SRC~0 , inst12|inst2|SRC~0, MyCPU, 1
instance = comp, \inst12|inst2|EXC~0 , inst12|inst2|EXC~0, MyCPU, 1
instance = comp, \inst12|inst2|EXC , inst12|inst2|EXC, MyCPU, 1
instance = comp, \inst96|WideNor4~2 , inst96|WideNor4~2, MyCPU, 1
instance = comp, \inst96|WideNor2~1 , inst96|WideNor2~1, MyCPU, 1
instance = comp, \inst96|temp[15]~3 , inst96|temp[15]~3, MyCPU, 1
instance = comp, \inst96|MAR_IBUS~0 , inst96|MAR_IBUS~0, MyCPU, 1
instance = comp, \inst9|inst1|16 , inst9|inst1|16, MyCPU, 1
instance = comp, \inst4|inst1|70~2 , inst4|inst1|70~2, MyCPU, 1
instance = comp, \inst4|inst1|70~3 , inst4|inst1|70~3, MyCPU, 1
instance = comp, \inst16|inst1|16 , inst16|inst1|16, MyCPU, 1
instance = comp, \inst4|inst1|70~4 , inst4|inst1|70~4, MyCPU, 1
instance = comp, \inst4|inst1|70~5 , inst4|inst1|70~5, MyCPU, 1
instance = comp, \inst11|inst4 , inst11|inst4, MyCPU, 1
instance = comp, \inst96|Equal13~1 , inst96|Equal13~1, MyCPU, 1
instance = comp, \inst96|DECAC~2 , inst96|DECAC~2, MyCPU, 1
instance = comp, \inst96|Tplus1~7 , inst96|Tplus1~7, MyCPU, 1
instance = comp, \inst96|Tplus1~19 , inst96|Tplus1~19, MyCPU, 1
instance = comp, \inst96|Tplus1~8 , inst96|Tplus1~8, MyCPU, 1
instance = comp, \inst96|Tplus1~5 , inst96|Tplus1~5, MyCPU, 1
instance = comp, \inst96|Tplus1~6 , inst96|Tplus1~6, MyCPU, 1
instance = comp, \inst96|Tplus1~18 , inst96|Tplus1~18, MyCPU, 1
instance = comp, \inst96|always1~0 , inst96|always1~0, MyCPU, 1
instance = comp, \inst96|cnt[0] , inst96|cnt[0], MyCPU, 1
instance = comp, \inst96|PCplus1~3 , inst96|PCplus1~3, MyCPU, 1
instance = comp, \inst96|Set_SRC~1 , inst96|Set_SRC~1, MyCPU, 1
instance = comp, \inst96|Set_SRC~2 , inst96|Set_SRC~2, MyCPU, 1
instance = comp, \inst96|Set_SRC~3 , inst96|Set_SRC~3, MyCPU, 1
instance = comp, \inst96|WideNor2~0 , inst96|WideNor2~0, MyCPU, 1
instance = comp, \inst96|WideOr12~1 , inst96|WideOr12~1, MyCPU, 1
instance = comp, \inst96|WideOr20~2 , inst96|WideOr20~2, MyCPU, 1
instance = comp, \inst96|Set_SRC , inst96|Set_SRC, MyCPU, 1
instance = comp, \inst12|inst2|SRC~1 , inst12|inst2|SRC~1, MyCPU, 1
instance = comp, \inst12|inst2|SRC , inst12|inst2|SRC, MyCPU, 1
instance = comp, \inst96|WideNor7~2 , inst96|WideNor7~2, MyCPU, 1
instance = comp, \inst96|WideNor0~3 , inst96|WideNor0~3, MyCPU, 1
instance = comp, \inst96|WideNor0~4 , inst96|WideNor0~4, MyCPU, 1
instance = comp, \inst96|WideNor0 , inst96|WideNor0, MyCPU, 1
instance = comp, \inst96|WideOr14~1 , inst96|WideOr14~1, MyCPU, 1
instance = comp, \inst96|WideNor27~2 , inst96|WideNor27~2, MyCPU, 1
instance = comp, \inst96|WideNor27~3 , inst96|WideNor27~3, MyCPU, 1
instance = comp, \inst96|WideOr12~5 , inst96|WideOr12~5, MyCPU, 1
instance = comp, \inst96|WideOr12~6 , inst96|WideOr12~6, MyCPU, 1
instance = comp, \inst96|WideOr17~3 , inst96|WideOr17~3, MyCPU, 1
instance = comp, \inst96|WideNor75 , inst96|WideNor75, MyCPU, 1
instance = comp, \inst96|WideOr19~0 , inst96|WideOr19~0, MyCPU, 1
instance = comp, \inst96|WideNor62~0 , inst96|WideNor62~0, MyCPU, 1
instance = comp, \inst96|WideNor63 , inst96|WideNor63, MyCPU, 1
instance = comp, \inst96|WideOr19~1 , inst96|WideOr19~1, MyCPU, 1
instance = comp, \inst96|WideOr19~2 , inst96|WideOr19~2, MyCPU, 1
instance = comp, \inst96|Tplus1 , inst96|Tplus1, MyCPU, 1
instance = comp, \inst12|inst3|T~0 , inst12|inst3|T~0, MyCPU, 1
instance = comp, \inst12|inst3|T[0] , inst12|inst3|T[0], MyCPU, 1
instance = comp, \inst96|WideNor1 , inst96|WideNor1, MyCPU, 1
instance = comp, \inst96|WideOr20 , inst96|WideOr20, MyCPU, 1
instance = comp, \inst96|Tset0~8 , inst96|Tset0~8, MyCPU, 1
instance = comp, \inst17|D_E , inst17|D_E, MyCPU, 1
instance = comp, \inst96|Tset0~6 , inst96|Tset0~6, MyCPU, 1
instance = comp, \inst96|Tset0~7 , inst96|Tset0~7, MyCPU, 1
instance = comp, \inst96|Tset0~9 , inst96|Tset0~9, MyCPU, 1
instance = comp, \inst96|Tset0~11 , inst96|Tset0~11, MyCPU, 1
instance = comp, \inst96|Tset0~12 , inst96|Tset0~12, MyCPU, 1
instance = comp, \inst96|Tset0~18 , inst96|Tset0~18, MyCPU, 1
instance = comp, \inst96|Tset0~3 , inst96|Tset0~3, MyCPU, 1
instance = comp, \inst96|Tset0~4 , inst96|Tset0~4, MyCPU, 1
instance = comp, \inst96|Tset0~14 , inst96|Tset0~14, MyCPU, 1
instance = comp, \inst96|Tset0~15 , inst96|Tset0~15, MyCPU, 1
instance = comp, \inst96|Tset0~16 , inst96|Tset0~16, MyCPU, 1
instance = comp, \inst96|Tset0~13 , inst96|Tset0~13, MyCPU, 1
instance = comp, \inst96|Tset0~17 , inst96|Tset0~17, MyCPU, 1
instance = comp, \inst96|Tset0~20 , inst96|Tset0~20, MyCPU, 1
instance = comp, \inst96|Tset0~19 , inst96|Tset0~19, MyCPU, 1
instance = comp, \inst96|cnt~0 , inst96|cnt~0, MyCPU, 1
instance = comp, \inst96|cnt[1] , inst96|cnt[1], MyCPU, 1
instance = comp, \inst96|MDR_IBUS , inst96|MDR_IBUS, MyCPU, 1
instance = comp, \inst2|Reg_DX~40 , inst2|Reg_DX~40, MyCPU, 1
instance = comp, \inst2|Reg_DX[14] , inst2|Reg_DX[14], MyCPU, 1
instance = comp, \inst2|Reg_CX~38 , inst2|Reg_CX~38, MyCPU, 1
instance = comp, \inst2|Reg_CX[14] , inst2|Reg_CX[14], MyCPU, 1
instance = comp, \inst2|Reg_SP[14] , inst2|Reg_SP[14], MyCPU, 1
instance = comp, \inst2|Rout~25 , inst2|Rout~25, MyCPU, 1
instance = comp, \inst2|Reg_BX~24 , inst2|Reg_BX~24, MyCPU, 1
instance = comp, \inst2|Reg_BX[14] , inst2|Reg_BX[14], MyCPU, 1
instance = comp, \inst2|Rout~26 , inst2|Rout~26, MyCPU, 1
instance = comp, \inst2|Rout[13]~17 , inst2|Rout[13]~17, MyCPU, 1
instance = comp, \inst2|Rout~31 , inst2|Rout~31, MyCPU, 1
instance = comp, \inst2|Rout~32 , inst2|Rout~32, MyCPU, 1
instance = comp, \inst2|Rout[14] , inst2|Rout[14], MyCPU, 1
instance = comp, \inst14|inst|27~0 , inst14|inst|27~0, MyCPU, 1
instance = comp, \inst14|inst2|13 , inst14|inst2|13, MyCPU, 1
instance = comp, \inst24|inst|Dout[6]~2 , inst24|inst|Dout[6]~2, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a22 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a22, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a30 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a30, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a6 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a6, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~2 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~2, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~3 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[6]~3, MyCPU, 1
instance = comp, \inst24|inst5|inst|73~1 , inst24|inst5|inst|73~1, MyCPU, 1
instance = comp, \inst24|inst5|inst|73~2 , inst24|inst5|inst|73~2, MyCPU, 1
instance = comp, \inst24|inst|Dout[14]~3 , inst24|inst|Dout[14]~3, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a14 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a14, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a6 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a6, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~2 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~2, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a22 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a22, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a30 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a30, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~3 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[6]~3, MyCPU, 1
instance = comp, \inst24|inst5|inst1|73~1 , inst24|inst5|inst1|73~1, MyCPU, 1
instance = comp, \inst24|inst5|inst1|73~2 , inst24|inst5|inst1|73~2, MyCPU, 1
instance = comp, \inst14|inst1|27~0 , inst14|inst1|27~0, MyCPU, 1
instance = comp, \inst14|inst33|13 , inst14|inst33|13, MyCPU, 1
instance = comp, \inst4|inst1|73~1 , inst4|inst1|73~1, MyCPU, 1
instance = comp, \inst16|inst1|13 , inst16|inst1|13, MyCPU, 1
instance = comp, \inst4|inst1|73~4 , inst4|inst1|73~4, MyCPU, 1
instance = comp, \inst7|inst1|14 , inst7|inst1|14, MyCPU, 1
instance = comp, \inst|inst3|44~0 , inst|inst3|44~0, MyCPU, 1
instance = comp, \inst6|inst1|14 , inst6|inst1|14, MyCPU, 1
instance = comp, \inst|inst3|44~1 , inst|inst3|44~1, MyCPU, 1
instance = comp, \inst|inst3|74~0 , inst|inst3|74~0, MyCPU, 1
instance = comp, \inst|inst3|74~2 , inst|inst3|74~2, MyCPU, 1
instance = comp, \inst7|inst1|13 , inst7|inst1|13, MyCPU, 1
instance = comp, \inst|inst3|45~0 , inst|inst3|45~0, MyCPU, 1
instance = comp, \inst6|inst1|13 , inst6|inst1|13, MyCPU, 1
instance = comp, \inst|inst3|45~1 , inst|inst3|45~1, MyCPU, 1
instance = comp, \inst|inst3|74~3 , inst|inst3|74~3, MyCPU, 1
instance = comp, \inst|inst3|74~4 , inst|inst3|74~4, MyCPU, 1
instance = comp, \inst|inst5|10~0 , inst|inst5|10~0, MyCPU, 1
instance = comp, \inst|inst5|10~1 , inst|inst5|10~1, MyCPU, 1
instance = comp, \inst4|inst1|73~5 , inst4|inst1|73~5, MyCPU, 1
instance = comp, \inst11|inst1 , inst11|inst1, MyCPU, 1
instance = comp, \inst96|Equal12~1 , inst96|Equal12~1, MyCPU, 1
instance = comp, \inst96|WideOr14 , inst96|WideOr14, MyCPU, 1
instance = comp, \inst96|PC_IBUS~2 , inst96|PC_IBUS~2, MyCPU, 1
instance = comp, \inst96|PC_IBUS~3 , inst96|PC_IBUS~3, MyCPU, 1
instance = comp, \inst4|inst1|74~6 , inst4|inst1|74~6, MyCPU, 1
instance = comp, \inst4|inst1|74~7 , inst4|inst1|74~7, MyCPU, 1
instance = comp, \inst4|inst1|69~5 , inst4|inst1|69~5, MyCPU, 1
instance = comp, \inst11|inst , inst11|inst, MyCPU, 1
instance = comp, \inst96|Equal11~2 , inst96|Equal11~2, MyCPU, 1
instance = comp, \inst96|ALU_BUS~0 , inst96|ALU_BUS~0, MyCPU, 1
instance = comp, \inst96|WideNor76 , inst96|WideNor76, MyCPU, 1
instance = comp, \inst96|WideOr6~2 , inst96|WideOr6~2, MyCPU, 1
instance = comp, \inst96|WideOr4 , inst96|WideOr4, MyCPU, 1
instance = comp, \inst96|DECAC~4 , inst96|DECAC~4, MyCPU, 1
instance = comp, \inst96|ALU_BUS~1 , inst96|ALU_BUS~1, MyCPU, 1
instance = comp, \inst96|ALU_BUS , inst96|ALU_BUS, MyCPU, 1
instance = comp, \inst2|Rout[13]~2 , inst2|Rout[13]~2, MyCPU, 1
instance = comp, \inst2|Rout[13]~7 , inst2|Rout[13]~7, MyCPU, 1
instance = comp, \inst2|Rout[13]~8 , inst2|Rout[13]~8, MyCPU, 1
instance = comp, \inst2|Rout[13]~9 , inst2|Rout[13]~9, MyCPU, 1
instance = comp, \inst2|Reg_DI[13] , inst2|Reg_DI[13], MyCPU, 1
instance = comp, \inst2|Rout[13]~3 , inst2|Rout[13]~3, MyCPU, 1
instance = comp, \inst2|Rout~33 , inst2|Rout~33, MyCPU, 1
instance = comp, \inst2|Rout~34 , inst2|Rout~34, MyCPU, 1
instance = comp, \inst2|Rout~36 , inst2|Rout~36, MyCPU, 1
instance = comp, \inst2|Reg_BX~27 , inst2|Reg_BX~27, MyCPU, 1
instance = comp, \inst2|Reg_BX[13] , inst2|Reg_BX[13], MyCPU, 1
instance = comp, \inst2|Reg_SP[13] , inst2|Reg_SP[13], MyCPU, 1
instance = comp, \inst2|Rout~37 , inst2|Rout~37, MyCPU, 1
instance = comp, \inst2|Rout~38 , inst2|Rout~38, MyCPU, 1
instance = comp, \inst2|Rout~39 , inst2|Rout~39, MyCPU, 1
instance = comp, \inst2|Rout~40 , inst2|Rout~40, MyCPU, 1
instance = comp, \inst2|Rout[13] , inst2|Rout[13], MyCPU, 1
instance = comp, \inst14|inst1|31~0 , inst14|inst1|31~0, MyCPU, 1
instance = comp, \inst14|inst33|14 , inst14|inst33|14, MyCPU, 1
instance = comp, \inst4|inst1|72~1 , inst4|inst1|72~1, MyCPU, 1
instance = comp, \inst16|inst1|14 , inst16|inst1|14, MyCPU, 1
instance = comp, \inst4|inst1|72~4 , inst4|inst1|72~4, MyCPU, 1
instance = comp, \inst|inst3|79 , inst|inst3|79, MyCPU, 1
instance = comp, \inst|inst5|6~0 , inst|inst5|6~0, MyCPU, 1
instance = comp, \inst4|inst1|72~5 , inst4|inst1|72~5, MyCPU, 1
instance = comp, \inst11|inst2 , inst11|inst2, MyCPU, 1
instance = comp, \inst96|Equal2~0 , inst96|Equal2~0, MyCPU, 1
instance = comp, \inst96|Equal4~3 , inst96|Equal4~3, MyCPU, 1
instance = comp, \inst96|WideOr11 , inst96|WideOr11, MyCPU, 1
instance = comp, \inst96|SR_IBUS~0 , inst96|SR_IBUS~0, MyCPU, 1
instance = comp, \inst96|SR_IBUS~1 , inst96|SR_IBUS~1, MyCPU, 1
instance = comp, \inst16|inst1|12 , inst16|inst1|12, MyCPU, 1
instance = comp, \inst2|Reg_DI[15] , inst2|Reg_DI[15], MyCPU, 1
instance = comp, \inst2|Reg_AX~39 , inst2|Reg_AX~39, MyCPU, 1
instance = comp, \inst2|Reg_AX[7] , inst2|Reg_AX[7], MyCPU, 1
instance = comp, \inst2|Reg_DX~37 , inst2|Reg_DX~37, MyCPU, 1
instance = comp, \inst2|Reg_DX[7] , inst2|Reg_DX[7], MyCPU, 1
instance = comp, \inst2|Reg_CX~36 , inst2|Reg_CX~36, MyCPU, 1
instance = comp, \inst2|Reg_CX[7] , inst2|Reg_CX[7], MyCPU, 1
instance = comp, \inst2|Rout~4 , inst2|Rout~4, MyCPU, 1
instance = comp, \inst2|Rout~5 , inst2|Rout~5, MyCPU, 1
instance = comp, \inst2|Rout~11 , inst2|Rout~11, MyCPU, 1
instance = comp, \inst2|Rout~23 , inst2|Rout~23, MyCPU, 1
instance = comp, \inst2|Rout~24 , inst2|Rout~24, MyCPU, 1
instance = comp, \inst2|Rout[15] , inst2|Rout[15], MyCPU, 1
instance = comp, \inst14|inst1|26~0 , inst14|inst1|26~0, MyCPU, 1
instance = comp, \inst14|inst33|12 , inst14|inst33|12, MyCPU, 1
instance = comp, \inst4|inst1|74~1 , inst4|inst1|74~1, MyCPU, 1
instance = comp, \inst4|inst1|74~4 , inst4|inst1|74~4, MyCPU, 1
instance = comp, \inst4|inst1|74~9 , inst4|inst1|74~9, MyCPU, 1
instance = comp, \inst4|inst1|73~6 , inst4|inst1|73~6, MyCPU, 1
instance = comp, \inst4|inst1|72~6 , inst4|inst1|72~6, MyCPU, 1
instance = comp, \inst24|inst5|inst|69~1 , inst24|inst5|inst|69~1, MyCPU, 1
instance = comp, \inst24|inst5|inst|69~2 , inst24|inst5|inst|69~2, MyCPU, 1
instance = comp, \inst24|inst|Dout[2]~10 , inst24|inst|Dout[2]~10, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a18 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a18, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a26 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a26, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a10 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a10, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a2 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a2, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~10 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~10, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~11 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[2]~11, MyCPU, 1
instance = comp, \inst24|inst5|inst1|69~1 , inst24|inst5|inst1|69~1, MyCPU, 1
instance = comp, \inst24|inst5|inst1|69~2 , inst24|inst5|inst1|69~2, MyCPU, 1
instance = comp, \inst14|inst1|10~0 , inst14|inst1|10~0, MyCPU, 1
instance = comp, \inst14|inst33|17 , inst14|inst33|17, MyCPU, 1
instance = comp, \inst2|Reg_SI[10] , inst2|Reg_SI[10], MyCPU, 1
instance = comp, \inst2|Reg_BP[10]~feeder , inst2|Reg_BP[10]~feeder, MyCPU, 1
instance = comp, \inst2|Reg_BP[10] , inst2|Reg_BP[10], MyCPU, 1
instance = comp, \inst2|Rout~61 , inst2|Rout~61, MyCPU, 1
instance = comp, \inst2|Reg_DI[10] , inst2|Reg_DI[10], MyCPU, 1
instance = comp, \inst2|Reg_CX~45 , inst2|Reg_CX~45, MyCPU, 1
instance = comp, \inst2|Reg_CX[2] , inst2|Reg_CX[2], MyCPU, 1
instance = comp, \inst2|Reg_BX~33 , inst2|Reg_BX~33, MyCPU, 1
instance = comp, \inst2|Reg_BX[2] , inst2|Reg_BX[2], MyCPU, 1
instance = comp, \inst2|Rout~59 , inst2|Rout~59, MyCPU, 1
instance = comp, \inst2|Rout~60 , inst2|Rout~60, MyCPU, 1
instance = comp, \inst2|Rout~62 , inst2|Rout~62, MyCPU, 1
instance = comp, \inst2|Rout~63 , inst2|Rout~63, MyCPU, 1
instance = comp, \inst2|Reg_DX~46 , inst2|Reg_DX~46, MyCPU, 1
instance = comp, \inst2|Reg_DX[10] , inst2|Reg_DX[10], MyCPU, 1
instance = comp, \inst2|Reg_CX~44 , inst2|Reg_CX~44, MyCPU, 1
instance = comp, \inst2|Reg_CX[10] , inst2|Reg_CX[10], MyCPU, 1
instance = comp, \inst2|Reg_SP[10]~feeder , inst2|Reg_SP[10]~feeder, MyCPU, 1
instance = comp, \inst2|Reg_SP[10] , inst2|Reg_SP[10], MyCPU, 1
instance = comp, \inst2|Rout~57 , inst2|Rout~57, MyCPU, 1
instance = comp, \inst2|Reg_BX~32 , inst2|Reg_BX~32, MyCPU, 1
instance = comp, \inst2|Reg_BX[10] , inst2|Reg_BX[10], MyCPU, 1
instance = comp, \inst2|Rout~58 , inst2|Rout~58, MyCPU, 1
instance = comp, \inst2|Reg_AX~50 , inst2|Reg_AX~50, MyCPU, 1
instance = comp, \inst2|Reg_AX[10] , inst2|Reg_AX[10], MyCPU, 1
instance = comp, \inst2|Rout~64 , inst2|Rout~64, MyCPU, 1
instance = comp, \inst2|Rout[10] , inst2|Rout[10], MyCPU, 1
instance = comp, \inst4|inst1|69~1 , inst4|inst1|69~1, MyCPU, 1
instance = comp, \inst|inst5|27~0 , inst|inst5|27~0, MyCPU, 1
instance = comp, \inst13|inst2|sub|97 , inst13|inst2|sub|97, MyCPU, 1
instance = comp, \inst13|inst2|sub|102~0 , inst13|inst2|sub|102~0, MyCPU, 1
instance = comp, \inst13|inst2|sub|99 , inst13|inst2|sub|99, MyCPU, 1
instance = comp, \inst9|inst1|17 , inst9|inst1|17, MyCPU, 1
instance = comp, \inst4|inst1|69~2 , inst4|inst1|69~2, MyCPU, 1
instance = comp, \inst4|inst1|69~3 , inst4|inst1|69~3, MyCPU, 1
instance = comp, \inst4|inst1|69~4 , inst4|inst1|69~4, MyCPU, 1
instance = comp, \inst|inst4|lpm_mult_component|auto_generated|le7a[7] , inst|inst4|lpm_mult_component|auto_generated|le7a[7], MyCPU, 1
instance = comp, \inst|inst1|52~1 , inst|inst1|52~1, MyCPU, 1
instance = comp, \inst|inst1|51 , inst|inst1|51, MyCPU, 1
instance = comp, \inst|inst1|77~0 , inst|inst1|77~0, MyCPU, 1
instance = comp, \inst|inst6|11~0 , inst|inst6|11~0, MyCPU, 1
instance = comp, \inst4|inst|74~5 , inst4|inst|74~5, MyCPU, 1
instance = comp, \inst4|inst|73~5 , inst4|inst|73~5, MyCPU, 1
instance = comp, \inst|inst1|81 , inst|inst1|81, MyCPU, 1
instance = comp, \inst|inst6|6~0 , inst|inst6|6~0, MyCPU, 1
instance = comp, \inst4|inst|72~5 , inst4|inst|72~5, MyCPU, 1
instance = comp, \inst4|inst|70~5 , inst4|inst|70~5, MyCPU, 1
instance = comp, \inst24|inst|Dout[15]~1 , inst24|inst|Dout[15]~1, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a31 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a31, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a7 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a7, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|ram_block1a23 , inst24|inst1|sram|ram_block|auto_generated|ram_block1a23, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~0 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~0, MyCPU, 1
instance = comp, \inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~1 , inst24|inst1|sram|ram_block|auto_generated|mux2|result_node[7]~1, MyCPU, 1
instance = comp, \inst24|inst5|inst|74~1 , inst24|inst5|inst|74~1, MyCPU, 1
instance = comp, \inst24|inst5|inst|74~2 , inst24|inst5|inst|74~2, MyCPU, 1
instance = comp, \inst24|inst|Dout[7]~0 , inst24|inst|Dout[7]~0, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a15 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a15, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a31 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a31, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|ram_block1a7 , inst24|inst2|sram|ram_block|auto_generated|ram_block1a7, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~0 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~0, MyCPU, 1
instance = comp, \inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~1 , inst24|inst2|sram|ram_block|auto_generated|mux2|result_node[7]~1, MyCPU, 1
instance = comp, \inst24|inst5|inst1|74~3 , inst24|inst5|inst1|74~3, MyCPU, 1
instance = comp, \inst24|inst5|inst1|74~4 , inst24|inst5|inst1|74~4, MyCPU, 1
instance = comp, \inst96|IBUS_IR~0 , inst96|IBUS_IR~0, MyCPU, 1
instance = comp, \inst96|IBUS_IR , inst96|IBUS_IR, MyCPU, 1
instance = comp, \inst96|Tplus1~4 , inst96|Tplus1~4, MyCPU, 1
instance = comp, \inst96|IBUS_RA~4 , inst96|IBUS_RA~4, MyCPU, 1
instance = comp, \inst96|IBUS_RA~7 , inst96|IBUS_RA~7, MyCPU, 1
instance = comp, \inst96|IBUS_RA~2 , inst96|IBUS_RA~2, MyCPU, 1
instance = comp, \inst96|IBUS_RA~3 , inst96|IBUS_RA~3, MyCPU, 1
instance = comp, \inst96|WideOr11~0 , inst96|WideOr11~0, MyCPU, 1
instance = comp, \inst96|WideOr11~2 , inst96|WideOr11~2, MyCPU, 1
instance = comp, \inst96|WideOr2~0 , inst96|WideOr2~0, MyCPU, 1
instance = comp, \inst96|WideOr2 , inst96|WideOr2, MyCPU, 1
instance = comp, \inst96|IBUS_RA , inst96|IBUS_RA, MyCPU, 1
instance = comp, \inst96|WideOr3 , inst96|WideOr3, MyCPU, 1
instance = comp, \inst96|IBUS_RB~2 , inst96|IBUS_RB~2, MyCPU, 1
instance = comp, \inst96|IBUS_RB~3 , inst96|IBUS_RB~3, MyCPU, 1
instance = comp, \inst96|IBUS_RB , inst96|IBUS_RB, MyCPU, 1
instance = comp, \inst96|BUS_MDR~1 , inst96|BUS_MDR~1, MyCPU, 1
instance = comp, \inst96|BUS_MDR~2 , inst96|BUS_MDR~2, MyCPU, 1
instance = comp, \inst96|WideOr17 , inst96|WideOr17, MyCPU, 1
instance = comp, \inst96|BUS_MDR , inst96|BUS_MDR, MyCPU, 1
instance = comp, \inst96|MWR , inst96|MWR, MyCPU, 1
instance = comp, \inst96|WideOr14~2 , inst96|WideOr14~2, MyCPU, 1
instance = comp, \inst96|WideOr15 , inst96|WideOr15, MyCPU, 1
instance = comp, \inst96|IBUS_MAR~1 , inst96|IBUS_MAR~1, MyCPU, 1
instance = comp, \inst96|IBUS_MAR~3 , inst96|IBUS_MAR~3, MyCPU, 1
instance = comp, \inst96|IBUS_MAR~4 , inst96|IBUS_MAR~4, MyCPU, 1
instance = comp, \inst96|IBUS_MAR~5 , inst96|IBUS_MAR~5, MyCPU, 1
instance = comp, \inst96|IBUS_MAR , inst96|IBUS_MAR, MyCPU, 1
instance = comp, \inst96|WideOr5~7 , inst96|WideOr5~7, MyCPU, 1
instance = comp, \inst96|WideOr5~5 , inst96|WideOr5~5, MyCPU, 1
instance = comp, \inst96|WideOr5~6 , inst96|WideOr5~6, MyCPU, 1
instance = comp, \inst96|WideOr10 , inst96|WideOr10, MyCPU, 1
instance = comp, \inst96|IBUS_SR~1 , inst96|IBUS_SR~1, MyCPU, 1
instance = comp, \inst96|IBUS_SR~0 , inst96|IBUS_SR~0, MyCPU, 1
instance = comp, \inst96|IBUS_SR , inst96|IBUS_SR, MyCPU, 1
instance = comp, \inst96|WideNor76~0 , inst96|WideNor76~0, MyCPU, 1
instance = comp, \inst96|WideOr5~3 , inst96|WideOr5~3, MyCPU, 1
instance = comp, \inst96|WideNor74 , inst96|WideNor74, MyCPU, 1
instance = comp, \inst96|WideOr5~4 , inst96|WideOr5~4, MyCPU, 1
instance = comp, \inst96|WideOr5 , inst96|WideOr5, MyCPU, 1
instance = comp, \inst96|RE~3 , inst96|RE~3, MyCPU, 1
instance = comp, \inst96|RE~4 , inst96|RE~4, MyCPU, 1
instance = comp, \inst96|RE~5 , inst96|RE~5, MyCPU, 1
instance = comp, \inst96|RE , inst96|RE, MyCPU, 1
instance = comp, \inst96|WideOr6 , inst96|WideOr6, MyCPU, 1
instance = comp, \inst96|WE~4 , inst96|WE~4, MyCPU, 1
instance = comp, \inst96|WE , inst96|WE, MyCPU, 1
instance = comp, \inst17|Decoder0~11 , inst17|Decoder0~11, MyCPU, 1
instance = comp, \inst17|Decoder1~11 , inst17|Decoder1~11, MyCPU, 1
instance = comp, \inst17|R[3]~17 , inst17|R[3]~17, MyCPU, 1
instance = comp, \inst96|WideOr8 , inst96|WideOr8, MyCPU, 1
instance = comp, \inst96|IBUS_RBL~1 , inst96|IBUS_RBL~1, MyCPU, 1
instance = comp, \inst96|Set_EXC~0 , inst96|Set_EXC~0, MyCPU, 1
instance = comp, \inst96|IBUS_RBL~0 , inst96|IBUS_RBL~0, MyCPU, 1
instance = comp, \inst96|IBUS_RBL~2 , inst96|IBUS_RBL~2, MyCPU, 1
instance = comp, \inst96|IBUS_RBL , inst96|IBUS_RBL, MyCPU, 1
instance = comp, \inst96|IBUS_PC~8 , inst96|IBUS_PC~8, MyCPU, 1
instance = comp, \inst96|WideOr7~5 , inst96|WideOr7~5, MyCPU, 1
instance = comp, \inst96|WideOr12~7 , inst96|WideOr12~7, MyCPU, 1
instance = comp, \inst96|WideOr12 , inst96|WideOr12, MyCPU, 1
instance = comp, \inst96|IBUS_PC , inst96|IBUS_PC, MyCPU, 1
instance = comp, \inst24|inst|A_plus[0] , inst24|inst|A_plus[0], MyCPU, 1
instance = comp, \inst96|cnt~2 , inst96|cnt~2, MyCPU, 1
instance = comp, \inst96|cnt[3] , inst96|cnt[3], MyCPU, 1
instance = comp, \inst|inst|80~0 , inst|inst|80~0, MyCPU, 1
instance = comp, \inst|inst5|36~0 , inst|inst5|36~0, MyCPU, 1
instance = comp, \inst|inst6|27~0 , inst|inst6|27~0, MyCPU, 1
instance = comp, \inst|inst2|64 , inst|inst2|64, MyCPU, 1
instance = comp, \inst|inst2|80~0 , inst|inst2|80~0, MyCPU, 1
instance = comp, \inst|inst6|36~0 , inst|inst6|36~0, MyCPU, 1
instance = comp, \inst96|RE~clkctrl , inst96|RE~clkctrl, MyCPU, 1
instance = comp, \inst2|Reg_DI[11] , inst2|Reg_DI[11], MyCPU, 1
instance = comp, \inst2|Reg_BX~28 , inst2|Reg_BX~28, MyCPU, 1
instance = comp, \inst2|Reg_BX[3] , inst2|Reg_BX[3], MyCPU, 1
instance = comp, \inst2|Reg_CX~34 , inst2|Reg_CX~34, MyCPU, 1
instance = comp, \inst2|Reg_CX[3] , inst2|Reg_CX[3], MyCPU, 1
instance = comp, \inst2|Rout~49 , inst2|Rout~49, MyCPU, 1
instance = comp, \inst2|Rout~50 , inst2|Rout~50, MyCPU, 1
instance = comp, \inst2|Rout~52 , inst2|Rout~52, MyCPU, 1
instance = comp, \inst2|Rout~56 , inst2|Rout~56, MyCPU, 1
instance = comp, \inst2|Rout[11] , inst2|Rout[11], MyCPU, 1
instance = comp, \inst2|Reg_AX~52 , inst2|Reg_AX~52, MyCPU, 1
instance = comp, \inst2|Reg_AX[9] , inst2|Reg_AX[9], MyCPU, 1
instance = comp, \inst2|Rout~70 , inst2|Rout~70, MyCPU, 1
instance = comp, \inst2|Rout~71 , inst2|Rout~71, MyCPU, 1
instance = comp, \inst2|Rout~72 , inst2|Rout~72, MyCPU, 1
instance = comp, \inst2|Rout[9] , inst2|Rout[9], MyCPU, 1
instance = comp, \inst2|Reg_AX~42 , inst2|Reg_AX~42, MyCPU, 1
instance = comp, \inst2|Reg_AX[6] , inst2|Reg_AX[6], MyCPU, 1
instance = comp, \inst2|Reg_DI[6] , inst2|Reg_DI[6], MyCPU, 1
instance = comp, \inst2|Reg_BP[6] , inst2|Reg_BP[6], MyCPU, 1
instance = comp, \inst2|Rout~108 , inst2|Rout~108, MyCPU, 1
instance = comp, \inst2|Rout~109 , inst2|Rout~109, MyCPU, 1
instance = comp, \inst2|Rout[6] , inst2|Rout[6], MyCPU, 1
instance = comp, \inst2|Reg_AX~49 , inst2|Reg_AX~49, MyCPU, 1
instance = comp, \inst2|Reg_AX[2] , inst2|Reg_AX[2], MyCPU, 1
instance = comp, \inst2|Reg_DX~47 , inst2|Reg_DX~47, MyCPU, 1
instance = comp, \inst2|Reg_DX[2] , inst2|Reg_DX[2], MyCPU, 1
instance = comp, \inst2|Rout~135 , inst2|Rout~135, MyCPU, 1
instance = comp, \inst2|Rout~136 , inst2|Rout~136, MyCPU, 1
instance = comp, \inst2|Rout~141 , inst2|Rout~141, MyCPU, 1
instance = comp, \inst2|Rout[2] , inst2|Rout[2], MyCPU, 1
instance = comp, \inst96|IBUS_RA~clkctrl , inst96|IBUS_RA~clkctrl, MyCPU, 1
instance = comp, \inst6|inst1|15~feeder , inst6|inst1|15~feeder, MyCPU, 1
instance = comp, \inst6|inst1|15 , inst6|inst1|15, MyCPU, 1
instance = comp, \inst6|inst1|19 , inst6|inst1|19, MyCPU, 1
instance = comp, \inst96|IBUS_RB~clkctrl , inst96|IBUS_RB~clkctrl, MyCPU, 1
instance = comp, \inst7|inst1|18 , inst7|inst1|18, MyCPU, 1
instance = comp, \inst96|WideNor50~0 , inst96|WideNor50~0, MyCPU, 1
instance = comp, \inst96|WideNor54 , inst96|WideNor54, MyCPU, 1
instance = comp, \inst96|WideOr1~0 , inst96|WideOr1~0, MyCPU, 1
instance = comp, \inst96|temp[40]~4 , inst96|temp[40]~4, MyCPU, 1
