Analysis & Synthesis report for arinc_429_tx
Thu May 01 16:16:50 2014
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |arinc_429_tx|st_tx_reg
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram
 13. Parameter Settings for User Entity Instance: Top-level Entity: |arinc_429_tx
 14. Parameter Settings for User Entity Instance: LPM_XOR:parity_xor
 15. Parameter Settings for User Entity Instance: scfifo:ARINC_429_wr_fifo
 16. scfifo Parameter Settings by Entity Instance
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 01 16:16:50 2014    ;
; Quartus II Version                 ; 7.1 Build 156 04/30/2007 SJ Full Version ;
; Revision Name                      ; arinc_429_tx                             ;
; Top-level Entity Name              ; arinc_429_tx                             ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 310                                      ;
;     Total combinational functions  ; 310                                      ;
;     Dedicated logic registers      ; 210                                      ;
; Total registers                    ; 210                                      ;
; Total pins                         ; 7                                        ;
; Total virtual pins                 ; 200                                      ;
; Total memory bits                  ; 8,192                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP3C25F324C8       ;                    ;
; Top-level entity name                                                          ; arinc_429_tx       ; arinc_429_tx       ;
; Family name                                                                    ; Cyclone III        ; Stratix II         ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Use smart compilation                                                          ; Off                ; Off                ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+
; arinc_429_tx.vhd                 ; yes             ; Other                        ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd       ;
; LPM_XOR.tdf                      ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/LPM_XOR.tdf                     ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/scfifo.tdf                      ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/a_regfifo.inc                   ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/a_dpfifo.inc                    ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/a_i2fifo.inc                    ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/a_fffifo.inc                    ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/a_f2fifo.inc                    ;
; aglobal71.inc                    ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/aglobal71.inc                   ;
; db/scfifo_1i81.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/db/scfifo_1i81.tdf     ;
; db/a_dpfifo_k981.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/db/a_dpfifo_k981.tdf   ;
; db/altsyncram_rsf1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/db/altsyncram_rsf1.tdf ;
; db/cntr_pmb.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/db/cntr_pmb.tdf        ;
; db/cntr_6n7.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/db/cntr_6n7.tdf        ;
; db/cntr_qmb.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/db/cntr_qmb.tdf        ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 310       ;
;                                             ;           ;
; Total combinational functions               ; 310       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 144       ;
;     -- 3 input functions                    ; 111       ;
;     -- <=2 input functions                  ; 55        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 271       ;
;     -- arithmetic mode                      ; 39        ;
;                                             ;           ;
; Total registers                             ; 210       ;
;     -- Dedicated logic registers            ; 210       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; Virtual pins                                ; 200       ;
; I/O pins                                    ; 7         ;
; Total memory bits                           ; 8192      ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 242       ;
; Total fan-out                               ; 2651      ;
; Average fan-out                             ; 3.46      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; |arinc_429_tx                         ; 310 (234)         ; 210 (171)    ; 8192        ; 0            ; 0       ; 0         ; 7    ; 200          ; |arinc_429_tx                                                                                                  ; work         ;
;    |lpm_xor:parity_xor|               ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arinc_429_tx|lpm_xor:parity_xor                                                                               ; work         ;
;    |scfifo:ARINC_429_wr_fifo|         ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arinc_429_tx|scfifo:ARINC_429_wr_fifo                                                                         ; work         ;
;       |scfifo_1i81:auto_generated|    ; 66 (0)            ; 39 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arinc_429_tx|scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated                                              ; work         ;
;          |a_dpfifo_k981:dpfifo|       ; 66 (40)           ; 39 (16)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arinc_429_tx|scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo                         ; work         ;
;             |altsyncram_rsf1:FIFOram| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arinc_429_tx|scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram ; work         ;
;             |cntr_6n7:usedw_counter|  ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arinc_429_tx|scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter  ; work         ;
;             |cntr_pmb:rd_ptr_msb|     ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arinc_429_tx|scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb     ; work         ;
;             |cntr_qmb:wr_ptr|         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arinc_429_tx|scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr         ; work         ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arinc_429_tx|st_tx_reg                                                                                      ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; Name                      ; st_tx_reg.st_alarm_trans ; st_tx_reg.st_pause_trans ; st_tx_reg.st_packet_trans ; st_tx_reg.idle ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+
; st_tx_reg.idle            ; 0                        ; 0                        ; 0                         ; 0              ;
; st_tx_reg.st_packet_trans ; 0                        ; 0                        ; 1                         ; 1              ;
; st_tx_reg.st_pause_trans  ; 0                        ; 1                        ; 0                         ; 1              ;
; st_tx_reg.st_alarm_trans  ; 1                        ; 0                        ; 0                         ; 1              ;
+---------------------------+--------------------------+--------------------------+---------------------------+----------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; cur_packet_reg[0]                     ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 210   ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 53    ;
; Number of registers using Asynchronous Clear ; 210   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 161   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |arinc_429_tx|fifo_data[13]            ;
; 5:1                ; 17 bits   ; 51 LEs        ; 17 LEs               ; 34 LEs                 ; Yes        ; |arinc_429_tx|event_ctrl_data[29]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |arinc_429_tx|event_ctrl_data[14]      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |arinc_429_tx|event_ctrl_data[2]       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |arinc_429_tx|clk_div_count[7]         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |arinc_429_tx|packet_byte_count_reg[4] ;
; 13:1               ; 30 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |arinc_429_tx|cur_packet_reg[27]       ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |arinc_429_tx|s_txd_0_reg              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |arinc_429_tx ;
+------------------+------------------+----------------------------------------+
; Parameter Name   ; Value            ; Type                                   ;
+------------------+------------------+----------------------------------------+
; a429_tx_data     ; 0010000000000000 ; Unsigned Binary                        ;
; a429_tx_ctrl     ; 0010000000010000 ; Unsigned Binary                        ;
; a429_tx_event    ; 0010000000100000 ; Unsigned Binary                        ;
; a429_tx_mask     ; 0010000000110000 ; Unsigned Binary                        ;
; a429_tx_al_frame ; 0010000001000000 ; Unsigned Binary                        ;
+------------------+------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_XOR:parity_xor ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                         ;
; LPM_SIZE       ; 31    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scfifo:ARINC_429_wr_fifo ;
+-------------------------+-------------+-------------------------------+
; Parameter Name          ; Value       ; Type                          ;
+-------------------------+-------------+-------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                ;
; lpm_width               ; 32          ; Signed Integer                ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                ;
; LPM_WIDTHU              ; 8           ; Signed Integer                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                       ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                       ;
; USE_EAB                 ; ON          ; Untyped                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                       ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                       ;
; CBXI_PARAMETER          ; scfifo_1i81 ; Untyped                       ;
+-------------------------+-------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance          ;
+----------------------------+--------------------------+
; Name                       ; Value                    ;
+----------------------------+--------------------------+
; Number of entity instances ; 1                        ;
; Entity Instance            ; scfifo:ARINC_429_wr_fifo ;
;     -- FIFO Type           ; Single Clock             ;
;     -- lpm_width           ; 32                       ;
;     -- LPM_NUMWORDS        ; 256                      ;
;     -- LPM_SHOWAHEAD       ; ON                       ;
;     -- USE_EAB             ; ON                       ;
+----------------------------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Thu May 01 16:16:46 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off arinc_429_tx -c arinc_429_tx
Warning: Using design file arinc_429_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: arinc_429_tx-RTL
    Info: Found entity 1: arinc_429_tx
Info: Elaborating entity "arinc_429_tx" for the top level hierarchy
Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/LPM_XOR.tdf
    Info: Found entity 1: lpm_xor
Info: Elaborating entity "LPM_XOR" for hierarchy "LPM_XOR:parity_xor"
Info: Elaborated megafunction instantiation "LPM_XOR:parity_xor"
Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/scfifo.tdf
    Info: Found entity 1: scfifo
Info: Elaborating entity "scfifo" for hierarchy "scfifo:ARINC_429_wr_fifo"
Info: Elaborated megafunction instantiation "scfifo:ARINC_429_wr_fifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1i81.tdf
    Info: Found entity 1: scfifo_1i81
Info: Elaborating entity "scfifo_1i81" for hierarchy "scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_k981.tdf
    Info: Found entity 1: a_dpfifo_k981
Info: Elaborating entity "a_dpfifo_k981" for hierarchy "scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rsf1.tdf
    Info: Found entity 1: altsyncram_rsf1
Info: Elaborating entity "altsyncram_rsf1" for hierarchy "scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cntr_pmb.tdf
    Info: Found entity 1: cntr_pmb
Info: Elaborating entity "cntr_pmb" for hierarchy "scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_pmb:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_6n7.tdf
    Info: Found entity 1: cntr_6n7
Info: Elaborating entity "cntr_6n7" for hierarchy "scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_6n7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_qmb.tdf
    Info: Found entity 1: cntr_qmb
Info: Elaborating entity "cntr_qmb" for hierarchy "scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr"
Warning: Reduced register "cur_packet_reg[0]" with stuck data_in port to stuck value GND
Info: State machine "|arinc_429_tx|st_tx_reg" contains 4 states
Info: Selected Auto state machine encoding method for state machine "|arinc_429_tx|st_tx_reg"
Info: Encoding result for state machine "|arinc_429_tx|st_tx_reg"
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit "st_tx_reg.st_alarm_trans"
        Info: Encoded state bit "st_tx_reg.st_pause_trans"
        Info: Encoded state bit "st_tx_reg.st_packet_trans"
        Info: Encoded state bit "st_tx_reg.idle"
    Info: State "|arinc_429_tx|st_tx_reg.idle" uses code string "0000"
    Info: State "|arinc_429_tx|st_tx_reg.st_packet_trans" uses code string "0011"
    Info: State "|arinc_429_tx|st_tx_reg.st_pause_trans" uses code string "0101"
    Info: State "|arinc_429_tx|st_tx_reg.st_alarm_trans" uses code string "1001"
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "rd_data_1[0]" stuck at GND
    Warning: Pin "rd_data_1[1]" stuck at GND
    Warning: Pin "rd_data_1[2]" stuck at GND
    Warning: Pin "rd_data_1[3]" stuck at GND
    Warning: Pin "rd_data_1[4]" stuck at GND
    Warning: Pin "rd_data_1[5]" stuck at GND
    Warning: Pin "rd_data_1[6]" stuck at GND
    Warning: Pin "rd_data_1[7]" stuck at GND
    Warning: Pin "rd_data_1[8]" stuck at GND
    Warning: Pin "rd_data_1[9]" stuck at GND
    Warning: Pin "rd_data_1[10]" stuck at GND
    Warning: Pin "rd_data_1[11]" stuck at GND
    Warning: Pin "rd_data_1[12]" stuck at GND
    Warning: Pin "rd_data_1[13]" stuck at GND
    Warning: Pin "rd_data_1[14]" stuck at GND
    Warning: Pin "rd_data_1[15]" stuck at GND
    Warning: Pin "rd_data_1[16]" stuck at GND
    Warning: Pin "rd_data_1[17]" stuck at GND
    Warning: Pin "rd_data_1[18]" stuck at GND
    Warning: Pin "rd_data_1[19]" stuck at GND
    Warning: Pin "rd_data_1[20]" stuck at GND
    Warning: Pin "rd_data_1[21]" stuck at GND
    Warning: Pin "rd_data_1[22]" stuck at GND
    Warning: Pin "rd_data_1[23]" stuck at GND
    Warning: Pin "rd_data_1[24]" stuck at GND
    Warning: Pin "rd_data_1[25]" stuck at GND
    Warning: Pin "rd_data_1[26]" stuck at GND
    Warning: Pin "rd_data_1[27]" stuck at GND
    Warning: Pin "rd_data_1[28]" stuck at GND
    Warning: Pin "rd_data_1[29]" stuck at GND
    Warning: Pin "rd_data_1[30]" stuck at GND
    Warning: Pin "rd_data_1[31]" stuck at GND
Info: Design contains 200 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info: Pin "wr_adr[0]" is virtual input pin
    Info: Pin "wr_adr[1]" is virtual input pin
    Info: Pin "wr_adr[2]" is virtual input pin
    Info: Pin "wr_adr[3]" is virtual input pin
    Info: Pin "wr_adr[16]" is virtual input pin
    Info: Pin "wr_adr[17]" is virtual input pin
    Info: Pin "wr_adr[18]" is virtual input pin
    Info: Pin "wr_adr[19]" is virtual input pin
    Info: Pin "wr_adr[20]" is virtual input pin
    Info: Pin "wr_adr[21]" is virtual input pin
    Info: Pin "wr_adr[22]" is virtual input pin
    Info: Pin "wr_adr[23]" is virtual input pin
    Info: Pin "wr_adr[24]" is virtual input pin
    Info: Pin "wr_adr[25]" is virtual input pin
    Info: Pin "wr_adr[26]" is virtual input pin
    Info: Pin "wr_adr[27]" is virtual input pin
    Info: Pin "wr_adr[28]" is virtual input pin
    Info: Pin "wr_adr[29]" is virtual input pin
    Info: Pin "wr_adr[30]" is virtual input pin
    Info: Pin "wr_adr[31]" is virtual input pin
    Info: Pin "wr_data_1[0]" is virtual input pin
    Info: Pin "wr_data_1[1]" is virtual input pin
    Info: Pin "wr_data_1[2]" is virtual input pin
    Info: Pin "wr_data_1[3]" is virtual input pin
    Info: Pin "wr_data_1[4]" is virtual input pin
    Info: Pin "wr_data_1[5]" is virtual input pin
    Info: Pin "wr_data_1[6]" is virtual input pin
    Info: Pin "wr_data_1[7]" is virtual input pin
    Info: Pin "wr_data_1[8]" is virtual input pin
    Info: Pin "wr_data_1[9]" is virtual input pin
    Info: Pin "wr_data_1[10]" is virtual input pin
    Info: Pin "wr_data_1[11]" is virtual input pin
    Info: Pin "wr_data_1[12]" is virtual input pin
    Info: Pin "wr_data_1[13]" is virtual input pin
    Info: Pin "wr_data_1[14]" is virtual input pin
    Info: Pin "wr_data_1[15]" is virtual input pin
    Info: Pin "wr_data_1[16]" is virtual input pin
    Info: Pin "wr_data_1[17]" is virtual input pin
    Info: Pin "wr_data_1[18]" is virtual input pin
    Info: Pin "wr_data_1[19]" is virtual input pin
    Info: Pin "wr_data_1[20]" is virtual input pin
    Info: Pin "wr_data_1[21]" is virtual input pin
    Info: Pin "wr_data_1[22]" is virtual input pin
    Info: Pin "wr_data_1[23]" is virtual input pin
    Info: Pin "wr_data_1[24]" is virtual input pin
    Info: Pin "wr_data_1[25]" is virtual input pin
    Info: Pin "wr_data_1[26]" is virtual input pin
    Info: Pin "wr_data_1[27]" is virtual input pin
    Info: Pin "wr_data_1[28]" is virtual input pin
    Info: Pin "wr_data_1[29]" is virtual input pin
    Info: Pin "wr_data_1[30]" is virtual input pin
    Info: Pin "wr_data_1[31]" is virtual input pin
    Info: Pin "wr_be_1[0]" is virtual input pin
    Info: Pin "wr_be_1[1]" is virtual input pin
    Info: Pin "wr_be_1[2]" is virtual input pin
    Info: Pin "wr_be_1[3]" is virtual input pin
    Info: Pin "rd_adr[0]" is virtual input pin
    Info: Pin "rd_adr[1]" is virtual input pin
    Info: Pin "rd_adr[2]" is virtual input pin
    Info: Pin "rd_adr[3]" is virtual input pin
    Info: Pin "rd_adr[16]" is virtual input pin
    Info: Pin "rd_adr[17]" is virtual input pin
    Info: Pin "rd_adr[18]" is virtual input pin
    Info: Pin "rd_adr[19]" is virtual input pin
    Info: Pin "rd_adr[20]" is virtual input pin
    Info: Pin "rd_adr[21]" is virtual input pin
    Info: Pin "rd_adr[22]" is virtual input pin
    Info: Pin "rd_adr[23]" is virtual input pin
    Info: Pin "rd_adr[24]" is virtual input pin
    Info: Pin "rd_adr[25]" is virtual input pin
    Info: Pin "rd_adr[26]" is virtual input pin
    Info: Pin "rd_adr[27]" is virtual input pin
    Info: Pin "rd_adr[28]" is virtual input pin
    Info: Pin "rd_adr[29]" is virtual input pin
    Info: Pin "rd_adr[30]" is virtual input pin
    Info: Pin "rd_adr[31]" is virtual input pin
    Info: Pin "rd_data_0[0]" is virtual output pin
    Info: Pin "rd_data_0[1]" is virtual output pin
    Info: Pin "rd_data_0[2]" is virtual output pin
    Info: Pin "rd_data_0[3]" is virtual output pin
    Info: Pin "rd_data_0[4]" is virtual output pin
    Info: Pin "rd_data_0[5]" is virtual output pin
    Info: Pin "rd_data_0[6]" is virtual output pin
    Info: Pin "rd_data_0[7]" is virtual output pin
    Info: Pin "rd_data_0[8]" is virtual output pin
    Info: Pin "rd_data_0[9]" is virtual output pin
    Info: Pin "rd_data_0[10]" is virtual output pin
    Info: Pin "rd_data_0[11]" is virtual output pin
    Info: Pin "rd_data_0[12]" is virtual output pin
    Info: Pin "rd_data_0[13]" is virtual output pin
    Info: Pin "rd_data_0[14]" is virtual output pin
    Info: Pin "rd_data_0[15]" is virtual output pin
    Info: Pin "rd_data_0[16]" is virtual output pin
    Info: Pin "rd_data_0[17]" is virtual output pin
    Info: Pin "rd_data_0[18]" is virtual output pin
    Info: Pin "rd_data_0[19]" is virtual output pin
    Info: Pin "rd_data_0[20]" is virtual output pin
    Info: Pin "rd_data_0[21]" is virtual output pin
    Info: Pin "rd_data_0[22]" is virtual output pin
    Info: Pin "rd_data_0[23]" is virtual output pin
    Info: Pin "rd_data_0[24]" is virtual output pin
    Info: Pin "rd_data_0[25]" is virtual output pin
    Info: Pin "rd_data_0[26]" is virtual output pin
    Info: Pin "rd_data_0[27]" is virtual output pin
    Info: Pin "rd_data_0[28]" is virtual output pin
    Info: Pin "rd_data_0[29]" is virtual output pin
    Info: Pin "rd_data_0[30]" is virtual output pin
    Info: Pin "rd_data_0[31]" is virtual output pin
    Info: Pin "rd_data_1[0]" is virtual output pin
    Info: Pin "rd_data_1[1]" is virtual output pin
    Info: Pin "rd_data_1[2]" is virtual output pin
    Info: Pin "rd_data_1[3]" is virtual output pin
    Info: Pin "rd_data_1[4]" is virtual output pin
    Info: Pin "rd_data_1[5]" is virtual output pin
    Info: Pin "rd_data_1[6]" is virtual output pin
    Info: Pin "rd_data_1[7]" is virtual output pin
    Info: Pin "rd_data_1[8]" is virtual output pin
    Info: Pin "rd_data_1[9]" is virtual output pin
    Info: Pin "rd_data_1[10]" is virtual output pin
    Info: Pin "rd_data_1[11]" is virtual output pin
    Info: Pin "rd_data_1[12]" is virtual output pin
    Info: Pin "rd_data_1[13]" is virtual output pin
    Info: Pin "rd_data_1[14]" is virtual output pin
    Info: Pin "rd_data_1[15]" is virtual output pin
    Info: Pin "rd_data_1[16]" is virtual output pin
    Info: Pin "rd_data_1[17]" is virtual output pin
    Info: Pin "rd_data_1[18]" is virtual output pin
    Info: Pin "rd_data_1[19]" is virtual output pin
    Info: Pin "rd_data_1[20]" is virtual output pin
    Info: Pin "rd_data_1[21]" is virtual output pin
    Info: Pin "rd_data_1[22]" is virtual output pin
    Info: Pin "rd_data_1[23]" is virtual output pin
    Info: Pin "rd_data_1[24]" is virtual output pin
    Info: Pin "rd_data_1[25]" is virtual output pin
    Info: Pin "rd_data_1[26]" is virtual output pin
    Info: Pin "rd_data_1[27]" is virtual output pin
    Info: Pin "rd_data_1[28]" is virtual output pin
    Info: Pin "rd_data_1[29]" is virtual output pin
    Info: Pin "rd_data_1[30]" is virtual output pin
    Info: Pin "rd_data_1[31]" is virtual output pin
    Info: Pin "wr_data_0[0]" is virtual input pin
    Info: Pin "wr_adr[5]" is virtual input pin
    Info: Pin "wr_adr[13]" is virtual input pin
    Info: Pin "wr_adr[15]" is virtual input pin
    Info: Pin "wr_adr[9]" is virtual input pin
    Info: Pin "wr_adr[14]" is virtual input pin
    Info: Pin "wr_adr[12]" is virtual input pin
    Info: Pin "wr_adr[7]" is virtual input pin
    Info: Pin "wr_adr[10]" is virtual input pin
    Info: Pin "wr_adr[11]" is virtual input pin
    Info: Pin "wr_adr[8]" is virtual input pin
    Info: Pin "wr_adr[6]" is virtual input pin
    Info: Pin "wr_be_0[0]" is virtual input pin
    Info: Pin "wr_adr[4]" is virtual input pin
    Info: Pin "rd_adr[13]" is virtual input pin
    Info: Pin "rd_adr[15]" is virtual input pin
    Info: Pin "rd_adr[9]" is virtual input pin
    Info: Pin "rd_adr[14]" is virtual input pin
    Info: Pin "rd_adr[12]" is virtual input pin
    Info: Pin "rd_adr[7]" is virtual input pin
    Info: Pin "rd_adr[10]" is virtual input pin
    Info: Pin "rd_adr[11]" is virtual input pin
    Info: Pin "rd_adr[8]" is virtual input pin
    Info: Pin "rd_adr[4]" is virtual input pin
    Info: Pin "rd_adr[5]" is virtual input pin
    Info: Pin "rd_adr[6]" is virtual input pin
    Info: Pin "wr_data_0[1]" is virtual input pin
    Info: Pin "wr_data_0[2]" is virtual input pin
    Info: Pin "wr_data_0[3]" is virtual input pin
    Info: Pin "wr_data_0[4]" is virtual input pin
    Info: Pin "wr_data_0[5]" is virtual input pin
    Info: Pin "wr_data_0[6]" is virtual input pin
    Info: Pin "wr_data_0[7]" is virtual input pin
    Info: Pin "wr_data_0[8]" is virtual input pin
    Info: Pin "wr_be_0[1]" is virtual input pin
    Info: Pin "wr_data_0[9]" is virtual input pin
    Info: Pin "wr_data_0[10]" is virtual input pin
    Info: Pin "wr_data_0[11]" is virtual input pin
    Info: Pin "wr_data_0[12]" is virtual input pin
    Info: Pin "wr_data_0[13]" is virtual input pin
    Info: Pin "wr_data_0[14]" is virtual input pin
    Info: Pin "wr_data_0[15]" is virtual input pin
    Info: Pin "wr_data_0[16]" is virtual input pin
    Info: Pin "wr_be_0[2]" is virtual input pin
    Info: Pin "wr_data_0[17]" is virtual input pin
    Info: Pin "wr_data_0[18]" is virtual input pin
    Info: Pin "wr_data_0[19]" is virtual input pin
    Info: Pin "wr_data_0[20]" is virtual input pin
    Info: Pin "wr_data_0[21]" is virtual input pin
    Info: Pin "wr_data_0[22]" is virtual input pin
    Info: Pin "wr_data_0[23]" is virtual input pin
    Info: Pin "wr_data_0[24]" is virtual input pin
    Info: Pin "wr_be_0[3]" is virtual input pin
    Info: Pin "wr_data_0[25]" is virtual input pin
    Info: Pin "wr_data_0[26]" is virtual input pin
    Info: Pin "wr_data_0[27]" is virtual input pin
    Info: Pin "wr_data_0[28]" is virtual input pin
    Info: Pin "wr_data_0[29]" is virtual input pin
    Info: Pin "wr_data_0[30]" is virtual input pin
    Info: Pin "wr_data_0[31]" is virtual input pin
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "wren_1"
Info: Implemented 598 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 3 output pins
    Info: Implemented 552 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Allocated 209 megabytes of memory during processing
    Info: Processing ended: Thu May 01 16:16:50 2014
    Info: Elapsed time: 00:00:04


