<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\impl\gwsynthesis\Mod_99_BCDCounter_UpDownVer2.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\Mod_99_BCDCounter.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter_UpDownVer2\src\Mod_99_BCDCounter_UpDownVer2.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jun 06 23:37:13 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>156</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>89</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>400.000</td>
<td>2.500
<td>0.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2000.000</td>
<td>0.500
<td>0.000</td>
<td>1000.000</td>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT</td>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10000.000</td>
<td>0.100
<td>0.000</td>
<td>5000.000</td>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50000.000</td>
<td>0.020
<td>0.000</td>
<td>25000.000</td>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>250000.000</td>
<td>0.004
<td>0.000</td>
<td>125000.000</td>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>1250000.000</td>
<td>0.001
<td>0.000</td>
<td>625000.000</td>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv5_5/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10000000.000</td>
<td>0.000
<td>0.000</td>
<td>5000000.000</td>
<td>osc_100hz_inst/oscdiv5_5/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>0.000(MHz)</td>
<td>166.667(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_5/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9999994.000</td>
<td>enable_1hz_inst_down/curr_state_4_s0/Q</td>
<td>mod_99_bcd_counter_inst/units_state_reg_3_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>6.010</td>
</tr>
<tr>
<td>2</td>
<td>9999994.000</td>
<td>enable_1hz_inst_up/curr_state_4_s0/Q</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>6.327</td>
</tr>
<tr>
<td>3</td>
<td>9999994.000</td>
<td>enable_1hz_inst_up/curr_state_4_s0/Q</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_1_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>6.327</td>
</tr>
<tr>
<td>4</td>
<td>9999994.000</td>
<td>enable_1hz_inst_up/curr_state_4_s0/Q</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_2_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>6.327</td>
</tr>
<tr>
<td>5</td>
<td>9999995.000</td>
<td>enable_1hz_inst_up/curr_state_4_s0/Q</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_2_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>5.583</td>
</tr>
<tr>
<td>6</td>
<td>9999994.000</td>
<td>enable_1hz_inst_up/curr_state_4_s0/Q</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_3_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>6.290</td>
</tr>
<tr>
<td>7</td>
<td>9999994.000</td>
<td>enable_1hz_inst_up/curr_state_4_s0/Q</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_3_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>5.916</td>
</tr>
<tr>
<td>8</td>
<td>9999994.000</td>
<td>enable_1hz_inst_down/curr_state_4_s0/Q</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>6.010</td>
</tr>
<tr>
<td>9</td>
<td>9999994.000</td>
<td>enable_1hz_inst_down/curr_state_4_s0/Q</td>
<td>mod_99_bcd_counter_inst/units_state_reg_1_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>6.010</td>
</tr>
<tr>
<td>10</td>
<td>9999994.000</td>
<td>enable_1hz_inst_down/curr_state_4_s0/Q</td>
<td>mod_99_bcd_counter_inst/units_state_reg_2_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>6.010</td>
</tr>
<tr>
<td>11</td>
<td>9999995.000</td>
<td>enable_1hz_inst_down/curr_state_0_s0/Q</td>
<td>mod_99_bcd_counter_inst/units_state_reg_3_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>5.088</td>
</tr>
<tr>
<td>12</td>
<td>9999995.000</td>
<td>enable_1hz_inst_up/curr_state_4_s0/Q</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_1_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>5.515</td>
</tr>
<tr>
<td>13</td>
<td>9999995.000</td>
<td>enable_1hz_inst_up/curr_state_4_s0/Q</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>5.544</td>
</tr>
<tr>
<td>14</td>
<td>9999995.000</td>
<td>enable_1hz_inst_up/curr_state_4_s0/Q</td>
<td>mod_99_bcd_counter_inst/units_state_reg_1_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>5.320</td>
</tr>
<tr>
<td>15</td>
<td>9999995.000</td>
<td>enable_1hz_inst_down/curr_state_0_s0/Q</td>
<td>mod_99_bcd_counter_inst/units_state_reg_2_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>5.149</td>
</tr>
<tr>
<td>16</td>
<td>9999996.000</td>
<td>enable_1hz_inst_down/curr_state_0_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_7_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>4.582</td>
</tr>
<tr>
<td>17</td>
<td>9999996.000</td>
<td>enable_1hz_inst_down/curr_state_2_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>4.486</td>
</tr>
<tr>
<td>18</td>
<td>9999997.000</td>
<td>enable_1hz_inst_down/curr_state_3_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>4.102</td>
</tr>
<tr>
<td>19</td>
<td>9999997.000</td>
<td>enable_1hz_inst_down/curr_state_3_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_2_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>4.102</td>
</tr>
<tr>
<td>20</td>
<td>9999997.000</td>
<td>enable_1hz_inst_down/curr_state_3_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_3_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.697</td>
</tr>
<tr>
<td>21</td>
<td>9999997.000</td>
<td>enable_1hz_inst_down/curr_state_3_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_4_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.457</td>
</tr>
<tr>
<td>22</td>
<td>9999997.000</td>
<td>enable_1hz_inst_down/curr_state_3_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_5_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.457</td>
</tr>
<tr>
<td>23</td>
<td>9999996.000</td>
<td>enable_1hz_inst_down/curr_state_0_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_6_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>4.582</td>
</tr>
<tr>
<td>24</td>
<td>9999997.000</td>
<td>enable_1hz_inst_up/curr_state_0_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_7_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.685</td>
</tr>
<tr>
<td>25</td>
<td>9999997.000</td>
<td>enable_1hz_inst_up/curr_state_2_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>4.348</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>enable_1hz_inst_down/curr_state_0_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>enable_1hz_inst_down/curr_state_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>enable_1hz_inst_down/curr_state_2_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_2_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>enable_1hz_inst_up/curr_state_3_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_3_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>debouncer_inst_down/timer_reg_1_s0/Q</td>
<td>debouncer_inst_down/timer_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>debouncer_inst_down/state_reg_0_s0/Q</td>
<td>debouncer_inst_down/state_reg_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>debouncer_inst_up/timer_reg_1_s0/Q</td>
<td>debouncer_inst_up/timer_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>debouncer_inst_up/state_reg_0_s0/Q</td>
<td>debouncer_inst_up/state_reg_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1/Q</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>enable_1hz_inst_down/curr_state_7_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_7_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>enable_1hz_inst_down/curr_state_5_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_5_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>enable_1hz_inst_up/curr_state_7_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_7_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>enable_1hz_inst_up/curr_state_5_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_5_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.893</td>
<td>enable_1hz_inst_up/curr_state_0_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>15</td>
<td>0.895</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1/Q</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>16</td>
<td>0.962</td>
<td>enable_1hz_inst_up/curr_state_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_2_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>17</td>
<td>1.060</td>
<td>enable_1hz_inst_up/curr_state_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>18</td>
<td>1.061</td>
<td>enable_1hz_inst_down/curr_state_3_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_3_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>19</td>
<td>1.061</td>
<td>enable_1hz_inst_down/curr_state_6_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_6_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>20</td>
<td>1.061</td>
<td>enable_1hz_inst_up/curr_state_6_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_6_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>21</td>
<td>1.061</td>
<td>debouncer_inst_down/state_reg_1_s0/Q</td>
<td>debouncer_inst_down/state_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>22</td>
<td>1.061</td>
<td>debouncer_inst_down/timer_reg_0_s0/Q</td>
<td>debouncer_inst_down/timer_reg_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>23</td>
<td>1.061</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>debouncer_inst_up/state_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>24</td>
<td>1.061</td>
<td>debouncer_inst_up/timer_reg_0_s0/Q</td>
<td>debouncer_inst_up/timer_reg_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>25</td>
<td>1.062</td>
<td>enable_1hz_inst_up/curr_state_4_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_4_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9999997.000</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_7_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.347</td>
</tr>
<tr>
<td>2</td>
<td>9999997.000</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_1_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.353</td>
</tr>
<tr>
<td>3</td>
<td>9999997.000</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_2_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.353</td>
</tr>
<tr>
<td>4</td>
<td>9999997.000</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_3_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.353</td>
</tr>
<tr>
<td>5</td>
<td>9999997.000</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_4_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.347</td>
</tr>
<tr>
<td>6</td>
<td>9999997.000</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_5_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.347</td>
</tr>
<tr>
<td>7</td>
<td>9999997.000</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_6_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.347</td>
</tr>
<tr>
<td>8</td>
<td>9999997.000</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_0_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.028</td>
</tr>
<tr>
<td>9</td>
<td>9999997.000</td>
<td>debouncer_inst_down/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_7_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.120</td>
</tr>
<tr>
<td>10</td>
<td>9999997.000</td>
<td>debouncer_inst_down/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_0_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.103</td>
</tr>
<tr>
<td>11</td>
<td>9999997.000</td>
<td>debouncer_inst_down/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_1_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.103</td>
</tr>
<tr>
<td>12</td>
<td>9999997.000</td>
<td>debouncer_inst_down/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_2_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.103</td>
</tr>
<tr>
<td>13</td>
<td>9999997.000</td>
<td>debouncer_inst_down/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_3_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.103</td>
</tr>
<tr>
<td>14</td>
<td>9999997.000</td>
<td>debouncer_inst_down/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.120</td>
</tr>
<tr>
<td>15</td>
<td>9999997.000</td>
<td>debouncer_inst_down/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_5_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.120</td>
</tr>
<tr>
<td>16</td>
<td>9999997.000</td>
<td>debouncer_inst_down/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_6_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10000000.000</td>
<td>0.000</td>
<td>3.120</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.788</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_7_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.803</td>
</tr>
<tr>
<td>2</td>
<td>1.788</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.803</td>
</tr>
<tr>
<td>3</td>
<td>1.788</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_5_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.803</td>
</tr>
<tr>
<td>4</td>
<td>1.788</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_6_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.803</td>
</tr>
<tr>
<td>5</td>
<td>1.831</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_0_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.846</td>
</tr>
<tr>
<td>6</td>
<td>1.860</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_0_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.875</td>
</tr>
<tr>
<td>7</td>
<td>1.860</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_1_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.875</td>
</tr>
<tr>
<td>8</td>
<td>1.860</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_2_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.875</td>
</tr>
<tr>
<td>9</td>
<td>1.860</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_up/curr_state_3_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.875</td>
</tr>
<tr>
<td>10</td>
<td>2.080</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_1_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.095</td>
</tr>
<tr>
<td>11</td>
<td>2.080</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_2_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.095</td>
</tr>
<tr>
<td>12</td>
<td>2.080</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_3_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.095</td>
</tr>
<tr>
<td>13</td>
<td>2.140</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_7_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.155</td>
</tr>
<tr>
<td>14</td>
<td>2.140</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_4_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.155</td>
</tr>
<tr>
<td>15</td>
<td>2.140</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_5_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.155</td>
</tr>
<tr>
<td>16</td>
<td>2.140</td>
<td>debouncer_inst_up/state_reg_1_s0/Q</td>
<td>enable_1hz_inst_down/curr_state_6_s0/CLEAR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.155</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4999998.000</td>
<td>4999999.500</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>debouncer_inst_up/timer_reg_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>4999998.000</td>
<td>4999999.500</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>4999998.000</td>
<td>4999999.500</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>debouncer_inst_up/timer_reg_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>4999998.000</td>
<td>4999999.500</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>debouncer_inst_down/timer_reg_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>4999998.000</td>
<td>4999999.500</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>enable_1hz_inst_up/curr_state_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>4999998.000</td>
<td>4999999.500</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>mod_99_bcd_counter_inst/units_state_reg_3_s1</td>
</tr>
<tr>
<td>7</td>
<td>4999998.000</td>
<td>4999999.500</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>4999998.000</td>
<td>4999999.500</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>enable_1hz_inst_up/curr_state_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>4999998.000</td>
<td>4999999.500</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_1_s1</td>
</tr>
<tr>
<td>10</td>
<td>4999998.000</td>
<td>4999999.500</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_2_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999994.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/units_state_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>enable_1hz_inst_down/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C32[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>mod_99_bcd_counter_inst/n50_s4/I2</td>
</tr>
<tr>
<td>3.064</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s4/F</td>
</tr>
<tr>
<td>4.222</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I0</td>
</tr>
<tr>
<td>4.847</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.644</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_2_s3/I0</td>
</tr>
<tr>
<td>6.446</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C28[1][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/units_state_reg_2_s3/F</td>
</tr>
<tr>
<td>6.797</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/units_state_reg_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_3_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.453, 40.818%; route: 3.098, 51.555%; tC2Q: 0.458, 7.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999994.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>mod_99_bcd_counter_inst/n50_s7/I2</td>
</tr>
<tr>
<td>3.062</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s7/F</td>
</tr>
<tr>
<td>3.851</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I3</td>
</tr>
<tr>
<td>4.877</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.677</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_3_s3/I1</td>
</tr>
<tr>
<td>6.738</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/tens_state_reg_3_s3/F</td>
</tr>
<tr>
<td>7.114</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/tens_state_reg_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.113, 49.199%; route: 2.756, 43.558%; tC2Q: 0.458, 7.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999994.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>mod_99_bcd_counter_inst/n50_s7/I2</td>
</tr>
<tr>
<td>3.062</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s7/F</td>
</tr>
<tr>
<td>3.851</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I3</td>
</tr>
<tr>
<td>4.877</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.677</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_3_s3/I1</td>
</tr>
<tr>
<td>6.738</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/tens_state_reg_3_s3/F</td>
</tr>
<tr>
<td>7.114</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/tens_state_reg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.113, 49.199%; route: 2.756, 43.558%; tC2Q: 0.458, 7.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999994.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>mod_99_bcd_counter_inst/n50_s7/I2</td>
</tr>
<tr>
<td>3.062</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s7/F</td>
</tr>
<tr>
<td>3.851</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I3</td>
</tr>
<tr>
<td>4.877</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.677</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_3_s3/I1</td>
</tr>
<tr>
<td>6.738</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/tens_state_reg_3_s3/F</td>
</tr>
<tr>
<td>7.114</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/tens_state_reg_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_2_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.113, 49.199%; route: 2.756, 43.558%; tC2Q: 0.458, 7.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999995.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>mod_99_bcd_counter_inst/n50_s7/I2</td>
</tr>
<tr>
<td>3.062</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s7/F</td>
</tr>
<tr>
<td>3.851</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I3</td>
</tr>
<tr>
<td>4.877</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>mod_99_bcd_counter_inst/n93_s0/I1</td>
</tr>
<tr>
<td>6.370</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n93_s0/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/tens_state_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_2_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.113, 55.757%; route: 2.012, 36.034%; tC2Q: 0.458, 8.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999994.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>mod_99_bcd_counter_inst/n50_s7/I2</td>
</tr>
<tr>
<td>3.062</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s7/F</td>
</tr>
<tr>
<td>3.851</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I3</td>
</tr>
<tr>
<td>4.877</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.677</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_3_s3/I1</td>
</tr>
<tr>
<td>6.738</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/tens_state_reg_3_s3/F</td>
</tr>
<tr>
<td>7.077</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/tens_state_reg_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_3_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.113, 49.495%; route: 2.718, 43.218%; tC2Q: 0.458, 7.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999994.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>mod_99_bcd_counter_inst/n50_s7/I2</td>
</tr>
<tr>
<td>3.062</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s7/F</td>
</tr>
<tr>
<td>3.851</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I3</td>
</tr>
<tr>
<td>4.877</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.677</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>mod_99_bcd_counter_inst/n92_s0/I2</td>
</tr>
<tr>
<td>6.703</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n92_s0/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/tens_state_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_3_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.078, 52.031%; route: 2.379, 40.222%; tC2Q: 0.458, 7.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999994.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>enable_1hz_inst_down/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C32[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>mod_99_bcd_counter_inst/n50_s4/I2</td>
</tr>
<tr>
<td>3.064</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s4/F</td>
</tr>
<tr>
<td>4.222</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I0</td>
</tr>
<tr>
<td>4.847</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.644</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_2_s3/I0</td>
</tr>
<tr>
<td>6.446</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C28[1][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/units_state_reg_2_s3/F</td>
</tr>
<tr>
<td>6.797</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/units_state_reg_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.453, 40.818%; route: 3.098, 51.555%; tC2Q: 0.458, 7.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999994.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>enable_1hz_inst_down/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C32[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>mod_99_bcd_counter_inst/n50_s4/I2</td>
</tr>
<tr>
<td>3.064</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s4/F</td>
</tr>
<tr>
<td>4.222</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I0</td>
</tr>
<tr>
<td>4.847</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.644</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_2_s3/I0</td>
</tr>
<tr>
<td>6.446</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C28[1][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/units_state_reg_2_s3/F</td>
</tr>
<tr>
<td>6.797</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/units_state_reg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.453, 40.818%; route: 3.098, 51.555%; tC2Q: 0.458, 7.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999994.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/units_state_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>enable_1hz_inst_down/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C32[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>mod_99_bcd_counter_inst/n50_s4/I2</td>
</tr>
<tr>
<td>3.064</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s4/F</td>
</tr>
<tr>
<td>4.222</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I0</td>
</tr>
<tr>
<td>4.847</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.644</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_2_s3/I0</td>
</tr>
<tr>
<td>6.446</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C28[1][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/units_state_reg_2_s3/F</td>
</tr>
<tr>
<td>6.797</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/units_state_reg_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_2_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.453, 40.818%; route: 3.098, 51.555%; tC2Q: 0.458, 7.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999995.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/units_state_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_0_s0/Q</td>
</tr>
<tr>
<td>2.051</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>mod_99_bcd_counter_inst/n50_s5/I0</td>
</tr>
<tr>
<td>2.853</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s5/F</td>
</tr>
<tr>
<td>3.644</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I1</td>
</tr>
<tr>
<td>4.743</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>mod_99_bcd_counter_inst/n50_s0/I2</td>
</tr>
<tr>
<td>5.875</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s0/F</td>
</tr>
<tr>
<td>5.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/units_state_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_3_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 49.647%; route: 2.104, 41.344%; tC2Q: 0.458, 9.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999995.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>mod_99_bcd_counter_inst/n50_s7/I2</td>
</tr>
<tr>
<td>3.062</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s7/F</td>
</tr>
<tr>
<td>3.851</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I3</td>
</tr>
<tr>
<td>4.877</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.677</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n94_s0/I2</td>
</tr>
<tr>
<td>6.302</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n94_s0/F</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/tens_state_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 48.543%; route: 2.379, 43.146%; tC2Q: 0.458, 8.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999995.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>mod_99_bcd_counter_inst/n50_s7/I2</td>
</tr>
<tr>
<td>3.062</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s7/F</td>
</tr>
<tr>
<td>3.851</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I3</td>
</tr>
<tr>
<td>4.877</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.305</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mod_99_bcd_counter_inst/n53_s0/I2</td>
</tr>
<tr>
<td>6.331</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n53_s0/F</td>
</tr>
<tr>
<td>6.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/units_state_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.078, 55.518%; route: 2.008, 36.216%; tC2Q: 0.458, 8.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999995.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>mod_99_bcd_counter_inst/n50_s7/I2</td>
</tr>
<tr>
<td>3.062</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s7/F</td>
</tr>
<tr>
<td>3.851</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I3</td>
</tr>
<tr>
<td>4.877</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.305</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mod_99_bcd_counter_inst/n52_s0/I2</td>
</tr>
<tr>
<td>6.107</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n52_s0/F</td>
</tr>
<tr>
<td>6.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/units_state_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.854, 53.645%; route: 2.008, 37.740%; tC2Q: 0.458, 8.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999995.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/units_state_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_0_s0/Q</td>
</tr>
<tr>
<td>2.051</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>mod_99_bcd_counter_inst/n50_s5/I0</td>
</tr>
<tr>
<td>2.853</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s5/F</td>
</tr>
<tr>
<td>3.644</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mod_99_bcd_counter_inst/n50_s3/I1</td>
</tr>
<tr>
<td>4.705</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n50_s3/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>mod_99_bcd_counter_inst/n51_s0/I2</td>
</tr>
<tr>
<td>5.936</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n51_s0/F</td>
</tr>
<tr>
<td>5.936</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/units_state_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_2_s1/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.665, 51.757%; route: 2.026, 39.342%; tC2Q: 0.458, 8.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999996.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_0_s0/Q</td>
</tr>
<tr>
<td>2.051</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>enable_1hz_inst_down/next_state_4_s2/I0</td>
</tr>
<tr>
<td>2.853</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_4_s2/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>enable_1hz_inst_down/next_state_6_s2/I2</td>
</tr>
<tr>
<td>4.339</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_6_s2/F</td>
</tr>
<tr>
<td>4.343</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>enable_1hz_inst_down/next_state_7_s1/I0</td>
</tr>
<tr>
<td>5.369</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_7_s1/F</td>
</tr>
<tr>
<td>5.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>enable_1hz_inst_down/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>enable_1hz_inst_down/curr_state_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 63.051%; route: 1.235, 26.946%; tC2Q: 0.458, 10.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999996.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>enable_1hz_inst_down/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_2_s0/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td>enable_1hz_inst_down/next_state_0_s3/I0</td>
</tr>
<tr>
<td>2.631</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_0_s3/F</td>
</tr>
<tr>
<td>3.050</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>enable_1hz_inst_down/next_state_0_s2/I1</td>
</tr>
<tr>
<td>3.675</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_0_s2/F</td>
</tr>
<tr>
<td>4.471</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/next_state_0_s1/I1</td>
</tr>
<tr>
<td>5.273</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_0_s1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/curr_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.453, 54.682%; route: 1.575, 35.100%; tC2Q: 0.458, 10.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_3_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td>enable_1hz_inst_down/next_state_0_s3/I1</td>
</tr>
<tr>
<td>2.386</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_0_s3/F</td>
</tr>
<tr>
<td>2.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>enable_1hz_inst_down/next_state_0_s2/I1</td>
</tr>
<tr>
<td>3.430</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_0_s2/F</td>
</tr>
<tr>
<td>3.863</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>enable_1hz_inst_down/next_state_1_s1/I0</td>
</tr>
<tr>
<td>4.889</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_1_s1/F</td>
</tr>
<tr>
<td>4.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>enable_1hz_inst_down/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>enable_1hz_inst_down/curr_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.453, 59.803%; route: 1.190, 29.023%; tC2Q: 0.458, 11.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_3_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td>enable_1hz_inst_down/next_state_0_s3/I1</td>
</tr>
<tr>
<td>2.386</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_0_s3/F</td>
</tr>
<tr>
<td>2.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>enable_1hz_inst_down/next_state_0_s2/I1</td>
</tr>
<tr>
<td>3.430</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_0_s2/F</td>
</tr>
<tr>
<td>3.863</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>enable_1hz_inst_down/next_state_2_s3/I0</td>
</tr>
<tr>
<td>4.889</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_2_s3/F</td>
</tr>
<tr>
<td>4.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>enable_1hz_inst_down/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>enable_1hz_inst_down/curr_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.453, 59.803%; route: 1.190, 29.023%; tC2Q: 0.458, 11.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_3_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td>enable_1hz_inst_down/next_state_0_s3/I1</td>
</tr>
<tr>
<td>2.386</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_0_s3/F</td>
</tr>
<tr>
<td>2.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>enable_1hz_inst_down/next_state_0_s2/I1</td>
</tr>
<tr>
<td>3.430</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_0_s2/F</td>
</tr>
<tr>
<td>3.859</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/next_state_3_s1/I2</td>
</tr>
<tr>
<td>4.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_3_s1/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/curr_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 55.507%; route: 1.187, 32.095%; tC2Q: 0.458, 12.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_3_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td>enable_1hz_inst_down/next_state_0_s3/I1</td>
</tr>
<tr>
<td>2.386</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_0_s3/F</td>
</tr>
<tr>
<td>2.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>enable_1hz_inst_down/next_state_0_s2/I1</td>
</tr>
<tr>
<td>3.430</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_0_s2/F</td>
</tr>
<tr>
<td>3.442</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>enable_1hz_inst_down/next_state_4_s1/I0</td>
</tr>
<tr>
<td>4.244</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_4_s1/F</td>
</tr>
<tr>
<td>4.244</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>enable_1hz_inst_down/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>enable_1hz_inst_down/curr_state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.229, 64.480%; route: 0.770, 22.261%; tC2Q: 0.458, 13.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_3_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td>enable_1hz_inst_down/next_state_0_s3/I1</td>
</tr>
<tr>
<td>2.386</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_0_s3/F</td>
</tr>
<tr>
<td>2.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>enable_1hz_inst_down/next_state_0_s2/I1</td>
</tr>
<tr>
<td>3.430</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_0_s2/F</td>
</tr>
<tr>
<td>3.442</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>enable_1hz_inst_down/next_state_5_s1/I2</td>
</tr>
<tr>
<td>4.244</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_5_s1/F</td>
</tr>
<tr>
<td>4.244</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>enable_1hz_inst_down/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>enable_1hz_inst_down/curr_state_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.229, 64.480%; route: 0.770, 22.261%; tC2Q: 0.458, 13.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999996.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_0_s0/Q</td>
</tr>
<tr>
<td>2.051</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>enable_1hz_inst_down/next_state_4_s2/I0</td>
</tr>
<tr>
<td>2.853</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_4_s2/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>enable_1hz_inst_down/next_state_6_s2/I2</td>
</tr>
<tr>
<td>4.339</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_6_s2/F</td>
</tr>
<tr>
<td>4.343</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>enable_1hz_inst_down/next_state_6_s1/I2</td>
</tr>
<tr>
<td>5.369</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_6_s1/F</td>
</tr>
<tr>
<td>5.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>enable_1hz_inst_down/curr_state_6_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>enable_1hz_inst_down/curr_state_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 63.051%; route: 1.235, 26.946%; tC2Q: 0.458, 10.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>enable_1hz_inst_up/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_0_s0/Q</td>
</tr>
<tr>
<td>1.606</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[3][A]</td>
<td>enable_1hz_inst_up/next_state_4_s2/I0</td>
</tr>
<tr>
<td>2.667</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C26[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/next_state_4_s2/F</td>
</tr>
<tr>
<td>3.042</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>enable_1hz_inst_up/next_state_6_s2/I2</td>
</tr>
<tr>
<td>3.667</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/next_state_6_s2/F</td>
</tr>
<tr>
<td>3.670</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>enable_1hz_inst_up/next_state_7_s1/I0</td>
</tr>
<tr>
<td>4.472</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/next_state_7_s1/F</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>enable_1hz_inst_up/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>enable_1hz_inst_up/curr_state_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.488, 67.510%; route: 0.739, 20.054%; tC2Q: 0.458, 12.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>enable_1hz_inst_up/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_2_s0/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>enable_1hz_inst_up/next_state_0_s3/I0</td>
</tr>
<tr>
<td>2.631</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/next_state_0_s3/F</td>
</tr>
<tr>
<td>3.050</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>enable_1hz_inst_up/next_state_0_s2/I1</td>
</tr>
<tr>
<td>3.675</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/next_state_0_s2/F</td>
</tr>
<tr>
<td>4.109</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>enable_1hz_inst_up/next_state_0_s1/I1</td>
</tr>
<tr>
<td>5.135</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/next_state_0_s1/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>enable_1hz_inst_up/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>enable_1hz_inst_up/curr_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 61.564%; route: 1.213, 27.895%; tC2Q: 0.458, 10.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/next_state_0_s1/I0</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_0_s1/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/curr_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>enable_1hz_inst_down/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_1_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>enable_1hz_inst_down/next_state_1_s1/I2</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_1_s1/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>enable_1hz_inst_down/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>enable_1hz_inst_down/curr_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>enable_1hz_inst_down/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>enable_1hz_inst_down/next_state_2_s3/I1</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_2_s3/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>enable_1hz_inst_down/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>enable_1hz_inst_down/curr_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>enable_1hz_inst_up/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>enable_1hz_inst_up/next_state_3_s1/I3</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/next_state_3_s1/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>enable_1hz_inst_up/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>enable_1hz_inst_up/curr_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_down/timer_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst_down/timer_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>debouncer_inst_down/timer_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">debouncer_inst_down/timer_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>debouncer_inst_down/timer_next_1_s1/I1</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">debouncer_inst_down/timer_next_1_s1/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">debouncer_inst_down/timer_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>debouncer_inst_down/timer_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>debouncer_inst_down/timer_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_down/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst_down/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>debouncer_inst_down/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">debouncer_inst_down/state_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>debouncer_inst_down/state_next_0_s4/I0</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">debouncer_inst_down/state_next_0_s4/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">debouncer_inst_down/state_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>debouncer_inst_down/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>debouncer_inst_down/state_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/timer_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst_up/timer_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>debouncer_inst_up/timer_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">debouncer_inst_up/timer_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>debouncer_inst_up/timer_next_1_s1/I1</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">debouncer_inst_up/timer_next_1_s1/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">debouncer_inst_up/timer_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>debouncer_inst_up/timer_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>debouncer_inst_up/timer_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst_up/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>debouncer_inst_up/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>debouncer_inst_up/state_next_0_s4/I0</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">debouncer_inst_up/state_next_0_s4/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>debouncer_inst_up/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>debouncer_inst_up/state_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/tens_state_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>mod_99_bcd_counter_inst/n95_s1/I0</td>
</tr>
<tr>
<td>1.437</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n95_s1/F</td>
</tr>
<tr>
<td>1.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/tens_state_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>enable_1hz_inst_down/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_7_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>enable_1hz_inst_down/next_state_7_s1/I2</td>
</tr>
<tr>
<td>1.437</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_7_s1/F</td>
</tr>
<tr>
<td>1.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>enable_1hz_inst_down/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>enable_1hz_inst_down/curr_state_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>enable_1hz_inst_down/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>enable_1hz_inst_down/next_state_5_s1/I3</td>
</tr>
<tr>
<td>1.437</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_5_s1/F</td>
</tr>
<tr>
<td>1.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>enable_1hz_inst_down/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>enable_1hz_inst_down/curr_state_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>enable_1hz_inst_up/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_7_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>enable_1hz_inst_up/next_state_7_s1/I2</td>
</tr>
<tr>
<td>1.437</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/next_state_7_s1/F</td>
</tr>
<tr>
<td>1.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>enable_1hz_inst_up/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>enable_1hz_inst_up/curr_state_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>enable_1hz_inst_up/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>enable_1hz_inst_up/next_state_5_s1/I3</td>
</tr>
<tr>
<td>1.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/next_state_5_s1/F</td>
</tr>
<tr>
<td>1.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>enable_1hz_inst_up/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>enable_1hz_inst_up/curr_state_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>enable_1hz_inst_up/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_0_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>enable_1hz_inst_up/next_state_0_s1/I0</td>
</tr>
<tr>
<td>1.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/next_state_0_s1/F</td>
</tr>
<tr>
<td>1.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>enable_1hz_inst_up/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>enable_1hz_inst_up/curr_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/units_state_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mod_99_bcd_counter_inst/n53_s0/I3</td>
</tr>
<tr>
<td>1.623</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter_inst/n53_s0/F</td>
</tr>
<tr>
<td>1.623</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter_inst/units_state_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mod_99_bcd_counter_inst/units_state_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_1_s0/Q</td>
</tr>
<tr>
<td>1.318</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>enable_1hz_inst_up/next_state_2_s3/I3</td>
</tr>
<tr>
<td>1.690</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/next_state_2_s3/F</td>
</tr>
<tr>
<td>1.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>enable_1hz_inst_up/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>enable_1hz_inst_up/curr_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.688%; route: 0.256, 26.646%; tC2Q: 0.333, 34.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_1_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>enable_1hz_inst_up/next_state_1_s1/I2</td>
</tr>
<tr>
<td>1.788</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/next_state_1_s1/F</td>
</tr>
<tr>
<td>1.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_3_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/next_state_3_s1/I3</td>
</tr>
<tr>
<td>1.789</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_3_s1/F</td>
</tr>
<tr>
<td>1.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/curr_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_down/curr_state_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>enable_1hz_inst_down/curr_state_6_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C32[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_6_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>enable_1hz_inst_down/next_state_6_s1/I1</td>
</tr>
<tr>
<td>1.789</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/next_state_6_s1/F</td>
</tr>
<tr>
<td>1.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>enable_1hz_inst_down/curr_state_6_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>enable_1hz_inst_down/curr_state_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>enable_1hz_inst_up/curr_state_6_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_6_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>enable_1hz_inst_up/next_state_6_s1/I1</td>
</tr>
<tr>
<td>1.789</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/next_state_6_s1/F</td>
</tr>
<tr>
<td>1.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>enable_1hz_inst_up/curr_state_6_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>enable_1hz_inst_up/curr_state_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_down/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst_down/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>debouncer_inst_down/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_down/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>debouncer_inst_down/state_next_1_s6/I1</td>
</tr>
<tr>
<td>1.789</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">debouncer_inst_down/state_next_1_s6/F</td>
</tr>
<tr>
<td>1.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_down/state_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>debouncer_inst_down/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>debouncer_inst_down/state_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_down/timer_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst_down/timer_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>debouncer_inst_down/timer_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C28[0][B]</td>
<td style=" font-weight:bold;">debouncer_inst_down/timer_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>debouncer_inst_down/timer_next_0_s2/I0</td>
</tr>
<tr>
<td>1.789</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">debouncer_inst_down/timer_next_0_s2/F</td>
</tr>
<tr>
<td>1.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" font-weight:bold;">debouncer_inst_down/timer_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>debouncer_inst_down/timer_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>debouncer_inst_down/timer_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_next_1_s6/I1</td>
</tr>
<tr>
<td>1.789</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">debouncer_inst_up/state_next_1_s6/F</td>
</tr>
<tr>
<td>1.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/timer_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst_up/timer_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>debouncer_inst_up/timer_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C26[0][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/timer_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>debouncer_inst_up/timer_next_0_s2/I0</td>
</tr>
<tr>
<td>1.789</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" background: #97FFFF;">debouncer_inst_up/timer_next_0_s2/F</td>
</tr>
<tr>
<td>1.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/timer_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>debouncer_inst_up/timer_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>debouncer_inst_up/timer_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/next_state_4_s1/I1</td>
</tr>
<tr>
<td>1.790</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/next_state_4_s1/F</td>
</tr>
<tr>
<td>1.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>4.134</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>enable_1hz_inst_down/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>enable_1hz_inst_down/curr_state_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 18.703%; route: 2.263, 67.604%; tC2Q: 0.458, 13.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>4.140</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>enable_1hz_inst_down/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>enable_1hz_inst_down/curr_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 18.671%; route: 2.268, 67.659%; tC2Q: 0.458, 13.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>4.140</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>enable_1hz_inst_down/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>enable_1hz_inst_down/curr_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 18.671%; route: 2.268, 67.659%; tC2Q: 0.458, 13.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>4.140</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/curr_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 18.671%; route: 2.268, 67.659%; tC2Q: 0.458, 13.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>4.134</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>enable_1hz_inst_down/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>enable_1hz_inst_down/curr_state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 18.703%; route: 2.263, 67.604%; tC2Q: 0.458, 13.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>4.134</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>enable_1hz_inst_down/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>enable_1hz_inst_down/curr_state_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 18.703%; route: 2.263, 67.604%; tC2Q: 0.458, 13.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>4.134</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>enable_1hz_inst_down/curr_state_6_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>enable_1hz_inst_down/curr_state_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 18.703%; route: 2.263, 67.604%; tC2Q: 0.458, 13.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>3.815</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/curr_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 20.672%; route: 1.944, 64.193%; tC2Q: 0.458, 15.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_down/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>debouncer_inst_down/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_down/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I0</td>
</tr>
<tr>
<td>3.071</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>3.907</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>enable_1hz_inst_up/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>enable_1hz_inst_up/curr_state_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 33.074%; route: 1.630, 52.237%; tC2Q: 0.458, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_down/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>debouncer_inst_down/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_down/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I0</td>
</tr>
<tr>
<td>3.071</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>enable_1hz_inst_up/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>enable_1hz_inst_up/curr_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 33.257%; route: 1.613, 51.973%; tC2Q: 0.458, 14.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_down/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>debouncer_inst_down/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_down/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I0</td>
</tr>
<tr>
<td>3.071</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 33.257%; route: 1.613, 51.973%; tC2Q: 0.458, 14.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_down/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>debouncer_inst_down/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_down/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I0</td>
</tr>
<tr>
<td>3.071</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>enable_1hz_inst_up/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>enable_1hz_inst_up/curr_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 33.257%; route: 1.613, 51.973%; tC2Q: 0.458, 14.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_down/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>debouncer_inst_down/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_down/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I0</td>
</tr>
<tr>
<td>3.071</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>enable_1hz_inst_up/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>enable_1hz_inst_up/curr_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 33.257%; route: 1.613, 51.973%; tC2Q: 0.458, 14.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_down/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>debouncer_inst_down/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_down/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I0</td>
</tr>
<tr>
<td>3.071</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>3.907</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 33.074%; route: 1.630, 52.237%; tC2Q: 0.458, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_down/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>debouncer_inst_down/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_down/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I0</td>
</tr>
<tr>
<td>3.071</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>3.907</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>enable_1hz_inst_up/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>enable_1hz_inst_up/curr_state_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 33.074%; route: 1.630, 52.237%; tC2Q: 0.458, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9999997.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10000001.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_down/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>debouncer_inst_down/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_down/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.039</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I0</td>
</tr>
<tr>
<td>3.071</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>3.907</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10000000.000</td>
<td>10000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10000001.000</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>enable_1hz_inst_up/curr_state_6_s0/CLK</td>
</tr>
<tr>
<td>10000001.000</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>enable_1hz_inst_up/curr_state_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 33.074%; route: 1.630, 52.237%; tC2Q: 0.458, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I1</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>2.531</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>enable_1hz_inst_up/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>enable_1hz_inst_up/curr_state_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 21.351%; route: 1.085, 60.163%; tC2Q: 0.333, 18.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I1</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>2.531</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 21.351%; route: 1.085, 60.163%; tC2Q: 0.333, 18.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I1</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>2.531</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>enable_1hz_inst_up/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>enable_1hz_inst_up/curr_state_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 21.351%; route: 1.085, 60.163%; tC2Q: 0.333, 18.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I1</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>2.531</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>enable_1hz_inst_up/curr_state_6_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>enable_1hz_inst_up/curr_state_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 21.351%; route: 1.085, 60.163%; tC2Q: 0.333, 18.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>enable_1hz_inst_down/curr_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 20.854%; route: 1.128, 61.090%; tC2Q: 0.333, 18.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I1</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>2.603</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>enable_1hz_inst_up/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>enable_1hz_inst_up/curr_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 20.536%; route: 1.156, 61.683%; tC2Q: 0.333, 17.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I1</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>2.603</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>enable_1hz_inst_up/curr_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 20.536%; route: 1.156, 61.683%; tC2Q: 0.333, 17.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I1</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>2.603</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>enable_1hz_inst_up/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>enable_1hz_inst_up/curr_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 20.536%; route: 1.156, 61.683%; tC2Q: 0.333, 17.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_up/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>enable_1hz_inst_up/n4_s1/I1</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_up/n4_s1/F</td>
</tr>
<tr>
<td>2.603</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_up/curr_state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>enable_1hz_inst_up/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>enable_1hz_inst_up/curr_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 20.536%; route: 1.156, 61.683%; tC2Q: 0.333, 17.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>2.823</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>enable_1hz_inst_down/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>enable_1hz_inst_down/curr_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 18.381%; route: 1.376, 65.705%; tC2Q: 0.333, 15.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>2.823</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>enable_1hz_inst_down/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>enable_1hz_inst_down/curr_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 18.381%; route: 1.376, 65.705%; tC2Q: 0.333, 15.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>2.823</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>enable_1hz_inst_down/curr_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 18.381%; route: 1.376, 65.705%; tC2Q: 0.333, 15.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>2.883</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>enable_1hz_inst_down/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>enable_1hz_inst_down/curr_state_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.862%; route: 1.437, 66.672%; tC2Q: 0.333, 15.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>2.883</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>enable_1hz_inst_down/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>enable_1hz_inst_down/curr_state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.862%; route: 1.437, 66.672%; tC2Q: 0.333, 15.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>2.883</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>enable_1hz_inst_down/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>enable_1hz_inst_down/curr_state_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.862%; route: 1.437, 66.672%; tC2Q: 0.333, 15.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst_down/curr_state_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst_up/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>enable_1hz_inst_down/n4_s1/I0</td>
</tr>
<tr>
<td>2.023</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst_down/n4_s1/F</td>
</tr>
<tr>
<td>2.883</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst_down/curr_state_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>BOTTOMSIDE[1]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>enable_1hz_inst_down/curr_state_6_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>enable_1hz_inst_down/curr_state_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 17.862%; route: 1.437, 66.672%; tC2Q: 0.333, 15.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4999998.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4999999.500</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debouncer_inst_up/timer_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>debouncer_inst_up/timer_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.545</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>debouncer_inst_up/timer_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4999998.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4999999.500</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debouncer_inst_up/state_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.545</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>debouncer_inst_up/state_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4999998.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4999999.500</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debouncer_inst_up/timer_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>debouncer_inst_up/timer_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.545</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>debouncer_inst_up/timer_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4999998.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4999999.500</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debouncer_inst_down/timer_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>debouncer_inst_down/timer_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.545</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>debouncer_inst_down/timer_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4999998.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4999999.500</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>enable_1hz_inst_up/curr_state_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>enable_1hz_inst_up/curr_state_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.545</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>enable_1hz_inst_up/curr_state_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4999998.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4999999.500</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mod_99_bcd_counter_inst/units_state_reg_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>mod_99_bcd_counter_inst/units_state_reg_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.545</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>mod_99_bcd_counter_inst/units_state_reg_3_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4999998.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4999999.500</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.545</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4999998.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4999999.500</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>enable_1hz_inst_up/curr_state_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>enable_1hz_inst_up/curr_state_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.545</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>enable_1hz_inst_up/curr_state_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4999998.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4999999.500</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.545</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_1_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4999998.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4999999.500</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.787</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.545</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5000000.500</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>mod_99_bcd_counter_inst/tens_state_reg_2_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>38</td>
<td>clk</td>
<td>9999994.000</td>
<td>0.667</td>
</tr>
<tr>
<td>9</td>
<td>unit[0]</td>
<td>9999996.000</td>
<td>0.846</td>
</tr>
<tr>
<td>9</td>
<td>unit[1]</td>
<td>9999996.000</td>
<td>0.851</td>
</tr>
<tr>
<td>9</td>
<td>unit[3]</td>
<td>9999996.000</td>
<td>0.815</td>
</tr>
<tr>
<td>9</td>
<td>n50_7</td>
<td>9999994.000</td>
<td>0.843</td>
</tr>
<tr>
<td>8</td>
<td>n4_5</td>
<td>9999997.000</td>
<td>0.836</td>
</tr>
<tr>
<td>8</td>
<td>n4_5</td>
<td>9999996.000</td>
<td>1.475</td>
</tr>
<tr>
<td>8</td>
<td>unit[2]</td>
<td>9999996.000</td>
<td>0.820</td>
</tr>
<tr>
<td>7</td>
<td>next_state_0_6</td>
<td>9999995.000</td>
<td>0.832</td>
</tr>
<tr>
<td>7</td>
<td>next_state_0_6</td>
<td>9999996.000</td>
<td>0.435</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C28</td>
<td>70.83%</td>
</tr>
<tr>
<td>R15C26</td>
<td>58.33%</td>
</tr>
<tr>
<td>R16C32</td>
<td>55.56%</td>
</tr>
<tr>
<td>R14C29</td>
<td>52.78%</td>
</tr>
<tr>
<td>R16C26</td>
<td>51.39%</td>
</tr>
<tr>
<td>R14C26</td>
<td>50.00%</td>
</tr>
<tr>
<td>R16C28</td>
<td>50.00%</td>
</tr>
<tr>
<td>R16C31</td>
<td>48.61%</td>
</tr>
<tr>
<td>R14C28</td>
<td>37.50%</td>
</tr>
<tr>
<td>R15C33</td>
<td>30.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
