#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x12f20b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12f2240 .scope module, "Test_Register_30b_RTL" "Test_Register_30b_RTL" 3 3;
 .timescale -9 -12;
v0x1308ed0_0 .var "clk", 0 0;
v0x1308fa0_0 .var "dut_d", 29 0;
v0x1309070_0 .net "dut_q", 29 0, v0x1308d40_0;  1 drivers
v0x1309170_0 .var "random_d", 29 0;
S_0x12b8e30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 29, 3 29 0, S_0x12f2240;
 .timescale -9 -12;
v0x12b9900_0 .var/2s "i", 31 0;
S_0x1308550 .scope task, "check" "check" 3 17, 3 17 0, S_0x12f2240;
 .timescale -9 -12;
v0x1308750_0 .var "d", 29 0;
v0x1308830_0 .var "q_expected", 29 0;
TD_Test_Register_30b_RTL.check ;
    %vpi_call/w 3 18 "$monitor", "time=%3d, %b => %b \012", $time, v0x1308fa0_0, v0x1309070_0 {0 0 0};
    %load/vec4 v0x1308750_0;
    %store/vec4 v0x1308fa0_0, 0, 30;
    %delay 1000, 0;
    %load/vec4 v0x1309070_0;
    %load/vec4 v0x1308830_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 21 "$display", "Success" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 22 "$display", "Test Failed" {0 0 0};
T_0.1 ;
    %end;
S_0x1308910 .scope module, "dut" "Register_30b_RTL" 3 6, 4 5 0, S_0x12f2240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 30 "d";
    .port_info 2 /OUTPUT 30 "q";
v0x1308b80_0 .net "clk", 0 0, v0x1308ed0_0;  1 drivers
v0x1308c60_0 .net "d", 29 0, v0x1308fa0_0;  1 drivers
v0x1308d40_0 .var "q", 29 0;
E_0x12cd000 .event posedge, v0x1308b80_0;
    .scope S_0x1308910;
T_1 ;
    %wait E_0x12cd000;
    %load/vec4 v0x1308c60_0;
    %assign/vec4 v0x1308d40_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12f2240;
T_2 ;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1308ed0_0, 0, 1;
T_2.0 ;
    %delay 500, 0;
    %load/vec4 v0x1308ed0_0;
    %inv;
    %store/vec4 v0x1308ed0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x12f2240;
T_3 ;
    %delay 500, 0;
    %fork t_1, S_0x12b8e30;
    %jmp t_0;
    .scope S_0x12b8e30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b9900_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x12b9900_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_3.1, 5;
    %vpi_func 3 30 "$urandom" 32 {0 0 0};
    %pad/u 30;
    %store/vec4 v0x1309170_0, 0, 30;
    %load/vec4 v0x1309170_0;
    %store/vec4 v0x1308750_0, 0, 30;
    %load/vec4 v0x1309170_0;
    %store/vec4 v0x1308830_0, 0, 30;
    %fork TD_Test_Register_30b_RTL.check, S_0x1308550;
    %join;
    %load/vec4 v0x12b9900_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12b9900_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0x12f2240;
t_0 %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "Test_Register_30b_RTL.v";
    "./Register_30b_RTL.v";
