{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699478059996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699478059996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  8 16:14:19 2023 " "Processing started: Wed Nov  8 16:14:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699478059996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478059996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off combolock -c combolock " "Command: quartus_map --read_settings_files=on --write_settings_files=off combolock -c combolock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478059996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699478060399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699478060400 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "combolock.v(58) " "Verilog HDL information at combolock.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699478069586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y combolock.v(10) " "Verilog HDL Declaration information at combolock.v(10): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699478069586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combolock.v 1 1 " "Found 1 design units, including 1 entities, in source file combolock.v" { { "Info" "ISGN_ENTITY_NAME" "1 combolock " "Found entity 1: combolock" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699478069587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478069587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y inputcond.v(4) " "Verilog HDL Declaration information at inputcond.v(4): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "inputcond.v" "" { Text "C:/Users/umerz/Documents/combolock 3/inputcond.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699478069588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputcond.v 1 1 " "Found 1 design units, including 1 entities, in source file inputcond.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputcond " "Found entity 1: inputcond" {  } { { "inputcond.v" "" { Text "C:/Users/umerz/Documents/combolock 3/inputcond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699478069589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478069589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "combolock " "Elaborating entity \"combolock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699478069615 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y combolock.v(26) " "Verilog HDL Always Construct warning at combolock.v(26): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp combolock.v(28) " "Verilog HDL Always Construct warning at combolock.v(28): variable \"temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_pulse combolock.v(29) " "Verilog HDL Always Construct warning at combolock.v(29): variable \"c_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "correct combolock.v(29) " "Verilog HDL Always Construct warning at combolock.v(29): variable \"correct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e_pulse combolock.v(30) " "Verilog HDL Always Construct warning at combolock.v(30): variable \"e_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "correct combolock.v(30) " "Verilog HDL Always Construct warning at combolock.v(30): variable \"correct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_pulse combolock.v(31) " "Verilog HDL Always Construct warning at combolock.v(31): variable \"c_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "correct combolock.v(31) " "Verilog HDL Always Construct warning at combolock.v(31): variable \"correct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e_pulse combolock.v(31) " "Verilog HDL Always Construct warning at combolock.v(31): variable \"e_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_pulse combolock.v(36) " "Verilog HDL Always Construct warning at combolock.v(36): variable \"c_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e_pulse combolock.v(36) " "Verilog HDL Always Construct warning at combolock.v(36): variable \"e_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switch combolock.v(37) " "Verilog HDL Always Construct warning at combolock.v(37): variable \"switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "correct combolock.v(43) " "Verilog HDL Always Construct warning at combolock.v(43): variable \"correct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_pulse combolock.v(44) " "Verilog HDL Always Construct warning at combolock.v(44): variable \"c_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e_pulse combolock.v(45) " "Verilog HDL Always Construct warning at combolock.v(45): variable \"e_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "e_pulse combolock.v(51) " "Verilog HDL Always Construct warning at combolock.v(51): variable \"e_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "combo combolock.v(25) " "Verilog HDL Always Construct warning at combolock.v(25): inferring latch(es) for variable \"combo\", which holds its previous value in one or more paths through the always construct" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y combolock.v(25) " "Verilog HDL Always Construct warning at combolock.v(25): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "combolock.v(73) " "Verilog HDL Case Statement information at combolock.v(73): all case item expressions in this case statement are onehot" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.OPEN combolock.v(25) " "Inferred latch for \"Y.OPEN\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478069616 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.ALARM combolock.v(25) " "Inferred latch for \"Y.ALARM\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478069617 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.WRONG combolock.v(25) " "Inferred latch for \"Y.WRONG\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478069617 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.NEW combolock.v(25) " "Inferred latch for \"Y.NEW\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478069617 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y.000 combolock.v(25) " "Inferred latch for \"Y.000\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478069617 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combo\[0\] combolock.v(25) " "Inferred latch for \"combo\[0\]\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478069617 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combo\[1\] combolock.v(25) " "Inferred latch for \"combo\[1\]\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478069617 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combo\[2\] combolock.v(25) " "Inferred latch for \"combo\[2\]\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478069617 "|combolock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combo\[3\] combolock.v(25) " "Inferred latch for \"combo\[3\]\" at combolock.v(25)" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478069617 "|combolock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputcond inputcond:incon1 " "Elaborating entity \"inputcond\" for hierarchy \"inputcond:incon1\"" {  } { { "combolock.v" "incon1" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699478069617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "combo\[0\] " "Latch combo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.NEW " "Ports D and ENA on the latch are fed by the same signal y.NEW" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478070043 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478070043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "combo\[1\] " "Latch combo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.NEW " "Ports D and ENA on the latch are fed by the same signal y.NEW" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478070043 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478070043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "combo\[2\] " "Latch combo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.NEW " "Ports D and ENA on the latch are fed by the same signal y.NEW" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478070043 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478070043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "combo\[3\] " "Latch combo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.NEW " "Ports D and ENA on the latch are fed by the same signal y.NEW" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478070043 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478070043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y.OPEN_208 " "Latch Y.OPEN_208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.WRONG " "Ports D and ENA on the latch are fed by the same signal y.WRONG" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478070044 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478070044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y.000_272 " "Latch Y.000_272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.OPEN " "Ports D and ENA on the latch are fed by the same signal y.OPEN" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478070044 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478070044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y.NEW_256 " "Latch Y.NEW_256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.WRONG " "Ports D and ENA on the latch are fed by the same signal y.WRONG" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478070044 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478070044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y.WRONG_240 " "Latch Y.WRONG_240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.START " "Ports D and ENA on the latch are fed by the same signal y.START" {  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699478070044 ""}  } { { "combolock.v" "" { Text "C:/Users/umerz/Documents/combolock 3/combolock.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699478070044 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699478070137 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699478070331 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/umerz/Documents/combolock 3/output_files/combolock.map.smsg " "Generated suppressed messages file C:/Users/umerz/Documents/combolock 3/output_files/combolock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478070358 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699478070456 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699478070456 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699478070486 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699478070486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699478070486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699478070486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699478070506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  8 16:14:30 2023 " "Processing ended: Wed Nov  8 16:14:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699478070506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699478070506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699478070506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699478070506 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699478071727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699478071727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  8 16:14:31 2023 " "Processing started: Wed Nov  8 16:14:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699478071727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699478071727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off combolock -c combolock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off combolock -c combolock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699478071727 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699478071816 ""}
{ "Info" "0" "" "Project  = combolock" {  } {  } 0 0 "Project  = combolock" 0 0 "Fitter" 0 0 1699478071816 ""}
{ "Info" "0" "" "Revision = combolock" {  } {  } 0 0 "Revision = combolock" 0 0 "Fitter" 0 0 1699478071817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1699478071956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699478071956 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "combolock 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"combolock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699478072002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699478072056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699478072056 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699478072459 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699478072586 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1699478083129 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock~inputCLKENA0 12 global CLKCTRL_G6 " "Clock~inputCLKENA0 with 12 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1699478083200 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1699478083200 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699478083201 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699478083204 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699478083204 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699478083204 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699478083205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699478083205 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699478083205 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1699478083780 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "combolock.sdc " "Synopsys Design Constraints File file not found: 'combolock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699478083781 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699478083781 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: datab  to: combout " "Cell: Equal0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699478083782 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1699478083782 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699478083783 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699478083784 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699478083784 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699478083793 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699478083794 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699478083794 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699478083827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699478092893 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1699478093049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699478095001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699478096422 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699478098288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699478098288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699478099463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/umerz/Documents/combolock 3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699478106114 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699478106114 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1699478108413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699478111109 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699478111109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699478111112 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699478112230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699478112272 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699478112618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699478112618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699478112944 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699478116212 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/umerz/Documents/combolock 3/output_files/combolock.fit.smsg " "Generated suppressed messages file C:/Users/umerz/Documents/combolock 3/output_files/combolock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699478116613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6276 " "Peak virtual memory: 6276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699478117081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  8 16:15:17 2023 " "Processing ended: Wed Nov  8 16:15:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699478117081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699478117081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699478117081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699478117081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699478118325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699478118325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  8 16:15:18 2023 " "Processing started: Wed Nov  8 16:15:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699478118325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699478118325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off combolock -c combolock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off combolock -c combolock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699478118325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1699478119037 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699478124003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699478126726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  8 16:15:26 2023 " "Processing ended: Wed Nov  8 16:15:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699478126726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699478126726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699478126726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699478126726 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699478127389 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699478127982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699478127983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  8 16:15:27 2023 " "Processing started: Wed Nov  8 16:15:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699478127983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699478127983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta combolock -c combolock " "Command: quartus_sta combolock -c combolock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699478127983 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699478128071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1699478128614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699478128614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478128665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478128665 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1699478129162 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "combolock.sdc " "Synopsys Design Constraints File file not found: 'combolock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1699478129183 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478129184 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699478129184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch\[0\] switch\[0\] " "create_clock -period 1.000 -name switch\[0\] switch\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699478129184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inputcond:incon1\|y.B inputcond:incon1\|y.B " "create_clock -period 1.000 -name inputcond:incon1\|y.B inputcond:incon1\|y.B" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699478129184 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699478129184 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: dataf  to: combout " "Cell: Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699478129185 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699478129185 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699478129185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699478129186 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699478129186 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699478129195 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699478129216 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699478129216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.822 " "Worst-case setup slack is -10.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.822             -54.754 inputcond:incon1\|y.B  " "  -10.822             -54.754 inputcond:incon1\|y.B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.549             -26.549 switch\[0\]  " "   -8.549             -26.549 switch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.875             -23.061 Clock  " "   -5.875             -23.061 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478129224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.758 " "Worst-case hold slack is -1.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.758              -3.513 Clock  " "   -1.758              -3.513 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935              -0.935 switch\[0\]  " "   -0.935              -0.935 switch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.446               0.000 inputcond:incon1\|y.B  " "    2.446               0.000 inputcond:incon1\|y.B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478129233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699478129236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699478129244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.220 Clock  " "   -0.394              -6.220 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 switch\[0\]  " "    0.229               0.000 switch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 inputcond:incon1\|y.B  " "    0.392               0.000 inputcond:incon1\|y.B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478129246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478129246 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699478129259 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699478129294 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699478130154 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: dataf  to: combout " "Cell: Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699478130194 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699478130194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699478130194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699478130199 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699478130199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.350 " "Worst-case setup slack is -10.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.350             -53.710 inputcond:incon1\|y.B  " "  -10.350             -53.710 inputcond:incon1\|y.B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.224             -25.635 switch\[0\]  " "   -8.224             -25.635 switch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.427             -20.662 Clock  " "   -5.427             -20.662 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478130211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.818 " "Worst-case hold slack is -1.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.818              -3.634 Clock  " "   -1.818              -3.634 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.955              -0.955 switch\[0\]  " "   -0.955              -0.955 switch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.395               0.000 inputcond:incon1\|y.B  " "    2.395               0.000 inputcond:incon1\|y.B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478130219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699478130224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699478130230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.717 Clock  " "   -0.394              -6.717 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 switch\[0\]  " "    0.195               0.000 switch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 inputcond:incon1\|y.B  " "    0.393               0.000 inputcond:incon1\|y.B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478130234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478130234 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699478130254 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699478130414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699478131093 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: dataf  to: combout " "Cell: Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699478131135 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699478131135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699478131135 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699478131136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699478131136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.840 " "Worst-case setup slack is -6.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.840             -31.757 inputcond:incon1\|y.B  " "   -6.840             -31.757 inputcond:incon1\|y.B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.952             -18.859 switch\[0\]  " "   -5.952             -18.859 switch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.556             -14.083 Clock  " "   -3.556             -14.083 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478131138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.848 " "Worst-case hold slack is -0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848              -1.693 Clock  " "   -0.848              -1.693 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431              -0.431 switch\[0\]  " "   -0.431              -0.431 switch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.798               0.000 inputcond:incon1\|y.B  " "    1.798               0.000 inputcond:incon1\|y.B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478131141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699478131144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699478131146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.093 " "Worst-case minimum pulse width slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.606 switch\[0\]  " "   -0.093              -0.606 switch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -1.069 Clock  " "   -0.090              -1.069 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 inputcond:incon1\|y.B  " "    0.456               0.000 inputcond:incon1\|y.B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478131148 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699478131164 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: dataf  to: combout " "Cell: Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699478131324 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699478131324 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699478131324 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699478131326 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699478131326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.086 " "Worst-case setup slack is -6.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.086             -29.064 inputcond:incon1\|y.B  " "   -6.086             -29.064 inputcond:incon1\|y.B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.256             -16.480 switch\[0\]  " "   -5.256             -16.480 switch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.996             -11.166 Clock  " "   -2.996             -11.166 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478131328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.860 " "Worst-case hold slack is -0.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.860              -1.717 Clock  " "   -0.860              -1.717 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.444              -0.444 switch\[0\]  " "   -0.444              -0.444 switch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.633               0.000 inputcond:incon1\|y.B  " "    1.633               0.000 inputcond:incon1\|y.B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478131337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699478131341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699478131344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.096 " "Worst-case minimum pulse width slack is -0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -0.663 switch\[0\]  " "   -0.096              -0.663 switch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -1.070 Clock  " "   -0.090              -1.070 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 inputcond:incon1\|y.B  " "    0.462               0.000 inputcond:incon1\|y.B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699478131346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699478131346 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699478132741 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699478132741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5127 " "Peak virtual memory: 5127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699478132940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  8 16:15:32 2023 " "Processing ended: Wed Nov  8 16:15:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699478132940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699478132940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699478132940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699478132940 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1699478134132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699478134133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  8 16:15:34 2023 " "Processing started: Wed Nov  8 16:15:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699478134133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699478134133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off combolock -c combolock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off combolock -c combolock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699478134133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1699478134979 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "combolock.vo C:/Users/umerz/Documents/combolock 3/simulation/questa/ simulation " "Generated file combolock.vo in folder \"C:/Users/umerz/Documents/combolock 3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699478135022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699478135059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  8 16:15:35 2023 " "Processing ended: Wed Nov  8 16:15:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699478135059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699478135059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699478135059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699478135059 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699478135715 ""}
