\hypertarget{struct_l_p_u_a_r_t___type}{}\doxysection{LPUART\+\_\+\+Type Struct Reference}
\label{struct_l_p_u_a_r_t___type}\index{LPUART\_Type@{LPUART\_Type}}


LPUART -\/ Size of Registers Arrays.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_ab20ff3f0387cbcc2652477ed5d2702df}{VERID}}
\begin{DoxyCompactList}\small\item\em Version ID Register, offset\+: 0x0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_a96563b10e1e91f05203f88047408044a}{PARAM}}
\begin{DoxyCompactList}\small\item\em Parameter Register, offset\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_afbae2419776cd5a4fe4650ad3958ee05}{GLOBAL}}
\begin{DoxyCompactList}\small\item\em LPUART Global Register, offset\+: 0x8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_a45eac674f19f76000477bd20928ad416}{PINCFG}}
\begin{DoxyCompactList}\small\item\em LPUART Pin Configuration Register, offset\+: 0xC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_a715a225c91b8c19aa933f75d516e4edd}{BAUD}}
\begin{DoxyCompactList}\small\item\em LPUART Baud Rate Register, offset\+: 0x10. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_aa90c98b3b95ed1374dbcf018c74aef79}{STAT}}
\begin{DoxyCompactList}\small\item\em LPUART Status Register, offset\+: 0x14. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_a15fc8d35f045f329b80c544bef35ff64}{CTRL}}
\begin{DoxyCompactList}\small\item\em LPUART Control Register, offset\+: 0x18. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_a54cb6b41986c241ca85af803e9cd6101}{DATA}}
\begin{DoxyCompactList}\small\item\em LPUART Data Register, offset\+: 0x1C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_a04dafd3ac005ff337f83b0a17755161f}{MATCH}}
\begin{DoxyCompactList}\small\item\em LPUART Match Address Register, offset\+: 0x20. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_af536c921116e9685445db3f467441f35}{MODIR}}
\begin{DoxyCompactList}\small\item\em LPUART Modem Ir\+DA Register, offset\+: 0x24. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_a68bef1da5fd164cf0f884b4209670dc8}{FIFO}}
\begin{DoxyCompactList}\small\item\em LPUART FIFO Register, offset\+: 0x28. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_u_a_r_t___type_ad26129a6b4872dc2dd9012ef1b559ba7}{WATER}}
\begin{DoxyCompactList}\small\item\em LPUART Watermark Register, offset\+: 0x2C. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
LPUART -\/ Size of Registers Arrays. 

LPUART -\/ Register Layout Typedef 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_l_p_u_a_r_t___type_a715a225c91b8c19aa933f75d516e4edd}\label{struct_l_p_u_a_r_t___type_a715a225c91b8c19aa933f75d516e4edd}} 
\index{LPUART\_Type@{LPUART\_Type}!BAUD@{BAUD}}
\index{BAUD@{BAUD}!LPUART\_Type@{LPUART\_Type}}
\doxysubsubsection{\texorpdfstring{BAUD}{BAUD}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BAUD}



LPUART Baud Rate Register, offset\+: 0x10. 

\mbox{\Hypertarget{struct_l_p_u_a_r_t___type_a15fc8d35f045f329b80c544bef35ff64}\label{struct_l_p_u_a_r_t___type_a15fc8d35f045f329b80c544bef35ff64}} 
\index{LPUART\_Type@{LPUART\_Type}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!LPUART\_Type@{LPUART\_Type}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTRL}



LPUART Control Register, offset\+: 0x18. 

\mbox{\Hypertarget{struct_l_p_u_a_r_t___type_a54cb6b41986c241ca85af803e9cd6101}\label{struct_l_p_u_a_r_t___type_a54cb6b41986c241ca85af803e9cd6101}} 
\index{LPUART\_Type@{LPUART\_Type}!DATA@{DATA}}
\index{DATA@{DATA}!LPUART\_Type@{LPUART\_Type}}
\doxysubsubsection{\texorpdfstring{DATA}{DATA}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DATA}



LPUART Data Register, offset\+: 0x1C. 

\mbox{\Hypertarget{struct_l_p_u_a_r_t___type_a68bef1da5fd164cf0f884b4209670dc8}\label{struct_l_p_u_a_r_t___type_a68bef1da5fd164cf0f884b4209670dc8}} 
\index{LPUART\_Type@{LPUART\_Type}!FIFO@{FIFO}}
\index{FIFO@{FIFO}!LPUART\_Type@{LPUART\_Type}}
\doxysubsubsection{\texorpdfstring{FIFO}{FIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FIFO}



LPUART FIFO Register, offset\+: 0x28. 

\mbox{\Hypertarget{struct_l_p_u_a_r_t___type_afbae2419776cd5a4fe4650ad3958ee05}\label{struct_l_p_u_a_r_t___type_afbae2419776cd5a4fe4650ad3958ee05}} 
\index{LPUART\_Type@{LPUART\_Type}!GLOBAL@{GLOBAL}}
\index{GLOBAL@{GLOBAL}!LPUART\_Type@{LPUART\_Type}}
\doxysubsubsection{\texorpdfstring{GLOBAL}{GLOBAL}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GLOBAL}



LPUART Global Register, offset\+: 0x8. 

\mbox{\Hypertarget{struct_l_p_u_a_r_t___type_a04dafd3ac005ff337f83b0a17755161f}\label{struct_l_p_u_a_r_t___type_a04dafd3ac005ff337f83b0a17755161f}} 
\index{LPUART\_Type@{LPUART\_Type}!MATCH@{MATCH}}
\index{MATCH@{MATCH}!LPUART\_Type@{LPUART\_Type}}
\doxysubsubsection{\texorpdfstring{MATCH}{MATCH}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MATCH}



LPUART Match Address Register, offset\+: 0x20. 

\mbox{\Hypertarget{struct_l_p_u_a_r_t___type_af536c921116e9685445db3f467441f35}\label{struct_l_p_u_a_r_t___type_af536c921116e9685445db3f467441f35}} 
\index{LPUART\_Type@{LPUART\_Type}!MODIR@{MODIR}}
\index{MODIR@{MODIR}!LPUART\_Type@{LPUART\_Type}}
\doxysubsubsection{\texorpdfstring{MODIR}{MODIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MODIR}



LPUART Modem Ir\+DA Register, offset\+: 0x24. 

\mbox{\Hypertarget{struct_l_p_u_a_r_t___type_a96563b10e1e91f05203f88047408044a}\label{struct_l_p_u_a_r_t___type_a96563b10e1e91f05203f88047408044a}} 
\index{LPUART\_Type@{LPUART\_Type}!PARAM@{PARAM}}
\index{PARAM@{PARAM}!LPUART\_Type@{LPUART\_Type}}
\doxysubsubsection{\texorpdfstring{PARAM}{PARAM}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t PARAM}



Parameter Register, offset\+: 0x4. 

\mbox{\Hypertarget{struct_l_p_u_a_r_t___type_a45eac674f19f76000477bd20928ad416}\label{struct_l_p_u_a_r_t___type_a45eac674f19f76000477bd20928ad416}} 
\index{LPUART\_Type@{LPUART\_Type}!PINCFG@{PINCFG}}
\index{PINCFG@{PINCFG}!LPUART\_Type@{LPUART\_Type}}
\doxysubsubsection{\texorpdfstring{PINCFG}{PINCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PINCFG}



LPUART Pin Configuration Register, offset\+: 0xC. 

\mbox{\Hypertarget{struct_l_p_u_a_r_t___type_aa90c98b3b95ed1374dbcf018c74aef79}\label{struct_l_p_u_a_r_t___type_aa90c98b3b95ed1374dbcf018c74aef79}} 
\index{LPUART\_Type@{LPUART\_Type}!STAT@{STAT}}
\index{STAT@{STAT}!LPUART\_Type@{LPUART\_Type}}
\doxysubsubsection{\texorpdfstring{STAT}{STAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t STAT}



LPUART Status Register, offset\+: 0x14. 

\mbox{\Hypertarget{struct_l_p_u_a_r_t___type_ab20ff3f0387cbcc2652477ed5d2702df}\label{struct_l_p_u_a_r_t___type_ab20ff3f0387cbcc2652477ed5d2702df}} 
\index{LPUART\_Type@{LPUART\_Type}!VERID@{VERID}}
\index{VERID@{VERID}!LPUART\_Type@{LPUART\_Type}}
\doxysubsubsection{\texorpdfstring{VERID}{VERID}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t VERID}



Version ID Register, offset\+: 0x0. 

\mbox{\Hypertarget{struct_l_p_u_a_r_t___type_ad26129a6b4872dc2dd9012ef1b559ba7}\label{struct_l_p_u_a_r_t___type_ad26129a6b4872dc2dd9012ef1b559ba7}} 
\index{LPUART\_Type@{LPUART\_Type}!WATER@{WATER}}
\index{WATER@{WATER}!LPUART\_Type@{LPUART\_Type}}
\doxysubsubsection{\texorpdfstring{WATER}{WATER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WATER}



LPUART Watermark Register, offset\+: 0x2C. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
