<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN"
   "http://www.w3.org/TR/html4/strict.dtd">
<!--
generated by Pygments <http://pygments.org>
Copyright 2006-2019 by the Pygments team.
Licensed under the BSD license, see LICENSE for details.
-->
<html>
<head>
  <title></title>
  <meta http-equiv="content-type" content="text/html; charset=None">
  <style type="text/css">
/*
generated by Pygments <http://pygments.org>
Copyright 2006-2019 by the Pygments team.
Licensed under the BSD license, see LICENSE for details.
*/
td.linenos { background-color: #f0f0f0; padding-right: 10px; }
span.lineno { background-color: #f0f0f0; padding: 0 5px 0 5px; }
pre { line-height: 125%; }
body .hll { background-color: #ffffcc }
body  { background: #f8f8f8; }
body .c { color: #408080; font-style: italic } /* Comment */
body .err { border: 1px solid #FF0000 } /* Error */
body .k { color: #008000; font-weight: bold } /* Keyword */
body .o { color: #666666 } /* Operator */
body .ch { color: #408080; font-style: italic } /* Comment.Hashbang */
body .cm { color: #408080; font-style: italic } /* Comment.Multiline */
body .cp { color: #BC7A00 } /* Comment.Preproc */
body .cpf { color: #408080; font-style: italic } /* Comment.PreprocFile */
body .c1 { color: #408080; font-style: italic } /* Comment.Single */
body .cs { color: #408080; font-style: italic } /* Comment.Special */
body .gd { color: #A00000 } /* Generic.Deleted */
body .ge { font-style: italic } /* Generic.Emph */
body .gr { color: #FF0000 } /* Generic.Error */
body .gh { color: #000080; font-weight: bold } /* Generic.Heading */
body .gi { color: #00A000 } /* Generic.Inserted */
body .go { color: #888888 } /* Generic.Output */
body .gp { color: #000080; font-weight: bold } /* Generic.Prompt */
body .gs { font-weight: bold } /* Generic.Strong */
body .gu { color: #800080; font-weight: bold } /* Generic.Subheading */
body .gt { color: #0044DD } /* Generic.Traceback */
body .kc { color: #008000; font-weight: bold } /* Keyword.Constant */
body .kd { color: #008000; font-weight: bold } /* Keyword.Declaration */
body .kn { color: #008000; font-weight: bold } /* Keyword.Namespace */
body .kp { color: #008000 } /* Keyword.Pseudo */
body .kr { color: #008000; font-weight: bold } /* Keyword.Reserved */
body .kt { color: #B00040 } /* Keyword.Type */
body .m { color: #666666 } /* Literal.Number */
body .s { color: #BA2121 } /* Literal.String */
body .na { color: #7D9029 } /* Name.Attribute */
body .nb { color: #008000 } /* Name.Builtin */
body .nc { color: #0000FF; font-weight: bold } /* Name.Class */
body .no { color: #880000 } /* Name.Constant */
body .nd { color: #AA22FF } /* Name.Decorator */
body .ni { color: #999999; font-weight: bold } /* Name.Entity */
body .ne { color: #D2413A; font-weight: bold } /* Name.Exception */
body .nf { color: #0000FF } /* Name.Function */
body .nl { color: #A0A000 } /* Name.Label */
body .nn { color: #0000FF; font-weight: bold } /* Name.Namespace */
body .nt { color: #008000; font-weight: bold } /* Name.Tag */
body .nv { color: #19177C } /* Name.Variable */
body .ow { color: #AA22FF; font-weight: bold } /* Operator.Word */
body .w { color: #bbbbbb } /* Text.Whitespace */
body .mb { color: #666666 } /* Literal.Number.Bin */
body .mf { color: #666666 } /* Literal.Number.Float */
body .mh { color: #666666 } /* Literal.Number.Hex */
body .mi { color: #666666 } /* Literal.Number.Integer */
body .mo { color: #666666 } /* Literal.Number.Oct */
body .sa { color: #BA2121 } /* Literal.String.Affix */
body .sb { color: #BA2121 } /* Literal.String.Backtick */
body .sc { color: #BA2121 } /* Literal.String.Char */
body .dl { color: #BA2121 } /* Literal.String.Delimiter */
body .sd { color: #BA2121; font-style: italic } /* Literal.String.Doc */
body .s2 { color: #BA2121 } /* Literal.String.Double */
body .se { color: #BB6622; font-weight: bold } /* Literal.String.Escape */
body .sh { color: #BA2121 } /* Literal.String.Heredoc */
body .si { color: #BB6688; font-weight: bold } /* Literal.String.Interpol */
body .sx { color: #008000 } /* Literal.String.Other */
body .sr { color: #BB6688 } /* Literal.String.Regex */
body .s1 { color: #BA2121 } /* Literal.String.Single */
body .ss { color: #19177C } /* Literal.String.Symbol */
body .bp { color: #008000 } /* Name.Builtin.Pseudo */
body .fm { color: #0000FF } /* Name.Function.Magic */
body .vc { color: #19177C } /* Name.Variable.Class */
body .vg { color: #19177C } /* Name.Variable.Global */
body .vi { color: #19177C } /* Name.Variable.Instance */
body .vm { color: #19177C } /* Name.Variable.Magic */
body .il { color: #666666 } /* Literal.Number.Integer.Long */

  </style>
</head>
<body>
<h2></h2>

<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a></pre></div></td><td class="code"><div class="highlight"><span class="filename">third_party/cores/swerv/design/lsu/lsu_ecc.sv</span><pre><span></span><a name="l-1"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-2"></a><span class="c1">// Copyright 2019 Western Digital Corporation or its affiliates.</span>
<a name="l-3"></a><span class="c1">// </span>
<a name="l-4"></a><span class="c1">// Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<a name="l-5"></a><span class="c1">// you may not use this file except in compliance with the License.</span>
<a name="l-6"></a><span class="c1">// You may obtain a copy of the License at</span>
<a name="l-7"></a><span class="c1">// </span>
<a name="l-8"></a><span class="c1">// http://www.apache.org/licenses/LICENSE-2.0</span>
<a name="l-9"></a><span class="c1">// </span>
<a name="l-10"></a><span class="c1">// Unless required by applicable law or agreed to in writing, software</span>
<a name="l-11"></a><span class="c1">// distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<a name="l-12"></a><span class="c1">// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<a name="l-13"></a><span class="c1">// See the License for the specific language governing permissions and</span>
<a name="l-14"></a><span class="c1">// limitations under the License.</span>
<a name="l-15"></a>
<a name="l-16"></a><span class="c1">//********************************************************************************</span>
<a name="l-17"></a><span class="c1">// $Id$</span>
<a name="l-18"></a><span class="c1">//</span>
<a name="l-19"></a><span class="c1">// </span>
<a name="l-20"></a><span class="c1">// Owner: </span>
<a name="l-21"></a><span class="c1">// Function: Top level file for load store unit</span>
<a name="l-22"></a><span class="c1">// Comments:</span>
<a name="l-23"></a><span class="c1">//</span>
<a name="l-24"></a><span class="c1">//  </span>
<a name="l-25"></a><span class="c1">// DC1 -&gt; DC2 -&gt; DC3 -&gt; DC4 (Commit)</span>
<a name="l-26"></a><span class="c1">// </span>
<a name="l-27"></a><span class="c1">//********************************************************************************</span>
<a name="l-28"></a><span class="k">module</span> <span class="n">lsu_ecc</span> 
<a name="l-29"></a>   <span class="k">import</span> <span class="n">swerv_types</span><span class="o">::*</span><span class="p">;</span>
<a name="l-30"></a><span class="p">(</span>
<a name="l-31"></a>
<a name="l-32"></a>   <span class="k">input</span> <span class="k">logic</span>        <span class="n">lsu_c2_dc4_clk</span><span class="p">,</span>                      <span class="c1">// clocks</span>
<a name="l-33"></a>   <span class="k">input</span> <span class="k">logic</span>        <span class="n">lsu_c1_dc4_clk</span><span class="p">,</span>
<a name="l-34"></a>   <span class="k">input</span> <span class="k">logic</span>        <span class="n">lsu_c1_dc5_clk</span><span class="p">,</span>
<a name="l-35"></a>   <span class="k">input</span> <span class="k">logic</span>        <span class="n">clk</span><span class="p">,</span>
<a name="l-36"></a>   <span class="k">input</span> <span class="k">logic</span>        <span class="n">rst_l</span><span class="p">,</span>
<a name="l-37"></a>
<a name="l-38"></a>   <span class="k">input</span> <span class="n">lsu_pkt_t</span>    <span class="n">lsu_pkt_dc3</span><span class="p">,</span>                        <span class="c1">// packet in dc3</span>
<a name="l-39"></a>   <span class="k">input</span> <span class="k">logic</span>        <span class="n">lsu_dccm_rden_dc3</span><span class="p">,</span>                  <span class="c1">// dccm rden</span>
<a name="l-40"></a>   <span class="k">input</span> <span class="k">logic</span>        <span class="n">addr_in_dccm_dc3</span><span class="p">,</span>                   <span class="c1">// address in dccm</span>
<a name="l-41"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>       <span class="n">lsu_addr_dc3</span><span class="p">,</span>    <span class="c1">// start address</span>
<a name="l-42"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>       <span class="n">end_addr_dc3</span><span class="p">,</span>    <span class="c1">// end address</span>
<a name="l-43"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                    <span class="n">store_data_dc3</span><span class="p">,</span>  <span class="c1">// store data</span>
<a name="l-44"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">stbuf_data_any</span><span class="p">,</span>   
<a name="l-45"></a>
<a name="l-46"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">stbuf_fwddata_hi_dc3</span><span class="p">,</span>  <span class="c1">// data forward from the store buffer</span>
<a name="l-47"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">stbuf_fwddata_lo_dc3</span><span class="p">,</span>  <span class="c1">// data forward from the store buffer</span>
<a name="l-48"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_BYTE_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">stbuf_fwdbyteen_hi_dc3</span><span class="p">,</span><span class="c1">// which bytes from the store buffer are on</span>
<a name="l-49"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_BYTE_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">stbuf_fwdbyteen_lo_dc3</span><span class="p">,</span><span class="c1">// which bytes from the store buffer are on</span>
<a name="l-50"></a>                
<a name="l-51"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dccm_data_hi_dc3</span><span class="p">,</span>     <span class="c1">// raw data from mem</span>
<a name="l-52"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dccm_data_lo_dc3</span><span class="p">,</span>     <span class="c1">// raw data from mem</span>
<a name="l-53"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dccm_data_ecc_hi_dc3</span><span class="p">,</span> <span class="c1">// ecc read out from mem</span>
<a name="l-54"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dccm_data_ecc_lo_dc3</span><span class="p">,</span> <span class="c1">// ecc read out from mem</span>
<a name="l-55"></a>
<a name="l-56"></a>   <span class="k">input</span> <span class="k">logic</span>                           <span class="n">dec_tlu_core_ecc_disable</span><span class="p">,</span>  <span class="c1">// disables the ecc computation and error flagging</span>
<a name="l-57"></a>  
<a name="l-58"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">store_ecc_datafn_hi_dc3</span><span class="p">,</span>  <span class="c1">// final store data either from stbuf or SEC DCCM readout </span>
<a name="l-59"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">store_ecc_datafn_lo_dc3</span><span class="p">,</span>
<a name="l-60"></a>
<a name="l-61"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">stbuf_ecc_any</span><span class="p">,</span> 
<a name="l-62"></a>   <span class="k">output</span> <span class="k">logic</span>        <span class="n">single_ecc_error_hi_dc3</span><span class="p">,</span>                   <span class="c1">// sec detected</span>
<a name="l-63"></a>   <span class="k">output</span> <span class="k">logic</span>        <span class="n">single_ecc_error_lo_dc3</span><span class="p">,</span>                   <span class="c1">// sec detected on lower dccm bank</span>
<a name="l-64"></a>   <span class="k">output</span> <span class="k">logic</span>        <span class="n">lsu_single_ecc_error_dc3</span><span class="p">,</span>                  <span class="c1">// or of the 2</span>
<a name="l-65"></a>   <span class="k">output</span> <span class="k">logic</span>        <span class="n">lsu_double_ecc_error_dc3</span><span class="p">,</span>                  <span class="c1">// double error detected</span>
<a name="l-66"></a>   
<a name="l-67"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">scan_mode</span>                                                 
<a name="l-68"></a> <span class="p">);</span>
<a name="l-69"></a>
<a name="l-70"></a><span class="no">`include</span> <span class="s">&quot;global.h&quot;</span>
<a name="l-71"></a>   
<a name="l-72"></a>   <span class="no">`ifdef</span> <span class="no">RV_DCCM_ENABLE</span>
<a name="l-73"></a>      <span class="k">localparam</span> <span class="no">DCCM_ENABLE</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-74"></a>   <span class="no">`else</span>
<a name="l-75"></a>      <span class="k">localparam</span> <span class="no">DCCM_ENABLE</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-76"></a>   <span class="no">`endif</span>
<a name="l-77"></a>
<a name="l-78"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">sec_data_hi_dc3</span><span class="p">;</span>
<a name="l-79"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">sec_data_lo_dc3</span><span class="p">;</span>
<a name="l-80"></a>   
<a name="l-81"></a> 
<a name="l-82"></a>   <span class="k">logic</span>        <span class="n">double_ecc_error_hi_dc3</span><span class="p">,</span> <span class="n">double_ecc_error_lo_dc3</span><span class="p">;</span>
<a name="l-83"></a>
<a name="l-84"></a>   <span class="k">logic</span>        <span class="n">ldst_dual_dc3</span><span class="p">;</span>
<a name="l-85"></a>   <span class="k">logic</span>        <span class="n">is_ldst_dc3</span><span class="p">;</span>
<a name="l-86"></a>   <span class="k">logic</span>        <span class="n">is_ldst_hi_dc3</span><span class="p">,</span> <span class="n">is_ldst_lo_dc3</span><span class="p">;</span>
<a name="l-87"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">ldst_byteen_dc3</span><span class="p">;</span>
<a name="l-88"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">store_byteen_dc3</span><span class="p">;</span>
<a name="l-89"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">store_byteen_ext_dc3</span><span class="p">;</span>
<a name="l-90"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DCCM_BYTE_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">store_byteen_hi_dc3</span><span class="p">,</span> <span class="n">store_byteen_lo_dc3</span><span class="p">;</span>
<a name="l-91"></a>    
<a name="l-92"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">163</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">store_data_ext_dc3</span><span class="p">;</span>
<a name="l-93"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">store_data_hi_dc3</span><span class="p">,</span> <span class="n">store_data_lo_dc3</span><span class="p">;</span> 
<a name="l-94"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="n">ecc_out_hi_nc</span><span class="p">,</span> <span class="n">ecc_out_lo_nc</span><span class="p">;</span>
<a name="l-95"></a>   
<a name="l-96"></a>   
<a name="l-97"></a>   <span class="k">assign</span> <span class="n">ldst_dual_dc3</span> <span class="o">=</span> <span class="p">(</span><span class="n">lsu_addr_dc3</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">!=</span> <span class="n">end_addr_dc3</span><span class="p">[</span><span class="mh">2</span><span class="p">]);</span>
<a name="l-98"></a>   <span class="k">assign</span> <span class="n">is_ldst_dc3</span> <span class="o">=</span> <span class="n">lsu_pkt_dc3</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">lsu_pkt_dc3</span><span class="p">.</span><span class="n">load</span> <span class="o">|</span> <span class="n">lsu_pkt_dc3</span><span class="p">.</span><span class="n">store</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">addr_in_dccm_dc3</span> <span class="o">&amp;</span> <span class="n">lsu_dccm_rden_dc3</span><span class="p">;</span>
<a name="l-99"></a>   <span class="k">assign</span> <span class="n">is_ldst_lo_dc3</span> <span class="o">=</span> <span class="n">is_ldst_dc3</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_core_ecc_disable</span><span class="p">;</span>
<a name="l-100"></a>   <span class="k">assign</span> <span class="n">is_ldst_hi_dc3</span> <span class="o">=</span> <span class="n">is_ldst_dc3</span> <span class="o">&amp;</span> <span class="n">ldst_dual_dc3</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_core_ecc_disable</span><span class="p">;</span>
<a name="l-101"></a>
<a name="l-102"></a>   <span class="k">assign</span> <span class="n">ldst_byteen_dc3</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">({</span><span class="mh">8</span><span class="p">{</span><span class="n">lsu_pkt_dc3</span><span class="p">.</span><span class="n">by</span><span class="p">}}</span>   <span class="o">&amp;</span> <span class="mh">8</span><span class="mb">&#39;b0000</span><span class="n">_0001</span><span class="p">)</span> <span class="o">|</span>
<a name="l-103"></a>                                 <span class="p">({</span><span class="mh">8</span><span class="p">{</span><span class="n">lsu_pkt_dc3</span><span class="p">.</span><span class="n">half</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="mh">8</span><span class="mb">&#39;b0000</span><span class="n">_0011</span><span class="p">)</span> <span class="o">|</span>
<a name="l-104"></a>                                 <span class="p">({</span><span class="mh">8</span><span class="p">{</span><span class="n">lsu_pkt_dc3</span><span class="p">.</span><span class="n">word</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="mh">8</span><span class="mb">&#39;b0000</span><span class="n">_1111</span><span class="p">)</span> <span class="o">|</span>
<a name="l-105"></a>                                 <span class="p">({</span><span class="mh">8</span><span class="p">{</span><span class="n">lsu_pkt_dc3</span><span class="p">.</span><span class="n">dword</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="mh">8</span><span class="mb">&#39;b1111</span><span class="n">_1111</span><span class="p">);</span>
<a name="l-106"></a>   <span class="k">assign</span> <span class="n">store_byteen_dc3</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">ldst_byteen_dc3</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mh">8</span><span class="p">{</span><span class="n">lsu_pkt_dc3</span><span class="p">.</span><span class="n">store</span><span class="p">}};</span>
<a name="l-107"></a>   
<a name="l-108"></a>   <span class="k">assign</span> <span class="n">store_byteen_ext_dc3</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">store_byteen_dc3</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">lsu_addr_dc3</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-109"></a>   <span class="k">assign</span> <span class="n">store_byteen_hi_dc3</span><span class="p">[</span><span class="no">DCCM_BYTE_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">store_byteen_ext_dc3</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">4</span><span class="p">];</span>
<a name="l-110"></a>   <span class="k">assign</span> <span class="n">store_byteen_lo_dc3</span><span class="p">[</span><span class="no">DCCM_BYTE_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">store_byteen_ext_dc3</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-111"></a>
<a name="l-112"></a>   <span class="k">assign</span> <span class="n">store_data_ext_dc3</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">store_data_dc3</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="p">{</span><span class="n">lsu_addr_dc3</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">};</span>
<a name="l-113"></a>   <span class="k">assign</span> <span class="n">store_data_hi_dc3</span><span class="p">[</span><span class="no">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="o">=</span> <span class="n">store_data_ext_dc3</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">32</span><span class="p">];</span>
<a name="l-114"></a>   <span class="k">assign</span> <span class="n">store_data_lo_dc3</span><span class="p">[</span><span class="no">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="o">=</span> <span class="n">store_data_ext_dc3</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-115"></a>
<a name="l-116"></a>    
<a name="l-117"></a>   <span class="c1">// Merge store data and sec data</span>
<a name="l-118"></a>   <span class="c1">// This is used for loads as well for ecc error case. store_byteen will be 0 for loads</span>
<a name="l-119"></a>   <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="no">DCCM_BYTE_WIDTH</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-120"></a>      <span class="k">assign</span> <span class="n">store_ecc_datafn_hi_dc3</span><span class="p">[(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mh">7</span><span class="o">:</span><span class="p">(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)]</span> <span class="o">=</span> <span class="n">store_byteen_hi_dc3</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">?</span> <span class="n">store_data_hi_dc3</span><span class="p">[(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mh">7</span><span class="o">:</span><span class="p">(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)]</span> <span class="o">:</span>
<a name="l-121"></a>                                                                               <span class="p">(</span><span class="n">stbuf_fwdbyteen_hi_dc3</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">?</span> <span class="n">stbuf_fwddata_hi_dc3</span><span class="p">[(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mh">7</span><span class="o">:</span><span class="p">(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)]</span> <span class="o">:</span> <span class="n">sec_data_hi_dc3</span><span class="p">[(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mh">7</span><span class="o">:</span><span class="p">(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)]);</span>
<a name="l-122"></a>      <span class="k">assign</span> <span class="n">store_ecc_datafn_lo_dc3</span><span class="p">[(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mh">7</span><span class="o">:</span><span class="p">(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)]</span> <span class="o">=</span> <span class="n">store_byteen_lo_dc3</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">?</span> <span class="n">store_data_lo_dc3</span><span class="p">[(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mh">7</span><span class="o">:</span><span class="p">(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)]</span> <span class="o">:</span>
<a name="l-123"></a>                                                                               <span class="p">(</span><span class="n">stbuf_fwdbyteen_lo_dc3</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">?</span> <span class="n">stbuf_fwddata_lo_dc3</span><span class="p">[(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mh">7</span><span class="o">:</span><span class="p">(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)]</span> <span class="o">:</span> <span class="n">sec_data_lo_dc3</span><span class="p">[(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)</span><span class="o">+</span><span class="mh">7</span><span class="o">:</span><span class="p">(</span><span class="mh">8</span><span class="o">*</span><span class="n">i</span><span class="p">)]);</span>
<a name="l-124"></a>   <span class="k">end</span>
<a name="l-125"></a>
<a name="l-126"></a>   <span class="k">if</span> <span class="p">(</span><span class="no">DCCM_ENABLE</span> <span class="o">==</span> <span class="mh">1</span><span class="p">)</span> <span class="k">begin</span><span class="o">:</span> <span class="n">Gen_dccm_enable</span>
<a name="l-127"></a>      <span class="c1">//Detect/Repair for Hi/Lo</span>
<a name="l-128"></a>      <span class="n">rvecc_decode</span> <span class="n">lsu_ecc_decode_hi</span> <span class="p">(</span>
<a name="l-129"></a>         <span class="c1">// Inputs</span>
<a name="l-130"></a>         <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">is_ldst_hi_dc3</span><span class="p">),</span>
<a name="l-131"></a>         <span class="p">.</span><span class="n">sed_ded</span> <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span>    <span class="c1">// 1 : means only detection</span>
<a name="l-132"></a>         <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dccm_data_hi_dc3</span><span class="p">[</span><span class="no">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<a name="l-133"></a>         <span class="p">.</span><span class="n">ecc_in</span><span class="p">(</span><span class="n">dccm_data_ecc_hi_dc3</span><span class="p">[</span><span class="no">DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<a name="l-134"></a>         <span class="c1">// Outputs</span>
<a name="l-135"></a>         <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">sec_data_hi_dc3</span><span class="p">[</span><span class="no">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<a name="l-136"></a>         <span class="p">.</span><span class="n">ecc_out</span> <span class="p">(</span><span class="n">ecc_out_hi_nc</span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>                       
<a name="l-137"></a>         <span class="p">.</span><span class="n">single_ecc_error</span><span class="p">(</span><span class="n">single_ecc_error_hi_dc3</span><span class="p">),</span>                                 
<a name="l-138"></a>         <span class="p">.</span><span class="n">double_ecc_error</span><span class="p">(</span><span class="n">double_ecc_error_hi_dc3</span><span class="p">),</span>                                 
<a name="l-139"></a>         <span class="p">.</span><span class="o">*</span>
<a name="l-140"></a>      <span class="p">);</span>
<a name="l-141"></a>   
<a name="l-142"></a>      <span class="n">rvecc_decode</span> <span class="n">lsu_ecc_decode_lo</span> <span class="p">(</span>
<a name="l-143"></a>         <span class="c1">// Inputs                   </span>
<a name="l-144"></a>         <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">is_ldst_lo_dc3</span><span class="p">),</span>
<a name="l-145"></a>         <span class="p">.</span><span class="n">sed_ded</span> <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span>    <span class="c1">// 1 : means only detection</span>
<a name="l-146"></a>         <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dccm_data_lo_dc3</span><span class="p">[</span><span class="no">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">),</span>
<a name="l-147"></a>         <span class="p">.</span><span class="n">ecc_in</span><span class="p">(</span><span class="n">dccm_data_ecc_lo_dc3</span><span class="p">[</span><span class="no">DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<a name="l-148"></a>         <span class="c1">// Outputs</span>
<a name="l-149"></a>         <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">sec_data_lo_dc3</span><span class="p">[</span><span class="no">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> 
<a name="l-150"></a>         <span class="p">.</span><span class="n">ecc_out</span> <span class="p">(</span><span class="n">ecc_out_lo_nc</span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<a name="l-151"></a>         <span class="p">.</span><span class="n">single_ecc_error</span><span class="p">(</span><span class="n">single_ecc_error_lo_dc3</span><span class="p">),</span>                                 
<a name="l-152"></a>         <span class="p">.</span><span class="n">double_ecc_error</span><span class="p">(</span><span class="n">double_ecc_error_lo_dc3</span><span class="p">),</span>                                 
<a name="l-153"></a>         <span class="p">.</span><span class="o">*</span>
<a name="l-154"></a>      <span class="p">);</span>
<a name="l-155"></a>   
<a name="l-156"></a>      <span class="c1">// Generate the ECC bits for store buffer drain</span>
<a name="l-157"></a>      <span class="n">rvecc_encode</span> <span class="n">lsu_ecc_encode</span> <span class="p">(</span>
<a name="l-158"></a>         <span class="c1">//Inputs</span>
<a name="l-159"></a>         <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">stbuf_data_any</span><span class="p">[</span><span class="no">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<a name="l-160"></a>         <span class="c1">//Outputs</span>
<a name="l-161"></a>         <span class="p">.</span><span class="n">ecc_out</span><span class="p">(</span><span class="n">stbuf_ecc_any</span><span class="p">[</span><span class="no">DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<a name="l-162"></a>         <span class="p">.</span><span class="o">*</span>
<a name="l-163"></a>      <span class="p">);</span>
<a name="l-164"></a>   <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span><span class="o">:</span> <span class="n">Gen_dccm_disable</span> <span class="c1">// block: Gen_dccm_enable</span>
<a name="l-165"></a>      <span class="k">assign</span> <span class="n">sec_data_hi_dc3</span><span class="p">[</span><span class="no">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-166"></a>      <span class="k">assign</span> <span class="n">sec_data_lo_dc3</span><span class="p">[</span><span class="no">DCCM_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-167"></a>      <span class="k">assign</span> <span class="n">single_ecc_error_hi_dc3</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-168"></a>      <span class="k">assign</span> <span class="n">double_ecc_error_hi_dc3</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-169"></a>      <span class="k">assign</span> <span class="n">single_ecc_error_lo_dc3</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-170"></a>      <span class="k">assign</span> <span class="n">double_ecc_error_lo_dc3</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-171"></a>
<a name="l-172"></a>      <span class="k">assign</span> <span class="n">stbuf_ecc_any</span><span class="p">[</span><span class="no">DCCM_ECC_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-173"></a>   <span class="k">end</span>
<a name="l-174"></a>   
<a name="l-175"></a>   <span class="k">assign</span> <span class="n">lsu_single_ecc_error_dc3</span> <span class="o">=</span> <span class="n">single_ecc_error_hi_dc3</span> <span class="o">|</span> <span class="n">single_ecc_error_lo_dc3</span><span class="p">;</span> 
<a name="l-176"></a>   <span class="k">assign</span> <span class="n">lsu_double_ecc_error_dc3</span> <span class="o">=</span> <span class="n">double_ecc_error_hi_dc3</span> <span class="o">|</span> <span class="n">double_ecc_error_lo_dc3</span><span class="p">;</span> 
<a name="l-177"></a>
<a name="l-178"></a>
<a name="l-179"></a><span class="no">`ifdef</span> <span class="no">ASSERT_ON</span>
<a name="l-180"></a>
<a name="l-181"></a><span class="c1">//   ecc_check: assert property (@(posedge clk) ~(single_ecc_error_lo_dc3 | single_ecc_error_hi_dc3));</span>
<a name="l-182"></a>   
<a name="l-183"></a><span class="no">`endif</span>
<a name="l-184"></a>   
<a name="l-185"></a><span class="k">endmodule</span> <span class="c1">// lsu_ecc</span>
</pre></div>
</td></tr></table></body>
</html>
