

================================================================
== Vitis HLS Report for 'conv3_Pipeline_RELU4'
================================================================
* Date:           Thu Nov  2 04:32:26 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    131|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     73|    -|
|Register         |        -|    -|     157|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     157|    236|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln128_fu_98_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln131_fu_108_p2     |         +|   0|  0|  18|          11|          11|
    |and_ln133_fu_159_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln128_fu_92_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln133_1_fu_147_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln133_fu_141_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln133_fu_153_p2      |        or|   0|  0|   2|           1|           1|
    |output_fm_buffer_0_d0   |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 131|          62|          22|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw          |   9|          2|    8|         16|
    |bw_2_fu_46                   |   9|          2|    8|         16|
    |output_fm_buffer_0_address0  |  14|          3|   11|         33|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  73|         16|   31|         74|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add15_1_i_reg_199                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |bw_2_fu_46                        |   8|   0|    8|          0|
    |icmp_ln128_reg_185                |   1|   0|    1|          0|
    |output_fm_buffer_0_addr_reg_189   |  11|   0|   11|          0|
    |output_fm_buffer_0_load_reg_194   |  32|   0|   32|          0|
    |output_fm_buffer_0_addr_reg_189   |  64|  32|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 157|  32|  104|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1675_p_din0           |  out|   32|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1675_p_din1           |  out|   32|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1675_p_opcode         |  out|    2|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1675_p_dout0          |   in|   32|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1675_p_ce             |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1683_p_din0           |  out|   32|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1683_p_din1           |  out|   32|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1683_p_opcode         |  out|    5|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1683_p_dout0          |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1683_p_ce             |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|sub_ln131_2                  |   in|   11|     ap_none|           sub_ln131_2|        scalar|
|conv3_biases_0_0_val         |   in|   32|     ap_none|  conv3_biases_0_0_val|        scalar|
|output_fm_buffer_0_address0  |  out|   11|   ap_memory|    output_fm_buffer_0|         array|
|output_fm_buffer_0_ce0       |  out|    1|   ap_memory|    output_fm_buffer_0|         array|
|output_fm_buffer_0_we0       |  out|    1|   ap_memory|    output_fm_buffer_0|         array|
|output_fm_buffer_0_d0        |  out|   32|   ap_memory|    output_fm_buffer_0|         array|
|output_fm_buffer_0_q0        |   in|   32|   ap_memory|    output_fm_buffer_0|         array|
+-----------------------------+-----+-----+------------+----------------------+--------------+

