Model {
  Name			  "sampleModel496"
  System {
    Name		    "sampleModel496"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "14"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Tapped Delay"
      SourceType	      "Tapped Delay Line"
      SourceProductBaseCode   "SL"
      MultithreadedSim	      "auto"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "1"
      DelayOrder	      "Oldest"
      includeCurrent	      off
    }
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 2]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [0, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nInterpolated"
      SourceType	      "Repeating Sequence Interpolated"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      OutValues		      "[938260549.234686, 685992920.395310, -837548117.846636, 169290031.686611, -247305221.422509]"
      TimeValues	      "[0 0.1 0.5 0.6 1].'"
      LookUpMeth	      "Interpolation-Use End Values"
      tsamp		      "0.01"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "double"
      OutputDataTypeScalingMode	"double"
      OutDataType	      "fixdt(0,8)"
      OutScaling	      "2^-10"
      LockScale		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [0, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Band-Limited\nWhite Noise"
      SourceType	      "Band-Limited White Noise."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      Cov		      "[4663977086.020116]"
      Ts		      "0.1"
      seed		      "[2922367407.000000]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [0, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      PulseType		      "Time based"
      Amplitude		      "[179850060.722947]"
      Period		      "[48398659.814585]"
      PulseWidth	      "5"
      PhaseDelay	      "[9.000000]"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [1, 3]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk6"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "7"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Bias
	  Name			  "cfblk3"
	  SID			  "9"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  Bias			  "[409014730.650322]"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk4"
	  SID			  "10"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  ShowName		  off
	  Inputs		  "|++"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk5"
	  SID			  "11"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  Value			  "[861239277.485578]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk6"
	  SID			  "12"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Value			  "[-761351432.380163]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "8"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk7"
	  SID			  "13"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk8"
	  SID			  "14"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "3"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    2
	    Points		    [0, -35; -240, 0]
	    DstBlock		    "cfblk4"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    8
	    Points		    [90, 0; 0, -35; 150, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 40; -560, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, 50; 360, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  2
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [90, 0; 0, 35; 160, 0; 0, -70; 310, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
      }
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk1"
      SrcPort		      1
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [90, 0; 0, -20; 470, 0]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [0, 35; -400, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
