
ET024006DHU_EXAMPLE2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00008fd4  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000b000  8000b000  0000b400  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000077f0  8000b200  8000b200  0000b600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         00000530  00000008  800129f0  00013008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000608  00000538  00000538  00000000  2**2
                  ALLOC
  8 .heap         0000e4c0  00000b40  00000b40  00000000  2**0
                  ALLOC
  9 .comment      00000030  00000000  00000000  00013538  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000012d8  00000000  00000000  00013568  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 000024ba  00000000  00000000  00014840  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00025b38  00000000  00000000  00016cfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005e91  00000000  00000000  0003c832  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00010729  00000000  00000000  000426c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002f18  00000000  00000000  00052dec  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005567  00000000  00000000  00055d04  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    0000c957  00000000  00000000  0005b26b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 00c0267c  00000000  00000000  00067bc2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 20 .debug_ranges 000015d8  00000000  00000000  00c6a240  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf c6 f4 	sub	pc,pc,-14604

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf e6 f8 	sub	pc,pc,-6408

Disassembly of section .text:

80002008 <et024006_SetLimits>:
80002008:	eb cd 40 80 	pushm	r7,lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000200c:	fc 1e c0 00 	movh	lr,0xc000
80002010:	30 28       	mov	r8,2
80002012:	bc 08       	st.h	lr[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002014:	ef dc c1 08 	bfextu	r7,r12,0x8,0x8
80002018:	fc 18 c0 20 	movh	r8,0xc020
8000201c:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000201e:	30 37       	mov	r7,3
80002020:	bc 07       	st.h	lr[0x0],r7
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002022:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002024:	30 4c       	mov	r12,4
80002026:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002028:	f9 da c1 08 	bfextu	r12,r10,0x8,0x8
8000202c:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000202e:	30 5c       	mov	r12,5
80002030:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002032:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002034:	30 6a       	mov	r10,6
80002036:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002038:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
8000203c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000203e:	30 7a       	mov	r10,7
80002040:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002042:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002044:	30 8a       	mov	r10,8
80002046:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002048:	f5 d9 c1 08 	bfextu	r10,r9,0x8,0x8
8000204c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000204e:	30 9a       	mov	r10,9
80002050:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002052:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_COL_ADDR_END1, (x2 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y1 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y1 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END2, (y2 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y2 & 0xff) );
}
80002054:	e3 cd 80 80 	ldm	sp++,r7,pc

80002058 <et024006_DuplicatePixel>:
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002058:	32 29       	mov	r9,34
8000205a:	fc 18 c0 00 	movh	r8,0xc000
8000205e:	b0 09       	st.h	r8[0x0],r9
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
80002060:	58 7b       	cp.w	r11,7
80002062:	e0 88 00 13 	brls	80002088 <et024006_DuplicatePixel+0x30>
80002066:	16 99       	mov	r9,r11
    *ET024006_PARAM_ADDR = color;
80002068:	fc 18 c0 20 	movh	r8,0xc020
8000206c:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000206e:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002070:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002072:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002074:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002076:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002078:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000207a:	b0 0c       	st.h	r8[0x0],r12
    count-=8;
8000207c:	20 89       	sub	r9,8
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
8000207e:	58 79       	cp.w	r9,7
80002080:	fe 9b ff f6 	brhi	8000206c <et024006_DuplicatePixel+0x14>



/* --- Pixel block operations --- */

void et024006_DuplicatePixel( et024006_color_t color, uint32_t count )
80002084:	f7 db c0 03 	bfextu	r11,r11,0x0,0x3
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80002088:	58 0b       	cp.w	r11,0
8000208a:	5e 0c       	reteq	r12
    *ET024006_PARAM_ADDR = color;
8000208c:	fc 18 c0 20 	movh	r8,0xc020
80002090:	b0 0c       	st.h	r8[0x0],r12
    --count;
80002092:	20 1b       	sub	r11,1
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80002094:	cf e1       	brne	80002090 <et024006_DuplicatePixel+0x38>
80002096:	5e fc       	retal	r12

80002098 <et024006_DrawFilledRect>:
  }
}


void et024006_DrawFilledRect( uint16_t x, uint16_t y, uint16_t width, uint16_t height, et024006_color_t color )
{
80002098:	eb cd 40 e0 	pushm	r5-r7,lr
8000209c:	14 97       	mov	r7,r10
8000209e:	12 96       	mov	r6,r9
800020a0:	10 95       	mov	r5,r8
  // More sanity check.
  Assert( x2 < ET024006_WIDTH );
  Assert( y2 < ET024006_HEIGHT );

  // Set up draw area and copy pixel color until area is full.
  et024006_SetLimits( x, y, x2, y2 );
800020a2:	f6 c9 00 01 	sub	r9,r11,1
800020a6:	0c 09       	add	r9,r6
800020a8:	f8 ca 00 01 	sub	r10,r12,1
800020ac:	0e 0a       	add	r10,r7
800020ae:	5c 79       	castu.h	r9
800020b0:	5c 7a       	castu.h	r10
800020b2:	5c 7b       	castu.h	r11
800020b4:	5c 7c       	castu.h	r12
800020b6:	f0 1f 00 07 	mcall	800020d0 <et024006_DrawFilledRect+0x38>
  uint32_t count = (uint32_t) width * height;
  et024006_DuplicatePixel( color, count );
800020ba:	f7 d6 c0 10 	bfextu	r11,r6,0x0,0x10
800020be:	5c 77       	castu.h	r7
800020c0:	af 3b       	mul	r11,r7
800020c2:	f9 d5 c0 10 	bfextu	r12,r5,0x0,0x10
800020c6:	f0 1f 00 04 	mcall	800020d4 <et024006_DrawFilledRect+0x3c>
}
800020ca:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800020ce:	00 00       	add	r0,r0
800020d0:	80 00       	ld.sh	r0,r0[0x0]
800020d2:	20 08       	sub	r8,0
800020d4:	80 00       	ld.sh	r0,r0[0x0]
800020d6:	20 58       	sub	r8,5

800020d8 <et024006_AdjustGamma>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800020d8:	fc 19 c0 00 	movh	r9,0xc000
800020dc:	34 6a       	mov	r10,70
800020de:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800020e0:	fc 18 c0 20 	movh	r8,0xc020
800020e4:	e0 6b 00 94 	mov	r11,148
800020e8:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800020ea:	34 7b       	mov	r11,71
800020ec:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800020ee:	34 1b       	mov	r11,65
800020f0:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800020f2:	34 8b       	mov	r11,72
800020f4:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800020f6:	30 0b       	mov	r11,0
800020f8:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800020fa:	34 9b       	mov	r11,73
800020fc:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800020fe:	33 3b       	mov	r11,51
80002100:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002102:	34 ab       	mov	r11,74
80002104:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002106:	32 5b       	mov	r11,37
80002108:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000210a:	34 bb       	mov	r11,75
8000210c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000210e:	34 5b       	mov	r11,69
80002110:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002112:	34 cb       	mov	r11,76
80002114:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002116:	34 4b       	mov	r11,68
80002118:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000211a:	34 db       	mov	r11,77
8000211c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000211e:	37 7b       	mov	r11,119
80002120:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002122:	34 eb       	mov	r11,78
80002124:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002126:	31 2b       	mov	r11,18
80002128:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000212a:	34 fb       	mov	r11,79
8000212c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000212e:	e0 6b 00 cc 	mov	r11,204
80002132:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002134:	35 0b       	mov	r11,80
80002136:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002138:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000213a:	35 1a       	mov	r10,81
8000213c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000213e:	e0 69 00 82 	mov	r9,130
80002142:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_GAMMACTRL8, 0x77 );
  et024006_WriteRegister( HIMAX_GAMMACTRL9, 0x12 );
  et024006_WriteRegister( HIMAX_GAMMACTRL10, 0xCC );
  et024006_WriteRegister( HIMAX_GAMMACTRL11, 0x46 );
  et024006_WriteRegister( HIMAX_GAMMACTRL12, 0x82 );
}
80002144:	5e fc       	retal	r12
80002146:	d7 03       	nop

80002148 <et024006_Init>:
 *  @param cpu_hz CPU speed in Hz. This is needed for power up timings.
 *  @param hsb_hz HSB bus speed in Hz. This parameter is needed to set up the SMC.
 *  If SPI mode is used then this parameter is ignored.
 */
void et024006_Init( unsigned long cpu_hz, unsigned long hsb_hz )
{
80002148:	eb cd 40 c0 	pushm	r6-r7,lr
  tft_data.cpu_hz = cpu_hz;
8000214c:	fe f7 04 80 	ld.w	r7,pc[1152]
80002150:	8f 0c       	st.w	r7[0x0],r12
  tft_data.hsb_hz = hsb_hz;
80002152:	8f 1b       	st.w	r7[0x4],r11

#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_SPI)
  et024006_InitSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
80002154:	16 9c       	mov	r12,r11
80002156:	f0 1f 01 1f 	mcall	800025d0 <et024006_Init+0x488>
static void et024006_SetupInterface( void )
{

  // et024006_TE (tearing sync) signal from display is input
  // without any pull resistors
  gpio_enable_gpio_pin(ET024006DHU_TE_PIN);
8000215a:	35 5c       	mov	r12,85
8000215c:	f0 1f 01 1e 	mcall	800025d4 <et024006_Init+0x48c>

  // Backlight pin (PWM) for display is output
  gpio_enable_module_pin(ET024006DHU_BL_PIN, ET024006DHU_BL_FUNCTION);
80002160:	30 2b       	mov	r11,2
80002162:	33 2c       	mov	r12,50
80002164:	f0 1f 01 1d 	mcall	800025d8 <et024006_Init+0x490>
  // Turns backlight ON
  /*TODO Add backlight driver */

  // Reset pin for display is output
  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
80002168:	35 2c       	mov	r12,82
8000216a:	f0 1f 01 1d 	mcall	800025dc <et024006_Init+0x494>
/*! \brief Does a hard reset of the display.
 */
static void et024006_ResetDisplay( void )
{
  // clear reset line
  gpio_clr_gpio_pin(ET024006DHU_RESET_PIN);
8000216e:	35 2c       	mov	r12,82
80002170:	f0 1f 01 1c 	mcall	800025e0 <et024006_Init+0x498>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80002174:	6e 07       	ld.w	r7,r7[0x0]
80002176:	33 28       	mov	r8,50
80002178:	ee 08 06 46 	mulu.d	r6,r7,r8
8000217c:	ee 78 42 40 	mov	r8,1000000
80002180:	30 09       	mov	r9,0
80002182:	ee 7a 42 3f 	mov	r10,999999
80002186:	30 0b       	mov	r11,0
80002188:	ec 0a 00 0a 	add	r10,r6,r10
8000218c:	ee 0b 00 4b 	adc	r11,r7,r11
80002190:	f0 1f 01 15 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002194:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002198:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000219c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800021a0:	14 38       	cp.w	r8,r10
800021a2:	e0 88 00 09 	brls	800021b4 <et024006_Init+0x6c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800021a6:	12 38       	cp.w	r8,r9
800021a8:	fe 98 ff fa 	brls	8000219c <et024006_Init+0x54>
800021ac:	12 3a       	cp.w	r10,r9
800021ae:	e0 83 00 a2 	brlo	800022f2 <et024006_Init+0x1aa>
800021b2:	cf 5b       	rjmp	8000219c <et024006_Init+0x54>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800021b4:	12 38       	cp.w	r8,r9
800021b6:	e0 8b 00 9e 	brhi	800022f2 <et024006_Init+0x1aa>
800021ba:	12 3a       	cp.w	r10,r9
800021bc:	e0 83 00 9b 	brlo	800022f2 <et024006_Init+0x1aa>
800021c0:	ce eb       	rjmp	8000219c <et024006_Init+0x54>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800021c2:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800021c6:	14 38       	cp.w	r8,r10
800021c8:	e0 88 00 09 	brls	800021da <et024006_Init+0x92>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800021cc:	12 38       	cp.w	r8,r9
800021ce:	fe 98 ff fa 	brls	800021c2 <et024006_Init+0x7a>
800021d2:	12 3a       	cp.w	r10,r9
800021d4:	e0 83 00 a9 	brlo	80002326 <et024006_Init+0x1de>
800021d8:	cf 5b       	rjmp	800021c2 <et024006_Init+0x7a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800021da:	12 38       	cp.w	r8,r9
800021dc:	e0 8b 00 a5 	brhi	80002326 <et024006_Init+0x1de>
800021e0:	12 3a       	cp.w	r10,r9
800021e2:	e0 83 00 a2 	brlo	80002326 <et024006_Init+0x1de>
800021e6:	ce eb       	rjmp	800021c2 <et024006_Init+0x7a>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800021e8:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800021ec:	14 38       	cp.w	r8,r10
800021ee:	e0 88 00 09 	brls	80002200 <et024006_Init+0xb8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800021f2:	12 38       	cp.w	r8,r9
800021f4:	fe 98 ff fa 	brls	800021e8 <et024006_Init+0xa0>
800021f8:	12 3a       	cp.w	r10,r9
800021fa:	e0 83 01 1e 	brlo	80002436 <et024006_Init+0x2ee>
800021fe:	cf 5b       	rjmp	800021e8 <et024006_Init+0xa0>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002200:	12 38       	cp.w	r8,r9
80002202:	e0 8b 01 1a 	brhi	80002436 <et024006_Init+0x2ee>
80002206:	12 3a       	cp.w	r10,r9
80002208:	e0 83 01 17 	brlo	80002436 <et024006_Init+0x2ee>
8000220c:	ce eb       	rjmp	800021e8 <et024006_Init+0xa0>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000220e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002212:	14 38       	cp.w	r8,r10
80002214:	e0 88 00 09 	brls	80002226 <et024006_Init+0xde>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002218:	12 38       	cp.w	r8,r9
8000221a:	fe 98 ff fa 	brls	8000220e <et024006_Init+0xc6>
8000221e:	12 3a       	cp.w	r10,r9
80002220:	e0 83 01 29 	brlo	80002472 <et024006_Init+0x32a>
80002224:	cf 5b       	rjmp	8000220e <et024006_Init+0xc6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002226:	12 38       	cp.w	r8,r9
80002228:	e0 8b 01 25 	brhi	80002472 <et024006_Init+0x32a>
8000222c:	12 3a       	cp.w	r10,r9
8000222e:	e0 83 01 22 	brlo	80002472 <et024006_Init+0x32a>
80002232:	ce eb       	rjmp	8000220e <et024006_Init+0xc6>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002234:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002238:	14 38       	cp.w	r8,r10
8000223a:	e0 88 00 09 	brls	8000224c <et024006_Init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000223e:	12 38       	cp.w	r8,r9
80002240:	fe 98 ff fa 	brls	80002234 <et024006_Init+0xec>
80002244:	12 3a       	cp.w	r10,r9
80002246:	e0 83 01 35 	brlo	800024b0 <et024006_Init+0x368>
8000224a:	cf 5b       	rjmp	80002234 <et024006_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000224c:	12 38       	cp.w	r8,r9
8000224e:	e0 8b 01 31 	brhi	800024b0 <et024006_Init+0x368>
80002252:	12 3a       	cp.w	r10,r9
80002254:	e0 83 01 2e 	brlo	800024b0 <et024006_Init+0x368>
80002258:	ce eb       	rjmp	80002234 <et024006_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000225a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000225e:	14 38       	cp.w	r8,r10
80002260:	e0 88 00 09 	brls	80002272 <et024006_Init+0x12a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002264:	12 38       	cp.w	r8,r9
80002266:	fe 98 ff fa 	brls	8000225a <et024006_Init+0x112>
8000226a:	12 3a       	cp.w	r10,r9
8000226c:	e0 83 01 40 	brlo	800024ec <et024006_Init+0x3a4>
80002270:	cf 5b       	rjmp	8000225a <et024006_Init+0x112>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002272:	12 38       	cp.w	r8,r9
80002274:	e0 8b 01 3c 	brhi	800024ec <et024006_Init+0x3a4>
80002278:	12 3a       	cp.w	r10,r9
8000227a:	e0 83 01 39 	brlo	800024ec <et024006_Init+0x3a4>
8000227e:	ce eb       	rjmp	8000225a <et024006_Init+0x112>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002280:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002284:	14 38       	cp.w	r8,r10
80002286:	e0 88 00 09 	brls	80002298 <et024006_Init+0x150>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000228a:	12 38       	cp.w	r8,r9
8000228c:	fe 98 ff fa 	brls	80002280 <et024006_Init+0x138>
80002290:	12 3a       	cp.w	r10,r9
80002292:	e0 83 01 4b 	brlo	80002528 <et024006_Init+0x3e0>
80002296:	cf 5b       	rjmp	80002280 <et024006_Init+0x138>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002298:	12 38       	cp.w	r8,r9
8000229a:	e0 8b 01 47 	brhi	80002528 <et024006_Init+0x3e0>
8000229e:	12 3a       	cp.w	r10,r9
800022a0:	e0 83 01 44 	brlo	80002528 <et024006_Init+0x3e0>
800022a4:	ce eb       	rjmp	80002280 <et024006_Init+0x138>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800022a6:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800022aa:	14 38       	cp.w	r8,r10
800022ac:	e0 88 00 09 	brls	800022be <et024006_Init+0x176>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800022b0:	12 38       	cp.w	r8,r9
800022b2:	fe 98 ff fa 	brls	800022a6 <et024006_Init+0x15e>
800022b6:	12 3a       	cp.w	r10,r9
800022b8:	e0 83 01 56 	brlo	80002564 <et024006_Init+0x41c>
800022bc:	cf 5b       	rjmp	800022a6 <et024006_Init+0x15e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800022be:	12 38       	cp.w	r8,r9
800022c0:	e0 8b 01 52 	brhi	80002564 <et024006_Init+0x41c>
800022c4:	12 3a       	cp.w	r10,r9
800022c6:	e0 83 01 4f 	brlo	80002564 <et024006_Init+0x41c>
800022ca:	ce eb       	rjmp	800022a6 <et024006_Init+0x15e>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800022cc:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800022d0:	14 38       	cp.w	r8,r10
800022d2:	e0 88 00 09 	brls	800022e4 <et024006_Init+0x19c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800022d6:	12 38       	cp.w	r8,r9
800022d8:	fe 98 ff fa 	brls	800022cc <et024006_Init+0x184>
800022dc:	12 3a       	cp.w	r10,r9
800022de:	e0 83 01 64 	brlo	800025a6 <et024006_Init+0x45e>
800022e2:	cf 5b       	rjmp	800022cc <et024006_Init+0x184>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800022e4:	12 38       	cp.w	r8,r9
800022e6:	e0 8b 01 60 	brhi	800025a6 <et024006_Init+0x45e>
800022ea:	12 3a       	cp.w	r10,r9
800022ec:	e0 83 01 5d 	brlo	800025a6 <et024006_Init+0x45e>
800022f0:	ce eb       	rjmp	800022cc <et024006_Init+0x184>
  // 50us delay
  cpu_delay_us( 50, tft_data.cpu_hz );

  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
800022f2:	35 2c       	mov	r12,82
800022f4:	f0 1f 00 ba 	mcall	800025dc <et024006_Init+0x494>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800022f8:	fe f8 02 d4 	ld.w	r8,pc[724]
800022fc:	70 07       	ld.w	r7,r8[0x0]
800022fe:	30 58       	mov	r8,5
80002300:	ee 08 06 46 	mulu.d	r6,r7,r8
80002304:	e0 68 03 e8 	mov	r8,1000
80002308:	30 09       	mov	r9,0
8000230a:	e0 6a 03 e7 	mov	r10,999
8000230e:	30 0b       	mov	r11,0
80002310:	ec 0a 00 0a 	add	r10,r6,r10
80002314:	ee 0b 00 4b 	adc	r11,r7,r11
80002318:	f0 1f 00 b3 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000231c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002320:	f0 0a 00 0a 	add	r10,r8,r10
80002324:	c4 fb       	rjmp	800021c2 <et024006_Init+0x7a>
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
#endif
  et024006_SetupInterface();
  et024006_ResetDisplay();
  et024006_AdjustGamma();
80002326:	f0 1f 00 b1 	mcall	800025e8 <et024006_Init+0x4a0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000232a:	fc 19 c0 00 	movh	r9,0xc000
8000232e:	30 1a       	mov	r10,1
80002330:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002332:	fc 18 c0 20 	movh	r8,0xc020
80002336:	30 6b       	mov	r11,6
80002338:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000233a:	33 ab       	mov	r11,58
8000233c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000233e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002340:	33 bb       	mov	r11,59
80002342:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002344:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002346:	33 ca       	mov	r10,60
80002348:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000234a:	e0 6a 00 f0 	mov	r10,240
8000234e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002350:	33 db       	mov	r11,61
80002352:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002354:	30 07       	mov	r7,0
80002356:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002358:	33 eb       	mov	r11,62
8000235a:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000235c:	33 8b       	mov	r11,56
8000235e:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002360:	34 0c       	mov	r12,64
80002362:	b2 0c       	st.h	r9[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002364:	30 fe       	mov	lr,15
80002366:	b0 0e       	st.h	r8[0x0],lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002368:	34 1e       	mov	lr,65
8000236a:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000236c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000236e:	32 7a       	mov	r10,39
80002370:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002372:	30 2a       	mov	r10,2
80002374:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002376:	32 8e       	mov	lr,40
80002378:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000237a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000237c:	32 9e       	mov	lr,41
8000237e:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002380:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002382:	32 ae       	mov	lr,42
80002384:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002386:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002388:	32 ce       	mov	lr,44
8000238a:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000238c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000238e:	32 de       	mov	lr,45
80002390:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002392:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002394:	31 9a       	mov	r10,25
80002396:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002398:	34 9a       	mov	r10,73
8000239a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000239c:	e0 6a 00 93 	mov	r10,147
800023a0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023a2:	30 8a       	mov	r10,8
800023a4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023a6:	31 6a       	mov	r10,22
800023a8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023aa:	36 8a       	mov	r10,104
800023ac:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023ae:	32 3a       	mov	r10,35
800023b0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023b2:	e0 6a 00 95 	mov	r10,149
800023b6:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023b8:	32 4e       	mov	lr,36
800023ba:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023bc:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023be:	32 5a       	mov	r10,37
800023c0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023c2:	e0 6a 00 ff 	mov	r10,255
800023c6:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023c8:	e0 6a 00 90 	mov	r10,144
800023cc:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023ce:	37 fa       	mov	r10,127
800023d0:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023d2:	33 5a       	mov	r10,53
800023d4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023d6:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023d8:	33 6a       	mov	r10,54
800023da:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023dc:	37 8a       	mov	r10,120
800023de:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023e0:	31 da       	mov	r10,29
800023e2:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023e4:	30 7a       	mov	r10,7
800023e6:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023e8:	31 ea       	mov	r10,30
800023ea:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023ec:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023ee:	31 fa       	mov	r10,31
800023f0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023f2:	30 4a       	mov	r10,4
800023f4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023f6:	32 0a       	mov	r10,32
800023f8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023fa:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023fc:	34 4a       	mov	r10,68
800023fe:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002400:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002402:	34 5a       	mov	r10,69
80002404:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002406:	31 29       	mov	r9,18
80002408:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000240a:	4f 18       	lddpc	r8,800025cc <et024006_Init+0x484>
8000240c:	70 07       	ld.w	r7,r8[0x0]
8000240e:	30 a8       	mov	r8,10
80002410:	ee 08 06 46 	mulu.d	r6,r7,r8
80002414:	e0 68 03 e8 	mov	r8,1000
80002418:	30 09       	mov	r9,0
8000241a:	e0 6a 03 e7 	mov	r10,999
8000241e:	30 0b       	mov	r11,0
80002420:	ec 0a 00 0a 	add	r10,r6,r10
80002424:	ee 0b 00 4b 	adc	r11,r7,r11
80002428:	f0 1f 00 6f 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000242c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002430:	f0 0a 00 0a 	add	r10,r8,r10
80002434:	cd aa       	rjmp	800021e8 <et024006_Init+0xa0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002436:	31 c9       	mov	r9,28
80002438:	fc 18 c0 00 	movh	r8,0xc000
8000243c:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000243e:	30 49       	mov	r9,4
80002440:	fc 18 c0 20 	movh	r8,0xc020
80002444:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002446:	4e 28       	lddpc	r8,800025cc <et024006_Init+0x484>
80002448:	70 07       	ld.w	r7,r8[0x0]
8000244a:	31 48       	mov	r8,20
8000244c:	ee 08 06 46 	mulu.d	r6,r7,r8
80002450:	e0 68 03 e8 	mov	r8,1000
80002454:	30 09       	mov	r9,0
80002456:	e0 6a 03 e7 	mov	r10,999
8000245a:	30 0b       	mov	r11,0
8000245c:	ec 0a 00 0a 	add	r10,r6,r10
80002460:	ee 0b 00 4b 	adc	r11,r7,r11
80002464:	f0 1f 00 60 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002468:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000246c:	f0 0a 00 0a 	add	r10,r8,r10
80002470:	cc fa       	rjmp	8000220e <et024006_Init+0xc6>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002472:	34 39       	mov	r9,67
80002474:	fc 18 c0 00 	movh	r8,0xc000
80002478:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000247a:	e0 69 00 80 	mov	r9,128
8000247e:	fc 18 c0 20 	movh	r8,0xc020
80002482:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002484:	4d 28       	lddpc	r8,800025cc <et024006_Init+0x484>
80002486:	70 07       	ld.w	r7,r8[0x0]
80002488:	30 58       	mov	r8,5
8000248a:	ee 08 06 46 	mulu.d	r6,r7,r8
8000248e:	e0 68 03 e8 	mov	r8,1000
80002492:	30 09       	mov	r9,0
80002494:	e0 6a 03 e7 	mov	r10,999
80002498:	30 0b       	mov	r11,0
8000249a:	ec 0a 00 0a 	add	r10,r6,r10
8000249e:	ee 0b 00 4b 	adc	r11,r7,r11
800024a2:	f0 1f 00 51 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800024a6:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800024aa:	f0 0a 00 0a 	add	r10,r8,r10
800024ae:	cc 3a       	rjmp	80002234 <et024006_Init+0xec>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800024b0:	31 b9       	mov	r9,27
800024b2:	fc 18 c0 00 	movh	r8,0xc000
800024b6:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
800024b8:	30 89       	mov	r9,8
800024ba:	fc 18 c0 20 	movh	r8,0xc020
800024be:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800024c0:	4c 38       	lddpc	r8,800025cc <et024006_Init+0x484>
800024c2:	70 07       	ld.w	r7,r8[0x0]
800024c4:	32 88       	mov	r8,40
800024c6:	ee 08 06 46 	mulu.d	r6,r7,r8
800024ca:	e0 68 03 e8 	mov	r8,1000
800024ce:	30 09       	mov	r9,0
800024d0:	e0 6a 03 e7 	mov	r10,999
800024d4:	30 0b       	mov	r11,0
800024d6:	ec 0a 00 0a 	add	r10,r6,r10
800024da:	ee 0b 00 4b 	adc	r11,r7,r11
800024de:	f0 1f 00 42 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800024e2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800024e6:	f0 0a 00 0a 	add	r10,r8,r10
800024ea:	cb 8a       	rjmp	8000225a <et024006_Init+0x112>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800024ec:	31 b9       	mov	r9,27
800024ee:	fc 18 c0 00 	movh	r8,0xc000
800024f2:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
800024f4:	31 09       	mov	r9,16
800024f6:	fc 18 c0 20 	movh	r8,0xc020
800024fa:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800024fc:	4b 48       	lddpc	r8,800025cc <et024006_Init+0x484>
800024fe:	70 07       	ld.w	r7,r8[0x0]
80002500:	32 88       	mov	r8,40
80002502:	ee 08 06 46 	mulu.d	r6,r7,r8
80002506:	e0 68 03 e8 	mov	r8,1000
8000250a:	30 09       	mov	r9,0
8000250c:	e0 6a 03 e7 	mov	r10,999
80002510:	30 0b       	mov	r11,0
80002512:	ec 0a 00 0a 	add	r10,r6,r10
80002516:	ee 0b 00 4b 	adc	r11,r7,r11
8000251a:	f0 1f 00 33 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000251e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002522:	f0 0a 00 0a 	add	r10,r8,r10
80002526:	ca da       	rjmp	80002280 <et024006_Init+0x138>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002528:	32 69       	mov	r9,38
8000252a:	fc 18 c0 00 	movh	r8,0xc000
8000252e:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002530:	30 49       	mov	r9,4
80002532:	fc 18 c0 20 	movh	r8,0xc020
80002536:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002538:	4a 58       	lddpc	r8,800025cc <et024006_Init+0x484>
8000253a:	70 07       	ld.w	r7,r8[0x0]
8000253c:	32 88       	mov	r8,40
8000253e:	ee 08 06 46 	mulu.d	r6,r7,r8
80002542:	e0 68 03 e8 	mov	r8,1000
80002546:	30 09       	mov	r9,0
80002548:	e0 6a 03 e7 	mov	r10,999
8000254c:	30 0b       	mov	r11,0
8000254e:	ec 0a 00 0a 	add	r10,r6,r10
80002552:	ee 0b 00 4b 	adc	r11,r7,r11
80002556:	f0 1f 00 24 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000255a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000255e:	f0 0a 00 0a 	add	r10,r8,r10
80002562:	ca 2a       	rjmp	800022a6 <et024006_Init+0x15e>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002564:	fc 19 c0 00 	movh	r9,0xc000
80002568:	32 6a       	mov	r10,38
8000256a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000256c:	fc 18 c0 20 	movh	r8,0xc020
80002570:	32 4b       	mov	r11,36
80002572:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002574:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002576:	32 c9       	mov	r9,44
80002578:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000257a:	49 58       	lddpc	r8,800025cc <et024006_Init+0x484>
8000257c:	70 07       	ld.w	r7,r8[0x0]
8000257e:	32 88       	mov	r8,40
80002580:	ee 08 06 46 	mulu.d	r6,r7,r8
80002584:	e0 68 03 e8 	mov	r8,1000
80002588:	30 09       	mov	r9,0
8000258a:	e0 6a 03 e7 	mov	r10,999
8000258e:	30 0b       	mov	r11,0
80002590:	ec 0a 00 0a 	add	r10,r6,r10
80002594:	ee 0b 00 4b 	adc	r11,r7,r11
80002598:	f0 1f 00 13 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000259c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800025a0:	f0 0a 00 0a 	add	r10,r8,r10
800025a4:	c9 4a       	rjmp	800022cc <et024006_Init+0x184>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025a6:	fc 19 c0 00 	movh	r9,0xc000
800025aa:	32 68       	mov	r8,38
800025ac:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025ae:	fc 18 c0 20 	movh	r8,0xc020
800025b2:	33 ca       	mov	r10,60
800025b4:	b0 0a       	st.h	r8[0x0],r10
}

__always_inline static uint8_t et024006_ReadRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025b6:	37 0a       	mov	r10,112
800025b8:	b2 0a       	st.h	r9[0x0],r10
  return *ET024006_PARAM_ADDR;
800025ba:	90 0b       	ld.sh	r11,r8[0x0]
800025bc:	5c 5b       	castu.b	r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025be:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025c0:	16 99       	mov	r9,r11
800025c2:	a3 b9       	sbr	r9,0x3
800025c4:	b0 09       	st.h	r8[0x0],r9
  et024006_GeneralSettings();
  et024006_InterfaceSettings();
  et024006_PowerSettings();
  et024006_PowerUp();
  et024006_PowerOn();
}
800025c6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800025ca:	00 00       	add	r0,r0
800025cc:	00 00       	add	r0,r0
800025ce:	05 38       	ld.ub	r8,r2++
800025d0:	80 00       	ld.sh	r0,r0[0x0]
800025d2:	2d f4       	sub	r4,-33
800025d4:	80 00       	ld.sh	r0,r0[0x0]
800025d6:	2f 94       	sub	r4,-7
800025d8:	80 00       	ld.sh	r0,r0[0x0]
800025da:	2f 10       	sub	r0,-15
800025dc:	80 00       	ld.sh	r0,r0[0x0]
800025de:	2f c2       	sub	r2,-4
800025e0:	80 00       	ld.sh	r0,r0[0x0]
800025e2:	2f de       	sub	lr,-3
800025e4:	80 00       	ld.sh	r0,r0[0x0]
800025e6:	5c 76       	castu.h	r6
800025e8:	80 00       	ld.sh	r0,r0[0x0]
800025ea:	20 d8       	sub	r8,13

800025ec <sd_mmc_spi_get_capacity>:
//!         [39]    == data[11] && 0x80
//!
//! @return bit
//!         true
void sd_mmc_spi_get_capacity(void)
{
800025ec:	d4 01       	pushm	lr
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
800025ee:	4c 18       	lddpc	r8,800026f0 <sd_mmc_spi_get_capacity+0x104>
800025f0:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
800025f2:	4c 18       	lddpc	r8,800026f4 <sd_mmc_spi_get_capacity+0x108>
800025f4:	11 8a       	ld.ub	r10,r8[0x0]
800025f6:	30 38       	mov	r8,3
800025f8:	f0 0a 18 00 	cp.b	r10,r8
800025fc:	c2 71       	brne	8000264a <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
800025fe:	4b d8       	lddpc	r8,800026f0 <sd_mmc_spi_get_capacity+0x104>
80002600:	f1 3a 00 08 	ld.ub	r10,r8[8]
80002604:	f1 39 00 09 	ld.ub	r9,r8[9]
80002608:	f3 ea 10 89 	or	r9,r9,r10<<0x8
8000260c:	11 fa       	ld.ub	r10,r8[0x7]
8000260e:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
80002612:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
80002616:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
80002618:	f4 0b 16 0d 	lsr	r11,r10,0xd
8000261c:	16 99       	mov	r9,r11
8000261e:	f4 08 15 13 	lsl	r8,r10,0x13
80002622:	4b 6a       	lddpc	r10,800026f8 <sd_mmc_spi_get_capacity+0x10c>
80002624:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
80002628:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
8000262c:	4b 48       	lddpc	r8,800026fc <sd_mmc_spi_get_capacity+0x110>
8000262e:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
80002630:	f4 ea 00 00 	ld.d	r10,r10[0]
80002634:	90 09       	ld.sh	r9,r8[0x0]
80002636:	f4 08 16 09 	lsr	r8,r10,0x9
8000263a:	f1 eb 11 78 	or	r8,r8,r11<<0x17
8000263e:	20 18       	sub	r8,1
80002640:	b7 79       	lsl	r9,0x17
80002642:	12 08       	add	r8,r9
80002644:	4a f9       	lddpc	r9,80002700 <sd_mmc_spi_get_capacity+0x114>
80002646:	93 08       	st.w	r9[0x0],r8
80002648:	c4 28       	rjmp	800026cc <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
8000264a:	4a a8       	lddpc	r8,800026f0 <sd_mmc_spi_get_capacity+0x104>
8000264c:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
80002650:	f1 39 00 08 	ld.ub	r9,r8[8]
80002654:	a7 89       	lsr	r9,0x6
80002656:	11 fe       	ld.ub	lr,r8[0x7]
80002658:	f2 0e 00 29 	add	r9,r9,lr<<0x2
8000265c:	11 ee       	ld.ub	lr,r8[0x6]
8000265e:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
80002662:	ab 6e       	lsl	lr,0xa
80002664:	1c 09       	add	r9,lr
80002666:	2f f9       	sub	r9,-1
80002668:	f1 38 00 09 	ld.ub	r8,r8[9]
8000266c:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80002670:	f8 0e 16 07 	lsr	lr,r12,0x7
80002674:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002678:	2f e8       	sub	r8,-2
8000267a:	f2 08 09 49 	lsl	r9,r9,r8
8000267e:	20 19       	sub	r9,1
80002680:	4a 08       	lddpc	r8,80002700 <sd_mmc_spi_get_capacity+0x114>
80002682:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
80002684:	70 0e       	ld.w	lr,r8[0x0]
80002686:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
8000268a:	2f fe       	sub	lr,-1
8000268c:	fc 0b 09 48 	lsl	r8,lr,r11
80002690:	30 09       	mov	r9,0
80002692:	49 ae       	lddpc	lr,800026f8 <sd_mmc_spi_get_capacity+0x10c>
80002694:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
80002698:	49 98       	lddpc	r8,800026fc <sd_mmc_spi_get_capacity+0x110>
8000269a:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
8000269c:	30 98       	mov	r8,9
8000269e:	f0 0b 18 00 	cp.b	r11,r8
800026a2:	e0 88 00 08 	brls	800026b2 <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
800026a6:	49 78       	lddpc	r8,80002700 <sd_mmc_spi_get_capacity+0x114>
800026a8:	70 09       	ld.w	r9,r8[0x0]
800026aa:	20 9b       	sub	r11,9
800026ac:	f2 0b 09 4b 	lsl	r11,r9,r11
800026b0:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
800026b2:	58 0a       	cp.w	r10,0
800026b4:	c0 c1       	brne	800026cc <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
800026b6:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
800026ba:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
800026be:	48 d9       	lddpc	r9,800026f0 <sd_mmc_spi_get_capacity+0x104>
800026c0:	f3 39 00 0b 	ld.ub	r9,r9[11]
800026c4:	a3 7c       	lsl	r12,0x3
800026c6:	f9 e9 12 59 	or	r9,r12,r9>>0x5
800026ca:	c0 c8       	rjmp	800026e2 <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
800026cc:	48 9a       	lddpc	r10,800026f0 <sd_mmc_spi_get_capacity+0x104>
800026ce:	f5 39 00 0a 	ld.ub	r9,r10[10]
800026d2:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
800026d6:	f5 38 00 0b 	ld.ub	r8,r10[11]
800026da:	a7 98       	lsr	r8,0x7
800026dc:	f0 09 00 18 	add	r8,r8,r9<<0x1
800026e0:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
800026e2:	2f f9       	sub	r9,-1
800026e4:	2f f8       	sub	r8,-1
800026e6:	b1 39       	mul	r9,r8
800026e8:	48 78       	lddpc	r8,80002704 <sd_mmc_spi_get_capacity+0x118>
800026ea:	b0 09       	st.h	r8[0x0],r9
}
800026ec:	d8 02       	popm	pc
800026ee:	00 00       	add	r0,r0
800026f0:	00 00       	add	r0,r0
800026f2:	08 c0       	st.b	r4++,r0
800026f4:	00 00       	add	r0,r0
800026f6:	08 be       	st.h	r4++,lr
800026f8:	00 00       	add	r0,r0
800026fa:	08 ac       	st.w	r4++,r12
800026fc:	00 00       	add	r0,r0
800026fe:	08 b4       	st.h	r4++,r4
80002700:	00 00       	add	r0,r0
80002702:	08 b8       	st.h	r4++,r8
80002704:	00 00       	add	r0,r0
80002706:	08 b6       	st.h	r4++,r6

80002708 <sd_mmc_spi_read_close_PDCA>:
//! Stop PDCA transfer
//! @brief This function closes a PDCA read transfer
//! page programming.
//!
void sd_mmc_spi_read_close_PDCA (void)
{
80002708:	d4 01       	pushm	lr

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
8000270a:	e0 6b 00 ff 	mov	r11,255
8000270e:	fe 7c 24 00 	mov	r12,-56320
80002712:	f0 1f 00 0e 	mcall	80002748 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
80002716:	e0 6b 00 ff 	mov	r11,255
8000271a:	fe 7c 24 00 	mov	r12,-56320
8000271e:	f0 1f 00 0b 	mcall	80002748 <sd_mmc_spi_read_close_PDCA+0x40>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
80002722:	e0 6b 00 ff 	mov	r11,255
80002726:	fe 7c 24 00 	mov	r12,-56320
8000272a:	f0 1f 00 08 	mcall	80002748 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
8000272e:	e0 6b 00 ff 	mov	r11,255
80002732:	fe 7c 24 00 	mov	r12,-56320
80002736:	f0 1f 00 05 	mcall	80002748 <sd_mmc_spi_read_close_PDCA+0x40>

  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000273a:	30 1b       	mov	r11,1
8000273c:	fe 7c 24 00 	mov	r12,-56320
80002740:	f0 1f 00 03 	mcall	8000274c <sd_mmc_spi_read_close_PDCA+0x44>

}
80002744:	d8 02       	popm	pc
80002746:	00 00       	add	r0,r0
80002748:	80 00       	ld.sh	r0,r0[0x0]
8000274a:	35 1e       	mov	lr,81
8000274c:	80 00       	ld.sh	r0,r0[0x0]
8000274e:	34 3a       	mov	r10,67

80002750 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
80002750:	d4 01       	pushm	lr
80002752:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
80002754:	18 9b       	mov	r11,r12
80002756:	fe 7c 24 00 	mov	r12,-56320
8000275a:	f0 1f 00 09 	mcall	8000277c <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
8000275e:	fa cb ff fe 	sub	r11,sp,-2
80002762:	fe 7c 24 00 	mov	r12,-56320
80002766:	f0 1f 00 07 	mcall	80002780 <sd_mmc_spi_send_and_read+0x30>
8000276a:	58 1c       	cp.w	r12,1
8000276c:	c0 41       	brne	80002774 <sd_mmc_spi_send_and_read+0x24>
8000276e:	e0 6c 00 ff 	mov	r12,255
80002772:	c0 28       	rjmp	80002776 <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
80002774:	1b bc       	ld.ub	r12,sp[0x3]
}
80002776:	2f fd       	sub	sp,-4
80002778:	d8 02       	popm	pc
8000277a:	00 00       	add	r0,r0
8000277c:	80 00       	ld.sh	r0,r0[0x0]
8000277e:	35 1e       	mov	lr,81
80002780:	80 00       	ld.sh	r0,r0[0x0]
80002782:	35 3a       	mov	r10,83

80002784 <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
80002784:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002786:	30 1b       	mov	r11,1
80002788:	fe 7c 24 00 	mov	r12,-56320
8000278c:	f0 1f 00 10 	mcall	800027cc <sd_mmc_spi_wait_not_busy+0x48>
80002790:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002792:	e0 65 00 ff 	mov	r5,255
80002796:	48 f4       	lddpc	r4,800027d0 <sd_mmc_spi_wait_not_busy+0x4c>
80002798:	3f f6       	mov	r6,-1
8000279a:	c0 b8       	rjmp	800027b0 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
8000279c:	2f f7       	sub	r7,-1
    if (retry == 200000)
8000279e:	e2 57 0d 40 	cp.w	r7,200000
800027a2:	c0 71       	brne	800027b0 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800027a4:	30 1b       	mov	r11,1
800027a6:	fe 7c 24 00 	mov	r12,-56320
800027aa:	f0 1f 00 0b 	mcall	800027d4 <sd_mmc_spi_wait_not_busy+0x50>
800027ae:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800027b0:	0a 9c       	mov	r12,r5
800027b2:	f0 1f 00 0a 	mcall	800027d8 <sd_mmc_spi_wait_not_busy+0x54>
800027b6:	a8 8c       	st.b	r4[0x0],r12
800027b8:	ec 0c 18 00 	cp.b	r12,r6
800027bc:	cf 01       	brne	8000279c <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800027be:	30 1b       	mov	r11,1
800027c0:	fe 7c 24 00 	mov	r12,-56320
800027c4:	f0 1f 00 04 	mcall	800027d4 <sd_mmc_spi_wait_not_busy+0x50>
800027c8:	da 2a       	popm	r4-r7,pc,r12=1
800027ca:	00 00       	add	r0,r0
800027cc:	80 00       	ld.sh	r0,r0[0x0]
800027ce:	33 ee       	mov	lr,62
800027d0:	00 00       	add	r0,r0
800027d2:	08 d0       	st.w	--r4,r0
800027d4:	80 00       	ld.sh	r0,r0[0x0]
800027d6:	34 3a       	mov	r10,67
800027d8:	80 00       	ld.sh	r0,r0[0x0]
800027da:	27 50       	sub	r0,117

800027dc <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
800027dc:	eb cd 40 f8 	pushm	r3-r7,lr
800027e0:	18 96       	mov	r6,r12
800027e2:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
800027e4:	e0 6b 00 ff 	mov	r11,255
800027e8:	fe 7c 24 00 	mov	r12,-56320
800027ec:	f0 1f 00 2b 	mcall	80002898 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
800027f0:	0c 9b       	mov	r11,r6
800027f2:	a7 ab       	sbr	r11,0x6
800027f4:	5c 5b       	castu.b	r11
800027f6:	fe 7c 24 00 	mov	r12,-56320
800027fa:	f0 1f 00 28 	mcall	80002898 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
800027fe:	ee 0b 16 18 	lsr	r11,r7,0x18
80002802:	fe 7c 24 00 	mov	r12,-56320
80002806:	f0 1f 00 25 	mcall	80002898 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
8000280a:	ee 0b 16 10 	lsr	r11,r7,0x10
8000280e:	fe 7c 24 00 	mov	r12,-56320
80002812:	f0 1f 00 22 	mcall	80002898 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
80002816:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
8000281a:	fe 7c 24 00 	mov	r12,-56320
8000281e:	f0 1f 00 1f 	mcall	80002898 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
80002822:	0e 9b       	mov	r11,r7
80002824:	5c 7b       	castu.h	r11
80002826:	fe 7c 24 00 	mov	r12,-56320
8000282a:	f0 1f 00 1c 	mcall	80002898 <sd_mmc_spi_command+0xbc>
  switch(command)
8000282e:	30 08       	mov	r8,0
80002830:	f0 06 18 00 	cp.b	r6,r8
80002834:	c0 60       	breq	80002840 <sd_mmc_spi_command+0x64>
80002836:	30 88       	mov	r8,8
80002838:	f0 06 18 00 	cp.b	r6,r8
8000283c:	c1 01       	brne	8000285c <sd_mmc_spi_command+0x80>
8000283e:	c0 88       	rjmp	8000284e <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
80002840:	e0 6b 00 95 	mov	r11,149
80002844:	fe 7c 24 00 	mov	r12,-56320
80002848:	f0 1f 00 14 	mcall	80002898 <sd_mmc_spi_command+0xbc>
         break;
8000284c:	c0 e8       	rjmp	80002868 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
8000284e:	e0 6b 00 87 	mov	r11,135
80002852:	fe 7c 24 00 	mov	r12,-56320
80002856:	f0 1f 00 11 	mcall	80002898 <sd_mmc_spi_command+0xbc>
         break;
8000285a:	c0 78       	rjmp	80002868 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
8000285c:	e0 6b 00 ff 	mov	r11,255
80002860:	fe 7c 24 00 	mov	r12,-56320
80002864:	f0 1f 00 0d 	mcall	80002898 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002868:	3f f9       	mov	r9,-1
8000286a:	48 d8       	lddpc	r8,8000289c <sd_mmc_spi_command+0xc0>
8000286c:	b0 89       	st.b	r8[0x0],r9
8000286e:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002870:	e0 64 00 ff 	mov	r4,255
80002874:	10 93       	mov	r3,r8
80002876:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002878:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000287a:	c0 68       	rjmp	80002886 <sd_mmc_spi_command+0xaa>
  {
    retry++;
8000287c:	2f f7       	sub	r7,-1
8000287e:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002880:	ea 07 18 00 	cp.b	r7,r5
80002884:	c0 80       	breq	80002894 <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002886:	08 9c       	mov	r12,r4
80002888:	f0 1f 00 06 	mcall	800028a0 <sd_mmc_spi_command+0xc4>
8000288c:	a6 8c       	st.b	r3[0x0],r12
8000288e:	ec 0c 18 00 	cp.b	r12,r6
80002892:	cf 50       	breq	8000287c <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
80002894:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002898:	80 00       	ld.sh	r0,r0[0x0]
8000289a:	35 1e       	mov	lr,81
8000289c:	00 00       	add	r0,r0
8000289e:	08 d0       	st.w	--r4,r0
800028a0:	80 00       	ld.sh	r0,r0[0x0]
800028a2:	27 50       	sub	r0,117

800028a4 <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
800028a4:	eb cd 40 c0 	pushm	r6-r7,lr
800028a8:	18 97       	mov	r7,r12
800028aa:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800028ac:	30 1b       	mov	r11,1
800028ae:	fe 7c 24 00 	mov	r12,-56320
800028b2:	f0 1f 00 09 	mcall	800028d4 <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
800028b6:	0c 9b       	mov	r11,r6
800028b8:	0e 9c       	mov	r12,r7
800028ba:	f0 1f 00 08 	mcall	800028d8 <sd_mmc_spi_send_command+0x34>
800028be:	48 87       	lddpc	r7,800028dc <sd_mmc_spi_send_command+0x38>
800028c0:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800028c2:	30 1b       	mov	r11,1
800028c4:	fe 7c 24 00 	mov	r12,-56320
800028c8:	f0 1f 00 06 	mcall	800028e0 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
800028cc:	0f 8c       	ld.ub	r12,r7[0x0]
800028ce:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800028d2:	00 00       	add	r0,r0
800028d4:	80 00       	ld.sh	r0,r0[0x0]
800028d6:	33 ee       	mov	lr,62
800028d8:	80 00       	ld.sh	r0,r0[0x0]
800028da:	27 dc       	sub	r12,125
800028dc:	00 00       	add	r0,r0
800028de:	08 d0       	st.w	--r4,r0
800028e0:	80 00       	ld.sh	r0,r0[0x0]
800028e2:	34 3a       	mov	r10,67

800028e4 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
800028e4:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800028e8:	f0 1f 00 1c 	mcall	80002958 <sd_mmc_spi_check_hc+0x74>
800028ec:	c0 31       	brne	800028f2 <sd_mmc_spi_check_hc+0xe>
800028ee:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800028f2:	30 1b       	mov	r11,1
800028f4:	fe 7c 24 00 	mov	r12,-56320
800028f8:	f0 1f 00 19 	mcall	8000295c <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
800028fc:	30 0b       	mov	r11,0
800028fe:	33 ac       	mov	r12,58
80002900:	f0 1f 00 18 	mcall	80002960 <sd_mmc_spi_check_hc+0x7c>
80002904:	49 88       	lddpc	r8,80002964 <sd_mmc_spi_check_hc+0x80>
80002906:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
80002908:	58 0c       	cp.w	r12,0
8000290a:	c0 80       	breq	8000291a <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000290c:	30 1b       	mov	r11,1
8000290e:	fe 7c 24 00 	mov	r12,-56320
80002912:	f0 1f 00 16 	mcall	80002968 <sd_mmc_spi_check_hc+0x84>
80002916:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
8000291a:	e0 6c 00 ff 	mov	r12,255
8000291e:	f0 1f 00 14 	mcall	8000296c <sd_mmc_spi_check_hc+0x88>
80002922:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002924:	e0 6c 00 ff 	mov	r12,255
80002928:	f0 1f 00 11 	mcall	8000296c <sd_mmc_spi_check_hc+0x88>
8000292c:	48 e7       	lddpc	r7,80002964 <sd_mmc_spi_check_hc+0x80>
8000292e:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002930:	e0 6c 00 ff 	mov	r12,255
80002934:	f0 1f 00 0e 	mcall	8000296c <sd_mmc_spi_check_hc+0x88>
80002938:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000293a:	e0 6c 00 ff 	mov	r12,255
8000293e:	f0 1f 00 0c 	mcall	8000296c <sd_mmc_spi_check_hc+0x88>
80002942:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002944:	30 1b       	mov	r11,1
80002946:	fe 7c 24 00 	mov	r12,-56320
8000294a:	f0 1f 00 08 	mcall	80002968 <sd_mmc_spi_check_hc+0x84>
8000294e:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
80002952:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002956:	00 00       	add	r0,r0
80002958:	80 00       	ld.sh	r0,r0[0x0]
8000295a:	27 84       	sub	r4,120
8000295c:	80 00       	ld.sh	r0,r0[0x0]
8000295e:	33 ee       	mov	lr,62
80002960:	80 00       	ld.sh	r0,r0[0x0]
80002962:	27 dc       	sub	r12,125
80002964:	00 00       	add	r0,r0
80002966:	08 d0       	st.w	--r4,r0
80002968:	80 00       	ld.sh	r0,r0[0x0]
8000296a:	34 3a       	mov	r10,67
8000296c:	80 00       	ld.sh	r0,r0[0x0]
8000296e:	27 50       	sub	r0,117

80002970 <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
80002970:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002974:	f0 1f 00 27 	mcall	80002a10 <sd_mmc_spi_get_if+0xa0>
80002978:	c0 31       	brne	8000297e <sd_mmc_spi_get_if+0xe>
8000297a:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000297e:	30 1b       	mov	r11,1
80002980:	fe 7c 24 00 	mov	r12,-56320
80002984:	f0 1f 00 24 	mcall	80002a14 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
80002988:	e0 6b 01 aa 	mov	r11,426
8000298c:	30 8c       	mov	r12,8
8000298e:	f0 1f 00 23 	mcall	80002a18 <sd_mmc_spi_get_if+0xa8>
80002992:	4a 38       	lddpc	r8,80002a1c <sd_mmc_spi_get_if+0xac>
80002994:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
80002996:	e2 1c 00 04 	andl	r12,0x4,COH
8000299a:	c0 80       	breq	800029aa <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000299c:	30 1b       	mov	r11,1
8000299e:	fe 7c 24 00 	mov	r12,-56320
800029a2:	f0 1f 00 20 	mcall	80002a20 <sd_mmc_spi_get_if+0xb0>
800029a6:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
800029aa:	e0 6c 00 ff 	mov	r12,255
800029ae:	f0 1f 00 1e 	mcall	80002a24 <sd_mmc_spi_get_if+0xb4>
800029b2:	49 b7       	lddpc	r7,80002a1c <sd_mmc_spi_get_if+0xac>
800029b4:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800029b6:	e0 6c 00 ff 	mov	r12,255
800029ba:	f0 1f 00 1b 	mcall	80002a24 <sd_mmc_spi_get_if+0xb4>
800029be:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800029c0:	e0 6c 00 ff 	mov	r12,255
800029c4:	f0 1f 00 18 	mcall	80002a24 <sd_mmc_spi_get_if+0xb4>
800029c8:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
800029ca:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800029ce:	c0 81       	brne	800029de <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800029d0:	30 1b       	mov	r11,1
800029d2:	fe 7c 24 00 	mov	r12,-56320
800029d6:	f0 1f 00 13 	mcall	80002a20 <sd_mmc_spi_get_if+0xb0>
800029da:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
800029de:	e0 6c 00 ff 	mov	r12,255
800029e2:	f0 1f 00 11 	mcall	80002a24 <sd_mmc_spi_get_if+0xb4>
800029e6:	48 e8       	lddpc	r8,80002a1c <sd_mmc_spi_get_if+0xac>
800029e8:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
800029ea:	3a a8       	mov	r8,-86
800029ec:	f0 0c 18 00 	cp.b	r12,r8
800029f0:	c0 80       	breq	80002a00 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800029f2:	30 1b       	mov	r11,1
800029f4:	fe 7c 24 00 	mov	r12,-56320
800029f8:	f0 1f 00 0a 	mcall	80002a20 <sd_mmc_spi_get_if+0xb0>
800029fc:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002a00:	30 1b       	mov	r11,1
80002a02:	fe 7c 24 00 	mov	r12,-56320
80002a06:	f0 1f 00 07 	mcall	80002a20 <sd_mmc_spi_get_if+0xb0>
80002a0a:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80002a0e:	00 00       	add	r0,r0
80002a10:	80 00       	ld.sh	r0,r0[0x0]
80002a12:	27 84       	sub	r4,120
80002a14:	80 00       	ld.sh	r0,r0[0x0]
80002a16:	33 ee       	mov	lr,62
80002a18:	80 00       	ld.sh	r0,r0[0x0]
80002a1a:	27 dc       	sub	r12,125
80002a1c:	00 00       	add	r0,r0
80002a1e:	08 d0       	st.w	--r4,r0
80002a20:	80 00       	ld.sh	r0,r0[0x0]
80002a22:	34 3a       	mov	r10,67
80002a24:	80 00       	ld.sh	r0,r0[0x0]
80002a26:	27 50       	sub	r0,117

80002a28 <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
80002a28:	eb cd 40 fc 	pushm	r2-r7,lr
80002a2c:	20 1d       	sub	sp,4
80002a2e:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002a30:	f0 1f 00 32 	mcall	80002af8 <sd_mmc_spi_get_csd+0xd0>
80002a34:	c5 f0       	breq	80002af2 <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002a36:	30 1b       	mov	r11,1
80002a38:	fe 7c 24 00 	mov	r12,-56320
80002a3c:	f0 1f 00 30 	mcall	80002afc <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
80002a40:	30 0b       	mov	r11,0
80002a42:	30 9c       	mov	r12,9
80002a44:	f0 1f 00 2f 	mcall	80002b00 <sd_mmc_spi_get_csd+0xd8>
80002a48:	4a f8       	lddpc	r8,80002b04 <sd_mmc_spi_get_csd+0xdc>
80002a4a:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
80002a4c:	58 0c       	cp.w	r12,0
80002a4e:	c0 81       	brne	80002a5e <sd_mmc_spi_get_csd+0x36>
80002a50:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
80002a52:	e0 64 00 ff 	mov	r4,255
80002a56:	10 93       	mov	r3,r8
80002a58:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
80002a5a:	30 95       	mov	r5,9
80002a5c:	c1 78       	rjmp	80002a8a <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002a5e:	30 1b       	mov	r11,1
80002a60:	fe 7c 24 00 	mov	r12,-56320
80002a64:	f0 1f 00 29 	mcall	80002b08 <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
80002a68:	30 09       	mov	r9,0
80002a6a:	4a 98       	lddpc	r8,80002b0c <sd_mmc_spi_get_csd+0xe4>
80002a6c:	b0 89       	st.b	r8[0x0],r9
80002a6e:	30 0c       	mov	r12,0
    return false;
80002a70:	c4 18       	rjmp	80002af2 <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
80002a72:	ea 07 18 00 	cp.b	r7,r5
80002a76:	c0 81       	brne	80002a86 <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002a78:	30 1b       	mov	r11,1
80002a7a:	fe 7c 24 00 	mov	r12,-56320
80002a7e:	f0 1f 00 23 	mcall	80002b08 <sd_mmc_spi_get_csd+0xe0>
80002a82:	30 0c       	mov	r12,0
      return false;
80002a84:	c3 78       	rjmp	80002af2 <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
80002a86:	2f f7       	sub	r7,-1
80002a88:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
80002a8a:	08 9c       	mov	r12,r4
80002a8c:	f0 1f 00 21 	mcall	80002b10 <sd_mmc_spi_get_csd+0xe8>
80002a90:	a6 8c       	st.b	r3[0x0],r12
80002a92:	ec 0c 18 00 	cp.b	r12,r6
80002a96:	ce e1       	brne	80002a72 <sd_mmc_spi_get_csd+0x4a>
80002a98:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
80002a9a:	e0 65 00 ff 	mov	r5,255
80002a9e:	fe 76 24 00 	mov	r6,-56320
   spi_read(SD_MMC_SPI,&data_read);
80002aa2:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
80002aa6:	0a 9b       	mov	r11,r5
80002aa8:	0c 9c       	mov	r12,r6
80002aaa:	f0 1f 00 1b 	mcall	80002b14 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
80002aae:	08 9b       	mov	r11,r4
80002ab0:	0c 9c       	mov	r12,r6
80002ab2:	f0 1f 00 1a 	mcall	80002b18 <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
80002ab6:	9a 18       	ld.sh	r8,sp[0x2]
80002ab8:	e4 07 0b 08 	st.b	r2[r7],r8
80002abc:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
80002abe:	59 07       	cp.w	r7,16
80002ac0:	cf 31       	brne	80002aa6 <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
80002ac2:	e0 6b 00 ff 	mov	r11,255
80002ac6:	fe 7c 24 00 	mov	r12,-56320
80002aca:	f0 1f 00 13 	mcall	80002b14 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
80002ace:	e0 6b 00 ff 	mov	r11,255
80002ad2:	fe 7c 24 00 	mov	r12,-56320
80002ad6:	f0 1f 00 10 	mcall	80002b14 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
80002ada:	e0 6b 00 ff 	mov	r11,255
80002ade:	fe 7c 24 00 	mov	r12,-56320
80002ae2:	f0 1f 00 0d 	mcall	80002b14 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002ae6:	30 1b       	mov	r11,1
80002ae8:	fe 7c 24 00 	mov	r12,-56320
80002aec:	f0 1f 00 07 	mcall	80002b08 <sd_mmc_spi_get_csd+0xe0>
80002af0:	30 1c       	mov	r12,1
  return true;
}
80002af2:	2f fd       	sub	sp,-4
80002af4:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002af8:	80 00       	ld.sh	r0,r0[0x0]
80002afa:	27 84       	sub	r4,120
80002afc:	80 00       	ld.sh	r0,r0[0x0]
80002afe:	33 ee       	mov	lr,62
80002b00:	80 00       	ld.sh	r0,r0[0x0]
80002b02:	27 dc       	sub	r12,125
80002b04:	00 00       	add	r0,r0
80002b06:	08 d0       	st.w	--r4,r0
80002b08:	80 00       	ld.sh	r0,r0[0x0]
80002b0a:	34 3a       	mov	r10,67
80002b0c:	00 00       	add	r0,r0
80002b0e:	05 54       	ld.sh	r4,--r2
80002b10:	80 00       	ld.sh	r0,r0[0x0]
80002b12:	27 50       	sub	r0,117
80002b14:	80 00       	ld.sh	r0,r0[0x0]
80002b16:	35 1e       	mov	lr,81
80002b18:	80 00       	ld.sh	r0,r0[0x0]
80002b1a:	35 3a       	mov	r10,83

80002b1c <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
80002b1c:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
80002b1e:	fe fb 02 66 	ld.w	r11,pc[614]
80002b22:	e6 68 1a 80 	mov	r8,400000
80002b26:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002b28:	fe f8 02 60 	ld.w	r8,pc[608]
80002b2c:	70 0a       	ld.w	r10,r8[0x0]
80002b2e:	fe 7c 24 00 	mov	r12,-56320
80002b32:	f0 1f 00 97 	mcall	80002d8c <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002b36:	30 1b       	mov	r11,1
80002b38:	fe 7c 24 00 	mov	r12,-56320
80002b3c:	f0 1f 00 95 	mcall	80002d90 <sd_mmc_spi_internal_init+0x274>
80002b40:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
80002b42:	e0 66 00 ff 	mov	r6,255
80002b46:	fe 75 24 00 	mov	r5,-56320
80002b4a:	0c 9b       	mov	r11,r6
80002b4c:	0a 9c       	mov	r12,r5
80002b4e:	f0 1f 00 92 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
80002b52:	2f f7       	sub	r7,-1
80002b54:	58 a7       	cp.w	r7,10
80002b56:	cf a1       	brne	80002b4a <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002b58:	30 1b       	mov	r11,1
80002b5a:	fe 7c 24 00 	mov	r12,-56320
80002b5e:	f0 1f 00 8f 	mcall	80002d98 <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
80002b62:	30 08       	mov	r8,0
80002b64:	fe f9 02 38 	ld.w	r9,pc[568]
80002b68:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
80002b6a:	fe f9 02 36 	ld.w	r9,pc[566]
80002b6e:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002b70:	30 0b       	mov	r11,0
80002b72:	16 9c       	mov	r12,r11
80002b74:	f0 1f 00 8c 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002b78:	fe f8 02 30 	ld.w	r8,pc[560]
80002b7c:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b7e:	e0 6b 00 ff 	mov	r11,255
80002b82:	fe 7c 24 00 	mov	r12,-56320
80002b86:	f0 1f 00 84 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
80002b8a:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
80002b8c:	fe f6 02 1c 	ld.w	r6,pc[540]
80002b90:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002b92:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b94:	e0 62 00 ff 	mov	r2,255
80002b98:	fe 71 24 00 	mov	r1,-56320
    // do retry counter
    retry++;
    if(retry > 100)
80002b9c:	36 54       	mov	r4,101
80002b9e:	c1 08       	rjmp	80002bbe <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002ba0:	06 9b       	mov	r11,r3
80002ba2:	06 9c       	mov	r12,r3
80002ba4:	f0 1f 00 80 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002ba8:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002baa:	04 9b       	mov	r11,r2
80002bac:	02 9c       	mov	r12,r1
80002bae:	f0 1f 00 7a 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
80002bb2:	2f f7       	sub	r7,-1
80002bb4:	5c 87       	casts.h	r7
    if(retry > 100)
80002bb6:	e8 07 19 00 	cp.h	r7,r4
80002bba:	e0 80 00 e4 	breq	80002d82 <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
80002bbe:	0d 88       	ld.ub	r8,r6[0x0]
80002bc0:	ea 08 18 00 	cp.b	r8,r5
80002bc4:	ce e1       	brne	80002ba0 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
80002bc6:	f0 1f 00 7a 	mcall	80002dac <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
80002bca:	5b fc       	cp.w	r12,-1
80002bcc:	e0 80 00 db 	breq	80002d82 <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
80002bd0:	58 1c       	cp.w	r12,1
80002bd2:	c0 51       	brne	80002bdc <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
80002bd4:	30 29       	mov	r9,2
80002bd6:	4f 38       	lddpc	r8,80002da0 <sd_mmc_spi_internal_init+0x284>
80002bd8:	b0 89       	st.b	r8[0x0],r9
80002bda:	c4 c8       	rjmp	80002c72 <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002bdc:	30 0b       	mov	r11,0
80002bde:	33 7c       	mov	r12,55
80002be0:	f0 1f 00 71 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002be4:	4f 17       	lddpc	r7,80002da8 <sd_mmc_spi_internal_init+0x28c>
80002be6:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002be8:	e0 6b 00 ff 	mov	r11,255
80002bec:	fe 7c 24 00 	mov	r12,-56320
80002bf0:	f0 1f 00 69 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002bf4:	30 0b       	mov	r11,0
80002bf6:	32 9c       	mov	r12,41
80002bf8:	f0 1f 00 6b 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002bfc:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002bfe:	e0 6b 00 ff 	mov	r11,255
80002c02:	fe 7c 24 00 	mov	r12,-56320
80002c06:	f0 1f 00 64 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
80002c0a:	0f 88       	ld.ub	r8,r7[0x0]
80002c0c:	e2 18 00 fe 	andl	r8,0xfe,COH
80002c10:	c0 51       	brne	80002c1a <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
80002c12:	30 19       	mov	r9,1
80002c14:	4e 38       	lddpc	r8,80002da0 <sd_mmc_spi_internal_init+0x284>
80002c16:	b0 89       	st.b	r8[0x0],r9
80002c18:	c2 d8       	rjmp	80002c72 <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
80002c1a:	30 09       	mov	r9,0
80002c1c:	4e 18       	lddpc	r8,80002da0 <sd_mmc_spi_internal_init+0x284>
80002c1e:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002c20:	30 0b       	mov	r11,0
80002c22:	16 9c       	mov	r12,r11
80002c24:	f0 1f 00 60 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002c28:	4e 08       	lddpc	r8,80002da8 <sd_mmc_spi_internal_init+0x28c>
80002c2a:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002c2c:	e0 6b 00 ff 	mov	r11,255
80002c30:	fe 7c 24 00 	mov	r12,-56320
80002c34:	f0 1f 00 58 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
80002c38:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002c3a:	4d c6       	lddpc	r6,80002da8 <sd_mmc_spi_internal_init+0x28c>
80002c3c:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002c3e:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002c40:	e0 62 00 ff 	mov	r2,255
80002c44:	fe 71 24 00 	mov	r1,-56320
        // do retry counter
        retry++;
        if(retry > 100)
80002c48:	36 54       	mov	r4,101
80002c4a:	c1 08       	rjmp	80002c6a <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002c4c:	06 9b       	mov	r11,r3
80002c4e:	06 9c       	mov	r12,r3
80002c50:	f0 1f 00 55 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002c54:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002c56:	04 9b       	mov	r11,r2
80002c58:	02 9c       	mov	r12,r1
80002c5a:	f0 1f 00 4f 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
80002c5e:	2f f7       	sub	r7,-1
80002c60:	5c 87       	casts.h	r7
        if(retry > 100)
80002c62:	e8 07 19 00 	cp.h	r7,r4
80002c66:	e0 80 00 8e 	breq	80002d82 <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002c6a:	0d 88       	ld.ub	r8,r6[0x0]
80002c6c:	ea 08 18 00 	cp.b	r8,r5
80002c70:	ce e1       	brne	80002c4c <sd_mmc_spi_internal_init+0x130>
80002c72:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
80002c74:	4c b4       	lddpc	r4,80002da0 <sd_mmc_spi_internal_init+0x284>
80002c76:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002c78:	0e 93       	mov	r3,r7
80002c7a:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002c7c:	4c b6       	lddpc	r6,80002da8 <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002c7e:	e0 62 00 ff 	mov	r2,255
80002c82:	fe 71 24 00 	mov	r1,-56320

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
80002c86:	09 88       	ld.ub	r8,r4[0x0]
80002c88:	ea 08 18 00 	cp.b	r8,r5
80002c8c:	c1 10       	breq	80002cae <sd_mmc_spi_internal_init+0x192>
80002c8e:	c0 63       	brcs	80002c9a <sd_mmc_spi_internal_init+0x17e>
80002c90:	30 29       	mov	r9,2
80002c92:	f2 08 18 00 	cp.b	r8,r9
80002c96:	c2 81       	brne	80002ce6 <sd_mmc_spi_internal_init+0x1ca>
80002c98:	c1 98       	rjmp	80002cca <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
80002c9a:	06 9b       	mov	r11,r3
80002c9c:	30 1c       	mov	r12,1
80002c9e:	f0 1f 00 42 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002ca2:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002ca4:	04 9b       	mov	r11,r2
80002ca6:	02 9c       	mov	r12,r1
80002ca8:	f0 1f 00 3b 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
      break;
80002cac:	c1 d8       	rjmp	80002ce6 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002cae:	06 9b       	mov	r11,r3
80002cb0:	00 9c       	mov	r12,r0
80002cb2:	f0 1f 00 3d 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002cb6:	06 9b       	mov	r11,r3
80002cb8:	32 9c       	mov	r12,41
80002cba:	f0 1f 00 3b 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002cbe:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002cc0:	04 9b       	mov	r11,r2
80002cc2:	02 9c       	mov	r12,r1
80002cc4:	f0 1f 00 34 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
      break;
80002cc8:	c0 f8       	rjmp	80002ce6 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002cca:	06 9b       	mov	r11,r3
80002ccc:	00 9c       	mov	r12,r0
80002cce:	f0 1f 00 36 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
80002cd2:	fc 1b 40 00 	movh	r11,0x4000
80002cd6:	32 9c       	mov	r12,41
80002cd8:	f0 1f 00 33 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002cdc:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002cde:	04 9b       	mov	r11,r2
80002ce0:	02 9c       	mov	r12,r1
80002ce2:	f0 1f 00 2d 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
80002ce6:	2f f7       	sub	r7,-1
80002ce8:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
80002cea:	fe 78 c3 50 	mov	r8,-15536
80002cee:	f0 07 19 00 	cp.h	r7,r8
80002cf2:	c4 80       	breq	80002d82 <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80002cf4:	0d 89       	ld.ub	r9,r6[0x0]
80002cf6:	30 08       	mov	r8,0
80002cf8:	f0 09 18 00 	cp.b	r9,r8
80002cfc:	cc 51       	brne	80002c86 <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
80002cfe:	4a 98       	lddpc	r8,80002da0 <sd_mmc_spi_internal_init+0x284>
80002d00:	11 89       	ld.ub	r9,r8[0x0]
80002d02:	30 28       	mov	r8,2
80002d04:	f0 09 18 00 	cp.b	r9,r8
80002d08:	c0 a1       	brne	80002d1c <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
80002d0a:	f0 1f 00 2a 	mcall	80002db0 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
80002d0e:	5b fc       	cp.w	r12,-1
80002d10:	c3 90       	breq	80002d82 <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
80002d12:	58 1c       	cp.w	r12,1
80002d14:	c0 41       	brne	80002d1c <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
80002d16:	30 39       	mov	r9,3
80002d18:	4a 28       	lddpc	r8,80002da0 <sd_mmc_spi_internal_init+0x284>
80002d1a:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
80002d1c:	30 0b       	mov	r11,0
80002d1e:	33 bc       	mov	r12,59
80002d20:	f0 1f 00 21 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002d24:	4a 17       	lddpc	r7,80002da8 <sd_mmc_spi_internal_init+0x28c>
80002d26:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002d28:	e0 6b 00 ff 	mov	r11,255
80002d2c:	fe 7c 24 00 	mov	r12,-56320
80002d30:	f0 1f 00 19 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
80002d34:	e0 6b 02 00 	mov	r11,512
80002d38:	31 0c       	mov	r12,16
80002d3a:	f0 1f 00 1b 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002d3e:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002d40:	e0 6b 00 ff 	mov	r11,255
80002d44:	fe 7c 24 00 	mov	r12,-56320
80002d48:	f0 1f 00 13 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
80002d4c:	0f 89       	ld.ub	r9,r7[0x0]
80002d4e:	30 08       	mov	r8,0
80002d50:	f0 09 18 00 	cp.b	r9,r8
80002d54:	c1 71       	brne	80002d82 <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
80002d56:	49 8c       	lddpc	r12,80002db4 <sd_mmc_spi_internal_init+0x298>
80002d58:	f0 1f 00 18 	mcall	80002db8 <sd_mmc_spi_internal_init+0x29c>
80002d5c:	c1 30       	breq	80002d82 <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
80002d5e:	f0 1f 00 18 	mcall	80002dbc <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
80002d62:	30 19       	mov	r9,1
80002d64:	48 e8       	lddpc	r8,80002d9c <sd_mmc_spi_internal_init+0x280>
80002d66:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
80002d68:	48 7b       	lddpc	r11,80002d84 <sd_mmc_spi_internal_init+0x268>
80002d6a:	e0 68 1b 00 	mov	r8,6912
80002d6e:	ea 18 00 b7 	orh	r8,0xb7
80002d72:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002d74:	48 58       	lddpc	r8,80002d88 <sd_mmc_spi_internal_init+0x26c>
80002d76:	70 0a       	ld.w	r10,r8[0x0]
80002d78:	fe 7c 24 00 	mov	r12,-56320
80002d7c:	f0 1f 00 04 	mcall	80002d8c <sd_mmc_spi_internal_init+0x270>
80002d80:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
80002d82:	d8 3a       	popm	r0-r7,pc,r12=0
80002d84:	00 00       	add	r0,r0
80002d86:	05 40       	ld.w	r0,--r2
80002d88:	00 00       	add	r0,r0
80002d8a:	05 50       	ld.sh	r0,--r2
80002d8c:	80 00       	ld.sh	r0,r0[0x0]
80002d8e:	34 60       	mov	r0,70
80002d90:	80 00       	ld.sh	r0,r0[0x0]
80002d92:	33 ee       	mov	lr,62
80002d94:	80 00       	ld.sh	r0,r0[0x0]
80002d96:	35 1e       	mov	lr,81
80002d98:	80 00       	ld.sh	r0,r0[0x0]
80002d9a:	34 3a       	mov	r10,67
80002d9c:	00 00       	add	r0,r0
80002d9e:	05 54       	ld.sh	r4,--r2
80002da0:	00 00       	add	r0,r0
80002da2:	08 be       	st.h	r4++,lr
80002da4:	80 00       	ld.sh	r0,r0[0x0]
80002da6:	28 a4       	sub	r4,-118
80002da8:	00 00       	add	r0,r0
80002daa:	08 d0       	st.w	--r4,r0
80002dac:	80 00       	ld.sh	r0,r0[0x0]
80002dae:	29 70       	sub	r0,-105
80002db0:	80 00       	ld.sh	r0,r0[0x0]
80002db2:	28 e4       	sub	r4,-114
80002db4:	00 00       	add	r0,r0
80002db6:	08 c0       	st.b	r4++,r0
80002db8:	80 00       	ld.sh	r0,r0[0x0]
80002dba:	2a 28       	sub	r8,-94
80002dbc:	80 00       	ld.sh	r0,r0[0x0]
80002dbe:	25 ec       	sub	r12,94

80002dc0 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80002dc0:	eb cd 40 10 	pushm	r4,lr
80002dc4:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80002dc8:	48 88       	lddpc	r8,80002de8 <sd_mmc_spi_init+0x28>
80002dca:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
80002dcc:	48 88       	lddpc	r8,80002dec <sd_mmc_spi_init+0x2c>
80002dce:	e8 ea 00 00 	ld.d	r10,r4[0]
80002dd2:	f0 eb 00 00 	st.d	r8[0],r10
80002dd6:	e8 ea 00 08 	ld.d	r10,r4[8]
80002dda:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
80002dde:	f0 1f 00 05 	mcall	80002df0 <sd_mmc_spi_init+0x30>
}
80002de2:	e3 cd 80 10 	ldm	sp++,r4,pc
80002de6:	00 00       	add	r0,r0
80002de8:	00 00       	add	r0,r0
80002dea:	05 50       	ld.sh	r0,--r2
80002dec:	00 00       	add	r0,r0
80002dee:	05 40       	ld.w	r0,--r2
80002df0:	80 00       	ld.sh	r0,r0[0x0]
80002df2:	2b 1c       	sub	r12,-79

80002df4 <smc_init>:

static void smc_enable_muxed_pins(void);


void smc_init(unsigned long hsb_hz)
{
80002df4:	eb cd 40 fc 	pushm	r2-r7,lr
  unsigned long hsb_mhz_up = (hsb_hz + 999999) / 1000000;
80002df8:	ee 78 42 3f 	mov	r8,999999
80002dfc:	f8 08 00 09 	add	r9,r12,r8
80002e00:	e0 68 de 83 	mov	r8,56963
80002e04:	ea 18 43 1b 	orh	r8,0x431b
80002e08:	f2 08 06 48 	mulu.d	r8,r9,r8
80002e0c:	f2 08 16 12 	lsr	r8,r9,0x12
//! Whether to use the NCS0 pin
#ifdef SMC_USE_NCS0
  #include SMC_COMPONENT_CS0

  // Setup SMC for NCS0
  SMC_CS_SETUP(0)
80002e10:	f0 08 00 25 	add	r5,r8,r8<<0x2
80002e14:	a3 65       	lsl	r5,0x2
80002e16:	ea c5 fc 19 	sub	r5,r5,-999
80002e1a:	e0 69 4d d3 	mov	r9,19923
80002e1e:	ea 19 10 62 	orh	r9,0x1062
80002e22:	ea 09 06 44 	mulu.d	r4,r5,r9
80002e26:	a7 85       	lsr	r5,0x6
80002e28:	f0 0a 15 04 	lsl	r10,r8,0x4
80002e2c:	f4 08 01 07 	sub	r7,r10,r8
80002e30:	a1 77       	lsl	r7,0x1
80002e32:	ee c7 fc 19 	sub	r7,r7,-999
80002e36:	ee 09 06 46 	mulu.d	r6,r7,r9
80002e3a:	0e 94       	mov	r4,r7
80002e3c:	a7 84       	lsr	r4,0x6
80002e3e:	f4 08 01 07 	sub	r7,r10,r8
80002e42:	a3 67       	lsl	r7,0x2
80002e44:	ee c7 fc 19 	sub	r7,r7,-999
80002e48:	ee 09 06 46 	mulu.d	r6,r7,r9
80002e4c:	a7 87       	lsr	r7,0x6
80002e4e:	f0 03 10 5a 	mul	r3,r8,90
80002e52:	e6 c3 fc 19 	sub	r3,r3,-999
80002e56:	e6 09 06 42 	mulu.d	r2,r3,r9
80002e5a:	e6 0c 16 06 	lsr	r12,r3,0x6
80002e5e:	e0 63 00 d2 	mov	r3,210
80002e62:	f0 03 02 43 	mul	r3,r8,r3
80002e66:	e6 c3 fc 19 	sub	r3,r3,-999
80002e6a:	e6 09 06 42 	mulu.d	r2,r3,r9
80002e6e:	e6 06 16 06 	lsr	r6,r3,0x6
80002e72:	f4 08 01 0b 	sub	r11,r10,r8
80002e76:	a5 6b       	lsl	r11,0x4
80002e78:	f6 cb fc 19 	sub	r11,r11,-999
80002e7c:	f6 09 06 4a 	mulu.d	r10,r11,r9
80002e80:	f6 0e 16 06 	lsr	lr,r11,0x6
80002e84:	f0 03 10 64 	mul	r3,r8,100
80002e88:	e6 c3 fc 19 	sub	r3,r3,-999
80002e8c:	e6 09 06 42 	mulu.d	r2,r3,r9
80002e90:	a7 83       	lsr	r3,0x6
80002e92:	e0 6a 01 0e 	mov	r10,270
80002e96:	b5 38       	mul	r8,r10
80002e98:	f0 c8 fc 19 	sub	r8,r8,-999
80002e9c:	f0 09 06 48 	mulu.d	r8,r8,r9
80002ea0:	a7 89       	lsr	r9,0x6
80002ea2:	ec 04 00 0a 	add	r10,r6,r4
80002ea6:	1c 3a       	cp.w	r10,lr
80002ea8:	f4 0e 17 20 	movhs	lr,r10
80002eac:	ee 05 00 0b 	add	r11,r7,r5
80002eb0:	18 3b       	cp.w	r11,r12
80002eb2:	f6 0c 17 20 	movhs	r12,r11
80002eb6:	06 3b       	cp.w	r11,r3
80002eb8:	e6 0b 17 30 	movlo	r11,r3
80002ebc:	12 3a       	cp.w	r10,r9
80002ebe:	f4 09 17 20 	movhs	r9,r10
80002ec2:	eb e4 11 05 	or	r5,r5,r4<<0x10
80002ec6:	fe 6a 1c 00 	mov	r10,-123904
80002eca:	95 05       	st.w	r10[0x0],r5
80002ecc:	ef e6 11 07 	or	r7,r7,r6<<0x10
80002ed0:	ef ec 10 87 	or	r7,r7,r12<<0x8
80002ed4:	ef ee 11 87 	or	r7,r7,lr<<0x18
80002ed8:	95 17       	st.w	r10[0x4],r7
80002eda:	1c 39       	cp.w	r9,lr
80002edc:	f2 0e 17 20 	movhs	lr,r9
80002ee0:	18 3b       	cp.w	r11,r12
80002ee2:	f8 0b 17 30 	movlo	r11,r12
80002ee6:	f7 ee 11 0b 	or	r11,r11,lr<<0x10
80002eea:	95 2b       	st.w	r10[0x8],r11
80002eec:	e0 68 10 03 	mov	r8,4099
80002ef0:	95 38       	st.w	r10[0xc],r8
80002ef2:	30 19       	mov	r9,1
80002ef4:	48 48       	lddpc	r8,80002f04 <smc_init+0x110>
80002ef6:	b0 89       	st.b	r8[0x0],r9
        {ATPASTE2(EBI_NCS_5,_PIN),ATPASTE2(EBI_NCS_5,_FUNCTION)},
    #endif
#endif
 };

  gpio_enable_module(SMC_EBI_GPIO_MAP, sizeof(SMC_EBI_GPIO_MAP) / sizeof(SMC_EBI_GPIO_MAP[0]));
80002ef8:	31 4b       	mov	r11,20
80002efa:	48 4c       	lddpc	r12,80002f08 <smc_init+0x114>
80002efc:	f0 1f 00 04 	mcall	80002f0c <smc_init+0x118>
  #undef NCS_CONTROLLED_WRITE
  #undef NWAIT_MODE
#endif
  // Put the multiplexed MCU pins used for the SM under control of the SMC.
  smc_enable_muxed_pins();
}
80002f00:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002f04:	00 00       	add	r0,r0
80002f06:	05 58       	ld.sh	r8,--r2
80002f08:	80 00       	ld.sh	r0,r0[0x0]
80002f0a:	b2 00       	st.h	r9[0x0],r0
80002f0c:	80 00       	ld.sh	r0,r0[0x0]
80002f0e:	2f 64       	sub	r4,-10

80002f10 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002f10:	f8 08 16 05 	lsr	r8,r12,0x5
80002f14:	a9 68       	lsl	r8,0x8
80002f16:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
80002f1a:	58 1b       	cp.w	r11,1
80002f1c:	c0 d0       	breq	80002f36 <gpio_enable_module_pin+0x26>
80002f1e:	c0 63       	brcs	80002f2a <gpio_enable_module_pin+0x1a>
80002f20:	58 2b       	cp.w	r11,2
80002f22:	c1 00       	breq	80002f42 <gpio_enable_module_pin+0x32>
80002f24:	58 3b       	cp.w	r11,3
80002f26:	c1 40       	breq	80002f4e <gpio_enable_module_pin+0x3e>
80002f28:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002f2a:	30 19       	mov	r9,1
80002f2c:	f2 0c 09 49 	lsl	r9,r9,r12
80002f30:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002f32:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f34:	c1 28       	rjmp	80002f58 <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f36:	30 19       	mov	r9,1
80002f38:	f2 0c 09 49 	lsl	r9,r9,r12
80002f3c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002f3e:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f40:	c0 c8       	rjmp	80002f58 <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002f42:	30 19       	mov	r9,1
80002f44:	f2 0c 09 49 	lsl	r9,r9,r12
80002f48:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f4a:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f4c:	c0 68       	rjmp	80002f58 <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f4e:	30 19       	mov	r9,1
80002f50:	f2 0c 09 49 	lsl	r9,r9,r12
80002f54:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f56:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002f58:	30 19       	mov	r9,1
80002f5a:	f2 0c 09 4c 	lsl	r12,r9,r12
80002f5e:	91 2c       	st.w	r8[0x8],r12
80002f60:	5e fd       	retal	0
80002f62:	d7 03       	nop

80002f64 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002f64:	d4 21       	pushm	r4-r7,lr
80002f66:	18 97       	mov	r7,r12
80002f68:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002f6a:	58 0b       	cp.w	r11,0
80002f6c:	c0 31       	brne	80002f72 <gpio_enable_module+0xe>
80002f6e:	30 05       	mov	r5,0
80002f70:	c0 d8       	rjmp	80002f8a <gpio_enable_module+0x26>
80002f72:	30 06       	mov	r6,0
80002f74:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002f76:	6e 1b       	ld.w	r11,r7[0x4]
80002f78:	6e 0c       	ld.w	r12,r7[0x0]
80002f7a:	f0 1f 00 06 	mcall	80002f90 <gpio_enable_module+0x2c>
80002f7e:	18 45       	or	r5,r12
		gpiomap++;
80002f80:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002f82:	2f f6       	sub	r6,-1
80002f84:	0c 34       	cp.w	r4,r6
80002f86:	fe 9b ff f8 	brhi	80002f76 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
80002f8a:	0a 9c       	mov	r12,r5
80002f8c:	d8 22       	popm	r4-r7,pc
80002f8e:	00 00       	add	r0,r0
80002f90:	80 00       	ld.sh	r0,r0[0x0]
80002f92:	2f 10       	sub	r0,-15

80002f94 <gpio_enable_gpio_pin>:
 *            AVR32_PWM_3_PIN for PWM channel 3 can also be used to release
 *            module pins for GPIO.
 */
void gpio_enable_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002f94:	f8 08 16 05 	lsr	r8,r12,0x5
80002f98:	a9 68       	lsl	r8,0x8
80002f9a:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->oderc = 1 << (pin & 0x1F);
80002f9e:	30 19       	mov	r9,1
80002fa0:	f2 0c 09 4c 	lsl	r12,r9,r12
80002fa4:	f1 4c 00 48 	st.w	r8[72],r12
	gpio_port->gpers = 1 << (pin & 0x1F);
80002fa8:	91 1c       	st.w	r8[0x4],r12
}
80002faa:	5e fc       	retal	r12

80002fac <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fac:	f8 08 16 05 	lsr	r8,r12,0x5
80002fb0:	a9 68       	lsl	r8,0x8
80002fb2:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
80002fb6:	71 88       	ld.w	r8,r8[0x60]
80002fb8:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80002fbc:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002fc0:	5e fc       	retal	r12

80002fc2 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fc2:	f8 08 16 05 	lsr	r8,r12,0x5
80002fc6:	a9 68       	lsl	r8,0x8
80002fc8:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002fcc:	30 19       	mov	r9,1
80002fce:	f2 0c 09 4c 	lsl	r12,r9,r12
80002fd2:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80002fd6:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002fda:	91 1c       	st.w	r8[0x4],r12
}
80002fdc:	5e fc       	retal	r12

80002fde <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fde:	f8 08 16 05 	lsr	r8,r12,0x5
80002fe2:	a9 68       	lsl	r8,0x8
80002fe4:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002fe8:	30 19       	mov	r9,1
80002fea:	f2 0c 09 4c 	lsl	r12,r9,r12
80002fee:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80002ff2:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002ff6:	91 1c       	st.w	r8[0x4],r12
}
80002ff8:	5e fc       	retal	r12

80002ffa <gpio_tgl_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_tgl_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002ffa:	f8 08 16 05 	lsr	r8,r12,0x5
80002ffe:	a9 68       	lsl	r8,0x8
80003000:	e0 28 f0 00 	sub	r8,61440
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
80003004:	30 19       	mov	r9,1
80003006:	f2 0c 09 4c 	lsl	r12,r9,r12
8000300a:	f1 4c 00 5c 	st.w	r8[92],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
8000300e:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003012:	91 1c       	st.w	r8[0x4],r12
}
80003014:	5e fc       	retal	r12

80003016 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80003016:	c0 08       	rjmp	80003016 <_unhandled_interrupt>

80003018 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80003018:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
8000301c:	49 99       	lddpc	r9,80003080 <INTC_register_interrupt+0x68>
8000301e:	f2 08 00 39 	add	r9,r9,r8<<0x3
80003022:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80003026:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80003028:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
8000302c:	58 0a       	cp.w	r10,0
8000302e:	c0 91       	brne	80003040 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003030:	49 59       	lddpc	r9,80003084 <INTC_register_interrupt+0x6c>
80003032:	49 6a       	lddpc	r10,80003088 <INTC_register_interrupt+0x70>
80003034:	12 1a       	sub	r10,r9
80003036:	fe 79 08 00 	mov	r9,-63488
8000303a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000303e:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80003040:	58 1a       	cp.w	r10,1
80003042:	c0 a1       	brne	80003056 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80003044:	49 09       	lddpc	r9,80003084 <INTC_register_interrupt+0x6c>
80003046:	49 2a       	lddpc	r10,8000308c <INTC_register_interrupt+0x74>
80003048:	12 1a       	sub	r10,r9
8000304a:	bf aa       	sbr	r10,0x1e
8000304c:	fe 79 08 00 	mov	r9,-63488
80003050:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003054:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80003056:	58 2a       	cp.w	r10,2
80003058:	c0 a1       	brne	8000306c <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
8000305a:	48 b9       	lddpc	r9,80003084 <INTC_register_interrupt+0x6c>
8000305c:	48 da       	lddpc	r10,80003090 <INTC_register_interrupt+0x78>
8000305e:	12 1a       	sub	r10,r9
80003060:	bf ba       	sbr	r10,0x1f
80003062:	fe 79 08 00 	mov	r9,-63488
80003066:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000306a:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
8000306c:	48 69       	lddpc	r9,80003084 <INTC_register_interrupt+0x6c>
8000306e:	48 aa       	lddpc	r10,80003094 <INTC_register_interrupt+0x7c>
80003070:	12 1a       	sub	r10,r9
80003072:	ea 1a c0 00 	orh	r10,0xc000
80003076:	fe 79 08 00 	mov	r9,-63488
8000307a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000307e:	5e fc       	retal	r12
80003080:	80 00       	ld.sh	r0,r0[0x0]
80003082:	b2 a0       	st.b	r9[0x2],r0
80003084:	80 00       	ld.sh	r0,r0[0x0]
80003086:	b0 00       	st.h	r8[0x0],r0
80003088:	80 00       	ld.sh	r0,r0[0x0]
8000308a:	b1 04       	ld.d	r4,r8
8000308c:	80 00       	ld.sh	r0,r0[0x0]
8000308e:	b1 12       	ld.d	r2,--r8
80003090:	80 00       	ld.sh	r0,r0[0x0]
80003092:	b1 20       	st.d	r8++,r0
80003094:	80 00       	ld.sh	r0,r0[0x0]
80003096:	b1 2e       	st.d	r8++,lr

80003098 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80003098:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000309a:	49 18       	lddpc	r8,800030dc <INTC_init_interrupts+0x44>
8000309c:	e3 b8 00 01 	mtsr	0x4,r8
800030a0:	49 0e       	lddpc	lr,800030e0 <INTC_init_interrupts+0x48>
800030a2:	30 07       	mov	r7,0
800030a4:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800030a6:	49 0c       	lddpc	r12,800030e4 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800030a8:	49 05       	lddpc	r5,800030e8 <INTC_init_interrupts+0x50>
800030aa:	10 15       	sub	r5,r8
800030ac:	fe 76 08 00 	mov	r6,-63488
800030b0:	c1 08       	rjmp	800030d0 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800030b2:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
800030b4:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800030b6:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800030b8:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
800030bc:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800030be:	10 3a       	cp.w	r10,r8
800030c0:	fe 9b ff fc 	brhi	800030b8 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800030c4:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
800030c8:	2f f7       	sub	r7,-1
800030ca:	2f 8e       	sub	lr,-8
800030cc:	59 47       	cp.w	r7,20
800030ce:	c0 50       	breq	800030d8 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800030d0:	7c 08       	ld.w	r8,lr[0x0]
800030d2:	58 08       	cp.w	r8,0
800030d4:	ce f1       	brne	800030b2 <INTC_init_interrupts+0x1a>
800030d6:	cf 7b       	rjmp	800030c4 <INTC_init_interrupts+0x2c>
800030d8:	d8 22       	popm	r4-r7,pc
800030da:	00 00       	add	r0,r0
800030dc:	80 00       	ld.sh	r0,r0[0x0]
800030de:	b0 00       	st.h	r8[0x0],r0
800030e0:	80 00       	ld.sh	r0,r0[0x0]
800030e2:	b2 a0       	st.b	r9[0x2],r0
800030e4:	80 00       	ld.sh	r0,r0[0x0]
800030e6:	30 16       	mov	r6,1
800030e8:	80 00       	ld.sh	r0,r0[0x0]
800030ea:	b1 04       	ld.d	r4,r8

800030ec <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
800030ec:	fe 78 08 00 	mov	r8,-63488
800030f0:	e0 69 00 83 	mov	r9,131
800030f4:	f2 0c 01 0c 	sub	r12,r9,r12
800030f8:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
800030fc:	f2 ca ff c0 	sub	r10,r9,-64
80003100:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80003104:	58 08       	cp.w	r8,0
80003106:	c0 21       	brne	8000310a <_get_interrupt_handler+0x1e>
80003108:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000310a:	f0 08 12 00 	clz	r8,r8
8000310e:	48 5a       	lddpc	r10,80003120 <_get_interrupt_handler+0x34>
80003110:	f4 09 00 39 	add	r9,r10,r9<<0x3
80003114:	f0 08 11 1f 	rsub	r8,r8,31
80003118:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000311a:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
8000311e:	5e fc       	retal	r12
80003120:	80 00       	ld.sh	r0,r0[0x0]
80003122:	b2 a0       	st.b	r9[0x2],r0

80003124 <pdca_get_handler>:
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80003124:	30 e8       	mov	r8,14
80003126:	f0 0c 18 00 	cp.b	r12,r8
8000312a:	e0 88 00 03 	brls	80003130 <pdca_get_handler+0xc>
8000312e:	5e fe       	retal	-1

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80003130:	a7 6c       	lsl	r12,0x6
80003132:	e0 3c 00 00 	sub	r12,65536
	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
	}

	return pdca_channel;
}
80003136:	5e fc       	retal	r12

80003138 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80003138:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000313a:	f0 1f 00 03 	mcall	80003144 <pdca_disable+0xc>
			pdca_ch_number);

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
8000313e:	30 28       	mov	r8,2
80003140:	99 58       	st.w	r12[0x14],r8
}
80003142:	d8 02       	popm	pc
80003144:	80 00       	ld.sh	r0,r0[0x0]
80003146:	31 24       	mov	r4,18

80003148 <pdca_disable_interrupt_reload_counter_zero>:

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
}

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
80003148:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000314a:	f0 1f 00 07 	mcall	80003164 <pdca_disable_interrupt_reload_counter_zero+0x1c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000314e:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003152:	d3 03       	ssrf	0x10
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80003154:	30 19       	mov	r9,1
80003156:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80003158:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000315a:	e6 18 00 01 	andh	r8,0x1,COH
8000315e:	c0 21       	brne	80003162 <pdca_disable_interrupt_reload_counter_zero+0x1a>
      cpu_irq_enable();
80003160:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80003162:	d8 02       	popm	pc
80003164:	80 00       	ld.sh	r0,r0[0x0]
80003166:	31 24       	mov	r4,18

80003168 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80003168:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000316a:	f0 1f 00 07 	mcall	80003184 <pdca_disable_interrupt_transfer_complete+0x1c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000316e:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003172:	d3 03       	ssrf	0x10
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80003174:	30 29       	mov	r9,2
80003176:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80003178:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000317a:	e6 18 00 01 	andh	r8,0x1,COH
8000317e:	c0 21       	brne	80003182 <pdca_disable_interrupt_transfer_complete+0x1a>
      cpu_irq_enable();
80003180:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80003182:	d8 02       	popm	pc
80003184:	80 00       	ld.sh	r0,r0[0x0]
80003186:	31 24       	mov	r4,18

80003188 <pdca_init_channel>:
	return pdca_channel;
}

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80003188:	eb cd 40 e0 	pushm	r5-r7,lr
8000318c:	18 95       	mov	r5,r12
8000318e:	16 96       	mov	r6,r11
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003190:	f0 1f 00 11 	mcall	800031d4 <pdca_init_channel+0x4c>
80003194:	18 97       	mov	r7,r12
			pdca_ch_number);

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
80003196:	0a 9c       	mov	r12,r5
80003198:	f0 1f 00 10 	mcall	800031d8 <pdca_init_channel+0x50>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
8000319c:	0a 9c       	mov	r12,r5
8000319e:	f0 1f 00 10 	mcall	800031dc <pdca_init_channel+0x54>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800031a2:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800031a6:	d3 03       	ssrf	0x10
	
	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)opt->addr;
800031a8:	6c 09       	ld.w	r9,r6[0x0]
800031aa:	8f 09       	st.w	r7[0x0],r9
	pdca_channel->tcr = opt->size;
800031ac:	6c 19       	ld.w	r9,r6[0x4]
800031ae:	8f 29       	st.w	r7[0x8],r9
	pdca_channel->psr = opt->pid;
800031b0:	6c 49       	ld.w	r9,r6[0x10]
800031b2:	8f 19       	st.w	r7[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
800031b4:	6c 29       	ld.w	r9,r6[0x8]
800031b6:	8f 39       	st.w	r7[0xc],r9
	pdca_channel->tcrr = opt->r_size;
800031b8:	6c 39       	ld.w	r9,r6[0xc]
800031ba:	8f 49       	st.w	r7[0x10],r9
	pdca_channel->mr =
800031bc:	6c 59       	ld.w	r9,r6[0x14]
800031be:	8f 69       	st.w	r7[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
800031c0:	e0 69 01 00 	mov	r9,256
800031c4:	8f 59       	st.w	r7[0x14],r9
	pdca_channel->isr;
800031c6:	6e b9       	ld.w	r9,r7[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800031c8:	e6 18 00 01 	andh	r8,0x1,COH
800031cc:	c0 21       	brne	800031d0 <pdca_init_channel+0x48>
      cpu_irq_enable();
800031ce:	d5 03       	csrf	0x10
	
	cpu_irq_restore(flags);

	return PDCA_SUCCESS;
}
800031d0:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800031d4:	80 00       	ld.sh	r0,r0[0x0]
800031d6:	31 24       	mov	r4,18
800031d8:	80 00       	ld.sh	r0,r0[0x0]
800031da:	31 68       	mov	r8,22
800031dc:	80 00       	ld.sh	r0,r0[0x0]
800031de:	31 48       	mov	r8,20

800031e0 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800031e0:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
800031e2:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800031e6:	99 a8       	st.w	r12[0x28],r8
}
800031e8:	5e fc       	retal	r12
800031ea:	d7 03       	nop

800031ec <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
800031ec:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
800031ee:	ec 5b bb 9f 	cp.w	r11,899999
800031f2:	e0 8b 00 04 	brhi	800031fa <pm_enable_osc0_crystal+0xe>
800031f6:	30 4b       	mov	r11,4
800031f8:	c1 38       	rjmp	8000321e <pm_enable_osc0_crystal+0x32>
800031fa:	e0 68 c6 bf 	mov	r8,50879
800031fe:	ea 18 00 2d 	orh	r8,0x2d
80003202:	10 3b       	cp.w	r11,r8
80003204:	e0 8b 00 04 	brhi	8000320c <pm_enable_osc0_crystal+0x20>
80003208:	30 5b       	mov	r11,5
8000320a:	c0 a8       	rjmp	8000321e <pm_enable_osc0_crystal+0x32>
8000320c:	e0 68 12 00 	mov	r8,4608
80003210:	ea 18 00 7a 	orh	r8,0x7a
80003214:	10 3b       	cp.w	r11,r8
80003216:	f9 bb 03 06 	movlo	r11,6
8000321a:	f9 bb 02 07 	movhs	r11,7
8000321e:	f0 1f 00 02 	mcall	80003224 <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
80003222:	d8 02       	popm	pc
80003224:	80 00       	ld.sh	r0,r0[0x0]
80003226:	31 e0       	mov	r0,30

80003228 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80003228:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
8000322a:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
8000322e:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80003230:	78 08       	ld.w	r8,r12[0x0]
80003232:	a3 a8       	sbr	r8,0x2
80003234:	99 08       	st.w	r12[0x0],r8
}
80003236:	5e fc       	retal	r12

80003238 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80003238:	79 58       	ld.w	r8,r12[0x54]
8000323a:	e2 18 00 80 	andl	r8,0x80,COH
8000323e:	cf d0       	breq	80003238 <pm_wait_for_clk0_ready>
}
80003240:	5e fc       	retal	r12
80003242:	d7 03       	nop

80003244 <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80003244:	eb cd 40 80 	pushm	r7,lr
80003248:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
8000324a:	f0 1f 00 04 	mcall	80003258 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
8000324e:	0e 9c       	mov	r12,r7
80003250:	f0 1f 00 03 	mcall	8000325c <pm_enable_clk0+0x18>
}
80003254:	e3 cd 80 80 	ldm	sp++,r7,pc
80003258:	80 00       	ld.sh	r0,r0[0x0]
8000325a:	32 28       	mov	r8,34
8000325c:	80 00       	ld.sh	r0,r0[0x0]
8000325e:	32 38       	mov	r8,35

80003260 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80003260:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80003262:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80003266:	99 08       	st.w	r12[0x0],r8
}
80003268:	5e fc       	retal	r12
8000326a:	d7 03       	nop

8000326c <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
8000326c:	eb cd 40 c0 	pushm	r6-r7,lr
80003270:	18 97       	mov	r7,r12
80003272:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80003274:	f0 1f 00 06 	mcall	8000328c <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80003278:	0c 9b       	mov	r11,r6
8000327a:	0e 9c       	mov	r12,r7
8000327c:	f0 1f 00 05 	mcall	80003290 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80003280:	30 1b       	mov	r11,1
80003282:	0e 9c       	mov	r12,r7
80003284:	f0 1f 00 04 	mcall	80003294 <pm_switch_to_osc0+0x28>
}
80003288:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000328c:	80 00       	ld.sh	r0,r0[0x0]
8000328e:	31 ec       	mov	r12,30
80003290:	80 00       	ld.sh	r0,r0[0x0]
80003292:	32 44       	mov	r4,36
80003294:	80 00       	ld.sh	r0,r0[0x0]
80003296:	32 60       	mov	r0,38

80003298 <pcl_switch_to_osc>:
        return PASS;
}
#endif // UC3D device-specific implementation

long int pcl_switch_to_osc(pcl_osc_t osc, unsigned int fcrystal, unsigned int startup)
{
80003298:	d4 01       	pushm	lr
#ifndef AVR32_PM_VERSION_RESETVALUE
// Implementation for UC3A, UC3A3, UC3B parts.
  if(PCL_OSC0 == osc)
8000329a:	58 0c       	cp.w	r12,0
8000329c:	c0 40       	breq	800032a4 <pcl_switch_to_osc+0xc>
8000329e:	fe 7c d8 f0 	mov	r12,-10000
800032a2:	d8 02       	popm	pc
  {
    // Configure OSC0 in crystal mode, external crystal with a FOSC0 Hz frequency,
    // enable the OSC0, set the main clock source as being OSC0.
    pm_switch_to_osc0(&AVR32_PM, fcrystal, startup);
800032a4:	fe 7c 0c 00 	mov	r12,-62464
800032a8:	f0 1f 00 02 	mcall	800032b0 <pcl_switch_to_osc+0x18>
800032ac:	d8 0a       	popm	pc,r12=0
800032ae:	00 00       	add	r0,r0
800032b0:	80 00       	ld.sh	r0,r0[0x0]
800032b2:	32 6c       	mov	r12,38

800032b4 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
800032b4:	58 0b       	cp.w	r11,0
800032b6:	c1 90       	breq	800032e8 <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
800032b8:	58 6c       	cp.w	r12,6
800032ba:	e0 8b 00 17 	brhi	800032e8 <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
800032be:	76 0a       	ld.w	r10,r11[0x0]
800032c0:	fe 78 30 00 	mov	r8,-53248
800032c4:	f8 c9 ff f0 	sub	r9,r12,-16
800032c8:	a5 79       	lsl	r9,0x5
800032ca:	f0 09 00 09 	add	r9,r8,r9
800032ce:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
800032d0:	76 19       	ld.w	r9,r11[0x4]
800032d2:	a5 7c       	lsl	r12,0x5
800032d4:	f0 0c 00 0c 	add	r12,r8,r12
800032d8:	f8 c8 fd fc 	sub	r8,r12,-516
800032dc:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
800032de:	76 28       	ld.w	r8,r11[0x8]
800032e0:	f8 cc fd f8 	sub	r12,r12,-520
800032e4:	99 08       	st.w	r12[0x0],r8
800032e6:	5e fd       	retal	0

  return PWM_SUCCESS;
800032e8:	5e ff       	retal	1

800032ea <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
800032ea:	18 98       	mov	r8,r12
800032ec:	e0 18 ff 80 	andl	r8,0xff80
800032f0:	c0 20       	breq	800032f4 <pwm_start_channels+0xa>
800032f2:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
800032f4:	fe 78 30 00 	mov	r8,-53248
800032f8:	91 1c       	st.w	r8[0x4],r12
800032fa:	5e fd       	retal	0

800032fc <pwm_async_update_channel>:

int pwm_async_update_channel(unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (channel_id > AVR32_PWM_LINES_MSB)
800032fc:	58 6c       	cp.w	r12,6
800032fe:	e0 88 00 03 	brls	80003304 <pwm_async_update_channel+0x8>
80003302:	5e ff       	retal	1
     return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode register: update of the period or duty cycle.
80003304:	76 0a       	ld.w	r10,r11[0x0]
80003306:	fe 78 30 00 	mov	r8,-53248
8000330a:	f8 c9 ff f0 	sub	r9,r12,-16
8000330e:	a5 79       	lsl	r9,0x5
80003310:	f0 09 00 09 	add	r9,r8,r9
80003314:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cupd= pwm_channel->cupd; // Channel update CPRDx or CDTYx according to CPD value in CMRx.
80003316:	76 49       	ld.w	r9,r11[0x10]
80003318:	a5 7c       	lsl	r12,0x5
8000331a:	18 08       	add	r8,r12
8000331c:	f0 c8 fd f0 	sub	r8,r8,-528
80003320:	91 09       	st.w	r8[0x0],r9
80003322:	5e fd       	retal	0

80003324 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003324:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80003328:	58 0c       	cp.w	r12,0
8000332a:	c0 21       	brne	8000332e <pwm_init+0xa>
8000332c:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
8000332e:	e6 18 00 01 	andh	r8,0x1,COH
80003332:	c0 91       	brne	80003344 <pwm_init+0x20>
80003334:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80003336:	fe 78 30 00 	mov	r8,-53248
8000333a:	37 f9       	mov	r9,127
8000333c:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
8000333e:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80003340:	d5 03       	csrf	0x10
80003342:	c0 68       	rjmp	8000334e <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80003344:	fe 78 30 00 	mov	r8,-53248
80003348:	37 f9       	mov	r9,127
8000334a:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
8000334c:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
8000334e:	78 08       	ld.w	r8,r12[0x0]
80003350:	78 39       	ld.w	r9,r12[0xc]
80003352:	a9 69       	lsl	r9,0x8
80003354:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80003358:	78 18       	ld.w	r8,r12[0x4]
8000335a:	10 49       	or	r9,r8
8000335c:	78 28       	ld.w	r8,r12[0x8]
8000335e:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
80003362:	fe 78 30 00 	mov	r8,-53248
80003366:	91 09       	st.w	r8[0x0],r9
80003368:	5e fd       	retal	0

8000336a <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
8000336a:	f8 c8 00 01 	sub	r8,r12,1
8000336e:	f0 0b 00 0b 	add	r11,r8,r11
80003372:	f6 0c 0d 0a 	divu	r10,r11,r12
80003376:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80003378:	f4 c8 00 01 	sub	r8,r10,1
8000337c:	e0 48 00 fe 	cp.w	r8,254
80003380:	e0 88 00 03 	brls	80003386 <getBaudDiv+0x1c>
80003384:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80003386:	5c 8c       	casts.h	r12
}
80003388:	5e fc       	retal	r12

8000338a <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
8000338a:	f7 39 00 0d 	ld.ub	r9,r11[13]
8000338e:	30 18       	mov	r8,1
80003390:	f0 09 18 00 	cp.b	r9,r8
80003394:	e0 88 00 04 	brls	8000339c <spi_initMaster+0x12>
80003398:	30 2c       	mov	r12,2
8000339a:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
8000339c:	e0 68 00 80 	mov	r8,128
800033a0:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
800033a2:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
800033a4:	30 19       	mov	r9,1
800033a6:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
800033aa:	f7 39 00 0d 	ld.ub	r9,r11[13]
800033ae:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
800033b2:	30 09       	mov	r9,0
800033b4:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
800033b8:	30 fa       	mov	r10,15
800033ba:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
800033be:	99 18       	st.w	r12[0x4],r8
800033c0:	5e f9       	retal	r9

800033c2 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
800033c2:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
800033c4:	30 18       	mov	r8,1
800033c6:	f0 0b 18 00 	cp.b	r11,r8
800033ca:	5f be       	srhi	lr
800033cc:	f0 0a 18 00 	cp.b	r10,r8
800033d0:	5f b8       	srhi	r8
800033d2:	fd e8 10 08 	or	r8,lr,r8
800033d6:	c0 30       	breq	800033dc <spi_selectionMode+0x1a>
800033d8:	30 2c       	mov	r12,2
800033da:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
800033dc:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
800033de:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
800033e2:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
800033e6:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
800033ea:	99 18       	st.w	r12[0x4],r8
800033ec:	d8 0a       	popm	pc,r12=0

800033ee <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
800033ee:	78 18       	ld.w	r8,r12[0x4]
800033f0:	ea 18 00 0f 	orh	r8,0xf
800033f4:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
800033f6:	78 18       	ld.w	r8,r12[0x4]
800033f8:	e2 18 00 04 	andl	r8,0x4,COH
800033fc:	c0 f0       	breq	8000341a <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
800033fe:	30 e8       	mov	r8,14
80003400:	f0 0b 18 00 	cp.b	r11,r8
80003404:	e0 8b 00 19 	brhi	80003436 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80003408:	78 18       	ld.w	r8,r12[0x4]
8000340a:	b1 6b       	lsl	r11,0x10
8000340c:	ea 1b ff f0 	orh	r11,0xfff0
80003410:	e8 1b ff ff 	orl	r11,0xffff
80003414:	10 6b       	and	r11,r8
80003416:	99 1b       	st.w	r12[0x4],r11
80003418:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
8000341a:	30 38       	mov	r8,3
8000341c:	f0 0b 18 00 	cp.b	r11,r8
80003420:	e0 8b 00 0b 	brhi	80003436 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80003424:	78 18       	ld.w	r8,r12[0x4]
80003426:	2f 0b       	sub	r11,-16
80003428:	30 19       	mov	r9,1
8000342a:	f2 0b 09 4b 	lsl	r11,r9,r11
8000342e:	5c db       	com	r11
80003430:	10 6b       	and	r11,r8
80003432:	99 1b       	st.w	r12[0x4],r11
80003434:	5e fd       	retal	0
80003436:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80003438:	5e fc       	retal	r12

8000343a <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000343a:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000343e:	c0 58       	rjmp	80003448 <spi_unselectChip+0xe>
		if (!timeout--) {
80003440:	58 08       	cp.w	r8,0
80003442:	c0 21       	brne	80003446 <spi_unselectChip+0xc>
80003444:	5e ff       	retal	1
80003446:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80003448:	78 49       	ld.w	r9,r12[0x10]
8000344a:	e2 19 02 00 	andl	r9,0x200,COH
8000344e:	cf 90       	breq	80003440 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80003450:	78 18       	ld.w	r8,r12[0x4]
80003452:	ea 18 00 0f 	orh	r8,0xf
80003456:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80003458:	fc 18 01 00 	movh	r8,0x100
8000345c:	99 08       	st.w	r12[0x0],r8
8000345e:	5e fd       	retal	0

80003460 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80003460:	eb cd 40 f8 	pushm	r3-r7,lr
80003464:	18 95       	mov	r5,r12
80003466:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80003468:	f7 36 00 0c 	ld.ub	r6,r11[12]
8000346c:	30 38       	mov	r8,3
8000346e:	f0 06 18 00 	cp.b	r6,r8
80003472:	e0 8b 00 4d 	brhi	8000350c <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80003476:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000347a:	30 18       	mov	r8,1
8000347c:	f0 04 18 00 	cp.b	r4,r8
80003480:	e0 8b 00 46 	brhi	8000350c <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80003484:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80003488:	30 78       	mov	r8,7
8000348a:	f0 03 18 00 	cp.b	r3,r8
8000348e:	e0 88 00 3f 	brls	8000350c <spi_setupChipReg+0xac>
80003492:	31 08       	mov	r8,16
80003494:	f0 03 18 00 	cp.b	r3,r8
80003498:	e0 8b 00 3a 	brhi	8000350c <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
8000349c:	14 9b       	mov	r11,r10
8000349e:	6e 1c       	ld.w	r12,r7[0x4]
800034a0:	f0 1f 00 1d 	mcall	80003514 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
800034a4:	c3 45       	brlt	8000350c <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
800034a6:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
800034a8:	ec 09 16 01 	lsr	r9,r6,0x1
800034ac:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
800034b0:	ec 16 00 01 	eorl	r6,0x1
800034b4:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
800034b8:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
800034bc:	20 83       	sub	r3,8
800034be:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
800034c2:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
800034c6:	ef 39 00 09 	ld.ub	r9,r7[9]
800034ca:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
800034ce:	ef 39 00 0a 	ld.ub	r9,r7[10]
800034d2:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
800034d6:	0f 89       	ld.ub	r9,r7[0x0]
800034d8:	30 1a       	mov	r10,1
800034da:	f4 09 18 00 	cp.b	r9,r10
800034de:	c0 e0       	breq	800034fa <spi_setupChipReg+0x9a>
800034e0:	c0 a3       	brcs	800034f4 <spi_setupChipReg+0x94>
800034e2:	30 2a       	mov	r10,2
800034e4:	f4 09 18 00 	cp.b	r9,r10
800034e8:	c0 c0       	breq	80003500 <spi_setupChipReg+0xa0>
800034ea:	30 3a       	mov	r10,3
800034ec:	f4 09 18 00 	cp.b	r9,r10
800034f0:	c0 e1       	brne	8000350c <spi_setupChipReg+0xac>
800034f2:	c0 a8       	rjmp	80003506 <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
800034f4:	8b c8       	st.w	r5[0x30],r8
800034f6:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
800034fa:	8b d8       	st.w	r5[0x34],r8
800034fc:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80003500:	8b e8       	st.w	r5[0x38],r8
80003502:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80003506:	8b f8       	st.w	r5[0x3c],r8
80003508:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
8000350c:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
8000350e:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003512:	00 00       	add	r0,r0
80003514:	80 00       	ld.sh	r0,r0[0x0]
80003516:	33 6a       	mov	r10,54

80003518 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80003518:	30 18       	mov	r8,1
8000351a:	99 08       	st.w	r12[0x0],r8
}
8000351c:	5e fc       	retal	r12

8000351e <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
8000351e:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003522:	c0 58       	rjmp	8000352c <spi_write+0xe>
		if (!timeout--) {
80003524:	58 08       	cp.w	r8,0
80003526:	c0 21       	brne	8000352a <spi_write+0xc>
80003528:	5e ff       	retal	1
8000352a:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
8000352c:	78 49       	ld.w	r9,r12[0x10]
8000352e:	e2 19 00 02 	andl	r9,0x2,COH
80003532:	cf 90       	breq	80003524 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003534:	5c 7b       	castu.h	r11
80003536:	99 3b       	st.w	r12[0xc],r11
80003538:	5e fd       	retal	0

8000353a <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
8000353a:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
8000353e:	c0 58       	rjmp	80003548 <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
80003540:	58 08       	cp.w	r8,0
80003542:	c0 21       	brne	80003546 <spi_read+0xc>
80003544:	5e ff       	retal	1
80003546:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80003548:	78 49       	ld.w	r9,r12[0x10]
8000354a:	e2 19 02 01 	andl	r9,0x201,COH
8000354e:	e0 49 02 01 	cp.w	r9,513
80003552:	cf 71       	brne	80003540 <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80003554:	78 28       	ld.w	r8,r12[0x8]
80003556:	b6 08       	st.h	r11[0x0],r8
80003558:	5e fd       	retal	0

8000355a <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
8000355a:	76 09       	ld.w	r9,r11[0x0]
8000355c:	58 29       	cp.w	r9,2
8000355e:	e0 88 00 03 	brls	80003564 <tc_init_waveform+0xa>
80003562:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80003564:	76 18       	ld.w	r8,r11[0x4]
80003566:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000356a:	af ba       	sbr	r10,0xf
8000356c:	10 9b       	mov	r11,r8
8000356e:	e6 1b c0 00 	andh	r11,0xc000,COH
80003572:	16 4a       	or	r10,r11
80003574:	10 9b       	mov	r11,r8
80003576:	e6 1b 30 00 	andh	r11,0x3000,COH
8000357a:	16 4a       	or	r10,r11
8000357c:	10 9b       	mov	r11,r8
8000357e:	e6 1b 0c 00 	andh	r11,0xc00,COH
80003582:	16 4a       	or	r10,r11
80003584:	10 9b       	mov	r11,r8
80003586:	e6 1b 03 00 	andh	r11,0x300,COH
8000358a:	16 4a       	or	r10,r11
8000358c:	10 9b       	mov	r11,r8
8000358e:	e6 1b 00 c0 	andh	r11,0xc0,COH
80003592:	16 4a       	or	r10,r11
80003594:	10 9b       	mov	r11,r8
80003596:	e6 1b 00 30 	andh	r11,0x30,COH
8000359a:	16 4a       	or	r10,r11
8000359c:	10 9b       	mov	r11,r8
8000359e:	e6 1b 00 0c 	andh	r11,0xc,COH
800035a2:	16 4a       	or	r10,r11
800035a4:	10 9b       	mov	r11,r8
800035a6:	e6 1b 00 03 	andh	r11,0x3,COH
800035aa:	16 4a       	or	r10,r11
800035ac:	10 9b       	mov	r11,r8
800035ae:	e2 1b 60 00 	andl	r11,0x6000,COH
800035b2:	16 4a       	or	r10,r11
800035b4:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
800035b8:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
800035bc:	10 9b       	mov	r11,r8
800035be:	e2 1b 0c 00 	andl	r11,0xc00,COH
800035c2:	16 4a       	or	r10,r11
800035c4:	10 9b       	mov	r11,r8
800035c6:	e2 1b 03 00 	andl	r11,0x300,COH
800035ca:	16 4a       	or	r10,r11
800035cc:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
800035d0:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
800035d4:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
800035d8:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
800035dc:	10 9b       	mov	r11,r8
800035de:	e2 1b 00 30 	andl	r11,0x30,COH
800035e2:	16 4a       	or	r10,r11
800035e4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800035e8:	f5 e8 10 38 	or	r8,r10,r8<<0x3
800035ec:	a5 69       	lsl	r9,0x4
800035ee:	2f f9       	sub	r9,-1
800035f0:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
800035f4:	5e fd       	retal	0

800035f6 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800035f6:	58 2b       	cp.w	r11,2
800035f8:	e0 88 00 03 	brls	800035fe <tc_start+0x8>
800035fc:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
800035fe:	a7 6b       	lsl	r11,0x6
80003600:	16 0c       	add	r12,r11
80003602:	30 58       	mov	r8,5
80003604:	99 08       	st.w	r12[0x0],r8
80003606:	5e fd       	retal	0

80003608 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003608:	58 2b       	cp.w	r11,2
8000360a:	e0 88 00 03 	brls	80003610 <tc_read_sr+0x8>
8000360e:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80003610:	a7 6b       	lsl	r11,0x6
80003612:	2e 0b       	sub	r11,-32
80003614:	16 0c       	add	r12,r11
80003616:	78 0c       	ld.w	r12,r12[0x0]
}
80003618:	5e fc       	retal	r12

8000361a <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000361a:	58 2b       	cp.w	r11,2
8000361c:	e0 88 00 03 	brls	80003622 <tc_write_rc+0x8>
80003620:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80003622:	f6 08 15 04 	lsl	r8,r11,0x4
80003626:	2f f8       	sub	r8,-1
80003628:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
8000362c:	e2 18 80 00 	andl	r8,0x8000,COH
80003630:	c0 c0       	breq	80003648 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80003632:	a7 6b       	lsl	r11,0x6
80003634:	16 0c       	add	r12,r11
80003636:	2e 4c       	sub	r12,-28
80003638:	78 08       	ld.w	r8,r12[0x0]
8000363a:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
8000363e:	e0 18 00 00 	andl	r8,0x0
80003642:	f3 e8 10 08 	or	r8,r9,r8
80003646:	99 08       	st.w	r12[0x0],r8

  return value;
80003648:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
8000364c:	5e fc       	retal	r12

8000364e <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
8000364e:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003652:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003656:	58 2b       	cp.w	r11,2
80003658:	e0 88 00 04 	brls	80003660 <tc_configure_interrupts+0x12>
8000365c:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80003660:	ee 19 00 01 	eorh	r9,0x1
80003664:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80003668:	74 08       	ld.w	r8,r10[0x0]
8000366a:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
8000366e:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80003672:	a7 6e       	lsl	lr,0x6
80003674:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80003678:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
8000367c:	0e 4e       	or	lr,r7
8000367e:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80003682:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80003686:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
8000368a:	fd e7 10 4e 	or	lr,lr,r7<<0x4
8000368e:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80003692:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80003696:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
8000369a:	fd e7 10 2e 	or	lr,lr,r7<<0x2
8000369e:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800036a2:	fd e8 10 18 	or	r8,lr,r8<<0x1
800036a6:	f6 0e 15 06 	lsl	lr,r11,0x6
800036aa:	f8 0e 00 0e 	add	lr,r12,lr
800036ae:	2d ce       	sub	lr,-36
800036b0:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
800036b2:	58 09       	cp.w	r9,0
800036b4:	c0 20       	breq	800036b8 <tc_configure_interrupts+0x6a>
800036b6:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800036b8:	74 08       	ld.w	r8,r10[0x0]
800036ba:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
800036be:	e0 65 00 80 	mov	r5,128
800036c2:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
800036c6:	74 08       	ld.w	r8,r10[0x0]
800036c8:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
800036cc:	f9 b4 00 40 	moveq	r4,64
800036d0:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
800036d4:	74 08       	ld.w	r8,r10[0x0]
800036d6:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
800036da:	f9 b3 00 20 	moveq	r3,32
800036de:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
800036e2:	74 08       	ld.w	r8,r10[0x0]
800036e4:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
800036e8:	f9 b2 00 10 	moveq	r2,16
800036ec:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
800036f0:	74 08       	ld.w	r8,r10[0x0]
800036f2:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800036f6:	f9 b6 00 08 	moveq	r6,8
800036fa:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
800036fe:	74 08       	ld.w	r8,r10[0x0]
80003700:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80003704:	f9 b7 00 04 	moveq	r7,4
80003708:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
8000370c:	74 08       	ld.w	r8,r10[0x0]
8000370e:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80003712:	f9 be 00 02 	moveq	lr,2
80003716:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
8000371a:	74 08       	ld.w	r8,r10[0x0]
8000371c:	ec 18 00 01 	eorl	r8,0x1
80003720:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003724:	eb e8 10 08 	or	r8,r5,r8
80003728:	08 48       	or	r8,r4
8000372a:	06 48       	or	r8,r3
8000372c:	04 48       	or	r8,r2
8000372e:	0c 48       	or	r8,r6
80003730:	0e 48       	or	r8,r7
80003732:	1c 48       	or	r8,lr
80003734:	f6 0a 15 06 	lsl	r10,r11,0x6
80003738:	f8 0a 00 0a 	add	r10,r12,r10
8000373c:	2d 8a       	sub	r10,-40
8000373e:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80003740:	a7 6b       	lsl	r11,0x6
80003742:	2e 0b       	sub	r11,-32
80003744:	16 0c       	add	r12,r11
80003746:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80003748:	58 09       	cp.w	r9,0
8000374a:	c0 31       	brne	80003750 <tc_configure_interrupts+0x102>
8000374c:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80003750:	d5 03       	csrf	0x10
80003752:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80003756 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80003756:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80003758:	f6 08 15 04 	lsl	r8,r11,0x4
8000375c:	14 38       	cp.w	r8,r10
8000375e:	f9 b8 08 10 	movls	r8,16
80003762:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80003766:	f0 0b 02 4b 	mul	r11,r8,r11
8000376a:	f6 09 16 01 	lsr	r9,r11,0x1
8000376e:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80003772:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80003776:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
8000377a:	f2 cb 00 01 	sub	r11,r9,1
8000377e:	e0 4b ff fe 	cp.w	r11,65534
80003782:	e0 88 00 03 	brls	80003788 <usart_set_async_baudrate+0x32>
80003786:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80003788:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
8000378a:	e8 6e 00 00 	mov	lr,524288
8000378e:	59 08       	cp.w	r8,16
80003790:	fc 08 17 10 	movne	r8,lr
80003794:	f9 b8 00 00 	moveq	r8,0
80003798:	e4 1b ff f7 	andh	r11,0xfff7
8000379c:	e0 1b fe cf 	andl	r11,0xfecf
800037a0:	16 48       	or	r8,r11
800037a2:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
800037a4:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
800037a8:	f3 ea 11 09 	or	r9,r9,r10<<0x10
800037ac:	99 89       	st.w	r12[0x20],r9
800037ae:	d8 0a       	popm	pc,r12=0

800037b0 <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
800037b0:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
800037b2:	e2 18 00 02 	andl	r8,0x2,COH
800037b6:	c0 31       	brne	800037bc <usart_write_char+0xc>
800037b8:	30 2c       	mov	r12,2
800037ba:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
800037bc:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
800037c0:	99 7b       	st.w	r12[0x1c],r11
800037c2:	5e fd       	retal	0

800037c4 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
800037c4:	eb cd 40 e0 	pushm	r5-r7,lr
800037c8:	18 96       	mov	r6,r12
800037ca:	16 95       	mov	r5,r11
800037cc:	e0 67 27 0f 	mov	r7,9999
800037d0:	c0 68       	rjmp	800037dc <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
800037d2:	58 07       	cp.w	r7,0
800037d4:	c0 31       	brne	800037da <usart_putchar+0x16>
800037d6:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
800037da:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
800037dc:	0a 9b       	mov	r11,r5
800037de:	0c 9c       	mov	r12,r6
800037e0:	f0 1f 00 03 	mcall	800037ec <usart_putchar+0x28>
800037e4:	cf 71       	brne	800037d2 <usart_putchar+0xe>

  return USART_SUCCESS;
}
800037e6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800037ea:	00 00       	add	r0,r0
800037ec:	80 00       	ld.sh	r0,r0[0x0]
800037ee:	37 b0       	mov	r0,123

800037f0 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
800037f0:	eb cd 40 c0 	pushm	r6-r7,lr
800037f4:	18 96       	mov	r6,r12
800037f6:	16 97       	mov	r7,r11
  while (*string != '\0')
800037f8:	17 8b       	ld.ub	r11,r11[0x0]
800037fa:	58 0b       	cp.w	r11,0
800037fc:	c0 80       	breq	8000380c <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
800037fe:	2f f7       	sub	r7,-1
80003800:	0c 9c       	mov	r12,r6
80003802:	f0 1f 00 04 	mcall	80003810 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80003806:	0f 8b       	ld.ub	r11,r7[0x0]
80003808:	58 0b       	cp.w	r11,0
8000380a:	cf a1       	brne	800037fe <usart_write_line+0xe>
8000380c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003810:	80 00       	ld.sh	r0,r0[0x0]
80003812:	37 c4       	mov	r4,124

80003814 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80003814:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80003818:	e6 18 00 01 	andh	r8,0x1,COH
8000381c:	c0 71       	brne	8000382a <usart_reset+0x16>
8000381e:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80003820:	3f f8       	mov	r8,-1
80003822:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003824:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80003826:	d5 03       	csrf	0x10
80003828:	c0 48       	rjmp	80003830 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
8000382a:	3f f8       	mov	r8,-1
8000382c:	99 38       	st.w	r12[0xc],r8
  usart->csr;
8000382e:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80003830:	30 08       	mov	r8,0
80003832:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80003834:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80003836:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80003838:	ea 68 61 0c 	mov	r8,680204
8000383c:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
8000383e:	5e fc       	retal	r12

80003840 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80003840:	eb cd 40 e0 	pushm	r5-r7,lr
80003844:	18 96       	mov	r6,r12
80003846:	16 97       	mov	r7,r11
80003848:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
8000384a:	f0 1f 00 2f 	mcall	80003904 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
8000384e:	58 07       	cp.w	r7,0
80003850:	c5 80       	breq	80003900 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80003852:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80003854:	30 49       	mov	r9,4
80003856:	f2 08 18 00 	cp.b	r8,r9
8000385a:	e0 88 00 53 	brls	80003900 <usart_init_rs232+0xc0>
8000385e:	30 99       	mov	r9,9
80003860:	f2 08 18 00 	cp.b	r8,r9
80003864:	e0 8b 00 4e 	brhi	80003900 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80003868:	0f d9       	ld.ub	r9,r7[0x5]
8000386a:	30 78       	mov	r8,7
8000386c:	f0 09 18 00 	cp.b	r9,r8
80003870:	e0 8b 00 48 	brhi	80003900 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80003874:	8e 39       	ld.sh	r9,r7[0x6]
80003876:	e0 68 01 01 	mov	r8,257
8000387a:	f0 09 19 00 	cp.h	r9,r8
8000387e:	e0 8b 00 41 	brhi	80003900 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80003882:	ef 39 00 08 	ld.ub	r9,r7[8]
80003886:	30 38       	mov	r8,3
80003888:	f0 09 18 00 	cp.b	r9,r8
8000388c:	e0 8b 00 3a 	brhi	80003900 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80003890:	0a 9a       	mov	r10,r5
80003892:	6e 0b       	ld.w	r11,r7[0x0]
80003894:	0c 9c       	mov	r12,r6
80003896:	f0 1f 00 1d 	mcall	80003908 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000389a:	58 1c       	cp.w	r12,1
8000389c:	c3 20       	breq	80003900 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
8000389e:	0f c8       	ld.ub	r8,r7[0x4]
800038a0:	30 99       	mov	r9,9
800038a2:	f2 08 18 00 	cp.b	r8,r9
800038a6:	c0 51       	brne	800038b0 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
800038a8:	6c 18       	ld.w	r8,r6[0x4]
800038aa:	b1 b8       	sbr	r8,0x11
800038ac:	8d 18       	st.w	r6[0x4],r8
800038ae:	c0 68       	rjmp	800038ba <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
800038b0:	6c 19       	ld.w	r9,r6[0x4]
800038b2:	20 58       	sub	r8,5
800038b4:	f3 e8 10 68 	or	r8,r9,r8<<0x6
800038b8:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
800038ba:	6c 19       	ld.w	r9,r6[0x4]
800038bc:	ef 3a 00 08 	ld.ub	r10,r7[8]
800038c0:	0f d8       	ld.ub	r8,r7[0x5]
800038c2:	a9 78       	lsl	r8,0x9
800038c4:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
800038c8:	12 48       	or	r8,r9
800038ca:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
800038cc:	8e 38       	ld.sh	r8,r7[0x6]
800038ce:	30 29       	mov	r9,2
800038d0:	f2 08 19 00 	cp.h	r8,r9
800038d4:	e0 88 00 09 	brls	800038e6 <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
800038d8:	6c 18       	ld.w	r8,r6[0x4]
800038da:	ad b8       	sbr	r8,0xd
800038dc:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
800038de:	8e b8       	ld.uh	r8,r7[0x6]
800038e0:	20 28       	sub	r8,2
800038e2:	8d a8       	st.w	r6[0x28],r8
800038e4:	c0 68       	rjmp	800038f0 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
800038e6:	6c 19       	ld.w	r9,r6[0x4]
800038e8:	5c 78       	castu.h	r8
800038ea:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
800038ee:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
800038f0:	6c 18       	ld.w	r8,r6[0x4]
800038f2:	e0 18 ff f0 	andl	r8,0xfff0
800038f6:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
800038f8:	35 08       	mov	r8,80
800038fa:	8d 08       	st.w	r6[0x0],r8
800038fc:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80003900:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80003904:	80 00       	ld.sh	r0,r0[0x0]
80003906:	38 14       	mov	r4,-127
80003908:	80 00       	ld.sh	r0,r0[0x0]
8000390a:	37 56       	mov	r6,117

8000390c <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
8000390c:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80003910:	fe c0 89 10 	sub	r0,pc,-30448

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003914:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003918:	d5 53       	csrf	0x15
  cp      r0, r1
8000391a:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
8000391c:	e0 61 05 38 	mov	r1,1336
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80003920:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80003922:	c0 62       	brcc	8000392e <idata_load_loop_end>
  cp      r0, r1
80003924:	48 92       	lddpc	r2,80003948 <udata_clear_loop_end+0x4>

80003926 <idata_load_loop>:
  brlo    idata_load_loop
80003926:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80003928:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
8000392a:	02 30       	cp.w	r0,r1
  cp      r0, r1
8000392c:	cf d3       	brcs	80003926 <idata_load_loop>

8000392e <idata_load_loop_end>:
  brhs    udata_clear_loop_end
8000392e:	e0 60 05 38 	mov	r0,1336
  mov     r2, 0
  mov     r3, 0
80003932:	e0 61 0b 40 	mov	r1,2880
udata_clear_loop:
  st.d    r0++, r2
  cp      r0, r1
80003936:	02 30       	cp.w	r0,r1
  brlo    udata_clear_loop
80003938:	c0 62       	brcc	80003944 <udata_clear_loop_end>
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
8000393a:	30 02       	mov	r2,0
8000393c:	30 03       	mov	r3,0

8000393e <udata_clear_loop>:
8000393e:	a1 22       	st.d	r0++,r2
80003940:	02 30       	cp.w	r0,r1
80003942:	cf e3       	brcs	8000393e <udata_clear_loop>

80003944 <udata_clear_loop_end>:
80003944:	fe cf e6 94 	sub	pc,pc,-6508
80003948:	80 01       	ld.sh	r1,r0[0x0]
8000394a:	29 f0       	sub	r0,-97

8000394c <imp>:
static void (*optable[256])();
uint8_t penaltyop, penaltyaddr;

//addressing mode functions, calculates effective addresses
static void imp(void) { //implied
}
8000394c:	5e fc       	retal	r12

8000394e <acc>:

static void acc(void) { //accumulator
}
8000394e:	5e fc       	retal	r12

80003950 <imm>:

static void imm(void) { //immediate
    ea = pc++;
80003950:	48 48       	lddpc	r8,80003960 <imm+0x10>
80003952:	90 09       	ld.sh	r9,r8[0x0]
80003954:	48 4a       	lddpc	r10,80003964 <imm+0x14>
80003956:	b4 09       	st.h	r10[0x0],r9
80003958:	2f f9       	sub	r9,-1
8000395a:	b0 09       	st.h	r8[0x0],r9
}
8000395c:	5e fc       	retal	r12
8000395e:	00 00       	add	r0,r0
80003960:	00 00       	add	r0,r0
80003962:	09 16       	ld.sh	r6,r4++
80003964:	00 00       	add	r0,r0
80003966:	08 d4       	st.w	--r4,r4

80003968 <bcc>:
   
    putvalue(result);
}

static void bcc(void) {
    if ((status & FLAG_CARRY) == 0) {
80003968:	48 e8       	lddpc	r8,800039a0 <bcc+0x38>
8000396a:	11 88       	ld.ub	r8,r8[0x0]
8000396c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003970:	5e 1c       	retne	r12
        oldpc = pc;
80003972:	48 da       	lddpc	r10,800039a4 <bcc+0x3c>
80003974:	94 08       	ld.sh	r8,r10[0x0]
80003976:	48 d9       	lddpc	r9,800039a8 <bcc+0x40>
80003978:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
8000397a:	48 d9       	lddpc	r9,800039ac <bcc+0x44>
8000397c:	92 09       	ld.sh	r9,r9[0x0]
8000397e:	10 09       	add	r9,r8
80003980:	5c 89       	casts.h	r9
80003982:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
80003984:	12 58       	eor	r8,r9
80003986:	e2 18 ff 00 	andl	r8,0xff00,COH
8000398a:	c0 60       	breq	80003996 <bcc+0x2e>
8000398c:	48 98       	lddpc	r8,800039b0 <bcc+0x48>
8000398e:	70 09       	ld.w	r9,r8[0x0]
80003990:	2f e9       	sub	r9,-2
80003992:	91 09       	st.w	r8[0x0],r9
80003994:	5e fc       	retal	r12
            else clockticks6502++;
80003996:	48 78       	lddpc	r8,800039b0 <bcc+0x48>
80003998:	70 09       	ld.w	r9,r8[0x0]
8000399a:	2f f9       	sub	r9,-1
8000399c:	91 09       	st.w	r8[0x0],r9
8000399e:	5e fc       	retal	r12
800039a0:	00 00       	add	r0,r0
800039a2:	09 20       	ld.uh	r0,r4++
800039a4:	00 00       	add	r0,r0
800039a6:	09 16       	ld.sh	r6,r4++
800039a8:	00 00       	add	r0,r0
800039aa:	09 0c       	ld.w	r12,r4++
800039ac:	00 00       	add	r0,r0
800039ae:	08 e2       	st.h	--r4,r2
800039b0:	00 00       	add	r0,r0
800039b2:	06 58       	eor	r8,r3

800039b4 <bcs>:
    }
}

static void bcs(void) {
    if ((status & FLAG_CARRY) == FLAG_CARRY) {
800039b4:	48 e8       	lddpc	r8,800039ec <bcs+0x38>
800039b6:	11 88       	ld.ub	r8,r8[0x0]
800039b8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800039bc:	5e 0c       	reteq	r12
        oldpc = pc;
800039be:	48 da       	lddpc	r10,800039f0 <bcs+0x3c>
800039c0:	94 08       	ld.sh	r8,r10[0x0]
800039c2:	48 d9       	lddpc	r9,800039f4 <bcs+0x40>
800039c4:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
800039c6:	48 d9       	lddpc	r9,800039f8 <bcs+0x44>
800039c8:	92 09       	ld.sh	r9,r9[0x0]
800039ca:	10 09       	add	r9,r8
800039cc:	5c 89       	casts.h	r9
800039ce:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
800039d0:	12 58       	eor	r8,r9
800039d2:	e2 18 ff 00 	andl	r8,0xff00,COH
800039d6:	c0 60       	breq	800039e2 <bcs+0x2e>
800039d8:	48 98       	lddpc	r8,800039fc <bcs+0x48>
800039da:	70 09       	ld.w	r9,r8[0x0]
800039dc:	2f e9       	sub	r9,-2
800039de:	91 09       	st.w	r8[0x0],r9
800039e0:	5e fc       	retal	r12
            else clockticks6502++;
800039e2:	48 78       	lddpc	r8,800039fc <bcs+0x48>
800039e4:	70 09       	ld.w	r9,r8[0x0]
800039e6:	2f f9       	sub	r9,-1
800039e8:	91 09       	st.w	r8[0x0],r9
800039ea:	5e fc       	retal	r12
800039ec:	00 00       	add	r0,r0
800039ee:	09 20       	ld.uh	r0,r4++
800039f0:	00 00       	add	r0,r0
800039f2:	09 16       	ld.sh	r6,r4++
800039f4:	00 00       	add	r0,r0
800039f6:	09 0c       	ld.w	r12,r4++
800039f8:	00 00       	add	r0,r0
800039fa:	08 e2       	st.h	--r4,r2
800039fc:	00 00       	add	r0,r0
800039fe:	06 58       	eor	r8,r3

80003a00 <beq>:
    }
}

static void beq(void) {
    if ((status & FLAG_ZERO) == FLAG_ZERO) {
80003a00:	48 e8       	lddpc	r8,80003a38 <beq+0x38>
80003a02:	11 88       	ld.ub	r8,r8[0x0]
80003a04:	e2 18 00 02 	andl	r8,0x2,COH
80003a08:	5e 0c       	reteq	r12
        oldpc = pc;
80003a0a:	48 da       	lddpc	r10,80003a3c <beq+0x3c>
80003a0c:	94 08       	ld.sh	r8,r10[0x0]
80003a0e:	48 d9       	lddpc	r9,80003a40 <beq+0x40>
80003a10:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
80003a12:	48 d9       	lddpc	r9,80003a44 <beq+0x44>
80003a14:	92 09       	ld.sh	r9,r9[0x0]
80003a16:	10 09       	add	r9,r8
80003a18:	5c 89       	casts.h	r9
80003a1a:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
80003a1c:	12 58       	eor	r8,r9
80003a1e:	e2 18 ff 00 	andl	r8,0xff00,COH
80003a22:	c0 60       	breq	80003a2e <beq+0x2e>
80003a24:	48 98       	lddpc	r8,80003a48 <beq+0x48>
80003a26:	70 09       	ld.w	r9,r8[0x0]
80003a28:	2f e9       	sub	r9,-2
80003a2a:	91 09       	st.w	r8[0x0],r9
80003a2c:	5e fc       	retal	r12
            else clockticks6502++;
80003a2e:	48 78       	lddpc	r8,80003a48 <beq+0x48>
80003a30:	70 09       	ld.w	r9,r8[0x0]
80003a32:	2f f9       	sub	r9,-1
80003a34:	91 09       	st.w	r8[0x0],r9
80003a36:	5e fc       	retal	r12
80003a38:	00 00       	add	r0,r0
80003a3a:	09 20       	ld.uh	r0,r4++
80003a3c:	00 00       	add	r0,r0
80003a3e:	09 16       	ld.sh	r6,r4++
80003a40:	00 00       	add	r0,r0
80003a42:	09 0c       	ld.w	r12,r4++
80003a44:	00 00       	add	r0,r0
80003a46:	08 e2       	st.h	--r4,r2
80003a48:	00 00       	add	r0,r0
80003a4a:	06 58       	eor	r8,r3

80003a4c <bmi>:
    zerocalc(result);
    status = (status & 0x3F) | (uint8_t)(value & 0xC0);
}

static void bmi(void) {
    if ((status & FLAG_SIGN) == FLAG_SIGN) {
80003a4c:	48 f8       	lddpc	r8,80003a88 <bmi+0x3c>
80003a4e:	11 89       	ld.ub	r9,r8[0x0]
80003a50:	30 08       	mov	r8,0
80003a52:	f0 09 18 00 	cp.b	r9,r8
80003a56:	5e 4c       	retge	r12
        oldpc = pc;
80003a58:	48 da       	lddpc	r10,80003a8c <bmi+0x40>
80003a5a:	94 08       	ld.sh	r8,r10[0x0]
80003a5c:	48 d9       	lddpc	r9,80003a90 <bmi+0x44>
80003a5e:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
80003a60:	48 d9       	lddpc	r9,80003a94 <bmi+0x48>
80003a62:	92 09       	ld.sh	r9,r9[0x0]
80003a64:	10 09       	add	r9,r8
80003a66:	5c 89       	casts.h	r9
80003a68:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
80003a6a:	12 58       	eor	r8,r9
80003a6c:	e2 18 ff 00 	andl	r8,0xff00,COH
80003a70:	c0 60       	breq	80003a7c <bmi+0x30>
80003a72:	48 a8       	lddpc	r8,80003a98 <bmi+0x4c>
80003a74:	70 09       	ld.w	r9,r8[0x0]
80003a76:	2f e9       	sub	r9,-2
80003a78:	91 09       	st.w	r8[0x0],r9
80003a7a:	5e fc       	retal	r12
            else clockticks6502++;
80003a7c:	48 78       	lddpc	r8,80003a98 <bmi+0x4c>
80003a7e:	70 09       	ld.w	r9,r8[0x0]
80003a80:	2f f9       	sub	r9,-1
80003a82:	91 09       	st.w	r8[0x0],r9
80003a84:	5e fc       	retal	r12
80003a86:	00 00       	add	r0,r0
80003a88:	00 00       	add	r0,r0
80003a8a:	09 20       	ld.uh	r0,r4++
80003a8c:	00 00       	add	r0,r0
80003a8e:	09 16       	ld.sh	r6,r4++
80003a90:	00 00       	add	r0,r0
80003a92:	09 0c       	ld.w	r12,r4++
80003a94:	00 00       	add	r0,r0
80003a96:	08 e2       	st.h	--r4,r2
80003a98:	00 00       	add	r0,r0
80003a9a:	06 58       	eor	r8,r3

80003a9c <bne>:
    }
}

static void bne(void) {
    if ((status & FLAG_ZERO) == 0) {
80003a9c:	48 e8       	lddpc	r8,80003ad4 <bne+0x38>
80003a9e:	11 88       	ld.ub	r8,r8[0x0]
80003aa0:	e2 18 00 02 	andl	r8,0x2,COH
80003aa4:	5e 1c       	retne	r12
        oldpc = pc;
80003aa6:	48 da       	lddpc	r10,80003ad8 <bne+0x3c>
80003aa8:	94 08       	ld.sh	r8,r10[0x0]
80003aaa:	48 d9       	lddpc	r9,80003adc <bne+0x40>
80003aac:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
80003aae:	48 d9       	lddpc	r9,80003ae0 <bne+0x44>
80003ab0:	92 09       	ld.sh	r9,r9[0x0]
80003ab2:	10 09       	add	r9,r8
80003ab4:	5c 89       	casts.h	r9
80003ab6:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
80003ab8:	12 58       	eor	r8,r9
80003aba:	e2 18 ff 00 	andl	r8,0xff00,COH
80003abe:	c0 60       	breq	80003aca <bne+0x2e>
80003ac0:	48 98       	lddpc	r8,80003ae4 <bne+0x48>
80003ac2:	70 09       	ld.w	r9,r8[0x0]
80003ac4:	2f e9       	sub	r9,-2
80003ac6:	91 09       	st.w	r8[0x0],r9
80003ac8:	5e fc       	retal	r12
            else clockticks6502++;
80003aca:	48 78       	lddpc	r8,80003ae4 <bne+0x48>
80003acc:	70 09       	ld.w	r9,r8[0x0]
80003ace:	2f f9       	sub	r9,-1
80003ad0:	91 09       	st.w	r8[0x0],r9
80003ad2:	5e fc       	retal	r12
80003ad4:	00 00       	add	r0,r0
80003ad6:	09 20       	ld.uh	r0,r4++
80003ad8:	00 00       	add	r0,r0
80003ada:	09 16       	ld.sh	r6,r4++
80003adc:	00 00       	add	r0,r0
80003ade:	09 0c       	ld.w	r12,r4++
80003ae0:	00 00       	add	r0,r0
80003ae2:	08 e2       	st.h	--r4,r2
80003ae4:	00 00       	add	r0,r0
80003ae6:	06 58       	eor	r8,r3

80003ae8 <bpl>:
    }
}

static void bpl(void) {
    if ((status & FLAG_SIGN) == 0) {
80003ae8:	48 f8       	lddpc	r8,80003b24 <bpl+0x3c>
80003aea:	11 89       	ld.ub	r9,r8[0x0]
80003aec:	30 08       	mov	r8,0
80003aee:	f0 09 18 00 	cp.b	r9,r8
80003af2:	5e 5c       	retlt	r12
        oldpc = pc;
80003af4:	48 da       	lddpc	r10,80003b28 <bpl+0x40>
80003af6:	94 08       	ld.sh	r8,r10[0x0]
80003af8:	48 d9       	lddpc	r9,80003b2c <bpl+0x44>
80003afa:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
80003afc:	48 d9       	lddpc	r9,80003b30 <bpl+0x48>
80003afe:	92 09       	ld.sh	r9,r9[0x0]
80003b00:	10 09       	add	r9,r8
80003b02:	5c 89       	casts.h	r9
80003b04:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
80003b06:	12 58       	eor	r8,r9
80003b08:	e2 18 ff 00 	andl	r8,0xff00,COH
80003b0c:	c0 60       	breq	80003b18 <bpl+0x30>
80003b0e:	48 a8       	lddpc	r8,80003b34 <bpl+0x4c>
80003b10:	70 09       	ld.w	r9,r8[0x0]
80003b12:	2f e9       	sub	r9,-2
80003b14:	91 09       	st.w	r8[0x0],r9
80003b16:	5e fc       	retal	r12
            else clockticks6502++;
80003b18:	48 78       	lddpc	r8,80003b34 <bpl+0x4c>
80003b1a:	70 09       	ld.w	r9,r8[0x0]
80003b1c:	2f f9       	sub	r9,-1
80003b1e:	91 09       	st.w	r8[0x0],r9
80003b20:	5e fc       	retal	r12
80003b22:	00 00       	add	r0,r0
80003b24:	00 00       	add	r0,r0
80003b26:	09 20       	ld.uh	r0,r4++
80003b28:	00 00       	add	r0,r0
80003b2a:	09 16       	ld.sh	r6,r4++
80003b2c:	00 00       	add	r0,r0
80003b2e:	09 0c       	ld.w	r12,r4++
80003b30:	00 00       	add	r0,r0
80003b32:	08 e2       	st.h	--r4,r2
80003b34:	00 00       	add	r0,r0
80003b36:	06 58       	eor	r8,r3

80003b38 <bvc>:
    setinterrupt(); //set interrupt flag
    pc = (uint16_t)read6502(0xFFFE) | ((uint16_t)read6502(0xFFFF) << 8);
}

static void bvc(void) {
    if ((status & FLAG_OVERFLOW) == 0) {
80003b38:	48 e8       	lddpc	r8,80003b70 <bvc+0x38>
80003b3a:	11 88       	ld.ub	r8,r8[0x0]
80003b3c:	e2 18 00 40 	andl	r8,0x40,COH
80003b40:	5e 1c       	retne	r12
        oldpc = pc;
80003b42:	48 da       	lddpc	r10,80003b74 <bvc+0x3c>
80003b44:	94 08       	ld.sh	r8,r10[0x0]
80003b46:	48 d9       	lddpc	r9,80003b78 <bvc+0x40>
80003b48:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
80003b4a:	48 d9       	lddpc	r9,80003b7c <bvc+0x44>
80003b4c:	92 09       	ld.sh	r9,r9[0x0]
80003b4e:	10 09       	add	r9,r8
80003b50:	5c 89       	casts.h	r9
80003b52:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
80003b54:	12 58       	eor	r8,r9
80003b56:	e2 18 ff 00 	andl	r8,0xff00,COH
80003b5a:	c0 60       	breq	80003b66 <bvc+0x2e>
80003b5c:	48 98       	lddpc	r8,80003b80 <bvc+0x48>
80003b5e:	70 09       	ld.w	r9,r8[0x0]
80003b60:	2f e9       	sub	r9,-2
80003b62:	91 09       	st.w	r8[0x0],r9
80003b64:	5e fc       	retal	r12
            else clockticks6502++;
80003b66:	48 78       	lddpc	r8,80003b80 <bvc+0x48>
80003b68:	70 09       	ld.w	r9,r8[0x0]
80003b6a:	2f f9       	sub	r9,-1
80003b6c:	91 09       	st.w	r8[0x0],r9
80003b6e:	5e fc       	retal	r12
80003b70:	00 00       	add	r0,r0
80003b72:	09 20       	ld.uh	r0,r4++
80003b74:	00 00       	add	r0,r0
80003b76:	09 16       	ld.sh	r6,r4++
80003b78:	00 00       	add	r0,r0
80003b7a:	09 0c       	ld.w	r12,r4++
80003b7c:	00 00       	add	r0,r0
80003b7e:	08 e2       	st.h	--r4,r2
80003b80:	00 00       	add	r0,r0
80003b82:	06 58       	eor	r8,r3

80003b84 <bvs>:
    }
}

static void bvs(void) {
    if ((status & FLAG_OVERFLOW) == FLAG_OVERFLOW) {
80003b84:	48 e8       	lddpc	r8,80003bbc <bvs+0x38>
80003b86:	11 88       	ld.ub	r8,r8[0x0]
80003b88:	e2 18 00 40 	andl	r8,0x40,COH
80003b8c:	5e 0c       	reteq	r12
        oldpc = pc;
80003b8e:	48 da       	lddpc	r10,80003bc0 <bvs+0x3c>
80003b90:	94 08       	ld.sh	r8,r10[0x0]
80003b92:	48 d9       	lddpc	r9,80003bc4 <bvs+0x40>
80003b94:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
80003b96:	48 d9       	lddpc	r9,80003bc8 <bvs+0x44>
80003b98:	92 09       	ld.sh	r9,r9[0x0]
80003b9a:	10 09       	add	r9,r8
80003b9c:	5c 89       	casts.h	r9
80003b9e:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
80003ba0:	12 58       	eor	r8,r9
80003ba2:	e2 18 ff 00 	andl	r8,0xff00,COH
80003ba6:	c0 60       	breq	80003bb2 <bvs+0x2e>
80003ba8:	48 98       	lddpc	r8,80003bcc <bvs+0x48>
80003baa:	70 09       	ld.w	r9,r8[0x0]
80003bac:	2f e9       	sub	r9,-2
80003bae:	91 09       	st.w	r8[0x0],r9
80003bb0:	5e fc       	retal	r12
            else clockticks6502++;
80003bb2:	48 78       	lddpc	r8,80003bcc <bvs+0x48>
80003bb4:	70 09       	ld.w	r9,r8[0x0]
80003bb6:	2f f9       	sub	r9,-1
80003bb8:	91 09       	st.w	r8[0x0],r9
80003bba:	5e fc       	retal	r12
80003bbc:	00 00       	add	r0,r0
80003bbe:	09 20       	ld.uh	r0,r4++
80003bc0:	00 00       	add	r0,r0
80003bc2:	09 16       	ld.sh	r6,r4++
80003bc4:	00 00       	add	r0,r0
80003bc6:	09 0c       	ld.w	r12,r4++
80003bc8:	00 00       	add	r0,r0
80003bca:	08 e2       	st.h	--r4,r2
80003bcc:	00 00       	add	r0,r0
80003bce:	06 58       	eor	r8,r3

80003bd0 <clc>:
    }
}

static void clc(void) {
    clearcarry();
80003bd0:	48 38       	lddpc	r8,80003bdc <clc+0xc>
80003bd2:	11 89       	ld.ub	r9,r8[0x0]
80003bd4:	a1 c9       	cbr	r9,0x0
80003bd6:	b0 89       	st.b	r8[0x0],r9
}
80003bd8:	5e fc       	retal	r12
80003bda:	00 00       	add	r0,r0
80003bdc:	00 00       	add	r0,r0
80003bde:	09 20       	ld.uh	r0,r4++

80003be0 <cld>:

static void cld(void) {
    cleardecimal();
80003be0:	48 38       	lddpc	r8,80003bec <cld+0xc>
80003be2:	11 89       	ld.ub	r9,r8[0x0]
80003be4:	a3 d9       	cbr	r9,0x3
80003be6:	b0 89       	st.b	r8[0x0],r9
}
80003be8:	5e fc       	retal	r12
80003bea:	00 00       	add	r0,r0
80003bec:	00 00       	add	r0,r0
80003bee:	09 20       	ld.uh	r0,r4++

80003bf0 <cli>:

static void cli(void) {
    clearinterrupt();
80003bf0:	48 38       	lddpc	r8,80003bfc <cli+0xc>
80003bf2:	11 89       	ld.ub	r9,r8[0x0]
80003bf4:	a3 c9       	cbr	r9,0x2
80003bf6:	b0 89       	st.b	r8[0x0],r9
}
80003bf8:	5e fc       	retal	r12
80003bfa:	00 00       	add	r0,r0
80003bfc:	00 00       	add	r0,r0
80003bfe:	09 20       	ld.uh	r0,r4++

80003c00 <clv>:

static void clv(void) {
    clearoverflow();
80003c00:	48 38       	lddpc	r8,80003c0c <clv+0xc>
80003c02:	11 89       	ld.ub	r9,r8[0x0]
80003c04:	a7 c9       	cbr	r9,0x6
80003c06:	b0 89       	st.b	r8[0x0],r9
}
80003c08:	5e fc       	retal	r12
80003c0a:	00 00       	add	r0,r0
80003c0c:	00 00       	add	r0,r0
80003c0e:	09 20       	ld.uh	r0,r4++

80003c10 <dex>:
   
    putvalue(result);
}

static void dex(void) {
    x--;
80003c10:	49 19       	lddpc	r9,80003c54 <dex+0x44>
80003c12:	13 88       	ld.ub	r8,r9[0x0]
80003c14:	20 18       	sub	r8,1
80003c16:	5c 58       	castu.b	r8
80003c18:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(x);
80003c1a:	c0 b0       	breq	80003c30 <dex+0x20>
80003c1c:	48 f9       	lddpc	r9,80003c58 <dex+0x48>
80003c1e:	13 8a       	ld.ub	r10,r9[0x0]
80003c20:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003c24:	b2 8a       	st.b	r9[0x0],r10
    signcalc(x);
80003c26:	30 09       	mov	r9,0
80003c28:	f2 08 18 00 	cp.b	r8,r9
80003c2c:	c0 e4       	brge	80003c48 <dex+0x38>
80003c2e:	c0 68       	rjmp	80003c3a <dex+0x2a>
}

static void dex(void) {
    x--;
   
    zerocalc(x);
80003c30:	48 a8       	lddpc	r8,80003c58 <dex+0x48>
80003c32:	11 89       	ld.ub	r9,r8[0x0]
80003c34:	a1 b9       	sbr	r9,0x1
80003c36:	b0 89       	st.b	r8[0x0],r9
80003c38:	c0 88       	rjmp	80003c48 <dex+0x38>
    signcalc(x);
80003c3a:	ea 1a ff ff 	orh	r10,0xffff
80003c3e:	e8 1a ff 80 	orl	r10,0xff80
80003c42:	48 68       	lddpc	r8,80003c58 <dex+0x48>
80003c44:	b0 8a       	st.b	r8[0x0],r10
80003c46:	5e fc       	retal	r12
80003c48:	48 48       	lddpc	r8,80003c58 <dex+0x48>
80003c4a:	11 89       	ld.ub	r9,r8[0x0]
80003c4c:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003c50:	b0 89       	st.b	r8[0x0],r9
80003c52:	5e fc       	retal	r12
80003c54:	00 00       	add	r0,r0
80003c56:	08 e0       	st.h	--r4,r0
80003c58:	00 00       	add	r0,r0
80003c5a:	09 20       	ld.uh	r0,r4++

80003c5c <dey>:
}

static void dey(void) {
    y--;
80003c5c:	49 19       	lddpc	r9,80003ca0 <dey+0x44>
80003c5e:	13 88       	ld.ub	r8,r9[0x0]
80003c60:	20 18       	sub	r8,1
80003c62:	5c 58       	castu.b	r8
80003c64:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(y);
80003c66:	c0 b0       	breq	80003c7c <dey+0x20>
80003c68:	48 f9       	lddpc	r9,80003ca4 <dey+0x48>
80003c6a:	13 8a       	ld.ub	r10,r9[0x0]
80003c6c:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003c70:	b2 8a       	st.b	r9[0x0],r10
    signcalc(y);
80003c72:	30 09       	mov	r9,0
80003c74:	f2 08 18 00 	cp.b	r8,r9
80003c78:	c0 e4       	brge	80003c94 <dey+0x38>
80003c7a:	c0 68       	rjmp	80003c86 <dey+0x2a>
}

static void dey(void) {
    y--;
   
    zerocalc(y);
80003c7c:	48 a8       	lddpc	r8,80003ca4 <dey+0x48>
80003c7e:	11 89       	ld.ub	r9,r8[0x0]
80003c80:	a1 b9       	sbr	r9,0x1
80003c82:	b0 89       	st.b	r8[0x0],r9
80003c84:	c0 88       	rjmp	80003c94 <dey+0x38>
    signcalc(y);
80003c86:	ea 1a ff ff 	orh	r10,0xffff
80003c8a:	e8 1a ff 80 	orl	r10,0xff80
80003c8e:	48 68       	lddpc	r8,80003ca4 <dey+0x48>
80003c90:	b0 8a       	st.b	r8[0x0],r10
80003c92:	5e fc       	retal	r12
80003c94:	48 48       	lddpc	r8,80003ca4 <dey+0x48>
80003c96:	11 89       	ld.ub	r9,r8[0x0]
80003c98:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003c9c:	b0 89       	st.b	r8[0x0],r9
80003c9e:	5e fc       	retal	r12
80003ca0:	00 00       	add	r0,r0
80003ca2:	09 0e       	ld.w	lr,r4++
80003ca4:	00 00       	add	r0,r0
80003ca6:	09 20       	ld.uh	r0,r4++

80003ca8 <inx>:
   
    putvalue(result);
}

static void inx(void) {
    x++;
80003ca8:	49 19       	lddpc	r9,80003cec <inx+0x44>
80003caa:	13 88       	ld.ub	r8,r9[0x0]
80003cac:	2f f8       	sub	r8,-1
80003cae:	5c 58       	castu.b	r8
80003cb0:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(x);
80003cb2:	c0 b0       	breq	80003cc8 <inx+0x20>
80003cb4:	48 f9       	lddpc	r9,80003cf0 <inx+0x48>
80003cb6:	13 8a       	ld.ub	r10,r9[0x0]
80003cb8:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003cbc:	b2 8a       	st.b	r9[0x0],r10
    signcalc(x);
80003cbe:	30 09       	mov	r9,0
80003cc0:	f2 08 18 00 	cp.b	r8,r9
80003cc4:	c0 e4       	brge	80003ce0 <inx+0x38>
80003cc6:	c0 68       	rjmp	80003cd2 <inx+0x2a>
}

static void inx(void) {
    x++;
   
    zerocalc(x);
80003cc8:	48 a8       	lddpc	r8,80003cf0 <inx+0x48>
80003cca:	11 89       	ld.ub	r9,r8[0x0]
80003ccc:	a1 b9       	sbr	r9,0x1
80003cce:	b0 89       	st.b	r8[0x0],r9
80003cd0:	c0 88       	rjmp	80003ce0 <inx+0x38>
    signcalc(x);
80003cd2:	ea 1a ff ff 	orh	r10,0xffff
80003cd6:	e8 1a ff 80 	orl	r10,0xff80
80003cda:	48 68       	lddpc	r8,80003cf0 <inx+0x48>
80003cdc:	b0 8a       	st.b	r8[0x0],r10
80003cde:	5e fc       	retal	r12
80003ce0:	48 48       	lddpc	r8,80003cf0 <inx+0x48>
80003ce2:	11 89       	ld.ub	r9,r8[0x0]
80003ce4:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003ce8:	b0 89       	st.b	r8[0x0],r9
80003cea:	5e fc       	retal	r12
80003cec:	00 00       	add	r0,r0
80003cee:	08 e0       	st.h	--r4,r0
80003cf0:	00 00       	add	r0,r0
80003cf2:	09 20       	ld.uh	r0,r4++

80003cf4 <iny>:
}

static void iny(void) {
    y++;
80003cf4:	49 19       	lddpc	r9,80003d38 <iny+0x44>
80003cf6:	13 88       	ld.ub	r8,r9[0x0]
80003cf8:	2f f8       	sub	r8,-1
80003cfa:	5c 58       	castu.b	r8
80003cfc:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(y);
80003cfe:	c0 b0       	breq	80003d14 <iny+0x20>
80003d00:	48 f9       	lddpc	r9,80003d3c <iny+0x48>
80003d02:	13 8a       	ld.ub	r10,r9[0x0]
80003d04:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003d08:	b2 8a       	st.b	r9[0x0],r10
    signcalc(y);
80003d0a:	30 09       	mov	r9,0
80003d0c:	f2 08 18 00 	cp.b	r8,r9
80003d10:	c0 e4       	brge	80003d2c <iny+0x38>
80003d12:	c0 68       	rjmp	80003d1e <iny+0x2a>
}

static void iny(void) {
    y++;
   
    zerocalc(y);
80003d14:	48 a8       	lddpc	r8,80003d3c <iny+0x48>
80003d16:	11 89       	ld.ub	r9,r8[0x0]
80003d18:	a1 b9       	sbr	r9,0x1
80003d1a:	b0 89       	st.b	r8[0x0],r9
80003d1c:	c0 88       	rjmp	80003d2c <iny+0x38>
    signcalc(y);
80003d1e:	ea 1a ff ff 	orh	r10,0xffff
80003d22:	e8 1a ff 80 	orl	r10,0xff80
80003d26:	48 68       	lddpc	r8,80003d3c <iny+0x48>
80003d28:	b0 8a       	st.b	r8[0x0],r10
80003d2a:	5e fc       	retal	r12
80003d2c:	48 48       	lddpc	r8,80003d3c <iny+0x48>
80003d2e:	11 89       	ld.ub	r9,r8[0x0]
80003d30:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003d34:	b0 89       	st.b	r8[0x0],r9
80003d36:	5e fc       	retal	r12
80003d38:	00 00       	add	r0,r0
80003d3a:	09 0e       	ld.w	lr,r4++
80003d3c:	00 00       	add	r0,r0
80003d3e:	09 20       	ld.uh	r0,r4++

80003d40 <jmp>:
}

static void jmp(void) {
    pc = ea;
80003d40:	48 38       	lddpc	r8,80003d4c <jmp+0xc>
80003d42:	90 09       	ld.sh	r9,r8[0x0]
80003d44:	48 38       	lddpc	r8,80003d50 <jmp+0x10>
80003d46:	b0 09       	st.h	r8[0x0],r9
}
80003d48:	5e fc       	retal	r12
80003d4a:	00 00       	add	r0,r0
80003d4c:	00 00       	add	r0,r0
80003d4e:	08 d4       	st.w	--r4,r4
80003d50:	00 00       	add	r0,r0
80003d52:	09 16       	ld.sh	r6,r4++

80003d54 <nop1>:
   
    putvalue(result);
}

static void nop1(void) {
    switch (opcode) {
80003d54:	49 18       	lddpc	r8,80003d98 <nop1+0x44>
80003d56:	11 88       	ld.ub	r8,r8[0x0]
80003d58:	35 c9       	mov	r9,92
80003d5a:	f2 08 18 00 	cp.b	r8,r9
80003d5e:	c1 80       	breq	80003d8e <nop1+0x3a>
80003d60:	e0 8b 00 0b 	brhi	80003d76 <nop1+0x22>
80003d64:	31 c9       	mov	r9,28
80003d66:	f2 08 18 00 	cp.b	r8,r9
80003d6a:	c1 20       	breq	80003d8e <nop1+0x3a>
80003d6c:	33 c9       	mov	r9,60
80003d6e:	f2 08 18 00 	cp.b	r8,r9
80003d72:	5e 1c       	retne	r12
80003d74:	c0 d8       	rjmp	80003d8e <nop1+0x3a>
80003d76:	3d c9       	mov	r9,-36
80003d78:	f2 08 18 00 	cp.b	r8,r9
80003d7c:	c0 90       	breq	80003d8e <nop1+0x3a>
80003d7e:	3f c9       	mov	r9,-4
80003d80:	f2 08 18 00 	cp.b	r8,r9
80003d84:	c0 50       	breq	80003d8e <nop1+0x3a>
80003d86:	37 c9       	mov	r9,124
80003d88:	f2 08 18 00 	cp.b	r8,r9
80003d8c:	5e 1c       	retne	r12
        case 0x3C:
        case 0x5C:
        case 0x7C:
        case 0xDC:
        case 0xFC:
            penaltyop = 1;
80003d8e:	30 19       	mov	r9,1
80003d90:	48 38       	lddpc	r8,80003d9c <nop1+0x48>
80003d92:	b0 89       	st.b	r8[0x0],r9
80003d94:	5e fc       	retal	r12
80003d96:	00 00       	add	r0,r0
80003d98:	00 00       	add	r0,r0
80003d9a:	09 14       	ld.sh	r4,r4++
80003d9c:	00 00       	add	r0,r0
80003d9e:	09 04       	ld.w	r4,r4++

80003da0 <sec>:
   
    saveaccum(result);
}

static void sec(void) {
    setcarry();
80003da0:	48 38       	lddpc	r8,80003dac <sec+0xc>
80003da2:	11 89       	ld.ub	r9,r8[0x0]
80003da4:	a1 a9       	sbr	r9,0x0
80003da6:	b0 89       	st.b	r8[0x0],r9
}
80003da8:	5e fc       	retal	r12
80003daa:	00 00       	add	r0,r0
80003dac:	00 00       	add	r0,r0
80003dae:	09 20       	ld.uh	r0,r4++

80003db0 <sed>:

static void sed(void) {
    setdecimal();
80003db0:	48 38       	lddpc	r8,80003dbc <sed+0xc>
80003db2:	11 89       	ld.ub	r9,r8[0x0]
80003db4:	a3 b9       	sbr	r9,0x3
80003db6:	b0 89       	st.b	r8[0x0],r9
}
80003db8:	5e fc       	retal	r12
80003dba:	00 00       	add	r0,r0
80003dbc:	00 00       	add	r0,r0
80003dbe:	09 20       	ld.uh	r0,r4++

80003dc0 <sei>:

static void sei(void) {
    setinterrupt();
80003dc0:	48 38       	lddpc	r8,80003dcc <sei+0xc>
80003dc2:	11 89       	ld.ub	r9,r8[0x0]
80003dc4:	a3 a9       	sbr	r9,0x2
80003dc6:	b0 89       	st.b	r8[0x0],r9
}
80003dc8:	5e fc       	retal	r12
80003dca:	00 00       	add	r0,r0
80003dcc:	00 00       	add	r0,r0
80003dce:	09 20       	ld.uh	r0,r4++

80003dd0 <tax>:
static void sty(void) {
    putvalue(y);
}

static void tax(void) {
    x = a;
80003dd0:	49 18       	lddpc	r8,80003e14 <tax+0x44>
80003dd2:	11 88       	ld.ub	r8,r8[0x0]
80003dd4:	49 19       	lddpc	r9,80003e18 <tax+0x48>
80003dd6:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(x);
80003dd8:	58 08       	cp.w	r8,0
80003dda:	c0 b0       	breq	80003df0 <tax+0x20>
80003ddc:	49 09       	lddpc	r9,80003e1c <tax+0x4c>
80003dde:	13 8a       	ld.ub	r10,r9[0x0]
80003de0:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003de4:	b2 8a       	st.b	r9[0x0],r10
    signcalc(x);
80003de6:	30 09       	mov	r9,0
80003de8:	f2 08 18 00 	cp.b	r8,r9
80003dec:	c0 e4       	brge	80003e08 <tax+0x38>
80003dee:	c0 68       	rjmp	80003dfa <tax+0x2a>
}

static void tax(void) {
    x = a;
   
    zerocalc(x);
80003df0:	48 b8       	lddpc	r8,80003e1c <tax+0x4c>
80003df2:	11 89       	ld.ub	r9,r8[0x0]
80003df4:	a1 b9       	sbr	r9,0x1
80003df6:	b0 89       	st.b	r8[0x0],r9
80003df8:	c0 88       	rjmp	80003e08 <tax+0x38>
    signcalc(x);
80003dfa:	ea 1a ff ff 	orh	r10,0xffff
80003dfe:	e8 1a ff 80 	orl	r10,0xff80
80003e02:	48 78       	lddpc	r8,80003e1c <tax+0x4c>
80003e04:	b0 8a       	st.b	r8[0x0],r10
80003e06:	5e fc       	retal	r12
80003e08:	48 58       	lddpc	r8,80003e1c <tax+0x4c>
80003e0a:	11 89       	ld.ub	r9,r8[0x0]
80003e0c:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003e10:	b0 89       	st.b	r8[0x0],r9
80003e12:	5e fc       	retal	r12
80003e14:	00 00       	add	r0,r0
80003e16:	09 18       	ld.sh	r8,r4++
80003e18:	00 00       	add	r0,r0
80003e1a:	08 e0       	st.h	--r4,r0
80003e1c:	00 00       	add	r0,r0
80003e1e:	09 20       	ld.uh	r0,r4++

80003e20 <tay>:
}

static void tay(void) {
    y = a;
80003e20:	49 18       	lddpc	r8,80003e64 <tay+0x44>
80003e22:	11 88       	ld.ub	r8,r8[0x0]
80003e24:	49 19       	lddpc	r9,80003e68 <tay+0x48>
80003e26:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(y);
80003e28:	58 08       	cp.w	r8,0
80003e2a:	c0 b0       	breq	80003e40 <tay+0x20>
80003e2c:	49 09       	lddpc	r9,80003e6c <tay+0x4c>
80003e2e:	13 8a       	ld.ub	r10,r9[0x0]
80003e30:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003e34:	b2 8a       	st.b	r9[0x0],r10
    signcalc(y);
80003e36:	30 09       	mov	r9,0
80003e38:	f2 08 18 00 	cp.b	r8,r9
80003e3c:	c0 e4       	brge	80003e58 <tay+0x38>
80003e3e:	c0 68       	rjmp	80003e4a <tay+0x2a>
}

static void tay(void) {
    y = a;
   
    zerocalc(y);
80003e40:	48 b8       	lddpc	r8,80003e6c <tay+0x4c>
80003e42:	11 89       	ld.ub	r9,r8[0x0]
80003e44:	a1 b9       	sbr	r9,0x1
80003e46:	b0 89       	st.b	r8[0x0],r9
80003e48:	c0 88       	rjmp	80003e58 <tay+0x38>
    signcalc(y);
80003e4a:	ea 1a ff ff 	orh	r10,0xffff
80003e4e:	e8 1a ff 80 	orl	r10,0xff80
80003e52:	48 78       	lddpc	r8,80003e6c <tay+0x4c>
80003e54:	b0 8a       	st.b	r8[0x0],r10
80003e56:	5e fc       	retal	r12
80003e58:	48 58       	lddpc	r8,80003e6c <tay+0x4c>
80003e5a:	11 89       	ld.ub	r9,r8[0x0]
80003e5c:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003e60:	b0 89       	st.b	r8[0x0],r9
80003e62:	5e fc       	retal	r12
80003e64:	00 00       	add	r0,r0
80003e66:	09 18       	ld.sh	r8,r4++
80003e68:	00 00       	add	r0,r0
80003e6a:	09 0e       	ld.w	lr,r4++
80003e6c:	00 00       	add	r0,r0
80003e6e:	09 20       	ld.uh	r0,r4++

80003e70 <tsx>:
}

static void tsx(void) {
    x = sp;
80003e70:	49 18       	lddpc	r8,80003eb4 <tsx+0x44>
80003e72:	11 88       	ld.ub	r8,r8[0x0]
80003e74:	49 19       	lddpc	r9,80003eb8 <tsx+0x48>
80003e76:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(x);
80003e78:	58 08       	cp.w	r8,0
80003e7a:	c0 b0       	breq	80003e90 <tsx+0x20>
80003e7c:	49 09       	lddpc	r9,80003ebc <tsx+0x4c>
80003e7e:	13 8a       	ld.ub	r10,r9[0x0]
80003e80:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003e84:	b2 8a       	st.b	r9[0x0],r10
    signcalc(x);
80003e86:	30 09       	mov	r9,0
80003e88:	f2 08 18 00 	cp.b	r8,r9
80003e8c:	c0 e4       	brge	80003ea8 <tsx+0x38>
80003e8e:	c0 68       	rjmp	80003e9a <tsx+0x2a>
}

static void tsx(void) {
    x = sp;
   
    zerocalc(x);
80003e90:	48 b8       	lddpc	r8,80003ebc <tsx+0x4c>
80003e92:	11 89       	ld.ub	r9,r8[0x0]
80003e94:	a1 b9       	sbr	r9,0x1
80003e96:	b0 89       	st.b	r8[0x0],r9
80003e98:	c0 88       	rjmp	80003ea8 <tsx+0x38>
    signcalc(x);
80003e9a:	ea 1a ff ff 	orh	r10,0xffff
80003e9e:	e8 1a ff 80 	orl	r10,0xff80
80003ea2:	48 78       	lddpc	r8,80003ebc <tsx+0x4c>
80003ea4:	b0 8a       	st.b	r8[0x0],r10
80003ea6:	5e fc       	retal	r12
80003ea8:	48 58       	lddpc	r8,80003ebc <tsx+0x4c>
80003eaa:	11 89       	ld.ub	r9,r8[0x0]
80003eac:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003eb0:	b0 89       	st.b	r8[0x0],r9
80003eb2:	5e fc       	retal	r12
80003eb4:	00 00       	add	r0,r0
80003eb6:	09 13       	ld.sh	r3,r4++
80003eb8:	00 00       	add	r0,r0
80003eba:	08 e0       	st.h	--r4,r0
80003ebc:	00 00       	add	r0,r0
80003ebe:	09 20       	ld.uh	r0,r4++

80003ec0 <txa>:
}

static void txa(void) {
    a = x;
80003ec0:	49 18       	lddpc	r8,80003f04 <txa+0x44>
80003ec2:	11 88       	ld.ub	r8,r8[0x0]
80003ec4:	49 19       	lddpc	r9,80003f08 <txa+0x48>
80003ec6:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(a);
80003ec8:	58 08       	cp.w	r8,0
80003eca:	c0 b0       	breq	80003ee0 <txa+0x20>
80003ecc:	49 09       	lddpc	r9,80003f0c <txa+0x4c>
80003ece:	13 8a       	ld.ub	r10,r9[0x0]
80003ed0:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003ed4:	b2 8a       	st.b	r9[0x0],r10
    signcalc(a);
80003ed6:	30 09       	mov	r9,0
80003ed8:	f2 08 18 00 	cp.b	r8,r9
80003edc:	c0 e4       	brge	80003ef8 <txa+0x38>
80003ede:	c0 68       	rjmp	80003eea <txa+0x2a>
}

static void txa(void) {
    a = x;
   
    zerocalc(a);
80003ee0:	48 b8       	lddpc	r8,80003f0c <txa+0x4c>
80003ee2:	11 89       	ld.ub	r9,r8[0x0]
80003ee4:	a1 b9       	sbr	r9,0x1
80003ee6:	b0 89       	st.b	r8[0x0],r9
80003ee8:	c0 88       	rjmp	80003ef8 <txa+0x38>
    signcalc(a);
80003eea:	ea 1a ff ff 	orh	r10,0xffff
80003eee:	e8 1a ff 80 	orl	r10,0xff80
80003ef2:	48 78       	lddpc	r8,80003f0c <txa+0x4c>
80003ef4:	b0 8a       	st.b	r8[0x0],r10
80003ef6:	5e fc       	retal	r12
80003ef8:	48 58       	lddpc	r8,80003f0c <txa+0x4c>
80003efa:	11 89       	ld.ub	r9,r8[0x0]
80003efc:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003f00:	b0 89       	st.b	r8[0x0],r9
80003f02:	5e fc       	retal	r12
80003f04:	00 00       	add	r0,r0
80003f06:	08 e0       	st.h	--r4,r0
80003f08:	00 00       	add	r0,r0
80003f0a:	09 18       	ld.sh	r8,r4++
80003f0c:	00 00       	add	r0,r0
80003f0e:	09 20       	ld.uh	r0,r4++

80003f10 <txs>:
}

static void txs(void) {
    sp = x;
80003f10:	48 38       	lddpc	r8,80003f1c <txs+0xc>
80003f12:	11 89       	ld.ub	r9,r8[0x0]
80003f14:	48 38       	lddpc	r8,80003f20 <txs+0x10>
80003f16:	b0 89       	st.b	r8[0x0],r9
}
80003f18:	5e fc       	retal	r12
80003f1a:	00 00       	add	r0,r0
80003f1c:	00 00       	add	r0,r0
80003f1e:	08 e0       	st.h	--r4,r0
80003f20:	00 00       	add	r0,r0
80003f22:	09 13       	ld.sh	r3,r4++

80003f24 <tya>:

static void tya(void) {
    a = y;
80003f24:	49 18       	lddpc	r8,80003f68 <tya+0x44>
80003f26:	11 88       	ld.ub	r8,r8[0x0]
80003f28:	49 19       	lddpc	r9,80003f6c <tya+0x48>
80003f2a:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(a);
80003f2c:	58 08       	cp.w	r8,0
80003f2e:	c0 b0       	breq	80003f44 <tya+0x20>
80003f30:	49 09       	lddpc	r9,80003f70 <tya+0x4c>
80003f32:	13 8a       	ld.ub	r10,r9[0x0]
80003f34:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003f38:	b2 8a       	st.b	r9[0x0],r10
    signcalc(a);
80003f3a:	30 09       	mov	r9,0
80003f3c:	f2 08 18 00 	cp.b	r8,r9
80003f40:	c0 e4       	brge	80003f5c <tya+0x38>
80003f42:	c0 68       	rjmp	80003f4e <tya+0x2a>
}

static void tya(void) {
    a = y;
   
    zerocalc(a);
80003f44:	48 b8       	lddpc	r8,80003f70 <tya+0x4c>
80003f46:	11 89       	ld.ub	r9,r8[0x0]
80003f48:	a1 b9       	sbr	r9,0x1
80003f4a:	b0 89       	st.b	r8[0x0],r9
80003f4c:	c0 88       	rjmp	80003f5c <tya+0x38>
    signcalc(a);
80003f4e:	ea 1a ff ff 	orh	r10,0xffff
80003f52:	e8 1a ff 80 	orl	r10,0xff80
80003f56:	48 78       	lddpc	r8,80003f70 <tya+0x4c>
80003f58:	b0 8a       	st.b	r8[0x0],r10
80003f5a:	5e fc       	retal	r12
80003f5c:	48 58       	lddpc	r8,80003f70 <tya+0x4c>
80003f5e:	11 89       	ld.ub	r9,r8[0x0]
80003f60:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003f64:	b0 89       	st.b	r8[0x0],r9
80003f66:	5e fc       	retal	r12
80003f68:	00 00       	add	r0,r0
80003f6a:	09 0e       	ld.w	lr,r4++
80003f6c:	00 00       	add	r0,r0
80003f6e:	09 18       	ld.sh	r8,r4++
80003f70:	00 00       	add	r0,r0
80003f72:	09 20       	ld.uh	r0,r4++

80003f74 <write6502>:

}


void write6502(uint16_t address, uint8_t value){
	if ((address >= 0x0000) && (address <= 0x07FF))
80003f74:	e0 68 07 ff 	mov	r8,2047
80003f78:	f0 0c 19 00 	cp.h	r12,r8
80003f7c:	e0 8b 00 08 	brhi	80003f8c <write6502+0x18>
	{
		MEMORY[address]= value;
80003f80:	f1 dc c0 10 	bfextu	r8,r12,0x0,0x10
80003f84:	49 09       	lddpc	r9,80003fc4 <write6502+0x50>
80003f86:	72 09       	ld.w	r9,r9[0x0]
80003f88:	f2 08 0b 0b 	st.b	r9[r8],r11
	}
	
	if ((address >= 0x2000) && (address <= 0x2007))
80003f8c:	f8 c9 20 00 	sub	r9,r12,8192
80003f90:	30 78       	mov	r8,7
80003f92:	f0 09 19 00 	cp.h	r9,r8
80003f96:	e0 8b 00 09 	brhi	80003fa8 <write6502+0x34>
	{
		PPU_register[address-0x2000] = value;
80003f9a:	f1 dc c0 10 	bfextu	r8,r12,0x0,0x10
80003f9e:	48 b9       	lddpc	r9,80003fc8 <write6502+0x54>
80003fa0:	f2 08 00 08 	add	r8,r9,r8
80003fa4:	f1 6b e0 00 	st.b	r8[-8192],r11
	}
	
	if ((address >= 0x4000) && (address <= 0x401F))
80003fa8:	f8 c9 40 00 	sub	r9,r12,16384
80003fac:	31 f8       	mov	r8,31
80003fae:	f0 09 19 00 	cp.h	r9,r8
80003fb2:	5e bc       	rethi	r12
	{
		IO_register[address-0x4000]=value;
80003fb4:	5c 7c       	castu.h	r12
80003fb6:	48 68       	lddpc	r8,80003fcc <write6502+0x58>
80003fb8:	f0 0c 00 0c 	add	r12,r8,r12
80003fbc:	f9 6b c0 00 	st.b	r12[-16384],r11
80003fc0:	5e fc       	retal	r12
80003fc2:	00 00       	add	r0,r0
80003fc4:	00 00       	add	r0,r0
80003fc6:	09 1c       	ld.sh	r12,r4++
80003fc8:	00 00       	add	r0,r0
80003fca:	08 d8       	st.w	--r4,r8
80003fcc:	00 00       	add	r0,r0
80003fce:	08 e4       	st.h	--r4,r4

80003fd0 <putvalue>:

static uint16_t getvalue16(void) {
    return((uint16_t)read6502(ea) | ((uint16_t)read6502(ea+1) << 8));
}

static void putvalue(uint16_t saveval) {
80003fd0:	d4 01       	pushm	lr
    if (addrtable[opcode] == acc) a = (uint8_t)(saveval & 0x00FF);
80003fd2:	48 a8       	lddpc	r8,80003ff8 <putvalue+0x28>
80003fd4:	11 89       	ld.ub	r9,r8[0x0]
80003fd6:	48 a8       	lddpc	r8,80003ffc <putvalue+0x2c>
80003fd8:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80003fdc:	48 98       	lddpc	r8,80004000 <putvalue+0x30>
80003fde:	10 39       	cp.w	r9,r8
80003fe0:	c0 41       	brne	80003fe8 <putvalue+0x18>
80003fe2:	48 98       	lddpc	r8,80004004 <putvalue+0x34>
80003fe4:	b0 8c       	st.b	r8[0x0],r12
80003fe6:	d8 02       	popm	pc
        else write6502(ea, (saveval & 0x00FF));
80003fe8:	f7 dc c0 08 	bfextu	r11,r12,0x0,0x8
80003fec:	48 78       	lddpc	r8,80004008 <putvalue+0x38>
80003fee:	90 8c       	ld.uh	r12,r8[0x0]
80003ff0:	f0 1f 00 07 	mcall	8000400c <putvalue+0x3c>
80003ff4:	d8 02       	popm	pc
80003ff6:	00 00       	add	r0,r0
80003ff8:	00 00       	add	r0,r0
80003ffa:	09 14       	ld.sh	r4,r4++
80003ffc:	80 01       	ld.sh	r1,r0[0x0]
80003ffe:	13 40       	ld.w	r0,--r9
80004000:	80 00       	ld.sh	r0,r0[0x0]
80004002:	39 4e       	mov	lr,-108
80004004:	00 00       	add	r0,r0
80004006:	09 18       	ld.sh	r8,r4++
80004008:	00 00       	add	r0,r0
8000400a:	08 d4       	st.w	--r4,r4
8000400c:	80 00       	ld.sh	r0,r0[0x0]
8000400e:	3f 74       	mov	r4,-9

80004010 <stx>:

static void sta(void) {
    putvalue(a);
}

static void stx(void) {
80004010:	d4 01       	pushm	lr
    putvalue(x);
80004012:	48 38       	lddpc	r8,8000401c <stx+0xc>
80004014:	11 8c       	ld.ub	r12,r8[0x0]
80004016:	f0 1f 00 03 	mcall	80004020 <stx+0x10>
}
8000401a:	d8 02       	popm	pc
8000401c:	00 00       	add	r0,r0
8000401e:	08 e0       	st.h	--r4,r0
80004020:	80 00       	ld.sh	r0,r0[0x0]
80004022:	3f d0       	mov	r0,-3

80004024 <sty>:

static void sty(void) {
80004024:	d4 01       	pushm	lr
    putvalue(y);
80004026:	48 38       	lddpc	r8,80004030 <sty+0xc>
80004028:	11 8c       	ld.ub	r12,r8[0x0]
8000402a:	f0 1f 00 03 	mcall	80004034 <sty+0x10>
}
8000402e:	d8 02       	popm	pc
80004030:	00 00       	add	r0,r0
80004032:	09 0e       	ld.w	lr,r4++
80004034:	80 00       	ld.sh	r0,r0[0x0]
80004036:	3f d0       	mov	r0,-3

80004038 <sta>:

static void sei(void) {
    setinterrupt();
}

static void sta(void) {
80004038:	d4 01       	pushm	lr
    putvalue(a);
8000403a:	48 38       	lddpc	r8,80004044 <sta+0xc>
8000403c:	11 8c       	ld.ub	r12,r8[0x0]
8000403e:	f0 1f 00 03 	mcall	80004048 <sta+0x10>
}
80004042:	d8 02       	popm	pc
80004044:	00 00       	add	r0,r0
80004046:	09 18       	ld.sh	r8,r4++
80004048:	80 00       	ld.sh	r0,r0[0x0]
8000404a:	3f d0       	mov	r0,-3

8000404c <push8>:
    write6502(BASE_STACK + sp, (pushval >> 8) & 0xFF);
    write6502(BASE_STACK + ((sp - 1) & 0xFF), pushval & 0xFF);
    sp -= 2;
}
void push8(uint8_t pushval);
void push8(uint8_t pushval) {
8000404c:	d4 01       	pushm	lr
    write6502(BASE_STACK + sp--, pushval);
8000404e:	48 69       	lddpc	r9,80004064 <push8+0x18>
80004050:	13 88       	ld.ub	r8,r9[0x0]
80004052:	f0 ca 00 01 	sub	r10,r8,1
80004056:	b2 8a       	st.b	r9[0x0],r10
80004058:	18 9b       	mov	r11,r12
8000405a:	f0 cc ff 00 	sub	r12,r8,-256
8000405e:	f0 1f 00 03 	mcall	80004068 <push8+0x1c>
}
80004062:	d8 02       	popm	pc
80004064:	00 00       	add	r0,r0
80004066:	09 13       	ld.sh	r3,r4++
80004068:	80 00       	ld.sh	r0,r0[0x0]
8000406a:	3f 74       	mov	r4,-9

8000406c <pha>:
    signcalc(result);
   
    saveaccum(result);
}

static void pha(void) {
8000406c:	d4 01       	pushm	lr
    push8(a);
8000406e:	48 38       	lddpc	r8,80004078 <pha+0xc>
80004070:	11 8c       	ld.ub	r12,r8[0x0]
80004072:	f0 1f 00 03 	mcall	8000407c <pha+0x10>
}
80004076:	d8 02       	popm	pc
80004078:	00 00       	add	r0,r0
8000407a:	09 18       	ld.sh	r8,r4++
8000407c:	80 00       	ld.sh	r0,r0[0x0]
8000407e:	40 4c       	lddsp	r12,sp[0x10]

80004080 <php>:

static void php(void) {
80004080:	d4 01       	pushm	lr
    push8(status | FLAG_BREAK);
80004082:	48 48       	lddpc	r8,80004090 <php+0x10>
80004084:	11 8c       	ld.ub	r12,r8[0x0]
80004086:	a5 ac       	sbr	r12,0x4
80004088:	5c 5c       	castu.b	r12
8000408a:	f0 1f 00 03 	mcall	80004094 <php+0x14>
}
8000408e:	d8 02       	popm	pc
80004090:	00 00       	add	r0,r0
80004092:	09 20       	ld.uh	r0,r4++
80004094:	80 00       	ld.sh	r0,r0[0x0]
80004096:	40 4c       	lddsp	r12,sp[0x10]

80004098 <push16>:
uint8_t opcode, oldstatus;



//a few general functions used by various other functions
void push16(uint16_t pushval) {
80004098:	eb cd 40 c0 	pushm	r6-r7,lr
8000409c:	18 96       	mov	r6,r12
    write6502(BASE_STACK + sp, (pushval >> 8) & 0xFF);
8000409e:	48 c7       	lddpc	r7,800040cc <push16+0x34>
800040a0:	0f 8c       	ld.ub	r12,r7[0x0]
800040a2:	f7 d6 c1 08 	bfextu	r11,r6,0x8,0x8
800040a6:	f8 cc ff 00 	sub	r12,r12,-256
800040aa:	f0 1f 00 0a 	mcall	800040d0 <push16+0x38>
    write6502(BASE_STACK + ((sp - 1) & 0xFF), pushval & 0xFF);
800040ae:	0f 8c       	ld.ub	r12,r7[0x0]
800040b0:	20 1c       	sub	r12,1
800040b2:	f9 dc c0 08 	bfextu	r12,r12,0x0,0x8
800040b6:	f7 d6 c0 08 	bfextu	r11,r6,0x0,0x8
800040ba:	f8 cc ff 00 	sub	r12,r12,-256
800040be:	f0 1f 00 05 	mcall	800040d0 <push16+0x38>
    sp -= 2;
800040c2:	0f 88       	ld.ub	r8,r7[0x0]
800040c4:	20 28       	sub	r8,2
800040c6:	ae 88       	st.b	r7[0x0],r8
}
800040c8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800040cc:	00 00       	add	r0,r0
800040ce:	09 13       	ld.sh	r3,r4++
800040d0:	80 00       	ld.sh	r0,r0[0x0]
800040d2:	3f 74       	mov	r4,-9

800040d4 <jsr>:

static void jmp(void) {
    pc = ea;
}

static void jsr(void) {
800040d4:	eb cd 40 80 	pushm	r7,lr
    push16(pc - 1);
800040d8:	48 67       	lddpc	r7,800040f0 <jsr+0x1c>
800040da:	8e 0c       	ld.sh	r12,r7[0x0]
800040dc:	20 1c       	sub	r12,1
800040de:	5c 7c       	castu.h	r12
800040e0:	f0 1f 00 05 	mcall	800040f4 <jsr+0x20>
    pc = ea;
800040e4:	48 58       	lddpc	r8,800040f8 <jsr+0x24>
800040e6:	90 08       	ld.sh	r8,r8[0x0]
800040e8:	ae 08       	st.h	r7[0x0],r8
}
800040ea:	e3 cd 80 80 	ldm	sp++,r7,pc
800040ee:	00 00       	add	r0,r0
800040f0:	00 00       	add	r0,r0
800040f2:	09 16       	ld.sh	r6,r4++
800040f4:	80 00       	ld.sh	r0,r0[0x0]
800040f6:	40 98       	lddsp	r8,sp[0x24]
800040f8:	00 00       	add	r0,r0
800040fa:	08 d4       	st.w	--r4,r4

800040fc <readROM>:
}




uint8_t readROM(uint16_t address){
800040fc:	eb cd 40 80 	pushm	r7,lr
80004100:	fa cd 60 00 	sub	sp,sp,24576
80004104:	18 97       	mov	r7,r12
		0xE4, 0xF6, 0xDE, 0xDE, 0xFE, 0xF6, 0xD3, 0x49, 0x00, 0x62, 0x4A, 0x4A, 0x1A, 0x52, 0x40, 0x49,
		0xB8, 0xFC, 0xF6, 0xFE, 0xFC, 0xF6, 0xFE, 0x9C, 0x00, 0x58, 0x52, 0x46, 0x58, 0x52, 0xC6, 0x9C,
		0xF7, 0xFF, 0xC6, 0xF6, 0xFE, 0xC6, 0xF6, 0x7A, 0x00, 0x7B, 0x42, 0x02, 0x7A, 0x42, 0x02, 0x7A,
		0x38, 0xBC, 0xF6, 0xF6, 0xF6, 0xF6, 0xFE, 0x5C, 0x00, 0x18, 0x52, 0x52, 0x52, 0x52, 0x46, 0x5C,
		0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
	} ;
80004106:	e0 6a 60 00 	mov	r10,24576
8000410a:	48 8b       	lddpc	r11,80004128 <readROM+0x2c>
8000410c:	1a 9c       	mov	r12,sp
8000410e:	f0 1f 00 08 	mcall	8000412c <readROM+0x30>
80004112:	5c 77       	castu.h	r7
80004114:	fa c8 a0 00 	sub	r8,sp,-24576
80004118:	f0 07 00 07 	add	r7,r8,r7
	return rawData[address];
}
8000411c:	ef 3c a0 00 	ld.ub	r12,r7[-24576]
80004120:	fe 3d a0 00 	sub	sp,-24576
80004124:	e3 cd 80 80 	ldm	sp++,r7,pc
80004128:	80 00       	ld.sh	r0,r0[0x0]
8000412a:	b3 40       	asr	r0,0x12
8000412c:	80 00       	ld.sh	r0,r0[0x0]
8000412e:	63 0c       	ld.w	r12,r1[0x40]

80004130 <read6502>:
	
	
	
}

uint8_t read6502(uint16_t address){
80004130:	d4 01       	pushm	lr
	
	if ((address >= 0x0000) && (address <= 0x07FF))
80004132:	e0 68 07 ff 	mov	r8,2047
80004136:	f0 0c 19 00 	cp.h	r12,r8
8000413a:	e0 8b 00 08 	brhi	8000414a <read6502+0x1a>
	{
		return MEMORY[address];
8000413e:	5c 7c       	castu.h	r12
80004140:	49 78       	lddpc	r8,8000419c <read6502+0x6c>
80004142:	70 08       	ld.w	r8,r8[0x0]
80004144:	f0 0c 07 0c 	ld.ub	r12,r8[r12]
80004148:	d8 02       	popm	pc
	}
	
	if ((address >= 0x2000) && (address <= 0x2007))
8000414a:	f8 c9 20 00 	sub	r9,r12,8192
8000414e:	30 78       	mov	r8,7
80004150:	f0 09 19 00 	cp.h	r9,r8
80004154:	e0 8b 00 09 	brhi	80004166 <read6502+0x36>
	{
		return PPU_register[address-0x2000];
80004158:	5c 7c       	castu.h	r12
8000415a:	49 28       	lddpc	r8,800041a0 <read6502+0x70>
8000415c:	f0 0c 00 0c 	add	r12,r8,r12
80004160:	f9 3c e0 00 	ld.ub	r12,r12[-8192]
80004164:	d8 02       	popm	pc
	}
	
	if ((address >= 0x4000) && (address <= 0x401F))
80004166:	f8 c9 40 00 	sub	r9,r12,16384
8000416a:	31 f8       	mov	r8,31
8000416c:	f0 09 19 00 	cp.h	r9,r8
80004170:	e0 8b 00 09 	brhi	80004182 <read6502+0x52>
	{
		return IO_register[address-0x4000];
80004174:	5c 7c       	castu.h	r12
80004176:	48 c8       	lddpc	r8,800041a4 <read6502+0x74>
80004178:	f0 0c 00 0c 	add	r12,r8,r12
8000417c:	f9 3c c0 00 	ld.ub	r12,r12[-16384]
80004180:	d8 02       	popm	pc
	}
	
	if ((address >= 0xC000) && (address <= 0xFFFF))//upper bank
80004182:	fe 78 bf ff 	mov	r8,-16385
80004186:	f0 0c 19 00 	cp.h	r12,r8
8000418a:	e0 8b 00 03 	brhi	80004190 <read6502+0x60>
8000418e:	d8 0a       	popm	pc,r12=0
	{
		return readROM(address - 0xC000);
80004190:	f8 cc c0 00 	sub	r12,r12,-16384
80004194:	5c 7c       	castu.h	r12
80004196:	f0 1f 00 05 	mcall	800041a8 <read6502+0x78>
	
	
	
	
	
}
8000419a:	d8 02       	popm	pc
8000419c:	00 00       	add	r0,r0
8000419e:	09 1c       	ld.sh	r12,r4++
800041a0:	00 00       	add	r0,r0
800041a2:	08 d8       	st.w	--r4,r8
800041a4:	00 00       	add	r0,r0
800041a6:	08 e4       	st.h	--r4,r4
800041a8:	80 00       	ld.sh	r0,r0[0x0]
800041aa:	40 fc       	lddsp	r12,sp[0x3c]

800041ac <getvalue>:
    if (startpage != (ea & 0xFF00)) { //one cycle penlty for page-crossing on some opcodes
        penaltyaddr = 1;
    }
}

static uint16_t getvalue(void) {
800041ac:	d4 01       	pushm	lr
    if (addrtable[opcode] == acc) return((uint16_t)a);
800041ae:	48 98       	lddpc	r8,800041d0 <getvalue+0x24>
800041b0:	11 89       	ld.ub	r9,r8[0x0]
800041b2:	48 98       	lddpc	r8,800041d4 <getvalue+0x28>
800041b4:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
800041b8:	48 88       	lddpc	r8,800041d8 <getvalue+0x2c>
800041ba:	10 39       	cp.w	r9,r8
800041bc:	c0 41       	brne	800041c4 <getvalue+0x18>
800041be:	48 88       	lddpc	r8,800041dc <getvalue+0x30>
800041c0:	11 8c       	ld.ub	r12,r8[0x0]
800041c2:	d8 02       	popm	pc
        else return((uint16_t)read6502(ea));
800041c4:	48 78       	lddpc	r8,800041e0 <getvalue+0x34>
800041c6:	90 8c       	ld.uh	r12,r8[0x0]
800041c8:	f0 1f 00 07 	mcall	800041e4 <getvalue+0x38>
}
800041cc:	d8 02       	popm	pc
800041ce:	00 00       	add	r0,r0
800041d0:	00 00       	add	r0,r0
800041d2:	09 14       	ld.sh	r4,r4++
800041d4:	80 01       	ld.sh	r1,r0[0x0]
800041d6:	13 40       	ld.w	r0,--r9
800041d8:	80 00       	ld.sh	r0,r0[0x0]
800041da:	39 4e       	mov	lr,-108
800041dc:	00 00       	add	r0,r0
800041de:	09 18       	ld.sh	r8,r4++
800041e0:	00 00       	add	r0,r0
800041e2:	08 d4       	st.w	--r4,r4
800041e4:	80 00       	ld.sh	r0,r0[0x0]
800041e6:	41 30       	lddsp	r0,sp[0x4c]

800041e8 <inc>:
    signcalc(result);
   
    saveaccum(result);
}

static void inc(void) {
800041e8:	d4 01       	pushm	lr
    value = getvalue();
800041ea:	f0 1f 00 15 	mcall	8000423c <inc+0x54>
800041ee:	49 58       	lddpc	r8,80004240 <inc+0x58>
800041f0:	b0 0c       	st.h	r8[0x0],r12
    result = value + 1;
800041f2:	2f fc       	sub	r12,-1
800041f4:	49 48       	lddpc	r8,80004244 <inc+0x5c>
800041f6:	b0 0c       	st.h	r8[0x0],r12
   
    zerocalc(result);
800041f8:	5c 7c       	castu.h	r12
800041fa:	f1 dc c0 08 	bfextu	r8,r12,0x0,0x8
800041fe:	c0 60       	breq	8000420a <inc+0x22>
80004200:	49 28       	lddpc	r8,80004248 <inc+0x60>
80004202:	11 89       	ld.ub	r9,r8[0x0]
80004204:	a1 d9       	cbr	r9,0x1
80004206:	b0 89       	st.b	r8[0x0],r9
80004208:	c0 58       	rjmp	80004212 <inc+0x2a>
8000420a:	49 08       	lddpc	r8,80004248 <inc+0x60>
8000420c:	11 89       	ld.ub	r9,r8[0x0]
8000420e:	a1 b9       	sbr	r9,0x1
80004210:	b0 89       	st.b	r8[0x0],r9
    signcalc(result);
80004212:	18 98       	mov	r8,r12
80004214:	e2 18 00 80 	andl	r8,0x80,COH
80004218:	c0 90       	breq	8000422a <inc+0x42>
8000421a:	48 c8       	lddpc	r8,80004248 <inc+0x60>
8000421c:	11 89       	ld.ub	r9,r8[0x0]
8000421e:	ea 19 ff ff 	orh	r9,0xffff
80004222:	e8 19 ff 80 	orl	r9,0xff80
80004226:	b0 89       	st.b	r8[0x0],r9
80004228:	c0 68       	rjmp	80004234 <inc+0x4c>
8000422a:	48 88       	lddpc	r8,80004248 <inc+0x60>
8000422c:	11 89       	ld.ub	r9,r8[0x0]
8000422e:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80004232:	b0 89       	st.b	r8[0x0],r9
   
    putvalue(result);
80004234:	f0 1f 00 06 	mcall	8000424c <inc+0x64>
}
80004238:	d8 02       	popm	pc
8000423a:	00 00       	add	r0,r0
8000423c:	80 00       	ld.sh	r0,r0[0x0]
8000423e:	41 ac       	lddsp	r12,sp[0x68]
80004240:	00 00       	add	r0,r0
80004242:	09 22       	ld.uh	r2,r4++
80004244:	00 00       	add	r0,r0
80004246:	09 10       	ld.sh	r0,r4++
80004248:	00 00       	add	r0,r0
8000424a:	09 20       	ld.uh	r0,r4++
8000424c:	80 00       	ld.sh	r0,r0[0x0]
8000424e:	3f d0       	mov	r0,-3

80004250 <sbc>:
static void rts(void) {
    value = pull16();
    pc = value + 1;
}

static void sbc(void) {
80004250:	d4 01       	pushm	lr
    penaltyop = 1;
80004252:	30 19       	mov	r9,1
80004254:	4a 98       	lddpc	r8,800042f8 <sbc+0xa8>
80004256:	b0 89       	st.b	r8[0x0],r9
    value = getvalue() ^ 0x00FF;
80004258:	f0 1f 00 29 	mcall	800042fc <sbc+0xac>
8000425c:	ec 1c 00 ff 	eorl	r12,0xff
80004260:	5c 8c       	casts.h	r12
80004262:	4a 88       	lddpc	r8,80004300 <sbc+0xb0>
80004264:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)a + value + (uint16_t)(status & FLAG_CARRY);
80004266:	4a 88       	lddpc	r8,80004304 <sbc+0xb4>
80004268:	11 8a       	ld.ub	r10,r8[0x0]
8000426a:	4a 88       	lddpc	r8,80004308 <sbc+0xb8>
8000426c:	11 8b       	ld.ub	r11,r8[0x0]
8000426e:	f1 db c0 01 	bfextu	r8,r11,0x0,0x1
80004272:	14 08       	add	r8,r10
80004274:	18 08       	add	r8,r12
80004276:	5c 88       	casts.h	r8
80004278:	4a 59       	lddpc	r9,8000430c <sbc+0xbc>
8000427a:	b2 08       	st.h	r9[0x0],r8
   
    carrycalc(result);
8000427c:	f3 d8 c0 10 	bfextu	r9,r8,0x0,0x10
80004280:	12 9e       	mov	lr,r9
80004282:	e2 1e ff 00 	andl	lr,0xff00,COH
80004286:	c0 50       	breq	80004290 <sbc+0x40>
80004288:	a1 ab       	sbr	r11,0x0
8000428a:	4a 0e       	lddpc	lr,80004308 <sbc+0xb8>
8000428c:	bc 8b       	st.b	lr[0x0],r11
8000428e:	c0 48       	rjmp	80004296 <sbc+0x46>
80004290:	a1 cb       	cbr	r11,0x0
80004292:	49 ee       	lddpc	lr,80004308 <sbc+0xb8>
80004294:	bc 8b       	st.b	lr[0x0],r11
    zerocalc(result);
80004296:	f7 d9 c0 08 	bfextu	r11,r9,0x0,0x8
8000429a:	c0 60       	breq	800042a6 <sbc+0x56>
8000429c:	49 bb       	lddpc	r11,80004308 <sbc+0xb8>
8000429e:	17 8e       	ld.ub	lr,r11[0x0]
800042a0:	a1 de       	cbr	lr,0x1
800042a2:	b6 8e       	st.b	r11[0x0],lr
800042a4:	c0 58       	rjmp	800042ae <sbc+0x5e>
800042a6:	49 9b       	lddpc	r11,80004308 <sbc+0xb8>
800042a8:	17 8e       	ld.ub	lr,r11[0x0]
800042aa:	a1 be       	sbr	lr,0x1
800042ac:	b6 8e       	st.b	r11[0x0],lr
    overflowcalc(result, a, value);
800042ae:	f3 ea 20 0a 	eor	r10,r9,r10
800042b2:	f1 ec 20 0c 	eor	r12,r8,r12
800042b6:	f9 ea 00 0a 	and	r10,r12,r10
800042ba:	e2 1a 00 80 	andl	r10,0x80,COH
800042be:	c0 60       	breq	800042ca <sbc+0x7a>
800042c0:	49 2a       	lddpc	r10,80004308 <sbc+0xb8>
800042c2:	15 8b       	ld.ub	r11,r10[0x0]
800042c4:	a7 ab       	sbr	r11,0x6
800042c6:	b4 8b       	st.b	r10[0x0],r11
800042c8:	c0 58       	rjmp	800042d2 <sbc+0x82>
800042ca:	49 0a       	lddpc	r10,80004308 <sbc+0xb8>
800042cc:	15 8b       	ld.ub	r11,r10[0x0]
800042ce:	a7 cb       	cbr	r11,0x6
800042d0:	b4 8b       	st.b	r10[0x0],r11
    signcalc(result);
800042d2:	e2 19 00 80 	andl	r9,0x80,COH
800042d6:	c0 90       	breq	800042e8 <sbc+0x98>
800042d8:	48 c9       	lddpc	r9,80004308 <sbc+0xb8>
800042da:	13 8a       	ld.ub	r10,r9[0x0]
800042dc:	ea 1a ff ff 	orh	r10,0xffff
800042e0:	e8 1a ff 80 	orl	r10,0xff80
800042e4:	b2 8a       	st.b	r9[0x0],r10
800042e6:	c0 68       	rjmp	800042f2 <sbc+0xa2>
800042e8:	48 89       	lddpc	r9,80004308 <sbc+0xb8>
800042ea:	13 8a       	ld.ub	r10,r9[0x0]
800042ec:	f5 da c0 07 	bfextu	r10,r10,0x0,0x7
800042f0:	b2 8a       	st.b	r9[0x0],r10
        
        clockticks6502++;
    }
    #endif
   
    saveaccum(result);
800042f2:	48 59       	lddpc	r9,80004304 <sbc+0xb4>
800042f4:	b2 88       	st.b	r9[0x0],r8
}
800042f6:	d8 02       	popm	pc
800042f8:	00 00       	add	r0,r0
800042fa:	09 04       	ld.w	r4,r4++
800042fc:	80 00       	ld.sh	r0,r0[0x0]
800042fe:	41 ac       	lddsp	r12,sp[0x68]
80004300:	00 00       	add	r0,r0
80004302:	09 22       	ld.uh	r2,r4++
80004304:	00 00       	add	r0,r0
80004306:	09 18       	ld.sh	r8,r4++
80004308:	00 00       	add	r0,r0
8000430a:	09 20       	ld.uh	r0,r4++
8000430c:	00 00       	add	r0,r0
8000430e:	09 10       	ld.sh	r0,r4++

80004310 <cpx>:
    if (a == (uint8_t)(value & 0x00FF)) setzero();
        else clearzero();
    signcalc(result);
}

static void cpx(void) {
80004310:	d4 01       	pushm	lr
    value = getvalue();
80004312:	f0 1f 00 1b 	mcall	8000437c <cpx+0x6c>
80004316:	49 b8       	lddpc	r8,80004380 <cpx+0x70>
80004318:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)x - value;
8000431a:	49 b8       	lddpc	r8,80004384 <cpx+0x74>
8000431c:	11 88       	ld.ub	r8,r8[0x0]
8000431e:	f0 0c 01 09 	sub	r9,r8,r12
80004322:	5c 89       	casts.h	r9
80004324:	49 9a       	lddpc	r10,80004388 <cpx+0x78>
80004326:	b4 09       	st.h	r10[0x0],r9
   
    if (x >= (uint8_t)(value & 0x00FF)) setcarry();
80004328:	5c 5c       	castu.b	r12
8000432a:	f8 08 18 00 	cp.b	r8,r12
8000432e:	c0 63       	brcs	8000433a <cpx+0x2a>
80004330:	49 7a       	lddpc	r10,8000438c <cpx+0x7c>
80004332:	15 8b       	ld.ub	r11,r10[0x0]
80004334:	a1 ab       	sbr	r11,0x0
80004336:	b4 8b       	st.b	r10[0x0],r11
80004338:	c0 58       	rjmp	80004342 <cpx+0x32>
        else clearcarry();
8000433a:	49 5a       	lddpc	r10,8000438c <cpx+0x7c>
8000433c:	15 8b       	ld.ub	r11,r10[0x0]
8000433e:	a1 cb       	cbr	r11,0x0
80004340:	b4 8b       	st.b	r10[0x0],r11
    if (x == (uint8_t)(value & 0x00FF)) setzero();
80004342:	f8 08 18 00 	cp.b	r8,r12
80004346:	c0 61       	brne	80004352 <cpx+0x42>
80004348:	49 18       	lddpc	r8,8000438c <cpx+0x7c>
8000434a:	11 8a       	ld.ub	r10,r8[0x0]
8000434c:	a1 ba       	sbr	r10,0x1
8000434e:	b0 8a       	st.b	r8[0x0],r10
80004350:	c0 58       	rjmp	8000435a <cpx+0x4a>
        else clearzero();
80004352:	48 f8       	lddpc	r8,8000438c <cpx+0x7c>
80004354:	11 8a       	ld.ub	r10,r8[0x0]
80004356:	a1 da       	cbr	r10,0x1
80004358:	b0 8a       	st.b	r8[0x0],r10
    signcalc(result);
8000435a:	e2 19 00 80 	andl	r9,0x80,COH
8000435e:	c0 90       	breq	80004370 <cpx+0x60>
80004360:	48 b8       	lddpc	r8,8000438c <cpx+0x7c>
80004362:	11 89       	ld.ub	r9,r8[0x0]
80004364:	ea 19 ff ff 	orh	r9,0xffff
80004368:	e8 19 ff 80 	orl	r9,0xff80
8000436c:	b0 89       	st.b	r8[0x0],r9
8000436e:	d8 02       	popm	pc
80004370:	48 78       	lddpc	r8,8000438c <cpx+0x7c>
80004372:	11 89       	ld.ub	r9,r8[0x0]
80004374:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80004378:	b0 89       	st.b	r8[0x0],r9
8000437a:	d8 02       	popm	pc
8000437c:	80 00       	ld.sh	r0,r0[0x0]
8000437e:	41 ac       	lddsp	r12,sp[0x68]
80004380:	00 00       	add	r0,r0
80004382:	09 22       	ld.uh	r2,r4++
80004384:	00 00       	add	r0,r0
80004386:	08 e0       	st.h	--r4,r0
80004388:	00 00       	add	r0,r0
8000438a:	09 10       	ld.sh	r0,r4++
8000438c:	00 00       	add	r0,r0
8000438e:	09 20       	ld.uh	r0,r4++

80004390 <dec>:
    if (y == (uint8_t)(value & 0x00FF)) setzero();
        else clearzero();
    signcalc(result);
}

static void dec(void) {
80004390:	d4 01       	pushm	lr
    value = getvalue();
80004392:	f0 1f 00 15 	mcall	800043e4 <dec+0x54>
80004396:	49 58       	lddpc	r8,800043e8 <dec+0x58>
80004398:	b0 0c       	st.h	r8[0x0],r12
    result = value - 1;
8000439a:	20 1c       	sub	r12,1
8000439c:	49 48       	lddpc	r8,800043ec <dec+0x5c>
8000439e:	b0 0c       	st.h	r8[0x0],r12
   
    zerocalc(result);
800043a0:	5c 7c       	castu.h	r12
800043a2:	f1 dc c0 08 	bfextu	r8,r12,0x0,0x8
800043a6:	c0 60       	breq	800043b2 <dec+0x22>
800043a8:	49 28       	lddpc	r8,800043f0 <dec+0x60>
800043aa:	11 89       	ld.ub	r9,r8[0x0]
800043ac:	a1 d9       	cbr	r9,0x1
800043ae:	b0 89       	st.b	r8[0x0],r9
800043b0:	c0 58       	rjmp	800043ba <dec+0x2a>
800043b2:	49 08       	lddpc	r8,800043f0 <dec+0x60>
800043b4:	11 89       	ld.ub	r9,r8[0x0]
800043b6:	a1 b9       	sbr	r9,0x1
800043b8:	b0 89       	st.b	r8[0x0],r9
    signcalc(result);
800043ba:	18 98       	mov	r8,r12
800043bc:	e2 18 00 80 	andl	r8,0x80,COH
800043c0:	c0 90       	breq	800043d2 <dec+0x42>
800043c2:	48 c8       	lddpc	r8,800043f0 <dec+0x60>
800043c4:	11 89       	ld.ub	r9,r8[0x0]
800043c6:	ea 19 ff ff 	orh	r9,0xffff
800043ca:	e8 19 ff 80 	orl	r9,0xff80
800043ce:	b0 89       	st.b	r8[0x0],r9
800043d0:	c0 68       	rjmp	800043dc <dec+0x4c>
800043d2:	48 88       	lddpc	r8,800043f0 <dec+0x60>
800043d4:	11 89       	ld.ub	r9,r8[0x0]
800043d6:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
800043da:	b0 89       	st.b	r8[0x0],r9
   
    putvalue(result);
800043dc:	f0 1f 00 06 	mcall	800043f4 <dec+0x64>
}
800043e0:	d8 02       	popm	pc
800043e2:	00 00       	add	r0,r0
800043e4:	80 00       	ld.sh	r0,r0[0x0]
800043e6:	41 ac       	lddsp	r12,sp[0x68]
800043e8:	00 00       	add	r0,r0
800043ea:	09 22       	ld.uh	r2,r4++
800043ec:	00 00       	add	r0,r0
800043ee:	09 10       	ld.sh	r0,r4++
800043f0:	00 00       	add	r0,r0
800043f2:	09 20       	ld.uh	r0,r4++
800043f4:	80 00       	ld.sh	r0,r0[0x0]
800043f6:	3f d0       	mov	r0,-3

800043f8 <cmp>:

static void clv(void) {
    clearoverflow();
}

static void cmp(void) {
800043f8:	d4 01       	pushm	lr
    penaltyop = 1;
800043fa:	30 19       	mov	r9,1
800043fc:	49 c8       	lddpc	r8,8000446c <cmp+0x74>
800043fe:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
80004400:	f0 1f 00 1c 	mcall	80004470 <cmp+0x78>
80004404:	49 c8       	lddpc	r8,80004474 <cmp+0x7c>
80004406:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)a - value;
80004408:	49 c8       	lddpc	r8,80004478 <cmp+0x80>
8000440a:	11 88       	ld.ub	r8,r8[0x0]
8000440c:	f0 0c 01 09 	sub	r9,r8,r12
80004410:	5c 89       	casts.h	r9
80004412:	49 ba       	lddpc	r10,8000447c <cmp+0x84>
80004414:	b4 09       	st.h	r10[0x0],r9
   
    if (a >= (uint8_t)(value & 0x00FF)) setcarry();
80004416:	5c 5c       	castu.b	r12
80004418:	f8 08 18 00 	cp.b	r8,r12
8000441c:	c0 63       	brcs	80004428 <cmp+0x30>
8000441e:	49 9a       	lddpc	r10,80004480 <cmp+0x88>
80004420:	15 8b       	ld.ub	r11,r10[0x0]
80004422:	a1 ab       	sbr	r11,0x0
80004424:	b4 8b       	st.b	r10[0x0],r11
80004426:	c0 58       	rjmp	80004430 <cmp+0x38>
        else clearcarry();
80004428:	49 6a       	lddpc	r10,80004480 <cmp+0x88>
8000442a:	15 8b       	ld.ub	r11,r10[0x0]
8000442c:	a1 cb       	cbr	r11,0x0
8000442e:	b4 8b       	st.b	r10[0x0],r11
    if (a == (uint8_t)(value & 0x00FF)) setzero();
80004430:	f8 08 18 00 	cp.b	r8,r12
80004434:	c0 61       	brne	80004440 <cmp+0x48>
80004436:	49 38       	lddpc	r8,80004480 <cmp+0x88>
80004438:	11 8a       	ld.ub	r10,r8[0x0]
8000443a:	a1 ba       	sbr	r10,0x1
8000443c:	b0 8a       	st.b	r8[0x0],r10
8000443e:	c0 58       	rjmp	80004448 <cmp+0x50>
        else clearzero();
80004440:	49 08       	lddpc	r8,80004480 <cmp+0x88>
80004442:	11 8a       	ld.ub	r10,r8[0x0]
80004444:	a1 da       	cbr	r10,0x1
80004446:	b0 8a       	st.b	r8[0x0],r10
    signcalc(result);
80004448:	e2 19 00 80 	andl	r9,0x80,COH
8000444c:	c0 90       	breq	8000445e <cmp+0x66>
8000444e:	48 d8       	lddpc	r8,80004480 <cmp+0x88>
80004450:	11 89       	ld.ub	r9,r8[0x0]
80004452:	ea 19 ff ff 	orh	r9,0xffff
80004456:	e8 19 ff 80 	orl	r9,0xff80
8000445a:	b0 89       	st.b	r8[0x0],r9
8000445c:	d8 02       	popm	pc
8000445e:	48 98       	lddpc	r8,80004480 <cmp+0x88>
80004460:	11 89       	ld.ub	r9,r8[0x0]
80004462:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80004466:	b0 89       	st.b	r8[0x0],r9
80004468:	d8 02       	popm	pc
8000446a:	00 00       	add	r0,r0
8000446c:	00 00       	add	r0,r0
8000446e:	09 04       	ld.w	r4,r4++
80004470:	80 00       	ld.sh	r0,r0[0x0]
80004472:	41 ac       	lddsp	r12,sp[0x68]
80004474:	00 00       	add	r0,r0
80004476:	09 22       	ld.uh	r2,r4++
80004478:	00 00       	add	r0,r0
8000447a:	09 18       	ld.sh	r8,r4++
8000447c:	00 00       	add	r0,r0
8000447e:	09 10       	ld.sh	r0,r4++
80004480:	00 00       	add	r0,r0
80004482:	09 20       	ld.uh	r0,r4++

80004484 <cpy>:
    if (x == (uint8_t)(value & 0x00FF)) setzero();
        else clearzero();
    signcalc(result);
}

static void cpy(void) {
80004484:	d4 01       	pushm	lr
    value = getvalue();
80004486:	f0 1f 00 1b 	mcall	800044f0 <cpy+0x6c>
8000448a:	49 b8       	lddpc	r8,800044f4 <cpy+0x70>
8000448c:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)y - value;
8000448e:	49 b8       	lddpc	r8,800044f8 <cpy+0x74>
80004490:	11 88       	ld.ub	r8,r8[0x0]
80004492:	f0 0c 01 09 	sub	r9,r8,r12
80004496:	5c 89       	casts.h	r9
80004498:	49 9a       	lddpc	r10,800044fc <cpy+0x78>
8000449a:	b4 09       	st.h	r10[0x0],r9
   
    if (y >= (uint8_t)(value & 0x00FF)) setcarry();
8000449c:	5c 5c       	castu.b	r12
8000449e:	f8 08 18 00 	cp.b	r8,r12
800044a2:	c0 63       	brcs	800044ae <cpy+0x2a>
800044a4:	49 7a       	lddpc	r10,80004500 <cpy+0x7c>
800044a6:	15 8b       	ld.ub	r11,r10[0x0]
800044a8:	a1 ab       	sbr	r11,0x0
800044aa:	b4 8b       	st.b	r10[0x0],r11
800044ac:	c0 58       	rjmp	800044b6 <cpy+0x32>
        else clearcarry();
800044ae:	49 5a       	lddpc	r10,80004500 <cpy+0x7c>
800044b0:	15 8b       	ld.ub	r11,r10[0x0]
800044b2:	a1 cb       	cbr	r11,0x0
800044b4:	b4 8b       	st.b	r10[0x0],r11
    if (y == (uint8_t)(value & 0x00FF)) setzero();
800044b6:	f8 08 18 00 	cp.b	r8,r12
800044ba:	c0 61       	brne	800044c6 <cpy+0x42>
800044bc:	49 18       	lddpc	r8,80004500 <cpy+0x7c>
800044be:	11 8a       	ld.ub	r10,r8[0x0]
800044c0:	a1 ba       	sbr	r10,0x1
800044c2:	b0 8a       	st.b	r8[0x0],r10
800044c4:	c0 58       	rjmp	800044ce <cpy+0x4a>
        else clearzero();
800044c6:	48 f8       	lddpc	r8,80004500 <cpy+0x7c>
800044c8:	11 8a       	ld.ub	r10,r8[0x0]
800044ca:	a1 da       	cbr	r10,0x1
800044cc:	b0 8a       	st.b	r8[0x0],r10
    signcalc(result);
800044ce:	e2 19 00 80 	andl	r9,0x80,COH
800044d2:	c0 90       	breq	800044e4 <cpy+0x60>
800044d4:	48 b8       	lddpc	r8,80004500 <cpy+0x7c>
800044d6:	11 89       	ld.ub	r9,r8[0x0]
800044d8:	ea 19 ff ff 	orh	r9,0xffff
800044dc:	e8 19 ff 80 	orl	r9,0xff80
800044e0:	b0 89       	st.b	r8[0x0],r9
800044e2:	d8 02       	popm	pc
800044e4:	48 78       	lddpc	r8,80004500 <cpy+0x7c>
800044e6:	11 89       	ld.ub	r9,r8[0x0]
800044e8:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
800044ec:	b0 89       	st.b	r8[0x0],r9
800044ee:	d8 02       	popm	pc
800044f0:	80 00       	ld.sh	r0,r0[0x0]
800044f2:	41 ac       	lddsp	r12,sp[0x68]
800044f4:	00 00       	add	r0,r0
800044f6:	09 22       	ld.uh	r2,r4++
800044f8:	00 00       	add	r0,r0
800044fa:	09 0e       	ld.w	lr,r4++
800044fc:	00 00       	add	r0,r0
800044fe:	09 10       	ld.sh	r0,r4++
80004500:	00 00       	add	r0,r0
80004502:	09 20       	ld.uh	r0,r4++

80004504 <ldx>:
   
    zerocalc(a);
    signcalc(a);
}

static void ldx(void) {
80004504:	d4 01       	pushm	lr
    penaltyop = 1;
80004506:	30 19       	mov	r9,1
80004508:	49 48       	lddpc	r8,80004558 <ldx+0x54>
8000450a:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
8000450c:	f0 1f 00 14 	mcall	8000455c <ldx+0x58>
80004510:	49 48       	lddpc	r8,80004560 <ldx+0x5c>
80004512:	b0 0c       	st.h	r8[0x0],r12
    x = (uint8_t)(value & 0x00FF);
80004514:	5c 5c       	castu.b	r12
80004516:	49 48       	lddpc	r8,80004564 <ldx+0x60>
80004518:	b0 8c       	st.b	r8[0x0],r12
   
    zerocalc(x);
8000451a:	58 0c       	cp.w	r12,0
8000451c:	c0 b0       	breq	80004532 <ldx+0x2e>
8000451e:	49 38       	lddpc	r8,80004568 <ldx+0x64>
80004520:	11 89       	ld.ub	r9,r8[0x0]
80004522:	e2 19 00 fd 	andl	r9,0xfd,COH
80004526:	b0 89       	st.b	r8[0x0],r9
    signcalc(x);
80004528:	30 08       	mov	r8,0
8000452a:	f0 0c 18 00 	cp.b	r12,r8
8000452e:	c0 e4       	brge	8000454a <ldx+0x46>
80004530:	c0 68       	rjmp	8000453c <ldx+0x38>
static void ldx(void) {
    penaltyop = 1;
    value = getvalue();
    x = (uint8_t)(value & 0x00FF);
   
    zerocalc(x);
80004532:	48 e8       	lddpc	r8,80004568 <ldx+0x64>
80004534:	11 89       	ld.ub	r9,r8[0x0]
80004536:	a1 b9       	sbr	r9,0x1
80004538:	b0 89       	st.b	r8[0x0],r9
8000453a:	c0 88       	rjmp	8000454a <ldx+0x46>
    signcalc(x);
8000453c:	ea 19 ff ff 	orh	r9,0xffff
80004540:	e8 19 ff 80 	orl	r9,0xff80
80004544:	48 98       	lddpc	r8,80004568 <ldx+0x64>
80004546:	b0 89       	st.b	r8[0x0],r9
80004548:	d8 02       	popm	pc
8000454a:	48 88       	lddpc	r8,80004568 <ldx+0x64>
8000454c:	11 89       	ld.ub	r9,r8[0x0]
8000454e:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80004552:	b0 89       	st.b	r8[0x0],r9
80004554:	d8 02       	popm	pc
80004556:	00 00       	add	r0,r0
80004558:	00 00       	add	r0,r0
8000455a:	09 04       	ld.w	r4,r4++
8000455c:	80 00       	ld.sh	r0,r0[0x0]
8000455e:	41 ac       	lddsp	r12,sp[0x68]
80004560:	00 00       	add	r0,r0
80004562:	09 22       	ld.uh	r2,r4++
80004564:	00 00       	add	r0,r0
80004566:	08 e0       	st.h	--r4,r0
80004568:	00 00       	add	r0,r0
8000456a:	09 20       	ld.uh	r0,r4++

8000456c <lda>:
static void jsr(void) {
    push16(pc - 1);
    pc = ea;
}

static void lda(void) {
8000456c:	d4 01       	pushm	lr
    penaltyop = 1;
8000456e:	30 19       	mov	r9,1
80004570:	49 48       	lddpc	r8,800045c0 <lda+0x54>
80004572:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
80004574:	f0 1f 00 14 	mcall	800045c4 <lda+0x58>
80004578:	49 48       	lddpc	r8,800045c8 <lda+0x5c>
8000457a:	b0 0c       	st.h	r8[0x0],r12
    a = (uint8_t)(value & 0x00FF);
8000457c:	5c 5c       	castu.b	r12
8000457e:	49 48       	lddpc	r8,800045cc <lda+0x60>
80004580:	b0 8c       	st.b	r8[0x0],r12
   
    zerocalc(a);
80004582:	58 0c       	cp.w	r12,0
80004584:	c0 b0       	breq	8000459a <lda+0x2e>
80004586:	49 38       	lddpc	r8,800045d0 <lda+0x64>
80004588:	11 89       	ld.ub	r9,r8[0x0]
8000458a:	e2 19 00 fd 	andl	r9,0xfd,COH
8000458e:	b0 89       	st.b	r8[0x0],r9
    signcalc(a);
80004590:	30 08       	mov	r8,0
80004592:	f0 0c 18 00 	cp.b	r12,r8
80004596:	c0 e4       	brge	800045b2 <lda+0x46>
80004598:	c0 68       	rjmp	800045a4 <lda+0x38>
static void lda(void) {
    penaltyop = 1;
    value = getvalue();
    a = (uint8_t)(value & 0x00FF);
   
    zerocalc(a);
8000459a:	48 e8       	lddpc	r8,800045d0 <lda+0x64>
8000459c:	11 89       	ld.ub	r9,r8[0x0]
8000459e:	a1 b9       	sbr	r9,0x1
800045a0:	b0 89       	st.b	r8[0x0],r9
800045a2:	c0 88       	rjmp	800045b2 <lda+0x46>
    signcalc(a);
800045a4:	ea 19 ff ff 	orh	r9,0xffff
800045a8:	e8 19 ff 80 	orl	r9,0xff80
800045ac:	48 98       	lddpc	r8,800045d0 <lda+0x64>
800045ae:	b0 89       	st.b	r8[0x0],r9
800045b0:	d8 02       	popm	pc
800045b2:	48 88       	lddpc	r8,800045d0 <lda+0x64>
800045b4:	11 89       	ld.ub	r9,r8[0x0]
800045b6:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
800045ba:	b0 89       	st.b	r8[0x0],r9
800045bc:	d8 02       	popm	pc
800045be:	00 00       	add	r0,r0
800045c0:	00 00       	add	r0,r0
800045c2:	09 04       	ld.w	r4,r4++
800045c4:	80 00       	ld.sh	r0,r0[0x0]
800045c6:	41 ac       	lddsp	r12,sp[0x68]
800045c8:	00 00       	add	r0,r0
800045ca:	09 22       	ld.uh	r2,r4++
800045cc:	00 00       	add	r0,r0
800045ce:	09 18       	ld.sh	r8,r4++
800045d0:	00 00       	add	r0,r0
800045d2:	09 20       	ld.uh	r0,r4++

800045d4 <ldy>:
   
    zerocalc(x);
    signcalc(x);
}

static void ldy(void) {
800045d4:	d4 01       	pushm	lr
    penaltyop = 1;
800045d6:	30 19       	mov	r9,1
800045d8:	49 48       	lddpc	r8,80004628 <ldy+0x54>
800045da:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
800045dc:	f0 1f 00 14 	mcall	8000462c <ldy+0x58>
800045e0:	49 48       	lddpc	r8,80004630 <ldy+0x5c>
800045e2:	b0 0c       	st.h	r8[0x0],r12
    y = (uint8_t)(value & 0x00FF);
800045e4:	5c 5c       	castu.b	r12
800045e6:	49 48       	lddpc	r8,80004634 <ldy+0x60>
800045e8:	b0 8c       	st.b	r8[0x0],r12
   
    zerocalc(y);
800045ea:	58 0c       	cp.w	r12,0
800045ec:	c0 b0       	breq	80004602 <ldy+0x2e>
800045ee:	49 38       	lddpc	r8,80004638 <ldy+0x64>
800045f0:	11 89       	ld.ub	r9,r8[0x0]
800045f2:	e2 19 00 fd 	andl	r9,0xfd,COH
800045f6:	b0 89       	st.b	r8[0x0],r9
    signcalc(y);
800045f8:	30 08       	mov	r8,0
800045fa:	f0 0c 18 00 	cp.b	r12,r8
800045fe:	c0 e4       	brge	8000461a <ldy+0x46>
80004600:	c0 68       	rjmp	8000460c <ldy+0x38>
static void ldy(void) {
    penaltyop = 1;
    value = getvalue();
    y = (uint8_t)(value & 0x00FF);
   
    zerocalc(y);
80004602:	48 e8       	lddpc	r8,80004638 <ldy+0x64>
80004604:	11 89       	ld.ub	r9,r8[0x0]
80004606:	a1 b9       	sbr	r9,0x1
80004608:	b0 89       	st.b	r8[0x0],r9
8000460a:	c0 88       	rjmp	8000461a <ldy+0x46>
    signcalc(y);
8000460c:	ea 19 ff ff 	orh	r9,0xffff
80004610:	e8 19 ff 80 	orl	r9,0xff80
80004614:	48 98       	lddpc	r8,80004638 <ldy+0x64>
80004616:	b0 89       	st.b	r8[0x0],r9
80004618:	d8 02       	popm	pc
8000461a:	48 88       	lddpc	r8,80004638 <ldy+0x64>
8000461c:	11 89       	ld.ub	r9,r8[0x0]
8000461e:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80004622:	b0 89       	st.b	r8[0x0],r9
80004624:	d8 02       	popm	pc
80004626:	00 00       	add	r0,r0
80004628:	00 00       	add	r0,r0
8000462a:	09 04       	ld.w	r4,r4++
8000462c:	80 00       	ld.sh	r0,r0[0x0]
8000462e:	41 ac       	lddsp	r12,sp[0x68]
80004630:	00 00       	add	r0,r0
80004632:	09 22       	ld.uh	r2,r4++
80004634:	00 00       	add	r0,r0
80004636:	09 0e       	ld.w	lr,r4++
80004638:	00 00       	add	r0,r0
8000463a:	09 20       	ld.uh	r0,r4++

8000463c <ror>:
    signcalc(result);
   
    putvalue(result);
}

static void ror(void) {
8000463c:	d4 01       	pushm	lr
    value = getvalue();
8000463e:	f0 1f 00 1f 	mcall	800046b8 <ror+0x7c>
80004642:	f3 dc b0 10 	bfexts	r9,r12,0x0,0x10
80004646:	49 e8       	lddpc	r8,800046bc <ror+0x80>
80004648:	b0 09       	st.h	r8[0x0],r9
    result = (value >> 1) | ((status & FLAG_CARRY) << 7);
8000464a:	49 e8       	lddpc	r8,800046c0 <ror+0x84>
8000464c:	11 88       	ld.ub	r8,r8[0x0]
8000464e:	5c 79       	castu.h	r9
80004650:	f0 0c 15 07 	lsl	r12,r8,0x7
80004654:	e2 1c 00 80 	andl	r12,0x80,COH
80004658:	f9 e9 12 1c 	or	r12,r12,r9>>0x1
8000465c:	5c 8c       	casts.h	r12
8000465e:	49 aa       	lddpc	r10,800046c4 <ror+0x88>
80004660:	b4 0c       	st.h	r10[0x0],r12
   
    if (value & 1) setcarry();
80004662:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80004666:	c0 50       	breq	80004670 <ror+0x34>
80004668:	a1 a8       	sbr	r8,0x0
8000466a:	49 69       	lddpc	r9,800046c0 <ror+0x84>
8000466c:	b2 88       	st.b	r9[0x0],r8
8000466e:	c0 48       	rjmp	80004676 <ror+0x3a>
        else clearcarry();
80004670:	a1 c8       	cbr	r8,0x0
80004672:	49 49       	lddpc	r9,800046c0 <ror+0x84>
80004674:	b2 88       	st.b	r9[0x0],r8
    zerocalc(result);
80004676:	5c 7c       	castu.h	r12
80004678:	f1 dc c0 08 	bfextu	r8,r12,0x0,0x8
8000467c:	c0 60       	breq	80004688 <ror+0x4c>
8000467e:	49 18       	lddpc	r8,800046c0 <ror+0x84>
80004680:	11 89       	ld.ub	r9,r8[0x0]
80004682:	a1 d9       	cbr	r9,0x1
80004684:	b0 89       	st.b	r8[0x0],r9
80004686:	c0 58       	rjmp	80004690 <ror+0x54>
80004688:	48 e8       	lddpc	r8,800046c0 <ror+0x84>
8000468a:	11 89       	ld.ub	r9,r8[0x0]
8000468c:	a1 b9       	sbr	r9,0x1
8000468e:	b0 89       	st.b	r8[0x0],r9
    signcalc(result);
80004690:	18 98       	mov	r8,r12
80004692:	e2 18 00 80 	andl	r8,0x80,COH
80004696:	c0 90       	breq	800046a8 <ror+0x6c>
80004698:	48 a8       	lddpc	r8,800046c0 <ror+0x84>
8000469a:	11 89       	ld.ub	r9,r8[0x0]
8000469c:	ea 19 ff ff 	orh	r9,0xffff
800046a0:	e8 19 ff 80 	orl	r9,0xff80
800046a4:	b0 89       	st.b	r8[0x0],r9
800046a6:	c0 68       	rjmp	800046b2 <ror+0x76>
800046a8:	48 68       	lddpc	r8,800046c0 <ror+0x84>
800046aa:	11 89       	ld.ub	r9,r8[0x0]
800046ac:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
800046b0:	b0 89       	st.b	r8[0x0],r9
   
    putvalue(result);
800046b2:	f0 1f 00 06 	mcall	800046c8 <ror+0x8c>
}
800046b6:	d8 02       	popm	pc
800046b8:	80 00       	ld.sh	r0,r0[0x0]
800046ba:	41 ac       	lddsp	r12,sp[0x68]
800046bc:	00 00       	add	r0,r0
800046be:	09 22       	ld.uh	r2,r4++
800046c0:	00 00       	add	r0,r0
800046c2:	09 20       	ld.uh	r0,r4++
800046c4:	00 00       	add	r0,r0
800046c6:	09 10       	ld.sh	r0,r4++
800046c8:	80 00       	ld.sh	r0,r0[0x0]
800046ca:	3f d0       	mov	r0,-3

800046cc <adc>:
        else write6502(ea, (saveval & 0x00FF));
}


//instruction handler functions
static void adc(void) {
800046cc:	d4 01       	pushm	lr
    penaltyop = 1;
800046ce:	30 19       	mov	r9,1
800046d0:	4a 88       	lddpc	r8,80004770 <adc+0xa4>
800046d2:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
800046d4:	f0 1f 00 28 	mcall	80004774 <adc+0xa8>
800046d8:	5c 8c       	casts.h	r12
800046da:	4a 88       	lddpc	r8,80004778 <adc+0xac>
800046dc:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)a + value + (uint16_t)(status & FLAG_CARRY);
800046de:	4a 88       	lddpc	r8,8000477c <adc+0xb0>
800046e0:	11 8a       	ld.ub	r10,r8[0x0]
800046e2:	4a 88       	lddpc	r8,80004780 <adc+0xb4>
800046e4:	11 8b       	ld.ub	r11,r8[0x0]
800046e6:	f1 db c0 01 	bfextu	r8,r11,0x0,0x1
800046ea:	14 08       	add	r8,r10
800046ec:	18 08       	add	r8,r12
800046ee:	5c 88       	casts.h	r8
800046f0:	4a 59       	lddpc	r9,80004784 <adc+0xb8>
800046f2:	b2 08       	st.h	r9[0x0],r8
   
    carrycalc(result);
800046f4:	f3 d8 c0 10 	bfextu	r9,r8,0x0,0x10
800046f8:	12 9e       	mov	lr,r9
800046fa:	e2 1e ff 00 	andl	lr,0xff00,COH
800046fe:	c0 50       	breq	80004708 <adc+0x3c>
80004700:	a1 ab       	sbr	r11,0x0
80004702:	4a 0e       	lddpc	lr,80004780 <adc+0xb4>
80004704:	bc 8b       	st.b	lr[0x0],r11
80004706:	c0 48       	rjmp	8000470e <adc+0x42>
80004708:	a1 cb       	cbr	r11,0x0
8000470a:	49 ee       	lddpc	lr,80004780 <adc+0xb4>
8000470c:	bc 8b       	st.b	lr[0x0],r11
    zerocalc(result);
8000470e:	f7 d9 c0 08 	bfextu	r11,r9,0x0,0x8
80004712:	c0 60       	breq	8000471e <adc+0x52>
80004714:	49 bb       	lddpc	r11,80004780 <adc+0xb4>
80004716:	17 8e       	ld.ub	lr,r11[0x0]
80004718:	a1 de       	cbr	lr,0x1
8000471a:	b6 8e       	st.b	r11[0x0],lr
8000471c:	c0 58       	rjmp	80004726 <adc+0x5a>
8000471e:	49 9b       	lddpc	r11,80004780 <adc+0xb4>
80004720:	17 8e       	ld.ub	lr,r11[0x0]
80004722:	a1 be       	sbr	lr,0x1
80004724:	b6 8e       	st.b	r11[0x0],lr
    overflowcalc(result, a, value);
80004726:	f3 ea 20 0a 	eor	r10,r9,r10
8000472a:	f1 ec 20 0c 	eor	r12,r8,r12
8000472e:	f9 ea 00 0a 	and	r10,r12,r10
80004732:	e2 1a 00 80 	andl	r10,0x80,COH
80004736:	c0 60       	breq	80004742 <adc+0x76>
80004738:	49 2a       	lddpc	r10,80004780 <adc+0xb4>
8000473a:	15 8b       	ld.ub	r11,r10[0x0]
8000473c:	a7 ab       	sbr	r11,0x6
8000473e:	b4 8b       	st.b	r10[0x0],r11
80004740:	c0 58       	rjmp	8000474a <adc+0x7e>
80004742:	49 0a       	lddpc	r10,80004780 <adc+0xb4>
80004744:	15 8b       	ld.ub	r11,r10[0x0]
80004746:	a7 cb       	cbr	r11,0x6
80004748:	b4 8b       	st.b	r10[0x0],r11
    signcalc(result);
8000474a:	e2 19 00 80 	andl	r9,0x80,COH
8000474e:	c0 90       	breq	80004760 <adc+0x94>
80004750:	48 c9       	lddpc	r9,80004780 <adc+0xb4>
80004752:	13 8a       	ld.ub	r10,r9[0x0]
80004754:	ea 1a ff ff 	orh	r10,0xffff
80004758:	e8 1a ff 80 	orl	r10,0xff80
8000475c:	b2 8a       	st.b	r9[0x0],r10
8000475e:	c0 68       	rjmp	8000476a <adc+0x9e>
80004760:	48 89       	lddpc	r9,80004780 <adc+0xb4>
80004762:	13 8a       	ld.ub	r10,r9[0x0]
80004764:	f5 da c0 07 	bfextu	r10,r10,0x0,0x7
80004768:	b2 8a       	st.b	r9[0x0],r10
        
        clockticks6502++;
    }
    #endif
   
    saveaccum(result);
8000476a:	48 59       	lddpc	r9,8000477c <adc+0xb0>
8000476c:	b2 88       	st.b	r9[0x0],r8
}
8000476e:	d8 02       	popm	pc
80004770:	00 00       	add	r0,r0
80004772:	09 04       	ld.w	r4,r4++
80004774:	80 00       	ld.sh	r0,r0[0x0]
80004776:	41 ac       	lddsp	r12,sp[0x68]
80004778:	00 00       	add	r0,r0
8000477a:	09 22       	ld.uh	r2,r4++
8000477c:	00 00       	add	r0,r0
8000477e:	09 18       	ld.sh	r8,r4++
80004780:	00 00       	add	r0,r0
80004782:	09 20       	ld.uh	r0,r4++
80004784:	00 00       	add	r0,r0
80004786:	09 10       	ld.sh	r0,r4++

80004788 <lsr>:
   
    zerocalc(y);
    signcalc(y);
}

static void lsr(void) {
80004788:	d4 01       	pushm	lr
    value = getvalue();
8000478a:	f0 1f 00 1d 	mcall	800047fc <lsr+0x74>
8000478e:	f1 dc b0 10 	bfexts	r8,r12,0x0,0x10
80004792:	49 c9       	lddpc	r9,80004800 <lsr+0x78>
80004794:	b2 08       	st.h	r9[0x0],r8
    result = value >> 1;
80004796:	5c 78       	castu.h	r8
80004798:	f0 0c 16 01 	lsr	r12,r8,0x1
8000479c:	49 a9       	lddpc	r9,80004804 <lsr+0x7c>
8000479e:	b2 0c       	st.h	r9[0x0],r12
   
    if (value & 1) setcarry();
800047a0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800047a4:	c0 60       	breq	800047b0 <lsr+0x28>
800047a6:	49 98       	lddpc	r8,80004808 <lsr+0x80>
800047a8:	11 89       	ld.ub	r9,r8[0x0]
800047aa:	a1 a9       	sbr	r9,0x0
800047ac:	b0 89       	st.b	r8[0x0],r9
800047ae:	c0 58       	rjmp	800047b8 <lsr+0x30>
        else clearcarry();
800047b0:	49 68       	lddpc	r8,80004808 <lsr+0x80>
800047b2:	11 89       	ld.ub	r9,r8[0x0]
800047b4:	a1 c9       	cbr	r9,0x0
800047b6:	b0 89       	st.b	r8[0x0],r9
    zerocalc(result);
800047b8:	5c 7c       	castu.h	r12
800047ba:	f1 dc c0 08 	bfextu	r8,r12,0x0,0x8
800047be:	c0 60       	breq	800047ca <lsr+0x42>
800047c0:	49 28       	lddpc	r8,80004808 <lsr+0x80>
800047c2:	11 89       	ld.ub	r9,r8[0x0]
800047c4:	a1 d9       	cbr	r9,0x1
800047c6:	b0 89       	st.b	r8[0x0],r9
800047c8:	c0 58       	rjmp	800047d2 <lsr+0x4a>
800047ca:	49 08       	lddpc	r8,80004808 <lsr+0x80>
800047cc:	11 89       	ld.ub	r9,r8[0x0]
800047ce:	a1 b9       	sbr	r9,0x1
800047d0:	b0 89       	st.b	r8[0x0],r9
    signcalc(result);
800047d2:	18 98       	mov	r8,r12
800047d4:	e2 18 00 80 	andl	r8,0x80,COH
800047d8:	c0 90       	breq	800047ea <lsr+0x62>
800047da:	48 c8       	lddpc	r8,80004808 <lsr+0x80>
800047dc:	11 89       	ld.ub	r9,r8[0x0]
800047de:	ea 19 ff ff 	orh	r9,0xffff
800047e2:	e8 19 ff 80 	orl	r9,0xff80
800047e6:	b0 89       	st.b	r8[0x0],r9
800047e8:	c0 68       	rjmp	800047f4 <lsr+0x6c>
800047ea:	48 88       	lddpc	r8,80004808 <lsr+0x80>
800047ec:	11 89       	ld.ub	r9,r8[0x0]
800047ee:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
800047f2:	b0 89       	st.b	r8[0x0],r9
   
    putvalue(result);
800047f4:	f0 1f 00 06 	mcall	8000480c <lsr+0x84>
}
800047f8:	d8 02       	popm	pc
800047fa:	00 00       	add	r0,r0
800047fc:	80 00       	ld.sh	r0,r0[0x0]
800047fe:	41 ac       	lddsp	r12,sp[0x68]
80004800:	00 00       	add	r0,r0
80004802:	09 22       	ld.uh	r2,r4++
80004804:	00 00       	add	r0,r0
80004806:	09 10       	ld.sh	r0,r4++
80004808:	00 00       	add	r0,r0
8000480a:	09 20       	ld.uh	r0,r4++
8000480c:	80 00       	ld.sh	r0,r0[0x0]
8000480e:	3f d0       	mov	r0,-3

80004810 <eor>:
   
    zerocalc(y);
    signcalc(y);
}

static void eor(void) {
80004810:	d4 01       	pushm	lr
    penaltyop = 1;
80004812:	30 19       	mov	r9,1
80004814:	49 88       	lddpc	r8,80004874 <eor+0x64>
80004816:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
80004818:	f0 1f 00 18 	mcall	80004878 <eor+0x68>
8000481c:	5c 8c       	casts.h	r12
8000481e:	49 88       	lddpc	r8,8000487c <eor+0x6c>
80004820:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)a ^ value;
80004822:	49 88       	lddpc	r8,80004880 <eor+0x70>
80004824:	11 88       	ld.ub	r8,r8[0x0]
80004826:	f9 e8 20 08 	eor	r8,r12,r8
8000482a:	5c 88       	casts.h	r8
8000482c:	49 69       	lddpc	r9,80004884 <eor+0x74>
8000482e:	b2 08       	st.h	r9[0x0],r8
   
    zerocalc(result);
80004830:	f3 d8 c0 10 	bfextu	r9,r8,0x0,0x10
80004834:	f5 d9 c0 08 	bfextu	r10,r9,0x0,0x8
80004838:	c0 60       	breq	80004844 <eor+0x34>
8000483a:	49 4a       	lddpc	r10,80004888 <eor+0x78>
8000483c:	15 8b       	ld.ub	r11,r10[0x0]
8000483e:	a1 db       	cbr	r11,0x1
80004840:	b4 8b       	st.b	r10[0x0],r11
80004842:	c0 58       	rjmp	8000484c <eor+0x3c>
80004844:	49 1a       	lddpc	r10,80004888 <eor+0x78>
80004846:	15 8b       	ld.ub	r11,r10[0x0]
80004848:	a1 bb       	sbr	r11,0x1
8000484a:	b4 8b       	st.b	r10[0x0],r11
    signcalc(result);
8000484c:	e2 19 00 80 	andl	r9,0x80,COH
80004850:	c0 90       	breq	80004862 <eor+0x52>
80004852:	48 e9       	lddpc	r9,80004888 <eor+0x78>
80004854:	13 8a       	ld.ub	r10,r9[0x0]
80004856:	ea 1a ff ff 	orh	r10,0xffff
8000485a:	e8 1a ff 80 	orl	r10,0xff80
8000485e:	b2 8a       	st.b	r9[0x0],r10
80004860:	c0 68       	rjmp	8000486c <eor+0x5c>
80004862:	48 a9       	lddpc	r9,80004888 <eor+0x78>
80004864:	13 8a       	ld.ub	r10,r9[0x0]
80004866:	f5 da c0 07 	bfextu	r10,r10,0x0,0x7
8000486a:	b2 8a       	st.b	r9[0x0],r10
   
    saveaccum(result);
8000486c:	48 59       	lddpc	r9,80004880 <eor+0x70>
8000486e:	b2 88       	st.b	r9[0x0],r8
}
80004870:	d8 02       	popm	pc
80004872:	00 00       	add	r0,r0
80004874:	00 00       	add	r0,r0
80004876:	09 04       	ld.w	r4,r4++
80004878:	80 00       	ld.sh	r0,r0[0x0]
8000487a:	41 ac       	lddsp	r12,sp[0x68]
8000487c:	00 00       	add	r0,r0
8000487e:	09 22       	ld.uh	r2,r4++
80004880:	00 00       	add	r0,r0
80004882:	09 18       	ld.sh	r8,r4++
80004884:	00 00       	add	r0,r0
80004886:	09 10       	ld.sh	r0,r4++
80004888:	00 00       	add	r0,r0
8000488a:	09 20       	ld.uh	r0,r4++

8000488c <rol>:

static void plp(void) {
    status = pull8() | FLAG_CONSTANT;
}

static void rol(void) {
8000488c:	d4 01       	pushm	lr
    value = getvalue();
8000488e:	f0 1f 00 1d 	mcall	80004900 <rol+0x74>
80004892:	49 d8       	lddpc	r8,80004904 <rol+0x78>
80004894:	b0 0c       	st.h	r8[0x0],r12
    result = (value << 1) | (status & FLAG_CARRY);
80004896:	49 d8       	lddpc	r8,80004908 <rol+0x7c>
80004898:	11 88       	ld.ub	r8,r8[0x0]
8000489a:	5c 7c       	castu.h	r12
8000489c:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
800048a0:	f3 ec 10 1c 	or	r12,r9,r12<<0x1
800048a4:	49 a9       	lddpc	r9,8000490c <rol+0x80>
800048a6:	b2 0c       	st.h	r9[0x0],r12
   
    carrycalc(result);
800048a8:	5c 7c       	castu.h	r12
800048aa:	18 99       	mov	r9,r12
800048ac:	e2 19 ff 00 	andl	r9,0xff00,COH
800048b0:	c0 50       	breq	800048ba <rol+0x2e>
800048b2:	a1 a8       	sbr	r8,0x0
800048b4:	49 59       	lddpc	r9,80004908 <rol+0x7c>
800048b6:	b2 88       	st.b	r9[0x0],r8
800048b8:	c0 48       	rjmp	800048c0 <rol+0x34>
800048ba:	a1 c8       	cbr	r8,0x0
800048bc:	49 39       	lddpc	r9,80004908 <rol+0x7c>
800048be:	b2 88       	st.b	r9[0x0],r8
    zerocalc(result);
800048c0:	f1 dc c0 08 	bfextu	r8,r12,0x0,0x8
800048c4:	c0 60       	breq	800048d0 <rol+0x44>
800048c6:	49 18       	lddpc	r8,80004908 <rol+0x7c>
800048c8:	11 89       	ld.ub	r9,r8[0x0]
800048ca:	a1 d9       	cbr	r9,0x1
800048cc:	b0 89       	st.b	r8[0x0],r9
800048ce:	c0 58       	rjmp	800048d8 <rol+0x4c>
800048d0:	48 e8       	lddpc	r8,80004908 <rol+0x7c>
800048d2:	11 89       	ld.ub	r9,r8[0x0]
800048d4:	a1 b9       	sbr	r9,0x1
800048d6:	b0 89       	st.b	r8[0x0],r9
    signcalc(result);
800048d8:	18 98       	mov	r8,r12
800048da:	e2 18 00 80 	andl	r8,0x80,COH
800048de:	c0 90       	breq	800048f0 <rol+0x64>
800048e0:	48 a8       	lddpc	r8,80004908 <rol+0x7c>
800048e2:	11 89       	ld.ub	r9,r8[0x0]
800048e4:	ea 19 ff ff 	orh	r9,0xffff
800048e8:	e8 19 ff 80 	orl	r9,0xff80
800048ec:	b0 89       	st.b	r8[0x0],r9
800048ee:	c0 68       	rjmp	800048fa <rol+0x6e>
800048f0:	48 68       	lddpc	r8,80004908 <rol+0x7c>
800048f2:	11 89       	ld.ub	r9,r8[0x0]
800048f4:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
800048f8:	b0 89       	st.b	r8[0x0],r9
   
    putvalue(result);
800048fa:	f0 1f 00 06 	mcall	80004910 <rol+0x84>
}
800048fe:	d8 02       	popm	pc
80004900:	80 00       	ld.sh	r0,r0[0x0]
80004902:	41 ac       	lddsp	r12,sp[0x68]
80004904:	00 00       	add	r0,r0
80004906:	09 22       	ld.uh	r2,r4++
80004908:	00 00       	add	r0,r0
8000490a:	09 20       	ld.uh	r0,r4++
8000490c:	00 00       	add	r0,r0
8000490e:	09 10       	ld.sh	r0,r4++
80004910:	80 00       	ld.sh	r0,r0[0x0]
80004912:	3f d0       	mov	r0,-3

80004914 <bit>:
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
            else clockticks6502++;
    }
}

static void bit(void) {
80004914:	d4 01       	pushm	lr
    value = getvalue();
80004916:	f0 1f 00 10 	mcall	80004954 <bit+0x40>
8000491a:	5c 8c       	casts.h	r12
8000491c:	48 f8       	lddpc	r8,80004958 <bit+0x44>
8000491e:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)a & value;
80004920:	48 f8       	lddpc	r8,8000495c <bit+0x48>
80004922:	11 88       	ld.ub	r8,r8[0x0]
80004924:	f9 e8 00 08 	and	r8,r12,r8
80004928:	48 e9       	lddpc	r9,80004960 <bit+0x4c>
8000492a:	b2 08       	st.h	r9[0x0],r8
   
    zerocalc(result);
8000492c:	58 08       	cp.w	r8,0
8000492e:	c0 60       	breq	8000493a <bit+0x26>
80004930:	48 d8       	lddpc	r8,80004964 <bit+0x50>
80004932:	11 89       	ld.ub	r9,r8[0x0]
80004934:	a1 d9       	cbr	r9,0x1
80004936:	b0 89       	st.b	r8[0x0],r9
80004938:	c0 58       	rjmp	80004942 <bit+0x2e>
8000493a:	48 b8       	lddpc	r8,80004964 <bit+0x50>
8000493c:	11 89       	ld.ub	r9,r8[0x0]
8000493e:	a1 b9       	sbr	r9,0x1
80004940:	b0 89       	st.b	r8[0x0],r9
    status = (status & 0x3F) | (uint8_t)(value & 0xC0);
80004942:	48 98       	lddpc	r8,80004964 <bit+0x50>
80004944:	11 89       	ld.ub	r9,r8[0x0]
80004946:	e0 1c ff c0 	andl	r12,0xffc0
8000494a:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
8000494e:	12 4c       	or	r12,r9
80004950:	b0 8c       	st.b	r8[0x0],r12
}
80004952:	d8 02       	popm	pc
80004954:	80 00       	ld.sh	r0,r0[0x0]
80004956:	41 ac       	lddsp	r12,sp[0x68]
80004958:	00 00       	add	r0,r0
8000495a:	09 22       	ld.uh	r2,r4++
8000495c:	00 00       	add	r0,r0
8000495e:	09 18       	ld.sh	r8,r4++
80004960:	00 00       	add	r0,r0
80004962:	09 10       	ld.sh	r0,r4++
80004964:	00 00       	add	r0,r0
80004966:	09 20       	ld.uh	r0,r4++

80004968 <and>:
    #endif
   
    saveaccum(result);
}

static void and(void) {
80004968:	d4 01       	pushm	lr
    penaltyop = 1;
8000496a:	30 19       	mov	r9,1
8000496c:	49 68       	lddpc	r8,800049c4 <and+0x5c>
8000496e:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
80004970:	f0 1f 00 16 	mcall	800049c8 <and+0x60>
80004974:	5c 8c       	casts.h	r12
80004976:	49 68       	lddpc	r8,800049cc <and+0x64>
80004978:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)a & value;
8000497a:	49 68       	lddpc	r8,800049d0 <and+0x68>
8000497c:	11 88       	ld.ub	r8,r8[0x0]
8000497e:	10 6c       	and	r12,r8
80004980:	49 58       	lddpc	r8,800049d4 <and+0x6c>
80004982:	b0 0c       	st.h	r8[0x0],r12
   
    zerocalc(result);
80004984:	f1 dc c0 10 	bfextu	r8,r12,0x0,0x10
80004988:	c0 60       	breq	80004994 <and+0x2c>
8000498a:	49 49       	lddpc	r9,800049d8 <and+0x70>
8000498c:	13 8a       	ld.ub	r10,r9[0x0]
8000498e:	a1 da       	cbr	r10,0x1
80004990:	b2 8a       	st.b	r9[0x0],r10
80004992:	c0 58       	rjmp	8000499c <and+0x34>
80004994:	49 19       	lddpc	r9,800049d8 <and+0x70>
80004996:	13 8a       	ld.ub	r10,r9[0x0]
80004998:	a1 ba       	sbr	r10,0x1
8000499a:	b2 8a       	st.b	r9[0x0],r10
    signcalc(result);
8000499c:	e2 18 00 80 	andl	r8,0x80,COH
800049a0:	c0 90       	breq	800049b2 <and+0x4a>
800049a2:	48 e8       	lddpc	r8,800049d8 <and+0x70>
800049a4:	11 89       	ld.ub	r9,r8[0x0]
800049a6:	ea 19 ff ff 	orh	r9,0xffff
800049aa:	e8 19 ff 80 	orl	r9,0xff80
800049ae:	b0 89       	st.b	r8[0x0],r9
800049b0:	c0 68       	rjmp	800049bc <and+0x54>
800049b2:	48 a8       	lddpc	r8,800049d8 <and+0x70>
800049b4:	11 89       	ld.ub	r9,r8[0x0]
800049b6:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
800049ba:	b0 89       	st.b	r8[0x0],r9
   
    saveaccum(result);
800049bc:	48 58       	lddpc	r8,800049d0 <and+0x68>
800049be:	b0 8c       	st.b	r8[0x0],r12
}
800049c0:	d8 02       	popm	pc
800049c2:	00 00       	add	r0,r0
800049c4:	00 00       	add	r0,r0
800049c6:	09 04       	ld.w	r4,r4++
800049c8:	80 00       	ld.sh	r0,r0[0x0]
800049ca:	41 ac       	lddsp	r12,sp[0x68]
800049cc:	00 00       	add	r0,r0
800049ce:	09 22       	ld.uh	r2,r4++
800049d0:	00 00       	add	r0,r0
800049d2:	09 18       	ld.sh	r8,r4++
800049d4:	00 00       	add	r0,r0
800049d6:	09 10       	ld.sh	r0,r4++
800049d8:	00 00       	add	r0,r0
800049da:	09 20       	ld.uh	r0,r4++

800049dc <asl>:

static void asl(void) {
800049dc:	d4 01       	pushm	lr
    value = getvalue();
800049de:	f0 1f 00 1c 	mcall	80004a4c <asl+0x70>
800049e2:	5c 8c       	casts.h	r12
800049e4:	49 b8       	lddpc	r8,80004a50 <asl+0x74>
800049e6:	b0 0c       	st.h	r8[0x0],r12
    result = value << 1;
800049e8:	a1 7c       	lsl	r12,0x1
800049ea:	49 b8       	lddpc	r8,80004a54 <asl+0x78>
800049ec:	b0 0c       	st.h	r8[0x0],r12

    carrycalc(result);
800049ee:	5c 7c       	castu.h	r12
800049f0:	18 98       	mov	r8,r12
800049f2:	e2 18 ff 00 	andl	r8,0xff00,COH
800049f6:	c0 60       	breq	80004a02 <asl+0x26>
800049f8:	49 88       	lddpc	r8,80004a58 <asl+0x7c>
800049fa:	11 89       	ld.ub	r9,r8[0x0]
800049fc:	a1 a9       	sbr	r9,0x0
800049fe:	b0 89       	st.b	r8[0x0],r9
80004a00:	c0 58       	rjmp	80004a0a <asl+0x2e>
80004a02:	49 68       	lddpc	r8,80004a58 <asl+0x7c>
80004a04:	11 89       	ld.ub	r9,r8[0x0]
80004a06:	a1 c9       	cbr	r9,0x0
80004a08:	b0 89       	st.b	r8[0x0],r9
    zerocalc(result);
80004a0a:	f1 dc c0 08 	bfextu	r8,r12,0x0,0x8
80004a0e:	c0 60       	breq	80004a1a <asl+0x3e>
80004a10:	49 28       	lddpc	r8,80004a58 <asl+0x7c>
80004a12:	11 89       	ld.ub	r9,r8[0x0]
80004a14:	a1 d9       	cbr	r9,0x1
80004a16:	b0 89       	st.b	r8[0x0],r9
80004a18:	c0 58       	rjmp	80004a22 <asl+0x46>
80004a1a:	49 08       	lddpc	r8,80004a58 <asl+0x7c>
80004a1c:	11 89       	ld.ub	r9,r8[0x0]
80004a1e:	a1 b9       	sbr	r9,0x1
80004a20:	b0 89       	st.b	r8[0x0],r9
    signcalc(result);
80004a22:	18 98       	mov	r8,r12
80004a24:	e2 18 00 80 	andl	r8,0x80,COH
80004a28:	c0 90       	breq	80004a3a <asl+0x5e>
80004a2a:	48 c8       	lddpc	r8,80004a58 <asl+0x7c>
80004a2c:	11 89       	ld.ub	r9,r8[0x0]
80004a2e:	ea 19 ff ff 	orh	r9,0xffff
80004a32:	e8 19 ff 80 	orl	r9,0xff80
80004a36:	b0 89       	st.b	r8[0x0],r9
80004a38:	c0 68       	rjmp	80004a44 <asl+0x68>
80004a3a:	48 88       	lddpc	r8,80004a58 <asl+0x7c>
80004a3c:	11 89       	ld.ub	r9,r8[0x0]
80004a3e:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80004a42:	b0 89       	st.b	r8[0x0],r9
   
    putvalue(result);
80004a44:	f0 1f 00 06 	mcall	80004a5c <asl+0x80>
}
80004a48:	d8 02       	popm	pc
80004a4a:	00 00       	add	r0,r0
80004a4c:	80 00       	ld.sh	r0,r0[0x0]
80004a4e:	41 ac       	lddsp	r12,sp[0x68]
80004a50:	00 00       	add	r0,r0
80004a52:	09 22       	ld.uh	r2,r4++
80004a54:	00 00       	add	r0,r0
80004a56:	09 10       	ld.sh	r0,r4++
80004a58:	00 00       	add	r0,r0
80004a5a:	09 20       	ld.uh	r0,r4++
80004a5c:	80 00       	ld.sh	r0,r0[0x0]
80004a5e:	3f d0       	mov	r0,-3

80004a60 <ora>:
            penaltyop = 1;
            break;
    }
}

static void ora(void) {
80004a60:	d4 01       	pushm	lr
    penaltyop = 1;
80004a62:	30 19       	mov	r9,1
80004a64:	49 88       	lddpc	r8,80004ac4 <ora+0x64>
80004a66:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
80004a68:	f0 1f 00 18 	mcall	80004ac8 <ora+0x68>
80004a6c:	5c 8c       	casts.h	r12
80004a6e:	49 88       	lddpc	r8,80004acc <ora+0x6c>
80004a70:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)a | value;
80004a72:	49 88       	lddpc	r8,80004ad0 <ora+0x70>
80004a74:	11 88       	ld.ub	r8,r8[0x0]
80004a76:	f9 e8 10 08 	or	r8,r12,r8
80004a7a:	5c 88       	casts.h	r8
80004a7c:	49 69       	lddpc	r9,80004ad4 <ora+0x74>
80004a7e:	b2 08       	st.h	r9[0x0],r8
   
    zerocalc(result);
80004a80:	f3 d8 c0 10 	bfextu	r9,r8,0x0,0x10
80004a84:	f5 d9 c0 08 	bfextu	r10,r9,0x0,0x8
80004a88:	c0 60       	breq	80004a94 <ora+0x34>
80004a8a:	49 4a       	lddpc	r10,80004ad8 <ora+0x78>
80004a8c:	15 8b       	ld.ub	r11,r10[0x0]
80004a8e:	a1 db       	cbr	r11,0x1
80004a90:	b4 8b       	st.b	r10[0x0],r11
80004a92:	c0 58       	rjmp	80004a9c <ora+0x3c>
80004a94:	49 1a       	lddpc	r10,80004ad8 <ora+0x78>
80004a96:	15 8b       	ld.ub	r11,r10[0x0]
80004a98:	a1 bb       	sbr	r11,0x1
80004a9a:	b4 8b       	st.b	r10[0x0],r11
    signcalc(result);
80004a9c:	e2 19 00 80 	andl	r9,0x80,COH
80004aa0:	c0 90       	breq	80004ab2 <ora+0x52>
80004aa2:	48 e9       	lddpc	r9,80004ad8 <ora+0x78>
80004aa4:	13 8a       	ld.ub	r10,r9[0x0]
80004aa6:	ea 1a ff ff 	orh	r10,0xffff
80004aaa:	e8 1a ff 80 	orl	r10,0xff80
80004aae:	b2 8a       	st.b	r9[0x0],r10
80004ab0:	c0 68       	rjmp	80004abc <ora+0x5c>
80004ab2:	48 a9       	lddpc	r9,80004ad8 <ora+0x78>
80004ab4:	13 8a       	ld.ub	r10,r9[0x0]
80004ab6:	f5 da c0 07 	bfextu	r10,r10,0x0,0x7
80004aba:	b2 8a       	st.b	r9[0x0],r10
   
    saveaccum(result);
80004abc:	48 59       	lddpc	r9,80004ad0 <ora+0x70>
80004abe:	b2 88       	st.b	r9[0x0],r8
}
80004ac0:	d8 02       	popm	pc
80004ac2:	00 00       	add	r0,r0
80004ac4:	00 00       	add	r0,r0
80004ac6:	09 04       	ld.w	r4,r4++
80004ac8:	80 00       	ld.sh	r0,r0[0x0]
80004aca:	41 ac       	lddsp	r12,sp[0x68]
80004acc:	00 00       	add	r0,r0
80004ace:	09 22       	ld.uh	r2,r4++
80004ad0:	00 00       	add	r0,r0
80004ad2:	09 18       	ld.sh	r8,r4++
80004ad4:	00 00       	add	r0,r0
80004ad6:	09 10       	ld.sh	r0,r4++
80004ad8:	00 00       	add	r0,r0
80004ada:	09 20       	ld.uh	r0,r4++

80004adc <brk>:
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
            else clockticks6502++;
    }
}

static void brk(void) {
80004adc:	eb cd 40 c0 	pushm	r6-r7,lr
    pc++;
80004ae0:	48 f7       	lddpc	r7,80004b1c <brk+0x40>
80004ae2:	8e 0c       	ld.sh	r12,r7[0x0]
80004ae4:	2f fc       	sub	r12,-1
80004ae6:	ae 0c       	st.h	r7[0x0],r12
    push16(pc); //push next instruction address onto stack
80004ae8:	5c 7c       	castu.h	r12
80004aea:	f0 1f 00 0e 	mcall	80004b20 <brk+0x44>
    push8(status | FLAG_BREAK); //push CPU status to stack
80004aee:	48 e6       	lddpc	r6,80004b24 <brk+0x48>
80004af0:	0d 8c       	ld.ub	r12,r6[0x0]
80004af2:	a5 ac       	sbr	r12,0x4
80004af4:	5c 5c       	castu.b	r12
80004af6:	f0 1f 00 0d 	mcall	80004b28 <brk+0x4c>
    setinterrupt(); //set interrupt flag
80004afa:	0d 88       	ld.ub	r8,r6[0x0]
80004afc:	a3 a8       	sbr	r8,0x2
80004afe:	ac 88       	st.b	r6[0x0],r8
    pc = (uint16_t)read6502(0xFFFE) | ((uint16_t)read6502(0xFFFF) << 8);
80004b00:	e0 6c ff fe 	mov	r12,65534
80004b04:	f0 1f 00 0a 	mcall	80004b2c <brk+0x50>
80004b08:	18 96       	mov	r6,r12
80004b0a:	e0 6c ff ff 	mov	r12,65535
80004b0e:	f0 1f 00 08 	mcall	80004b2c <brk+0x50>
80004b12:	ed ec 10 8c 	or	r12,r6,r12<<0x8
80004b16:	ae 0c       	st.h	r7[0x0],r12
}
80004b18:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004b1c:	00 00       	add	r0,r0
80004b1e:	09 16       	ld.sh	r6,r4++
80004b20:	80 00       	ld.sh	r0,r0[0x0]
80004b22:	40 98       	lddsp	r8,sp[0x24]
80004b24:	00 00       	add	r0,r0
80004b26:	09 20       	ld.uh	r0,r4++
80004b28:	80 00       	ld.sh	r0,r0[0x0]
80004b2a:	40 4c       	lddsp	r12,sp[0x10]
80004b2c:	80 00       	ld.sh	r0,r0[0x0]
80004b2e:	41 30       	lddsp	r0,sp[0x4c]

80004b30 <zpy>:

static void zpx(void) { //zero-page,X
    ea = ((uint16_t)read6502((uint16_t)pc++) + (uint16_t)x) & 0xFF; //zero-page wraparound
}

static void zpy(void) { //zero-page,Y
80004b30:	d4 01       	pushm	lr
    ea = ((uint16_t)read6502((uint16_t)pc++) + (uint16_t)y) & 0xFF; //zero-page wraparound
80004b32:	48 98       	lddpc	r8,80004b54 <zpy+0x24>
80004b34:	90 0c       	ld.sh	r12,r8[0x0]
80004b36:	f8 c9 ff ff 	sub	r9,r12,-1
80004b3a:	b0 09       	st.h	r8[0x0],r9
80004b3c:	5c 7c       	castu.h	r12
80004b3e:	f0 1f 00 07 	mcall	80004b58 <zpy+0x28>
80004b42:	48 78       	lddpc	r8,80004b5c <zpy+0x2c>
80004b44:	11 88       	ld.ub	r8,r8[0x0]
80004b46:	18 08       	add	r8,r12
80004b48:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
80004b4c:	48 59       	lddpc	r9,80004b60 <zpy+0x30>
80004b4e:	b2 08       	st.h	r9[0x0],r8
}
80004b50:	d8 02       	popm	pc
80004b52:	00 00       	add	r0,r0
80004b54:	00 00       	add	r0,r0
80004b56:	09 16       	ld.sh	r6,r4++
80004b58:	80 00       	ld.sh	r0,r0[0x0]
80004b5a:	41 30       	lddsp	r0,sp[0x4c]
80004b5c:	00 00       	add	r0,r0
80004b5e:	09 0e       	ld.w	lr,r4++
80004b60:	00 00       	add	r0,r0
80004b62:	08 d4       	st.w	--r4,r4

80004b64 <ind>:
    }

    pc += 2;
}

static void ind(void) { //indirect
80004b64:	d4 21       	pushm	r4-r7,lr
    uint16_t eahelp, eahelp2;
    eahelp = (uint16_t)read6502(pc) | (uint16_t)((uint16_t)read6502(pc+1) << 8);
80004b66:	49 25       	lddpc	r5,80004bac <ind+0x48>
80004b68:	8a 07       	ld.sh	r7,r5[0x0]
80004b6a:	0e 9c       	mov	r12,r7
80004b6c:	5c 7c       	castu.h	r12
80004b6e:	f0 1f 00 11 	mcall	80004bb0 <ind+0x4c>
80004b72:	18 96       	mov	r6,r12
80004b74:	0e 9c       	mov	r12,r7
80004b76:	2f fc       	sub	r12,-1
80004b78:	5c 7c       	castu.h	r12
80004b7a:	f0 1f 00 0e 	mcall	80004bb0 <ind+0x4c>
80004b7e:	ed ec 10 86 	or	r6,r6,r12<<0x8
80004b82:	5c 86       	casts.h	r6
    eahelp2 = (eahelp & 0xFF00) | ((eahelp + 1) & 0x00FF); //replicate 6502 page-boundary wraparound bug
    ea = (uint16_t)read6502(eahelp) | ((uint16_t)read6502(eahelp2) << 8);
80004b84:	f9 d6 c0 10 	bfextu	r12,r6,0x0,0x10
80004b88:	f0 1f 00 0a 	mcall	80004bb0 <ind+0x4c>
80004b8c:	18 94       	mov	r4,r12
80004b8e:	ec cc ff ff 	sub	r12,r6,-1
80004b92:	e0 16 ff 00 	andl	r6,0xff00
80004b96:	0c 4c       	or	r12,r6
80004b98:	5c 7c       	castu.h	r12
80004b9a:	f0 1f 00 06 	mcall	80004bb0 <ind+0x4c>
80004b9e:	e9 ec 10 8c 	or	r12,r4,r12<<0x8
80004ba2:	48 58       	lddpc	r8,80004bb4 <ind+0x50>
80004ba4:	b0 0c       	st.h	r8[0x0],r12
    pc += 2;
80004ba6:	2f e7       	sub	r7,-2
80004ba8:	aa 07       	st.h	r5[0x0],r7
}
80004baa:	d8 22       	popm	r4-r7,pc
80004bac:	00 00       	add	r0,r0
80004bae:	09 16       	ld.sh	r6,r4++
80004bb0:	80 00       	ld.sh	r0,r0[0x0]
80004bb2:	41 30       	lddsp	r0,sp[0x4c]
80004bb4:	00 00       	add	r0,r0
80004bb6:	08 d4       	st.w	--r4,r4

80004bb8 <absx>:
static void abso(void) { //absolute
    ea = (uint16_t)read6502(pc) | ((uint16_t)read6502(pc+1) << 8);
    pc += 2;
}

static void absx(void) { //absolute,X
80004bb8:	eb cd 40 c0 	pushm	r6-r7,lr
    uint16_t startpage;
    ea = ((uint16_t)read6502(pc) | ((uint16_t)read6502(pc+1) << 8));
80004bbc:	49 28       	lddpc	r8,80004c04 <absx+0x4c>
80004bbe:	90 07       	ld.sh	r7,r8[0x0]
80004bc0:	0e 9c       	mov	r12,r7
80004bc2:	5c 7c       	castu.h	r12
80004bc4:	f0 1f 00 11 	mcall	80004c08 <absx+0x50>
80004bc8:	18 96       	mov	r6,r12
80004bca:	0e 9c       	mov	r12,r7
80004bcc:	2f fc       	sub	r12,-1
80004bce:	5c 7c       	castu.h	r12
80004bd0:	f0 1f 00 0e 	mcall	80004c08 <absx+0x50>
80004bd4:	ed ec 10 86 	or	r6,r6,r12<<0x8
80004bd8:	5c 86       	casts.h	r6
    startpage = ea & 0xFF00;
    ea += (uint16_t)x;
80004bda:	48 d8       	lddpc	r8,80004c0c <absx+0x54>
80004bdc:	11 88       	ld.ub	r8,r8[0x0]
80004bde:	0c 08       	add	r8,r6
80004be0:	5c 88       	casts.h	r8
80004be2:	48 c9       	lddpc	r9,80004c10 <absx+0x58>
80004be4:	b2 08       	st.h	r9[0x0],r8

    if (startpage != (ea & 0xFF00)) { //one cycle penlty for page-crossing on some opcodes
80004be6:	e2 16 ff 00 	andl	r6,0xff00,COH
80004bea:	e2 18 ff 00 	andl	r8,0xff00,COH
80004bee:	10 36       	cp.w	r6,r8
80004bf0:	c0 40       	breq	80004bf8 <absx+0x40>
        penaltyaddr = 1;
80004bf2:	30 19       	mov	r9,1
80004bf4:	48 88       	lddpc	r8,80004c14 <absx+0x5c>
80004bf6:	b0 89       	st.b	r8[0x0],r9
    }

    pc += 2;
80004bf8:	2f e7       	sub	r7,-2
80004bfa:	48 38       	lddpc	r8,80004c04 <absx+0x4c>
80004bfc:	b0 07       	st.h	r8[0x0],r7
}
80004bfe:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004c02:	00 00       	add	r0,r0
80004c04:	00 00       	add	r0,r0
80004c06:	09 16       	ld.sh	r6,r4++
80004c08:	80 00       	ld.sh	r0,r0[0x0]
80004c0a:	41 30       	lddsp	r0,sp[0x4c]
80004c0c:	00 00       	add	r0,r0
80004c0e:	08 e0       	st.h	--r4,r0
80004c10:	00 00       	add	r0,r0
80004c12:	08 d4       	st.w	--r4,r4
80004c14:	00 00       	add	r0,r0
80004c16:	09 05       	ld.w	r5,r4++

80004c18 <absy>:

static void absy(void) { //absolute,Y
80004c18:	eb cd 40 c0 	pushm	r6-r7,lr
    uint16_t startpage;
    ea = ((uint16_t)read6502(pc) | ((uint16_t)read6502(pc+1) << 8));
80004c1c:	49 28       	lddpc	r8,80004c64 <absy+0x4c>
80004c1e:	90 07       	ld.sh	r7,r8[0x0]
80004c20:	0e 9c       	mov	r12,r7
80004c22:	5c 7c       	castu.h	r12
80004c24:	f0 1f 00 11 	mcall	80004c68 <absy+0x50>
80004c28:	18 96       	mov	r6,r12
80004c2a:	0e 9c       	mov	r12,r7
80004c2c:	2f fc       	sub	r12,-1
80004c2e:	5c 7c       	castu.h	r12
80004c30:	f0 1f 00 0e 	mcall	80004c68 <absy+0x50>
80004c34:	ed ec 10 86 	or	r6,r6,r12<<0x8
80004c38:	5c 86       	casts.h	r6
    startpage = ea & 0xFF00;
    ea += (uint16_t)y;
80004c3a:	48 d8       	lddpc	r8,80004c6c <absy+0x54>
80004c3c:	11 88       	ld.ub	r8,r8[0x0]
80004c3e:	0c 08       	add	r8,r6
80004c40:	5c 88       	casts.h	r8
80004c42:	48 c9       	lddpc	r9,80004c70 <absy+0x58>
80004c44:	b2 08       	st.h	r9[0x0],r8

    if (startpage != (ea & 0xFF00)) { //one cycle penlty for page-crossing on some opcodes
80004c46:	e2 16 ff 00 	andl	r6,0xff00,COH
80004c4a:	e2 18 ff 00 	andl	r8,0xff00,COH
80004c4e:	10 36       	cp.w	r6,r8
80004c50:	c0 40       	breq	80004c58 <absy+0x40>
        penaltyaddr = 1;
80004c52:	30 19       	mov	r9,1
80004c54:	48 88       	lddpc	r8,80004c74 <absy+0x5c>
80004c56:	b0 89       	st.b	r8[0x0],r9
    }

    pc += 2;
80004c58:	2f e7       	sub	r7,-2
80004c5a:	48 38       	lddpc	r8,80004c64 <absy+0x4c>
80004c5c:	b0 07       	st.h	r8[0x0],r7
}
80004c5e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004c62:	00 00       	add	r0,r0
80004c64:	00 00       	add	r0,r0
80004c66:	09 16       	ld.sh	r6,r4++
80004c68:	80 00       	ld.sh	r0,r0[0x0]
80004c6a:	41 30       	lddsp	r0,sp[0x4c]
80004c6c:	00 00       	add	r0,r0
80004c6e:	09 0e       	ld.w	lr,r4++
80004c70:	00 00       	add	r0,r0
80004c72:	08 d4       	st.w	--r4,r4
80004c74:	00 00       	add	r0,r0
80004c76:	09 05       	ld.w	r5,r4++

80004c78 <zpx>:

static void zp(void) { //zero-page
    ea = (uint16_t)read6502((uint16_t)pc++);
}

static void zpx(void) { //zero-page,X
80004c78:	d4 01       	pushm	lr
    ea = ((uint16_t)read6502((uint16_t)pc++) + (uint16_t)x) & 0xFF; //zero-page wraparound
80004c7a:	48 98       	lddpc	r8,80004c9c <zpx+0x24>
80004c7c:	90 0c       	ld.sh	r12,r8[0x0]
80004c7e:	f8 c9 ff ff 	sub	r9,r12,-1
80004c82:	b0 09       	st.h	r8[0x0],r9
80004c84:	5c 7c       	castu.h	r12
80004c86:	f0 1f 00 07 	mcall	80004ca0 <zpx+0x28>
80004c8a:	48 78       	lddpc	r8,80004ca4 <zpx+0x2c>
80004c8c:	11 88       	ld.ub	r8,r8[0x0]
80004c8e:	18 08       	add	r8,r12
80004c90:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
80004c94:	48 59       	lddpc	r9,80004ca8 <zpx+0x30>
80004c96:	b2 08       	st.h	r9[0x0],r8
}
80004c98:	d8 02       	popm	pc
80004c9a:	00 00       	add	r0,r0
80004c9c:	00 00       	add	r0,r0
80004c9e:	09 16       	ld.sh	r6,r4++
80004ca0:	80 00       	ld.sh	r0,r0[0x0]
80004ca2:	41 30       	lddsp	r0,sp[0x4c]
80004ca4:	00 00       	add	r0,r0
80004ca6:	08 e0       	st.h	--r4,r0
80004ca8:	00 00       	add	r0,r0
80004caa:	08 d4       	st.w	--r4,r4

80004cac <indy>:
    uint16_t eahelp;
    eahelp = (uint16_t)(((uint16_t)read6502(pc++) + (uint16_t)x) & 0xFF); //zero-page wraparound for table pointer
    ea = (uint16_t)read6502(eahelp & 0x00FF) | ((uint16_t)read6502((eahelp+1) & 0x00FF) << 8);
}

static void indy(void) { // (indirect),Y
80004cac:	eb cd 40 c0 	pushm	r6-r7,lr
    uint16_t eahelp, eahelp2, startpage;
    eahelp = (uint16_t)read6502(pc++);
80004cb0:	49 58       	lddpc	r8,80004d04 <indy+0x58>
80004cb2:	90 0c       	ld.sh	r12,r8[0x0]
80004cb4:	f8 c9 ff ff 	sub	r9,r12,-1
80004cb8:	b0 09       	st.h	r8[0x0],r9
80004cba:	5c 7c       	castu.h	r12
80004cbc:	f0 1f 00 13 	mcall	80004d08 <indy+0x5c>
80004cc0:	18 97       	mov	r7,r12
    eahelp2 = (eahelp & 0xFF00) | ((eahelp + 1) & 0x00FF); //zero-page wraparound
    ea = (uint16_t)read6502(eahelp) | ((uint16_t)read6502(eahelp2) << 8);
80004cc2:	5c 7c       	castu.h	r12
80004cc4:	f0 1f 00 11 	mcall	80004d08 <indy+0x5c>
80004cc8:	18 96       	mov	r6,r12
80004cca:	0e 9c       	mov	r12,r7
80004ccc:	2f fc       	sub	r12,-1
80004cce:	e0 17 ff 00 	andl	r7,0xff00
80004cd2:	0e 4c       	or	r12,r7
80004cd4:	5c 7c       	castu.h	r12
80004cd6:	f0 1f 00 0d 	mcall	80004d08 <indy+0x5c>
80004cda:	ed ec 10 86 	or	r6,r6,r12<<0x8
80004cde:	5c 86       	casts.h	r6
    startpage = ea & 0xFF00;
    ea += (uint16_t)y;
80004ce0:	48 b8       	lddpc	r8,80004d0c <indy+0x60>
80004ce2:	11 88       	ld.ub	r8,r8[0x0]
80004ce4:	0c 08       	add	r8,r6
80004ce6:	5c 88       	casts.h	r8
80004ce8:	48 a9       	lddpc	r9,80004d10 <indy+0x64>
80004cea:	b2 08       	st.h	r9[0x0],r8

    if (startpage != (ea & 0xFF00)) { //one cycle penlty for page-crossing on some opcodes
80004cec:	e2 16 ff 00 	andl	r6,0xff00,COH
80004cf0:	e2 18 ff 00 	andl	r8,0xff00,COH
80004cf4:	10 36       	cp.w	r6,r8
80004cf6:	c0 40       	breq	80004cfe <indy+0x52>
        penaltyaddr = 1;
80004cf8:	30 19       	mov	r9,1
80004cfa:	48 78       	lddpc	r8,80004d14 <indy+0x68>
80004cfc:	b0 89       	st.b	r8[0x0],r9
80004cfe:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004d02:	00 00       	add	r0,r0
80004d04:	00 00       	add	r0,r0
80004d06:	09 16       	ld.sh	r6,r4++
80004d08:	80 00       	ld.sh	r0,r0[0x0]
80004d0a:	41 30       	lddsp	r0,sp[0x4c]
80004d0c:	00 00       	add	r0,r0
80004d0e:	09 0e       	ld.w	lr,r4++
80004d10:	00 00       	add	r0,r0
80004d12:	08 d4       	st.w	--r4,r4
80004d14:	00 00       	add	r0,r0
80004d16:	09 05       	ld.w	r5,r4++

80004d18 <rel>:

static void zpy(void) { //zero-page,Y
    ea = ((uint16_t)read6502((uint16_t)pc++) + (uint16_t)y) & 0xFF; //zero-page wraparound
}

static void rel(void) { //relative for branch ops (8-bit immediate value, sign-extended)
80004d18:	d4 01       	pushm	lr
    reladdr = (uint16_t)read6502(pc++);
80004d1a:	48 b8       	lddpc	r8,80004d44 <rel+0x2c>
80004d1c:	90 0c       	ld.sh	r12,r8[0x0]
80004d1e:	f8 c9 ff ff 	sub	r9,r12,-1
80004d22:	b0 09       	st.h	r8[0x0],r9
80004d24:	5c 7c       	castu.h	r12
80004d26:	f0 1f 00 09 	mcall	80004d48 <rel+0x30>
80004d2a:	48 98       	lddpc	r8,80004d4c <rel+0x34>
80004d2c:	b0 0c       	st.h	r8[0x0],r12
    if (reladdr & 0x80) reladdr |= 0xFF00;
80004d2e:	18 98       	mov	r8,r12
80004d30:	e2 18 00 80 	andl	r8,0x80,COH
80004d34:	c0 70       	breq	80004d42 <rel+0x2a>
80004d36:	ea 1c ff ff 	orh	r12,0xffff
80004d3a:	e8 1c ff 00 	orl	r12,0xff00
80004d3e:	48 48       	lddpc	r8,80004d4c <rel+0x34>
80004d40:	b0 0c       	st.h	r8[0x0],r12
80004d42:	d8 02       	popm	pc
80004d44:	00 00       	add	r0,r0
80004d46:	09 16       	ld.sh	r6,r4++
80004d48:	80 00       	ld.sh	r0,r0[0x0]
80004d4a:	41 30       	lddsp	r0,sp[0x4c]
80004d4c:	00 00       	add	r0,r0
80004d4e:	08 e2       	st.h	--r4,r2

80004d50 <abso>:
}

static void abso(void) { //absolute
80004d50:	eb cd 40 e0 	pushm	r5-r7,lr
    ea = (uint16_t)read6502(pc) | ((uint16_t)read6502(pc+1) << 8);
80004d54:	48 a6       	lddpc	r6,80004d7c <abso+0x2c>
80004d56:	8c 07       	ld.sh	r7,r6[0x0]
80004d58:	0e 9c       	mov	r12,r7
80004d5a:	5c 7c       	castu.h	r12
80004d5c:	f0 1f 00 09 	mcall	80004d80 <abso+0x30>
80004d60:	18 95       	mov	r5,r12
80004d62:	0e 9c       	mov	r12,r7
80004d64:	2f fc       	sub	r12,-1
80004d66:	5c 7c       	castu.h	r12
80004d68:	f0 1f 00 06 	mcall	80004d80 <abso+0x30>
80004d6c:	eb ec 10 8c 	or	r12,r5,r12<<0x8
80004d70:	48 58       	lddpc	r8,80004d84 <abso+0x34>
80004d72:	b0 0c       	st.h	r8[0x0],r12
    pc += 2;
80004d74:	2f e7       	sub	r7,-2
80004d76:	ac 07       	st.h	r6[0x0],r7
}
80004d78:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80004d7c:	00 00       	add	r0,r0
80004d7e:	09 16       	ld.sh	r6,r4++
80004d80:	80 00       	ld.sh	r0,r0[0x0]
80004d82:	41 30       	lddsp	r0,sp[0x4c]
80004d84:	00 00       	add	r0,r0
80004d86:	08 d4       	st.w	--r4,r4

80004d88 <zp>:

static void imm(void) { //immediate
    ea = pc++;
}

static void zp(void) { //zero-page
80004d88:	d4 01       	pushm	lr
    ea = (uint16_t)read6502((uint16_t)pc++);
80004d8a:	48 68       	lddpc	r8,80004da0 <zp+0x18>
80004d8c:	90 0c       	ld.sh	r12,r8[0x0]
80004d8e:	f8 c9 ff ff 	sub	r9,r12,-1
80004d92:	b0 09       	st.h	r8[0x0],r9
80004d94:	5c 7c       	castu.h	r12
80004d96:	f0 1f 00 04 	mcall	80004da4 <zp+0x1c>
80004d9a:	48 48       	lddpc	r8,80004da8 <zp+0x20>
80004d9c:	b0 0c       	st.h	r8[0x0],r12
}
80004d9e:	d8 02       	popm	pc
80004da0:	00 00       	add	r0,r0
80004da2:	09 16       	ld.sh	r6,r4++
80004da4:	80 00       	ld.sh	r0,r0[0x0]
80004da6:	41 30       	lddsp	r0,sp[0x4c]
80004da8:	00 00       	add	r0,r0
80004daa:	08 d4       	st.w	--r4,r4

80004dac <indx>:
    eahelp2 = (eahelp & 0xFF00) | ((eahelp + 1) & 0x00FF); //replicate 6502 page-boundary wraparound bug
    ea = (uint16_t)read6502(eahelp) | ((uint16_t)read6502(eahelp2) << 8);
    pc += 2;
}

static void indx(void) { // (indirect,X)
80004dac:	eb cd 40 c0 	pushm	r6-r7,lr
    uint16_t eahelp;
    eahelp = (uint16_t)(((uint16_t)read6502(pc++) + (uint16_t)x) & 0xFF); //zero-page wraparound for table pointer
80004db0:	48 e8       	lddpc	r8,80004de8 <indx+0x3c>
80004db2:	90 0c       	ld.sh	r12,r8[0x0]
80004db4:	f8 c9 ff ff 	sub	r9,r12,-1
80004db8:	b0 09       	st.h	r8[0x0],r9
80004dba:	5c 7c       	castu.h	r12
80004dbc:	f0 1f 00 0c 	mcall	80004dec <indx+0x40>
80004dc0:	48 c8       	lddpc	r8,80004df0 <indx+0x44>
80004dc2:	11 87       	ld.ub	r7,r8[0x0]
80004dc4:	18 07       	add	r7,r12
80004dc6:	5c 57       	castu.b	r7
    ea = (uint16_t)read6502(eahelp & 0x00FF) | ((uint16_t)read6502((eahelp+1) & 0x00FF) << 8);
80004dc8:	0e 9c       	mov	r12,r7
80004dca:	f0 1f 00 09 	mcall	80004dec <indx+0x40>
80004dce:	18 96       	mov	r6,r12
80004dd0:	2f f7       	sub	r7,-1
80004dd2:	f9 d7 c0 08 	bfextu	r12,r7,0x0,0x8
80004dd6:	f0 1f 00 06 	mcall	80004dec <indx+0x40>
80004dda:	ed ec 10 8c 	or	r12,r6,r12<<0x8
80004dde:	48 68       	lddpc	r8,80004df4 <indx+0x48>
80004de0:	b0 0c       	st.h	r8[0x0],r12
}
80004de2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004de6:	00 00       	add	r0,r0
80004de8:	00 00       	add	r0,r0
80004dea:	09 16       	ld.sh	r6,r4++
80004dec:	80 00       	ld.sh	r0,r0[0x0]
80004dee:	41 30       	lddsp	r0,sp[0x4c]
80004df0:	00 00       	add	r0,r0
80004df2:	08 e0       	st.h	--r4,r0
80004df4:	00 00       	add	r0,r0
80004df6:	08 d4       	st.w	--r4,r4

80004df8 <pull8>:
    temp16 = read6502(BASE_STACK + ((sp + 1) & 0xFF)) | ((uint16_t)read6502(BASE_STACK + ((sp + 2) & 0xFF)) << 8);
    sp += 2;
    return(temp16);
}

uint8_t pull8(void) {
80004df8:	d4 01       	pushm	lr
    return (read6502(BASE_STACK + ++sp));
80004dfa:	48 68       	lddpc	r8,80004e10 <pull8+0x18>
80004dfc:	11 8c       	ld.ub	r12,r8[0x0]
80004dfe:	2f fc       	sub	r12,-1
80004e00:	5c 5c       	castu.b	r12
80004e02:	b0 8c       	st.b	r8[0x0],r12
80004e04:	f8 cc ff 00 	sub	r12,r12,-256
80004e08:	f0 1f 00 03 	mcall	80004e14 <pull8+0x1c>
}
80004e0c:	d8 02       	popm	pc
80004e0e:	00 00       	add	r0,r0
80004e10:	00 00       	add	r0,r0
80004e12:	09 13       	ld.sh	r3,r4++
80004e14:	80 00       	ld.sh	r0,r0[0x0]
80004e16:	41 30       	lddsp	r0,sp[0x4c]

80004e18 <pla>:

static void php(void) {
    push8(status | FLAG_BREAK);
}

static void pla(void) {
80004e18:	d4 01       	pushm	lr
    a = pull8();
80004e1a:	f0 1f 00 12 	mcall	80004e60 <pla+0x48>
80004e1e:	49 28       	lddpc	r8,80004e64 <pla+0x4c>
80004e20:	b0 8c       	st.b	r8[0x0],r12
   
    zerocalc(a);
80004e22:	58 0c       	cp.w	r12,0
80004e24:	c0 b0       	breq	80004e3a <pla+0x22>
80004e26:	49 18       	lddpc	r8,80004e68 <pla+0x50>
80004e28:	11 89       	ld.ub	r9,r8[0x0]
80004e2a:	e2 19 00 fd 	andl	r9,0xfd,COH
80004e2e:	b0 89       	st.b	r8[0x0],r9
    signcalc(a);
80004e30:	30 08       	mov	r8,0
80004e32:	f0 0c 18 00 	cp.b	r12,r8
80004e36:	c0 e4       	brge	80004e52 <pla+0x3a>
80004e38:	c0 68       	rjmp	80004e44 <pla+0x2c>
}

static void pla(void) {
    a = pull8();
   
    zerocalc(a);
80004e3a:	48 c8       	lddpc	r8,80004e68 <pla+0x50>
80004e3c:	11 89       	ld.ub	r9,r8[0x0]
80004e3e:	a1 b9       	sbr	r9,0x1
80004e40:	b0 89       	st.b	r8[0x0],r9
80004e42:	c0 88       	rjmp	80004e52 <pla+0x3a>
    signcalc(a);
80004e44:	ea 19 ff ff 	orh	r9,0xffff
80004e48:	e8 19 ff 80 	orl	r9,0xff80
80004e4c:	48 78       	lddpc	r8,80004e68 <pla+0x50>
80004e4e:	b0 89       	st.b	r8[0x0],r9
80004e50:	d8 02       	popm	pc
80004e52:	48 68       	lddpc	r8,80004e68 <pla+0x50>
80004e54:	11 89       	ld.ub	r9,r8[0x0]
80004e56:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80004e5a:	b0 89       	st.b	r8[0x0],r9
80004e5c:	d8 02       	popm	pc
80004e5e:	00 00       	add	r0,r0
80004e60:	80 00       	ld.sh	r0,r0[0x0]
80004e62:	4d f8       	lddpc	r8,80004fdc <reset6502+0x8>
80004e64:	00 00       	add	r0,r0
80004e66:	09 18       	ld.sh	r8,r4++
80004e68:	00 00       	add	r0,r0
80004e6a:	09 20       	ld.uh	r0,r4++

80004e6c <plp>:
}

static void plp(void) {
80004e6c:	d4 01       	pushm	lr
    status = pull8() | FLAG_CONSTANT;
80004e6e:	f0 1f 00 04 	mcall	80004e7c <plp+0x10>
80004e72:	a5 bc       	sbr	r12,0x5
80004e74:	48 38       	lddpc	r8,80004e80 <plp+0x14>
80004e76:	b0 8c       	st.b	r8[0x0],r12
}
80004e78:	d8 02       	popm	pc
80004e7a:	00 00       	add	r0,r0
80004e7c:	80 00       	ld.sh	r0,r0[0x0]
80004e7e:	4d f8       	lddpc	r8,80004ff8 <reset6502+0x24>
80004e80:	00 00       	add	r0,r0
80004e82:	09 20       	ld.uh	r0,r4++

80004e84 <pull16>:
void push8(uint8_t pushval);
void push8(uint8_t pushval) {
    write6502(BASE_STACK + sp--, pushval);
}

uint16_t pull16(void) {
80004e84:	eb cd 40 e0 	pushm	r5-r7,lr
    uint16_t temp16;
    temp16 = read6502(BASE_STACK + ((sp + 1) & 0xFF)) | ((uint16_t)read6502(BASE_STACK + ((sp + 2) & 0xFF)) << 8);
80004e88:	48 d6       	lddpc	r6,80004ebc <pull16+0x38>
80004e8a:	0d 87       	ld.ub	r7,r6[0x0]
80004e8c:	0e 9c       	mov	r12,r7
80004e8e:	2f fc       	sub	r12,-1
80004e90:	f9 dc c0 08 	bfextu	r12,r12,0x0,0x8
80004e94:	f8 cc ff 00 	sub	r12,r12,-256
80004e98:	f0 1f 00 0a 	mcall	80004ec0 <pull16+0x3c>
80004e9c:	18 95       	mov	r5,r12
80004e9e:	0e 9c       	mov	r12,r7
80004ea0:	2f ec       	sub	r12,-2
80004ea2:	f9 dc c0 08 	bfextu	r12,r12,0x0,0x8
80004ea6:	f8 cc ff 00 	sub	r12,r12,-256
80004eaa:	f0 1f 00 06 	mcall	80004ec0 <pull16+0x3c>
    sp += 2;
80004eae:	2f e7       	sub	r7,-2
80004eb0:	ac 87       	st.b	r6[0x0],r7
80004eb2:	eb ec 10 8c 	or	r12,r5,r12<<0x8
    return(temp16);
}
80004eb6:	5c 8c       	casts.h	r12
80004eb8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80004ebc:	00 00       	add	r0,r0
80004ebe:	09 13       	ld.sh	r3,r4++
80004ec0:	80 00       	ld.sh	r0,r0[0x0]
80004ec2:	41 30       	lddsp	r0,sp[0x4c]

80004ec4 <rts>:
    status = pull8();
    value = pull16();
    pc = value;
}

static void rts(void) {
80004ec4:	d4 01       	pushm	lr
    value = pull16();
80004ec6:	f0 1f 00 05 	mcall	80004ed8 <rts+0x14>
80004eca:	48 58       	lddpc	r8,80004edc <rts+0x18>
80004ecc:	b0 0c       	st.h	r8[0x0],r12
    pc = value + 1;
80004ece:	2f fc       	sub	r12,-1
80004ed0:	48 48       	lddpc	r8,80004ee0 <rts+0x1c>
80004ed2:	b0 0c       	st.h	r8[0x0],r12
}
80004ed4:	d8 02       	popm	pc
80004ed6:	00 00       	add	r0,r0
80004ed8:	80 00       	ld.sh	r0,r0[0x0]
80004eda:	4e 84       	lddpc	r4,80005078 <reset6502+0xa4>
80004edc:	00 00       	add	r0,r0
80004ede:	09 22       	ld.uh	r2,r4++
80004ee0:	00 00       	add	r0,r0
80004ee2:	09 16       	ld.sh	r6,r4++

80004ee4 <rti>:
    signcalc(result);
   
    putvalue(result);
}

static void rti(void) {
80004ee4:	d4 01       	pushm	lr
    status = pull8();
80004ee6:	f0 1f 00 06 	mcall	80004efc <rti+0x18>
80004eea:	48 68       	lddpc	r8,80004f00 <rti+0x1c>
80004eec:	b0 8c       	st.b	r8[0x0],r12
    value = pull16();
80004eee:	f0 1f 00 06 	mcall	80004f04 <rti+0x20>
80004ef2:	48 68       	lddpc	r8,80004f08 <rti+0x24>
80004ef4:	b0 0c       	st.h	r8[0x0],r12
    pc = value;
80004ef6:	48 68       	lddpc	r8,80004f0c <rti+0x28>
80004ef8:	b0 0c       	st.h	r8[0x0],r12
}
80004efa:	d8 02       	popm	pc
80004efc:	80 00       	ld.sh	r0,r0[0x0]
80004efe:	4d f8       	lddpc	r8,80005078 <reset6502+0xa4>
80004f00:	00 00       	add	r0,r0
80004f02:	09 20       	ld.uh	r0,r4++
80004f04:	80 00       	ld.sh	r0,r0[0x0]
80004f06:	4e 84       	lddpc	r4,800050a4 <init_SD_DMA_RX+0x4>
80004f08:	00 00       	add	r0,r0
80004f0a:	09 22       	ld.uh	r2,r4++
80004f0c:	00 00       	add	r0,r0
80004f0e:	09 16       	ld.sh	r6,r4++

80004f10 <step6502>:





void step6502() {
80004f10:	eb cd 40 e0 	pushm	r5-r7,lr
    opcode = read6502(pc++);
80004f14:	4a 28       	lddpc	r8,80004f9c <step6502+0x8c>
80004f16:	90 0c       	ld.sh	r12,r8[0x0]
80004f18:	f8 c9 ff ff 	sub	r9,r12,-1
80004f1c:	b0 09       	st.h	r8[0x0],r9
80004f1e:	5c 7c       	castu.h	r12
80004f20:	f0 1f 00 20 	mcall	80004fa0 <step6502+0x90>
80004f24:	4a 06       	lddpc	r6,80004fa4 <step6502+0x94>
80004f26:	ac 8c       	st.b	r6[0x0],r12
    status |= FLAG_CONSTANT;
80004f28:	4a 08       	lddpc	r8,80004fa8 <step6502+0x98>
80004f2a:	11 89       	ld.ub	r9,r8[0x0]
80004f2c:	a5 b9       	sbr	r9,0x5
80004f2e:	b0 89       	st.b	r8[0x0],r9

    penaltyop = 0;
80004f30:	49 f5       	lddpc	r5,80004fac <step6502+0x9c>
80004f32:	30 07       	mov	r7,0
80004f34:	aa 87       	st.b	r5[0x0],r7
    penaltyaddr = 0;
80004f36:	49 f8       	lddpc	r8,80004fb0 <step6502+0xa0>
80004f38:	b0 87       	st.b	r8[0x0],r7

    (*addrtable[opcode])();
80004f3a:	49 f8       	lddpc	r8,80004fb4 <step6502+0xa4>
80004f3c:	f0 0c 03 28 	ld.w	r8,r8[r12<<0x2]
80004f40:	5d 18       	icall	r8
    (*optable[opcode])();
80004f42:	0d 89       	ld.ub	r9,r6[0x0]
80004f44:	49 d8       	lddpc	r8,80004fb8 <step6502+0xa8>
80004f46:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004f4a:	5d 18       	icall	r8
    clockticks6502 += ticktable[opcode];
80004f4c:	0d 8a       	ld.ub	r10,r6[0x0]
80004f4e:	49 c8       	lddpc	r8,80004fbc <step6502+0xac>
80004f50:	49 c9       	lddpc	r9,80004fc0 <step6502+0xb0>
80004f52:	f2 0a 03 2a 	ld.w	r10,r9[r10<<0x2]
80004f56:	70 09       	ld.w	r9,r8[0x0]
80004f58:	f4 09 00 09 	add	r9,r10,r9
80004f5c:	91 09       	st.w	r8[0x0],r9
    if (penaltyop && penaltyaddr) clockticks6502++;
80004f5e:	0b 88       	ld.ub	r8,r5[0x0]
80004f60:	ee 08 18 00 	cp.b	r8,r7
80004f64:	c0 90       	breq	80004f76 <step6502+0x66>
80004f66:	49 38       	lddpc	r8,80004fb0 <step6502+0xa0>
80004f68:	11 8a       	ld.ub	r10,r8[0x0]
80004f6a:	ee 0a 18 00 	cp.b	r10,r7
80004f6e:	c0 40       	breq	80004f76 <step6502+0x66>
80004f70:	2f f9       	sub	r9,-1
80004f72:	49 38       	lddpc	r8,80004fbc <step6502+0xac>
80004f74:	91 09       	st.w	r8[0x0],r9
    clockgoal6502 = clockticks6502;
80004f76:	49 28       	lddpc	r8,80004fbc <step6502+0xac>
80004f78:	70 09       	ld.w	r9,r8[0x0]
80004f7a:	49 38       	lddpc	r8,80004fc4 <step6502+0xb4>
80004f7c:	91 09       	st.w	r8[0x0],r9

    instructions++;
80004f7e:	49 38       	lddpc	r8,80004fc8 <step6502+0xb8>
80004f80:	70 09       	ld.w	r9,r8[0x0]
80004f82:	2f f9       	sub	r9,-1
80004f84:	91 09       	st.w	r8[0x0],r9

    if (callexternal) (*loopexternal)();
80004f86:	49 28       	lddpc	r8,80004fcc <step6502+0xbc>
80004f88:	11 89       	ld.ub	r9,r8[0x0]
80004f8a:	30 08       	mov	r8,0
80004f8c:	f0 09 18 00 	cp.b	r9,r8
80004f90:	c0 40       	breq	80004f98 <step6502+0x88>
80004f92:	49 08       	lddpc	r8,80004fd0 <step6502+0xc0>
80004f94:	70 08       	ld.w	r8,r8[0x0]
80004f96:	5d 18       	icall	r8
80004f98:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80004f9c:	00 00       	add	r0,r0
80004f9e:	09 16       	ld.sh	r6,r4++
80004fa0:	80 00       	ld.sh	r0,r0[0x0]
80004fa2:	41 30       	lddsp	r0,sp[0x4c]
80004fa4:	00 00       	add	r0,r0
80004fa6:	09 14       	ld.sh	r4,r4++
80004fa8:	00 00       	add	r0,r0
80004faa:	09 20       	ld.uh	r0,r4++
80004fac:	00 00       	add	r0,r0
80004fae:	09 04       	ld.w	r4,r4++
80004fb0:	00 00       	add	r0,r0
80004fb2:	09 05       	ld.w	r5,r4++
80004fb4:	80 01       	ld.sh	r1,r0[0x0]
80004fb6:	13 40       	ld.w	r0,--r9
80004fb8:	80 01       	ld.sh	r1,r0[0x0]
80004fba:	17 40       	ld.w	r0,--r11
80004fbc:	00 00       	add	r0,r0
80004fbe:	06 58       	eor	r8,r3
80004fc0:	80 01       	ld.sh	r1,r0[0x0]
80004fc2:	1b 40       	ld.w	r0,--sp
80004fc4:	00 00       	add	r0,r0
80004fc6:	06 4c       	or	r12,r3
80004fc8:	00 00       	add	r0,r0
80004fca:	06 54       	eor	r4,r3
80004fcc:	00 00       	add	r0,r0
80004fce:	06 50       	eor	r0,r3
80004fd0:	00 00       	add	r0,r0
80004fd2:	09 08       	ld.w	r8,r4++

80004fd4 <reset6502>:

uint8_t pull8(void) {
    return (read6502(BASE_STACK + ++sp));
}

void reset6502(void) {
80004fd4:	eb cd 40 80 	pushm	r7,lr
    pc = (uint16_t)read6502(0xFFFC) | ((uint16_t)read6502(0xFFFD) << 8);
80004fd8:	e0 6c ff fc 	mov	r12,65532
80004fdc:	f0 1f 00 1d 	mcall	80005050 <reset6502+0x7c>
80004fe0:	18 97       	mov	r7,r12
80004fe2:	e0 6c ff fd 	mov	r12,65533
80004fe6:	f0 1f 00 1b 	mcall	80005050 <reset6502+0x7c>
80004fea:	ef ec 10 8c 	or	r12,r7,r12<<0x8
80004fee:	49 a8       	lddpc	r8,80005054 <reset6502+0x80>
80004ff0:	b0 0c       	st.h	r8[0x0],r12
   // pc=17;
	a = 0;
80004ff2:	30 08       	mov	r8,0
80004ff4:	49 99       	lddpc	r9,80005058 <reset6502+0x84>
80004ff6:	b2 88       	st.b	r9[0x0],r8
    x = 0;
80004ff8:	49 99       	lddpc	r9,8000505c <reset6502+0x88>
80004ffa:	b2 88       	st.b	r9[0x0],r8
    y = 0;
80004ffc:	49 99       	lddpc	r9,80005060 <reset6502+0x8c>
80004ffe:	b2 88       	st.b	r9[0x0],r8
    sp = 0xFD;
80005000:	3f d9       	mov	r9,-3
80005002:	49 98       	lddpc	r8,80005064 <reset6502+0x90>
80005004:	b0 89       	st.b	r8[0x0],r9
    status |= FLAG_CONSTANT;
80005006:	49 98       	lddpc	r8,80005068 <reset6502+0x94>
80005008:	11 89       	ld.ub	r9,r8[0x0]
8000500a:	a5 b9       	sbr	r9,0x5
8000500c:	b0 89       	st.b	r8[0x0],r9
	
	
	MEMORY = (unsigned char *)malloc(2048);
8000500e:	e0 6c 08 00 	mov	r12,2048
80005012:	f0 1f 00 17 	mcall	8000506c <reset6502+0x98>
80005016:	49 78       	lddpc	r8,80005070 <reset6502+0x9c>
80005018:	91 0c       	st.w	r8[0x0],r12
8000501a:	49 78       	lddpc	r8,80005074 <reset6502+0xa0>

uint8_t pull8(void) {
    return (read6502(BASE_STACK + ++sp));
}

void reset6502(void) {
8000501c:	f0 ca ff e0 	sub	r10,r8,-32
	
	
	MEMORY = (unsigned char *)malloc(2048);
	//MEMORY = (uint8_t*)calloc(8,2048);
	int i;
	for (i=0;i<32;i++) 	IO_register[i] = 0;
80005020:	30 09       	mov	r9,0
80005022:	10 c9       	st.b	r8++,r9
80005024:	14 38       	cp.w	r8,r10
80005026:	cf e1       	brne	80005022 <reset6502+0x4e>
80005028:	49 48       	lddpc	r8,80005078 <reset6502+0xa4>

uint8_t pull8(void) {
    return (read6502(BASE_STACK + ++sp));
}

void reset6502(void) {
8000502a:	f0 ca ff f8 	sub	r10,r8,-8
	
	MEMORY = (unsigned char *)malloc(2048);
	//MEMORY = (uint8_t*)calloc(8,2048);
	int i;
	for (i=0;i<32;i++) 	IO_register[i] = 0;
	for (i=0;i<8;i++)	PPU_register[i] = 0;
8000502e:	30 09       	mov	r9,0
80005030:	10 c9       	st.b	r8++,r9
80005032:	14 38       	cp.w	r8,r10
80005034:	cf e1       	brne	80005030 <reset6502+0x5c>
80005036:	30 08       	mov	r8,0
	for (i=0;i<2048;i++)MEMORY[i] = 0;
80005038:	48 eb       	lddpc	r11,80005070 <reset6502+0x9c>
8000503a:	30 0a       	mov	r10,0
8000503c:	76 09       	ld.w	r9,r11[0x0]
8000503e:	f2 08 0b 0a 	st.b	r9[r8],r10
80005042:	2f f8       	sub	r8,-1
80005044:	e0 48 08 00 	cp.w	r8,2048
80005048:	cf a1       	brne	8000503c <reset6502+0x68>
	
	
	
	
	
}
8000504a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000504e:	00 00       	add	r0,r0
80005050:	80 00       	ld.sh	r0,r0[0x0]
80005052:	41 30       	lddsp	r0,sp[0x4c]
80005054:	00 00       	add	r0,r0
80005056:	09 16       	ld.sh	r6,r4++
80005058:	00 00       	add	r0,r0
8000505a:	09 18       	ld.sh	r8,r4++
8000505c:	00 00       	add	r0,r0
8000505e:	08 e0       	st.h	--r4,r0
80005060:	00 00       	add	r0,r0
80005062:	09 0e       	ld.w	lr,r4++
80005064:	00 00       	add	r0,r0
80005066:	09 13       	ld.sh	r3,r4++
80005068:	00 00       	add	r0,r0
8000506a:	09 20       	ld.uh	r0,r4++
8000506c:	80 00       	ld.sh	r0,r0[0x0]
8000506e:	5e dc       	retvc	r12
80005070:	00 00       	add	r0,r0
80005072:	09 1c       	ld.sh	r12,r4++
80005074:	00 00       	add	r0,r0
80005076:	08 e4       	st.h	--r4,r4
80005078:	00 00       	add	r0,r0
8000507a:	08 d8       	st.w	--r4,r8

8000507c <wait>:
		clave[6]='\0';
}

// Software wait
void wait(void)
{
8000507c:	20 1d       	sub	sp,4
	volatile int i;
	for(i = 0 ; i < 5000; i++);
8000507e:	30 08       	mov	r8,0
80005080:	50 08       	stdsp	sp[0x0],r8
80005082:	40 08       	lddsp	r8,sp[0x0]
80005084:	e0 48 13 87 	cp.w	r8,4999
80005088:	e0 89 00 0a 	brgt	8000509c <wait+0x20>
8000508c:	40 08       	lddsp	r8,sp[0x0]
8000508e:	2f f8       	sub	r8,-1
80005090:	50 08       	stdsp	sp[0x0],r8
80005092:	40 08       	lddsp	r8,sp[0x0]
80005094:	e0 48 13 87 	cp.w	r8,4999
80005098:	fe 9a ff fa 	brle	8000508c <wait+0x10>
}
8000509c:	2f fd       	sub	sp,-4
8000509e:	5e fc       	retal	r12

800050a0 <init_SD_DMA_RX>:

}


void init_SD_DMA_RX(void)
{
800050a0:	eb cd 40 b0 	pushm	r4-r5,r7,lr
800050a4:	20 cd       	sub	sp,48
    .size = 512,                              // transfer counter: here the size of the string
    .r_addr = NULL,                           // next memory address after 1st transfer complete
    .r_size = 0,                              // next transfer counter not used here
    .pid = AVR32_PDCA_PID_SPI0_RX,        // select peripheral ID - data are on reception from SPI1 RX line
    .transfer_size = 8 // select size of the transfer: 8,16,32 bits
  };
800050a6:	49 78       	lddpc	r8,80005100 <init_SD_DMA_RX+0x60>
800050a8:	fa c7 ff e8 	sub	r7,sp,-24
800050ac:	f0 ea 00 00 	ld.d	r10,r8[0]
800050b0:	ee eb 00 00 	st.d	r7[0],r10
800050b4:	f0 ea 00 08 	ld.d	r10,r8[8]
800050b8:	ee eb 00 08 	st.d	r7[8],r10
800050bc:	f0 e8 00 10 	ld.d	r8,r8[16]
800050c0:	ee e9 00 10 	st.d	r7[16],r8
    .size = 512,                              // transfer counter: here the size of the string
    .r_addr = NULL,                           // next memory address after 1st transfer complete
    .r_size = 0,                              // next transfer counter not used here
    .pid = AVR32_PDCA_PID_SPI0_TX,        // select peripheral ID - data are on reception from SPI1 RX line
    .transfer_size = 8 // select size of the transfer: 8,16,32 bits
  };
800050c4:	49 08       	lddpc	r8,80005104 <init_SD_DMA_RX+0x64>
800050c6:	1a 9b       	mov	r11,sp
800050c8:	f0 e4 00 00 	ld.d	r4,r8[0]
800050cc:	fa e5 00 00 	st.d	sp[0],r4
800050d0:	f0 e4 00 08 	ld.d	r4,r8[8]
800050d4:	fa e5 00 08 	st.d	sp[8],r4
800050d8:	f0 e8 00 10 	ld.d	r8,r8[16]
800050dc:	fa e9 00 10 	st.d	sp[16],r8

  // Init PDCA transmission channel
  pdca_init_channel(AVR32_PDCA_CHANNEL_SPI_TX, &pdca_options_SPI_TX);
800050e0:	30 1c       	mov	r12,1
800050e2:	f0 1f 00 0a 	mcall	80005108 <init_SD_DMA_RX+0x68>

  // Init PDCA Reception channel
  pdca_init_channel(AVR32_PDCA_CHANNEL_SPI_RX, &pdca_options_SPI_RX);
800050e6:	0e 9b       	mov	r11,r7
800050e8:	30 0c       	mov	r12,0
800050ea:	f0 1f 00 08 	mcall	80005108 <init_SD_DMA_RX+0x68>

  //! \brief Enable pdca transfer interrupt when completed
  INTC_register_interrupt(&pdca_int_handler_SD, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi1_RX = 0
800050ee:	30 1a       	mov	r10,1
800050f0:	36 0b       	mov	r11,96
800050f2:	48 7c       	lddpc	r12,8000510c <init_SD_DMA_RX+0x6c>
800050f4:	f0 1f 00 07 	mcall	80005110 <init_SD_DMA_RX+0x70>

}
800050f8:	2f 4d       	sub	sp,-48
800050fa:	e3 cd 80 b0 	ldm	sp++,r4-r5,r7,pc
800050fe:	00 00       	add	r0,r0
80005100:	80 01       	ld.sh	r1,r0[0x0]
80005102:	24 50       	sub	r0,69
80005104:	80 01       	ld.sh	r1,r0[0x0]
80005106:	1f 78       	ld.ub	r8,--pc
80005108:	80 00       	ld.sh	r0,r0[0x0]
8000510a:	31 88       	mov	r8,24
8000510c:	80 00       	ld.sh	r0,r0[0x0]
8000510e:	51 14       	stdsp	sp[0x44],r4
80005110:	80 00       	ld.sh	r0,r0[0x0]
80005112:	30 18       	mov	r8,1

80005114 <pdca_int_handler_SD>:



__attribute__((__interrupt__))
static void pdca_int_handler_SD(void)
{
80005114:	d4 01       	pushm	lr
  // Disable all interrupts.
  Disable_global_interrupt();
80005116:	d3 03       	ssrf	0x10

  // Disable interrupt channel.
  pdca_disable_interrupt_transfer_complete(AVR32_PDCA_CHANNEL_SPI_RX);
80005118:	30 0c       	mov	r12,0
8000511a:	f0 1f 00 0a 	mcall	80005140 <pdca_int_handler_SD+0x2c>

  sd_mmc_spi_read_close_PDCA();//unselects the SD/MMC memory.
8000511e:	f0 1f 00 0a 	mcall	80005144 <pdca_int_handler_SD+0x30>
  wait();
80005122:	f0 1f 00 0a 	mcall	80005148 <pdca_int_handler_SD+0x34>
  // Disable unnecessary channel
  pdca_disable(AVR32_PDCA_CHANNEL_SPI_TX);
80005126:	30 1c       	mov	r12,1
80005128:	f0 1f 00 09 	mcall	8000514c <pdca_int_handler_SD+0x38>
  pdca_disable(AVR32_PDCA_CHANNEL_SPI_RX);
8000512c:	30 0c       	mov	r12,0
8000512e:	f0 1f 00 08 	mcall	8000514c <pdca_int_handler_SD+0x38>

  // Enable all interrupts.
  Enable_global_interrupt();
80005132:	d5 03       	csrf	0x10

  end_of_transfer = 1;
80005134:	30 19       	mov	r9,1
80005136:	48 78       	lddpc	r8,80005150 <pdca_int_handler_SD+0x3c>
80005138:	91 09       	st.w	r8[0x0],r9
}
8000513a:	d4 02       	popm	lr
8000513c:	d6 03       	rete
8000513e:	00 00       	add	r0,r0
80005140:	80 00       	ld.sh	r0,r0[0x0]
80005142:	31 68       	mov	r8,22
80005144:	80 00       	ld.sh	r0,r0[0x0]
80005146:	27 08       	sub	r8,112
80005148:	80 00       	ld.sh	r0,r0[0x0]
8000514a:	50 7c       	stdsp	sp[0x1c],r12
8000514c:	80 00       	ld.sh	r0,r0[0x0]
8000514e:	31 38       	mov	r8,19
80005150:	00 00       	add	r0,r0
80005152:	06 64       	and	r4,r3

80005154 <init_Usart_DMA_RX>:
}




void init_Usart_DMA_RX(void){
80005154:	eb cd 40 c0 	pushm	r6-r7,lr
80005158:	20 dd       	sub	sp,52
	
	const gpio_map_t usart_gpio_map = {
		{EXAMPLE_USART_RX_PIN, EXAMPLE_USART_RX_FUNCTION},
		{EXAMPLE_USART_TX_PIN, EXAMPLE_USART_TX_FUNCTION}
	};
8000515a:	30 08       	mov	r8,0
8000515c:	50 98       	stdsp	sp[0x24],r8
8000515e:	50 a8       	stdsp	sp[0x28],r8
80005160:	30 19       	mov	r9,1
80005162:	50 b9       	stdsp	sp[0x2c],r9
80005164:	50 c8       	stdsp	sp[0x30],r8
		.baudrate     = 57600,
		.charlength   = 8,
		.paritytype   = USART_NO_PARITY,
		.stopbits     = USART_1_STOPBIT,
		.channelmode  = USART_NORMAL_CHMODE,
	};
80005166:	49 98       	lddpc	r8,800051c8 <init_Usart_DMA_RX+0x74>
80005168:	fa c6 ff e8 	sub	r6,sp,-24
8000516c:	f0 ea 00 00 	ld.d	r10,r8[0]
80005170:	ec eb 00 00 	st.d	r6[0],r10
80005174:	70 28       	ld.w	r8,r8[0x8]
80005176:	8d 28       	st.w	r6[0x8],r8

		/* Next memory address */
		.r_addr = NULL,
		/* Next transfer counter */
		.r_size = 0,
	};
80005178:	49 58       	lddpc	r8,800051cc <init_Usart_DMA_RX+0x78>
8000517a:	1a 97       	mov	r7,sp
8000517c:	f0 ea 00 00 	ld.d	r10,r8[0]
80005180:	fa eb 00 00 	st.d	sp[0],r10
80005184:	f0 ea 00 08 	ld.d	r10,r8[8]
80005188:	fa eb 00 08 	st.d	sp[8],r10
8000518c:	f0 e8 00 10 	ld.d	r8,r8[16]
80005190:	fa e9 00 10 	st.d	sp[16],r8

	/* Assign GPIO pins to USART. */
	gpio_enable_module(usart_gpio_map,
80005194:	30 2b       	mov	r11,2
80005196:	fa cc ff dc 	sub	r12,sp,-36
8000519a:	f0 1f 00 0e 	mcall	800051d0 <init_Usart_DMA_RX+0x7c>
			sizeof(usart_gpio_map) / sizeof(usart_gpio_map[0]));

	/* Initialize the USART in RS232 mode. */
	usart_init_rs232(EXAMPLE_USART, &usart_options,FOSC0);
8000519e:	e0 6a 1b 00 	mov	r10,6912
800051a2:	ea 1a 00 b7 	orh	r10,0xb7
800051a6:	0c 9b       	mov	r11,r6
800051a8:	fe 7c 14 00 	mov	r12,-60416
800051ac:	f0 1f 00 0a 	mcall	800051d4 <init_Usart_DMA_RX+0x80>

	//usart_write_line(EXAMPLE_USART, "PDCA Example.\r\n");

	/* Initialize the PDCA channel with the requested options. */
	pdca_init_channel(PDCA_CHANNEL_USART_EXAMPLE, &PDCA_OPTIONS);
800051b0:	1a 9b       	mov	r11,sp
800051b2:	30 2c       	mov	r12,2
800051b4:	f0 1f 00 09 	mcall	800051d8 <init_Usart_DMA_RX+0x84>
	
	INTC_register_interrupt(&pdca_int_handler_USART, AVR32_PDCA_IRQ_2,
800051b8:	30 3a       	mov	r10,3
800051ba:	36 2b       	mov	r11,98
800051bc:	48 8c       	lddpc	r12,800051dc <init_Usart_DMA_RX+0x88>
800051be:	f0 1f 00 09 	mcall	800051e0 <init_Usart_DMA_RX+0x8c>
	 * transferred. */
	//pdca_enable_interrupt_reload_counter_zero(PDCA_CHANNEL_USART_EXAMPLE);
	
	//pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);

}
800051c2:	2f 3d       	sub	sp,-52
800051c4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800051c8:	80 01       	ld.sh	r1,r0[0x0]
800051ca:	1f 60       	ld.uh	r0,--pc
800051cc:	80 01       	ld.sh	r1,r0[0x0]
800051ce:	24 28       	sub	r8,66
800051d0:	80 00       	ld.sh	r0,r0[0x0]
800051d2:	2f 64       	sub	r4,-10
800051d4:	80 00       	ld.sh	r0,r0[0x0]
800051d6:	38 40       	mov	r0,-124
800051d8:	80 00       	ld.sh	r0,r0[0x0]
800051da:	31 88       	mov	r8,24
800051dc:	80 00       	ld.sh	r0,r0[0x0]
800051de:	51 e4       	stdsp	sp[0x78],r4
800051e0:	80 00       	ld.sh	r0,r0[0x0]
800051e2:	30 18       	mov	r8,1

800051e4 <pdca_int_handler_USART>:
volatile int minutos =0;
volatile int horas=0;

volatile int gana2=1;
__attribute__((__interrupt__))
static void pdca_int_handler_USART(void){
800051e4:	d4 01       	pushm	lr
	Disable_global_interrupt();
800051e6:	d3 03       	ssrf	0x10
	
	usart_write_line(&AVR32_USART0,"recibido");
800051e8:	48 9b       	lddpc	r11,8000520c <pdca_int_handler_USART+0x28>
800051ea:	fe 7c 14 00 	mov	r12,-60416
800051ee:	f0 1f 00 09 	mcall	80005210 <pdca_int_handler_USART+0x2c>
	
	pdca_disable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);
800051f2:	30 2c       	mov	r12,2
800051f4:	f0 1f 00 08 	mcall	80005214 <pdca_int_handler_USART+0x30>
	pdca_disable(PDCA_CHANNEL_USART_EXAMPLE);
800051f8:	30 2c       	mov	r12,2
800051fa:	f0 1f 00 08 	mcall	80005218 <pdca_int_handler_USART+0x34>
	end_of_transfer=1;
800051fe:	30 19       	mov	r9,1
80005200:	48 78       	lddpc	r8,8000521c <pdca_int_handler_USART+0x38>
80005202:	91 09       	st.w	r8[0x0],r9
	Enable_global_interrupt();
80005204:	d5 03       	csrf	0x10
	
}
80005206:	d4 02       	popm	lr
80005208:	d6 03       	rete
8000520a:	00 00       	add	r0,r0
8000520c:	80 01       	ld.sh	r1,r0[0x0]
8000520e:	23 94       	sub	r4,57
80005210:	80 00       	ld.sh	r0,r0[0x0]
80005212:	37 f0       	mov	r0,127
80005214:	80 00       	ld.sh	r0,r0[0x0]
80005216:	31 68       	mov	r8,22
80005218:	80 00       	ld.sh	r0,r0[0x0]
8000521a:	31 38       	mov	r8,19
8000521c:	00 00       	add	r0,r0
8000521e:	06 64       	and	r4,r3

80005220 <debounce2>:
	// Clear the display i.e. make it black
	et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
}


uint32_t debounce2( uint32_t GPIO_PIN ){//regresar se presiono el boton o no
80005220:	eb cd 40 80 	pushm	r7,lr
80005224:	18 97       	mov	r7,r12
	if(gpio_get_pin_value(GPIO_PIN)==1){// se presiono el boton?, sino salir de la funcion
80005226:	f0 1f 00 22 	mcall	800052ac <debounce2+0x8c>
8000522a:	c3 50       	breq	80005294 <debounce2+0x74>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000522c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005230:	e0 79 d4 c0 	mov	r9,120000
80005234:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005238:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000523c:	14 38       	cp.w	r8,r10
8000523e:	e0 88 00 08 	brls	8000524e <debounce2+0x2e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005242:	12 38       	cp.w	r8,r9
80005244:	fe 98 ff fa 	brls	80005238 <debounce2+0x18>
80005248:	12 3a       	cp.w	r10,r9
8000524a:	c2 73       	brcs	80005298 <debounce2+0x78>
8000524c:	cf 6b       	rjmp	80005238 <debounce2+0x18>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000524e:	12 38       	cp.w	r8,r9
80005250:	e0 8b 00 24 	brhi	80005298 <debounce2+0x78>
80005254:	12 3a       	cp.w	r10,r9
80005256:	c2 13       	brcs	80005298 <debounce2+0x78>
80005258:	cf 0b       	rjmp	80005238 <debounce2+0x18>
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==0){//Si ya se libero, es ruido, salir sin hacer nada
			goto salir;
		}
		espera://espera a que suelte el botn
		while (gpio_get_pin_value(GPIO_PIN)==1){}
8000525a:	0e 9c       	mov	r12,r7
8000525c:	f0 1f 00 14 	mcall	800052ac <debounce2+0x8c>
80005260:	cf d1       	brne	8000525a <debounce2+0x3a>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80005262:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005266:	e0 79 d4 c0 	mov	r9,120000
8000526a:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000526e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005272:	14 38       	cp.w	r8,r10
80005274:	e0 88 00 08 	brls	80005284 <debounce2+0x64>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005278:	12 38       	cp.w	r8,r9
8000527a:	fe 98 ff fa 	brls	8000526e <debounce2+0x4e>
8000527e:	12 3a       	cp.w	r10,r9
80005280:	c1 13       	brcs	800052a2 <debounce2+0x82>
80005282:	cf 6b       	rjmp	8000526e <debounce2+0x4e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005284:	12 38       	cp.w	r8,r9
80005286:	e0 8b 00 0e 	brhi	800052a2 <debounce2+0x82>
8000528a:	12 3a       	cp.w	r10,r9
8000528c:	c0 b3       	brcs	800052a2 <debounce2+0x82>
8000528e:	cf 0b       	rjmp	8000526e <debounce2+0x4e>
80005290:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80005294:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0


uint32_t debounce2( uint32_t GPIO_PIN ){//regresar se presiono el boton o no
	if(gpio_get_pin_value(GPIO_PIN)==1){// se presiono el boton?, sino salir de la funcion
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==0){//Si ya se libero, es ruido, salir sin hacer nada
80005298:	0e 9c       	mov	r12,r7
8000529a:	f0 1f 00 05 	mcall	800052ac <debounce2+0x8c>
8000529e:	cd e1       	brne	8000525a <debounce2+0x3a>
800052a0:	cf ab       	rjmp	80005294 <debounce2+0x74>
			goto salir;
		}
		espera://espera a que suelte el botn
		while (gpio_get_pin_value(GPIO_PIN)==1){}
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==1) {//si ya lo presiono otra vez , es ruido, regresa a esperar
800052a2:	0e 9c       	mov	r12,r7
800052a4:	f0 1f 00 02 	mcall	800052ac <debounce2+0x8c>
800052a8:	cd 91       	brne	8000525a <debounce2+0x3a>
800052aa:	cf 3b       	rjmp	80005290 <debounce2+0x70>
800052ac:	80 00       	ld.sh	r0,r0[0x0]
800052ae:	2f ac       	sub	r12,-6

800052b0 <main>:
}

 volatile avr32_tc_t *tc =  (&AVR32_TC);
// Main function
int main(void)
{
800052b0:	d4 31       	pushm	r0-r7,lr
800052b2:	20 7d       	sub	sp,28
  U32 i;
  
    // Set CPU and PBA clock
    pcl_switch_to_osc(PCL_OSC0, FOSC0, OSC0_STARTUP);
800052b4:	30 3a       	mov	r10,3
800052b6:	e0 6b 1b 00 	mov	r11,6912
800052ba:	ea 1b 00 b7 	orh	r11,0xb7
800052be:	30 0c       	mov	r12,0
800052c0:	f0 1f 00 ac 	mcall	80005570 <main+0x2c0>
  };




  gpio_enable_gpio_pin(LED0_GPIO);
800052c4:	33 bc       	mov	r12,59
800052c6:	f0 1f 00 ac 	mcall	80005574 <main+0x2c4>
  gpio_enable_gpio_pin(LED1_GPIO);
800052ca:	33 cc       	mov	r12,60
800052cc:	f0 1f 00 aa 	mcall	80005574 <main+0x2c4>
  gpio_enable_gpio_pin(LED2_GPIO);
800052d0:	30 5c       	mov	r12,5
800052d2:	f0 1f 00 a9 	mcall	80005574 <main+0x2c4>
  gpio_enable_gpio_pin(LED3_GPIO);
800052d6:	30 6c       	mov	r12,6
800052d8:	f0 1f 00 a7 	mcall	80005574 <main+0x2c4>

  et024006_Init( FOSC0, FOSC0 );
800052dc:	e0 6b 1b 00 	mov	r11,6912
800052e0:	ea 1b 00 b7 	orh	r11,0xb7
800052e4:	16 9c       	mov	r12,r11
800052e6:	f0 1f 00 a5 	mcall	80005578 <main+0x2c8>
  pwm_opt_t opt = {
    .diva = 0,
    .divb = 0,
    .prea = 0,
    .preb = 0
  };
800052ea:	30 07       	mov	r7,0
800052ec:	50 07       	stdsp	sp[0x0],r7
800052ee:	50 17       	stdsp	sp[0x4],r7
800052f0:	50 27       	stdsp	sp[0x8],r7
800052f2:	50 37       	stdsp	sp[0xc],r7
   * Chosen MCK_DIV_2
   * CPRD = 12MHz / (60kHz * 2) = 100
   *
   * The duty cycle is 100% (CPRD = CDTY)
   * */
  pwm_init(&opt);
800052f4:	1a 9c       	mov	r12,sp
800052f6:	f0 1f 00 a2 	mcall	8000557c <main+0x2cc>
  pwm_channel6.CMR.calg = PWM_MODE_LEFT_ALIGNED;
800052fa:	fe fb 02 86 	ld.w	r11,pc[646]
800052fe:	76 08       	ld.w	r8,r11[0x0]
  pwm_channel6.CMR.cpol = PWM_POLARITY_HIGH; //PWM_POLARITY_LOW;//PWM_POLARITY_HIGH;
  pwm_channel6.CMR.cpd = PWM_UPDATE_DUTY;
80005300:	e0 18 f8 ff 	andl	r8,0xf8ff
  pwm_channel6.CMR.cpre = AVR32_PWM_CMR_CPRE_MCK_DIV_2;
80005304:	a9 b8       	sbr	r8,0x9
80005306:	30 19       	mov	r9,1
80005308:	f1 d9 d0 04 	bfins	r8,r9,0x0,0x4
8000530c:	97 08       	st.w	r11[0x0],r8

  pwm_channel_init(6, &pwm_channel6);
8000530e:	30 6c       	mov	r12,6
80005310:	f0 1f 00 9d 	mcall	80005584 <main+0x2d4>
  pwm_start_channels(AVR32_PWM_ENA_CHID6_MASK);
80005314:	34 0c       	mov	r12,64
80005316:	f0 1f 00 9d 	mcall	80005588 <main+0x2d8>
#elif BOARD == EVK1104 || BOARD == UC3C_EK
  gpio_set_gpio_pin(ET024006DHU_BL_PIN);
#endif

  // Clear the display i.e. make it black
  et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
8000531a:	0e 98       	mov	r8,r7
8000531c:	e0 69 00 f0 	mov	r9,240
80005320:	e0 6a 01 40 	mov	r10,320
80005324:	0e 9b       	mov	r11,r7
80005326:	0e 9c       	mov	r12,r7
80005328:	f0 1f 00 99 	mcall	8000558c <main+0x2dc>
  
  //Interrupciones
  
  Disable_global_interrupt();
8000532c:	d3 03       	ssrf	0x10

  INTC_init_interrupts();
8000532e:	f0 1f 00 99 	mcall	80005590 <main+0x2e0>
  INTC_register_interrupt(&tc_irq, AVR32_TC_IRQ0, AVR32_INTC_INT0);
80005332:	0e 9a       	mov	r10,r7
80005334:	e0 6b 01 c0 	mov	r11,448
80005338:	fe fc 02 5c 	ld.w	r12,pc[604]
8000533c:	f0 1f 00 97 	mcall	80005598 <main+0x2e8>
  init_Usart_DMA_RX();
80005340:	f0 1f 00 97 	mcall	8000559c <main+0x2ec>
  init_SD_DMA_RX();
80005344:	f0 1f 00 97 	mcall	800055a0 <main+0x2f0>

  Enable_global_interrupt();
80005348:	d5 03       	csrf	0x10
  
  tc_init_waveform(tc, &WAVEFORM_OPT);         // Initialize the timer/counter waveform.
8000534a:	fe f6 02 5a 	ld.w	r6,pc[602]
8000534e:	fe fb 02 5a 	ld.w	r11,pc[602]
80005352:	6c 0c       	ld.w	r12,r6[0x0]
80005354:	f0 1f 00 96 	mcall	800055ac <main+0x2fc>

  // Set the compare triggers.
  // Remember TC counter is 16-bits, so counting second is not possible with fPBA = 12 MHz.
  // We configure it to count ms.
  // We want: (1/(fPBA/8)) * RC = 0.001 s, hence RC = (fPBA/8) / 1000 = 1500 to get an interrupt every 1 ms.
  tc_write_rc(tc, TC_CHANNEL, 1500);            // Set RC value.
80005358:	e0 6a 05 dc 	mov	r10,1500
8000535c:	0e 9b       	mov	r11,r7
8000535e:	6c 0c       	ld.w	r12,r6[0x0]
80005360:	f0 1f 00 94 	mcall	800055b0 <main+0x300>

  tc_configure_interrupts(tc, TC_CHANNEL, &TC_INTERRUPT);
80005364:	fe fa 02 50 	ld.w	r10,pc[592]
80005368:	0e 9b       	mov	r11,r7
8000536a:	6c 0c       	ld.w	r12,r6[0x0]
8000536c:	f0 1f 00 93 	mcall	800055b8 <main+0x308>

  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
80005370:	0e 9b       	mov	r11,r7
80005372:	6c 0c       	ld.w	r12,r6[0x0]
80005374:	f0 1f 00 92 	mcall	800055bc <main+0x30c>
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
80005378:	fe f7 02 08 	ld.w	r7,pc[520]
  {
	  pwm_channel6.cdty++;
	  pwm_channel6.cupd = pwm_channel6.cdty;
	  //pwm_channel6.cdty--;
	  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
8000537c:	30 66       	mov	r6,6
  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
8000537e:	c1 e8       	rjmp	800053ba <main+0x10a>
  {
	  pwm_channel6.cdty++;
80005380:	2f f8       	sub	r8,-1
80005382:	8f 18       	st.w	r7[0x4],r8
	  pwm_channel6.cupd = pwm_channel6.cdty;
80005384:	8f 48       	st.w	r7[0x10],r8
	  //pwm_channel6.cdty--;
	  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
80005386:	0e 9b       	mov	r11,r7
80005388:	0c 9c       	mov	r12,r6
8000538a:	f0 1f 00 8e 	mcall	800055c0 <main+0x310>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000538e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005392:	e0 79 d4 c0 	mov	r9,120000
80005396:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000539a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000539e:	14 38       	cp.w	r8,r10
800053a0:	e0 88 00 08 	brls	800053b0 <main+0x100>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800053a4:	12 38       	cp.w	r8,r9
800053a6:	fe 98 ff fa 	brls	8000539a <main+0xea>
800053aa:	12 3a       	cp.w	r10,r9
800053ac:	c0 73       	brcs	800053ba <main+0x10a>
800053ae:	cf 6b       	rjmp	8000539a <main+0xea>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800053b0:	12 38       	cp.w	r8,r9
800053b2:	e0 8b 00 04 	brhi	800053ba <main+0x10a>
800053b6:	12 3a       	cp.w	r10,r9
800053b8:	cf 12       	brcc	8000539a <main+0xea>
  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
800053ba:	6e 18       	ld.w	r8,r7[0x4]
800053bc:	6e 29       	ld.w	r9,r7[0x8]
800053be:	12 38       	cp.w	r8,r9
800053c0:	ce 03       	brcs	80005380 <main+0xd0>
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 1
	};
800053c2:	fe f8 02 02 	ld.w	r8,pc[514]
800053c6:	1a 97       	mov	r7,sp
800053c8:	f0 ea 00 00 	ld.d	r10,r8[0]
800053cc:	fa eb 00 00 	st.d	sp[0],r10
800053d0:	f0 e8 00 08 	ld.d	r8,r8[8]
800053d4:	fa e9 00 08 	st.d	sp[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(SD_MMC_SPI_GPIO_MAP,
800053d8:	30 4b       	mov	r11,4
800053da:	4f cc       	lddpc	r12,800055c8 <main+0x318>
800053dc:	f0 1f 00 7c 	mcall	800055cc <main+0x31c>
	sizeof(SD_MMC_SPI_GPIO_MAP) / sizeof(SD_MMC_SPI_GPIO_MAP[0]));

	// Initialize as master.
	spi_initMaster(SD_MMC_SPI, &spiOptions);
800053e0:	1a 9b       	mov	r11,sp
800053e2:	fe 7c 24 00 	mov	r12,-56320
800053e6:	f0 1f 00 7b 	mcall	800055d0 <main+0x320>

	// Set SPI selection mode: variable_ps, pcs_decode, delay.
	spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
800053ea:	30 09       	mov	r9,0
800053ec:	12 9a       	mov	r10,r9
800053ee:	12 9b       	mov	r11,r9
800053f0:	fe 7c 24 00 	mov	r12,-56320
800053f4:	f0 1f 00 78 	mcall	800055d4 <main+0x324>

	// Enable SPI module.
	spi_enable(SD_MMC_SPI);
800053f8:	fe 7c 24 00 	mov	r12,-56320
800053fc:	f0 1f 00 77 	mcall	800055d8 <main+0x328>

	// Initialize SD/MMC driver with SPI clock (PBA).
	sd_mmc_spi_init(spiOptions, PBA_HZ);
80005400:	20 4d       	sub	sp,16
80005402:	ee e8 00 00 	ld.d	r8,r7[0]
80005406:	fa e9 00 00 	st.d	sp[0],r8
8000540a:	ee e8 00 08 	ld.d	r8,r7[8]
8000540e:	fa e9 00 08 	st.d	sp[8],r8
80005412:	e0 6c 1b 00 	mov	r12,6912
80005416:	ea 1c 00 b7 	orh	r12,0xb7
8000541a:	f0 1f 00 71 	mcall	800055dc <main+0x32c>
 
 uint8_t hayClave=0;
  uint32_t sector =10;
  char disp[50];
  char clave[7];
  usart_write_line(&AVR32_USART0,"Presione Left \n");
8000541e:	4f 1b       	lddpc	r11,800055e0 <main+0x330>
80005420:	fe 7c 14 00 	mov	r12,-60416
80005424:	f0 1f 00 70 	mcall	800055e4 <main+0x334>
  usart_write_line(&AVR32_USART0,"Presione Right \n");
80005428:	4f 0b       	lddpc	r11,800055e8 <main+0x338>
8000542a:	fe 7c 14 00 	mov	r12,-60416
8000542e:	f0 1f 00 6e 	mcall	800055e4 <main+0x334>
  usart_write_line(&AVR32_USART0,"Presione Enter \n");
80005432:	4e fb       	lddpc	r11,800055ec <main+0x33c>
80005434:	fe 7c 14 00 	mov	r12,-60416
80005438:	f0 1f 00 6b 	mcall	800055e4 <main+0x334>
  
  reset6502();
8000543c:	f0 1f 00 6d 	mcall	800055f0 <main+0x340>
80005440:	2f cd       	sub	sp,-16
  
   
   char disp3[10];
  while (1)
  {
	  if (debounce2(QT1081_TOUCH_SENSOR_ENTER))
80005442:	33 a5       	mov	r5,58
	  {
		  step6502();
		  usart_write_line(&AVR32_USART0,"Status : ");
80005444:	4e c1       	lddpc	r1,800055f4 <main+0x344>
80005446:	fe 77 14 00 	mov	r7,-60416
		  
		  sprintf(disp3,"%02x",status);
8000544a:	4e c2       	lddpc	r2,800055f8 <main+0x348>
8000544c:	fa c6 ff f0 	sub	r6,sp,-16
80005450:	4e b0       	lddpc	r0,800055fc <main+0x34c>
		  usart_write_line(&AVR32_USART0,disp3);
		  usart_write_line(&AVR32_USART0,"\n");
80005452:	4e c4       	lddpc	r4,80005600 <main+0x350>
  
   
   char disp3[10];
  while (1)
  {
	  if (debounce2(QT1081_TOUCH_SENSOR_ENTER))
80005454:	0a 9c       	mov	r12,r5
80005456:	f0 1f 00 6c 	mcall	80005604 <main+0x354>
8000545a:	cf d0       	breq	80005454 <main+0x1a4>
	  {
		  step6502();
8000545c:	f0 1f 00 6b 	mcall	80005608 <main+0x358>
		  usart_write_line(&AVR32_USART0,"Status : ");
80005460:	02 9b       	mov	r11,r1
80005462:	0e 9c       	mov	r12,r7
80005464:	f0 1f 00 60 	mcall	800055e4 <main+0x334>
		  
		  sprintf(disp3,"%02x",status);
80005468:	01 88       	ld.ub	r8,r0[0x0]
8000546a:	1a d8       	st.w	--sp,r8
8000546c:	04 9b       	mov	r11,r2
8000546e:	0c 9c       	mov	r12,r6
80005470:	f0 1f 00 67 	mcall	8000560c <main+0x35c>
		  usart_write_line(&AVR32_USART0,disp3);
80005474:	0c 9b       	mov	r11,r6
80005476:	0e 9c       	mov	r12,r7
80005478:	f0 1f 00 5b 	mcall	800055e4 <main+0x334>
		  usart_write_line(&AVR32_USART0,"\n");
8000547c:	08 9b       	mov	r11,r4
8000547e:	0e 9c       	mov	r12,r7
80005480:	f0 1f 00 59 	mcall	800055e4 <main+0x334>
		  //step6502();
		  
 
 		  usart_write_line(&AVR32_USART0,"OPCODE : ");
80005484:	4e 3b       	lddpc	r11,80005610 <main+0x360>
80005486:	0e 9c       	mov	r12,r7
80005488:	f0 1f 00 57 	mcall	800055e4 <main+0x334>
		    sprintf(disp3,"%02x",opcode);
8000548c:	4e 29       	lddpc	r9,80005614 <main+0x364>
8000548e:	13 88       	ld.ub	r8,r9[0x0]
80005490:	1a d8       	st.w	--sp,r8
80005492:	04 9b       	mov	r11,r2
80005494:	0c 9c       	mov	r12,r6
80005496:	f0 1f 00 5e 	mcall	8000560c <main+0x35c>
		    usart_write_line(&AVR32_USART0,disp3);
8000549a:	0c 9b       	mov	r11,r6
8000549c:	0e 9c       	mov	r12,r7
8000549e:	f0 1f 00 52 	mcall	800055e4 <main+0x334>
		    usart_write_line(&AVR32_USART0,"\n");
800054a2:	08 9b       	mov	r11,r4
800054a4:	0e 9c       	mov	r12,r7
800054a6:	f0 1f 00 50 	mcall	800055e4 <main+0x334>
 		  
		  
		  usart_write_line(&AVR32_USART0,"PC : ");
800054aa:	4d cb       	lddpc	r11,80005618 <main+0x368>
800054ac:	0e 9c       	mov	r12,r7
800054ae:	f0 1f 00 4e 	mcall	800055e4 <main+0x334>
		  sprintf(disp3,"%d",pc);
800054b2:	4d b3       	lddpc	r3,8000561c <main+0x36c>
800054b4:	4d b8       	lddpc	r8,80005620 <main+0x370>
800054b6:	90 88       	ld.uh	r8,r8[0x0]
800054b8:	1a d8       	st.w	--sp,r8
800054ba:	06 9b       	mov	r11,r3
800054bc:	0c 9c       	mov	r12,r6
800054be:	f0 1f 00 54 	mcall	8000560c <main+0x35c>
		  usart_write_line(&AVR32_USART0,disp3);
800054c2:	0c 9b       	mov	r11,r6
800054c4:	0e 9c       	mov	r12,r7
800054c6:	f0 1f 00 48 	mcall	800055e4 <main+0x334>
		  usart_write_line(&AVR32_USART0,"\n");
800054ca:	08 9b       	mov	r11,r4
800054cc:	0e 9c       	mov	r12,r7
800054ce:	f0 1f 00 46 	mcall	800055e4 <main+0x334>
		   usart_write_line(&AVR32_USART0,"X : ");
800054d2:	4d 5b       	lddpc	r11,80005624 <main+0x374>
800054d4:	0e 9c       	mov	r12,r7
800054d6:	f0 1f 00 44 	mcall	800055e4 <main+0x334>
		   sprintf(disp3,"%d",x);
800054da:	4d 48       	lddpc	r8,80005628 <main+0x378>
800054dc:	11 88       	ld.ub	r8,r8[0x0]
800054de:	1a d8       	st.w	--sp,r8
800054e0:	06 9b       	mov	r11,r3
800054e2:	0c 9c       	mov	r12,r6
800054e4:	f0 1f 00 4a 	mcall	8000560c <main+0x35c>
		   usart_write_line(&AVR32_USART0,disp3);
800054e8:	0c 9b       	mov	r11,r6
800054ea:	0e 9c       	mov	r12,r7
800054ec:	f0 1f 00 3e 	mcall	800055e4 <main+0x334>
		   usart_write_line(&AVR32_USART0,"\n");
800054f0:	08 9b       	mov	r11,r4
800054f2:	0e 9c       	mov	r12,r7
800054f4:	f0 1f 00 3c 	mcall	800055e4 <main+0x334>
		      usart_write_line(&AVR32_USART0,"Y : ");
800054f8:	4c db       	lddpc	r11,8000562c <main+0x37c>
800054fa:	0e 9c       	mov	r12,r7
800054fc:	f0 1f 00 3a 	mcall	800055e4 <main+0x334>
		      sprintf(disp3,"%d",y);
80005500:	4c c8       	lddpc	r8,80005630 <main+0x380>
80005502:	11 88       	ld.ub	r8,r8[0x0]
80005504:	1a d8       	st.w	--sp,r8
80005506:	06 9b       	mov	r11,r3
80005508:	0c 9c       	mov	r12,r6
8000550a:	f0 1f 00 41 	mcall	8000560c <main+0x35c>
		      usart_write_line(&AVR32_USART0,disp3);
8000550e:	0c 9b       	mov	r11,r6
80005510:	0e 9c       	mov	r12,r7
80005512:	f0 1f 00 35 	mcall	800055e4 <main+0x334>
		      usart_write_line(&AVR32_USART0,"\n");
80005516:	08 9b       	mov	r11,r4
80005518:	0e 9c       	mov	r12,r7
8000551a:	f0 1f 00 33 	mcall	800055e4 <main+0x334>
			     usart_write_line(&AVR32_USART0,"A : ");
8000551e:	4c 6b       	lddpc	r11,80005634 <main+0x384>
80005520:	0e 9c       	mov	r12,r7
80005522:	f0 1f 00 31 	mcall	800055e4 <main+0x334>
			     sprintf(disp3,"%d",a);
80005526:	4c 58       	lddpc	r8,80005638 <main+0x388>
80005528:	11 88       	ld.ub	r8,r8[0x0]
8000552a:	1a d8       	st.w	--sp,r8
8000552c:	06 9b       	mov	r11,r3
8000552e:	0c 9c       	mov	r12,r6
80005530:	f0 1f 00 37 	mcall	8000560c <main+0x35c>
			     usart_write_line(&AVR32_USART0,disp3);
80005534:	0c 9b       	mov	r11,r6
80005536:	0e 9c       	mov	r12,r7
80005538:	f0 1f 00 2b 	mcall	800055e4 <main+0x334>
			     usart_write_line(&AVR32_USART0,"\n");
8000553c:	08 9b       	mov	r11,r4
8000553e:	0e 9c       	mov	r12,r7
80005540:	f0 1f 00 29 	mcall	800055e4 <main+0x334>
		     usart_write_line(&AVR32_USART0,"SP : ");
80005544:	4b eb       	lddpc	r11,8000563c <main+0x38c>
80005546:	0e 9c       	mov	r12,r7
80005548:	f0 1f 00 27 	mcall	800055e4 <main+0x334>
		     sprintf(disp3,"%d",sp);
8000554c:	4b d8       	lddpc	r8,80005640 <main+0x390>
8000554e:	11 88       	ld.ub	r8,r8[0x0]
80005550:	1a d8       	st.w	--sp,r8
80005552:	06 9b       	mov	r11,r3
80005554:	0c 9c       	mov	r12,r6
80005556:	f0 1f 00 2e 	mcall	8000560c <main+0x35c>
		     usart_write_line(&AVR32_USART0,disp3);
8000555a:	0c 9b       	mov	r11,r6
8000555c:	0e 9c       	mov	r12,r7
8000555e:	f0 1f 00 22 	mcall	800055e4 <main+0x334>
		     usart_write_line(&AVR32_USART0,"\n");
80005562:	08 9b       	mov	r11,r4
80005564:	0e 9c       	mov	r12,r7
80005566:	f0 1f 00 20 	mcall	800055e4 <main+0x334>
8000556a:	2f 9d       	sub	sp,-28
8000556c:	c7 4b       	rjmp	80005454 <main+0x1a4>
8000556e:	00 00       	add	r0,r0
80005570:	80 00       	ld.sh	r0,r0[0x0]
80005572:	32 98       	mov	r8,41
80005574:	80 00       	ld.sh	r0,r0[0x0]
80005576:	2f 94       	sub	r4,-7
80005578:	80 00       	ld.sh	r0,r0[0x0]
8000557a:	21 48       	sub	r8,20
8000557c:	80 00       	ld.sh	r0,r0[0x0]
8000557e:	33 24       	mov	r4,50
80005580:	00 00       	add	r0,r0
80005582:	00 08       	add	r8,r0
80005584:	80 00       	ld.sh	r0,r0[0x0]
80005586:	32 b4       	mov	r4,43
80005588:	80 00       	ld.sh	r0,r0[0x0]
8000558a:	32 ea       	mov	r10,46
8000558c:	80 00       	ld.sh	r0,r0[0x0]
8000558e:	20 98       	sub	r8,9
80005590:	80 00       	ld.sh	r0,r0[0x0]
80005592:	30 98       	mov	r8,9
80005594:	80 00       	ld.sh	r0,r0[0x0]
80005596:	56 44       	stdsp	sp[0x190],r4
80005598:	80 00       	ld.sh	r0,r0[0x0]
8000559a:	30 18       	mov	r8,1
8000559c:	80 00       	ld.sh	r0,r0[0x0]
8000559e:	51 54       	stdsp	sp[0x54],r4
800055a0:	80 00       	ld.sh	r0,r0[0x0]
800055a2:	50 a0       	stdsp	sp[0x28],r0
800055a4:	00 00       	add	r0,r0
800055a6:	00 28       	rsub	r8,r0
800055a8:	80 01       	ld.sh	r1,r0[0x0]
800055aa:	1f 70       	ld.ub	r0,--pc
800055ac:	80 00       	ld.sh	r0,r0[0x0]
800055ae:	35 5a       	mov	r10,85
800055b0:	80 00       	ld.sh	r0,r0[0x0]
800055b2:	36 1a       	mov	r10,97
800055b4:	80 01       	ld.sh	r1,r0[0x0]
800055b6:	1f 6c       	ld.uh	r12,--pc
800055b8:	80 00       	ld.sh	r0,r0[0x0]
800055ba:	36 4e       	mov	lr,100
800055bc:	80 00       	ld.sh	r0,r0[0x0]
800055be:	35 f6       	mov	r6,95
800055c0:	80 00       	ld.sh	r0,r0[0x0]
800055c2:	32 fc       	mov	r12,47
800055c4:	80 01       	ld.sh	r1,r0[0x0]
800055c6:	24 40       	sub	r0,68
800055c8:	80 01       	ld.sh	r1,r0[0x0]
800055ca:	1f 40       	ld.w	r0,--pc
800055cc:	80 00       	ld.sh	r0,r0[0x0]
800055ce:	2f 64       	sub	r4,-10
800055d0:	80 00       	ld.sh	r0,r0[0x0]
800055d2:	33 8a       	mov	r10,56
800055d4:	80 00       	ld.sh	r0,r0[0x0]
800055d6:	33 c2       	mov	r2,60
800055d8:	80 00       	ld.sh	r0,r0[0x0]
800055da:	35 18       	mov	r8,81
800055dc:	80 00       	ld.sh	r0,r0[0x0]
800055de:	2d c0       	sub	r0,-36
800055e0:	80 01       	ld.sh	r1,r0[0x0]
800055e2:	23 a0       	sub	r0,58
800055e4:	80 00       	ld.sh	r0,r0[0x0]
800055e6:	37 f0       	mov	r0,127
800055e8:	80 01       	ld.sh	r1,r0[0x0]
800055ea:	23 b0       	sub	r0,59
800055ec:	80 01       	ld.sh	r1,r0[0x0]
800055ee:	23 c4       	sub	r4,60
800055f0:	80 00       	ld.sh	r0,r0[0x0]
800055f2:	4f d4       	lddpc	r4,800057e4 <__avr32_f64_mul_op2_subnormal+0x26>
800055f4:	80 01       	ld.sh	r1,r0[0x0]
800055f6:	23 d8       	sub	r8,61
800055f8:	80 01       	ld.sh	r1,r0[0x0]
800055fa:	23 e4       	sub	r4,62
800055fc:	00 00       	add	r0,r0
800055fe:	09 20       	ld.uh	r0,r4++
80005600:	80 01       	ld.sh	r1,r0[0x0]
80005602:	23 ec       	sub	r12,62
80005604:	80 00       	ld.sh	r0,r0[0x0]
80005606:	52 20       	stdsp	sp[0x88],r0
80005608:	80 00       	ld.sh	r0,r0[0x0]
8000560a:	4f 10       	lddpc	r0,800057cc <__avr32_f64_mul_op2_subnormal+0xe>
8000560c:	80 00       	ld.sh	r0,r0[0x0]
8000560e:	64 78       	ld.w	r8,r2[0x1c]
80005610:	80 01       	ld.sh	r1,r0[0x0]
80005612:	23 f0       	sub	r0,63
80005614:	00 00       	add	r0,r0
80005616:	09 14       	ld.sh	r4,r4++
80005618:	80 01       	ld.sh	r1,r0[0x0]
8000561a:	23 fc       	sub	r12,63
8000561c:	80 01       	ld.sh	r1,r0[0x0]
8000561e:	24 04       	sub	r4,64
80005620:	00 00       	add	r0,r0
80005622:	09 16       	ld.sh	r6,r4++
80005624:	80 01       	ld.sh	r1,r0[0x0]
80005626:	24 08       	sub	r8,64
80005628:	00 00       	add	r0,r0
8000562a:	08 e0       	st.h	--r4,r0
8000562c:	80 01       	ld.sh	r1,r0[0x0]
8000562e:	24 10       	sub	r0,65
80005630:	00 00       	add	r0,r0
80005632:	09 0e       	ld.w	lr,r4++
80005634:	80 01       	ld.sh	r1,r0[0x0]
80005636:	24 18       	sub	r8,65
80005638:	00 00       	add	r0,r0
8000563a:	09 18       	ld.sh	r8,r4++
8000563c:	80 01       	ld.sh	r1,r0[0x0]
8000563e:	24 20       	sub	r0,66
80005640:	00 00       	add	r0,r0
80005642:	09 13       	ld.sh	r3,r4++

80005644 <tc_irq>:
	
} 
*/
__attribute__((__interrupt__))
static void tc_irq(void)
{
80005644:	eb cd 40 80 	pushm	r7,lr
  // Increment the ms seconds counter
  tc_tick++;
80005648:	49 e7       	lddpc	r7,800056c0 <tc_irq+0x7c>
8000564a:	6e 08       	ld.w	r8,r7[0x0]
8000564c:	2f f8       	sub	r8,-1
8000564e:	8f 08       	st.w	r7[0x0],r8

  // Clear the interrupt flag. This is a side effect of reading the TC SR.
  tc_read_sr(EXAMPLE_TC, TC_CHANNEL);
80005650:	30 0b       	mov	r11,0
80005652:	fe 7c 38 00 	mov	r12,-51200
80005656:	f0 1f 00 1c 	mcall	800056c4 <tc_irq+0x80>

  // Toggle a GPIO pin (this pin is used as a regular GPIO pin).
  if (tc_tick>=1000)
8000565a:	6e 08       	ld.w	r8,r7[0x0]
8000565c:	e0 48 03 e7 	cp.w	r8,999
80005660:	e0 88 00 2c 	brls	800056b8 <tc_irq+0x74>
  {		
	   gpio_tgl_gpio_pin(LED0_GPIO);
80005664:	33 bc       	mov	r12,59
80005666:	f0 1f 00 19 	mcall	800056c8 <tc_irq+0x84>
		  tc_tick =0;
8000566a:	30 09       	mov	r9,0
8000566c:	8f 09       	st.w	r7[0x0],r9
		  segundos++;
8000566e:	49 88       	lddpc	r8,800056cc <tc_irq+0x88>
80005670:	70 09       	ld.w	r9,r8[0x0]
80005672:	2f f9       	sub	r9,-1
80005674:	91 09       	st.w	r8[0x0],r9
		  if (segundos>=60)
80005676:	70 08       	ld.w	r8,r8[0x0]
80005678:	e0 48 00 3b 	cp.w	r8,59
8000567c:	e0 8a 00 1e 	brle	800056b8 <tc_irq+0x74>
		  {
			  segundos=0;
80005680:	30 09       	mov	r9,0
80005682:	49 38       	lddpc	r8,800056cc <tc_irq+0x88>
80005684:	91 09       	st.w	r8[0x0],r9
			  minutos++;
80005686:	49 38       	lddpc	r8,800056d0 <tc_irq+0x8c>
80005688:	70 0a       	ld.w	r10,r8[0x0]
8000568a:	2f fa       	sub	r10,-1
8000568c:	91 0a       	st.w	r8[0x0],r10
			  gana1=0;
8000568e:	49 2a       	lddpc	r10,800056d4 <tc_irq+0x90>
80005690:	95 09       	st.w	r10[0x0],r9
			  if (minutos>=60)
80005692:	70 08       	ld.w	r8,r8[0x0]
80005694:	e0 48 00 3b 	cp.w	r8,59
80005698:	e0 8a 00 10 	brle	800056b8 <tc_irq+0x74>
			  {
				  minutos=0;
8000569c:	48 d8       	lddpc	r8,800056d0 <tc_irq+0x8c>
8000569e:	91 09       	st.w	r8[0x0],r9
				  horas++;
800056a0:	48 e8       	lddpc	r8,800056d8 <tc_irq+0x94>
800056a2:	70 0a       	ld.w	r10,r8[0x0]
800056a4:	2f fa       	sub	r10,-1
800056a6:	91 0a       	st.w	r8[0x0],r10
				  gana2=0;
800056a8:	48 da       	lddpc	r10,800056dc <tc_irq+0x98>
800056aa:	95 09       	st.w	r10[0x0],r9
				  if (horas>=24)
800056ac:	70 08       	ld.w	r8,r8[0x0]
800056ae:	59 78       	cp.w	r8,23
800056b0:	e0 8a 00 04 	brle	800056b8 <tc_irq+0x74>
				  {
					  horas=0;
800056b4:	48 98       	lddpc	r8,800056d8 <tc_irq+0x94>
800056b6:	91 09       	st.w	r8[0x0],r9
		  }  
	 
  }
  

}
800056b8:	e3 cd 40 80 	ldm	sp++,r7,lr
800056bc:	d6 03       	rete
800056be:	00 00       	add	r0,r0
800056c0:	00 00       	add	r0,r0
800056c2:	06 68       	and	r8,r3
800056c4:	80 00       	ld.sh	r0,r0[0x0]
800056c6:	36 08       	mov	r8,96
800056c8:	80 00       	ld.sh	r0,r0[0x0]
800056ca:	2f fa       	sub	r10,-1
800056cc:	00 00       	add	r0,r0
800056ce:	06 6c       	and	r12,r3
800056d0:	00 00       	add	r0,r0
800056d2:	06 5c       	eor	r12,r3
800056d4:	00 00       	add	r0,r0
800056d6:	00 2c       	rsub	r12,r0
800056d8:	00 00       	add	r0,r0
800056da:	06 60       	and	r0,r3
800056dc:	00 00       	add	r0,r0
800056de:	00 30       	cp.w	r0,r0

800056e0 <__avr32_f64_mul>:
800056e0:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
800056e4:	e0 80 00 dc 	breq	8000589c <__avr32_f64_mul_op1_zero>
800056e8:	d4 21       	pushm	r4-r7,lr
800056ea:	f7 e9 20 0e 	eor	lr,r11,r9
800056ee:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
800056f2:	30 15       	mov	r5,1
800056f4:	c4 30       	breq	8000577a <__avr32_f64_mul_op1_subnormal>
800056f6:	ab 6b       	lsl	r11,0xa
800056f8:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
800056fc:	ab 6a       	lsl	r10,0xa
800056fe:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
80005702:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80005706:	c5 c0       	breq	800057be <__avr32_f64_mul_op2_subnormal>
80005708:	a1 78       	lsl	r8,0x1
8000570a:	5c f9       	rol	r9
8000570c:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80005710:	e0 47 07 ff 	cp.w	r7,2047
80005714:	c7 70       	breq	80005802 <__avr32_f64_mul_op_nan_or_inf>
80005716:	e0 46 07 ff 	cp.w	r6,2047
8000571a:	c7 40       	breq	80005802 <__avr32_f64_mul_op_nan_or_inf>
8000571c:	ee 06 00 0c 	add	r12,r7,r6
80005720:	e0 2c 03 fe 	sub	r12,1022
80005724:	f6 08 06 44 	mulu.d	r4,r11,r8
80005728:	f4 09 07 44 	macu.d	r4,r10,r9
8000572c:	f4 08 06 46 	mulu.d	r6,r10,r8
80005730:	f6 09 06 4a 	mulu.d	r10,r11,r9
80005734:	08 07       	add	r7,r4
80005736:	f4 05 00 4a 	adc	r10,r10,r5
8000573a:	5c 0b       	acr	r11
8000573c:	ed bb 00 14 	bld	r11,0x14
80005740:	c0 50       	breq	8000574a <__avr32_f64_mul+0x6a>
80005742:	a1 77       	lsl	r7,0x1
80005744:	5c fa       	rol	r10
80005746:	5c fb       	rol	r11
80005748:	20 1c       	sub	r12,1
8000574a:	58 0c       	cp.w	r12,0
8000574c:	e0 8a 00 6f 	brle	8000582a <__avr32_f64_mul_res_subnormal>
80005750:	e0 4c 07 ff 	cp.w	r12,2047
80005754:	e0 84 00 9c 	brge	8000588c <__avr32_f64_mul_res_inf>
80005758:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
8000575c:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80005760:	ef e6 12 17 	or	r7,r7,r6>>0x1
80005764:	ee 17 80 00 	eorh	r7,0x8000
80005768:	f1 b7 04 20 	satu	r7,0x1
8000576c:	0e 0a       	add	r10,r7
8000576e:	5c 0b       	acr	r11
80005770:	ed be 00 1f 	bld	lr,0x1f
80005774:	ef bb 00 1f 	bst	r11,0x1f
80005778:	d8 22       	popm	r4-r7,pc

8000577a <__avr32_f64_mul_op1_subnormal>:
8000577a:	e4 1b 00 0f 	andh	r11,0xf
8000577e:	f4 0c 12 00 	clz	r12,r10
80005782:	f6 06 12 00 	clz	r6,r11
80005786:	f7 bc 03 e1 	sublo	r12,-31
8000578a:	f8 06 17 30 	movlo	r6,r12
8000578e:	f7 b6 02 01 	subhs	r6,1
80005792:	e0 46 00 20 	cp.w	r6,32
80005796:	c0 d4       	brge	800057b0 <__avr32_f64_mul_op1_subnormal+0x36>
80005798:	ec 0c 11 20 	rsub	r12,r6,32
8000579c:	f6 06 09 4b 	lsl	r11,r11,r6
800057a0:	f4 0c 0a 4c 	lsr	r12,r10,r12
800057a4:	18 4b       	or	r11,r12
800057a6:	f4 06 09 4a 	lsl	r10,r10,r6
800057aa:	20 b6       	sub	r6,11
800057ac:	0c 17       	sub	r7,r6
800057ae:	ca ab       	rjmp	80005702 <__avr32_f64_mul+0x22>
800057b0:	f4 06 09 4b 	lsl	r11,r10,r6
800057b4:	c6 40       	breq	8000587c <__avr32_f64_mul_res_zero>
800057b6:	30 0a       	mov	r10,0
800057b8:	20 b6       	sub	r6,11
800057ba:	0c 17       	sub	r7,r6
800057bc:	ca 3b       	rjmp	80005702 <__avr32_f64_mul+0x22>

800057be <__avr32_f64_mul_op2_subnormal>:
800057be:	e4 19 00 0f 	andh	r9,0xf
800057c2:	f0 0c 12 00 	clz	r12,r8
800057c6:	f2 05 12 00 	clz	r5,r9
800057ca:	f7 bc 03 ea 	sublo	r12,-22
800057ce:	f8 05 17 30 	movlo	r5,r12
800057d2:	f7 b5 02 0a 	subhs	r5,10
800057d6:	e0 45 00 20 	cp.w	r5,32
800057da:	c0 d4       	brge	800057f4 <__avr32_f64_mul_op2_subnormal+0x36>
800057dc:	ea 0c 11 20 	rsub	r12,r5,32
800057e0:	f2 05 09 49 	lsl	r9,r9,r5
800057e4:	f0 0c 0a 4c 	lsr	r12,r8,r12
800057e8:	18 49       	or	r9,r12
800057ea:	f0 05 09 48 	lsl	r8,r8,r5
800057ee:	20 25       	sub	r5,2
800057f0:	0a 16       	sub	r6,r5
800057f2:	c8 fb       	rjmp	80005710 <__avr32_f64_mul+0x30>
800057f4:	f0 05 09 49 	lsl	r9,r8,r5
800057f8:	c4 20       	breq	8000587c <__avr32_f64_mul_res_zero>
800057fa:	30 08       	mov	r8,0
800057fc:	20 25       	sub	r5,2
800057fe:	0a 16       	sub	r6,r5
80005800:	c8 8b       	rjmp	80005710 <__avr32_f64_mul+0x30>

80005802 <__avr32_f64_mul_op_nan_or_inf>:
80005802:	e4 19 00 0f 	andh	r9,0xf
80005806:	e4 1b 00 0f 	andh	r11,0xf
8000580a:	14 4b       	or	r11,r10
8000580c:	10 49       	or	r9,r8
8000580e:	e0 47 07 ff 	cp.w	r7,2047
80005812:	c0 91       	brne	80005824 <__avr32_f64_mul_op1_not_naninf>
80005814:	58 0b       	cp.w	r11,0
80005816:	c3 81       	brne	80005886 <__avr32_f64_mul_res_nan>
80005818:	e0 46 07 ff 	cp.w	r6,2047
8000581c:	c3 81       	brne	8000588c <__avr32_f64_mul_res_inf>
8000581e:	58 09       	cp.w	r9,0
80005820:	c3 60       	breq	8000588c <__avr32_f64_mul_res_inf>
80005822:	c3 28       	rjmp	80005886 <__avr32_f64_mul_res_nan>

80005824 <__avr32_f64_mul_op1_not_naninf>:
80005824:	58 09       	cp.w	r9,0
80005826:	c3 30       	breq	8000588c <__avr32_f64_mul_res_inf>
80005828:	c2 f8       	rjmp	80005886 <__avr32_f64_mul_res_nan>

8000582a <__avr32_f64_mul_res_subnormal>:
8000582a:	5c 3c       	neg	r12
8000582c:	2f fc       	sub	r12,-1
8000582e:	f1 bc 04 c0 	satu	r12,0x6
80005832:	e0 4c 00 20 	cp.w	r12,32
80005836:	c1 14       	brge	80005858 <__avr32_f64_mul_res_subnormal+0x2e>
80005838:	f8 08 11 20 	rsub	r8,r12,32
8000583c:	0e 46       	or	r6,r7
8000583e:	ee 0c 0a 47 	lsr	r7,r7,r12
80005842:	f4 08 09 49 	lsl	r9,r10,r8
80005846:	12 47       	or	r7,r9
80005848:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000584c:	f6 08 09 49 	lsl	r9,r11,r8
80005850:	12 4a       	or	r10,r9
80005852:	f6 0c 0a 4b 	lsr	r11,r11,r12
80005856:	c8 3b       	rjmp	8000575c <__avr32_f64_mul+0x7c>
80005858:	f8 08 11 20 	rsub	r8,r12,32
8000585c:	f9 b9 00 00 	moveq	r9,0
80005860:	c0 30       	breq	80005866 <__avr32_f64_mul_res_subnormal+0x3c>
80005862:	f6 08 09 49 	lsl	r9,r11,r8
80005866:	0e 46       	or	r6,r7
80005868:	ed ea 10 16 	or	r6,r6,r10<<0x1
8000586c:	f4 0c 0a 4a 	lsr	r10,r10,r12
80005870:	f3 ea 10 07 	or	r7,r9,r10
80005874:	f6 0c 0a 4a 	lsr	r10,r11,r12
80005878:	30 0b       	mov	r11,0
8000587a:	c7 1b       	rjmp	8000575c <__avr32_f64_mul+0x7c>

8000587c <__avr32_f64_mul_res_zero>:
8000587c:	1c 9b       	mov	r11,lr
8000587e:	e6 1b 80 00 	andh	r11,0x8000,COH
80005882:	30 0a       	mov	r10,0
80005884:	d8 22       	popm	r4-r7,pc

80005886 <__avr32_f64_mul_res_nan>:
80005886:	3f fb       	mov	r11,-1
80005888:	3f fa       	mov	r10,-1
8000588a:	d8 22       	popm	r4-r7,pc

8000588c <__avr32_f64_mul_res_inf>:
8000588c:	f0 6b 00 00 	mov	r11,-1048576
80005890:	ed be 00 1f 	bld	lr,0x1f
80005894:	ef bb 00 1f 	bst	r11,0x1f
80005898:	30 0a       	mov	r10,0
8000589a:	d8 22       	popm	r4-r7,pc

8000589c <__avr32_f64_mul_op1_zero>:
8000589c:	f7 e9 20 0b 	eor	r11,r11,r9
800058a0:	e6 1b 80 00 	andh	r11,0x8000,COH
800058a4:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
800058a8:	e0 4c 07 ff 	cp.w	r12,2047
800058ac:	5e 1c       	retne	r12
800058ae:	3f fa       	mov	r10,-1
800058b0:	3f fb       	mov	r11,-1
800058b2:	5e fc       	retal	r12

800058b4 <__avr32_f64_sub_from_add>:
800058b4:	ee 19 80 00 	eorh	r9,0x8000

800058b8 <__avr32_f64_sub>:
800058b8:	f7 e9 20 0c 	eor	r12,r11,r9
800058bc:	e0 86 00 ca 	brmi	80005a50 <__avr32_f64_add_from_sub>
800058c0:	eb cd 40 e0 	pushm	r5-r7,lr
800058c4:	16 9c       	mov	r12,r11
800058c6:	e6 1c 80 00 	andh	r12,0x8000,COH
800058ca:	bf db       	cbr	r11,0x1f
800058cc:	bf d9       	cbr	r9,0x1f
800058ce:	10 3a       	cp.w	r10,r8
800058d0:	f2 0b 13 00 	cpc	r11,r9
800058d4:	c0 92       	brcc	800058e6 <__avr32_f64_sub+0x2e>
800058d6:	16 97       	mov	r7,r11
800058d8:	12 9b       	mov	r11,r9
800058da:	0e 99       	mov	r9,r7
800058dc:	14 97       	mov	r7,r10
800058de:	10 9a       	mov	r10,r8
800058e0:	0e 98       	mov	r8,r7
800058e2:	ee 1c 80 00 	eorh	r12,0x8000
800058e6:	f6 07 16 14 	lsr	r7,r11,0x14
800058ea:	ab 7b       	lsl	r11,0xb
800058ec:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
800058f0:	ab 7a       	lsl	r10,0xb
800058f2:	bf bb       	sbr	r11,0x1f
800058f4:	f2 06 16 14 	lsr	r6,r9,0x14
800058f8:	c4 40       	breq	80005980 <__avr32_f64_sub_opL_subnormal>
800058fa:	ab 79       	lsl	r9,0xb
800058fc:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80005900:	ab 78       	lsl	r8,0xb
80005902:	bf b9       	sbr	r9,0x1f

80005904 <__avr32_f64_sub_opL_subnormal_done>:
80005904:	e0 47 07 ff 	cp.w	r7,2047
80005908:	c4 f0       	breq	800059a6 <__avr32_f64_sub_opH_nan_or_inf>
8000590a:	0e 26       	rsub	r6,r7
8000590c:	c1 20       	breq	80005930 <__avr32_f64_sub_shift_done>
8000590e:	ec 05 11 20 	rsub	r5,r6,32
80005912:	e0 46 00 20 	cp.w	r6,32
80005916:	c7 c2       	brcc	80005a0e <__avr32_f64_sub_longshift>
80005918:	f0 05 09 4e 	lsl	lr,r8,r5
8000591c:	f2 05 09 45 	lsl	r5,r9,r5
80005920:	f0 06 0a 48 	lsr	r8,r8,r6
80005924:	f2 06 0a 49 	lsr	r9,r9,r6
80005928:	0a 48       	or	r8,r5
8000592a:	58 0e       	cp.w	lr,0
8000592c:	5f 1e       	srne	lr
8000592e:	1c 48       	or	r8,lr

80005930 <__avr32_f64_sub_shift_done>:
80005930:	10 1a       	sub	r10,r8
80005932:	f6 09 01 4b 	sbc	r11,r11,r9
80005936:	f6 06 12 00 	clz	r6,r11
8000593a:	c0 e0       	breq	80005956 <__avr32_f64_sub_longnormalize_done>
8000593c:	c7 83       	brcs	80005a2c <__avr32_f64_sub_longnormalize>
8000593e:	ec 0e 11 20 	rsub	lr,r6,32
80005942:	f6 06 09 4b 	lsl	r11,r11,r6
80005946:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000594a:	1c 4b       	or	r11,lr
8000594c:	f4 06 09 4a 	lsl	r10,r10,r6
80005950:	0c 17       	sub	r7,r6
80005952:	e0 8a 00 39 	brle	800059c4 <__avr32_f64_sub_subnormal_result>

80005956 <__avr32_f64_sub_longnormalize_done>:
80005956:	f4 09 15 15 	lsl	r9,r10,0x15
8000595a:	ab 9a       	lsr	r10,0xb
8000595c:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80005960:	ab 9b       	lsr	r11,0xb
80005962:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80005966:	18 4b       	or	r11,r12

80005968 <__avr32_f64_sub_round>:
80005968:	fc 17 80 00 	movh	r7,0x8000
8000596c:	ed ba 00 00 	bld	r10,0x0
80005970:	f7 b7 01 ff 	subne	r7,-1
80005974:	0e 39       	cp.w	r9,r7
80005976:	5f 29       	srhs	r9
80005978:	12 0a       	add	r10,r9
8000597a:	5c 0b       	acr	r11
8000597c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80005980 <__avr32_f64_sub_opL_subnormal>:
80005980:	ab 79       	lsl	r9,0xb
80005982:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80005986:	ab 78       	lsl	r8,0xb
80005988:	f3 e8 10 0e 	or	lr,r9,r8
8000598c:	f9 b6 01 01 	movne	r6,1
80005990:	ee 0e 11 00 	rsub	lr,r7,0
80005994:	f9 b7 00 01 	moveq	r7,1
80005998:	ef bb 00 1f 	bst	r11,0x1f
8000599c:	f7 ea 10 0e 	or	lr,r11,r10
800059a0:	f9 b7 00 00 	moveq	r7,0
800059a4:	cb 0b       	rjmp	80005904 <__avr32_f64_sub_opL_subnormal_done>

800059a6 <__avr32_f64_sub_opH_nan_or_inf>:
800059a6:	bf db       	cbr	r11,0x1f
800059a8:	f7 ea 10 0e 	or	lr,r11,r10
800059ac:	c0 81       	brne	800059bc <__avr32_f64_sub_return_nan>
800059ae:	e0 46 07 ff 	cp.w	r6,2047
800059b2:	c0 50       	breq	800059bc <__avr32_f64_sub_return_nan>
800059b4:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
800059b8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800059bc <__avr32_f64_sub_return_nan>:
800059bc:	3f fa       	mov	r10,-1
800059be:	3f fb       	mov	r11,-1
800059c0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800059c4 <__avr32_f64_sub_subnormal_result>:
800059c4:	5c 37       	neg	r7
800059c6:	2f f7       	sub	r7,-1
800059c8:	f1 b7 04 c0 	satu	r7,0x6
800059cc:	e0 47 00 20 	cp.w	r7,32
800059d0:	c1 14       	brge	800059f2 <__avr32_f64_sub_subnormal_result+0x2e>
800059d2:	ee 08 11 20 	rsub	r8,r7,32
800059d6:	f4 08 09 49 	lsl	r9,r10,r8
800059da:	5f 16       	srne	r6
800059dc:	f4 07 0a 4a 	lsr	r10,r10,r7
800059e0:	0c 4a       	or	r10,r6
800059e2:	f6 08 09 49 	lsl	r9,r11,r8
800059e6:	f5 e9 10 0a 	or	r10,r10,r9
800059ea:	f4 07 0a 4b 	lsr	r11,r10,r7
800059ee:	30 07       	mov	r7,0
800059f0:	cb 3b       	rjmp	80005956 <__avr32_f64_sub_longnormalize_done>
800059f2:	ee 08 11 40 	rsub	r8,r7,64
800059f6:	f6 08 09 49 	lsl	r9,r11,r8
800059fa:	14 49       	or	r9,r10
800059fc:	5f 16       	srne	r6
800059fe:	f6 07 0a 4a 	lsr	r10,r11,r7
80005a02:	0c 4a       	or	r10,r6
80005a04:	30 0b       	mov	r11,0
80005a06:	30 07       	mov	r7,0
80005a08:	ca 7b       	rjmp	80005956 <__avr32_f64_sub_longnormalize_done>
80005a0a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80005a0e <__avr32_f64_sub_longshift>:
80005a0e:	f1 b6 04 c0 	satu	r6,0x6
80005a12:	f0 0e 17 00 	moveq	lr,r8
80005a16:	c0 40       	breq	80005a1e <__avr32_f64_sub_longshift+0x10>
80005a18:	f2 05 09 4e 	lsl	lr,r9,r5
80005a1c:	10 4e       	or	lr,r8
80005a1e:	f2 06 0a 48 	lsr	r8,r9,r6
80005a22:	30 09       	mov	r9,0
80005a24:	58 0e       	cp.w	lr,0
80005a26:	5f 1e       	srne	lr
80005a28:	1c 48       	or	r8,lr
80005a2a:	c8 3b       	rjmp	80005930 <__avr32_f64_sub_shift_done>

80005a2c <__avr32_f64_sub_longnormalize>:
80005a2c:	f4 06 12 00 	clz	r6,r10
80005a30:	f9 b7 03 00 	movlo	r7,0
80005a34:	f9 b6 03 00 	movlo	r6,0
80005a38:	f9 bc 03 00 	movlo	r12,0
80005a3c:	f7 b6 02 e0 	subhs	r6,-32
80005a40:	f4 06 09 4b 	lsl	r11,r10,r6
80005a44:	30 0a       	mov	r10,0
80005a46:	0c 17       	sub	r7,r6
80005a48:	fe 9a ff be 	brle	800059c4 <__avr32_f64_sub_subnormal_result>
80005a4c:	c8 5b       	rjmp	80005956 <__avr32_f64_sub_longnormalize_done>
80005a4e:	d7 03       	nop

80005a50 <__avr32_f64_add_from_sub>:
80005a50:	ee 19 80 00 	eorh	r9,0x8000

80005a54 <__avr32_f64_add>:
80005a54:	f7 e9 20 0c 	eor	r12,r11,r9
80005a58:	fe 96 ff 2e 	brmi	800058b4 <__avr32_f64_sub_from_add>
80005a5c:	eb cd 40 e0 	pushm	r5-r7,lr
80005a60:	16 9c       	mov	r12,r11
80005a62:	e6 1c 80 00 	andh	r12,0x8000,COH
80005a66:	bf db       	cbr	r11,0x1f
80005a68:	bf d9       	cbr	r9,0x1f
80005a6a:	12 3b       	cp.w	r11,r9
80005a6c:	c0 72       	brcc	80005a7a <__avr32_f64_add+0x26>
80005a6e:	16 97       	mov	r7,r11
80005a70:	12 9b       	mov	r11,r9
80005a72:	0e 99       	mov	r9,r7
80005a74:	14 97       	mov	r7,r10
80005a76:	10 9a       	mov	r10,r8
80005a78:	0e 98       	mov	r8,r7
80005a7a:	30 0e       	mov	lr,0
80005a7c:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80005a80:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80005a84:	b5 ab       	sbr	r11,0x14
80005a86:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80005a8a:	c6 20       	breq	80005b4e <__avr32_f64_add_op2_subnormal>
80005a8c:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80005a90:	b5 a9       	sbr	r9,0x14
80005a92:	e0 47 07 ff 	cp.w	r7,2047
80005a96:	c2 80       	breq	80005ae6 <__avr32_f64_add_opH_nan_or_inf>
80005a98:	0e 26       	rsub	r6,r7
80005a9a:	c1 20       	breq	80005abe <__avr32_f64_add_shift_done>
80005a9c:	e0 46 00 36 	cp.w	r6,54
80005aa0:	c1 52       	brcc	80005aca <__avr32_f64_add_res_of_done>
80005aa2:	ec 05 11 20 	rsub	r5,r6,32
80005aa6:	e0 46 00 20 	cp.w	r6,32
80005aaa:	c3 52       	brcc	80005b14 <__avr32_f64_add_longshift>
80005aac:	f0 05 09 4e 	lsl	lr,r8,r5
80005ab0:	f2 05 09 45 	lsl	r5,r9,r5
80005ab4:	f0 06 0a 48 	lsr	r8,r8,r6
80005ab8:	f2 06 0a 49 	lsr	r9,r9,r6
80005abc:	0a 48       	or	r8,r5

80005abe <__avr32_f64_add_shift_done>:
80005abe:	10 0a       	add	r10,r8
80005ac0:	f6 09 00 4b 	adc	r11,r11,r9
80005ac4:	ed bb 00 15 	bld	r11,0x15
80005ac8:	c3 40       	breq	80005b30 <__avr32_f64_add_res_of>

80005aca <__avr32_f64_add_res_of_done>:
80005aca:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80005ace:	18 4b       	or	r11,r12

80005ad0 <__avr32_f64_add_round>:
80005ad0:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
80005ad4:	18 4e       	or	lr,r12
80005ad6:	ee 1e 80 00 	eorh	lr,0x8000
80005ada:	f1 be 04 20 	satu	lr,0x1
80005ade:	1c 0a       	add	r10,lr
80005ae0:	5c 0b       	acr	r11
80005ae2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80005ae6 <__avr32_f64_add_opH_nan_or_inf>:
80005ae6:	b5 cb       	cbr	r11,0x14
80005ae8:	f7 ea 10 0e 	or	lr,r11,r10
80005aec:	c1 01       	brne	80005b0c <__avr32_f64_add_return_nan>
80005aee:	e0 46 07 ff 	cp.w	r6,2047
80005af2:	c0 30       	breq	80005af8 <__avr32_f64_add_opL_nan_or_inf>
80005af4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80005af8 <__avr32_f64_add_opL_nan_or_inf>:
80005af8:	b5 c9       	cbr	r9,0x14
80005afa:	f3 e8 10 0e 	or	lr,r9,r8
80005afe:	c0 71       	brne	80005b0c <__avr32_f64_add_return_nan>
80005b00:	30 0a       	mov	r10,0
80005b02:	fc 1b 7f f0 	movh	r11,0x7ff0
80005b06:	18 4b       	or	r11,r12
80005b08:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80005b0c <__avr32_f64_add_return_nan>:
80005b0c:	3f fa       	mov	r10,-1
80005b0e:	3f fb       	mov	r11,-1
80005b10:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80005b14 <__avr32_f64_add_longshift>:
80005b14:	f1 b6 04 c0 	satu	r6,0x6
80005b18:	f0 0e 17 00 	moveq	lr,r8
80005b1c:	c0 60       	breq	80005b28 <__avr32_f64_add_longshift+0x14>
80005b1e:	f2 05 09 4e 	lsl	lr,r9,r5
80005b22:	58 08       	cp.w	r8,0
80005b24:	5f 18       	srne	r8
80005b26:	10 4e       	or	lr,r8
80005b28:	f2 06 0a 48 	lsr	r8,r9,r6
80005b2c:	30 09       	mov	r9,0
80005b2e:	cc 8b       	rjmp	80005abe <__avr32_f64_add_shift_done>

80005b30 <__avr32_f64_add_res_of>:
80005b30:	fd ee 10 1e 	or	lr,lr,lr<<0x1
80005b34:	a1 9b       	lsr	r11,0x1
80005b36:	5d 0a       	ror	r10
80005b38:	5d 0e       	ror	lr
80005b3a:	2f f7       	sub	r7,-1
80005b3c:	e0 47 07 ff 	cp.w	r7,2047
80005b40:	f9 ba 00 00 	moveq	r10,0
80005b44:	f9 bb 00 00 	moveq	r11,0
80005b48:	f9 be 00 00 	moveq	lr,0
80005b4c:	cb fb       	rjmp	80005aca <__avr32_f64_add_res_of_done>

80005b4e <__avr32_f64_add_op2_subnormal>:
80005b4e:	30 16       	mov	r6,1
80005b50:	58 07       	cp.w	r7,0
80005b52:	ca 01       	brne	80005a92 <__avr32_f64_add+0x3e>
80005b54:	b5 cb       	cbr	r11,0x14
80005b56:	10 0a       	add	r10,r8
80005b58:	f6 09 00 4b 	adc	r11,r11,r9
80005b5c:	18 4b       	or	r11,r12
80005b5e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80005b62:	d7 03       	nop

80005b64 <__avr32_f64_to_u32>:
80005b64:	58 0b       	cp.w	r11,0
80005b66:	5e 6d       	retmi	0

80005b68 <__avr32_f64_to_s32>:
80005b68:	f6 0c 15 01 	lsl	r12,r11,0x1
80005b6c:	b5 9c       	lsr	r12,0x15
80005b6e:	e0 2c 03 ff 	sub	r12,1023
80005b72:	5e 3d       	retlo	0
80005b74:	f8 0c 11 1f 	rsub	r12,r12,31
80005b78:	16 99       	mov	r9,r11
80005b7a:	ab 7b       	lsl	r11,0xb
80005b7c:	bf bb       	sbr	r11,0x1f
80005b7e:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80005b82:	f6 0c 0a 4b 	lsr	r11,r11,r12
80005b86:	a1 79       	lsl	r9,0x1
80005b88:	5e 2b       	reths	r11
80005b8a:	5c 3b       	neg	r11
80005b8c:	5e fb       	retal	r11

80005b8e <__avr32_u32_to_f64>:
80005b8e:	f8 cb 00 00 	sub	r11,r12,0
80005b92:	30 0c       	mov	r12,0
80005b94:	c0 38       	rjmp	80005b9a <__avr32_s32_to_f64+0x4>

80005b96 <__avr32_s32_to_f64>:
80005b96:	18 9b       	mov	r11,r12
80005b98:	5c 4b       	abs	r11
80005b9a:	30 0a       	mov	r10,0
80005b9c:	5e 0b       	reteq	r11
80005b9e:	d4 01       	pushm	lr
80005ba0:	e0 69 04 1e 	mov	r9,1054
80005ba4:	f6 08 12 00 	clz	r8,r11
80005ba8:	c1 70       	breq	80005bd6 <__avr32_s32_to_f64+0x40>
80005baa:	c0 c3       	brcs	80005bc2 <__avr32_s32_to_f64+0x2c>
80005bac:	f0 0e 11 20 	rsub	lr,r8,32
80005bb0:	f6 08 09 4b 	lsl	r11,r11,r8
80005bb4:	f4 0e 0a 4e 	lsr	lr,r10,lr
80005bb8:	1c 4b       	or	r11,lr
80005bba:	f4 08 09 4a 	lsl	r10,r10,r8
80005bbe:	10 19       	sub	r9,r8
80005bc0:	c0 b8       	rjmp	80005bd6 <__avr32_s32_to_f64+0x40>
80005bc2:	f4 08 12 00 	clz	r8,r10
80005bc6:	f9 b8 03 00 	movlo	r8,0
80005bca:	f7 b8 02 e0 	subhs	r8,-32
80005bce:	f4 08 09 4b 	lsl	r11,r10,r8
80005bd2:	30 0a       	mov	r10,0
80005bd4:	10 19       	sub	r9,r8
80005bd6:	58 09       	cp.w	r9,0
80005bd8:	e0 89 00 30 	brgt	80005c38 <__avr32_s32_to_f64+0xa2>
80005bdc:	5c 39       	neg	r9
80005bde:	2f f9       	sub	r9,-1
80005be0:	e0 49 00 36 	cp.w	r9,54
80005be4:	c0 43       	brcs	80005bec <__avr32_s32_to_f64+0x56>
80005be6:	30 0b       	mov	r11,0
80005be8:	30 0a       	mov	r10,0
80005bea:	c2 68       	rjmp	80005c36 <__avr32_s32_to_f64+0xa0>
80005bec:	2f 69       	sub	r9,-10
80005bee:	f2 08 11 20 	rsub	r8,r9,32
80005bf2:	e0 49 00 20 	cp.w	r9,32
80005bf6:	c0 b2       	brcc	80005c0c <__avr32_s32_to_f64+0x76>
80005bf8:	f4 08 09 4e 	lsl	lr,r10,r8
80005bfc:	f6 08 09 48 	lsl	r8,r11,r8
80005c00:	f4 09 0a 4a 	lsr	r10,r10,r9
80005c04:	f6 09 0a 4b 	lsr	r11,r11,r9
80005c08:	10 4b       	or	r11,r8
80005c0a:	c0 88       	rjmp	80005c1a <__avr32_s32_to_f64+0x84>
80005c0c:	f6 08 09 4e 	lsl	lr,r11,r8
80005c10:	14 4e       	or	lr,r10
80005c12:	16 9a       	mov	r10,r11
80005c14:	30 0b       	mov	r11,0
80005c16:	f4 09 0a 4a 	lsr	r10,r10,r9
80005c1a:	ed ba 00 00 	bld	r10,0x0
80005c1e:	c0 92       	brcc	80005c30 <__avr32_s32_to_f64+0x9a>
80005c20:	1c 7e       	tst	lr,lr
80005c22:	c0 41       	brne	80005c2a <__avr32_s32_to_f64+0x94>
80005c24:	ed ba 00 01 	bld	r10,0x1
80005c28:	c0 42       	brcc	80005c30 <__avr32_s32_to_f64+0x9a>
80005c2a:	2f fa       	sub	r10,-1
80005c2c:	f7 bb 02 ff 	subhs	r11,-1
80005c30:	5c fc       	rol	r12
80005c32:	5d 0b       	ror	r11
80005c34:	5d 0a       	ror	r10
80005c36:	d8 02       	popm	pc
80005c38:	e0 68 03 ff 	mov	r8,1023
80005c3c:	ed ba 00 0b 	bld	r10,0xb
80005c40:	f7 b8 00 ff 	subeq	r8,-1
80005c44:	10 0a       	add	r10,r8
80005c46:	5c 0b       	acr	r11
80005c48:	f7 b9 03 fe 	sublo	r9,-2
80005c4c:	e0 49 07 ff 	cp.w	r9,2047
80005c50:	c0 55       	brlt	80005c5a <__avr32_s32_to_f64+0xc4>
80005c52:	30 0a       	mov	r10,0
80005c54:	fc 1b ff e0 	movh	r11,0xffe0
80005c58:	c0 c8       	rjmp	80005c70 <__floatsidf_return_op1>
80005c5a:	ed bb 00 1f 	bld	r11,0x1f
80005c5e:	f7 b9 01 01 	subne	r9,1
80005c62:	ab 9a       	lsr	r10,0xb
80005c64:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80005c68:	a1 7b       	lsl	r11,0x1
80005c6a:	ab 9b       	lsr	r11,0xb
80005c6c:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80005c70 <__floatsidf_return_op1>:
80005c70:	a1 7c       	lsl	r12,0x1
80005c72:	5d 0b       	ror	r11
80005c74:	d8 02       	popm	pc

80005c76 <__avr32_udiv64>:
80005c76:	d4 31       	pushm	r0-r7,lr
80005c78:	1a 97       	mov	r7,sp
80005c7a:	20 3d       	sub	sp,12
80005c7c:	10 9c       	mov	r12,r8
80005c7e:	12 9e       	mov	lr,r9
80005c80:	14 93       	mov	r3,r10
80005c82:	58 09       	cp.w	r9,0
80005c84:	e0 81 00 bd 	brne	80005dfe <__avr32_udiv64+0x188>
80005c88:	16 38       	cp.w	r8,r11
80005c8a:	e0 88 00 40 	brls	80005d0a <__avr32_udiv64+0x94>
80005c8e:	f0 08 12 00 	clz	r8,r8
80005c92:	c0 d0       	breq	80005cac <__avr32_udiv64+0x36>
80005c94:	f6 08 09 4b 	lsl	r11,r11,r8
80005c98:	f0 09 11 20 	rsub	r9,r8,32
80005c9c:	f8 08 09 4c 	lsl	r12,r12,r8
80005ca0:	f4 09 0a 49 	lsr	r9,r10,r9
80005ca4:	f4 08 09 43 	lsl	r3,r10,r8
80005ca8:	f3 eb 10 0b 	or	r11,r9,r11
80005cac:	f8 0e 16 10 	lsr	lr,r12,0x10
80005cb0:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80005cb4:	f6 0e 0d 00 	divu	r0,r11,lr
80005cb8:	e6 0b 16 10 	lsr	r11,r3,0x10
80005cbc:	00 99       	mov	r9,r0
80005cbe:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005cc2:	e0 0a 02 48 	mul	r8,r0,r10
80005cc6:	10 3b       	cp.w	r11,r8
80005cc8:	c0 a2       	brcc	80005cdc <__avr32_udiv64+0x66>
80005cca:	20 19       	sub	r9,1
80005ccc:	18 0b       	add	r11,r12
80005cce:	18 3b       	cp.w	r11,r12
80005cd0:	c0 63       	brcs	80005cdc <__avr32_udiv64+0x66>
80005cd2:	10 3b       	cp.w	r11,r8
80005cd4:	f7 b9 03 01 	sublo	r9,1
80005cd8:	f7 dc e3 0b 	addcs	r11,r11,r12
80005cdc:	f6 08 01 01 	sub	r1,r11,r8
80005ce0:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80005ce4:	e2 0e 0d 00 	divu	r0,r1,lr
80005ce8:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80005cec:	00 98       	mov	r8,r0
80005cee:	e0 0a 02 4a 	mul	r10,r0,r10
80005cf2:	14 33       	cp.w	r3,r10
80005cf4:	c0 82       	brcc	80005d04 <__avr32_udiv64+0x8e>
80005cf6:	20 18       	sub	r8,1
80005cf8:	18 03       	add	r3,r12
80005cfa:	18 33       	cp.w	r3,r12
80005cfc:	c0 43       	brcs	80005d04 <__avr32_udiv64+0x8e>
80005cfe:	14 33       	cp.w	r3,r10
80005d00:	f7 b8 03 01 	sublo	r8,1
80005d04:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80005d08:	cd f8       	rjmp	80005ec6 <__avr32_udiv64+0x250>
80005d0a:	58 08       	cp.w	r8,0
80005d0c:	c0 51       	brne	80005d16 <__avr32_udiv64+0xa0>
80005d0e:	30 19       	mov	r9,1
80005d10:	f2 08 0d 08 	divu	r8,r9,r8
80005d14:	10 9c       	mov	r12,r8
80005d16:	f8 06 12 00 	clz	r6,r12
80005d1a:	c0 41       	brne	80005d22 <__avr32_udiv64+0xac>
80005d1c:	18 1b       	sub	r11,r12
80005d1e:	30 19       	mov	r9,1
80005d20:	c4 08       	rjmp	80005da0 <__avr32_udiv64+0x12a>
80005d22:	ec 01 11 20 	rsub	r1,r6,32
80005d26:	f4 01 0a 49 	lsr	r9,r10,r1
80005d2a:	f8 06 09 4c 	lsl	r12,r12,r6
80005d2e:	f6 06 09 48 	lsl	r8,r11,r6
80005d32:	f6 01 0a 41 	lsr	r1,r11,r1
80005d36:	f3 e8 10 08 	or	r8,r9,r8
80005d3a:	f8 03 16 10 	lsr	r3,r12,0x10
80005d3e:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80005d42:	e2 03 0d 00 	divu	r0,r1,r3
80005d46:	f0 0b 16 10 	lsr	r11,r8,0x10
80005d4a:	00 9e       	mov	lr,r0
80005d4c:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005d50:	e0 05 02 49 	mul	r9,r0,r5
80005d54:	12 3b       	cp.w	r11,r9
80005d56:	c0 a2       	brcc	80005d6a <__avr32_udiv64+0xf4>
80005d58:	20 1e       	sub	lr,1
80005d5a:	18 0b       	add	r11,r12
80005d5c:	18 3b       	cp.w	r11,r12
80005d5e:	c0 63       	brcs	80005d6a <__avr32_udiv64+0xf4>
80005d60:	12 3b       	cp.w	r11,r9
80005d62:	f7 be 03 01 	sublo	lr,1
80005d66:	f7 dc e3 0b 	addcs	r11,r11,r12
80005d6a:	12 1b       	sub	r11,r9
80005d6c:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80005d70:	f6 03 0d 02 	divu	r2,r11,r3
80005d74:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80005d78:	04 99       	mov	r9,r2
80005d7a:	e4 05 02 4b 	mul	r11,r2,r5
80005d7e:	16 38       	cp.w	r8,r11
80005d80:	c0 a2       	brcc	80005d94 <__avr32_udiv64+0x11e>
80005d82:	20 19       	sub	r9,1
80005d84:	18 08       	add	r8,r12
80005d86:	18 38       	cp.w	r8,r12
80005d88:	c0 63       	brcs	80005d94 <__avr32_udiv64+0x11e>
80005d8a:	16 38       	cp.w	r8,r11
80005d8c:	f7 b9 03 01 	sublo	r9,1
80005d90:	f1 dc e3 08 	addcs	r8,r8,r12
80005d94:	f4 06 09 43 	lsl	r3,r10,r6
80005d98:	f0 0b 01 0b 	sub	r11,r8,r11
80005d9c:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80005da0:	f8 06 16 10 	lsr	r6,r12,0x10
80005da4:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80005da8:	f6 06 0d 00 	divu	r0,r11,r6
80005dac:	e6 0b 16 10 	lsr	r11,r3,0x10
80005db0:	00 9a       	mov	r10,r0
80005db2:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005db6:	e0 0e 02 48 	mul	r8,r0,lr
80005dba:	10 3b       	cp.w	r11,r8
80005dbc:	c0 a2       	brcc	80005dd0 <__avr32_udiv64+0x15a>
80005dbe:	20 1a       	sub	r10,1
80005dc0:	18 0b       	add	r11,r12
80005dc2:	18 3b       	cp.w	r11,r12
80005dc4:	c0 63       	brcs	80005dd0 <__avr32_udiv64+0x15a>
80005dc6:	10 3b       	cp.w	r11,r8
80005dc8:	f7 ba 03 01 	sublo	r10,1
80005dcc:	f7 dc e3 0b 	addcs	r11,r11,r12
80005dd0:	f6 08 01 01 	sub	r1,r11,r8
80005dd4:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80005dd8:	e2 06 0d 00 	divu	r0,r1,r6
80005ddc:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80005de0:	00 98       	mov	r8,r0
80005de2:	e0 0e 02 4b 	mul	r11,r0,lr
80005de6:	16 33       	cp.w	r3,r11
80005de8:	c0 82       	brcc	80005df8 <__avr32_udiv64+0x182>
80005dea:	20 18       	sub	r8,1
80005dec:	18 03       	add	r3,r12
80005dee:	18 33       	cp.w	r3,r12
80005df0:	c0 43       	brcs	80005df8 <__avr32_udiv64+0x182>
80005df2:	16 33       	cp.w	r3,r11
80005df4:	f7 b8 03 01 	sublo	r8,1
80005df8:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80005dfc:	c6 98       	rjmp	80005ece <__avr32_udiv64+0x258>
80005dfe:	16 39       	cp.w	r9,r11
80005e00:	e0 8b 00 65 	brhi	80005eca <__avr32_udiv64+0x254>
80005e04:	f2 09 12 00 	clz	r9,r9
80005e08:	c0 b1       	brne	80005e1e <__avr32_udiv64+0x1a8>
80005e0a:	10 3a       	cp.w	r10,r8
80005e0c:	5f 2a       	srhs	r10
80005e0e:	1c 3b       	cp.w	r11,lr
80005e10:	5f b8       	srhi	r8
80005e12:	10 4a       	or	r10,r8
80005e14:	f2 0a 18 00 	cp.b	r10,r9
80005e18:	c5 90       	breq	80005eca <__avr32_udiv64+0x254>
80005e1a:	30 18       	mov	r8,1
80005e1c:	c5 98       	rjmp	80005ece <__avr32_udiv64+0x258>
80005e1e:	f0 09 09 46 	lsl	r6,r8,r9
80005e22:	f2 03 11 20 	rsub	r3,r9,32
80005e26:	fc 09 09 4e 	lsl	lr,lr,r9
80005e2a:	f0 03 0a 48 	lsr	r8,r8,r3
80005e2e:	f6 09 09 4c 	lsl	r12,r11,r9
80005e32:	f4 03 0a 42 	lsr	r2,r10,r3
80005e36:	ef 46 ff f4 	st.w	r7[-12],r6
80005e3a:	f6 03 0a 43 	lsr	r3,r11,r3
80005e3e:	18 42       	or	r2,r12
80005e40:	f1 ee 10 0c 	or	r12,r8,lr
80005e44:	f8 01 16 10 	lsr	r1,r12,0x10
80005e48:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80005e4c:	e6 01 0d 04 	divu	r4,r3,r1
80005e50:	e4 03 16 10 	lsr	r3,r2,0x10
80005e54:	08 9e       	mov	lr,r4
80005e56:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80005e5a:	e8 06 02 48 	mul	r8,r4,r6
80005e5e:	10 33       	cp.w	r3,r8
80005e60:	c0 a2       	brcc	80005e74 <__avr32_udiv64+0x1fe>
80005e62:	20 1e       	sub	lr,1
80005e64:	18 03       	add	r3,r12
80005e66:	18 33       	cp.w	r3,r12
80005e68:	c0 63       	brcs	80005e74 <__avr32_udiv64+0x1fe>
80005e6a:	10 33       	cp.w	r3,r8
80005e6c:	f7 be 03 01 	sublo	lr,1
80005e70:	e7 dc e3 03 	addcs	r3,r3,r12
80005e74:	10 13       	sub	r3,r8
80005e76:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80005e7a:	e6 01 0d 00 	divu	r0,r3,r1
80005e7e:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005e82:	00 98       	mov	r8,r0
80005e84:	e0 06 02 46 	mul	r6,r0,r6
80005e88:	0c 3b       	cp.w	r11,r6
80005e8a:	c0 a2       	brcc	80005e9e <__avr32_udiv64+0x228>
80005e8c:	20 18       	sub	r8,1
80005e8e:	18 0b       	add	r11,r12
80005e90:	18 3b       	cp.w	r11,r12
80005e92:	c0 63       	brcs	80005e9e <__avr32_udiv64+0x228>
80005e94:	0c 3b       	cp.w	r11,r6
80005e96:	f7 dc e3 0b 	addcs	r11,r11,r12
80005e9a:	f7 b8 03 01 	sublo	r8,1
80005e9e:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80005ea2:	ee f4 ff f4 	ld.w	r4,r7[-12]
80005ea6:	0c 1b       	sub	r11,r6
80005ea8:	f0 04 06 42 	mulu.d	r2,r8,r4
80005eac:	06 95       	mov	r5,r3
80005eae:	16 35       	cp.w	r5,r11
80005eb0:	e0 8b 00 0a 	brhi	80005ec4 <__avr32_udiv64+0x24e>
80005eb4:	5f 0b       	sreq	r11
80005eb6:	f4 09 09 49 	lsl	r9,r10,r9
80005eba:	12 32       	cp.w	r2,r9
80005ebc:	5f b9       	srhi	r9
80005ebe:	f7 e9 00 09 	and	r9,r11,r9
80005ec2:	c0 60       	breq	80005ece <__avr32_udiv64+0x258>
80005ec4:	20 18       	sub	r8,1
80005ec6:	30 09       	mov	r9,0
80005ec8:	c0 38       	rjmp	80005ece <__avr32_udiv64+0x258>
80005eca:	30 09       	mov	r9,0
80005ecc:	12 98       	mov	r8,r9
80005ece:	10 9a       	mov	r10,r8
80005ed0:	12 93       	mov	r3,r9
80005ed2:	10 92       	mov	r2,r8
80005ed4:	12 9b       	mov	r11,r9
80005ed6:	2f dd       	sub	sp,-12
80005ed8:	d8 32       	popm	r0-r7,pc
80005eda:	d7 03       	nop

80005edc <malloc>:
80005edc:	d4 01       	pushm	lr
80005ede:	e0 68 05 34 	mov	r8,1332
80005ee2:	18 9b       	mov	r11,r12
80005ee4:	70 0c       	ld.w	r12,r8[0x0]
80005ee6:	c0 3c       	rcall	80005eec <_malloc_r>
80005ee8:	d8 02       	popm	pc
80005eea:	d7 03       	nop

80005eec <_malloc_r>:
80005eec:	d4 31       	pushm	r0-r7,lr
80005eee:	f6 c8 ff f5 	sub	r8,r11,-11
80005ef2:	18 95       	mov	r5,r12
80005ef4:	10 97       	mov	r7,r8
80005ef6:	e0 17 ff f8 	andl	r7,0xfff8
80005efa:	59 68       	cp.w	r8,22
80005efc:	f9 b7 08 10 	movls	r7,16
80005f00:	16 37       	cp.w	r7,r11
80005f02:	5f 38       	srlo	r8
80005f04:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80005f08:	c0 50       	breq	80005f12 <_malloc_r+0x26>
80005f0a:	30 c8       	mov	r8,12
80005f0c:	99 38       	st.w	r12[0xc],r8
80005f0e:	e0 8f 01 ef 	bral	800062ec <_malloc_r+0x400>
80005f12:	e0 a0 02 a1 	rcall	80006454 <__malloc_lock>
80005f16:	e0 47 01 f7 	cp.w	r7,503
80005f1a:	e0 8b 00 1c 	brhi	80005f52 <_malloc_r+0x66>
80005f1e:	ee 03 16 03 	lsr	r3,r7,0x3
80005f22:	33 48       	mov	r8,52
80005f24:	f0 03 00 38 	add	r8,r8,r3<<0x3
80005f28:	70 36       	ld.w	r6,r8[0xc]
80005f2a:	10 36       	cp.w	r6,r8
80005f2c:	c0 61       	brne	80005f38 <_malloc_r+0x4c>
80005f2e:	ec c8 ff f8 	sub	r8,r6,-8
80005f32:	70 36       	ld.w	r6,r8[0xc]
80005f34:	10 36       	cp.w	r6,r8
80005f36:	c0 c0       	breq	80005f4e <_malloc_r+0x62>
80005f38:	6c 18       	ld.w	r8,r6[0x4]
80005f3a:	e0 18 ff fc 	andl	r8,0xfffc
80005f3e:	6c 3a       	ld.w	r10,r6[0xc]
80005f40:	ec 08 00 09 	add	r9,r6,r8
80005f44:	0a 9c       	mov	r12,r5
80005f46:	6c 28       	ld.w	r8,r6[0x8]
80005f48:	95 28       	st.w	r10[0x8],r8
80005f4a:	91 3a       	st.w	r8[0xc],r10
80005f4c:	c4 68       	rjmp	80005fd8 <_malloc_r+0xec>
80005f4e:	2f e3       	sub	r3,-2
80005f50:	c4 c8       	rjmp	80005fe8 <_malloc_r+0xfc>
80005f52:	ee 03 16 09 	lsr	r3,r7,0x9
80005f56:	c0 41       	brne	80005f5e <_malloc_r+0x72>
80005f58:	ee 03 16 03 	lsr	r3,r7,0x3
80005f5c:	c2 68       	rjmp	80005fa8 <_malloc_r+0xbc>
80005f5e:	58 43       	cp.w	r3,4
80005f60:	e0 8b 00 06 	brhi	80005f6c <_malloc_r+0x80>
80005f64:	ee 03 16 06 	lsr	r3,r7,0x6
80005f68:	2c 83       	sub	r3,-56
80005f6a:	c1 f8       	rjmp	80005fa8 <_malloc_r+0xbc>
80005f6c:	59 43       	cp.w	r3,20
80005f6e:	e0 8b 00 04 	brhi	80005f76 <_malloc_r+0x8a>
80005f72:	2a 53       	sub	r3,-91
80005f74:	c1 a8       	rjmp	80005fa8 <_malloc_r+0xbc>
80005f76:	e0 43 00 54 	cp.w	r3,84
80005f7a:	e0 8b 00 06 	brhi	80005f86 <_malloc_r+0x9a>
80005f7e:	ee 03 16 0c 	lsr	r3,r7,0xc
80005f82:	29 23       	sub	r3,-110
80005f84:	c1 28       	rjmp	80005fa8 <_malloc_r+0xbc>
80005f86:	e0 43 01 54 	cp.w	r3,340
80005f8a:	e0 8b 00 06 	brhi	80005f96 <_malloc_r+0xaa>
80005f8e:	ee 03 16 0f 	lsr	r3,r7,0xf
80005f92:	28 93       	sub	r3,-119
80005f94:	c0 a8       	rjmp	80005fa8 <_malloc_r+0xbc>
80005f96:	e0 43 05 54 	cp.w	r3,1364
80005f9a:	e0 88 00 04 	brls	80005fa2 <_malloc_r+0xb6>
80005f9e:	37 e3       	mov	r3,126
80005fa0:	c0 48       	rjmp	80005fa8 <_malloc_r+0xbc>
80005fa2:	ee 03 16 12 	lsr	r3,r7,0x12
80005fa6:	28 43       	sub	r3,-124
80005fa8:	33 4a       	mov	r10,52
80005faa:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80005fae:	74 36       	ld.w	r6,r10[0xc]
80005fb0:	c1 98       	rjmp	80005fe2 <_malloc_r+0xf6>
80005fb2:	6c 19       	ld.w	r9,r6[0x4]
80005fb4:	e0 19 ff fc 	andl	r9,0xfffc
80005fb8:	f2 07 01 0b 	sub	r11,r9,r7
80005fbc:	58 fb       	cp.w	r11,15
80005fbe:	e0 8a 00 04 	brle	80005fc6 <_malloc_r+0xda>
80005fc2:	20 13       	sub	r3,1
80005fc4:	c1 18       	rjmp	80005fe6 <_malloc_r+0xfa>
80005fc6:	6c 38       	ld.w	r8,r6[0xc]
80005fc8:	58 0b       	cp.w	r11,0
80005fca:	c0 b5       	brlt	80005fe0 <_malloc_r+0xf4>
80005fcc:	6c 2a       	ld.w	r10,r6[0x8]
80005fce:	ec 09 00 09 	add	r9,r6,r9
80005fd2:	0a 9c       	mov	r12,r5
80005fd4:	91 2a       	st.w	r8[0x8],r10
80005fd6:	95 38       	st.w	r10[0xc],r8
80005fd8:	72 18       	ld.w	r8,r9[0x4]
80005fda:	a1 a8       	sbr	r8,0x0
80005fdc:	93 18       	st.w	r9[0x4],r8
80005fde:	cb 88       	rjmp	8000614e <_malloc_r+0x262>
80005fe0:	10 96       	mov	r6,r8
80005fe2:	14 36       	cp.w	r6,r10
80005fe4:	ce 71       	brne	80005fb2 <_malloc_r+0xc6>
80005fe6:	2f f3       	sub	r3,-1
80005fe8:	33 4a       	mov	r10,52
80005fea:	f4 cc ff f8 	sub	r12,r10,-8
80005fee:	78 26       	ld.w	r6,r12[0x8]
80005ff0:	18 36       	cp.w	r6,r12
80005ff2:	c6 a0       	breq	800060c6 <_malloc_r+0x1da>
80005ff4:	6c 19       	ld.w	r9,r6[0x4]
80005ff6:	e0 19 ff fc 	andl	r9,0xfffc
80005ffa:	f2 07 01 08 	sub	r8,r9,r7
80005ffe:	58 f8       	cp.w	r8,15
80006000:	e0 89 00 8c 	brgt	80006118 <_malloc_r+0x22c>
80006004:	99 3c       	st.w	r12[0xc],r12
80006006:	99 2c       	st.w	r12[0x8],r12
80006008:	58 08       	cp.w	r8,0
8000600a:	c0 55       	brlt	80006014 <_malloc_r+0x128>
8000600c:	ec 09 00 09 	add	r9,r6,r9
80006010:	0a 9c       	mov	r12,r5
80006012:	ce 3b       	rjmp	80005fd8 <_malloc_r+0xec>
80006014:	e0 49 01 ff 	cp.w	r9,511
80006018:	e0 8b 00 13 	brhi	8000603e <_malloc_r+0x152>
8000601c:	a3 99       	lsr	r9,0x3
8000601e:	f4 09 00 38 	add	r8,r10,r9<<0x3
80006022:	70 2b       	ld.w	r11,r8[0x8]
80006024:	8d 38       	st.w	r6[0xc],r8
80006026:	8d 2b       	st.w	r6[0x8],r11
80006028:	97 36       	st.w	r11[0xc],r6
8000602a:	91 26       	st.w	r8[0x8],r6
8000602c:	a3 49       	asr	r9,0x2
8000602e:	74 18       	ld.w	r8,r10[0x4]
80006030:	30 1b       	mov	r11,1
80006032:	f6 09 09 49 	lsl	r9,r11,r9
80006036:	f1 e9 10 09 	or	r9,r8,r9
8000603a:	95 19       	st.w	r10[0x4],r9
8000603c:	c4 58       	rjmp	800060c6 <_malloc_r+0x1da>
8000603e:	f2 0a 16 09 	lsr	r10,r9,0x9
80006042:	58 4a       	cp.w	r10,4
80006044:	e0 8b 00 06 	brhi	80006050 <_malloc_r+0x164>
80006048:	f2 0a 16 06 	lsr	r10,r9,0x6
8000604c:	2c 8a       	sub	r10,-56
8000604e:	c1 f8       	rjmp	8000608c <_malloc_r+0x1a0>
80006050:	59 4a       	cp.w	r10,20
80006052:	e0 8b 00 04 	brhi	8000605a <_malloc_r+0x16e>
80006056:	2a 5a       	sub	r10,-91
80006058:	c1 a8       	rjmp	8000608c <_malloc_r+0x1a0>
8000605a:	e0 4a 00 54 	cp.w	r10,84
8000605e:	e0 8b 00 06 	brhi	8000606a <_malloc_r+0x17e>
80006062:	f2 0a 16 0c 	lsr	r10,r9,0xc
80006066:	29 2a       	sub	r10,-110
80006068:	c1 28       	rjmp	8000608c <_malloc_r+0x1a0>
8000606a:	e0 4a 01 54 	cp.w	r10,340
8000606e:	e0 8b 00 06 	brhi	8000607a <_malloc_r+0x18e>
80006072:	f2 0a 16 0f 	lsr	r10,r9,0xf
80006076:	28 9a       	sub	r10,-119
80006078:	c0 a8       	rjmp	8000608c <_malloc_r+0x1a0>
8000607a:	e0 4a 05 54 	cp.w	r10,1364
8000607e:	e0 88 00 04 	brls	80006086 <_malloc_r+0x19a>
80006082:	37 ea       	mov	r10,126
80006084:	c0 48       	rjmp	8000608c <_malloc_r+0x1a0>
80006086:	f2 0a 16 12 	lsr	r10,r9,0x12
8000608a:	28 4a       	sub	r10,-124
8000608c:	33 4b       	mov	r11,52
8000608e:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80006092:	68 28       	ld.w	r8,r4[0x8]
80006094:	08 38       	cp.w	r8,r4
80006096:	c0 e1       	brne	800060b2 <_malloc_r+0x1c6>
80006098:	76 19       	ld.w	r9,r11[0x4]
8000609a:	a3 4a       	asr	r10,0x2
8000609c:	30 1e       	mov	lr,1
8000609e:	fc 0a 09 4a 	lsl	r10,lr,r10
800060a2:	f3 ea 10 0a 	or	r10,r9,r10
800060a6:	10 99       	mov	r9,r8
800060a8:	97 1a       	st.w	r11[0x4],r10
800060aa:	c0 a8       	rjmp	800060be <_malloc_r+0x1d2>
800060ac:	70 28       	ld.w	r8,r8[0x8]
800060ae:	08 38       	cp.w	r8,r4
800060b0:	c0 60       	breq	800060bc <_malloc_r+0x1d0>
800060b2:	70 1a       	ld.w	r10,r8[0x4]
800060b4:	e0 1a ff fc 	andl	r10,0xfffc
800060b8:	14 39       	cp.w	r9,r10
800060ba:	cf 93       	brcs	800060ac <_malloc_r+0x1c0>
800060bc:	70 39       	ld.w	r9,r8[0xc]
800060be:	8d 39       	st.w	r6[0xc],r9
800060c0:	8d 28       	st.w	r6[0x8],r8
800060c2:	91 36       	st.w	r8[0xc],r6
800060c4:	93 26       	st.w	r9[0x8],r6
800060c6:	e6 08 14 02 	asr	r8,r3,0x2
800060ca:	30 1b       	mov	r11,1
800060cc:	33 44       	mov	r4,52
800060ce:	f6 08 09 4b 	lsl	r11,r11,r8
800060d2:	68 18       	ld.w	r8,r4[0x4]
800060d4:	10 3b       	cp.w	r11,r8
800060d6:	e0 8b 00 69 	brhi	800061a8 <_malloc_r+0x2bc>
800060da:	f7 e8 00 09 	and	r9,r11,r8
800060de:	c0 b1       	brne	800060f4 <_malloc_r+0x208>
800060e0:	e0 13 ff fc 	andl	r3,0xfffc
800060e4:	a1 7b       	lsl	r11,0x1
800060e6:	2f c3       	sub	r3,-4
800060e8:	c0 38       	rjmp	800060ee <_malloc_r+0x202>
800060ea:	2f c3       	sub	r3,-4
800060ec:	a1 7b       	lsl	r11,0x1
800060ee:	f7 e8 00 09 	and	r9,r11,r8
800060f2:	cf c0       	breq	800060ea <_malloc_r+0x1fe>
800060f4:	e8 03 00 3e 	add	lr,r4,r3<<0x3
800060f8:	06 92       	mov	r2,r3
800060fa:	1c 91       	mov	r1,lr
800060fc:	62 36       	ld.w	r6,r1[0xc]
800060fe:	c2 d8       	rjmp	80006158 <_malloc_r+0x26c>
80006100:	6c 1a       	ld.w	r10,r6[0x4]
80006102:	e0 1a ff fc 	andl	r10,0xfffc
80006106:	f4 07 01 08 	sub	r8,r10,r7
8000610a:	58 f8       	cp.w	r8,15
8000610c:	e0 8a 00 15 	brle	80006136 <_malloc_r+0x24a>
80006110:	6c 3a       	ld.w	r10,r6[0xc]
80006112:	6c 29       	ld.w	r9,r6[0x8]
80006114:	95 29       	st.w	r10[0x8],r9
80006116:	93 3a       	st.w	r9[0xc],r10
80006118:	0e 99       	mov	r9,r7
8000611a:	ec 07 00 07 	add	r7,r6,r7
8000611e:	a1 a9       	sbr	r9,0x0
80006120:	99 37       	st.w	r12[0xc],r7
80006122:	99 27       	st.w	r12[0x8],r7
80006124:	8d 19       	st.w	r6[0x4],r9
80006126:	ee 08 09 08 	st.w	r7[r8],r8
8000612a:	8f 2c       	st.w	r7[0x8],r12
8000612c:	8f 3c       	st.w	r7[0xc],r12
8000612e:	a1 a8       	sbr	r8,0x0
80006130:	0a 9c       	mov	r12,r5
80006132:	8f 18       	st.w	r7[0x4],r8
80006134:	c0 d8       	rjmp	8000614e <_malloc_r+0x262>
80006136:	6c 39       	ld.w	r9,r6[0xc]
80006138:	58 08       	cp.w	r8,0
8000613a:	c0 e5       	brlt	80006156 <_malloc_r+0x26a>
8000613c:	ec 0a 00 0a 	add	r10,r6,r10
80006140:	74 18       	ld.w	r8,r10[0x4]
80006142:	a1 a8       	sbr	r8,0x0
80006144:	0a 9c       	mov	r12,r5
80006146:	95 18       	st.w	r10[0x4],r8
80006148:	6c 28       	ld.w	r8,r6[0x8]
8000614a:	93 28       	st.w	r9[0x8],r8
8000614c:	91 39       	st.w	r8[0xc],r9
8000614e:	c8 4d       	rcall	80006456 <__malloc_unlock>
80006150:	ec cc ff f8 	sub	r12,r6,-8
80006154:	d8 32       	popm	r0-r7,pc
80006156:	12 96       	mov	r6,r9
80006158:	02 36       	cp.w	r6,r1
8000615a:	cd 31       	brne	80006100 <_malloc_r+0x214>
8000615c:	2f f2       	sub	r2,-1
8000615e:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80006162:	c0 30       	breq	80006168 <_malloc_r+0x27c>
80006164:	2f 81       	sub	r1,-8
80006166:	cc bb       	rjmp	800060fc <_malloc_r+0x210>
80006168:	1c 98       	mov	r8,lr
8000616a:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000616e:	c0 81       	brne	8000617e <_malloc_r+0x292>
80006170:	68 19       	ld.w	r9,r4[0x4]
80006172:	f6 08 11 ff 	rsub	r8,r11,-1
80006176:	f3 e8 00 08 	and	r8,r9,r8
8000617a:	89 18       	st.w	r4[0x4],r8
8000617c:	c0 78       	rjmp	8000618a <_malloc_r+0x29e>
8000617e:	f0 c9 00 08 	sub	r9,r8,8
80006182:	20 13       	sub	r3,1
80006184:	70 08       	ld.w	r8,r8[0x0]
80006186:	12 38       	cp.w	r8,r9
80006188:	cf 10       	breq	8000616a <_malloc_r+0x27e>
8000618a:	a1 7b       	lsl	r11,0x1
8000618c:	68 18       	ld.w	r8,r4[0x4]
8000618e:	10 3b       	cp.w	r11,r8
80006190:	e0 8b 00 0c 	brhi	800061a8 <_malloc_r+0x2bc>
80006194:	58 0b       	cp.w	r11,0
80006196:	c0 90       	breq	800061a8 <_malloc_r+0x2bc>
80006198:	04 93       	mov	r3,r2
8000619a:	c0 38       	rjmp	800061a0 <_malloc_r+0x2b4>
8000619c:	2f c3       	sub	r3,-4
8000619e:	a1 7b       	lsl	r11,0x1
800061a0:	f7 e8 00 09 	and	r9,r11,r8
800061a4:	ca 81       	brne	800060f4 <_malloc_r+0x208>
800061a6:	cf bb       	rjmp	8000619c <_malloc_r+0x2b0>
800061a8:	68 23       	ld.w	r3,r4[0x8]
800061aa:	66 12       	ld.w	r2,r3[0x4]
800061ac:	e0 12 ff fc 	andl	r2,0xfffc
800061b0:	0e 32       	cp.w	r2,r7
800061b2:	5f 39       	srlo	r9
800061b4:	e4 07 01 08 	sub	r8,r2,r7
800061b8:	58 f8       	cp.w	r8,15
800061ba:	5f aa       	srle	r10
800061bc:	f5 e9 10 09 	or	r9,r10,r9
800061c0:	e0 80 00 98 	breq	800062f0 <_malloc_r+0x404>
800061c4:	e0 68 06 78 	mov	r8,1656
800061c8:	70 01       	ld.w	r1,r8[0x0]
800061ca:	e0 68 04 40 	mov	r8,1088
800061ce:	2f 01       	sub	r1,-16
800061d0:	70 08       	ld.w	r8,r8[0x0]
800061d2:	0e 01       	add	r1,r7
800061d4:	5b f8       	cp.w	r8,-1
800061d6:	c0 40       	breq	800061de <_malloc_r+0x2f2>
800061d8:	28 11       	sub	r1,-127
800061da:	e0 11 ff 80 	andl	r1,0xff80
800061de:	02 9b       	mov	r11,r1
800061e0:	0a 9c       	mov	r12,r5
800061e2:	c3 bd       	rcall	80006458 <_sbrk_r>
800061e4:	18 96       	mov	r6,r12
800061e6:	5b fc       	cp.w	r12,-1
800061e8:	c7 40       	breq	800062d0 <_malloc_r+0x3e4>
800061ea:	e6 02 00 08 	add	r8,r3,r2
800061ee:	10 3c       	cp.w	r12,r8
800061f0:	c0 32       	brcc	800061f6 <_malloc_r+0x30a>
800061f2:	08 33       	cp.w	r3,r4
800061f4:	c6 e1       	brne	800062d0 <_malloc_r+0x3e4>
800061f6:	e0 6a 06 7c 	mov	r10,1660
800061fa:	74 09       	ld.w	r9,r10[0x0]
800061fc:	e2 09 00 09 	add	r9,r1,r9
80006200:	95 09       	st.w	r10[0x0],r9
80006202:	10 36       	cp.w	r6,r8
80006204:	c0 a1       	brne	80006218 <_malloc_r+0x32c>
80006206:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
8000620a:	c0 71       	brne	80006218 <_malloc_r+0x32c>
8000620c:	e2 02 00 02 	add	r2,r1,r2
80006210:	68 28       	ld.w	r8,r4[0x8]
80006212:	a1 a2       	sbr	r2,0x0
80006214:	91 12       	st.w	r8[0x4],r2
80006216:	c4 e8       	rjmp	800062b2 <_malloc_r+0x3c6>
80006218:	e0 6a 04 40 	mov	r10,1088
8000621c:	74 0b       	ld.w	r11,r10[0x0]
8000621e:	5b fb       	cp.w	r11,-1
80006220:	c0 31       	brne	80006226 <_malloc_r+0x33a>
80006222:	95 06       	st.w	r10[0x0],r6
80006224:	c0 78       	rjmp	80006232 <_malloc_r+0x346>
80006226:	ec 09 00 09 	add	r9,r6,r9
8000622a:	e0 6a 06 7c 	mov	r10,1660
8000622e:	10 19       	sub	r9,r8
80006230:	95 09       	st.w	r10[0x0],r9
80006232:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80006236:	f0 09 11 08 	rsub	r9,r8,8
8000623a:	58 08       	cp.w	r8,0
8000623c:	f2 08 17 10 	movne	r8,r9
80006240:	ed d8 e1 06 	addne	r6,r6,r8
80006244:	28 08       	sub	r8,-128
80006246:	ec 01 00 01 	add	r1,r6,r1
8000624a:	0a 9c       	mov	r12,r5
8000624c:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80006250:	f0 01 01 01 	sub	r1,r8,r1
80006254:	02 9b       	mov	r11,r1
80006256:	c0 1d       	rcall	80006458 <_sbrk_r>
80006258:	e0 68 06 7c 	mov	r8,1660
8000625c:	5b fc       	cp.w	r12,-1
8000625e:	ec 0c 17 00 	moveq	r12,r6
80006262:	f9 b1 00 00 	moveq	r1,0
80006266:	70 09       	ld.w	r9,r8[0x0]
80006268:	0c 1c       	sub	r12,r6
8000626a:	89 26       	st.w	r4[0x8],r6
8000626c:	02 0c       	add	r12,r1
8000626e:	12 01       	add	r1,r9
80006270:	a1 ac       	sbr	r12,0x0
80006272:	91 01       	st.w	r8[0x0],r1
80006274:	8d 1c       	st.w	r6[0x4],r12
80006276:	08 33       	cp.w	r3,r4
80006278:	c1 d0       	breq	800062b2 <_malloc_r+0x3c6>
8000627a:	58 f2       	cp.w	r2,15
8000627c:	e0 8b 00 05 	brhi	80006286 <_malloc_r+0x39a>
80006280:	30 18       	mov	r8,1
80006282:	8d 18       	st.w	r6[0x4],r8
80006284:	c2 68       	rjmp	800062d0 <_malloc_r+0x3e4>
80006286:	30 59       	mov	r9,5
80006288:	20 c2       	sub	r2,12
8000628a:	e0 12 ff f8 	andl	r2,0xfff8
8000628e:	e6 02 00 08 	add	r8,r3,r2
80006292:	91 29       	st.w	r8[0x8],r9
80006294:	91 19       	st.w	r8[0x4],r9
80006296:	66 18       	ld.w	r8,r3[0x4]
80006298:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000629c:	e5 e8 10 08 	or	r8,r2,r8
800062a0:	87 18       	st.w	r3[0x4],r8
800062a2:	58 f2       	cp.w	r2,15
800062a4:	e0 88 00 07 	brls	800062b2 <_malloc_r+0x3c6>
800062a8:	e6 cb ff f8 	sub	r11,r3,-8
800062ac:	0a 9c       	mov	r12,r5
800062ae:	e0 a0 1b 1f 	rcall	800098ec <_free_r>
800062b2:	e0 69 06 74 	mov	r9,1652
800062b6:	72 0a       	ld.w	r10,r9[0x0]
800062b8:	e0 68 06 7c 	mov	r8,1660
800062bc:	70 08       	ld.w	r8,r8[0x0]
800062be:	14 38       	cp.w	r8,r10
800062c0:	f3 f8 ba 00 	st.whi	r9[0x0],r8
800062c4:	e0 69 06 70 	mov	r9,1648
800062c8:	72 0a       	ld.w	r10,r9[0x0]
800062ca:	14 38       	cp.w	r8,r10
800062cc:	f3 f8 ba 00 	st.whi	r9[0x0],r8
800062d0:	68 28       	ld.w	r8,r4[0x8]
800062d2:	70 18       	ld.w	r8,r8[0x4]
800062d4:	e0 18 ff fc 	andl	r8,0xfffc
800062d8:	0e 38       	cp.w	r8,r7
800062da:	5f 39       	srlo	r9
800062dc:	0e 18       	sub	r8,r7
800062de:	58 f8       	cp.w	r8,15
800062e0:	5f aa       	srle	r10
800062e2:	f5 e9 10 09 	or	r9,r10,r9
800062e6:	c0 50       	breq	800062f0 <_malloc_r+0x404>
800062e8:	0a 9c       	mov	r12,r5
800062ea:	cb 6c       	rcall	80006456 <__malloc_unlock>
800062ec:	d8 3a       	popm	r0-r7,pc,r12=0
800062ee:	d7 03       	nop
800062f0:	68 26       	ld.w	r6,r4[0x8]
800062f2:	a1 a8       	sbr	r8,0x0
800062f4:	0e 99       	mov	r9,r7
800062f6:	a1 a9       	sbr	r9,0x0
800062f8:	8d 19       	st.w	r6[0x4],r9
800062fa:	ec 07 00 07 	add	r7,r6,r7
800062fe:	0a 9c       	mov	r12,r5
80006300:	89 27       	st.w	r4[0x8],r7
80006302:	8f 18       	st.w	r7[0x4],r8
80006304:	ca 9c       	rcall	80006456 <__malloc_unlock>
80006306:	ec cc ff f8 	sub	r12,r6,-8
8000630a:	d8 32       	popm	r0-r7,pc

8000630c <memcpy>:
8000630c:	58 8a       	cp.w	r10,8
8000630e:	c2 f5       	brlt	8000636c <memcpy+0x60>
80006310:	f9 eb 10 09 	or	r9,r12,r11
80006314:	e2 19 00 03 	andl	r9,0x3,COH
80006318:	e0 81 00 97 	brne	80006446 <memcpy+0x13a>
8000631c:	e0 4a 00 20 	cp.w	r10,32
80006320:	c3 b4       	brge	80006396 <memcpy+0x8a>
80006322:	f4 08 14 02 	asr	r8,r10,0x2
80006326:	f0 09 11 08 	rsub	r9,r8,8
8000632a:	fe 09 00 2f 	add	pc,pc,r9<<0x2
8000632e:	76 69       	ld.w	r9,r11[0x18]
80006330:	99 69       	st.w	r12[0x18],r9
80006332:	76 59       	ld.w	r9,r11[0x14]
80006334:	99 59       	st.w	r12[0x14],r9
80006336:	76 49       	ld.w	r9,r11[0x10]
80006338:	99 49       	st.w	r12[0x10],r9
8000633a:	76 39       	ld.w	r9,r11[0xc]
8000633c:	99 39       	st.w	r12[0xc],r9
8000633e:	76 29       	ld.w	r9,r11[0x8]
80006340:	99 29       	st.w	r12[0x8],r9
80006342:	76 19       	ld.w	r9,r11[0x4]
80006344:	99 19       	st.w	r12[0x4],r9
80006346:	76 09       	ld.w	r9,r11[0x0]
80006348:	99 09       	st.w	r12[0x0],r9
8000634a:	f6 08 00 2b 	add	r11,r11,r8<<0x2
8000634e:	f8 08 00 28 	add	r8,r12,r8<<0x2
80006352:	e0 1a 00 03 	andl	r10,0x3
80006356:	f4 0a 11 04 	rsub	r10,r10,4
8000635a:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000635e:	17 a9       	ld.ub	r9,r11[0x2]
80006360:	b0 a9       	st.b	r8[0x2],r9
80006362:	17 99       	ld.ub	r9,r11[0x1]
80006364:	b0 99       	st.b	r8[0x1],r9
80006366:	17 89       	ld.ub	r9,r11[0x0]
80006368:	b0 89       	st.b	r8[0x0],r9
8000636a:	5e fc       	retal	r12
8000636c:	f4 0a 11 09 	rsub	r10,r10,9
80006370:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80006374:	17 f9       	ld.ub	r9,r11[0x7]
80006376:	b8 f9       	st.b	r12[0x7],r9
80006378:	17 e9       	ld.ub	r9,r11[0x6]
8000637a:	b8 e9       	st.b	r12[0x6],r9
8000637c:	17 d9       	ld.ub	r9,r11[0x5]
8000637e:	b8 d9       	st.b	r12[0x5],r9
80006380:	17 c9       	ld.ub	r9,r11[0x4]
80006382:	b8 c9       	st.b	r12[0x4],r9
80006384:	17 b9       	ld.ub	r9,r11[0x3]
80006386:	b8 b9       	st.b	r12[0x3],r9
80006388:	17 a9       	ld.ub	r9,r11[0x2]
8000638a:	b8 a9       	st.b	r12[0x2],r9
8000638c:	17 99       	ld.ub	r9,r11[0x1]
8000638e:	b8 99       	st.b	r12[0x1],r9
80006390:	17 89       	ld.ub	r9,r11[0x0]
80006392:	b8 89       	st.b	r12[0x0],r9
80006394:	5e fc       	retal	r12
80006396:	eb cd 40 c0 	pushm	r6-r7,lr
8000639a:	18 99       	mov	r9,r12
8000639c:	22 0a       	sub	r10,32
8000639e:	b7 07       	ld.d	r6,r11++
800063a0:	b3 26       	st.d	r9++,r6
800063a2:	b7 07       	ld.d	r6,r11++
800063a4:	b3 26       	st.d	r9++,r6
800063a6:	b7 07       	ld.d	r6,r11++
800063a8:	b3 26       	st.d	r9++,r6
800063aa:	b7 07       	ld.d	r6,r11++
800063ac:	b3 26       	st.d	r9++,r6
800063ae:	22 0a       	sub	r10,32
800063b0:	cf 74       	brge	8000639e <memcpy+0x92>
800063b2:	2f 0a       	sub	r10,-16
800063b4:	c0 65       	brlt	800063c0 <memcpy+0xb4>
800063b6:	b7 07       	ld.d	r6,r11++
800063b8:	b3 26       	st.d	r9++,r6
800063ba:	b7 07       	ld.d	r6,r11++
800063bc:	b3 26       	st.d	r9++,r6
800063be:	21 0a       	sub	r10,16
800063c0:	5c 3a       	neg	r10
800063c2:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
800063c6:	d7 03       	nop
800063c8:	d7 03       	nop
800063ca:	f7 36 00 0e 	ld.ub	r6,r11[14]
800063ce:	f3 66 00 0e 	st.b	r9[14],r6
800063d2:	f7 36 00 0d 	ld.ub	r6,r11[13]
800063d6:	f3 66 00 0d 	st.b	r9[13],r6
800063da:	f7 36 00 0c 	ld.ub	r6,r11[12]
800063de:	f3 66 00 0c 	st.b	r9[12],r6
800063e2:	f7 36 00 0b 	ld.ub	r6,r11[11]
800063e6:	f3 66 00 0b 	st.b	r9[11],r6
800063ea:	f7 36 00 0a 	ld.ub	r6,r11[10]
800063ee:	f3 66 00 0a 	st.b	r9[10],r6
800063f2:	f7 36 00 09 	ld.ub	r6,r11[9]
800063f6:	f3 66 00 09 	st.b	r9[9],r6
800063fa:	f7 36 00 08 	ld.ub	r6,r11[8]
800063fe:	f3 66 00 08 	st.b	r9[8],r6
80006402:	f7 36 00 07 	ld.ub	r6,r11[7]
80006406:	f3 66 00 07 	st.b	r9[7],r6
8000640a:	f7 36 00 06 	ld.ub	r6,r11[6]
8000640e:	f3 66 00 06 	st.b	r9[6],r6
80006412:	f7 36 00 05 	ld.ub	r6,r11[5]
80006416:	f3 66 00 05 	st.b	r9[5],r6
8000641a:	f7 36 00 04 	ld.ub	r6,r11[4]
8000641e:	f3 66 00 04 	st.b	r9[4],r6
80006422:	f7 36 00 03 	ld.ub	r6,r11[3]
80006426:	f3 66 00 03 	st.b	r9[3],r6
8000642a:	f7 36 00 02 	ld.ub	r6,r11[2]
8000642e:	f3 66 00 02 	st.b	r9[2],r6
80006432:	f7 36 00 01 	ld.ub	r6,r11[1]
80006436:	f3 66 00 01 	st.b	r9[1],r6
8000643a:	f7 36 00 00 	ld.ub	r6,r11[0]
8000643e:	f3 66 00 00 	st.b	r9[0],r6
80006442:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80006446:	20 1a       	sub	r10,1
80006448:	f6 0a 07 09 	ld.ub	r9,r11[r10]
8000644c:	f8 0a 0b 09 	st.b	r12[r10],r9
80006450:	cf b1       	brne	80006446 <memcpy+0x13a>
80006452:	5e fc       	retal	r12

80006454 <__malloc_lock>:
80006454:	5e fc       	retal	r12

80006456 <__malloc_unlock>:
80006456:	5e fc       	retal	r12

80006458 <_sbrk_r>:
80006458:	d4 21       	pushm	r4-r7,lr
8000645a:	30 08       	mov	r8,0
8000645c:	18 97       	mov	r7,r12
8000645e:	e0 66 0b 3c 	mov	r6,2876
80006462:	16 9c       	mov	r12,r11
80006464:	8d 08       	st.w	r6[0x0],r8
80006466:	c8 9c       	rcall	80006578 <_sbrk>
80006468:	5b fc       	cp.w	r12,-1
8000646a:	c0 51       	brne	80006474 <_sbrk_r+0x1c>
8000646c:	6c 08       	ld.w	r8,r6[0x0]
8000646e:	58 08       	cp.w	r8,0
80006470:	ef f8 1a 03 	st.wne	r7[0xc],r8
80006474:	d8 22       	popm	r4-r7,pc
80006476:	d7 03       	nop

80006478 <sprintf>:
80006478:	d4 01       	pushm	lr
8000647a:	21 7d       	sub	sp,92
8000647c:	e0 68 ff ff 	mov	r8,65535
80006480:	ea 18 7f ff 	orh	r8,0x7fff
80006484:	50 58       	stdsp	sp[0x14],r8
80006486:	50 28       	stdsp	sp[0x8],r8
80006488:	e0 68 02 08 	mov	r8,520
8000648c:	ba 68       	st.h	sp[0xc],r8
8000648e:	3f f8       	mov	r8,-1
80006490:	ba 78       	st.h	sp[0xe],r8
80006492:	e0 68 05 34 	mov	r8,1332
80006496:	50 4c       	stdsp	sp[0x10],r12
80006498:	16 9a       	mov	r10,r11
8000649a:	50 0c       	stdsp	sp[0x0],r12
8000649c:	fa c9 ff a0 	sub	r9,sp,-96
800064a0:	70 0c       	ld.w	r12,r8[0x0]
800064a2:	1a 9b       	mov	r11,sp
800064a4:	e0 a0 02 24 	rcall	800068ec <_vfprintf_r>
800064a8:	30 09       	mov	r9,0
800064aa:	40 08       	lddsp	r8,sp[0x0]
800064ac:	b0 89       	st.b	r8[0x0],r9
800064ae:	2e 9d       	sub	sp,-92
800064b0:	d8 02       	popm	pc
800064b2:	d7 03       	nop

800064b4 <_close>:
800064b4:	30 28       	mov	r8,2
800064b6:	d6 73       	breakpoint
800064b8:	3f fc       	mov	r12,-1
800064ba:	35 8b       	mov	r11,88
800064bc:	58 0c       	cp.w	r12,0
800064be:	5e 4c       	retge	r12
800064c0:	e0 6a 0b 3c 	mov	r10,2876
800064c4:	95 0b       	st.w	r10[0x0],r11
800064c6:	5e fc       	retal	r12

800064c8 <_lseek>:
800064c8:	30 58       	mov	r8,5
800064ca:	d6 73       	breakpoint
800064cc:	3f fc       	mov	r12,-1
800064ce:	35 8b       	mov	r11,88
800064d0:	58 0c       	cp.w	r12,0
800064d2:	5e 4c       	retge	r12
800064d4:	e0 6a 0b 3c 	mov	r10,2876
800064d8:	95 0b       	st.w	r10[0x0],r11
800064da:	5e fc       	retal	r12

800064dc <_read>:
800064dc:	30 38       	mov	r8,3
800064de:	d6 73       	breakpoint
800064e0:	3f fc       	mov	r12,-1
800064e2:	35 8b       	mov	r11,88
800064e4:	58 0c       	cp.w	r12,0
800064e6:	5e 4c       	retge	r12
800064e8:	e0 6a 0b 3c 	mov	r10,2876
800064ec:	95 0b       	st.w	r10[0x0],r11
800064ee:	5e fc       	retal	r12

800064f0 <_write>:
800064f0:	30 48       	mov	r8,4
800064f2:	d6 73       	breakpoint
800064f4:	3f fc       	mov	r12,-1
800064f6:	35 8b       	mov	r11,88
800064f8:	58 0c       	cp.w	r12,0
800064fa:	5e 4c       	retge	r12
800064fc:	e0 6a 0b 3c 	mov	r10,2876
80006500:	95 0b       	st.w	r10[0x0],r11
80006502:	5e fc       	retal	r12

80006504 <isatty>:
80006504:	30 b8       	mov	r8,11
80006506:	d6 73       	breakpoint
80006508:	3f fc       	mov	r12,-1
8000650a:	35 8b       	mov	r11,88
8000650c:	58 0c       	cp.w	r12,0
8000650e:	5e 4c       	retge	r12
80006510:	e0 6a 0b 3c 	mov	r10,2876
80006514:	95 0b       	st.w	r10[0x0],r11
80006516:	5e fc       	retal	r12

80006518 <_fstat_host>:
80006518:	30 98       	mov	r8,9
8000651a:	d6 73       	breakpoint
8000651c:	3f fc       	mov	r12,-1
8000651e:	35 8b       	mov	r11,88
80006520:	58 0c       	cp.w	r12,0
80006522:	5e 4c       	retge	r12
80006524:	e0 6a 0b 3c 	mov	r10,2876
80006528:	95 0b       	st.w	r10[0x0],r11
8000652a:	5e fc       	retal	r12

8000652c <_fstat>:
8000652c:	d4 21       	pushm	r4-r7,lr
8000652e:	21 0d       	sub	sp,64
80006530:	16 97       	mov	r7,r11
80006532:	1a 9b       	mov	r11,sp
80006534:	cf 2f       	rcall	80006518 <_fstat_host>
80006536:	c0 34       	brge	8000653c <_fstat+0x10>
80006538:	3f fc       	mov	r12,-1
8000653a:	c1 c8       	rjmp	80006572 <_fstat+0x46>
8000653c:	40 08       	lddsp	r8,sp[0x0]
8000653e:	ae 08       	st.h	r7[0x0],r8
80006540:	40 18       	lddsp	r8,sp[0x4]
80006542:	ae 18       	st.h	r7[0x2],r8
80006544:	40 28       	lddsp	r8,sp[0x8]
80006546:	8f 18       	st.w	r7[0x4],r8
80006548:	40 38       	lddsp	r8,sp[0xc]
8000654a:	ae 48       	st.h	r7[0x8],r8
8000654c:	40 48       	lddsp	r8,sp[0x10]
8000654e:	ae 58       	st.h	r7[0xa],r8
80006550:	40 58       	lddsp	r8,sp[0x14]
80006552:	ae 68       	st.h	r7[0xc],r8
80006554:	40 68       	lddsp	r8,sp[0x18]
80006556:	ae 78       	st.h	r7[0xe],r8
80006558:	40 88       	lddsp	r8,sp[0x20]
8000655a:	8f 48       	st.w	r7[0x10],r8
8000655c:	40 a8       	lddsp	r8,sp[0x28]
8000655e:	8f b8       	st.w	r7[0x2c],r8
80006560:	40 c8       	lddsp	r8,sp[0x30]
80006562:	8f c8       	st.w	r7[0x30],r8
80006564:	40 d8       	lddsp	r8,sp[0x34]
80006566:	8f 58       	st.w	r7[0x14],r8
80006568:	40 e8       	lddsp	r8,sp[0x38]
8000656a:	30 0c       	mov	r12,0
8000656c:	8f 78       	st.w	r7[0x1c],r8
8000656e:	40 f8       	lddsp	r8,sp[0x3c]
80006570:	8f 98       	st.w	r7[0x24],r8
80006572:	2f 0d       	sub	sp,-64
80006574:	d8 22       	popm	r4-r7,pc
80006576:	d7 03       	nop

80006578 <_sbrk>:
80006578:	d4 01       	pushm	lr
8000657a:	e0 68 06 a4 	mov	r8,1700
8000657e:	70 09       	ld.w	r9,r8[0x0]
80006580:	58 09       	cp.w	r9,0
80006582:	c0 41       	brne	8000658a <_sbrk+0x12>
80006584:	e0 69 0b 40 	mov	r9,2880
80006588:	91 09       	st.w	r8[0x0],r9
8000658a:	e0 69 06 a4 	mov	r9,1700
8000658e:	e0 6a f0 00 	mov	r10,61440
80006592:	72 08       	ld.w	r8,r9[0x0]
80006594:	f0 0c 00 0c 	add	r12,r8,r12
80006598:	14 3c       	cp.w	r12,r10
8000659a:	e0 8b 00 04 	brhi	800065a2 <_sbrk+0x2a>
8000659e:	93 0c       	st.w	r9[0x0],r12
800065a0:	c0 68       	rjmp	800065ac <_sbrk+0x34>
800065a2:	e0 a0 18 2b 	rcall	800095f8 <__errno>
800065a6:	30 c8       	mov	r8,12
800065a8:	99 08       	st.w	r12[0x0],r8
800065aa:	3f f8       	mov	r8,-1
800065ac:	10 9c       	mov	r12,r8
800065ae:	d8 02       	popm	pc

800065b0 <get_arg>:
800065b0:	d4 31       	pushm	r0-r7,lr
800065b2:	20 8d       	sub	sp,32
800065b4:	fa c4 ff bc 	sub	r4,sp,-68
800065b8:	50 4b       	stdsp	sp[0x10],r11
800065ba:	68 2e       	ld.w	lr,r4[0x8]
800065bc:	50 58       	stdsp	sp[0x14],r8
800065be:	12 96       	mov	r6,r9
800065c0:	7c 0b       	ld.w	r11,lr[0x0]
800065c2:	70 05       	ld.w	r5,r8[0x0]
800065c4:	50 6e       	stdsp	sp[0x18],lr
800065c6:	58 0b       	cp.w	r11,0
800065c8:	f4 0b 17 00 	moveq	r11,r10
800065cc:	68 03       	ld.w	r3,r4[0x0]
800065ce:	68 11       	ld.w	r1,r4[0x4]
800065d0:	40 49       	lddsp	r9,sp[0x10]
800065d2:	30 08       	mov	r8,0
800065d4:	c2 e9       	rjmp	80006830 <get_arg+0x280>
800065d6:	2f fb       	sub	r11,-1
800065d8:	32 5c       	mov	r12,37
800065da:	17 8a       	ld.ub	r10,r11[0x0]
800065dc:	f8 0a 18 00 	cp.b	r10,r12
800065e0:	5f 1e       	srne	lr
800065e2:	f0 0a 18 00 	cp.b	r10,r8
800065e6:	5f 1c       	srne	r12
800065e8:	fd ec 00 0c 	and	r12,lr,r12
800065ec:	f0 0c 18 00 	cp.b	r12,r8
800065f0:	cf 31       	brne	800065d6 <get_arg+0x26>
800065f2:	58 0a       	cp.w	r10,0
800065f4:	e0 80 01 2b 	breq	8000684a <get_arg+0x29a>
800065f8:	30 0c       	mov	r12,0
800065fa:	3f fa       	mov	r10,-1
800065fc:	18 90       	mov	r0,r12
800065fe:	50 3a       	stdsp	sp[0xc],r10
80006600:	18 94       	mov	r4,r12
80006602:	18 92       	mov	r2,r12
80006604:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80006608:	16 97       	mov	r7,r11
8000660a:	50 7c       	stdsp	sp[0x1c],r12
8000660c:	4c ec       	lddpc	r12,80006744 <get_arg+0x194>
8000660e:	0f 3a       	ld.ub	r10,r7++
80006610:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80006614:	40 7c       	lddsp	r12,sp[0x1c]
80006616:	1c 0c       	add	r12,lr
80006618:	4c ce       	lddpc	lr,80006748 <get_arg+0x198>
8000661a:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
8000661e:	20 1e       	sub	lr,1
80006620:	50 0e       	stdsp	sp[0x0],lr
80006622:	4c be       	lddpc	lr,8000674c <get_arg+0x19c>
80006624:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
80006628:	50 7c       	stdsp	sp[0x1c],r12
8000662a:	40 0c       	lddsp	r12,sp[0x0]
8000662c:	58 7c       	cp.w	r12,7
8000662e:	e0 8b 00 fa 	brhi	80006822 <get_arg+0x272>
80006632:	4c 8e       	lddpc	lr,80006750 <get_arg+0x1a0>
80006634:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80006638:	36 8b       	mov	r11,104
8000663a:	f6 0a 18 00 	cp.b	r10,r11
8000663e:	e0 80 00 f2 	breq	80006822 <get_arg+0x272>
80006642:	37 1b       	mov	r11,113
80006644:	f6 0a 18 00 	cp.b	r10,r11
80006648:	c0 70       	breq	80006656 <get_arg+0xa6>
8000664a:	34 cb       	mov	r11,76
8000664c:	f6 0a 18 00 	cp.b	r10,r11
80006650:	c0 51       	brne	8000665a <get_arg+0xaa>
80006652:	a3 b4       	sbr	r4,0x3
80006654:	ce 78       	rjmp	80006822 <get_arg+0x272>
80006656:	a5 b4       	sbr	r4,0x5
80006658:	ce 58       	rjmp	80006822 <get_arg+0x272>
8000665a:	08 9a       	mov	r10,r4
8000665c:	0e 9b       	mov	r11,r7
8000665e:	a5 aa       	sbr	r10,0x4
80006660:	17 3c       	ld.ub	r12,r11++
80006662:	a5 b4       	sbr	r4,0x5
80006664:	36 ce       	mov	lr,108
80006666:	fc 0c 18 00 	cp.b	r12,lr
8000666a:	e0 80 00 dd 	breq	80006824 <get_arg+0x274>
8000666e:	14 94       	mov	r4,r10
80006670:	cd 98       	rjmp	80006822 <get_arg+0x272>
80006672:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80006676:	36 7c       	mov	r12,103
80006678:	f8 0a 18 00 	cp.b	r10,r12
8000667c:	e0 8b 00 27 	brhi	800066ca <get_arg+0x11a>
80006680:	36 5b       	mov	r11,101
80006682:	f6 0a 18 00 	cp.b	r10,r11
80006686:	c4 82       	brcc	80006716 <get_arg+0x166>
80006688:	34 fb       	mov	r11,79
8000668a:	f6 0a 18 00 	cp.b	r10,r11
8000668e:	c4 80       	breq	8000671e <get_arg+0x16e>
80006690:	e0 8b 00 0c 	brhi	800066a8 <get_arg+0xf8>
80006694:	34 5b       	mov	r11,69
80006696:	f6 0a 18 00 	cp.b	r10,r11
8000669a:	c3 e0       	breq	80006716 <get_arg+0x166>
8000669c:	34 7b       	mov	r11,71
8000669e:	f6 0a 18 00 	cp.b	r10,r11
800066a2:	c3 a0       	breq	80006716 <get_arg+0x166>
800066a4:	34 4b       	mov	r11,68
800066a6:	c0 88       	rjmp	800066b6 <get_arg+0x106>
800066a8:	35 8b       	mov	r11,88
800066aa:	f6 0a 18 00 	cp.b	r10,r11
800066ae:	c2 c0       	breq	80006706 <get_arg+0x156>
800066b0:	e0 8b 00 07 	brhi	800066be <get_arg+0x10e>
800066b4:	35 5b       	mov	r11,85
800066b6:	f6 0a 18 00 	cp.b	r10,r11
800066ba:	c3 51       	brne	80006724 <get_arg+0x174>
800066bc:	c3 18       	rjmp	8000671e <get_arg+0x16e>
800066be:	36 3b       	mov	r11,99
800066c0:	f6 0a 18 00 	cp.b	r10,r11
800066c4:	c2 f0       	breq	80006722 <get_arg+0x172>
800066c6:	36 4b       	mov	r11,100
800066c8:	c0 e8       	rjmp	800066e4 <get_arg+0x134>
800066ca:	37 0b       	mov	r11,112
800066cc:	f6 0a 18 00 	cp.b	r10,r11
800066d0:	c2 50       	breq	8000671a <get_arg+0x16a>
800066d2:	e0 8b 00 0d 	brhi	800066ec <get_arg+0x13c>
800066d6:	36 eb       	mov	r11,110
800066d8:	f6 0a 18 00 	cp.b	r10,r11
800066dc:	c1 f0       	breq	8000671a <get_arg+0x16a>
800066de:	e0 8b 00 14 	brhi	80006706 <get_arg+0x156>
800066e2:	36 9b       	mov	r11,105
800066e4:	f6 0a 18 00 	cp.b	r10,r11
800066e8:	c1 e1       	brne	80006724 <get_arg+0x174>
800066ea:	c0 e8       	rjmp	80006706 <get_arg+0x156>
800066ec:	37 5b       	mov	r11,117
800066ee:	f6 0a 18 00 	cp.b	r10,r11
800066f2:	c0 a0       	breq	80006706 <get_arg+0x156>
800066f4:	37 8b       	mov	r11,120
800066f6:	f6 0a 18 00 	cp.b	r10,r11
800066fa:	c0 60       	breq	80006706 <get_arg+0x156>
800066fc:	37 3b       	mov	r11,115
800066fe:	f6 0a 18 00 	cp.b	r10,r11
80006702:	c1 11       	brne	80006724 <get_arg+0x174>
80006704:	c0 b8       	rjmp	8000671a <get_arg+0x16a>
80006706:	ed b4 00 04 	bld	r4,0x4
8000670a:	c0 a0       	breq	8000671e <get_arg+0x16e>
8000670c:	ed b4 00 05 	bld	r4,0x5
80006710:	c0 91       	brne	80006722 <get_arg+0x172>
80006712:	30 20       	mov	r0,2
80006714:	c0 88       	rjmp	80006724 <get_arg+0x174>
80006716:	30 40       	mov	r0,4
80006718:	c0 68       	rjmp	80006724 <get_arg+0x174>
8000671a:	30 30       	mov	r0,3
8000671c:	c0 48       	rjmp	80006724 <get_arg+0x174>
8000671e:	30 10       	mov	r0,1
80006720:	c0 28       	rjmp	80006724 <get_arg+0x174>
80006722:	30 00       	mov	r0,0
80006724:	40 3b       	lddsp	r11,sp[0xc]
80006726:	5b fb       	cp.w	r11,-1
80006728:	c0 40       	breq	80006730 <get_arg+0x180>
8000672a:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
8000672e:	c7 a8       	rjmp	80006822 <get_arg+0x272>
80006730:	58 60       	cp.w	r0,6
80006732:	e0 8b 00 78 	brhi	80006822 <get_arg+0x272>
80006736:	6c 0a       	ld.w	r10,r6[0x0]
80006738:	ea cc ff ff 	sub	r12,r5,-1
8000673c:	48 6e       	lddpc	lr,80006754 <get_arg+0x1a4>
8000673e:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80006742:	d7 03       	nop
80006744:	80 01       	ld.sh	r1,r0[0x0]
80006746:	27 3c       	sub	r12,115
80006748:	80 01       	ld.sh	r1,r0[0x0]
8000674a:	26 74       	sub	r4,103
8000674c:	80 01       	ld.sh	r1,r0[0x0]
8000674e:	26 08       	sub	r8,96
80006750:	80 01       	ld.sh	r1,r0[0x0]
80006752:	24 68       	sub	r8,70
80006754:	80 01       	ld.sh	r1,r0[0x0]
80006756:	24 88       	sub	r8,72
80006758:	f4 cb ff f8 	sub	r11,r10,-8
8000675c:	8d 0b       	st.w	r6[0x0],r11
8000675e:	f4 ea 00 00 	ld.d	r10,r10[0]
80006762:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80006766:	c0 f8       	rjmp	80006784 <get_arg+0x1d4>
80006768:	f4 cb ff fc 	sub	r11,r10,-4
8000676c:	8d 0b       	st.w	r6[0x0],r11
8000676e:	74 0a       	ld.w	r10,r10[0x0]
80006770:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80006774:	c0 88       	rjmp	80006784 <get_arg+0x1d4>
80006776:	f4 cb ff f8 	sub	r11,r10,-8
8000677a:	8d 0b       	st.w	r6[0x0],r11
8000677c:	f4 ea 00 00 	ld.d	r10,r10[0]
80006780:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80006784:	0e 9b       	mov	r11,r7
80006786:	18 95       	mov	r5,r12
80006788:	c4 e8       	rjmp	80006824 <get_arg+0x274>
8000678a:	62 0a       	ld.w	r10,r1[0x0]
8000678c:	5b fa       	cp.w	r10,-1
8000678e:	c0 b1       	brne	800067a4 <get_arg+0x1f4>
80006790:	50 19       	stdsp	sp[0x4],r9
80006792:	50 28       	stdsp	sp[0x8],r8
80006794:	e0 6a 00 80 	mov	r10,128
80006798:	30 0b       	mov	r11,0
8000679a:	02 9c       	mov	r12,r1
8000679c:	e0 a0 1b 68 	rcall	80009e6c <memset>
800067a0:	40 28       	lddsp	r8,sp[0x8]
800067a2:	40 19       	lddsp	r9,sp[0x4]
800067a4:	e4 cc 00 01 	sub	r12,r2,1
800067a8:	0e 9b       	mov	r11,r7
800067aa:	50 3c       	stdsp	sp[0xc],r12
800067ac:	f2 0c 0c 49 	max	r9,r9,r12
800067b0:	c3 a8       	rjmp	80006824 <get_arg+0x274>
800067b2:	62 0a       	ld.w	r10,r1[0x0]
800067b4:	5b fa       	cp.w	r10,-1
800067b6:	c0 b1       	brne	800067cc <get_arg+0x21c>
800067b8:	50 19       	stdsp	sp[0x4],r9
800067ba:	50 28       	stdsp	sp[0x8],r8
800067bc:	e0 6a 00 80 	mov	r10,128
800067c0:	30 0b       	mov	r11,0
800067c2:	02 9c       	mov	r12,r1
800067c4:	e0 a0 1b 54 	rcall	80009e6c <memset>
800067c8:	40 28       	lddsp	r8,sp[0x8]
800067ca:	40 19       	lddsp	r9,sp[0x4]
800067cc:	20 12       	sub	r2,1
800067ce:	30 0a       	mov	r10,0
800067d0:	0e 9b       	mov	r11,r7
800067d2:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
800067d6:	f2 02 0c 49 	max	r9,r9,r2
800067da:	c2 58       	rjmp	80006824 <get_arg+0x274>
800067dc:	16 97       	mov	r7,r11
800067de:	6c 0a       	ld.w	r10,r6[0x0]
800067e0:	f4 cb ff fc 	sub	r11,r10,-4
800067e4:	8d 0b       	st.w	r6[0x0],r11
800067e6:	74 0a       	ld.w	r10,r10[0x0]
800067e8:	0e 9b       	mov	r11,r7
800067ea:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800067ee:	2f f5       	sub	r5,-1
800067f0:	c1 a8       	rjmp	80006824 <get_arg+0x274>
800067f2:	f4 c2 00 30 	sub	r2,r10,48
800067f6:	c0 68       	rjmp	80006802 <get_arg+0x252>
800067f8:	e4 02 00 22 	add	r2,r2,r2<<0x2
800067fc:	2f f7       	sub	r7,-1
800067fe:	f4 02 00 12 	add	r2,r10,r2<<0x1
80006802:	0f 8a       	ld.ub	r10,r7[0x0]
80006804:	58 0a       	cp.w	r10,0
80006806:	c0 e0       	breq	80006822 <get_arg+0x272>
80006808:	23 0a       	sub	r10,48
8000680a:	58 9a       	cp.w	r10,9
8000680c:	fe 98 ff f6 	brls	800067f8 <get_arg+0x248>
80006810:	c0 98       	rjmp	80006822 <get_arg+0x272>
80006812:	2f f7       	sub	r7,-1
80006814:	0f 8a       	ld.ub	r10,r7[0x0]
80006816:	58 0a       	cp.w	r10,0
80006818:	c0 50       	breq	80006822 <get_arg+0x272>
8000681a:	23 0a       	sub	r10,48
8000681c:	58 9a       	cp.w	r10,9
8000681e:	fe 98 ff fa 	brls	80006812 <get_arg+0x262>
80006822:	0e 9b       	mov	r11,r7
80006824:	40 7c       	lddsp	r12,sp[0x1c]
80006826:	30 ba       	mov	r10,11
80006828:	f4 0c 18 00 	cp.b	r12,r10
8000682c:	fe 91 fe ec 	brne	80006604 <get_arg+0x54>
80006830:	40 42       	lddsp	r2,sp[0x10]
80006832:	17 8c       	ld.ub	r12,r11[0x0]
80006834:	0a 32       	cp.w	r2,r5
80006836:	5f 4a       	srge	r10
80006838:	f0 0c 18 00 	cp.b	r12,r8
8000683c:	5f 1c       	srne	r12
8000683e:	f9 ea 00 0a 	and	r10,r12,r10
80006842:	f0 0a 18 00 	cp.b	r10,r8
80006846:	fe 91 fe c9 	brne	800065d8 <get_arg+0x28>
8000684a:	30 08       	mov	r8,0
8000684c:	40 4e       	lddsp	lr,sp[0x10]
8000684e:	17 8a       	ld.ub	r10,r11[0x0]
80006850:	e2 05 00 21 	add	r1,r1,r5<<0x2
80006854:	f0 0a 18 00 	cp.b	r10,r8
80006858:	fc 09 17 10 	movne	r9,lr
8000685c:	e6 05 00 38 	add	r8,r3,r5<<0x3
80006860:	06 9e       	mov	lr,r3
80006862:	c2 a8       	rjmp	800068b6 <get_arg+0x306>
80006864:	62 0a       	ld.w	r10,r1[0x0]
80006866:	58 3a       	cp.w	r10,3
80006868:	c1 e0       	breq	800068a4 <get_arg+0x2f4>
8000686a:	e0 89 00 07 	brgt	80006878 <get_arg+0x2c8>
8000686e:	58 1a       	cp.w	r10,1
80006870:	c1 a0       	breq	800068a4 <get_arg+0x2f4>
80006872:	58 2a       	cp.w	r10,2
80006874:	c1 81       	brne	800068a4 <get_arg+0x2f4>
80006876:	c0 58       	rjmp	80006880 <get_arg+0x2d0>
80006878:	58 5a       	cp.w	r10,5
8000687a:	c0 c0       	breq	80006892 <get_arg+0x2e2>
8000687c:	c0 b5       	brlt	80006892 <get_arg+0x2e2>
8000687e:	c1 38       	rjmp	800068a4 <get_arg+0x2f4>
80006880:	6c 0a       	ld.w	r10,r6[0x0]
80006882:	f4 cc ff f8 	sub	r12,r10,-8
80006886:	8d 0c       	st.w	r6[0x0],r12
80006888:	f4 e2 00 00 	ld.d	r2,r10[0]
8000688c:	f0 e3 00 00 	st.d	r8[0],r2
80006890:	c1 08       	rjmp	800068b0 <get_arg+0x300>
80006892:	6c 0a       	ld.w	r10,r6[0x0]
80006894:	f4 cc ff f8 	sub	r12,r10,-8
80006898:	8d 0c       	st.w	r6[0x0],r12
8000689a:	f4 e2 00 00 	ld.d	r2,r10[0]
8000689e:	f0 e3 00 00 	st.d	r8[0],r2
800068a2:	c0 78       	rjmp	800068b0 <get_arg+0x300>
800068a4:	6c 0a       	ld.w	r10,r6[0x0]
800068a6:	f4 cc ff fc 	sub	r12,r10,-4
800068aa:	8d 0c       	st.w	r6[0x0],r12
800068ac:	74 0a       	ld.w	r10,r10[0x0]
800068ae:	91 0a       	st.w	r8[0x0],r10
800068b0:	2f f5       	sub	r5,-1
800068b2:	2f 88       	sub	r8,-8
800068b4:	2f c1       	sub	r1,-4
800068b6:	12 35       	cp.w	r5,r9
800068b8:	fe 9a ff d6 	brle	80006864 <get_arg+0x2b4>
800068bc:	1c 93       	mov	r3,lr
800068be:	40 52       	lddsp	r2,sp[0x14]
800068c0:	40 6e       	lddsp	lr,sp[0x18]
800068c2:	85 05       	st.w	r2[0x0],r5
800068c4:	9d 0b       	st.w	lr[0x0],r11
800068c6:	40 4b       	lddsp	r11,sp[0x10]
800068c8:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
800068cc:	2f 8d       	sub	sp,-32
800068ce:	d8 32       	popm	r0-r7,pc

800068d0 <__sprint_r>:
800068d0:	d4 21       	pushm	r4-r7,lr
800068d2:	14 97       	mov	r7,r10
800068d4:	74 28       	ld.w	r8,r10[0x8]
800068d6:	58 08       	cp.w	r8,0
800068d8:	c0 41       	brne	800068e0 <__sprint_r+0x10>
800068da:	95 18       	st.w	r10[0x4],r8
800068dc:	10 9c       	mov	r12,r8
800068de:	d8 22       	popm	r4-r7,pc
800068e0:	e0 a0 18 ca 	rcall	80009a74 <__sfvwrite_r>
800068e4:	30 08       	mov	r8,0
800068e6:	8f 18       	st.w	r7[0x4],r8
800068e8:	8f 28       	st.w	r7[0x8],r8
800068ea:	d8 22       	popm	r4-r7,pc

800068ec <_vfprintf_r>:
800068ec:	d4 31       	pushm	r0-r7,lr
800068ee:	fa cd 06 bc 	sub	sp,sp,1724
800068f2:	51 09       	stdsp	sp[0x40],r9
800068f4:	16 91       	mov	r1,r11
800068f6:	14 97       	mov	r7,r10
800068f8:	18 95       	mov	r5,r12
800068fa:	e0 a0 1a 2d 	rcall	80009d54 <_localeconv_r>
800068fe:	78 0c       	ld.w	r12,r12[0x0]
80006900:	50 cc       	stdsp	sp[0x30],r12
80006902:	58 05       	cp.w	r5,0
80006904:	c0 70       	breq	80006912 <_vfprintf_r+0x26>
80006906:	6a 68       	ld.w	r8,r5[0x18]
80006908:	58 08       	cp.w	r8,0
8000690a:	c0 41       	brne	80006912 <_vfprintf_r+0x26>
8000690c:	0a 9c       	mov	r12,r5
8000690e:	e0 a0 17 57 	rcall	800097bc <__sinit>
80006912:	4d 08       	lddpc	r8,80006a50 <_vfprintf_r+0x164>
80006914:	10 31       	cp.w	r1,r8
80006916:	c0 31       	brne	8000691c <_vfprintf_r+0x30>
80006918:	6a 01       	ld.w	r1,r5[0x0]
8000691a:	c0 a8       	rjmp	8000692e <_vfprintf_r+0x42>
8000691c:	4c e8       	lddpc	r8,80006a54 <_vfprintf_r+0x168>
8000691e:	10 31       	cp.w	r1,r8
80006920:	c0 31       	brne	80006926 <_vfprintf_r+0x3a>
80006922:	6a 11       	ld.w	r1,r5[0x4]
80006924:	c0 58       	rjmp	8000692e <_vfprintf_r+0x42>
80006926:	4c d8       	lddpc	r8,80006a58 <_vfprintf_r+0x16c>
80006928:	10 31       	cp.w	r1,r8
8000692a:	eb f1 00 02 	ld.weq	r1,r5[0x8]
8000692e:	82 68       	ld.sh	r8,r1[0xc]
80006930:	ed b8 00 03 	bld	r8,0x3
80006934:	c0 41       	brne	8000693c <_vfprintf_r+0x50>
80006936:	62 48       	ld.w	r8,r1[0x10]
80006938:	58 08       	cp.w	r8,0
8000693a:	c0 71       	brne	80006948 <_vfprintf_r+0x5c>
8000693c:	02 9b       	mov	r11,r1
8000693e:	0a 9c       	mov	r12,r5
80006940:	e0 a0 0f 6c 	rcall	80008818 <__swsetup_r>
80006944:	e0 81 0f 63 	brne	8000880a <_vfprintf_r+0x1f1e>
80006948:	82 68       	ld.sh	r8,r1[0xc]
8000694a:	10 99       	mov	r9,r8
8000694c:	e2 19 00 1a 	andl	r9,0x1a,COH
80006950:	58 a9       	cp.w	r9,10
80006952:	c3 c1       	brne	800069ca <_vfprintf_r+0xde>
80006954:	82 79       	ld.sh	r9,r1[0xe]
80006956:	30 0a       	mov	r10,0
80006958:	f4 09 19 00 	cp.h	r9,r10
8000695c:	c3 75       	brlt	800069ca <_vfprintf_r+0xde>
8000695e:	a1 d8       	cbr	r8,0x1
80006960:	fb 58 05 d0 	st.h	sp[1488],r8
80006964:	62 88       	ld.w	r8,r1[0x20]
80006966:	fb 48 05 e4 	st.w	sp[1508],r8
8000696a:	62 a8       	ld.w	r8,r1[0x28]
8000696c:	fb 48 05 ec 	st.w	sp[1516],r8
80006970:	fa c8 ff bc 	sub	r8,sp,-68
80006974:	fb 48 05 d4 	st.w	sp[1492],r8
80006978:	fb 48 05 c4 	st.w	sp[1476],r8
8000697c:	e0 68 04 00 	mov	r8,1024
80006980:	fb 48 05 d8 	st.w	sp[1496],r8
80006984:	fb 48 05 cc 	st.w	sp[1484],r8
80006988:	30 08       	mov	r8,0
8000698a:	fb 59 05 d2 	st.h	sp[1490],r9
8000698e:	0e 9a       	mov	r10,r7
80006990:	41 09       	lddsp	r9,sp[0x40]
80006992:	fa c7 fa 3c 	sub	r7,sp,-1476
80006996:	fb 48 05 dc 	st.w	sp[1500],r8
8000699a:	0a 9c       	mov	r12,r5
8000699c:	0e 9b       	mov	r11,r7
8000699e:	ca 7f       	rcall	800068ec <_vfprintf_r>
800069a0:	50 bc       	stdsp	sp[0x2c],r12
800069a2:	c0 95       	brlt	800069b4 <_vfprintf_r+0xc8>
800069a4:	0e 9b       	mov	r11,r7
800069a6:	0a 9c       	mov	r12,r5
800069a8:	e0 a0 16 2e 	rcall	80009604 <_fflush_r>
800069ac:	40 be       	lddsp	lr,sp[0x2c]
800069ae:	f9 be 01 ff 	movne	lr,-1
800069b2:	50 be       	stdsp	sp[0x2c],lr
800069b4:	fb 08 05 d0 	ld.sh	r8,sp[1488]
800069b8:	ed b8 00 06 	bld	r8,0x6
800069bc:	e0 81 0f 29 	brne	8000880e <_vfprintf_r+0x1f22>
800069c0:	82 68       	ld.sh	r8,r1[0xc]
800069c2:	a7 a8       	sbr	r8,0x6
800069c4:	a2 68       	st.h	r1[0xc],r8
800069c6:	e0 8f 0f 24 	bral	8000880e <_vfprintf_r+0x1f22>
800069ca:	30 08       	mov	r8,0
800069cc:	fb 48 06 b4 	st.w	sp[1716],r8
800069d0:	fb 48 06 90 	st.w	sp[1680],r8
800069d4:	fb 48 06 8c 	st.w	sp[1676],r8
800069d8:	fb 48 06 b0 	st.w	sp[1712],r8
800069dc:	30 08       	mov	r8,0
800069de:	30 09       	mov	r9,0
800069e0:	50 a7       	stdsp	sp[0x28],r7
800069e2:	50 78       	stdsp	sp[0x1c],r8
800069e4:	fa c3 f9 e0 	sub	r3,sp,-1568
800069e8:	3f f8       	mov	r8,-1
800069ea:	50 59       	stdsp	sp[0x14],r9
800069ec:	fb 43 06 88 	st.w	sp[1672],r3
800069f0:	fb 48 05 44 	st.w	sp[1348],r8
800069f4:	12 9c       	mov	r12,r9
800069f6:	50 69       	stdsp	sp[0x18],r9
800069f8:	50 d9       	stdsp	sp[0x34],r9
800069fa:	50 e9       	stdsp	sp[0x38],r9
800069fc:	50 b9       	stdsp	sp[0x2c],r9
800069fe:	12 97       	mov	r7,r9
80006a00:	0a 94       	mov	r4,r5
80006a02:	40 a2       	lddsp	r2,sp[0x28]
80006a04:	32 5a       	mov	r10,37
80006a06:	30 08       	mov	r8,0
80006a08:	c0 28       	rjmp	80006a0c <_vfprintf_r+0x120>
80006a0a:	2f f2       	sub	r2,-1
80006a0c:	05 89       	ld.ub	r9,r2[0x0]
80006a0e:	f0 09 18 00 	cp.b	r9,r8
80006a12:	5f 1b       	srne	r11
80006a14:	f4 09 18 00 	cp.b	r9,r10
80006a18:	5f 19       	srne	r9
80006a1a:	f3 eb 00 0b 	and	r11,r9,r11
80006a1e:	f0 0b 18 00 	cp.b	r11,r8
80006a22:	cf 41       	brne	80006a0a <_vfprintf_r+0x11e>
80006a24:	40 ab       	lddsp	r11,sp[0x28]
80006a26:	e4 0b 01 06 	sub	r6,r2,r11
80006a2a:	c2 50       	breq	80006a74 <_vfprintf_r+0x188>
80006a2c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006a30:	0c 08       	add	r8,r6
80006a32:	87 0b       	st.w	r3[0x0],r11
80006a34:	fb 48 06 90 	st.w	sp[1680],r8
80006a38:	87 16       	st.w	r3[0x4],r6
80006a3a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006a3e:	2f f8       	sub	r8,-1
80006a40:	fb 48 06 8c 	st.w	sp[1676],r8
80006a44:	58 78       	cp.w	r8,7
80006a46:	e0 89 00 0b 	brgt	80006a5c <_vfprintf_r+0x170>
80006a4a:	2f 83       	sub	r3,-8
80006a4c:	c1 18       	rjmp	80006a6e <_vfprintf_r+0x182>
80006a4e:	d7 03       	nop
80006a50:	80 01       	ld.sh	r1,r0[0x0]
80006a52:	28 4c       	sub	r12,-124
80006a54:	80 01       	ld.sh	r1,r0[0x0]
80006a56:	28 6c       	sub	r12,-122
80006a58:	80 01       	ld.sh	r1,r0[0x0]
80006a5a:	28 8c       	sub	r12,-120
80006a5c:	fa ca f9 78 	sub	r10,sp,-1672
80006a60:	02 9b       	mov	r11,r1
80006a62:	08 9c       	mov	r12,r4
80006a64:	c3 6f       	rcall	800068d0 <__sprint_r>
80006a66:	e0 81 0e ce 	brne	80008802 <_vfprintf_r+0x1f16>
80006a6a:	fa c3 f9 e0 	sub	r3,sp,-1568
80006a6e:	40 ba       	lddsp	r10,sp[0x2c]
80006a70:	0c 0a       	add	r10,r6
80006a72:	50 ba       	stdsp	sp[0x2c],r10
80006a74:	05 89       	ld.ub	r9,r2[0x0]
80006a76:	30 08       	mov	r8,0
80006a78:	f0 09 18 00 	cp.b	r9,r8
80006a7c:	e0 80 0e b2 	breq	800087e0 <_vfprintf_r+0x1ef4>
80006a80:	30 09       	mov	r9,0
80006a82:	fb 68 06 bb 	st.b	sp[1723],r8
80006a86:	0e 96       	mov	r6,r7
80006a88:	e4 c8 ff ff 	sub	r8,r2,-1
80006a8c:	3f fe       	mov	lr,-1
80006a8e:	50 93       	stdsp	sp[0x24],r3
80006a90:	50 41       	stdsp	sp[0x10],r1
80006a92:	0e 93       	mov	r3,r7
80006a94:	04 91       	mov	r1,r2
80006a96:	50 89       	stdsp	sp[0x20],r9
80006a98:	50 a8       	stdsp	sp[0x28],r8
80006a9a:	50 2e       	stdsp	sp[0x8],lr
80006a9c:	50 39       	stdsp	sp[0xc],r9
80006a9e:	12 95       	mov	r5,r9
80006aa0:	12 90       	mov	r0,r9
80006aa2:	10 97       	mov	r7,r8
80006aa4:	08 92       	mov	r2,r4
80006aa6:	c0 78       	rjmp	80006ab4 <_vfprintf_r+0x1c8>
80006aa8:	3f fc       	mov	r12,-1
80006aaa:	08 97       	mov	r7,r4
80006aac:	50 2c       	stdsp	sp[0x8],r12
80006aae:	c0 38       	rjmp	80006ab4 <_vfprintf_r+0x1c8>
80006ab0:	30 0b       	mov	r11,0
80006ab2:	50 3b       	stdsp	sp[0xc],r11
80006ab4:	0f 38       	ld.ub	r8,r7++
80006ab6:	c0 28       	rjmp	80006aba <_vfprintf_r+0x1ce>
80006ab8:	12 90       	mov	r0,r9
80006aba:	f0 c9 00 20 	sub	r9,r8,32
80006abe:	e0 49 00 58 	cp.w	r9,88
80006ac2:	e0 8b 0a 36 	brhi	80007f2e <_vfprintf_r+0x1642>
80006ac6:	4d 9a       	lddpc	r10,80006c28 <_vfprintf_r+0x33c>
80006ac8:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
80006acc:	50 a7       	stdsp	sp[0x28],r7
80006ace:	50 80       	stdsp	sp[0x20],r0
80006ad0:	0c 97       	mov	r7,r6
80006ad2:	04 94       	mov	r4,r2
80006ad4:	06 96       	mov	r6,r3
80006ad6:	02 92       	mov	r2,r1
80006ad8:	4d 59       	lddpc	r9,80006c2c <_vfprintf_r+0x340>
80006ada:	40 93       	lddsp	r3,sp[0x24]
80006adc:	10 90       	mov	r0,r8
80006ade:	40 41       	lddsp	r1,sp[0x10]
80006ae0:	50 d9       	stdsp	sp[0x34],r9
80006ae2:	e0 8f 08 95 	bral	80007c0c <_vfprintf_r+0x1320>
80006ae6:	30 08       	mov	r8,0
80006ae8:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80006aec:	f0 09 18 00 	cp.b	r9,r8
80006af0:	ce 21       	brne	80006ab4 <_vfprintf_r+0x1c8>
80006af2:	32 08       	mov	r8,32
80006af4:	c6 e8       	rjmp	80006bd0 <_vfprintf_r+0x2e4>
80006af6:	a1 a5       	sbr	r5,0x0
80006af8:	cd eb       	rjmp	80006ab4 <_vfprintf_r+0x1c8>
80006afa:	0f 89       	ld.ub	r9,r7[0x0]
80006afc:	f2 c8 00 30 	sub	r8,r9,48
80006b00:	58 98       	cp.w	r8,9
80006b02:	e0 8b 00 1d 	brhi	80006b3c <_vfprintf_r+0x250>
80006b06:	ee c8 ff ff 	sub	r8,r7,-1
80006b0a:	30 0b       	mov	r11,0
80006b0c:	23 09       	sub	r9,48
80006b0e:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80006b12:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80006b16:	11 39       	ld.ub	r9,r8++
80006b18:	f2 ca 00 30 	sub	r10,r9,48
80006b1c:	58 9a       	cp.w	r10,9
80006b1e:	fe 98 ff f7 	brls	80006b0c <_vfprintf_r+0x220>
80006b22:	e0 49 00 24 	cp.w	r9,36
80006b26:	cc 51       	brne	80006ab0 <_vfprintf_r+0x1c4>
80006b28:	e0 4b 00 20 	cp.w	r11,32
80006b2c:	e0 89 0e 6a 	brgt	80008800 <_vfprintf_r+0x1f14>
80006b30:	20 1b       	sub	r11,1
80006b32:	fa f9 06 b4 	ld.w	r9,sp[1716]
80006b36:	12 3b       	cp.w	r11,r9
80006b38:	c0 95       	brlt	80006b4a <_vfprintf_r+0x25e>
80006b3a:	c1 08       	rjmp	80006b5a <_vfprintf_r+0x26e>
80006b3c:	fa f9 06 b4 	ld.w	r9,sp[1716]
80006b40:	ec ca ff ff 	sub	r10,r6,-1
80006b44:	12 36       	cp.w	r6,r9
80006b46:	c1 f5       	brlt	80006b84 <_vfprintf_r+0x298>
80006b48:	c2 68       	rjmp	80006b94 <_vfprintf_r+0x2a8>
80006b4a:	fa ce f9 44 	sub	lr,sp,-1724
80006b4e:	10 97       	mov	r7,r8
80006b50:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80006b54:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80006b58:	c3 58       	rjmp	80006bc2 <_vfprintf_r+0x2d6>
80006b5a:	10 97       	mov	r7,r8
80006b5c:	fa c8 f9 50 	sub	r8,sp,-1712
80006b60:	1a d8       	st.w	--sp,r8
80006b62:	fa c8 fa b8 	sub	r8,sp,-1352
80006b66:	1a d8       	st.w	--sp,r8
80006b68:	fa c8 fb b4 	sub	r8,sp,-1100
80006b6c:	02 9a       	mov	r10,r1
80006b6e:	1a d8       	st.w	--sp,r8
80006b70:	04 9c       	mov	r12,r2
80006b72:	fa c8 f9 40 	sub	r8,sp,-1728
80006b76:	fa c9 ff b4 	sub	r9,sp,-76
80006b7a:	fe b0 fd 1b 	rcall	800065b0 <get_arg>
80006b7e:	2f dd       	sub	sp,-12
80006b80:	78 00       	ld.w	r0,r12[0x0]
80006b82:	c2 08       	rjmp	80006bc2 <_vfprintf_r+0x2d6>
80006b84:	fa cc f9 44 	sub	r12,sp,-1724
80006b88:	14 96       	mov	r6,r10
80006b8a:	f8 03 00 38 	add	r8,r12,r3<<0x3
80006b8e:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80006b92:	c1 88       	rjmp	80006bc2 <_vfprintf_r+0x2d6>
80006b94:	41 08       	lddsp	r8,sp[0x40]
80006b96:	59 f9       	cp.w	r9,31
80006b98:	e0 89 00 11 	brgt	80006bba <_vfprintf_r+0x2ce>
80006b9c:	f0 cb ff fc 	sub	r11,r8,-4
80006ba0:	51 0b       	stdsp	sp[0x40],r11
80006ba2:	70 00       	ld.w	r0,r8[0x0]
80006ba4:	fa cb f9 44 	sub	r11,sp,-1724
80006ba8:	f6 09 00 38 	add	r8,r11,r9<<0x3
80006bac:	f1 40 fd 88 	st.w	r8[-632],r0
80006bb0:	2f f9       	sub	r9,-1
80006bb2:	14 96       	mov	r6,r10
80006bb4:	fb 49 06 b4 	st.w	sp[1716],r9
80006bb8:	c0 58       	rjmp	80006bc2 <_vfprintf_r+0x2d6>
80006bba:	70 00       	ld.w	r0,r8[0x0]
80006bbc:	14 96       	mov	r6,r10
80006bbe:	2f c8       	sub	r8,-4
80006bc0:	51 08       	stdsp	sp[0x40],r8
80006bc2:	58 00       	cp.w	r0,0
80006bc4:	fe 94 ff 78 	brge	80006ab4 <_vfprintf_r+0x1c8>
80006bc8:	5c 30       	neg	r0
80006bca:	a3 a5       	sbr	r5,0x2
80006bcc:	c7 4b       	rjmp	80006ab4 <_vfprintf_r+0x1c8>
80006bce:	32 b8       	mov	r8,43
80006bd0:	fb 68 06 bb 	st.b	sp[1723],r8
80006bd4:	c7 0b       	rjmp	80006ab4 <_vfprintf_r+0x1c8>
80006bd6:	0f 38       	ld.ub	r8,r7++
80006bd8:	e0 48 00 2a 	cp.w	r8,42
80006bdc:	c0 30       	breq	80006be2 <_vfprintf_r+0x2f6>
80006bde:	30 09       	mov	r9,0
80006be0:	c7 d8       	rjmp	80006cda <_vfprintf_r+0x3ee>
80006be2:	0f 88       	ld.ub	r8,r7[0x0]
80006be4:	f0 c9 00 30 	sub	r9,r8,48
80006be8:	58 99       	cp.w	r9,9
80006bea:	e0 8b 00 23 	brhi	80006c30 <_vfprintf_r+0x344>
80006bee:	ee c4 ff ff 	sub	r4,r7,-1
80006bf2:	30 0b       	mov	r11,0
80006bf4:	23 08       	sub	r8,48
80006bf6:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80006bfa:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80006bfe:	09 38       	ld.ub	r8,r4++
80006c00:	f0 c9 00 30 	sub	r9,r8,48
80006c04:	58 99       	cp.w	r9,9
80006c06:	fe 98 ff f7 	brls	80006bf4 <_vfprintf_r+0x308>
80006c0a:	e0 48 00 24 	cp.w	r8,36
80006c0e:	fe 91 ff 51 	brne	80006ab0 <_vfprintf_r+0x1c4>
80006c12:	e0 4b 00 20 	cp.w	r11,32
80006c16:	e0 89 0d f5 	brgt	80008800 <_vfprintf_r+0x1f14>
80006c1a:	20 1b       	sub	r11,1
80006c1c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006c20:	10 3b       	cp.w	r11,r8
80006c22:	c0 e5       	brlt	80006c3e <_vfprintf_r+0x352>
80006c24:	c1 58       	rjmp	80006c4e <_vfprintf_r+0x362>
80006c26:	d7 03       	nop
80006c28:	80 01       	ld.sh	r1,r0[0x0]
80006c2a:	24 a4       	sub	r4,74
80006c2c:	80 01       	ld.sh	r1,r0[0x0]
80006c2e:	26 e0       	sub	r0,110
80006c30:	fa fa 06 b4 	ld.w	r10,sp[1716]
80006c34:	ec c9 ff ff 	sub	r9,r6,-1
80006c38:	14 36       	cp.w	r6,r10
80006c3a:	c1 f5       	brlt	80006c78 <_vfprintf_r+0x38c>
80006c3c:	c2 88       	rjmp	80006c8c <_vfprintf_r+0x3a0>
80006c3e:	fa ca f9 44 	sub	r10,sp,-1724
80006c42:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80006c46:	f6 fb fd 88 	ld.w	r11,r11[-632]
80006c4a:	50 2b       	stdsp	sp[0x8],r11
80006c4c:	c3 c8       	rjmp	80006cc4 <_vfprintf_r+0x3d8>
80006c4e:	fa c8 f9 50 	sub	r8,sp,-1712
80006c52:	1a d8       	st.w	--sp,r8
80006c54:	fa c8 fa b8 	sub	r8,sp,-1352
80006c58:	1a d8       	st.w	--sp,r8
80006c5a:	fa c8 fb b4 	sub	r8,sp,-1100
80006c5e:	02 9a       	mov	r10,r1
80006c60:	1a d8       	st.w	--sp,r8
80006c62:	04 9c       	mov	r12,r2
80006c64:	fa c8 f9 40 	sub	r8,sp,-1728
80006c68:	fa c9 ff b4 	sub	r9,sp,-76
80006c6c:	fe b0 fc a2 	rcall	800065b0 <get_arg>
80006c70:	2f dd       	sub	sp,-12
80006c72:	78 0c       	ld.w	r12,r12[0x0]
80006c74:	50 2c       	stdsp	sp[0x8],r12
80006c76:	c2 78       	rjmp	80006cc4 <_vfprintf_r+0x3d8>
80006c78:	12 96       	mov	r6,r9
80006c7a:	0e 94       	mov	r4,r7
80006c7c:	fa c9 f9 44 	sub	r9,sp,-1724
80006c80:	f2 03 00 38 	add	r8,r9,r3<<0x3
80006c84:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80006c88:	50 28       	stdsp	sp[0x8],r8
80006c8a:	c1 d8       	rjmp	80006cc4 <_vfprintf_r+0x3d8>
80006c8c:	41 08       	lddsp	r8,sp[0x40]
80006c8e:	59 fa       	cp.w	r10,31
80006c90:	e0 89 00 14 	brgt	80006cb8 <_vfprintf_r+0x3cc>
80006c94:	f0 cb ff fc 	sub	r11,r8,-4
80006c98:	70 08       	ld.w	r8,r8[0x0]
80006c9a:	51 0b       	stdsp	sp[0x40],r11
80006c9c:	50 28       	stdsp	sp[0x8],r8
80006c9e:	fa c6 f9 44 	sub	r6,sp,-1724
80006ca2:	40 2e       	lddsp	lr,sp[0x8]
80006ca4:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80006ca8:	f1 4e fd 88 	st.w	r8[-632],lr
80006cac:	2f fa       	sub	r10,-1
80006cae:	0e 94       	mov	r4,r7
80006cb0:	fb 4a 06 b4 	st.w	sp[1716],r10
80006cb4:	12 96       	mov	r6,r9
80006cb6:	c0 78       	rjmp	80006cc4 <_vfprintf_r+0x3d8>
80006cb8:	70 0c       	ld.w	r12,r8[0x0]
80006cba:	0e 94       	mov	r4,r7
80006cbc:	2f c8       	sub	r8,-4
80006cbe:	50 2c       	stdsp	sp[0x8],r12
80006cc0:	12 96       	mov	r6,r9
80006cc2:	51 08       	stdsp	sp[0x40],r8
80006cc4:	40 2b       	lddsp	r11,sp[0x8]
80006cc6:	58 0b       	cp.w	r11,0
80006cc8:	fe 95 fe f0 	brlt	80006aa8 <_vfprintf_r+0x1bc>
80006ccc:	08 97       	mov	r7,r4
80006cce:	cf 3a       	rjmp	80006ab4 <_vfprintf_r+0x1c8>
80006cd0:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006cd4:	0f 38       	ld.ub	r8,r7++
80006cd6:	f4 09 00 19 	add	r9,r10,r9<<0x1
80006cda:	f0 ca 00 30 	sub	r10,r8,48
80006cde:	58 9a       	cp.w	r10,9
80006ce0:	fe 98 ff f8 	brls	80006cd0 <_vfprintf_r+0x3e4>
80006ce4:	3f fa       	mov	r10,-1
80006ce6:	f2 0a 0c 49 	max	r9,r9,r10
80006cea:	50 29       	stdsp	sp[0x8],r9
80006cec:	ce 7a       	rjmp	80006aba <_vfprintf_r+0x1ce>
80006cee:	a7 b5       	sbr	r5,0x7
80006cf0:	ce 2a       	rjmp	80006ab4 <_vfprintf_r+0x1c8>
80006cf2:	30 09       	mov	r9,0
80006cf4:	23 08       	sub	r8,48
80006cf6:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006cfa:	f0 09 00 19 	add	r9,r8,r9<<0x1
80006cfe:	0f 38       	ld.ub	r8,r7++
80006d00:	f0 ca 00 30 	sub	r10,r8,48
80006d04:	58 9a       	cp.w	r10,9
80006d06:	fe 98 ff f7 	brls	80006cf4 <_vfprintf_r+0x408>
80006d0a:	e0 48 00 24 	cp.w	r8,36
80006d0e:	fe 91 fe d5 	brne	80006ab8 <_vfprintf_r+0x1cc>
80006d12:	e0 49 00 20 	cp.w	r9,32
80006d16:	e0 89 0d 75 	brgt	80008800 <_vfprintf_r+0x1f14>
80006d1a:	f2 c3 00 01 	sub	r3,r9,1
80006d1e:	30 19       	mov	r9,1
80006d20:	50 39       	stdsp	sp[0xc],r9
80006d22:	cc 9a       	rjmp	80006ab4 <_vfprintf_r+0x1c8>
80006d24:	a3 b5       	sbr	r5,0x3
80006d26:	cc 7a       	rjmp	80006ab4 <_vfprintf_r+0x1c8>
80006d28:	a7 a5       	sbr	r5,0x6
80006d2a:	cc 5a       	rjmp	80006ab4 <_vfprintf_r+0x1c8>
80006d2c:	0a 98       	mov	r8,r5
80006d2e:	a5 b5       	sbr	r5,0x5
80006d30:	a5 a8       	sbr	r8,0x4
80006d32:	0f 89       	ld.ub	r9,r7[0x0]
80006d34:	36 ce       	mov	lr,108
80006d36:	fc 09 18 00 	cp.b	r9,lr
80006d3a:	f7 b7 00 ff 	subeq	r7,-1
80006d3e:	f0 05 17 10 	movne	r5,r8
80006d42:	cb 9a       	rjmp	80006ab4 <_vfprintf_r+0x1c8>
80006d44:	a5 b5       	sbr	r5,0x5
80006d46:	cb 7a       	rjmp	80006ab4 <_vfprintf_r+0x1c8>
80006d48:	50 a7       	stdsp	sp[0x28],r7
80006d4a:	50 80       	stdsp	sp[0x20],r0
80006d4c:	0c 97       	mov	r7,r6
80006d4e:	10 90       	mov	r0,r8
80006d50:	06 96       	mov	r6,r3
80006d52:	04 94       	mov	r4,r2
80006d54:	40 93       	lddsp	r3,sp[0x24]
80006d56:	02 92       	mov	r2,r1
80006d58:	0e 99       	mov	r9,r7
80006d5a:	40 41       	lddsp	r1,sp[0x10]
80006d5c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006d60:	40 3c       	lddsp	r12,sp[0xc]
80006d62:	58 0c       	cp.w	r12,0
80006d64:	c1 d0       	breq	80006d9e <_vfprintf_r+0x4b2>
80006d66:	10 36       	cp.w	r6,r8
80006d68:	c0 64       	brge	80006d74 <_vfprintf_r+0x488>
80006d6a:	fa cb f9 44 	sub	r11,sp,-1724
80006d6e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006d72:	c1 d8       	rjmp	80006dac <_vfprintf_r+0x4c0>
80006d74:	fa c8 f9 50 	sub	r8,sp,-1712
80006d78:	1a d8       	st.w	--sp,r8
80006d7a:	fa c8 fa b8 	sub	r8,sp,-1352
80006d7e:	1a d8       	st.w	--sp,r8
80006d80:	fa c8 fb b4 	sub	r8,sp,-1100
80006d84:	1a d8       	st.w	--sp,r8
80006d86:	fa c8 f9 40 	sub	r8,sp,-1728
80006d8a:	fa c9 ff b4 	sub	r9,sp,-76
80006d8e:	04 9a       	mov	r10,r2
80006d90:	0c 9b       	mov	r11,r6
80006d92:	08 9c       	mov	r12,r4
80006d94:	fe b0 fc 0e 	rcall	800065b0 <get_arg>
80006d98:	2f dd       	sub	sp,-12
80006d9a:	19 b8       	ld.ub	r8,r12[0x3]
80006d9c:	c2 28       	rjmp	80006de0 <_vfprintf_r+0x4f4>
80006d9e:	2f f7       	sub	r7,-1
80006da0:	10 39       	cp.w	r9,r8
80006da2:	c0 84       	brge	80006db2 <_vfprintf_r+0x4c6>
80006da4:	fa ca f9 44 	sub	r10,sp,-1724
80006da8:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006dac:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80006db0:	c1 88       	rjmp	80006de0 <_vfprintf_r+0x4f4>
80006db2:	41 09       	lddsp	r9,sp[0x40]
80006db4:	59 f8       	cp.w	r8,31
80006db6:	e0 89 00 12 	brgt	80006dda <_vfprintf_r+0x4ee>
80006dba:	f2 ca ff fc 	sub	r10,r9,-4
80006dbe:	51 0a       	stdsp	sp[0x40],r10
80006dc0:	72 09       	ld.w	r9,r9[0x0]
80006dc2:	fa c6 f9 44 	sub	r6,sp,-1724
80006dc6:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80006dca:	2f f8       	sub	r8,-1
80006dcc:	f5 49 fd 88 	st.w	r10[-632],r9
80006dd0:	fb 48 06 b4 	st.w	sp[1716],r8
80006dd4:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80006dd8:	c0 48       	rjmp	80006de0 <_vfprintf_r+0x4f4>
80006dda:	13 b8       	ld.ub	r8,r9[0x3]
80006ddc:	2f c9       	sub	r9,-4
80006dde:	51 09       	stdsp	sp[0x40],r9
80006de0:	fb 68 06 60 	st.b	sp[1632],r8
80006de4:	30 0e       	mov	lr,0
80006de6:	30 08       	mov	r8,0
80006de8:	30 12       	mov	r2,1
80006dea:	fb 68 06 bb 	st.b	sp[1723],r8
80006dee:	50 2e       	stdsp	sp[0x8],lr
80006df0:	e0 8f 08 b1 	bral	80007f52 <_vfprintf_r+0x1666>
80006df4:	50 a7       	stdsp	sp[0x28],r7
80006df6:	50 80       	stdsp	sp[0x20],r0
80006df8:	0c 97       	mov	r7,r6
80006dfa:	04 94       	mov	r4,r2
80006dfc:	06 96       	mov	r6,r3
80006dfe:	02 92       	mov	r2,r1
80006e00:	40 93       	lddsp	r3,sp[0x24]
80006e02:	10 90       	mov	r0,r8
80006e04:	40 41       	lddsp	r1,sp[0x10]
80006e06:	a5 a5       	sbr	r5,0x4
80006e08:	c0 a8       	rjmp	80006e1c <_vfprintf_r+0x530>
80006e0a:	50 a7       	stdsp	sp[0x28],r7
80006e0c:	50 80       	stdsp	sp[0x20],r0
80006e0e:	0c 97       	mov	r7,r6
80006e10:	04 94       	mov	r4,r2
80006e12:	06 96       	mov	r6,r3
80006e14:	02 92       	mov	r2,r1
80006e16:	40 93       	lddsp	r3,sp[0x24]
80006e18:	10 90       	mov	r0,r8
80006e1a:	40 41       	lddsp	r1,sp[0x10]
80006e1c:	ed b5 00 05 	bld	r5,0x5
80006e20:	c5 11       	brne	80006ec2 <_vfprintf_r+0x5d6>
80006e22:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006e26:	40 3c       	lddsp	r12,sp[0xc]
80006e28:	58 0c       	cp.w	r12,0
80006e2a:	c1 e0       	breq	80006e66 <_vfprintf_r+0x57a>
80006e2c:	10 36       	cp.w	r6,r8
80006e2e:	c0 64       	brge	80006e3a <_vfprintf_r+0x54e>
80006e30:	fa cb f9 44 	sub	r11,sp,-1724
80006e34:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006e38:	c2 08       	rjmp	80006e78 <_vfprintf_r+0x58c>
80006e3a:	fa c8 f9 50 	sub	r8,sp,-1712
80006e3e:	1a d8       	st.w	--sp,r8
80006e40:	fa c8 fa b8 	sub	r8,sp,-1352
80006e44:	0c 9b       	mov	r11,r6
80006e46:	1a d8       	st.w	--sp,r8
80006e48:	fa c8 fb b4 	sub	r8,sp,-1100
80006e4c:	1a d8       	st.w	--sp,r8
80006e4e:	fa c9 ff b4 	sub	r9,sp,-76
80006e52:	fa c8 f9 40 	sub	r8,sp,-1728
80006e56:	04 9a       	mov	r10,r2
80006e58:	08 9c       	mov	r12,r4
80006e5a:	fe b0 fb ab 	rcall	800065b0 <get_arg>
80006e5e:	2f dd       	sub	sp,-12
80006e60:	78 1b       	ld.w	r11,r12[0x4]
80006e62:	78 09       	ld.w	r9,r12[0x0]
80006e64:	c2 b8       	rjmp	80006eba <_vfprintf_r+0x5ce>
80006e66:	ee ca ff ff 	sub	r10,r7,-1
80006e6a:	10 37       	cp.w	r7,r8
80006e6c:	c0 b4       	brge	80006e82 <_vfprintf_r+0x596>
80006e6e:	fa c9 f9 44 	sub	r9,sp,-1724
80006e72:	14 97       	mov	r7,r10
80006e74:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006e78:	ec fb fd 8c 	ld.w	r11,r6[-628]
80006e7c:	ec f9 fd 88 	ld.w	r9,r6[-632]
80006e80:	c1 d8       	rjmp	80006eba <_vfprintf_r+0x5ce>
80006e82:	41 09       	lddsp	r9,sp[0x40]
80006e84:	59 f8       	cp.w	r8,31
80006e86:	e0 89 00 14 	brgt	80006eae <_vfprintf_r+0x5c2>
80006e8a:	f2 cb ff f8 	sub	r11,r9,-8
80006e8e:	51 0b       	stdsp	sp[0x40],r11
80006e90:	fa c6 f9 44 	sub	r6,sp,-1724
80006e94:	72 1b       	ld.w	r11,r9[0x4]
80006e96:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80006e9a:	72 09       	ld.w	r9,r9[0x0]
80006e9c:	f9 4b fd 8c 	st.w	r12[-628],r11
80006ea0:	f9 49 fd 88 	st.w	r12[-632],r9
80006ea4:	2f f8       	sub	r8,-1
80006ea6:	14 97       	mov	r7,r10
80006ea8:	fb 48 06 b4 	st.w	sp[1716],r8
80006eac:	c0 78       	rjmp	80006eba <_vfprintf_r+0x5ce>
80006eae:	f2 c8 ff f8 	sub	r8,r9,-8
80006eb2:	72 1b       	ld.w	r11,r9[0x4]
80006eb4:	14 97       	mov	r7,r10
80006eb6:	51 08       	stdsp	sp[0x40],r8
80006eb8:	72 09       	ld.w	r9,r9[0x0]
80006eba:	16 98       	mov	r8,r11
80006ebc:	fa e9 00 00 	st.d	sp[0],r8
80006ec0:	ca e8       	rjmp	8000701c <_vfprintf_r+0x730>
80006ec2:	ed b5 00 04 	bld	r5,0x4
80006ec6:	c1 71       	brne	80006ef4 <_vfprintf_r+0x608>
80006ec8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006ecc:	40 3e       	lddsp	lr,sp[0xc]
80006ece:	58 0e       	cp.w	lr,0
80006ed0:	c0 80       	breq	80006ee0 <_vfprintf_r+0x5f4>
80006ed2:	10 36       	cp.w	r6,r8
80006ed4:	c6 94       	brge	80006fa6 <_vfprintf_r+0x6ba>
80006ed6:	fa cc f9 44 	sub	r12,sp,-1724
80006eda:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006ede:	c8 28       	rjmp	80006fe2 <_vfprintf_r+0x6f6>
80006ee0:	ee ca ff ff 	sub	r10,r7,-1
80006ee4:	10 37       	cp.w	r7,r8
80006ee6:	e0 84 00 81 	brge	80006fe8 <_vfprintf_r+0x6fc>
80006eea:	fa cb f9 44 	sub	r11,sp,-1724
80006eee:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006ef2:	c7 78       	rjmp	80006fe0 <_vfprintf_r+0x6f4>
80006ef4:	ed b5 00 06 	bld	r5,0x6
80006ef8:	c4 b1       	brne	80006f8e <_vfprintf_r+0x6a2>
80006efa:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006efe:	40 3c       	lddsp	r12,sp[0xc]
80006f00:	58 0c       	cp.w	r12,0
80006f02:	c1 d0       	breq	80006f3c <_vfprintf_r+0x650>
80006f04:	10 36       	cp.w	r6,r8
80006f06:	c0 64       	brge	80006f12 <_vfprintf_r+0x626>
80006f08:	fa cb f9 44 	sub	r11,sp,-1724
80006f0c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006f10:	c1 f8       	rjmp	80006f4e <_vfprintf_r+0x662>
80006f12:	fa c8 f9 50 	sub	r8,sp,-1712
80006f16:	1a d8       	st.w	--sp,r8
80006f18:	fa c8 fa b8 	sub	r8,sp,-1352
80006f1c:	1a d8       	st.w	--sp,r8
80006f1e:	fa c8 fb b4 	sub	r8,sp,-1100
80006f22:	1a d8       	st.w	--sp,r8
80006f24:	fa c8 f9 40 	sub	r8,sp,-1728
80006f28:	fa c9 ff b4 	sub	r9,sp,-76
80006f2c:	04 9a       	mov	r10,r2
80006f2e:	0c 9b       	mov	r11,r6
80006f30:	08 9c       	mov	r12,r4
80006f32:	fe b0 fb 3f 	rcall	800065b0 <get_arg>
80006f36:	2f dd       	sub	sp,-12
80006f38:	98 18       	ld.sh	r8,r12[0x2]
80006f3a:	c2 68       	rjmp	80006f86 <_vfprintf_r+0x69a>
80006f3c:	ee ca ff ff 	sub	r10,r7,-1
80006f40:	10 37       	cp.w	r7,r8
80006f42:	c0 94       	brge	80006f54 <_vfprintf_r+0x668>
80006f44:	fa c9 f9 44 	sub	r9,sp,-1724
80006f48:	14 97       	mov	r7,r10
80006f4a:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006f4e:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80006f52:	c1 a8       	rjmp	80006f86 <_vfprintf_r+0x69a>
80006f54:	41 09       	lddsp	r9,sp[0x40]
80006f56:	59 f8       	cp.w	r8,31
80006f58:	e0 89 00 13 	brgt	80006f7e <_vfprintf_r+0x692>
80006f5c:	f2 cb ff fc 	sub	r11,r9,-4
80006f60:	51 0b       	stdsp	sp[0x40],r11
80006f62:	72 09       	ld.w	r9,r9[0x0]
80006f64:	fa c6 f9 44 	sub	r6,sp,-1724
80006f68:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006f6c:	2f f8       	sub	r8,-1
80006f6e:	f7 49 fd 88 	st.w	r11[-632],r9
80006f72:	fb 48 06 b4 	st.w	sp[1716],r8
80006f76:	14 97       	mov	r7,r10
80006f78:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006f7c:	c0 58       	rjmp	80006f86 <_vfprintf_r+0x69a>
80006f7e:	92 18       	ld.sh	r8,r9[0x2]
80006f80:	14 97       	mov	r7,r10
80006f82:	2f c9       	sub	r9,-4
80006f84:	51 09       	stdsp	sp[0x40],r9
80006f86:	50 18       	stdsp	sp[0x4],r8
80006f88:	bf 58       	asr	r8,0x1f
80006f8a:	50 08       	stdsp	sp[0x0],r8
80006f8c:	c4 88       	rjmp	8000701c <_vfprintf_r+0x730>
80006f8e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006f92:	40 3c       	lddsp	r12,sp[0xc]
80006f94:	58 0c       	cp.w	r12,0
80006f96:	c1 d0       	breq	80006fd0 <_vfprintf_r+0x6e4>
80006f98:	10 36       	cp.w	r6,r8
80006f9a:	c0 64       	brge	80006fa6 <_vfprintf_r+0x6ba>
80006f9c:	fa cb f9 44 	sub	r11,sp,-1724
80006fa0:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006fa4:	c1 f8       	rjmp	80006fe2 <_vfprintf_r+0x6f6>
80006fa6:	fa c8 f9 50 	sub	r8,sp,-1712
80006faa:	1a d8       	st.w	--sp,r8
80006fac:	fa c8 fa b8 	sub	r8,sp,-1352
80006fb0:	0c 9b       	mov	r11,r6
80006fb2:	1a d8       	st.w	--sp,r8
80006fb4:	fa c8 fb b4 	sub	r8,sp,-1100
80006fb8:	04 9a       	mov	r10,r2
80006fba:	1a d8       	st.w	--sp,r8
80006fbc:	08 9c       	mov	r12,r4
80006fbe:	fa c8 f9 40 	sub	r8,sp,-1728
80006fc2:	fa c9 ff b4 	sub	r9,sp,-76
80006fc6:	fe b0 fa f5 	rcall	800065b0 <get_arg>
80006fca:	2f dd       	sub	sp,-12
80006fcc:	78 0b       	ld.w	r11,r12[0x0]
80006fce:	c2 48       	rjmp	80007016 <_vfprintf_r+0x72a>
80006fd0:	ee ca ff ff 	sub	r10,r7,-1
80006fd4:	10 37       	cp.w	r7,r8
80006fd6:	c0 94       	brge	80006fe8 <_vfprintf_r+0x6fc>
80006fd8:	fa c9 f9 44 	sub	r9,sp,-1724
80006fdc:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006fe0:	14 97       	mov	r7,r10
80006fe2:	ec fb fd 88 	ld.w	r11,r6[-632]
80006fe6:	c1 88       	rjmp	80007016 <_vfprintf_r+0x72a>
80006fe8:	41 09       	lddsp	r9,sp[0x40]
80006fea:	59 f8       	cp.w	r8,31
80006fec:	e0 89 00 11 	brgt	8000700e <_vfprintf_r+0x722>
80006ff0:	f2 cb ff fc 	sub	r11,r9,-4
80006ff4:	51 0b       	stdsp	sp[0x40],r11
80006ff6:	fa c6 f9 44 	sub	r6,sp,-1724
80006ffa:	72 0b       	ld.w	r11,r9[0x0]
80006ffc:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007000:	f3 4b fd 88 	st.w	r9[-632],r11
80007004:	2f f8       	sub	r8,-1
80007006:	14 97       	mov	r7,r10
80007008:	fb 48 06 b4 	st.w	sp[1716],r8
8000700c:	c0 58       	rjmp	80007016 <_vfprintf_r+0x72a>
8000700e:	72 0b       	ld.w	r11,r9[0x0]
80007010:	14 97       	mov	r7,r10
80007012:	2f c9       	sub	r9,-4
80007014:	51 09       	stdsp	sp[0x40],r9
80007016:	50 1b       	stdsp	sp[0x4],r11
80007018:	bf 5b       	asr	r11,0x1f
8000701a:	50 0b       	stdsp	sp[0x0],r11
8000701c:	fa ea 00 00 	ld.d	r10,sp[0]
80007020:	58 0a       	cp.w	r10,0
80007022:	5c 2b       	cpc	r11
80007024:	c0 e4       	brge	80007040 <_vfprintf_r+0x754>
80007026:	30 08       	mov	r8,0
80007028:	fa ea 00 00 	ld.d	r10,sp[0]
8000702c:	30 09       	mov	r9,0
8000702e:	f0 0a 01 0a 	sub	r10,r8,r10
80007032:	f2 0b 01 4b 	sbc	r11,r9,r11
80007036:	32 d8       	mov	r8,45
80007038:	fa eb 00 00 	st.d	sp[0],r10
8000703c:	fb 68 06 bb 	st.b	sp[1723],r8
80007040:	30 18       	mov	r8,1
80007042:	e0 8f 06 fe 	bral	80007e3e <_vfprintf_r+0x1552>
80007046:	50 a7       	stdsp	sp[0x28],r7
80007048:	50 80       	stdsp	sp[0x20],r0
8000704a:	0c 97       	mov	r7,r6
8000704c:	04 94       	mov	r4,r2
8000704e:	06 96       	mov	r6,r3
80007050:	02 92       	mov	r2,r1
80007052:	40 93       	lddsp	r3,sp[0x24]
80007054:	10 90       	mov	r0,r8
80007056:	40 41       	lddsp	r1,sp[0x10]
80007058:	0e 99       	mov	r9,r7
8000705a:	ed b5 00 03 	bld	r5,0x3
8000705e:	c4 11       	brne	800070e0 <_vfprintf_r+0x7f4>
80007060:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007064:	40 3a       	lddsp	r10,sp[0xc]
80007066:	58 0a       	cp.w	r10,0
80007068:	c1 90       	breq	8000709a <_vfprintf_r+0x7ae>
8000706a:	10 36       	cp.w	r6,r8
8000706c:	c6 45       	brlt	80007134 <_vfprintf_r+0x848>
8000706e:	fa c8 f9 50 	sub	r8,sp,-1712
80007072:	1a d8       	st.w	--sp,r8
80007074:	fa c8 fa b8 	sub	r8,sp,-1352
80007078:	1a d8       	st.w	--sp,r8
8000707a:	fa c8 fb b4 	sub	r8,sp,-1100
8000707e:	0c 9b       	mov	r11,r6
80007080:	1a d8       	st.w	--sp,r8
80007082:	04 9a       	mov	r10,r2
80007084:	fa c8 f9 40 	sub	r8,sp,-1728
80007088:	fa c9 ff b4 	sub	r9,sp,-76
8000708c:	08 9c       	mov	r12,r4
8000708e:	fe b0 fa 91 	rcall	800065b0 <get_arg>
80007092:	2f dd       	sub	sp,-12
80007094:	78 16       	ld.w	r6,r12[0x4]
80007096:	50 76       	stdsp	sp[0x1c],r6
80007098:	c4 88       	rjmp	80007128 <_vfprintf_r+0x83c>
8000709a:	2f f7       	sub	r7,-1
8000709c:	10 39       	cp.w	r9,r8
8000709e:	c0 c4       	brge	800070b6 <_vfprintf_r+0x7ca>
800070a0:	fa ce f9 44 	sub	lr,sp,-1724
800070a4:	fc 06 00 36 	add	r6,lr,r6<<0x3
800070a8:	ec fc fd 8c 	ld.w	r12,r6[-628]
800070ac:	50 7c       	stdsp	sp[0x1c],r12
800070ae:	ec f6 fd 88 	ld.w	r6,r6[-632]
800070b2:	50 56       	stdsp	sp[0x14],r6
800070b4:	c6 68       	rjmp	80007180 <_vfprintf_r+0x894>
800070b6:	41 09       	lddsp	r9,sp[0x40]
800070b8:	59 f8       	cp.w	r8,31
800070ba:	e0 89 00 10 	brgt	800070da <_vfprintf_r+0x7ee>
800070be:	f2 ca ff f8 	sub	r10,r9,-8
800070c2:	72 1b       	ld.w	r11,r9[0x4]
800070c4:	51 0a       	stdsp	sp[0x40],r10
800070c6:	72 09       	ld.w	r9,r9[0x0]
800070c8:	fa ca f9 44 	sub	r10,sp,-1724
800070cc:	50 7b       	stdsp	sp[0x1c],r11
800070ce:	50 59       	stdsp	sp[0x14],r9
800070d0:	f4 08 00 39 	add	r9,r10,r8<<0x3
800070d4:	40 5b       	lddsp	r11,sp[0x14]
800070d6:	40 7a       	lddsp	r10,sp[0x1c]
800070d8:	c4 78       	rjmp	80007166 <_vfprintf_r+0x87a>
800070da:	72 18       	ld.w	r8,r9[0x4]
800070dc:	50 78       	stdsp	sp[0x1c],r8
800070de:	c4 c8       	rjmp	80007176 <_vfprintf_r+0x88a>
800070e0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800070e4:	40 3e       	lddsp	lr,sp[0xc]
800070e6:	58 0e       	cp.w	lr,0
800070e8:	c2 30       	breq	8000712e <_vfprintf_r+0x842>
800070ea:	10 36       	cp.w	r6,r8
800070ec:	c0 94       	brge	800070fe <_vfprintf_r+0x812>
800070ee:	fa cc f9 44 	sub	r12,sp,-1724
800070f2:	f8 06 00 36 	add	r6,r12,r6<<0x3
800070f6:	ec fb fd 8c 	ld.w	r11,r6[-628]
800070fa:	50 7b       	stdsp	sp[0x1c],r11
800070fc:	cd 9b       	rjmp	800070ae <_vfprintf_r+0x7c2>
800070fe:	fa c8 f9 50 	sub	r8,sp,-1712
80007102:	1a d8       	st.w	--sp,r8
80007104:	fa c8 fa b8 	sub	r8,sp,-1352
80007108:	04 9a       	mov	r10,r2
8000710a:	1a d8       	st.w	--sp,r8
8000710c:	fa c8 fb b4 	sub	r8,sp,-1100
80007110:	0c 9b       	mov	r11,r6
80007112:	1a d8       	st.w	--sp,r8
80007114:	08 9c       	mov	r12,r4
80007116:	fa c8 f9 40 	sub	r8,sp,-1728
8000711a:	fa c9 ff b4 	sub	r9,sp,-76
8000711e:	fe b0 fa 49 	rcall	800065b0 <get_arg>
80007122:	2f dd       	sub	sp,-12
80007124:	78 1a       	ld.w	r10,r12[0x4]
80007126:	50 7a       	stdsp	sp[0x1c],r10
80007128:	78 0c       	ld.w	r12,r12[0x0]
8000712a:	50 5c       	stdsp	sp[0x14],r12
8000712c:	c2 a8       	rjmp	80007180 <_vfprintf_r+0x894>
8000712e:	2f f7       	sub	r7,-1
80007130:	10 39       	cp.w	r9,r8
80007132:	c0 94       	brge	80007144 <_vfprintf_r+0x858>
80007134:	fa c9 f9 44 	sub	r9,sp,-1724
80007138:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000713c:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80007140:	50 78       	stdsp	sp[0x1c],r8
80007142:	cb 6b       	rjmp	800070ae <_vfprintf_r+0x7c2>
80007144:	41 09       	lddsp	r9,sp[0x40]
80007146:	59 f8       	cp.w	r8,31
80007148:	e0 89 00 15 	brgt	80007172 <_vfprintf_r+0x886>
8000714c:	f2 ca ff f8 	sub	r10,r9,-8
80007150:	72 16       	ld.w	r6,r9[0x4]
80007152:	72 09       	ld.w	r9,r9[0x0]
80007154:	51 0a       	stdsp	sp[0x40],r10
80007156:	50 59       	stdsp	sp[0x14],r9
80007158:	fa ce f9 44 	sub	lr,sp,-1724
8000715c:	50 76       	stdsp	sp[0x1c],r6
8000715e:	fc 08 00 39 	add	r9,lr,r8<<0x3
80007162:	40 5b       	lddsp	r11,sp[0x14]
80007164:	0c 9a       	mov	r10,r6
80007166:	f2 eb fd 88 	st.d	r9[-632],r10
8000716a:	2f f8       	sub	r8,-1
8000716c:	fb 48 06 b4 	st.w	sp[1716],r8
80007170:	c0 88       	rjmp	80007180 <_vfprintf_r+0x894>
80007172:	72 1c       	ld.w	r12,r9[0x4]
80007174:	50 7c       	stdsp	sp[0x1c],r12
80007176:	f2 c8 ff f8 	sub	r8,r9,-8
8000717a:	51 08       	stdsp	sp[0x40],r8
8000717c:	72 09       	ld.w	r9,r9[0x0]
8000717e:	50 59       	stdsp	sp[0x14],r9
80007180:	40 5b       	lddsp	r11,sp[0x14]
80007182:	40 7a       	lddsp	r10,sp[0x1c]
80007184:	e0 a0 1a c8 	rcall	8000a714 <__isinfd>
80007188:	18 96       	mov	r6,r12
8000718a:	c1 50       	breq	800071b4 <_vfprintf_r+0x8c8>
8000718c:	30 08       	mov	r8,0
8000718e:	30 09       	mov	r9,0
80007190:	40 5b       	lddsp	r11,sp[0x14]
80007192:	40 7a       	lddsp	r10,sp[0x1c]
80007194:	e0 a0 1c 5d 	rcall	8000aa4e <__avr32_f64_cmp_lt>
80007198:	c0 40       	breq	800071a0 <_vfprintf_r+0x8b4>
8000719a:	32 d8       	mov	r8,45
8000719c:	fb 68 06 bb 	st.b	sp[1723],r8
800071a0:	4d 18       	lddpc	r8,800072e4 <_vfprintf_r+0x9f8>
800071a2:	4d 26       	lddpc	r6,800072e8 <_vfprintf_r+0x9fc>
800071a4:	a7 d5       	cbr	r5,0x7
800071a6:	e0 40 00 47 	cp.w	r0,71
800071aa:	f0 06 17 a0 	movle	r6,r8
800071ae:	30 32       	mov	r2,3
800071b0:	e0 8f 06 d4 	bral	80007f58 <_vfprintf_r+0x166c>
800071b4:	40 5b       	lddsp	r11,sp[0x14]
800071b6:	40 7a       	lddsp	r10,sp[0x1c]
800071b8:	e0 a0 1a c3 	rcall	8000a73e <__isnand>
800071bc:	c0 c0       	breq	800071d4 <_vfprintf_r+0x8e8>
800071be:	50 26       	stdsp	sp[0x8],r6
800071c0:	4c b8       	lddpc	r8,800072ec <_vfprintf_r+0xa00>
800071c2:	4c c6       	lddpc	r6,800072f0 <_vfprintf_r+0xa04>
800071c4:	a7 d5       	cbr	r5,0x7
800071c6:	e0 40 00 47 	cp.w	r0,71
800071ca:	f0 06 17 a0 	movle	r6,r8
800071ce:	30 32       	mov	r2,3
800071d0:	e0 8f 06 ca 	bral	80007f64 <_vfprintf_r+0x1678>
800071d4:	40 2a       	lddsp	r10,sp[0x8]
800071d6:	5b fa       	cp.w	r10,-1
800071d8:	c0 41       	brne	800071e0 <_vfprintf_r+0x8f4>
800071da:	30 69       	mov	r9,6
800071dc:	50 29       	stdsp	sp[0x8],r9
800071de:	c1 18       	rjmp	80007200 <_vfprintf_r+0x914>
800071e0:	e0 40 00 47 	cp.w	r0,71
800071e4:	5f 09       	sreq	r9
800071e6:	e0 40 00 67 	cp.w	r0,103
800071ea:	5f 08       	sreq	r8
800071ec:	f3 e8 10 08 	or	r8,r9,r8
800071f0:	f8 08 18 00 	cp.b	r8,r12
800071f4:	c0 60       	breq	80007200 <_vfprintf_r+0x914>
800071f6:	40 28       	lddsp	r8,sp[0x8]
800071f8:	58 08       	cp.w	r8,0
800071fa:	f9 b8 00 01 	moveq	r8,1
800071fe:	50 28       	stdsp	sp[0x8],r8
80007200:	40 78       	lddsp	r8,sp[0x1c]
80007202:	40 59       	lddsp	r9,sp[0x14]
80007204:	fa e9 06 94 	st.d	sp[1684],r8
80007208:	a9 a5       	sbr	r5,0x8
8000720a:	fa f8 06 94 	ld.w	r8,sp[1684]
8000720e:	58 08       	cp.w	r8,0
80007210:	c0 65       	brlt	8000721c <_vfprintf_r+0x930>
80007212:	40 5e       	lddsp	lr,sp[0x14]
80007214:	30 0c       	mov	r12,0
80007216:	50 6e       	stdsp	sp[0x18],lr
80007218:	50 9c       	stdsp	sp[0x24],r12
8000721a:	c0 78       	rjmp	80007228 <_vfprintf_r+0x93c>
8000721c:	40 5b       	lddsp	r11,sp[0x14]
8000721e:	32 da       	mov	r10,45
80007220:	ee 1b 80 00 	eorh	r11,0x8000
80007224:	50 9a       	stdsp	sp[0x24],r10
80007226:	50 6b       	stdsp	sp[0x18],r11
80007228:	e0 40 00 46 	cp.w	r0,70
8000722c:	5f 09       	sreq	r9
8000722e:	e0 40 00 66 	cp.w	r0,102
80007232:	5f 08       	sreq	r8
80007234:	f3 e8 10 08 	or	r8,r9,r8
80007238:	50 48       	stdsp	sp[0x10],r8
8000723a:	c0 40       	breq	80007242 <_vfprintf_r+0x956>
8000723c:	40 22       	lddsp	r2,sp[0x8]
8000723e:	30 39       	mov	r9,3
80007240:	c1 08       	rjmp	80007260 <_vfprintf_r+0x974>
80007242:	e0 40 00 45 	cp.w	r0,69
80007246:	5f 09       	sreq	r9
80007248:	e0 40 00 65 	cp.w	r0,101
8000724c:	5f 08       	sreq	r8
8000724e:	40 22       	lddsp	r2,sp[0x8]
80007250:	10 49       	or	r9,r8
80007252:	2f f2       	sub	r2,-1
80007254:	40 46       	lddsp	r6,sp[0x10]
80007256:	ec 09 18 00 	cp.b	r9,r6
8000725a:	fb f2 00 02 	ld.weq	r2,sp[0x8]
8000725e:	30 29       	mov	r9,2
80007260:	fa c8 f9 5c 	sub	r8,sp,-1700
80007264:	1a d8       	st.w	--sp,r8
80007266:	fa c8 f9 54 	sub	r8,sp,-1708
8000726a:	1a d8       	st.w	--sp,r8
8000726c:	fa c8 f9 4c 	sub	r8,sp,-1716
80007270:	08 9c       	mov	r12,r4
80007272:	1a d8       	st.w	--sp,r8
80007274:	04 98       	mov	r8,r2
80007276:	40 9b       	lddsp	r11,sp[0x24]
80007278:	40 aa       	lddsp	r10,sp[0x28]
8000727a:	e0 a0 0b cf 	rcall	80008a18 <_dtoa_r>
8000727e:	e0 40 00 47 	cp.w	r0,71
80007282:	5f 19       	srne	r9
80007284:	e0 40 00 67 	cp.w	r0,103
80007288:	5f 18       	srne	r8
8000728a:	18 96       	mov	r6,r12
8000728c:	2f dd       	sub	sp,-12
8000728e:	f3 e8 00 08 	and	r8,r9,r8
80007292:	c0 41       	brne	8000729a <_vfprintf_r+0x9ae>
80007294:	ed b5 00 00 	bld	r5,0x0
80007298:	c3 81       	brne	80007308 <_vfprintf_r+0xa1c>
8000729a:	ec 02 00 0e 	add	lr,r6,r2
8000729e:	50 3e       	stdsp	sp[0xc],lr
800072a0:	40 4c       	lddsp	r12,sp[0x10]
800072a2:	58 0c       	cp.w	r12,0
800072a4:	c1 50       	breq	800072ce <_vfprintf_r+0x9e2>
800072a6:	0d 89       	ld.ub	r9,r6[0x0]
800072a8:	33 08       	mov	r8,48
800072aa:	f0 09 18 00 	cp.b	r9,r8
800072ae:	c0 b1       	brne	800072c4 <_vfprintf_r+0x9d8>
800072b0:	30 08       	mov	r8,0
800072b2:	30 09       	mov	r9,0
800072b4:	40 6b       	lddsp	r11,sp[0x18]
800072b6:	40 7a       	lddsp	r10,sp[0x1c]
800072b8:	e0 a0 1b 84 	rcall	8000a9c0 <__avr32_f64_cmp_eq>
800072bc:	fb b2 00 01 	rsubeq	r2,1
800072c0:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
800072c4:	40 3b       	lddsp	r11,sp[0xc]
800072c6:	fa f8 06 ac 	ld.w	r8,sp[1708]
800072ca:	10 0b       	add	r11,r8
800072cc:	50 3b       	stdsp	sp[0xc],r11
800072ce:	40 6b       	lddsp	r11,sp[0x18]
800072d0:	30 08       	mov	r8,0
800072d2:	30 09       	mov	r9,0
800072d4:	40 7a       	lddsp	r10,sp[0x1c]
800072d6:	e0 a0 1b 75 	rcall	8000a9c0 <__avr32_f64_cmp_eq>
800072da:	c1 10       	breq	800072fc <_vfprintf_r+0xa10>
800072dc:	40 3a       	lddsp	r10,sp[0xc]
800072de:	fb 4a 06 a4 	st.w	sp[1700],r10
800072e2:	c0 d8       	rjmp	800072fc <_vfprintf_r+0xa10>
800072e4:	80 01       	ld.sh	r1,r0[0x0]
800072e6:	26 f4       	sub	r4,111
800072e8:	80 01       	ld.sh	r1,r0[0x0]
800072ea:	26 f8       	sub	r8,111
800072ec:	80 01       	ld.sh	r1,r0[0x0]
800072ee:	26 fc       	sub	r12,111
800072f0:	80 01       	ld.sh	r1,r0[0x0]
800072f2:	27 00       	sub	r0,112
800072f4:	10 c9       	st.b	r8++,r9
800072f6:	fb 48 06 a4 	st.w	sp[1700],r8
800072fa:	c0 28       	rjmp	800072fe <_vfprintf_r+0xa12>
800072fc:	33 09       	mov	r9,48
800072fe:	fa f8 06 a4 	ld.w	r8,sp[1700]
80007302:	40 3e       	lddsp	lr,sp[0xc]
80007304:	1c 38       	cp.w	r8,lr
80007306:	cf 73       	brcs	800072f4 <_vfprintf_r+0xa08>
80007308:	e0 40 00 47 	cp.w	r0,71
8000730c:	5f 09       	sreq	r9
8000730e:	e0 40 00 67 	cp.w	r0,103
80007312:	5f 08       	sreq	r8
80007314:	f3 e8 10 08 	or	r8,r9,r8
80007318:	fa f9 06 a4 	ld.w	r9,sp[1700]
8000731c:	0c 19       	sub	r9,r6
8000731e:	50 69       	stdsp	sp[0x18],r9
80007320:	58 08       	cp.w	r8,0
80007322:	c0 b0       	breq	80007338 <_vfprintf_r+0xa4c>
80007324:	fa f8 06 ac 	ld.w	r8,sp[1708]
80007328:	5b d8       	cp.w	r8,-3
8000732a:	c0 55       	brlt	80007334 <_vfprintf_r+0xa48>
8000732c:	40 2c       	lddsp	r12,sp[0x8]
8000732e:	18 38       	cp.w	r8,r12
80007330:	e0 8a 00 6a 	brle	80007404 <_vfprintf_r+0xb18>
80007334:	20 20       	sub	r0,2
80007336:	c0 58       	rjmp	80007340 <_vfprintf_r+0xa54>
80007338:	e0 40 00 65 	cp.w	r0,101
8000733c:	e0 89 00 46 	brgt	800073c8 <_vfprintf_r+0xadc>
80007340:	fa fb 06 ac 	ld.w	r11,sp[1708]
80007344:	fb 60 06 9c 	st.b	sp[1692],r0
80007348:	20 1b       	sub	r11,1
8000734a:	fb 4b 06 ac 	st.w	sp[1708],r11
8000734e:	c0 47       	brpl	80007356 <_vfprintf_r+0xa6a>
80007350:	5c 3b       	neg	r11
80007352:	32 d8       	mov	r8,45
80007354:	c0 28       	rjmp	80007358 <_vfprintf_r+0xa6c>
80007356:	32 b8       	mov	r8,43
80007358:	fb 68 06 9d 	st.b	sp[1693],r8
8000735c:	58 9b       	cp.w	r11,9
8000735e:	e0 8a 00 1d 	brle	80007398 <_vfprintf_r+0xaac>
80007362:	fa c9 fa 35 	sub	r9,sp,-1483
80007366:	30 aa       	mov	r10,10
80007368:	12 98       	mov	r8,r9
8000736a:	0e 9c       	mov	r12,r7
8000736c:	0c 92       	mov	r2,r6
8000736e:	f6 0a 0c 06 	divs	r6,r11,r10
80007372:	0e 9b       	mov	r11,r7
80007374:	2d 0b       	sub	r11,-48
80007376:	10 fb       	st.b	--r8,r11
80007378:	0c 9b       	mov	r11,r6
8000737a:	58 96       	cp.w	r6,9
8000737c:	fe 99 ff f9 	brgt	8000736e <_vfprintf_r+0xa82>
80007380:	2d 0b       	sub	r11,-48
80007382:	18 97       	mov	r7,r12
80007384:	04 96       	mov	r6,r2
80007386:	10 fb       	st.b	--r8,r11
80007388:	fa ca f9 62 	sub	r10,sp,-1694
8000738c:	c0 38       	rjmp	80007392 <_vfprintf_r+0xaa6>
8000738e:	11 3b       	ld.ub	r11,r8++
80007390:	14 cb       	st.b	r10++,r11
80007392:	12 38       	cp.w	r8,r9
80007394:	cf d3       	brcs	8000738e <_vfprintf_r+0xaa2>
80007396:	c0 98       	rjmp	800073a8 <_vfprintf_r+0xabc>
80007398:	2d 0b       	sub	r11,-48
8000739a:	33 08       	mov	r8,48
8000739c:	fb 6b 06 9f 	st.b	sp[1695],r11
800073a0:	fb 68 06 9e 	st.b	sp[1694],r8
800073a4:	fa ca f9 60 	sub	r10,sp,-1696
800073a8:	fa c8 f9 64 	sub	r8,sp,-1692
800073ac:	f4 08 01 08 	sub	r8,r10,r8
800073b0:	50 e8       	stdsp	sp[0x38],r8
800073b2:	10 92       	mov	r2,r8
800073b4:	40 6b       	lddsp	r11,sp[0x18]
800073b6:	16 02       	add	r2,r11
800073b8:	58 1b       	cp.w	r11,1
800073ba:	e0 89 00 05 	brgt	800073c4 <_vfprintf_r+0xad8>
800073be:	ed b5 00 00 	bld	r5,0x0
800073c2:	c3 51       	brne	8000742c <_vfprintf_r+0xb40>
800073c4:	2f f2       	sub	r2,-1
800073c6:	c3 38       	rjmp	8000742c <_vfprintf_r+0xb40>
800073c8:	e0 40 00 66 	cp.w	r0,102
800073cc:	c1 c1       	brne	80007404 <_vfprintf_r+0xb18>
800073ce:	fa f2 06 ac 	ld.w	r2,sp[1708]
800073d2:	58 02       	cp.w	r2,0
800073d4:	e0 8a 00 0c 	brle	800073ec <_vfprintf_r+0xb00>
800073d8:	40 2a       	lddsp	r10,sp[0x8]
800073da:	58 0a       	cp.w	r10,0
800073dc:	c0 41       	brne	800073e4 <_vfprintf_r+0xaf8>
800073de:	ed b5 00 00 	bld	r5,0x0
800073e2:	c2 51       	brne	8000742c <_vfprintf_r+0xb40>
800073e4:	2f f2       	sub	r2,-1
800073e6:	40 29       	lddsp	r9,sp[0x8]
800073e8:	12 02       	add	r2,r9
800073ea:	c0 b8       	rjmp	80007400 <_vfprintf_r+0xb14>
800073ec:	40 28       	lddsp	r8,sp[0x8]
800073ee:	58 08       	cp.w	r8,0
800073f0:	c0 61       	brne	800073fc <_vfprintf_r+0xb10>
800073f2:	ed b5 00 00 	bld	r5,0x0
800073f6:	c0 30       	breq	800073fc <_vfprintf_r+0xb10>
800073f8:	30 12       	mov	r2,1
800073fa:	c1 98       	rjmp	8000742c <_vfprintf_r+0xb40>
800073fc:	40 22       	lddsp	r2,sp[0x8]
800073fe:	2f e2       	sub	r2,-2
80007400:	36 60       	mov	r0,102
80007402:	c1 58       	rjmp	8000742c <_vfprintf_r+0xb40>
80007404:	fa f2 06 ac 	ld.w	r2,sp[1708]
80007408:	40 6e       	lddsp	lr,sp[0x18]
8000740a:	1c 32       	cp.w	r2,lr
8000740c:	c0 65       	brlt	80007418 <_vfprintf_r+0xb2c>
8000740e:	ed b5 00 00 	bld	r5,0x0
80007412:	f7 b2 00 ff 	subeq	r2,-1
80007416:	c0 a8       	rjmp	8000742a <_vfprintf_r+0xb3e>
80007418:	e4 08 11 02 	rsub	r8,r2,2
8000741c:	40 6c       	lddsp	r12,sp[0x18]
8000741e:	58 02       	cp.w	r2,0
80007420:	f0 02 17 a0 	movle	r2,r8
80007424:	f9 b2 09 01 	movgt	r2,1
80007428:	18 02       	add	r2,r12
8000742a:	36 70       	mov	r0,103
8000742c:	40 9b       	lddsp	r11,sp[0x24]
8000742e:	58 0b       	cp.w	r11,0
80007430:	e0 80 05 94 	breq	80007f58 <_vfprintf_r+0x166c>
80007434:	32 d8       	mov	r8,45
80007436:	fb 68 06 bb 	st.b	sp[1723],r8
8000743a:	e0 8f 05 93 	bral	80007f60 <_vfprintf_r+0x1674>
8000743e:	50 a7       	stdsp	sp[0x28],r7
80007440:	04 94       	mov	r4,r2
80007442:	0c 97       	mov	r7,r6
80007444:	02 92       	mov	r2,r1
80007446:	06 96       	mov	r6,r3
80007448:	40 41       	lddsp	r1,sp[0x10]
8000744a:	40 93       	lddsp	r3,sp[0x24]
8000744c:	0e 99       	mov	r9,r7
8000744e:	ed b5 00 05 	bld	r5,0x5
80007452:	c4 81       	brne	800074e2 <_vfprintf_r+0xbf6>
80007454:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007458:	40 3e       	lddsp	lr,sp[0xc]
8000745a:	58 0e       	cp.w	lr,0
8000745c:	c1 d0       	breq	80007496 <_vfprintf_r+0xbaa>
8000745e:	10 36       	cp.w	r6,r8
80007460:	c0 64       	brge	8000746c <_vfprintf_r+0xb80>
80007462:	fa cc f9 44 	sub	r12,sp,-1724
80007466:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000746a:	c1 d8       	rjmp	800074a4 <_vfprintf_r+0xbb8>
8000746c:	fa c8 f9 50 	sub	r8,sp,-1712
80007470:	1a d8       	st.w	--sp,r8
80007472:	fa c8 fa b8 	sub	r8,sp,-1352
80007476:	04 9a       	mov	r10,r2
80007478:	1a d8       	st.w	--sp,r8
8000747a:	fa c8 fb b4 	sub	r8,sp,-1100
8000747e:	0c 9b       	mov	r11,r6
80007480:	1a d8       	st.w	--sp,r8
80007482:	08 9c       	mov	r12,r4
80007484:	fa c8 f9 40 	sub	r8,sp,-1728
80007488:	fa c9 ff b4 	sub	r9,sp,-76
8000748c:	fe b0 f8 92 	rcall	800065b0 <get_arg>
80007490:	2f dd       	sub	sp,-12
80007492:	78 0a       	ld.w	r10,r12[0x0]
80007494:	c2 08       	rjmp	800074d4 <_vfprintf_r+0xbe8>
80007496:	2f f7       	sub	r7,-1
80007498:	10 39       	cp.w	r9,r8
8000749a:	c0 84       	brge	800074aa <_vfprintf_r+0xbbe>
8000749c:	fa cb f9 44 	sub	r11,sp,-1724
800074a0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800074a4:	ec fa fd 88 	ld.w	r10,r6[-632]
800074a8:	c1 68       	rjmp	800074d4 <_vfprintf_r+0xbe8>
800074aa:	41 09       	lddsp	r9,sp[0x40]
800074ac:	59 f8       	cp.w	r8,31
800074ae:	e0 89 00 10 	brgt	800074ce <_vfprintf_r+0xbe2>
800074b2:	f2 ca ff fc 	sub	r10,r9,-4
800074b6:	51 0a       	stdsp	sp[0x40],r10
800074b8:	fa c6 f9 44 	sub	r6,sp,-1724
800074bc:	72 0a       	ld.w	r10,r9[0x0]
800074be:	ec 08 00 39 	add	r9,r6,r8<<0x3
800074c2:	f3 4a fd 88 	st.w	r9[-632],r10
800074c6:	2f f8       	sub	r8,-1
800074c8:	fb 48 06 b4 	st.w	sp[1716],r8
800074cc:	c0 48       	rjmp	800074d4 <_vfprintf_r+0xbe8>
800074ce:	72 0a       	ld.w	r10,r9[0x0]
800074d0:	2f c9       	sub	r9,-4
800074d2:	51 09       	stdsp	sp[0x40],r9
800074d4:	40 be       	lddsp	lr,sp[0x2c]
800074d6:	1c 98       	mov	r8,lr
800074d8:	95 1e       	st.w	r10[0x4],lr
800074da:	bf 58       	asr	r8,0x1f
800074dc:	95 08       	st.w	r10[0x0],r8
800074de:	fe 9f fa 92 	bral	80006a02 <_vfprintf_r+0x116>
800074e2:	ed b5 00 04 	bld	r5,0x4
800074e6:	c4 80       	breq	80007576 <_vfprintf_r+0xc8a>
800074e8:	e2 15 00 40 	andl	r5,0x40,COH
800074ec:	c4 50       	breq	80007576 <_vfprintf_r+0xc8a>
800074ee:	fa f8 06 b4 	ld.w	r8,sp[1716]
800074f2:	40 3c       	lddsp	r12,sp[0xc]
800074f4:	58 0c       	cp.w	r12,0
800074f6:	c1 d0       	breq	80007530 <_vfprintf_r+0xc44>
800074f8:	10 36       	cp.w	r6,r8
800074fa:	c0 64       	brge	80007506 <_vfprintf_r+0xc1a>
800074fc:	fa cb f9 44 	sub	r11,sp,-1724
80007500:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007504:	c1 d8       	rjmp	8000753e <_vfprintf_r+0xc52>
80007506:	fa c8 f9 50 	sub	r8,sp,-1712
8000750a:	1a d8       	st.w	--sp,r8
8000750c:	fa c8 fa b8 	sub	r8,sp,-1352
80007510:	04 9a       	mov	r10,r2
80007512:	1a d8       	st.w	--sp,r8
80007514:	fa c8 fb b4 	sub	r8,sp,-1100
80007518:	0c 9b       	mov	r11,r6
8000751a:	1a d8       	st.w	--sp,r8
8000751c:	08 9c       	mov	r12,r4
8000751e:	fa c8 f9 40 	sub	r8,sp,-1728
80007522:	fa c9 ff b4 	sub	r9,sp,-76
80007526:	fe b0 f8 45 	rcall	800065b0 <get_arg>
8000752a:	2f dd       	sub	sp,-12
8000752c:	78 0a       	ld.w	r10,r12[0x0]
8000752e:	c2 08       	rjmp	8000756e <_vfprintf_r+0xc82>
80007530:	2f f7       	sub	r7,-1
80007532:	10 39       	cp.w	r9,r8
80007534:	c0 84       	brge	80007544 <_vfprintf_r+0xc58>
80007536:	fa ca f9 44 	sub	r10,sp,-1724
8000753a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000753e:	ec fa fd 88 	ld.w	r10,r6[-632]
80007542:	c1 68       	rjmp	8000756e <_vfprintf_r+0xc82>
80007544:	41 09       	lddsp	r9,sp[0x40]
80007546:	59 f8       	cp.w	r8,31
80007548:	e0 89 00 10 	brgt	80007568 <_vfprintf_r+0xc7c>
8000754c:	f2 ca ff fc 	sub	r10,r9,-4
80007550:	51 0a       	stdsp	sp[0x40],r10
80007552:	fa c6 f9 44 	sub	r6,sp,-1724
80007556:	72 0a       	ld.w	r10,r9[0x0]
80007558:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000755c:	f3 4a fd 88 	st.w	r9[-632],r10
80007560:	2f f8       	sub	r8,-1
80007562:	fb 48 06 b4 	st.w	sp[1716],r8
80007566:	c0 48       	rjmp	8000756e <_vfprintf_r+0xc82>
80007568:	72 0a       	ld.w	r10,r9[0x0]
8000756a:	2f c9       	sub	r9,-4
8000756c:	51 09       	stdsp	sp[0x40],r9
8000756e:	40 be       	lddsp	lr,sp[0x2c]
80007570:	b4 0e       	st.h	r10[0x0],lr
80007572:	fe 9f fa 48 	bral	80006a02 <_vfprintf_r+0x116>
80007576:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000757a:	40 3c       	lddsp	r12,sp[0xc]
8000757c:	58 0c       	cp.w	r12,0
8000757e:	c1 d0       	breq	800075b8 <_vfprintf_r+0xccc>
80007580:	10 36       	cp.w	r6,r8
80007582:	c0 64       	brge	8000758e <_vfprintf_r+0xca2>
80007584:	fa cb f9 44 	sub	r11,sp,-1724
80007588:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000758c:	c1 d8       	rjmp	800075c6 <_vfprintf_r+0xcda>
8000758e:	fa c8 f9 50 	sub	r8,sp,-1712
80007592:	1a d8       	st.w	--sp,r8
80007594:	fa c8 fa b8 	sub	r8,sp,-1352
80007598:	04 9a       	mov	r10,r2
8000759a:	1a d8       	st.w	--sp,r8
8000759c:	fa c8 fb b4 	sub	r8,sp,-1100
800075a0:	0c 9b       	mov	r11,r6
800075a2:	1a d8       	st.w	--sp,r8
800075a4:	08 9c       	mov	r12,r4
800075a6:	fa c8 f9 40 	sub	r8,sp,-1728
800075aa:	fa c9 ff b4 	sub	r9,sp,-76
800075ae:	fe b0 f8 01 	rcall	800065b0 <get_arg>
800075b2:	2f dd       	sub	sp,-12
800075b4:	78 0a       	ld.w	r10,r12[0x0]
800075b6:	c2 08       	rjmp	800075f6 <_vfprintf_r+0xd0a>
800075b8:	2f f7       	sub	r7,-1
800075ba:	10 39       	cp.w	r9,r8
800075bc:	c0 84       	brge	800075cc <_vfprintf_r+0xce0>
800075be:	fa ca f9 44 	sub	r10,sp,-1724
800075c2:	f4 06 00 36 	add	r6,r10,r6<<0x3
800075c6:	ec fa fd 88 	ld.w	r10,r6[-632]
800075ca:	c1 68       	rjmp	800075f6 <_vfprintf_r+0xd0a>
800075cc:	41 09       	lddsp	r9,sp[0x40]
800075ce:	59 f8       	cp.w	r8,31
800075d0:	e0 89 00 10 	brgt	800075f0 <_vfprintf_r+0xd04>
800075d4:	f2 ca ff fc 	sub	r10,r9,-4
800075d8:	51 0a       	stdsp	sp[0x40],r10
800075da:	fa c6 f9 44 	sub	r6,sp,-1724
800075de:	72 0a       	ld.w	r10,r9[0x0]
800075e0:	ec 08 00 39 	add	r9,r6,r8<<0x3
800075e4:	f3 4a fd 88 	st.w	r9[-632],r10
800075e8:	2f f8       	sub	r8,-1
800075ea:	fb 48 06 b4 	st.w	sp[1716],r8
800075ee:	c0 48       	rjmp	800075f6 <_vfprintf_r+0xd0a>
800075f0:	72 0a       	ld.w	r10,r9[0x0]
800075f2:	2f c9       	sub	r9,-4
800075f4:	51 09       	stdsp	sp[0x40],r9
800075f6:	40 be       	lddsp	lr,sp[0x2c]
800075f8:	95 0e       	st.w	r10[0x0],lr
800075fa:	fe 9f fa 04 	bral	80006a02 <_vfprintf_r+0x116>
800075fe:	50 a7       	stdsp	sp[0x28],r7
80007600:	50 80       	stdsp	sp[0x20],r0
80007602:	0c 97       	mov	r7,r6
80007604:	04 94       	mov	r4,r2
80007606:	06 96       	mov	r6,r3
80007608:	02 92       	mov	r2,r1
8000760a:	40 93       	lddsp	r3,sp[0x24]
8000760c:	10 90       	mov	r0,r8
8000760e:	40 41       	lddsp	r1,sp[0x10]
80007610:	a5 a5       	sbr	r5,0x4
80007612:	c0 a8       	rjmp	80007626 <_vfprintf_r+0xd3a>
80007614:	50 a7       	stdsp	sp[0x28],r7
80007616:	50 80       	stdsp	sp[0x20],r0
80007618:	0c 97       	mov	r7,r6
8000761a:	04 94       	mov	r4,r2
8000761c:	06 96       	mov	r6,r3
8000761e:	02 92       	mov	r2,r1
80007620:	40 93       	lddsp	r3,sp[0x24]
80007622:	10 90       	mov	r0,r8
80007624:	40 41       	lddsp	r1,sp[0x10]
80007626:	ed b5 00 05 	bld	r5,0x5
8000762a:	c5 d1       	brne	800076e4 <_vfprintf_r+0xdf8>
8000762c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007630:	40 3c       	lddsp	r12,sp[0xc]
80007632:	58 0c       	cp.w	r12,0
80007634:	c2 60       	breq	80007680 <_vfprintf_r+0xd94>
80007636:	10 36       	cp.w	r6,r8
80007638:	c0 a4       	brge	8000764c <_vfprintf_r+0xd60>
8000763a:	fa cb f9 44 	sub	r11,sp,-1724
8000763e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007642:	ec e8 fd 88 	ld.d	r8,r6[-632]
80007646:	fa e9 00 00 	st.d	sp[0],r8
8000764a:	c1 88       	rjmp	8000767a <_vfprintf_r+0xd8e>
8000764c:	fa c8 f9 50 	sub	r8,sp,-1712
80007650:	1a d8       	st.w	--sp,r8
80007652:	fa c8 fa b8 	sub	r8,sp,-1352
80007656:	04 9a       	mov	r10,r2
80007658:	1a d8       	st.w	--sp,r8
8000765a:	0c 9b       	mov	r11,r6
8000765c:	fa c8 fb b4 	sub	r8,sp,-1100
80007660:	08 9c       	mov	r12,r4
80007662:	1a d8       	st.w	--sp,r8
80007664:	fa c8 f9 40 	sub	r8,sp,-1728
80007668:	fa c9 ff b4 	sub	r9,sp,-76
8000766c:	fe b0 f7 a2 	rcall	800065b0 <get_arg>
80007670:	2f dd       	sub	sp,-12
80007672:	f8 ea 00 00 	ld.d	r10,r12[0]
80007676:	fa eb 00 00 	st.d	sp[0],r10
8000767a:	30 08       	mov	r8,0
8000767c:	e0 8f 03 de 	bral	80007e38 <_vfprintf_r+0x154c>
80007680:	ee ca ff ff 	sub	r10,r7,-1
80007684:	10 37       	cp.w	r7,r8
80007686:	c0 b4       	brge	8000769c <_vfprintf_r+0xdb0>
80007688:	fa c9 f9 44 	sub	r9,sp,-1724
8000768c:	14 97       	mov	r7,r10
8000768e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007692:	ec ea fd 88 	ld.d	r10,r6[-632]
80007696:	fa eb 00 00 	st.d	sp[0],r10
8000769a:	c1 88       	rjmp	800076ca <_vfprintf_r+0xdde>
8000769c:	41 09       	lddsp	r9,sp[0x40]
8000769e:	59 f8       	cp.w	r8,31
800076a0:	e0 89 00 18 	brgt	800076d0 <_vfprintf_r+0xde4>
800076a4:	f2 e6 00 00 	ld.d	r6,r9[0]
800076a8:	f2 cb ff f8 	sub	r11,r9,-8
800076ac:	fa e7 00 00 	st.d	sp[0],r6
800076b0:	51 0b       	stdsp	sp[0x40],r11
800076b2:	fa c6 f9 44 	sub	r6,sp,-1724
800076b6:	ec 08 00 39 	add	r9,r6,r8<<0x3
800076ba:	fa e6 00 00 	ld.d	r6,sp[0]
800076be:	f2 e7 fd 88 	st.d	r9[-632],r6
800076c2:	2f f8       	sub	r8,-1
800076c4:	14 97       	mov	r7,r10
800076c6:	fb 48 06 b4 	st.w	sp[1716],r8
800076ca:	40 38       	lddsp	r8,sp[0xc]
800076cc:	e0 8f 03 b6 	bral	80007e38 <_vfprintf_r+0x154c>
800076d0:	f2 e6 00 00 	ld.d	r6,r9[0]
800076d4:	40 38       	lddsp	r8,sp[0xc]
800076d6:	fa e7 00 00 	st.d	sp[0],r6
800076da:	2f 89       	sub	r9,-8
800076dc:	14 97       	mov	r7,r10
800076de:	51 09       	stdsp	sp[0x40],r9
800076e0:	e0 8f 03 ac 	bral	80007e38 <_vfprintf_r+0x154c>
800076e4:	ed b5 00 04 	bld	r5,0x4
800076e8:	c1 61       	brne	80007714 <_vfprintf_r+0xe28>
800076ea:	fa f8 06 b4 	ld.w	r8,sp[1716]
800076ee:	40 3e       	lddsp	lr,sp[0xc]
800076f0:	58 0e       	cp.w	lr,0
800076f2:	c0 80       	breq	80007702 <_vfprintf_r+0xe16>
800076f4:	10 36       	cp.w	r6,r8
800076f6:	c6 74       	brge	800077c4 <_vfprintf_r+0xed8>
800076f8:	fa cc f9 44 	sub	r12,sp,-1724
800076fc:	f8 06 00 36 	add	r6,r12,r6<<0x3
80007700:	c8 08       	rjmp	80007800 <_vfprintf_r+0xf14>
80007702:	ee ca ff ff 	sub	r10,r7,-1
80007706:	10 37       	cp.w	r7,r8
80007708:	c7 f4       	brge	80007806 <_vfprintf_r+0xf1a>
8000770a:	fa cb f9 44 	sub	r11,sp,-1724
8000770e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007712:	c7 68       	rjmp	800077fe <_vfprintf_r+0xf12>
80007714:	ed b5 00 06 	bld	r5,0x6
80007718:	c4 a1       	brne	800077ac <_vfprintf_r+0xec0>
8000771a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000771e:	40 3c       	lddsp	r12,sp[0xc]
80007720:	58 0c       	cp.w	r12,0
80007722:	c1 d0       	breq	8000775c <_vfprintf_r+0xe70>
80007724:	10 36       	cp.w	r6,r8
80007726:	c0 64       	brge	80007732 <_vfprintf_r+0xe46>
80007728:	fa cb f9 44 	sub	r11,sp,-1724
8000772c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007730:	c1 f8       	rjmp	8000776e <_vfprintf_r+0xe82>
80007732:	fa c8 f9 50 	sub	r8,sp,-1712
80007736:	1a d8       	st.w	--sp,r8
80007738:	fa c8 fa b8 	sub	r8,sp,-1352
8000773c:	1a d8       	st.w	--sp,r8
8000773e:	fa c8 fb b4 	sub	r8,sp,-1100
80007742:	1a d8       	st.w	--sp,r8
80007744:	fa c8 f9 40 	sub	r8,sp,-1728
80007748:	fa c9 ff b4 	sub	r9,sp,-76
8000774c:	04 9a       	mov	r10,r2
8000774e:	0c 9b       	mov	r11,r6
80007750:	08 9c       	mov	r12,r4
80007752:	fe b0 f7 2f 	rcall	800065b0 <get_arg>
80007756:	2f dd       	sub	sp,-12
80007758:	98 18       	ld.sh	r8,r12[0x2]
8000775a:	c2 68       	rjmp	800077a6 <_vfprintf_r+0xeba>
8000775c:	ee ca ff ff 	sub	r10,r7,-1
80007760:	10 37       	cp.w	r7,r8
80007762:	c0 94       	brge	80007774 <_vfprintf_r+0xe88>
80007764:	fa c9 f9 44 	sub	r9,sp,-1724
80007768:	14 97       	mov	r7,r10
8000776a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000776e:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80007772:	c1 a8       	rjmp	800077a6 <_vfprintf_r+0xeba>
80007774:	41 09       	lddsp	r9,sp[0x40]
80007776:	59 f8       	cp.w	r8,31
80007778:	e0 89 00 13 	brgt	8000779e <_vfprintf_r+0xeb2>
8000777c:	f2 cb ff fc 	sub	r11,r9,-4
80007780:	51 0b       	stdsp	sp[0x40],r11
80007782:	72 09       	ld.w	r9,r9[0x0]
80007784:	fa c6 f9 44 	sub	r6,sp,-1724
80007788:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000778c:	2f f8       	sub	r8,-1
8000778e:	f7 49 fd 88 	st.w	r11[-632],r9
80007792:	fb 48 06 b4 	st.w	sp[1716],r8
80007796:	14 97       	mov	r7,r10
80007798:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000779c:	c0 58       	rjmp	800077a6 <_vfprintf_r+0xeba>
8000779e:	92 18       	ld.sh	r8,r9[0x2]
800077a0:	14 97       	mov	r7,r10
800077a2:	2f c9       	sub	r9,-4
800077a4:	51 09       	stdsp	sp[0x40],r9
800077a6:	5c 78       	castu.h	r8
800077a8:	50 18       	stdsp	sp[0x4],r8
800077aa:	c4 68       	rjmp	80007836 <_vfprintf_r+0xf4a>
800077ac:	fa f8 06 b4 	ld.w	r8,sp[1716]
800077b0:	40 3c       	lddsp	r12,sp[0xc]
800077b2:	58 0c       	cp.w	r12,0
800077b4:	c1 d0       	breq	800077ee <_vfprintf_r+0xf02>
800077b6:	10 36       	cp.w	r6,r8
800077b8:	c0 64       	brge	800077c4 <_vfprintf_r+0xed8>
800077ba:	fa cb f9 44 	sub	r11,sp,-1724
800077be:	f6 06 00 36 	add	r6,r11,r6<<0x3
800077c2:	c1 f8       	rjmp	80007800 <_vfprintf_r+0xf14>
800077c4:	fa c8 f9 50 	sub	r8,sp,-1712
800077c8:	1a d8       	st.w	--sp,r8
800077ca:	fa c8 fa b8 	sub	r8,sp,-1352
800077ce:	0c 9b       	mov	r11,r6
800077d0:	1a d8       	st.w	--sp,r8
800077d2:	fa c8 fb b4 	sub	r8,sp,-1100
800077d6:	04 9a       	mov	r10,r2
800077d8:	1a d8       	st.w	--sp,r8
800077da:	08 9c       	mov	r12,r4
800077dc:	fa c8 f9 40 	sub	r8,sp,-1728
800077e0:	fa c9 ff b4 	sub	r9,sp,-76
800077e4:	fe b0 f6 e6 	rcall	800065b0 <get_arg>
800077e8:	2f dd       	sub	sp,-12
800077ea:	78 0b       	ld.w	r11,r12[0x0]
800077ec:	c2 48       	rjmp	80007834 <_vfprintf_r+0xf48>
800077ee:	ee ca ff ff 	sub	r10,r7,-1
800077f2:	10 37       	cp.w	r7,r8
800077f4:	c0 94       	brge	80007806 <_vfprintf_r+0xf1a>
800077f6:	fa c9 f9 44 	sub	r9,sp,-1724
800077fa:	f2 06 00 36 	add	r6,r9,r6<<0x3
800077fe:	14 97       	mov	r7,r10
80007800:	ec fb fd 88 	ld.w	r11,r6[-632]
80007804:	c1 88       	rjmp	80007834 <_vfprintf_r+0xf48>
80007806:	41 09       	lddsp	r9,sp[0x40]
80007808:	59 f8       	cp.w	r8,31
8000780a:	e0 89 00 11 	brgt	8000782c <_vfprintf_r+0xf40>
8000780e:	f2 cb ff fc 	sub	r11,r9,-4
80007812:	51 0b       	stdsp	sp[0x40],r11
80007814:	fa c6 f9 44 	sub	r6,sp,-1724
80007818:	72 0b       	ld.w	r11,r9[0x0]
8000781a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000781e:	f3 4b fd 88 	st.w	r9[-632],r11
80007822:	2f f8       	sub	r8,-1
80007824:	14 97       	mov	r7,r10
80007826:	fb 48 06 b4 	st.w	sp[1716],r8
8000782a:	c0 58       	rjmp	80007834 <_vfprintf_r+0xf48>
8000782c:	72 0b       	ld.w	r11,r9[0x0]
8000782e:	14 97       	mov	r7,r10
80007830:	2f c9       	sub	r9,-4
80007832:	51 09       	stdsp	sp[0x40],r9
80007834:	50 1b       	stdsp	sp[0x4],r11
80007836:	30 0e       	mov	lr,0
80007838:	50 0e       	stdsp	sp[0x0],lr
8000783a:	1c 98       	mov	r8,lr
8000783c:	e0 8f 02 fe 	bral	80007e38 <_vfprintf_r+0x154c>
80007840:	50 a7       	stdsp	sp[0x28],r7
80007842:	50 80       	stdsp	sp[0x20],r0
80007844:	0c 97       	mov	r7,r6
80007846:	04 94       	mov	r4,r2
80007848:	06 96       	mov	r6,r3
8000784a:	02 92       	mov	r2,r1
8000784c:	40 93       	lddsp	r3,sp[0x24]
8000784e:	40 41       	lddsp	r1,sp[0x10]
80007850:	0e 99       	mov	r9,r7
80007852:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007856:	40 3c       	lddsp	r12,sp[0xc]
80007858:	58 0c       	cp.w	r12,0
8000785a:	c1 d0       	breq	80007894 <_vfprintf_r+0xfa8>
8000785c:	10 36       	cp.w	r6,r8
8000785e:	c0 64       	brge	8000786a <_vfprintf_r+0xf7e>
80007860:	fa cb f9 44 	sub	r11,sp,-1724
80007864:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007868:	c1 d8       	rjmp	800078a2 <_vfprintf_r+0xfb6>
8000786a:	fa c8 f9 50 	sub	r8,sp,-1712
8000786e:	1a d8       	st.w	--sp,r8
80007870:	fa c8 fa b8 	sub	r8,sp,-1352
80007874:	1a d8       	st.w	--sp,r8
80007876:	fa c8 fb b4 	sub	r8,sp,-1100
8000787a:	1a d8       	st.w	--sp,r8
8000787c:	fa c9 ff b4 	sub	r9,sp,-76
80007880:	fa c8 f9 40 	sub	r8,sp,-1728
80007884:	04 9a       	mov	r10,r2
80007886:	0c 9b       	mov	r11,r6
80007888:	08 9c       	mov	r12,r4
8000788a:	fe b0 f6 93 	rcall	800065b0 <get_arg>
8000788e:	2f dd       	sub	sp,-12
80007890:	78 09       	ld.w	r9,r12[0x0]
80007892:	c2 18       	rjmp	800078d4 <_vfprintf_r+0xfe8>
80007894:	2f f7       	sub	r7,-1
80007896:	10 39       	cp.w	r9,r8
80007898:	c0 84       	brge	800078a8 <_vfprintf_r+0xfbc>
8000789a:	fa ca f9 44 	sub	r10,sp,-1724
8000789e:	f4 06 00 36 	add	r6,r10,r6<<0x3
800078a2:	ec f9 fd 88 	ld.w	r9,r6[-632]
800078a6:	c1 78       	rjmp	800078d4 <_vfprintf_r+0xfe8>
800078a8:	41 09       	lddsp	r9,sp[0x40]
800078aa:	59 f8       	cp.w	r8,31
800078ac:	e0 89 00 10 	brgt	800078cc <_vfprintf_r+0xfe0>
800078b0:	f2 ca ff fc 	sub	r10,r9,-4
800078b4:	51 0a       	stdsp	sp[0x40],r10
800078b6:	fa c6 f9 44 	sub	r6,sp,-1724
800078ba:	72 09       	ld.w	r9,r9[0x0]
800078bc:	ec 08 00 3a 	add	r10,r6,r8<<0x3
800078c0:	f5 49 fd 88 	st.w	r10[-632],r9
800078c4:	2f f8       	sub	r8,-1
800078c6:	fb 48 06 b4 	st.w	sp[1716],r8
800078ca:	c0 58       	rjmp	800078d4 <_vfprintf_r+0xfe8>
800078cc:	f2 c8 ff fc 	sub	r8,r9,-4
800078d0:	51 08       	stdsp	sp[0x40],r8
800078d2:	72 09       	ld.w	r9,r9[0x0]
800078d4:	33 08       	mov	r8,48
800078d6:	fb 68 06 b8 	st.b	sp[1720],r8
800078da:	37 88       	mov	r8,120
800078dc:	30 0e       	mov	lr,0
800078de:	fb 68 06 b9 	st.b	sp[1721],r8
800078e2:	4c ac       	lddpc	r12,80007a08 <_vfprintf_r+0x111c>
800078e4:	50 19       	stdsp	sp[0x4],r9
800078e6:	a1 b5       	sbr	r5,0x1
800078e8:	50 0e       	stdsp	sp[0x0],lr
800078ea:	50 dc       	stdsp	sp[0x34],r12
800078ec:	30 28       	mov	r8,2
800078ee:	37 80       	mov	r0,120
800078f0:	e0 8f 02 a4 	bral	80007e38 <_vfprintf_r+0x154c>
800078f4:	50 a7       	stdsp	sp[0x28],r7
800078f6:	50 80       	stdsp	sp[0x20],r0
800078f8:	10 90       	mov	r0,r8
800078fa:	30 08       	mov	r8,0
800078fc:	fb 68 06 bb 	st.b	sp[1723],r8
80007900:	0c 97       	mov	r7,r6
80007902:	04 94       	mov	r4,r2
80007904:	06 96       	mov	r6,r3
80007906:	02 92       	mov	r2,r1
80007908:	40 93       	lddsp	r3,sp[0x24]
8000790a:	40 41       	lddsp	r1,sp[0x10]
8000790c:	0e 99       	mov	r9,r7
8000790e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007912:	40 3b       	lddsp	r11,sp[0xc]
80007914:	58 0b       	cp.w	r11,0
80007916:	c1 d0       	breq	80007950 <_vfprintf_r+0x1064>
80007918:	10 36       	cp.w	r6,r8
8000791a:	c0 64       	brge	80007926 <_vfprintf_r+0x103a>
8000791c:	fa ca f9 44 	sub	r10,sp,-1724
80007920:	f4 06 00 36 	add	r6,r10,r6<<0x3
80007924:	c1 d8       	rjmp	8000795e <_vfprintf_r+0x1072>
80007926:	fa c8 f9 50 	sub	r8,sp,-1712
8000792a:	1a d8       	st.w	--sp,r8
8000792c:	fa c8 fa b8 	sub	r8,sp,-1352
80007930:	1a d8       	st.w	--sp,r8
80007932:	fa c8 fb b4 	sub	r8,sp,-1100
80007936:	0c 9b       	mov	r11,r6
80007938:	1a d8       	st.w	--sp,r8
8000793a:	04 9a       	mov	r10,r2
8000793c:	fa c8 f9 40 	sub	r8,sp,-1728
80007940:	fa c9 ff b4 	sub	r9,sp,-76
80007944:	08 9c       	mov	r12,r4
80007946:	fe b0 f6 35 	rcall	800065b0 <get_arg>
8000794a:	2f dd       	sub	sp,-12
8000794c:	78 06       	ld.w	r6,r12[0x0]
8000794e:	c2 08       	rjmp	8000798e <_vfprintf_r+0x10a2>
80007950:	2f f7       	sub	r7,-1
80007952:	10 39       	cp.w	r9,r8
80007954:	c0 84       	brge	80007964 <_vfprintf_r+0x1078>
80007956:	fa c9 f9 44 	sub	r9,sp,-1724
8000795a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000795e:	ec f6 fd 88 	ld.w	r6,r6[-632]
80007962:	c1 68       	rjmp	8000798e <_vfprintf_r+0x10a2>
80007964:	41 09       	lddsp	r9,sp[0x40]
80007966:	59 f8       	cp.w	r8,31
80007968:	e0 89 00 10 	brgt	80007988 <_vfprintf_r+0x109c>
8000796c:	f2 ca ff fc 	sub	r10,r9,-4
80007970:	51 0a       	stdsp	sp[0x40],r10
80007972:	72 06       	ld.w	r6,r9[0x0]
80007974:	fa ce f9 44 	sub	lr,sp,-1724
80007978:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000797c:	f3 46 fd 88 	st.w	r9[-632],r6
80007980:	2f f8       	sub	r8,-1
80007982:	fb 48 06 b4 	st.w	sp[1716],r8
80007986:	c0 48       	rjmp	8000798e <_vfprintf_r+0x10a2>
80007988:	72 06       	ld.w	r6,r9[0x0]
8000798a:	2f c9       	sub	r9,-4
8000798c:	51 09       	stdsp	sp[0x40],r9
8000798e:	40 2c       	lddsp	r12,sp[0x8]
80007990:	58 0c       	cp.w	r12,0
80007992:	c1 05       	brlt	800079b2 <_vfprintf_r+0x10c6>
80007994:	18 9a       	mov	r10,r12
80007996:	30 0b       	mov	r11,0
80007998:	0c 9c       	mov	r12,r6
8000799a:	e0 a0 12 3f 	rcall	80009e18 <memchr>
8000799e:	e0 80 02 e0 	breq	80007f5e <_vfprintf_r+0x1672>
800079a2:	f8 06 01 02 	sub	r2,r12,r6
800079a6:	40 2b       	lddsp	r11,sp[0x8]
800079a8:	16 32       	cp.w	r2,r11
800079aa:	e0 89 02 da 	brgt	80007f5e <_vfprintf_r+0x1672>
800079ae:	e0 8f 02 d5 	bral	80007f58 <_vfprintf_r+0x166c>
800079b2:	30 0a       	mov	r10,0
800079b4:	0c 9c       	mov	r12,r6
800079b6:	50 2a       	stdsp	sp[0x8],r10
800079b8:	e0 a0 17 0a 	rcall	8000a7cc <strlen>
800079bc:	18 92       	mov	r2,r12
800079be:	e0 8f 02 d3 	bral	80007f64 <_vfprintf_r+0x1678>
800079c2:	50 a7       	stdsp	sp[0x28],r7
800079c4:	50 80       	stdsp	sp[0x20],r0
800079c6:	0c 97       	mov	r7,r6
800079c8:	04 94       	mov	r4,r2
800079ca:	06 96       	mov	r6,r3
800079cc:	02 92       	mov	r2,r1
800079ce:	40 93       	lddsp	r3,sp[0x24]
800079d0:	10 90       	mov	r0,r8
800079d2:	40 41       	lddsp	r1,sp[0x10]
800079d4:	a5 a5       	sbr	r5,0x4
800079d6:	c0 a8       	rjmp	800079ea <_vfprintf_r+0x10fe>
800079d8:	50 a7       	stdsp	sp[0x28],r7
800079da:	50 80       	stdsp	sp[0x20],r0
800079dc:	0c 97       	mov	r7,r6
800079de:	04 94       	mov	r4,r2
800079e0:	06 96       	mov	r6,r3
800079e2:	02 92       	mov	r2,r1
800079e4:	40 93       	lddsp	r3,sp[0x24]
800079e6:	10 90       	mov	r0,r8
800079e8:	40 41       	lddsp	r1,sp[0x10]
800079ea:	ed b5 00 05 	bld	r5,0x5
800079ee:	c5 71       	brne	80007a9c <_vfprintf_r+0x11b0>
800079f0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800079f4:	40 39       	lddsp	r9,sp[0xc]
800079f6:	58 09       	cp.w	r9,0
800079f8:	c2 20       	breq	80007a3c <_vfprintf_r+0x1150>
800079fa:	10 36       	cp.w	r6,r8
800079fc:	c0 84       	brge	80007a0c <_vfprintf_r+0x1120>
800079fe:	fa c8 f9 44 	sub	r8,sp,-1724
80007a02:	f0 06 00 36 	add	r6,r8,r6<<0x3
80007a06:	c2 48       	rjmp	80007a4e <_vfprintf_r+0x1162>
80007a08:	80 01       	ld.sh	r1,r0[0x0]
80007a0a:	27 04       	sub	r4,112
80007a0c:	fa c8 f9 50 	sub	r8,sp,-1712
80007a10:	1a d8       	st.w	--sp,r8
80007a12:	fa c8 fa b8 	sub	r8,sp,-1352
80007a16:	1a d8       	st.w	--sp,r8
80007a18:	fa c8 fb b4 	sub	r8,sp,-1100
80007a1c:	1a d8       	st.w	--sp,r8
80007a1e:	fa c8 f9 40 	sub	r8,sp,-1728
80007a22:	fa c9 ff b4 	sub	r9,sp,-76
80007a26:	04 9a       	mov	r10,r2
80007a28:	0c 9b       	mov	r11,r6
80007a2a:	08 9c       	mov	r12,r4
80007a2c:	fe b0 f5 c2 	rcall	800065b0 <get_arg>
80007a30:	2f dd       	sub	sp,-12
80007a32:	f8 e8 00 00 	ld.d	r8,r12[0]
80007a36:	fa e9 00 00 	st.d	sp[0],r8
80007a3a:	c2 e8       	rjmp	80007a96 <_vfprintf_r+0x11aa>
80007a3c:	ee ca ff ff 	sub	r10,r7,-1
80007a40:	10 37       	cp.w	r7,r8
80007a42:	c0 b4       	brge	80007a58 <_vfprintf_r+0x116c>
80007a44:	fa c8 f9 44 	sub	r8,sp,-1724
80007a48:	14 97       	mov	r7,r10
80007a4a:	f0 06 00 36 	add	r6,r8,r6<<0x3
80007a4e:	ec ea fd 88 	ld.d	r10,r6[-632]
80007a52:	fa eb 00 00 	st.d	sp[0],r10
80007a56:	c2 08       	rjmp	80007a96 <_vfprintf_r+0x11aa>
80007a58:	41 09       	lddsp	r9,sp[0x40]
80007a5a:	59 f8       	cp.w	r8,31
80007a5c:	e0 89 00 16 	brgt	80007a88 <_vfprintf_r+0x119c>
80007a60:	f2 e6 00 00 	ld.d	r6,r9[0]
80007a64:	f2 cb ff f8 	sub	r11,r9,-8
80007a68:	fa e7 00 00 	st.d	sp[0],r6
80007a6c:	51 0b       	stdsp	sp[0x40],r11
80007a6e:	fa c6 f9 44 	sub	r6,sp,-1724
80007a72:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007a76:	fa e6 00 00 	ld.d	r6,sp[0]
80007a7a:	f2 e7 fd 88 	st.d	r9[-632],r6
80007a7e:	2f f8       	sub	r8,-1
80007a80:	14 97       	mov	r7,r10
80007a82:	fb 48 06 b4 	st.w	sp[1716],r8
80007a86:	c0 88       	rjmp	80007a96 <_vfprintf_r+0x11aa>
80007a88:	f2 e6 00 00 	ld.d	r6,r9[0]
80007a8c:	2f 89       	sub	r9,-8
80007a8e:	fa e7 00 00 	st.d	sp[0],r6
80007a92:	51 09       	stdsp	sp[0x40],r9
80007a94:	14 97       	mov	r7,r10
80007a96:	30 18       	mov	r8,1
80007a98:	e0 8f 01 d0 	bral	80007e38 <_vfprintf_r+0x154c>
80007a9c:	ed b5 00 04 	bld	r5,0x4
80007aa0:	c1 61       	brne	80007acc <_vfprintf_r+0x11e0>
80007aa2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007aa6:	40 3e       	lddsp	lr,sp[0xc]
80007aa8:	58 0e       	cp.w	lr,0
80007aaa:	c0 80       	breq	80007aba <_vfprintf_r+0x11ce>
80007aac:	10 36       	cp.w	r6,r8
80007aae:	c6 74       	brge	80007b7c <_vfprintf_r+0x1290>
80007ab0:	fa cc f9 44 	sub	r12,sp,-1724
80007ab4:	f8 06 00 36 	add	r6,r12,r6<<0x3
80007ab8:	c8 08       	rjmp	80007bb8 <_vfprintf_r+0x12cc>
80007aba:	ee ca ff ff 	sub	r10,r7,-1
80007abe:	10 37       	cp.w	r7,r8
80007ac0:	c7 f4       	brge	80007bbe <_vfprintf_r+0x12d2>
80007ac2:	fa cb f9 44 	sub	r11,sp,-1724
80007ac6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007aca:	c7 68       	rjmp	80007bb6 <_vfprintf_r+0x12ca>
80007acc:	ed b5 00 06 	bld	r5,0x6
80007ad0:	c4 a1       	brne	80007b64 <_vfprintf_r+0x1278>
80007ad2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007ad6:	40 3c       	lddsp	r12,sp[0xc]
80007ad8:	58 0c       	cp.w	r12,0
80007ada:	c1 d0       	breq	80007b14 <_vfprintf_r+0x1228>
80007adc:	10 36       	cp.w	r6,r8
80007ade:	c0 64       	brge	80007aea <_vfprintf_r+0x11fe>
80007ae0:	fa cb f9 44 	sub	r11,sp,-1724
80007ae4:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007ae8:	c1 f8       	rjmp	80007b26 <_vfprintf_r+0x123a>
80007aea:	fa c8 f9 50 	sub	r8,sp,-1712
80007aee:	1a d8       	st.w	--sp,r8
80007af0:	fa c8 fa b8 	sub	r8,sp,-1352
80007af4:	1a d8       	st.w	--sp,r8
80007af6:	fa c8 fb b4 	sub	r8,sp,-1100
80007afa:	1a d8       	st.w	--sp,r8
80007afc:	fa c8 f9 40 	sub	r8,sp,-1728
80007b00:	fa c9 ff b4 	sub	r9,sp,-76
80007b04:	04 9a       	mov	r10,r2
80007b06:	0c 9b       	mov	r11,r6
80007b08:	08 9c       	mov	r12,r4
80007b0a:	fe b0 f5 53 	rcall	800065b0 <get_arg>
80007b0e:	2f dd       	sub	sp,-12
80007b10:	98 18       	ld.sh	r8,r12[0x2]
80007b12:	c2 68       	rjmp	80007b5e <_vfprintf_r+0x1272>
80007b14:	ee ca ff ff 	sub	r10,r7,-1
80007b18:	10 37       	cp.w	r7,r8
80007b1a:	c0 94       	brge	80007b2c <_vfprintf_r+0x1240>
80007b1c:	fa c9 f9 44 	sub	r9,sp,-1724
80007b20:	14 97       	mov	r7,r10
80007b22:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007b26:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80007b2a:	c1 a8       	rjmp	80007b5e <_vfprintf_r+0x1272>
80007b2c:	41 09       	lddsp	r9,sp[0x40]
80007b2e:	59 f8       	cp.w	r8,31
80007b30:	e0 89 00 13 	brgt	80007b56 <_vfprintf_r+0x126a>
80007b34:	f2 cb ff fc 	sub	r11,r9,-4
80007b38:	51 0b       	stdsp	sp[0x40],r11
80007b3a:	72 09       	ld.w	r9,r9[0x0]
80007b3c:	fa c6 f9 44 	sub	r6,sp,-1724
80007b40:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80007b44:	2f f8       	sub	r8,-1
80007b46:	f7 49 fd 88 	st.w	r11[-632],r9
80007b4a:	fb 48 06 b4 	st.w	sp[1716],r8
80007b4e:	14 97       	mov	r7,r10
80007b50:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80007b54:	c0 58       	rjmp	80007b5e <_vfprintf_r+0x1272>
80007b56:	92 18       	ld.sh	r8,r9[0x2]
80007b58:	14 97       	mov	r7,r10
80007b5a:	2f c9       	sub	r9,-4
80007b5c:	51 09       	stdsp	sp[0x40],r9
80007b5e:	5c 78       	castu.h	r8
80007b60:	50 18       	stdsp	sp[0x4],r8
80007b62:	c4 68       	rjmp	80007bee <_vfprintf_r+0x1302>
80007b64:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007b68:	40 3c       	lddsp	r12,sp[0xc]
80007b6a:	58 0c       	cp.w	r12,0
80007b6c:	c1 d0       	breq	80007ba6 <_vfprintf_r+0x12ba>
80007b6e:	10 36       	cp.w	r6,r8
80007b70:	c0 64       	brge	80007b7c <_vfprintf_r+0x1290>
80007b72:	fa cb f9 44 	sub	r11,sp,-1724
80007b76:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007b7a:	c1 f8       	rjmp	80007bb8 <_vfprintf_r+0x12cc>
80007b7c:	fa c8 f9 50 	sub	r8,sp,-1712
80007b80:	1a d8       	st.w	--sp,r8
80007b82:	fa c8 fa b8 	sub	r8,sp,-1352
80007b86:	0c 9b       	mov	r11,r6
80007b88:	1a d8       	st.w	--sp,r8
80007b8a:	fa c8 fb b4 	sub	r8,sp,-1100
80007b8e:	04 9a       	mov	r10,r2
80007b90:	1a d8       	st.w	--sp,r8
80007b92:	08 9c       	mov	r12,r4
80007b94:	fa c8 f9 40 	sub	r8,sp,-1728
80007b98:	fa c9 ff b4 	sub	r9,sp,-76
80007b9c:	fe b0 f5 0a 	rcall	800065b0 <get_arg>
80007ba0:	2f dd       	sub	sp,-12
80007ba2:	78 0b       	ld.w	r11,r12[0x0]
80007ba4:	c2 48       	rjmp	80007bec <_vfprintf_r+0x1300>
80007ba6:	ee ca ff ff 	sub	r10,r7,-1
80007baa:	10 37       	cp.w	r7,r8
80007bac:	c0 94       	brge	80007bbe <_vfprintf_r+0x12d2>
80007bae:	fa c9 f9 44 	sub	r9,sp,-1724
80007bb2:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007bb6:	14 97       	mov	r7,r10
80007bb8:	ec fb fd 88 	ld.w	r11,r6[-632]
80007bbc:	c1 88       	rjmp	80007bec <_vfprintf_r+0x1300>
80007bbe:	41 09       	lddsp	r9,sp[0x40]
80007bc0:	59 f8       	cp.w	r8,31
80007bc2:	e0 89 00 11 	brgt	80007be4 <_vfprintf_r+0x12f8>
80007bc6:	f2 cb ff fc 	sub	r11,r9,-4
80007bca:	51 0b       	stdsp	sp[0x40],r11
80007bcc:	fa c6 f9 44 	sub	r6,sp,-1724
80007bd0:	72 0b       	ld.w	r11,r9[0x0]
80007bd2:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007bd6:	f3 4b fd 88 	st.w	r9[-632],r11
80007bda:	2f f8       	sub	r8,-1
80007bdc:	14 97       	mov	r7,r10
80007bde:	fb 48 06 b4 	st.w	sp[1716],r8
80007be2:	c0 58       	rjmp	80007bec <_vfprintf_r+0x1300>
80007be4:	72 0b       	ld.w	r11,r9[0x0]
80007be6:	14 97       	mov	r7,r10
80007be8:	2f c9       	sub	r9,-4
80007bea:	51 09       	stdsp	sp[0x40],r9
80007bec:	50 1b       	stdsp	sp[0x4],r11
80007bee:	30 0e       	mov	lr,0
80007bf0:	30 18       	mov	r8,1
80007bf2:	50 0e       	stdsp	sp[0x0],lr
80007bf4:	c2 29       	rjmp	80007e38 <_vfprintf_r+0x154c>
80007bf6:	50 a7       	stdsp	sp[0x28],r7
80007bf8:	50 80       	stdsp	sp[0x20],r0
80007bfa:	0c 97       	mov	r7,r6
80007bfc:	04 94       	mov	r4,r2
80007bfe:	06 96       	mov	r6,r3
80007c00:	02 92       	mov	r2,r1
80007c02:	4d 3c       	lddpc	r12,80007d4c <_vfprintf_r+0x1460>
80007c04:	40 93       	lddsp	r3,sp[0x24]
80007c06:	10 90       	mov	r0,r8
80007c08:	40 41       	lddsp	r1,sp[0x10]
80007c0a:	50 dc       	stdsp	sp[0x34],r12
80007c0c:	ed b5 00 05 	bld	r5,0x5
80007c10:	c5 51       	brne	80007cba <_vfprintf_r+0x13ce>
80007c12:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007c16:	40 3b       	lddsp	r11,sp[0xc]
80007c18:	58 0b       	cp.w	r11,0
80007c1a:	c2 20       	breq	80007c5e <_vfprintf_r+0x1372>
80007c1c:	10 36       	cp.w	r6,r8
80007c1e:	c0 a4       	brge	80007c32 <_vfprintf_r+0x1346>
80007c20:	fa ca f9 44 	sub	r10,sp,-1724
80007c24:	f4 06 00 36 	add	r6,r10,r6<<0x3
80007c28:	ec e8 fd 88 	ld.d	r8,r6[-632]
80007c2c:	fa e9 00 00 	st.d	sp[0],r8
80007c30:	cf 38       	rjmp	80007e16 <_vfprintf_r+0x152a>
80007c32:	fa c8 f9 50 	sub	r8,sp,-1712
80007c36:	1a d8       	st.w	--sp,r8
80007c38:	fa c8 fa b8 	sub	r8,sp,-1352
80007c3c:	04 9a       	mov	r10,r2
80007c3e:	1a d8       	st.w	--sp,r8
80007c40:	0c 9b       	mov	r11,r6
80007c42:	fa c8 fb b4 	sub	r8,sp,-1100
80007c46:	08 9c       	mov	r12,r4
80007c48:	1a d8       	st.w	--sp,r8
80007c4a:	fa c8 f9 40 	sub	r8,sp,-1728
80007c4e:	fa c9 ff b4 	sub	r9,sp,-76
80007c52:	fe b0 f4 af 	rcall	800065b0 <get_arg>
80007c56:	2f dd       	sub	sp,-12
80007c58:	f8 ea 00 00 	ld.d	r10,r12[0]
80007c5c:	c0 c8       	rjmp	80007c74 <_vfprintf_r+0x1388>
80007c5e:	ee ca ff ff 	sub	r10,r7,-1
80007c62:	10 37       	cp.w	r7,r8
80007c64:	c0 b4       	brge	80007c7a <_vfprintf_r+0x138e>
80007c66:	fa c9 f9 44 	sub	r9,sp,-1724
80007c6a:	14 97       	mov	r7,r10
80007c6c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007c70:	ec ea fd 88 	ld.d	r10,r6[-632]
80007c74:	fa eb 00 00 	st.d	sp[0],r10
80007c78:	cc f8       	rjmp	80007e16 <_vfprintf_r+0x152a>
80007c7a:	41 09       	lddsp	r9,sp[0x40]
80007c7c:	59 f8       	cp.w	r8,31
80007c7e:	e0 89 00 16 	brgt	80007caa <_vfprintf_r+0x13be>
80007c82:	f2 e6 00 00 	ld.d	r6,r9[0]
80007c86:	f2 cb ff f8 	sub	r11,r9,-8
80007c8a:	fa e7 00 00 	st.d	sp[0],r6
80007c8e:	51 0b       	stdsp	sp[0x40],r11
80007c90:	fa c6 f9 44 	sub	r6,sp,-1724
80007c94:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007c98:	fa e6 00 00 	ld.d	r6,sp[0]
80007c9c:	f2 e7 fd 88 	st.d	r9[-632],r6
80007ca0:	2f f8       	sub	r8,-1
80007ca2:	14 97       	mov	r7,r10
80007ca4:	fb 48 06 b4 	st.w	sp[1716],r8
80007ca8:	cb 78       	rjmp	80007e16 <_vfprintf_r+0x152a>
80007caa:	f2 e6 00 00 	ld.d	r6,r9[0]
80007cae:	2f 89       	sub	r9,-8
80007cb0:	fa e7 00 00 	st.d	sp[0],r6
80007cb4:	51 09       	stdsp	sp[0x40],r9
80007cb6:	14 97       	mov	r7,r10
80007cb8:	ca f8       	rjmp	80007e16 <_vfprintf_r+0x152a>
80007cba:	ed b5 00 04 	bld	r5,0x4
80007cbe:	c1 71       	brne	80007cec <_vfprintf_r+0x1400>
80007cc0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007cc4:	40 3e       	lddsp	lr,sp[0xc]
80007cc6:	58 0e       	cp.w	lr,0
80007cc8:	c0 80       	breq	80007cd8 <_vfprintf_r+0x13ec>
80007cca:	10 36       	cp.w	r6,r8
80007ccc:	c6 a4       	brge	80007da0 <_vfprintf_r+0x14b4>
80007cce:	fa cc f9 44 	sub	r12,sp,-1724
80007cd2:	f8 06 00 36 	add	r6,r12,r6<<0x3
80007cd6:	c8 38       	rjmp	80007ddc <_vfprintf_r+0x14f0>
80007cd8:	ee ca ff ff 	sub	r10,r7,-1
80007cdc:	10 37       	cp.w	r7,r8
80007cde:	e0 84 00 82 	brge	80007de2 <_vfprintf_r+0x14f6>
80007ce2:	fa cb f9 44 	sub	r11,sp,-1724
80007ce6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007cea:	c7 88       	rjmp	80007dda <_vfprintf_r+0x14ee>
80007cec:	ed b5 00 06 	bld	r5,0x6
80007cf0:	c4 c1       	brne	80007d88 <_vfprintf_r+0x149c>
80007cf2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007cf6:	40 3c       	lddsp	r12,sp[0xc]
80007cf8:	58 0c       	cp.w	r12,0
80007cfa:	c1 d0       	breq	80007d34 <_vfprintf_r+0x1448>
80007cfc:	10 36       	cp.w	r6,r8
80007cfe:	c0 64       	brge	80007d0a <_vfprintf_r+0x141e>
80007d00:	fa cb f9 44 	sub	r11,sp,-1724
80007d04:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007d08:	c1 f8       	rjmp	80007d46 <_vfprintf_r+0x145a>
80007d0a:	fa c8 f9 50 	sub	r8,sp,-1712
80007d0e:	1a d8       	st.w	--sp,r8
80007d10:	fa c8 fa b8 	sub	r8,sp,-1352
80007d14:	1a d8       	st.w	--sp,r8
80007d16:	fa c8 fb b4 	sub	r8,sp,-1100
80007d1a:	1a d8       	st.w	--sp,r8
80007d1c:	fa c8 f9 40 	sub	r8,sp,-1728
80007d20:	fa c9 ff b4 	sub	r9,sp,-76
80007d24:	04 9a       	mov	r10,r2
80007d26:	0c 9b       	mov	r11,r6
80007d28:	08 9c       	mov	r12,r4
80007d2a:	fe b0 f4 43 	rcall	800065b0 <get_arg>
80007d2e:	2f dd       	sub	sp,-12
80007d30:	98 18       	ld.sh	r8,r12[0x2]
80007d32:	c2 88       	rjmp	80007d82 <_vfprintf_r+0x1496>
80007d34:	ee ca ff ff 	sub	r10,r7,-1
80007d38:	10 37       	cp.w	r7,r8
80007d3a:	c0 b4       	brge	80007d50 <_vfprintf_r+0x1464>
80007d3c:	fa c9 f9 44 	sub	r9,sp,-1724
80007d40:	14 97       	mov	r7,r10
80007d42:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007d46:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80007d4a:	c1 c8       	rjmp	80007d82 <_vfprintf_r+0x1496>
80007d4c:	80 01       	ld.sh	r1,r0[0x0]
80007d4e:	27 04       	sub	r4,112
80007d50:	41 09       	lddsp	r9,sp[0x40]
80007d52:	59 f8       	cp.w	r8,31
80007d54:	e0 89 00 13 	brgt	80007d7a <_vfprintf_r+0x148e>
80007d58:	f2 cb ff fc 	sub	r11,r9,-4
80007d5c:	51 0b       	stdsp	sp[0x40],r11
80007d5e:	72 09       	ld.w	r9,r9[0x0]
80007d60:	fa c6 f9 44 	sub	r6,sp,-1724
80007d64:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80007d68:	2f f8       	sub	r8,-1
80007d6a:	f7 49 fd 88 	st.w	r11[-632],r9
80007d6e:	fb 48 06 b4 	st.w	sp[1716],r8
80007d72:	14 97       	mov	r7,r10
80007d74:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80007d78:	c0 58       	rjmp	80007d82 <_vfprintf_r+0x1496>
80007d7a:	92 18       	ld.sh	r8,r9[0x2]
80007d7c:	14 97       	mov	r7,r10
80007d7e:	2f c9       	sub	r9,-4
80007d80:	51 09       	stdsp	sp[0x40],r9
80007d82:	5c 78       	castu.h	r8
80007d84:	50 18       	stdsp	sp[0x4],r8
80007d86:	c4 68       	rjmp	80007e12 <_vfprintf_r+0x1526>
80007d88:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007d8c:	40 3c       	lddsp	r12,sp[0xc]
80007d8e:	58 0c       	cp.w	r12,0
80007d90:	c1 d0       	breq	80007dca <_vfprintf_r+0x14de>
80007d92:	10 36       	cp.w	r6,r8
80007d94:	c0 64       	brge	80007da0 <_vfprintf_r+0x14b4>
80007d96:	fa cb f9 44 	sub	r11,sp,-1724
80007d9a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007d9e:	c1 f8       	rjmp	80007ddc <_vfprintf_r+0x14f0>
80007da0:	fa c8 f9 50 	sub	r8,sp,-1712
80007da4:	1a d8       	st.w	--sp,r8
80007da6:	fa c8 fa b8 	sub	r8,sp,-1352
80007daa:	0c 9b       	mov	r11,r6
80007dac:	1a d8       	st.w	--sp,r8
80007dae:	fa c8 fb b4 	sub	r8,sp,-1100
80007db2:	04 9a       	mov	r10,r2
80007db4:	1a d8       	st.w	--sp,r8
80007db6:	08 9c       	mov	r12,r4
80007db8:	fa c8 f9 40 	sub	r8,sp,-1728
80007dbc:	fa c9 ff b4 	sub	r9,sp,-76
80007dc0:	fe b0 f3 f8 	rcall	800065b0 <get_arg>
80007dc4:	2f dd       	sub	sp,-12
80007dc6:	78 0b       	ld.w	r11,r12[0x0]
80007dc8:	c2 48       	rjmp	80007e10 <_vfprintf_r+0x1524>
80007dca:	ee ca ff ff 	sub	r10,r7,-1
80007dce:	10 37       	cp.w	r7,r8
80007dd0:	c0 94       	brge	80007de2 <_vfprintf_r+0x14f6>
80007dd2:	fa c9 f9 44 	sub	r9,sp,-1724
80007dd6:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007dda:	14 97       	mov	r7,r10
80007ddc:	ec fb fd 88 	ld.w	r11,r6[-632]
80007de0:	c1 88       	rjmp	80007e10 <_vfprintf_r+0x1524>
80007de2:	41 09       	lddsp	r9,sp[0x40]
80007de4:	59 f8       	cp.w	r8,31
80007de6:	e0 89 00 11 	brgt	80007e08 <_vfprintf_r+0x151c>
80007dea:	f2 cb ff fc 	sub	r11,r9,-4
80007dee:	51 0b       	stdsp	sp[0x40],r11
80007df0:	fa c6 f9 44 	sub	r6,sp,-1724
80007df4:	72 0b       	ld.w	r11,r9[0x0]
80007df6:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007dfa:	f3 4b fd 88 	st.w	r9[-632],r11
80007dfe:	2f f8       	sub	r8,-1
80007e00:	14 97       	mov	r7,r10
80007e02:	fb 48 06 b4 	st.w	sp[1716],r8
80007e06:	c0 58       	rjmp	80007e10 <_vfprintf_r+0x1524>
80007e08:	72 0b       	ld.w	r11,r9[0x0]
80007e0a:	14 97       	mov	r7,r10
80007e0c:	2f c9       	sub	r9,-4
80007e0e:	51 09       	stdsp	sp[0x40],r9
80007e10:	50 1b       	stdsp	sp[0x4],r11
80007e12:	30 0e       	mov	lr,0
80007e14:	50 0e       	stdsp	sp[0x0],lr
80007e16:	40 08       	lddsp	r8,sp[0x0]
80007e18:	40 1c       	lddsp	r12,sp[0x4]
80007e1a:	18 48       	or	r8,r12
80007e1c:	5f 19       	srne	r9
80007e1e:	0a 98       	mov	r8,r5
80007e20:	eb e9 00 09 	and	r9,r5,r9
80007e24:	a1 b8       	sbr	r8,0x1
80007e26:	58 09       	cp.w	r9,0
80007e28:	c0 70       	breq	80007e36 <_vfprintf_r+0x154a>
80007e2a:	10 95       	mov	r5,r8
80007e2c:	fb 60 06 b9 	st.b	sp[1721],r0
80007e30:	33 08       	mov	r8,48
80007e32:	fb 68 06 b8 	st.b	sp[1720],r8
80007e36:	30 28       	mov	r8,2
80007e38:	30 09       	mov	r9,0
80007e3a:	fb 69 06 bb 	st.b	sp[1723],r9
80007e3e:	0a 99       	mov	r9,r5
80007e40:	a7 d9       	cbr	r9,0x7
80007e42:	40 2b       	lddsp	r11,sp[0x8]
80007e44:	40 16       	lddsp	r6,sp[0x4]
80007e46:	58 0b       	cp.w	r11,0
80007e48:	5f 1a       	srne	r10
80007e4a:	f2 05 17 40 	movge	r5,r9
80007e4e:	fa c2 f9 78 	sub	r2,sp,-1672
80007e52:	40 09       	lddsp	r9,sp[0x0]
80007e54:	0c 49       	or	r9,r6
80007e56:	5f 19       	srne	r9
80007e58:	f5 e9 10 09 	or	r9,r10,r9
80007e5c:	c5 c0       	breq	80007f14 <_vfprintf_r+0x1628>
80007e5e:	30 19       	mov	r9,1
80007e60:	f2 08 18 00 	cp.b	r8,r9
80007e64:	c0 60       	breq	80007e70 <_vfprintf_r+0x1584>
80007e66:	30 29       	mov	r9,2
80007e68:	f2 08 18 00 	cp.b	r8,r9
80007e6c:	c0 41       	brne	80007e74 <_vfprintf_r+0x1588>
80007e6e:	c3 c8       	rjmp	80007ee6 <_vfprintf_r+0x15fa>
80007e70:	04 96       	mov	r6,r2
80007e72:	c3 08       	rjmp	80007ed2 <_vfprintf_r+0x15e6>
80007e74:	04 96       	mov	r6,r2
80007e76:	fa e8 00 00 	ld.d	r8,sp[0]
80007e7a:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80007e7e:	2d 0a       	sub	r10,-48
80007e80:	0c fa       	st.b	--r6,r10
80007e82:	f0 0b 16 03 	lsr	r11,r8,0x3
80007e86:	f2 0c 16 03 	lsr	r12,r9,0x3
80007e8a:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80007e8e:	18 99       	mov	r9,r12
80007e90:	16 98       	mov	r8,r11
80007e92:	58 08       	cp.w	r8,0
80007e94:	5c 29       	cpc	r9
80007e96:	cf 21       	brne	80007e7a <_vfprintf_r+0x158e>
80007e98:	fa e9 00 00 	st.d	sp[0],r8
80007e9c:	ed b5 00 00 	bld	r5,0x0
80007ea0:	c4 51       	brne	80007f2a <_vfprintf_r+0x163e>
80007ea2:	33 09       	mov	r9,48
80007ea4:	f2 0a 18 00 	cp.b	r10,r9
80007ea8:	c4 10       	breq	80007f2a <_vfprintf_r+0x163e>
80007eaa:	0c f9       	st.b	--r6,r9
80007eac:	c3 f8       	rjmp	80007f2a <_vfprintf_r+0x163e>
80007eae:	fa ea 00 00 	ld.d	r10,sp[0]
80007eb2:	30 a8       	mov	r8,10
80007eb4:	30 09       	mov	r9,0
80007eb6:	e0 a0 17 8d 	rcall	8000add0 <__avr32_umod64>
80007eba:	30 a8       	mov	r8,10
80007ebc:	2d 0a       	sub	r10,-48
80007ebe:	30 09       	mov	r9,0
80007ec0:	ac 8a       	st.b	r6[0x0],r10
80007ec2:	fa ea 00 00 	ld.d	r10,sp[0]
80007ec6:	fe b0 ee d8 	rcall	80005c76 <__avr32_udiv64>
80007eca:	16 99       	mov	r9,r11
80007ecc:	14 98       	mov	r8,r10
80007ece:	fa e9 00 00 	st.d	sp[0],r8
80007ed2:	20 16       	sub	r6,1
80007ed4:	fa ea 00 00 	ld.d	r10,sp[0]
80007ed8:	58 9a       	cp.w	r10,9
80007eda:	5c 2b       	cpc	r11
80007edc:	fe 9b ff e9 	brhi	80007eae <_vfprintf_r+0x15c2>
80007ee0:	1b f8       	ld.ub	r8,sp[0x7]
80007ee2:	2d 08       	sub	r8,-48
80007ee4:	c2 08       	rjmp	80007f24 <_vfprintf_r+0x1638>
80007ee6:	04 96       	mov	r6,r2
80007ee8:	fa e8 00 00 	ld.d	r8,sp[0]
80007eec:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80007ef0:	40 de       	lddsp	lr,sp[0x34]
80007ef2:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80007ef6:	0c fa       	st.b	--r6,r10
80007ef8:	f2 0b 16 04 	lsr	r11,r9,0x4
80007efc:	f0 0a 16 04 	lsr	r10,r8,0x4
80007f00:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80007f04:	16 99       	mov	r9,r11
80007f06:	14 98       	mov	r8,r10
80007f08:	58 08       	cp.w	r8,0
80007f0a:	5c 29       	cpc	r9
80007f0c:	cf 01       	brne	80007eec <_vfprintf_r+0x1600>
80007f0e:	fa e9 00 00 	st.d	sp[0],r8
80007f12:	c0 c8       	rjmp	80007f2a <_vfprintf_r+0x163e>
80007f14:	58 08       	cp.w	r8,0
80007f16:	c0 91       	brne	80007f28 <_vfprintf_r+0x163c>
80007f18:	ed b5 00 00 	bld	r5,0x0
80007f1c:	c0 61       	brne	80007f28 <_vfprintf_r+0x163c>
80007f1e:	fa c6 f9 79 	sub	r6,sp,-1671
80007f22:	33 08       	mov	r8,48
80007f24:	ac 88       	st.b	r6[0x0],r8
80007f26:	c0 28       	rjmp	80007f2a <_vfprintf_r+0x163e>
80007f28:	04 96       	mov	r6,r2
80007f2a:	0c 12       	sub	r2,r6
80007f2c:	c1 c8       	rjmp	80007f64 <_vfprintf_r+0x1678>
80007f2e:	50 a7       	stdsp	sp[0x28],r7
80007f30:	50 80       	stdsp	sp[0x20],r0
80007f32:	40 93       	lddsp	r3,sp[0x24]
80007f34:	0c 97       	mov	r7,r6
80007f36:	10 90       	mov	r0,r8
80007f38:	04 94       	mov	r4,r2
80007f3a:	40 41       	lddsp	r1,sp[0x10]
80007f3c:	58 08       	cp.w	r8,0
80007f3e:	e0 80 04 51 	breq	800087e0 <_vfprintf_r+0x1ef4>
80007f42:	fb 68 06 60 	st.b	sp[1632],r8
80007f46:	30 0c       	mov	r12,0
80007f48:	30 08       	mov	r8,0
80007f4a:	30 12       	mov	r2,1
80007f4c:	fb 68 06 bb 	st.b	sp[1723],r8
80007f50:	50 2c       	stdsp	sp[0x8],r12
80007f52:	fa c6 f9 a0 	sub	r6,sp,-1632
80007f56:	c0 78       	rjmp	80007f64 <_vfprintf_r+0x1678>
80007f58:	30 0b       	mov	r11,0
80007f5a:	50 2b       	stdsp	sp[0x8],r11
80007f5c:	c0 48       	rjmp	80007f64 <_vfprintf_r+0x1678>
80007f5e:	40 22       	lddsp	r2,sp[0x8]
80007f60:	30 0a       	mov	r10,0
80007f62:	50 2a       	stdsp	sp[0x8],r10
80007f64:	40 29       	lddsp	r9,sp[0x8]
80007f66:	e4 09 0c 49 	max	r9,r2,r9
80007f6a:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80007f6e:	50 39       	stdsp	sp[0xc],r9
80007f70:	0a 9e       	mov	lr,r5
80007f72:	30 09       	mov	r9,0
80007f74:	e2 1e 00 02 	andl	lr,0x2,COH
80007f78:	f2 08 18 00 	cp.b	r8,r9
80007f7c:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80007f80:	f7 b8 01 ff 	subne	r8,-1
80007f84:	fb f8 1a 03 	st.wne	sp[0xc],r8
80007f88:	0a 9b       	mov	r11,r5
80007f8a:	58 0e       	cp.w	lr,0
80007f8c:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80007f90:	f7 bc 01 fe 	subne	r12,-2
80007f94:	fb fc 1a 03 	st.wne	sp[0xc],r12
80007f98:	e2 1b 00 84 	andl	r11,0x84,COH
80007f9c:	50 fe       	stdsp	sp[0x3c],lr
80007f9e:	50 9b       	stdsp	sp[0x24],r11
80007fa0:	c4 51       	brne	8000802a <_vfprintf_r+0x173e>
80007fa2:	40 8a       	lddsp	r10,sp[0x20]
80007fa4:	40 39       	lddsp	r9,sp[0xc]
80007fa6:	12 1a       	sub	r10,r9
80007fa8:	50 4a       	stdsp	sp[0x10],r10
80007faa:	58 0a       	cp.w	r10,0
80007fac:	e0 89 00 1f 	brgt	80007fea <_vfprintf_r+0x16fe>
80007fb0:	c3 d8       	rjmp	8000802a <_vfprintf_r+0x173e>
80007fb2:	2f 09       	sub	r9,-16
80007fb4:	2f f8       	sub	r8,-1
80007fb6:	4c ee       	lddpc	lr,800080ec <_vfprintf_r+0x1800>
80007fb8:	31 0c       	mov	r12,16
80007fba:	fb 49 06 90 	st.w	sp[1680],r9
80007fbe:	87 0e       	st.w	r3[0x0],lr
80007fc0:	87 1c       	st.w	r3[0x4],r12
80007fc2:	fb 48 06 8c 	st.w	sp[1676],r8
80007fc6:	58 78       	cp.w	r8,7
80007fc8:	e0 89 00 04 	brgt	80007fd0 <_vfprintf_r+0x16e4>
80007fcc:	2f 83       	sub	r3,-8
80007fce:	c0 b8       	rjmp	80007fe4 <_vfprintf_r+0x16f8>
80007fd0:	fa ca f9 78 	sub	r10,sp,-1672
80007fd4:	02 9b       	mov	r11,r1
80007fd6:	08 9c       	mov	r12,r4
80007fd8:	fe b0 f4 7c 	rcall	800068d0 <__sprint_r>
80007fdc:	e0 81 04 13 	brne	80008802 <_vfprintf_r+0x1f16>
80007fe0:	fa c3 f9 e0 	sub	r3,sp,-1568
80007fe4:	40 4b       	lddsp	r11,sp[0x10]
80007fe6:	21 0b       	sub	r11,16
80007fe8:	50 4b       	stdsp	sp[0x10],r11
80007fea:	fa f9 06 90 	ld.w	r9,sp[1680]
80007fee:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007ff2:	4b fa       	lddpc	r10,800080ec <_vfprintf_r+0x1800>
80007ff4:	40 4e       	lddsp	lr,sp[0x10]
80007ff6:	59 0e       	cp.w	lr,16
80007ff8:	fe 99 ff dd 	brgt	80007fb2 <_vfprintf_r+0x16c6>
80007ffc:	1c 09       	add	r9,lr
80007ffe:	2f f8       	sub	r8,-1
80008000:	87 0a       	st.w	r3[0x0],r10
80008002:	fb 49 06 90 	st.w	sp[1680],r9
80008006:	87 1e       	st.w	r3[0x4],lr
80008008:	fb 48 06 8c 	st.w	sp[1676],r8
8000800c:	58 78       	cp.w	r8,7
8000800e:	e0 89 00 04 	brgt	80008016 <_vfprintf_r+0x172a>
80008012:	2f 83       	sub	r3,-8
80008014:	c0 b8       	rjmp	8000802a <_vfprintf_r+0x173e>
80008016:	fa ca f9 78 	sub	r10,sp,-1672
8000801a:	02 9b       	mov	r11,r1
8000801c:	08 9c       	mov	r12,r4
8000801e:	fe b0 f4 59 	rcall	800068d0 <__sprint_r>
80008022:	e0 81 03 f0 	brne	80008802 <_vfprintf_r+0x1f16>
80008026:	fa c3 f9 e0 	sub	r3,sp,-1568
8000802a:	30 09       	mov	r9,0
8000802c:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80008030:	f2 08 18 00 	cp.b	r8,r9
80008034:	c1 f0       	breq	80008072 <_vfprintf_r+0x1786>
80008036:	fa f8 06 90 	ld.w	r8,sp[1680]
8000803a:	fa c9 f9 45 	sub	r9,sp,-1723
8000803e:	2f f8       	sub	r8,-1
80008040:	87 09       	st.w	r3[0x0],r9
80008042:	fb 48 06 90 	st.w	sp[1680],r8
80008046:	30 19       	mov	r9,1
80008048:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000804c:	87 19       	st.w	r3[0x4],r9
8000804e:	2f f8       	sub	r8,-1
80008050:	fb 48 06 8c 	st.w	sp[1676],r8
80008054:	58 78       	cp.w	r8,7
80008056:	e0 89 00 04 	brgt	8000805e <_vfprintf_r+0x1772>
8000805a:	2f 83       	sub	r3,-8
8000805c:	c0 b8       	rjmp	80008072 <_vfprintf_r+0x1786>
8000805e:	fa ca f9 78 	sub	r10,sp,-1672
80008062:	02 9b       	mov	r11,r1
80008064:	08 9c       	mov	r12,r4
80008066:	fe b0 f4 35 	rcall	800068d0 <__sprint_r>
8000806a:	e0 81 03 cc 	brne	80008802 <_vfprintf_r+0x1f16>
8000806e:	fa c3 f9 e0 	sub	r3,sp,-1568
80008072:	40 fc       	lddsp	r12,sp[0x3c]
80008074:	58 0c       	cp.w	r12,0
80008076:	c1 f0       	breq	800080b4 <_vfprintf_r+0x17c8>
80008078:	fa f8 06 90 	ld.w	r8,sp[1680]
8000807c:	fa c9 f9 48 	sub	r9,sp,-1720
80008080:	2f e8       	sub	r8,-2
80008082:	87 09       	st.w	r3[0x0],r9
80008084:	fb 48 06 90 	st.w	sp[1680],r8
80008088:	30 29       	mov	r9,2
8000808a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000808e:	87 19       	st.w	r3[0x4],r9
80008090:	2f f8       	sub	r8,-1
80008092:	fb 48 06 8c 	st.w	sp[1676],r8
80008096:	58 78       	cp.w	r8,7
80008098:	e0 89 00 04 	brgt	800080a0 <_vfprintf_r+0x17b4>
8000809c:	2f 83       	sub	r3,-8
8000809e:	c0 b8       	rjmp	800080b4 <_vfprintf_r+0x17c8>
800080a0:	fa ca f9 78 	sub	r10,sp,-1672
800080a4:	02 9b       	mov	r11,r1
800080a6:	08 9c       	mov	r12,r4
800080a8:	fe b0 f4 14 	rcall	800068d0 <__sprint_r>
800080ac:	e0 81 03 ab 	brne	80008802 <_vfprintf_r+0x1f16>
800080b0:	fa c3 f9 e0 	sub	r3,sp,-1568
800080b4:	40 9b       	lddsp	r11,sp[0x24]
800080b6:	e0 4b 00 80 	cp.w	r11,128
800080ba:	c4 a1       	brne	8000814e <_vfprintf_r+0x1862>
800080bc:	40 8a       	lddsp	r10,sp[0x20]
800080be:	40 39       	lddsp	r9,sp[0xc]
800080c0:	12 1a       	sub	r10,r9
800080c2:	50 4a       	stdsp	sp[0x10],r10
800080c4:	58 0a       	cp.w	r10,0
800080c6:	e0 89 00 24 	brgt	8000810e <_vfprintf_r+0x1822>
800080ca:	c4 28       	rjmp	8000814e <_vfprintf_r+0x1862>
800080cc:	2f 09       	sub	r9,-16
800080ce:	2f f8       	sub	r8,-1
800080d0:	48 8e       	lddpc	lr,800080f0 <_vfprintf_r+0x1804>
800080d2:	31 0c       	mov	r12,16
800080d4:	fb 49 06 90 	st.w	sp[1680],r9
800080d8:	87 0e       	st.w	r3[0x0],lr
800080da:	87 1c       	st.w	r3[0x4],r12
800080dc:	fb 48 06 8c 	st.w	sp[1676],r8
800080e0:	58 78       	cp.w	r8,7
800080e2:	e0 89 00 09 	brgt	800080f4 <_vfprintf_r+0x1808>
800080e6:	2f 83       	sub	r3,-8
800080e8:	c1 08       	rjmp	80008108 <_vfprintf_r+0x181c>
800080ea:	d7 03       	nop
800080ec:	80 01       	ld.sh	r1,r0[0x0]
800080ee:	27 1c       	sub	r12,113
800080f0:	80 01       	ld.sh	r1,r0[0x0]
800080f2:	27 2c       	sub	r12,114
800080f4:	fa ca f9 78 	sub	r10,sp,-1672
800080f8:	02 9b       	mov	r11,r1
800080fa:	08 9c       	mov	r12,r4
800080fc:	fe b0 f3 ea 	rcall	800068d0 <__sprint_r>
80008100:	e0 81 03 81 	brne	80008802 <_vfprintf_r+0x1f16>
80008104:	fa c3 f9 e0 	sub	r3,sp,-1568
80008108:	40 4b       	lddsp	r11,sp[0x10]
8000810a:	21 0b       	sub	r11,16
8000810c:	50 4b       	stdsp	sp[0x10],r11
8000810e:	fa f9 06 90 	ld.w	r9,sp[1680]
80008112:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008116:	4c 6a       	lddpc	r10,8000822c <_vfprintf_r+0x1940>
80008118:	40 4e       	lddsp	lr,sp[0x10]
8000811a:	59 0e       	cp.w	lr,16
8000811c:	fe 99 ff d8 	brgt	800080cc <_vfprintf_r+0x17e0>
80008120:	1c 09       	add	r9,lr
80008122:	2f f8       	sub	r8,-1
80008124:	87 0a       	st.w	r3[0x0],r10
80008126:	fb 49 06 90 	st.w	sp[1680],r9
8000812a:	87 1e       	st.w	r3[0x4],lr
8000812c:	fb 48 06 8c 	st.w	sp[1676],r8
80008130:	58 78       	cp.w	r8,7
80008132:	e0 89 00 04 	brgt	8000813a <_vfprintf_r+0x184e>
80008136:	2f 83       	sub	r3,-8
80008138:	c0 b8       	rjmp	8000814e <_vfprintf_r+0x1862>
8000813a:	fa ca f9 78 	sub	r10,sp,-1672
8000813e:	02 9b       	mov	r11,r1
80008140:	08 9c       	mov	r12,r4
80008142:	fe b0 f3 c7 	rcall	800068d0 <__sprint_r>
80008146:	e0 81 03 5e 	brne	80008802 <_vfprintf_r+0x1f16>
8000814a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000814e:	40 2c       	lddsp	r12,sp[0x8]
80008150:	04 1c       	sub	r12,r2
80008152:	50 2c       	stdsp	sp[0x8],r12
80008154:	58 0c       	cp.w	r12,0
80008156:	e0 89 00 1f 	brgt	80008194 <_vfprintf_r+0x18a8>
8000815a:	c3 d8       	rjmp	800081d4 <_vfprintf_r+0x18e8>
8000815c:	2f 09       	sub	r9,-16
8000815e:	2f f8       	sub	r8,-1
80008160:	4b 3b       	lddpc	r11,8000822c <_vfprintf_r+0x1940>
80008162:	31 0a       	mov	r10,16
80008164:	fb 49 06 90 	st.w	sp[1680],r9
80008168:	87 0b       	st.w	r3[0x0],r11
8000816a:	87 1a       	st.w	r3[0x4],r10
8000816c:	fb 48 06 8c 	st.w	sp[1676],r8
80008170:	58 78       	cp.w	r8,7
80008172:	e0 89 00 04 	brgt	8000817a <_vfprintf_r+0x188e>
80008176:	2f 83       	sub	r3,-8
80008178:	c0 b8       	rjmp	8000818e <_vfprintf_r+0x18a2>
8000817a:	fa ca f9 78 	sub	r10,sp,-1672
8000817e:	02 9b       	mov	r11,r1
80008180:	08 9c       	mov	r12,r4
80008182:	fe b0 f3 a7 	rcall	800068d0 <__sprint_r>
80008186:	e0 81 03 3e 	brne	80008802 <_vfprintf_r+0x1f16>
8000818a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000818e:	40 29       	lddsp	r9,sp[0x8]
80008190:	21 09       	sub	r9,16
80008192:	50 29       	stdsp	sp[0x8],r9
80008194:	fa f9 06 90 	ld.w	r9,sp[1680]
80008198:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000819c:	4a 4a       	lddpc	r10,8000822c <_vfprintf_r+0x1940>
8000819e:	40 2e       	lddsp	lr,sp[0x8]
800081a0:	59 0e       	cp.w	lr,16
800081a2:	fe 99 ff dd 	brgt	8000815c <_vfprintf_r+0x1870>
800081a6:	1c 09       	add	r9,lr
800081a8:	2f f8       	sub	r8,-1
800081aa:	87 0a       	st.w	r3[0x0],r10
800081ac:	fb 49 06 90 	st.w	sp[1680],r9
800081b0:	87 1e       	st.w	r3[0x4],lr
800081b2:	fb 48 06 8c 	st.w	sp[1676],r8
800081b6:	58 78       	cp.w	r8,7
800081b8:	e0 89 00 04 	brgt	800081c0 <_vfprintf_r+0x18d4>
800081bc:	2f 83       	sub	r3,-8
800081be:	c0 b8       	rjmp	800081d4 <_vfprintf_r+0x18e8>
800081c0:	fa ca f9 78 	sub	r10,sp,-1672
800081c4:	02 9b       	mov	r11,r1
800081c6:	08 9c       	mov	r12,r4
800081c8:	fe b0 f3 84 	rcall	800068d0 <__sprint_r>
800081cc:	e0 81 03 1b 	brne	80008802 <_vfprintf_r+0x1f16>
800081d0:	fa c3 f9 e0 	sub	r3,sp,-1568
800081d4:	ed b5 00 08 	bld	r5,0x8
800081d8:	c0 b0       	breq	800081ee <_vfprintf_r+0x1902>
800081da:	fa f8 06 90 	ld.w	r8,sp[1680]
800081de:	87 12       	st.w	r3[0x4],r2
800081e0:	87 06       	st.w	r3[0x0],r6
800081e2:	f0 02 00 02 	add	r2,r8,r2
800081e6:	fb 42 06 90 	st.w	sp[1680],r2
800081ea:	e0 8f 01 d5 	bral	80008594 <_vfprintf_r+0x1ca8>
800081ee:	e0 40 00 65 	cp.w	r0,101
800081f2:	e0 8a 01 d7 	brle	800085a0 <_vfprintf_r+0x1cb4>
800081f6:	30 08       	mov	r8,0
800081f8:	30 09       	mov	r9,0
800081fa:	40 5b       	lddsp	r11,sp[0x14]
800081fc:	40 7a       	lddsp	r10,sp[0x1c]
800081fe:	e0 a0 13 e1 	rcall	8000a9c0 <__avr32_f64_cmp_eq>
80008202:	c7 a0       	breq	800082f6 <_vfprintf_r+0x1a0a>
80008204:	fa f8 06 90 	ld.w	r8,sp[1680]
80008208:	48 a9       	lddpc	r9,80008230 <_vfprintf_r+0x1944>
8000820a:	2f f8       	sub	r8,-1
8000820c:	87 09       	st.w	r3[0x0],r9
8000820e:	fb 48 06 90 	st.w	sp[1680],r8
80008212:	30 19       	mov	r9,1
80008214:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008218:	87 19       	st.w	r3[0x4],r9
8000821a:	2f f8       	sub	r8,-1
8000821c:	fb 48 06 8c 	st.w	sp[1676],r8
80008220:	58 78       	cp.w	r8,7
80008222:	e0 89 00 09 	brgt	80008234 <_vfprintf_r+0x1948>
80008226:	2f 83       	sub	r3,-8
80008228:	c1 08       	rjmp	80008248 <_vfprintf_r+0x195c>
8000822a:	d7 03       	nop
8000822c:	80 01       	ld.sh	r1,r0[0x0]
8000822e:	27 2c       	sub	r12,114
80008230:	80 01       	ld.sh	r1,r0[0x0]
80008232:	27 18       	sub	r8,113
80008234:	fa ca f9 78 	sub	r10,sp,-1672
80008238:	02 9b       	mov	r11,r1
8000823a:	08 9c       	mov	r12,r4
8000823c:	fe b0 f3 4a 	rcall	800068d0 <__sprint_r>
80008240:	e0 81 02 e1 	brne	80008802 <_vfprintf_r+0x1f16>
80008244:	fa c3 f9 e0 	sub	r3,sp,-1568
80008248:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000824c:	40 6c       	lddsp	r12,sp[0x18]
8000824e:	18 38       	cp.w	r8,r12
80008250:	c0 55       	brlt	8000825a <_vfprintf_r+0x196e>
80008252:	ed b5 00 00 	bld	r5,0x0
80008256:	e0 81 02 69 	brne	80008728 <_vfprintf_r+0x1e3c>
8000825a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000825e:	2f f8       	sub	r8,-1
80008260:	40 cb       	lddsp	r11,sp[0x30]
80008262:	fb 48 06 90 	st.w	sp[1680],r8
80008266:	30 19       	mov	r9,1
80008268:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000826c:	87 0b       	st.w	r3[0x0],r11
8000826e:	2f f8       	sub	r8,-1
80008270:	87 19       	st.w	r3[0x4],r9
80008272:	fb 48 06 8c 	st.w	sp[1676],r8
80008276:	58 78       	cp.w	r8,7
80008278:	e0 89 00 04 	brgt	80008280 <_vfprintf_r+0x1994>
8000827c:	2f 83       	sub	r3,-8
8000827e:	c0 b8       	rjmp	80008294 <_vfprintf_r+0x19a8>
80008280:	fa ca f9 78 	sub	r10,sp,-1672
80008284:	02 9b       	mov	r11,r1
80008286:	08 9c       	mov	r12,r4
80008288:	fe b0 f3 24 	rcall	800068d0 <__sprint_r>
8000828c:	e0 81 02 bb 	brne	80008802 <_vfprintf_r+0x1f16>
80008290:	fa c3 f9 e0 	sub	r3,sp,-1568
80008294:	40 66       	lddsp	r6,sp[0x18]
80008296:	20 16       	sub	r6,1
80008298:	58 06       	cp.w	r6,0
8000829a:	e0 89 00 1d 	brgt	800082d4 <_vfprintf_r+0x19e8>
8000829e:	e0 8f 02 45 	bral	80008728 <_vfprintf_r+0x1e3c>
800082a2:	2f 09       	sub	r9,-16
800082a4:	2f f8       	sub	r8,-1
800082a6:	fb 49 06 90 	st.w	sp[1680],r9
800082aa:	87 02       	st.w	r3[0x0],r2
800082ac:	87 10       	st.w	r3[0x4],r0
800082ae:	fb 48 06 8c 	st.w	sp[1676],r8
800082b2:	58 78       	cp.w	r8,7
800082b4:	e0 89 00 04 	brgt	800082bc <_vfprintf_r+0x19d0>
800082b8:	2f 83       	sub	r3,-8
800082ba:	c0 b8       	rjmp	800082d0 <_vfprintf_r+0x19e4>
800082bc:	fa ca f9 78 	sub	r10,sp,-1672
800082c0:	02 9b       	mov	r11,r1
800082c2:	08 9c       	mov	r12,r4
800082c4:	fe b0 f3 06 	rcall	800068d0 <__sprint_r>
800082c8:	e0 81 02 9d 	brne	80008802 <_vfprintf_r+0x1f16>
800082cc:	fa c3 f9 e0 	sub	r3,sp,-1568
800082d0:	21 06       	sub	r6,16
800082d2:	c0 38       	rjmp	800082d8 <_vfprintf_r+0x19ec>
800082d4:	4d 22       	lddpc	r2,8000841c <_vfprintf_r+0x1b30>
800082d6:	31 00       	mov	r0,16
800082d8:	fa f9 06 90 	ld.w	r9,sp[1680]
800082dc:	fa f8 06 8c 	ld.w	r8,sp[1676]
800082e0:	4c fa       	lddpc	r10,8000841c <_vfprintf_r+0x1b30>
800082e2:	59 06       	cp.w	r6,16
800082e4:	fe 99 ff df 	brgt	800082a2 <_vfprintf_r+0x19b6>
800082e8:	0c 09       	add	r9,r6
800082ea:	87 0a       	st.w	r3[0x0],r10
800082ec:	fb 49 06 90 	st.w	sp[1680],r9
800082f0:	2f f8       	sub	r8,-1
800082f2:	87 16       	st.w	r3[0x4],r6
800082f4:	c5 39       	rjmp	8000859a <_vfprintf_r+0x1cae>
800082f6:	fa fa 06 ac 	ld.w	r10,sp[1708]
800082fa:	58 0a       	cp.w	r10,0
800082fc:	e0 89 00 94 	brgt	80008424 <_vfprintf_r+0x1b38>
80008300:	fa f8 06 90 	ld.w	r8,sp[1680]
80008304:	4c 79       	lddpc	r9,80008420 <_vfprintf_r+0x1b34>
80008306:	2f f8       	sub	r8,-1
80008308:	87 09       	st.w	r3[0x0],r9
8000830a:	fb 48 06 90 	st.w	sp[1680],r8
8000830e:	30 19       	mov	r9,1
80008310:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008314:	87 19       	st.w	r3[0x4],r9
80008316:	2f f8       	sub	r8,-1
80008318:	fb 48 06 8c 	st.w	sp[1676],r8
8000831c:	58 78       	cp.w	r8,7
8000831e:	e0 89 00 04 	brgt	80008326 <_vfprintf_r+0x1a3a>
80008322:	2f 83       	sub	r3,-8
80008324:	c0 b8       	rjmp	8000833a <_vfprintf_r+0x1a4e>
80008326:	fa ca f9 78 	sub	r10,sp,-1672
8000832a:	02 9b       	mov	r11,r1
8000832c:	08 9c       	mov	r12,r4
8000832e:	fe b0 f2 d1 	rcall	800068d0 <__sprint_r>
80008332:	e0 81 02 68 	brne	80008802 <_vfprintf_r+0x1f16>
80008336:	fa c3 f9 e0 	sub	r3,sp,-1568
8000833a:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000833e:	58 08       	cp.w	r8,0
80008340:	c0 81       	brne	80008350 <_vfprintf_r+0x1a64>
80008342:	40 6a       	lddsp	r10,sp[0x18]
80008344:	58 0a       	cp.w	r10,0
80008346:	c0 51       	brne	80008350 <_vfprintf_r+0x1a64>
80008348:	ed b5 00 00 	bld	r5,0x0
8000834c:	e0 81 01 ee 	brne	80008728 <_vfprintf_r+0x1e3c>
80008350:	40 c9       	lddsp	r9,sp[0x30]
80008352:	fa f8 06 90 	ld.w	r8,sp[1680]
80008356:	2f f8       	sub	r8,-1
80008358:	87 09       	st.w	r3[0x0],r9
8000835a:	fb 48 06 90 	st.w	sp[1680],r8
8000835e:	30 19       	mov	r9,1
80008360:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008364:	87 19       	st.w	r3[0x4],r9
80008366:	2f f8       	sub	r8,-1
80008368:	fb 48 06 8c 	st.w	sp[1676],r8
8000836c:	58 78       	cp.w	r8,7
8000836e:	e0 89 00 04 	brgt	80008376 <_vfprintf_r+0x1a8a>
80008372:	2f 83       	sub	r3,-8
80008374:	c0 b8       	rjmp	8000838a <_vfprintf_r+0x1a9e>
80008376:	fa ca f9 78 	sub	r10,sp,-1672
8000837a:	02 9b       	mov	r11,r1
8000837c:	08 9c       	mov	r12,r4
8000837e:	fe b0 f2 a9 	rcall	800068d0 <__sprint_r>
80008382:	e0 81 02 40 	brne	80008802 <_vfprintf_r+0x1f16>
80008386:	fa c3 f9 e0 	sub	r3,sp,-1568
8000838a:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000838e:	5c 32       	neg	r2
80008390:	58 02       	cp.w	r2,0
80008392:	e0 89 00 1d 	brgt	800083cc <_vfprintf_r+0x1ae0>
80008396:	c3 b8       	rjmp	8000840c <_vfprintf_r+0x1b20>
80008398:	2f 09       	sub	r9,-16
8000839a:	2f f8       	sub	r8,-1
8000839c:	31 0e       	mov	lr,16
8000839e:	fb 49 06 90 	st.w	sp[1680],r9
800083a2:	87 00       	st.w	r3[0x0],r0
800083a4:	87 1e       	st.w	r3[0x4],lr
800083a6:	fb 48 06 8c 	st.w	sp[1676],r8
800083aa:	58 78       	cp.w	r8,7
800083ac:	e0 89 00 04 	brgt	800083b4 <_vfprintf_r+0x1ac8>
800083b0:	2f 83       	sub	r3,-8
800083b2:	c0 b8       	rjmp	800083c8 <_vfprintf_r+0x1adc>
800083b4:	fa ca f9 78 	sub	r10,sp,-1672
800083b8:	02 9b       	mov	r11,r1
800083ba:	08 9c       	mov	r12,r4
800083bc:	fe b0 f2 8a 	rcall	800068d0 <__sprint_r>
800083c0:	e0 81 02 21 	brne	80008802 <_vfprintf_r+0x1f16>
800083c4:	fa c3 f9 e0 	sub	r3,sp,-1568
800083c8:	21 02       	sub	r2,16
800083ca:	c0 28       	rjmp	800083ce <_vfprintf_r+0x1ae2>
800083cc:	49 40       	lddpc	r0,8000841c <_vfprintf_r+0x1b30>
800083ce:	fa f9 06 90 	ld.w	r9,sp[1680]
800083d2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800083d6:	49 2a       	lddpc	r10,8000841c <_vfprintf_r+0x1b30>
800083d8:	59 02       	cp.w	r2,16
800083da:	fe 99 ff df 	brgt	80008398 <_vfprintf_r+0x1aac>
800083de:	04 09       	add	r9,r2
800083e0:	2f f8       	sub	r8,-1
800083e2:	87 0a       	st.w	r3[0x0],r10
800083e4:	fb 49 06 90 	st.w	sp[1680],r9
800083e8:	87 12       	st.w	r3[0x4],r2
800083ea:	fb 48 06 8c 	st.w	sp[1676],r8
800083ee:	58 78       	cp.w	r8,7
800083f0:	e0 89 00 04 	brgt	800083f8 <_vfprintf_r+0x1b0c>
800083f4:	2f 83       	sub	r3,-8
800083f6:	c0 b8       	rjmp	8000840c <_vfprintf_r+0x1b20>
800083f8:	fa ca f9 78 	sub	r10,sp,-1672
800083fc:	02 9b       	mov	r11,r1
800083fe:	08 9c       	mov	r12,r4
80008400:	fe b0 f2 68 	rcall	800068d0 <__sprint_r>
80008404:	e0 81 01 ff 	brne	80008802 <_vfprintf_r+0x1f16>
80008408:	fa c3 f9 e0 	sub	r3,sp,-1568
8000840c:	40 6c       	lddsp	r12,sp[0x18]
8000840e:	fa f8 06 90 	ld.w	r8,sp[1680]
80008412:	87 06       	st.w	r3[0x0],r6
80008414:	87 1c       	st.w	r3[0x4],r12
80008416:	18 08       	add	r8,r12
80008418:	cb c8       	rjmp	80008590 <_vfprintf_r+0x1ca4>
8000841a:	d7 03       	nop
8000841c:	80 01       	ld.sh	r1,r0[0x0]
8000841e:	27 2c       	sub	r12,114
80008420:	80 01       	ld.sh	r1,r0[0x0]
80008422:	27 18       	sub	r8,113
80008424:	fa f9 06 90 	ld.w	r9,sp[1680]
80008428:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000842c:	40 6b       	lddsp	r11,sp[0x18]
8000842e:	16 3a       	cp.w	r10,r11
80008430:	c6 d5       	brlt	8000850a <_vfprintf_r+0x1c1e>
80008432:	16 09       	add	r9,r11
80008434:	2f f8       	sub	r8,-1
80008436:	87 06       	st.w	r3[0x0],r6
80008438:	fb 49 06 90 	st.w	sp[1680],r9
8000843c:	87 1b       	st.w	r3[0x4],r11
8000843e:	fb 48 06 8c 	st.w	sp[1676],r8
80008442:	58 78       	cp.w	r8,7
80008444:	e0 89 00 04 	brgt	8000844c <_vfprintf_r+0x1b60>
80008448:	2f 83       	sub	r3,-8
8000844a:	c0 b8       	rjmp	80008460 <_vfprintf_r+0x1b74>
8000844c:	fa ca f9 78 	sub	r10,sp,-1672
80008450:	02 9b       	mov	r11,r1
80008452:	08 9c       	mov	r12,r4
80008454:	fe b0 f2 3e 	rcall	800068d0 <__sprint_r>
80008458:	e0 81 01 d5 	brne	80008802 <_vfprintf_r+0x1f16>
8000845c:	fa c3 f9 e0 	sub	r3,sp,-1568
80008460:	fa f6 06 ac 	ld.w	r6,sp[1708]
80008464:	40 6a       	lddsp	r10,sp[0x18]
80008466:	14 16       	sub	r6,r10
80008468:	58 06       	cp.w	r6,0
8000846a:	e0 89 00 1c 	brgt	800084a2 <_vfprintf_r+0x1bb6>
8000846e:	c3 b8       	rjmp	800084e4 <_vfprintf_r+0x1bf8>
80008470:	2f 09       	sub	r9,-16
80008472:	2f f8       	sub	r8,-1
80008474:	fb 49 06 90 	st.w	sp[1680],r9
80008478:	87 02       	st.w	r3[0x0],r2
8000847a:	87 10       	st.w	r3[0x4],r0
8000847c:	fb 48 06 8c 	st.w	sp[1676],r8
80008480:	58 78       	cp.w	r8,7
80008482:	e0 89 00 04 	brgt	8000848a <_vfprintf_r+0x1b9e>
80008486:	2f 83       	sub	r3,-8
80008488:	c0 b8       	rjmp	8000849e <_vfprintf_r+0x1bb2>
8000848a:	fa ca f9 78 	sub	r10,sp,-1672
8000848e:	02 9b       	mov	r11,r1
80008490:	08 9c       	mov	r12,r4
80008492:	fe b0 f2 1f 	rcall	800068d0 <__sprint_r>
80008496:	e0 81 01 b6 	brne	80008802 <_vfprintf_r+0x1f16>
8000849a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000849e:	21 06       	sub	r6,16
800084a0:	c0 38       	rjmp	800084a6 <_vfprintf_r+0x1bba>
800084a2:	4d c2       	lddpc	r2,80008610 <_vfprintf_r+0x1d24>
800084a4:	31 00       	mov	r0,16
800084a6:	fa f9 06 90 	ld.w	r9,sp[1680]
800084aa:	fa f8 06 8c 	ld.w	r8,sp[1676]
800084ae:	4d 9a       	lddpc	r10,80008610 <_vfprintf_r+0x1d24>
800084b0:	59 06       	cp.w	r6,16
800084b2:	fe 99 ff df 	brgt	80008470 <_vfprintf_r+0x1b84>
800084b6:	0c 09       	add	r9,r6
800084b8:	2f f8       	sub	r8,-1
800084ba:	87 0a       	st.w	r3[0x0],r10
800084bc:	fb 49 06 90 	st.w	sp[1680],r9
800084c0:	87 16       	st.w	r3[0x4],r6
800084c2:	fb 48 06 8c 	st.w	sp[1676],r8
800084c6:	58 78       	cp.w	r8,7
800084c8:	e0 89 00 04 	brgt	800084d0 <_vfprintf_r+0x1be4>
800084cc:	2f 83       	sub	r3,-8
800084ce:	c0 b8       	rjmp	800084e4 <_vfprintf_r+0x1bf8>
800084d0:	fa ca f9 78 	sub	r10,sp,-1672
800084d4:	02 9b       	mov	r11,r1
800084d6:	08 9c       	mov	r12,r4
800084d8:	fe b0 f1 fc 	rcall	800068d0 <__sprint_r>
800084dc:	e0 81 01 93 	brne	80008802 <_vfprintf_r+0x1f16>
800084e0:	fa c3 f9 e0 	sub	r3,sp,-1568
800084e4:	ed b5 00 00 	bld	r5,0x0
800084e8:	e0 81 01 20 	brne	80008728 <_vfprintf_r+0x1e3c>
800084ec:	40 c9       	lddsp	r9,sp[0x30]
800084ee:	fa f8 06 90 	ld.w	r8,sp[1680]
800084f2:	2f f8       	sub	r8,-1
800084f4:	87 09       	st.w	r3[0x0],r9
800084f6:	fb 48 06 90 	st.w	sp[1680],r8
800084fa:	30 19       	mov	r9,1
800084fc:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008500:	87 19       	st.w	r3[0x4],r9
80008502:	2f f8       	sub	r8,-1
80008504:	fb 48 06 8c 	st.w	sp[1676],r8
80008508:	c0 29       	rjmp	8000870c <_vfprintf_r+0x1e20>
8000850a:	14 09       	add	r9,r10
8000850c:	2f f8       	sub	r8,-1
8000850e:	fb 49 06 90 	st.w	sp[1680],r9
80008512:	87 06       	st.w	r3[0x0],r6
80008514:	87 1a       	st.w	r3[0x4],r10
80008516:	fb 48 06 8c 	st.w	sp[1676],r8
8000851a:	58 78       	cp.w	r8,7
8000851c:	e0 89 00 04 	brgt	80008524 <_vfprintf_r+0x1c38>
80008520:	2f 83       	sub	r3,-8
80008522:	c0 b8       	rjmp	80008538 <_vfprintf_r+0x1c4c>
80008524:	fa ca f9 78 	sub	r10,sp,-1672
80008528:	02 9b       	mov	r11,r1
8000852a:	08 9c       	mov	r12,r4
8000852c:	fe b0 f1 d2 	rcall	800068d0 <__sprint_r>
80008530:	e0 81 01 69 	brne	80008802 <_vfprintf_r+0x1f16>
80008534:	fa c3 f9 e0 	sub	r3,sp,-1568
80008538:	40 c8       	lddsp	r8,sp[0x30]
8000853a:	87 08       	st.w	r3[0x0],r8
8000853c:	fa f8 06 90 	ld.w	r8,sp[1680]
80008540:	2f f8       	sub	r8,-1
80008542:	30 19       	mov	r9,1
80008544:	fb 48 06 90 	st.w	sp[1680],r8
80008548:	87 19       	st.w	r3[0x4],r9
8000854a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000854e:	2f f8       	sub	r8,-1
80008550:	fb 48 06 8c 	st.w	sp[1676],r8
80008554:	fa f2 06 ac 	ld.w	r2,sp[1708]
80008558:	58 78       	cp.w	r8,7
8000855a:	e0 89 00 04 	brgt	80008562 <_vfprintf_r+0x1c76>
8000855e:	2f 83       	sub	r3,-8
80008560:	c0 b8       	rjmp	80008576 <_vfprintf_r+0x1c8a>
80008562:	fa ca f9 78 	sub	r10,sp,-1672
80008566:	02 9b       	mov	r11,r1
80008568:	08 9c       	mov	r12,r4
8000856a:	fe b0 f1 b3 	rcall	800068d0 <__sprint_r>
8000856e:	e0 81 01 4a 	brne	80008802 <_vfprintf_r+0x1f16>
80008572:	fa c3 f9 e0 	sub	r3,sp,-1568
80008576:	04 06       	add	r6,r2
80008578:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000857c:	87 06       	st.w	r3[0x0],r6
8000857e:	fa f9 06 90 	ld.w	r9,sp[1680]
80008582:	40 66       	lddsp	r6,sp[0x18]
80008584:	40 6e       	lddsp	lr,sp[0x18]
80008586:	10 16       	sub	r6,r8
80008588:	f2 08 01 08 	sub	r8,r9,r8
8000858c:	87 16       	st.w	r3[0x4],r6
8000858e:	1c 08       	add	r8,lr
80008590:	fb 48 06 90 	st.w	sp[1680],r8
80008594:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008598:	2f f8       	sub	r8,-1
8000859a:	fb 48 06 8c 	st.w	sp[1676],r8
8000859e:	cb 78       	rjmp	8000870c <_vfprintf_r+0x1e20>
800085a0:	40 6c       	lddsp	r12,sp[0x18]
800085a2:	58 1c       	cp.w	r12,1
800085a4:	e0 89 00 06 	brgt	800085b0 <_vfprintf_r+0x1cc4>
800085a8:	ed b5 00 00 	bld	r5,0x0
800085ac:	e0 81 00 85 	brne	800086b6 <_vfprintf_r+0x1dca>
800085b0:	fa f8 06 90 	ld.w	r8,sp[1680]
800085b4:	2f f8       	sub	r8,-1
800085b6:	30 19       	mov	r9,1
800085b8:	fb 48 06 90 	st.w	sp[1680],r8
800085bc:	87 06       	st.w	r3[0x0],r6
800085be:	fa f8 06 8c 	ld.w	r8,sp[1676]
800085c2:	87 19       	st.w	r3[0x4],r9
800085c4:	2f f8       	sub	r8,-1
800085c6:	fb 48 06 8c 	st.w	sp[1676],r8
800085ca:	58 78       	cp.w	r8,7
800085cc:	e0 89 00 04 	brgt	800085d4 <_vfprintf_r+0x1ce8>
800085d0:	2f 83       	sub	r3,-8
800085d2:	c0 b8       	rjmp	800085e8 <_vfprintf_r+0x1cfc>
800085d4:	fa ca f9 78 	sub	r10,sp,-1672
800085d8:	02 9b       	mov	r11,r1
800085da:	08 9c       	mov	r12,r4
800085dc:	fe b0 f1 7a 	rcall	800068d0 <__sprint_r>
800085e0:	e0 81 01 11 	brne	80008802 <_vfprintf_r+0x1f16>
800085e4:	fa c3 f9 e0 	sub	r3,sp,-1568
800085e8:	fa f8 06 90 	ld.w	r8,sp[1680]
800085ec:	2f f8       	sub	r8,-1
800085ee:	40 cb       	lddsp	r11,sp[0x30]
800085f0:	fb 48 06 90 	st.w	sp[1680],r8
800085f4:	30 19       	mov	r9,1
800085f6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800085fa:	87 0b       	st.w	r3[0x0],r11
800085fc:	2f f8       	sub	r8,-1
800085fe:	87 19       	st.w	r3[0x4],r9
80008600:	fb 48 06 8c 	st.w	sp[1676],r8
80008604:	58 78       	cp.w	r8,7
80008606:	e0 89 00 07 	brgt	80008614 <_vfprintf_r+0x1d28>
8000860a:	2f 83       	sub	r3,-8
8000860c:	c0 e8       	rjmp	80008628 <_vfprintf_r+0x1d3c>
8000860e:	d7 03       	nop
80008610:	80 01       	ld.sh	r1,r0[0x0]
80008612:	27 2c       	sub	r12,114
80008614:	fa ca f9 78 	sub	r10,sp,-1672
80008618:	02 9b       	mov	r11,r1
8000861a:	08 9c       	mov	r12,r4
8000861c:	fe b0 f1 5a 	rcall	800068d0 <__sprint_r>
80008620:	e0 81 00 f1 	brne	80008802 <_vfprintf_r+0x1f16>
80008624:	fa c3 f9 e0 	sub	r3,sp,-1568
80008628:	30 08       	mov	r8,0
8000862a:	30 09       	mov	r9,0
8000862c:	40 5b       	lddsp	r11,sp[0x14]
8000862e:	40 7a       	lddsp	r10,sp[0x1c]
80008630:	e0 a0 11 c8 	rcall	8000a9c0 <__avr32_f64_cmp_eq>
80008634:	40 68       	lddsp	r8,sp[0x18]
80008636:	20 18       	sub	r8,1
80008638:	58 0c       	cp.w	r12,0
8000863a:	c0 d1       	brne	80008654 <_vfprintf_r+0x1d68>
8000863c:	2f f6       	sub	r6,-1
8000863e:	87 18       	st.w	r3[0x4],r8
80008640:	87 06       	st.w	r3[0x0],r6
80008642:	fa f6 06 90 	ld.w	r6,sp[1680]
80008646:	10 06       	add	r6,r8
80008648:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000864c:	fb 46 06 90 	st.w	sp[1680],r6
80008650:	2f f8       	sub	r8,-1
80008652:	c2 f8       	rjmp	800086b0 <_vfprintf_r+0x1dc4>
80008654:	10 96       	mov	r6,r8
80008656:	58 08       	cp.w	r8,0
80008658:	e0 89 00 1c 	brgt	80008690 <_vfprintf_r+0x1da4>
8000865c:	c4 98       	rjmp	800086ee <_vfprintf_r+0x1e02>
8000865e:	2f 09       	sub	r9,-16
80008660:	2f f8       	sub	r8,-1
80008662:	fb 49 06 90 	st.w	sp[1680],r9
80008666:	87 02       	st.w	r3[0x0],r2
80008668:	87 10       	st.w	r3[0x4],r0
8000866a:	fb 48 06 8c 	st.w	sp[1676],r8
8000866e:	58 78       	cp.w	r8,7
80008670:	e0 89 00 04 	brgt	80008678 <_vfprintf_r+0x1d8c>
80008674:	2f 83       	sub	r3,-8
80008676:	c0 b8       	rjmp	8000868c <_vfprintf_r+0x1da0>
80008678:	fa ca f9 78 	sub	r10,sp,-1672
8000867c:	02 9b       	mov	r11,r1
8000867e:	08 9c       	mov	r12,r4
80008680:	fe b0 f1 28 	rcall	800068d0 <__sprint_r>
80008684:	e0 81 00 bf 	brne	80008802 <_vfprintf_r+0x1f16>
80008688:	fa c3 f9 e0 	sub	r3,sp,-1568
8000868c:	21 06       	sub	r6,16
8000868e:	c0 38       	rjmp	80008694 <_vfprintf_r+0x1da8>
80008690:	4d 22       	lddpc	r2,800087d8 <_vfprintf_r+0x1eec>
80008692:	31 00       	mov	r0,16
80008694:	fa f9 06 90 	ld.w	r9,sp[1680]
80008698:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000869c:	4c fa       	lddpc	r10,800087d8 <_vfprintf_r+0x1eec>
8000869e:	59 06       	cp.w	r6,16
800086a0:	fe 99 ff df 	brgt	8000865e <_vfprintf_r+0x1d72>
800086a4:	0c 09       	add	r9,r6
800086a6:	87 0a       	st.w	r3[0x0],r10
800086a8:	fb 49 06 90 	st.w	sp[1680],r9
800086ac:	2f f8       	sub	r8,-1
800086ae:	87 16       	st.w	r3[0x4],r6
800086b0:	fb 48 06 8c 	st.w	sp[1676],r8
800086b4:	c0 e8       	rjmp	800086d0 <_vfprintf_r+0x1de4>
800086b6:	fa f8 06 90 	ld.w	r8,sp[1680]
800086ba:	2f f8       	sub	r8,-1
800086bc:	30 19       	mov	r9,1
800086be:	fb 48 06 90 	st.w	sp[1680],r8
800086c2:	87 06       	st.w	r3[0x0],r6
800086c4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800086c8:	87 19       	st.w	r3[0x4],r9
800086ca:	2f f8       	sub	r8,-1
800086cc:	fb 48 06 8c 	st.w	sp[1676],r8
800086d0:	58 78       	cp.w	r8,7
800086d2:	e0 89 00 04 	brgt	800086da <_vfprintf_r+0x1dee>
800086d6:	2f 83       	sub	r3,-8
800086d8:	c0 b8       	rjmp	800086ee <_vfprintf_r+0x1e02>
800086da:	fa ca f9 78 	sub	r10,sp,-1672
800086de:	02 9b       	mov	r11,r1
800086e0:	08 9c       	mov	r12,r4
800086e2:	fe b0 f0 f7 	rcall	800068d0 <__sprint_r>
800086e6:	e0 81 00 8e 	brne	80008802 <_vfprintf_r+0x1f16>
800086ea:	fa c3 f9 e0 	sub	r3,sp,-1568
800086ee:	40 ea       	lddsp	r10,sp[0x38]
800086f0:	fa f8 06 90 	ld.w	r8,sp[1680]
800086f4:	14 08       	add	r8,r10
800086f6:	fa c9 f9 64 	sub	r9,sp,-1692
800086fa:	fb 48 06 90 	st.w	sp[1680],r8
800086fe:	87 1a       	st.w	r3[0x4],r10
80008700:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008704:	87 09       	st.w	r3[0x0],r9
80008706:	2f f8       	sub	r8,-1
80008708:	fb 48 06 8c 	st.w	sp[1676],r8
8000870c:	58 78       	cp.w	r8,7
8000870e:	e0 89 00 04 	brgt	80008716 <_vfprintf_r+0x1e2a>
80008712:	2f 83       	sub	r3,-8
80008714:	c0 a8       	rjmp	80008728 <_vfprintf_r+0x1e3c>
80008716:	fa ca f9 78 	sub	r10,sp,-1672
8000871a:	02 9b       	mov	r11,r1
8000871c:	08 9c       	mov	r12,r4
8000871e:	fe b0 f0 d9 	rcall	800068d0 <__sprint_r>
80008722:	c7 01       	brne	80008802 <_vfprintf_r+0x1f16>
80008724:	fa c3 f9 e0 	sub	r3,sp,-1568
80008728:	e2 15 00 04 	andl	r5,0x4,COH
8000872c:	c3 d0       	breq	800087a6 <_vfprintf_r+0x1eba>
8000872e:	40 86       	lddsp	r6,sp[0x20]
80008730:	40 39       	lddsp	r9,sp[0xc]
80008732:	12 16       	sub	r6,r9
80008734:	58 06       	cp.w	r6,0
80008736:	e0 89 00 1a 	brgt	8000876a <_vfprintf_r+0x1e7e>
8000873a:	c3 68       	rjmp	800087a6 <_vfprintf_r+0x1eba>
8000873c:	2f 09       	sub	r9,-16
8000873e:	2f f8       	sub	r8,-1
80008740:	fb 49 06 90 	st.w	sp[1680],r9
80008744:	87 05       	st.w	r3[0x0],r5
80008746:	87 12       	st.w	r3[0x4],r2
80008748:	fb 48 06 8c 	st.w	sp[1676],r8
8000874c:	58 78       	cp.w	r8,7
8000874e:	e0 89 00 04 	brgt	80008756 <_vfprintf_r+0x1e6a>
80008752:	2f 83       	sub	r3,-8
80008754:	c0 98       	rjmp	80008766 <_vfprintf_r+0x1e7a>
80008756:	00 9a       	mov	r10,r0
80008758:	02 9b       	mov	r11,r1
8000875a:	08 9c       	mov	r12,r4
8000875c:	fe b0 f0 ba 	rcall	800068d0 <__sprint_r>
80008760:	c5 11       	brne	80008802 <_vfprintf_r+0x1f16>
80008762:	fa c3 f9 e0 	sub	r3,sp,-1568
80008766:	21 06       	sub	r6,16
80008768:	c0 58       	rjmp	80008772 <_vfprintf_r+0x1e86>
8000876a:	49 d5       	lddpc	r5,800087dc <_vfprintf_r+0x1ef0>
8000876c:	31 02       	mov	r2,16
8000876e:	fa c0 f9 78 	sub	r0,sp,-1672
80008772:	fa f9 06 90 	ld.w	r9,sp[1680]
80008776:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000877a:	49 9a       	lddpc	r10,800087dc <_vfprintf_r+0x1ef0>
8000877c:	59 06       	cp.w	r6,16
8000877e:	fe 99 ff df 	brgt	8000873c <_vfprintf_r+0x1e50>
80008782:	0c 09       	add	r9,r6
80008784:	2f f8       	sub	r8,-1
80008786:	87 0a       	st.w	r3[0x0],r10
80008788:	87 16       	st.w	r3[0x4],r6
8000878a:	fb 49 06 90 	st.w	sp[1680],r9
8000878e:	fb 48 06 8c 	st.w	sp[1676],r8
80008792:	58 78       	cp.w	r8,7
80008794:	e0 8a 00 09 	brle	800087a6 <_vfprintf_r+0x1eba>
80008798:	fa ca f9 78 	sub	r10,sp,-1672
8000879c:	02 9b       	mov	r11,r1
8000879e:	08 9c       	mov	r12,r4
800087a0:	fe b0 f0 98 	rcall	800068d0 <__sprint_r>
800087a4:	c2 f1       	brne	80008802 <_vfprintf_r+0x1f16>
800087a6:	40 bc       	lddsp	r12,sp[0x2c]
800087a8:	40 36       	lddsp	r6,sp[0xc]
800087aa:	40 8e       	lddsp	lr,sp[0x20]
800087ac:	ec 0e 0c 48 	max	r8,r6,lr
800087b0:	10 0c       	add	r12,r8
800087b2:	50 bc       	stdsp	sp[0x2c],r12
800087b4:	fa f8 06 90 	ld.w	r8,sp[1680]
800087b8:	58 08       	cp.w	r8,0
800087ba:	c0 80       	breq	800087ca <_vfprintf_r+0x1ede>
800087bc:	fa ca f9 78 	sub	r10,sp,-1672
800087c0:	02 9b       	mov	r11,r1
800087c2:	08 9c       	mov	r12,r4
800087c4:	fe b0 f0 86 	rcall	800068d0 <__sprint_r>
800087c8:	c1 d1       	brne	80008802 <_vfprintf_r+0x1f16>
800087ca:	30 0b       	mov	r11,0
800087cc:	fa c3 f9 e0 	sub	r3,sp,-1568
800087d0:	fb 4b 06 8c 	st.w	sp[1676],r11
800087d4:	fe 9f f1 17 	bral	80006a02 <_vfprintf_r+0x116>
800087d8:	80 01       	ld.sh	r1,r0[0x0]
800087da:	27 2c       	sub	r12,114
800087dc:	80 01       	ld.sh	r1,r0[0x0]
800087de:	27 1c       	sub	r12,113
800087e0:	08 95       	mov	r5,r4
800087e2:	fa f8 06 90 	ld.w	r8,sp[1680]
800087e6:	58 08       	cp.w	r8,0
800087e8:	c0 80       	breq	800087f8 <_vfprintf_r+0x1f0c>
800087ea:	08 9c       	mov	r12,r4
800087ec:	fa ca f9 78 	sub	r10,sp,-1672
800087f0:	02 9b       	mov	r11,r1
800087f2:	fe b0 f0 6f 	rcall	800068d0 <__sprint_r>
800087f6:	c0 61       	brne	80008802 <_vfprintf_r+0x1f16>
800087f8:	30 08       	mov	r8,0
800087fa:	fb 48 06 8c 	st.w	sp[1676],r8
800087fe:	c0 28       	rjmp	80008802 <_vfprintf_r+0x1f16>
80008800:	40 41       	lddsp	r1,sp[0x10]
80008802:	82 68       	ld.sh	r8,r1[0xc]
80008804:	ed b8 00 06 	bld	r8,0x6
80008808:	c0 31       	brne	8000880e <_vfprintf_r+0x1f22>
8000880a:	3f fa       	mov	r10,-1
8000880c:	50 ba       	stdsp	sp[0x2c],r10
8000880e:	40 bc       	lddsp	r12,sp[0x2c]
80008810:	fe 3d f9 44 	sub	sp,-1724
80008814:	d8 32       	popm	r0-r7,pc
80008816:	d7 03       	nop

80008818 <__swsetup_r>:
80008818:	d4 21       	pushm	r4-r7,lr
8000881a:	e0 68 05 34 	mov	r8,1332
8000881e:	18 96       	mov	r6,r12
80008820:	16 97       	mov	r7,r11
80008822:	70 0c       	ld.w	r12,r8[0x0]
80008824:	58 0c       	cp.w	r12,0
80008826:	c0 60       	breq	80008832 <__swsetup_r+0x1a>
80008828:	78 68       	ld.w	r8,r12[0x18]
8000882a:	58 08       	cp.w	r8,0
8000882c:	c0 31       	brne	80008832 <__swsetup_r+0x1a>
8000882e:	e0 a0 07 c7 	rcall	800097bc <__sinit>
80008832:	4a f8       	lddpc	r8,800088ec <__swsetup_r+0xd4>
80008834:	10 37       	cp.w	r7,r8
80008836:	c0 61       	brne	80008842 <__swsetup_r+0x2a>
80008838:	e0 68 05 34 	mov	r8,1332
8000883c:	70 08       	ld.w	r8,r8[0x0]
8000883e:	70 07       	ld.w	r7,r8[0x0]
80008840:	c1 08       	rjmp	80008860 <__swsetup_r+0x48>
80008842:	4a c8       	lddpc	r8,800088f0 <__swsetup_r+0xd8>
80008844:	10 37       	cp.w	r7,r8
80008846:	c0 61       	brne	80008852 <__swsetup_r+0x3a>
80008848:	e0 68 05 34 	mov	r8,1332
8000884c:	70 08       	ld.w	r8,r8[0x0]
8000884e:	70 17       	ld.w	r7,r8[0x4]
80008850:	c0 88       	rjmp	80008860 <__swsetup_r+0x48>
80008852:	4a 98       	lddpc	r8,800088f4 <__swsetup_r+0xdc>
80008854:	10 37       	cp.w	r7,r8
80008856:	c0 51       	brne	80008860 <__swsetup_r+0x48>
80008858:	e0 68 05 34 	mov	r8,1332
8000885c:	70 08       	ld.w	r8,r8[0x0]
8000885e:	70 27       	ld.w	r7,r8[0x8]
80008860:	8e 68       	ld.sh	r8,r7[0xc]
80008862:	ed b8 00 03 	bld	r8,0x3
80008866:	c1 e0       	breq	800088a2 <__swsetup_r+0x8a>
80008868:	ed b8 00 04 	bld	r8,0x4
8000886c:	c3 e1       	brne	800088e8 <__swsetup_r+0xd0>
8000886e:	ed b8 00 02 	bld	r8,0x2
80008872:	c1 51       	brne	8000889c <__swsetup_r+0x84>
80008874:	6e db       	ld.w	r11,r7[0x34]
80008876:	58 0b       	cp.w	r11,0
80008878:	c0 a0       	breq	8000888c <__swsetup_r+0x74>
8000887a:	ee c8 ff bc 	sub	r8,r7,-68
8000887e:	10 3b       	cp.w	r11,r8
80008880:	c0 40       	breq	80008888 <__swsetup_r+0x70>
80008882:	0c 9c       	mov	r12,r6
80008884:	e0 a0 08 34 	rcall	800098ec <_free_r>
80008888:	30 08       	mov	r8,0
8000888a:	8f d8       	st.w	r7[0x34],r8
8000888c:	8e 68       	ld.sh	r8,r7[0xc]
8000888e:	e0 18 ff db 	andl	r8,0xffdb
80008892:	ae 68       	st.h	r7[0xc],r8
80008894:	30 08       	mov	r8,0
80008896:	8f 18       	st.w	r7[0x4],r8
80008898:	6e 48       	ld.w	r8,r7[0x10]
8000889a:	8f 08       	st.w	r7[0x0],r8
8000889c:	8e 68       	ld.sh	r8,r7[0xc]
8000889e:	a3 b8       	sbr	r8,0x3
800088a0:	ae 68       	st.h	r7[0xc],r8
800088a2:	6e 48       	ld.w	r8,r7[0x10]
800088a4:	58 08       	cp.w	r8,0
800088a6:	c0 b1       	brne	800088bc <__swsetup_r+0xa4>
800088a8:	8e 68       	ld.sh	r8,r7[0xc]
800088aa:	e2 18 02 80 	andl	r8,0x280,COH
800088ae:	e0 48 02 00 	cp.w	r8,512
800088b2:	c0 50       	breq	800088bc <__swsetup_r+0xa4>
800088b4:	0c 9c       	mov	r12,r6
800088b6:	0e 9b       	mov	r11,r7
800088b8:	e0 a0 0a 52 	rcall	80009d5c <__smakebuf_r>
800088bc:	8e 69       	ld.sh	r9,r7[0xc]
800088be:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
800088c2:	c0 70       	breq	800088d0 <__swsetup_r+0xb8>
800088c4:	30 08       	mov	r8,0
800088c6:	8f 28       	st.w	r7[0x8],r8
800088c8:	6e 58       	ld.w	r8,r7[0x14]
800088ca:	5c 38       	neg	r8
800088cc:	8f 68       	st.w	r7[0x18],r8
800088ce:	c0 68       	rjmp	800088da <__swsetup_r+0xc2>
800088d0:	ed b9 00 01 	bld	r9,0x1
800088d4:	ef f8 10 05 	ld.wne	r8,r7[0x14]
800088d8:	8f 28       	st.w	r7[0x8],r8
800088da:	6e 48       	ld.w	r8,r7[0x10]
800088dc:	58 08       	cp.w	r8,0
800088de:	c0 61       	brne	800088ea <__swsetup_r+0xd2>
800088e0:	8e 68       	ld.sh	r8,r7[0xc]
800088e2:	ed b8 00 07 	bld	r8,0x7
800088e6:	c0 21       	brne	800088ea <__swsetup_r+0xd2>
800088e8:	dc 2a       	popm	r4-r7,pc,r12=-1
800088ea:	d8 2a       	popm	r4-r7,pc,r12=0
800088ec:	80 01       	ld.sh	r1,r0[0x0]
800088ee:	28 4c       	sub	r12,-124
800088f0:	80 01       	ld.sh	r1,r0[0x0]
800088f2:	28 6c       	sub	r12,-122
800088f4:	80 01       	ld.sh	r1,r0[0x0]
800088f6:	28 8c       	sub	r12,-120

800088f8 <quorem>:
800088f8:	d4 31       	pushm	r0-r7,lr
800088fa:	20 2d       	sub	sp,8
800088fc:	18 97       	mov	r7,r12
800088fe:	78 48       	ld.w	r8,r12[0x10]
80008900:	76 46       	ld.w	r6,r11[0x10]
80008902:	0c 38       	cp.w	r8,r6
80008904:	c0 34       	brge	8000890a <quorem+0x12>
80008906:	30 0c       	mov	r12,0
80008908:	c8 58       	rjmp	80008a12 <quorem+0x11a>
8000890a:	ec c2 ff fc 	sub	r2,r6,-4
8000890e:	f6 c3 ff ec 	sub	r3,r11,-20
80008912:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
80008916:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
8000891a:	2f f9       	sub	r9,-1
8000891c:	20 16       	sub	r6,1
8000891e:	f8 09 0d 08 	divu	r8,r12,r9
80008922:	f6 02 00 22 	add	r2,r11,r2<<0x2
80008926:	ee c4 ff ec 	sub	r4,r7,-20
8000892a:	10 95       	mov	r5,r8
8000892c:	58 08       	cp.w	r8,0
8000892e:	c4 10       	breq	800089b0 <quorem+0xb8>
80008930:	30 09       	mov	r9,0
80008932:	06 9a       	mov	r10,r3
80008934:	08 98       	mov	r8,r4
80008936:	12 91       	mov	r1,r9
80008938:	50 0b       	stdsp	sp[0x0],r11
8000893a:	70 0e       	ld.w	lr,r8[0x0]
8000893c:	b1 8e       	lsr	lr,0x10
8000893e:	50 1e       	stdsp	sp[0x4],lr
80008940:	15 0e       	ld.w	lr,r10++
80008942:	fc 00 16 10 	lsr	r0,lr,0x10
80008946:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000894a:	ea 0e 03 41 	mac	r1,r5,lr
8000894e:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
80008952:	b1 81       	lsr	r1,0x10
80008954:	40 1b       	lddsp	r11,sp[0x4]
80008956:	ea 00 02 40 	mul	r0,r5,r0
8000895a:	e2 00 00 00 	add	r0,r1,r0
8000895e:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
80008962:	02 1b       	sub	r11,r1
80008964:	50 1b       	stdsp	sp[0x4],r11
80008966:	70 0b       	ld.w	r11,r8[0x0]
80008968:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
8000896c:	02 09       	add	r9,r1
8000896e:	f2 0e 01 0e 	sub	lr,r9,lr
80008972:	b0 1e       	st.h	r8[0x2],lr
80008974:	fc 09 14 10 	asr	r9,lr,0x10
80008978:	40 1e       	lddsp	lr,sp[0x4]
8000897a:	fc 09 00 09 	add	r9,lr,r9
8000897e:	b0 09       	st.h	r8[0x0],r9
80008980:	e0 01 16 10 	lsr	r1,r0,0x10
80008984:	2f c8       	sub	r8,-4
80008986:	b1 49       	asr	r9,0x10
80008988:	04 3a       	cp.w	r10,r2
8000898a:	fe 98 ff d8 	brls	8000893a <quorem+0x42>
8000898e:	40 0b       	lddsp	r11,sp[0x0]
80008990:	58 0c       	cp.w	r12,0
80008992:	c0 f1       	brne	800089b0 <quorem+0xb8>
80008994:	ec c8 ff fb 	sub	r8,r6,-5
80008998:	ee 08 00 28 	add	r8,r7,r8<<0x2
8000899c:	c0 28       	rjmp	800089a0 <quorem+0xa8>
8000899e:	20 16       	sub	r6,1
800089a0:	20 48       	sub	r8,4
800089a2:	08 38       	cp.w	r8,r4
800089a4:	e0 88 00 05 	brls	800089ae <quorem+0xb6>
800089a8:	70 09       	ld.w	r9,r8[0x0]
800089aa:	58 09       	cp.w	r9,0
800089ac:	cf 90       	breq	8000899e <quorem+0xa6>
800089ae:	8f 46       	st.w	r7[0x10],r6
800089b0:	0e 9c       	mov	r12,r7
800089b2:	e0 a0 0a db 	rcall	80009f68 <__mcmp>
800089b6:	c2 d5       	brlt	80008a10 <quorem+0x118>
800089b8:	2f f5       	sub	r5,-1
800089ba:	08 98       	mov	r8,r4
800089bc:	30 09       	mov	r9,0
800089be:	07 0b       	ld.w	r11,r3++
800089c0:	f6 0a 16 10 	lsr	r10,r11,0x10
800089c4:	70 0c       	ld.w	r12,r8[0x0]
800089c6:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800089ca:	f8 0e 16 10 	lsr	lr,r12,0x10
800089ce:	14 1e       	sub	lr,r10
800089d0:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800089d4:	16 1a       	sub	r10,r11
800089d6:	12 0a       	add	r10,r9
800089d8:	b0 1a       	st.h	r8[0x2],r10
800089da:	b1 4a       	asr	r10,0x10
800089dc:	fc 0a 00 09 	add	r9,lr,r10
800089e0:	b0 09       	st.h	r8[0x0],r9
800089e2:	2f c8       	sub	r8,-4
800089e4:	b1 49       	asr	r9,0x10
800089e6:	04 33       	cp.w	r3,r2
800089e8:	fe 98 ff eb 	brls	800089be <quorem+0xc6>
800089ec:	ec c8 ff fb 	sub	r8,r6,-5
800089f0:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
800089f4:	58 09       	cp.w	r9,0
800089f6:	c0 d1       	brne	80008a10 <quorem+0x118>
800089f8:	ee 08 00 28 	add	r8,r7,r8<<0x2
800089fc:	c0 28       	rjmp	80008a00 <quorem+0x108>
800089fe:	20 16       	sub	r6,1
80008a00:	20 48       	sub	r8,4
80008a02:	08 38       	cp.w	r8,r4
80008a04:	e0 88 00 05 	brls	80008a0e <quorem+0x116>
80008a08:	70 09       	ld.w	r9,r8[0x0]
80008a0a:	58 09       	cp.w	r9,0
80008a0c:	cf 90       	breq	800089fe <quorem+0x106>
80008a0e:	8f 46       	st.w	r7[0x10],r6
80008a10:	0a 9c       	mov	r12,r5
80008a12:	2f ed       	sub	sp,-8
80008a14:	d8 32       	popm	r0-r7,pc
80008a16:	d7 03       	nop

80008a18 <_dtoa_r>:
80008a18:	d4 31       	pushm	r0-r7,lr
80008a1a:	21 ad       	sub	sp,104
80008a1c:	fa c4 ff 74 	sub	r4,sp,-140
80008a20:	18 97       	mov	r7,r12
80008a22:	16 95       	mov	r5,r11
80008a24:	68 2c       	ld.w	r12,r4[0x8]
80008a26:	50 c9       	stdsp	sp[0x30],r9
80008a28:	68 16       	ld.w	r6,r4[0x4]
80008a2a:	68 09       	ld.w	r9,r4[0x0]
80008a2c:	50 e8       	stdsp	sp[0x38],r8
80008a2e:	14 94       	mov	r4,r10
80008a30:	51 2c       	stdsp	sp[0x48],r12
80008a32:	fa e5 00 08 	st.d	sp[8],r4
80008a36:	51 59       	stdsp	sp[0x54],r9
80008a38:	6e 95       	ld.w	r5,r7[0x24]
80008a3a:	58 05       	cp.w	r5,0
80008a3c:	c0 91       	brne	80008a4e <_dtoa_r+0x36>
80008a3e:	31 0c       	mov	r12,16
80008a40:	fe b0 ea 4e 	rcall	80005edc <malloc>
80008a44:	99 35       	st.w	r12[0xc],r5
80008a46:	8f 9c       	st.w	r7[0x24],r12
80008a48:	99 15       	st.w	r12[0x4],r5
80008a4a:	99 25       	st.w	r12[0x8],r5
80008a4c:	99 05       	st.w	r12[0x0],r5
80008a4e:	6e 99       	ld.w	r9,r7[0x24]
80008a50:	72 08       	ld.w	r8,r9[0x0]
80008a52:	58 08       	cp.w	r8,0
80008a54:	c0 f0       	breq	80008a72 <_dtoa_r+0x5a>
80008a56:	72 1a       	ld.w	r10,r9[0x4]
80008a58:	91 1a       	st.w	r8[0x4],r10
80008a5a:	30 1a       	mov	r10,1
80008a5c:	72 19       	ld.w	r9,r9[0x4]
80008a5e:	f4 09 09 49 	lsl	r9,r10,r9
80008a62:	10 9b       	mov	r11,r8
80008a64:	91 29       	st.w	r8[0x8],r9
80008a66:	0e 9c       	mov	r12,r7
80008a68:	e0 a0 0a 9a 	rcall	80009f9c <_Bfree>
80008a6c:	6e 98       	ld.w	r8,r7[0x24]
80008a6e:	30 09       	mov	r9,0
80008a70:	91 09       	st.w	r8[0x0],r9
80008a72:	40 28       	lddsp	r8,sp[0x8]
80008a74:	10 94       	mov	r4,r8
80008a76:	58 08       	cp.w	r8,0
80008a78:	c0 64       	brge	80008a84 <_dtoa_r+0x6c>
80008a7a:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80008a7e:	50 28       	stdsp	sp[0x8],r8
80008a80:	30 18       	mov	r8,1
80008a82:	c0 28       	rjmp	80008a86 <_dtoa_r+0x6e>
80008a84:	30 08       	mov	r8,0
80008a86:	8d 08       	st.w	r6[0x0],r8
80008a88:	fc 1c 7f f0 	movh	r12,0x7ff0
80008a8c:	40 26       	lddsp	r6,sp[0x8]
80008a8e:	0c 98       	mov	r8,r6
80008a90:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80008a94:	18 38       	cp.w	r8,r12
80008a96:	c1 e1       	brne	80008ad2 <_dtoa_r+0xba>
80008a98:	e0 68 27 0f 	mov	r8,9999
80008a9c:	41 5b       	lddsp	r11,sp[0x54]
80008a9e:	97 08       	st.w	r11[0x0],r8
80008aa0:	40 3a       	lddsp	r10,sp[0xc]
80008aa2:	58 0a       	cp.w	r10,0
80008aa4:	c0 61       	brne	80008ab0 <_dtoa_r+0x98>
80008aa6:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80008aaa:	c0 31       	brne	80008ab0 <_dtoa_r+0x98>
80008aac:	4a cc       	lddpc	r12,80008b5c <_dtoa_r+0x144>
80008aae:	c0 28       	rjmp	80008ab2 <_dtoa_r+0x9a>
80008ab0:	4a cc       	lddpc	r12,80008b60 <_dtoa_r+0x148>
80008ab2:	41 29       	lddsp	r9,sp[0x48]
80008ab4:	58 09       	cp.w	r9,0
80008ab6:	e0 80 05 9e 	breq	800095f2 <_dtoa_r+0xbda>
80008aba:	f8 c8 ff fd 	sub	r8,r12,-3
80008abe:	f8 c9 ff f8 	sub	r9,r12,-8
80008ac2:	11 8b       	ld.ub	r11,r8[0x0]
80008ac4:	30 0a       	mov	r10,0
80008ac6:	41 25       	lddsp	r5,sp[0x48]
80008ac8:	f4 0b 18 00 	cp.b	r11,r10
80008acc:	f2 08 17 10 	movne	r8,r9
80008ad0:	c1 58       	rjmp	80008afa <_dtoa_r+0xe2>
80008ad2:	fa ea 00 08 	ld.d	r10,sp[8]
80008ad6:	30 08       	mov	r8,0
80008ad8:	fa eb 00 3c 	st.d	sp[60],r10
80008adc:	30 09       	mov	r9,0
80008ade:	e0 a0 0f 71 	rcall	8000a9c0 <__avr32_f64_cmp_eq>
80008ae2:	c0 f0       	breq	80008b00 <_dtoa_r+0xe8>
80008ae4:	30 18       	mov	r8,1
80008ae6:	41 5a       	lddsp	r10,sp[0x54]
80008ae8:	95 08       	st.w	r10[0x0],r8
80008aea:	49 fc       	lddpc	r12,80008b64 <_dtoa_r+0x14c>
80008aec:	41 29       	lddsp	r9,sp[0x48]
80008aee:	f8 08 00 08 	add	r8,r12,r8
80008af2:	58 09       	cp.w	r9,0
80008af4:	e0 80 05 7f 	breq	800095f2 <_dtoa_r+0xbda>
80008af8:	12 95       	mov	r5,r9
80008afa:	8b 08       	st.w	r5[0x0],r8
80008afc:	e0 8f 05 7b 	bral	800095f2 <_dtoa_r+0xbda>
80008b00:	fa c8 ff 9c 	sub	r8,sp,-100
80008b04:	fa c9 ff a0 	sub	r9,sp,-96
80008b08:	fa ea 00 3c 	ld.d	r10,sp[60]
80008b0c:	0e 9c       	mov	r12,r7
80008b0e:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
80008b12:	e0 a0 0a 97 	rcall	8000a040 <__d2b>
80008b16:	18 93       	mov	r3,r12
80008b18:	58 05       	cp.w	r5,0
80008b1a:	c0 d0       	breq	80008b34 <_dtoa_r+0x11c>
80008b1c:	fa ea 00 3c 	ld.d	r10,sp[60]
80008b20:	30 04       	mov	r4,0
80008b22:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80008b26:	ea c5 03 ff 	sub	r5,r5,1023
80008b2a:	10 9b       	mov	r11,r8
80008b2c:	51 74       	stdsp	sp[0x5c],r4
80008b2e:	ea 1b 3f f0 	orh	r11,0x3ff0
80008b32:	c2 a8       	rjmp	80008b86 <_dtoa_r+0x16e>
80008b34:	41 88       	lddsp	r8,sp[0x60]
80008b36:	41 9c       	lddsp	r12,sp[0x64]
80008b38:	10 0c       	add	r12,r8
80008b3a:	f8 c5 fb ce 	sub	r5,r12,-1074
80008b3e:	e0 45 00 20 	cp.w	r5,32
80008b42:	e0 8a 00 13 	brle	80008b68 <_dtoa_r+0x150>
80008b46:	f8 cc fb ee 	sub	r12,r12,-1042
80008b4a:	40 3b       	lddsp	r11,sp[0xc]
80008b4c:	ea 08 11 40 	rsub	r8,r5,64
80008b50:	f6 0c 0a 4c 	lsr	r12,r11,r12
80008b54:	ec 08 09 46 	lsl	r6,r6,r8
80008b58:	0c 4c       	or	r12,r6
80008b5a:	c0 c8       	rjmp	80008b72 <_dtoa_r+0x15a>
80008b5c:	80 01       	ld.sh	r1,r0[0x0]
80008b5e:	28 3c       	sub	r12,-125
80008b60:	80 01       	ld.sh	r1,r0[0x0]
80008b62:	28 48       	sub	r8,-124
80008b64:	80 01       	ld.sh	r1,r0[0x0]
80008b66:	27 18       	sub	r8,113
80008b68:	ea 0c 11 20 	rsub	r12,r5,32
80008b6c:	40 3a       	lddsp	r10,sp[0xc]
80008b6e:	f4 0c 09 4c 	lsl	r12,r10,r12
80008b72:	fe b0 e8 0e 	rcall	80005b8e <__avr32_u32_to_f64>
80008b76:	fc 18 fe 10 	movh	r8,0xfe10
80008b7a:	30 19       	mov	r9,1
80008b7c:	ea c5 04 33 	sub	r5,r5,1075
80008b80:	f0 0b 00 0b 	add	r11,r8,r11
80008b84:	51 79       	stdsp	sp[0x5c],r9
80008b86:	30 08       	mov	r8,0
80008b88:	fc 19 3f f8 	movh	r9,0x3ff8
80008b8c:	fe b0 e6 96 	rcall	800058b8 <__avr32_f64_sub>
80008b90:	e0 68 43 61 	mov	r8,17249
80008b94:	ea 18 63 6f 	orh	r8,0x636f
80008b98:	e0 69 87 a7 	mov	r9,34727
80008b9c:	ea 19 3f d2 	orh	r9,0x3fd2
80008ba0:	fe b0 e5 a0 	rcall	800056e0 <__avr32_f64_mul>
80008ba4:	e0 68 c8 b3 	mov	r8,51379
80008ba8:	ea 18 8b 60 	orh	r8,0x8b60
80008bac:	e0 69 8a 28 	mov	r9,35368
80008bb0:	ea 19 3f c6 	orh	r9,0x3fc6
80008bb4:	fe b0 e7 50 	rcall	80005a54 <__avr32_f64_add>
80008bb8:	0a 9c       	mov	r12,r5
80008bba:	14 90       	mov	r0,r10
80008bbc:	16 91       	mov	r1,r11
80008bbe:	fe b0 e7 ec 	rcall	80005b96 <__avr32_s32_to_f64>
80008bc2:	e0 68 79 fb 	mov	r8,31227
80008bc6:	ea 18 50 9f 	orh	r8,0x509f
80008bca:	e0 69 44 13 	mov	r9,17427
80008bce:	ea 19 3f d3 	orh	r9,0x3fd3
80008bd2:	fe b0 e5 87 	rcall	800056e0 <__avr32_f64_mul>
80008bd6:	14 98       	mov	r8,r10
80008bd8:	16 99       	mov	r9,r11
80008bda:	00 9a       	mov	r10,r0
80008bdc:	02 9b       	mov	r11,r1
80008bde:	fe b0 e7 3b 	rcall	80005a54 <__avr32_f64_add>
80008be2:	14 90       	mov	r0,r10
80008be4:	16 91       	mov	r1,r11
80008be6:	fe b0 e7 c1 	rcall	80005b68 <__avr32_f64_to_s32>
80008bea:	30 08       	mov	r8,0
80008bec:	18 96       	mov	r6,r12
80008bee:	30 09       	mov	r9,0
80008bf0:	00 9a       	mov	r10,r0
80008bf2:	02 9b       	mov	r11,r1
80008bf4:	e0 a0 0f 2d 	rcall	8000aa4e <__avr32_f64_cmp_lt>
80008bf8:	c0 c0       	breq	80008c10 <_dtoa_r+0x1f8>
80008bfa:	0c 9c       	mov	r12,r6
80008bfc:	fe b0 e7 cd 	rcall	80005b96 <__avr32_s32_to_f64>
80008c00:	14 98       	mov	r8,r10
80008c02:	16 99       	mov	r9,r11
80008c04:	00 9a       	mov	r10,r0
80008c06:	02 9b       	mov	r11,r1
80008c08:	e0 a0 0e dc 	rcall	8000a9c0 <__avr32_f64_cmp_eq>
80008c0c:	f7 b6 00 01 	subeq	r6,1
80008c10:	59 66       	cp.w	r6,22
80008c12:	e0 88 00 05 	brls	80008c1c <_dtoa_r+0x204>
80008c16:	30 18       	mov	r8,1
80008c18:	51 48       	stdsp	sp[0x50],r8
80008c1a:	c1 28       	rjmp	80008c3e <_dtoa_r+0x226>
80008c1c:	4c 08       	lddpc	r8,80008d1c <_dtoa_r+0x304>
80008c1e:	fa ea 00 3c 	ld.d	r10,sp[60]
80008c22:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80008c26:	e0 a0 0f 14 	rcall	8000aa4e <__avr32_f64_cmp_lt>
80008c2a:	f9 b4 00 00 	moveq	r4,0
80008c2e:	fb f4 0a 14 	st.weq	sp[0x50],r4
80008c32:	f7 b6 01 01 	subne	r6,1
80008c36:	f9 bc 01 00 	movne	r12,0
80008c3a:	fb fc 1a 14 	st.wne	sp[0x50],r12
80008c3e:	41 90       	lddsp	r0,sp[0x64]
80008c40:	20 10       	sub	r0,1
80008c42:	0a 10       	sub	r0,r5
80008c44:	c0 46       	brmi	80008c4c <_dtoa_r+0x234>
80008c46:	50 40       	stdsp	sp[0x10],r0
80008c48:	30 00       	mov	r0,0
80008c4a:	c0 48       	rjmp	80008c52 <_dtoa_r+0x23a>
80008c4c:	30 0b       	mov	r11,0
80008c4e:	5c 30       	neg	r0
80008c50:	50 4b       	stdsp	sp[0x10],r11
80008c52:	ec 02 11 00 	rsub	r2,r6,0
80008c56:	58 06       	cp.w	r6,0
80008c58:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80008c5c:	f5 d6 e4 0a 	addge	r10,r10,r6
80008c60:	fb fa 4a 04 	st.wge	sp[0x10],r10
80008c64:	fb f6 4a 11 	st.wge	sp[0x44],r6
80008c68:	f9 b2 04 00 	movge	r2,0
80008c6c:	e1 d6 e5 10 	sublt	r0,r0,r6
80008c70:	f9 b9 05 00 	movlt	r9,0
80008c74:	fb f9 5a 11 	st.wlt	sp[0x44],r9
80008c78:	40 c8       	lddsp	r8,sp[0x30]
80008c7a:	58 98       	cp.w	r8,9
80008c7c:	e0 8b 00 20 	brhi	80008cbc <_dtoa_r+0x2a4>
80008c80:	58 58       	cp.w	r8,5
80008c82:	f9 b4 0a 01 	movle	r4,1
80008c86:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80008c8a:	f7 b5 09 04 	subgt	r5,4
80008c8e:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80008c92:	f9 b4 09 00 	movgt	r4,0
80008c96:	40 cc       	lddsp	r12,sp[0x30]
80008c98:	58 3c       	cp.w	r12,3
80008c9a:	c2 d0       	breq	80008cf4 <_dtoa_r+0x2dc>
80008c9c:	e0 89 00 05 	brgt	80008ca6 <_dtoa_r+0x28e>
80008ca0:	58 2c       	cp.w	r12,2
80008ca2:	c1 01       	brne	80008cc2 <_dtoa_r+0x2aa>
80008ca4:	c1 88       	rjmp	80008cd4 <_dtoa_r+0x2bc>
80008ca6:	40 cb       	lddsp	r11,sp[0x30]
80008ca8:	58 4b       	cp.w	r11,4
80008caa:	c0 60       	breq	80008cb6 <_dtoa_r+0x29e>
80008cac:	58 5b       	cp.w	r11,5
80008cae:	c0 a1       	brne	80008cc2 <_dtoa_r+0x2aa>
80008cb0:	30 1a       	mov	r10,1
80008cb2:	50 da       	stdsp	sp[0x34],r10
80008cb4:	c2 28       	rjmp	80008cf8 <_dtoa_r+0x2e0>
80008cb6:	30 19       	mov	r9,1
80008cb8:	50 d9       	stdsp	sp[0x34],r9
80008cba:	c0 f8       	rjmp	80008cd8 <_dtoa_r+0x2c0>
80008cbc:	30 08       	mov	r8,0
80008cbe:	30 14       	mov	r4,1
80008cc0:	50 c8       	stdsp	sp[0x30],r8
80008cc2:	3f f5       	mov	r5,-1
80008cc4:	30 1c       	mov	r12,1
80008cc6:	30 0b       	mov	r11,0
80008cc8:	50 95       	stdsp	sp[0x24],r5
80008cca:	50 dc       	stdsp	sp[0x34],r12
80008ccc:	0a 91       	mov	r1,r5
80008cce:	31 28       	mov	r8,18
80008cd0:	50 eb       	stdsp	sp[0x38],r11
80008cd2:	c2 08       	rjmp	80008d12 <_dtoa_r+0x2fa>
80008cd4:	30 0a       	mov	r10,0
80008cd6:	50 da       	stdsp	sp[0x34],r10
80008cd8:	40 e9       	lddsp	r9,sp[0x38]
80008cda:	58 09       	cp.w	r9,0
80008cdc:	e0 89 00 07 	brgt	80008cea <_dtoa_r+0x2d2>
80008ce0:	30 18       	mov	r8,1
80008ce2:	50 98       	stdsp	sp[0x24],r8
80008ce4:	10 91       	mov	r1,r8
80008ce6:	50 e8       	stdsp	sp[0x38],r8
80008ce8:	c1 58       	rjmp	80008d12 <_dtoa_r+0x2fa>
80008cea:	40 e5       	lddsp	r5,sp[0x38]
80008cec:	50 95       	stdsp	sp[0x24],r5
80008cee:	0a 91       	mov	r1,r5
80008cf0:	0a 98       	mov	r8,r5
80008cf2:	c1 08       	rjmp	80008d12 <_dtoa_r+0x2fa>
80008cf4:	30 0c       	mov	r12,0
80008cf6:	50 dc       	stdsp	sp[0x34],r12
80008cf8:	40 eb       	lddsp	r11,sp[0x38]
80008cfa:	ec 0b 00 0b 	add	r11,r6,r11
80008cfe:	50 9b       	stdsp	sp[0x24],r11
80008d00:	16 98       	mov	r8,r11
80008d02:	2f f8       	sub	r8,-1
80008d04:	58 08       	cp.w	r8,0
80008d06:	e0 89 00 05 	brgt	80008d10 <_dtoa_r+0x2f8>
80008d0a:	10 91       	mov	r1,r8
80008d0c:	30 18       	mov	r8,1
80008d0e:	c0 28       	rjmp	80008d12 <_dtoa_r+0x2fa>
80008d10:	10 91       	mov	r1,r8
80008d12:	30 09       	mov	r9,0
80008d14:	6e 9a       	ld.w	r10,r7[0x24]
80008d16:	95 19       	st.w	r10[0x4],r9
80008d18:	30 49       	mov	r9,4
80008d1a:	c0 78       	rjmp	80008d28 <_dtoa_r+0x310>
80008d1c:	80 01       	ld.sh	r1,r0[0x0]
80008d1e:	29 00       	sub	r0,-112
80008d20:	6a 1a       	ld.w	r10,r5[0x4]
80008d22:	a1 79       	lsl	r9,0x1
80008d24:	2f fa       	sub	r10,-1
80008d26:	8b 1a       	st.w	r5[0x4],r10
80008d28:	6e 95       	ld.w	r5,r7[0x24]
80008d2a:	f2 ca ff ec 	sub	r10,r9,-20
80008d2e:	10 3a       	cp.w	r10,r8
80008d30:	fe 98 ff f8 	brls	80008d20 <_dtoa_r+0x308>
80008d34:	6a 1b       	ld.w	r11,r5[0x4]
80008d36:	0e 9c       	mov	r12,r7
80008d38:	e0 a0 09 4c 	rcall	80009fd0 <_Balloc>
80008d3c:	58 e1       	cp.w	r1,14
80008d3e:	5f 88       	srls	r8
80008d40:	8b 0c       	st.w	r5[0x0],r12
80008d42:	f1 e4 00 04 	and	r4,r8,r4
80008d46:	6e 98       	ld.w	r8,r7[0x24]
80008d48:	70 08       	ld.w	r8,r8[0x0]
80008d4a:	50 88       	stdsp	sp[0x20],r8
80008d4c:	e0 80 01 82 	breq	80009050 <_dtoa_r+0x638>
80008d50:	58 06       	cp.w	r6,0
80008d52:	e0 8a 00 40 	brle	80008dd2 <_dtoa_r+0x3ba>
80008d56:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80008d5a:	4c b8       	lddpc	r8,80008e84 <_dtoa_r+0x46c>
80008d5c:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
80008d60:	fa e5 00 18 	st.d	sp[24],r4
80008d64:	ec 04 14 04 	asr	r4,r6,0x4
80008d68:	ed b4 00 04 	bld	r4,0x4
80008d6c:	c0 30       	breq	80008d72 <_dtoa_r+0x35a>
80008d6e:	30 25       	mov	r5,2
80008d70:	c0 f8       	rjmp	80008d8e <_dtoa_r+0x376>
80008d72:	4c 68       	lddpc	r8,80008e88 <_dtoa_r+0x470>
80008d74:	f0 e8 00 20 	ld.d	r8,r8[32]
80008d78:	fa ea 00 3c 	ld.d	r10,sp[60]
80008d7c:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80008d80:	e0 a0 0e 9c 	rcall	8000aab8 <__avr32_f64_div>
80008d84:	30 35       	mov	r5,3
80008d86:	14 98       	mov	r8,r10
80008d88:	16 99       	mov	r9,r11
80008d8a:	fa e9 00 08 	st.d	sp[8],r8
80008d8e:	4b fc       	lddpc	r12,80008e88 <_dtoa_r+0x470>
80008d90:	50 a3       	stdsp	sp[0x28],r3
80008d92:	0c 93       	mov	r3,r6
80008d94:	18 96       	mov	r6,r12
80008d96:	c0 f8       	rjmp	80008db4 <_dtoa_r+0x39c>
80008d98:	fa ea 00 18 	ld.d	r10,sp[24]
80008d9c:	ed b4 00 00 	bld	r4,0x0
80008da0:	c0 81       	brne	80008db0 <_dtoa_r+0x398>
80008da2:	ec e8 00 00 	ld.d	r8,r6[0]
80008da6:	2f f5       	sub	r5,-1
80008da8:	fe b0 e4 9c 	rcall	800056e0 <__avr32_f64_mul>
80008dac:	fa eb 00 18 	st.d	sp[24],r10
80008db0:	a1 54       	asr	r4,0x1
80008db2:	2f 86       	sub	r6,-8
80008db4:	58 04       	cp.w	r4,0
80008db6:	cf 11       	brne	80008d98 <_dtoa_r+0x380>
80008db8:	fa e8 00 18 	ld.d	r8,sp[24]
80008dbc:	fa ea 00 08 	ld.d	r10,sp[8]
80008dc0:	06 96       	mov	r6,r3
80008dc2:	e0 a0 0e 7b 	rcall	8000aab8 <__avr32_f64_div>
80008dc6:	40 a3       	lddsp	r3,sp[0x28]
80008dc8:	14 98       	mov	r8,r10
80008dca:	16 99       	mov	r9,r11
80008dcc:	fa e9 00 08 	st.d	sp[8],r8
80008dd0:	c2 d8       	rjmp	80008e2a <_dtoa_r+0x412>
80008dd2:	ec 08 11 00 	rsub	r8,r6,0
80008dd6:	c0 31       	brne	80008ddc <_dtoa_r+0x3c4>
80008dd8:	30 25       	mov	r5,2
80008dda:	c2 88       	rjmp	80008e2a <_dtoa_r+0x412>
80008ddc:	4a bc       	lddpc	r12,80008e88 <_dtoa_r+0x470>
80008dde:	f0 04 14 04 	asr	r4,r8,0x4
80008de2:	50 1c       	stdsp	sp[0x4],r12
80008de4:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80008de8:	4a 79       	lddpc	r9,80008e84 <_dtoa_r+0x46c>
80008dea:	fa ea 00 3c 	ld.d	r10,sp[60]
80008dee:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80008df2:	fe b0 e4 77 	rcall	800056e0 <__avr32_f64_mul>
80008df6:	40 1c       	lddsp	r12,sp[0x4]
80008df8:	50 63       	stdsp	sp[0x18],r3
80008dfa:	30 25       	mov	r5,2
80008dfc:	0c 93       	mov	r3,r6
80008dfe:	fa eb 00 08 	st.d	sp[8],r10
80008e02:	18 96       	mov	r6,r12
80008e04:	c0 f8       	rjmp	80008e22 <_dtoa_r+0x40a>
80008e06:	fa ea 00 08 	ld.d	r10,sp[8]
80008e0a:	ed b4 00 00 	bld	r4,0x0
80008e0e:	c0 81       	brne	80008e1e <_dtoa_r+0x406>
80008e10:	ec e8 00 00 	ld.d	r8,r6[0]
80008e14:	2f f5       	sub	r5,-1
80008e16:	fe b0 e4 65 	rcall	800056e0 <__avr32_f64_mul>
80008e1a:	fa eb 00 08 	st.d	sp[8],r10
80008e1e:	a1 54       	asr	r4,0x1
80008e20:	2f 86       	sub	r6,-8
80008e22:	58 04       	cp.w	r4,0
80008e24:	cf 11       	brne	80008e06 <_dtoa_r+0x3ee>
80008e26:	06 96       	mov	r6,r3
80008e28:	40 63       	lddsp	r3,sp[0x18]
80008e2a:	41 4a       	lddsp	r10,sp[0x50]
80008e2c:	58 0a       	cp.w	r10,0
80008e2e:	c2 f0       	breq	80008e8c <_dtoa_r+0x474>
80008e30:	fa e8 00 08 	ld.d	r8,sp[8]
80008e34:	58 01       	cp.w	r1,0
80008e36:	5f 94       	srgt	r4
80008e38:	fa e9 00 18 	st.d	sp[24],r8
80008e3c:	30 08       	mov	r8,0
80008e3e:	fc 19 3f f0 	movh	r9,0x3ff0
80008e42:	fa ea 00 18 	ld.d	r10,sp[24]
80008e46:	e0 a0 0e 04 	rcall	8000aa4e <__avr32_f64_cmp_lt>
80008e4a:	f9 bc 00 00 	moveq	r12,0
80008e4e:	f9 bc 01 01 	movne	r12,1
80008e52:	e9 ec 00 0c 	and	r12,r4,r12
80008e56:	c1 b0       	breq	80008e8c <_dtoa_r+0x474>
80008e58:	40 98       	lddsp	r8,sp[0x24]
80008e5a:	58 08       	cp.w	r8,0
80008e5c:	e0 8a 00 f6 	brle	80009048 <_dtoa_r+0x630>
80008e60:	30 08       	mov	r8,0
80008e62:	fc 19 40 24 	movh	r9,0x4024
80008e66:	ec c4 00 01 	sub	r4,r6,1
80008e6a:	fa ea 00 18 	ld.d	r10,sp[24]
80008e6e:	2f f5       	sub	r5,-1
80008e70:	50 64       	stdsp	sp[0x18],r4
80008e72:	fe b0 e4 37 	rcall	800056e0 <__avr32_f64_mul>
80008e76:	40 94       	lddsp	r4,sp[0x24]
80008e78:	14 98       	mov	r8,r10
80008e7a:	16 99       	mov	r9,r11
80008e7c:	fa e9 00 08 	st.d	sp[8],r8
80008e80:	c0 88       	rjmp	80008e90 <_dtoa_r+0x478>
80008e82:	d7 03       	nop
80008e84:	80 01       	ld.sh	r1,r0[0x0]
80008e86:	29 00       	sub	r0,-112
80008e88:	80 01       	ld.sh	r1,r0[0x0]
80008e8a:	29 c8       	sub	r8,-100
80008e8c:	50 66       	stdsp	sp[0x18],r6
80008e8e:	02 94       	mov	r4,r1
80008e90:	0a 9c       	mov	r12,r5
80008e92:	fe b0 e6 82 	rcall	80005b96 <__avr32_s32_to_f64>
80008e96:	fa e8 00 08 	ld.d	r8,sp[8]
80008e9a:	fe b0 e4 23 	rcall	800056e0 <__avr32_f64_mul>
80008e9e:	30 08       	mov	r8,0
80008ea0:	fc 19 40 1c 	movh	r9,0x401c
80008ea4:	fe b0 e5 d8 	rcall	80005a54 <__avr32_f64_add>
80008ea8:	14 98       	mov	r8,r10
80008eaa:	16 99       	mov	r9,r11
80008eac:	fa e9 00 28 	st.d	sp[40],r8
80008eb0:	fc 18 fc c0 	movh	r8,0xfcc0
80008eb4:	40 a5       	lddsp	r5,sp[0x28]
80008eb6:	10 05       	add	r5,r8
80008eb8:	50 a5       	stdsp	sp[0x28],r5
80008eba:	58 04       	cp.w	r4,0
80008ebc:	c2 11       	brne	80008efe <_dtoa_r+0x4e6>
80008ebe:	fa ea 00 08 	ld.d	r10,sp[8]
80008ec2:	30 08       	mov	r8,0
80008ec4:	fc 19 40 14 	movh	r9,0x4014
80008ec8:	fe b0 e4 f8 	rcall	800058b8 <__avr32_f64_sub>
80008ecc:	40 bc       	lddsp	r12,sp[0x2c]
80008ece:	fa eb 00 08 	st.d	sp[8],r10
80008ed2:	14 98       	mov	r8,r10
80008ed4:	16 99       	mov	r9,r11
80008ed6:	18 9a       	mov	r10,r12
80008ed8:	0a 9b       	mov	r11,r5
80008eda:	e0 a0 0d ba 	rcall	8000aa4e <__avr32_f64_cmp_lt>
80008ede:	e0 81 02 54 	brne	80009386 <_dtoa_r+0x96e>
80008ee2:	0a 98       	mov	r8,r5
80008ee4:	40 b9       	lddsp	r9,sp[0x2c]
80008ee6:	ee 18 80 00 	eorh	r8,0x8000
80008eea:	fa ea 00 08 	ld.d	r10,sp[8]
80008eee:	10 95       	mov	r5,r8
80008ef0:	12 98       	mov	r8,r9
80008ef2:	0a 99       	mov	r9,r5
80008ef4:	e0 a0 0d ad 	rcall	8000aa4e <__avr32_f64_cmp_lt>
80008ef8:	e0 81 02 3e 	brne	80009374 <_dtoa_r+0x95c>
80008efc:	ca 68       	rjmp	80009048 <_dtoa_r+0x630>
80008efe:	4c e9       	lddpc	r9,80009034 <_dtoa_r+0x61c>
80008f00:	e8 c8 00 01 	sub	r8,r4,1
80008f04:	40 d5       	lddsp	r5,sp[0x34]
80008f06:	58 05       	cp.w	r5,0
80008f08:	c4 f0       	breq	80008fa6 <_dtoa_r+0x58e>
80008f0a:	30 0c       	mov	r12,0
80008f0c:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80008f10:	51 3c       	stdsp	sp[0x4c],r12
80008f12:	30 0a       	mov	r10,0
80008f14:	fc 1b 3f e0 	movh	r11,0x3fe0
80008f18:	e0 a0 0d d0 	rcall	8000aab8 <__avr32_f64_div>
80008f1c:	fa e8 00 28 	ld.d	r8,sp[40]
80008f20:	40 85       	lddsp	r5,sp[0x20]
80008f22:	fe b0 e4 cb 	rcall	800058b8 <__avr32_f64_sub>
80008f26:	fa eb 00 28 	st.d	sp[40],r10
80008f2a:	fa ea 00 08 	ld.d	r10,sp[8]
80008f2e:	fe b0 e6 1d 	rcall	80005b68 <__avr32_f64_to_s32>
80008f32:	51 6c       	stdsp	sp[0x58],r12
80008f34:	fe b0 e6 31 	rcall	80005b96 <__avr32_s32_to_f64>
80008f38:	14 98       	mov	r8,r10
80008f3a:	16 99       	mov	r9,r11
80008f3c:	fa ea 00 08 	ld.d	r10,sp[8]
80008f40:	fe b0 e4 bc 	rcall	800058b8 <__avr32_f64_sub>
80008f44:	fa eb 00 08 	st.d	sp[8],r10
80008f48:	41 68       	lddsp	r8,sp[0x58]
80008f4a:	2d 08       	sub	r8,-48
80008f4c:	0a c8       	st.b	r5++,r8
80008f4e:	41 39       	lddsp	r9,sp[0x4c]
80008f50:	2f f9       	sub	r9,-1
80008f52:	51 39       	stdsp	sp[0x4c],r9
80008f54:	fa e8 00 28 	ld.d	r8,sp[40]
80008f58:	e0 a0 0d 7b 	rcall	8000aa4e <__avr32_f64_cmp_lt>
80008f5c:	e0 81 03 3a 	brne	800095d0 <_dtoa_r+0xbb8>
80008f60:	fa e8 00 08 	ld.d	r8,sp[8]
80008f64:	30 0a       	mov	r10,0
80008f66:	fc 1b 3f f0 	movh	r11,0x3ff0
80008f6a:	fe b0 e4 a7 	rcall	800058b8 <__avr32_f64_sub>
80008f6e:	fa e8 00 28 	ld.d	r8,sp[40]
80008f72:	e0 a0 0d 6e 	rcall	8000aa4e <__avr32_f64_cmp_lt>
80008f76:	fa ea 00 28 	ld.d	r10,sp[40]
80008f7a:	30 08       	mov	r8,0
80008f7c:	fc 19 40 24 	movh	r9,0x4024
80008f80:	e0 81 00 da 	brne	80009134 <_dtoa_r+0x71c>
80008f84:	41 3c       	lddsp	r12,sp[0x4c]
80008f86:	08 3c       	cp.w	r12,r4
80008f88:	c6 04       	brge	80009048 <_dtoa_r+0x630>
80008f8a:	fe b0 e3 ab 	rcall	800056e0 <__avr32_f64_mul>
80008f8e:	30 08       	mov	r8,0
80008f90:	fa eb 00 28 	st.d	sp[40],r10
80008f94:	fc 19 40 24 	movh	r9,0x4024
80008f98:	fa ea 00 08 	ld.d	r10,sp[8]
80008f9c:	fe b0 e3 a2 	rcall	800056e0 <__avr32_f64_mul>
80008fa0:	fa eb 00 08 	st.d	sp[8],r10
80008fa4:	cc 3b       	rjmp	80008f2a <_dtoa_r+0x512>
80008fa6:	40 85       	lddsp	r5,sp[0x20]
80008fa8:	08 05       	add	r5,r4
80008faa:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80008fae:	51 35       	stdsp	sp[0x4c],r5
80008fb0:	fa e8 00 28 	ld.d	r8,sp[40]
80008fb4:	40 85       	lddsp	r5,sp[0x20]
80008fb6:	fe b0 e3 95 	rcall	800056e0 <__avr32_f64_mul>
80008fba:	fa eb 00 28 	st.d	sp[40],r10
80008fbe:	fa ea 00 08 	ld.d	r10,sp[8]
80008fc2:	fe b0 e5 d3 	rcall	80005b68 <__avr32_f64_to_s32>
80008fc6:	51 6c       	stdsp	sp[0x58],r12
80008fc8:	fe b0 e5 e7 	rcall	80005b96 <__avr32_s32_to_f64>
80008fcc:	14 98       	mov	r8,r10
80008fce:	16 99       	mov	r9,r11
80008fd0:	fa ea 00 08 	ld.d	r10,sp[8]
80008fd4:	fe b0 e4 72 	rcall	800058b8 <__avr32_f64_sub>
80008fd8:	fa eb 00 08 	st.d	sp[8],r10
80008fdc:	41 68       	lddsp	r8,sp[0x58]
80008fde:	2d 08       	sub	r8,-48
80008fe0:	0a c8       	st.b	r5++,r8
80008fe2:	41 3c       	lddsp	r12,sp[0x4c]
80008fe4:	18 35       	cp.w	r5,r12
80008fe6:	c2 91       	brne	80009038 <_dtoa_r+0x620>
80008fe8:	30 08       	mov	r8,0
80008fea:	fc 19 3f e0 	movh	r9,0x3fe0
80008fee:	fa ea 00 28 	ld.d	r10,sp[40]
80008ff2:	fe b0 e5 31 	rcall	80005a54 <__avr32_f64_add>
80008ff6:	40 85       	lddsp	r5,sp[0x20]
80008ff8:	fa e8 00 08 	ld.d	r8,sp[8]
80008ffc:	08 05       	add	r5,r4
80008ffe:	e0 a0 0d 28 	rcall	8000aa4e <__avr32_f64_cmp_lt>
80009002:	e0 81 00 99 	brne	80009134 <_dtoa_r+0x71c>
80009006:	fa e8 00 28 	ld.d	r8,sp[40]
8000900a:	30 0a       	mov	r10,0
8000900c:	fc 1b 3f e0 	movh	r11,0x3fe0
80009010:	fe b0 e4 54 	rcall	800058b8 <__avr32_f64_sub>
80009014:	14 98       	mov	r8,r10
80009016:	16 99       	mov	r9,r11
80009018:	fa ea 00 08 	ld.d	r10,sp[8]
8000901c:	e0 a0 0d 19 	rcall	8000aa4e <__avr32_f64_cmp_lt>
80009020:	c1 40       	breq	80009048 <_dtoa_r+0x630>
80009022:	33 09       	mov	r9,48
80009024:	0a 98       	mov	r8,r5
80009026:	11 7a       	ld.ub	r10,--r8
80009028:	f2 0a 18 00 	cp.b	r10,r9
8000902c:	e0 81 02 d2 	brne	800095d0 <_dtoa_r+0xbb8>
80009030:	10 95       	mov	r5,r8
80009032:	cf 9b       	rjmp	80009024 <_dtoa_r+0x60c>
80009034:	80 01       	ld.sh	r1,r0[0x0]
80009036:	29 00       	sub	r0,-112
80009038:	30 08       	mov	r8,0
8000903a:	fc 19 40 24 	movh	r9,0x4024
8000903e:	fe b0 e3 51 	rcall	800056e0 <__avr32_f64_mul>
80009042:	fa eb 00 08 	st.d	sp[8],r10
80009046:	cb cb       	rjmp	80008fbe <_dtoa_r+0x5a6>
80009048:	fa ea 00 3c 	ld.d	r10,sp[60]
8000904c:	fa eb 00 08 	st.d	sp[8],r10
80009050:	58 e6       	cp.w	r6,14
80009052:	5f ab       	srle	r11
80009054:	41 8a       	lddsp	r10,sp[0x60]
80009056:	30 08       	mov	r8,0
80009058:	f4 09 11 ff 	rsub	r9,r10,-1
8000905c:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80009060:	f0 09 18 00 	cp.b	r9,r8
80009064:	e0 80 00 81 	breq	80009166 <_dtoa_r+0x74e>
80009068:	40 ea       	lddsp	r10,sp[0x38]
8000906a:	58 01       	cp.w	r1,0
8000906c:	5f a9       	srle	r9
8000906e:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80009072:	4c 9a       	lddpc	r10,80009194 <_dtoa_r+0x77c>
80009074:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80009078:	fa e5 00 10 	st.d	sp[16],r4
8000907c:	f0 09 18 00 	cp.b	r9,r8
80009080:	c1 40       	breq	800090a8 <_dtoa_r+0x690>
80009082:	58 01       	cp.w	r1,0
80009084:	e0 81 01 78 	brne	80009374 <_dtoa_r+0x95c>
80009088:	30 08       	mov	r8,0
8000908a:	fc 19 40 14 	movh	r9,0x4014
8000908e:	08 9a       	mov	r10,r4
80009090:	0a 9b       	mov	r11,r5
80009092:	fe b0 e3 27 	rcall	800056e0 <__avr32_f64_mul>
80009096:	fa e8 00 08 	ld.d	r8,sp[8]
8000909a:	e0 a0 0c a6 	rcall	8000a9e6 <__avr32_f64_cmp_ge>
8000909e:	e0 81 01 6b 	brne	80009374 <_dtoa_r+0x95c>
800090a2:	02 92       	mov	r2,r1
800090a4:	e0 8f 01 73 	bral	8000938a <_dtoa_r+0x972>
800090a8:	40 85       	lddsp	r5,sp[0x20]
800090aa:	30 14       	mov	r4,1
800090ac:	fa e8 00 10 	ld.d	r8,sp[16]
800090b0:	fa ea 00 08 	ld.d	r10,sp[8]
800090b4:	e0 a0 0d 02 	rcall	8000aab8 <__avr32_f64_div>
800090b8:	fe b0 e5 58 	rcall	80005b68 <__avr32_f64_to_s32>
800090bc:	18 92       	mov	r2,r12
800090be:	fe b0 e5 6c 	rcall	80005b96 <__avr32_s32_to_f64>
800090c2:	fa e8 00 10 	ld.d	r8,sp[16]
800090c6:	fe b0 e3 0d 	rcall	800056e0 <__avr32_f64_mul>
800090ca:	14 98       	mov	r8,r10
800090cc:	16 99       	mov	r9,r11
800090ce:	fa ea 00 08 	ld.d	r10,sp[8]
800090d2:	fe b0 e3 f3 	rcall	800058b8 <__avr32_f64_sub>
800090d6:	fa eb 00 08 	st.d	sp[8],r10
800090da:	e4 c8 ff d0 	sub	r8,r2,-48
800090de:	0a c8       	st.b	r5++,r8
800090e0:	fc 19 40 24 	movh	r9,0x4024
800090e4:	30 08       	mov	r8,0
800090e6:	02 34       	cp.w	r4,r1
800090e8:	c3 31       	brne	8000914e <_dtoa_r+0x736>
800090ea:	fa e8 00 08 	ld.d	r8,sp[8]
800090ee:	fe b0 e4 b3 	rcall	80005a54 <__avr32_f64_add>
800090f2:	16 91       	mov	r1,r11
800090f4:	14 90       	mov	r0,r10
800090f6:	14 98       	mov	r8,r10
800090f8:	02 99       	mov	r9,r1
800090fa:	fa ea 00 10 	ld.d	r10,sp[16]
800090fe:	e0 a0 0c a8 	rcall	8000aa4e <__avr32_f64_cmp_lt>
80009102:	c1 a1       	brne	80009136 <_dtoa_r+0x71e>
80009104:	fa e8 00 10 	ld.d	r8,sp[16]
80009108:	00 9a       	mov	r10,r0
8000910a:	02 9b       	mov	r11,r1
8000910c:	e0 a0 0c 5a 	rcall	8000a9c0 <__avr32_f64_cmp_eq>
80009110:	e0 80 02 5f 	breq	800095ce <_dtoa_r+0xbb6>
80009114:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80009118:	c0 f1       	brne	80009136 <_dtoa_r+0x71e>
8000911a:	e0 8f 02 5a 	bral	800095ce <_dtoa_r+0xbb6>
8000911e:	40 8a       	lddsp	r10,sp[0x20]
80009120:	14 38       	cp.w	r8,r10
80009122:	c0 30       	breq	80009128 <_dtoa_r+0x710>
80009124:	10 95       	mov	r5,r8
80009126:	c0 98       	rjmp	80009138 <_dtoa_r+0x720>
80009128:	33 08       	mov	r8,48
8000912a:	40 89       	lddsp	r9,sp[0x20]
8000912c:	2f f6       	sub	r6,-1
8000912e:	b2 88       	st.b	r9[0x0],r8
80009130:	40 88       	lddsp	r8,sp[0x20]
80009132:	c0 88       	rjmp	80009142 <_dtoa_r+0x72a>
80009134:	40 66       	lddsp	r6,sp[0x18]
80009136:	33 99       	mov	r9,57
80009138:	0a 98       	mov	r8,r5
8000913a:	11 7a       	ld.ub	r10,--r8
8000913c:	f2 0a 18 00 	cp.b	r10,r9
80009140:	ce f0       	breq	8000911e <_dtoa_r+0x706>
80009142:	50 66       	stdsp	sp[0x18],r6
80009144:	11 89       	ld.ub	r9,r8[0x0]
80009146:	2f f9       	sub	r9,-1
80009148:	b0 89       	st.b	r8[0x0],r9
8000914a:	e0 8f 02 43 	bral	800095d0 <_dtoa_r+0xbb8>
8000914e:	fe b0 e2 c9 	rcall	800056e0 <__avr32_f64_mul>
80009152:	2f f4       	sub	r4,-1
80009154:	fa eb 00 08 	st.d	sp[8],r10
80009158:	30 08       	mov	r8,0
8000915a:	30 09       	mov	r9,0
8000915c:	e0 a0 0c 32 	rcall	8000a9c0 <__avr32_f64_cmp_eq>
80009160:	ca 60       	breq	800090ac <_dtoa_r+0x694>
80009162:	e0 8f 02 36 	bral	800095ce <_dtoa_r+0xbb6>
80009166:	40 d8       	lddsp	r8,sp[0x34]
80009168:	58 08       	cp.w	r8,0
8000916a:	c0 51       	brne	80009174 <_dtoa_r+0x75c>
8000916c:	04 98       	mov	r8,r2
8000916e:	00 95       	mov	r5,r0
80009170:	40 d4       	lddsp	r4,sp[0x34]
80009172:	c3 88       	rjmp	800091e2 <_dtoa_r+0x7ca>
80009174:	40 c5       	lddsp	r5,sp[0x30]
80009176:	58 15       	cp.w	r5,1
80009178:	e0 89 00 10 	brgt	80009198 <_dtoa_r+0x780>
8000917c:	41 74       	lddsp	r4,sp[0x5c]
8000917e:	58 04       	cp.w	r4,0
80009180:	c0 40       	breq	80009188 <_dtoa_r+0x770>
80009182:	f4 c9 fb cd 	sub	r9,r10,-1075
80009186:	c0 48       	rjmp	8000918e <_dtoa_r+0x776>
80009188:	41 99       	lddsp	r9,sp[0x64]
8000918a:	f2 09 11 36 	rsub	r9,r9,54
8000918e:	04 98       	mov	r8,r2
80009190:	00 95       	mov	r5,r0
80009192:	c1 d8       	rjmp	800091cc <_dtoa_r+0x7b4>
80009194:	80 01       	ld.sh	r1,r0[0x0]
80009196:	29 00       	sub	r0,-112
80009198:	e2 c8 00 01 	sub	r8,r1,1
8000919c:	58 01       	cp.w	r1,0
8000919e:	e0 05 17 40 	movge	r5,r0
800091a2:	e2 09 17 40 	movge	r9,r1
800091a6:	e1 d1 e5 15 	sublt	r5,r0,r1
800091aa:	f9 b9 05 00 	movlt	r9,0
800091ae:	10 32       	cp.w	r2,r8
800091b0:	e5 d8 e4 18 	subge	r8,r2,r8
800091b4:	f1 d2 e5 18 	sublt	r8,r8,r2
800091b8:	e5 d8 e5 02 	addlt	r2,r2,r8
800091bc:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
800091c0:	f9 d8 e5 0c 	addlt	r12,r12,r8
800091c4:	fb fc 5a 11 	st.wlt	sp[0x44],r12
800091c8:	f9 b8 05 00 	movlt	r8,0
800091cc:	40 4b       	lddsp	r11,sp[0x10]
800091ce:	12 0b       	add	r11,r9
800091d0:	50 08       	stdsp	sp[0x0],r8
800091d2:	50 4b       	stdsp	sp[0x10],r11
800091d4:	12 00       	add	r0,r9
800091d6:	30 1b       	mov	r11,1
800091d8:	0e 9c       	mov	r12,r7
800091da:	e0 a0 08 af 	rcall	8000a338 <__i2b>
800091de:	40 08       	lddsp	r8,sp[0x0]
800091e0:	18 94       	mov	r4,r12
800091e2:	40 4a       	lddsp	r10,sp[0x10]
800091e4:	58 05       	cp.w	r5,0
800091e6:	5f 99       	srgt	r9
800091e8:	58 0a       	cp.w	r10,0
800091ea:	5f 9a       	srgt	r10
800091ec:	f5 e9 00 09 	and	r9,r10,r9
800091f0:	c0 80       	breq	80009200 <_dtoa_r+0x7e8>
800091f2:	40 4c       	lddsp	r12,sp[0x10]
800091f4:	f8 05 0d 49 	min	r9,r12,r5
800091f8:	12 1c       	sub	r12,r9
800091fa:	12 10       	sub	r0,r9
800091fc:	50 4c       	stdsp	sp[0x10],r12
800091fe:	12 15       	sub	r5,r9
80009200:	58 02       	cp.w	r2,0
80009202:	e0 8a 00 27 	brle	80009250 <_dtoa_r+0x838>
80009206:	40 db       	lddsp	r11,sp[0x34]
80009208:	58 0b       	cp.w	r11,0
8000920a:	c1 d0       	breq	80009244 <_dtoa_r+0x82c>
8000920c:	58 08       	cp.w	r8,0
8000920e:	e0 8a 00 17 	brle	8000923c <_dtoa_r+0x824>
80009212:	10 9a       	mov	r10,r8
80009214:	50 08       	stdsp	sp[0x0],r8
80009216:	08 9b       	mov	r11,r4
80009218:	0e 9c       	mov	r12,r7
8000921a:	e0 a0 08 d5 	rcall	8000a3c4 <__pow5mult>
8000921e:	06 9a       	mov	r10,r3
80009220:	18 9b       	mov	r11,r12
80009222:	18 94       	mov	r4,r12
80009224:	0e 9c       	mov	r12,r7
80009226:	e0 a0 08 09 	rcall	8000a238 <__multiply>
8000922a:	18 99       	mov	r9,r12
8000922c:	06 9b       	mov	r11,r3
8000922e:	50 19       	stdsp	sp[0x4],r9
80009230:	0e 9c       	mov	r12,r7
80009232:	e0 a0 06 b5 	rcall	80009f9c <_Bfree>
80009236:	40 19       	lddsp	r9,sp[0x4]
80009238:	40 08       	lddsp	r8,sp[0x0]
8000923a:	12 93       	mov	r3,r9
8000923c:	e4 08 01 0a 	sub	r10,r2,r8
80009240:	c0 80       	breq	80009250 <_dtoa_r+0x838>
80009242:	c0 28       	rjmp	80009246 <_dtoa_r+0x82e>
80009244:	04 9a       	mov	r10,r2
80009246:	06 9b       	mov	r11,r3
80009248:	0e 9c       	mov	r12,r7
8000924a:	e0 a0 08 bd 	rcall	8000a3c4 <__pow5mult>
8000924e:	18 93       	mov	r3,r12
80009250:	30 1b       	mov	r11,1
80009252:	0e 9c       	mov	r12,r7
80009254:	e0 a0 08 72 	rcall	8000a338 <__i2b>
80009258:	41 1a       	lddsp	r10,sp[0x44]
8000925a:	18 92       	mov	r2,r12
8000925c:	58 0a       	cp.w	r10,0
8000925e:	e0 8a 00 07 	brle	8000926c <_dtoa_r+0x854>
80009262:	18 9b       	mov	r11,r12
80009264:	0e 9c       	mov	r12,r7
80009266:	e0 a0 08 af 	rcall	8000a3c4 <__pow5mult>
8000926a:	18 92       	mov	r2,r12
8000926c:	40 c9       	lddsp	r9,sp[0x30]
8000926e:	58 19       	cp.w	r9,1
80009270:	e0 89 00 14 	brgt	80009298 <_dtoa_r+0x880>
80009274:	40 38       	lddsp	r8,sp[0xc]
80009276:	58 08       	cp.w	r8,0
80009278:	c1 01       	brne	80009298 <_dtoa_r+0x880>
8000927a:	40 29       	lddsp	r9,sp[0x8]
8000927c:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80009280:	c0 c1       	brne	80009298 <_dtoa_r+0x880>
80009282:	12 98       	mov	r8,r9
80009284:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80009288:	c0 80       	breq	80009298 <_dtoa_r+0x880>
8000928a:	40 4c       	lddsp	r12,sp[0x10]
8000928c:	30 1b       	mov	r11,1
8000928e:	2f fc       	sub	r12,-1
80009290:	2f f0       	sub	r0,-1
80009292:	50 4c       	stdsp	sp[0x10],r12
80009294:	50 6b       	stdsp	sp[0x18],r11
80009296:	c0 38       	rjmp	8000929c <_dtoa_r+0x884>
80009298:	30 0a       	mov	r10,0
8000929a:	50 6a       	stdsp	sp[0x18],r10
8000929c:	41 19       	lddsp	r9,sp[0x44]
8000929e:	58 09       	cp.w	r9,0
800092a0:	c0 31       	brne	800092a6 <_dtoa_r+0x88e>
800092a2:	30 1c       	mov	r12,1
800092a4:	c0 98       	rjmp	800092b6 <_dtoa_r+0x89e>
800092a6:	64 48       	ld.w	r8,r2[0x10]
800092a8:	2f c8       	sub	r8,-4
800092aa:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
800092ae:	e0 a0 05 e6 	rcall	80009e7a <__hi0bits>
800092b2:	f8 0c 11 20 	rsub	r12,r12,32
800092b6:	40 4b       	lddsp	r11,sp[0x10]
800092b8:	f8 0b 00 08 	add	r8,r12,r11
800092bc:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800092c0:	c0 c0       	breq	800092d8 <_dtoa_r+0x8c0>
800092c2:	f0 08 11 20 	rsub	r8,r8,32
800092c6:	58 48       	cp.w	r8,4
800092c8:	e0 8a 00 06 	brle	800092d4 <_dtoa_r+0x8bc>
800092cc:	20 48       	sub	r8,4
800092ce:	10 0b       	add	r11,r8
800092d0:	50 4b       	stdsp	sp[0x10],r11
800092d2:	c0 78       	rjmp	800092e0 <_dtoa_r+0x8c8>
800092d4:	58 48       	cp.w	r8,4
800092d6:	c0 70       	breq	800092e4 <_dtoa_r+0x8cc>
800092d8:	40 4a       	lddsp	r10,sp[0x10]
800092da:	2e 48       	sub	r8,-28
800092dc:	10 0a       	add	r10,r8
800092de:	50 4a       	stdsp	sp[0x10],r10
800092e0:	10 00       	add	r0,r8
800092e2:	10 05       	add	r5,r8
800092e4:	58 00       	cp.w	r0,0
800092e6:	e0 8a 00 08 	brle	800092f6 <_dtoa_r+0x8de>
800092ea:	06 9b       	mov	r11,r3
800092ec:	00 9a       	mov	r10,r0
800092ee:	0e 9c       	mov	r12,r7
800092f0:	e0 a0 07 60 	rcall	8000a1b0 <__lshift>
800092f4:	18 93       	mov	r3,r12
800092f6:	40 49       	lddsp	r9,sp[0x10]
800092f8:	58 09       	cp.w	r9,0
800092fa:	e0 8a 00 08 	brle	8000930a <_dtoa_r+0x8f2>
800092fe:	04 9b       	mov	r11,r2
80009300:	12 9a       	mov	r10,r9
80009302:	0e 9c       	mov	r12,r7
80009304:	e0 a0 07 56 	rcall	8000a1b0 <__lshift>
80009308:	18 92       	mov	r2,r12
8000930a:	41 48       	lddsp	r8,sp[0x50]
8000930c:	58 08       	cp.w	r8,0
8000930e:	c1 b0       	breq	80009344 <_dtoa_r+0x92c>
80009310:	04 9b       	mov	r11,r2
80009312:	06 9c       	mov	r12,r3
80009314:	e0 a0 06 2a 	rcall	80009f68 <__mcmp>
80009318:	c1 64       	brge	80009344 <_dtoa_r+0x92c>
8000931a:	06 9b       	mov	r11,r3
8000931c:	30 09       	mov	r9,0
8000931e:	30 aa       	mov	r10,10
80009320:	0e 9c       	mov	r12,r7
80009322:	e0 a0 08 13 	rcall	8000a348 <__multadd>
80009326:	20 16       	sub	r6,1
80009328:	18 93       	mov	r3,r12
8000932a:	40 dc       	lddsp	r12,sp[0x34]
8000932c:	58 0c       	cp.w	r12,0
8000932e:	c0 31       	brne	80009334 <_dtoa_r+0x91c>
80009330:	40 91       	lddsp	r1,sp[0x24]
80009332:	c0 98       	rjmp	80009344 <_dtoa_r+0x92c>
80009334:	08 9b       	mov	r11,r4
80009336:	40 91       	lddsp	r1,sp[0x24]
80009338:	30 09       	mov	r9,0
8000933a:	30 aa       	mov	r10,10
8000933c:	0e 9c       	mov	r12,r7
8000933e:	e0 a0 08 05 	rcall	8000a348 <__multadd>
80009342:	18 94       	mov	r4,r12
80009344:	58 01       	cp.w	r1,0
80009346:	5f a9       	srle	r9
80009348:	40 cb       	lddsp	r11,sp[0x30]
8000934a:	58 2b       	cp.w	r11,2
8000934c:	5f 98       	srgt	r8
8000934e:	f3 e8 00 08 	and	r8,r9,r8
80009352:	c2 50       	breq	8000939c <_dtoa_r+0x984>
80009354:	58 01       	cp.w	r1,0
80009356:	c1 11       	brne	80009378 <_dtoa_r+0x960>
80009358:	04 9b       	mov	r11,r2
8000935a:	02 99       	mov	r9,r1
8000935c:	30 5a       	mov	r10,5
8000935e:	0e 9c       	mov	r12,r7
80009360:	e0 a0 07 f4 	rcall	8000a348 <__multadd>
80009364:	18 92       	mov	r2,r12
80009366:	18 9b       	mov	r11,r12
80009368:	06 9c       	mov	r12,r3
8000936a:	e0 a0 05 ff 	rcall	80009f68 <__mcmp>
8000936e:	e0 89 00 0f 	brgt	8000938c <_dtoa_r+0x974>
80009372:	c0 38       	rjmp	80009378 <_dtoa_r+0x960>
80009374:	30 02       	mov	r2,0
80009376:	04 94       	mov	r4,r2
80009378:	40 ea       	lddsp	r10,sp[0x38]
8000937a:	30 09       	mov	r9,0
8000937c:	5c da       	com	r10
8000937e:	40 85       	lddsp	r5,sp[0x20]
80009380:	50 6a       	stdsp	sp[0x18],r10
80009382:	50 49       	stdsp	sp[0x10],r9
80009384:	c0 f9       	rjmp	800095a2 <_dtoa_r+0xb8a>
80009386:	08 92       	mov	r2,r4
80009388:	40 66       	lddsp	r6,sp[0x18]
8000938a:	04 94       	mov	r4,r2
8000938c:	2f f6       	sub	r6,-1
8000938e:	50 66       	stdsp	sp[0x18],r6
80009390:	33 18       	mov	r8,49
80009392:	40 85       	lddsp	r5,sp[0x20]
80009394:	0a c8       	st.b	r5++,r8
80009396:	30 08       	mov	r8,0
80009398:	50 48       	stdsp	sp[0x10],r8
8000939a:	c0 49       	rjmp	800095a2 <_dtoa_r+0xb8a>
8000939c:	40 dc       	lddsp	r12,sp[0x34]
8000939e:	58 0c       	cp.w	r12,0
800093a0:	e0 80 00 b5 	breq	8000950a <_dtoa_r+0xaf2>
800093a4:	58 05       	cp.w	r5,0
800093a6:	e0 8a 00 08 	brle	800093b6 <_dtoa_r+0x99e>
800093aa:	08 9b       	mov	r11,r4
800093ac:	0a 9a       	mov	r10,r5
800093ae:	0e 9c       	mov	r12,r7
800093b0:	e0 a0 07 00 	rcall	8000a1b0 <__lshift>
800093b4:	18 94       	mov	r4,r12
800093b6:	40 6b       	lddsp	r11,sp[0x18]
800093b8:	58 0b       	cp.w	r11,0
800093ba:	c0 31       	brne	800093c0 <_dtoa_r+0x9a8>
800093bc:	08 9c       	mov	r12,r4
800093be:	c1 38       	rjmp	800093e4 <_dtoa_r+0x9cc>
800093c0:	68 1b       	ld.w	r11,r4[0x4]
800093c2:	0e 9c       	mov	r12,r7
800093c4:	e0 a0 06 06 	rcall	80009fd0 <_Balloc>
800093c8:	68 4a       	ld.w	r10,r4[0x10]
800093ca:	18 95       	mov	r5,r12
800093cc:	e8 cb ff f4 	sub	r11,r4,-12
800093d0:	2f ea       	sub	r10,-2
800093d2:	2f 4c       	sub	r12,-12
800093d4:	a3 6a       	lsl	r10,0x2
800093d6:	fe b0 e7 9b 	rcall	8000630c <memcpy>
800093da:	0a 9b       	mov	r11,r5
800093dc:	30 1a       	mov	r10,1
800093de:	0e 9c       	mov	r12,r7
800093e0:	e0 a0 06 e8 	rcall	8000a1b0 <__lshift>
800093e4:	50 44       	stdsp	sp[0x10],r4
800093e6:	40 3a       	lddsp	r10,sp[0xc]
800093e8:	30 19       	mov	r9,1
800093ea:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
800093ee:	18 94       	mov	r4,r12
800093f0:	50 da       	stdsp	sp[0x34],r10
800093f2:	40 85       	lddsp	r5,sp[0x20]
800093f4:	50 99       	stdsp	sp[0x24],r9
800093f6:	50 26       	stdsp	sp[0x8],r6
800093f8:	50 e1       	stdsp	sp[0x38],r1
800093fa:	04 9b       	mov	r11,r2
800093fc:	06 9c       	mov	r12,r3
800093fe:	fe b0 fa 7d 	rcall	800088f8 <quorem>
80009402:	40 4b       	lddsp	r11,sp[0x10]
80009404:	f8 c0 ff d0 	sub	r0,r12,-48
80009408:	06 9c       	mov	r12,r3
8000940a:	e0 a0 05 af 	rcall	80009f68 <__mcmp>
8000940e:	08 9a       	mov	r10,r4
80009410:	50 6c       	stdsp	sp[0x18],r12
80009412:	04 9b       	mov	r11,r2
80009414:	0e 9c       	mov	r12,r7
80009416:	e0 a0 06 65 	rcall	8000a0e0 <__mdiff>
8000941a:	18 91       	mov	r1,r12
8000941c:	78 38       	ld.w	r8,r12[0xc]
8000941e:	58 08       	cp.w	r8,0
80009420:	c0 30       	breq	80009426 <_dtoa_r+0xa0e>
80009422:	30 16       	mov	r6,1
80009424:	c0 68       	rjmp	80009430 <_dtoa_r+0xa18>
80009426:	18 9b       	mov	r11,r12
80009428:	06 9c       	mov	r12,r3
8000942a:	e0 a0 05 9f 	rcall	80009f68 <__mcmp>
8000942e:	18 96       	mov	r6,r12
80009430:	0e 9c       	mov	r12,r7
80009432:	02 9b       	mov	r11,r1
80009434:	e0 a0 05 b4 	rcall	80009f9c <_Bfree>
80009438:	40 cc       	lddsp	r12,sp[0x30]
8000943a:	ed ec 10 08 	or	r8,r6,r12
8000943e:	c0 d1       	brne	80009458 <_dtoa_r+0xa40>
80009440:	40 db       	lddsp	r11,sp[0x34]
80009442:	58 0b       	cp.w	r11,0
80009444:	c0 a1       	brne	80009458 <_dtoa_r+0xa40>
80009446:	40 26       	lddsp	r6,sp[0x8]
80009448:	e0 40 00 39 	cp.w	r0,57
8000944c:	c3 00       	breq	800094ac <_dtoa_r+0xa94>
8000944e:	40 6a       	lddsp	r10,sp[0x18]
80009450:	58 0a       	cp.w	r10,0
80009452:	e0 89 00 24 	brgt	8000949a <_dtoa_r+0xa82>
80009456:	c2 f8       	rjmp	800094b4 <_dtoa_r+0xa9c>
80009458:	40 69       	lddsp	r9,sp[0x18]
8000945a:	58 09       	cp.w	r9,0
8000945c:	c0 85       	brlt	8000946c <_dtoa_r+0xa54>
8000945e:	12 98       	mov	r8,r9
80009460:	40 cc       	lddsp	r12,sp[0x30]
80009462:	18 48       	or	r8,r12
80009464:	c1 d1       	brne	8000949e <_dtoa_r+0xa86>
80009466:	40 db       	lddsp	r11,sp[0x34]
80009468:	58 0b       	cp.w	r11,0
8000946a:	c1 a1       	brne	8000949e <_dtoa_r+0xa86>
8000946c:	0c 99       	mov	r9,r6
8000946e:	40 26       	lddsp	r6,sp[0x8]
80009470:	58 09       	cp.w	r9,0
80009472:	e0 8a 00 21 	brle	800094b4 <_dtoa_r+0xa9c>
80009476:	06 9b       	mov	r11,r3
80009478:	30 1a       	mov	r10,1
8000947a:	0e 9c       	mov	r12,r7
8000947c:	e0 a0 06 9a 	rcall	8000a1b0 <__lshift>
80009480:	04 9b       	mov	r11,r2
80009482:	18 93       	mov	r3,r12
80009484:	e0 a0 05 72 	rcall	80009f68 <__mcmp>
80009488:	e0 89 00 06 	brgt	80009494 <_dtoa_r+0xa7c>
8000948c:	c1 41       	brne	800094b4 <_dtoa_r+0xa9c>
8000948e:	ed b0 00 00 	bld	r0,0x0
80009492:	c1 11       	brne	800094b4 <_dtoa_r+0xa9c>
80009494:	e0 40 00 39 	cp.w	r0,57
80009498:	c0 a0       	breq	800094ac <_dtoa_r+0xa94>
8000949a:	2f f0       	sub	r0,-1
8000949c:	c0 c8       	rjmp	800094b4 <_dtoa_r+0xa9c>
8000949e:	58 06       	cp.w	r6,0
800094a0:	e0 8a 00 0c 	brle	800094b8 <_dtoa_r+0xaa0>
800094a4:	40 26       	lddsp	r6,sp[0x8]
800094a6:	e0 40 00 39 	cp.w	r0,57
800094aa:	c0 41       	brne	800094b2 <_dtoa_r+0xa9a>
800094ac:	33 98       	mov	r8,57
800094ae:	0a c8       	st.b	r5++,r8
800094b0:	c6 78       	rjmp	8000957e <_dtoa_r+0xb66>
800094b2:	2f f0       	sub	r0,-1
800094b4:	0a c0       	st.b	r5++,r0
800094b6:	c7 58       	rjmp	800095a0 <_dtoa_r+0xb88>
800094b8:	0a c0       	st.b	r5++,r0
800094ba:	40 9a       	lddsp	r10,sp[0x24]
800094bc:	40 e9       	lddsp	r9,sp[0x38]
800094be:	12 3a       	cp.w	r10,r9
800094c0:	c4 30       	breq	80009546 <_dtoa_r+0xb2e>
800094c2:	06 9b       	mov	r11,r3
800094c4:	30 09       	mov	r9,0
800094c6:	30 aa       	mov	r10,10
800094c8:	0e 9c       	mov	r12,r7
800094ca:	e0 a0 07 3f 	rcall	8000a348 <__multadd>
800094ce:	40 48       	lddsp	r8,sp[0x10]
800094d0:	18 93       	mov	r3,r12
800094d2:	08 38       	cp.w	r8,r4
800094d4:	c0 91       	brne	800094e6 <_dtoa_r+0xace>
800094d6:	10 9b       	mov	r11,r8
800094d8:	30 09       	mov	r9,0
800094da:	30 aa       	mov	r10,10
800094dc:	0e 9c       	mov	r12,r7
800094de:	e0 a0 07 35 	rcall	8000a348 <__multadd>
800094e2:	50 4c       	stdsp	sp[0x10],r12
800094e4:	c0 e8       	rjmp	80009500 <_dtoa_r+0xae8>
800094e6:	40 4b       	lddsp	r11,sp[0x10]
800094e8:	30 09       	mov	r9,0
800094ea:	30 aa       	mov	r10,10
800094ec:	0e 9c       	mov	r12,r7
800094ee:	e0 a0 07 2d 	rcall	8000a348 <__multadd>
800094f2:	08 9b       	mov	r11,r4
800094f4:	50 4c       	stdsp	sp[0x10],r12
800094f6:	30 09       	mov	r9,0
800094f8:	30 aa       	mov	r10,10
800094fa:	0e 9c       	mov	r12,r7
800094fc:	e0 a0 07 26 	rcall	8000a348 <__multadd>
80009500:	18 94       	mov	r4,r12
80009502:	40 9c       	lddsp	r12,sp[0x24]
80009504:	2f fc       	sub	r12,-1
80009506:	50 9c       	stdsp	sp[0x24],r12
80009508:	c7 9b       	rjmp	800093fa <_dtoa_r+0x9e2>
8000950a:	30 18       	mov	r8,1
8000950c:	06 90       	mov	r0,r3
8000950e:	40 85       	lddsp	r5,sp[0x20]
80009510:	08 93       	mov	r3,r4
80009512:	0c 94       	mov	r4,r6
80009514:	10 96       	mov	r6,r8
80009516:	04 9b       	mov	r11,r2
80009518:	00 9c       	mov	r12,r0
8000951a:	fe b0 f9 ef 	rcall	800088f8 <quorem>
8000951e:	2d 0c       	sub	r12,-48
80009520:	0a cc       	st.b	r5++,r12
80009522:	02 36       	cp.w	r6,r1
80009524:	c0 a4       	brge	80009538 <_dtoa_r+0xb20>
80009526:	00 9b       	mov	r11,r0
80009528:	30 09       	mov	r9,0
8000952a:	30 aa       	mov	r10,10
8000952c:	0e 9c       	mov	r12,r7
8000952e:	2f f6       	sub	r6,-1
80009530:	e0 a0 07 0c 	rcall	8000a348 <__multadd>
80009534:	18 90       	mov	r0,r12
80009536:	cf 0b       	rjmp	80009516 <_dtoa_r+0xafe>
80009538:	08 96       	mov	r6,r4
8000953a:	30 0b       	mov	r11,0
8000953c:	06 94       	mov	r4,r3
8000953e:	50 4b       	stdsp	sp[0x10],r11
80009540:	00 93       	mov	r3,r0
80009542:	18 90       	mov	r0,r12
80009544:	c0 28       	rjmp	80009548 <_dtoa_r+0xb30>
80009546:	40 26       	lddsp	r6,sp[0x8]
80009548:	06 9b       	mov	r11,r3
8000954a:	30 1a       	mov	r10,1
8000954c:	0e 9c       	mov	r12,r7
8000954e:	e0 a0 06 31 	rcall	8000a1b0 <__lshift>
80009552:	04 9b       	mov	r11,r2
80009554:	18 93       	mov	r3,r12
80009556:	e0 a0 05 09 	rcall	80009f68 <__mcmp>
8000955a:	e0 89 00 12 	brgt	8000957e <_dtoa_r+0xb66>
8000955e:	c1 b1       	brne	80009594 <_dtoa_r+0xb7c>
80009560:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80009564:	c0 d1       	brne	8000957e <_dtoa_r+0xb66>
80009566:	c1 78       	rjmp	80009594 <_dtoa_r+0xb7c>
80009568:	40 89       	lddsp	r9,sp[0x20]
8000956a:	12 38       	cp.w	r8,r9
8000956c:	c0 30       	breq	80009572 <_dtoa_r+0xb5a>
8000956e:	10 95       	mov	r5,r8
80009570:	c0 88       	rjmp	80009580 <_dtoa_r+0xb68>
80009572:	2f f6       	sub	r6,-1
80009574:	50 66       	stdsp	sp[0x18],r6
80009576:	33 18       	mov	r8,49
80009578:	40 8c       	lddsp	r12,sp[0x20]
8000957a:	b8 88       	st.b	r12[0x0],r8
8000957c:	c1 38       	rjmp	800095a2 <_dtoa_r+0xb8a>
8000957e:	33 9a       	mov	r10,57
80009580:	0a 98       	mov	r8,r5
80009582:	11 79       	ld.ub	r9,--r8
80009584:	f4 09 18 00 	cp.b	r9,r10
80009588:	cf 00       	breq	80009568 <_dtoa_r+0xb50>
8000958a:	2f f9       	sub	r9,-1
8000958c:	b0 89       	st.b	r8[0x0],r9
8000958e:	c0 98       	rjmp	800095a0 <_dtoa_r+0xb88>
80009590:	10 95       	mov	r5,r8
80009592:	c0 28       	rjmp	80009596 <_dtoa_r+0xb7e>
80009594:	33 09       	mov	r9,48
80009596:	0a 98       	mov	r8,r5
80009598:	11 7a       	ld.ub	r10,--r8
8000959a:	f2 0a 18 00 	cp.b	r10,r9
8000959e:	cf 90       	breq	80009590 <_dtoa_r+0xb78>
800095a0:	50 66       	stdsp	sp[0x18],r6
800095a2:	04 9b       	mov	r11,r2
800095a4:	0e 9c       	mov	r12,r7
800095a6:	e0 a0 04 fb 	rcall	80009f9c <_Bfree>
800095aa:	58 04       	cp.w	r4,0
800095ac:	c1 20       	breq	800095d0 <_dtoa_r+0xbb8>
800095ae:	40 4b       	lddsp	r11,sp[0x10]
800095b0:	08 3b       	cp.w	r11,r4
800095b2:	5f 19       	srne	r9
800095b4:	58 0b       	cp.w	r11,0
800095b6:	5f 18       	srne	r8
800095b8:	f3 e8 00 08 	and	r8,r9,r8
800095bc:	c0 40       	breq	800095c4 <_dtoa_r+0xbac>
800095be:	0e 9c       	mov	r12,r7
800095c0:	e0 a0 04 ee 	rcall	80009f9c <_Bfree>
800095c4:	08 9b       	mov	r11,r4
800095c6:	0e 9c       	mov	r12,r7
800095c8:	e0 a0 04 ea 	rcall	80009f9c <_Bfree>
800095cc:	c0 28       	rjmp	800095d0 <_dtoa_r+0xbb8>
800095ce:	50 66       	stdsp	sp[0x18],r6
800095d0:	0e 9c       	mov	r12,r7
800095d2:	06 9b       	mov	r11,r3
800095d4:	e0 a0 04 e4 	rcall	80009f9c <_Bfree>
800095d8:	30 08       	mov	r8,0
800095da:	aa 88       	st.b	r5[0x0],r8
800095dc:	40 68       	lddsp	r8,sp[0x18]
800095de:	41 5a       	lddsp	r10,sp[0x54]
800095e0:	2f f8       	sub	r8,-1
800095e2:	41 29       	lddsp	r9,sp[0x48]
800095e4:	95 08       	st.w	r10[0x0],r8
800095e6:	40 8c       	lddsp	r12,sp[0x20]
800095e8:	58 09       	cp.w	r9,0
800095ea:	fb f8 10 12 	ld.wne	r8,sp[0x48]
800095ee:	f1 f5 1a 00 	st.wne	r8[0x0],r5
800095f2:	2e 6d       	sub	sp,-104
800095f4:	d8 32       	popm	r0-r7,pc
800095f6:	d7 03       	nop

800095f8 <__errno>:
800095f8:	e0 68 05 34 	mov	r8,1332
800095fc:	70 0c       	ld.w	r12,r8[0x0]
800095fe:	2f 4c       	sub	r12,-12
80009600:	5e fc       	retal	r12
80009602:	d7 03       	nop

80009604 <_fflush_r>:
80009604:	d4 21       	pushm	r4-r7,lr
80009606:	16 97       	mov	r7,r11
80009608:	18 96       	mov	r6,r12
8000960a:	76 48       	ld.w	r8,r11[0x10]
8000960c:	58 08       	cp.w	r8,0
8000960e:	c7 c0       	breq	80009706 <_fflush_r+0x102>
80009610:	58 0c       	cp.w	r12,0
80009612:	c0 50       	breq	8000961c <_fflush_r+0x18>
80009614:	78 68       	ld.w	r8,r12[0x18]
80009616:	58 08       	cp.w	r8,0
80009618:	c0 21       	brne	8000961c <_fflush_r+0x18>
8000961a:	cd 1c       	rcall	800097bc <__sinit>
8000961c:	4b b8       	lddpc	r8,80009708 <_fflush_r+0x104>
8000961e:	10 37       	cp.w	r7,r8
80009620:	c0 31       	brne	80009626 <_fflush_r+0x22>
80009622:	6c 07       	ld.w	r7,r6[0x0]
80009624:	c0 a8       	rjmp	80009638 <_fflush_r+0x34>
80009626:	4b a8       	lddpc	r8,8000970c <_fflush_r+0x108>
80009628:	10 37       	cp.w	r7,r8
8000962a:	c0 31       	brne	80009630 <_fflush_r+0x2c>
8000962c:	6c 17       	ld.w	r7,r6[0x4]
8000962e:	c0 58       	rjmp	80009638 <_fflush_r+0x34>
80009630:	4b 88       	lddpc	r8,80009710 <_fflush_r+0x10c>
80009632:	10 37       	cp.w	r7,r8
80009634:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80009638:	8e 6a       	ld.sh	r10,r7[0xc]
8000963a:	14 98       	mov	r8,r10
8000963c:	ed ba 00 03 	bld	r10,0x3
80009640:	c4 20       	breq	800096c4 <_fflush_r+0xc0>
80009642:	ab ba       	sbr	r10,0xb
80009644:	ae 6a       	st.h	r7[0xc],r10
80009646:	6e 18       	ld.w	r8,r7[0x4]
80009648:	58 08       	cp.w	r8,0
8000964a:	e0 89 00 06 	brgt	80009656 <_fflush_r+0x52>
8000964e:	6f 08       	ld.w	r8,r7[0x40]
80009650:	58 08       	cp.w	r8,0
80009652:	e0 8a 00 5a 	brle	80009706 <_fflush_r+0x102>
80009656:	6e b8       	ld.w	r8,r7[0x2c]
80009658:	58 08       	cp.w	r8,0
8000965a:	c5 60       	breq	80009706 <_fflush_r+0x102>
8000965c:	e2 1a 10 00 	andl	r10,0x1000,COH
80009660:	c0 30       	breq	80009666 <_fflush_r+0x62>
80009662:	6f 55       	ld.w	r5,r7[0x54]
80009664:	c0 f8       	rjmp	80009682 <_fflush_r+0x7e>
80009666:	30 19       	mov	r9,1
80009668:	6e 8b       	ld.w	r11,r7[0x20]
8000966a:	0c 9c       	mov	r12,r6
8000966c:	5d 18       	icall	r8
8000966e:	18 95       	mov	r5,r12
80009670:	5b fc       	cp.w	r12,-1
80009672:	c0 81       	brne	80009682 <_fflush_r+0x7e>
80009674:	6c 38       	ld.w	r8,r6[0xc]
80009676:	59 d8       	cp.w	r8,29
80009678:	c4 70       	breq	80009706 <_fflush_r+0x102>
8000967a:	8e 68       	ld.sh	r8,r7[0xc]
8000967c:	a7 a8       	sbr	r8,0x6
8000967e:	ae 68       	st.h	r7[0xc],r8
80009680:	d8 22       	popm	r4-r7,pc
80009682:	8e 68       	ld.sh	r8,r7[0xc]
80009684:	ed b8 00 02 	bld	r8,0x2
80009688:	c0 91       	brne	8000969a <_fflush_r+0x96>
8000968a:	6e 18       	ld.w	r8,r7[0x4]
8000968c:	10 15       	sub	r5,r8
8000968e:	6e d8       	ld.w	r8,r7[0x34]
80009690:	58 08       	cp.w	r8,0
80009692:	ef f8 10 10 	ld.wne	r8,r7[0x40]
80009696:	eb d8 e1 15 	subne	r5,r5,r8
8000969a:	6e b8       	ld.w	r8,r7[0x2c]
8000969c:	0c 9c       	mov	r12,r6
8000969e:	30 09       	mov	r9,0
800096a0:	0a 9a       	mov	r10,r5
800096a2:	6e 8b       	ld.w	r11,r7[0x20]
800096a4:	5d 18       	icall	r8
800096a6:	8e 68       	ld.sh	r8,r7[0xc]
800096a8:	0a 3c       	cp.w	r12,r5
800096aa:	c2 61       	brne	800096f6 <_fflush_r+0xf2>
800096ac:	ab d8       	cbr	r8,0xb
800096ae:	30 0c       	mov	r12,0
800096b0:	6e 49       	ld.w	r9,r7[0x10]
800096b2:	ae 68       	st.h	r7[0xc],r8
800096b4:	8f 1c       	st.w	r7[0x4],r12
800096b6:	8f 09       	st.w	r7[0x0],r9
800096b8:	ed b8 00 0c 	bld	r8,0xc
800096bc:	c2 51       	brne	80009706 <_fflush_r+0x102>
800096be:	ef 45 00 54 	st.w	r7[84],r5
800096c2:	d8 22       	popm	r4-r7,pc
800096c4:	6e 45       	ld.w	r5,r7[0x10]
800096c6:	58 05       	cp.w	r5,0
800096c8:	c1 f0       	breq	80009706 <_fflush_r+0x102>
800096ca:	6e 04       	ld.w	r4,r7[0x0]
800096cc:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
800096d0:	8f 05       	st.w	r7[0x0],r5
800096d2:	f9 b8 01 00 	movne	r8,0
800096d6:	ef f8 00 05 	ld.weq	r8,r7[0x14]
800096da:	0a 14       	sub	r4,r5
800096dc:	8f 28       	st.w	r7[0x8],r8
800096de:	c1 18       	rjmp	80009700 <_fflush_r+0xfc>
800096e0:	08 99       	mov	r9,r4
800096e2:	0a 9a       	mov	r10,r5
800096e4:	6e a8       	ld.w	r8,r7[0x28]
800096e6:	6e 8b       	ld.w	r11,r7[0x20]
800096e8:	0c 9c       	mov	r12,r6
800096ea:	5d 18       	icall	r8
800096ec:	18 14       	sub	r4,r12
800096ee:	58 0c       	cp.w	r12,0
800096f0:	e0 89 00 07 	brgt	800096fe <_fflush_r+0xfa>
800096f4:	8e 68       	ld.sh	r8,r7[0xc]
800096f6:	a7 a8       	sbr	r8,0x6
800096f8:	3f fc       	mov	r12,-1
800096fa:	ae 68       	st.h	r7[0xc],r8
800096fc:	d8 22       	popm	r4-r7,pc
800096fe:	18 05       	add	r5,r12
80009700:	58 04       	cp.w	r4,0
80009702:	fe 99 ff ef 	brgt	800096e0 <_fflush_r+0xdc>
80009706:	d8 2a       	popm	r4-r7,pc,r12=0
80009708:	80 01       	ld.sh	r1,r0[0x0]
8000970a:	28 4c       	sub	r12,-124
8000970c:	80 01       	ld.sh	r1,r0[0x0]
8000970e:	28 6c       	sub	r12,-122
80009710:	80 01       	ld.sh	r1,r0[0x0]
80009712:	28 8c       	sub	r12,-120

80009714 <__sfp_lock_acquire>:
80009714:	5e fc       	retal	r12

80009716 <__sfp_lock_release>:
80009716:	5e fc       	retal	r12

80009718 <_cleanup_r>:
80009718:	d4 01       	pushm	lr
8000971a:	fe cb ed de 	sub	r11,pc,-4642
8000971e:	e0 a0 02 f5 	rcall	80009d08 <_fwalk>
80009722:	d8 02       	popm	pc

80009724 <__sfmoreglue>:
80009724:	d4 21       	pushm	r4-r7,lr
80009726:	16 95       	mov	r5,r11
80009728:	f6 06 10 5c 	mul	r6,r11,92
8000972c:	ec cb ff f4 	sub	r11,r6,-12
80009730:	fe b0 e3 de 	rcall	80005eec <_malloc_r>
80009734:	18 97       	mov	r7,r12
80009736:	c0 90       	breq	80009748 <__sfmoreglue+0x24>
80009738:	99 15       	st.w	r12[0x4],r5
8000973a:	30 0b       	mov	r11,0
8000973c:	2f 4c       	sub	r12,-12
8000973e:	0c 9a       	mov	r10,r6
80009740:	8f 2c       	st.w	r7[0x8],r12
80009742:	8f 0b       	st.w	r7[0x0],r11
80009744:	e0 a0 03 94 	rcall	80009e6c <memset>
80009748:	0e 9c       	mov	r12,r7
8000974a:	d8 22       	popm	r4-r7,pc

8000974c <__sfp>:
8000974c:	d4 21       	pushm	r4-r7,lr
8000974e:	49 b8       	lddpc	r8,800097b8 <__sfp+0x6c>
80009750:	18 96       	mov	r6,r12
80009752:	70 07       	ld.w	r7,r8[0x0]
80009754:	6e 68       	ld.w	r8,r7[0x18]
80009756:	58 08       	cp.w	r8,0
80009758:	c0 31       	brne	8000975e <__sfp+0x12>
8000975a:	0e 9c       	mov	r12,r7
8000975c:	c3 0c       	rcall	800097bc <__sinit>
8000975e:	ee c7 ff 28 	sub	r7,r7,-216
80009762:	30 05       	mov	r5,0
80009764:	6e 2c       	ld.w	r12,r7[0x8]
80009766:	6e 18       	ld.w	r8,r7[0x4]
80009768:	c0 68       	rjmp	80009774 <__sfp+0x28>
8000976a:	98 69       	ld.sh	r9,r12[0xc]
8000976c:	ea 09 19 00 	cp.h	r9,r5
80009770:	c1 10       	breq	80009792 <__sfp+0x46>
80009772:	2a 4c       	sub	r12,-92
80009774:	20 18       	sub	r8,1
80009776:	cf a7       	brpl	8000976a <__sfp+0x1e>
80009778:	6e 08       	ld.w	r8,r7[0x0]
8000977a:	58 08       	cp.w	r8,0
8000977c:	c0 61       	brne	80009788 <__sfp+0x3c>
8000977e:	30 4b       	mov	r11,4
80009780:	0c 9c       	mov	r12,r6
80009782:	cd 1f       	rcall	80009724 <__sfmoreglue>
80009784:	8f 0c       	st.w	r7[0x0],r12
80009786:	c0 30       	breq	8000978c <__sfp+0x40>
80009788:	6e 07       	ld.w	r7,r7[0x0]
8000978a:	ce db       	rjmp	80009764 <__sfp+0x18>
8000978c:	30 c8       	mov	r8,12
8000978e:	8d 38       	st.w	r6[0xc],r8
80009790:	d8 22       	popm	r4-r7,pc
80009792:	30 08       	mov	r8,0
80009794:	f9 48 00 4c 	st.w	r12[76],r8
80009798:	99 08       	st.w	r12[0x0],r8
8000979a:	99 28       	st.w	r12[0x8],r8
8000979c:	99 18       	st.w	r12[0x4],r8
8000979e:	99 48       	st.w	r12[0x10],r8
800097a0:	99 58       	st.w	r12[0x14],r8
800097a2:	99 68       	st.w	r12[0x18],r8
800097a4:	99 d8       	st.w	r12[0x34],r8
800097a6:	99 e8       	st.w	r12[0x38],r8
800097a8:	f9 48 00 48 	st.w	r12[72],r8
800097ac:	3f f8       	mov	r8,-1
800097ae:	b8 78       	st.h	r12[0xe],r8
800097b0:	30 18       	mov	r8,1
800097b2:	b8 68       	st.h	r12[0xc],r8
800097b4:	d8 22       	popm	r4-r7,pc
800097b6:	d7 03       	nop
800097b8:	80 01       	ld.sh	r1,r0[0x0]
800097ba:	28 b0       	sub	r0,-117

800097bc <__sinit>:
800097bc:	d4 21       	pushm	r4-r7,lr
800097be:	18 96       	mov	r6,r12
800097c0:	78 67       	ld.w	r7,r12[0x18]
800097c2:	58 07       	cp.w	r7,0
800097c4:	c4 91       	brne	80009856 <__sinit+0x9a>
800097c6:	fe c8 00 ae 	sub	r8,pc,174
800097ca:	30 15       	mov	r5,1
800097cc:	99 a8       	st.w	r12[0x28],r8
800097ce:	f9 47 00 d8 	st.w	r12[216],r7
800097d2:	f9 47 00 dc 	st.w	r12[220],r7
800097d6:	f9 47 00 e0 	st.w	r12[224],r7
800097da:	99 65       	st.w	r12[0x18],r5
800097dc:	cb 8f       	rcall	8000974c <__sfp>
800097de:	8d 0c       	st.w	r6[0x0],r12
800097e0:	0c 9c       	mov	r12,r6
800097e2:	cb 5f       	rcall	8000974c <__sfp>
800097e4:	8d 1c       	st.w	r6[0x4],r12
800097e6:	0c 9c       	mov	r12,r6
800097e8:	cb 2f       	rcall	8000974c <__sfp>
800097ea:	6c 09       	ld.w	r9,r6[0x0]
800097ec:	30 48       	mov	r8,4
800097ee:	93 07       	st.w	r9[0x0],r7
800097f0:	b2 68       	st.h	r9[0xc],r8
800097f2:	93 17       	st.w	r9[0x4],r7
800097f4:	93 27       	st.w	r9[0x8],r7
800097f6:	6c 18       	ld.w	r8,r6[0x4]
800097f8:	b2 77       	st.h	r9[0xe],r7
800097fa:	93 47       	st.w	r9[0x10],r7
800097fc:	93 57       	st.w	r9[0x14],r7
800097fe:	93 67       	st.w	r9[0x18],r7
80009800:	93 89       	st.w	r9[0x20],r9
80009802:	91 07       	st.w	r8[0x0],r7
80009804:	91 17       	st.w	r8[0x4],r7
80009806:	91 27       	st.w	r8[0x8],r7
80009808:	fe ce f0 58 	sub	lr,pc,-4008
8000980c:	fe cb f0 88 	sub	r11,pc,-3960
80009810:	93 9e       	st.w	r9[0x24],lr
80009812:	93 ab       	st.w	r9[0x28],r11
80009814:	fe ca f0 b0 	sub	r10,pc,-3920
80009818:	fe c4 f0 bc 	sub	r4,pc,-3908
8000981c:	93 ba       	st.w	r9[0x2c],r10
8000981e:	93 c4       	st.w	r9[0x30],r4
80009820:	30 99       	mov	r9,9
80009822:	b0 69       	st.h	r8[0xc],r9
80009824:	b0 75       	st.h	r8[0xe],r5
80009826:	91 c4       	st.w	r8[0x30],r4
80009828:	91 47       	st.w	r8[0x10],r7
8000982a:	91 57       	st.w	r8[0x14],r7
8000982c:	91 67       	st.w	r8[0x18],r7
8000982e:	91 88       	st.w	r8[0x20],r8
80009830:	91 9e       	st.w	r8[0x24],lr
80009832:	91 ab       	st.w	r8[0x28],r11
80009834:	91 ba       	st.w	r8[0x2c],r10
80009836:	8d 2c       	st.w	r6[0x8],r12
80009838:	31 28       	mov	r8,18
8000983a:	99 07       	st.w	r12[0x0],r7
8000983c:	b8 68       	st.h	r12[0xc],r8
8000983e:	99 17       	st.w	r12[0x4],r7
80009840:	99 27       	st.w	r12[0x8],r7
80009842:	30 28       	mov	r8,2
80009844:	b8 78       	st.h	r12[0xe],r8
80009846:	99 c4       	st.w	r12[0x30],r4
80009848:	99 67       	st.w	r12[0x18],r7
8000984a:	99 9e       	st.w	r12[0x24],lr
8000984c:	99 ab       	st.w	r12[0x28],r11
8000984e:	99 ba       	st.w	r12[0x2c],r10
80009850:	99 47       	st.w	r12[0x10],r7
80009852:	99 57       	st.w	r12[0x14],r7
80009854:	99 8c       	st.w	r12[0x20],r12
80009856:	d8 22       	popm	r4-r7,pc

80009858 <_malloc_trim_r>:
80009858:	d4 21       	pushm	r4-r7,lr
8000985a:	16 95       	mov	r5,r11
8000985c:	18 97       	mov	r7,r12
8000985e:	fe b0 e5 fb 	rcall	80006454 <__malloc_lock>
80009862:	33 44       	mov	r4,52
80009864:	68 28       	ld.w	r8,r4[0x8]
80009866:	70 16       	ld.w	r6,r8[0x4]
80009868:	e0 16 ff fc 	andl	r6,0xfffc
8000986c:	ec c8 ff 91 	sub	r8,r6,-111
80009870:	f0 05 01 05 	sub	r5,r8,r5
80009874:	e0 15 ff 80 	andl	r5,0xff80
80009878:	ea c5 00 80 	sub	r5,r5,128
8000987c:	e0 45 00 7f 	cp.w	r5,127
80009880:	e0 8a 00 25 	brle	800098ca <_malloc_trim_r+0x72>
80009884:	30 0b       	mov	r11,0
80009886:	0e 9c       	mov	r12,r7
80009888:	fe b0 e5 e8 	rcall	80006458 <_sbrk_r>
8000988c:	68 28       	ld.w	r8,r4[0x8]
8000988e:	0c 08       	add	r8,r6
80009890:	10 3c       	cp.w	r12,r8
80009892:	c1 c1       	brne	800098ca <_malloc_trim_r+0x72>
80009894:	ea 0b 11 00 	rsub	r11,r5,0
80009898:	0e 9c       	mov	r12,r7
8000989a:	fe b0 e5 df 	rcall	80006458 <_sbrk_r>
8000989e:	5b fc       	cp.w	r12,-1
800098a0:	c1 91       	brne	800098d2 <_malloc_trim_r+0x7a>
800098a2:	30 0b       	mov	r11,0
800098a4:	0e 9c       	mov	r12,r7
800098a6:	fe b0 e5 d9 	rcall	80006458 <_sbrk_r>
800098aa:	68 28       	ld.w	r8,r4[0x8]
800098ac:	f8 08 01 09 	sub	r9,r12,r8
800098b0:	58 f9       	cp.w	r9,15
800098b2:	e0 8a 00 0c 	brle	800098ca <_malloc_trim_r+0x72>
800098b6:	a1 a9       	sbr	r9,0x0
800098b8:	91 19       	st.w	r8[0x4],r9
800098ba:	e0 68 04 40 	mov	r8,1088
800098be:	70 09       	ld.w	r9,r8[0x0]
800098c0:	e0 68 06 7c 	mov	r8,1660
800098c4:	f8 09 01 09 	sub	r9,r12,r9
800098c8:	91 09       	st.w	r8[0x0],r9
800098ca:	0e 9c       	mov	r12,r7
800098cc:	fe b0 e5 c5 	rcall	80006456 <__malloc_unlock>
800098d0:	d8 2a       	popm	r4-r7,pc,r12=0
800098d2:	68 28       	ld.w	r8,r4[0x8]
800098d4:	0a 16       	sub	r6,r5
800098d6:	a1 a6       	sbr	r6,0x0
800098d8:	91 16       	st.w	r8[0x4],r6
800098da:	e0 68 06 7c 	mov	r8,1660
800098de:	70 09       	ld.w	r9,r8[0x0]
800098e0:	0a 19       	sub	r9,r5
800098e2:	0e 9c       	mov	r12,r7
800098e4:	91 09       	st.w	r8[0x0],r9
800098e6:	fe b0 e5 b8 	rcall	80006456 <__malloc_unlock>
800098ea:	da 2a       	popm	r4-r7,pc,r12=1

800098ec <_free_r>:
800098ec:	d4 21       	pushm	r4-r7,lr
800098ee:	16 96       	mov	r6,r11
800098f0:	18 97       	mov	r7,r12
800098f2:	58 0b       	cp.w	r11,0
800098f4:	e0 80 00 be 	breq	80009a70 <_free_r+0x184>
800098f8:	fe b0 e5 ae 	rcall	80006454 <__malloc_lock>
800098fc:	20 86       	sub	r6,8
800098fe:	33 4a       	mov	r10,52
80009900:	6c 18       	ld.w	r8,r6[0x4]
80009902:	74 2e       	ld.w	lr,r10[0x8]
80009904:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80009908:	a1 c8       	cbr	r8,0x0
8000990a:	ec 08 00 09 	add	r9,r6,r8
8000990e:	72 1b       	ld.w	r11,r9[0x4]
80009910:	e0 1b ff fc 	andl	r11,0xfffc
80009914:	1c 39       	cp.w	r9,lr
80009916:	c1 e1       	brne	80009952 <_free_r+0x66>
80009918:	f6 08 00 08 	add	r8,r11,r8
8000991c:	58 0c       	cp.w	r12,0
8000991e:	c0 81       	brne	8000992e <_free_r+0x42>
80009920:	6c 09       	ld.w	r9,r6[0x0]
80009922:	12 16       	sub	r6,r9
80009924:	12 08       	add	r8,r9
80009926:	6c 3b       	ld.w	r11,r6[0xc]
80009928:	6c 29       	ld.w	r9,r6[0x8]
8000992a:	97 29       	st.w	r11[0x8],r9
8000992c:	93 3b       	st.w	r9[0xc],r11
8000992e:	10 99       	mov	r9,r8
80009930:	95 26       	st.w	r10[0x8],r6
80009932:	a1 a9       	sbr	r9,0x0
80009934:	8d 19       	st.w	r6[0x4],r9
80009936:	e0 69 04 3c 	mov	r9,1084
8000993a:	72 09       	ld.w	r9,r9[0x0]
8000993c:	12 38       	cp.w	r8,r9
8000993e:	c0 63       	brcs	8000994a <_free_r+0x5e>
80009940:	e0 68 06 78 	mov	r8,1656
80009944:	0e 9c       	mov	r12,r7
80009946:	70 0b       	ld.w	r11,r8[0x0]
80009948:	c8 8f       	rcall	80009858 <_malloc_trim_r>
8000994a:	0e 9c       	mov	r12,r7
8000994c:	fe b0 e5 85 	rcall	80006456 <__malloc_unlock>
80009950:	d8 22       	popm	r4-r7,pc
80009952:	93 1b       	st.w	r9[0x4],r11
80009954:	58 0c       	cp.w	r12,0
80009956:	c0 30       	breq	8000995c <_free_r+0x70>
80009958:	30 0c       	mov	r12,0
8000995a:	c1 08       	rjmp	8000997a <_free_r+0x8e>
8000995c:	6c 0e       	ld.w	lr,r6[0x0]
8000995e:	f4 c5 ff f8 	sub	r5,r10,-8
80009962:	1c 16       	sub	r6,lr
80009964:	1c 08       	add	r8,lr
80009966:	6c 2e       	ld.w	lr,r6[0x8]
80009968:	0a 3e       	cp.w	lr,r5
8000996a:	f9 bc 00 01 	moveq	r12,1
8000996e:	ed f5 10 03 	ld.wne	r5,r6[0xc]
80009972:	eb fe 1a 02 	st.wne	r5[0x8],lr
80009976:	fd f5 1a 03 	st.wne	lr[0xc],r5
8000997a:	f2 0b 00 0e 	add	lr,r9,r11
8000997e:	7c 1e       	ld.w	lr,lr[0x4]
80009980:	ed be 00 00 	bld	lr,0x0
80009984:	c1 30       	breq	800099aa <_free_r+0xbe>
80009986:	16 08       	add	r8,r11
80009988:	58 0c       	cp.w	r12,0
8000998a:	c0 c1       	brne	800099a2 <_free_r+0xb6>
8000998c:	33 4e       	mov	lr,52
8000998e:	72 2b       	ld.w	r11,r9[0x8]
80009990:	2f 8e       	sub	lr,-8
80009992:	1c 3b       	cp.w	r11,lr
80009994:	c0 71       	brne	800099a2 <_free_r+0xb6>
80009996:	97 36       	st.w	r11[0xc],r6
80009998:	97 26       	st.w	r11[0x8],r6
8000999a:	8d 2b       	st.w	r6[0x8],r11
8000999c:	8d 3b       	st.w	r6[0xc],r11
8000999e:	30 1c       	mov	r12,1
800099a0:	c0 58       	rjmp	800099aa <_free_r+0xbe>
800099a2:	72 2b       	ld.w	r11,r9[0x8]
800099a4:	72 39       	ld.w	r9,r9[0xc]
800099a6:	93 2b       	st.w	r9[0x8],r11
800099a8:	97 39       	st.w	r11[0xc],r9
800099aa:	10 99       	mov	r9,r8
800099ac:	ec 08 09 08 	st.w	r6[r8],r8
800099b0:	a1 a9       	sbr	r9,0x0
800099b2:	8d 19       	st.w	r6[0x4],r9
800099b4:	58 0c       	cp.w	r12,0
800099b6:	c5 a1       	brne	80009a6a <_free_r+0x17e>
800099b8:	e0 48 01 ff 	cp.w	r8,511
800099bc:	e0 8b 00 13 	brhi	800099e2 <_free_r+0xf6>
800099c0:	a3 98       	lsr	r8,0x3
800099c2:	f4 08 00 39 	add	r9,r10,r8<<0x3
800099c6:	72 2b       	ld.w	r11,r9[0x8]
800099c8:	8d 39       	st.w	r6[0xc],r9
800099ca:	8d 2b       	st.w	r6[0x8],r11
800099cc:	97 36       	st.w	r11[0xc],r6
800099ce:	93 26       	st.w	r9[0x8],r6
800099d0:	a3 48       	asr	r8,0x2
800099d2:	74 19       	ld.w	r9,r10[0x4]
800099d4:	30 1b       	mov	r11,1
800099d6:	f6 08 09 48 	lsl	r8,r11,r8
800099da:	f3 e8 10 08 	or	r8,r9,r8
800099de:	95 18       	st.w	r10[0x4],r8
800099e0:	c4 58       	rjmp	80009a6a <_free_r+0x17e>
800099e2:	f0 0b 16 09 	lsr	r11,r8,0x9
800099e6:	58 4b       	cp.w	r11,4
800099e8:	e0 8b 00 06 	brhi	800099f4 <_free_r+0x108>
800099ec:	f0 0b 16 06 	lsr	r11,r8,0x6
800099f0:	2c 8b       	sub	r11,-56
800099f2:	c2 08       	rjmp	80009a32 <_free_r+0x146>
800099f4:	59 4b       	cp.w	r11,20
800099f6:	e0 8b 00 04 	brhi	800099fe <_free_r+0x112>
800099fa:	2a 5b       	sub	r11,-91
800099fc:	c1 b8       	rjmp	80009a32 <_free_r+0x146>
800099fe:	e0 4b 00 54 	cp.w	r11,84
80009a02:	e0 8b 00 06 	brhi	80009a0e <_free_r+0x122>
80009a06:	f0 0b 16 0c 	lsr	r11,r8,0xc
80009a0a:	29 2b       	sub	r11,-110
80009a0c:	c1 38       	rjmp	80009a32 <_free_r+0x146>
80009a0e:	e0 4b 01 54 	cp.w	r11,340
80009a12:	e0 8b 00 06 	brhi	80009a1e <_free_r+0x132>
80009a16:	f0 0b 16 0f 	lsr	r11,r8,0xf
80009a1a:	28 9b       	sub	r11,-119
80009a1c:	c0 b8       	rjmp	80009a32 <_free_r+0x146>
80009a1e:	e0 4b 05 54 	cp.w	r11,1364
80009a22:	e0 88 00 05 	brls	80009a2c <_free_r+0x140>
80009a26:	37 eb       	mov	r11,126
80009a28:	c0 58       	rjmp	80009a32 <_free_r+0x146>
80009a2a:	d7 03       	nop
80009a2c:	f0 0b 16 12 	lsr	r11,r8,0x12
80009a30:	28 4b       	sub	r11,-124
80009a32:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
80009a36:	78 29       	ld.w	r9,r12[0x8]
80009a38:	18 39       	cp.w	r9,r12
80009a3a:	c0 e1       	brne	80009a56 <_free_r+0x16a>
80009a3c:	74 18       	ld.w	r8,r10[0x4]
80009a3e:	a3 4b       	asr	r11,0x2
80009a40:	30 1c       	mov	r12,1
80009a42:	f8 0b 09 4b 	lsl	r11,r12,r11
80009a46:	f1 eb 10 0b 	or	r11,r8,r11
80009a4a:	12 98       	mov	r8,r9
80009a4c:	95 1b       	st.w	r10[0x4],r11
80009a4e:	c0 a8       	rjmp	80009a62 <_free_r+0x176>
80009a50:	72 29       	ld.w	r9,r9[0x8]
80009a52:	18 39       	cp.w	r9,r12
80009a54:	c0 60       	breq	80009a60 <_free_r+0x174>
80009a56:	72 1a       	ld.w	r10,r9[0x4]
80009a58:	e0 1a ff fc 	andl	r10,0xfffc
80009a5c:	14 38       	cp.w	r8,r10
80009a5e:	cf 93       	brcs	80009a50 <_free_r+0x164>
80009a60:	72 38       	ld.w	r8,r9[0xc]
80009a62:	8d 38       	st.w	r6[0xc],r8
80009a64:	8d 29       	st.w	r6[0x8],r9
80009a66:	93 36       	st.w	r9[0xc],r6
80009a68:	91 26       	st.w	r8[0x8],r6
80009a6a:	0e 9c       	mov	r12,r7
80009a6c:	fe b0 e4 f5 	rcall	80006456 <__malloc_unlock>
80009a70:	d8 22       	popm	r4-r7,pc
80009a72:	d7 03       	nop

80009a74 <__sfvwrite_r>:
80009a74:	d4 31       	pushm	r0-r7,lr
80009a76:	20 3d       	sub	sp,12
80009a78:	14 94       	mov	r4,r10
80009a7a:	18 95       	mov	r5,r12
80009a7c:	16 97       	mov	r7,r11
80009a7e:	74 28       	ld.w	r8,r10[0x8]
80009a80:	58 08       	cp.w	r8,0
80009a82:	e0 80 01 40 	breq	80009d02 <__sfvwrite_r+0x28e>
80009a86:	96 68       	ld.sh	r8,r11[0xc]
80009a88:	ed b8 00 03 	bld	r8,0x3
80009a8c:	c0 41       	brne	80009a94 <__sfvwrite_r+0x20>
80009a8e:	76 48       	ld.w	r8,r11[0x10]
80009a90:	58 08       	cp.w	r8,0
80009a92:	c0 c1       	brne	80009aaa <__sfvwrite_r+0x36>
80009a94:	0e 9b       	mov	r11,r7
80009a96:	0a 9c       	mov	r12,r5
80009a98:	fe b0 f6 c0 	rcall	80008818 <__swsetup_r>
80009a9c:	c0 70       	breq	80009aaa <__sfvwrite_r+0x36>
80009a9e:	8e 68       	ld.sh	r8,r7[0xc]
80009aa0:	a7 a8       	sbr	r8,0x6
80009aa2:	ae 68       	st.h	r7[0xc],r8
80009aa4:	30 98       	mov	r8,9
80009aa6:	8b 38       	st.w	r5[0xc],r8
80009aa8:	c2 b9       	rjmp	80009cfe <__sfvwrite_r+0x28a>
80009aaa:	8e 63       	ld.sh	r3,r7[0xc]
80009aac:	68 00       	ld.w	r0,r4[0x0]
80009aae:	06 96       	mov	r6,r3
80009ab0:	e2 16 00 02 	andl	r6,0x2,COH
80009ab4:	c2 10       	breq	80009af6 <__sfvwrite_r+0x82>
80009ab6:	30 03       	mov	r3,0
80009ab8:	e0 62 04 00 	mov	r2,1024
80009abc:	06 96       	mov	r6,r3
80009abe:	c0 48       	rjmp	80009ac6 <__sfvwrite_r+0x52>
80009ac0:	60 03       	ld.w	r3,r0[0x0]
80009ac2:	60 16       	ld.w	r6,r0[0x4]
80009ac4:	2f 80       	sub	r0,-8
80009ac6:	58 06       	cp.w	r6,0
80009ac8:	cf c0       	breq	80009ac0 <__sfvwrite_r+0x4c>
80009aca:	e0 46 04 00 	cp.w	r6,1024
80009ace:	ec 09 17 80 	movls	r9,r6
80009ad2:	e4 09 17 b0 	movhi	r9,r2
80009ad6:	06 9a       	mov	r10,r3
80009ad8:	6e a8       	ld.w	r8,r7[0x28]
80009ada:	6e 8b       	ld.w	r11,r7[0x20]
80009adc:	0a 9c       	mov	r12,r5
80009ade:	5d 18       	icall	r8
80009ae0:	18 16       	sub	r6,r12
80009ae2:	58 0c       	cp.w	r12,0
80009ae4:	e0 8a 01 0a 	brle	80009cf8 <__sfvwrite_r+0x284>
80009ae8:	68 28       	ld.w	r8,r4[0x8]
80009aea:	18 18       	sub	r8,r12
80009aec:	89 28       	st.w	r4[0x8],r8
80009aee:	e0 80 01 0a 	breq	80009d02 <__sfvwrite_r+0x28e>
80009af2:	18 03       	add	r3,r12
80009af4:	ce 9b       	rjmp	80009ac6 <__sfvwrite_r+0x52>
80009af6:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80009afa:	c0 70       	breq	80009b08 <__sfvwrite_r+0x94>
80009afc:	50 06       	stdsp	sp[0x0],r6
80009afe:	0c 93       	mov	r3,r6
80009b00:	0c 91       	mov	r1,r6
80009b02:	50 15       	stdsp	sp[0x4],r5
80009b04:	08 92       	mov	r2,r4
80009b06:	c9 c8       	rjmp	80009c3e <__sfvwrite_r+0x1ca>
80009b08:	06 96       	mov	r6,r3
80009b0a:	08 91       	mov	r1,r4
80009b0c:	c0 48       	rjmp	80009b14 <__sfvwrite_r+0xa0>
80009b0e:	60 03       	ld.w	r3,r0[0x0]
80009b10:	60 16       	ld.w	r6,r0[0x4]
80009b12:	2f 80       	sub	r0,-8
80009b14:	58 06       	cp.w	r6,0
80009b16:	cf c0       	breq	80009b0e <__sfvwrite_r+0x9a>
80009b18:	8e 68       	ld.sh	r8,r7[0xc]
80009b1a:	6e 24       	ld.w	r4,r7[0x8]
80009b1c:	10 99       	mov	r9,r8
80009b1e:	e2 19 02 00 	andl	r9,0x200,COH
80009b22:	c5 50       	breq	80009bcc <__sfvwrite_r+0x158>
80009b24:	08 36       	cp.w	r6,r4
80009b26:	c4 43       	brcs	80009bae <__sfvwrite_r+0x13a>
80009b28:	10 99       	mov	r9,r8
80009b2a:	e2 19 04 80 	andl	r9,0x480,COH
80009b2e:	c4 00       	breq	80009bae <__sfvwrite_r+0x13a>
80009b30:	6e 4b       	ld.w	r11,r7[0x10]
80009b32:	6e 09       	ld.w	r9,r7[0x0]
80009b34:	16 19       	sub	r9,r11
80009b36:	50 09       	stdsp	sp[0x0],r9
80009b38:	6e 59       	ld.w	r9,r7[0x14]
80009b3a:	10 9c       	mov	r12,r8
80009b3c:	f2 09 00 1a 	add	r10,r9,r9<<0x1
80009b40:	30 28       	mov	r8,2
80009b42:	f4 08 0c 08 	divs	r8,r10,r8
80009b46:	fa e9 00 04 	st.d	sp[4],r8
80009b4a:	10 94       	mov	r4,r8
80009b4c:	40 09       	lddsp	r9,sp[0x0]
80009b4e:	e2 1c 04 00 	andl	r12,0x400,COH
80009b52:	2f f9       	sub	r9,-1
80009b54:	0c 09       	add	r9,r6
80009b56:	12 38       	cp.w	r8,r9
80009b58:	f2 04 17 30 	movlo	r4,r9
80009b5c:	58 0c       	cp.w	r12,0
80009b5e:	c1 10       	breq	80009b80 <__sfvwrite_r+0x10c>
80009b60:	08 9b       	mov	r11,r4
80009b62:	0a 9c       	mov	r12,r5
80009b64:	fe b0 e1 c4 	rcall	80005eec <_malloc_r>
80009b68:	18 92       	mov	r2,r12
80009b6a:	c1 40       	breq	80009b92 <__sfvwrite_r+0x11e>
80009b6c:	40 0a       	lddsp	r10,sp[0x0]
80009b6e:	6e 4b       	ld.w	r11,r7[0x10]
80009b70:	fe b0 e3 ce 	rcall	8000630c <memcpy>
80009b74:	8e 68       	ld.sh	r8,r7[0xc]
80009b76:	e0 18 fb 7f 	andl	r8,0xfb7f
80009b7a:	a7 b8       	sbr	r8,0x7
80009b7c:	ae 68       	st.h	r7[0xc],r8
80009b7e:	c0 d8       	rjmp	80009b98 <__sfvwrite_r+0x124>
80009b80:	08 9a       	mov	r10,r4
80009b82:	0a 9c       	mov	r12,r5
80009b84:	e0 a0 04 68 	rcall	8000a454 <_realloc_r>
80009b88:	18 92       	mov	r2,r12
80009b8a:	c0 71       	brne	80009b98 <__sfvwrite_r+0x124>
80009b8c:	6e 4b       	ld.w	r11,r7[0x10]
80009b8e:	0a 9c       	mov	r12,r5
80009b90:	ca ee       	rcall	800098ec <_free_r>
80009b92:	30 c8       	mov	r8,12
80009b94:	8b 38       	st.w	r5[0xc],r8
80009b96:	cb 18       	rjmp	80009cf8 <__sfvwrite_r+0x284>
80009b98:	40 0a       	lddsp	r10,sp[0x0]
80009b9a:	40 09       	lddsp	r9,sp[0x0]
80009b9c:	e8 0a 01 0a 	sub	r10,r4,r10
80009ba0:	e4 09 00 08 	add	r8,r2,r9
80009ba4:	8f 54       	st.w	r7[0x14],r4
80009ba6:	8f 2a       	st.w	r7[0x8],r10
80009ba8:	8f 08       	st.w	r7[0x0],r8
80009baa:	8f 42       	st.w	r7[0x10],r2
80009bac:	0c 94       	mov	r4,r6
80009bae:	08 36       	cp.w	r6,r4
80009bb0:	ec 04 17 30 	movlo	r4,r6
80009bb4:	06 9b       	mov	r11,r3
80009bb6:	08 9a       	mov	r10,r4
80009bb8:	6e 0c       	ld.w	r12,r7[0x0]
80009bba:	c3 ad       	rcall	80009e2e <memmove>
80009bbc:	6e 08       	ld.w	r8,r7[0x0]
80009bbe:	08 08       	add	r8,r4
80009bc0:	8f 08       	st.w	r7[0x0],r8
80009bc2:	6e 28       	ld.w	r8,r7[0x8]
80009bc4:	08 18       	sub	r8,r4
80009bc6:	0c 94       	mov	r4,r6
80009bc8:	8f 28       	st.w	r7[0x8],r8
80009bca:	c2 e8       	rjmp	80009c26 <__sfvwrite_r+0x1b2>
80009bcc:	08 36       	cp.w	r6,r4
80009bce:	5f ba       	srhi	r10
80009bd0:	6e 0c       	ld.w	r12,r7[0x0]
80009bd2:	6e 48       	ld.w	r8,r7[0x10]
80009bd4:	10 3c       	cp.w	r12,r8
80009bd6:	5f b8       	srhi	r8
80009bd8:	f5 e8 00 08 	and	r8,r10,r8
80009bdc:	f2 08 18 00 	cp.b	r8,r9
80009be0:	c0 d0       	breq	80009bfa <__sfvwrite_r+0x186>
80009be2:	06 9b       	mov	r11,r3
80009be4:	08 9a       	mov	r10,r4
80009be6:	c2 4d       	rcall	80009e2e <memmove>
80009be8:	6e 08       	ld.w	r8,r7[0x0]
80009bea:	08 08       	add	r8,r4
80009bec:	0e 9b       	mov	r11,r7
80009bee:	8f 08       	st.w	r7[0x0],r8
80009bf0:	0a 9c       	mov	r12,r5
80009bf2:	fe b0 fd 09 	rcall	80009604 <_fflush_r>
80009bf6:	c1 80       	breq	80009c26 <__sfvwrite_r+0x1b2>
80009bf8:	c8 08       	rjmp	80009cf8 <__sfvwrite_r+0x284>
80009bfa:	6e 59       	ld.w	r9,r7[0x14]
80009bfc:	12 36       	cp.w	r6,r9
80009bfe:	c0 a3       	brcs	80009c12 <__sfvwrite_r+0x19e>
80009c00:	6e a8       	ld.w	r8,r7[0x28]
80009c02:	06 9a       	mov	r10,r3
80009c04:	6e 8b       	ld.w	r11,r7[0x20]
80009c06:	0a 9c       	mov	r12,r5
80009c08:	5d 18       	icall	r8
80009c0a:	18 94       	mov	r4,r12
80009c0c:	e0 89 00 0d 	brgt	80009c26 <__sfvwrite_r+0x1b2>
80009c10:	c7 48       	rjmp	80009cf8 <__sfvwrite_r+0x284>
80009c12:	0c 9a       	mov	r10,r6
80009c14:	06 9b       	mov	r11,r3
80009c16:	c0 cd       	rcall	80009e2e <memmove>
80009c18:	6e 08       	ld.w	r8,r7[0x0]
80009c1a:	0c 08       	add	r8,r6
80009c1c:	0c 94       	mov	r4,r6
80009c1e:	8f 08       	st.w	r7[0x0],r8
80009c20:	6e 28       	ld.w	r8,r7[0x8]
80009c22:	0c 18       	sub	r8,r6
80009c24:	8f 28       	st.w	r7[0x8],r8
80009c26:	62 28       	ld.w	r8,r1[0x8]
80009c28:	08 18       	sub	r8,r4
80009c2a:	83 28       	st.w	r1[0x8],r8
80009c2c:	c6 b0       	breq	80009d02 <__sfvwrite_r+0x28e>
80009c2e:	08 16       	sub	r6,r4
80009c30:	08 03       	add	r3,r4
80009c32:	c7 1b       	rjmp	80009b14 <__sfvwrite_r+0xa0>
80009c34:	60 03       	ld.w	r3,r0[0x0]
80009c36:	60 11       	ld.w	r1,r0[0x4]
80009c38:	30 08       	mov	r8,0
80009c3a:	2f 80       	sub	r0,-8
80009c3c:	50 08       	stdsp	sp[0x0],r8
80009c3e:	58 01       	cp.w	r1,0
80009c40:	cf a0       	breq	80009c34 <__sfvwrite_r+0x1c0>
80009c42:	40 0a       	lddsp	r10,sp[0x0]
80009c44:	58 0a       	cp.w	r10,0
80009c46:	c1 41       	brne	80009c6e <__sfvwrite_r+0x1fa>
80009c48:	e2 c6 ff ff 	sub	r6,r1,-1
80009c4c:	02 9a       	mov	r10,r1
80009c4e:	30 ab       	mov	r11,10
80009c50:	06 9c       	mov	r12,r3
80009c52:	ce 3c       	rcall	80009e18 <memchr>
80009c54:	f8 c8 ff ff 	sub	r8,r12,-1
80009c58:	58 0c       	cp.w	r12,0
80009c5a:	f1 d3 e1 16 	subne	r6,r8,r3
80009c5e:	f9 b9 01 01 	movne	r9,1
80009c62:	fb f9 1a 00 	st.wne	sp[0x0],r9
80009c66:	f9 b8 00 01 	moveq	r8,1
80009c6a:	fb f8 0a 00 	st.weq	sp[0x0],r8
80009c6e:	02 36       	cp.w	r6,r1
80009c70:	ec 04 17 80 	movls	r4,r6
80009c74:	e2 04 17 b0 	movhi	r4,r1
80009c78:	6e 59       	ld.w	r9,r7[0x14]
80009c7a:	6e 25       	ld.w	r5,r7[0x8]
80009c7c:	f2 05 00 05 	add	r5,r9,r5
80009c80:	0a 34       	cp.w	r4,r5
80009c82:	5f 9a       	srgt	r10
80009c84:	6e 0c       	ld.w	r12,r7[0x0]
80009c86:	6e 48       	ld.w	r8,r7[0x10]
80009c88:	10 3c       	cp.w	r12,r8
80009c8a:	5f b8       	srhi	r8
80009c8c:	f5 e8 00 08 	and	r8,r10,r8
80009c90:	30 0a       	mov	r10,0
80009c92:	f4 08 18 00 	cp.b	r8,r10
80009c96:	c0 d0       	breq	80009cb0 <__sfvwrite_r+0x23c>
80009c98:	06 9b       	mov	r11,r3
80009c9a:	0a 9a       	mov	r10,r5
80009c9c:	cc 9c       	rcall	80009e2e <memmove>
80009c9e:	6e 08       	ld.w	r8,r7[0x0]
80009ca0:	0a 08       	add	r8,r5
80009ca2:	0e 9b       	mov	r11,r7
80009ca4:	8f 08       	st.w	r7[0x0],r8
80009ca6:	40 1c       	lddsp	r12,sp[0x4]
80009ca8:	fe b0 fc ae 	rcall	80009604 <_fflush_r>
80009cac:	c1 70       	breq	80009cda <__sfvwrite_r+0x266>
80009cae:	c2 58       	rjmp	80009cf8 <__sfvwrite_r+0x284>
80009cb0:	12 34       	cp.w	r4,r9
80009cb2:	c0 a5       	brlt	80009cc6 <__sfvwrite_r+0x252>
80009cb4:	6e a8       	ld.w	r8,r7[0x28]
80009cb6:	06 9a       	mov	r10,r3
80009cb8:	6e 8b       	ld.w	r11,r7[0x20]
80009cba:	40 1c       	lddsp	r12,sp[0x4]
80009cbc:	5d 18       	icall	r8
80009cbe:	18 95       	mov	r5,r12
80009cc0:	e0 89 00 0d 	brgt	80009cda <__sfvwrite_r+0x266>
80009cc4:	c1 a8       	rjmp	80009cf8 <__sfvwrite_r+0x284>
80009cc6:	08 9a       	mov	r10,r4
80009cc8:	06 9b       	mov	r11,r3
80009cca:	cb 2c       	rcall	80009e2e <memmove>
80009ccc:	6e 08       	ld.w	r8,r7[0x0]
80009cce:	08 08       	add	r8,r4
80009cd0:	08 95       	mov	r5,r4
80009cd2:	8f 08       	st.w	r7[0x0],r8
80009cd4:	6e 28       	ld.w	r8,r7[0x8]
80009cd6:	08 18       	sub	r8,r4
80009cd8:	8f 28       	st.w	r7[0x8],r8
80009cda:	0a 16       	sub	r6,r5
80009cdc:	c0 71       	brne	80009cea <__sfvwrite_r+0x276>
80009cde:	0e 9b       	mov	r11,r7
80009ce0:	40 1c       	lddsp	r12,sp[0x4]
80009ce2:	fe b0 fc 91 	rcall	80009604 <_fflush_r>
80009ce6:	c0 91       	brne	80009cf8 <__sfvwrite_r+0x284>
80009ce8:	50 06       	stdsp	sp[0x0],r6
80009cea:	64 28       	ld.w	r8,r2[0x8]
80009cec:	0a 18       	sub	r8,r5
80009cee:	85 28       	st.w	r2[0x8],r8
80009cf0:	c0 90       	breq	80009d02 <__sfvwrite_r+0x28e>
80009cf2:	0a 11       	sub	r1,r5
80009cf4:	0a 03       	add	r3,r5
80009cf6:	ca 4b       	rjmp	80009c3e <__sfvwrite_r+0x1ca>
80009cf8:	8e 68       	ld.sh	r8,r7[0xc]
80009cfa:	a7 a8       	sbr	r8,0x6
80009cfc:	ae 68       	st.h	r7[0xc],r8
80009cfe:	3f fc       	mov	r12,-1
80009d00:	c0 28       	rjmp	80009d04 <__sfvwrite_r+0x290>
80009d02:	30 0c       	mov	r12,0
80009d04:	2f dd       	sub	sp,-12
80009d06:	d8 32       	popm	r0-r7,pc

80009d08 <_fwalk>:
80009d08:	d4 31       	pushm	r0-r7,lr
80009d0a:	30 05       	mov	r5,0
80009d0c:	16 91       	mov	r1,r11
80009d0e:	f8 c7 ff 28 	sub	r7,r12,-216
80009d12:	0a 92       	mov	r2,r5
80009d14:	fe b0 fd 00 	rcall	80009714 <__sfp_lock_acquire>
80009d18:	3f f3       	mov	r3,-1
80009d1a:	c1 68       	rjmp	80009d46 <_fwalk+0x3e>
80009d1c:	6e 26       	ld.w	r6,r7[0x8]
80009d1e:	6e 14       	ld.w	r4,r7[0x4]
80009d20:	2f 46       	sub	r6,-12
80009d22:	c0 c8       	rjmp	80009d3a <_fwalk+0x32>
80009d24:	8c 08       	ld.sh	r8,r6[0x0]
80009d26:	e4 08 19 00 	cp.h	r8,r2
80009d2a:	c0 70       	breq	80009d38 <_fwalk+0x30>
80009d2c:	8c 18       	ld.sh	r8,r6[0x2]
80009d2e:	e6 08 19 00 	cp.h	r8,r3
80009d32:	c0 30       	breq	80009d38 <_fwalk+0x30>
80009d34:	5d 11       	icall	r1
80009d36:	18 45       	or	r5,r12
80009d38:	2a 46       	sub	r6,-92
80009d3a:	20 14       	sub	r4,1
80009d3c:	ec cc 00 0c 	sub	r12,r6,12
80009d40:	58 04       	cp.w	r4,0
80009d42:	cf 14       	brge	80009d24 <_fwalk+0x1c>
80009d44:	6e 07       	ld.w	r7,r7[0x0]
80009d46:	58 07       	cp.w	r7,0
80009d48:	ce a1       	brne	80009d1c <_fwalk+0x14>
80009d4a:	fe b0 fc e6 	rcall	80009716 <__sfp_lock_release>
80009d4e:	0a 9c       	mov	r12,r5
80009d50:	d8 32       	popm	r0-r7,pc
80009d52:	d7 03       	nop

80009d54 <_localeconv_r>:
80009d54:	48 1c       	lddpc	r12,80009d58 <_localeconv_r+0x4>
80009d56:	5e fc       	retal	r12
80009d58:	80 01       	ld.sh	r1,r0[0x0]
80009d5a:	28 b4       	sub	r4,-117

80009d5c <__smakebuf_r>:
80009d5c:	d4 21       	pushm	r4-r7,lr
80009d5e:	20 fd       	sub	sp,60
80009d60:	96 68       	ld.sh	r8,r11[0xc]
80009d62:	16 97       	mov	r7,r11
80009d64:	18 96       	mov	r6,r12
80009d66:	e2 18 00 02 	andl	r8,0x2,COH
80009d6a:	c3 d1       	brne	80009de4 <__smakebuf_r+0x88>
80009d6c:	96 7b       	ld.sh	r11,r11[0xe]
80009d6e:	f0 0b 19 00 	cp.h	r11,r8
80009d72:	c0 55       	brlt	80009d7c <__smakebuf_r+0x20>
80009d74:	1a 9a       	mov	r10,sp
80009d76:	e0 a0 05 eb 	rcall	8000a94c <_fstat_r>
80009d7a:	c0 f4       	brge	80009d98 <__smakebuf_r+0x3c>
80009d7c:	8e 65       	ld.sh	r5,r7[0xc]
80009d7e:	0a 98       	mov	r8,r5
80009d80:	ab b8       	sbr	r8,0xb
80009d82:	e2 15 00 80 	andl	r5,0x80,COH
80009d86:	ae 68       	st.h	r7[0xc],r8
80009d88:	30 04       	mov	r4,0
80009d8a:	e0 68 04 00 	mov	r8,1024
80009d8e:	f9 b5 01 40 	movne	r5,64
80009d92:	f0 05 17 00 	moveq	r5,r8
80009d96:	c1 c8       	rjmp	80009dce <__smakebuf_r+0x72>
80009d98:	40 18       	lddsp	r8,sp[0x4]
80009d9a:	e2 18 f0 00 	andl	r8,0xf000,COH
80009d9e:	e0 48 20 00 	cp.w	r8,8192
80009da2:	5f 04       	sreq	r4
80009da4:	e0 48 80 00 	cp.w	r8,32768
80009da8:	c0 e1       	brne	80009dc4 <__smakebuf_r+0x68>
80009daa:	6e b9       	ld.w	r9,r7[0x2c]
80009dac:	fe c8 f6 48 	sub	r8,pc,-2488
80009db0:	10 39       	cp.w	r9,r8
80009db2:	c0 91       	brne	80009dc4 <__smakebuf_r+0x68>
80009db4:	8e 68       	ld.sh	r8,r7[0xc]
80009db6:	e0 65 04 00 	mov	r5,1024
80009dba:	ab a8       	sbr	r8,0xa
80009dbc:	ef 45 00 50 	st.w	r7[80],r5
80009dc0:	ae 68       	st.h	r7[0xc],r8
80009dc2:	c0 68       	rjmp	80009dce <__smakebuf_r+0x72>
80009dc4:	8e 68       	ld.sh	r8,r7[0xc]
80009dc6:	e0 65 04 00 	mov	r5,1024
80009dca:	ab b8       	sbr	r8,0xb
80009dcc:	ae 68       	st.h	r7[0xc],r8
80009dce:	0a 9b       	mov	r11,r5
80009dd0:	0c 9c       	mov	r12,r6
80009dd2:	fe b0 e0 8d 	rcall	80005eec <_malloc_r>
80009dd6:	8e 68       	ld.sh	r8,r7[0xc]
80009dd8:	c0 d1       	brne	80009df2 <__smakebuf_r+0x96>
80009dda:	ed b8 00 09 	bld	r8,0x9
80009dde:	c1 b0       	breq	80009e14 <__smakebuf_r+0xb8>
80009de0:	a1 b8       	sbr	r8,0x1
80009de2:	ae 68       	st.h	r7[0xc],r8
80009de4:	ee c8 ff b9 	sub	r8,r7,-71
80009de8:	8f 48       	st.w	r7[0x10],r8
80009dea:	8f 08       	st.w	r7[0x0],r8
80009dec:	30 18       	mov	r8,1
80009dee:	8f 58       	st.w	r7[0x14],r8
80009df0:	c1 28       	rjmp	80009e14 <__smakebuf_r+0xb8>
80009df2:	a7 b8       	sbr	r8,0x7
80009df4:	8f 4c       	st.w	r7[0x10],r12
80009df6:	ae 68       	st.h	r7[0xc],r8
80009df8:	8f 55       	st.w	r7[0x14],r5
80009dfa:	fe c8 06 e2 	sub	r8,pc,1762
80009dfe:	8f 0c       	st.w	r7[0x0],r12
80009e00:	8d a8       	st.w	r6[0x28],r8
80009e02:	58 04       	cp.w	r4,0
80009e04:	c0 80       	breq	80009e14 <__smakebuf_r+0xb8>
80009e06:	8e 7c       	ld.sh	r12,r7[0xe]
80009e08:	fe b0 e3 7e 	rcall	80006504 <isatty>
80009e0c:	c0 40       	breq	80009e14 <__smakebuf_r+0xb8>
80009e0e:	8e 68       	ld.sh	r8,r7[0xc]
80009e10:	a1 a8       	sbr	r8,0x0
80009e12:	ae 68       	st.h	r7[0xc],r8
80009e14:	2f 1d       	sub	sp,-60
80009e16:	d8 22       	popm	r4-r7,pc

80009e18 <memchr>:
80009e18:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80009e1c:	c0 68       	rjmp	80009e28 <memchr+0x10>
80009e1e:	20 1a       	sub	r10,1
80009e20:	19 88       	ld.ub	r8,r12[0x0]
80009e22:	16 38       	cp.w	r8,r11
80009e24:	5e 0c       	reteq	r12
80009e26:	2f fc       	sub	r12,-1
80009e28:	58 0a       	cp.w	r10,0
80009e2a:	cf a1       	brne	80009e1e <memchr+0x6>
80009e2c:	5e fa       	retal	r10

80009e2e <memmove>:
80009e2e:	d4 01       	pushm	lr
80009e30:	18 3b       	cp.w	r11,r12
80009e32:	c1 92       	brcc	80009e64 <memmove+0x36>
80009e34:	f6 0a 00 09 	add	r9,r11,r10
80009e38:	12 3c       	cp.w	r12,r9
80009e3a:	c1 52       	brcc	80009e64 <memmove+0x36>
80009e3c:	f8 0a 00 0b 	add	r11,r12,r10
80009e40:	30 08       	mov	r8,0
80009e42:	c0 68       	rjmp	80009e4e <memmove+0x20>
80009e44:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80009e48:	20 1a       	sub	r10,1
80009e4a:	f6 08 0b 0e 	st.b	r11[r8],lr
80009e4e:	20 18       	sub	r8,1
80009e50:	58 0a       	cp.w	r10,0
80009e52:	cf 91       	brne	80009e44 <memmove+0x16>
80009e54:	d8 02       	popm	pc
80009e56:	f6 08 07 09 	ld.ub	r9,r11[r8]
80009e5a:	20 1a       	sub	r10,1
80009e5c:	f8 08 0b 09 	st.b	r12[r8],r9
80009e60:	2f f8       	sub	r8,-1
80009e62:	c0 28       	rjmp	80009e66 <memmove+0x38>
80009e64:	30 08       	mov	r8,0
80009e66:	58 0a       	cp.w	r10,0
80009e68:	cf 71       	brne	80009e56 <memmove+0x28>
80009e6a:	d8 02       	popm	pc

80009e6c <memset>:
80009e6c:	18 98       	mov	r8,r12
80009e6e:	c0 38       	rjmp	80009e74 <memset+0x8>
80009e70:	10 cb       	st.b	r8++,r11
80009e72:	20 1a       	sub	r10,1
80009e74:	58 0a       	cp.w	r10,0
80009e76:	cf d1       	brne	80009e70 <memset+0x4>
80009e78:	5e fc       	retal	r12

80009e7a <__hi0bits>:
80009e7a:	18 98       	mov	r8,r12
80009e7c:	e0 1c 00 00 	andl	r12,0x0
80009e80:	f0 09 15 10 	lsl	r9,r8,0x10
80009e84:	58 0c       	cp.w	r12,0
80009e86:	f2 08 17 00 	moveq	r8,r9
80009e8a:	f9 bc 00 10 	moveq	r12,16
80009e8e:	f9 bc 01 00 	movne	r12,0
80009e92:	10 9a       	mov	r10,r8
80009e94:	f0 09 15 08 	lsl	r9,r8,0x8
80009e98:	e6 1a ff 00 	andh	r10,0xff00,COH
80009e9c:	f7 bc 00 f8 	subeq	r12,-8
80009ea0:	f2 08 17 00 	moveq	r8,r9
80009ea4:	10 9a       	mov	r10,r8
80009ea6:	f0 09 15 04 	lsl	r9,r8,0x4
80009eaa:	e6 1a f0 00 	andh	r10,0xf000,COH
80009eae:	f7 bc 00 fc 	subeq	r12,-4
80009eb2:	f2 08 17 00 	moveq	r8,r9
80009eb6:	10 9a       	mov	r10,r8
80009eb8:	f0 09 15 02 	lsl	r9,r8,0x2
80009ebc:	e6 1a c0 00 	andh	r10,0xc000,COH
80009ec0:	f7 bc 00 fe 	subeq	r12,-2
80009ec4:	f2 08 17 00 	moveq	r8,r9
80009ec8:	58 08       	cp.w	r8,0
80009eca:	5e 5c       	retlt	r12
80009ecc:	ed b8 00 1e 	bld	r8,0x1e
80009ed0:	f9 bc 01 20 	movne	r12,32
80009ed4:	f7 bc 00 ff 	subeq	r12,-1
80009ed8:	5e fc       	retal	r12

80009eda <__lo0bits>:
80009eda:	18 99       	mov	r9,r12
80009edc:	78 08       	ld.w	r8,r12[0x0]
80009ede:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
80009ee2:	c1 50       	breq	80009f0c <__lo0bits+0x32>
80009ee4:	ed b8 00 00 	bld	r8,0x0
80009ee8:	c0 21       	brne	80009eec <__lo0bits+0x12>
80009eea:	5e fd       	retal	0
80009eec:	10 9b       	mov	r11,r8
80009eee:	f0 0a 16 01 	lsr	r10,r8,0x1
80009ef2:	e2 1b 00 02 	andl	r11,0x2,COH
80009ef6:	a3 88       	lsr	r8,0x2
80009ef8:	58 0b       	cp.w	r11,0
80009efa:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80009efe:	f9 bc 01 01 	movne	r12,1
80009f02:	f3 f8 0a 00 	st.weq	r9[0x0],r8
80009f06:	f9 bc 00 02 	moveq	r12,2
80009f0a:	5e fc       	retal	r12
80009f0c:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80009f10:	f0 0b 16 10 	lsr	r11,r8,0x10
80009f14:	58 0a       	cp.w	r10,0
80009f16:	f6 08 17 00 	moveq	r8,r11
80009f1a:	f9 bc 00 10 	moveq	r12,16
80009f1e:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80009f22:	f0 0a 16 08 	lsr	r10,r8,0x8
80009f26:	58 0b       	cp.w	r11,0
80009f28:	f7 bc 00 f8 	subeq	r12,-8
80009f2c:	f4 08 17 00 	moveq	r8,r10
80009f30:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
80009f34:	f0 0a 16 04 	lsr	r10,r8,0x4
80009f38:	58 0b       	cp.w	r11,0
80009f3a:	f7 bc 00 fc 	subeq	r12,-4
80009f3e:	f4 08 17 00 	moveq	r8,r10
80009f42:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80009f46:	f0 0a 16 02 	lsr	r10,r8,0x2
80009f4a:	58 0b       	cp.w	r11,0
80009f4c:	f7 bc 00 fe 	subeq	r12,-2
80009f50:	f4 08 17 00 	moveq	r8,r10
80009f54:	ed b8 00 00 	bld	r8,0x0
80009f58:	c0 60       	breq	80009f64 <__lo0bits+0x8a>
80009f5a:	a1 98       	lsr	r8,0x1
80009f5c:	c0 31       	brne	80009f62 <__lo0bits+0x88>
80009f5e:	32 0c       	mov	r12,32
80009f60:	5e fc       	retal	r12
80009f62:	2f fc       	sub	r12,-1
80009f64:	93 08       	st.w	r9[0x0],r8
80009f66:	5e fc       	retal	r12

80009f68 <__mcmp>:
80009f68:	d4 01       	pushm	lr
80009f6a:	18 98       	mov	r8,r12
80009f6c:	76 49       	ld.w	r9,r11[0x10]
80009f6e:	78 4c       	ld.w	r12,r12[0x10]
80009f70:	12 1c       	sub	r12,r9
80009f72:	c1 31       	brne	80009f98 <__mcmp+0x30>
80009f74:	2f b9       	sub	r9,-5
80009f76:	a3 69       	lsl	r9,0x2
80009f78:	12 0b       	add	r11,r9
80009f7a:	f0 09 00 09 	add	r9,r8,r9
80009f7e:	2e c8       	sub	r8,-20
80009f80:	13 4e       	ld.w	lr,--r9
80009f82:	17 4a       	ld.w	r10,--r11
80009f84:	14 3e       	cp.w	lr,r10
80009f86:	c0 60       	breq	80009f92 <__mcmp+0x2a>
80009f88:	f9 bc 03 ff 	movlo	r12,-1
80009f8c:	f9 bc 02 01 	movhs	r12,1
80009f90:	d8 02       	popm	pc
80009f92:	10 39       	cp.w	r9,r8
80009f94:	fe 9b ff f6 	brhi	80009f80 <__mcmp+0x18>
80009f98:	d8 02       	popm	pc
80009f9a:	d7 03       	nop

80009f9c <_Bfree>:
80009f9c:	d4 21       	pushm	r4-r7,lr
80009f9e:	18 97       	mov	r7,r12
80009fa0:	16 95       	mov	r5,r11
80009fa2:	78 96       	ld.w	r6,r12[0x24]
80009fa4:	58 06       	cp.w	r6,0
80009fa6:	c0 91       	brne	80009fb8 <_Bfree+0x1c>
80009fa8:	31 0c       	mov	r12,16
80009faa:	fe b0 df 99 	rcall	80005edc <malloc>
80009fae:	99 36       	st.w	r12[0xc],r6
80009fb0:	8f 9c       	st.w	r7[0x24],r12
80009fb2:	99 16       	st.w	r12[0x4],r6
80009fb4:	99 26       	st.w	r12[0x8],r6
80009fb6:	99 06       	st.w	r12[0x0],r6
80009fb8:	58 05       	cp.w	r5,0
80009fba:	c0 90       	breq	80009fcc <_Bfree+0x30>
80009fbc:	6a 19       	ld.w	r9,r5[0x4]
80009fbe:	6e 98       	ld.w	r8,r7[0x24]
80009fc0:	70 38       	ld.w	r8,r8[0xc]
80009fc2:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80009fc6:	8b 0a       	st.w	r5[0x0],r10
80009fc8:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80009fcc:	d8 22       	popm	r4-r7,pc
80009fce:	d7 03       	nop

80009fd0 <_Balloc>:
80009fd0:	d4 21       	pushm	r4-r7,lr
80009fd2:	18 97       	mov	r7,r12
80009fd4:	16 96       	mov	r6,r11
80009fd6:	78 95       	ld.w	r5,r12[0x24]
80009fd8:	58 05       	cp.w	r5,0
80009fda:	c0 91       	brne	80009fec <_Balloc+0x1c>
80009fdc:	31 0c       	mov	r12,16
80009fde:	fe b0 df 7f 	rcall	80005edc <malloc>
80009fe2:	99 35       	st.w	r12[0xc],r5
80009fe4:	8f 9c       	st.w	r7[0x24],r12
80009fe6:	99 15       	st.w	r12[0x4],r5
80009fe8:	99 25       	st.w	r12[0x8],r5
80009fea:	99 05       	st.w	r12[0x0],r5
80009fec:	6e 95       	ld.w	r5,r7[0x24]
80009fee:	6a 38       	ld.w	r8,r5[0xc]
80009ff0:	58 08       	cp.w	r8,0
80009ff2:	c0 b1       	brne	8000a008 <_Balloc+0x38>
80009ff4:	31 0a       	mov	r10,16
80009ff6:	30 4b       	mov	r11,4
80009ff8:	0e 9c       	mov	r12,r7
80009ffa:	e0 a0 04 09 	rcall	8000a80c <_calloc_r>
80009ffe:	8b 3c       	st.w	r5[0xc],r12
8000a000:	6e 98       	ld.w	r8,r7[0x24]
8000a002:	70 3c       	ld.w	r12,r8[0xc]
8000a004:	58 0c       	cp.w	r12,0
8000a006:	c1 b0       	breq	8000a03c <_Balloc+0x6c>
8000a008:	6e 98       	ld.w	r8,r7[0x24]
8000a00a:	70 38       	ld.w	r8,r8[0xc]
8000a00c:	f0 06 00 28 	add	r8,r8,r6<<0x2
8000a010:	70 0c       	ld.w	r12,r8[0x0]
8000a012:	58 0c       	cp.w	r12,0
8000a014:	c0 40       	breq	8000a01c <_Balloc+0x4c>
8000a016:	78 09       	ld.w	r9,r12[0x0]
8000a018:	91 09       	st.w	r8[0x0],r9
8000a01a:	c0 e8       	rjmp	8000a036 <_Balloc+0x66>
8000a01c:	0e 9c       	mov	r12,r7
8000a01e:	30 17       	mov	r7,1
8000a020:	0e 9b       	mov	r11,r7
8000a022:	ee 06 09 47 	lsl	r7,r7,r6
8000a026:	ee ca ff fb 	sub	r10,r7,-5
8000a02a:	a3 6a       	lsl	r10,0x2
8000a02c:	e0 a0 03 f0 	rcall	8000a80c <_calloc_r>
8000a030:	c0 60       	breq	8000a03c <_Balloc+0x6c>
8000a032:	99 16       	st.w	r12[0x4],r6
8000a034:	99 27       	st.w	r12[0x8],r7
8000a036:	30 08       	mov	r8,0
8000a038:	99 38       	st.w	r12[0xc],r8
8000a03a:	99 48       	st.w	r12[0x10],r8
8000a03c:	d8 22       	popm	r4-r7,pc
8000a03e:	d7 03       	nop

8000a040 <__d2b>:
8000a040:	d4 31       	pushm	r0-r7,lr
8000a042:	20 2d       	sub	sp,8
8000a044:	16 93       	mov	r3,r11
8000a046:	12 96       	mov	r6,r9
8000a048:	10 95       	mov	r5,r8
8000a04a:	14 92       	mov	r2,r10
8000a04c:	30 1b       	mov	r11,1
8000a04e:	cc 1f       	rcall	80009fd0 <_Balloc>
8000a050:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
8000a054:	50 09       	stdsp	sp[0x0],r9
8000a056:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
8000a05a:	b5 a9       	sbr	r9,0x14
8000a05c:	f0 01 16 14 	lsr	r1,r8,0x14
8000a060:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000a064:	18 94       	mov	r4,r12
8000a066:	58 02       	cp.w	r2,0
8000a068:	c1 d0       	breq	8000a0a2 <__d2b+0x62>
8000a06a:	fa cc ff f8 	sub	r12,sp,-8
8000a06e:	18 d2       	st.w	--r12,r2
8000a070:	c3 5f       	rcall	80009eda <__lo0bits>
8000a072:	40 18       	lddsp	r8,sp[0x4]
8000a074:	c0 d0       	breq	8000a08e <__d2b+0x4e>
8000a076:	40 09       	lddsp	r9,sp[0x0]
8000a078:	f8 0a 11 20 	rsub	r10,r12,32
8000a07c:	f2 0a 09 4a 	lsl	r10,r9,r10
8000a080:	f5 e8 10 08 	or	r8,r10,r8
8000a084:	89 58       	st.w	r4[0x14],r8
8000a086:	f2 0c 0a 49 	lsr	r9,r9,r12
8000a08a:	50 09       	stdsp	sp[0x0],r9
8000a08c:	c0 28       	rjmp	8000a090 <__d2b+0x50>
8000a08e:	89 58       	st.w	r4[0x14],r8
8000a090:	40 08       	lddsp	r8,sp[0x0]
8000a092:	58 08       	cp.w	r8,0
8000a094:	f9 b3 01 02 	movne	r3,2
8000a098:	f9 b3 00 01 	moveq	r3,1
8000a09c:	89 68       	st.w	r4[0x18],r8
8000a09e:	89 43       	st.w	r4[0x10],r3
8000a0a0:	c0 88       	rjmp	8000a0b0 <__d2b+0x70>
8000a0a2:	1a 9c       	mov	r12,sp
8000a0a4:	c1 bf       	rcall	80009eda <__lo0bits>
8000a0a6:	30 13       	mov	r3,1
8000a0a8:	40 08       	lddsp	r8,sp[0x0]
8000a0aa:	2e 0c       	sub	r12,-32
8000a0ac:	89 43       	st.w	r4[0x10],r3
8000a0ae:	89 58       	st.w	r4[0x14],r8
8000a0b0:	58 01       	cp.w	r1,0
8000a0b2:	c0 90       	breq	8000a0c4 <__d2b+0x84>
8000a0b4:	e2 c1 04 33 	sub	r1,r1,1075
8000a0b8:	18 01       	add	r1,r12
8000a0ba:	8d 01       	st.w	r6[0x0],r1
8000a0bc:	f8 0c 11 35 	rsub	r12,r12,53
8000a0c0:	8b 0c       	st.w	r5[0x0],r12
8000a0c2:	c0 c8       	rjmp	8000a0da <__d2b+0x9a>
8000a0c4:	e6 c8 ff fc 	sub	r8,r3,-4
8000a0c8:	f8 cc 04 32 	sub	r12,r12,1074
8000a0cc:	a5 73       	lsl	r3,0x5
8000a0ce:	8d 0c       	st.w	r6[0x0],r12
8000a0d0:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
8000a0d4:	cd 3e       	rcall	80009e7a <__hi0bits>
8000a0d6:	18 13       	sub	r3,r12
8000a0d8:	8b 03       	st.w	r5[0x0],r3
8000a0da:	08 9c       	mov	r12,r4
8000a0dc:	2f ed       	sub	sp,-8
8000a0de:	d8 32       	popm	r0-r7,pc

8000a0e0 <__mdiff>:
8000a0e0:	d4 31       	pushm	r0-r7,lr
8000a0e2:	74 48       	ld.w	r8,r10[0x10]
8000a0e4:	76 45       	ld.w	r5,r11[0x10]
8000a0e6:	16 97       	mov	r7,r11
8000a0e8:	14 96       	mov	r6,r10
8000a0ea:	10 15       	sub	r5,r8
8000a0ec:	c1 31       	brne	8000a112 <__mdiff+0x32>
8000a0ee:	2f b8       	sub	r8,-5
8000a0f0:	ee ce ff ec 	sub	lr,r7,-20
8000a0f4:	a3 68       	lsl	r8,0x2
8000a0f6:	f4 08 00 0b 	add	r11,r10,r8
8000a0fa:	ee 08 00 08 	add	r8,r7,r8
8000a0fe:	11 4a       	ld.w	r10,--r8
8000a100:	17 49       	ld.w	r9,--r11
8000a102:	12 3a       	cp.w	r10,r9
8000a104:	c0 30       	breq	8000a10a <__mdiff+0x2a>
8000a106:	c0 e2       	brcc	8000a122 <__mdiff+0x42>
8000a108:	c0 78       	rjmp	8000a116 <__mdiff+0x36>
8000a10a:	1c 38       	cp.w	r8,lr
8000a10c:	fe 9b ff f9 	brhi	8000a0fe <__mdiff+0x1e>
8000a110:	c4 98       	rjmp	8000a1a2 <__mdiff+0xc2>
8000a112:	58 05       	cp.w	r5,0
8000a114:	c0 64       	brge	8000a120 <__mdiff+0x40>
8000a116:	0e 98       	mov	r8,r7
8000a118:	30 15       	mov	r5,1
8000a11a:	0c 97       	mov	r7,r6
8000a11c:	10 96       	mov	r6,r8
8000a11e:	c0 28       	rjmp	8000a122 <__mdiff+0x42>
8000a120:	30 05       	mov	r5,0
8000a122:	6e 1b       	ld.w	r11,r7[0x4]
8000a124:	c5 6f       	rcall	80009fd0 <_Balloc>
8000a126:	6e 49       	ld.w	r9,r7[0x10]
8000a128:	6c 44       	ld.w	r4,r6[0x10]
8000a12a:	99 35       	st.w	r12[0xc],r5
8000a12c:	2f b4       	sub	r4,-5
8000a12e:	f2 c5 ff fb 	sub	r5,r9,-5
8000a132:	ec 04 00 24 	add	r4,r6,r4<<0x2
8000a136:	ee 05 00 25 	add	r5,r7,r5<<0x2
8000a13a:	2e c6       	sub	r6,-20
8000a13c:	2e c7       	sub	r7,-20
8000a13e:	f8 c8 ff ec 	sub	r8,r12,-20
8000a142:	30 0a       	mov	r10,0
8000a144:	0f 0e       	ld.w	lr,r7++
8000a146:	0d 0b       	ld.w	r11,r6++
8000a148:	fc 02 16 10 	lsr	r2,lr,0x10
8000a14c:	f6 03 16 10 	lsr	r3,r11,0x10
8000a150:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000a154:	e4 03 01 03 	sub	r3,r2,r3
8000a158:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000a15c:	fc 0b 01 0b 	sub	r11,lr,r11
8000a160:	f6 0a 00 0a 	add	r10,r11,r10
8000a164:	b0 1a       	st.h	r8[0x2],r10
8000a166:	b1 4a       	asr	r10,0x10
8000a168:	e6 0a 00 0a 	add	r10,r3,r10
8000a16c:	b0 0a       	st.h	r8[0x0],r10
8000a16e:	2f c8       	sub	r8,-4
8000a170:	b1 4a       	asr	r10,0x10
8000a172:	08 36       	cp.w	r6,r4
8000a174:	ce 83       	brcs	8000a144 <__mdiff+0x64>
8000a176:	c0 d8       	rjmp	8000a190 <__mdiff+0xb0>
8000a178:	0f 0b       	ld.w	r11,r7++
8000a17a:	f6 0e 16 10 	lsr	lr,r11,0x10
8000a17e:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000a182:	16 0a       	add	r10,r11
8000a184:	b0 1a       	st.h	r8[0x2],r10
8000a186:	b1 4a       	asr	r10,0x10
8000a188:	1c 0a       	add	r10,lr
8000a18a:	b0 0a       	st.h	r8[0x0],r10
8000a18c:	2f c8       	sub	r8,-4
8000a18e:	b1 4a       	asr	r10,0x10
8000a190:	0a 37       	cp.w	r7,r5
8000a192:	cf 33       	brcs	8000a178 <__mdiff+0x98>
8000a194:	c0 28       	rjmp	8000a198 <__mdiff+0xb8>
8000a196:	20 19       	sub	r9,1
8000a198:	11 4a       	ld.w	r10,--r8
8000a19a:	58 0a       	cp.w	r10,0
8000a19c:	cf d0       	breq	8000a196 <__mdiff+0xb6>
8000a19e:	99 49       	st.w	r12[0x10],r9
8000a1a0:	d8 32       	popm	r0-r7,pc
8000a1a2:	30 0b       	mov	r11,0
8000a1a4:	c1 6f       	rcall	80009fd0 <_Balloc>
8000a1a6:	30 18       	mov	r8,1
8000a1a8:	99 48       	st.w	r12[0x10],r8
8000a1aa:	30 08       	mov	r8,0
8000a1ac:	99 58       	st.w	r12[0x14],r8
8000a1ae:	d8 32       	popm	r0-r7,pc

8000a1b0 <__lshift>:
8000a1b0:	d4 31       	pushm	r0-r7,lr
8000a1b2:	16 97       	mov	r7,r11
8000a1b4:	76 46       	ld.w	r6,r11[0x10]
8000a1b6:	f4 02 14 05 	asr	r2,r10,0x5
8000a1ba:	2f f6       	sub	r6,-1
8000a1bc:	14 93       	mov	r3,r10
8000a1be:	18 94       	mov	r4,r12
8000a1c0:	04 06       	add	r6,r2
8000a1c2:	76 1b       	ld.w	r11,r11[0x4]
8000a1c4:	6e 28       	ld.w	r8,r7[0x8]
8000a1c6:	c0 38       	rjmp	8000a1cc <__lshift+0x1c>
8000a1c8:	2f fb       	sub	r11,-1
8000a1ca:	a1 78       	lsl	r8,0x1
8000a1cc:	10 36       	cp.w	r6,r8
8000a1ce:	fe 99 ff fd 	brgt	8000a1c8 <__lshift+0x18>
8000a1d2:	08 9c       	mov	r12,r4
8000a1d4:	cf ee       	rcall	80009fd0 <_Balloc>
8000a1d6:	30 09       	mov	r9,0
8000a1d8:	18 95       	mov	r5,r12
8000a1da:	f8 c8 ff ec 	sub	r8,r12,-20
8000a1de:	12 9a       	mov	r10,r9
8000a1e0:	c0 38       	rjmp	8000a1e6 <__lshift+0x36>
8000a1e2:	10 aa       	st.w	r8++,r10
8000a1e4:	2f f9       	sub	r9,-1
8000a1e6:	04 39       	cp.w	r9,r2
8000a1e8:	cf d5       	brlt	8000a1e2 <__lshift+0x32>
8000a1ea:	6e 4b       	ld.w	r11,r7[0x10]
8000a1ec:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
8000a1f0:	2f bb       	sub	r11,-5
8000a1f2:	ee c9 ff ec 	sub	r9,r7,-20
8000a1f6:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
8000a1fa:	58 03       	cp.w	r3,0
8000a1fc:	c1 30       	breq	8000a222 <__lshift+0x72>
8000a1fe:	e6 0c 11 20 	rsub	r12,r3,32
8000a202:	30 0a       	mov	r10,0
8000a204:	72 02       	ld.w	r2,r9[0x0]
8000a206:	e4 03 09 42 	lsl	r2,r2,r3
8000a20a:	04 4a       	or	r10,r2
8000a20c:	10 aa       	st.w	r8++,r10
8000a20e:	13 0a       	ld.w	r10,r9++
8000a210:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000a214:	16 39       	cp.w	r9,r11
8000a216:	cf 73       	brcs	8000a204 <__lshift+0x54>
8000a218:	91 0a       	st.w	r8[0x0],r10
8000a21a:	58 0a       	cp.w	r10,0
8000a21c:	c0 70       	breq	8000a22a <__lshift+0x7a>
8000a21e:	2f f6       	sub	r6,-1
8000a220:	c0 58       	rjmp	8000a22a <__lshift+0x7a>
8000a222:	13 0a       	ld.w	r10,r9++
8000a224:	10 aa       	st.w	r8++,r10
8000a226:	16 39       	cp.w	r9,r11
8000a228:	cf d3       	brcs	8000a222 <__lshift+0x72>
8000a22a:	08 9c       	mov	r12,r4
8000a22c:	20 16       	sub	r6,1
8000a22e:	0e 9b       	mov	r11,r7
8000a230:	8b 46       	st.w	r5[0x10],r6
8000a232:	cb 5e       	rcall	80009f9c <_Bfree>
8000a234:	0a 9c       	mov	r12,r5
8000a236:	d8 32       	popm	r0-r7,pc

8000a238 <__multiply>:
8000a238:	d4 31       	pushm	r0-r7,lr
8000a23a:	20 2d       	sub	sp,8
8000a23c:	76 49       	ld.w	r9,r11[0x10]
8000a23e:	74 48       	ld.w	r8,r10[0x10]
8000a240:	16 96       	mov	r6,r11
8000a242:	14 95       	mov	r5,r10
8000a244:	10 39       	cp.w	r9,r8
8000a246:	ec 08 17 50 	movlt	r8,r6
8000a24a:	ea 06 17 50 	movlt	r6,r5
8000a24e:	f0 05 17 50 	movlt	r5,r8
8000a252:	6c 28       	ld.w	r8,r6[0x8]
8000a254:	76 43       	ld.w	r3,r11[0x10]
8000a256:	74 42       	ld.w	r2,r10[0x10]
8000a258:	76 1b       	ld.w	r11,r11[0x4]
8000a25a:	e4 03 00 07 	add	r7,r2,r3
8000a25e:	10 37       	cp.w	r7,r8
8000a260:	f7 bb 09 ff 	subgt	r11,-1
8000a264:	cb 6e       	rcall	80009fd0 <_Balloc>
8000a266:	ee c4 ff fb 	sub	r4,r7,-5
8000a26a:	f8 c9 ff ec 	sub	r9,r12,-20
8000a26e:	f8 04 00 24 	add	r4,r12,r4<<0x2
8000a272:	30 0a       	mov	r10,0
8000a274:	12 98       	mov	r8,r9
8000a276:	c0 28       	rjmp	8000a27a <__multiply+0x42>
8000a278:	10 aa       	st.w	r8++,r10
8000a27a:	08 38       	cp.w	r8,r4
8000a27c:	cf e3       	brcs	8000a278 <__multiply+0x40>
8000a27e:	2f b3       	sub	r3,-5
8000a280:	2f b2       	sub	r2,-5
8000a282:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000a286:	ea 02 00 22 	add	r2,r5,r2<<0x2
8000a28a:	ec cb ff ec 	sub	r11,r6,-20
8000a28e:	50 12       	stdsp	sp[0x4],r2
8000a290:	ea ca ff ec 	sub	r10,r5,-20
8000a294:	c4 48       	rjmp	8000a31c <__multiply+0xe4>
8000a296:	94 95       	ld.uh	r5,r10[0x2]
8000a298:	58 05       	cp.w	r5,0
8000a29a:	c2 00       	breq	8000a2da <__multiply+0xa2>
8000a29c:	12 98       	mov	r8,r9
8000a29e:	16 96       	mov	r6,r11
8000a2a0:	30 0e       	mov	lr,0
8000a2a2:	50 09       	stdsp	sp[0x0],r9
8000a2a4:	0d 02       	ld.w	r2,r6++
8000a2a6:	e4 00 16 10 	lsr	r0,r2,0x10
8000a2aa:	70 01       	ld.w	r1,r8[0x0]
8000a2ac:	70 09       	ld.w	r9,r8[0x0]
8000a2ae:	b1 81       	lsr	r1,0x10
8000a2b0:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
8000a2b4:	e0 05 03 41 	mac	r1,r0,r5
8000a2b8:	ab 32       	mul	r2,r5
8000a2ba:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
8000a2be:	00 02       	add	r2,r0
8000a2c0:	e4 0e 00 0e 	add	lr,r2,lr
8000a2c4:	b0 1e       	st.h	r8[0x2],lr
8000a2c6:	b1 8e       	lsr	lr,0x10
8000a2c8:	1c 01       	add	r1,lr
8000a2ca:	b0 01       	st.h	r8[0x0],r1
8000a2cc:	e2 0e 16 10 	lsr	lr,r1,0x10
8000a2d0:	2f c8       	sub	r8,-4
8000a2d2:	06 36       	cp.w	r6,r3
8000a2d4:	ce 83       	brcs	8000a2a4 <__multiply+0x6c>
8000a2d6:	40 09       	lddsp	r9,sp[0x0]
8000a2d8:	91 0e       	st.w	r8[0x0],lr
8000a2da:	94 86       	ld.uh	r6,r10[0x0]
8000a2dc:	58 06       	cp.w	r6,0
8000a2de:	c1 d0       	breq	8000a318 <__multiply+0xe0>
8000a2e0:	72 02       	ld.w	r2,r9[0x0]
8000a2e2:	12 98       	mov	r8,r9
8000a2e4:	16 9e       	mov	lr,r11
8000a2e6:	30 05       	mov	r5,0
8000a2e8:	b0 12       	st.h	r8[0x2],r2
8000a2ea:	1d 01       	ld.w	r1,lr++
8000a2ec:	90 82       	ld.uh	r2,r8[0x0]
8000a2ee:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
8000a2f2:	ad 30       	mul	r0,r6
8000a2f4:	e0 02 00 02 	add	r2,r0,r2
8000a2f8:	e4 05 00 05 	add	r5,r2,r5
8000a2fc:	b0 05       	st.h	r8[0x0],r5
8000a2fe:	b1 85       	lsr	r5,0x10
8000a300:	b1 81       	lsr	r1,0x10
8000a302:	2f c8       	sub	r8,-4
8000a304:	ad 31       	mul	r1,r6
8000a306:	90 92       	ld.uh	r2,r8[0x2]
8000a308:	e2 02 00 02 	add	r2,r1,r2
8000a30c:	0a 02       	add	r2,r5
8000a30e:	e4 05 16 10 	lsr	r5,r2,0x10
8000a312:	06 3e       	cp.w	lr,r3
8000a314:	ce a3       	brcs	8000a2e8 <__multiply+0xb0>
8000a316:	91 02       	st.w	r8[0x0],r2
8000a318:	2f ca       	sub	r10,-4
8000a31a:	2f c9       	sub	r9,-4
8000a31c:	40 18       	lddsp	r8,sp[0x4]
8000a31e:	10 3a       	cp.w	r10,r8
8000a320:	cb b3       	brcs	8000a296 <__multiply+0x5e>
8000a322:	c0 28       	rjmp	8000a326 <__multiply+0xee>
8000a324:	20 17       	sub	r7,1
8000a326:	58 07       	cp.w	r7,0
8000a328:	e0 8a 00 05 	brle	8000a332 <__multiply+0xfa>
8000a32c:	09 48       	ld.w	r8,--r4
8000a32e:	58 08       	cp.w	r8,0
8000a330:	cf a0       	breq	8000a324 <__multiply+0xec>
8000a332:	99 47       	st.w	r12[0x10],r7
8000a334:	2f ed       	sub	sp,-8
8000a336:	d8 32       	popm	r0-r7,pc

8000a338 <__i2b>:
8000a338:	d4 21       	pushm	r4-r7,lr
8000a33a:	16 97       	mov	r7,r11
8000a33c:	30 1b       	mov	r11,1
8000a33e:	c4 9e       	rcall	80009fd0 <_Balloc>
8000a340:	30 19       	mov	r9,1
8000a342:	99 57       	st.w	r12[0x14],r7
8000a344:	99 49       	st.w	r12[0x10],r9
8000a346:	d8 22       	popm	r4-r7,pc

8000a348 <__multadd>:
8000a348:	d4 31       	pushm	r0-r7,lr
8000a34a:	30 08       	mov	r8,0
8000a34c:	12 95       	mov	r5,r9
8000a34e:	16 97       	mov	r7,r11
8000a350:	18 96       	mov	r6,r12
8000a352:	76 44       	ld.w	r4,r11[0x10]
8000a354:	f6 c9 ff ec 	sub	r9,r11,-20
8000a358:	72 0b       	ld.w	r11,r9[0x0]
8000a35a:	f6 0c 16 10 	lsr	r12,r11,0x10
8000a35e:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000a362:	f4 0c 02 4c 	mul	r12,r10,r12
8000a366:	f4 0b 03 45 	mac	r5,r10,r11
8000a36a:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
8000a36e:	b1 85       	lsr	r5,0x10
8000a370:	18 05       	add	r5,r12
8000a372:	ea 0c 15 10 	lsl	r12,r5,0x10
8000a376:	f8 0b 00 0b 	add	r11,r12,r11
8000a37a:	12 ab       	st.w	r9++,r11
8000a37c:	2f f8       	sub	r8,-1
8000a37e:	b1 85       	lsr	r5,0x10
8000a380:	08 38       	cp.w	r8,r4
8000a382:	ce b5       	brlt	8000a358 <__multadd+0x10>
8000a384:	58 05       	cp.w	r5,0
8000a386:	c1 c0       	breq	8000a3be <__multadd+0x76>
8000a388:	6e 28       	ld.w	r8,r7[0x8]
8000a38a:	10 34       	cp.w	r4,r8
8000a38c:	c1 35       	brlt	8000a3b2 <__multadd+0x6a>
8000a38e:	6e 1b       	ld.w	r11,r7[0x4]
8000a390:	0c 9c       	mov	r12,r6
8000a392:	2f fb       	sub	r11,-1
8000a394:	c1 ee       	rcall	80009fd0 <_Balloc>
8000a396:	6e 4a       	ld.w	r10,r7[0x10]
8000a398:	ee cb ff f4 	sub	r11,r7,-12
8000a39c:	18 93       	mov	r3,r12
8000a39e:	2f ea       	sub	r10,-2
8000a3a0:	2f 4c       	sub	r12,-12
8000a3a2:	a3 6a       	lsl	r10,0x2
8000a3a4:	fe b0 df b4 	rcall	8000630c <memcpy>
8000a3a8:	0e 9b       	mov	r11,r7
8000a3aa:	0c 9c       	mov	r12,r6
8000a3ac:	fe b0 fd f8 	rcall	80009f9c <_Bfree>
8000a3b0:	06 97       	mov	r7,r3
8000a3b2:	e8 c8 ff ff 	sub	r8,r4,-1
8000a3b6:	2f b4       	sub	r4,-5
8000a3b8:	8f 48       	st.w	r7[0x10],r8
8000a3ba:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
8000a3be:	0e 9c       	mov	r12,r7
8000a3c0:	d8 32       	popm	r0-r7,pc
8000a3c2:	d7 03       	nop

8000a3c4 <__pow5mult>:
8000a3c4:	d4 31       	pushm	r0-r7,lr
8000a3c6:	14 96       	mov	r6,r10
8000a3c8:	18 97       	mov	r7,r12
8000a3ca:	16 94       	mov	r4,r11
8000a3cc:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
8000a3d0:	c0 80       	breq	8000a3e0 <__pow5mult+0x1c>
8000a3d2:	20 18       	sub	r8,1
8000a3d4:	49 f9       	lddpc	r9,8000a450 <__pow5mult+0x8c>
8000a3d6:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
8000a3da:	30 09       	mov	r9,0
8000a3dc:	cb 6f       	rcall	8000a348 <__multadd>
8000a3de:	18 94       	mov	r4,r12
8000a3e0:	a3 46       	asr	r6,0x2
8000a3e2:	c3 40       	breq	8000a44a <__pow5mult+0x86>
8000a3e4:	6e 95       	ld.w	r5,r7[0x24]
8000a3e6:	58 05       	cp.w	r5,0
8000a3e8:	c0 91       	brne	8000a3fa <__pow5mult+0x36>
8000a3ea:	31 0c       	mov	r12,16
8000a3ec:	fe b0 dd 78 	rcall	80005edc <malloc>
8000a3f0:	99 35       	st.w	r12[0xc],r5
8000a3f2:	8f 9c       	st.w	r7[0x24],r12
8000a3f4:	99 15       	st.w	r12[0x4],r5
8000a3f6:	99 25       	st.w	r12[0x8],r5
8000a3f8:	99 05       	st.w	r12[0x0],r5
8000a3fa:	6e 93       	ld.w	r3,r7[0x24]
8000a3fc:	66 25       	ld.w	r5,r3[0x8]
8000a3fe:	58 05       	cp.w	r5,0
8000a400:	c0 c1       	brne	8000a418 <__pow5mult+0x54>
8000a402:	e0 6b 02 71 	mov	r11,625
8000a406:	0e 9c       	mov	r12,r7
8000a408:	c9 8f       	rcall	8000a338 <__i2b>
8000a40a:	87 2c       	st.w	r3[0x8],r12
8000a40c:	30 08       	mov	r8,0
8000a40e:	18 95       	mov	r5,r12
8000a410:	99 08       	st.w	r12[0x0],r8
8000a412:	c0 38       	rjmp	8000a418 <__pow5mult+0x54>
8000a414:	06 9c       	mov	r12,r3
8000a416:	18 95       	mov	r5,r12
8000a418:	ed b6 00 00 	bld	r6,0x0
8000a41c:	c0 b1       	brne	8000a432 <__pow5mult+0x6e>
8000a41e:	08 9b       	mov	r11,r4
8000a420:	0a 9a       	mov	r10,r5
8000a422:	0e 9c       	mov	r12,r7
8000a424:	c0 af       	rcall	8000a238 <__multiply>
8000a426:	08 9b       	mov	r11,r4
8000a428:	18 93       	mov	r3,r12
8000a42a:	0e 9c       	mov	r12,r7
8000a42c:	06 94       	mov	r4,r3
8000a42e:	fe b0 fd b7 	rcall	80009f9c <_Bfree>
8000a432:	a1 56       	asr	r6,0x1
8000a434:	c0 b0       	breq	8000a44a <__pow5mult+0x86>
8000a436:	6a 03       	ld.w	r3,r5[0x0]
8000a438:	58 03       	cp.w	r3,0
8000a43a:	ce d1       	brne	8000a414 <__pow5mult+0x50>
8000a43c:	0a 9a       	mov	r10,r5
8000a43e:	0a 9b       	mov	r11,r5
8000a440:	0e 9c       	mov	r12,r7
8000a442:	cf be       	rcall	8000a238 <__multiply>
8000a444:	8b 0c       	st.w	r5[0x0],r12
8000a446:	99 03       	st.w	r12[0x0],r3
8000a448:	ce 7b       	rjmp	8000a416 <__pow5mult+0x52>
8000a44a:	08 9c       	mov	r12,r4
8000a44c:	d8 32       	popm	r0-r7,pc
8000a44e:	d7 03       	nop
8000a450:	80 01       	ld.sh	r1,r0[0x0]
8000a452:	28 f4       	sub	r4,-113

8000a454 <_realloc_r>:
8000a454:	d4 31       	pushm	r0-r7,lr
8000a456:	20 1d       	sub	sp,4
8000a458:	16 94       	mov	r4,r11
8000a45a:	18 92       	mov	r2,r12
8000a45c:	14 9b       	mov	r11,r10
8000a45e:	58 04       	cp.w	r4,0
8000a460:	c0 51       	brne	8000a46a <_realloc_r+0x16>
8000a462:	fe b0 dd 45 	rcall	80005eec <_malloc_r>
8000a466:	18 95       	mov	r5,r12
8000a468:	c5 39       	rjmp	8000a70e <_realloc_r+0x2ba>
8000a46a:	50 0a       	stdsp	sp[0x0],r10
8000a46c:	fe b0 df f4 	rcall	80006454 <__malloc_lock>
8000a470:	40 0b       	lddsp	r11,sp[0x0]
8000a472:	f6 c8 ff f5 	sub	r8,r11,-11
8000a476:	e8 c1 00 08 	sub	r1,r4,8
8000a47a:	10 96       	mov	r6,r8
8000a47c:	62 1c       	ld.w	r12,r1[0x4]
8000a47e:	e0 16 ff f8 	andl	r6,0xfff8
8000a482:	59 68       	cp.w	r8,22
8000a484:	f9 b6 08 10 	movls	r6,16
8000a488:	16 36       	cp.w	r6,r11
8000a48a:	5f 38       	srlo	r8
8000a48c:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
8000a490:	c0 50       	breq	8000a49a <_realloc_r+0x46>
8000a492:	30 c8       	mov	r8,12
8000a494:	30 05       	mov	r5,0
8000a496:	85 38       	st.w	r2[0xc],r8
8000a498:	c3 b9       	rjmp	8000a70e <_realloc_r+0x2ba>
8000a49a:	18 90       	mov	r0,r12
8000a49c:	e0 10 ff fc 	andl	r0,0xfffc
8000a4a0:	0c 30       	cp.w	r0,r6
8000a4a2:	e0 84 01 0b 	brge	8000a6b8 <_realloc_r+0x264>
8000a4a6:	33 48       	mov	r8,52
8000a4a8:	e2 00 00 09 	add	r9,r1,r0
8000a4ac:	70 25       	ld.w	r5,r8[0x8]
8000a4ae:	0a 39       	cp.w	r9,r5
8000a4b0:	c0 90       	breq	8000a4c2 <_realloc_r+0x6e>
8000a4b2:	72 1a       	ld.w	r10,r9[0x4]
8000a4b4:	a1 ca       	cbr	r10,0x0
8000a4b6:	f2 0a 00 0a 	add	r10,r9,r10
8000a4ba:	74 1a       	ld.w	r10,r10[0x4]
8000a4bc:	ed ba 00 00 	bld	r10,0x0
8000a4c0:	c2 20       	breq	8000a504 <_realloc_r+0xb0>
8000a4c2:	72 1a       	ld.w	r10,r9[0x4]
8000a4c4:	e0 1a ff fc 	andl	r10,0xfffc
8000a4c8:	f4 00 00 03 	add	r3,r10,r0
8000a4cc:	0a 39       	cp.w	r9,r5
8000a4ce:	c1 31       	brne	8000a4f4 <_realloc_r+0xa0>
8000a4d0:	ec c7 ff f0 	sub	r7,r6,-16
8000a4d4:	0e 33       	cp.w	r3,r7
8000a4d6:	c1 95       	brlt	8000a508 <_realloc_r+0xb4>
8000a4d8:	e2 06 00 09 	add	r9,r1,r6
8000a4dc:	0c 13       	sub	r3,r6
8000a4de:	a1 a3       	sbr	r3,0x0
8000a4e0:	93 13       	st.w	r9[0x4],r3
8000a4e2:	91 29       	st.w	r8[0x8],r9
8000a4e4:	04 9c       	mov	r12,r2
8000a4e6:	62 18       	ld.w	r8,r1[0x4]
8000a4e8:	08 95       	mov	r5,r4
8000a4ea:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a4ee:	10 46       	or	r6,r8
8000a4f0:	83 16       	st.w	r1[0x4],r6
8000a4f2:	c0 c9       	rjmp	8000a70a <_realloc_r+0x2b6>
8000a4f4:	0c 33       	cp.w	r3,r6
8000a4f6:	c0 95       	brlt	8000a508 <_realloc_r+0xb4>
8000a4f8:	72 28       	ld.w	r8,r9[0x8]
8000a4fa:	02 97       	mov	r7,r1
8000a4fc:	72 39       	ld.w	r9,r9[0xc]
8000a4fe:	93 28       	st.w	r9[0x8],r8
8000a500:	91 39       	st.w	r8[0xc],r9
8000a502:	cd d8       	rjmp	8000a6bc <_realloc_r+0x268>
8000a504:	30 0a       	mov	r10,0
8000a506:	14 99       	mov	r9,r10
8000a508:	ed bc 00 00 	bld	r12,0x0
8000a50c:	e0 80 00 96 	breq	8000a638 <_realloc_r+0x1e4>
8000a510:	62 07       	ld.w	r7,r1[0x0]
8000a512:	e2 07 01 07 	sub	r7,r1,r7
8000a516:	6e 1c       	ld.w	r12,r7[0x4]
8000a518:	e0 1c ff fc 	andl	r12,0xfffc
8000a51c:	58 09       	cp.w	r9,0
8000a51e:	c5 70       	breq	8000a5cc <_realloc_r+0x178>
8000a520:	f8 00 00 03 	add	r3,r12,r0
8000a524:	0a 39       	cp.w	r9,r5
8000a526:	c4 81       	brne	8000a5b6 <_realloc_r+0x162>
8000a528:	14 03       	add	r3,r10
8000a52a:	ec c9 ff f0 	sub	r9,r6,-16
8000a52e:	12 33       	cp.w	r3,r9
8000a530:	c4 e5       	brlt	8000a5cc <_realloc_r+0x178>
8000a532:	6e 3a       	ld.w	r10,r7[0xc]
8000a534:	6e 29       	ld.w	r9,r7[0x8]
8000a536:	95 29       	st.w	r10[0x8],r9
8000a538:	93 3a       	st.w	r9[0xc],r10
8000a53a:	ee c5 ff f8 	sub	r5,r7,-8
8000a53e:	e0 ca 00 04 	sub	r10,r0,4
8000a542:	e0 4a 00 24 	cp.w	r10,36
8000a546:	e0 8b 00 25 	brhi	8000a590 <_realloc_r+0x13c>
8000a54a:	0a 99       	mov	r9,r5
8000a54c:	59 3a       	cp.w	r10,19
8000a54e:	e0 88 00 1a 	brls	8000a582 <_realloc_r+0x12e>
8000a552:	09 09       	ld.w	r9,r4++
8000a554:	8b 09       	st.w	r5[0x0],r9
8000a556:	09 09       	ld.w	r9,r4++
8000a558:	8f 39       	st.w	r7[0xc],r9
8000a55a:	ee c9 ff f0 	sub	r9,r7,-16
8000a55e:	59 ba       	cp.w	r10,27
8000a560:	e0 88 00 11 	brls	8000a582 <_realloc_r+0x12e>
8000a564:	09 0b       	ld.w	r11,r4++
8000a566:	93 0b       	st.w	r9[0x0],r11
8000a568:	09 09       	ld.w	r9,r4++
8000a56a:	8f 59       	st.w	r7[0x14],r9
8000a56c:	ee c9 ff e8 	sub	r9,r7,-24
8000a570:	e0 4a 00 24 	cp.w	r10,36
8000a574:	c0 71       	brne	8000a582 <_realloc_r+0x12e>
8000a576:	09 0a       	ld.w	r10,r4++
8000a578:	93 0a       	st.w	r9[0x0],r10
8000a57a:	ee c9 ff e0 	sub	r9,r7,-32
8000a57e:	09 0a       	ld.w	r10,r4++
8000a580:	8f 7a       	st.w	r7[0x1c],r10
8000a582:	09 0a       	ld.w	r10,r4++
8000a584:	12 aa       	st.w	r9++,r10
8000a586:	68 0a       	ld.w	r10,r4[0x0]
8000a588:	93 0a       	st.w	r9[0x0],r10
8000a58a:	68 1a       	ld.w	r10,r4[0x4]
8000a58c:	93 1a       	st.w	r9[0x4],r10
8000a58e:	c0 78       	rjmp	8000a59c <_realloc_r+0x148>
8000a590:	50 08       	stdsp	sp[0x0],r8
8000a592:	08 9b       	mov	r11,r4
8000a594:	0a 9c       	mov	r12,r5
8000a596:	fe b0 fc 4c 	rcall	80009e2e <memmove>
8000a59a:	40 08       	lddsp	r8,sp[0x0]
8000a59c:	ee 06 00 09 	add	r9,r7,r6
8000a5a0:	0c 13       	sub	r3,r6
8000a5a2:	a1 a3       	sbr	r3,0x0
8000a5a4:	93 13       	st.w	r9[0x4],r3
8000a5a6:	91 29       	st.w	r8[0x8],r9
8000a5a8:	04 9c       	mov	r12,r2
8000a5aa:	6e 18       	ld.w	r8,r7[0x4]
8000a5ac:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a5b0:	10 46       	or	r6,r8
8000a5b2:	8f 16       	st.w	r7[0x4],r6
8000a5b4:	ca b8       	rjmp	8000a70a <_realloc_r+0x2b6>
8000a5b6:	14 03       	add	r3,r10
8000a5b8:	0c 33       	cp.w	r3,r6
8000a5ba:	c0 95       	brlt	8000a5cc <_realloc_r+0x178>
8000a5bc:	72 28       	ld.w	r8,r9[0x8]
8000a5be:	72 39       	ld.w	r9,r9[0xc]
8000a5c0:	93 28       	st.w	r9[0x8],r8
8000a5c2:	91 39       	st.w	r8[0xc],r9
8000a5c4:	6e 28       	ld.w	r8,r7[0x8]
8000a5c6:	6e 39       	ld.w	r9,r7[0xc]
8000a5c8:	c0 88       	rjmp	8000a5d8 <_realloc_r+0x184>
8000a5ca:	d7 03       	nop
8000a5cc:	f8 00 00 03 	add	r3,r12,r0
8000a5d0:	0c 33       	cp.w	r3,r6
8000a5d2:	c3 35       	brlt	8000a638 <_realloc_r+0x1e4>
8000a5d4:	6e 39       	ld.w	r9,r7[0xc]
8000a5d6:	6e 28       	ld.w	r8,r7[0x8]
8000a5d8:	93 28       	st.w	r9[0x8],r8
8000a5da:	91 39       	st.w	r8[0xc],r9
8000a5dc:	e0 ca 00 04 	sub	r10,r0,4
8000a5e0:	ee cc ff f8 	sub	r12,r7,-8
8000a5e4:	e0 4a 00 24 	cp.w	r10,36
8000a5e8:	e0 8b 00 24 	brhi	8000a630 <_realloc_r+0x1dc>
8000a5ec:	59 3a       	cp.w	r10,19
8000a5ee:	e0 88 00 1a 	brls	8000a622 <_realloc_r+0x1ce>
8000a5f2:	09 08       	ld.w	r8,r4++
8000a5f4:	99 08       	st.w	r12[0x0],r8
8000a5f6:	09 08       	ld.w	r8,r4++
8000a5f8:	8f 38       	st.w	r7[0xc],r8
8000a5fa:	ee cc ff f0 	sub	r12,r7,-16
8000a5fe:	59 ba       	cp.w	r10,27
8000a600:	e0 88 00 11 	brls	8000a622 <_realloc_r+0x1ce>
8000a604:	09 08       	ld.w	r8,r4++
8000a606:	99 08       	st.w	r12[0x0],r8
8000a608:	09 08       	ld.w	r8,r4++
8000a60a:	8f 58       	st.w	r7[0x14],r8
8000a60c:	ee cc ff e8 	sub	r12,r7,-24
8000a610:	e0 4a 00 24 	cp.w	r10,36
8000a614:	c0 71       	brne	8000a622 <_realloc_r+0x1ce>
8000a616:	09 08       	ld.w	r8,r4++
8000a618:	99 08       	st.w	r12[0x0],r8
8000a61a:	ee cc ff e0 	sub	r12,r7,-32
8000a61e:	09 08       	ld.w	r8,r4++
8000a620:	8f 78       	st.w	r7[0x1c],r8
8000a622:	09 08       	ld.w	r8,r4++
8000a624:	18 a8       	st.w	r12++,r8
8000a626:	68 08       	ld.w	r8,r4[0x0]
8000a628:	99 08       	st.w	r12[0x0],r8
8000a62a:	68 18       	ld.w	r8,r4[0x4]
8000a62c:	99 18       	st.w	r12[0x4],r8
8000a62e:	c4 78       	rjmp	8000a6bc <_realloc_r+0x268>
8000a630:	08 9b       	mov	r11,r4
8000a632:	fe b0 fb fe 	rcall	80009e2e <memmove>
8000a636:	c4 38       	rjmp	8000a6bc <_realloc_r+0x268>
8000a638:	04 9c       	mov	r12,r2
8000a63a:	fe b0 dc 59 	rcall	80005eec <_malloc_r>
8000a63e:	18 95       	mov	r5,r12
8000a640:	c3 a0       	breq	8000a6b4 <_realloc_r+0x260>
8000a642:	62 18       	ld.w	r8,r1[0x4]
8000a644:	f8 c9 00 08 	sub	r9,r12,8
8000a648:	a1 c8       	cbr	r8,0x0
8000a64a:	e2 08 00 08 	add	r8,r1,r8
8000a64e:	10 39       	cp.w	r9,r8
8000a650:	c0 71       	brne	8000a65e <_realloc_r+0x20a>
8000a652:	72 13       	ld.w	r3,r9[0x4]
8000a654:	02 97       	mov	r7,r1
8000a656:	e0 13 ff fc 	andl	r3,0xfffc
8000a65a:	00 03       	add	r3,r0
8000a65c:	c3 08       	rjmp	8000a6bc <_realloc_r+0x268>
8000a65e:	e0 ca 00 04 	sub	r10,r0,4
8000a662:	e0 4a 00 24 	cp.w	r10,36
8000a666:	e0 8b 00 20 	brhi	8000a6a6 <_realloc_r+0x252>
8000a66a:	08 99       	mov	r9,r4
8000a66c:	18 98       	mov	r8,r12
8000a66e:	59 3a       	cp.w	r10,19
8000a670:	e0 88 00 14 	brls	8000a698 <_realloc_r+0x244>
8000a674:	13 0b       	ld.w	r11,r9++
8000a676:	10 ab       	st.w	r8++,r11
8000a678:	13 0b       	ld.w	r11,r9++
8000a67a:	10 ab       	st.w	r8++,r11
8000a67c:	59 ba       	cp.w	r10,27
8000a67e:	e0 88 00 0d 	brls	8000a698 <_realloc_r+0x244>
8000a682:	13 0b       	ld.w	r11,r9++
8000a684:	10 ab       	st.w	r8++,r11
8000a686:	13 0b       	ld.w	r11,r9++
8000a688:	10 ab       	st.w	r8++,r11
8000a68a:	e0 4a 00 24 	cp.w	r10,36
8000a68e:	c0 51       	brne	8000a698 <_realloc_r+0x244>
8000a690:	13 0a       	ld.w	r10,r9++
8000a692:	10 aa       	st.w	r8++,r10
8000a694:	13 0a       	ld.w	r10,r9++
8000a696:	10 aa       	st.w	r8++,r10
8000a698:	13 0a       	ld.w	r10,r9++
8000a69a:	10 aa       	st.w	r8++,r10
8000a69c:	72 0a       	ld.w	r10,r9[0x0]
8000a69e:	91 0a       	st.w	r8[0x0],r10
8000a6a0:	72 19       	ld.w	r9,r9[0x4]
8000a6a2:	91 19       	st.w	r8[0x4],r9
8000a6a4:	c0 48       	rjmp	8000a6ac <_realloc_r+0x258>
8000a6a6:	08 9b       	mov	r11,r4
8000a6a8:	fe b0 fb c3 	rcall	80009e2e <memmove>
8000a6ac:	08 9b       	mov	r11,r4
8000a6ae:	04 9c       	mov	r12,r2
8000a6b0:	fe b0 f9 1e 	rcall	800098ec <_free_r>
8000a6b4:	04 9c       	mov	r12,r2
8000a6b6:	c2 a8       	rjmp	8000a70a <_realloc_r+0x2b6>
8000a6b8:	00 93       	mov	r3,r0
8000a6ba:	02 97       	mov	r7,r1
8000a6bc:	e6 06 01 09 	sub	r9,r3,r6
8000a6c0:	6e 18       	ld.w	r8,r7[0x4]
8000a6c2:	58 f9       	cp.w	r9,15
8000a6c4:	e0 88 00 16 	brls	8000a6f0 <_realloc_r+0x29c>
8000a6c8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a6cc:	ed e8 10 08 	or	r8,r6,r8
8000a6d0:	8f 18       	st.w	r7[0x4],r8
8000a6d2:	12 98       	mov	r8,r9
8000a6d4:	a1 a8       	sbr	r8,0x0
8000a6d6:	ee 06 00 0b 	add	r11,r7,r6
8000a6da:	f6 09 00 09 	add	r9,r11,r9
8000a6de:	97 18       	st.w	r11[0x4],r8
8000a6e0:	72 18       	ld.w	r8,r9[0x4]
8000a6e2:	a1 a8       	sbr	r8,0x0
8000a6e4:	2f 8b       	sub	r11,-8
8000a6e6:	93 18       	st.w	r9[0x4],r8
8000a6e8:	04 9c       	mov	r12,r2
8000a6ea:	fe b0 f9 01 	rcall	800098ec <_free_r>
8000a6ee:	c0 b8       	rjmp	8000a704 <_realloc_r+0x2b0>
8000a6f0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a6f4:	e7 e8 10 08 	or	r8,r3,r8
8000a6f8:	8f 18       	st.w	r7[0x4],r8
8000a6fa:	ee 03 00 03 	add	r3,r7,r3
8000a6fe:	66 18       	ld.w	r8,r3[0x4]
8000a700:	a1 a8       	sbr	r8,0x0
8000a702:	87 18       	st.w	r3[0x4],r8
8000a704:	04 9c       	mov	r12,r2
8000a706:	ee c5 ff f8 	sub	r5,r7,-8
8000a70a:	fe b0 de a6 	rcall	80006456 <__malloc_unlock>
8000a70e:	0a 9c       	mov	r12,r5
8000a710:	2f fd       	sub	sp,-4
8000a712:	d8 32       	popm	r0-r7,pc

8000a714 <__isinfd>:
8000a714:	14 98       	mov	r8,r10
8000a716:	fc 19 7f f0 	movh	r9,0x7ff0
8000a71a:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000a71e:	f0 0b 11 00 	rsub	r11,r8,0
8000a722:	f7 e8 10 08 	or	r8,r11,r8
8000a726:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000a72a:	f2 08 01 08 	sub	r8,r9,r8
8000a72e:	f0 0c 11 00 	rsub	r12,r8,0
8000a732:	f9 e8 10 08 	or	r8,r12,r8
8000a736:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000a73a:	2f fc       	sub	r12,-1
8000a73c:	5e fc       	retal	r12

8000a73e <__isnand>:
8000a73e:	14 98       	mov	r8,r10
8000a740:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000a744:	f0 0c 11 00 	rsub	r12,r8,0
8000a748:	10 4c       	or	r12,r8
8000a74a:	fc 18 7f f0 	movh	r8,0x7ff0
8000a74e:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000a752:	f0 0c 01 0c 	sub	r12,r8,r12
8000a756:	bf 9c       	lsr	r12,0x1f
8000a758:	5e fc       	retal	r12
8000a75a:	d7 03       	nop

8000a75c <__sclose>:
8000a75c:	d4 01       	pushm	lr
8000a75e:	96 7b       	ld.sh	r11,r11[0xe]
8000a760:	c8 2c       	rcall	8000a864 <_close_r>
8000a762:	d8 02       	popm	pc

8000a764 <__sseek>:
8000a764:	d4 21       	pushm	r4-r7,lr
8000a766:	16 97       	mov	r7,r11
8000a768:	96 7b       	ld.sh	r11,r11[0xe]
8000a76a:	c0 3d       	rcall	8000a970 <_lseek_r>
8000a76c:	8e 68       	ld.sh	r8,r7[0xc]
8000a76e:	10 99       	mov	r9,r8
8000a770:	ad c8       	cbr	r8,0xc
8000a772:	ad a9       	sbr	r9,0xc
8000a774:	5b fc       	cp.w	r12,-1
8000a776:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000a77a:	ef f9 1c 06 	st.hne	r7[0xc],r9
8000a77e:	ef fc 1a 15 	st.wne	r7[0x54],r12
8000a782:	d8 22       	popm	r4-r7,pc

8000a784 <__swrite>:
8000a784:	d4 21       	pushm	r4-r7,lr
8000a786:	96 68       	ld.sh	r8,r11[0xc]
8000a788:	16 97       	mov	r7,r11
8000a78a:	14 95       	mov	r5,r10
8000a78c:	12 94       	mov	r4,r9
8000a78e:	e2 18 01 00 	andl	r8,0x100,COH
8000a792:	18 96       	mov	r6,r12
8000a794:	c0 50       	breq	8000a79e <__swrite+0x1a>
8000a796:	30 29       	mov	r9,2
8000a798:	30 0a       	mov	r10,0
8000a79a:	96 7b       	ld.sh	r11,r11[0xe]
8000a79c:	ce ac       	rcall	8000a970 <_lseek_r>
8000a79e:	8e 68       	ld.sh	r8,r7[0xc]
8000a7a0:	ad c8       	cbr	r8,0xc
8000a7a2:	08 99       	mov	r9,r4
8000a7a4:	0a 9a       	mov	r10,r5
8000a7a6:	8e 7b       	ld.sh	r11,r7[0xe]
8000a7a8:	0c 9c       	mov	r12,r6
8000a7aa:	ae 68       	st.h	r7[0xc],r8
8000a7ac:	c1 cc       	rcall	8000a7e4 <_write_r>
8000a7ae:	d8 22       	popm	r4-r7,pc

8000a7b0 <__sread>:
8000a7b0:	d4 21       	pushm	r4-r7,lr
8000a7b2:	16 97       	mov	r7,r11
8000a7b4:	96 7b       	ld.sh	r11,r11[0xe]
8000a7b6:	cf 1c       	rcall	8000a998 <_read_r>
8000a7b8:	c0 65       	brlt	8000a7c4 <__sread+0x14>
8000a7ba:	6f 58       	ld.w	r8,r7[0x54]
8000a7bc:	18 08       	add	r8,r12
8000a7be:	ef 48 00 54 	st.w	r7[84],r8
8000a7c2:	d8 22       	popm	r4-r7,pc
8000a7c4:	8e 68       	ld.sh	r8,r7[0xc]
8000a7c6:	ad c8       	cbr	r8,0xc
8000a7c8:	ae 68       	st.h	r7[0xc],r8
8000a7ca:	d8 22       	popm	r4-r7,pc

8000a7cc <strlen>:
8000a7cc:	30 09       	mov	r9,0
8000a7ce:	18 98       	mov	r8,r12
8000a7d0:	c0 28       	rjmp	8000a7d4 <strlen+0x8>
8000a7d2:	2f f8       	sub	r8,-1
8000a7d4:	11 8a       	ld.ub	r10,r8[0x0]
8000a7d6:	f2 0a 18 00 	cp.b	r10,r9
8000a7da:	cf c1       	brne	8000a7d2 <strlen+0x6>
8000a7dc:	f0 0c 01 0c 	sub	r12,r8,r12
8000a7e0:	5e fc       	retal	r12
8000a7e2:	d7 03       	nop

8000a7e4 <_write_r>:
8000a7e4:	d4 21       	pushm	r4-r7,lr
8000a7e6:	16 98       	mov	r8,r11
8000a7e8:	18 97       	mov	r7,r12
8000a7ea:	10 9c       	mov	r12,r8
8000a7ec:	30 08       	mov	r8,0
8000a7ee:	14 9b       	mov	r11,r10
8000a7f0:	e0 66 0b 3c 	mov	r6,2876
8000a7f4:	12 9a       	mov	r10,r9
8000a7f6:	8d 08       	st.w	r6[0x0],r8
8000a7f8:	fe b0 de 7c 	rcall	800064f0 <_write>
8000a7fc:	5b fc       	cp.w	r12,-1
8000a7fe:	c0 51       	brne	8000a808 <_write_r+0x24>
8000a800:	6c 08       	ld.w	r8,r6[0x0]
8000a802:	58 08       	cp.w	r8,0
8000a804:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a808:	d8 22       	popm	r4-r7,pc
8000a80a:	d7 03       	nop

8000a80c <_calloc_r>:
8000a80c:	d4 21       	pushm	r4-r7,lr
8000a80e:	f4 0b 02 4b 	mul	r11,r10,r11
8000a812:	fe b0 db 6d 	rcall	80005eec <_malloc_r>
8000a816:	18 97       	mov	r7,r12
8000a818:	c2 30       	breq	8000a85e <_calloc_r+0x52>
8000a81a:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000a81e:	e0 1a ff fc 	andl	r10,0xfffc
8000a822:	20 4a       	sub	r10,4
8000a824:	e0 4a 00 24 	cp.w	r10,36
8000a828:	e0 8b 00 18 	brhi	8000a858 <_calloc_r+0x4c>
8000a82c:	18 98       	mov	r8,r12
8000a82e:	59 3a       	cp.w	r10,19
8000a830:	e0 88 00 0f 	brls	8000a84e <_calloc_r+0x42>
8000a834:	30 09       	mov	r9,0
8000a836:	10 a9       	st.w	r8++,r9
8000a838:	10 a9       	st.w	r8++,r9
8000a83a:	59 ba       	cp.w	r10,27
8000a83c:	e0 88 00 09 	brls	8000a84e <_calloc_r+0x42>
8000a840:	10 a9       	st.w	r8++,r9
8000a842:	10 a9       	st.w	r8++,r9
8000a844:	e0 4a 00 24 	cp.w	r10,36
8000a848:	c0 31       	brne	8000a84e <_calloc_r+0x42>
8000a84a:	10 a9       	st.w	r8++,r9
8000a84c:	10 a9       	st.w	r8++,r9
8000a84e:	30 09       	mov	r9,0
8000a850:	10 a9       	st.w	r8++,r9
8000a852:	91 19       	st.w	r8[0x4],r9
8000a854:	91 09       	st.w	r8[0x0],r9
8000a856:	c0 48       	rjmp	8000a85e <_calloc_r+0x52>
8000a858:	30 0b       	mov	r11,0
8000a85a:	fe b0 fb 09 	rcall	80009e6c <memset>
8000a85e:	0e 9c       	mov	r12,r7
8000a860:	d8 22       	popm	r4-r7,pc
8000a862:	d7 03       	nop

8000a864 <_close_r>:
8000a864:	d4 21       	pushm	r4-r7,lr
8000a866:	30 08       	mov	r8,0
8000a868:	18 97       	mov	r7,r12
8000a86a:	e0 66 0b 3c 	mov	r6,2876
8000a86e:	16 9c       	mov	r12,r11
8000a870:	8d 08       	st.w	r6[0x0],r8
8000a872:	fe b0 de 21 	rcall	800064b4 <_close>
8000a876:	5b fc       	cp.w	r12,-1
8000a878:	c0 51       	brne	8000a882 <_close_r+0x1e>
8000a87a:	6c 08       	ld.w	r8,r6[0x0]
8000a87c:	58 08       	cp.w	r8,0
8000a87e:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a882:	d8 22       	popm	r4-r7,pc

8000a884 <_fclose_r>:
8000a884:	d4 21       	pushm	r4-r7,lr
8000a886:	18 96       	mov	r6,r12
8000a888:	16 97       	mov	r7,r11
8000a88a:	58 0b       	cp.w	r11,0
8000a88c:	c0 31       	brne	8000a892 <_fclose_r+0xe>
8000a88e:	16 95       	mov	r5,r11
8000a890:	c5 38       	rjmp	8000a936 <_fclose_r+0xb2>
8000a892:	fe b0 f7 41 	rcall	80009714 <__sfp_lock_acquire>
8000a896:	58 06       	cp.w	r6,0
8000a898:	c0 70       	breq	8000a8a6 <_fclose_r+0x22>
8000a89a:	6c 68       	ld.w	r8,r6[0x18]
8000a89c:	58 08       	cp.w	r8,0
8000a89e:	c0 41       	brne	8000a8a6 <_fclose_r+0x22>
8000a8a0:	0c 9c       	mov	r12,r6
8000a8a2:	fe b0 f7 8d 	rcall	800097bc <__sinit>
8000a8a6:	fe c8 80 5a 	sub	r8,pc,-32678
8000a8aa:	10 37       	cp.w	r7,r8
8000a8ac:	c0 31       	brne	8000a8b2 <_fclose_r+0x2e>
8000a8ae:	6c 07       	ld.w	r7,r6[0x0]
8000a8b0:	c0 c8       	rjmp	8000a8c8 <_fclose_r+0x44>
8000a8b2:	fe c8 80 46 	sub	r8,pc,-32698
8000a8b6:	10 37       	cp.w	r7,r8
8000a8b8:	c0 31       	brne	8000a8be <_fclose_r+0x3a>
8000a8ba:	6c 17       	ld.w	r7,r6[0x4]
8000a8bc:	c0 68       	rjmp	8000a8c8 <_fclose_r+0x44>
8000a8be:	fe c8 80 32 	sub	r8,pc,-32718
8000a8c2:	10 37       	cp.w	r7,r8
8000a8c4:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000a8c8:	8e 69       	ld.sh	r9,r7[0xc]
8000a8ca:	30 08       	mov	r8,0
8000a8cc:	f0 09 19 00 	cp.h	r9,r8
8000a8d0:	c0 51       	brne	8000a8da <_fclose_r+0x56>
8000a8d2:	fe b0 f7 22 	rcall	80009716 <__sfp_lock_release>
8000a8d6:	30 05       	mov	r5,0
8000a8d8:	c2 f8       	rjmp	8000a936 <_fclose_r+0xb2>
8000a8da:	0e 9b       	mov	r11,r7
8000a8dc:	0c 9c       	mov	r12,r6
8000a8de:	fe b0 f6 93 	rcall	80009604 <_fflush_r>
8000a8e2:	6e c8       	ld.w	r8,r7[0x30]
8000a8e4:	18 95       	mov	r5,r12
8000a8e6:	58 08       	cp.w	r8,0
8000a8e8:	c0 60       	breq	8000a8f4 <_fclose_r+0x70>
8000a8ea:	6e 8b       	ld.w	r11,r7[0x20]
8000a8ec:	0c 9c       	mov	r12,r6
8000a8ee:	5d 18       	icall	r8
8000a8f0:	f9 b5 05 ff 	movlt	r5,-1
8000a8f4:	8e 68       	ld.sh	r8,r7[0xc]
8000a8f6:	ed b8 00 07 	bld	r8,0x7
8000a8fa:	c0 51       	brne	8000a904 <_fclose_r+0x80>
8000a8fc:	6e 4b       	ld.w	r11,r7[0x10]
8000a8fe:	0c 9c       	mov	r12,r6
8000a900:	fe b0 f7 f6 	rcall	800098ec <_free_r>
8000a904:	6e db       	ld.w	r11,r7[0x34]
8000a906:	58 0b       	cp.w	r11,0
8000a908:	c0 a0       	breq	8000a91c <_fclose_r+0x98>
8000a90a:	ee c8 ff bc 	sub	r8,r7,-68
8000a90e:	10 3b       	cp.w	r11,r8
8000a910:	c0 40       	breq	8000a918 <_fclose_r+0x94>
8000a912:	0c 9c       	mov	r12,r6
8000a914:	fe b0 f7 ec 	rcall	800098ec <_free_r>
8000a918:	30 08       	mov	r8,0
8000a91a:	8f d8       	st.w	r7[0x34],r8
8000a91c:	6f 2b       	ld.w	r11,r7[0x48]
8000a91e:	58 0b       	cp.w	r11,0
8000a920:	c0 70       	breq	8000a92e <_fclose_r+0xaa>
8000a922:	0c 9c       	mov	r12,r6
8000a924:	fe b0 f7 e4 	rcall	800098ec <_free_r>
8000a928:	30 08       	mov	r8,0
8000a92a:	ef 48 00 48 	st.w	r7[72],r8
8000a92e:	30 08       	mov	r8,0
8000a930:	ae 68       	st.h	r7[0xc],r8
8000a932:	fe b0 f6 f2 	rcall	80009716 <__sfp_lock_release>
8000a936:	0a 9c       	mov	r12,r5
8000a938:	d8 22       	popm	r4-r7,pc
8000a93a:	d7 03       	nop

8000a93c <fclose>:
8000a93c:	d4 01       	pushm	lr
8000a93e:	e0 68 05 34 	mov	r8,1332
8000a942:	18 9b       	mov	r11,r12
8000a944:	70 0c       	ld.w	r12,r8[0x0]
8000a946:	c9 ff       	rcall	8000a884 <_fclose_r>
8000a948:	d8 02       	popm	pc
8000a94a:	d7 03       	nop

8000a94c <_fstat_r>:
8000a94c:	d4 21       	pushm	r4-r7,lr
8000a94e:	16 98       	mov	r8,r11
8000a950:	18 97       	mov	r7,r12
8000a952:	10 9c       	mov	r12,r8
8000a954:	30 08       	mov	r8,0
8000a956:	e0 66 0b 3c 	mov	r6,2876
8000a95a:	14 9b       	mov	r11,r10
8000a95c:	8d 08       	st.w	r6[0x0],r8
8000a95e:	fe b0 dd e7 	rcall	8000652c <_fstat>
8000a962:	5b fc       	cp.w	r12,-1
8000a964:	c0 51       	brne	8000a96e <_fstat_r+0x22>
8000a966:	6c 08       	ld.w	r8,r6[0x0]
8000a968:	58 08       	cp.w	r8,0
8000a96a:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a96e:	d8 22       	popm	r4-r7,pc

8000a970 <_lseek_r>:
8000a970:	d4 21       	pushm	r4-r7,lr
8000a972:	16 98       	mov	r8,r11
8000a974:	18 97       	mov	r7,r12
8000a976:	10 9c       	mov	r12,r8
8000a978:	30 08       	mov	r8,0
8000a97a:	14 9b       	mov	r11,r10
8000a97c:	e0 66 0b 3c 	mov	r6,2876
8000a980:	12 9a       	mov	r10,r9
8000a982:	8d 08       	st.w	r6[0x0],r8
8000a984:	fe b0 dd a2 	rcall	800064c8 <_lseek>
8000a988:	5b fc       	cp.w	r12,-1
8000a98a:	c0 51       	brne	8000a994 <_lseek_r+0x24>
8000a98c:	6c 08       	ld.w	r8,r6[0x0]
8000a98e:	58 08       	cp.w	r8,0
8000a990:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a994:	d8 22       	popm	r4-r7,pc
8000a996:	d7 03       	nop

8000a998 <_read_r>:
8000a998:	d4 21       	pushm	r4-r7,lr
8000a99a:	16 98       	mov	r8,r11
8000a99c:	18 97       	mov	r7,r12
8000a99e:	10 9c       	mov	r12,r8
8000a9a0:	30 08       	mov	r8,0
8000a9a2:	14 9b       	mov	r11,r10
8000a9a4:	e0 66 0b 3c 	mov	r6,2876
8000a9a8:	12 9a       	mov	r10,r9
8000a9aa:	8d 08       	st.w	r6[0x0],r8
8000a9ac:	fe b0 dd 98 	rcall	800064dc <_read>
8000a9b0:	5b fc       	cp.w	r12,-1
8000a9b2:	c0 51       	brne	8000a9bc <_read_r+0x24>
8000a9b4:	6c 08       	ld.w	r8,r6[0x0]
8000a9b6:	58 08       	cp.w	r8,0
8000a9b8:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a9bc:	d8 22       	popm	r4-r7,pc
8000a9be:	d7 03       	nop

8000a9c0 <__avr32_f64_cmp_eq>:
8000a9c0:	10 3a       	cp.w	r10,r8
8000a9c2:	f2 0b 13 00 	cpc	r11,r9
8000a9c6:	c0 80       	breq	8000a9d6 <__avr32_f64_cmp_eq+0x16>
8000a9c8:	a1 7b       	lsl	r11,0x1
8000a9ca:	a1 79       	lsl	r9,0x1
8000a9cc:	14 4b       	or	r11,r10
8000a9ce:	12 4b       	or	r11,r9
8000a9d0:	10 4b       	or	r11,r8
8000a9d2:	5e 0f       	reteq	1
8000a9d4:	5e fd       	retal	0
8000a9d6:	a1 7b       	lsl	r11,0x1
8000a9d8:	fc 1c ff e0 	movh	r12,0xffe0
8000a9dc:	58 0a       	cp.w	r10,0
8000a9de:	f8 0b 13 00 	cpc	r11,r12
8000a9e2:	5e 8f       	retls	1
8000a9e4:	5e fd       	retal	0

8000a9e6 <__avr32_f64_cmp_ge>:
8000a9e6:	1a de       	st.w	--sp,lr
8000a9e8:	1a d7       	st.w	--sp,r7
8000a9ea:	a1 7b       	lsl	r11,0x1
8000a9ec:	5f 3c       	srlo	r12
8000a9ee:	a1 79       	lsl	r9,0x1
8000a9f0:	5f 37       	srlo	r7
8000a9f2:	5c fc       	rol	r12
8000a9f4:	fc 1e ff e0 	movh	lr,0xffe0
8000a9f8:	58 0a       	cp.w	r10,0
8000a9fa:	fc 0b 13 00 	cpc	r11,lr
8000a9fe:	e0 8b 00 1d 	brhi	8000aa38 <__avr32_f64_cmp_ge+0x52>
8000aa02:	58 08       	cp.w	r8,0
8000aa04:	fc 09 13 00 	cpc	r9,lr
8000aa08:	e0 8b 00 18 	brhi	8000aa38 <__avr32_f64_cmp_ge+0x52>
8000aa0c:	58 0b       	cp.w	r11,0
8000aa0e:	f5 ba 00 00 	subfeq	r10,0
8000aa12:	c1 50       	breq	8000aa3c <__avr32_f64_cmp_ge+0x56>
8000aa14:	1b 07       	ld.w	r7,sp++
8000aa16:	1b 0e       	ld.w	lr,sp++
8000aa18:	58 3c       	cp.w	r12,3
8000aa1a:	c0 a0       	breq	8000aa2e <__avr32_f64_cmp_ge+0x48>
8000aa1c:	58 1c       	cp.w	r12,1
8000aa1e:	c0 33       	brcs	8000aa24 <__avr32_f64_cmp_ge+0x3e>
8000aa20:	5e 0f       	reteq	1
8000aa22:	5e 1d       	retne	0
8000aa24:	10 3a       	cp.w	r10,r8
8000aa26:	f2 0b 13 00 	cpc	r11,r9
8000aa2a:	5e 2f       	reths	1
8000aa2c:	5e 3d       	retlo	0
8000aa2e:	14 38       	cp.w	r8,r10
8000aa30:	f6 09 13 00 	cpc	r9,r11
8000aa34:	5e 2f       	reths	1
8000aa36:	5e 3d       	retlo	0
8000aa38:	1b 07       	ld.w	r7,sp++
8000aa3a:	d8 0a       	popm	pc,r12=0
8000aa3c:	58 17       	cp.w	r7,1
8000aa3e:	5f 0c       	sreq	r12
8000aa40:	58 09       	cp.w	r9,0
8000aa42:	f5 b8 00 00 	subfeq	r8,0
8000aa46:	1b 07       	ld.w	r7,sp++
8000aa48:	1b 0e       	ld.w	lr,sp++
8000aa4a:	5e 0f       	reteq	1
8000aa4c:	5e fc       	retal	r12

8000aa4e <__avr32_f64_cmp_lt>:
8000aa4e:	1a de       	st.w	--sp,lr
8000aa50:	1a d7       	st.w	--sp,r7
8000aa52:	a1 7b       	lsl	r11,0x1
8000aa54:	5f 3c       	srlo	r12
8000aa56:	a1 79       	lsl	r9,0x1
8000aa58:	5f 37       	srlo	r7
8000aa5a:	5c fc       	rol	r12
8000aa5c:	fc 1e ff e0 	movh	lr,0xffe0
8000aa60:	58 0a       	cp.w	r10,0
8000aa62:	fc 0b 13 00 	cpc	r11,lr
8000aa66:	e0 8b 00 1d 	brhi	8000aaa0 <__avr32_f64_cmp_lt+0x52>
8000aa6a:	58 08       	cp.w	r8,0
8000aa6c:	fc 09 13 00 	cpc	r9,lr
8000aa70:	e0 8b 00 18 	brhi	8000aaa0 <__avr32_f64_cmp_lt+0x52>
8000aa74:	58 0b       	cp.w	r11,0
8000aa76:	f5 ba 00 00 	subfeq	r10,0
8000aa7a:	c1 50       	breq	8000aaa4 <__avr32_f64_cmp_lt+0x56>
8000aa7c:	1b 07       	ld.w	r7,sp++
8000aa7e:	1b 0e       	ld.w	lr,sp++
8000aa80:	58 3c       	cp.w	r12,3
8000aa82:	c0 a0       	breq	8000aa96 <__avr32_f64_cmp_lt+0x48>
8000aa84:	58 1c       	cp.w	r12,1
8000aa86:	c0 33       	brcs	8000aa8c <__avr32_f64_cmp_lt+0x3e>
8000aa88:	5e 0d       	reteq	0
8000aa8a:	5e 1f       	retne	1
8000aa8c:	10 3a       	cp.w	r10,r8
8000aa8e:	f2 0b 13 00 	cpc	r11,r9
8000aa92:	5e 2d       	reths	0
8000aa94:	5e 3f       	retlo	1
8000aa96:	14 38       	cp.w	r8,r10
8000aa98:	f6 09 13 00 	cpc	r9,r11
8000aa9c:	5e 2d       	reths	0
8000aa9e:	5e 3f       	retlo	1
8000aaa0:	1b 07       	ld.w	r7,sp++
8000aaa2:	d8 0a       	popm	pc,r12=0
8000aaa4:	58 17       	cp.w	r7,1
8000aaa6:	5f 1c       	srne	r12
8000aaa8:	58 09       	cp.w	r9,0
8000aaaa:	f5 b8 00 00 	subfeq	r8,0
8000aaae:	1b 07       	ld.w	r7,sp++
8000aab0:	1b 0e       	ld.w	lr,sp++
8000aab2:	5e 0d       	reteq	0
8000aab4:	5e fc       	retal	r12
8000aab6:	d7 03       	nop

8000aab8 <__avr32_f64_div>:
8000aab8:	eb cd 40 ff 	pushm	r0-r7,lr
8000aabc:	f7 e9 20 0e 	eor	lr,r11,r9
8000aac0:	f6 07 16 14 	lsr	r7,r11,0x14
8000aac4:	a9 7b       	lsl	r11,0x9
8000aac6:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000aaca:	a9 7a       	lsl	r10,0x9
8000aacc:	bd bb       	sbr	r11,0x1d
8000aace:	e4 1b 3f ff 	andh	r11,0x3fff
8000aad2:	ab d7       	cbr	r7,0xb
8000aad4:	e0 80 00 cc 	breq	8000ac6c <__avr32_f64_div_round_subnormal+0x54>
8000aad8:	e0 47 07 ff 	cp.w	r7,2047
8000aadc:	e0 84 00 b5 	brge	8000ac46 <__avr32_f64_div_round_subnormal+0x2e>
8000aae0:	f2 06 16 14 	lsr	r6,r9,0x14
8000aae4:	a9 79       	lsl	r9,0x9
8000aae6:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000aaea:	a9 78       	lsl	r8,0x9
8000aaec:	bd b9       	sbr	r9,0x1d
8000aaee:	e4 19 3f ff 	andh	r9,0x3fff
8000aaf2:	ab d6       	cbr	r6,0xb
8000aaf4:	e0 80 00 e2 	breq	8000acb8 <__avr32_f64_div_round_subnormal+0xa0>
8000aaf8:	e0 46 07 ff 	cp.w	r6,2047
8000aafc:	e0 84 00 b2 	brge	8000ac60 <__avr32_f64_div_round_subnormal+0x48>
8000ab00:	0c 17       	sub	r7,r6
8000ab02:	fe 37 fc 01 	sub	r7,-1023
8000ab06:	fc 1c 80 00 	movh	r12,0x8000
8000ab0a:	f8 03 16 01 	lsr	r3,r12,0x1
8000ab0e:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
8000ab12:	5c d4       	com	r4
8000ab14:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
8000ab18:	e6 09 06 44 	mulu.d	r4,r3,r9
8000ab1c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000ab20:	e6 05 06 44 	mulu.d	r4,r3,r5
8000ab24:	ea 03 15 02 	lsl	r3,r5,0x2
8000ab28:	e6 09 06 44 	mulu.d	r4,r3,r9
8000ab2c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000ab30:	e6 05 06 44 	mulu.d	r4,r3,r5
8000ab34:	ea 03 15 02 	lsl	r3,r5,0x2
8000ab38:	e6 09 06 44 	mulu.d	r4,r3,r9
8000ab3c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000ab40:	e6 05 06 44 	mulu.d	r4,r3,r5
8000ab44:	ea 03 15 02 	lsl	r3,r5,0x2
8000ab48:	e6 08 06 40 	mulu.d	r0,r3,r8
8000ab4c:	e4 09 07 40 	macu.d	r0,r2,r9
8000ab50:	e6 09 06 44 	mulu.d	r4,r3,r9
8000ab54:	02 04       	add	r4,r1
8000ab56:	5c 05       	acr	r5
8000ab58:	a3 65       	lsl	r5,0x2
8000ab5a:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000ab5e:	a3 64       	lsl	r4,0x2
8000ab60:	5c 34       	neg	r4
8000ab62:	f8 05 01 45 	sbc	r5,r12,r5
8000ab66:	e6 04 06 40 	mulu.d	r0,r3,r4
8000ab6a:	e4 05 07 40 	macu.d	r0,r2,r5
8000ab6e:	e6 05 06 44 	mulu.d	r4,r3,r5
8000ab72:	02 04       	add	r4,r1
8000ab74:	5c 05       	acr	r5
8000ab76:	ea 03 15 02 	lsl	r3,r5,0x2
8000ab7a:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000ab7e:	e8 02 15 02 	lsl	r2,r4,0x2
8000ab82:	e6 08 06 40 	mulu.d	r0,r3,r8
8000ab86:	e4 09 07 40 	macu.d	r0,r2,r9
8000ab8a:	e6 09 06 44 	mulu.d	r4,r3,r9
8000ab8e:	02 04       	add	r4,r1
8000ab90:	5c 05       	acr	r5
8000ab92:	a3 65       	lsl	r5,0x2
8000ab94:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000ab98:	a3 64       	lsl	r4,0x2
8000ab9a:	5c 34       	neg	r4
8000ab9c:	f8 05 01 45 	sbc	r5,r12,r5
8000aba0:	e6 04 06 40 	mulu.d	r0,r3,r4
8000aba4:	e4 05 07 40 	macu.d	r0,r2,r5
8000aba8:	e6 05 06 44 	mulu.d	r4,r3,r5
8000abac:	02 04       	add	r4,r1
8000abae:	5c 05       	acr	r5
8000abb0:	ea 03 15 02 	lsl	r3,r5,0x2
8000abb4:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000abb8:	e8 02 15 02 	lsl	r2,r4,0x2
8000abbc:	e6 0a 06 40 	mulu.d	r0,r3,r10
8000abc0:	e4 0b 07 40 	macu.d	r0,r2,r11
8000abc4:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000abc8:	02 02       	add	r2,r1
8000abca:	5c 03       	acr	r3
8000abcc:	ed b3 00 1c 	bld	r3,0x1c
8000abd0:	c0 90       	breq	8000abe2 <__avr32_f64_div+0x12a>
8000abd2:	a1 72       	lsl	r2,0x1
8000abd4:	5c f3       	rol	r3
8000abd6:	20 17       	sub	r7,1
8000abd8:	a3 9a       	lsr	r10,0x3
8000abda:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000abde:	a3 9b       	lsr	r11,0x3
8000abe0:	c0 58       	rjmp	8000abea <__avr32_f64_div+0x132>
8000abe2:	a5 8a       	lsr	r10,0x4
8000abe4:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
8000abe8:	a5 8b       	lsr	r11,0x4
8000abea:	58 07       	cp.w	r7,0
8000abec:	e0 8a 00 8b 	brle	8000ad02 <__avr32_f64_div_res_subnormal>
8000abf0:	e0 12 ff 00 	andl	r2,0xff00
8000abf4:	e8 12 00 80 	orl	r2,0x80
8000abf8:	e6 08 06 40 	mulu.d	r0,r3,r8
8000abfc:	e4 09 07 40 	macu.d	r0,r2,r9
8000ac00:	e4 08 06 44 	mulu.d	r4,r2,r8
8000ac04:	e6 09 06 48 	mulu.d	r8,r3,r9
8000ac08:	00 05       	add	r5,r0
8000ac0a:	f0 01 00 48 	adc	r8,r8,r1
8000ac0e:	5c 09       	acr	r9
8000ac10:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000ac14:	58 04       	cp.w	r4,0
8000ac16:	5c 25       	cpc	r5

8000ac18 <__avr32_f64_div_round_subnormal>:
8000ac18:	f4 08 13 00 	cpc	r8,r10
8000ac1c:	f6 09 13 00 	cpc	r9,r11
8000ac20:	5f 36       	srlo	r6
8000ac22:	f8 06 17 00 	moveq	r6,r12
8000ac26:	e4 0a 16 08 	lsr	r10,r2,0x8
8000ac2a:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8000ac2e:	e6 0b 16 08 	lsr	r11,r3,0x8
8000ac32:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000ac36:	ed be 00 1f 	bld	lr,0x1f
8000ac3a:	ef bb 00 1f 	bst	r11,0x1f
8000ac3e:	0c 0a       	add	r10,r6
8000ac40:	5c 0b       	acr	r11
8000ac42:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000ac46:	e4 1b 00 0f 	andh	r11,0xf
8000ac4a:	14 4b       	or	r11,r10
8000ac4c:	e0 81 00 a7 	brne	8000ad9a <__avr32_f64_div_res_subnormal+0x98>
8000ac50:	f2 06 16 14 	lsr	r6,r9,0x14
8000ac54:	ab d6       	cbr	r6,0xb
8000ac56:	e0 46 07 ff 	cp.w	r6,2047
8000ac5a:	e0 81 00 a4 	brne	8000ada2 <__avr32_f64_div_res_subnormal+0xa0>
8000ac5e:	c9 e8       	rjmp	8000ad9a <__avr32_f64_div_res_subnormal+0x98>
8000ac60:	e4 19 00 0f 	andh	r9,0xf
8000ac64:	10 49       	or	r9,r8
8000ac66:	e0 81 00 9a 	brne	8000ad9a <__avr32_f64_div_res_subnormal+0x98>
8000ac6a:	c9 28       	rjmp	8000ad8e <__avr32_f64_div_res_subnormal+0x8c>
8000ac6c:	a3 7b       	lsl	r11,0x3
8000ac6e:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
8000ac72:	a3 7a       	lsl	r10,0x3
8000ac74:	f5 eb 10 04 	or	r4,r10,r11
8000ac78:	e0 80 00 a0 	breq	8000adb8 <__avr32_f64_div_op1_zero>
8000ac7c:	f6 04 12 00 	clz	r4,r11
8000ac80:	c1 70       	breq	8000acae <__avr32_f64_div_round_subnormal+0x96>
8000ac82:	c0 c3       	brcs	8000ac9a <__avr32_f64_div_round_subnormal+0x82>
8000ac84:	e8 05 11 20 	rsub	r5,r4,32
8000ac88:	f6 04 09 4b 	lsl	r11,r11,r4
8000ac8c:	f4 05 0a 45 	lsr	r5,r10,r5
8000ac90:	0a 4b       	or	r11,r5
8000ac92:	f4 04 09 4a 	lsl	r10,r10,r4
8000ac96:	08 17       	sub	r7,r4
8000ac98:	c0 b8       	rjmp	8000acae <__avr32_f64_div_round_subnormal+0x96>
8000ac9a:	f4 04 12 00 	clz	r4,r10
8000ac9e:	f9 b4 03 00 	movlo	r4,0
8000aca2:	f7 b4 02 e0 	subhs	r4,-32
8000aca6:	f4 04 09 4b 	lsl	r11,r10,r4
8000acaa:	30 0a       	mov	r10,0
8000acac:	08 17       	sub	r7,r4
8000acae:	a3 8a       	lsr	r10,0x2
8000acb0:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
8000acb4:	a3 8b       	lsr	r11,0x2
8000acb6:	c1 1b       	rjmp	8000aad8 <__avr32_f64_div+0x20>
8000acb8:	a3 79       	lsl	r9,0x3
8000acba:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000acbe:	a3 78       	lsl	r8,0x3
8000acc0:	f3 e8 10 04 	or	r4,r9,r8
8000acc4:	c6 f0       	breq	8000ada2 <__avr32_f64_div_res_subnormal+0xa0>
8000acc6:	f2 04 12 00 	clz	r4,r9
8000acca:	c1 70       	breq	8000acf8 <__avr32_f64_div_round_subnormal+0xe0>
8000accc:	c0 c3       	brcs	8000ace4 <__avr32_f64_div_round_subnormal+0xcc>
8000acce:	e8 05 11 20 	rsub	r5,r4,32
8000acd2:	f2 04 09 49 	lsl	r9,r9,r4
8000acd6:	f0 05 0a 45 	lsr	r5,r8,r5
8000acda:	0a 49       	or	r9,r5
8000acdc:	f0 04 09 48 	lsl	r8,r8,r4
8000ace0:	08 16       	sub	r6,r4
8000ace2:	c0 b8       	rjmp	8000acf8 <__avr32_f64_div_round_subnormal+0xe0>
8000ace4:	f0 04 12 00 	clz	r4,r8
8000ace8:	f9 b4 03 00 	movlo	r4,0
8000acec:	f7 b4 02 e0 	subhs	r4,-32
8000acf0:	f0 04 09 49 	lsl	r9,r8,r4
8000acf4:	30 08       	mov	r8,0
8000acf6:	08 16       	sub	r6,r4
8000acf8:	a3 88       	lsr	r8,0x2
8000acfa:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000acfe:	a3 89       	lsr	r9,0x2
8000ad00:	cf ca       	rjmp	8000aaf8 <__avr32_f64_div+0x40>

8000ad02 <__avr32_f64_div_res_subnormal>:
8000ad02:	5c 37       	neg	r7
8000ad04:	2f f7       	sub	r7,-1
8000ad06:	f1 b7 04 c0 	satu	r7,0x6
8000ad0a:	e0 47 00 20 	cp.w	r7,32
8000ad0e:	c1 54       	brge	8000ad38 <__avr32_f64_div_res_subnormal+0x36>
8000ad10:	ee 06 11 20 	rsub	r6,r7,32
8000ad14:	e4 07 0a 42 	lsr	r2,r2,r7
8000ad18:	e6 06 09 4c 	lsl	r12,r3,r6
8000ad1c:	18 42       	or	r2,r12
8000ad1e:	e6 07 0a 43 	lsr	r3,r3,r7
8000ad22:	f4 06 09 41 	lsl	r1,r10,r6
8000ad26:	f4 07 0a 4a 	lsr	r10,r10,r7
8000ad2a:	f6 06 09 4c 	lsl	r12,r11,r6
8000ad2e:	18 4a       	or	r10,r12
8000ad30:	f6 07 0a 4b 	lsr	r11,r11,r7
8000ad34:	30 00       	mov	r0,0
8000ad36:	c1 58       	rjmp	8000ad60 <__avr32_f64_div_res_subnormal+0x5e>
8000ad38:	ee 06 11 20 	rsub	r6,r7,32
8000ad3c:	f9 b0 00 00 	moveq	r0,0
8000ad40:	f9 bc 00 00 	moveq	r12,0
8000ad44:	c0 50       	breq	8000ad4e <__avr32_f64_div_res_subnormal+0x4c>
8000ad46:	f4 06 09 40 	lsl	r0,r10,r6
8000ad4a:	f6 06 09 4c 	lsl	r12,r11,r6
8000ad4e:	e6 07 0a 42 	lsr	r2,r3,r7
8000ad52:	30 03       	mov	r3,0
8000ad54:	f4 07 0a 41 	lsr	r1,r10,r7
8000ad58:	18 41       	or	r1,r12
8000ad5a:	f6 07 0a 4a 	lsr	r10,r11,r7
8000ad5e:	30 0b       	mov	r11,0
8000ad60:	e0 12 ff 00 	andl	r2,0xff00
8000ad64:	e8 12 00 80 	orl	r2,0x80
8000ad68:	e6 08 06 46 	mulu.d	r6,r3,r8
8000ad6c:	e4 09 07 46 	macu.d	r6,r2,r9
8000ad70:	e4 08 06 44 	mulu.d	r4,r2,r8
8000ad74:	e6 09 06 48 	mulu.d	r8,r3,r9
8000ad78:	0c 05       	add	r5,r6
8000ad7a:	f0 07 00 48 	adc	r8,r8,r7
8000ad7e:	5c 09       	acr	r9
8000ad80:	30 07       	mov	r7,0
8000ad82:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000ad86:	00 34       	cp.w	r4,r0
8000ad88:	e2 05 13 00 	cpc	r5,r1
8000ad8c:	c4 6b       	rjmp	8000ac18 <__avr32_f64_div_round_subnormal>
8000ad8e:	1c 9b       	mov	r11,lr
8000ad90:	e6 1b 80 00 	andh	r11,0x8000,COH
8000ad94:	30 0a       	mov	r10,0
8000ad96:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000ad9a:	3f fb       	mov	r11,-1
8000ad9c:	30 0a       	mov	r10,0
8000ad9e:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000ada2:	f5 eb 10 04 	or	r4,r10,r11
8000ada6:	c0 90       	breq	8000adb8 <__avr32_f64_div_op1_zero>
8000ada8:	1c 9b       	mov	r11,lr
8000adaa:	e6 1b 80 00 	andh	r11,0x8000,COH
8000adae:	ea 1b 7f f0 	orh	r11,0x7ff0
8000adb2:	30 0a       	mov	r10,0
8000adb4:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000adb8 <__avr32_f64_div_op1_zero>:
8000adb8:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000adbc:	ce f0       	breq	8000ad9a <__avr32_f64_div_res_subnormal+0x98>
8000adbe:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
8000adc2:	e0 44 07 ff 	cp.w	r4,2047
8000adc6:	ce 41       	brne	8000ad8e <__avr32_f64_div_res_subnormal+0x8c>
8000adc8:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000adcc:	ce 10       	breq	8000ad8e <__avr32_f64_div_res_subnormal+0x8c>
8000adce:	ce 6b       	rjmp	8000ad9a <__avr32_f64_div_res_subnormal+0x98>

8000add0 <__avr32_umod64>:
8000add0:	d4 31       	pushm	r0-r7,lr
8000add2:	1a 97       	mov	r7,sp
8000add4:	20 3d       	sub	sp,12
8000add6:	10 9c       	mov	r12,r8
8000add8:	12 95       	mov	r5,r9
8000adda:	14 9e       	mov	lr,r10
8000addc:	16 91       	mov	r1,r11
8000adde:	16 96       	mov	r6,r11
8000ade0:	58 09       	cp.w	r9,0
8000ade2:	e0 81 00 81 	brne	8000aee4 <__avr32_umod64+0x114>
8000ade6:	16 38       	cp.w	r8,r11
8000ade8:	e0 88 00 12 	brls	8000ae0c <__avr32_umod64+0x3c>
8000adec:	f0 08 12 00 	clz	r8,r8
8000adf0:	c4 e0       	breq	8000ae8c <__avr32_umod64+0xbc>
8000adf2:	f6 08 09 46 	lsl	r6,r11,r8
8000adf6:	f8 08 09 4c 	lsl	r12,r12,r8
8000adfa:	f0 0b 11 20 	rsub	r11,r8,32
8000adfe:	f4 08 09 4e 	lsl	lr,r10,r8
8000ae02:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000ae06:	f7 e6 10 06 	or	r6,r11,r6
8000ae0a:	c4 18       	rjmp	8000ae8c <__avr32_umod64+0xbc>
8000ae0c:	58 08       	cp.w	r8,0
8000ae0e:	c0 51       	brne	8000ae18 <__avr32_umod64+0x48>
8000ae10:	30 19       	mov	r9,1
8000ae12:	f2 08 0d 08 	divu	r8,r9,r8
8000ae16:	10 9c       	mov	r12,r8
8000ae18:	f8 08 12 00 	clz	r8,r12
8000ae1c:	c0 31       	brne	8000ae22 <__avr32_umod64+0x52>
8000ae1e:	18 16       	sub	r6,r12
8000ae20:	c3 68       	rjmp	8000ae8c <__avr32_umod64+0xbc>
8000ae22:	f0 03 11 20 	rsub	r3,r8,32
8000ae26:	f4 03 0a 4b 	lsr	r11,r10,r3
8000ae2a:	f8 08 09 4c 	lsl	r12,r12,r8
8000ae2e:	ec 08 09 49 	lsl	r9,r6,r8
8000ae32:	ec 03 0a 43 	lsr	r3,r6,r3
8000ae36:	f7 e9 10 09 	or	r9,r11,r9
8000ae3a:	f8 05 16 10 	lsr	r5,r12,0x10
8000ae3e:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000ae42:	e6 05 0d 02 	divu	r2,r3,r5
8000ae46:	f2 0e 16 10 	lsr	lr,r9,0x10
8000ae4a:	ec 02 02 4b 	mul	r11,r6,r2
8000ae4e:	fd e3 11 0e 	or	lr,lr,r3<<0x10
8000ae52:	16 3e       	cp.w	lr,r11
8000ae54:	c0 72       	brcc	8000ae62 <__avr32_umod64+0x92>
8000ae56:	18 0e       	add	lr,r12
8000ae58:	18 3e       	cp.w	lr,r12
8000ae5a:	c0 43       	brcs	8000ae62 <__avr32_umod64+0x92>
8000ae5c:	16 3e       	cp.w	lr,r11
8000ae5e:	fd dc e3 0e 	addcs	lr,lr,r12
8000ae62:	fc 0b 01 03 	sub	r3,lr,r11
8000ae66:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
8000ae6a:	e6 05 0d 02 	divu	r2,r3,r5
8000ae6e:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000ae72:	a5 36       	mul	r6,r2
8000ae74:	0c 39       	cp.w	r9,r6
8000ae76:	c0 72       	brcc	8000ae84 <__avr32_umod64+0xb4>
8000ae78:	18 09       	add	r9,r12
8000ae7a:	18 39       	cp.w	r9,r12
8000ae7c:	c0 43       	brcs	8000ae84 <__avr32_umod64+0xb4>
8000ae7e:	0c 39       	cp.w	r9,r6
8000ae80:	f3 dc e3 09 	addcs	r9,r9,r12
8000ae84:	f2 06 01 06 	sub	r6,r9,r6
8000ae88:	f4 08 09 4e 	lsl	lr,r10,r8
8000ae8c:	f8 0a 16 10 	lsr	r10,r12,0x10
8000ae90:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000ae94:	ec 0a 0d 02 	divu	r2,r6,r10
8000ae98:	fc 09 16 10 	lsr	r9,lr,0x10
8000ae9c:	ea 02 02 4b 	mul	r11,r5,r2
8000aea0:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000aea4:	16 39       	cp.w	r9,r11
8000aea6:	c0 72       	brcc	8000aeb4 <__avr32_umod64+0xe4>
8000aea8:	18 09       	add	r9,r12
8000aeaa:	18 39       	cp.w	r9,r12
8000aeac:	c0 43       	brcs	8000aeb4 <__avr32_umod64+0xe4>
8000aeae:	16 39       	cp.w	r9,r11
8000aeb0:	f3 dc e3 09 	addcs	r9,r9,r12
8000aeb4:	f2 0b 01 0b 	sub	r11,r9,r11
8000aeb8:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000aebc:	f6 0a 0d 0a 	divu	r10,r11,r10
8000aec0:	fd eb 11 0e 	or	lr,lr,r11<<0x10
8000aec4:	ea 0a 02 4a 	mul	r10,r5,r10
8000aec8:	14 3e       	cp.w	lr,r10
8000aeca:	c0 72       	brcc	8000aed8 <__avr32_umod64+0x108>
8000aecc:	18 0e       	add	lr,r12
8000aece:	18 3e       	cp.w	lr,r12
8000aed0:	c0 43       	brcs	8000aed8 <__avr32_umod64+0x108>
8000aed2:	14 3e       	cp.w	lr,r10
8000aed4:	fd dc e3 0e 	addcs	lr,lr,r12
8000aed8:	fc 0a 01 0a 	sub	r10,lr,r10
8000aedc:	30 0b       	mov	r11,0
8000aede:	f4 08 0a 4a 	lsr	r10,r10,r8
8000aee2:	c7 b8       	rjmp	8000afd8 <__avr32_umod64+0x208>
8000aee4:	16 39       	cp.w	r9,r11
8000aee6:	e0 8b 00 79 	brhi	8000afd8 <__avr32_umod64+0x208>
8000aeea:	f2 09 12 00 	clz	r9,r9
8000aeee:	c1 21       	brne	8000af12 <__avr32_umod64+0x142>
8000aef0:	10 3a       	cp.w	r10,r8
8000aef2:	5f 2b       	srhs	r11
8000aef4:	0a 31       	cp.w	r1,r5
8000aef6:	5f ba       	srhi	r10
8000aef8:	f7 ea 10 0a 	or	r10,r11,r10
8000aefc:	f2 0a 18 00 	cp.b	r10,r9
8000af00:	c0 60       	breq	8000af0c <__avr32_umod64+0x13c>
8000af02:	fc 08 01 0c 	sub	r12,lr,r8
8000af06:	e2 05 01 46 	sbc	r6,r1,r5
8000af0a:	18 9e       	mov	lr,r12
8000af0c:	0c 9b       	mov	r11,r6
8000af0e:	1c 9a       	mov	r10,lr
8000af10:	c6 48       	rjmp	8000afd8 <__avr32_umod64+0x208>
8000af12:	ea 09 09 4c 	lsl	r12,r5,r9
8000af16:	f2 06 11 20 	rsub	r6,r9,32
8000af1a:	f6 09 09 4b 	lsl	r11,r11,r9
8000af1e:	f0 09 09 42 	lsl	r2,r8,r9
8000af22:	ef 46 ff f4 	st.w	r7[-12],r6
8000af26:	f0 06 0a 48 	lsr	r8,r8,r6
8000af2a:	18 48       	or	r8,r12
8000af2c:	e2 06 0a 4c 	lsr	r12,r1,r6
8000af30:	f4 09 09 43 	lsl	r3,r10,r9
8000af34:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
8000af38:	f4 06 0a 4a 	lsr	r10,r10,r6
8000af3c:	16 4a       	or	r10,r11
8000af3e:	f0 0b 16 10 	lsr	r11,r8,0x10
8000af42:	f8 0b 0d 04 	divu	r4,r12,r11
8000af46:	f4 0c 16 10 	lsr	r12,r10,0x10
8000af4a:	08 91       	mov	r1,r4
8000af4c:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
8000af50:	e8 0e 02 46 	mul	r6,r4,lr
8000af54:	0c 3c       	cp.w	r12,r6
8000af56:	c0 a2       	brcc	8000af6a <__avr32_umod64+0x19a>
8000af58:	20 11       	sub	r1,1
8000af5a:	10 0c       	add	r12,r8
8000af5c:	10 3c       	cp.w	r12,r8
8000af5e:	c0 63       	brcs	8000af6a <__avr32_umod64+0x19a>
8000af60:	0c 3c       	cp.w	r12,r6
8000af62:	f7 b1 03 01 	sublo	r1,1
8000af66:	f9 d8 e3 0c 	addcs	r12,r12,r8
8000af6a:	0c 1c       	sub	r12,r6
8000af6c:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
8000af70:	f8 0b 0d 04 	divu	r4,r12,r11
8000af74:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
8000af78:	08 96       	mov	r6,r4
8000af7a:	e8 0e 02 4e 	mul	lr,r4,lr
8000af7e:	1c 3b       	cp.w	r11,lr
8000af80:	c0 a2       	brcc	8000af94 <__avr32_umod64+0x1c4>
8000af82:	20 16       	sub	r6,1
8000af84:	10 0b       	add	r11,r8
8000af86:	10 3b       	cp.w	r11,r8
8000af88:	c0 63       	brcs	8000af94 <__avr32_umod64+0x1c4>
8000af8a:	1c 3b       	cp.w	r11,lr
8000af8c:	f7 b6 03 01 	sublo	r6,1
8000af90:	f7 d8 e3 0b 	addcs	r11,r11,r8
8000af94:	ed e1 11 01 	or	r1,r6,r1<<0x10
8000af98:	1c 1b       	sub	r11,lr
8000af9a:	e2 02 06 40 	mulu.d	r0,r1,r2
8000af9e:	00 9e       	mov	lr,r0
8000afa0:	02 9c       	mov	r12,r1
8000afa2:	16 3c       	cp.w	r12,r11
8000afa4:	e0 8b 00 08 	brhi	8000afb4 <__avr32_umod64+0x1e4>
8000afa8:	5f 06       	sreq	r6
8000afaa:	06 30       	cp.w	r0,r3
8000afac:	5f ba       	srhi	r10
8000afae:	ed ea 00 0a 	and	r10,r6,r10
8000afb2:	c0 60       	breq	8000afbe <__avr32_umod64+0x1ee>
8000afb4:	fc 02 01 04 	sub	r4,lr,r2
8000afb8:	f8 08 01 4c 	sbc	r12,r12,r8
8000afbc:	08 9e       	mov	lr,r4
8000afbe:	e6 0e 01 0a 	sub	r10,r3,lr
8000afc2:	f6 0c 01 4c 	sbc	r12,r11,r12
8000afc6:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000afca:	f8 09 0a 4b 	lsr	r11,r12,r9
8000afce:	f4 09 0a 4a 	lsr	r10,r10,r9
8000afd2:	f8 01 09 4c 	lsl	r12,r12,r1
8000afd6:	18 4a       	or	r10,r12
8000afd8:	2f dd       	sub	sp,-12
8000afda:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000b000 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000b000:	c0 08       	rjmp	8000b000 <_evba>
	...

8000b004 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000b004:	c0 08       	rjmp	8000b004 <_handle_TLB_Multiple_Hit>
	...

8000b008 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000b008:	c0 08       	rjmp	8000b008 <_handle_Bus_Error_Data_Fetch>
	...

8000b00c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000b00c:	c0 08       	rjmp	8000b00c <_handle_Bus_Error_Instruction_Fetch>
	...

8000b010 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000b010:	c0 08       	rjmp	8000b010 <_handle_NMI>
	...

8000b014 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000b014:	c0 08       	rjmp	8000b014 <_handle_Instruction_Address>
	...

8000b018 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000b018:	c0 08       	rjmp	8000b018 <_handle_ITLB_Protection>
	...

8000b01c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000b01c:	c0 08       	rjmp	8000b01c <_handle_Breakpoint>
	...

8000b020 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000b020:	c0 08       	rjmp	8000b020 <_handle_Illegal_Opcode>
	...

8000b024 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000b024:	c0 08       	rjmp	8000b024 <_handle_Unimplemented_Instruction>
	...

8000b028 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000b028:	c0 08       	rjmp	8000b028 <_handle_Privilege_Violation>
	...

8000b02c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000b02c:	c0 08       	rjmp	8000b02c <_handle_Floating_Point>
	...

8000b030 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000b030:	c0 08       	rjmp	8000b030 <_handle_Coprocessor_Absent>
	...

8000b034 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000b034:	c0 08       	rjmp	8000b034 <_handle_Data_Address_Read>
	...

8000b038 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000b038:	c0 08       	rjmp	8000b038 <_handle_Data_Address_Write>
	...

8000b03c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000b03c:	c0 08       	rjmp	8000b03c <_handle_DTLB_Protection_Read>
	...

8000b040 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000b040:	c0 08       	rjmp	8000b040 <_handle_DTLB_Protection_Write>
	...

8000b044 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000b044:	c0 08       	rjmp	8000b044 <_handle_DTLB_Modified>
	...

8000b050 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000b050:	c0 08       	rjmp	8000b050 <_handle_ITLB_Miss>
	...

8000b060 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000b060:	c0 08       	rjmp	8000b060 <_handle_DTLB_Miss_Read>
	...

8000b070 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000b070:	c0 08       	rjmp	8000b070 <_handle_DTLB_Miss_Write>
	...

8000b100 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000b100:	c0 08       	rjmp	8000b100 <_handle_Supervisor_Call>
8000b102:	d7 03       	nop

8000b104 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000b104:	30 0c       	mov	r12,0
8000b106:	fe b0 bf f3 	rcall	800030ec <_get_interrupt_handler>
8000b10a:	58 0c       	cp.w	r12,0
8000b10c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000b110:	d6 03       	rete

8000b112 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000b112:	30 1c       	mov	r12,1
8000b114:	fe b0 bf ec 	rcall	800030ec <_get_interrupt_handler>
8000b118:	58 0c       	cp.w	r12,0
8000b11a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000b11e:	d6 03       	rete

8000b120 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000b120:	30 2c       	mov	r12,2
8000b122:	fe b0 bf e5 	rcall	800030ec <_get_interrupt_handler>
8000b126:	58 0c       	cp.w	r12,0
8000b128:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000b12c:	d6 03       	rete

8000b12e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000b12e:	30 3c       	mov	r12,3
8000b130:	fe b0 bf de 	rcall	800030ec <_get_interrupt_handler>
8000b134:	58 0c       	cp.w	r12,0
8000b136:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000b13a:	d6 03       	rete
8000b13c:	d7 03       	nop
8000b13e:	d7 03       	nop
8000b140:	d7 03       	nop
8000b142:	d7 03       	nop
8000b144:	d7 03       	nop
8000b146:	d7 03       	nop
8000b148:	d7 03       	nop
8000b14a:	d7 03       	nop
8000b14c:	d7 03       	nop
8000b14e:	d7 03       	nop
8000b150:	d7 03       	nop
8000b152:	d7 03       	nop
8000b154:	d7 03       	nop
8000b156:	d7 03       	nop
8000b158:	d7 03       	nop
8000b15a:	d7 03       	nop
8000b15c:	d7 03       	nop
8000b15e:	d7 03       	nop
8000b160:	d7 03       	nop
8000b162:	d7 03       	nop
8000b164:	d7 03       	nop
8000b166:	d7 03       	nop
8000b168:	d7 03       	nop
8000b16a:	d7 03       	nop
8000b16c:	d7 03       	nop
8000b16e:	d7 03       	nop
8000b170:	d7 03       	nop
8000b172:	d7 03       	nop
8000b174:	d7 03       	nop
8000b176:	d7 03       	nop
8000b178:	d7 03       	nop
8000b17a:	d7 03       	nop
8000b17c:	d7 03       	nop
8000b17e:	d7 03       	nop
8000b180:	d7 03       	nop
8000b182:	d7 03       	nop
8000b184:	d7 03       	nop
8000b186:	d7 03       	nop
8000b188:	d7 03       	nop
8000b18a:	d7 03       	nop
8000b18c:	d7 03       	nop
8000b18e:	d7 03       	nop
8000b190:	d7 03       	nop
8000b192:	d7 03       	nop
8000b194:	d7 03       	nop
8000b196:	d7 03       	nop
8000b198:	d7 03       	nop
8000b19a:	d7 03       	nop
8000b19c:	d7 03       	nop
8000b19e:	d7 03       	nop
8000b1a0:	d7 03       	nop
8000b1a2:	d7 03       	nop
8000b1a4:	d7 03       	nop
8000b1a6:	d7 03       	nop
8000b1a8:	d7 03       	nop
8000b1aa:	d7 03       	nop
8000b1ac:	d7 03       	nop
8000b1ae:	d7 03       	nop
8000b1b0:	d7 03       	nop
8000b1b2:	d7 03       	nop
8000b1b4:	d7 03       	nop
8000b1b6:	d7 03       	nop
8000b1b8:	d7 03       	nop
8000b1ba:	d7 03       	nop
8000b1bc:	d7 03       	nop
8000b1be:	d7 03       	nop
8000b1c0:	d7 03       	nop
8000b1c2:	d7 03       	nop
8000b1c4:	d7 03       	nop
8000b1c6:	d7 03       	nop
8000b1c8:	d7 03       	nop
8000b1ca:	d7 03       	nop
8000b1cc:	d7 03       	nop
8000b1ce:	d7 03       	nop
8000b1d0:	d7 03       	nop
8000b1d2:	d7 03       	nop
8000b1d4:	d7 03       	nop
8000b1d6:	d7 03       	nop
8000b1d8:	d7 03       	nop
8000b1da:	d7 03       	nop
8000b1dc:	d7 03       	nop
8000b1de:	d7 03       	nop
8000b1e0:	d7 03       	nop
8000b1e2:	d7 03       	nop
8000b1e4:	d7 03       	nop
8000b1e6:	d7 03       	nop
8000b1e8:	d7 03       	nop
8000b1ea:	d7 03       	nop
8000b1ec:	d7 03       	nop
8000b1ee:	d7 03       	nop
8000b1f0:	d7 03       	nop
8000b1f2:	d7 03       	nop
8000b1f4:	d7 03       	nop
8000b1f6:	d7 03       	nop
8000b1f8:	d7 03       	nop
8000b1fa:	d7 03       	nop
8000b1fc:	d7 03       	nop
8000b1fe:	d7 03       	nop
