<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 512 bits by 33 inputs.</message_text>
		<phase>sched</phase>
		<order>19</order>
	</message>
	<resource>
		<res_id>16</res_id>
		<opcode>17</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>bias_add_N_Muxb_1_2_2_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_dst_valid</thread>
		<op>
			<id>3524</id>
			<opcode>17</opcode>
			<source_loc>2905</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_dst</thread>
	</pm_ops>
	<resource>
		<res_id>17</res_id>
		<opcode>18</opcode>
		<latency>0</latency>
		<delay>0.3998</delay>
		<module_name>bias_add_Add_32Ux16S_32S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>530.9550</unit_area>
		<comb_area>530.9550</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_add</thread>
		<op>
			<id>3525</id>
			<opcode>18</opcode>
			<source_loc>3828</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>3526</id>
			<opcode>18</opcode>
			<source_loc>3638</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>3527</id>
			<opcode>18</opcode>
			<source_loc>3662</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>3529</id>
			<opcode>18</opcode>
			<source_loc>3686</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>3530</id>
			<opcode>18</opcode>
			<source_loc>3710</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>3531</id>
			<opcode>18</opcode>
			<source_loc>3734</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>3532</id>
			<opcode>18</opcode>
			<source_loc>3758</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>3533</id>
			<opcode>18</opcode>
			<source_loc>3782</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_bias</thread>
	</pm_ops>
	<resource>
		<res_id>18</res_id>
		<opcode>19</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>bias_add_OrReduction_2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>19</res_id>
		<opcode>20</opcode>
		<latency>0</latency>
		<delay>0.1544</delay>
		<module_name>bias_add_N_Mux_16_3_6_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>103.5405</unit_area>
		<comb_area>103.5405</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>15</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>bias_add_N_Mux_16_2_4_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>187.9632</unit_area>
		<comb_area>187.9632</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_separate_bias</thread>
		<op>
			<id>3534</id>
			<opcode>19</opcode>
			<source_loc>1644</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3027</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>2852,1887,1911</sub_loc>
		</source_loc>
		<source_loc>
			<id>3535</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4215,3027,1688,1731</sub_loc>
		</source_loc>
		<op>
			<id>3536</id>
			<opcode>20</opcode>
			<source_loc>4215,3027,1688,1731</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3537</id>
			<opcode>15</opcode>
			<source_loc>4223</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3026</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>2852,1884,1908</sub_loc>
		</source_loc>
		<source_loc>
			<id>3538</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4214,3026,1688,1731</sub_loc>
		</source_loc>
		<op>
			<id>3539</id>
			<opcode>20</opcode>
			<source_loc>4214,3026,1688,1731</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3541</id>
			<opcode>15</opcode>
			<source_loc>4222</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3025</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>2852,1881,1905</sub_loc>
		</source_loc>
		<source_loc>
			<id>3542</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4213,3025,1688,1731</sub_loc>
		</source_loc>
		<op>
			<id>3543</id>
			<opcode>20</opcode>
			<source_loc>4213,3025,1688,1731</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3544</id>
			<opcode>15</opcode>
			<source_loc>4221</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3024</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>2852,1878,1902</sub_loc>
		</source_loc>
		<source_loc>
			<id>3545</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4212,3024,1688,1731</sub_loc>
		</source_loc>
		<op>
			<id>3547</id>
			<opcode>20</opcode>
			<source_loc>4212,3024,1688,1731</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3548</id>
			<opcode>15</opcode>
			<source_loc>4220</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3023</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>2852,1875,1899</sub_loc>
		</source_loc>
		<source_loc>
			<id>3549</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4211,3023,1688,1731</sub_loc>
		</source_loc>
		<op>
			<id>3550</id>
			<opcode>20</opcode>
			<source_loc>4211,3023,1688,1731</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3551</id>
			<opcode>15</opcode>
			<source_loc>4219</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3022</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>2852,1872,1896</sub_loc>
		</source_loc>
		<source_loc>
			<id>3552</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4210,3022,1688,1731</sub_loc>
		</source_loc>
		<op>
			<id>3553</id>
			<opcode>20</opcode>
			<source_loc>4210,3022,1688,1731</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3554</id>
			<opcode>15</opcode>
			<source_loc>4218</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3021</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>2852,1869,1893</sub_loc>
		</source_loc>
		<source_loc>
			<id>3555</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4209,3021,1688,1731</sub_loc>
		</source_loc>
		<op>
			<id>3556</id>
			<opcode>20</opcode>
			<source_loc>4209,3021,1688,1731</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3557</id>
			<opcode>15</opcode>
			<source_loc>4217</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3019</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>2852,1866,1890</sub_loc>
		</source_loc>
		<source_loc>
			<id>3559</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4208,3019,1688,1731</sub_loc>
		</source_loc>
		<op>
			<id>3560</id>
			<opcode>20</opcode>
			<source_loc>4208,3019,1688,1731</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3561</id>
			<opcode>15</opcode>
			<source_loc>4216</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>13</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>bias_add_Add2i1u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>5.4720</unit_area>
		<comb_area>5.4720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>15</res_id>
		<opcode>16</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>bias_add_N_Mux_2_2_3_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>23.4954</unit_area>
		<comb_area>23.4954</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_bias_mux_cnt</thread>
		<source_loc>
			<id>3571</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1637,1636</sub_loc>
		</source_loc>
		<op>
			<id>3572</id>
			<opcode>14</opcode>
			<source_loc>1637,1636</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3573</id>
			<opcode>16</opcode>
			<source_loc>4226</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_delay</thread>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>bias_add.h</source_path>
		<source_line>152</source_line>
		<phase>sched</phase>
		<order>24</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>bias_add.h</source_path>
		<source_line>132</source_line>
		<phase>sched</phase>
		<order>25</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>bias_add.h</source_path>
		<source_line>113</source_line>
		<phase>sched</phase>
		<order>26</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>bias_add.h</source_path>
		<source_line>50</source_line>
		<phase>sched</phase>
		<order>27</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>bias_add.h</source_path>
		<source_line>28</source_line>
		<phase>sched</phase>
		<order>28</order>
	</message>
	<sched_order>
		<thread>_dst_valid</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>_dst</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>_bias_mux_cnt</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>_delay</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>_separate_bias</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>_bias</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>_add</thread>
		<value>7</value>
	</sched_order>
	<source_loc>
		<id>3154</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>724,2056</sub_loc>
	</source_loc>
	<source_loc>
		<id>3151</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>708,2061</sub_loc>
	</source_loc>
	<source_loc>
		<id>3153</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>757,2063</sub_loc>
	</source_loc>
	<source_loc>
		<id>3150</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>707,2058</sub_loc>
	</source_loc>
	<source_loc>
		<id>3155</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>724,2062</sub_loc>
	</source_loc>
	<source_loc>
		<id>3575</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3155,2062</sub_loc>
	</source_loc>
	<source_loc>
		<id>3577</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9502</opcode>
		<sub_loc>3155,2062</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>_dst_valid</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_dst_valid</thread>
		<value>6</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_dst_valid</thread>
		<value>5</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_dst_valid</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>6</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>bias_add_N_Muxb_1_2_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_dst_valid</thread>
		<op>
			<id>3585</id>
			<opcode>6</opcode>
			<source_loc>2905</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_dst_valid</thread>
		<io_op>
			<id>3578</id>
			<source_loc>3154</source_loc>
			<order>1</order>
			<sig_name>dst_valid</sig_name>
			<label>dst_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>dst_valid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3579</id>
			<source_loc>3150</source_loc>
			<order>2</order>
			<sig_name>enable</sig_name>
			<label>enable:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3580</id>
			<source_loc>3151</source_loc>
			<order>3</order>
			<sig_name>src_valid</sig_name>
			<label>src_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>src_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3581</id>
			<source_loc>3153</source_loc>
			<order>4</order>
			<sig_name>r2_src_valid</sig_name>
			<label>r2_src_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>r2_src_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3583</id>
			<source_loc>3524</source_loc>
			<order>5</order>
			<instance_name>bias_add_N_Muxb_1_2_2_4_1</instance_name>
			<opcode>6</opcode>
			<label>MUX(2)</label>
			<op>
				<id>4</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3584</id>
			<source_loc>3577</source_loc>
			<order>6</order>
			<sig_name>dst_valid</sig_name>
			<label>dst_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>dst_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>_dst_valid</thread>
	</cdfg>
	<timing_paths>
		<thread>_dst_valid</thread>
		<timing_path>
			<name>_dst_valid_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r2_src_valid</port_name>
				<state>3</state>
				<source_loc>3581</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_valid_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dst_valid</port_name>
				<state>3</state>
				<source_loc>3584</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_dst_valid_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dst_valid</port_name>
				<state>1</state>
				<source_loc>3578</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_dst_valid</thread>
		<timing_path>
			<name>_dst_valid_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r2_src_valid</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_valid_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dst_valid</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_dst_valid_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dst_valid</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_dst_valid</thread>
		<reg_op>
			<id>3589</id>
			<source_loc>3578</source_loc>
			<name>dst_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dst_valid</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>dst_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3590</id>
			<source_loc>3584</source_loc>
			<name>dst_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_valid</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>dst_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_dst_valid</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2514</source_loc>
		<loop>
			<id>3</id>
			<thread>_dst_valid</thread>
			<source_path>bias_add.h</source_path>
			<source_line>152</source_line>
			<source_loc>2069</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_dst_valid</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>3</id>
			<thread>_dst_valid</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>2065</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3181</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3444,3055</sub_loc>
	</source_loc>
	<source_loc>
		<id>3182</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3445,2912</sub_loc>
	</source_loc>
	<source_loc>
		<id>3184</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3446,2930</sub_loc>
	</source_loc>
	<source_loc>
		<id>3185</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3447,2948</sub_loc>
	</source_loc>
	<source_loc>
		<id>3186</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3448,2966</sub_loc>
	</source_loc>
	<source_loc>
		<id>3187</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3449,2984</sub_loc>
	</source_loc>
	<source_loc>
		<id>3188</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3450,3002</sub_loc>
	</source_loc>
	<source_loc>
		<id>3189</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3451,3020</sub_loc>
	</source_loc>
	<source_loc>
		<id>3160</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>707,2008</sub_loc>
	</source_loc>
	<source_loc>
		<id>3161</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>757,2029</sub_loc>
	</source_loc>
	<source_loc>
		<id>2692</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3236,2052</sub_loc>
	</source_loc>
	<source_loc>
		<id>3592</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2040,2692</sub_loc>
	</source_loc>
	<source_loc>
		<id>3593</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,3592</sub_loc>
	</source_loc>
	<source_loc>
		<id>3190</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3444,3240</sub_loc>
	</source_loc>
	<source_loc>
		<id>2653</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3068,2052</sub_loc>
	</source_loc>
	<source_loc>
		<id>3594</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2040,2653</sub_loc>
	</source_loc>
	<source_loc>
		<id>3595</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,3594</sub_loc>
	</source_loc>
	<source_loc>
		<id>3191</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3445,3074</sub_loc>
	</source_loc>
	<source_loc>
		<id>2657</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3089,2052</sub_loc>
	</source_loc>
	<source_loc>
		<id>3596</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2040,2657</sub_loc>
	</source_loc>
	<source_loc>
		<id>3597</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,3596</sub_loc>
	</source_loc>
	<source_loc>
		<id>3192</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3446,3095</sub_loc>
	</source_loc>
	<source_loc>
		<id>2661</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3110,2052</sub_loc>
	</source_loc>
	<source_loc>
		<id>3598</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2040,2661</sub_loc>
	</source_loc>
	<source_loc>
		<id>3599</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,3598</sub_loc>
	</source_loc>
	<source_loc>
		<id>3193</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3447,3116</sub_loc>
	</source_loc>
	<source_loc>
		<id>2669</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3131,2052</sub_loc>
	</source_loc>
	<source_loc>
		<id>3600</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2040,2669</sub_loc>
	</source_loc>
	<source_loc>
		<id>3601</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,3600</sub_loc>
	</source_loc>
	<source_loc>
		<id>3195</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3448,3137</sub_loc>
	</source_loc>
	<source_loc>
		<id>2678</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3152,2052</sub_loc>
	</source_loc>
	<source_loc>
		<id>3602</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2040,2678</sub_loc>
	</source_loc>
	<source_loc>
		<id>3603</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,3602</sub_loc>
	</source_loc>
	<source_loc>
		<id>3196</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3449,3158</sub_loc>
	</source_loc>
	<source_loc>
		<id>2682</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3173,2052</sub_loc>
	</source_loc>
	<source_loc>
		<id>3604</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2040,2682</sub_loc>
	</source_loc>
	<source_loc>
		<id>3605</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,3604</sub_loc>
	</source_loc>
	<source_loc>
		<id>3197</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3450,3179</sub_loc>
	</source_loc>
	<source_loc>
		<id>2687</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3194,2052</sub_loc>
	</source_loc>
	<source_loc>
		<id>3606</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2040,2687</sub_loc>
	</source_loc>
	<source_loc>
		<id>3607</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,3606</sub_loc>
	</source_loc>
	<source_loc>
		<id>3198</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3451,3200</sub_loc>
	</source_loc>
	<source_loc>
		<id>2755</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3424,2050</sub_loc>
	</source_loc>
	<source_loc>
		<id>3608</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2022,2755</sub_loc>
	</source_loc>
	<source_loc>
		<id>3609</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>709,3608</sub_loc>
	</source_loc>
	<source_loc>
		<id>3199</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3444,3428</sub_loc>
	</source_loc>
	<source_loc>
		<id>2696</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3256,2050</sub_loc>
	</source_loc>
	<source_loc>
		<id>3610</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2022,2696</sub_loc>
	</source_loc>
	<source_loc>
		<id>3611</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>709,3610</sub_loc>
	</source_loc>
	<source_loc>
		<id>3201</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3445,3262</sub_loc>
	</source_loc>
	<source_loc>
		<id>2701</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3277,2050</sub_loc>
	</source_loc>
	<source_loc>
		<id>3613</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2022,2701</sub_loc>
	</source_loc>
	<source_loc>
		<id>3614</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>709,3613</sub_loc>
	</source_loc>
	<source_loc>
		<id>3202</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3446,3283</sub_loc>
	</source_loc>
	<source_loc>
		<id>2706</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3298,2050</sub_loc>
	</source_loc>
	<source_loc>
		<id>3615</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2022,2706</sub_loc>
	</source_loc>
	<source_loc>
		<id>3617</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>709,3615</sub_loc>
	</source_loc>
	<source_loc>
		<id>3203</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3447,3304</sub_loc>
	</source_loc>
	<source_loc>
		<id>2711</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3319,2050</sub_loc>
	</source_loc>
	<source_loc>
		<id>3618</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2022,2711</sub_loc>
	</source_loc>
	<source_loc>
		<id>3619</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>709,3618</sub_loc>
	</source_loc>
	<source_loc>
		<id>3205</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3448,3325</sub_loc>
	</source_loc>
	<source_loc>
		<id>2716</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3340,2050</sub_loc>
	</source_loc>
	<source_loc>
		<id>3620</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2022,2716</sub_loc>
	</source_loc>
	<source_loc>
		<id>3621</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>709,3620</sub_loc>
	</source_loc>
	<source_loc>
		<id>3206</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3449,3346</sub_loc>
	</source_loc>
	<source_loc>
		<id>2721</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3361,2050</sub_loc>
	</source_loc>
	<source_loc>
		<id>3622</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2022,2721</sub_loc>
	</source_loc>
	<source_loc>
		<id>3623</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>709,3622</sub_loc>
	</source_loc>
	<source_loc>
		<id>3207</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3450,3367</sub_loc>
	</source_loc>
	<source_loc>
		<id>2727</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3382,2050</sub_loc>
	</source_loc>
	<source_loc>
		<id>3624</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2022,2727</sub_loc>
	</source_loc>
	<source_loc>
		<id>3625</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>709,3624</sub_loc>
	</source_loc>
	<source_loc>
		<id>3208</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3451,3388</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>_dst</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_dst</thread>
		<value>44</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_dst</thread>
		<value>42</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_dst</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_dst</thread>
	</pm_ops>
	<sched_ops>
		<thread>_dst</thread>
		<io_op>
			<id>3647</id>
			<source_loc>3181</source_loc>
			<order>1</order>
			<sig_name>dst_0</sig_name>
			<label>dst[0]:dst_0:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>9</id>
				<op_kind>output</op_kind>
				<object>dst_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3648</id>
			<source_loc>3182</source_loc>
			<order>2</order>
			<sig_name>dst_1</sig_name>
			<label>dst[1]:dst_1:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>10</id>
				<op_kind>output</op_kind>
				<object>dst_1</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3649</id>
			<source_loc>3184</source_loc>
			<order>3</order>
			<sig_name>dst_2</sig_name>
			<label>dst[2]:dst_2:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>11</id>
				<op_kind>output</op_kind>
				<object>dst_2</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3650</id>
			<source_loc>3185</source_loc>
			<order>4</order>
			<sig_name>dst_3</sig_name>
			<label>dst[3]:dst_3:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>dst_3</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3651</id>
			<source_loc>3186</source_loc>
			<order>5</order>
			<sig_name>dst_4</sig_name>
			<label>dst[4]:dst_4:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>13</id>
				<op_kind>output</op_kind>
				<object>dst_4</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3652</id>
			<source_loc>3187</source_loc>
			<order>6</order>
			<sig_name>dst_5</sig_name>
			<label>dst[5]:dst_5:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>14</id>
				<op_kind>output</op_kind>
				<object>dst_5</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3654</id>
			<source_loc>3188</source_loc>
			<order>7</order>
			<sig_name>dst_6</sig_name>
			<label>dst[6]:dst_6:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>15</id>
				<op_kind>output</op_kind>
				<object>dst_6</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3655</id>
			<source_loc>3189</source_loc>
			<order>8</order>
			<sig_name>dst_7</sig_name>
			<label>dst[7]:dst_7:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>16</id>
				<op_kind>output</op_kind>
				<object>dst_7</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3656</id>
			<source_loc>3160</source_loc>
			<order>9</order>
			<sig_name>enable</sig_name>
			<label>enable:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>17</id>
				<op_kind>input</op_kind>
				<object>enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3658</id>
			<source_loc>3161</source_loc>
			<order>10</order>
			<sig_name>r2_src_valid</sig_name>
			<label>r2_src_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>19</id>
				<op_kind>input</op_kind>
				<object>r2_src_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3681</id>
			<source_loc>3609</source_loc>
			<order>11</order>
			<sig_name>src_0</sig_name>
			<label>src[0]:src_0:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>37</id>
				<op_kind>input</op_kind>
				<object>src_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3682</id>
			<source_loc>3199</source_loc>
			<order>12</order>
			<sig_name>dst_0</sig_name>
			<label>dst[0].[0]:dst_0:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>dst_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3684</id>
			<source_loc>3611</source_loc>
			<order>13</order>
			<sig_name>src_1</sig_name>
			<label>src[1]:src_1:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>39</id>
				<op_kind>input</op_kind>
				<object>src_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3685</id>
			<source_loc>3201</source_loc>
			<order>14</order>
			<sig_name>dst_1</sig_name>
			<label>dst[1].[1]:dst_1:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>40</id>
				<op_kind>output</op_kind>
				<object>dst_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3687</id>
			<source_loc>3614</source_loc>
			<order>15</order>
			<sig_name>src_2</sig_name>
			<label>src[2]:src_2:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>41</id>
				<op_kind>input</op_kind>
				<object>src_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3689</id>
			<source_loc>3202</source_loc>
			<order>16</order>
			<sig_name>dst_2</sig_name>
			<label>dst[2].[2]:dst_2:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>42</id>
				<op_kind>output</op_kind>
				<object>dst_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3691</id>
			<source_loc>3617</source_loc>
			<order>17</order>
			<sig_name>src_3</sig_name>
			<label>src[3]:src_3:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>43</id>
				<op_kind>input</op_kind>
				<object>src_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3692</id>
			<source_loc>3203</source_loc>
			<order>18</order>
			<sig_name>dst_3</sig_name>
			<label>dst[3].[3]:dst_3:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>44</id>
				<op_kind>output</op_kind>
				<object>dst_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3693</id>
			<source_loc>3619</source_loc>
			<order>19</order>
			<sig_name>src_4</sig_name>
			<label>src[4]:src_4:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>45</id>
				<op_kind>input</op_kind>
				<object>src_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3694</id>
			<source_loc>3205</source_loc>
			<order>20</order>
			<sig_name>dst_4</sig_name>
			<label>dst[4].[4]:dst_4:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>46</id>
				<op_kind>output</op_kind>
				<object>dst_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3695</id>
			<source_loc>3621</source_loc>
			<order>21</order>
			<sig_name>src_5</sig_name>
			<label>src[5]:src_5:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>47</id>
				<op_kind>input</op_kind>
				<object>src_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3696</id>
			<source_loc>3206</source_loc>
			<order>22</order>
			<sig_name>dst_5</sig_name>
			<label>dst[5].[5]:dst_5:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>48</id>
				<op_kind>output</op_kind>
				<object>dst_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3697</id>
			<source_loc>3623</source_loc>
			<order>23</order>
			<sig_name>src_6</sig_name>
			<label>src[6]:src_6:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>49</id>
				<op_kind>input</op_kind>
				<object>src_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3698</id>
			<source_loc>3207</source_loc>
			<order>24</order>
			<sig_name>dst_6</sig_name>
			<label>dst[6].[6]:dst_6:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>50</id>
				<op_kind>output</op_kind>
				<object>dst_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3699</id>
			<source_loc>3625</source_loc>
			<order>25</order>
			<sig_name>src_7</sig_name>
			<label>src[7]:src_7:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>51</id>
				<op_kind>input</op_kind>
				<object>src_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3700</id>
			<source_loc>3208</source_loc>
			<order>26</order>
			<sig_name>dst_7</sig_name>
			<label>dst[7].[7]:dst_7:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>dst_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3661</id>
			<source_loc>3593</source_loc>
			<order>27</order>
			<sig_name>add_result_0</sig_name>
			<label>add_result[0]:add_result_0:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>21</id>
				<op_kind>input</op_kind>
				<object>add_result_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3663</id>
			<source_loc>3190</source_loc>
			<order>28</order>
			<sig_name>dst_0</sig_name>
			<label>dst[0].[0]:dst_0:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>22</id>
				<op_kind>output</op_kind>
				<object>dst_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3665</id>
			<source_loc>3595</source_loc>
			<order>29</order>
			<sig_name>add_result_1</sig_name>
			<label>add_result[1]:add_result_1:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>add_result_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3667</id>
			<source_loc>3191</source_loc>
			<order>30</order>
			<sig_name>dst_1</sig_name>
			<label>dst[1].[1]:dst_1:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>24</id>
				<op_kind>output</op_kind>
				<object>dst_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3668</id>
			<source_loc>3597</source_loc>
			<order>31</order>
			<sig_name>add_result_2</sig_name>
			<label>add_result[2]:add_result_2:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>25</id>
				<op_kind>input</op_kind>
				<object>add_result_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3669</id>
			<source_loc>3192</source_loc>
			<order>32</order>
			<sig_name>dst_2</sig_name>
			<label>dst[2].[2]:dst_2:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>26</id>
				<op_kind>output</op_kind>
				<object>dst_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3670</id>
			<source_loc>3599</source_loc>
			<order>33</order>
			<sig_name>add_result_3</sig_name>
			<label>add_result[3]:add_result_3:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>27</id>
				<op_kind>input</op_kind>
				<object>add_result_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3671</id>
			<source_loc>3193</source_loc>
			<order>34</order>
			<sig_name>dst_3</sig_name>
			<label>dst[3].[3]:dst_3:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>28</id>
				<op_kind>output</op_kind>
				<object>dst_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3672</id>
			<source_loc>3601</source_loc>
			<order>35</order>
			<sig_name>add_result_4</sig_name>
			<label>add_result[4]:add_result_4:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>29</id>
				<op_kind>input</op_kind>
				<object>add_result_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3673</id>
			<source_loc>3195</source_loc>
			<order>36</order>
			<sig_name>dst_4</sig_name>
			<label>dst[4].[4]:dst_4:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>30</id>
				<op_kind>output</op_kind>
				<object>dst_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3674</id>
			<source_loc>3603</source_loc>
			<order>37</order>
			<sig_name>add_result_5</sig_name>
			<label>add_result[5]:add_result_5:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>add_result_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3675</id>
			<source_loc>3196</source_loc>
			<order>38</order>
			<sig_name>dst_5</sig_name>
			<label>dst[5].[5]:dst_5:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>32</id>
				<op_kind>output</op_kind>
				<object>dst_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3676</id>
			<source_loc>3605</source_loc>
			<order>39</order>
			<sig_name>add_result_6</sig_name>
			<label>add_result[6]:add_result_6:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>33</id>
				<op_kind>input</op_kind>
				<object>add_result_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3678</id>
			<source_loc>3197</source_loc>
			<order>40</order>
			<sig_name>dst_6</sig_name>
			<label>dst[6].[6]:dst_6:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>34</id>
				<op_kind>output</op_kind>
				<object>dst_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3679</id>
			<source_loc>3607</source_loc>
			<order>41</order>
			<sig_name>add_result_7</sig_name>
			<label>add_result[7]:add_result_7:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>35</id>
				<op_kind>input</op_kind>
				<object>add_result_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3680</id>
			<source_loc>3198</source_loc>
			<order>42</order>
			<sig_name>dst_7</sig_name>
			<label>dst[7].[7]:dst_7:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>dst_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>3657</id>
			<source_loc>2781</source_loc>
			<order>43</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>18</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>3660</id>
			<source_loc>2777</source_loc>
			<order>44</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>20</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>_dst</thread>
	</cdfg>
	<timing_paths>
		<thread>_dst</thread>
		<timing_path>
			<name>_dst_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r2_src_valid</port_name>
				<state>4</state>
				<source_loc>3658</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_7</port_name>
				<state>6</state>
				<source_loc>3679</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_6</port_name>
				<state>6</state>
				<source_loc>3676</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_5</port_name>
				<state>6</state>
				<source_loc>3674</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_4</port_name>
				<state>6</state>
				<source_loc>3672</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_3</port_name>
				<state>6</state>
				<source_loc>3670</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_2</port_name>
				<state>6</state>
				<source_loc>3668</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_1</port_name>
				<state>6</state>
				<source_loc>3665</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_0</port_name>
				<state>6</state>
				<source_loc>3661</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dst_7</port_name>
				<state>6</state>
				<source_loc>3680</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_dst</thread>
		<timing_path>
			<name>_dst_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r2_src_valid</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_7</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_6</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_5</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_4</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_3</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_2</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_1</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_dst_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_dst</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dst_7</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_dst</thread>
		<reg_op>
			<id>3737</id>
			<source_loc>3647</source_loc>
			<name>dst_0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dst_0</instance_name>
			<op>
				<id>9</id>
				<op_kind>reg</op_kind>
				<object>dst_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3739</id>
			<source_loc>3663</source_loc>
			<name>dst_0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_0</instance_name>
			<op>
				<id>22</id>
				<op_kind>reg</op_kind>
				<object>dst_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3740</id>
			<source_loc>3682</source_loc>
			<name>dst_0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_0</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>dst_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3742</id>
			<source_loc>3648</source_loc>
			<name>dst_1</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dst_1</instance_name>
			<op>
				<id>10</id>
				<op_kind>reg</op_kind>
				<object>dst_1</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3743</id>
			<source_loc>3667</source_loc>
			<name>dst_1</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_1</instance_name>
			<op>
				<id>24</id>
				<op_kind>reg</op_kind>
				<object>dst_1</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3744</id>
			<source_loc>3685</source_loc>
			<name>dst_1</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_1</instance_name>
			<op>
				<id>40</id>
				<op_kind>reg</op_kind>
				<object>dst_1</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3746</id>
			<source_loc>3649</source_loc>
			<name>dst_2</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dst_2</instance_name>
			<op>
				<id>11</id>
				<op_kind>reg</op_kind>
				<object>dst_2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3747</id>
			<source_loc>3669</source_loc>
			<name>dst_2</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_2</instance_name>
			<op>
				<id>26</id>
				<op_kind>reg</op_kind>
				<object>dst_2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3748</id>
			<source_loc>3689</source_loc>
			<name>dst_2</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_2</instance_name>
			<op>
				<id>42</id>
				<op_kind>reg</op_kind>
				<object>dst_2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3751</id>
			<source_loc>3650</source_loc>
			<name>dst_3</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dst_3</instance_name>
			<op>
				<id>12</id>
				<op_kind>reg</op_kind>
				<object>dst_3</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3752</id>
			<source_loc>3671</source_loc>
			<name>dst_3</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_3</instance_name>
			<op>
				<id>28</id>
				<op_kind>reg</op_kind>
				<object>dst_3</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3753</id>
			<source_loc>3692</source_loc>
			<name>dst_3</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_3</instance_name>
			<op>
				<id>44</id>
				<op_kind>reg</op_kind>
				<object>dst_3</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3756</id>
			<source_loc>3651</source_loc>
			<name>dst_4</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dst_4</instance_name>
			<op>
				<id>13</id>
				<op_kind>reg</op_kind>
				<object>dst_4</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3757</id>
			<source_loc>3673</source_loc>
			<name>dst_4</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_4</instance_name>
			<op>
				<id>30</id>
				<op_kind>reg</op_kind>
				<object>dst_4</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3759</id>
			<source_loc>3694</source_loc>
			<name>dst_4</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_4</instance_name>
			<op>
				<id>46</id>
				<op_kind>reg</op_kind>
				<object>dst_4</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3763</id>
			<source_loc>3652</source_loc>
			<name>dst_5</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dst_5</instance_name>
			<op>
				<id>14</id>
				<op_kind>reg</op_kind>
				<object>dst_5</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3764</id>
			<source_loc>3675</source_loc>
			<name>dst_5</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_5</instance_name>
			<op>
				<id>32</id>
				<op_kind>reg</op_kind>
				<object>dst_5</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3765</id>
			<source_loc>3696</source_loc>
			<name>dst_5</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_5</instance_name>
			<op>
				<id>48</id>
				<op_kind>reg</op_kind>
				<object>dst_5</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3767</id>
			<source_loc>3654</source_loc>
			<name>dst_6</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dst_6</instance_name>
			<op>
				<id>15</id>
				<op_kind>reg</op_kind>
				<object>dst_6</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3768</id>
			<source_loc>3678</source_loc>
			<name>dst_6</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_6</instance_name>
			<op>
				<id>34</id>
				<op_kind>reg</op_kind>
				<object>dst_6</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3769</id>
			<source_loc>3698</source_loc>
			<name>dst_6</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_6</instance_name>
			<op>
				<id>50</id>
				<op_kind>reg</op_kind>
				<object>dst_6</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3771</id>
			<source_loc>3655</source_loc>
			<name>dst_7</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dst_7</instance_name>
			<op>
				<id>16</id>
				<op_kind>reg</op_kind>
				<object>dst_7</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3772</id>
			<source_loc>3680</source_loc>
			<name>dst_7</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_7</instance_name>
			<op>
				<id>36</id>
				<op_kind>reg</op_kind>
				<object>dst_7</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3774</id>
			<source_loc>3700</source_loc>
			<name>dst_7</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dst_7</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>dst_7</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_dst</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2514</source_loc>
		<loop>
			<id>8</id>
			<thread>_dst</thread>
			<source_path>bias_add.h</source_path>
			<source_line>132</source_line>
			<source_loc>2053</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_dst</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>8</id>
			<thread>_dst</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>2047</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3343</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>791,1630</sub_loc>
	</source_loc>
	<source_loc>
		<id>3777</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>791,1634</sub_loc>
	</source_loc>
	<source_loc>
		<id>3344</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>791,1634</sub_loc>
	</source_loc>
	<source_loc>
		<id>3775</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3344,1634</sub_loc>
	</source_loc>
	<source_loc>
		<id>3776</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9514</opcode>
		<sub_loc>3344,1634</sub_loc>
	</source_loc>
	<source_loc>
		<id>3780</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3777</sub_loc>
	</source_loc>
	<source_loc>
		<id>3778</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3777</sub_loc>
	</source_loc>
	<source_loc>
		<id>3783</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3344</sub_loc>
	</source_loc>
	<source_loc>
		<id>3342</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>756,1633</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>_bias_mux_cnt</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_bias_mux_cnt</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_bias_mux_cnt</thread>
		<value>5</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_bias_mux_cnt</thread>
		<value>23</value>
	</intrinsic_muxing>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>bias_add_Add2i1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>3.4200</unit_area>
		<comb_area>3.4200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>bias_add_N_Mux_2_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>4.7880</unit_area>
		<comb_area>4.7880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_bias_mux_cnt</thread>
		<op>
			<id>3796</id>
			<opcode>2</opcode>
			<source_loc>1637,1636</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3794</id>
			<opcode>5</opcode>
			<source_loc>4226</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_bias_mux_cnt</thread>
		<io_op>
			<id>3787</id>
			<source_loc>3343</source_loc>
			<order>1</order>
			<sig_name>bias_mux_cnt</sig_name>
			<label>bias_mux_cnt:write</label>
			<datatype W="2">sc_uint</datatype>
			<output_write/>
			<op>
				<id>53</id>
				<op_kind>output</op_kind>
				<object>bias_mux_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3788</id>
			<source_loc>3777</source_loc>
			<order>2</order>
			<sig_name>bias_mux_cnt</sig_name>
			<label>bias_mux_cnt:write</label>
			<datatype W="2">sc_uint</datatype>
			<output_write/>
			<op>
				<id>54</id>
				<op_kind>output</op_kind>
				<object>bias_mux_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3789</id>
			<source_loc>3783</source_loc>
			<order>3</order>
			<sig_name>ubias_mux_cnt_bias_mux_cnt_next</sig_name>
			<label>bias_mux_cnt:ubias_mux_cnt_bias_mux_cnt_next:write</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>ubias_mux_cnt_bias_mux_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3790</id>
			<source_loc>3342</source_loc>
			<order>4</order>
			<sig_name>r_src_valid</sig_name>
			<label>r_src_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>56</id>
				<op_kind>input</op_kind>
				<object>r_src_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3791</id>
			<source_loc>3572</source_loc>
			<order>5</order>
			<instance_name>bias_add_Add2i1u2_4_2</instance_name>
			<opcode>2</opcode>
			<label>+</label>
			<op>
				<id>57</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2206000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3792</id>
			<source_loc>3573</source_loc>
			<order>6</order>
			<instance_name>bias_add_N_Mux_2_2_3_4_3</instance_name>
			<opcode>5</opcode>
			<label>MUX(2)</label>
			<op>
				<id>58</id>
				<op_kind>mux</op_kind>
				<in_widths>2 2 1</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3106000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3793</id>
			<source_loc>3776</source_loc>
			<order>7</order>
			<sig_name>bias_mux_cnt</sig_name>
			<label>bias_mux_cnt:write</label>
			<datatype W="2">sc_uint</datatype>
			<output_write/>
			<op>
				<id>59</id>
				<op_kind>output</op_kind>
				<object>bias_mux_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3761000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>_bias_mux_cnt</thread>
	</cdfg>
	<timing_paths>
		<thread>_bias_mux_cnt</thread>
		<timing_path>
			<name>_bias_mux_cnt_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_mux_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_mux_cnt</port_name>
				<state>3</state>
				<source_loc>3344</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_bias_mux_cnt_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_mux_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_valid</port_name>
				<state>3</state>
				<source_loc>3790</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bias_mux_cnt_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_mux_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_mux_cnt</port_name>
				<state>3</state>
				<source_loc>3793</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_bias_mux_cnt_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_mux_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_mux_cnt</port_name>
				<state>2</state>
				<source_loc>3781</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bias_mux_cnt_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias_mux_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_mux_cnt</port_name>
				<state>1</state>
				<source_loc>3787</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_bias_mux_cnt</thread>
		<timing_path>
			<name>_bias_mux_cnt_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_mux_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_mux_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_bias_mux_cnt_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_mux_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_valid</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bias_mux_cnt_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_mux_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_mux_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_bias_mux_cnt_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_mux_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_mux_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bias_mux_cnt_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias_mux_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_mux_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_bias_mux_cnt</thread>
		<reg_op>
			<id>3800</id>
			<source_loc>3787</source_loc>
			<name>bias_mux_cnt</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>bias_mux_cnt</instance_name>
			<op>
				<id>53</id>
				<op_kind>reg</op_kind>
				<object>bias_mux_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3801</id>
			<source_loc>3793</source_loc>
			<name>bias_mux_cnt</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>bias_mux_cnt</instance_name>
			<op>
				<id>59</id>
				<op_kind>reg</op_kind>
				<object>bias_mux_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_bias_mux_cnt</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2514</source_loc>
		<loop>
			<id>20</id>
			<thread>_bias_mux_cnt</thread>
			<source_path>bias_add.h</source_path>
			<source_line>50</source_line>
			<source_loc>1643</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_bias_mux_cnt</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>20</id>
			<thread>_bias_mux_cnt</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1640</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3363</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4013,4375</sub_loc>
	</source_loc>
	<source_loc>
		<id>3364</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4014,4233</sub_loc>
	</source_loc>
	<source_loc>
		<id>3365</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4015,4251</sub_loc>
	</source_loc>
	<source_loc>
		<id>3366</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4016,4269</sub_loc>
	</source_loc>
	<source_loc>
		<id>3368</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4017,4287</sub_loc>
	</source_loc>
	<source_loc>
		<id>3369</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4018,4305</sub_loc>
	</source_loc>
	<source_loc>
		<id>3370</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4019,4323</sub_loc>
	</source_loc>
	<source_loc>
		<id>3372</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4020,4341</sub_loc>
	</source_loc>
	<source_loc>
		<id>3373</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>756,1585</sub_loc>
	</source_loc>
	<source_loc>
		<id>3374</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>757,1587</sub_loc>
	</source_loc>
	<source_loc>
		<id>1521</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>36</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3376</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>758,1521</sub_loc>
	</source_loc>
	<source_loc>
		<id>3375</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>737,1591</sub_loc>
	</source_loc>
	<source_loc>
		<id>3804</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3342,1608</sub_loc>
	</source_loc>
	<source_loc>
		<id>3389</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>756,1608</sub_loc>
	</source_loc>
	<source_loc>
		<id>3815</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3389</sub_loc>
	</source_loc>
	<source_loc>
		<id>3806</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3804</sub_loc>
	</source_loc>
	<source_loc>
		<id>3805</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3804</sub_loc>
	</source_loc>
	<source_loc>
		<id>3703</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3581,3658</sub_loc>
	</source_loc>
	<source_loc>
		<id>3808</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3703,1610</sub_loc>
	</source_loc>
	<source_loc>
		<id>3393</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>757,1610</sub_loc>
	</source_loc>
	<source_loc>
		<id>3810</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3808</sub_loc>
	</source_loc>
	<source_loc>
		<id>3809</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3808</sub_loc>
	</source_loc>
	<source_loc>
		<id>1544</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>45</line>
		<col>22</col>
	</source_loc>
	<source_loc>
		<id>3377</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>757,1544</sub_loc>
	</source_loc>
	<source_loc>
		<id>3812</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3377</sub_loc>
	</source_loc>
	<source_loc>
		<id>1542</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>44</line>
		<col>22</col>
	</source_loc>
	<source_loc>
		<id>3378</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>756,1542</sub_loc>
	</source_loc>
	<source_loc>
		<id>3813</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3378</sub_loc>
	</source_loc>
	<source_loc>
		<id>3362</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>710,1615</sub_loc>
	</source_loc>
	<source_loc>
		<id>3390</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>737,1614</sub_loc>
	</source_loc>
	<source_loc>
		<id>3814</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3390</sub_loc>
	</source_loc>
	<source_loc>
		<id>1543</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>45</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3391</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>758,1543</sub_loc>
	</source_loc>
	<source_loc>
		<id>3360</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>708,1609</sub_loc>
	</source_loc>
	<source_loc>
		<id>3359</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3467,4517</sub_loc>
	</source_loc>
	<source_loc>
		<id>3387</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4020,4514</sub_loc>
	</source_loc>
	<source_loc>
		<id>3816</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3387</sub_loc>
	</source_loc>
	<source_loc>
		<id>3358</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3466,4497</sub_loc>
	</source_loc>
	<source_loc>
		<id>3386</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4019,4494</sub_loc>
	</source_loc>
	<source_loc>
		<id>3817</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3386</sub_loc>
	</source_loc>
	<source_loc>
		<id>3357</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3465,4477</sub_loc>
	</source_loc>
	<source_loc>
		<id>3385</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4018,4474</sub_loc>
	</source_loc>
	<source_loc>
		<id>3818</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3385</sub_loc>
	</source_loc>
	<source_loc>
		<id>3356</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3464,4457</sub_loc>
	</source_loc>
	<source_loc>
		<id>3384</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4017,4454</sub_loc>
	</source_loc>
	<source_loc>
		<id>3819</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3384</sub_loc>
	</source_loc>
	<source_loc>
		<id>3355</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3463,4437</sub_loc>
	</source_loc>
	<source_loc>
		<id>3383</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4016,4434</sub_loc>
	</source_loc>
	<source_loc>
		<id>3820</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3383</sub_loc>
	</source_loc>
	<source_loc>
		<id>3354</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3462,4417</sub_loc>
	</source_loc>
	<source_loc>
		<id>3381</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4015,4414</sub_loc>
	</source_loc>
	<source_loc>
		<id>3822</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3381</sub_loc>
	</source_loc>
	<source_loc>
		<id>3353</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3461,4397</sub_loc>
	</source_loc>
	<source_loc>
		<id>3380</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4014,4394</sub_loc>
	</source_loc>
	<source_loc>
		<id>3823</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3380</sub_loc>
	</source_loc>
	<source_loc>
		<id>3352</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3460,4555</sub_loc>
	</source_loc>
	<source_loc>
		<id>3379</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4013,4552</sub_loc>
	</source_loc>
	<source_loc>
		<id>3824</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3379</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>_delay</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_delay</thread>
		<value>38</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_delay</thread>
		<value>38</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_delay</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_delay</thread>
	</pm_ops>
	<sched_ops>
		<thread>_delay</thread>
		<io_op>
			<id>3826</id>
			<source_loc>3363</source_loc>
			<order>1</order>
			<sig_name>r_src_0</sig_name>
			<label>r_src[0]:r_src_0:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>64</id>
				<op_kind>output</op_kind>
				<object>r_src_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3827</id>
			<source_loc>3364</source_loc>
			<order>2</order>
			<sig_name>r_src_1</sig_name>
			<label>r_src[1]:r_src_1:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>65</id>
				<op_kind>output</op_kind>
				<object>r_src_1</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3829</id>
			<source_loc>3365</source_loc>
			<order>3</order>
			<sig_name>r_src_2</sig_name>
			<label>r_src[2]:r_src_2:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>66</id>
				<op_kind>output</op_kind>
				<object>r_src_2</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3831</id>
			<source_loc>3366</source_loc>
			<order>4</order>
			<sig_name>r_src_3</sig_name>
			<label>r_src[3]:r_src_3:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>67</id>
				<op_kind>output</op_kind>
				<object>r_src_3</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3833</id>
			<source_loc>3368</source_loc>
			<order>5</order>
			<sig_name>r_src_4</sig_name>
			<label>r_src[4]:r_src_4:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>68</id>
				<op_kind>output</op_kind>
				<object>r_src_4</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3834</id>
			<source_loc>3369</source_loc>
			<order>6</order>
			<sig_name>r_src_5</sig_name>
			<label>r_src[5]:r_src_5:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>69</id>
				<op_kind>output</op_kind>
				<object>r_src_5</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3835</id>
			<source_loc>3370</source_loc>
			<order>7</order>
			<sig_name>r_src_6</sig_name>
			<label>r_src[6]:r_src_6:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>70</id>
				<op_kind>output</op_kind>
				<object>r_src_6</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3836</id>
			<source_loc>3372</source_loc>
			<order>8</order>
			<sig_name>r_src_7</sig_name>
			<label>r_src[7]:r_src_7:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>71</id>
				<op_kind>output</op_kind>
				<object>r_src_7</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3837</id>
			<source_loc>3373</source_loc>
			<order>9</order>
			<sig_name>r_src_valid</sig_name>
			<label>r_src_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>72</id>
				<op_kind>output</op_kind>
				<object>r_src_valid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3838</id>
			<source_loc>3374</source_loc>
			<order>10</order>
			<sig_name>r2_src_valid</sig_name>
			<label>r2_src_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>73</id>
				<op_kind>output</op_kind>
				<object>r2_src_valid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3839</id>
			<source_loc>3376</source_loc>
			<order>11</order>
			<sig_name>r3_src_valid</sig_name>
			<label>r3_src_valid:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>74</id>
				<op_kind>output</op_kind>
				<object>r3_src_valid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3840</id>
			<source_loc>3375</source_loc>
			<order>12</order>
			<sig_name>r_bias_data</sig_name>
			<label>r_bias_data:write</label>
			<datatype W="512">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>75</id>
				<op_kind>output</op_kind>
				<object>r_bias_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3841</id>
			<source_loc>3804</source_loc>
			<order>13</order>
			<sig_name>r_src_valid</sig_name>
			<label>r_src_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>76</id>
				<op_kind>output</op_kind>
				<object>r_src_valid</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3842</id>
			<source_loc>3808</source_loc>
			<order>14</order>
			<sig_name>r2_src_valid</sig_name>
			<label>r2_src_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>77</id>
				<op_kind>output</op_kind>
				<object>r2_src_valid</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3843</id>
			<source_loc>3812</source_loc>
			<order>15</order>
			<sig_name>udelay_r2_src_valid_prev</sig_name>
			<label>r2_src_valid:udelay_r2_src_valid_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>78</id>
				<op_kind>output</op_kind>
				<object>udelay_r2_src_valid_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3845</id>
			<source_loc>3813</source_loc>
			<order>16</order>
			<sig_name>udelay_r_src_valid_prev</sig_name>
			<label>r_src_valid:udelay_r_src_valid_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>79</id>
				<op_kind>output</op_kind>
				<object>udelay_r_src_valid_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3846</id>
			<source_loc>3352</source_loc>
			<order>17</order>
			<sig_name>src_0</sig_name>
			<label>src_0:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>80</id>
				<op_kind>input</op_kind>
				<object>src_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3847</id>
			<source_loc>3353</source_loc>
			<order>18</order>
			<sig_name>src_1</sig_name>
			<label>src_1:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>81</id>
				<op_kind>input</op_kind>
				<object>src_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3848</id>
			<source_loc>3354</source_loc>
			<order>19</order>
			<sig_name>src_2</sig_name>
			<label>src_2:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>82</id>
				<op_kind>input</op_kind>
				<object>src_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3849</id>
			<source_loc>3355</source_loc>
			<order>20</order>
			<sig_name>src_3</sig_name>
			<label>src_3:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>83</id>
				<op_kind>input</op_kind>
				<object>src_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3851</id>
			<source_loc>3356</source_loc>
			<order>21</order>
			<sig_name>src_4</sig_name>
			<label>src_4:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>84</id>
				<op_kind>input</op_kind>
				<object>src_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3852</id>
			<source_loc>3357</source_loc>
			<order>22</order>
			<sig_name>src_5</sig_name>
			<label>src_5:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>85</id>
				<op_kind>input</op_kind>
				<object>src_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3853</id>
			<source_loc>3358</source_loc>
			<order>23</order>
			<sig_name>src_6</sig_name>
			<label>src_6:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>86</id>
				<op_kind>input</op_kind>
				<object>src_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3854</id>
			<source_loc>3359</source_loc>
			<order>24</order>
			<sig_name>src_7</sig_name>
			<label>src_7:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>87</id>
				<op_kind>input</op_kind>
				<object>src_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3855</id>
			<source_loc>3360</source_loc>
			<order>25</order>
			<sig_name>src_valid</sig_name>
			<label>src_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>88</id>
				<op_kind>input</op_kind>
				<object>src_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3856</id>
			<source_loc>3362</source_loc>
			<order>26</order>
			<sig_name>bias_data</sig_name>
			<label>bias_data:read</label>
			<datatype W="512">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>89</id>
				<op_kind>input</op_kind>
				<object>bias_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3857</id>
			<source_loc>3814</source_loc>
			<order>27</order>
			<sig_name>r_bias_data</sig_name>
			<label>r_bias_data:write</label>
			<datatype W="512">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>90</id>
				<op_kind>output</op_kind>
				<object>r_bias_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3858</id>
			<source_loc>3391</source_loc>
			<order>28</order>
			<sig_name>r3_src_valid</sig_name>
			<label>r3_src_valid:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>91</id>
				<op_kind>output</op_kind>
				<object>r3_src_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3859</id>
			<source_loc>3393</source_loc>
			<order>29</order>
			<sig_name>r2_src_valid</sig_name>
			<label>r2_src_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>92</id>
				<op_kind>output</op_kind>
				<object>r2_src_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3860</id>
			<source_loc>3815</source_loc>
			<order>30</order>
			<sig_name>r_src_valid</sig_name>
			<label>r_src_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>93</id>
				<op_kind>output</op_kind>
				<object>r_src_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3861</id>
			<source_loc>3816</source_loc>
			<order>31</order>
			<sig_name>r_src_7</sig_name>
			<label>r_src[7].[7]:r_src_7:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>94</id>
				<op_kind>output</op_kind>
				<object>r_src_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3863</id>
			<source_loc>3817</source_loc>
			<order>32</order>
			<sig_name>r_src_6</sig_name>
			<label>r_src[6].[6]:r_src_6:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>95</id>
				<op_kind>output</op_kind>
				<object>r_src_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3864</id>
			<source_loc>3818</source_loc>
			<order>33</order>
			<sig_name>r_src_5</sig_name>
			<label>r_src[5].[5]:r_src_5:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>96</id>
				<op_kind>output</op_kind>
				<object>r_src_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3865</id>
			<source_loc>3819</source_loc>
			<order>34</order>
			<sig_name>r_src_4</sig_name>
			<label>r_src[4].[4]:r_src_4:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>97</id>
				<op_kind>output</op_kind>
				<object>r_src_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3866</id>
			<source_loc>3820</source_loc>
			<order>35</order>
			<sig_name>r_src_3</sig_name>
			<label>r_src[3].[3]:r_src_3:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>98</id>
				<op_kind>output</op_kind>
				<object>r_src_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3867</id>
			<source_loc>3822</source_loc>
			<order>36</order>
			<sig_name>r_src_2</sig_name>
			<label>r_src[2].[2]:r_src_2:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>99</id>
				<op_kind>output</op_kind>
				<object>r_src_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3869</id>
			<source_loc>3823</source_loc>
			<order>37</order>
			<sig_name>r_src_1</sig_name>
			<label>r_src[1].[1]:r_src_1:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>100</id>
				<op_kind>output</op_kind>
				<object>r_src_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3870</id>
			<source_loc>3824</source_loc>
			<order>38</order>
			<sig_name>r_src_0</sig_name>
			<label>r_src[0].[0]:r_src_0:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>101</id>
				<op_kind>output</op_kind>
				<object>r_src_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>_delay</thread>
	</cdfg>
	<timing_paths>
		<thread>_delay</thread>
		<timing_path>
			<name>_delay_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_0</port_name>
				<state>3</state>
				<source_loc>3870</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_1</port_name>
				<state>3</state>
				<source_loc>3869</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_2</port_name>
				<state>3</state>
				<source_loc>3867</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_3</port_name>
				<state>3</state>
				<source_loc>3866</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_4</port_name>
				<state>3</state>
				<source_loc>3865</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_5</port_name>
				<state>3</state>
				<source_loc>3864</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_6</port_name>
				<state>3</state>
				<source_loc>3863</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_7</port_name>
				<state>3</state>
				<source_loc>3861</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_valid</port_name>
				<state>3</state>
				<source_loc>3860</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r2_src_valid</port_name>
				<state>3</state>
				<source_loc>3859</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_delay</thread>
		<timing_path>
			<name>_delay_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_valid</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r2_src_valid</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_1</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_2</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_3</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_4</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_5</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_6</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_7</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_delay</thread>
		<reg_op>
			<id>3887</id>
			<source_loc>3838</source_loc>
			<name>r2_src_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r2_src_valid</instance_name>
			<op>
				<id>73</id>
				<op_kind>reg</op_kind>
				<object>r2_src_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3888</id>
			<source_loc>3859</source_loc>
			<name>r2_src_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r2_src_valid</instance_name>
			<op>
				<id>92</id>
				<op_kind>reg</op_kind>
				<object>r2_src_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3890</id>
			<source_loc>3839</source_loc>
			<name>r3_src_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r3_src_valid</instance_name>
			<op>
				<id>74</id>
				<op_kind>reg</op_kind>
				<object>r3_src_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3891</id>
			<source_loc>3858</source_loc>
			<name>r3_src_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r3_src_valid</instance_name>
			<op>
				<id>91</id>
				<op_kind>reg</op_kind>
				<object>r3_src_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3893</id>
			<source_loc>3840</source_loc>
			<name>r_bias_data</name>
			<datatype W="512">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_bias_data</instance_name>
			<op>
				<id>75</id>
				<op_kind>reg</op_kind>
				<object>r_bias_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3894</id>
			<source_loc>3857</source_loc>
			<name>r_bias_data</name>
			<datatype W="512">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_bias_data</instance_name>
			<op>
				<id>90</id>
				<op_kind>reg</op_kind>
				<object>r_bias_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3896</id>
			<source_loc>3826</source_loc>
			<name>r_src_0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_src_0</instance_name>
			<op>
				<id>64</id>
				<op_kind>reg</op_kind>
				<object>r_src_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3897</id>
			<source_loc>3870</source_loc>
			<name>r_src_0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_src_0</instance_name>
			<op>
				<id>101</id>
				<op_kind>reg</op_kind>
				<object>r_src_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3900</id>
			<source_loc>3827</source_loc>
			<name>r_src_1</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_src_1</instance_name>
			<op>
				<id>65</id>
				<op_kind>reg</op_kind>
				<object>r_src_1</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3901</id>
			<source_loc>3869</source_loc>
			<name>r_src_1</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_src_1</instance_name>
			<op>
				<id>100</id>
				<op_kind>reg</op_kind>
				<object>r_src_1</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3903</id>
			<source_loc>3829</source_loc>
			<name>r_src_2</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_src_2</instance_name>
			<op>
				<id>66</id>
				<op_kind>reg</op_kind>
				<object>r_src_2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3905</id>
			<source_loc>3867</source_loc>
			<name>r_src_2</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_src_2</instance_name>
			<op>
				<id>99</id>
				<op_kind>reg</op_kind>
				<object>r_src_2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3907</id>
			<source_loc>3831</source_loc>
			<name>r_src_3</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_src_3</instance_name>
			<op>
				<id>67</id>
				<op_kind>reg</op_kind>
				<object>r_src_3</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3908</id>
			<source_loc>3866</source_loc>
			<name>r_src_3</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_src_3</instance_name>
			<op>
				<id>98</id>
				<op_kind>reg</op_kind>
				<object>r_src_3</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3910</id>
			<source_loc>3833</source_loc>
			<name>r_src_4</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_src_4</instance_name>
			<op>
				<id>68</id>
				<op_kind>reg</op_kind>
				<object>r_src_4</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3911</id>
			<source_loc>3865</source_loc>
			<name>r_src_4</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_src_4</instance_name>
			<op>
				<id>97</id>
				<op_kind>reg</op_kind>
				<object>r_src_4</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3913</id>
			<source_loc>3834</source_loc>
			<name>r_src_5</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_src_5</instance_name>
			<op>
				<id>69</id>
				<op_kind>reg</op_kind>
				<object>r_src_5</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3914</id>
			<source_loc>3864</source_loc>
			<name>r_src_5</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_src_5</instance_name>
			<op>
				<id>96</id>
				<op_kind>reg</op_kind>
				<object>r_src_5</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3917</id>
			<source_loc>3835</source_loc>
			<name>r_src_6</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_src_6</instance_name>
			<op>
				<id>70</id>
				<op_kind>reg</op_kind>
				<object>r_src_6</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3918</id>
			<source_loc>3863</source_loc>
			<name>r_src_6</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_src_6</instance_name>
			<op>
				<id>95</id>
				<op_kind>reg</op_kind>
				<object>r_src_6</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3920</id>
			<source_loc>3836</source_loc>
			<name>r_src_7</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_src_7</instance_name>
			<op>
				<id>71</id>
				<op_kind>reg</op_kind>
				<object>r_src_7</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3921</id>
			<source_loc>3861</source_loc>
			<name>r_src_7</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_src_7</instance_name>
			<op>
				<id>94</id>
				<op_kind>reg</op_kind>
				<object>r_src_7</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3924</id>
			<source_loc>3837</source_loc>
			<name>r_src_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>r_src_valid</instance_name>
			<op>
				<id>72</id>
				<op_kind>reg</op_kind>
				<object>r_src_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3925</id>
			<source_loc>3860</source_loc>
			<name>r_src_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>r_src_valid</instance_name>
			<op>
				<id>93</id>
				<op_kind>reg</op_kind>
				<object>r_src_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_delay</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2514</source_loc>
		<loop>
			<id>24</id>
			<thread>_delay</thread>
			<source_path>bias_add.h</source_path>
			<source_line>28</source_line>
			<source_loc>1627</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_delay</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>24</id>
			<thread>_delay</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1616</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3288</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>791,4224</sub_loc>
	</source_loc>
	<source_loc>
		<id>3289</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>737,4225</sub_loc>
	</source_loc>
	<source_loc>
		<id>3290</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2747,1810</sub_loc>
	</source_loc>
	<source_loc>
		<id>3926</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3290,1810</sub_loc>
	</source_loc>
	<source_loc>
		<id>3927</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9525</opcode>
		<sub_loc>3290,1810</sub_loc>
	</source_loc>
	<source_loc>
		<id>3291</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2745,1805</sub_loc>
	</source_loc>
	<source_loc>
		<id>3928</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3291,1805</sub_loc>
	</source_loc>
	<source_loc>
		<id>3929</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9524</opcode>
		<sub_loc>3291,1805</sub_loc>
	</source_loc>
	<source_loc>
		<id>3292</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2743,1800</sub_loc>
	</source_loc>
	<source_loc>
		<id>3930</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3292,1800</sub_loc>
	</source_loc>
	<source_loc>
		<id>3931</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9523</opcode>
		<sub_loc>3292,1800</sub_loc>
	</source_loc>
	<source_loc>
		<id>3293</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2741,1795</sub_loc>
	</source_loc>
	<source_loc>
		<id>3932</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3293,1795</sub_loc>
	</source_loc>
	<source_loc>
		<id>3933</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9522</opcode>
		<sub_loc>3293,1795</sub_loc>
	</source_loc>
	<source_loc>
		<id>3294</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2739,1790</sub_loc>
	</source_loc>
	<source_loc>
		<id>3935</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3294,1790</sub_loc>
	</source_loc>
	<source_loc>
		<id>3936</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9521</opcode>
		<sub_loc>3294,1790</sub_loc>
	</source_loc>
	<source_loc>
		<id>3295</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2737,1785</sub_loc>
	</source_loc>
	<source_loc>
		<id>3937</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3295,1785</sub_loc>
	</source_loc>
	<source_loc>
		<id>3938</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9520</opcode>
		<sub_loc>3295,1785</sub_loc>
	</source_loc>
	<source_loc>
		<id>3296</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2735,1780</sub_loc>
	</source_loc>
	<source_loc>
		<id>3939</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3296,1780</sub_loc>
	</source_loc>
	<source_loc>
		<id>3941</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9519</opcode>
		<sub_loc>3296,1780</sub_loc>
	</source_loc>
	<source_loc>
		<id>3297</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2733,1775</sub_loc>
	</source_loc>
	<source_loc>
		<id>3942</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3297,1775</sub_loc>
	</source_loc>
	<source_loc>
		<id>3943</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9518</opcode>
		<sub_loc>3297,1775</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>_separate_bias</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_separate_bias</thread>
		<value>27</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_separate_bias</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_separate_bias</thread>
		<value>2320</value>
	</intrinsic_muxing>
	<resource>
		<res_id>9</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>bias_add_OrReduction_2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_separate_bias</thread>
	</pm_ops>
	<sched_ops>
		<thread>_separate_bias</thread>
		<io_op>
			<id>3944</id>
			<source_loc>3288</source_loc>
			<order>1</order>
			<sig_name>bias_mux_cnt</sig_name>
			<label>bias_mux_cnt:read</label>
			<datatype W="2">sc_uint</datatype>
			<input_read/>
			<op>
				<id>102</id>
				<op_kind>input</op_kind>
				<object>bias_mux_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3945</id>
			<source_loc>3289</source_loc>
			<order>2</order>
			<sig_name>r_bias_data</sig_name>
			<label>r_bias_data:read</label>
			<datatype W="512">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>103</id>
				<op_kind>input</op_kind>
				<object>r_bias_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3946</id>
			<source_loc>3534</source_loc>
			<order>3</order>
			<instance_name>bias_add_OrReduction_2U_1U_4_4</instance_name>
			<opcode>19</opcode>
			<label>or_reduce</label>
			<op>
				<id>104</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3947</id>
			<source_loc>3536</source_loc>
			<order>4</order>
			<instance_name>bias_add_N_Mux_16_3_6_1_5</instance_name>
			<opcode>20</opcode>
			<label>MUX(3)</label>
			<op>
				<id>105</id>
				<op_kind>mux</op_kind>
				<in_widths>512 2</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2684000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3950</id>
			<source_loc>3539</source_loc>
			<order>5</order>
			<instance_name>bias_add_N_Mux_16_3_6_1_6</instance_name>
			<opcode>20</opcode>
			<label>MUX(3)</label>
			<op>
				<id>108</id>
				<op_kind>mux</op_kind>
				<in_widths>512 2</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2684000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3954</id>
			<source_loc>3543</source_loc>
			<order>6</order>
			<instance_name>bias_add_N_Mux_16_3_6_1_7</instance_name>
			<opcode>20</opcode>
			<label>MUX(3)</label>
			<op>
				<id>111</id>
				<op_kind>mux</op_kind>
				<in_widths>512 2</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2684000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3957</id>
			<source_loc>3547</source_loc>
			<order>7</order>
			<instance_name>bias_add_N_Mux_16_3_6_1_8</instance_name>
			<opcode>20</opcode>
			<label>MUX(3)</label>
			<op>
				<id>114</id>
				<op_kind>mux</op_kind>
				<in_widths>512 2</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2684000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3961</id>
			<source_loc>3550</source_loc>
			<order>8</order>
			<instance_name>bias_add_N_Mux_16_3_6_1_9</instance_name>
			<opcode>20</opcode>
			<label>MUX(3)</label>
			<op>
				<id>117</id>
				<op_kind>mux</op_kind>
				<in_widths>512 2</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2684000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3964</id>
			<source_loc>3553</source_loc>
			<order>9</order>
			<instance_name>bias_add_N_Mux_16_3_6_1_10</instance_name>
			<opcode>20</opcode>
			<label>MUX(3)</label>
			<op>
				<id>120</id>
				<op_kind>mux</op_kind>
				<in_widths>512 2</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2684000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3967</id>
			<source_loc>3556</source_loc>
			<order>10</order>
			<instance_name>bias_add_N_Mux_16_3_6_1_11</instance_name>
			<opcode>20</opcode>
			<label>MUX(3)</label>
			<op>
				<id>123</id>
				<op_kind>mux</op_kind>
				<in_widths>512 2</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2684000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3970</id>
			<source_loc>3560</source_loc>
			<order>11</order>
			<instance_name>bias_add_N_Mux_16_3_6_1_12</instance_name>
			<opcode>20</opcode>
			<label>MUX(3)</label>
			<op>
				<id>126</id>
				<op_kind>mux</op_kind>
				<in_widths>512 2</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2684000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3948</id>
			<source_loc>3537</source_loc>
			<order>12</order>
			<instance_name>bias_add_N_Mux_16_2_4_1_13</instance_name>
			<opcode>15</opcode>
			<label>MUX(2)</label>
			<op>
				<id>106</id>
				<op_kind>mux</op_kind>
				<in_widths>512 16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3949</id>
			<source_loc>3927</source_loc>
			<order>13</order>
			<sig_name>separated_bias_data_7</sig_name>
			<label>separated_bias_data[7]:separated_bias_data_7:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>107</id>
				<op_kind>output</op_kind>
				<object>separated_bias_data_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3951</id>
			<source_loc>3541</source_loc>
			<order>14</order>
			<instance_name>bias_add_N_Mux_16_2_4_1_14</instance_name>
			<opcode>15</opcode>
			<label>MUX(2)</label>
			<op>
				<id>109</id>
				<op_kind>mux</op_kind>
				<in_widths>512 16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3953</id>
			<source_loc>3929</source_loc>
			<order>15</order>
			<sig_name>separated_bias_data_6</sig_name>
			<label>separated_bias_data[6]:separated_bias_data_6:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>110</id>
				<op_kind>output</op_kind>
				<object>separated_bias_data_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3955</id>
			<source_loc>3544</source_loc>
			<order>16</order>
			<instance_name>bias_add_N_Mux_16_2_4_1_15</instance_name>
			<opcode>15</opcode>
			<label>MUX(2)</label>
			<op>
				<id>112</id>
				<op_kind>mux</op_kind>
				<in_widths>512 16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3956</id>
			<source_loc>3931</source_loc>
			<order>17</order>
			<sig_name>separated_bias_data_5</sig_name>
			<label>separated_bias_data[5]:separated_bias_data_5:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>113</id>
				<op_kind>output</op_kind>
				<object>separated_bias_data_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3959</id>
			<source_loc>3548</source_loc>
			<order>18</order>
			<instance_name>bias_add_N_Mux_16_2_4_1_16</instance_name>
			<opcode>15</opcode>
			<label>MUX(2)</label>
			<op>
				<id>115</id>
				<op_kind>mux</op_kind>
				<in_widths>512 16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3960</id>
			<source_loc>3933</source_loc>
			<order>19</order>
			<sig_name>separated_bias_data_4</sig_name>
			<label>separated_bias_data[4]:separated_bias_data_4:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>116</id>
				<op_kind>output</op_kind>
				<object>separated_bias_data_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3962</id>
			<source_loc>3551</source_loc>
			<order>20</order>
			<instance_name>bias_add_N_Mux_16_2_4_1_17</instance_name>
			<opcode>15</opcode>
			<label>MUX(2)</label>
			<op>
				<id>118</id>
				<op_kind>mux</op_kind>
				<in_widths>512 16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3963</id>
			<source_loc>3936</source_loc>
			<order>21</order>
			<sig_name>separated_bias_data_3</sig_name>
			<label>separated_bias_data[3]:separated_bias_data_3:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>119</id>
				<op_kind>output</op_kind>
				<object>separated_bias_data_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3965</id>
			<source_loc>3554</source_loc>
			<order>22</order>
			<instance_name>bias_add_N_Mux_16_2_4_1_18</instance_name>
			<opcode>15</opcode>
			<label>MUX(2)</label>
			<op>
				<id>121</id>
				<op_kind>mux</op_kind>
				<in_widths>512 16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3966</id>
			<source_loc>3938</source_loc>
			<order>23</order>
			<sig_name>separated_bias_data_2</sig_name>
			<label>separated_bias_data[2]:separated_bias_data_2:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>122</id>
				<op_kind>output</op_kind>
				<object>separated_bias_data_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3968</id>
			<source_loc>3557</source_loc>
			<order>24</order>
			<instance_name>bias_add_N_Mux_16_2_4_1_19</instance_name>
			<opcode>15</opcode>
			<label>MUX(2)</label>
			<op>
				<id>124</id>
				<op_kind>mux</op_kind>
				<in_widths>512 16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3969</id>
			<source_loc>3941</source_loc>
			<order>25</order>
			<sig_name>separated_bias_data_1</sig_name>
			<label>separated_bias_data[1]:separated_bias_data_1:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>125</id>
				<op_kind>output</op_kind>
				<object>separated_bias_data_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3971</id>
			<source_loc>3561</source_loc>
			<order>26</order>
			<instance_name>bias_add_N_Mux_16_2_4_1_20</instance_name>
			<opcode>15</opcode>
			<label>MUX(2)</label>
			<op>
				<id>127</id>
				<op_kind>mux</op_kind>
				<in_widths>512 16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3972</id>
			<source_loc>3943</source_loc>
			<order>27</order>
			<sig_name>separated_bias_data_0</sig_name>
			<label>separated_bias_data[0]:separated_bias_data_0:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>128</id>
				<op_kind>output</op_kind>
				<object>separated_bias_data_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>_separate_bias</thread>
	</cdfg>
	<timing_paths>
		<thread>_separate_bias</thread>
		<timing_path>
			<name>_separate_bias_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>bias_mux_cnt</port_name>
				<state>2</state>
				<source_loc>3944</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1544</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_0</port_name>
				<state>2</state>
				<source_loc>3972</source_loc>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>r_bias_data</port_name>
				<state>2</state>
				<source_loc>3945</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1544</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_0</port_name>
				<state>2</state>
				<source_loc>3972</source_loc>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>r_bias_data</port_name>
				<state>2</state>
				<source_loc>3945</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1544</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_0</port_name>
				<state>2</state>
				<source_loc>3972</source_loc>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>r_bias_data</port_name>
				<state>2</state>
				<source_loc>3945</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1544</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_0</port_name>
				<state>2</state>
				<source_loc>3972</source_loc>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>bias_mux_cnt</port_name>
				<state>2</state>
				<source_loc>3944</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1544</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_1</port_name>
				<state>2</state>
				<source_loc>3969</source_loc>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>r_bias_data</port_name>
				<state>2</state>
				<source_loc>3945</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1544</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_1</port_name>
				<state>2</state>
				<source_loc>3969</source_loc>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>r_bias_data</port_name>
				<state>2</state>
				<source_loc>3945</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1544</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_1</port_name>
				<state>2</state>
				<source_loc>3969</source_loc>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>r_bias_data</port_name>
				<state>2</state>
				<source_loc>3945</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1544</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_1</port_name>
				<state>2</state>
				<source_loc>3969</source_loc>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>bias_mux_cnt</port_name>
				<state>2</state>
				<source_loc>3944</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1544</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_2</port_name>
				<state>2</state>
				<source_loc>3966</source_loc>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>r_bias_data</port_name>
				<state>2</state>
				<source_loc>3945</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1544</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_2</port_name>
				<state>2</state>
				<source_loc>3966</source_loc>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_separate_bias</thread>
		<timing_path>
			<name>_separate_bias_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>bias_mux_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1544</delay>
				<instance_name>bias_add_N_Mux_16_3_6_1_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>bias_add_N_Mux_16_2_4_1_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_0</port_name>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>r_bias_data</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1544</delay>
				<instance_name>bias_add_N_Mux_16_3_6_1_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>bias_add_N_Mux_16_2_4_1_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_0</port_name>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>r_bias_data</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1544</delay>
				<instance_name>bias_add_N_Mux_16_3_6_1_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>bias_add_N_Mux_16_2_4_1_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_0</port_name>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>r_bias_data</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1544</delay>
				<instance_name>bias_add_N_Mux_16_3_6_1_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>bias_add_N_Mux_16_2_4_1_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_0</port_name>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>bias_mux_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1544</delay>
				<instance_name>bias_add_N_Mux_16_3_6_1_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>bias_add_N_Mux_16_2_4_1_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_1</port_name>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>r_bias_data</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1544</delay>
				<instance_name>bias_add_N_Mux_16_3_6_1_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>bias_add_N_Mux_16_2_4_1_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_1</port_name>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>r_bias_data</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1544</delay>
				<instance_name>bias_add_N_Mux_16_3_6_1_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>bias_add_N_Mux_16_2_4_1_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_1</port_name>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>r_bias_data</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1544</delay>
				<instance_name>bias_add_N_Mux_16_3_6_1_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>bias_add_N_Mux_16_2_4_1_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_1</port_name>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>bias_mux_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1544</delay>
				<instance_name>bias_add_N_Mux_16_3_6_1_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>bias_add_N_Mux_16_2_4_1_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_2</port_name>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_separate_bias_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_separate_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>r_bias_data</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1544</delay>
				<instance_name>bias_add_N_Mux_16_3_6_1_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>bias_add_N_Mux_16_2_4_1_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>separated_bias_data_2</port_name>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_separate_bias</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_separate_bias</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2514</source_loc>
		<loop>
			<id>18</id>
			<thread>_separate_bias</thread>
			<source_path>bias_add.h</source_path>
			<source_line>61</source_line>
			<source_loc>1912</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_separate_bias</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>18</id>
			<thread>_separate_bias</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1815</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3994</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>1924,4184</sub_loc>
	</source_loc>
	<source_loc>
		<id>3995</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>824,3994</sub_loc>
	</source_loc>
	<source_loc>
		<id>3275</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4005,4184</sub_loc>
	</source_loc>
	<source_loc>
		<id>3996</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>1924,4026</sub_loc>
	</source_loc>
	<source_loc>
		<id>3997</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>824,3996</sub_loc>
	</source_loc>
	<source_loc>
		<id>3276</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4006,4026</sub_loc>
	</source_loc>
	<source_loc>
		<id>3998</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>1924,4046</sub_loc>
	</source_loc>
	<source_loc>
		<id>3999</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>824,3998</sub_loc>
	</source_loc>
	<source_loc>
		<id>3278</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4007,4046</sub_loc>
	</source_loc>
	<source_loc>
		<id>4000</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>1924,4066</sub_loc>
	</source_loc>
	<source_loc>
		<id>4001</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>824,4000</sub_loc>
	</source_loc>
	<source_loc>
		<id>3279</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4008,4066</sub_loc>
	</source_loc>
	<source_loc>
		<id>4002</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>1924,4086</sub_loc>
	</source_loc>
	<source_loc>
		<id>4003</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>824,4002</sub_loc>
	</source_loc>
	<source_loc>
		<id>3280</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4009,4086</sub_loc>
	</source_loc>
	<source_loc>
		<id>4004</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>1924,4106</sub_loc>
	</source_loc>
	<source_loc>
		<id>4022</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>824,4004</sub_loc>
	</source_loc>
	<source_loc>
		<id>3281</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4010,4106</sub_loc>
	</source_loc>
	<source_loc>
		<id>4023</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>1924,4126</sub_loc>
	</source_loc>
	<source_loc>
		<id>4024</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>824,4023</sub_loc>
	</source_loc>
	<source_loc>
		<id>3282</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4011,4126</sub_loc>
	</source_loc>
	<source_loc>
		<id>4025</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>1924,4146</sub_loc>
	</source_loc>
	<source_loc>
		<id>4027</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>824,4025</sub_loc>
	</source_loc>
	<source_loc>
		<id>3284</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4012,4146</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>_bias</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_bias</thread>
		<value>16</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_bias</thread>
		<value>16</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_bias</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_bias</thread>
	</pm_ops>
	<sched_ops>
		<thread>_bias</thread>
		<io_op>
			<id>4037</id>
			<source_loc>3995</source_loc>
			<order>1</order>
			<sig_name>separated_bias_data_0</sig_name>
			<label>separated_bias_data_0:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>186</id>
				<op_kind>input</op_kind>
				<object>separated_bias_data_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4038</id>
			<source_loc>3275</source_loc>
			<order>2</order>
			<sig_name>bias_to_int16_0</sig_name>
			<label>bias_to_int16[0]:bias_to_int16_0:write</label>
			<datatype W="16">sc_int</datatype>
			<output_write/>
			<op>
				<id>187</id>
				<op_kind>output</op_kind>
				<object>bias_to_int16_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4039</id>
			<source_loc>3997</source_loc>
			<order>3</order>
			<sig_name>separated_bias_data_1</sig_name>
			<label>separated_bias_data_1:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>188</id>
				<op_kind>input</op_kind>
				<object>separated_bias_data_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4040</id>
			<source_loc>3276</source_loc>
			<order>4</order>
			<sig_name>bias_to_int16_1</sig_name>
			<label>bias_to_int16[1]:bias_to_int16_1:write</label>
			<datatype W="16">sc_int</datatype>
			<output_write/>
			<op>
				<id>189</id>
				<op_kind>output</op_kind>
				<object>bias_to_int16_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4042</id>
			<source_loc>3999</source_loc>
			<order>5</order>
			<sig_name>separated_bias_data_2</sig_name>
			<label>separated_bias_data_2:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>190</id>
				<op_kind>input</op_kind>
				<object>separated_bias_data_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4043</id>
			<source_loc>3278</source_loc>
			<order>6</order>
			<sig_name>bias_to_int16_2</sig_name>
			<label>bias_to_int16[2]:bias_to_int16_2:write</label>
			<datatype W="16">sc_int</datatype>
			<output_write/>
			<op>
				<id>191</id>
				<op_kind>output</op_kind>
				<object>bias_to_int16_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4044</id>
			<source_loc>4001</source_loc>
			<order>7</order>
			<sig_name>separated_bias_data_3</sig_name>
			<label>separated_bias_data_3:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>192</id>
				<op_kind>input</op_kind>
				<object>separated_bias_data_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4045</id>
			<source_loc>3279</source_loc>
			<order>8</order>
			<sig_name>bias_to_int16_3</sig_name>
			<label>bias_to_int16[3]:bias_to_int16_3:write</label>
			<datatype W="16">sc_int</datatype>
			<output_write/>
			<op>
				<id>193</id>
				<op_kind>output</op_kind>
				<object>bias_to_int16_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4047</id>
			<source_loc>4003</source_loc>
			<order>9</order>
			<sig_name>separated_bias_data_4</sig_name>
			<label>separated_bias_data_4:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>194</id>
				<op_kind>input</op_kind>
				<object>separated_bias_data_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4048</id>
			<source_loc>3280</source_loc>
			<order>10</order>
			<sig_name>bias_to_int16_4</sig_name>
			<label>bias_to_int16[4]:bias_to_int16_4:write</label>
			<datatype W="16">sc_int</datatype>
			<output_write/>
			<op>
				<id>195</id>
				<op_kind>output</op_kind>
				<object>bias_to_int16_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4049</id>
			<source_loc>4022</source_loc>
			<order>11</order>
			<sig_name>separated_bias_data_5</sig_name>
			<label>separated_bias_data_5:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>196</id>
				<op_kind>input</op_kind>
				<object>separated_bias_data_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4051</id>
			<source_loc>3281</source_loc>
			<order>12</order>
			<sig_name>bias_to_int16_5</sig_name>
			<label>bias_to_int16[5]:bias_to_int16_5:write</label>
			<datatype W="16">sc_int</datatype>
			<output_write/>
			<op>
				<id>197</id>
				<op_kind>output</op_kind>
				<object>bias_to_int16_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4052</id>
			<source_loc>4024</source_loc>
			<order>13</order>
			<sig_name>separated_bias_data_6</sig_name>
			<label>separated_bias_data_6:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>198</id>
				<op_kind>input</op_kind>
				<object>separated_bias_data_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4053</id>
			<source_loc>3282</source_loc>
			<order>14</order>
			<sig_name>bias_to_int16_6</sig_name>
			<label>bias_to_int16[6]:bias_to_int16_6:write</label>
			<datatype W="16">sc_int</datatype>
			<output_write/>
			<op>
				<id>199</id>
				<op_kind>output</op_kind>
				<object>bias_to_int16_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4054</id>
			<source_loc>4027</source_loc>
			<order>15</order>
			<sig_name>separated_bias_data_7</sig_name>
			<label>separated_bias_data_7:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>200</id>
				<op_kind>input</op_kind>
				<object>separated_bias_data_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4055</id>
			<source_loc>3284</source_loc>
			<order>16</order>
			<sig_name>bias_to_int16_7</sig_name>
			<label>bias_to_int16[7]:bias_to_int16_7:write</label>
			<datatype W="16">sc_int</datatype>
			<output_write/>
			<op>
				<id>201</id>
				<op_kind>output</op_kind>
				<object>bias_to_int16_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3939000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>_bias</thread>
	</cdfg>
	<timing_paths>
		<thread>_bias</thread>
		<timing_path>
			<name>_bias_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_7</port_name>
				<state>2</state>
				<source_loc>4054</source_loc>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_6</port_name>
				<state>2</state>
				<source_loc>4052</source_loc>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_5</port_name>
				<state>2</state>
				<source_loc>4049</source_loc>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_4</port_name>
				<state>2</state>
				<source_loc>4047</source_loc>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_3</port_name>
				<state>2</state>
				<source_loc>4044</source_loc>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_2</port_name>
				<state>2</state>
				<source_loc>4042</source_loc>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_1</port_name>
				<state>2</state>
				<source_loc>4039</source_loc>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_0</port_name>
				<state>2</state>
				<source_loc>4037</source_loc>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3284</delay>
				<port_name>separated_bias_data_7</port_name>
				<state>2</state>
				<source_loc>4054</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_to_int16_7</port_name>
				<state>2</state>
				<source_loc>4055</source_loc>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_bias_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3284</delay>
				<port_name>separated_bias_data_6</port_name>
				<state>2</state>
				<source_loc>4052</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_to_int16_6</port_name>
				<state>2</state>
				<source_loc>4053</source_loc>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_bias</thread>
		<timing_path>
			<name>_bias_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_7</port_name>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_6</port_name>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_5</port_name>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_4</port_name>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_3</port_name>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_2</port_name>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_1</port_name>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.9716</delay>
				<port_name>separated_bias_data_0</port_name>
			</path_node>
			<delay>1.9716</delay>
		</timing_path>
		<timing_path>
			<name>_bias_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3284</delay>
				<port_name>separated_bias_data_7</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_to_int16_7</port_name>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
		<timing_path>
			<name>_bias_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bias</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3284</delay>
				<port_name>separated_bias_data_6</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bias_to_int16_6</port_name>
			</path_node>
			<delay>0.3939</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_bias</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_bias</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2514</source_loc>
		<loop>
			<id>16</id>
			<thread>_bias</thread>
			<source_path>bias_add.h</source_path>
			<source_line>105</source_line>
			<source_loc>1929</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_bias</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>16</id>
			<thread>_bias</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1914</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3229</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3452,3616</sub_loc>
	</source_loc>
	<source_loc>
		<id>3230</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3453,3474</sub_loc>
	</source_loc>
	<source_loc>
		<id>3231</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3454,3492</sub_loc>
	</source_loc>
	<source_loc>
		<id>3232</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3455,3510</sub_loc>
	</source_loc>
	<source_loc>
		<id>3233</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3456,3528</sub_loc>
	</source_loc>
	<source_loc>
		<id>3234</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3457,3546</sub_loc>
	</source_loc>
	<source_loc>
		<id>3235</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3458,3564</sub_loc>
	</source_loc>
	<source_loc>
		<id>3237</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3459,3582</sub_loc>
	</source_loc>
	<source_loc>
		<id>3212</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>707,1948</sub_loc>
	</source_loc>
	<source_loc>
		<id>3213</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4013,3832</sub_loc>
	</source_loc>
	<source_loc>
		<id>3214</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4005,3830</sub_loc>
	</source_loc>
	<source_loc>
		<id>3238</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3452,3825</sub_loc>
	</source_loc>
	<source_loc>
		<id>2928</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3821,1987</sub_loc>
	</source_loc>
	<source_loc>
		<id>4065</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3238,2928</sub_loc>
	</source_loc>
	<source_loc>
		<id>4067</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9558</opcode>
		<sub_loc>3238,2928</sub_loc>
	</source_loc>
	<source_loc>
		<id>3215</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4014,3642</sub_loc>
	</source_loc>
	<source_loc>
		<id>3216</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4006,3640</sub_loc>
	</source_loc>
	<source_loc>
		<id>3239</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3453,3635</sub_loc>
	</source_loc>
	<source_loc>
		<id>2865</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3629,1987</sub_loc>
	</source_loc>
	<source_loc>
		<id>4068</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3239,2865</sub_loc>
	</source_loc>
	<source_loc>
		<id>4069</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9559</opcode>
		<sub_loc>3239,2865</sub_loc>
	</source_loc>
	<source_loc>
		<id>3217</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4015,3666</sub_loc>
	</source_loc>
	<source_loc>
		<id>3218</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4007,3664</sub_loc>
	</source_loc>
	<source_loc>
		<id>3241</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3454,3659</sub_loc>
	</source_loc>
	<source_loc>
		<id>2874</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3653,1987</sub_loc>
	</source_loc>
	<source_loc>
		<id>4071</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3241,2874</sub_loc>
	</source_loc>
	<source_loc>
		<id>4072</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9560</opcode>
		<sub_loc>3241,2874</sub_loc>
	</source_loc>
	<source_loc>
		<id>3219</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4016,3690</sub_loc>
	</source_loc>
	<source_loc>
		<id>3220</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4008,3688</sub_loc>
	</source_loc>
	<source_loc>
		<id>3242</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3455,3683</sub_loc>
	</source_loc>
	<source_loc>
		<id>2890</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3677,1987</sub_loc>
	</source_loc>
	<source_loc>
		<id>4073</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3242,2890</sub_loc>
	</source_loc>
	<source_loc>
		<id>4074</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9561</opcode>
		<sub_loc>3242,2890</sub_loc>
	</source_loc>
	<source_loc>
		<id>3221</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4017,3714</sub_loc>
	</source_loc>
	<source_loc>
		<id>3222</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4009,3712</sub_loc>
	</source_loc>
	<source_loc>
		<id>3243</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3456,3707</sub_loc>
	</source_loc>
	<source_loc>
		<id>2898</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3701,1987</sub_loc>
	</source_loc>
	<source_loc>
		<id>4075</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3243,2898</sub_loc>
	</source_loc>
	<source_loc>
		<id>4076</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9562</opcode>
		<sub_loc>3243,2898</sub_loc>
	</source_loc>
	<source_loc>
		<id>3223</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4018,3738</sub_loc>
	</source_loc>
	<source_loc>
		<id>3224</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4010,3736</sub_loc>
	</source_loc>
	<source_loc>
		<id>3245</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3457,3731</sub_loc>
	</source_loc>
	<source_loc>
		<id>2904</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3725,1987</sub_loc>
	</source_loc>
	<source_loc>
		<id>4077</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3245,2904</sub_loc>
	</source_loc>
	<source_loc>
		<id>4078</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9563</opcode>
		<sub_loc>3245,2904</sub_loc>
	</source_loc>
	<source_loc>
		<id>3225</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4019,3762</sub_loc>
	</source_loc>
	<source_loc>
		<id>3226</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4011,3760</sub_loc>
	</source_loc>
	<source_loc>
		<id>3246</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3458,3755</sub_loc>
	</source_loc>
	<source_loc>
		<id>2913</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3749,1987</sub_loc>
	</source_loc>
	<source_loc>
		<id>4079</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3246,2913</sub_loc>
	</source_loc>
	<source_loc>
		<id>4080</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9564</opcode>
		<sub_loc>3246,2913</sub_loc>
	</source_loc>
	<source_loc>
		<id>3227</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4020,3786</sub_loc>
	</source_loc>
	<source_loc>
		<id>3228</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4012,3784</sub_loc>
	</source_loc>
	<source_loc>
		<id>3247</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3459,3779</sub_loc>
	</source_loc>
	<source_loc>
		<id>2920</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3773,1987</sub_loc>
	</source_loc>
	<source_loc>
		<id>4082</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3247,2920</sub_loc>
	</source_loc>
	<source_loc>
		<id>4083</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9565</opcode>
		<sub_loc>3247,2920</sub_loc>
	</source_loc>
	<source_loc>
		<id>3248</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3452,3992</sub_loc>
	</source_loc>
	<source_loc>
		<id>3249</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3453,3850</sub_loc>
	</source_loc>
	<source_loc>
		<id>3250</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3454,3868</sub_loc>
	</source_loc>
	<source_loc>
		<id>3251</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3455,3886</sub_loc>
	</source_loc>
	<source_loc>
		<id>3252</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3456,3904</sub_loc>
	</source_loc>
	<source_loc>
		<id>3253</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3457,3922</sub_loc>
	</source_loc>
	<source_loc>
		<id>3254</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3458,3940</sub_loc>
	</source_loc>
	<source_loc>
		<id>3255</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3459,3958</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>_add</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_add</thread>
		<value>50</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_add</thread>
		<value>41</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_add</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>8</res_id>
		<opcode>9</opcode>
		<latency>0</latency>
		<delay>1.1734</delay>
		<module_name>bias_add_Add_32Ux16S_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>287.9640</unit_area>
		<comb_area>287.9640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_add</thread>
		<op>
			<id>4143</id>
			<opcode>9</opcode>
			<source_loc>3828</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4161</id>
			<opcode>18</opcode>
			<source_loc>3828</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4145</id>
			<opcode>9</opcode>
			<source_loc>3638</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4162</id>
			<opcode>18</opcode>
			<source_loc>3638</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4148</id>
			<opcode>9</opcode>
			<source_loc>3662</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4163</id>
			<opcode>18</opcode>
			<source_loc>3662</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4151</id>
			<opcode>9</opcode>
			<source_loc>3686</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4164</id>
			<opcode>18</opcode>
			<source_loc>3686</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4153</id>
			<opcode>9</opcode>
			<source_loc>3710</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4165</id>
			<opcode>18</opcode>
			<source_loc>3710</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4155</id>
			<opcode>9</opcode>
			<source_loc>3734</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4166</id>
			<opcode>18</opcode>
			<source_loc>3734</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4157</id>
			<opcode>9</opcode>
			<source_loc>3758</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4167</id>
			<opcode>18</opcode>
			<source_loc>3758</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4159</id>
			<opcode>9</opcode>
			<source_loc>3782</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4168</id>
			<opcode>18</opcode>
			<source_loc>3782</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_add</thread>
		<io_op>
			<id>4084</id>
			<source_loc>3229</source_loc>
			<order>1</order>
			<sig_name>add_result_0</sig_name>
			<label>add_result_0:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>202</id>
				<op_kind>output</op_kind>
				<object>add_result_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4085</id>
			<source_loc>3230</source_loc>
			<order>2</order>
			<sig_name>add_result_1</sig_name>
			<label>add_result_1:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>203</id>
				<op_kind>output</op_kind>
				<object>add_result_1</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4087</id>
			<source_loc>3231</source_loc>
			<order>3</order>
			<sig_name>add_result_2</sig_name>
			<label>add_result_2:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>204</id>
				<op_kind>output</op_kind>
				<object>add_result_2</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4088</id>
			<source_loc>3232</source_loc>
			<order>4</order>
			<sig_name>add_result_3</sig_name>
			<label>add_result_3:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>205</id>
				<op_kind>output</op_kind>
				<object>add_result_3</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4089</id>
			<source_loc>3233</source_loc>
			<order>5</order>
			<sig_name>add_result_4</sig_name>
			<label>add_result_4:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>206</id>
				<op_kind>output</op_kind>
				<object>add_result_4</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4091</id>
			<source_loc>3234</source_loc>
			<order>6</order>
			<sig_name>add_result_5</sig_name>
			<label>add_result_5:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>207</id>
				<op_kind>output</op_kind>
				<object>add_result_5</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4092</id>
			<source_loc>3235</source_loc>
			<order>7</order>
			<sig_name>add_result_6</sig_name>
			<label>add_result_6:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>208</id>
				<op_kind>output</op_kind>
				<object>add_result_6</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4093</id>
			<source_loc>3237</source_loc>
			<order>8</order>
			<sig_name>add_result_7</sig_name>
			<label>add_result_7:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>209</id>
				<op_kind>output</op_kind>
				<object>add_result_7</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4094</id>
			<source_loc>3212</source_loc>
			<order>9</order>
			<sig_name>enable</sig_name>
			<label>enable:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>210</id>
				<op_kind>input</op_kind>
				<object>enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4096</id>
			<source_loc>3213</source_loc>
			<order>10</order>
			<sig_name>r_src_0</sig_name>
			<label>r_src[0].[0]:r_src_0:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>212</id>
				<op_kind>input</op_kind>
				<object>r_src_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4097</id>
			<source_loc>3214</source_loc>
			<order>11</order>
			<sig_name>bias_to_int16_0</sig_name>
			<label>bias_to_int16[0].[0]:bias_to_int16_0:read</label>
			<datatype W="16">sc_int</datatype>
			<input_read/>
			<op>
				<id>213</id>
				<op_kind>input</op_kind>
				<object>bias_to_int16_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4100</id>
			<source_loc>3215</source_loc>
			<order>12</order>
			<sig_name>r_src_1</sig_name>
			<label>r_src[1].[1]:r_src_1:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>216</id>
				<op_kind>input</op_kind>
				<object>r_src_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4102</id>
			<source_loc>3216</source_loc>
			<order>13</order>
			<sig_name>bias_to_int16_1</sig_name>
			<label>bias_to_int16[1].[1]:bias_to_int16_1:read</label>
			<datatype W="16">sc_int</datatype>
			<input_read/>
			<op>
				<id>217</id>
				<op_kind>input</op_kind>
				<object>bias_to_int16_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4105</id>
			<source_loc>3217</source_loc>
			<order>14</order>
			<sig_name>r_src_2</sig_name>
			<label>r_src[2].[2]:r_src_2:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>220</id>
				<op_kind>input</op_kind>
				<object>r_src_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4107</id>
			<source_loc>3218</source_loc>
			<order>15</order>
			<sig_name>bias_to_int16_2</sig_name>
			<label>bias_to_int16[2].[2]:bias_to_int16_2:read</label>
			<datatype W="16">sc_int</datatype>
			<input_read/>
			<op>
				<id>221</id>
				<op_kind>input</op_kind>
				<object>bias_to_int16_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4111</id>
			<source_loc>3219</source_loc>
			<order>16</order>
			<sig_name>r_src_3</sig_name>
			<label>r_src[3].[3]:r_src_3:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>224</id>
				<op_kind>input</op_kind>
				<object>r_src_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4112</id>
			<source_loc>3220</source_loc>
			<order>17</order>
			<sig_name>bias_to_int16_3</sig_name>
			<label>bias_to_int16[3].[3]:bias_to_int16_3:read</label>
			<datatype W="16">sc_int</datatype>
			<input_read/>
			<op>
				<id>225</id>
				<op_kind>input</op_kind>
				<object>bias_to_int16_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4115</id>
			<source_loc>3221</source_loc>
			<order>18</order>
			<sig_name>r_src_4</sig_name>
			<label>r_src[4].[4]:r_src_4:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>228</id>
				<op_kind>input</op_kind>
				<object>r_src_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4116</id>
			<source_loc>3222</source_loc>
			<order>19</order>
			<sig_name>bias_to_int16_4</sig_name>
			<label>bias_to_int16[4].[4]:bias_to_int16_4:read</label>
			<datatype W="16">sc_int</datatype>
			<input_read/>
			<op>
				<id>229</id>
				<op_kind>input</op_kind>
				<object>bias_to_int16_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4119</id>
			<source_loc>3223</source_loc>
			<order>20</order>
			<sig_name>r_src_5</sig_name>
			<label>r_src[5].[5]:r_src_5:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>232</id>
				<op_kind>input</op_kind>
				<object>r_src_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4120</id>
			<source_loc>3224</source_loc>
			<order>21</order>
			<sig_name>bias_to_int16_5</sig_name>
			<label>bias_to_int16[5].[5]:bias_to_int16_5:read</label>
			<datatype W="16">sc_int</datatype>
			<input_read/>
			<op>
				<id>233</id>
				<op_kind>input</op_kind>
				<object>bias_to_int16_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4124</id>
			<source_loc>3225</source_loc>
			<order>22</order>
			<sig_name>r_src_6</sig_name>
			<label>r_src[6].[6]:r_src_6:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>236</id>
				<op_kind>input</op_kind>
				<object>r_src_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4125</id>
			<source_loc>3226</source_loc>
			<order>23</order>
			<sig_name>bias_to_int16_6</sig_name>
			<label>bias_to_int16[6].[6]:bias_to_int16_6:read</label>
			<datatype W="16">sc_int</datatype>
			<input_read/>
			<op>
				<id>237</id>
				<op_kind>input</op_kind>
				<object>bias_to_int16_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4129</id>
			<source_loc>3227</source_loc>
			<order>24</order>
			<sig_name>r_src_7</sig_name>
			<label>r_src[7].[7]:r_src_7:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>240</id>
				<op_kind>input</op_kind>
				<object>r_src_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4131</id>
			<source_loc>3228</source_loc>
			<order>25</order>
			<sig_name>bias_to_int16_7</sig_name>
			<label>bias_to_int16[7].[7]:bias_to_int16_7:read</label>
			<datatype W="16">sc_int</datatype>
			<input_read/>
			<op>
				<id>241</id>
				<op_kind>input</op_kind>
				<object>bias_to_int16_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3284000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4098</id>
			<source_loc>3525</source_loc>
			<order>26</order>
			<instance_name>bias_add_Add_32Ux16S_32S_4_21</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>214</id>
				<op_kind>add</op_kind>
				<in_widths>32 16</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7282000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4099</id>
			<source_loc>4067</source_loc>
			<order>27</order>
			<sig_name>add_result_0</sig_name>
			<label>add_result_0:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>215</id>
				<op_kind>output</op_kind>
				<object>add_result_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7937000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4103</id>
			<source_loc>3526</source_loc>
			<order>28</order>
			<instance_name>bias_add_Add_32Ux16S_32S_4_22</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>218</id>
				<op_kind>add</op_kind>
				<in_widths>32 16</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7282000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4104</id>
			<source_loc>4069</source_loc>
			<order>29</order>
			<sig_name>add_result_1</sig_name>
			<label>add_result_1:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>219</id>
				<op_kind>output</op_kind>
				<object>add_result_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7937000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4108</id>
			<source_loc>3527</source_loc>
			<order>30</order>
			<instance_name>bias_add_Add_32Ux16S_32S_4_23</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>222</id>
				<op_kind>add</op_kind>
				<in_widths>32 16</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7282000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4109</id>
			<source_loc>4072</source_loc>
			<order>31</order>
			<sig_name>add_result_2</sig_name>
			<label>add_result_2:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>223</id>
				<op_kind>output</op_kind>
				<object>add_result_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7937000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4113</id>
			<source_loc>3529</source_loc>
			<order>32</order>
			<instance_name>bias_add_Add_32Ux16S_32S_4_24</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>226</id>
				<op_kind>add</op_kind>
				<in_widths>32 16</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7282000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4114</id>
			<source_loc>4074</source_loc>
			<order>33</order>
			<sig_name>add_result_3</sig_name>
			<label>add_result_3:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>227</id>
				<op_kind>output</op_kind>
				<object>add_result_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7937000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4117</id>
			<source_loc>3530</source_loc>
			<order>34</order>
			<instance_name>bias_add_Add_32Ux16S_32S_4_25</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>230</id>
				<op_kind>add</op_kind>
				<in_widths>32 16</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7282000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4118</id>
			<source_loc>4076</source_loc>
			<order>35</order>
			<sig_name>add_result_4</sig_name>
			<label>add_result_4:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>231</id>
				<op_kind>output</op_kind>
				<object>add_result_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7937000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4122</id>
			<source_loc>3531</source_loc>
			<order>36</order>
			<instance_name>bias_add_Add_32Ux16S_32S_4_26</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>234</id>
				<op_kind>add</op_kind>
				<in_widths>32 16</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7282000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4123</id>
			<source_loc>4078</source_loc>
			<order>37</order>
			<sig_name>add_result_5</sig_name>
			<label>add_result_5:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>235</id>
				<op_kind>output</op_kind>
				<object>add_result_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7937000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4127</id>
			<source_loc>3532</source_loc>
			<order>38</order>
			<instance_name>bias_add_Add_32Ux16S_32S_4_27</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>238</id>
				<op_kind>add</op_kind>
				<in_widths>32 16</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7282000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4128</id>
			<source_loc>4080</source_loc>
			<order>39</order>
			<sig_name>add_result_6</sig_name>
			<label>add_result_6:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>239</id>
				<op_kind>output</op_kind>
				<object>add_result_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7937000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4132</id>
			<source_loc>3533</source_loc>
			<order>40</order>
			<instance_name>bias_add_Add_32Ux16S_32S_4_28</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>242</id>
				<op_kind>add</op_kind>
				<in_widths>32 16</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7282000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4133</id>
			<source_loc>4083</source_loc>
			<order>41</order>
			<sig_name>add_result_7</sig_name>
			<label>add_result_7:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>243</id>
				<op_kind>output</op_kind>
				<object>add_result_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7937000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4134</id>
			<source_loc>3248</source_loc>
			<order>42</order>
			<sig_name>add_result_0</sig_name>
			<label>add_result_0:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>244</id>
				<op_kind>output</op_kind>
				<object>add_result_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4135</id>
			<source_loc>3249</source_loc>
			<order>43</order>
			<sig_name>add_result_1</sig_name>
			<label>add_result_1:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>245</id>
				<op_kind>output</op_kind>
				<object>add_result_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4136</id>
			<source_loc>3250</source_loc>
			<order>44</order>
			<sig_name>add_result_2</sig_name>
			<label>add_result_2:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>246</id>
				<op_kind>output</op_kind>
				<object>add_result_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4137</id>
			<source_loc>3251</source_loc>
			<order>45</order>
			<sig_name>add_result_3</sig_name>
			<label>add_result_3:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>247</id>
				<op_kind>output</op_kind>
				<object>add_result_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4138</id>
			<source_loc>3252</source_loc>
			<order>46</order>
			<sig_name>add_result_4</sig_name>
			<label>add_result_4:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>248</id>
				<op_kind>output</op_kind>
				<object>add_result_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4139</id>
			<source_loc>3253</source_loc>
			<order>47</order>
			<sig_name>add_result_5</sig_name>
			<label>add_result_5:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>249</id>
				<op_kind>output</op_kind>
				<object>add_result_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4140</id>
			<source_loc>3254</source_loc>
			<order>48</order>
			<sig_name>add_result_6</sig_name>
			<label>add_result_6:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>250</id>
				<op_kind>output</op_kind>
				<object>add_result_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4142</id>
			<source_loc>3255</source_loc>
			<order>49</order>
			<sig_name>add_result_7</sig_name>
			<label>add_result_7:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>251</id>
				<op_kind>output</op_kind>
				<object>add_result_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0678000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>4095</id>
			<source_loc>2812</source_loc>
			<order>50</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>211</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>_add</thread>
	</cdfg>
	<timing_paths>
		<thread>_add</thread>
		<timing_path>
			<name>_add_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_7</port_name>
				<state>4</state>
				<source_loc>4129</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_6</port_name>
				<state>4</state>
				<source_loc>4124</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_5</port_name>
				<state>4</state>
				<source_loc>4119</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_4</port_name>
				<state>4</state>
				<source_loc>4115</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_3</port_name>
				<state>4</state>
				<source_loc>4111</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_2</port_name>
				<state>4</state>
				<source_loc>4105</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_1</port_name>
				<state>4</state>
				<source_loc>4100</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_0</port_name>
				<state>4</state>
				<source_loc>4096</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_7</port_name>
				<state>5</state>
				<source_loc>4142</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_add_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_6</port_name>
				<state>5</state>
				<source_loc>4140</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_add</thread>
		<timing_path>
			<name>_add_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_7</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_6</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_5</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_4</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_3</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_2</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_1</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>r_src_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_add_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_7</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_add_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_add</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>add_result_6</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_add</thread>
		<reg_op>
			<id>4178</id>
			<source_loc>4084</source_loc>
			<name>add_result_0</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>add_result_0</instance_name>
			<op>
				<id>202</id>
				<op_kind>reg</op_kind>
				<object>add_result_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4179</id>
			<source_loc>4099</source_loc>
			<name>add_result_0</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_0</instance_name>
			<op>
				<id>215</id>
				<op_kind>reg</op_kind>
				<object>add_result_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4180</id>
			<source_loc>4134</source_loc>
			<name>add_result_0</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_0</instance_name>
			<op>
				<id>244</id>
				<op_kind>reg</op_kind>
				<object>add_result_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4183</id>
			<source_loc>4085</source_loc>
			<name>add_result_1</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>add_result_1</instance_name>
			<op>
				<id>203</id>
				<op_kind>reg</op_kind>
				<object>add_result_1</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4185</id>
			<source_loc>4104</source_loc>
			<name>add_result_1</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_1</instance_name>
			<op>
				<id>219</id>
				<op_kind>reg</op_kind>
				<object>add_result_1</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4186</id>
			<source_loc>4135</source_loc>
			<name>add_result_1</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_1</instance_name>
			<op>
				<id>245</id>
				<op_kind>reg</op_kind>
				<object>add_result_1</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4189</id>
			<source_loc>4087</source_loc>
			<name>add_result_2</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>add_result_2</instance_name>
			<op>
				<id>204</id>
				<op_kind>reg</op_kind>
				<object>add_result_2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4190</id>
			<source_loc>4109</source_loc>
			<name>add_result_2</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_2</instance_name>
			<op>
				<id>223</id>
				<op_kind>reg</op_kind>
				<object>add_result_2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4191</id>
			<source_loc>4136</source_loc>
			<name>add_result_2</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_2</instance_name>
			<op>
				<id>246</id>
				<op_kind>reg</op_kind>
				<object>add_result_2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4193</id>
			<source_loc>4088</source_loc>
			<name>add_result_3</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>add_result_3</instance_name>
			<op>
				<id>205</id>
				<op_kind>reg</op_kind>
				<object>add_result_3</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4194</id>
			<source_loc>4114</source_loc>
			<name>add_result_3</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_3</instance_name>
			<op>
				<id>227</id>
				<op_kind>reg</op_kind>
				<object>add_result_3</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4195</id>
			<source_loc>4137</source_loc>
			<name>add_result_3</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_3</instance_name>
			<op>
				<id>247</id>
				<op_kind>reg</op_kind>
				<object>add_result_3</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4197</id>
			<source_loc>4089</source_loc>
			<name>add_result_4</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>add_result_4</instance_name>
			<op>
				<id>206</id>
				<op_kind>reg</op_kind>
				<object>add_result_4</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4198</id>
			<source_loc>4118</source_loc>
			<name>add_result_4</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_4</instance_name>
			<op>
				<id>231</id>
				<op_kind>reg</op_kind>
				<object>add_result_4</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4199</id>
			<source_loc>4138</source_loc>
			<name>add_result_4</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_4</instance_name>
			<op>
				<id>248</id>
				<op_kind>reg</op_kind>
				<object>add_result_4</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4201</id>
			<source_loc>4091</source_loc>
			<name>add_result_5</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>add_result_5</instance_name>
			<op>
				<id>207</id>
				<op_kind>reg</op_kind>
				<object>add_result_5</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4202</id>
			<source_loc>4123</source_loc>
			<name>add_result_5</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_5</instance_name>
			<op>
				<id>235</id>
				<op_kind>reg</op_kind>
				<object>add_result_5</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4203</id>
			<source_loc>4139</source_loc>
			<name>add_result_5</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_5</instance_name>
			<op>
				<id>249</id>
				<op_kind>reg</op_kind>
				<object>add_result_5</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4205</id>
			<source_loc>4092</source_loc>
			<name>add_result_6</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>add_result_6</instance_name>
			<op>
				<id>208</id>
				<op_kind>reg</op_kind>
				<object>add_result_6</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4206</id>
			<source_loc>4128</source_loc>
			<name>add_result_6</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_6</instance_name>
			<op>
				<id>239</id>
				<op_kind>reg</op_kind>
				<object>add_result_6</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4207</id>
			<source_loc>4140</source_loc>
			<name>add_result_6</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_6</instance_name>
			<op>
				<id>250</id>
				<op_kind>reg</op_kind>
				<object>add_result_6</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4229</id>
			<source_loc>4093</source_loc>
			<name>add_result_7</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>add_result_7</instance_name>
			<op>
				<id>209</id>
				<op_kind>reg</op_kind>
				<object>add_result_7</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4230</id>
			<source_loc>4133</source_loc>
			<name>add_result_7</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_7</instance_name>
			<op>
				<id>243</id>
				<op_kind>reg</op_kind>
				<object>add_result_7</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4231</id>
			<source_loc>4142</source_loc>
			<name>add_result_7</name>
			<datatype W="32">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>add_result_7</instance_name>
			<op>
				<id>251</id>
				<op_kind>reg</op_kind>
				<object>add_result_7</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_add</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2514</source_loc>
		<loop>
			<id>13</id>
			<thread>_add</thread>
			<source_path>bias_add.h</source_path>
			<source_line>113</source_line>
			<source_loc>1988</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_add</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>13</id>
			<thread>_add</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1983</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>dst_valid</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>enable</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>enable</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>src_valid</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src_valid</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>r2_src_valid</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>rstn</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rstn</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dst_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dst_1</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dst_2</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dst_3</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dst_4</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dst_5</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dst_6</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dst_7</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>add_result_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>add_result_1</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>add_result_2</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>add_result_3</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>add_result_4</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>add_result_5</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>add_result_6</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>add_result_7</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>src_0</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src_0</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>src_1</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src_1</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>src_2</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src_2</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>src_3</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src_3</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>src_4</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src_4</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>src_5</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src_5</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>src_6</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src_6</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>src_7</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src_7</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>r_src_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>bias_to_int16_0</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>r_src_1</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>bias_to_int16_1</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>r_src_2</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>bias_to_int16_2</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>r_src_3</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>bias_to_int16_3</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>r_src_4</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>bias_to_int16_4</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>r_src_5</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>bias_to_int16_5</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>r_src_6</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>bias_to_int16_6</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>r_src_7</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>bias_to_int16_7</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>separated_bias_data_0</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>separated_bias_data_1</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>separated_bias_data_2</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>separated_bias_data_3</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>separated_bias_data_4</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>separated_bias_data_5</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>separated_bias_data_6</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>separated_bias_data_7</name>
		<time> 0.328</time>
	</stable_time>
	<stable_time>
		<name>bias_mux_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>r_bias_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>r_src_valid</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>bias_data</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>bias_data</name>
		<time> 0.100</time>
	</input_delay>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 7 threads, 188 ops.</summary>
	</phase_summary>
</tool_log>
