<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Standard for Universal Verification Methodology Language Reference Manual</title>
  <title type="main" format="text/plain">IEEE Standard for Universal Verification Methodology Language Reference Manual</title>
  <uri type="src">https://ieeexplore.ieee.org/document/7932212</uri>
  <docidentifier type="IEEE">IEEE Std 1800.2-2017</docidentifier>
  <docidentifier type="ISBN">978-1-5044-4000-4</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.2017.7932212</docidentifier>
  <docnumber>1800.2-2017</docnumber>
  <date type="updated">
    <on>2017-06-09</on>
  </date>
  <date type="created">
    <on>2017-05-26</on>
  </date>
  <date type="published">
    <on>2017-05-19</on>
  </date>
  <date type="issued">
    <on>2017-02-14</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city/>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">The Universal Verification Methodology (UVM) that can improve interoperability, reduce the cost of using intellectual property (IP) for new projects or electronic design automation (EDA) tools, and make it easier to reuse verification components is provided. Overall, using this standard will lower verification costs and improve design quality throughout the industry. The primary audiences for this standard are the implementors of the UVM base class library, the implementors of tools supporting the UVM base class library, and the users of the UVM base class library.</abstract>
  <abstract format="text/plain" language="en" script="Latn">The Universal Verification Methodology (UVM) that can improve interoperability, reduce the cost of using intellectual property (IP) for new projects or electronic design automation (EDA) tools, and make it easier to reuse verification components is provided. Overall, using this standard will lower verification costs and improve design quality throughout the industry. The primary audiences for this standard are the implementors of the UVM base class library, the implementors of tools supporting the UVM base class library, and the users of the UVM base class library. (The PDF of this standard is available at no cost compliments of the GET IEEE program http://standards.ieee.org/about/get/)</abstract>
  <copyright>
    <from>2017</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <keyword>IEEE Standards</keyword>
  <keyword>Power generation</keyword>
  <keyword>Generators</keyword>
  <keyword>Sequential analysis</keyword>
  <keyword>Formal verifcation</keyword>
  <keyword>agent</keyword>
  <keyword>blocking</keyword>
  <keyword>callback</keyword>
  <keyword>class</keyword>
  <keyword>component</keyword>
  <keyword>consumer</keyword>
  <keyword>driver</keyword>
  <keyword>event</keyword>
  <keyword>export</keyword>
  <keyword>factory</keyword>
  <keyword>function</keyword>
  <keyword>generator</keyword>
  <keyword>IEEE 1800.2(TM)</keyword>
  <keyword>member</keyword>
  <keyword>method</keyword>
  <keyword>monitor</keyword>
  <keyword>non-blocking</keyword>
  <keyword>phase</keyword>
  <keyword>port</keyword>
  <keyword>register</keyword>
  <keyword>resource</keyword>
  <keyword>sequence</keyword>
  <keyword>sequencer</keyword>
  <keyword>transaction level modeling</keyword>
  <keyword>verification methodology</keyword>
</bibdata>