{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651343504093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651343504094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 12:31:43 2022 " "Processing started: Sat Apr 30 12:31:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651343504094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343504094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Experimento -c Experimento " "Command: quartus_map --read_settings_files=on --write_settings_files=off Experimento -c Experimento" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343504094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651343504554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651343504555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorygame.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorygame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryGame " "Found entity 1: MemoryGame" {  } { { "MemoryGame.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/MemoryGame.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651343515202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "SYNC.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/SYNC.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651343515203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividerclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file dividerclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dividerClock " "Found entity 1: dividerClock" {  } { { "dividerClock.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/dividerClock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651343515204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651343515206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatest.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgatest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAtest " "Found entity 1: VGAtest" {  } { { "VGAtest.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/VGAtest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651343515207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515207 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "casilla.sv(15) " "Verilog HDL information at casilla.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "casilla.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/casilla.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651343515209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "casilla.sv 1 1 " "Found 1 design units, including 1 entities, in source file casilla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 casilla " "Found entity 1: casilla" {  } { { "casilla.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/casilla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651343515209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "casillatest.sv 1 1 " "Found 1 design units, including 1 entities, in source file casillatest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 casillaTest " "Found entity 1: casillaTest" {  } { { "casillaTest.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/casillaTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651343515210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move.sv 1 1 " "Found 1 design units, including 1 entities, in source file move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 move " "Found entity 1: move" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651343515212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movetest.sv 1 1 " "Found 1 design units, including 1 entities, in source file movetest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moveTest " "Found entity 1: moveTest" {  } { { "moveTest.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/moveTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651343515214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorygametest.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorygametest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryGameTest " "Found entity 1: memoryGameTest" {  } { { "memoryGameTest.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/memoryGameTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651343515215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515215 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memTurn.sv(7) " "Verilog HDL information at memTurn.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "memTurn.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/memTurn.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651343515216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memturn.sv 1 1 " "Found 1 design units, including 1 entities, in source file memturn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memTurn " "Found entity 1: memTurn" {  } { { "memTurn.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/memTurn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651343515217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turntest.sv 1 1 " "Found 1 design units, including 1 entities, in source file turntest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turnTest " "Found entity 1: turnTest" {  } { { "turnTest.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/turnTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651343515218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emptyc.sv 1 1 " "Found 1 design units, including 1 entities, in source file emptyc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 emptyC " "Found entity 1: emptyC" {  } { { "emptyC.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/emptyC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651343515219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515219 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sync VGA.sv(9) " "Verilog HDL Implicit Net warning at VGA.sv(9): created implicit net for \"sync\"" {  } { { "VGA.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/VGA.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515220 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 VGA.sv(13) " "Verilog HDL Implicit Net warning at VGA.sv(13): created implicit net for \"clk2\"" {  } { { "VGA.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/VGA.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515220 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk VGAtest.sv(13) " "Verilog HDL Implicit Net warning at VGAtest.sv(13): created implicit net for \"clk\"" {  } { { "VGAtest.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/VGAtest.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515220 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 VGAtest.sv(13) " "Verilog HDL Implicit Net warning at VGAtest.sv(13): created implicit net for \"clk2\"" {  } { { "VGAtest.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/VGAtest.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "move " "Elaborating entity \"move\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651343515250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 move.sv(116) " "Verilog HDL assignment warning at move.sv(116): truncated value with size 32 to match size of target (8)" {  } { { "move.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651343515254 "|move"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryGame MemoryGame:game " "Elaborating entity \"MemoryGame\" for hierarchy \"MemoryGame:game\"" {  } { { "move.sv" "game" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "casilla casilla:ca1 " "Elaborating entity \"casilla\" for hierarchy \"casilla:ca1\"" {  } { { "move.sv" "ca1" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emptyC emptyC:eC " "Elaborating entity \"emptyC\" for hierarchy \"emptyC:eC\"" {  } { { "move.sv" "eC" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memTurn memTurn:mt " "Elaborating entity \"memTurn\" for hierarchy \"memTurn:mt\"" {  } { { "move.sv" "mt" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memTurn.sv(18) " "Verilog HDL assignment warning at memTurn.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "memTurn.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/memTurn.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651343515327 "|move|memTurn:mt"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca16 " "Port \"par\" does not exist in macrofunction \"ca16\"" {  } { { "move.sv" "ca16" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 95 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515366 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca15 " "Port \"par\" does not exist in macrofunction \"ca15\"" {  } { { "move.sv" "ca15" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 92 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515367 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca14 " "Port \"par\" does not exist in macrofunction \"ca14\"" {  } { { "move.sv" "ca14" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 89 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515367 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca13 " "Port \"par\" does not exist in macrofunction \"ca13\"" {  } { { "move.sv" "ca13" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 86 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515367 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca12 " "Port \"par\" does not exist in macrofunction \"ca12\"" {  } { { "move.sv" "ca12" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 83 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515367 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca11 " "Port \"par\" does not exist in macrofunction \"ca11\"" {  } { { "move.sv" "ca11" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 80 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515367 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca10 " "Port \"par\" does not exist in macrofunction \"ca10\"" {  } { { "move.sv" "ca10" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 77 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515367 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca9 " "Port \"par\" does not exist in macrofunction \"ca9\"" {  } { { "move.sv" "ca9" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 74 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515368 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca8 " "Port \"par\" does not exist in macrofunction \"ca8\"" {  } { { "move.sv" "ca8" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 71 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515368 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca7 " "Port \"par\" does not exist in macrofunction \"ca7\"" {  } { { "move.sv" "ca7" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 68 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515368 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca6 " "Port \"par\" does not exist in macrofunction \"ca6\"" {  } { { "move.sv" "ca6" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 65 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515368 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca5 " "Port \"par\" does not exist in macrofunction \"ca5\"" {  } { { "move.sv" "ca5" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 62 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515368 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca4 " "Port \"par\" does not exist in macrofunction \"ca4\"" {  } { { "move.sv" "ca4" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 59 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515368 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca3 " "Port \"par\" does not exist in macrofunction \"ca3\"" {  } { { "move.sv" "ca3" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 56 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515369 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca2 " "Port \"par\" does not exist in macrofunction \"ca2\"" {  } { { "move.sv" "ca2" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 53 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515369 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "par ca1 " "Port \"par\" does not exist in macrofunction \"ca1\"" {  } { { "move.sv" "ca1" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/move.sv" 50 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651343515369 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651343515399 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/output_files/Experimento.map.smsg " "Generated suppressed messages file C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4/output_files/Experimento.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515420 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651343515506 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 30 12:31:55 2022 " "Processing ended: Sat Apr 30 12:31:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651343515506 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651343515506 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651343515506 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651343515506 ""}
