#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov 21 17:47:55 2024
# Process ID: 81402
# Current directory: /home/parallels/A7T100_Vivado/A7T100_Vivado.runs/Ece253_BlockDesign_nopll_mic_block_0_0_synth_1
# Command line: vivado -log Ece253_BlockDesign_nopll_mic_block_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Ece253_BlockDesign_nopll_mic_block_0_0.tcl
# Log file: /home/parallels/A7T100_Vivado/A7T100_Vivado.runs/Ece253_BlockDesign_nopll_mic_block_0_0_synth_1/Ece253_BlockDesign_nopll_mic_block_0_0.vds
# Journal file: /home/parallels/A7T100_Vivado/A7T100_Vivado.runs/Ece253_BlockDesign_nopll_mic_block_0_0_synth_1/vivado.jou
# Running On: vivado-aarch64, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 12511 MB
#-----------------------------------------------------------
source Ece253_BlockDesign_nopll_mic_block_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/parallels/A7T100_Vivado/lab_files_2024/vivado/seven/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top Ece253_BlockDesign_nopll_mic_block_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 81465
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3159.527 ; gain = 10.852 ; free physical = 126 ; free virtual = 4418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Ece253_BlockDesign_nopll_mic_block_0_0' [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_nopll_mic_block_0_0/synth/Ece253_BlockDesign_nopll_mic_block_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'nopll_mic_block' [/home/parallels/A7T100_Vivado/A7T100_Vivado.srcs/sources_1/imports/Lab3A_hw_src/nopll_mic_block.v:24]
INFO: [Synth 8-6155] done synthesizing module 'nopll_mic_block' (0#1) [/home/parallels/A7T100_Vivado/A7T100_Vivado.srcs/sources_1/imports/Lab3A_hw_src/nopll_mic_block.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Ece253_BlockDesign_nopll_mic_block_0_0' (0#1) [/home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_nopll_mic_block_0_0/synth/Ece253_BlockDesign_nopll_mic_block_0_0.v:53]
WARNING: [Synth 8-7129] Port m_axis_tready in module nopll_mic_block is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3162.352 ; gain = 13.676 ; free physical = 1151 ; free virtual = 5367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3162.539 ; gain = 13.863 ; free physical = 1151 ; free virtual = 5367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3162.539 ; gain = 13.863 ; free physical = 1151 ; free virtual = 5367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3163.180 ; gain = 0.055 ; free physical = 1151 ; free virtual = 5367
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3191.070 ; gain = 0.000 ; free physical = 1125 ; free virtual = 5341
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3191.590 ; gain = 0.500 ; free physical = 1125 ; free virtual = 5341
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3193.621 ; gain = 44.945 ; free physical = 1185 ; free virtual = 5401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3193.742 ; gain = 45.066 ; free physical = 1185 ; free virtual = 5401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3193.766 ; gain = 45.090 ; free physical = 1185 ; free virtual = 5401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3194.703 ; gain = 46.027 ; free physical = 1181 ; free virtual = 5398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   4 Input   32 Bit       Adders := 1     
	   5 Input   32 Bit       Adders := 1     
	   6 Input   32 Bit       Adders := 1     
	   7 Input   32 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port m_axis_tready in module nopll_mic_block is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3196.293 ; gain = 47.617 ; free physical = 1195 ; free virtual = 5416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3234.352 ; gain = 85.676 ; free physical = 1071 ; free virtual = 5292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3234.379 ; gain = 85.703 ; free physical = 1071 ; free virtual = 5292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3234.715 ; gain = 86.039 ; free physical = 1047 ; free virtual = 5268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3234.828 ; gain = 86.152 ; free physical = 1049 ; free virtual = 5270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3234.844 ; gain = 86.168 ; free physical = 1049 ; free virtual = 5270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3234.891 ; gain = 86.215 ; free physical = 1049 ; free virtual = 5270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3234.895 ; gain = 86.219 ; free physical = 1049 ; free virtual = 5270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3234.914 ; gain = 86.238 ; free physical = 1049 ; free virtual = 5270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3234.918 ; gain = 86.242 ; free physical = 1049 ; free virtual = 5270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    96|
|2     |LUT1   |     3|
|3     |LUT2   |   203|
|4     |LUT3   |   241|
|5     |LUT4   |    96|
|6     |LUT5   |   142|
|7     |LUT6   |   102|
|8     |FDRE   |   362|
|9     |FDSE   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3234.949 ; gain = 86.273 ; free physical = 1049 ; free virtual = 5270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3234.980 ; gain = 56.855 ; free physical = 1057 ; free virtual = 5278
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3234.992 ; gain = 86.305 ; free physical = 1057 ; free virtual = 5278
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.125 ; gain = 0.000 ; free physical = 1272 ; free virtual = 5493
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Ece253_BlockDesign_nopll_mic_block_0_0' is not ideal for floorplanning, since the cellview 'nopll_mic_block' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3236.742 ; gain = 0.000 ; free physical = 1221 ; free virtual = 5442
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b67e073e
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 3236.809 ; gain = 115.672 ; free physical = 1423 ; free virtual = 5644
INFO: [Common 17-1381] The checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.runs/Ece253_BlockDesign_nopll_mic_block_0_0_synth_1/Ece253_BlockDesign_nopll_mic_block_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Ece253_BlockDesign_nopll_mic_block_0_0, cache-ID = 0b3d103b0d27b98e
INFO: [Common 17-1381] The checkpoint '/home/parallels/A7T100_Vivado/A7T100_Vivado.runs/Ece253_BlockDesign_nopll_mic_block_0_0_synth_1/Ece253_BlockDesign_nopll_mic_block_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Ece253_BlockDesign_nopll_mic_block_0_0_utilization_synth.rpt -pb Ece253_BlockDesign_nopll_mic_block_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 17:48:32 2024...
