Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\17.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off TESTING -c TESTING --vector_source="C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/TESTING/Waveform.vwf" --testbench_file="C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/TESTING/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Mar 10 23:00:58 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off TESTING -c TESTING --vector_source=C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/TESTING/Waveform.vwf --testbench_file=C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/TESTING/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/TESTING/simulation/qsim/" TESTING -c TESTING

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Mar 10 23:01:01 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/TESTING/simulation/qsim/ TESTING -c TESTING
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file TESTING.vo in folder "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/TESTING/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4714 megabytes
    Info: Processing ended: Wed Mar 10 23:01:04 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/TESTING/simulation/qsim/TESTING.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vsim -c -do TESTING.do

Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do TESTING.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:08 on Mar 10,2021
# vlog -work work TESTING.vo 

# -- Compiling module test
# 
# Top level modules:
# 	test

# End time: 23:01:08 on Mar 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:08 on Mar 10,2021
# vlog -work work Waveform.vwf.vt 

# -- Compiling module test_vlg_vec_tst
# 
# Top level modules:
# 	test_vlg_vec_tst
# End time: 23:01:08 on Mar 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.test_vlg_vec_tst 
# Start time: 23:01:10 on Mar 10,2021
# Loading work.test_vlg_vec_tst
# Loading work.test
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3016) TESTING.vo(665): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) TESTING.vo(665): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) TESTING.vo(665): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) TESTING.vo(665): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) TESTING.vo(665): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) TESTING.vo(665): [PCDPC] - Port size (16) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) TESTING.vo(665): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /test_vlg_vec_tst/i1/\Mult0~8  File: nofile
# after#25
# ** Note: $finish    : Waveform.vwf.vt(44)
#    Time: 1 us  Iteration: 0  Instance: /test_vlg_vec_tst

# End time: 23:01:10 on Mar 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/TESTING/Waveform.vwf...

Reading C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/TESTING/simulation/qsim/TESTING.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/TESTING/simulation/qsim/TESTING_20210310230111.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.