/*
 * Copyright 2024 NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <dt-bindings/clock/imx_ccm_rev2.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/i2c/i2c.h>
#include <zephyr/dt-bindings/adc/adc.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m33f";
			reg = <0>;

			#address-cells = <1>;
			#size-cells = <1>;
			d-cache-line-size = <32>;

			mpu: mpu@e000ed90 {
				compatible = "arm,armv8m-mpu";
				reg = <0xe000ed90 0x40>;
			};
		};
		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-m7";
			reg = <1>;

			#address-cells = <1>;
			#size-cells = <1>;
			d-cache-line-size = <32>;

			mpu: mpu@e000ed90 {
				compatible = "arm,armv7m-mpu";
				reg = <0xe000ed90 0x40>;
			};
		};
	};
};

&peripheral {
	#address-cells = <1>;
	#size-cells = <1>;
	/*
	 * Note that the offsets here are relative to the base address
	 * defined in either nxp_rt118x_cm33_ns.dtsi, nxp_rt118x_cm33.dtsi
	 * or nxp_rt118x_cm7.dtsi. The base addresses on cm33 core differ
	 * between non-secure (0x40000000) and secure modes (0x50000000).
	 */
	iomuxc: iomuxc@2A10000 {
		compatible = "nxp,imx-iomuxc";
		reg = <0x2A10000 0x4000>;
		pinctrl: pinctrl {
			status = "okay";
			compatible = "nxp,mcux-rt11xx-pinctrl";
		};
	};

	iomuxc_aon: iomuxc@43C0000 {
		compatible = "nxp,mcux-rt-pinctrl";
		reg = <0x43C0000 0x4000>;
		status = "okay";
	};

	ccm: ccm@4450000 {
		compatible = "nxp,imx-ccm-rev2";
		reg = <0x4450000 0x4000>;
		#clock-cells = <3>;
	};

	lpuart1: uart@4380000 {
		compatible = "nxp,kinetis-lpuart";
		reg = <0x4380000 0x4000>;
		interrupts = <19 0>;
		clocks = <&ccm IMX_CCM_LPUART0102_CLK 0x7c 24>;
		dmas = <&edma3 0 16>, <&edma3 1 17>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	lpuart2: uart@4390000 {
		compatible = "nxp,kinetis-lpuart";
		reg = <0x4390000 0x4000>;
		interrupts = <20 0>;
		clocks = <&ccm IMX_CCM_LPUART0102_CLK 0x68 28>;
		dmas = <&edma3 2 18>, <&edma3 3 19>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	lpuart3: uart@2570000 {
		compatible = "nxp,kinetis-lpuart";
		reg = <0x2570000 0x4000>;
		interrupts = <68 0>;
		clocks = <&ccm IMX_CCM_LPUART0304_CLK 0x68 12>;
		dmas = <&edma4 0 17>, <&edma4 1 18>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	lpuart4: uart@2580000 {
		compatible = "nxp,kinetis-lpuart";
		reg = <0x2580000 0x4000>;
		interrupts = <69 0>;
		clocks = <&ccm IMX_CCM_LPUART0304_CLK 0x6c 24>;
		dmas = <&edma4 2 19>, <&edma4 3 20>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	lpuart5: uart@2590000 {
		compatible = "nxp,kinetis-lpuart";
		reg = <0x2590000 0x4000>;
		interrupts = <70 0>;
		clocks = <&ccm IMX_CCM_LPUART0506_CLK 0x74 2>;
		dmas = <&edma4 4 21>, <&edma4 5 22>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	lpuart6: uart@25A0000 {
		compatible = "nxp,kinetis-lpuart";
		reg = <0x25A0000 0x4000>;
		interrupts = <71 0>;
		clocks = <&ccm IMX_CCM_LPUART0506_CLK 0x74 6>;
		dmas = <&edma4 6 23>, <&edma4 7 24>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	lpuart7: uart@4570000 {
		compatible = "nxp,kinetis-lpuart";
		reg = <0x4570000 0x4000>;
		interrupts = <196 0>;
		clocks = <&ccm IMX_CCM_LPUART0708_CLK 0x7c 26>;
		dmas = <&edma3 4 29>, <&edma3 5 30>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	lpuart8: uart@2DA0000 {
		compatible = "nxp,kinetis-lpuart";
		reg = <0x2DA0000 0x4000>;
		interrupts = <197 0>;
		clocks = <&ccm IMX_CCM_LPUART0708_CLK 0x80 14>;
		dmas = <&edma4 8 178>, <&edma4 9 179>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	lpuart9: uart@2D70000 {
		compatible = "nxp,kinetis-lpuart";
		reg = <0x2D70000 0x4000>;
		interrupts = <156 0>;
		clocks = <&ccm IMX_CCM_LPUART0910_CLK 0x80 14>;
		dmas = <&edma4 10 172>, <&edma4 11 173>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	lpuart10: uart@2D80000 {
		compatible = "nxp,kinetis-lpuart";
		reg = <0x2D80000 0x4000>;
		interrupts = <157 0>;
		clocks = <&ccm IMX_CCM_LPUART0910_CLK 0x80 14>;
		dmas = <&edma4 12 174>, <&edma4 13 175>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	lpuart11: uart@2D90000 {
		compatible = "nxp,kinetis-lpuart";
		reg = <0x2D90000 0x4000>;
		interrupts = <158 0>;
		clocks = <&ccm IMX_CCM_LPUART1112_CLK 0x80 14>;
		dmas = <&edma4 14 176>, <&edma4 15 177>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	lpuart12: uart@4580000 {
		compatible = "nxp,kinetis-lpuart";
		reg = <0x4580000 0x4000>;
		interrupts = <159 0>;
		clocks = <&ccm IMX_CCM_LPUART1112_CLK 0x80 14>;
		dmas = <&edma3 6 31>, <&edma3 7 32>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	gpio1: gpio@7400000 {
		compatible = "nxp,imx-rgpio";
		reg = <0x7400000 0x4000>;
		interrupts = <10 0>, <11 0>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	gpio2: gpio@3810000 {
		compatible = "nxp,imx-rgpio";
		reg = <0x3810000 0x4000>;
		interrupts = <57 0>, <58 0>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	gpio3: gpio@3820000 {
		compatible = "nxp,imx-rgpio";
		reg = <0x3820000 0x4000>;
		interrupts = <59 0>, <60 0>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	gpio4: gpio@3830000 {
		compatible = "nxp,imx-rgpio";
		reg = <0x3830000 0x4000>;
		interrupts = <232 0>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	gpio5: gpio@3840000 {
		compatible = "nxp,imx-rgpio";
		reg = <0x3840000 0x4000>;
		interrupts = <234 0>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	gpio6: gpio@3850000 {
		compatible = "nxp,imx-rgpio";
		reg = <0x3850000 0x4000>;
		interrupts = <236 0>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	lpi2c1: i2c@4340000 {
		compatible = "nxp,imx-lpi2c";
		clock-frequency = <I2C_BITRATE_STANDARD>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x4340000 0x4000>;
		interrupts = <13 0>;
		clocks = <&ccm IMX_CCM_LPI2C0102_CLK 0x70 6>;
		status = "disabled";
	};

	lpi2c2: i2c@4350000 {
		compatible = "nxp,imx-lpi2c";
		clock-frequency = <I2C_BITRATE_STANDARD>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x4350000 0x4000>;
		interrupts = <14 0>;
		clocks = <&ccm IMX_CCM_LPI2C0102_CLK 0x70 8>;
		status = "disabled";
	};

	lpi2c3: i2c@2530000 {
		compatible = "nxp,imx-lpi2c";
		clock-frequency = <I2C_BITRATE_STANDARD>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x2530000 0x4000>;
		interrupts = <62 0>;
		clocks = <&ccm IMX_CCM_LPI2C0304_CLK 0x70 10>;
		status = "disabled";
	};

	lpi2c4: i2c@2540000 {
		compatible = "nxp,imx-lpi2c";
		clock-frequency = <I2C_BITRATE_STANDARD>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x2540000 0x4000>;
		interrupts = <63 0>;
		clocks = <&ccm IMX_CCM_LPI2C0304_CLK 0x80 24>;
		status = "disabled";
	};

	lpi2c5: i2c@2d30000 {
		compatible = "nxp,imx-lpi2c";
		clock-frequency = <I2C_BITRATE_STANDARD>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x2d30000 0x4000>;
		interrupts = <152 0>;
		clocks = <&ccm IMX_CCM_LPI2C0506_CLK 0x80 24>;
		status = "disabled";
	};

	lpi2c6: i2c@2d40000 {
		compatible = "nxp,imx-lpi2c";
		clock-frequency = <I2C_BITRATE_STANDARD>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x2d40000 0x4000>;
		interrupts = <153 0>;
		clocks = <&ccm IMX_CCM_LPI2C0506_CLK 0x80 24>;
		status = "disabled";
	};

	gpt1: gpt@46c0000 {
		compatible = "nxp,imx-gpt";
		reg = <0x46c0000 0x4000>;
		interrupts = <209 0>;
		gptfreq = <240000000>;
		clocks = <&ccm IMX_CCM_GPT1_CLK 0x41 0>;
		status = "disabled";
	};

	gpt2: gpt@2ec0000 {
		compatible = "nxp,imx-gpt";
		reg = <0x2ec0000 0x4000>;
		interrupts = <210 0>;
		gptfreq = <240000000>;
		clocks = <&ccm IMX_CCM_GPT2_CLK 0x41 0>;
	};

	acmp1: cmp@2dc0000 {
		compatible = "nxp,kinetis-acmp";
		reg = <0x2dc0000 0x4000>;
		interrupts = <200 0>;
		status = "disabled";
	};

	acmp2: cmp@2dd0000 {
		compatible = "nxp,kinetis-acmp";
		reg = <0x2dd0000 0x4000>;
		interrupts = <201 0>;
		status = "disabled";
	};

	acmp3: cmp@2de0000 {
		compatible = "nxp,kinetis-acmp";
		reg = <0x2de0000 0x4000>;
		interrupts = <202 0>;
		status = "disabled";
	};

	acmp4: cmp@2df0000 {
		compatible = "nxp,kinetis-acmp";
		reg = <0x2df0000 0x4000>;
		interrupts = <203 0>;
		status = "disabled";
	};

	lpadc1: lpadc@2600000 {
		compatible = "nxp,lpc-lpadc";
		reg = <0x2600000 0x304>;
		interrupts = <93 0>;
		status = "disabled";
		clk-divider = <7>;
		clk-source = <1>;
		voltage-ref= <1>;
		calibration-average = <128>;
		no-power-level;
		offset-value-a = <10>;
		offset-value-b = <10>;
		#io-channel-cells = <1>;
		clocks = <&ccm IMX_CCM_LPADC1_CLK 0 0>;
	};

	lpadc2: lpadc@2e00000 {
		compatible = "nxp,lpc-lpadc";
		reg = <0x2e00000 0x304>;
		interrupts = <189 0>;
		status = "disabled";
		clk-divider = <8>;
		clk-source = <0>;
		voltage-ref= <1>;
		calibration-average = <128>;
		no-power-level;
		offset-value-a = <10>;
		offset-value-b = <10>;
		#io-channel-cells = <1>;
		clocks = <&ccm IMX_CCM_LPADC2_CLK 0 0>;
	};

	qtmr1: qtmr@2690000 {
		compatible = "nxp,imx-qtmr";
		reg = <0x2690000 0x4000>;
		interrupts = <0 0>;
		clocks = <&ccm IMX_CCM_QTMR_CLK 0x0 0>;
		qtmr1_timer0: timer0 {
			compatible = "nxp,imx-tmr";
			channel = <0>;
			status = "disabled";
		};
		qtmr1_timer1: timer1 {
			compatible = "nxp,imx-tmr";
			channel = <1>;
			status = "disabled";
		};
		qtmr1_timer2: timer2 {
			compatible = "nxp,imx-tmr";
			channel = <2>;
			status = "disabled";
		};
		qtmr1_timer3: timer3 {
			compatible = "nxp,imx-tmr";
			channel = <3>;
			status = "disabled";
		};
	};

	qtmr2: qtmr@26a0000 {
		compatible = "nxp,imx-qtmr";
		reg = <0x26a0000 0x4000>;
		interrupts = <233 0>;
		clocks = <&ccm IMX_CCM_QTMR_CLK 0x0 0>;
		qtmr2_timer0: timer0 {
			compatible = "nxp,imx-tmr";
			channel = <0>;
			status = "disabled";
		};
		qtmr2_timer1: timer1 {
			compatible = "nxp,imx-tmr";
			channel = <1>;
			status = "disabled";
		};
		qtmr2_timer2: timer2 {
			compatible = "nxp,imx-tmr";
			channel = <2>;
			status = "disabled";
		};
		qtmr2_timer3: timer3 {
			compatible = "nxp,imx-tmr";
			channel = <3>;
			status = "disabled";
		};
	};

	qtmr3: qtmr@26b0000 {
		compatible = "nxp,imx-qtmr";
		reg = <0x26b0000 0x4000>;
		interrupts = <164 0>;
		clocks = <&ccm IMX_CCM_QTMR_CLK 0x0 0>;
		qtmr3_timer0: timer0 {
			compatible = "nxp,imx-tmr";
			channel = <0>;
			status = "disabled";
		};
		qtmr3_timer1: timer1 {
			compatible = "nxp,imx-tmr";
			channel = <1>;
			status = "disabled";
		};
		qtmr3_timer2: timer2 {
			compatible = "nxp,imx-tmr";
			channel = <2>;
			status = "disabled";
		};
		qtmr3_timer3: timer3 {
			compatible = "nxp,imx-tmr";
			channel = <3>;
			status = "disabled";
		};
	};

	qtmr4: qtmr@26c0000 {
		compatible = "nxp,imx-qtmr";
		reg = <0x26c0000 0x4000>;
		interrupts = <151 0>;
		clocks = <&ccm IMX_CCM_QTMR_CLK 0x0 0>;
		qtmr4_timer0: timer0 {
			compatible = "nxp,imx-tmr";
			channel = <0>;
			status = "disabled";
		};
		qtmr4_timer1: timer1 {
			compatible = "nxp,imx-tmr";
			channel = <1>;
			status = "disabled";
		};
		qtmr4_timer2: timer2 {
			compatible = "nxp,imx-tmr";
			channel = <2>;
			status = "disabled";
		};
		qtmr4_timer3: timer3 {
			compatible = "nxp,imx-tmr";
			channel = <3>;
			status = "disabled";
		};
	};

	qtmr5: qtmr@26d0000 {
		compatible = "nxp,imx-qtmr";
		reg = <0x26d0000 0x4000>;
		interrupts = <4 0>;
		clocks = <&ccm IMX_CCM_QTMR_CLK 0x0 0>;
		qtmr5_timer0: timer0 {
			compatible = "nxp,imx-tmr";
			channel = <0>;
			status = "disabled";
		};
		qtmr5_timer1: timer1 {
			compatible = "nxp,imx-tmr";
			channel = <1>;
			status = "disabled";
		};
		qtmr5_timer2: timer2 {
			compatible = "nxp,imx-tmr";
			channel = <2>;
			status = "disabled";
		};
		qtmr5_timer3: timer3 {
			compatible = "nxp,imx-tmr";
			channel = <3>;
			status = "disabled";
		};
	};

	qtmr6: qtmr@26e0000 {
		compatible = "nxp,imx-qtmr";
		reg = <0x26e0000 0x4000>;
		interrupts = <5 0>;
		clocks = <&ccm IMX_CCM_QTMR_CLK 0x0 0>;
		qtmr6_timer0: timer0 {
			compatible = "nxp,imx-tmr";
			channel = <0>;
			status = "disabled";
		};
		qtmr6_timer1: timer1 {
			compatible = "nxp,imx-tmr";
			channel = <1>;
			status = "disabled";
		};
		qtmr6_timer2: timer2 {
			compatible = "nxp,imx-tmr";
			channel = <2>;
			status = "disabled";
		};
		qtmr6_timer3: timer3 {
			compatible = "nxp,imx-tmr";
			channel = <3>;
			status = "disabled";
		};
	};

	qtmr7: qtmr@26f0000 {
		compatible = "nxp,imx-qtmr";
		reg = <0x26f0000 0x4000>;
		interrupts = <6 0>;
		clocks = <&ccm IMX_CCM_QTMR_CLK 0x0 0>;
		qtmr7_timer0: timer0 {
			compatible = "nxp,imx-tmr";
			channel = <0>;
			status = "disabled";
		};
		qtmr7_timer1: timer1 {
			compatible = "nxp,imx-tmr";
			channel = <1>;
			status = "disabled";
		};
		qtmr7_timer2: timer2 {
			compatible = "nxp,imx-tmr";
			channel = <2>;
			status = "disabled";
		};
		qtmr7_timer3: timer3 {
			compatible = "nxp,imx-tmr";
			channel = <3>;
			status = "disabled";
		};
	};

	qtmr8: qtmr@2700000 {
		compatible = "nxp,imx-qtmr";
		reg = <0x2700000 0x4000>;
		interrupts = <7 0>;
		clocks = <&ccm IMX_CCM_QTMR_CLK 0x0 0>;
		qtmr8_timer0: timer0 {
			compatible = "nxp,imx-tmr";
			channel = <0>;
			status = "disabled";
		};
		qtmr8_timer1: timer1 {
			compatible = "nxp,imx-tmr";
			channel = <1>;
			status = "disabled";
		};
		qtmr8_timer2: timer2 {
			compatible = "nxp,imx-tmr";
			channel = <2>;
			status = "disabled";
		};
		qtmr8_timer3: timer3 {
			compatible = "nxp,imx-tmr";
			channel = <3>;
			status = "disabled";
		};
	};

	netc: ethernet@60000000 {
		reg = <0x60000000 0x1000000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		enetc_psi0: ethernet@60b00000 {
			compatible = "nxp,imx-netc-psi";
			reg = <0x60b00000 0x10000>;
			mac-index = <0>;
			si-index = <0>;
			status = "disabled";
		};

		enetc_psi1: ethernet@60b40000 {
			compatible = "nxp,imx-netc-psi";
			reg = <0x60b40000 0x10000>;
			mac-index = <1>;
			si-index = <1>;
			status = "disabled";
		};

		emdio: mdio@60ba0000 {
			compatible = "nxp,imx-netc-emdio";
			reg = <0x60ba0000 0x1c44>;
			clocks = <&ccm IMX_CCM_NETC_CLK 0x0 0>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};
	};

	edma3: dma-controller@4000000 {
		#dma-cells = <2>;
		compatible = "nxp,mcux-edma-v4";
		reg = <0x4000000 0x210000>;
		dma-channels = <32>;
		dma-requests = <39>;
		interrupts = <95 0>, <96 0>, <97 0>,
			<98 0>, <99 0>, <100 0>, <101 0>,
			<102 0>, <103 0>, <104 0>, <105 0>,
			<106 0>, <107 0>, <108 0>, <109 0>,
			<110 0>, <111 0>, <112 0>, <113 0>,
			<114 0>, <115 0>, <116 0>, <117 0>,
			<118 0>, <119 0>, <120 0>, <121 0>,
			<122 0>, <123 0>, <124 0>, <125 0>,
			<126 0>, <94 0>;
		status = "disabled";
	};

	edma4: dma-controller@2000000 {
		#dma-cells = <2>;
		compatible = "nxp,mcux-edma-v4";
		dma-channels = <64>;
		dma-requests = <222>;
		reg = <0x2000000 0x4000>;
		interrupts = <128 0>, <129 0>, <130 0>,
			<131 0>, <132 0>, <133 0>, <134 0>,
			<135 0>, <136 0>, <137 0>, <138 0>,
			<139 0>, <140 0>, <141 0>, <142 0>,
			<143 0>, <127 0>;
		channels-shared-irq-mask = <0x00000003 0x00000003
			 0x0000000C 0x0000000C 0x00000030 0x00000030
			 0x000000C0 0x000000C0 0x00000300 0x00000300
			 0x00000C00 0x00000C00 0x00003000 0x00003000
			 0x0000C000 0x0000C000 0x00030000 0x00030000
			 0x000C0000 0x000C0000 0x00300000 0x00300000
			 0x00C00000 0x00C00000 0x03000000 0x03000000
			 0x0C000000 0x0C000000 0x30000000 0x30000000
			 0xC0000000 0xC0000000>;
		status = "disabled";
	};

	lpspi1: spi@4360000 {
		compatible = "nxp,imx-lpspi";
		reg = <0x4360000 0x4000>;
		interrupts = <16 3>;
		status = "disabled";
		clocks = <&ccm IMX_CCM_LPSPI0102_CLK 0x6c 0>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	lpspi2: spi@4370000 {
		compatible = "nxp,imx-lpspi";
		reg = <0x4370000 0x4000>;
		interrupts = <17 3>;
		status = "disabled";
		clocks = <&ccm IMX_CCM_LPSPI0102_CLK 0x6c 2>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	lpspi3: spi@2550000 {
		compatible = "nxp,imx-lpspi";
		reg = <0x2550000 0x4000>;
		interrupts = <65 3>;
		status = "disabled";
		clocks = <&ccm IMX_CCM_LPSPI0304_CLK 0x6c 4>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	lpspi4: spi@2560000 {
		compatible = "nxp,imx-lpspi";
		reg = <0x2560000 0x4000>;
		interrupts = <66 3>;
		status = "disabled";
		clocks = <&ccm IMX_CCM_LPSPI0304_CLK 0x6c 6>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	lpspi5: spi@2d50000 {
		compatible = "nxp,imx-lpspi";
		reg = <0x2d50000 0x4000>;
		interrupts = <194 3>;
		status = "disabled";
		clocks = <&ccm IMX_CCM_LPSPI0506_CLK 0x6c 6>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	lpspi6: spi@2d60000 {
		compatible = "nxp,imx-lpspi";
		reg = <0x2d60000 0x4000>;
		interrupts = <195 3>;
		status = "disabled";
		clocks = <&ccm IMX_CCM_LPSPI0506_CLK 0x6c 6>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
};

&flexspi1 {
		compatible = "nxp,imx-flexspi";
		interrupts = <55 0>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
		clocks = <&ccm IMX_CCM_FLEXSPI_CLK 0x0 0>;
};

&memory {
	#address-cells = <1>;
	#size-cells = <1>;
	ocram1: ocram@484000 {
		compatible = "zephyr,memory-region", "mmio-sram";
		zephyr,memory-region = "OCRAM1";
		/* OCRAM1 first 16K access is blocked by TRDC */
		reg = <0x484000 DT_SIZE_K(496)>;
	};

	ocram2: ocram@500000 {
		compatible = "zephyr,memory-region", "mmio-sram";
		zephyr,memory-region = "OCRAM2";
		reg = <0x500000 DT_SIZE_K(256)>;
	};
};
