
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.70000000000000000000;
2.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27  149594.9      1.65     542.6   26890.4                          
    0:00:27  149594.9      1.65     542.6   26890.4                          
    0:00:27  149639.6      1.65     542.6   26890.4                          
    0:00:27  149684.3      1.65     542.6   26890.4                          
    0:00:27  149729.0      1.65     542.6   26890.4                          
    0:00:27  149773.7      1.65     542.6   26890.4                          
    0:00:27  149810.7      1.65     542.6   26888.1                          
    0:00:28  150337.9      1.65     542.6   16931.3                          
    0:00:28  150847.0      1.65     542.6    6898.7                          
    0:00:45  154467.8      1.17     396.5     248.2                          
    0:00:46  154467.8      1.17     396.5     248.2                          
    0:00:46  154467.8      1.17     396.5     248.2                          
    0:00:46  154468.3      1.16     396.5     248.2                          
    0:00:47  154468.3      1.16     396.5     248.2                          
    0:00:57  138522.7      1.24     389.5     248.2                          
    0:00:58  138516.8      1.21     377.4     248.2                          
    0:01:01  138518.7      1.17     375.3     245.7                          
    0:01:01  138520.0      1.16     374.1     233.6                          
    0:01:02  138530.4      1.14     370.5     231.2                          
    0:01:03  138541.3      1.13     368.6     226.3                          
    0:01:03  138545.3      1.13     368.2     223.9                          
    0:01:04  138548.0      1.13     367.4     221.4                          
    0:01:04  138559.1      1.13     367.1     221.4                          
    0:01:05  138562.3      1.13     366.2     219.0                          
    0:01:06  138566.3      1.13     365.1     216.6                          
    0:01:06  138571.4      1.13     364.8     211.7                          
    0:01:06  138577.2      1.13     364.1     211.7                          
    0:01:07  138406.7      1.13     364.1     211.7                          
    0:01:07  138406.7      1.13     364.1     211.7                          
    0:01:07  138429.6      1.13     363.8     172.8                          
    0:01:08  138444.0      1.13     363.2     133.8                          
    0:01:08  138454.3      1.13     363.2      94.9                          
    0:01:09  138465.2      1.13     363.2      56.0                          
    0:01:09  138481.2      1.13     363.2      17.0                          
    0:01:10  138484.9      1.13     363.2       0.0                          
    0:01:10  138484.9      1.13     363.2       0.0                          
    0:01:10  138484.9      1.13     363.2       0.0                          
    0:01:10  138484.9      1.13     363.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:10  138484.9      1.13     363.2       0.0                          
    0:01:10  138533.3      1.11     358.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10  138593.2      1.11     352.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10  138658.3      1.10     347.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:11  138713.1      1.09     344.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:11  138744.8      1.09     342.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:11  138757.6      1.08     341.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11  138791.9      1.07     340.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:11  138819.3      1.07     338.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11  138865.8      1.07     333.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11  138912.6      1.07     329.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:11  138921.2      1.06     329.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11  138936.3      1.06     328.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:11  138958.7      1.06     327.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:11  138968.0      1.05     326.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:12  138980.7      1.05     326.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:12  138998.3      1.05     325.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:12  139018.5      1.04     324.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:12  139041.7      1.03     323.2      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:12  139066.4      1.03     322.1      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12  139091.9      1.03     320.9      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:12  139097.2      1.02     320.6      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:12  139101.2      1.02     320.4      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:12  139118.8      1.02     319.0      72.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12  139164.3      1.02     314.6      72.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12  139185.8      1.01     313.1      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:12  139195.9      1.01     312.6      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:13  139209.0      1.01     312.3      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:13  139216.2      1.01     311.8      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:13  139225.2      1.01     311.4      72.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:13  139245.7      1.01     310.8      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:13  139263.0      1.00     310.1      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:13  139282.4      1.00     309.4      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:13  139284.2      1.00     309.3      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:13  139301.8      1.00     308.6      72.7 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:13  139326.8      1.00     307.1      72.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:13  139339.8      0.99     306.6      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13  139363.0      0.99     305.0      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:14  139383.2      0.98     303.0      72.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14  139391.7      0.98     302.6      72.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:14  139422.8      0.98     300.8      96.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14  139458.7      0.98     299.5     145.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:14  139480.3      0.98     298.5     145.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:14  139489.1      0.98     298.1     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:14  139494.7      0.97     297.9     145.3 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:14  139523.9      0.97     295.8     145.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14  139555.0      0.97     293.2     145.3 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:14  139562.0      0.96     292.8     145.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:14  139571.3      0.96     292.2     145.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:14  139574.5      0.95     291.9     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:14  139590.1      0.95     291.6     145.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:15  139609.0      0.95     291.1     169.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139623.7      0.95     290.6     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15  139627.1      0.95     290.5     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:15  139640.7      0.95     289.5     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:15  139652.7      0.95     288.5     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15  139670.2      0.94     288.0     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139677.1      0.94     287.8     169.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139708.8      0.94     286.1     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15  139748.9      0.94     284.5     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15  139759.3      0.94     284.0     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:15  139773.4      0.94     283.3     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:15  139797.4      0.94     281.5     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139806.4      0.94     281.2     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139806.4      0.94     281.2     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:16  139825.0      0.94     280.3     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139846.3      0.93     279.6     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:16  139855.3      0.93     278.8     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:16  139865.2      0.93     278.3     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139886.2      0.93     277.6     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139903.5      0.92     276.3     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:16  139906.7      0.91     276.0     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:16  139933.6      0.91     274.7     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16  139951.1      0.91     273.3     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16  139959.4      0.91     273.0     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:17  139980.4      0.91     272.1     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  140002.7      0.91     271.2     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  140005.1      0.90     271.0     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:17  140012.0      0.90     270.8     266.4 path/path/path/genblk1.add_in_reg[38]/D
    0:01:17  140027.2      0.90     269.7     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  140037.0      0.90     269.2     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:17  140065.2      0.90     267.8     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17  140068.4      0.90     267.7     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:17  140078.0      0.90     267.2     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:17  140100.6      0.90     266.0     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  140115.0      0.90     265.2     290.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  140125.6      0.89     264.4     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  140143.7      0.89     263.2     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17  140161.2      0.89     261.8     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18  140185.2      0.89     261.4     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:18  140216.6      0.89     259.1     314.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18  140223.2      0.89     258.8     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:18  140236.8      0.89     258.4     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:18  140240.0      0.88     258.2     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:18  140269.2      0.88     256.4     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18  140277.2      0.88     255.4     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:18  140295.6      0.88     254.0     314.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18  140299.8      0.88     253.8     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:18  140302.5      0.87     253.7     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:18  140313.7      0.87     253.3     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:18  140316.1      0.87     253.1     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140319.5      0.87     253.0     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:19  140320.6      0.87     252.9     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:19  140322.7      0.87     252.9     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140322.7      0.87     252.9     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:19  140327.0      0.87     252.7     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:19  140345.9      0.87     251.5     314.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140353.8      0.86     251.4     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140360.2      0.86     251.1     314.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140379.1      0.86     249.9     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19  140382.6      0.86     249.8     314.8 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140392.9      0.86     249.5     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140398.0      0.86     249.1     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:19  140412.9      0.86     248.5     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:19  140421.1      0.86     247.9     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20  140440.0      0.86     246.7     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20  140442.9      0.86     246.5     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140457.8      0.86     246.0     314.8 path/path/path/genblk1.add_in_reg[38]/D
    0:01:20  140460.2      0.85     245.8     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140459.7      0.85     245.8     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140482.8      0.85     244.9     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20  140494.3      0.85     244.4     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:20  140510.5      0.85     243.8     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140527.8      0.85     242.7     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20  140531.3      0.85     242.5     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:20  140544.3      0.85     242.1     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140545.1      0.85     242.0     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140548.0      0.85     242.0     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:21  140559.2      0.85     241.9     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140577.8      0.85     240.6     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140578.9      0.84     240.4     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140579.7      0.84     240.3     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140592.7      0.84     239.5     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140606.0      0.83     238.9     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21  140617.7      0.83     238.2     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140629.7      0.83     237.6     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:21  140640.3      0.83     236.9     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140654.1      0.83     236.5     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140660.3      0.82     236.1     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140669.8      0.82     235.4     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140684.2      0.82     234.9     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140695.9      0.82     234.3     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140708.1      0.82     233.7     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140722.5      0.82     233.0     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140733.1      0.81     232.5     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140738.5      0.81     232.3     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140746.4      0.81     231.9     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140756.3      0.81     231.1     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22  140769.3      0.81     230.4     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:22  140784.2      0.81     229.8     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140793.8      0.81     229.2     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140808.7      0.81     228.9     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140812.2      0.80     228.8     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140821.7      0.80     228.3     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140832.9      0.80     227.8     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140841.7      0.80     227.6     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140857.1      0.80     226.9     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:23  140871.7      0.80     226.2     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140878.9      0.80     225.9     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140891.2      0.80     225.4     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140903.9      0.79     224.8     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140918.3      0.79     224.1     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140927.1      0.79     223.9     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:23  140939.6      0.79     223.4     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  140949.4      0.79     222.8     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140954.5      0.79     222.6     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140962.2      0.79     221.9     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140971.8      0.79     221.3     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140981.6      0.78     220.7     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  140995.4      0.78     219.9     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:24  141007.1      0.78     219.4     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:24  141019.9      0.78     218.7     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:24  141026.5      0.78     218.4     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:24  141031.9      0.78     218.2     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  141038.3      0.78     218.1     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:24  141041.4      0.78     217.9     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:24  141048.6      0.78     217.6     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:24  141054.7      0.78     217.2     387.5 path/path/path/genblk1.add_in_reg[38]/D
    0:01:24  141063.0      0.77     216.8     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24  141070.7      0.77     216.5     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141075.5      0.77     216.3     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141081.6      0.77     215.9     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141085.3      0.77     215.6     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141094.4      0.77     215.2     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141100.0      0.77     214.9     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141104.0      0.77     214.9     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:25  141110.6      0.77     214.5     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141121.2      0.77     214.1     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141136.1      0.77     213.5     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141144.4      0.76     213.3     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141151.0      0.76     212.9     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141156.9      0.76     212.4     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  141163.3      0.76     212.3     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141167.5      0.76     212.0     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141176.3      0.76     211.8     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141185.1      0.76     211.5     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141186.1      0.76     211.4     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141196.5      0.76     211.1     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:26  141200.2      0.76     210.9     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141206.9      0.76     210.7     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141216.7      0.76     210.4     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141217.5      0.76     210.3     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141225.2      0.76     209.9     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141234.3      0.76     209.7     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141242.8      0.75     209.4     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:26  141246.8      0.75     209.2     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:26  141250.8      0.75     208.9     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141253.2      0.75     208.6     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141259.0      0.75     208.4     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  141260.9      0.75     208.3     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  141265.1      0.75     208.1     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  141267.3      0.75     208.0     387.5                          
    0:01:28  141262.5      0.75     208.0     387.5                          
    0:01:28  141262.5      0.75     208.0     387.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:28  141262.5      0.75     208.0     387.5                          
    0:01:29  141281.6      0.75     207.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141289.1      0.75     206.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141289.6      0.75     206.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141300.0      0.75     206.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141309.6      0.75     205.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141323.4      0.75     204.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:29  141336.2      0.75     203.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141337.5      0.75     203.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141356.7      0.75     202.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141356.4      0.75     202.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141363.0      0.75     201.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141372.1      0.75     201.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141389.6      0.75     199.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141400.0      0.75     199.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141400.0      0.75     199.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141405.6      0.75     198.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141409.1      0.75     198.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141428.5      0.75     197.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141429.5      0.75     197.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141429.5      0.75     197.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141429.5      0.75     197.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:31  141429.5      0.75     197.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141429.5      0.75     197.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141429.5      0.74     197.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141442.0      0.74     195.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141442.0      0.74     195.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141448.2      0.74     195.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141457.7      0.74     194.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141457.7      0.74     194.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141472.4      0.74     193.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141484.3      0.74     192.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141502.7      0.74     191.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141507.5      0.74     191.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141508.5      0.74     191.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141510.9      0.74     191.3       0.0                          
    0:01:32  141515.5      0.74     191.2       0.0                          
    0:01:32  141516.0      0.74     191.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:32  141516.0      0.74     191.2       0.0                          
    0:01:32  141516.0      0.74     191.2       0.0                          
    0:01:35  141272.9      0.74     191.1       0.0                          
    0:01:36  141215.1      0.74     191.3       0.0                          
    0:01:37  141180.6      0.74     191.6       0.0                          
    0:01:37  141157.2      0.74     191.6       0.0                          
    0:01:38  141134.3      0.74     191.6       0.0                          
    0:01:38  141111.4      0.74     191.6       0.0                          
    0:01:39  141089.6      0.74     191.6       0.0                          
    0:01:40  141067.8      0.74     191.6       0.0                          
    0:01:40  141056.6      0.74     191.6       0.0                          
    0:01:41  141038.0      0.74     191.6       0.0                          
    0:01:41  141027.3      0.74     191.6       0.0                          
    0:01:41  141016.7      0.74     191.6       0.0                          
    0:01:42  141006.1      0.74     191.6       0.0                          
    0:01:42  140995.4      0.74     191.6       0.0                          
    0:01:42  140984.8      0.74     191.6       0.0                          
    0:01:43  140974.1      0.74     191.6       0.0                          
    0:01:43  140974.1      0.74     191.6       0.0                          
    0:01:43  140974.1      0.74     191.6       0.0                          
    0:01:44  140926.5      0.75     192.5       0.0                          
    0:01:44  140922.3      0.75     192.6       0.0                          
    0:01:44  140922.3      0.75     192.6       0.0                          
    0:01:44  140922.3      0.75     192.6       0.0                          
    0:01:44  140922.3      0.75     192.6       0.0                          
    0:01:44  140922.3      0.75     192.6       0.0                          
    0:01:44  140922.3      0.75     192.6       0.0                          
    0:01:44  140931.1      0.74     192.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:44  140934.5      0.74     191.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:45  140936.9      0.74     191.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:45  140937.4      0.74     191.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:45  140950.7      0.74     191.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:45  140957.9      0.74     191.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:45  140960.3      0.74     191.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:45  140962.4      0.74     190.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:45  140962.4      0.74     190.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:45  140962.4      0.74     190.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:45  140962.4      0.74     190.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:45  140962.4      0.74     190.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:45  140966.7      0.73     190.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:45  140967.8      0.73     190.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:46  140969.4      0.73     190.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:46  140972.0      0.73     190.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:46  140973.3      0.73     190.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:46  140988.2      0.73     189.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  140997.6      0.73     189.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141006.3      0.73     188.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141006.6      0.73     188.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141010.9      0.73     188.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141020.4      0.73     187.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  141022.8      0.73     187.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141022.8      0.73     187.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141034.0      0.73     187.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  141041.4      0.73     186.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  141041.7      0.73     186.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141043.6      0.73     186.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141047.8      0.73     186.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141050.5      0.73     186.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141050.5      0.73     186.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141055.3      0.72     186.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141061.4      0.72     185.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141065.1      0.72     185.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141068.0      0.72     185.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141078.7      0.72     185.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141078.7      0.72     185.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:47  141088.5      0.72     184.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141088.5      0.72     184.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141093.3      0.72     184.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141093.8      0.72     184.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141094.9      0.72     184.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:48  141094.9      0.72     184.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141094.9      0.72     184.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:48  141094.9      0.72     184.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141094.9      0.72     184.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141099.7      0.72     184.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141100.5      0.72     184.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:49  141097.3      0.72     184.1       0.0                          
    0:01:49  141010.3      0.72     184.1       0.0                          
    0:01:52  140926.3      0.72     184.1       0.0                          
    0:01:52  140873.9      0.72     184.1       0.0                          
    0:01:52  140816.7      0.72     184.0       0.0                          
    0:01:52  140757.6      0.72     183.9       0.0                          
    0:01:52  140698.6      0.72     183.8       0.0                          
    0:01:53  140637.7      0.72     183.8       0.0                          
    0:01:53  140581.0      0.72     183.8       0.0                          
    0:01:53  140525.7      0.72     183.8       0.0                          
    0:01:53  140401.2      0.72     183.8       0.0                          
    0:01:54  140275.9      0.72     183.8       0.0                          
    0:01:54  140152.2      0.72     183.8       0.0                          
    0:01:55  140030.9      0.72     183.8       0.0                          
    0:01:55  139924.0      0.72     183.8       0.0                          
    0:01:56  139885.1      0.72     183.8       0.0                          
    0:01:56  139866.5      0.72     183.8       0.0                          
    0:01:56  139841.5      0.72     183.8       0.0                          
    0:01:57  139792.3      0.72     183.8       0.0                          
    0:01:57  139737.2      0.72     183.8       0.0                          
    0:01:58  139706.4      0.72     183.8       0.0                          
    0:01:58  139696.0      0.72     183.7       0.0                          
    0:01:59  139689.4      0.72     183.6       0.0                          
    0:01:59  139687.2      0.72     183.4       0.0                          
    0:01:59  139684.6      0.72     183.4       0.0                          
    0:02:01  139679.5      0.72     183.4       0.0                          
    0:02:01  139662.2      0.72     183.9       0.0                          
    0:02:02  139661.7      0.72     183.9       0.0                          
    0:02:02  139661.7      0.72     183.9       0.0                          
    0:02:02  139661.7      0.72     183.9       0.0                          
    0:02:02  139661.7      0.72     183.9       0.0                          
    0:02:02  139661.7      0.72     183.9       0.0                          
    0:02:02  139661.7      0.72     183.9       0.0                          
    0:02:02  139672.6      0.72     183.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02  139681.1      0.72     183.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:02  139684.3      0.72     183.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:02  139687.0      0.72     183.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:02  139702.7      0.72     182.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  139702.7      0.71     182.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:03  139703.5      0.71     182.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:03  139707.5      0.71     182.3       0.0                          
    0:02:03  139722.6      0.71     182.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:03  139722.6      0.71     181.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:03  139732.7      0.71     181.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:03  139739.1      0.71     181.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03  139746.8      0.71     181.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  139746.8      0.71     181.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:03  139749.5      0.71     181.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:04  139770.5      0.71     180.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:04  139770.5      0.71     180.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:04  139777.9      0.71     179.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  139783.3      0.71     179.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:04  139791.8      0.71     178.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  139792.3      0.71     178.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:04  139802.9      0.70     177.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:04  139812.0      0.70     177.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:04  139821.6      0.70     177.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:04  139835.1      0.70     176.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:04  139847.6      0.70     176.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:04  139862.0      0.69     175.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  139871.0      0.69     175.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  139880.6      0.69     175.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:05  139889.4      0.69     174.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:05  139900.6      0.69     174.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:05  139909.6      0.69     173.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:05  139922.6      0.68     173.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:05  139927.4      0.68     173.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:05  139939.9      0.68     172.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:05  139942.9      0.68     172.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:05  139947.1      0.68     172.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05  139959.4      0.68     171.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:05  139969.7      0.68     171.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  139978.0      0.68     171.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  139986.2      0.68     170.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  139992.1      0.68     170.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:06  140000.3      0.67     170.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:06  140009.1      0.67     170.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:06  140016.8      0.67     169.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:06  140025.3      0.67     169.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:06  140028.2      0.67     169.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:06  140034.9      0.67     169.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:06  140043.9      0.67     169.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:06  140051.4      0.67     168.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:06  140061.5      0.67     168.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:06  140071.3      0.67     168.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  140082.0      0.67     167.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  140093.2      0.66     167.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  140101.1      0.66     166.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:06  140109.1      0.66     166.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:07  140117.6      0.66     166.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:07  140127.2      0.66     166.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  140136.0      0.66     165.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:07  140147.2      0.66     165.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  140150.1      0.66     165.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:07  140158.6      0.66     165.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:07  140169.5      0.66     164.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  140177.2      0.66     164.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:07  140186.0      0.66     164.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  140198.0      0.65     163.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:07  140207.5      0.65     163.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:07  140213.1      0.65     163.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:07  140225.1      0.65     163.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:07  140230.9      0.65     163.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:08  140239.7      0.65     162.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:08  140248.8      0.65     162.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:08  140254.9      0.65     162.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  140259.4      0.65     161.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:08  140267.9      0.65     161.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  140270.6      0.65     161.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:08  140279.6      0.65     161.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:08  140288.9      0.64     160.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:08  140291.9      0.64     160.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  140296.4      0.64     160.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  140302.5      0.64     160.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  140312.3      0.64     159.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:08  140313.7      0.64     160.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:08  140323.5      0.64     159.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  140329.6      0.64     159.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  140338.1      0.64     158.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  140341.9      0.64     158.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140351.2      0.64     158.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140356.0      0.64     158.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140362.9      0.64     158.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  140366.9      0.64     157.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  140374.3      0.64     157.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140375.9      0.64     157.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:09  140384.4      0.63     157.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140390.3      0.63     157.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140396.4      0.63     157.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  140403.6      0.63     157.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  140411.8      0.63     157.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:09  140416.9      0.63     156.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  140424.1      0.63     156.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:10  140428.6      0.63     156.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:10  140432.0      0.63     156.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:10  140433.6      0.63     156.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  140433.6      0.63     156.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  140437.4      0.63     156.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  140438.2      0.63     156.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  140437.4      0.63     156.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:10  140441.9      0.63     156.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  140444.8      0.63     156.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  140454.9      0.63     155.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:10  140458.1      0.63     155.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:10  140464.8      0.63     155.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:10  140469.5      0.63     155.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  140471.9      0.63     155.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  140475.7      0.63     155.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:11  140478.3      0.62     154.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  140480.2      0.62     154.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  140481.0      0.62     154.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  140482.6      0.62     154.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  140486.0      0.62     154.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  140489.5      0.62     154.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  140490.3      0.62     154.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:25:42 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              69612.998316
Buf/Inv area:                     3130.819982
Noncombinational area:           70877.293563
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                140490.291879
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:25:48 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  28.3639 mW   (88%)
  Net Switching Power  =   3.9326 mW   (12%)
                         ---------
Total Dynamic Power    =  32.2965 mW  (100%)

Cell Leakage Power     =   2.8570 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.6297e+04          523.1595        1.1882e+06        2.8008e+04  (  79.67%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.0669e+03        3.4095e+03        1.6688e+06        7.1452e+03  (  20.33%)
--------------------------------------------------------------------------------------------------
Total          2.8364e+04 uW     3.9326e+03 uW     2.8570e+06 nW     3.5154e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:25:49 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[11].path/path/add_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[11].path/path/add_out_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[11].path/path/add_out_reg[0]/Q (DFF_X1)
                                                          0.09       0.09 f
  path/genblk1[11].path/path/add_42/B[0] (mac_b20_g1_5_DW01_add_0)
                                                          0.00       0.09 f
  path/genblk1[11].path/path/add_42/U43/ZN (AND2_X1)      0.04       0.13 f
  path/genblk1[11].path/path/add_42/U111/ZN (NAND2_X1)
                                                          0.03       0.15 r
  path/genblk1[11].path/path/add_42/U113/ZN (NAND3_X1)
                                                          0.04       0.19 f
  path/genblk1[11].path/path/add_42/U1_2/CO (FA_X1)       0.09       0.28 f
  path/genblk1[11].path/path/add_42/U1_3/CO (FA_X1)       0.09       0.37 f
  path/genblk1[11].path/path/add_42/U1_4/CO (FA_X1)       0.09       0.46 f
  path/genblk1[11].path/path/add_42/U1_5/CO (FA_X1)       0.10       0.56 f
  path/genblk1[11].path/path/add_42/U60/ZN (NAND2_X1)     0.04       0.59 r
  path/genblk1[11].path/path/add_42/U8/ZN (NAND3_X1)      0.04       0.63 f
  path/genblk1[11].path/path/add_42/U116/ZN (NAND2_X1)
                                                          0.04       0.67 r
  path/genblk1[11].path/path/add_42/U74/ZN (NAND3_X1)     0.04       0.71 f
  path/genblk1[11].path/path/add_42/U149/ZN (NAND2_X1)
                                                          0.03       0.74 r
  path/genblk1[11].path/path/add_42/U152/ZN (NAND3_X1)
                                                          0.03       0.77 f
  path/genblk1[11].path/path/add_42/U1_9/CO (FA_X1)       0.10       0.86 f
  path/genblk1[11].path/path/add_42/U40/ZN (NAND2_X1)     0.03       0.90 r
  path/genblk1[11].path/path/add_42/U42/ZN (NAND3_X1)     0.04       0.93 f
  path/genblk1[11].path/path/add_42/U1_11/CO (FA_X1)      0.10       1.03 f
  path/genblk1[11].path/path/add_42/U28/ZN (NAND2_X1)     0.03       1.06 r
  path/genblk1[11].path/path/add_42/U30/ZN (NAND3_X1)     0.04       1.10 f
  path/genblk1[11].path/path/add_42/U1_13/CO (FA_X1)      0.10       1.19 f
  path/genblk1[11].path/path/add_42/U162/ZN (NAND2_X1)
                                                          0.04       1.23 r
  path/genblk1[11].path/path/add_42/U70/ZN (NAND3_X1)     0.05       1.28 f
  path/genblk1[11].path/path/add_42/U64/ZN (NAND2_X1)     0.04       1.32 r
  path/genblk1[11].path/path/add_42/U88/ZN (NAND3_X1)     0.03       1.35 f
  path/genblk1[11].path/path/add_42/U122/ZN (NAND2_X1)
                                                          0.03       1.38 r
  path/genblk1[11].path/path/add_42/U87/ZN (NAND3_X1)     0.04       1.42 f
  path/genblk1[11].path/path/add_42/U143/ZN (NAND2_X1)
                                                          0.04       1.45 r
  path/genblk1[11].path/path/add_42/U9/ZN (NAND3_X1)      0.04       1.49 f
  path/genblk1[11].path/path/add_42/U33/ZN (NAND2_X1)     0.03       1.52 r
  path/genblk1[11].path/path/add_42/U36/ZN (NAND3_X1)     0.03       1.55 f
  path/genblk1[11].path/path/add_42/U1_19/CO (FA_X1)      0.10       1.65 f
  path/genblk1[11].path/path/add_42/U22/ZN (NAND2_X1)     0.03       1.68 r
  path/genblk1[11].path/path/add_42/U24/ZN (NAND3_X1)     0.04       1.72 f
  path/genblk1[11].path/path/add_42/U1_21/CO (FA_X1)      0.10       1.81 f
  path/genblk1[11].path/path/add_42/U54/ZN (NAND2_X1)     0.04       1.85 r
  path/genblk1[11].path/path/add_42/U10/ZN (NAND3_X1)     0.04       1.89 f
  path/genblk1[11].path/path/add_42/U83/ZN (NAND2_X1)     0.04       1.93 r
  path/genblk1[11].path/path/add_42/U71/ZN (NAND3_X1)     0.04       1.96 f
  path/genblk1[11].path/path/add_42/U155/ZN (NAND2_X1)
                                                          0.04       2.00 r
  path/genblk1[11].path/path/add_42/U72/ZN (NAND3_X1)     0.04       2.04 f
  path/genblk1[11].path/path/add_42/U180/ZN (NAND2_X1)
                                                          0.04       2.07 r
  path/genblk1[11].path/path/add_42/U73/ZN (NAND3_X1)     0.04       2.11 f
  path/genblk1[11].path/path/add_42/U137/ZN (NAND2_X1)
                                                          0.04       2.15 r
  path/genblk1[11].path/path/add_42/U93/ZN (NAND3_X1)     0.04       2.18 f
  path/genblk1[11].path/path/add_42/U99/ZN (NAND2_X1)     0.03       2.22 r
  path/genblk1[11].path/path/add_42/U101/ZN (NAND3_X1)
                                                          0.04       2.25 f
  path/genblk1[11].path/path/add_42/U106/ZN (NAND2_X1)
                                                          0.03       2.29 r
  path/genblk1[11].path/path/add_42/U107/ZN (NAND3_X1)
                                                          0.03       2.32 f
  path/genblk1[11].path/path/add_42/U1_29/CO (FA_X1)      0.09       2.41 f
  path/genblk1[11].path/path/add_42/U1_30/CO (FA_X1)      0.09       2.50 f
  path/genblk1[11].path/path/add_42/U1_31/CO (FA_X1)      0.09       2.59 f
  path/genblk1[11].path/path/add_42/U1_32/CO (FA_X1)      0.10       2.69 f
  path/genblk1[11].path/path/add_42/U48/ZN (NAND2_X1)     0.04       2.72 r
  path/genblk1[11].path/path/add_42/U11/ZN (NAND3_X1)     0.04       2.76 f
  path/genblk1[11].path/path/add_42/U129/ZN (NAND2_X1)
                                                          0.04       2.80 r
  path/genblk1[11].path/path/add_42/U91/ZN (NAND3_X1)     0.04       2.84 f
  path/genblk1[11].path/path/add_42/U2/ZN (NAND2_X1)      0.03       2.88 r
  path/genblk1[11].path/path/add_42/U171/ZN (NAND3_X1)
                                                          0.04       2.91 f
  path/genblk1[11].path/path/add_42/U176/ZN (NAND2_X1)
                                                          0.03       2.94 r
  path/genblk1[11].path/path/add_42/U177/ZN (NAND3_X1)
                                                          0.03       2.97 f
  path/genblk1[11].path/path/add_42/U1_37/CO (FA_X1)      0.09       3.06 f
  path/genblk1[11].path/path/add_42/U1_38/CO (FA_X1)      0.09       3.15 f
  path/genblk1[11].path/path/add_42/U80/ZN (XNOR2_X1)     0.06       3.21 f
  path/genblk1[11].path/path/add_42/SUM[39] (mac_b20_g1_5_DW01_add_0)
                                                          0.00       3.21 f
  path/genblk1[11].path/path/out[39] (mac_b20_g1_5)       0.00       3.21 f
  path/genblk1[11].path/genblk1.Vec_y_Mem/data_in[39] (seqMemory_b40_SIZE1_5)
                                                          0.00       3.21 f
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/data_in[39] (memory_b40_SIZE1_LOGSIZE1_5)
                                                          0.00       3.21 f
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/U133/ZN (INV_X1)
                                                          0.03       3.24 r
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/U132/ZN (OAI22_X1)
                                                          0.03       3.27 f
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D (DFF_X1)
                                                          0.01       3.28 f
  data arrival time                                                  3.28

  clock clk (rise edge)                                   2.70       2.70
  clock network delay (ideal)                             0.00       2.70
  path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/CK (DFF_X1)
                                                          0.00       2.70 r
  library setup time                                     -0.05       2.65
  data required time                                                 2.65
  --------------------------------------------------------------------------
  data required time                                                 2.65
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
