// Seed: 1119683111
module module_0 #(
    parameter id_1 = 32'd13
);
  wire _id_1;
  logic [7:0][id_1 : id_1] id_2;
  assign id_2[-1'b0 : ""] = -1;
  assign id_2 = id_1;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input supply0 id_2,
    input wire id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    input wand id_8,
    output tri0 id_9,
    output wor id_10,
    input wire id_11,
    input supply0 id_12,
    output tri1 id_13,
    input uwire id_14,
    output tri1 id_15,
    input wire id_16,
    output tri0 id_17,
    input supply0 id_18,
    output tri id_19,
    input tri id_20,
    output tri0 id_21
);
  logic id_23 = {-1, -1'b0, id_6};
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
