#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: blur_example_opt_compute_units.h
#include "blur_example_opt_compute_units.h"

#include "hw_classes.h"

struct average_average_update_0_write0_to_blur_example_rd0_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write1_to_blur_example_rd1_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write10_to_blur_example_rd10_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write11_to_blur_example_rd11_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write12_to_blur_example_rd12_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write13_to_blur_example_rd13_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write14_to_blur_example_rd14_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write15_to_blur_example_rd15_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write16_to_blur_example_rd16_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write17_to_blur_example_rd17_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write18_to_blur_example_rd18_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write19_to_blur_example_rd19_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write2_to_blur_example_rd2_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write20_to_blur_example_rd20_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write21_to_blur_example_rd21_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write22_to_blur_example_rd22_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write23_to_blur_example_rd23_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write24_to_blur_example_rd24_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write25_to_blur_example_rd25_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write26_to_blur_example_rd26_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write27_to_blur_example_rd27_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write28_to_blur_example_rd28_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write29_to_blur_example_rd29_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write3_to_blur_example_rd3_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write30_to_blur_example_rd30_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write31_to_blur_example_rd31_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write32_to_blur_example_rd32_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write33_to_blur_example_rd33_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write34_to_blur_example_rd34_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write35_to_blur_example_rd35_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write36_to_blur_example_rd36_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write37_to_blur_example_rd37_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write38_to_blur_example_rd38_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write39_to_blur_example_rd39_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write4_to_blur_example_rd4_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write40_to_blur_example_rd40_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write41_to_blur_example_rd41_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write42_to_blur_example_rd42_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write43_to_blur_example_rd43_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write44_to_blur_example_rd44_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write45_to_blur_example_rd45_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write46_to_blur_example_rd46_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write47_to_blur_example_rd47_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write48_to_blur_example_rd48_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write49_to_blur_example_rd49_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write5_to_blur_example_rd5_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write50_to_blur_example_rd50_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write51_to_blur_example_rd51_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write52_to_blur_example_rd52_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write53_to_blur_example_rd53_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write54_to_blur_example_rd54_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write55_to_blur_example_rd55_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write56_to_blur_example_rd56_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write57_to_blur_example_rd57_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write58_to_blur_example_rd58_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write59_to_blur_example_rd59_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write6_to_blur_example_rd6_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write60_to_blur_example_rd60_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write61_to_blur_example_rd61_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write62_to_blur_example_rd62_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write63_to_blur_example_rd63_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write7_to_blur_example_rd7_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write8_to_blur_example_rd8_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write9_to_blur_example_rd9_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_cache {
  average_average_update_0_write0_to_blur_example_rd0_cache average_average_update_0_write0_to_blur_example_rd0;
  average_average_update_0_write1_to_blur_example_rd1_cache average_average_update_0_write1_to_blur_example_rd1;
  average_average_update_0_write10_to_blur_example_rd10_cache average_average_update_0_write10_to_blur_example_rd10;
  average_average_update_0_write11_to_blur_example_rd11_cache average_average_update_0_write11_to_blur_example_rd11;
  average_average_update_0_write12_to_blur_example_rd12_cache average_average_update_0_write12_to_blur_example_rd12;
  average_average_update_0_write13_to_blur_example_rd13_cache average_average_update_0_write13_to_blur_example_rd13;
  average_average_update_0_write14_to_blur_example_rd14_cache average_average_update_0_write14_to_blur_example_rd14;
  average_average_update_0_write15_to_blur_example_rd15_cache average_average_update_0_write15_to_blur_example_rd15;
  average_average_update_0_write16_to_blur_example_rd16_cache average_average_update_0_write16_to_blur_example_rd16;
  average_average_update_0_write17_to_blur_example_rd17_cache average_average_update_0_write17_to_blur_example_rd17;
  average_average_update_0_write18_to_blur_example_rd18_cache average_average_update_0_write18_to_blur_example_rd18;
  average_average_update_0_write19_to_blur_example_rd19_cache average_average_update_0_write19_to_blur_example_rd19;
  average_average_update_0_write2_to_blur_example_rd2_cache average_average_update_0_write2_to_blur_example_rd2;
  average_average_update_0_write20_to_blur_example_rd20_cache average_average_update_0_write20_to_blur_example_rd20;
  average_average_update_0_write21_to_blur_example_rd21_cache average_average_update_0_write21_to_blur_example_rd21;
  average_average_update_0_write22_to_blur_example_rd22_cache average_average_update_0_write22_to_blur_example_rd22;
  average_average_update_0_write23_to_blur_example_rd23_cache average_average_update_0_write23_to_blur_example_rd23;
  average_average_update_0_write24_to_blur_example_rd24_cache average_average_update_0_write24_to_blur_example_rd24;
  average_average_update_0_write25_to_blur_example_rd25_cache average_average_update_0_write25_to_blur_example_rd25;
  average_average_update_0_write26_to_blur_example_rd26_cache average_average_update_0_write26_to_blur_example_rd26;
  average_average_update_0_write27_to_blur_example_rd27_cache average_average_update_0_write27_to_blur_example_rd27;
  average_average_update_0_write28_to_blur_example_rd28_cache average_average_update_0_write28_to_blur_example_rd28;
  average_average_update_0_write29_to_blur_example_rd29_cache average_average_update_0_write29_to_blur_example_rd29;
  average_average_update_0_write3_to_blur_example_rd3_cache average_average_update_0_write3_to_blur_example_rd3;
  average_average_update_0_write30_to_blur_example_rd30_cache average_average_update_0_write30_to_blur_example_rd30;
  average_average_update_0_write31_to_blur_example_rd31_cache average_average_update_0_write31_to_blur_example_rd31;
  average_average_update_0_write32_to_blur_example_rd32_cache average_average_update_0_write32_to_blur_example_rd32;
  average_average_update_0_write33_to_blur_example_rd33_cache average_average_update_0_write33_to_blur_example_rd33;
  average_average_update_0_write34_to_blur_example_rd34_cache average_average_update_0_write34_to_blur_example_rd34;
  average_average_update_0_write35_to_blur_example_rd35_cache average_average_update_0_write35_to_blur_example_rd35;
  average_average_update_0_write36_to_blur_example_rd36_cache average_average_update_0_write36_to_blur_example_rd36;
  average_average_update_0_write37_to_blur_example_rd37_cache average_average_update_0_write37_to_blur_example_rd37;
  average_average_update_0_write38_to_blur_example_rd38_cache average_average_update_0_write38_to_blur_example_rd38;
  average_average_update_0_write39_to_blur_example_rd39_cache average_average_update_0_write39_to_blur_example_rd39;
  average_average_update_0_write4_to_blur_example_rd4_cache average_average_update_0_write4_to_blur_example_rd4;
  average_average_update_0_write40_to_blur_example_rd40_cache average_average_update_0_write40_to_blur_example_rd40;
  average_average_update_0_write41_to_blur_example_rd41_cache average_average_update_0_write41_to_blur_example_rd41;
  average_average_update_0_write42_to_blur_example_rd42_cache average_average_update_0_write42_to_blur_example_rd42;
  average_average_update_0_write43_to_blur_example_rd43_cache average_average_update_0_write43_to_blur_example_rd43;
  average_average_update_0_write44_to_blur_example_rd44_cache average_average_update_0_write44_to_blur_example_rd44;
  average_average_update_0_write45_to_blur_example_rd45_cache average_average_update_0_write45_to_blur_example_rd45;
  average_average_update_0_write46_to_blur_example_rd46_cache average_average_update_0_write46_to_blur_example_rd46;
  average_average_update_0_write47_to_blur_example_rd47_cache average_average_update_0_write47_to_blur_example_rd47;
  average_average_update_0_write48_to_blur_example_rd48_cache average_average_update_0_write48_to_blur_example_rd48;
  average_average_update_0_write49_to_blur_example_rd49_cache average_average_update_0_write49_to_blur_example_rd49;
  average_average_update_0_write5_to_blur_example_rd5_cache average_average_update_0_write5_to_blur_example_rd5;
  average_average_update_0_write50_to_blur_example_rd50_cache average_average_update_0_write50_to_blur_example_rd50;
  average_average_update_0_write51_to_blur_example_rd51_cache average_average_update_0_write51_to_blur_example_rd51;
  average_average_update_0_write52_to_blur_example_rd52_cache average_average_update_0_write52_to_blur_example_rd52;
  average_average_update_0_write53_to_blur_example_rd53_cache average_average_update_0_write53_to_blur_example_rd53;
  average_average_update_0_write54_to_blur_example_rd54_cache average_average_update_0_write54_to_blur_example_rd54;
  average_average_update_0_write55_to_blur_example_rd55_cache average_average_update_0_write55_to_blur_example_rd55;
  average_average_update_0_write56_to_blur_example_rd56_cache average_average_update_0_write56_to_blur_example_rd56;
  average_average_update_0_write57_to_blur_example_rd57_cache average_average_update_0_write57_to_blur_example_rd57;
  average_average_update_0_write58_to_blur_example_rd58_cache average_average_update_0_write58_to_blur_example_rd58;
  average_average_update_0_write59_to_blur_example_rd59_cache average_average_update_0_write59_to_blur_example_rd59;
  average_average_update_0_write6_to_blur_example_rd6_cache average_average_update_0_write6_to_blur_example_rd6;
  average_average_update_0_write60_to_blur_example_rd60_cache average_average_update_0_write60_to_blur_example_rd60;
  average_average_update_0_write61_to_blur_example_rd61_cache average_average_update_0_write61_to_blur_example_rd61;
  average_average_update_0_write62_to_blur_example_rd62_cache average_average_update_0_write62_to_blur_example_rd62;
  average_average_update_0_write63_to_blur_example_rd63_cache average_average_update_0_write63_to_blur_example_rd63;
  average_average_update_0_write7_to_blur_example_rd7_cache average_average_update_0_write7_to_blur_example_rd7;
  average_average_update_0_write8_to_blur_example_rd8_cache average_average_update_0_write8_to_blur_example_rd8;
  average_average_update_0_write9_to_blur_example_rd9_cache average_average_update_0_write9_to_blur_example_rd9;
};



inline void average_average_update_0_write0_write(hw_uint<32> & average_average_update_0_write0, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write0_to_blur_example_rd0.push(average_average_update_0_write0);
}

inline void average_average_update_0_write1_write(hw_uint<32> & average_average_update_0_write1, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write1_to_blur_example_rd1.push(average_average_update_0_write1);
}

inline void average_average_update_0_write10_write(hw_uint<32> & average_average_update_0_write10, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write10_to_blur_example_rd10.push(average_average_update_0_write10);
}

inline void average_average_update_0_write11_write(hw_uint<32> & average_average_update_0_write11, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write11_to_blur_example_rd11.push(average_average_update_0_write11);
}

inline void average_average_update_0_write12_write(hw_uint<32> & average_average_update_0_write12, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write12_to_blur_example_rd12.push(average_average_update_0_write12);
}

inline void average_average_update_0_write13_write(hw_uint<32> & average_average_update_0_write13, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write13_to_blur_example_rd13.push(average_average_update_0_write13);
}

inline void average_average_update_0_write14_write(hw_uint<32> & average_average_update_0_write14, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write14_to_blur_example_rd14.push(average_average_update_0_write14);
}

inline void average_average_update_0_write15_write(hw_uint<32> & average_average_update_0_write15, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write15_to_blur_example_rd15.push(average_average_update_0_write15);
}

inline void average_average_update_0_write16_write(hw_uint<32> & average_average_update_0_write16, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write16_to_blur_example_rd16.push(average_average_update_0_write16);
}

inline void average_average_update_0_write17_write(hw_uint<32> & average_average_update_0_write17, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write17_to_blur_example_rd17.push(average_average_update_0_write17);
}

inline void average_average_update_0_write18_write(hw_uint<32> & average_average_update_0_write18, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write18_to_blur_example_rd18.push(average_average_update_0_write18);
}

inline void average_average_update_0_write19_write(hw_uint<32> & average_average_update_0_write19, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write19_to_blur_example_rd19.push(average_average_update_0_write19);
}

inline void average_average_update_0_write2_write(hw_uint<32> & average_average_update_0_write2, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write2_to_blur_example_rd2.push(average_average_update_0_write2);
}

inline void average_average_update_0_write20_write(hw_uint<32> & average_average_update_0_write20, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write20_to_blur_example_rd20.push(average_average_update_0_write20);
}

inline void average_average_update_0_write21_write(hw_uint<32> & average_average_update_0_write21, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write21_to_blur_example_rd21.push(average_average_update_0_write21);
}

inline void average_average_update_0_write22_write(hw_uint<32> & average_average_update_0_write22, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write22_to_blur_example_rd22.push(average_average_update_0_write22);
}

inline void average_average_update_0_write23_write(hw_uint<32> & average_average_update_0_write23, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write23_to_blur_example_rd23.push(average_average_update_0_write23);
}

inline void average_average_update_0_write24_write(hw_uint<32> & average_average_update_0_write24, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write24_to_blur_example_rd24.push(average_average_update_0_write24);
}

inline void average_average_update_0_write25_write(hw_uint<32> & average_average_update_0_write25, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write25_to_blur_example_rd25.push(average_average_update_0_write25);
}

inline void average_average_update_0_write26_write(hw_uint<32> & average_average_update_0_write26, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write26_to_blur_example_rd26.push(average_average_update_0_write26);
}

inline void average_average_update_0_write27_write(hw_uint<32> & average_average_update_0_write27, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write27_to_blur_example_rd27.push(average_average_update_0_write27);
}

inline void average_average_update_0_write28_write(hw_uint<32> & average_average_update_0_write28, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write28_to_blur_example_rd28.push(average_average_update_0_write28);
}

inline void average_average_update_0_write29_write(hw_uint<32> & average_average_update_0_write29, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write29_to_blur_example_rd29.push(average_average_update_0_write29);
}

inline void average_average_update_0_write3_write(hw_uint<32> & average_average_update_0_write3, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write3_to_blur_example_rd3.push(average_average_update_0_write3);
}

inline void average_average_update_0_write30_write(hw_uint<32> & average_average_update_0_write30, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write30_to_blur_example_rd30.push(average_average_update_0_write30);
}

inline void average_average_update_0_write31_write(hw_uint<32> & average_average_update_0_write31, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write31_to_blur_example_rd31.push(average_average_update_0_write31);
}

inline void average_average_update_0_write32_write(hw_uint<32> & average_average_update_0_write32, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write32_to_blur_example_rd32.push(average_average_update_0_write32);
}

inline void average_average_update_0_write33_write(hw_uint<32> & average_average_update_0_write33, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write33_to_blur_example_rd33.push(average_average_update_0_write33);
}

inline void average_average_update_0_write34_write(hw_uint<32> & average_average_update_0_write34, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write34_to_blur_example_rd34.push(average_average_update_0_write34);
}

inline void average_average_update_0_write35_write(hw_uint<32> & average_average_update_0_write35, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write35_to_blur_example_rd35.push(average_average_update_0_write35);
}

inline void average_average_update_0_write36_write(hw_uint<32> & average_average_update_0_write36, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write36_to_blur_example_rd36.push(average_average_update_0_write36);
}

inline void average_average_update_0_write37_write(hw_uint<32> & average_average_update_0_write37, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write37_to_blur_example_rd37.push(average_average_update_0_write37);
}

inline void average_average_update_0_write38_write(hw_uint<32> & average_average_update_0_write38, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write38_to_blur_example_rd38.push(average_average_update_0_write38);
}

inline void average_average_update_0_write39_write(hw_uint<32> & average_average_update_0_write39, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write39_to_blur_example_rd39.push(average_average_update_0_write39);
}

inline void average_average_update_0_write4_write(hw_uint<32> & average_average_update_0_write4, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write4_to_blur_example_rd4.push(average_average_update_0_write4);
}

inline void average_average_update_0_write40_write(hw_uint<32> & average_average_update_0_write40, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write40_to_blur_example_rd40.push(average_average_update_0_write40);
}

inline void average_average_update_0_write41_write(hw_uint<32> & average_average_update_0_write41, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write41_to_blur_example_rd41.push(average_average_update_0_write41);
}

inline void average_average_update_0_write42_write(hw_uint<32> & average_average_update_0_write42, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write42_to_blur_example_rd42.push(average_average_update_0_write42);
}

inline void average_average_update_0_write43_write(hw_uint<32> & average_average_update_0_write43, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write43_to_blur_example_rd43.push(average_average_update_0_write43);
}

inline void average_average_update_0_write44_write(hw_uint<32> & average_average_update_0_write44, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write44_to_blur_example_rd44.push(average_average_update_0_write44);
}

inline void average_average_update_0_write45_write(hw_uint<32> & average_average_update_0_write45, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write45_to_blur_example_rd45.push(average_average_update_0_write45);
}

inline void average_average_update_0_write46_write(hw_uint<32> & average_average_update_0_write46, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write46_to_blur_example_rd46.push(average_average_update_0_write46);
}

inline void average_average_update_0_write47_write(hw_uint<32> & average_average_update_0_write47, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write47_to_blur_example_rd47.push(average_average_update_0_write47);
}

inline void average_average_update_0_write48_write(hw_uint<32> & average_average_update_0_write48, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write48_to_blur_example_rd48.push(average_average_update_0_write48);
}

inline void average_average_update_0_write49_write(hw_uint<32> & average_average_update_0_write49, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write49_to_blur_example_rd49.push(average_average_update_0_write49);
}

inline void average_average_update_0_write5_write(hw_uint<32> & average_average_update_0_write5, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write5_to_blur_example_rd5.push(average_average_update_0_write5);
}

inline void average_average_update_0_write50_write(hw_uint<32> & average_average_update_0_write50, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write50_to_blur_example_rd50.push(average_average_update_0_write50);
}

inline void average_average_update_0_write51_write(hw_uint<32> & average_average_update_0_write51, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write51_to_blur_example_rd51.push(average_average_update_0_write51);
}

inline void average_average_update_0_write52_write(hw_uint<32> & average_average_update_0_write52, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write52_to_blur_example_rd52.push(average_average_update_0_write52);
}

inline void average_average_update_0_write53_write(hw_uint<32> & average_average_update_0_write53, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write53_to_blur_example_rd53.push(average_average_update_0_write53);
}

inline void average_average_update_0_write54_write(hw_uint<32> & average_average_update_0_write54, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write54_to_blur_example_rd54.push(average_average_update_0_write54);
}

inline void average_average_update_0_write55_write(hw_uint<32> & average_average_update_0_write55, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write55_to_blur_example_rd55.push(average_average_update_0_write55);
}

inline void average_average_update_0_write56_write(hw_uint<32> & average_average_update_0_write56, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write56_to_blur_example_rd56.push(average_average_update_0_write56);
}

inline void average_average_update_0_write57_write(hw_uint<32> & average_average_update_0_write57, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write57_to_blur_example_rd57.push(average_average_update_0_write57);
}

inline void average_average_update_0_write58_write(hw_uint<32> & average_average_update_0_write58, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write58_to_blur_example_rd58.push(average_average_update_0_write58);
}

inline void average_average_update_0_write59_write(hw_uint<32> & average_average_update_0_write59, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write59_to_blur_example_rd59.push(average_average_update_0_write59);
}

inline void average_average_update_0_write6_write(hw_uint<32> & average_average_update_0_write6, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write6_to_blur_example_rd6.push(average_average_update_0_write6);
}

inline void average_average_update_0_write60_write(hw_uint<32> & average_average_update_0_write60, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write60_to_blur_example_rd60.push(average_average_update_0_write60);
}

inline void average_average_update_0_write61_write(hw_uint<32> & average_average_update_0_write61, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write61_to_blur_example_rd61.push(average_average_update_0_write61);
}

inline void average_average_update_0_write62_write(hw_uint<32> & average_average_update_0_write62, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write62_to_blur_example_rd62.push(average_average_update_0_write62);
}

inline void average_average_update_0_write63_write(hw_uint<32> & average_average_update_0_write63, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write63_to_blur_example_rd63.push(average_average_update_0_write63);
}

inline void average_average_update_0_write7_write(hw_uint<32> & average_average_update_0_write7, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write7_to_blur_example_rd7.push(average_average_update_0_write7);
}

inline void average_average_update_0_write8_write(hw_uint<32> & average_average_update_0_write8, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write8_to_blur_example_rd8.push(average_average_update_0_write8);
}

inline void average_average_update_0_write9_write(hw_uint<32> & average_average_update_0_write9, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write9_to_blur_example_rd9.push(average_average_update_0_write9);
}

inline hw_uint<32>  blur_example_rd0_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd0 read pattern: { blur_example_update_0[d0, d1] -> average[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write0 = average.average_average_update_0_write0_to_blur_example_rd0.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write0;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd1_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd1 read pattern: { blur_example_update_0[d0, d1] -> average[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write1 = average.average_average_update_0_write1_to_blur_example_rd1.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write1;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd10_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd10 read pattern: { blur_example_update_0[d0, d1] -> average[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write10 = average.average_average_update_0_write10_to_blur_example_rd10.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write10;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd11_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd11 read pattern: { blur_example_update_0[d0, d1] -> average[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write11 = average.average_average_update_0_write11_to_blur_example_rd11.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write11;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd12_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd12 read pattern: { blur_example_update_0[d0, d1] -> average[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write12 = average.average_average_update_0_write12_to_blur_example_rd12.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write12;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd13_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd13 read pattern: { blur_example_update_0[d0, d1] -> average[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write13 = average.average_average_update_0_write13_to_blur_example_rd13.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write13;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd14_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd14 read pattern: { blur_example_update_0[d0, d1] -> average[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write14 = average.average_average_update_0_write14_to_blur_example_rd14.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write14;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd15_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd15 read pattern: { blur_example_update_0[d0, d1] -> average[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write15 = average.average_average_update_0_write15_to_blur_example_rd15.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write15;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd16_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd16 read pattern: { blur_example_update_0[d0, d1] -> average[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write16 = average.average_average_update_0_write16_to_blur_example_rd16.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write16;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd17_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd17 read pattern: { blur_example_update_0[d0, d1] -> average[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write17 = average.average_average_update_0_write17_to_blur_example_rd17.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write17;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd18_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd18 read pattern: { blur_example_update_0[d0, d1] -> average[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write18 = average.average_average_update_0_write18_to_blur_example_rd18.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write18;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd19_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd19 read pattern: { blur_example_update_0[d0, d1] -> average[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write19 = average.average_average_update_0_write19_to_blur_example_rd19.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write19;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd2_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd2 read pattern: { blur_example_update_0[d0, d1] -> average[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write2 = average.average_average_update_0_write2_to_blur_example_rd2.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write2;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd20_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd20 read pattern: { blur_example_update_0[d0, d1] -> average[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write20 = average.average_average_update_0_write20_to_blur_example_rd20.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write20;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd21_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd21 read pattern: { blur_example_update_0[d0, d1] -> average[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write21 = average.average_average_update_0_write21_to_blur_example_rd21.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write21;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd22_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd22 read pattern: { blur_example_update_0[d0, d1] -> average[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write22 = average.average_average_update_0_write22_to_blur_example_rd22.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write22;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd23_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd23 read pattern: { blur_example_update_0[d0, d1] -> average[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write23 = average.average_average_update_0_write23_to_blur_example_rd23.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write23;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd24_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd24 read pattern: { blur_example_update_0[d0, d1] -> average[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write24 = average.average_average_update_0_write24_to_blur_example_rd24.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write24;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd25_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd25 read pattern: { blur_example_update_0[d0, d1] -> average[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write25 = average.average_average_update_0_write25_to_blur_example_rd25.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write25;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd26_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd26 read pattern: { blur_example_update_0[d0, d1] -> average[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write26 = average.average_average_update_0_write26_to_blur_example_rd26.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write26;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd27_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd27 read pattern: { blur_example_update_0[d0, d1] -> average[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write27 = average.average_average_update_0_write27_to_blur_example_rd27.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write27;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd28_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd28 read pattern: { blur_example_update_0[d0, d1] -> average[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write28 = average.average_average_update_0_write28_to_blur_example_rd28.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write28;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd29_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd29 read pattern: { blur_example_update_0[d0, d1] -> average[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write29 = average.average_average_update_0_write29_to_blur_example_rd29.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write29;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd3_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd3 read pattern: { blur_example_update_0[d0, d1] -> average[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write3 = average.average_average_update_0_write3_to_blur_example_rd3.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write3;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd30_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd30 read pattern: { blur_example_update_0[d0, d1] -> average[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write30 = average.average_average_update_0_write30_to_blur_example_rd30.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write30;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd31_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd31 read pattern: { blur_example_update_0[d0, d1] -> average[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write31 = average.average_average_update_0_write31_to_blur_example_rd31.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write31;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd32_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd32 read pattern: { blur_example_update_0[d0, d1] -> average[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write32 = average.average_average_update_0_write32_to_blur_example_rd32.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write32;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd33_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd33 read pattern: { blur_example_update_0[d0, d1] -> average[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write33 = average.average_average_update_0_write33_to_blur_example_rd33.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write33;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd34_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd34 read pattern: { blur_example_update_0[d0, d1] -> average[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write34 = average.average_average_update_0_write34_to_blur_example_rd34.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write34;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd35_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd35 read pattern: { blur_example_update_0[d0, d1] -> average[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write35 = average.average_average_update_0_write35_to_blur_example_rd35.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write35;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd36_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd36 read pattern: { blur_example_update_0[d0, d1] -> average[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write36 = average.average_average_update_0_write36_to_blur_example_rd36.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write36;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd37_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd37 read pattern: { blur_example_update_0[d0, d1] -> average[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write37 = average.average_average_update_0_write37_to_blur_example_rd37.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write37;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd38_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd38 read pattern: { blur_example_update_0[d0, d1] -> average[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write38 = average.average_average_update_0_write38_to_blur_example_rd38.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write38;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd39_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd39 read pattern: { blur_example_update_0[d0, d1] -> average[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write39 = average.average_average_update_0_write39_to_blur_example_rd39.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write39;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd4_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd4 read pattern: { blur_example_update_0[d0, d1] -> average[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write4 = average.average_average_update_0_write4_to_blur_example_rd4.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write4;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd40_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd40 read pattern: { blur_example_update_0[d0, d1] -> average[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write40 = average.average_average_update_0_write40_to_blur_example_rd40.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write40;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd41_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd41 read pattern: { blur_example_update_0[d0, d1] -> average[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write41 = average.average_average_update_0_write41_to_blur_example_rd41.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write41;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd42_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd42 read pattern: { blur_example_update_0[d0, d1] -> average[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write42 = average.average_average_update_0_write42_to_blur_example_rd42.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write42;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd43_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd43 read pattern: { blur_example_update_0[d0, d1] -> average[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write43 = average.average_average_update_0_write43_to_blur_example_rd43.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write43;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd44_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd44 read pattern: { blur_example_update_0[d0, d1] -> average[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write44 = average.average_average_update_0_write44_to_blur_example_rd44.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write44;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd45_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd45 read pattern: { blur_example_update_0[d0, d1] -> average[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write45 = average.average_average_update_0_write45_to_blur_example_rd45.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write45;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd46_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd46 read pattern: { blur_example_update_0[d0, d1] -> average[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write46 = average.average_average_update_0_write46_to_blur_example_rd46.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write46;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd47_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd47 read pattern: { blur_example_update_0[d0, d1] -> average[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write47 = average.average_average_update_0_write47_to_blur_example_rd47.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write47;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd48_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd48 read pattern: { blur_example_update_0[d0, d1] -> average[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write48 = average.average_average_update_0_write48_to_blur_example_rd48.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write48;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd49_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd49 read pattern: { blur_example_update_0[d0, d1] -> average[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write49 = average.average_average_update_0_write49_to_blur_example_rd49.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write49;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd5_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd5 read pattern: { blur_example_update_0[d0, d1] -> average[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write5 = average.average_average_update_0_write5_to_blur_example_rd5.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write5;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd50_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd50 read pattern: { blur_example_update_0[d0, d1] -> average[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write50 = average.average_average_update_0_write50_to_blur_example_rd50.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write50;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd51_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd51 read pattern: { blur_example_update_0[d0, d1] -> average[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write51 = average.average_average_update_0_write51_to_blur_example_rd51.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write51;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd52_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd52 read pattern: { blur_example_update_0[d0, d1] -> average[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write52 = average.average_average_update_0_write52_to_blur_example_rd52.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write52;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd53_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd53 read pattern: { blur_example_update_0[d0, d1] -> average[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write53 = average.average_average_update_0_write53_to_blur_example_rd53.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write53;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd54_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd54 read pattern: { blur_example_update_0[d0, d1] -> average[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write54 = average.average_average_update_0_write54_to_blur_example_rd54.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write54;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd55_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd55 read pattern: { blur_example_update_0[d0, d1] -> average[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write55 = average.average_average_update_0_write55_to_blur_example_rd55.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write55;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd56_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd56 read pattern: { blur_example_update_0[d0, d1] -> average[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write56 = average.average_average_update_0_write56_to_blur_example_rd56.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write56;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd57_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd57 read pattern: { blur_example_update_0[d0, d1] -> average[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write57 = average.average_average_update_0_write57_to_blur_example_rd57.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write57;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd58_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd58 read pattern: { blur_example_update_0[d0, d1] -> average[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write58 = average.average_average_update_0_write58_to_blur_example_rd58.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write58;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd59_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd59 read pattern: { blur_example_update_0[d0, d1] -> average[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write59 = average.average_average_update_0_write59_to_blur_example_rd59.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write59;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd6_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd6 read pattern: { blur_example_update_0[d0, d1] -> average[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write6 = average.average_average_update_0_write6_to_blur_example_rd6.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write6;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd60_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd60 read pattern: { blur_example_update_0[d0, d1] -> average[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write60 = average.average_average_update_0_write60_to_blur_example_rd60.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write60;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd61_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd61 read pattern: { blur_example_update_0[d0, d1] -> average[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write61 = average.average_average_update_0_write61_to_blur_example_rd61.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write61;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd62_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd62 read pattern: { blur_example_update_0[d0, d1] -> average[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write62 = average.average_average_update_0_write62_to_blur_example_rd62.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write62;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd63_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd63 read pattern: { blur_example_update_0[d0, d1] -> average[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write63 = average.average_average_update_0_write63_to_blur_example_rd63.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write63;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd7_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd7 read pattern: { blur_example_update_0[d0, d1] -> average[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write7 = average.average_average_update_0_write7_to_blur_example_rd7.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write7;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd8_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd8 read pattern: { blur_example_update_0[d0, d1] -> average[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write8 = average.average_average_update_0_write8_to_blur_example_rd8.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write8;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  blur_example_rd9_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blur_example_rd9 read pattern: { blur_example_update_0[d0, d1] -> average[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write9 = average.average_average_update_0_write9_to_blur_example_rd9.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write9;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

// # of bundles = 2
// average_update_0_write
//	average_average_update_0_write0
//	average_average_update_0_write1
//	average_average_update_0_write2
//	average_average_update_0_write3
//	average_average_update_0_write4
//	average_average_update_0_write5
//	average_average_update_0_write6
//	average_average_update_0_write7
//	average_average_update_0_write8
//	average_average_update_0_write9
//	average_average_update_0_write10
//	average_average_update_0_write11
//	average_average_update_0_write12
//	average_average_update_0_write13
//	average_average_update_0_write14
//	average_average_update_0_write15
//	average_average_update_0_write16
//	average_average_update_0_write17
//	average_average_update_0_write18
//	average_average_update_0_write19
//	average_average_update_0_write20
//	average_average_update_0_write21
//	average_average_update_0_write22
//	average_average_update_0_write23
//	average_average_update_0_write24
//	average_average_update_0_write25
//	average_average_update_0_write26
//	average_average_update_0_write27
//	average_average_update_0_write28
//	average_average_update_0_write29
//	average_average_update_0_write30
//	average_average_update_0_write31
//	average_average_update_0_write32
//	average_average_update_0_write33
//	average_average_update_0_write34
//	average_average_update_0_write35
//	average_average_update_0_write36
//	average_average_update_0_write37
//	average_average_update_0_write38
//	average_average_update_0_write39
//	average_average_update_0_write40
//	average_average_update_0_write41
//	average_average_update_0_write42
//	average_average_update_0_write43
//	average_average_update_0_write44
//	average_average_update_0_write45
//	average_average_update_0_write46
//	average_average_update_0_write47
//	average_average_update_0_write48
//	average_average_update_0_write49
//	average_average_update_0_write50
//	average_average_update_0_write51
//	average_average_update_0_write52
//	average_average_update_0_write53
//	average_average_update_0_write54
//	average_average_update_0_write55
//	average_average_update_0_write56
//	average_average_update_0_write57
//	average_average_update_0_write58
//	average_average_update_0_write59
//	average_average_update_0_write60
//	average_average_update_0_write61
//	average_average_update_0_write62
//	average_average_update_0_write63
inline void average_average_update_0_write_bundle_write(hw_uint<2048>& average_update_0_write, average_cache& average, int d0, int d1, int dynamic_address) {
	hw_uint<32>  average_average_update_0_write0_res = average_update_0_write.extract<0, 31>();
	average_average_update_0_write0_write(average_average_update_0_write0_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write1_res = average_update_0_write.extract<32, 63>();
	average_average_update_0_write1_write(average_average_update_0_write1_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write2_res = average_update_0_write.extract<64, 95>();
	average_average_update_0_write2_write(average_average_update_0_write2_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write3_res = average_update_0_write.extract<96, 127>();
	average_average_update_0_write3_write(average_average_update_0_write3_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write4_res = average_update_0_write.extract<128, 159>();
	average_average_update_0_write4_write(average_average_update_0_write4_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write5_res = average_update_0_write.extract<160, 191>();
	average_average_update_0_write5_write(average_average_update_0_write5_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write6_res = average_update_0_write.extract<192, 223>();
	average_average_update_0_write6_write(average_average_update_0_write6_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write7_res = average_update_0_write.extract<224, 255>();
	average_average_update_0_write7_write(average_average_update_0_write7_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write8_res = average_update_0_write.extract<256, 287>();
	average_average_update_0_write8_write(average_average_update_0_write8_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write9_res = average_update_0_write.extract<288, 319>();
	average_average_update_0_write9_write(average_average_update_0_write9_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write10_res = average_update_0_write.extract<320, 351>();
	average_average_update_0_write10_write(average_average_update_0_write10_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write11_res = average_update_0_write.extract<352, 383>();
	average_average_update_0_write11_write(average_average_update_0_write11_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write12_res = average_update_0_write.extract<384, 415>();
	average_average_update_0_write12_write(average_average_update_0_write12_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write13_res = average_update_0_write.extract<416, 447>();
	average_average_update_0_write13_write(average_average_update_0_write13_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write14_res = average_update_0_write.extract<448, 479>();
	average_average_update_0_write14_write(average_average_update_0_write14_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write15_res = average_update_0_write.extract<480, 511>();
	average_average_update_0_write15_write(average_average_update_0_write15_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write16_res = average_update_0_write.extract<512, 543>();
	average_average_update_0_write16_write(average_average_update_0_write16_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write17_res = average_update_0_write.extract<544, 575>();
	average_average_update_0_write17_write(average_average_update_0_write17_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write18_res = average_update_0_write.extract<576, 607>();
	average_average_update_0_write18_write(average_average_update_0_write18_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write19_res = average_update_0_write.extract<608, 639>();
	average_average_update_0_write19_write(average_average_update_0_write19_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write20_res = average_update_0_write.extract<640, 671>();
	average_average_update_0_write20_write(average_average_update_0_write20_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write21_res = average_update_0_write.extract<672, 703>();
	average_average_update_0_write21_write(average_average_update_0_write21_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write22_res = average_update_0_write.extract<704, 735>();
	average_average_update_0_write22_write(average_average_update_0_write22_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write23_res = average_update_0_write.extract<736, 767>();
	average_average_update_0_write23_write(average_average_update_0_write23_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write24_res = average_update_0_write.extract<768, 799>();
	average_average_update_0_write24_write(average_average_update_0_write24_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write25_res = average_update_0_write.extract<800, 831>();
	average_average_update_0_write25_write(average_average_update_0_write25_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write26_res = average_update_0_write.extract<832, 863>();
	average_average_update_0_write26_write(average_average_update_0_write26_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write27_res = average_update_0_write.extract<864, 895>();
	average_average_update_0_write27_write(average_average_update_0_write27_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write28_res = average_update_0_write.extract<896, 927>();
	average_average_update_0_write28_write(average_average_update_0_write28_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write29_res = average_update_0_write.extract<928, 959>();
	average_average_update_0_write29_write(average_average_update_0_write29_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write30_res = average_update_0_write.extract<960, 991>();
	average_average_update_0_write30_write(average_average_update_0_write30_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write31_res = average_update_0_write.extract<992, 1023>();
	average_average_update_0_write31_write(average_average_update_0_write31_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write32_res = average_update_0_write.extract<1024, 1055>();
	average_average_update_0_write32_write(average_average_update_0_write32_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write33_res = average_update_0_write.extract<1056, 1087>();
	average_average_update_0_write33_write(average_average_update_0_write33_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write34_res = average_update_0_write.extract<1088, 1119>();
	average_average_update_0_write34_write(average_average_update_0_write34_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write35_res = average_update_0_write.extract<1120, 1151>();
	average_average_update_0_write35_write(average_average_update_0_write35_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write36_res = average_update_0_write.extract<1152, 1183>();
	average_average_update_0_write36_write(average_average_update_0_write36_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write37_res = average_update_0_write.extract<1184, 1215>();
	average_average_update_0_write37_write(average_average_update_0_write37_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write38_res = average_update_0_write.extract<1216, 1247>();
	average_average_update_0_write38_write(average_average_update_0_write38_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write39_res = average_update_0_write.extract<1248, 1279>();
	average_average_update_0_write39_write(average_average_update_0_write39_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write40_res = average_update_0_write.extract<1280, 1311>();
	average_average_update_0_write40_write(average_average_update_0_write40_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write41_res = average_update_0_write.extract<1312, 1343>();
	average_average_update_0_write41_write(average_average_update_0_write41_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write42_res = average_update_0_write.extract<1344, 1375>();
	average_average_update_0_write42_write(average_average_update_0_write42_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write43_res = average_update_0_write.extract<1376, 1407>();
	average_average_update_0_write43_write(average_average_update_0_write43_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write44_res = average_update_0_write.extract<1408, 1439>();
	average_average_update_0_write44_write(average_average_update_0_write44_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write45_res = average_update_0_write.extract<1440, 1471>();
	average_average_update_0_write45_write(average_average_update_0_write45_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write46_res = average_update_0_write.extract<1472, 1503>();
	average_average_update_0_write46_write(average_average_update_0_write46_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write47_res = average_update_0_write.extract<1504, 1535>();
	average_average_update_0_write47_write(average_average_update_0_write47_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write48_res = average_update_0_write.extract<1536, 1567>();
	average_average_update_0_write48_write(average_average_update_0_write48_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write49_res = average_update_0_write.extract<1568, 1599>();
	average_average_update_0_write49_write(average_average_update_0_write49_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write50_res = average_update_0_write.extract<1600, 1631>();
	average_average_update_0_write50_write(average_average_update_0_write50_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write51_res = average_update_0_write.extract<1632, 1663>();
	average_average_update_0_write51_write(average_average_update_0_write51_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write52_res = average_update_0_write.extract<1664, 1695>();
	average_average_update_0_write52_write(average_average_update_0_write52_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write53_res = average_update_0_write.extract<1696, 1727>();
	average_average_update_0_write53_write(average_average_update_0_write53_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write54_res = average_update_0_write.extract<1728, 1759>();
	average_average_update_0_write54_write(average_average_update_0_write54_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write55_res = average_update_0_write.extract<1760, 1791>();
	average_average_update_0_write55_write(average_average_update_0_write55_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write56_res = average_update_0_write.extract<1792, 1823>();
	average_average_update_0_write56_write(average_average_update_0_write56_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write57_res = average_update_0_write.extract<1824, 1855>();
	average_average_update_0_write57_write(average_average_update_0_write57_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write58_res = average_update_0_write.extract<1856, 1887>();
	average_average_update_0_write58_write(average_average_update_0_write58_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write59_res = average_update_0_write.extract<1888, 1919>();
	average_average_update_0_write59_write(average_average_update_0_write59_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write60_res = average_update_0_write.extract<1920, 1951>();
	average_average_update_0_write60_write(average_average_update_0_write60_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write61_res = average_update_0_write.extract<1952, 1983>();
	average_average_update_0_write61_write(average_average_update_0_write61_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write62_res = average_update_0_write.extract<1984, 2015>();
	average_average_update_0_write62_write(average_average_update_0_write62_res, average, d0, d1, dynamic_address);
	hw_uint<32>  average_average_update_0_write63_res = average_update_0_write.extract<2016, 2047>();
	average_average_update_0_write63_write(average_average_update_0_write63_res, average, d0, d1, dynamic_address);
}

// blur_example_update_0_read
//	blur_example_rd0
//	blur_example_rd1
//	blur_example_rd2
//	blur_example_rd3
//	blur_example_rd4
//	blur_example_rd5
//	blur_example_rd6
//	blur_example_rd7
//	blur_example_rd8
//	blur_example_rd9
//	blur_example_rd10
//	blur_example_rd11
//	blur_example_rd12
//	blur_example_rd13
//	blur_example_rd14
//	blur_example_rd15
//	blur_example_rd16
//	blur_example_rd17
//	blur_example_rd18
//	blur_example_rd19
//	blur_example_rd20
//	blur_example_rd21
//	blur_example_rd22
//	blur_example_rd23
//	blur_example_rd24
//	blur_example_rd25
//	blur_example_rd26
//	blur_example_rd27
//	blur_example_rd28
//	blur_example_rd29
//	blur_example_rd30
//	blur_example_rd31
//	blur_example_rd32
//	blur_example_rd33
//	blur_example_rd34
//	blur_example_rd35
//	blur_example_rd36
//	blur_example_rd37
//	blur_example_rd38
//	blur_example_rd39
//	blur_example_rd40
//	blur_example_rd41
//	blur_example_rd42
//	blur_example_rd43
//	blur_example_rd44
//	blur_example_rd45
//	blur_example_rd46
//	blur_example_rd47
//	blur_example_rd48
//	blur_example_rd49
//	blur_example_rd50
//	blur_example_rd51
//	blur_example_rd52
//	blur_example_rd53
//	blur_example_rd54
//	blur_example_rd55
//	blur_example_rd56
//	blur_example_rd57
//	blur_example_rd58
//	blur_example_rd59
//	blur_example_rd60
//	blur_example_rd61
//	blur_example_rd62
//	blur_example_rd63
inline hw_uint<2048> average_blur_example_update_0_read_bundle_read(average_cache& average, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // blur_example_rd0
    // blur_example_rd1
    // blur_example_rd2
    // blur_example_rd3
    // blur_example_rd4
    // blur_example_rd5
    // blur_example_rd6
    // blur_example_rd7
    // blur_example_rd8
    // blur_example_rd9
    // blur_example_rd10
    // blur_example_rd11
    // blur_example_rd12
    // blur_example_rd13
    // blur_example_rd14
    // blur_example_rd15
    // blur_example_rd16
    // blur_example_rd17
    // blur_example_rd18
    // blur_example_rd19
    // blur_example_rd20
    // blur_example_rd21
    // blur_example_rd22
    // blur_example_rd23
    // blur_example_rd24
    // blur_example_rd25
    // blur_example_rd26
    // blur_example_rd27
    // blur_example_rd28
    // blur_example_rd29
    // blur_example_rd30
    // blur_example_rd31
    // blur_example_rd32
    // blur_example_rd33
    // blur_example_rd34
    // blur_example_rd35
    // blur_example_rd36
    // blur_example_rd37
    // blur_example_rd38
    // blur_example_rd39
    // blur_example_rd40
    // blur_example_rd41
    // blur_example_rd42
    // blur_example_rd43
    // blur_example_rd44
    // blur_example_rd45
    // blur_example_rd46
    // blur_example_rd47
    // blur_example_rd48
    // blur_example_rd49
    // blur_example_rd50
    // blur_example_rd51
    // blur_example_rd52
    // blur_example_rd53
    // blur_example_rd54
    // blur_example_rd55
    // blur_example_rd56
    // blur_example_rd57
    // blur_example_rd58
    // blur_example_rd59
    // blur_example_rd60
    // blur_example_rd61
    // blur_example_rd62
    // blur_example_rd63

	hw_uint<2048> result;
	hw_uint<32>  blur_example_rd0_res = blur_example_rd0_select(average, d0, d1, dynamic_address);
	set_at<0, 2048>(result, blur_example_rd0_res);
	hw_uint<32>  blur_example_rd1_res = blur_example_rd1_select(average, d0, d1, dynamic_address);
	set_at<32, 2048>(result, blur_example_rd1_res);
	hw_uint<32>  blur_example_rd2_res = blur_example_rd2_select(average, d0, d1, dynamic_address);
	set_at<64, 2048>(result, blur_example_rd2_res);
	hw_uint<32>  blur_example_rd3_res = blur_example_rd3_select(average, d0, d1, dynamic_address);
	set_at<96, 2048>(result, blur_example_rd3_res);
	hw_uint<32>  blur_example_rd4_res = blur_example_rd4_select(average, d0, d1, dynamic_address);
	set_at<128, 2048>(result, blur_example_rd4_res);
	hw_uint<32>  blur_example_rd5_res = blur_example_rd5_select(average, d0, d1, dynamic_address);
	set_at<160, 2048>(result, blur_example_rd5_res);
	hw_uint<32>  blur_example_rd6_res = blur_example_rd6_select(average, d0, d1, dynamic_address);
	set_at<192, 2048>(result, blur_example_rd6_res);
	hw_uint<32>  blur_example_rd7_res = blur_example_rd7_select(average, d0, d1, dynamic_address);
	set_at<224, 2048>(result, blur_example_rd7_res);
	hw_uint<32>  blur_example_rd8_res = blur_example_rd8_select(average, d0, d1, dynamic_address);
	set_at<256, 2048>(result, blur_example_rd8_res);
	hw_uint<32>  blur_example_rd9_res = blur_example_rd9_select(average, d0, d1, dynamic_address);
	set_at<288, 2048>(result, blur_example_rd9_res);
	hw_uint<32>  blur_example_rd10_res = blur_example_rd10_select(average, d0, d1, dynamic_address);
	set_at<320, 2048>(result, blur_example_rd10_res);
	hw_uint<32>  blur_example_rd11_res = blur_example_rd11_select(average, d0, d1, dynamic_address);
	set_at<352, 2048>(result, blur_example_rd11_res);
	hw_uint<32>  blur_example_rd12_res = blur_example_rd12_select(average, d0, d1, dynamic_address);
	set_at<384, 2048>(result, blur_example_rd12_res);
	hw_uint<32>  blur_example_rd13_res = blur_example_rd13_select(average, d0, d1, dynamic_address);
	set_at<416, 2048>(result, blur_example_rd13_res);
	hw_uint<32>  blur_example_rd14_res = blur_example_rd14_select(average, d0, d1, dynamic_address);
	set_at<448, 2048>(result, blur_example_rd14_res);
	hw_uint<32>  blur_example_rd15_res = blur_example_rd15_select(average, d0, d1, dynamic_address);
	set_at<480, 2048>(result, blur_example_rd15_res);
	hw_uint<32>  blur_example_rd16_res = blur_example_rd16_select(average, d0, d1, dynamic_address);
	set_at<512, 2048>(result, blur_example_rd16_res);
	hw_uint<32>  blur_example_rd17_res = blur_example_rd17_select(average, d0, d1, dynamic_address);
	set_at<544, 2048>(result, blur_example_rd17_res);
	hw_uint<32>  blur_example_rd18_res = blur_example_rd18_select(average, d0, d1, dynamic_address);
	set_at<576, 2048>(result, blur_example_rd18_res);
	hw_uint<32>  blur_example_rd19_res = blur_example_rd19_select(average, d0, d1, dynamic_address);
	set_at<608, 2048>(result, blur_example_rd19_res);
	hw_uint<32>  blur_example_rd20_res = blur_example_rd20_select(average, d0, d1, dynamic_address);
	set_at<640, 2048>(result, blur_example_rd20_res);
	hw_uint<32>  blur_example_rd21_res = blur_example_rd21_select(average, d0, d1, dynamic_address);
	set_at<672, 2048>(result, blur_example_rd21_res);
	hw_uint<32>  blur_example_rd22_res = blur_example_rd22_select(average, d0, d1, dynamic_address);
	set_at<704, 2048>(result, blur_example_rd22_res);
	hw_uint<32>  blur_example_rd23_res = blur_example_rd23_select(average, d0, d1, dynamic_address);
	set_at<736, 2048>(result, blur_example_rd23_res);
	hw_uint<32>  blur_example_rd24_res = blur_example_rd24_select(average, d0, d1, dynamic_address);
	set_at<768, 2048>(result, blur_example_rd24_res);
	hw_uint<32>  blur_example_rd25_res = blur_example_rd25_select(average, d0, d1, dynamic_address);
	set_at<800, 2048>(result, blur_example_rd25_res);
	hw_uint<32>  blur_example_rd26_res = blur_example_rd26_select(average, d0, d1, dynamic_address);
	set_at<832, 2048>(result, blur_example_rd26_res);
	hw_uint<32>  blur_example_rd27_res = blur_example_rd27_select(average, d0, d1, dynamic_address);
	set_at<864, 2048>(result, blur_example_rd27_res);
	hw_uint<32>  blur_example_rd28_res = blur_example_rd28_select(average, d0, d1, dynamic_address);
	set_at<896, 2048>(result, blur_example_rd28_res);
	hw_uint<32>  blur_example_rd29_res = blur_example_rd29_select(average, d0, d1, dynamic_address);
	set_at<928, 2048>(result, blur_example_rd29_res);
	hw_uint<32>  blur_example_rd30_res = blur_example_rd30_select(average, d0, d1, dynamic_address);
	set_at<960, 2048>(result, blur_example_rd30_res);
	hw_uint<32>  blur_example_rd31_res = blur_example_rd31_select(average, d0, d1, dynamic_address);
	set_at<992, 2048>(result, blur_example_rd31_res);
	hw_uint<32>  blur_example_rd32_res = blur_example_rd32_select(average, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, blur_example_rd32_res);
	hw_uint<32>  blur_example_rd33_res = blur_example_rd33_select(average, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, blur_example_rd33_res);
	hw_uint<32>  blur_example_rd34_res = blur_example_rd34_select(average, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, blur_example_rd34_res);
	hw_uint<32>  blur_example_rd35_res = blur_example_rd35_select(average, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, blur_example_rd35_res);
	hw_uint<32>  blur_example_rd36_res = blur_example_rd36_select(average, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, blur_example_rd36_res);
	hw_uint<32>  blur_example_rd37_res = blur_example_rd37_select(average, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, blur_example_rd37_res);
	hw_uint<32>  blur_example_rd38_res = blur_example_rd38_select(average, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, blur_example_rd38_res);
	hw_uint<32>  blur_example_rd39_res = blur_example_rd39_select(average, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, blur_example_rd39_res);
	hw_uint<32>  blur_example_rd40_res = blur_example_rd40_select(average, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, blur_example_rd40_res);
	hw_uint<32>  blur_example_rd41_res = blur_example_rd41_select(average, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, blur_example_rd41_res);
	hw_uint<32>  blur_example_rd42_res = blur_example_rd42_select(average, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, blur_example_rd42_res);
	hw_uint<32>  blur_example_rd43_res = blur_example_rd43_select(average, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, blur_example_rd43_res);
	hw_uint<32>  blur_example_rd44_res = blur_example_rd44_select(average, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, blur_example_rd44_res);
	hw_uint<32>  blur_example_rd45_res = blur_example_rd45_select(average, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, blur_example_rd45_res);
	hw_uint<32>  blur_example_rd46_res = blur_example_rd46_select(average, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, blur_example_rd46_res);
	hw_uint<32>  blur_example_rd47_res = blur_example_rd47_select(average, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, blur_example_rd47_res);
	hw_uint<32>  blur_example_rd48_res = blur_example_rd48_select(average, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, blur_example_rd48_res);
	hw_uint<32>  blur_example_rd49_res = blur_example_rd49_select(average, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, blur_example_rd49_res);
	hw_uint<32>  blur_example_rd50_res = blur_example_rd50_select(average, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, blur_example_rd50_res);
	hw_uint<32>  blur_example_rd51_res = blur_example_rd51_select(average, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, blur_example_rd51_res);
	hw_uint<32>  blur_example_rd52_res = blur_example_rd52_select(average, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, blur_example_rd52_res);
	hw_uint<32>  blur_example_rd53_res = blur_example_rd53_select(average, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, blur_example_rd53_res);
	hw_uint<32>  blur_example_rd54_res = blur_example_rd54_select(average, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, blur_example_rd54_res);
	hw_uint<32>  blur_example_rd55_res = blur_example_rd55_select(average, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, blur_example_rd55_res);
	hw_uint<32>  blur_example_rd56_res = blur_example_rd56_select(average, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, blur_example_rd56_res);
	hw_uint<32>  blur_example_rd57_res = blur_example_rd57_select(average, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, blur_example_rd57_res);
	hw_uint<32>  blur_example_rd58_res = blur_example_rd58_select(average, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, blur_example_rd58_res);
	hw_uint<32>  blur_example_rd59_res = blur_example_rd59_select(average, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, blur_example_rd59_res);
	hw_uint<32>  blur_example_rd60_res = blur_example_rd60_select(average, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, blur_example_rd60_res);
	hw_uint<32>  blur_example_rd61_res = blur_example_rd61_select(average, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, blur_example_rd61_res);
	hw_uint<32>  blur_example_rd62_res = blur_example_rd62_select(average, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, blur_example_rd62_res);
	hw_uint<32>  blur_example_rd63_res = blur_example_rd63_select(average, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, blur_example_rd63_res);
	return result;
}

#include "hw_classes.h"

struct in0_in0_update_0_write0_to_average_rd0_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write1_to_average_rd1_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write10_to_average_rd10_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write11_to_average_rd11_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write12_to_average_rd12_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write13_to_average_rd13_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write14_to_average_rd14_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write15_to_average_rd15_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write16_to_average_rd16_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write17_to_average_rd17_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write18_to_average_rd18_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write19_to_average_rd19_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write2_to_average_rd2_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write20_to_average_rd20_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write21_to_average_rd21_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write22_to_average_rd22_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write23_to_average_rd23_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write24_to_average_rd24_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write25_to_average_rd25_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write26_to_average_rd26_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write27_to_average_rd27_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write28_to_average_rd28_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write29_to_average_rd29_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write3_to_average_rd3_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write30_to_average_rd30_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write31_to_average_rd31_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write32_to_average_rd32_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write33_to_average_rd33_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write34_to_average_rd34_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write35_to_average_rd35_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write36_to_average_rd36_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write37_to_average_rd37_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write38_to_average_rd38_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write39_to_average_rd39_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write4_to_average_rd4_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write40_to_average_rd40_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write41_to_average_rd41_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write42_to_average_rd42_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write43_to_average_rd43_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write44_to_average_rd44_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write45_to_average_rd45_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write46_to_average_rd46_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write47_to_average_rd47_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write48_to_average_rd48_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write49_to_average_rd49_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write5_to_average_rd5_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write50_to_average_rd50_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write51_to_average_rd51_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write52_to_average_rd52_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write53_to_average_rd53_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write54_to_average_rd54_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write55_to_average_rd55_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write56_to_average_rd56_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write57_to_average_rd57_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write58_to_average_rd58_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write59_to_average_rd59_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write6_to_average_rd6_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write60_to_average_rd60_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write61_to_average_rd61_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write62_to_average_rd62_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write63_to_average_rd63_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write7_to_average_rd7_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write8_to_average_rd8_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write9_to_average_rd9_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_cache {
  in0_in0_update_0_write0_to_average_rd0_cache in0_in0_update_0_write0_to_average_rd0;
  in0_in0_update_0_write1_to_average_rd1_cache in0_in0_update_0_write1_to_average_rd1;
  in0_in0_update_0_write10_to_average_rd10_cache in0_in0_update_0_write10_to_average_rd10;
  in0_in0_update_0_write11_to_average_rd11_cache in0_in0_update_0_write11_to_average_rd11;
  in0_in0_update_0_write12_to_average_rd12_cache in0_in0_update_0_write12_to_average_rd12;
  in0_in0_update_0_write13_to_average_rd13_cache in0_in0_update_0_write13_to_average_rd13;
  in0_in0_update_0_write14_to_average_rd14_cache in0_in0_update_0_write14_to_average_rd14;
  in0_in0_update_0_write15_to_average_rd15_cache in0_in0_update_0_write15_to_average_rd15;
  in0_in0_update_0_write16_to_average_rd16_cache in0_in0_update_0_write16_to_average_rd16;
  in0_in0_update_0_write17_to_average_rd17_cache in0_in0_update_0_write17_to_average_rd17;
  in0_in0_update_0_write18_to_average_rd18_cache in0_in0_update_0_write18_to_average_rd18;
  in0_in0_update_0_write19_to_average_rd19_cache in0_in0_update_0_write19_to_average_rd19;
  in0_in0_update_0_write2_to_average_rd2_cache in0_in0_update_0_write2_to_average_rd2;
  in0_in0_update_0_write20_to_average_rd20_cache in0_in0_update_0_write20_to_average_rd20;
  in0_in0_update_0_write21_to_average_rd21_cache in0_in0_update_0_write21_to_average_rd21;
  in0_in0_update_0_write22_to_average_rd22_cache in0_in0_update_0_write22_to_average_rd22;
  in0_in0_update_0_write23_to_average_rd23_cache in0_in0_update_0_write23_to_average_rd23;
  in0_in0_update_0_write24_to_average_rd24_cache in0_in0_update_0_write24_to_average_rd24;
  in0_in0_update_0_write25_to_average_rd25_cache in0_in0_update_0_write25_to_average_rd25;
  in0_in0_update_0_write26_to_average_rd26_cache in0_in0_update_0_write26_to_average_rd26;
  in0_in0_update_0_write27_to_average_rd27_cache in0_in0_update_0_write27_to_average_rd27;
  in0_in0_update_0_write28_to_average_rd28_cache in0_in0_update_0_write28_to_average_rd28;
  in0_in0_update_0_write29_to_average_rd29_cache in0_in0_update_0_write29_to_average_rd29;
  in0_in0_update_0_write3_to_average_rd3_cache in0_in0_update_0_write3_to_average_rd3;
  in0_in0_update_0_write30_to_average_rd30_cache in0_in0_update_0_write30_to_average_rd30;
  in0_in0_update_0_write31_to_average_rd31_cache in0_in0_update_0_write31_to_average_rd31;
  in0_in0_update_0_write32_to_average_rd32_cache in0_in0_update_0_write32_to_average_rd32;
  in0_in0_update_0_write33_to_average_rd33_cache in0_in0_update_0_write33_to_average_rd33;
  in0_in0_update_0_write34_to_average_rd34_cache in0_in0_update_0_write34_to_average_rd34;
  in0_in0_update_0_write35_to_average_rd35_cache in0_in0_update_0_write35_to_average_rd35;
  in0_in0_update_0_write36_to_average_rd36_cache in0_in0_update_0_write36_to_average_rd36;
  in0_in0_update_0_write37_to_average_rd37_cache in0_in0_update_0_write37_to_average_rd37;
  in0_in0_update_0_write38_to_average_rd38_cache in0_in0_update_0_write38_to_average_rd38;
  in0_in0_update_0_write39_to_average_rd39_cache in0_in0_update_0_write39_to_average_rd39;
  in0_in0_update_0_write4_to_average_rd4_cache in0_in0_update_0_write4_to_average_rd4;
  in0_in0_update_0_write40_to_average_rd40_cache in0_in0_update_0_write40_to_average_rd40;
  in0_in0_update_0_write41_to_average_rd41_cache in0_in0_update_0_write41_to_average_rd41;
  in0_in0_update_0_write42_to_average_rd42_cache in0_in0_update_0_write42_to_average_rd42;
  in0_in0_update_0_write43_to_average_rd43_cache in0_in0_update_0_write43_to_average_rd43;
  in0_in0_update_0_write44_to_average_rd44_cache in0_in0_update_0_write44_to_average_rd44;
  in0_in0_update_0_write45_to_average_rd45_cache in0_in0_update_0_write45_to_average_rd45;
  in0_in0_update_0_write46_to_average_rd46_cache in0_in0_update_0_write46_to_average_rd46;
  in0_in0_update_0_write47_to_average_rd47_cache in0_in0_update_0_write47_to_average_rd47;
  in0_in0_update_0_write48_to_average_rd48_cache in0_in0_update_0_write48_to_average_rd48;
  in0_in0_update_0_write49_to_average_rd49_cache in0_in0_update_0_write49_to_average_rd49;
  in0_in0_update_0_write5_to_average_rd5_cache in0_in0_update_0_write5_to_average_rd5;
  in0_in0_update_0_write50_to_average_rd50_cache in0_in0_update_0_write50_to_average_rd50;
  in0_in0_update_0_write51_to_average_rd51_cache in0_in0_update_0_write51_to_average_rd51;
  in0_in0_update_0_write52_to_average_rd52_cache in0_in0_update_0_write52_to_average_rd52;
  in0_in0_update_0_write53_to_average_rd53_cache in0_in0_update_0_write53_to_average_rd53;
  in0_in0_update_0_write54_to_average_rd54_cache in0_in0_update_0_write54_to_average_rd54;
  in0_in0_update_0_write55_to_average_rd55_cache in0_in0_update_0_write55_to_average_rd55;
  in0_in0_update_0_write56_to_average_rd56_cache in0_in0_update_0_write56_to_average_rd56;
  in0_in0_update_0_write57_to_average_rd57_cache in0_in0_update_0_write57_to_average_rd57;
  in0_in0_update_0_write58_to_average_rd58_cache in0_in0_update_0_write58_to_average_rd58;
  in0_in0_update_0_write59_to_average_rd59_cache in0_in0_update_0_write59_to_average_rd59;
  in0_in0_update_0_write6_to_average_rd6_cache in0_in0_update_0_write6_to_average_rd6;
  in0_in0_update_0_write60_to_average_rd60_cache in0_in0_update_0_write60_to_average_rd60;
  in0_in0_update_0_write61_to_average_rd61_cache in0_in0_update_0_write61_to_average_rd61;
  in0_in0_update_0_write62_to_average_rd62_cache in0_in0_update_0_write62_to_average_rd62;
  in0_in0_update_0_write63_to_average_rd63_cache in0_in0_update_0_write63_to_average_rd63;
  in0_in0_update_0_write7_to_average_rd7_cache in0_in0_update_0_write7_to_average_rd7;
  in0_in0_update_0_write8_to_average_rd8_cache in0_in0_update_0_write8_to_average_rd8;
  in0_in0_update_0_write9_to_average_rd9_cache in0_in0_update_0_write9_to_average_rd9;
};



inline void in0_in0_update_0_write0_write(hw_uint<32> & in0_in0_update_0_write0, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write0_to_average_rd0.push(in0_in0_update_0_write0);
}

inline void in0_in0_update_0_write1_write(hw_uint<32> & in0_in0_update_0_write1, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write1_to_average_rd1.push(in0_in0_update_0_write1);
}

inline void in0_in0_update_0_write10_write(hw_uint<32> & in0_in0_update_0_write10, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write10_to_average_rd10.push(in0_in0_update_0_write10);
}

inline void in0_in0_update_0_write11_write(hw_uint<32> & in0_in0_update_0_write11, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write11_to_average_rd11.push(in0_in0_update_0_write11);
}

inline void in0_in0_update_0_write12_write(hw_uint<32> & in0_in0_update_0_write12, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write12_to_average_rd12.push(in0_in0_update_0_write12);
}

inline void in0_in0_update_0_write13_write(hw_uint<32> & in0_in0_update_0_write13, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write13_to_average_rd13.push(in0_in0_update_0_write13);
}

inline void in0_in0_update_0_write14_write(hw_uint<32> & in0_in0_update_0_write14, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write14_to_average_rd14.push(in0_in0_update_0_write14);
}

inline void in0_in0_update_0_write15_write(hw_uint<32> & in0_in0_update_0_write15, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write15_to_average_rd15.push(in0_in0_update_0_write15);
}

inline void in0_in0_update_0_write16_write(hw_uint<32> & in0_in0_update_0_write16, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write16_to_average_rd16.push(in0_in0_update_0_write16);
}

inline void in0_in0_update_0_write17_write(hw_uint<32> & in0_in0_update_0_write17, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write17_to_average_rd17.push(in0_in0_update_0_write17);
}

inline void in0_in0_update_0_write18_write(hw_uint<32> & in0_in0_update_0_write18, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write18_to_average_rd18.push(in0_in0_update_0_write18);
}

inline void in0_in0_update_0_write19_write(hw_uint<32> & in0_in0_update_0_write19, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write19_to_average_rd19.push(in0_in0_update_0_write19);
}

inline void in0_in0_update_0_write2_write(hw_uint<32> & in0_in0_update_0_write2, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write2_to_average_rd2.push(in0_in0_update_0_write2);
}

inline void in0_in0_update_0_write20_write(hw_uint<32> & in0_in0_update_0_write20, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write20_to_average_rd20.push(in0_in0_update_0_write20);
}

inline void in0_in0_update_0_write21_write(hw_uint<32> & in0_in0_update_0_write21, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write21_to_average_rd21.push(in0_in0_update_0_write21);
}

inline void in0_in0_update_0_write22_write(hw_uint<32> & in0_in0_update_0_write22, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write22_to_average_rd22.push(in0_in0_update_0_write22);
}

inline void in0_in0_update_0_write23_write(hw_uint<32> & in0_in0_update_0_write23, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write23_to_average_rd23.push(in0_in0_update_0_write23);
}

inline void in0_in0_update_0_write24_write(hw_uint<32> & in0_in0_update_0_write24, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write24_to_average_rd24.push(in0_in0_update_0_write24);
}

inline void in0_in0_update_0_write25_write(hw_uint<32> & in0_in0_update_0_write25, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write25_to_average_rd25.push(in0_in0_update_0_write25);
}

inline void in0_in0_update_0_write26_write(hw_uint<32> & in0_in0_update_0_write26, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write26_to_average_rd26.push(in0_in0_update_0_write26);
}

inline void in0_in0_update_0_write27_write(hw_uint<32> & in0_in0_update_0_write27, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write27_to_average_rd27.push(in0_in0_update_0_write27);
}

inline void in0_in0_update_0_write28_write(hw_uint<32> & in0_in0_update_0_write28, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write28_to_average_rd28.push(in0_in0_update_0_write28);
}

inline void in0_in0_update_0_write29_write(hw_uint<32> & in0_in0_update_0_write29, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write29_to_average_rd29.push(in0_in0_update_0_write29);
}

inline void in0_in0_update_0_write3_write(hw_uint<32> & in0_in0_update_0_write3, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write3_to_average_rd3.push(in0_in0_update_0_write3);
}

inline void in0_in0_update_0_write30_write(hw_uint<32> & in0_in0_update_0_write30, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write30_to_average_rd30.push(in0_in0_update_0_write30);
}

inline void in0_in0_update_0_write31_write(hw_uint<32> & in0_in0_update_0_write31, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write31_to_average_rd31.push(in0_in0_update_0_write31);
}

inline void in0_in0_update_0_write32_write(hw_uint<32> & in0_in0_update_0_write32, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write32_to_average_rd32.push(in0_in0_update_0_write32);
}

inline void in0_in0_update_0_write33_write(hw_uint<32> & in0_in0_update_0_write33, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write33_to_average_rd33.push(in0_in0_update_0_write33);
}

inline void in0_in0_update_0_write34_write(hw_uint<32> & in0_in0_update_0_write34, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write34_to_average_rd34.push(in0_in0_update_0_write34);
}

inline void in0_in0_update_0_write35_write(hw_uint<32> & in0_in0_update_0_write35, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write35_to_average_rd35.push(in0_in0_update_0_write35);
}

inline void in0_in0_update_0_write36_write(hw_uint<32> & in0_in0_update_0_write36, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write36_to_average_rd36.push(in0_in0_update_0_write36);
}

inline void in0_in0_update_0_write37_write(hw_uint<32> & in0_in0_update_0_write37, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write37_to_average_rd37.push(in0_in0_update_0_write37);
}

inline void in0_in0_update_0_write38_write(hw_uint<32> & in0_in0_update_0_write38, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write38_to_average_rd38.push(in0_in0_update_0_write38);
}

inline void in0_in0_update_0_write39_write(hw_uint<32> & in0_in0_update_0_write39, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write39_to_average_rd39.push(in0_in0_update_0_write39);
}

inline void in0_in0_update_0_write4_write(hw_uint<32> & in0_in0_update_0_write4, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write4_to_average_rd4.push(in0_in0_update_0_write4);
}

inline void in0_in0_update_0_write40_write(hw_uint<32> & in0_in0_update_0_write40, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write40_to_average_rd40.push(in0_in0_update_0_write40);
}

inline void in0_in0_update_0_write41_write(hw_uint<32> & in0_in0_update_0_write41, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write41_to_average_rd41.push(in0_in0_update_0_write41);
}

inline void in0_in0_update_0_write42_write(hw_uint<32> & in0_in0_update_0_write42, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write42_to_average_rd42.push(in0_in0_update_0_write42);
}

inline void in0_in0_update_0_write43_write(hw_uint<32> & in0_in0_update_0_write43, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write43_to_average_rd43.push(in0_in0_update_0_write43);
}

inline void in0_in0_update_0_write44_write(hw_uint<32> & in0_in0_update_0_write44, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write44_to_average_rd44.push(in0_in0_update_0_write44);
}

inline void in0_in0_update_0_write45_write(hw_uint<32> & in0_in0_update_0_write45, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write45_to_average_rd45.push(in0_in0_update_0_write45);
}

inline void in0_in0_update_0_write46_write(hw_uint<32> & in0_in0_update_0_write46, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write46_to_average_rd46.push(in0_in0_update_0_write46);
}

inline void in0_in0_update_0_write47_write(hw_uint<32> & in0_in0_update_0_write47, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write47_to_average_rd47.push(in0_in0_update_0_write47);
}

inline void in0_in0_update_0_write48_write(hw_uint<32> & in0_in0_update_0_write48, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write48_to_average_rd48.push(in0_in0_update_0_write48);
}

inline void in0_in0_update_0_write49_write(hw_uint<32> & in0_in0_update_0_write49, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write49_to_average_rd49.push(in0_in0_update_0_write49);
}

inline void in0_in0_update_0_write5_write(hw_uint<32> & in0_in0_update_0_write5, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write5_to_average_rd5.push(in0_in0_update_0_write5);
}

inline void in0_in0_update_0_write50_write(hw_uint<32> & in0_in0_update_0_write50, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write50_to_average_rd50.push(in0_in0_update_0_write50);
}

inline void in0_in0_update_0_write51_write(hw_uint<32> & in0_in0_update_0_write51, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write51_to_average_rd51.push(in0_in0_update_0_write51);
}

inline void in0_in0_update_0_write52_write(hw_uint<32> & in0_in0_update_0_write52, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write52_to_average_rd52.push(in0_in0_update_0_write52);
}

inline void in0_in0_update_0_write53_write(hw_uint<32> & in0_in0_update_0_write53, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write53_to_average_rd53.push(in0_in0_update_0_write53);
}

inline void in0_in0_update_0_write54_write(hw_uint<32> & in0_in0_update_0_write54, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write54_to_average_rd54.push(in0_in0_update_0_write54);
}

inline void in0_in0_update_0_write55_write(hw_uint<32> & in0_in0_update_0_write55, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write55_to_average_rd55.push(in0_in0_update_0_write55);
}

inline void in0_in0_update_0_write56_write(hw_uint<32> & in0_in0_update_0_write56, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write56_to_average_rd56.push(in0_in0_update_0_write56);
}

inline void in0_in0_update_0_write57_write(hw_uint<32> & in0_in0_update_0_write57, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write57_to_average_rd57.push(in0_in0_update_0_write57);
}

inline void in0_in0_update_0_write58_write(hw_uint<32> & in0_in0_update_0_write58, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write58_to_average_rd58.push(in0_in0_update_0_write58);
}

inline void in0_in0_update_0_write59_write(hw_uint<32> & in0_in0_update_0_write59, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write59_to_average_rd59.push(in0_in0_update_0_write59);
}

inline void in0_in0_update_0_write6_write(hw_uint<32> & in0_in0_update_0_write6, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write6_to_average_rd6.push(in0_in0_update_0_write6);
}

inline void in0_in0_update_0_write60_write(hw_uint<32> & in0_in0_update_0_write60, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write60_to_average_rd60.push(in0_in0_update_0_write60);
}

inline void in0_in0_update_0_write61_write(hw_uint<32> & in0_in0_update_0_write61, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write61_to_average_rd61.push(in0_in0_update_0_write61);
}

inline void in0_in0_update_0_write62_write(hw_uint<32> & in0_in0_update_0_write62, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write62_to_average_rd62.push(in0_in0_update_0_write62);
}

inline void in0_in0_update_0_write63_write(hw_uint<32> & in0_in0_update_0_write63, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write63_to_average_rd63.push(in0_in0_update_0_write63);
}

inline void in0_in0_update_0_write7_write(hw_uint<32> & in0_in0_update_0_write7, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write7_to_average_rd7.push(in0_in0_update_0_write7);
}

inline void in0_in0_update_0_write8_write(hw_uint<32> & in0_in0_update_0_write8, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write8_to_average_rd8.push(in0_in0_update_0_write8);
}

inline void in0_in0_update_0_write9_write(hw_uint<32> & in0_in0_update_0_write9, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write9_to_average_rd9.push(in0_in0_update_0_write9);
}

inline hw_uint<32>  average_rd0_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd0 read pattern: { average_update_0[d0, d1] -> in0[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write0 = in0.in0_in0_update_0_write0_to_average_rd0.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write0;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd1_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd1 read pattern: { average_update_0[d0, d1] -> in0[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write1 = in0.in0_in0_update_0_write1_to_average_rd1.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write1;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd10_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd10 read pattern: { average_update_0[d0, d1] -> in0[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write10 = in0.in0_in0_update_0_write10_to_average_rd10.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write10;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd11_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd11 read pattern: { average_update_0[d0, d1] -> in0[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write11 = in0.in0_in0_update_0_write11_to_average_rd11.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write11;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd12_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd12 read pattern: { average_update_0[d0, d1] -> in0[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write12 = in0.in0_in0_update_0_write12_to_average_rd12.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write12;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd13_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd13 read pattern: { average_update_0[d0, d1] -> in0[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write13 = in0.in0_in0_update_0_write13_to_average_rd13.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write13;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd14_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd14 read pattern: { average_update_0[d0, d1] -> in0[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write14 = in0.in0_in0_update_0_write14_to_average_rd14.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write14;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd15_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd15 read pattern: { average_update_0[d0, d1] -> in0[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write15 = in0.in0_in0_update_0_write15_to_average_rd15.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write15;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd16_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd16 read pattern: { average_update_0[d0, d1] -> in0[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write16 = in0.in0_in0_update_0_write16_to_average_rd16.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write16;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd17_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd17 read pattern: { average_update_0[d0, d1] -> in0[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write17 = in0.in0_in0_update_0_write17_to_average_rd17.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write17;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd18_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd18 read pattern: { average_update_0[d0, d1] -> in0[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write18 = in0.in0_in0_update_0_write18_to_average_rd18.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write18;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd19_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd19 read pattern: { average_update_0[d0, d1] -> in0[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write19 = in0.in0_in0_update_0_write19_to_average_rd19.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write19;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd2_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd2 read pattern: { average_update_0[d0, d1] -> in0[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write2 = in0.in0_in0_update_0_write2_to_average_rd2.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write2;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd20_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd20 read pattern: { average_update_0[d0, d1] -> in0[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write20 = in0.in0_in0_update_0_write20_to_average_rd20.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write20;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd21_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd21 read pattern: { average_update_0[d0, d1] -> in0[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write21 = in0.in0_in0_update_0_write21_to_average_rd21.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write21;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd22_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd22 read pattern: { average_update_0[d0, d1] -> in0[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write22 = in0.in0_in0_update_0_write22_to_average_rd22.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write22;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd23_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd23 read pattern: { average_update_0[d0, d1] -> in0[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write23 = in0.in0_in0_update_0_write23_to_average_rd23.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write23;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd24_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd24 read pattern: { average_update_0[d0, d1] -> in0[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write24 = in0.in0_in0_update_0_write24_to_average_rd24.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write24;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd25_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd25 read pattern: { average_update_0[d0, d1] -> in0[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write25 = in0.in0_in0_update_0_write25_to_average_rd25.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write25;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd26_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd26 read pattern: { average_update_0[d0, d1] -> in0[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write26 = in0.in0_in0_update_0_write26_to_average_rd26.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write26;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd27_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd27 read pattern: { average_update_0[d0, d1] -> in0[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write27 = in0.in0_in0_update_0_write27_to_average_rd27.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write27;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd28_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd28 read pattern: { average_update_0[d0, d1] -> in0[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write28 = in0.in0_in0_update_0_write28_to_average_rd28.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write28;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd29_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd29 read pattern: { average_update_0[d0, d1] -> in0[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write29 = in0.in0_in0_update_0_write29_to_average_rd29.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write29;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd3_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd3 read pattern: { average_update_0[d0, d1] -> in0[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write3 = in0.in0_in0_update_0_write3_to_average_rd3.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write3;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd30_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd30 read pattern: { average_update_0[d0, d1] -> in0[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write30 = in0.in0_in0_update_0_write30_to_average_rd30.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write30;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd31_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd31 read pattern: { average_update_0[d0, d1] -> in0[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write31 = in0.in0_in0_update_0_write31_to_average_rd31.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write31;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd32_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd32 read pattern: { average_update_0[d0, d1] -> in0[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write32 = in0.in0_in0_update_0_write32_to_average_rd32.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write32;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd33_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd33 read pattern: { average_update_0[d0, d1] -> in0[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write33 = in0.in0_in0_update_0_write33_to_average_rd33.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write33;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd34_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd34 read pattern: { average_update_0[d0, d1] -> in0[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write34 = in0.in0_in0_update_0_write34_to_average_rd34.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write34;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd35_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd35 read pattern: { average_update_0[d0, d1] -> in0[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write35 = in0.in0_in0_update_0_write35_to_average_rd35.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write35;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd36_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd36 read pattern: { average_update_0[d0, d1] -> in0[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write36 = in0.in0_in0_update_0_write36_to_average_rd36.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write36;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd37_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd37 read pattern: { average_update_0[d0, d1] -> in0[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write37 = in0.in0_in0_update_0_write37_to_average_rd37.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write37;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd38_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd38 read pattern: { average_update_0[d0, d1] -> in0[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write38 = in0.in0_in0_update_0_write38_to_average_rd38.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write38;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd39_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd39 read pattern: { average_update_0[d0, d1] -> in0[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write39 = in0.in0_in0_update_0_write39_to_average_rd39.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write39;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd4_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd4 read pattern: { average_update_0[d0, d1] -> in0[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write4 = in0.in0_in0_update_0_write4_to_average_rd4.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write4;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd40_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd40 read pattern: { average_update_0[d0, d1] -> in0[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write40 = in0.in0_in0_update_0_write40_to_average_rd40.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write40;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd41_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd41 read pattern: { average_update_0[d0, d1] -> in0[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write41 = in0.in0_in0_update_0_write41_to_average_rd41.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write41;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd42_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd42 read pattern: { average_update_0[d0, d1] -> in0[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write42 = in0.in0_in0_update_0_write42_to_average_rd42.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write42;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd43_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd43 read pattern: { average_update_0[d0, d1] -> in0[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write43 = in0.in0_in0_update_0_write43_to_average_rd43.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write43;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd44_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd44 read pattern: { average_update_0[d0, d1] -> in0[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write44 = in0.in0_in0_update_0_write44_to_average_rd44.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write44;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd45_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd45 read pattern: { average_update_0[d0, d1] -> in0[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write45 = in0.in0_in0_update_0_write45_to_average_rd45.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write45;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd46_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd46 read pattern: { average_update_0[d0, d1] -> in0[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write46 = in0.in0_in0_update_0_write46_to_average_rd46.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write46;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd47_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd47 read pattern: { average_update_0[d0, d1] -> in0[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write47 = in0.in0_in0_update_0_write47_to_average_rd47.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write47;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd48_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd48 read pattern: { average_update_0[d0, d1] -> in0[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write48 = in0.in0_in0_update_0_write48_to_average_rd48.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write48;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd49_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd49 read pattern: { average_update_0[d0, d1] -> in0[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write49 = in0.in0_in0_update_0_write49_to_average_rd49.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write49;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd5_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd5 read pattern: { average_update_0[d0, d1] -> in0[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write5 = in0.in0_in0_update_0_write5_to_average_rd5.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write5;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd50_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd50 read pattern: { average_update_0[d0, d1] -> in0[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write50 = in0.in0_in0_update_0_write50_to_average_rd50.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write50;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd51_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd51 read pattern: { average_update_0[d0, d1] -> in0[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write51 = in0.in0_in0_update_0_write51_to_average_rd51.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write51;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd52_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd52 read pattern: { average_update_0[d0, d1] -> in0[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write52 = in0.in0_in0_update_0_write52_to_average_rd52.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write52;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd53_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd53 read pattern: { average_update_0[d0, d1] -> in0[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write53 = in0.in0_in0_update_0_write53_to_average_rd53.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write53;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd54_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd54 read pattern: { average_update_0[d0, d1] -> in0[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write54 = in0.in0_in0_update_0_write54_to_average_rd54.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write54;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd55_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd55 read pattern: { average_update_0[d0, d1] -> in0[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write55 = in0.in0_in0_update_0_write55_to_average_rd55.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write55;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd56_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd56 read pattern: { average_update_0[d0, d1] -> in0[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write56 = in0.in0_in0_update_0_write56_to_average_rd56.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write56;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd57_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd57 read pattern: { average_update_0[d0, d1] -> in0[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write57 = in0.in0_in0_update_0_write57_to_average_rd57.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write57;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd58_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd58 read pattern: { average_update_0[d0, d1] -> in0[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write58 = in0.in0_in0_update_0_write58_to_average_rd58.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write58;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd59_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd59 read pattern: { average_update_0[d0, d1] -> in0[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write59 = in0.in0_in0_update_0_write59_to_average_rd59.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write59;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd6_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd6 read pattern: { average_update_0[d0, d1] -> in0[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write6 = in0.in0_in0_update_0_write6_to_average_rd6.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write6;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd60_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd60 read pattern: { average_update_0[d0, d1] -> in0[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write60 = in0.in0_in0_update_0_write60_to_average_rd60.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write60;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd61_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd61 read pattern: { average_update_0[d0, d1] -> in0[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write61 = in0.in0_in0_update_0_write61_to_average_rd61.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write61;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd62_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd62 read pattern: { average_update_0[d0, d1] -> in0[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write62 = in0.in0_in0_update_0_write62_to_average_rd62.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write62;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd63_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd63 read pattern: { average_update_0[d0, d1] -> in0[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write63 = in0.in0_in0_update_0_write63_to_average_rd63.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write63;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd7_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd7 read pattern: { average_update_0[d0, d1] -> in0[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write7 = in0.in0_in0_update_0_write7_to_average_rd7.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write7;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd8_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd8 read pattern: { average_update_0[d0, d1] -> in0[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write8 = in0.in0_in0_update_0_write8_to_average_rd8.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write8;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd9_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd9 read pattern: { average_update_0[d0, d1] -> in0[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write9 = in0.in0_in0_update_0_write9_to_average_rd9.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write9;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

// # of bundles = 2
// average_update_0_read
//	average_rd0
//	average_rd1
//	average_rd2
//	average_rd3
//	average_rd4
//	average_rd5
//	average_rd6
//	average_rd7
//	average_rd8
//	average_rd9
//	average_rd10
//	average_rd11
//	average_rd12
//	average_rd13
//	average_rd14
//	average_rd15
//	average_rd16
//	average_rd17
//	average_rd18
//	average_rd19
//	average_rd20
//	average_rd21
//	average_rd22
//	average_rd23
//	average_rd24
//	average_rd25
//	average_rd26
//	average_rd27
//	average_rd28
//	average_rd29
//	average_rd30
//	average_rd31
//	average_rd32
//	average_rd33
//	average_rd34
//	average_rd35
//	average_rd36
//	average_rd37
//	average_rd38
//	average_rd39
//	average_rd40
//	average_rd41
//	average_rd42
//	average_rd43
//	average_rd44
//	average_rd45
//	average_rd46
//	average_rd47
//	average_rd48
//	average_rd49
//	average_rd50
//	average_rd51
//	average_rd52
//	average_rd53
//	average_rd54
//	average_rd55
//	average_rd56
//	average_rd57
//	average_rd58
//	average_rd59
//	average_rd60
//	average_rd61
//	average_rd62
//	average_rd63
inline hw_uint<2048> in0_average_update_0_read_bundle_read(in0_cache& in0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // average_rd0
    // average_rd1
    // average_rd2
    // average_rd3
    // average_rd4
    // average_rd5
    // average_rd6
    // average_rd7
    // average_rd8
    // average_rd9
    // average_rd10
    // average_rd11
    // average_rd12
    // average_rd13
    // average_rd14
    // average_rd15
    // average_rd16
    // average_rd17
    // average_rd18
    // average_rd19
    // average_rd20
    // average_rd21
    // average_rd22
    // average_rd23
    // average_rd24
    // average_rd25
    // average_rd26
    // average_rd27
    // average_rd28
    // average_rd29
    // average_rd30
    // average_rd31
    // average_rd32
    // average_rd33
    // average_rd34
    // average_rd35
    // average_rd36
    // average_rd37
    // average_rd38
    // average_rd39
    // average_rd40
    // average_rd41
    // average_rd42
    // average_rd43
    // average_rd44
    // average_rd45
    // average_rd46
    // average_rd47
    // average_rd48
    // average_rd49
    // average_rd50
    // average_rd51
    // average_rd52
    // average_rd53
    // average_rd54
    // average_rd55
    // average_rd56
    // average_rd57
    // average_rd58
    // average_rd59
    // average_rd60
    // average_rd61
    // average_rd62
    // average_rd63

	hw_uint<2048> result;
	hw_uint<32>  average_rd0_res = average_rd0_select(in0, d0, d1, dynamic_address);
	set_at<0, 2048>(result, average_rd0_res);
	hw_uint<32>  average_rd1_res = average_rd1_select(in0, d0, d1, dynamic_address);
	set_at<32, 2048>(result, average_rd1_res);
	hw_uint<32>  average_rd2_res = average_rd2_select(in0, d0, d1, dynamic_address);
	set_at<64, 2048>(result, average_rd2_res);
	hw_uint<32>  average_rd3_res = average_rd3_select(in0, d0, d1, dynamic_address);
	set_at<96, 2048>(result, average_rd3_res);
	hw_uint<32>  average_rd4_res = average_rd4_select(in0, d0, d1, dynamic_address);
	set_at<128, 2048>(result, average_rd4_res);
	hw_uint<32>  average_rd5_res = average_rd5_select(in0, d0, d1, dynamic_address);
	set_at<160, 2048>(result, average_rd5_res);
	hw_uint<32>  average_rd6_res = average_rd6_select(in0, d0, d1, dynamic_address);
	set_at<192, 2048>(result, average_rd6_res);
	hw_uint<32>  average_rd7_res = average_rd7_select(in0, d0, d1, dynamic_address);
	set_at<224, 2048>(result, average_rd7_res);
	hw_uint<32>  average_rd8_res = average_rd8_select(in0, d0, d1, dynamic_address);
	set_at<256, 2048>(result, average_rd8_res);
	hw_uint<32>  average_rd9_res = average_rd9_select(in0, d0, d1, dynamic_address);
	set_at<288, 2048>(result, average_rd9_res);
	hw_uint<32>  average_rd10_res = average_rd10_select(in0, d0, d1, dynamic_address);
	set_at<320, 2048>(result, average_rd10_res);
	hw_uint<32>  average_rd11_res = average_rd11_select(in0, d0, d1, dynamic_address);
	set_at<352, 2048>(result, average_rd11_res);
	hw_uint<32>  average_rd12_res = average_rd12_select(in0, d0, d1, dynamic_address);
	set_at<384, 2048>(result, average_rd12_res);
	hw_uint<32>  average_rd13_res = average_rd13_select(in0, d0, d1, dynamic_address);
	set_at<416, 2048>(result, average_rd13_res);
	hw_uint<32>  average_rd14_res = average_rd14_select(in0, d0, d1, dynamic_address);
	set_at<448, 2048>(result, average_rd14_res);
	hw_uint<32>  average_rd15_res = average_rd15_select(in0, d0, d1, dynamic_address);
	set_at<480, 2048>(result, average_rd15_res);
	hw_uint<32>  average_rd16_res = average_rd16_select(in0, d0, d1, dynamic_address);
	set_at<512, 2048>(result, average_rd16_res);
	hw_uint<32>  average_rd17_res = average_rd17_select(in0, d0, d1, dynamic_address);
	set_at<544, 2048>(result, average_rd17_res);
	hw_uint<32>  average_rd18_res = average_rd18_select(in0, d0, d1, dynamic_address);
	set_at<576, 2048>(result, average_rd18_res);
	hw_uint<32>  average_rd19_res = average_rd19_select(in0, d0, d1, dynamic_address);
	set_at<608, 2048>(result, average_rd19_res);
	hw_uint<32>  average_rd20_res = average_rd20_select(in0, d0, d1, dynamic_address);
	set_at<640, 2048>(result, average_rd20_res);
	hw_uint<32>  average_rd21_res = average_rd21_select(in0, d0, d1, dynamic_address);
	set_at<672, 2048>(result, average_rd21_res);
	hw_uint<32>  average_rd22_res = average_rd22_select(in0, d0, d1, dynamic_address);
	set_at<704, 2048>(result, average_rd22_res);
	hw_uint<32>  average_rd23_res = average_rd23_select(in0, d0, d1, dynamic_address);
	set_at<736, 2048>(result, average_rd23_res);
	hw_uint<32>  average_rd24_res = average_rd24_select(in0, d0, d1, dynamic_address);
	set_at<768, 2048>(result, average_rd24_res);
	hw_uint<32>  average_rd25_res = average_rd25_select(in0, d0, d1, dynamic_address);
	set_at<800, 2048>(result, average_rd25_res);
	hw_uint<32>  average_rd26_res = average_rd26_select(in0, d0, d1, dynamic_address);
	set_at<832, 2048>(result, average_rd26_res);
	hw_uint<32>  average_rd27_res = average_rd27_select(in0, d0, d1, dynamic_address);
	set_at<864, 2048>(result, average_rd27_res);
	hw_uint<32>  average_rd28_res = average_rd28_select(in0, d0, d1, dynamic_address);
	set_at<896, 2048>(result, average_rd28_res);
	hw_uint<32>  average_rd29_res = average_rd29_select(in0, d0, d1, dynamic_address);
	set_at<928, 2048>(result, average_rd29_res);
	hw_uint<32>  average_rd30_res = average_rd30_select(in0, d0, d1, dynamic_address);
	set_at<960, 2048>(result, average_rd30_res);
	hw_uint<32>  average_rd31_res = average_rd31_select(in0, d0, d1, dynamic_address);
	set_at<992, 2048>(result, average_rd31_res);
	hw_uint<32>  average_rd32_res = average_rd32_select(in0, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, average_rd32_res);
	hw_uint<32>  average_rd33_res = average_rd33_select(in0, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, average_rd33_res);
	hw_uint<32>  average_rd34_res = average_rd34_select(in0, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, average_rd34_res);
	hw_uint<32>  average_rd35_res = average_rd35_select(in0, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, average_rd35_res);
	hw_uint<32>  average_rd36_res = average_rd36_select(in0, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, average_rd36_res);
	hw_uint<32>  average_rd37_res = average_rd37_select(in0, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, average_rd37_res);
	hw_uint<32>  average_rd38_res = average_rd38_select(in0, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, average_rd38_res);
	hw_uint<32>  average_rd39_res = average_rd39_select(in0, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, average_rd39_res);
	hw_uint<32>  average_rd40_res = average_rd40_select(in0, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, average_rd40_res);
	hw_uint<32>  average_rd41_res = average_rd41_select(in0, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, average_rd41_res);
	hw_uint<32>  average_rd42_res = average_rd42_select(in0, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, average_rd42_res);
	hw_uint<32>  average_rd43_res = average_rd43_select(in0, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, average_rd43_res);
	hw_uint<32>  average_rd44_res = average_rd44_select(in0, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, average_rd44_res);
	hw_uint<32>  average_rd45_res = average_rd45_select(in0, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, average_rd45_res);
	hw_uint<32>  average_rd46_res = average_rd46_select(in0, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, average_rd46_res);
	hw_uint<32>  average_rd47_res = average_rd47_select(in0, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, average_rd47_res);
	hw_uint<32>  average_rd48_res = average_rd48_select(in0, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, average_rd48_res);
	hw_uint<32>  average_rd49_res = average_rd49_select(in0, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, average_rd49_res);
	hw_uint<32>  average_rd50_res = average_rd50_select(in0, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, average_rd50_res);
	hw_uint<32>  average_rd51_res = average_rd51_select(in0, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, average_rd51_res);
	hw_uint<32>  average_rd52_res = average_rd52_select(in0, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, average_rd52_res);
	hw_uint<32>  average_rd53_res = average_rd53_select(in0, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, average_rd53_res);
	hw_uint<32>  average_rd54_res = average_rd54_select(in0, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, average_rd54_res);
	hw_uint<32>  average_rd55_res = average_rd55_select(in0, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, average_rd55_res);
	hw_uint<32>  average_rd56_res = average_rd56_select(in0, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, average_rd56_res);
	hw_uint<32>  average_rd57_res = average_rd57_select(in0, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, average_rd57_res);
	hw_uint<32>  average_rd58_res = average_rd58_select(in0, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, average_rd58_res);
	hw_uint<32>  average_rd59_res = average_rd59_select(in0, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, average_rd59_res);
	hw_uint<32>  average_rd60_res = average_rd60_select(in0, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, average_rd60_res);
	hw_uint<32>  average_rd61_res = average_rd61_select(in0, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, average_rd61_res);
	hw_uint<32>  average_rd62_res = average_rd62_select(in0, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, average_rd62_res);
	hw_uint<32>  average_rd63_res = average_rd63_select(in0, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, average_rd63_res);
	return result;
}

// in0_update_0_write
//	in0_in0_update_0_write0
//	in0_in0_update_0_write1
//	in0_in0_update_0_write2
//	in0_in0_update_0_write3
//	in0_in0_update_0_write4
//	in0_in0_update_0_write5
//	in0_in0_update_0_write6
//	in0_in0_update_0_write7
//	in0_in0_update_0_write8
//	in0_in0_update_0_write9
//	in0_in0_update_0_write10
//	in0_in0_update_0_write11
//	in0_in0_update_0_write12
//	in0_in0_update_0_write13
//	in0_in0_update_0_write14
//	in0_in0_update_0_write15
//	in0_in0_update_0_write16
//	in0_in0_update_0_write17
//	in0_in0_update_0_write18
//	in0_in0_update_0_write19
//	in0_in0_update_0_write20
//	in0_in0_update_0_write21
//	in0_in0_update_0_write22
//	in0_in0_update_0_write23
//	in0_in0_update_0_write24
//	in0_in0_update_0_write25
//	in0_in0_update_0_write26
//	in0_in0_update_0_write27
//	in0_in0_update_0_write28
//	in0_in0_update_0_write29
//	in0_in0_update_0_write30
//	in0_in0_update_0_write31
//	in0_in0_update_0_write32
//	in0_in0_update_0_write33
//	in0_in0_update_0_write34
//	in0_in0_update_0_write35
//	in0_in0_update_0_write36
//	in0_in0_update_0_write37
//	in0_in0_update_0_write38
//	in0_in0_update_0_write39
//	in0_in0_update_0_write40
//	in0_in0_update_0_write41
//	in0_in0_update_0_write42
//	in0_in0_update_0_write43
//	in0_in0_update_0_write44
//	in0_in0_update_0_write45
//	in0_in0_update_0_write46
//	in0_in0_update_0_write47
//	in0_in0_update_0_write48
//	in0_in0_update_0_write49
//	in0_in0_update_0_write50
//	in0_in0_update_0_write51
//	in0_in0_update_0_write52
//	in0_in0_update_0_write53
//	in0_in0_update_0_write54
//	in0_in0_update_0_write55
//	in0_in0_update_0_write56
//	in0_in0_update_0_write57
//	in0_in0_update_0_write58
//	in0_in0_update_0_write59
//	in0_in0_update_0_write60
//	in0_in0_update_0_write61
//	in0_in0_update_0_write62
//	in0_in0_update_0_write63
inline void in0_in0_update_0_write_bundle_write(hw_uint<2048>& in0_update_0_write, in0_cache& in0, int d0, int d1, int dynamic_address) {
	hw_uint<32>  in0_in0_update_0_write0_res = in0_update_0_write.extract<0, 31>();
	in0_in0_update_0_write0_write(in0_in0_update_0_write0_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write1_res = in0_update_0_write.extract<32, 63>();
	in0_in0_update_0_write1_write(in0_in0_update_0_write1_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write2_res = in0_update_0_write.extract<64, 95>();
	in0_in0_update_0_write2_write(in0_in0_update_0_write2_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write3_res = in0_update_0_write.extract<96, 127>();
	in0_in0_update_0_write3_write(in0_in0_update_0_write3_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write4_res = in0_update_0_write.extract<128, 159>();
	in0_in0_update_0_write4_write(in0_in0_update_0_write4_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write5_res = in0_update_0_write.extract<160, 191>();
	in0_in0_update_0_write5_write(in0_in0_update_0_write5_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write6_res = in0_update_0_write.extract<192, 223>();
	in0_in0_update_0_write6_write(in0_in0_update_0_write6_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write7_res = in0_update_0_write.extract<224, 255>();
	in0_in0_update_0_write7_write(in0_in0_update_0_write7_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write8_res = in0_update_0_write.extract<256, 287>();
	in0_in0_update_0_write8_write(in0_in0_update_0_write8_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write9_res = in0_update_0_write.extract<288, 319>();
	in0_in0_update_0_write9_write(in0_in0_update_0_write9_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write10_res = in0_update_0_write.extract<320, 351>();
	in0_in0_update_0_write10_write(in0_in0_update_0_write10_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write11_res = in0_update_0_write.extract<352, 383>();
	in0_in0_update_0_write11_write(in0_in0_update_0_write11_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write12_res = in0_update_0_write.extract<384, 415>();
	in0_in0_update_0_write12_write(in0_in0_update_0_write12_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write13_res = in0_update_0_write.extract<416, 447>();
	in0_in0_update_0_write13_write(in0_in0_update_0_write13_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write14_res = in0_update_0_write.extract<448, 479>();
	in0_in0_update_0_write14_write(in0_in0_update_0_write14_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write15_res = in0_update_0_write.extract<480, 511>();
	in0_in0_update_0_write15_write(in0_in0_update_0_write15_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write16_res = in0_update_0_write.extract<512, 543>();
	in0_in0_update_0_write16_write(in0_in0_update_0_write16_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write17_res = in0_update_0_write.extract<544, 575>();
	in0_in0_update_0_write17_write(in0_in0_update_0_write17_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write18_res = in0_update_0_write.extract<576, 607>();
	in0_in0_update_0_write18_write(in0_in0_update_0_write18_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write19_res = in0_update_0_write.extract<608, 639>();
	in0_in0_update_0_write19_write(in0_in0_update_0_write19_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write20_res = in0_update_0_write.extract<640, 671>();
	in0_in0_update_0_write20_write(in0_in0_update_0_write20_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write21_res = in0_update_0_write.extract<672, 703>();
	in0_in0_update_0_write21_write(in0_in0_update_0_write21_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write22_res = in0_update_0_write.extract<704, 735>();
	in0_in0_update_0_write22_write(in0_in0_update_0_write22_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write23_res = in0_update_0_write.extract<736, 767>();
	in0_in0_update_0_write23_write(in0_in0_update_0_write23_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write24_res = in0_update_0_write.extract<768, 799>();
	in0_in0_update_0_write24_write(in0_in0_update_0_write24_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write25_res = in0_update_0_write.extract<800, 831>();
	in0_in0_update_0_write25_write(in0_in0_update_0_write25_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write26_res = in0_update_0_write.extract<832, 863>();
	in0_in0_update_0_write26_write(in0_in0_update_0_write26_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write27_res = in0_update_0_write.extract<864, 895>();
	in0_in0_update_0_write27_write(in0_in0_update_0_write27_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write28_res = in0_update_0_write.extract<896, 927>();
	in0_in0_update_0_write28_write(in0_in0_update_0_write28_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write29_res = in0_update_0_write.extract<928, 959>();
	in0_in0_update_0_write29_write(in0_in0_update_0_write29_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write30_res = in0_update_0_write.extract<960, 991>();
	in0_in0_update_0_write30_write(in0_in0_update_0_write30_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write31_res = in0_update_0_write.extract<992, 1023>();
	in0_in0_update_0_write31_write(in0_in0_update_0_write31_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write32_res = in0_update_0_write.extract<1024, 1055>();
	in0_in0_update_0_write32_write(in0_in0_update_0_write32_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write33_res = in0_update_0_write.extract<1056, 1087>();
	in0_in0_update_0_write33_write(in0_in0_update_0_write33_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write34_res = in0_update_0_write.extract<1088, 1119>();
	in0_in0_update_0_write34_write(in0_in0_update_0_write34_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write35_res = in0_update_0_write.extract<1120, 1151>();
	in0_in0_update_0_write35_write(in0_in0_update_0_write35_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write36_res = in0_update_0_write.extract<1152, 1183>();
	in0_in0_update_0_write36_write(in0_in0_update_0_write36_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write37_res = in0_update_0_write.extract<1184, 1215>();
	in0_in0_update_0_write37_write(in0_in0_update_0_write37_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write38_res = in0_update_0_write.extract<1216, 1247>();
	in0_in0_update_0_write38_write(in0_in0_update_0_write38_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write39_res = in0_update_0_write.extract<1248, 1279>();
	in0_in0_update_0_write39_write(in0_in0_update_0_write39_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write40_res = in0_update_0_write.extract<1280, 1311>();
	in0_in0_update_0_write40_write(in0_in0_update_0_write40_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write41_res = in0_update_0_write.extract<1312, 1343>();
	in0_in0_update_0_write41_write(in0_in0_update_0_write41_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write42_res = in0_update_0_write.extract<1344, 1375>();
	in0_in0_update_0_write42_write(in0_in0_update_0_write42_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write43_res = in0_update_0_write.extract<1376, 1407>();
	in0_in0_update_0_write43_write(in0_in0_update_0_write43_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write44_res = in0_update_0_write.extract<1408, 1439>();
	in0_in0_update_0_write44_write(in0_in0_update_0_write44_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write45_res = in0_update_0_write.extract<1440, 1471>();
	in0_in0_update_0_write45_write(in0_in0_update_0_write45_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write46_res = in0_update_0_write.extract<1472, 1503>();
	in0_in0_update_0_write46_write(in0_in0_update_0_write46_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write47_res = in0_update_0_write.extract<1504, 1535>();
	in0_in0_update_0_write47_write(in0_in0_update_0_write47_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write48_res = in0_update_0_write.extract<1536, 1567>();
	in0_in0_update_0_write48_write(in0_in0_update_0_write48_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write49_res = in0_update_0_write.extract<1568, 1599>();
	in0_in0_update_0_write49_write(in0_in0_update_0_write49_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write50_res = in0_update_0_write.extract<1600, 1631>();
	in0_in0_update_0_write50_write(in0_in0_update_0_write50_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write51_res = in0_update_0_write.extract<1632, 1663>();
	in0_in0_update_0_write51_write(in0_in0_update_0_write51_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write52_res = in0_update_0_write.extract<1664, 1695>();
	in0_in0_update_0_write52_write(in0_in0_update_0_write52_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write53_res = in0_update_0_write.extract<1696, 1727>();
	in0_in0_update_0_write53_write(in0_in0_update_0_write53_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write54_res = in0_update_0_write.extract<1728, 1759>();
	in0_in0_update_0_write54_write(in0_in0_update_0_write54_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write55_res = in0_update_0_write.extract<1760, 1791>();
	in0_in0_update_0_write55_write(in0_in0_update_0_write55_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write56_res = in0_update_0_write.extract<1792, 1823>();
	in0_in0_update_0_write56_write(in0_in0_update_0_write56_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write57_res = in0_update_0_write.extract<1824, 1855>();
	in0_in0_update_0_write57_write(in0_in0_update_0_write57_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write58_res = in0_update_0_write.extract<1856, 1887>();
	in0_in0_update_0_write58_write(in0_in0_update_0_write58_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write59_res = in0_update_0_write.extract<1888, 1919>();
	in0_in0_update_0_write59_write(in0_in0_update_0_write59_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write60_res = in0_update_0_write.extract<1920, 1951>();
	in0_in0_update_0_write60_write(in0_in0_update_0_write60_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write61_res = in0_update_0_write.extract<1952, 1983>();
	in0_in0_update_0_write61_write(in0_in0_update_0_write61_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write62_res = in0_update_0_write.extract<1984, 2015>();
	in0_in0_update_0_write62_write(in0_in0_update_0_write62_res, in0, d0, d1, dynamic_address);
	hw_uint<32>  in0_in0_update_0_write63_res = in0_update_0_write.extract<2016, 2047>();
	in0_in0_update_0_write63_write(in0_in0_update_0_write63_res, in0, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct in1_in1_update_0_write0_to_average_rd0_cache {
	// RAM Box: {[0, 1856], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write1_to_average_rd1_cache {
	// RAM Box: {[1, 1857], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write10_to_average_rd10_cache {
	// RAM Box: {[10, 1866], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write11_to_average_rd11_cache {
	// RAM Box: {[11, 1867], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write12_to_average_rd12_cache {
	// RAM Box: {[12, 1868], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write13_to_average_rd13_cache {
	// RAM Box: {[13, 1869], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write14_to_average_rd14_cache {
	// RAM Box: {[14, 1870], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write15_to_average_rd15_cache {
	// RAM Box: {[15, 1871], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write16_to_average_rd16_cache {
	// RAM Box: {[16, 1872], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write17_to_average_rd17_cache {
	// RAM Box: {[17, 1873], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write18_to_average_rd18_cache {
	// RAM Box: {[18, 1874], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write19_to_average_rd19_cache {
	// RAM Box: {[19, 1875], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write2_to_average_rd2_cache {
	// RAM Box: {[2, 1858], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write20_to_average_rd20_cache {
	// RAM Box: {[20, 1876], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write21_to_average_rd21_cache {
	// RAM Box: {[21, 1877], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write22_to_average_rd22_cache {
	// RAM Box: {[22, 1878], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write23_to_average_rd23_cache {
	// RAM Box: {[23, 1879], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write24_to_average_rd24_cache {
	// RAM Box: {[24, 1880], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write25_to_average_rd25_cache {
	// RAM Box: {[25, 1881], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write26_to_average_rd26_cache {
	// RAM Box: {[26, 1882], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write27_to_average_rd27_cache {
	// RAM Box: {[27, 1883], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write28_to_average_rd28_cache {
	// RAM Box: {[28, 1884], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write29_to_average_rd29_cache {
	// RAM Box: {[29, 1885], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write3_to_average_rd3_cache {
	// RAM Box: {[3, 1859], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write30_to_average_rd30_cache {
	// RAM Box: {[30, 1886], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write31_to_average_rd31_cache {
	// RAM Box: {[31, 1887], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write32_to_average_rd32_cache {
	// RAM Box: {[32, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write33_to_average_rd33_cache {
	// RAM Box: {[33, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write34_to_average_rd34_cache {
	// RAM Box: {[34, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write35_to_average_rd35_cache {
	// RAM Box: {[35, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write36_to_average_rd36_cache {
	// RAM Box: {[36, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write37_to_average_rd37_cache {
	// RAM Box: {[37, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write38_to_average_rd38_cache {
	// RAM Box: {[38, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write39_to_average_rd39_cache {
	// RAM Box: {[39, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write4_to_average_rd4_cache {
	// RAM Box: {[4, 1860], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write40_to_average_rd40_cache {
	// RAM Box: {[40, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write41_to_average_rd41_cache {
	// RAM Box: {[41, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write42_to_average_rd42_cache {
	// RAM Box: {[42, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write43_to_average_rd43_cache {
	// RAM Box: {[43, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write44_to_average_rd44_cache {
	// RAM Box: {[44, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write45_to_average_rd45_cache {
	// RAM Box: {[45, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write46_to_average_rd46_cache {
	// RAM Box: {[46, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write47_to_average_rd47_cache {
	// RAM Box: {[47, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write48_to_average_rd48_cache {
	// RAM Box: {[48, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write49_to_average_rd49_cache {
	// RAM Box: {[49, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write5_to_average_rd5_cache {
	// RAM Box: {[5, 1861], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write50_to_average_rd50_cache {
	// RAM Box: {[50, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write51_to_average_rd51_cache {
	// RAM Box: {[51, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write52_to_average_rd52_cache {
	// RAM Box: {[52, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write53_to_average_rd53_cache {
	// RAM Box: {[53, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write54_to_average_rd54_cache {
	// RAM Box: {[54, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write55_to_average_rd55_cache {
	// RAM Box: {[55, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write56_to_average_rd56_cache {
	// RAM Box: {[56, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write57_to_average_rd57_cache {
	// RAM Box: {[57, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write58_to_average_rd58_cache {
	// RAM Box: {[58, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write59_to_average_rd59_cache {
	// RAM Box: {[59, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write6_to_average_rd6_cache {
	// RAM Box: {[6, 1862], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write60_to_average_rd60_cache {
	// RAM Box: {[60, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write61_to_average_rd61_cache {
	// RAM Box: {[61, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write62_to_average_rd62_cache {
	// RAM Box: {[62, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write63_to_average_rd63_cache {
	// RAM Box: {[63, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write7_to_average_rd7_cache {
	// RAM Box: {[7, 1863], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write8_to_average_rd8_cache {
	// RAM Box: {[8, 1864], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write9_to_average_rd9_cache {
	// RAM Box: {[9, 1865], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_cache {
  in1_in1_update_0_write0_to_average_rd0_cache in1_in1_update_0_write0_to_average_rd0;
  in1_in1_update_0_write1_to_average_rd1_cache in1_in1_update_0_write1_to_average_rd1;
  in1_in1_update_0_write10_to_average_rd10_cache in1_in1_update_0_write10_to_average_rd10;
  in1_in1_update_0_write11_to_average_rd11_cache in1_in1_update_0_write11_to_average_rd11;
  in1_in1_update_0_write12_to_average_rd12_cache in1_in1_update_0_write12_to_average_rd12;
  in1_in1_update_0_write13_to_average_rd13_cache in1_in1_update_0_write13_to_average_rd13;
  in1_in1_update_0_write14_to_average_rd14_cache in1_in1_update_0_write14_to_average_rd14;
  in1_in1_update_0_write15_to_average_rd15_cache in1_in1_update_0_write15_to_average_rd15;
  in1_in1_update_0_write16_to_average_rd16_cache in1_in1_update_0_write16_to_average_rd16;
  in1_in1_update_0_write17_to_average_rd17_cache in1_in1_update_0_write17_to_average_rd17;
  in1_in1_update_0_write18_to_average_rd18_cache in1_in1_update_0_write18_to_average_rd18;
  in1_in1_update_0_write19_to_average_rd19_cache in1_in1_update_0_write19_to_average_rd19;
  in1_in1_update_0_write2_to_average_rd2_cache in1_in1_update_0_write2_to_average_rd2;
  in1_in1_update_0_write20_to_average_rd20_cache in1_in1_update_0_write20_to_average_rd20;
  in1_in1_update_0_write21_to_average_rd21_cache in1_in1_update_0_write21_to_average_rd21;
  in1_in1_update_0_write22_to_average_rd22_cache in1_in1_update_0_write22_to_average_rd22;
  in1_in1_update_0_write23_to_average_rd23_cache in1_in1_update_0_write23_to_average_rd23;
  in1_in1_update_0_write24_to_average_rd24_cache in1_in1_update_0_write24_to_average_rd24;
  in1_in1_update_0_write25_to_average_rd25_cache in1_in1_update_0_write25_to_average_rd25;
  in1_in1_update_0_write26_to_average_rd26_cache in1_in1_update_0_write26_to_average_rd26;
  in1_in1_update_0_write27_to_average_rd27_cache in1_in1_update_0_write27_to_average_rd27;
  in1_in1_update_0_write28_to_average_rd28_cache in1_in1_update_0_write28_to_average_rd28;
  in1_in1_update_0_write29_to_average_rd29_cache in1_in1_update_0_write29_to_average_rd29;
  in1_in1_update_0_write3_to_average_rd3_cache in1_in1_update_0_write3_to_average_rd3;
  in1_in1_update_0_write30_to_average_rd30_cache in1_in1_update_0_write30_to_average_rd30;
  in1_in1_update_0_write31_to_average_rd31_cache in1_in1_update_0_write31_to_average_rd31;
  in1_in1_update_0_write32_to_average_rd32_cache in1_in1_update_0_write32_to_average_rd32;
  in1_in1_update_0_write33_to_average_rd33_cache in1_in1_update_0_write33_to_average_rd33;
  in1_in1_update_0_write34_to_average_rd34_cache in1_in1_update_0_write34_to_average_rd34;
  in1_in1_update_0_write35_to_average_rd35_cache in1_in1_update_0_write35_to_average_rd35;
  in1_in1_update_0_write36_to_average_rd36_cache in1_in1_update_0_write36_to_average_rd36;
  in1_in1_update_0_write37_to_average_rd37_cache in1_in1_update_0_write37_to_average_rd37;
  in1_in1_update_0_write38_to_average_rd38_cache in1_in1_update_0_write38_to_average_rd38;
  in1_in1_update_0_write39_to_average_rd39_cache in1_in1_update_0_write39_to_average_rd39;
  in1_in1_update_0_write4_to_average_rd4_cache in1_in1_update_0_write4_to_average_rd4;
  in1_in1_update_0_write40_to_average_rd40_cache in1_in1_update_0_write40_to_average_rd40;
  in1_in1_update_0_write41_to_average_rd41_cache in1_in1_update_0_write41_to_average_rd41;
  in1_in1_update_0_write42_to_average_rd42_cache in1_in1_update_0_write42_to_average_rd42;
  in1_in1_update_0_write43_to_average_rd43_cache in1_in1_update_0_write43_to_average_rd43;
  in1_in1_update_0_write44_to_average_rd44_cache in1_in1_update_0_write44_to_average_rd44;
  in1_in1_update_0_write45_to_average_rd45_cache in1_in1_update_0_write45_to_average_rd45;
  in1_in1_update_0_write46_to_average_rd46_cache in1_in1_update_0_write46_to_average_rd46;
  in1_in1_update_0_write47_to_average_rd47_cache in1_in1_update_0_write47_to_average_rd47;
  in1_in1_update_0_write48_to_average_rd48_cache in1_in1_update_0_write48_to_average_rd48;
  in1_in1_update_0_write49_to_average_rd49_cache in1_in1_update_0_write49_to_average_rd49;
  in1_in1_update_0_write5_to_average_rd5_cache in1_in1_update_0_write5_to_average_rd5;
  in1_in1_update_0_write50_to_average_rd50_cache in1_in1_update_0_write50_to_average_rd50;
  in1_in1_update_0_write51_to_average_rd51_cache in1_in1_update_0_write51_to_average_rd51;
  in1_in1_update_0_write52_to_average_rd52_cache in1_in1_update_0_write52_to_average_rd52;
  in1_in1_update_0_write53_to_average_rd53_cache in1_in1_update_0_write53_to_average_rd53;
  in1_in1_update_0_write54_to_average_rd54_cache in1_in1_update_0_write54_to_average_rd54;
  in1_in1_update_0_write55_to_average_rd55_cache in1_in1_update_0_write55_to_average_rd55;
  in1_in1_update_0_write56_to_average_rd56_cache in1_in1_update_0_write56_to_average_rd56;
  in1_in1_update_0_write57_to_average_rd57_cache in1_in1_update_0_write57_to_average_rd57;
  in1_in1_update_0_write58_to_average_rd58_cache in1_in1_update_0_write58_to_average_rd58;
  in1_in1_update_0_write59_to_average_rd59_cache in1_in1_update_0_write59_to_average_rd59;
  in1_in1_update_0_write6_to_average_rd6_cache in1_in1_update_0_write6_to_average_rd6;
  in1_in1_update_0_write60_to_average_rd60_cache in1_in1_update_0_write60_to_average_rd60;
  in1_in1_update_0_write61_to_average_rd61_cache in1_in1_update_0_write61_to_average_rd61;
  in1_in1_update_0_write62_to_average_rd62_cache in1_in1_update_0_write62_to_average_rd62;
  in1_in1_update_0_write63_to_average_rd63_cache in1_in1_update_0_write63_to_average_rd63;
  in1_in1_update_0_write7_to_average_rd7_cache in1_in1_update_0_write7_to_average_rd7;
  in1_in1_update_0_write8_to_average_rd8_cache in1_in1_update_0_write8_to_average_rd8;
  in1_in1_update_0_write9_to_average_rd9_cache in1_in1_update_0_write9_to_average_rd9;
};



inline void in1_in1_update_0_write0_write(hw_uint<32> & in1_in1_update_0_write0, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write0_to_average_rd0.push(in1_in1_update_0_write0);
}

inline void in1_in1_update_0_write1_write(hw_uint<32> & in1_in1_update_0_write1, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write1_to_average_rd1.push(in1_in1_update_0_write1);
}

inline void in1_in1_update_0_write10_write(hw_uint<32> & in1_in1_update_0_write10, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write10_to_average_rd10.push(in1_in1_update_0_write10);
}

inline void in1_in1_update_0_write11_write(hw_uint<32> & in1_in1_update_0_write11, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write11_to_average_rd11.push(in1_in1_update_0_write11);
}

inline void in1_in1_update_0_write12_write(hw_uint<32> & in1_in1_update_0_write12, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write12_to_average_rd12.push(in1_in1_update_0_write12);
}

inline void in1_in1_update_0_write13_write(hw_uint<32> & in1_in1_update_0_write13, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write13_to_average_rd13.push(in1_in1_update_0_write13);
}

inline void in1_in1_update_0_write14_write(hw_uint<32> & in1_in1_update_0_write14, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write14_to_average_rd14.push(in1_in1_update_0_write14);
}

inline void in1_in1_update_0_write15_write(hw_uint<32> & in1_in1_update_0_write15, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write15_to_average_rd15.push(in1_in1_update_0_write15);
}

inline void in1_in1_update_0_write16_write(hw_uint<32> & in1_in1_update_0_write16, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write16_to_average_rd16.push(in1_in1_update_0_write16);
}

inline void in1_in1_update_0_write17_write(hw_uint<32> & in1_in1_update_0_write17, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write17_to_average_rd17.push(in1_in1_update_0_write17);
}

inline void in1_in1_update_0_write18_write(hw_uint<32> & in1_in1_update_0_write18, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write18_to_average_rd18.push(in1_in1_update_0_write18);
}

inline void in1_in1_update_0_write19_write(hw_uint<32> & in1_in1_update_0_write19, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write19_to_average_rd19.push(in1_in1_update_0_write19);
}

inline void in1_in1_update_0_write2_write(hw_uint<32> & in1_in1_update_0_write2, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write2_to_average_rd2.push(in1_in1_update_0_write2);
}

inline void in1_in1_update_0_write20_write(hw_uint<32> & in1_in1_update_0_write20, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write20_to_average_rd20.push(in1_in1_update_0_write20);
}

inline void in1_in1_update_0_write21_write(hw_uint<32> & in1_in1_update_0_write21, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write21_to_average_rd21.push(in1_in1_update_0_write21);
}

inline void in1_in1_update_0_write22_write(hw_uint<32> & in1_in1_update_0_write22, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write22_to_average_rd22.push(in1_in1_update_0_write22);
}

inline void in1_in1_update_0_write23_write(hw_uint<32> & in1_in1_update_0_write23, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write23_to_average_rd23.push(in1_in1_update_0_write23);
}

inline void in1_in1_update_0_write24_write(hw_uint<32> & in1_in1_update_0_write24, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write24_to_average_rd24.push(in1_in1_update_0_write24);
}

inline void in1_in1_update_0_write25_write(hw_uint<32> & in1_in1_update_0_write25, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write25_to_average_rd25.push(in1_in1_update_0_write25);
}

inline void in1_in1_update_0_write26_write(hw_uint<32> & in1_in1_update_0_write26, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write26_to_average_rd26.push(in1_in1_update_0_write26);
}

inline void in1_in1_update_0_write27_write(hw_uint<32> & in1_in1_update_0_write27, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write27_to_average_rd27.push(in1_in1_update_0_write27);
}

inline void in1_in1_update_0_write28_write(hw_uint<32> & in1_in1_update_0_write28, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write28_to_average_rd28.push(in1_in1_update_0_write28);
}

inline void in1_in1_update_0_write29_write(hw_uint<32> & in1_in1_update_0_write29, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write29_to_average_rd29.push(in1_in1_update_0_write29);
}

inline void in1_in1_update_0_write3_write(hw_uint<32> & in1_in1_update_0_write3, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write3_to_average_rd3.push(in1_in1_update_0_write3);
}

inline void in1_in1_update_0_write30_write(hw_uint<32> & in1_in1_update_0_write30, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write30_to_average_rd30.push(in1_in1_update_0_write30);
}

inline void in1_in1_update_0_write31_write(hw_uint<32> & in1_in1_update_0_write31, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write31_to_average_rd31.push(in1_in1_update_0_write31);
}

inline void in1_in1_update_0_write32_write(hw_uint<32> & in1_in1_update_0_write32, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write32_to_average_rd32.push(in1_in1_update_0_write32);
}

inline void in1_in1_update_0_write33_write(hw_uint<32> & in1_in1_update_0_write33, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write33_to_average_rd33.push(in1_in1_update_0_write33);
}

inline void in1_in1_update_0_write34_write(hw_uint<32> & in1_in1_update_0_write34, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write34_to_average_rd34.push(in1_in1_update_0_write34);
}

inline void in1_in1_update_0_write35_write(hw_uint<32> & in1_in1_update_0_write35, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write35_to_average_rd35.push(in1_in1_update_0_write35);
}

inline void in1_in1_update_0_write36_write(hw_uint<32> & in1_in1_update_0_write36, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write36_to_average_rd36.push(in1_in1_update_0_write36);
}

inline void in1_in1_update_0_write37_write(hw_uint<32> & in1_in1_update_0_write37, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write37_to_average_rd37.push(in1_in1_update_0_write37);
}

inline void in1_in1_update_0_write38_write(hw_uint<32> & in1_in1_update_0_write38, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write38_to_average_rd38.push(in1_in1_update_0_write38);
}

inline void in1_in1_update_0_write39_write(hw_uint<32> & in1_in1_update_0_write39, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write39_to_average_rd39.push(in1_in1_update_0_write39);
}

inline void in1_in1_update_0_write4_write(hw_uint<32> & in1_in1_update_0_write4, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write4_to_average_rd4.push(in1_in1_update_0_write4);
}

inline void in1_in1_update_0_write40_write(hw_uint<32> & in1_in1_update_0_write40, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write40_to_average_rd40.push(in1_in1_update_0_write40);
}

inline void in1_in1_update_0_write41_write(hw_uint<32> & in1_in1_update_0_write41, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write41_to_average_rd41.push(in1_in1_update_0_write41);
}

inline void in1_in1_update_0_write42_write(hw_uint<32> & in1_in1_update_0_write42, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write42_to_average_rd42.push(in1_in1_update_0_write42);
}

inline void in1_in1_update_0_write43_write(hw_uint<32> & in1_in1_update_0_write43, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write43_to_average_rd43.push(in1_in1_update_0_write43);
}

inline void in1_in1_update_0_write44_write(hw_uint<32> & in1_in1_update_0_write44, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write44_to_average_rd44.push(in1_in1_update_0_write44);
}

inline void in1_in1_update_0_write45_write(hw_uint<32> & in1_in1_update_0_write45, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write45_to_average_rd45.push(in1_in1_update_0_write45);
}

inline void in1_in1_update_0_write46_write(hw_uint<32> & in1_in1_update_0_write46, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write46_to_average_rd46.push(in1_in1_update_0_write46);
}

inline void in1_in1_update_0_write47_write(hw_uint<32> & in1_in1_update_0_write47, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write47_to_average_rd47.push(in1_in1_update_0_write47);
}

inline void in1_in1_update_0_write48_write(hw_uint<32> & in1_in1_update_0_write48, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write48_to_average_rd48.push(in1_in1_update_0_write48);
}

inline void in1_in1_update_0_write49_write(hw_uint<32> & in1_in1_update_0_write49, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write49_to_average_rd49.push(in1_in1_update_0_write49);
}

inline void in1_in1_update_0_write5_write(hw_uint<32> & in1_in1_update_0_write5, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write5_to_average_rd5.push(in1_in1_update_0_write5);
}

inline void in1_in1_update_0_write50_write(hw_uint<32> & in1_in1_update_0_write50, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write50_to_average_rd50.push(in1_in1_update_0_write50);
}

inline void in1_in1_update_0_write51_write(hw_uint<32> & in1_in1_update_0_write51, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write51_to_average_rd51.push(in1_in1_update_0_write51);
}

inline void in1_in1_update_0_write52_write(hw_uint<32> & in1_in1_update_0_write52, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write52_to_average_rd52.push(in1_in1_update_0_write52);
}

inline void in1_in1_update_0_write53_write(hw_uint<32> & in1_in1_update_0_write53, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write53_to_average_rd53.push(in1_in1_update_0_write53);
}

inline void in1_in1_update_0_write54_write(hw_uint<32> & in1_in1_update_0_write54, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write54_to_average_rd54.push(in1_in1_update_0_write54);
}

inline void in1_in1_update_0_write55_write(hw_uint<32> & in1_in1_update_0_write55, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write55_to_average_rd55.push(in1_in1_update_0_write55);
}

inline void in1_in1_update_0_write56_write(hw_uint<32> & in1_in1_update_0_write56, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write56_to_average_rd56.push(in1_in1_update_0_write56);
}

inline void in1_in1_update_0_write57_write(hw_uint<32> & in1_in1_update_0_write57, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write57_to_average_rd57.push(in1_in1_update_0_write57);
}

inline void in1_in1_update_0_write58_write(hw_uint<32> & in1_in1_update_0_write58, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write58_to_average_rd58.push(in1_in1_update_0_write58);
}

inline void in1_in1_update_0_write59_write(hw_uint<32> & in1_in1_update_0_write59, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write59_to_average_rd59.push(in1_in1_update_0_write59);
}

inline void in1_in1_update_0_write6_write(hw_uint<32> & in1_in1_update_0_write6, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write6_to_average_rd6.push(in1_in1_update_0_write6);
}

inline void in1_in1_update_0_write60_write(hw_uint<32> & in1_in1_update_0_write60, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write60_to_average_rd60.push(in1_in1_update_0_write60);
}

inline void in1_in1_update_0_write61_write(hw_uint<32> & in1_in1_update_0_write61, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write61_to_average_rd61.push(in1_in1_update_0_write61);
}

inline void in1_in1_update_0_write62_write(hw_uint<32> & in1_in1_update_0_write62, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write62_to_average_rd62.push(in1_in1_update_0_write62);
}

inline void in1_in1_update_0_write63_write(hw_uint<32> & in1_in1_update_0_write63, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write63_to_average_rd63.push(in1_in1_update_0_write63);
}

inline void in1_in1_update_0_write7_write(hw_uint<32> & in1_in1_update_0_write7, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write7_to_average_rd7.push(in1_in1_update_0_write7);
}

inline void in1_in1_update_0_write8_write(hw_uint<32> & in1_in1_update_0_write8, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write8_to_average_rd8.push(in1_in1_update_0_write8);
}

inline void in1_in1_update_0_write9_write(hw_uint<32> & in1_in1_update_0_write9, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write9_to_average_rd9.push(in1_in1_update_0_write9);
}

inline hw_uint<32>  average_rd0_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd0 read pattern: { average_update_0[d0, d1] -> in1[64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write0 = in1.in1_in1_update_0_write0_to_average_rd0.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write0;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd1_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd1 read pattern: { average_update_0[d0, d1] -> in1[1 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write1 = in1.in1_in1_update_0_write1_to_average_rd1.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write1;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd10_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd10 read pattern: { average_update_0[d0, d1] -> in1[10 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write10 = in1.in1_in1_update_0_write10_to_average_rd10.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write10;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd11_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd11 read pattern: { average_update_0[d0, d1] -> in1[11 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write11 = in1.in1_in1_update_0_write11_to_average_rd11.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write11;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd12_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd12 read pattern: { average_update_0[d0, d1] -> in1[12 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write12 = in1.in1_in1_update_0_write12_to_average_rd12.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write12;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd13_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd13 read pattern: { average_update_0[d0, d1] -> in1[13 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write13 = in1.in1_in1_update_0_write13_to_average_rd13.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write13;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd14_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd14 read pattern: { average_update_0[d0, d1] -> in1[14 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write14 = in1.in1_in1_update_0_write14_to_average_rd14.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write14;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd15_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd15 read pattern: { average_update_0[d0, d1] -> in1[15 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write15 = in1.in1_in1_update_0_write15_to_average_rd15.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write15;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd16_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd16 read pattern: { average_update_0[d0, d1] -> in1[16 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write16 = in1.in1_in1_update_0_write16_to_average_rd16.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write16;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd17_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd17 read pattern: { average_update_0[d0, d1] -> in1[17 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write17 = in1.in1_in1_update_0_write17_to_average_rd17.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write17;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd18_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd18 read pattern: { average_update_0[d0, d1] -> in1[18 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write18 = in1.in1_in1_update_0_write18_to_average_rd18.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write18;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd19_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd19 read pattern: { average_update_0[d0, d1] -> in1[19 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write19 = in1.in1_in1_update_0_write19_to_average_rd19.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write19;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd2_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd2 read pattern: { average_update_0[d0, d1] -> in1[2 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write2 = in1.in1_in1_update_0_write2_to_average_rd2.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write2;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd20_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd20 read pattern: { average_update_0[d0, d1] -> in1[20 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write20 = in1.in1_in1_update_0_write20_to_average_rd20.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write20;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd21_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd21 read pattern: { average_update_0[d0, d1] -> in1[21 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write21 = in1.in1_in1_update_0_write21_to_average_rd21.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write21;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd22_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd22 read pattern: { average_update_0[d0, d1] -> in1[22 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write22 = in1.in1_in1_update_0_write22_to_average_rd22.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write22;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd23_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd23 read pattern: { average_update_0[d0, d1] -> in1[23 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write23 = in1.in1_in1_update_0_write23_to_average_rd23.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write23;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd24_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd24 read pattern: { average_update_0[d0, d1] -> in1[24 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write24 = in1.in1_in1_update_0_write24_to_average_rd24.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write24;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd25_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd25 read pattern: { average_update_0[d0, d1] -> in1[25 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write25 = in1.in1_in1_update_0_write25_to_average_rd25.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write25;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd26_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd26 read pattern: { average_update_0[d0, d1] -> in1[26 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write26 = in1.in1_in1_update_0_write26_to_average_rd26.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write26;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd27_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd27 read pattern: { average_update_0[d0, d1] -> in1[27 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write27 = in1.in1_in1_update_0_write27_to_average_rd27.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write27;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd28_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd28 read pattern: { average_update_0[d0, d1] -> in1[28 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write28 = in1.in1_in1_update_0_write28_to_average_rd28.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write28;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd29_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd29 read pattern: { average_update_0[d0, d1] -> in1[29 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write29 = in1.in1_in1_update_0_write29_to_average_rd29.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write29;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd3_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd3 read pattern: { average_update_0[d0, d1] -> in1[3 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write3 = in1.in1_in1_update_0_write3_to_average_rd3.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write3;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd30_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd30 read pattern: { average_update_0[d0, d1] -> in1[30 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write30 = in1.in1_in1_update_0_write30_to_average_rd30.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write30;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd31_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd31 read pattern: { average_update_0[d0, d1] -> in1[31 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write31 = in1.in1_in1_update_0_write31_to_average_rd31.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write31;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd32_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd32 read pattern: { average_update_0[d0, d1] -> in1[32 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write32 = in1.in1_in1_update_0_write32_to_average_rd32.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write32;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd33_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd33 read pattern: { average_update_0[d0, d1] -> in1[33 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write33 = in1.in1_in1_update_0_write33_to_average_rd33.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write33;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd34_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd34 read pattern: { average_update_0[d0, d1] -> in1[34 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write34 = in1.in1_in1_update_0_write34_to_average_rd34.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write34;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd35_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd35 read pattern: { average_update_0[d0, d1] -> in1[35 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write35 = in1.in1_in1_update_0_write35_to_average_rd35.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write35;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd36_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd36 read pattern: { average_update_0[d0, d1] -> in1[36 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write36 = in1.in1_in1_update_0_write36_to_average_rd36.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write36;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd37_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd37 read pattern: { average_update_0[d0, d1] -> in1[37 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write37 = in1.in1_in1_update_0_write37_to_average_rd37.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write37;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd38_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd38 read pattern: { average_update_0[d0, d1] -> in1[38 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write38 = in1.in1_in1_update_0_write38_to_average_rd38.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write38;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd39_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd39 read pattern: { average_update_0[d0, d1] -> in1[39 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write39 = in1.in1_in1_update_0_write39_to_average_rd39.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write39;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd4_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd4 read pattern: { average_update_0[d0, d1] -> in1[4 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write4 = in1.in1_in1_update_0_write4_to_average_rd4.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write4;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd40_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd40 read pattern: { average_update_0[d0, d1] -> in1[40 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write40 = in1.in1_in1_update_0_write40_to_average_rd40.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write40;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd41_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd41 read pattern: { average_update_0[d0, d1] -> in1[41 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write41 = in1.in1_in1_update_0_write41_to_average_rd41.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write41;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd42_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd42 read pattern: { average_update_0[d0, d1] -> in1[42 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write42 = in1.in1_in1_update_0_write42_to_average_rd42.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write42;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd43_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd43 read pattern: { average_update_0[d0, d1] -> in1[43 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write43 = in1.in1_in1_update_0_write43_to_average_rd43.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write43;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd44_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd44 read pattern: { average_update_0[d0, d1] -> in1[44 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write44 = in1.in1_in1_update_0_write44_to_average_rd44.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write44;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd45_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd45 read pattern: { average_update_0[d0, d1] -> in1[45 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write45 = in1.in1_in1_update_0_write45_to_average_rd45.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write45;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd46_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd46 read pattern: { average_update_0[d0, d1] -> in1[46 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write46 = in1.in1_in1_update_0_write46_to_average_rd46.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write46;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd47_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd47 read pattern: { average_update_0[d0, d1] -> in1[47 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write47 = in1.in1_in1_update_0_write47_to_average_rd47.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write47;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd48_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd48 read pattern: { average_update_0[d0, d1] -> in1[48 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write48 = in1.in1_in1_update_0_write48_to_average_rd48.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write48;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd49_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd49 read pattern: { average_update_0[d0, d1] -> in1[49 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write49 = in1.in1_in1_update_0_write49_to_average_rd49.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write49;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd5_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd5 read pattern: { average_update_0[d0, d1] -> in1[5 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write5 = in1.in1_in1_update_0_write5_to_average_rd5.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write5;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd50_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd50 read pattern: { average_update_0[d0, d1] -> in1[50 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write50 = in1.in1_in1_update_0_write50_to_average_rd50.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write50;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd51_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd51 read pattern: { average_update_0[d0, d1] -> in1[51 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write51 = in1.in1_in1_update_0_write51_to_average_rd51.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write51;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd52_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd52 read pattern: { average_update_0[d0, d1] -> in1[52 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write52 = in1.in1_in1_update_0_write52_to_average_rd52.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write52;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd53_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd53 read pattern: { average_update_0[d0, d1] -> in1[53 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write53 = in1.in1_in1_update_0_write53_to_average_rd53.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write53;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd54_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd54 read pattern: { average_update_0[d0, d1] -> in1[54 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write54 = in1.in1_in1_update_0_write54_to_average_rd54.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write54;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd55_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd55 read pattern: { average_update_0[d0, d1] -> in1[55 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write55 = in1.in1_in1_update_0_write55_to_average_rd55.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write55;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd56_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd56 read pattern: { average_update_0[d0, d1] -> in1[56 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write56 = in1.in1_in1_update_0_write56_to_average_rd56.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write56;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd57_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd57 read pattern: { average_update_0[d0, d1] -> in1[57 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write57 = in1.in1_in1_update_0_write57_to_average_rd57.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write57;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd58_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd58 read pattern: { average_update_0[d0, d1] -> in1[58 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write58 = in1.in1_in1_update_0_write58_to_average_rd58.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write58;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd59_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd59 read pattern: { average_update_0[d0, d1] -> in1[59 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write59 = in1.in1_in1_update_0_write59_to_average_rd59.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write59;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd6_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd6 read pattern: { average_update_0[d0, d1] -> in1[6 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write6 = in1.in1_in1_update_0_write6_to_average_rd6.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write6;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd60_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd60 read pattern: { average_update_0[d0, d1] -> in1[60 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write60 = in1.in1_in1_update_0_write60_to_average_rd60.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write60;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd61_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd61 read pattern: { average_update_0[d0, d1] -> in1[61 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write61 = in1.in1_in1_update_0_write61_to_average_rd61.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write61;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd62_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd62 read pattern: { average_update_0[d0, d1] -> in1[62 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write62 = in1.in1_in1_update_0_write62_to_average_rd62.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write62;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd63_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd63 read pattern: { average_update_0[d0, d1] -> in1[63 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write63 = in1.in1_in1_update_0_write63_to_average_rd63.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write63;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd7_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd7 read pattern: { average_update_0[d0, d1] -> in1[7 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write7 = in1.in1_in1_update_0_write7_to_average_rd7.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write7;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd8_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd8 read pattern: { average_update_0[d0, d1] -> in1[8 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write8 = in1.in1_in1_update_0_write8_to_average_rd8.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write8;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<32>  average_rd9_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd9 read pattern: { average_update_0[d0, d1] -> in1[9 + 64d0, d1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write9 = in1.in1_in1_update_0_write9_to_average_rd9.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write9;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

// # of bundles = 2
// average_update_0_read
//	average_rd0
//	average_rd1
//	average_rd2
//	average_rd3
//	average_rd4
//	average_rd5
//	average_rd6
//	average_rd7
//	average_rd8
//	average_rd9
//	average_rd10
//	average_rd11
//	average_rd12
//	average_rd13
//	average_rd14
//	average_rd15
//	average_rd16
//	average_rd17
//	average_rd18
//	average_rd19
//	average_rd20
//	average_rd21
//	average_rd22
//	average_rd23
//	average_rd24
//	average_rd25
//	average_rd26
//	average_rd27
//	average_rd28
//	average_rd29
//	average_rd30
//	average_rd31
//	average_rd32
//	average_rd33
//	average_rd34
//	average_rd35
//	average_rd36
//	average_rd37
//	average_rd38
//	average_rd39
//	average_rd40
//	average_rd41
//	average_rd42
//	average_rd43
//	average_rd44
//	average_rd45
//	average_rd46
//	average_rd47
//	average_rd48
//	average_rd49
//	average_rd50
//	average_rd51
//	average_rd52
//	average_rd53
//	average_rd54
//	average_rd55
//	average_rd56
//	average_rd57
//	average_rd58
//	average_rd59
//	average_rd60
//	average_rd61
//	average_rd62
//	average_rd63
inline hw_uint<2048> in1_average_update_0_read_bundle_read(in1_cache& in1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 64
    // average_rd0
    // average_rd1
    // average_rd2
    // average_rd3
    // average_rd4
    // average_rd5
    // average_rd6
    // average_rd7
    // average_rd8
    // average_rd9
    // average_rd10
    // average_rd11
    // average_rd12
    // average_rd13
    // average_rd14
    // average_rd15
    // average_rd16
    // average_rd17
    // average_rd18
    // average_rd19
    // average_rd20
    // average_rd21
    // average_rd22
    // average_rd23
    // average_rd24
    // average_rd25
    // average_rd26
    // average_rd27
    // average_rd28
    // average_rd29
    // average_rd30
    // average_rd31
    // average_rd32
    // average_rd33
    // average_rd34
    // average_rd35
    // average_rd36
    // average_rd37
    // average_rd38
    // average_rd39
    // average_rd40
    // average_rd41
    // average_rd42
    // average_rd43
    // average_rd44
    // average_rd45
    // average_rd46
    // average_rd47
    // average_rd48
    // average_rd49
    // average_rd50
    // average_rd51
    // average_rd52
    // average_rd53
    // average_rd54
    // average_rd55
    // average_rd56
    // average_rd57
    // average_rd58
    // average_rd59
    // average_rd60
    // average_rd61
    // average_rd62
    // average_rd63

	hw_uint<2048> result;
	hw_uint<32>  average_rd0_res = average_rd0_select(in1, d0, d1, dynamic_address);
	set_at<0, 2048>(result, average_rd0_res);
	hw_uint<32>  average_rd1_res = average_rd1_select(in1, d0, d1, dynamic_address);
	set_at<32, 2048>(result, average_rd1_res);
	hw_uint<32>  average_rd2_res = average_rd2_select(in1, d0, d1, dynamic_address);
	set_at<64, 2048>(result, average_rd2_res);
	hw_uint<32>  average_rd3_res = average_rd3_select(in1, d0, d1, dynamic_address);
	set_at<96, 2048>(result, average_rd3_res);
	hw_uint<32>  average_rd4_res = average_rd4_select(in1, d0, d1, dynamic_address);
	set_at<128, 2048>(result, average_rd4_res);
	hw_uint<32>  average_rd5_res = average_rd5_select(in1, d0, d1, dynamic_address);
	set_at<160, 2048>(result, average_rd5_res);
	hw_uint<32>  average_rd6_res = average_rd6_select(in1, d0, d1, dynamic_address);
	set_at<192, 2048>(result, average_rd6_res);
	hw_uint<32>  average_rd7_res = average_rd7_select(in1, d0, d1, dynamic_address);
	set_at<224, 2048>(result, average_rd7_res);
	hw_uint<32>  average_rd8_res = average_rd8_select(in1, d0, d1, dynamic_address);
	set_at<256, 2048>(result, average_rd8_res);
	hw_uint<32>  average_rd9_res = average_rd9_select(in1, d0, d1, dynamic_address);
	set_at<288, 2048>(result, average_rd9_res);
	hw_uint<32>  average_rd10_res = average_rd10_select(in1, d0, d1, dynamic_address);
	set_at<320, 2048>(result, average_rd10_res);
	hw_uint<32>  average_rd11_res = average_rd11_select(in1, d0, d1, dynamic_address);
	set_at<352, 2048>(result, average_rd11_res);
	hw_uint<32>  average_rd12_res = average_rd12_select(in1, d0, d1, dynamic_address);
	set_at<384, 2048>(result, average_rd12_res);
	hw_uint<32>  average_rd13_res = average_rd13_select(in1, d0, d1, dynamic_address);
	set_at<416, 2048>(result, average_rd13_res);
	hw_uint<32>  average_rd14_res = average_rd14_select(in1, d0, d1, dynamic_address);
	set_at<448, 2048>(result, average_rd14_res);
	hw_uint<32>  average_rd15_res = average_rd15_select(in1, d0, d1, dynamic_address);
	set_at<480, 2048>(result, average_rd15_res);
	hw_uint<32>  average_rd16_res = average_rd16_select(in1, d0, d1, dynamic_address);
	set_at<512, 2048>(result, average_rd16_res);
	hw_uint<32>  average_rd17_res = average_rd17_select(in1, d0, d1, dynamic_address);
	set_at<544, 2048>(result, average_rd17_res);
	hw_uint<32>  average_rd18_res = average_rd18_select(in1, d0, d1, dynamic_address);
	set_at<576, 2048>(result, average_rd18_res);
	hw_uint<32>  average_rd19_res = average_rd19_select(in1, d0, d1, dynamic_address);
	set_at<608, 2048>(result, average_rd19_res);
	hw_uint<32>  average_rd20_res = average_rd20_select(in1, d0, d1, dynamic_address);
	set_at<640, 2048>(result, average_rd20_res);
	hw_uint<32>  average_rd21_res = average_rd21_select(in1, d0, d1, dynamic_address);
	set_at<672, 2048>(result, average_rd21_res);
	hw_uint<32>  average_rd22_res = average_rd22_select(in1, d0, d1, dynamic_address);
	set_at<704, 2048>(result, average_rd22_res);
	hw_uint<32>  average_rd23_res = average_rd23_select(in1, d0, d1, dynamic_address);
	set_at<736, 2048>(result, average_rd23_res);
	hw_uint<32>  average_rd24_res = average_rd24_select(in1, d0, d1, dynamic_address);
	set_at<768, 2048>(result, average_rd24_res);
	hw_uint<32>  average_rd25_res = average_rd25_select(in1, d0, d1, dynamic_address);
	set_at<800, 2048>(result, average_rd25_res);
	hw_uint<32>  average_rd26_res = average_rd26_select(in1, d0, d1, dynamic_address);
	set_at<832, 2048>(result, average_rd26_res);
	hw_uint<32>  average_rd27_res = average_rd27_select(in1, d0, d1, dynamic_address);
	set_at<864, 2048>(result, average_rd27_res);
	hw_uint<32>  average_rd28_res = average_rd28_select(in1, d0, d1, dynamic_address);
	set_at<896, 2048>(result, average_rd28_res);
	hw_uint<32>  average_rd29_res = average_rd29_select(in1, d0, d1, dynamic_address);
	set_at<928, 2048>(result, average_rd29_res);
	hw_uint<32>  average_rd30_res = average_rd30_select(in1, d0, d1, dynamic_address);
	set_at<960, 2048>(result, average_rd30_res);
	hw_uint<32>  average_rd31_res = average_rd31_select(in1, d0, d1, dynamic_address);
	set_at<992, 2048>(result, average_rd31_res);
	hw_uint<32>  average_rd32_res = average_rd32_select(in1, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, average_rd32_res);
	hw_uint<32>  average_rd33_res = average_rd33_select(in1, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, average_rd33_res);
	hw_uint<32>  average_rd34_res = average_rd34_select(in1, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, average_rd34_res);
	hw_uint<32>  average_rd35_res = average_rd35_select(in1, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, average_rd35_res);
	hw_uint<32>  average_rd36_res = average_rd36_select(in1, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, average_rd36_res);
	hw_uint<32>  average_rd37_res = average_rd37_select(in1, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, average_rd37_res);
	hw_uint<32>  average_rd38_res = average_rd38_select(in1, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, average_rd38_res);
	hw_uint<32>  average_rd39_res = average_rd39_select(in1, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, average_rd39_res);
	hw_uint<32>  average_rd40_res = average_rd40_select(in1, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, average_rd40_res);
	hw_uint<32>  average_rd41_res = average_rd41_select(in1, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, average_rd41_res);
	hw_uint<32>  average_rd42_res = average_rd42_select(in1, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, average_rd42_res);
	hw_uint<32>  average_rd43_res = average_rd43_select(in1, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, average_rd43_res);
	hw_uint<32>  average_rd44_res = average_rd44_select(in1, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, average_rd44_res);
	hw_uint<32>  average_rd45_res = average_rd45_select(in1, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, average_rd45_res);
	hw_uint<32>  average_rd46_res = average_rd46_select(in1, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, average_rd46_res);
	hw_uint<32>  average_rd47_res = average_rd47_select(in1, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, average_rd47_res);
	hw_uint<32>  average_rd48_res = average_rd48_select(in1, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, average_rd48_res);
	hw_uint<32>  average_rd49_res = average_rd49_select(in1, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, average_rd49_res);
	hw_uint<32>  average_rd50_res = average_rd50_select(in1, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, average_rd50_res);
	hw_uint<32>  average_rd51_res = average_rd51_select(in1, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, average_rd51_res);
	hw_uint<32>  average_rd52_res = average_rd52_select(in1, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, average_rd52_res);
	hw_uint<32>  average_rd53_res = average_rd53_select(in1, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, average_rd53_res);
	hw_uint<32>  average_rd54_res = average_rd54_select(in1, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, average_rd54_res);
	hw_uint<32>  average_rd55_res = average_rd55_select(in1, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, average_rd55_res);
	hw_uint<32>  average_rd56_res = average_rd56_select(in1, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, average_rd56_res);
	hw_uint<32>  average_rd57_res = average_rd57_select(in1, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, average_rd57_res);
	hw_uint<32>  average_rd58_res = average_rd58_select(in1, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, average_rd58_res);
	hw_uint<32>  average_rd59_res = average_rd59_select(in1, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, average_rd59_res);
	hw_uint<32>  average_rd60_res = average_rd60_select(in1, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, average_rd60_res);
	hw_uint<32>  average_rd61_res = average_rd61_select(in1, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, average_rd61_res);
	hw_uint<32>  average_rd62_res = average_rd62_select(in1, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, average_rd62_res);
	hw_uint<32>  average_rd63_res = average_rd63_select(in1, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, average_rd63_res);
	return result;
}

// in1_update_0_write
//	in1_in1_update_0_write0
//	in1_in1_update_0_write1
//	in1_in1_update_0_write2
//	in1_in1_update_0_write3
//	in1_in1_update_0_write4
//	in1_in1_update_0_write5
//	in1_in1_update_0_write6
//	in1_in1_update_0_write7
//	in1_in1_update_0_write8
//	in1_in1_update_0_write9
//	in1_in1_update_0_write10
//	in1_in1_update_0_write11
//	in1_in1_update_0_write12
//	in1_in1_update_0_write13
//	in1_in1_update_0_write14
//	in1_in1_update_0_write15
//	in1_in1_update_0_write16
//	in1_in1_update_0_write17
//	in1_in1_update_0_write18
//	in1_in1_update_0_write19
//	in1_in1_update_0_write20
//	in1_in1_update_0_write21
//	in1_in1_update_0_write22
//	in1_in1_update_0_write23
//	in1_in1_update_0_write24
//	in1_in1_update_0_write25
//	in1_in1_update_0_write26
//	in1_in1_update_0_write27
//	in1_in1_update_0_write28
//	in1_in1_update_0_write29
//	in1_in1_update_0_write30
//	in1_in1_update_0_write31
//	in1_in1_update_0_write32
//	in1_in1_update_0_write33
//	in1_in1_update_0_write34
//	in1_in1_update_0_write35
//	in1_in1_update_0_write36
//	in1_in1_update_0_write37
//	in1_in1_update_0_write38
//	in1_in1_update_0_write39
//	in1_in1_update_0_write40
//	in1_in1_update_0_write41
//	in1_in1_update_0_write42
//	in1_in1_update_0_write43
//	in1_in1_update_0_write44
//	in1_in1_update_0_write45
//	in1_in1_update_0_write46
//	in1_in1_update_0_write47
//	in1_in1_update_0_write48
//	in1_in1_update_0_write49
//	in1_in1_update_0_write50
//	in1_in1_update_0_write51
//	in1_in1_update_0_write52
//	in1_in1_update_0_write53
//	in1_in1_update_0_write54
//	in1_in1_update_0_write55
//	in1_in1_update_0_write56
//	in1_in1_update_0_write57
//	in1_in1_update_0_write58
//	in1_in1_update_0_write59
//	in1_in1_update_0_write60
//	in1_in1_update_0_write61
//	in1_in1_update_0_write62
//	in1_in1_update_0_write63
inline void in1_in1_update_0_write_bundle_write(hw_uint<2048>& in1_update_0_write, in1_cache& in1, int d0, int d1, int dynamic_address) {
	hw_uint<32>  in1_in1_update_0_write0_res = in1_update_0_write.extract<0, 31>();
	in1_in1_update_0_write0_write(in1_in1_update_0_write0_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write1_res = in1_update_0_write.extract<32, 63>();
	in1_in1_update_0_write1_write(in1_in1_update_0_write1_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write2_res = in1_update_0_write.extract<64, 95>();
	in1_in1_update_0_write2_write(in1_in1_update_0_write2_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write3_res = in1_update_0_write.extract<96, 127>();
	in1_in1_update_0_write3_write(in1_in1_update_0_write3_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write4_res = in1_update_0_write.extract<128, 159>();
	in1_in1_update_0_write4_write(in1_in1_update_0_write4_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write5_res = in1_update_0_write.extract<160, 191>();
	in1_in1_update_0_write5_write(in1_in1_update_0_write5_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write6_res = in1_update_0_write.extract<192, 223>();
	in1_in1_update_0_write6_write(in1_in1_update_0_write6_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write7_res = in1_update_0_write.extract<224, 255>();
	in1_in1_update_0_write7_write(in1_in1_update_0_write7_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write8_res = in1_update_0_write.extract<256, 287>();
	in1_in1_update_0_write8_write(in1_in1_update_0_write8_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write9_res = in1_update_0_write.extract<288, 319>();
	in1_in1_update_0_write9_write(in1_in1_update_0_write9_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write10_res = in1_update_0_write.extract<320, 351>();
	in1_in1_update_0_write10_write(in1_in1_update_0_write10_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write11_res = in1_update_0_write.extract<352, 383>();
	in1_in1_update_0_write11_write(in1_in1_update_0_write11_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write12_res = in1_update_0_write.extract<384, 415>();
	in1_in1_update_0_write12_write(in1_in1_update_0_write12_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write13_res = in1_update_0_write.extract<416, 447>();
	in1_in1_update_0_write13_write(in1_in1_update_0_write13_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write14_res = in1_update_0_write.extract<448, 479>();
	in1_in1_update_0_write14_write(in1_in1_update_0_write14_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write15_res = in1_update_0_write.extract<480, 511>();
	in1_in1_update_0_write15_write(in1_in1_update_0_write15_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write16_res = in1_update_0_write.extract<512, 543>();
	in1_in1_update_0_write16_write(in1_in1_update_0_write16_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write17_res = in1_update_0_write.extract<544, 575>();
	in1_in1_update_0_write17_write(in1_in1_update_0_write17_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write18_res = in1_update_0_write.extract<576, 607>();
	in1_in1_update_0_write18_write(in1_in1_update_0_write18_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write19_res = in1_update_0_write.extract<608, 639>();
	in1_in1_update_0_write19_write(in1_in1_update_0_write19_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write20_res = in1_update_0_write.extract<640, 671>();
	in1_in1_update_0_write20_write(in1_in1_update_0_write20_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write21_res = in1_update_0_write.extract<672, 703>();
	in1_in1_update_0_write21_write(in1_in1_update_0_write21_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write22_res = in1_update_0_write.extract<704, 735>();
	in1_in1_update_0_write22_write(in1_in1_update_0_write22_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write23_res = in1_update_0_write.extract<736, 767>();
	in1_in1_update_0_write23_write(in1_in1_update_0_write23_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write24_res = in1_update_0_write.extract<768, 799>();
	in1_in1_update_0_write24_write(in1_in1_update_0_write24_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write25_res = in1_update_0_write.extract<800, 831>();
	in1_in1_update_0_write25_write(in1_in1_update_0_write25_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write26_res = in1_update_0_write.extract<832, 863>();
	in1_in1_update_0_write26_write(in1_in1_update_0_write26_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write27_res = in1_update_0_write.extract<864, 895>();
	in1_in1_update_0_write27_write(in1_in1_update_0_write27_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write28_res = in1_update_0_write.extract<896, 927>();
	in1_in1_update_0_write28_write(in1_in1_update_0_write28_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write29_res = in1_update_0_write.extract<928, 959>();
	in1_in1_update_0_write29_write(in1_in1_update_0_write29_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write30_res = in1_update_0_write.extract<960, 991>();
	in1_in1_update_0_write30_write(in1_in1_update_0_write30_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write31_res = in1_update_0_write.extract<992, 1023>();
	in1_in1_update_0_write31_write(in1_in1_update_0_write31_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write32_res = in1_update_0_write.extract<1024, 1055>();
	in1_in1_update_0_write32_write(in1_in1_update_0_write32_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write33_res = in1_update_0_write.extract<1056, 1087>();
	in1_in1_update_0_write33_write(in1_in1_update_0_write33_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write34_res = in1_update_0_write.extract<1088, 1119>();
	in1_in1_update_0_write34_write(in1_in1_update_0_write34_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write35_res = in1_update_0_write.extract<1120, 1151>();
	in1_in1_update_0_write35_write(in1_in1_update_0_write35_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write36_res = in1_update_0_write.extract<1152, 1183>();
	in1_in1_update_0_write36_write(in1_in1_update_0_write36_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write37_res = in1_update_0_write.extract<1184, 1215>();
	in1_in1_update_0_write37_write(in1_in1_update_0_write37_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write38_res = in1_update_0_write.extract<1216, 1247>();
	in1_in1_update_0_write38_write(in1_in1_update_0_write38_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write39_res = in1_update_0_write.extract<1248, 1279>();
	in1_in1_update_0_write39_write(in1_in1_update_0_write39_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write40_res = in1_update_0_write.extract<1280, 1311>();
	in1_in1_update_0_write40_write(in1_in1_update_0_write40_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write41_res = in1_update_0_write.extract<1312, 1343>();
	in1_in1_update_0_write41_write(in1_in1_update_0_write41_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write42_res = in1_update_0_write.extract<1344, 1375>();
	in1_in1_update_0_write42_write(in1_in1_update_0_write42_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write43_res = in1_update_0_write.extract<1376, 1407>();
	in1_in1_update_0_write43_write(in1_in1_update_0_write43_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write44_res = in1_update_0_write.extract<1408, 1439>();
	in1_in1_update_0_write44_write(in1_in1_update_0_write44_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write45_res = in1_update_0_write.extract<1440, 1471>();
	in1_in1_update_0_write45_write(in1_in1_update_0_write45_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write46_res = in1_update_0_write.extract<1472, 1503>();
	in1_in1_update_0_write46_write(in1_in1_update_0_write46_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write47_res = in1_update_0_write.extract<1504, 1535>();
	in1_in1_update_0_write47_write(in1_in1_update_0_write47_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write48_res = in1_update_0_write.extract<1536, 1567>();
	in1_in1_update_0_write48_write(in1_in1_update_0_write48_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write49_res = in1_update_0_write.extract<1568, 1599>();
	in1_in1_update_0_write49_write(in1_in1_update_0_write49_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write50_res = in1_update_0_write.extract<1600, 1631>();
	in1_in1_update_0_write50_write(in1_in1_update_0_write50_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write51_res = in1_update_0_write.extract<1632, 1663>();
	in1_in1_update_0_write51_write(in1_in1_update_0_write51_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write52_res = in1_update_0_write.extract<1664, 1695>();
	in1_in1_update_0_write52_write(in1_in1_update_0_write52_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write53_res = in1_update_0_write.extract<1696, 1727>();
	in1_in1_update_0_write53_write(in1_in1_update_0_write53_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write54_res = in1_update_0_write.extract<1728, 1759>();
	in1_in1_update_0_write54_write(in1_in1_update_0_write54_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write55_res = in1_update_0_write.extract<1760, 1791>();
	in1_in1_update_0_write55_write(in1_in1_update_0_write55_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write56_res = in1_update_0_write.extract<1792, 1823>();
	in1_in1_update_0_write56_write(in1_in1_update_0_write56_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write57_res = in1_update_0_write.extract<1824, 1855>();
	in1_in1_update_0_write57_write(in1_in1_update_0_write57_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write58_res = in1_update_0_write.extract<1856, 1887>();
	in1_in1_update_0_write58_write(in1_in1_update_0_write58_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write59_res = in1_update_0_write.extract<1888, 1919>();
	in1_in1_update_0_write59_write(in1_in1_update_0_write59_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write60_res = in1_update_0_write.extract<1920, 1951>();
	in1_in1_update_0_write60_write(in1_in1_update_0_write60_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write61_res = in1_update_0_write.extract<1952, 1983>();
	in1_in1_update_0_write61_write(in1_in1_update_0_write61_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write62_res = in1_update_0_write.extract<1984, 2015>();
	in1_in1_update_0_write62_write(in1_in1_update_0_write62_res, in1, d0, d1, dynamic_address);
	hw_uint<32>  in1_in1_update_0_write63_res = in1_update_0_write.extract<2016, 2047>();
	in1_in1_update_0_write63_write(in1_in1_update_0_write63_res, in1, d0, d1, dynamic_address);
}



// Operation logic
inline void average_update_0(in0_cache& in0, in1_cache& in1, average_cache& average, int d0, int d1) {
  // Dynamic address computation

	// Consume: in0
	auto in0_0_c__0_value = in0_average_update_0_read_bundle_read(in0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in1
	auto in1_0_c__0_value = in1_average_update_0_read_bundle_read(in1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = add_unrolled_64(in0_0_c__0_value, in1_0_c__0_value);
	// Produce: average
	average_average_update_0_write_bundle_write(/* arg names */compute_result, average, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blur_example_update_0(average_cache& average, HWStream<hw_uint<2048> >& /* buffer_args num ports = 64 */blur_example, int d0, int d1) {
  // Dynamic address computation

	// Consume: average
	auto average_0_c__0_value = average_blur_example_update_0_read_bundle_read(average/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_64(average_0_c__0_value);
	// Produce: blur_example
	blur_example.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in1_update_0(HWStream<hw_uint<2048> >& /* buffer_args num ports = 64 */in1_oc, in1_cache& in1, int d0, int d1) {
  // Dynamic address computation

	// Consume: in1_oc
	auto in1_oc_0_c__0_value = in1_oc.read();
	auto compute_result = id_unrolled_64(in1_oc_0_c__0_value);
	// Produce: in1
	in1_in1_update_0_write_bundle_write(/* arg names */compute_result, in1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in0_update_0(HWStream<hw_uint<2048> >& /* buffer_args num ports = 64 */in0_oc, in0_cache& in0, int d0, int d1) {
  // Dynamic address computation

	// Consume: in0_oc
	auto in0_oc_0_c__0_value = in0_oc.read();
	auto compute_result = id_unrolled_64(in0_oc_0_c__0_value);
	// Produce: in0
	in0_in0_update_0_write_bundle_write(/* arg names */compute_result, in0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void blur_example_opt(HWStream<hw_uint<2048> >& /* get_args num ports = 64 */in0_oc, HWStream<hw_uint<2048> >& /* get_args num ports = 64 */in1_oc, HWStream<hw_uint<2048> >& /* get_args num ports = 64 */blur_example) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("blur_example_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  average_cache average;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in0_cache in0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in1_cache in1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079; average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
//   { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for in0_update_0(((-3 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { blur_example_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for blur_example_update_0(((-5 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for in1_update_0(((-1 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 29 and 0 <= d1 <= 1079 }
// Condition for average_update_0(((-4 + i2 == 0) && (i1 >= 0) && (29 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))

  /*
for (int c0 = 0; c0 <= 1079; c0 += 1)
  for (int c1 = 0; c1 <= 29; c1 += 1) {
    in1_update_0(c1, c0);
    in0_update_0(c1, c0);
    average_update_0(c1, c0);
    blur_example_update_0(c1, c0);
  }

  */
	for (int c0 = 0; c0 <= 1079; c0 += 1)
	  for (int c1 = 0; c1 <= 29; c1 += 1) {
	    in1_update_0(in1_oc /* buf name */, in1, c1, c0);
	    in0_update_0(in0_oc /* buf name */, in0, c1, c0);
	    average_update_0(in0 /* buf name */, in1 /* buf name */, average, c1, c0);
	    blur_example_update_0(average /* buf name */, blur_example, c1, c0);
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

#ifdef __VIVADO_SYNTH__
  // { blur_example_update_0[root = 0, blur_example_0, blur_example_1] -> blur_example[0, 0] : 0 <= blur_example_0 <= 29 and 0 <= blur_example_1 <= 1079 }
const int blur_example_update_0_write_num_transfers = 32400;
  // { in0_update_0[root = 0, in0_0, in0_1] -> in0_oc[0, 0] : 0 <= in0_0 <= 29 and 0 <= in0_1 <= 1079 }
const int in0_update_0_read_num_transfers = 32400;
  // { in1_update_0[root = 0, in1_0, in1_1] -> in1_oc[0, 0] : 0 <= in1_0 <= 29 and 0 <= in1_1 <= 1079 }
const int in1_update_0_read_num_transfers = 32400;


extern "C" {

static void read_in0_update_0_read(hw_uint<2048>* input, HWStream<hw_uint<2048> >& v, const int size) {
  hw_uint<2048> burst_reg;
  int num_transfers = in0_update_0_read_num_transfers*size;
  for (int i = 0; i < num_transfers; i++) {
    #pragma HLS pipeline II=1
    burst_reg = input[i];
    v.write(burst_reg);
  }
}

static void read_in1_update_0_read(hw_uint<2048>* input, HWStream<hw_uint<2048> >& v, const int size) {
  hw_uint<2048> burst_reg;
  int num_transfers = in1_update_0_read_num_transfers*size;
  for (int i = 0; i < num_transfers; i++) {
    #pragma HLS pipeline II=1
    burst_reg = input[i];
    v.write(burst_reg);
  }
}

static void write_blur_example_update_0_write(hw_uint<2048>* output, HWStream<hw_uint<2048> >& v, const int size) {
  hw_uint<2048> burst_reg;
  int num_transfers = blur_example_update_0_write_num_transfers*size;
  for (int i = 0; i < num_transfers; i++) {
    #pragma HLS pipeline II=1
    burst_reg = v.read();
    output[i] = burst_reg;
  }
}

void blur_example_opt_accel(hw_uint<2048>* in0_update_0_read, hw_uint<2048>* in1_update_0_read, hw_uint<2048>* blur_example_update_0_write, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in0_update_0_read offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = in1_update_0_read offset = slave depth = 65536 bundle = gmem1
#pragma HLS INTERFACE m_axi port = blur_example_update_0_write offset = slave depth = 65536 bundle = gmem2

#pragma HLS INTERFACE s_axilite port = in0_update_0_read bundle = control
#pragma HLS INTERFACE s_axilite port = in1_update_0_read bundle = control
#pragma HLS INTERFACE s_axilite port = blur_example_update_0_write bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control

  static HWStream<hw_uint<2048> > in0_update_0_read_channel;
  static HWStream<hw_uint<2048> > in1_update_0_read_channel;
  static HWStream<hw_uint<2048> > blur_example_update_0_write_channel;

  read_in0_update_0_read(in0_update_0_read, in0_update_0_read_channel, size);
  read_in1_update_0_read(in1_update_0_read, in1_update_0_read_channel, size);

  blur_example_opt(in0_update_0_read_channel, in1_update_0_read_channel, blur_example_update_0_write_channel);

  write_blur_example_update_0_write(blur_example_update_0_write, blur_example_update_0_write_channel, size);
}

}
#endif //__VIVADO_SYNTH__

