#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001df232692c0 .scope module, "reg32" "reg32" 2 13;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /INPUT 32 "d_in";
    .port_info 4 /OUTPUT 32 "d_out";
o000001df237b2398 .functor BUFZ 1, C4<z>; HiZ drive
v000001df23760c80_0 .net "clk", 0 0, o000001df237b2398;  0 drivers
o000001df237b23c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001df237603c0_0 .net "d_in", 31 0, o000001df237b23c8;  0 drivers
v000001df23760960_0 .var "d_out", 31 0;
o000001df237b2428 .functor BUFZ 1, C4<z>; HiZ drive
v000001df23761d60_0 .net "en_reg", 0 0, o000001df237b2428;  0 drivers
o000001df237b2458 .functor BUFZ 1, C4<z>; HiZ drive
v000001df23708950_0 .net "rst", 0 0, o000001df237b2458;  0 drivers
E_000001df23726c60 .event posedge, v000001df23760c80_0;
S_000001df232a7450 .scope module, "tb_SingleCycle" "tb_SingleCycle" 3 5;
 .timescale -9 -9;
v000001df23862260_0 .var "clk", 0 0;
v000001df23861c20_0 .var "rst", 0 0;
S_000001df232a75e0 .scope module, "CPU" "mips_single" 3 66, 4 3 0, S_000001df232a7450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_000001df23808780 .functor AND 1, v000001df23858760_0, v000001df2385d9e0_0, C4<1>, C4<1>;
v000001df2385e020_0 .net "ALUOp", 1 0, v000001df23859ac0_0;  1 drivers
v000001df2385df80_0 .net "ALUOp_EX", 1 0, v000001df2384ec30_0;  1 drivers
v000001df2385d6c0_0 .net "ALUSrc", 0 0, v000001df23858620_0;  1 drivers
v000001df2385de40_0 .net "ALUSrc_EX", 0 0, v000001df2384dfb0_0;  1 drivers
v000001df2385e480_0 .net "ALU_Out_Sel", 1 0, v000001df2384c430_0;  1 drivers
o000001df237c3468 .functor BUFZ 1, C4<z>; HiZ drive
v000001df2385db20_0 .net "BNE", 0 0, o000001df237c3468;  0 drivers
v000001df2385d760_0 .net "BNE_EX", 0 0, v000001df2384dab0_0;  1 drivers
v000001df2385ed40_0 .net "Branch", 0 0, v000001df23858760_0;  1 drivers
v000001df2385d8a0_0 .net "HiOut", 31 0, L_000001df238d8ea0;  1 drivers
v000001df2385e700_0 .net "Jump", 0 0, v000001df23857d60_0;  1 drivers
v000001df2385dc60_0 .net "Jump_EX", 0 0, v000001df2384fc70_0;  1 drivers
v000001df2385d940_0 .net "Jump_MEM", 0 0, v000001df238507b0_0;  1 drivers
v000001df2385e5c0_0 .net "LoOut", 31 0, L_000001df238d8fe0;  1 drivers
v000001df2385e7a0_0 .net "MemRead", 0 0, v000001df23858a80_0;  1 drivers
v000001df2385eac0_0 .net "MemRead_EX", 0 0, v000001df2384e7d0_0;  1 drivers
v000001df2385e8e0_0 .net "MemRead_MEM", 0 0, v000001df238502b0_0;  1 drivers
v000001df2385dd00_0 .net "MemWrite", 0 0, v000001df238593e0_0;  1 drivers
v000001df2385e660_0 .net "MemWrite_EX", 0 0, v000001df2384e870_0;  1 drivers
v000001df2385dda0_0 .net "MemWrite_MEM", 0 0, v000001df238503f0_0;  1 drivers
v000001df2385ec00_0 .net "MemtoReg", 1 0, v000001df23859c00_0;  1 drivers
v000001df2385e980_0 .net "MemtoReg_EX", 1 0, v000001df2384fd10_0;  1 drivers
v000001df2385ee80_0 .net "MemtoReg_MEM", 1 0, v000001df23850530_0;  1 drivers
v000001df2385ef20_0 .net "MemtoReg_WB", 1 0, v000001df23850a30_0;  1 drivers
v000001df2385efc0_0 .net "MulAns", 63 0, v000001df2385b3c0_0;  1 drivers
v000001df23860a00_0 .net "Multu", 0 0, v000001df2384c890_0;  1 drivers
v000001df23860f00_0 .net "NOPSrc", 0 0, v000001df2385bbe0_0;  1 drivers
v000001df238612c0_0 .net "Operation", 2 0, v000001df2384be90_0;  1 drivers
v000001df23860500_0 .net "PCSrc", 0 0, L_000001df23808780;  1 drivers
v000001df2385ff60_0 .net "RegDst", 1 0, v000001df23857c20_0;  1 drivers
v000001df238601e0_0 .net "RegDst_EX", 1 0, v000001df2384f3b0_0;  1 drivers
v000001df2385f1a0_0 .net "RegWrite", 0 0, v000001df23857ea0_0;  1 drivers
v000001df23860320_0 .net "RegWrite_EX", 0 0, v000001df2384eaf0_0;  1 drivers
v000001df23861900_0 .net "RegWrite_MEM", 0 0, v000001df23850030_0;  1 drivers
v000001df23861360_0 .net "RegWrite_WB", 0 0, v000001df238508f0_0;  1 drivers
v000001df238614a0_0 .net "Zero", 0 0, v000001df2385d9e0_0;  1 drivers
v000001df2385f560_0 .net *"_ivl_17", 3 0, L_000001df23862120;  1 drivers
v000001df238605a0_0 .net *"_ivl_18", 25 0, L_000001df238638e0;  1 drivers
v000001df23861180_0 .net *"_ivl_20", 23 0, L_000001df23861ae0;  1 drivers
L_000001df2386f158 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001df23860aa0_0 .net *"_ivl_22", 1 0, L_000001df2386f158;  1 drivers
v000001df2385fba0_0 .net *"_ivl_24", 29 0, L_000001df23862940;  1 drivers
L_000001df2386f1a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001df2385fce0_0 .net *"_ivl_29", 1 0, L_000001df2386f1a0;  1 drivers
v000001df23861540_0 .net *"_ivl_44", 29 0, L_000001df23861fe0;  1 drivers
L_000001df2386f548 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001df23860140_0 .net *"_ivl_46", 1 0, L_000001df2386f548;  1 drivers
v000001df23860fa0_0 .net "alu_ans", 31 0, L_000001df238d8040;  1 drivers
v000001df2385fd80_0 .net "alu_b", 31 0, L_000001df238d7d20;  1 drivers
v000001df2385fc40_0 .net "alu_out", 31 0, L_000001df238d8e00;  1 drivers
v000001df2385f740_0 .net "alu_out_MEM", 31 0, v000001df23850f30_0;  1 drivers
v000001df23860000_0 .net "alu_out_WB", 31 0, v000001df23850df0_0;  1 drivers
v000001df23861040_0 .net "b_offset", 31 0, L_000001df23862080;  1 drivers
v000001df238610e0_0 .net "b_tgt", 31 0, L_000001df238621c0;  1 drivers
v000001df23860e60_0 .net "branch_addr", 31 0, L_000001df238619a0;  1 drivers
v000001df2385fe20_0 .net "clk", 0 0, v000001df23862260_0;  1 drivers
v000001df23861220_0 .net "dmem_rdata", 31 0, v000001df23858300_0;  1 drivers
v000001df23860d20_0 .net "dmem_rdata_WB", 31 0, v000001df23850c10_0;  1 drivers
v000001df23860780_0 .net "en_pc", 0 0, v000001df2385bc80_0;  1 drivers
v000001df2385f240_0 .net "en_pc_EX", 0 0, v000001df2384fb30_0;  1 drivers
v000001df23860820_0 .net "en_pc_ID", 0 0, v000001df2384db50_0;  1 drivers
v000001df23861400_0 .net "extend_immed", 31 0, L_000001df23863b60;  1 drivers
v000001df23860640_0 .net "extend_immed_EX", 31 0, v000001df2384de70_0;  1 drivers
v000001df23860c80_0 .net "forA", 1 0, v000001df23858f80_0;  1 drivers
v000001df2385fec0_0 .net "forB", 1 0, v000001df2385a060_0;  1 drivers
v000001df2385f600_0 .net "funct", 5 0, L_000001df23861f40;  1 drivers
v000001df2385f7e0_0 .net "funct_EX", 5 0, v000001df2384f310_0;  1 drivers
v000001df23860280_0 .net "immed", 15 0, L_000001df23861e00;  1 drivers
v000001df2385f880_0 .net "instr", 31 0, L_000001df23862d00;  1 drivers
v000001df238615e0_0 .net "instr_ID", 31 0, v000001df2384dd30_0;  1 drivers
v000001df2385f6a0_0 .net "instr_IF", 31 0, v000001df2385b640_0;  1 drivers
v000001df2385f380_0 .net "instr_IF2", 31 0, v000001df2385aa60_0;  1 drivers
v000001df2385f920_0 .net "jump_addr", 31 0, L_000001df23862bc0;  1 drivers
v000001df238606e0_0 .net "jumpoffset", 25 0, L_000001df23861cc0;  1 drivers
v000001df23860b40_0 .net "maxcount", 6 0, v000001df2385bd20_0;  1 drivers
v000001df23860be0_0 .net "maxcount_EX", 6 0, v000001df2384e370_0;  1 drivers
v000001df238608c0_0 .net "maxcount_ID", 6 0, v000001df2384e4b0_0;  1 drivers
v000001df23860dc0_0 .net "muxa_out", 31 0, L_000001df238d96c0;  1 drivers
v000001df23861680_0 .net "muxb_out", 31 0, L_000001df238d9ee0;  1 drivers
v000001df23861720_0 .net "opcode", 5 0, L_000001df23863700;  1 drivers
v000001df23860960_0 .net "pc", 31 0, v000001df2385be60_0;  1 drivers
v000001df238617c0_0 .net "pc_EX", 31 0, v000001df2384f770_0;  1 drivers
v000001df23861860_0 .net "pc_ID", 31 0, v000001df2384d0b0_0;  1 drivers
v000001df2385f2e0_0 .net "pc_MEM", 31 0, v000001df23850170_0;  1 drivers
v000001df2385f420_0 .net "pc_WB", 31 0, v000001df23850350_0;  1 drivers
v000001df2385f4c0_0 .net "pc_incr", 31 0, L_000001df23863660;  1 drivers
v000001df2385f9c0_0 .net "pc_next", 31 0, L_000001df23861d60;  1 drivers
v000001df2385fa60_0 .net "rd", 4 0, L_000001df238623a0;  1 drivers
v000001df2385fb00_0 .net "rd_EX", 4 0, v000001df2384eb90_0;  1 drivers
v000001df238603c0_0 .net "rfile_rd1", 31 0, v000001df2385d260_0;  1 drivers
v000001df238600a0_0 .net "rfile_rd1_EX", 31 0, v000001df2384df10_0;  1 drivers
v000001df23860460_0 .net "rfile_rd2", 31 0, v000001df2385ce00_0;  1 drivers
v000001df23861a40_0 .net "rfile_rd2_EX", 31 0, v000001df2384f270_0;  1 drivers
v000001df238633e0_0 .net "rfile_rd2_MEM", 31 0, v000001df2384f6d0_0;  1 drivers
v000001df238632a0_0 .net "rfile_wd", 31 0, L_000001df238d8220;  1 drivers
v000001df238637a0_0 .net "rfile_wn", 4 0, v000001df23850e90_0;  1 drivers
v000001df23864100_0 .net "rfile_wn_EX", 4 0, L_000001df238d8c20;  1 drivers
v000001df23863e80_0 .net "rfile_wn_MEM", 4 0, v000001df2384fe50_0;  1 drivers
v000001df23862ee0_0 .net "rs", 4 0, L_000001df23863ac0;  1 drivers
v000001df23861ea0_0 .net "rs_EX", 4 0, v000001df2384f4f0_0;  1 drivers
v000001df23862e40_0 .net "rst", 0 0, v000001df23861c20_0;  1 drivers
v000001df23862620_0 .net "rt", 4 0, L_000001df238630c0;  1 drivers
v000001df23862300_0 .net "rt_EX", 4 0, v000001df2384e690_0;  1 drivers
v000001df23862a80_0 .net "shamt", 4 0, L_000001df23863840;  1 drivers
L_000001df23863700 .part v000001df2384dd30_0, 26, 6;
L_000001df23863ac0 .part v000001df2384dd30_0, 21, 5;
L_000001df238630c0 .part v000001df2384dd30_0, 16, 5;
L_000001df238623a0 .part v000001df2384dd30_0, 11, 5;
L_000001df23863840 .part v000001df2384dd30_0, 6, 5;
L_000001df23861f40 .part v000001df2384dd30_0, 0, 6;
L_000001df23861e00 .part v000001df2384dd30_0, 0, 16;
L_000001df23861cc0 .part v000001df2384dd30_0, 0, 26;
L_000001df23862120 .part L_000001df23863660, 28, 4;
L_000001df23861ae0 .part L_000001df23861cc0, 0, 24;
L_000001df238638e0 .concat [ 2 24 0 0], L_000001df2386f158, L_000001df23861ae0;
L_000001df23862940 .concat [ 26 4 0 0], L_000001df238638e0, L_000001df23862120;
L_000001df23862bc0 .concat [ 30 2 0 0], L_000001df23862940, L_000001df2386f1a0;
L_000001df23861fe0 .part L_000001df23863b60, 0, 30;
L_000001df23862080 .concat [ 2 30 0 0], L_000001df2386f548, L_000001df23861fe0;
S_000001df232a7770 .scope module, "ALU" "ALU" 4 108, 5 2 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "dataA";
    .port_info 1 /INPUT 32 "dataB";
    .port_info 2 /INPUT 3 "Signal";
    .port_info 3 /OUTPUT 32 "dataOut";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clk";
v000001df2384b530_0 .net "Signal", 2 0, v000001df2384be90_0;  alias, 1 drivers
L_000001df2386f8a8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001df2384c9d0_0 .net/2u *"_ivl_450", 2 0, L_000001df2386f8a8;  1 drivers
v000001df2384b8f0_0 .net *"_ivl_452", 0 0, L_000001df238d8720;  1 drivers
v000001df2384bfd0_0 .net "c", 30 0, L_000001df238d6060;  1 drivers
v000001df2384d1f0_0 .net "clk", 0 0, v000001df23862260_0;  alias, 1 drivers
v000001df2384c6b0_0 .net "dataA", 31 0, L_000001df238d96c0;  alias, 1 drivers
v000001df2384ba30_0 .net "dataB", 31 0, L_000001df238d9ee0;  alias, 1 drivers
v000001df2384d5b0_0 .net "dataOut", 31 0, L_000001df238d8040;  alias, 1 drivers
L_000001df2386f6f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001df2384c2f0_0 .net "less", 0 0, L_000001df2386f6f8;  1 drivers
v000001df2384c610_0 .net "reset", 0 0, v000001df23861c20_0;  alias, 1 drivers
v000001df2384b3f0_0 .net "set", 0 0, L_000001df238dd410;  1 drivers
v000001df2384ce30_0 .net "shift_result", 31 0, L_000001df238d9b20;  1 drivers
v000001df2384d330_0 .net "temp", 31 0, L_000001df238d6ba0;  1 drivers
L_000001df238635c0 .part L_000001df238d96c0, 0, 1;
L_000001df23863d40 .part L_000001df238d9ee0, 0, 1;
L_000001df23863de0 .part v000001df2384be90_0, 2, 1;
L_000001df23863fc0 .part v000001df2384be90_0, 0, 2;
L_000001df23864060 .part v000001df2384be90_0, 2, 1;
L_000001df23864ce0 .part L_000001df238d96c0, 1, 1;
L_000001df23864880 .part L_000001df238d9ee0, 1, 1;
L_000001df238644c0 .part L_000001df238d6060, 0, 1;
L_000001df238646a0 .part v000001df2384be90_0, 0, 2;
L_000001df23864a60 .part v000001df2384be90_0, 2, 1;
L_000001df23864380 .part L_000001df238d96c0, 2, 1;
L_000001df23864740 .part L_000001df238d9ee0, 2, 1;
L_000001df23864c40 .part L_000001df238d6060, 1, 1;
L_000001df23864420 .part v000001df2384be90_0, 0, 2;
L_000001df23864d80 .part v000001df2384be90_0, 2, 1;
L_000001df238574a0 .part L_000001df238d96c0, 3, 1;
L_000001df23855a60 .part L_000001df238d9ee0, 3, 1;
L_000001df23856f00 .part L_000001df238d6060, 2, 1;
L_000001df23855380 .part v000001df2384be90_0, 0, 2;
L_000001df23856aa0 .part v000001df2384be90_0, 2, 1;
L_000001df23855920 .part L_000001df238d96c0, 4, 1;
L_000001df23857360 .part L_000001df238d9ee0, 4, 1;
L_000001df23856000 .part L_000001df238d6060, 3, 1;
L_000001df23857220 .part v000001df2384be90_0, 0, 2;
L_000001df23855ba0 .part v000001df2384be90_0, 2, 1;
L_000001df23855740 .part L_000001df238d96c0, 5, 1;
L_000001df238554c0 .part L_000001df238d9ee0, 5, 1;
L_000001df23855600 .part L_000001df238d6060, 4, 1;
L_000001df23857720 .part v000001df2384be90_0, 0, 2;
L_000001df23857400 .part v000001df2384be90_0, 2, 1;
L_000001df23855d80 .part L_000001df238d96c0, 6, 1;
L_000001df23855ec0 .part L_000001df238d9ee0, 6, 1;
L_000001df23856e60 .part L_000001df238d6060, 5, 1;
L_000001df23855b00 .part v000001df2384be90_0, 0, 2;
L_000001df23856960 .part v000001df2384be90_0, 2, 1;
L_000001df23855880 .part L_000001df238d96c0, 7, 1;
L_000001df238557e0 .part L_000001df238d9ee0, 7, 1;
L_000001df23856500 .part L_000001df238d6060, 6, 1;
L_000001df23856320 .part v000001df2384be90_0, 0, 2;
L_000001df23855560 .part v000001df2384be90_0, 2, 1;
L_000001df23856a00 .part L_000001df238d96c0, 8, 1;
L_000001df238570e0 .part L_000001df238d9ee0, 8, 1;
L_000001df23856be0 .part L_000001df238d6060, 7, 1;
L_000001df23856c80 .part v000001df2384be90_0, 0, 2;
L_000001df23857180 .part v000001df2384be90_0, 2, 1;
L_000001df238cf6c0 .part L_000001df238d96c0, 9, 1;
L_000001df238cf9e0 .part L_000001df238d9ee0, 9, 1;
L_000001df238ced60 .part L_000001df238d6060, 8, 1;
L_000001df238ce220 .part v000001df2384be90_0, 0, 2;
L_000001df238ce9a0 .part v000001df2384be90_0, 2, 1;
L_000001df238cf940 .part L_000001df238d96c0, 10, 1;
L_000001df238cf4e0 .part L_000001df238d9ee0, 10, 1;
L_000001df238cfda0 .part L_000001df238d6060, 9, 1;
L_000001df238cf080 .part v000001df2384be90_0, 0, 2;
L_000001df238cf1c0 .part v000001df2384be90_0, 2, 1;
L_000001df238cf580 .part L_000001df238d96c0, 11, 1;
L_000001df238cf3a0 .part L_000001df238d9ee0, 11, 1;
L_000001df238cf120 .part L_000001df238d6060, 10, 1;
L_000001df238d00c0 .part v000001df2384be90_0, 0, 2;
L_000001df238cf260 .part v000001df2384be90_0, 2, 1;
L_000001df238cde60 .part L_000001df238d96c0, 12, 1;
L_000001df238cfe40 .part L_000001df238d9ee0, 12, 1;
L_000001df238cdf00 .part L_000001df238d6060, 11, 1;
L_000001df238cdb40 .part v000001df2384be90_0, 0, 2;
L_000001df238cfee0 .part v000001df2384be90_0, 2, 1;
L_000001df238ceae0 .part L_000001df238d96c0, 13, 1;
L_000001df238d0020 .part L_000001df238d9ee0, 13, 1;
L_000001df238ce040 .part L_000001df238d6060, 12, 1;
L_000001df238ce860 .part v000001df2384be90_0, 0, 2;
L_000001df238ce0e0 .part v000001df2384be90_0, 2, 1;
L_000001df238cee00 .part L_000001df238d96c0, 14, 1;
L_000001df238ceea0 .part L_000001df238d9ee0, 14, 1;
L_000001df238cef40 .part L_000001df238d6060, 13, 1;
L_000001df238d2000 .part v000001df2384be90_0, 0, 2;
L_000001df238d0980 .part v000001df2384be90_0, 2, 1;
L_000001df238d0de0 .part L_000001df238d96c0, 15, 1;
L_000001df238d1380 .part L_000001df238d9ee0, 15, 1;
L_000001df238d2960 .part L_000001df238d6060, 14, 1;
L_000001df238d2500 .part v000001df2384be90_0, 0, 2;
L_000001df238d0b60 .part v000001df2384be90_0, 2, 1;
L_000001df238d1600 .part L_000001df238d96c0, 16, 1;
L_000001df238d2280 .part L_000001df238d9ee0, 16, 1;
L_000001df238d12e0 .part L_000001df238d6060, 15, 1;
L_000001df238d1ce0 .part v000001df2384be90_0, 0, 2;
L_000001df238d2460 .part v000001df2384be90_0, 2, 1;
L_000001df238d02a0 .part L_000001df238d96c0, 17, 1;
L_000001df238d0a20 .part L_000001df238d9ee0, 17, 1;
L_000001df238d1100 .part L_000001df238d6060, 16, 1;
L_000001df238d1b00 .part v000001df2384be90_0, 0, 2;
L_000001df238d28c0 .part v000001df2384be90_0, 2, 1;
L_000001df238d1560 .part L_000001df238d96c0, 18, 1;
L_000001df238d0ca0 .part L_000001df238d9ee0, 18, 1;
L_000001df238d0e80 .part L_000001df238d6060, 17, 1;
L_000001df238d16a0 .part v000001df2384be90_0, 0, 2;
L_000001df238d0340 .part v000001df2384be90_0, 2, 1;
L_000001df238d17e0 .part L_000001df238d96c0, 19, 1;
L_000001df238d0d40 .part L_000001df238d9ee0, 19, 1;
L_000001df238d0700 .part L_000001df238d6060, 18, 1;
L_000001df238d0840 .part v000001df2384be90_0, 0, 2;
L_000001df238d1920 .part v000001df2384be90_0, 2, 1;
L_000001df238d21e0 .part L_000001df238d96c0, 20, 1;
L_000001df238d3680 .part L_000001df238d9ee0, 20, 1;
L_000001df238d4580 .part L_000001df238d6060, 19, 1;
L_000001df238d3040 .part v000001df2384be90_0, 0, 2;
L_000001df238d3ae0 .part v000001df2384be90_0, 2, 1;
L_000001df238d3220 .part L_000001df238d96c0, 21, 1;
L_000001df238d4bc0 .part L_000001df238d9ee0, 21, 1;
L_000001df238d4f80 .part L_000001df238d6060, 20, 1;
L_000001df238d4800 .part v000001df2384be90_0, 0, 2;
L_000001df238d2e60 .part v000001df2384be90_0, 2, 1;
L_000001df238d43a0 .part L_000001df238d96c0, 22, 1;
L_000001df238d2f00 .part L_000001df238d9ee0, 22, 1;
L_000001df238d4d00 .part L_000001df238d6060, 21, 1;
L_000001df238d2d20 .part v000001df2384be90_0, 0, 2;
L_000001df238d4620 .part v000001df2384be90_0, 2, 1;
L_000001df238d2dc0 .part L_000001df238d96c0, 23, 1;
L_000001df238d49e0 .part L_000001df238d9ee0, 23, 1;
L_000001df238d3400 .part L_000001df238d6060, 22, 1;
L_000001df238d3900 .part v000001df2384be90_0, 0, 2;
L_000001df238d2be0 .part v000001df2384be90_0, 2, 1;
L_000001df238d4e40 .part L_000001df238d96c0, 24, 1;
L_000001df238d35e0 .part L_000001df238d9ee0, 24, 1;
L_000001df238d3f40 .part L_000001df238d6060, 23, 1;
L_000001df238d50c0 .part v000001df2384be90_0, 0, 2;
L_000001df238d37c0 .part v000001df2384be90_0, 2, 1;
L_000001df238d3a40 .part L_000001df238d96c0, 25, 1;
L_000001df238d3c20 .part L_000001df238d9ee0, 25, 1;
L_000001df238d4080 .part L_000001df238d6060, 24, 1;
L_000001df238d5160 .part v000001df2384be90_0, 0, 2;
L_000001df238d4120 .part v000001df2384be90_0, 2, 1;
L_000001df238d5f20 .part L_000001df238d96c0, 26, 1;
L_000001df238d5200 .part L_000001df238d9ee0, 26, 1;
L_000001df238d71e0 .part L_000001df238d6060, 25, 1;
L_000001df238d5980 .part v000001df2384be90_0, 0, 2;
L_000001df238d6f60 .part v000001df2384be90_0, 2, 1;
L_000001df238d5fc0 .part L_000001df238d96c0, 27, 1;
L_000001df238d70a0 .part L_000001df238d9ee0, 27, 1;
L_000001df238d55c0 .part L_000001df238d6060, 26, 1;
L_000001df238d62e0 .part v000001df2384be90_0, 0, 2;
L_000001df238d6a60 .part v000001df2384be90_0, 2, 1;
L_000001df238d6920 .part L_000001df238d96c0, 28, 1;
L_000001df238d7780 .part L_000001df238d9ee0, 28, 1;
L_000001df238d6b00 .part L_000001df238d6060, 27, 1;
L_000001df238d6e20 .part v000001df2384be90_0, 0, 2;
L_000001df238d5c00 .part v000001df2384be90_0, 2, 1;
L_000001df238d5480 .part L_000001df238d96c0, 29, 1;
L_000001df238d7140 .part L_000001df238d9ee0, 29, 1;
L_000001df238d7460 .part L_000001df238d6060, 28, 1;
L_000001df238d75a0 .part v000001df2384be90_0, 0, 2;
L_000001df238d57a0 .part v000001df2384be90_0, 2, 1;
LS_000001df238d6060_0_0 .concat8 [ 1 1 1 1], L_000001df238086a0, L_000001df238087f0, L_000001df23808d30, L_000001df238095f0;
LS_000001df238d6060_0_4 .concat8 [ 1 1 1 1], L_000001df2380a2a0, L_000001df238c8c80, L_000001df238c8d60, L_000001df238c79b0;
LS_000001df238d6060_0_8 .concat8 [ 1 1 1 1], L_000001df238c7a20, L_000001df238c89e0, L_000001df238c76a0, L_000001df238c99a0;
LS_000001df238d6060_0_12 .concat8 [ 1 1 1 1], L_000001df238c9690, L_000001df238ca650, L_000001df238c8f20, L_000001df238c9fc0;
LS_000001df238d6060_0_16 .concat8 [ 1 1 1 1], L_000001df238ca420, L_000001df238cb060, L_000001df238cab90, L_000001df238dbc70;
LS_000001df238d6060_0_20 .concat8 [ 1 1 1 1], L_000001df238db9d0, L_000001df238dbc00, L_000001df238dca70, L_000001df238dcbc0;
LS_000001df238d6060_0_24 .concat8 [ 1 1 1 1], L_000001df238db570, L_000001df238dd480, L_000001df238de440, L_000001df238dd640;
LS_000001df238d6060_0_28 .concat8 [ 1 1 1 0], L_000001df238de210, L_000001df238de910, L_000001df238dd020;
LS_000001df238d6060_1_0 .concat8 [ 4 4 4 4], LS_000001df238d6060_0_0, LS_000001df238d6060_0_4, LS_000001df238d6060_0_8, LS_000001df238d6060_0_12;
LS_000001df238d6060_1_4 .concat8 [ 4 4 4 3], LS_000001df238d6060_0_16, LS_000001df238d6060_0_20, LS_000001df238d6060_0_24, LS_000001df238d6060_0_28;
L_000001df238d6060 .concat8 [ 16 15 0 0], LS_000001df238d6060_1_0, LS_000001df238d6060_1_4;
L_000001df238d78c0 .part L_000001df238d96c0, 30, 1;
L_000001df238d7960 .part L_000001df238d9ee0, 30, 1;
L_000001df238d5de0 .part L_000001df238d6060, 29, 1;
L_000001df238d5e80 .part v000001df2384be90_0, 0, 2;
L_000001df238d6100 .part v000001df2384be90_0, 2, 1;
LS_000001df238d6ba0_0_0 .concat8 [ 1 1 1 1], L_000001df23863340, L_000001df23864f60, L_000001df23864ba0, L_000001df23856d20;
LS_000001df238d6ba0_0_4 .concat8 [ 1 1 1 1], L_000001df238568c0, L_000001df23856fa0, L_000001df238560a0, L_000001df238552e0;
LS_000001df238d6ba0_0_8 .concat8 [ 1 1 1 1], L_000001df238565a0, L_000001df238cfd00, L_000001df238ce720, L_000001df238cf760;
LS_000001df238d6ba0_0_12 .concat8 [ 1 1 1 1], L_000001df238cf440, L_000001df238d0160, L_000001df238cecc0, L_000001df238d2320;
LS_000001df238d6ba0_0_16 .concat8 [ 1 1 1 1], L_000001df238d05c0, L_000001df238d1420, L_000001df238d14c0, L_000001df238d07a0;
LS_000001df238d6ba0_0_20 .concat8 [ 1 1 1 1], L_000001df238d1f60, L_000001df238d2aa0, L_000001df238d4b20, L_000001df238d4c60;
LS_000001df238d6ba0_0_24 .concat8 [ 1 1 1 1], L_000001df238d3540, L_000001df238d39a0, L_000001df238d6ec0, L_000001df238d7280;
LS_000001df238d6ba0_0_28 .concat8 [ 1 1 1 1], L_000001df238d5ca0, L_000001df238d7000, L_000001df238d6d80, L_000001df238d6600;
LS_000001df238d6ba0_1_0 .concat8 [ 4 4 4 4], LS_000001df238d6ba0_0_0, LS_000001df238d6ba0_0_4, LS_000001df238d6ba0_0_8, LS_000001df238d6ba0_0_12;
LS_000001df238d6ba0_1_4 .concat8 [ 4 4 4 4], LS_000001df238d6ba0_0_16, LS_000001df238d6ba0_0_20, LS_000001df238d6ba0_0_24, LS_000001df238d6ba0_0_28;
L_000001df238d6ba0 .concat8 [ 16 16 0 0], LS_000001df238d6ba0_1_0, LS_000001df238d6ba0_1_4;
L_000001df238d6ce0 .part L_000001df238d96c0, 31, 1;
L_000001df238d5340 .part L_000001df238d9ee0, 31, 1;
L_000001df238d66a0 .part L_000001df238d6060, 30, 1;
L_000001df238d6740 .part v000001df2384be90_0, 0, 2;
L_000001df238d67e0 .part v000001df2384be90_0, 2, 1;
L_000001df238d8720 .cmp/eq 3, v000001df2384be90_0, L_000001df2386f8a8;
L_000001df238d8040 .functor MUXZ 32, L_000001df238d6ba0, L_000001df238d9b20, L_000001df238d8720, C4<>;
S_000001df232a6ee0 .scope module, "Shifter" "Shifter" 5 54, 6 2 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "dataA";
    .port_info 1 /INPUT 32 "dataB";
    .port_info 2 /OUTPUT 32 "dataOut";
v000001df23718b30_0 .net *"_ivl_11", 29 0, L_000001df238d8b80;  1 drivers
L_000001df2386f788 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001df23718bd0_0 .net/2u *"_ivl_12", 1 0, L_000001df2386f788;  1 drivers
v000001df237190d0_0 .net *"_ivl_19", 27 0, L_000001df238d7be0;  1 drivers
L_000001df2386f7d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001df2372b340_0 .net/2u *"_ivl_20", 3 0, L_000001df2386f7d0;  1 drivers
v000001df2372bc00_0 .net *"_ivl_27", 23 0, L_000001df238d9d00;  1 drivers
L_000001df2386f818 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001df2372bca0_0 .net/2u *"_ivl_28", 7 0, L_000001df2386f818;  1 drivers
v000001df2372c240_0 .net *"_ivl_3", 30 0, L_000001df238d8f40;  1 drivers
v000001df2373f560_0 .net *"_ivl_35", 15 0, L_000001df238d7fa0;  1 drivers
L_000001df2386f860 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df2373e8e0_0 .net/2u *"_ivl_36", 15 0, L_000001df2386f860;  1 drivers
L_000001df2386f740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001df2373dd00_0 .net/2u *"_ivl_4", 0 0, L_000001df2386f740;  1 drivers
v000001df2373dee0_0 .net "dataA", 31 0, L_000001df238d96c0;  alias, 1 drivers
v000001df236d45f0_0 .net "dataB", 31 0, L_000001df238d9ee0;  alias, 1 drivers
v000001df236d3650_0 .net "dataOut", 31 0, L_000001df238d9b20;  alias, 1 drivers
v000001df236d38d0_0 .net "s1", 31 0, L_000001df238d6880;  1 drivers
v000001df236d3dd0_0 .net "s2", 31 0, L_000001df238d9260;  1 drivers
v000001df2376a030_0 .net "s3", 31 0, L_000001df238d8860;  1 drivers
v000001df2376a490_0 .net "s4", 31 0, L_000001df238d8680;  1 drivers
L_000001df238d9a80 .part L_000001df238d9ee0, 0, 1;
L_000001df238d8f40 .part L_000001df238d96c0, 0, 31;
L_000001df238d87c0 .concat [ 1 31 0 0], L_000001df2386f740, L_000001df238d8f40;
L_000001df238d91c0 .part L_000001df238d9ee0, 1, 1;
L_000001df238d8b80 .part L_000001df238d6880, 0, 30;
L_000001df238d9e40 .concat [ 2 30 0 0], L_000001df2386f788, L_000001df238d8b80;
L_000001df238d8180 .part L_000001df238d9ee0, 2, 1;
L_000001df238d7be0 .part L_000001df238d9260, 0, 28;
L_000001df238d8360 .concat [ 4 28 0 0], L_000001df2386f7d0, L_000001df238d7be0;
L_000001df238d8a40 .part L_000001df238d9ee0, 3, 1;
L_000001df238d9d00 .part L_000001df238d8860, 0, 24;
L_000001df238d7c80 .concat [ 8 24 0 0], L_000001df2386f818, L_000001df238d9d00;
L_000001df238d9bc0 .part L_000001df238d9ee0, 4, 1;
L_000001df238d7fa0 .part L_000001df238d8680, 0, 16;
L_000001df238d9300 .concat [ 16 16 0 0], L_000001df2386f860, L_000001df238d7fa0;
S_000001df232a7070 .scope module, "shift0" "muxsll" 6 12, 7 2 0, S_000001df232a6ee0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "x";
    .port_info 1 /INPUT 1 "select";
    .port_info 2 /INPUT 32 "a0";
    .port_info 3 /INPUT 32 "a1";
v000001df23709c10_0 .net "a0", 31 0, L_000001df238d96c0;  alias, 1 drivers
v000001df23709030_0 .net "a1", 31 0, L_000001df238d87c0;  1 drivers
v000001df23708770_0 .net "select", 0 0, L_000001df238d9a80;  1 drivers
v000001df23708db0_0 .net "x", 31 0, L_000001df238d6880;  alias, 1 drivers
L_000001df238d6880 .functor MUXZ 32, L_000001df238d96c0, L_000001df238d87c0, L_000001df238d9a80, C4<>;
S_000001df232a7200 .scope module, "shift1" "muxsll" 6 16, 7 2 0, S_000001df232a6ee0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "x";
    .port_info 1 /INPUT 1 "select";
    .port_info 2 /INPUT 32 "a0";
    .port_info 3 /INPUT 32 "a1";
v000001df237090d0_0 .net "a0", 31 0, L_000001df238d6880;  alias, 1 drivers
v000001df2372ce50_0 .net "a1", 31 0, L_000001df238d9e40;  1 drivers
v000001df2372ca90_0 .net "select", 0 0, L_000001df238d91c0;  1 drivers
v000001df2372dad0_0 .net "x", 31 0, L_000001df238d9260;  alias, 1 drivers
L_000001df238d9260 .functor MUXZ 32, L_000001df238d6880, L_000001df238d9e40, L_000001df238d91c0, C4<>;
S_000001df23288d60 .scope module, "shift2" "muxsll" 6 20, 7 2 0, S_000001df232a6ee0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "x";
    .port_info 1 /INPUT 1 "select";
    .port_info 2 /INPUT 32 "a0";
    .port_info 3 /INPUT 32 "a1";
v000001df2372ddf0_0 .net "a0", 31 0, L_000001df238d9260;  alias, 1 drivers
v000001df2372e570_0 .net "a1", 31 0, L_000001df238d8360;  1 drivers
v000001df2372de90_0 .net "select", 0 0, L_000001df238d8180;  1 drivers
v000001df237048c0_0 .net "x", 31 0, L_000001df238d8860;  alias, 1 drivers
L_000001df238d8860 .functor MUXZ 32, L_000001df238d9260, L_000001df238d8360, L_000001df238d8180, C4<>;
S_000001df23288ef0 .scope module, "shift3" "muxsll" 6 24, 7 2 0, S_000001df232a6ee0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "x";
    .port_info 1 /INPUT 1 "select";
    .port_info 2 /INPUT 32 "a0";
    .port_info 3 /INPUT 32 "a1";
v000001df23704aa0_0 .net "a0", 31 0, L_000001df238d8860;  alias, 1 drivers
v000001df23705360_0 .net "a1", 31 0, L_000001df238d7c80;  1 drivers
v000001df23703f60_0 .net "select", 0 0, L_000001df238d8a40;  1 drivers
v000001df2370d910_0 .net "x", 31 0, L_000001df238d8680;  alias, 1 drivers
L_000001df238d8680 .functor MUXZ 32, L_000001df238d8860, L_000001df238d7c80, L_000001df238d8a40, C4<>;
S_000001df23289080 .scope module, "shift4" "muxsll" 6 28, 7 2 0, S_000001df232a6ee0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "x";
    .port_info 1 /INPUT 1 "select";
    .port_info 2 /INPUT 32 "a0";
    .port_info 3 /INPUT 32 "a1";
v000001df2370e310_0 .net "a0", 31 0, L_000001df238d8680;  alias, 1 drivers
v000001df2370cd30_0 .net "a1", 31 0, L_000001df238d9300;  1 drivers
v000001df2370e3b0_0 .net "select", 0 0, L_000001df238d9bc0;  1 drivers
v000001df23718770_0 .net "x", 31 0, L_000001df238d9b20;  alias, 1 drivers
L_000001df238d9b20 .functor MUXZ 32, L_000001df238d8680, L_000001df238d9300, L_000001df238d9bc0, C4<>;
S_000001df2327e760 .scope module, "alu0" "unitALU" 5 21, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df23809dd0 .functor XOR 1, L_000001df23863d40, L_000001df23864060, C4<0>, C4<0>;
L_000001df23809900 .functor AND 1, L_000001df238635c0, L_000001df23863d40, C4<1>, C4<1>;
L_000001df23808c50 .functor OR 1, L_000001df238635c0, L_000001df23863d40, C4<0>, C4<0>;
L_000001df23809e40 .functor BUFZ 1, L_000001df23808470, C4<0>, C4<0>, C4<0>;
L_000001df23809200 .functor BUFZ 1, L_000001df238dd410, C4<0>, C4<0>, C4<0>;
v000001df23811440_0 .net "a", 0 0, L_000001df238635c0;  1 drivers
v000001df23811e40_0 .net "b", 0 0, L_000001df23863d40;  1 drivers
v000001df238102c0_0 .net "cin", 0 0, L_000001df23863de0;  1 drivers
v000001df23811c60_0 .net "cout", 0 0, L_000001df238086a0;  1 drivers
v000001df23810ae0_0 .net "e0", 0 0, L_000001df23809900;  1 drivers
v000001df23810f40_0 .net "e1", 0 0, L_000001df23808c50;  1 drivers
v000001df23810680_0 .net "e2", 0 0, L_000001df23808470;  1 drivers
v000001df23810720_0 .net "e3", 0 0, L_000001df23809200;  1 drivers
v000001df238119e0_0 .net "inv", 0 0, L_000001df23864060;  1 drivers
v000001df238123e0_0 .net "less", 0 0, L_000001df238dd410;  alias, 1 drivers
v000001df23810360_0 .net "sel", 1 0, L_000001df23863fc0;  1 drivers
v000001df23810900_0 .net "set", 0 0, L_000001df23809e40;  1 drivers
v000001df238107c0_0 .net "sum", 0 0, L_000001df23863340;  1 drivers
v000001df23810220_0 .net "xb", 0 0, L_000001df23809dd0;  1 drivers
S_000001df2327e8f0 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2327e760;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df23808550 .functor XOR 1, L_000001df238635c0, L_000001df23809dd0, C4<0>, C4<0>;
L_000001df23809970 .functor AND 1, L_000001df238635c0, L_000001df23809dd0, C4<1>, C4<1>;
L_000001df23808630 .functor AND 1, L_000001df23808550, L_000001df23863de0, C4<1>, C4<1>;
L_000001df238086a0 .functor OR 1, L_000001df23809970, L_000001df23808630, C4<0>, C4<0>;
L_000001df23808470 .functor XOR 1, L_000001df23808550, L_000001df23863de0, C4<0>, C4<0>;
v000001df2379f550_0 .net "a", 0 0, L_000001df238635c0;  alias, 1 drivers
v000001df23759770_0 .net "b", 0 0, L_000001df23809dd0;  alias, 1 drivers
v000001df23810180_0 .net "c", 0 0, L_000001df23863de0;  alias, 1 drivers
v000001df238111c0_0 .net "cout", 0 0, L_000001df238086a0;  alias, 1 drivers
v000001df23810c20_0 .net "e1", 0 0, L_000001df23808550;  1 drivers
v000001df23810ea0_0 .net "e2", 0 0, L_000001df23809970;  1 drivers
v000001df23812480_0 .net "e3", 0 0, L_000001df23808630;  1 drivers
v000001df238100e0_0 .net "sum", 0 0, L_000001df23808470;  alias, 1 drivers
S_000001df2327ea80 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2327e760;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df238104a0_0 .net *"_ivl_1", 0 0, L_000001df23863160;  1 drivers
v000001df23812020_0 .net *"_ivl_3", 0 0, L_000001df23862c60;  1 drivers
v000001df23811120_0 .net *"_ivl_4", 0 0, L_000001df23863c00;  1 drivers
v000001df23811800_0 .net *"_ivl_7", 0 0, L_000001df23863ca0;  1 drivers
v000001df23810860_0 .net *"_ivl_8", 0 0, L_000001df23863200;  1 drivers
v000001df238125c0_0 .net "e0", 0 0, L_000001df23809900;  alias, 1 drivers
v000001df23811620_0 .net "e1", 0 0, L_000001df23808c50;  alias, 1 drivers
v000001df238109a0_0 .net "e2", 0 0, L_000001df23808470;  alias, 1 drivers
v000001df23812520_0 .net "e3", 0 0, L_000001df23809200;  alias, 1 drivers
v000001df23810d60_0 .net "op", 1 0, L_000001df23863fc0;  alias, 1 drivers
v000001df23810a40_0 .net "out", 0 0, L_000001df23863340;  alias, 1 drivers
L_000001df23863160 .part L_000001df23863fc0, 1, 1;
L_000001df23862c60 .part L_000001df23863fc0, 0, 1;
L_000001df23863c00 .functor MUXZ 1, L_000001df23808470, L_000001df23809200, L_000001df23862c60, C4<>;
L_000001df23863ca0 .part L_000001df23863fc0, 0, 1;
L_000001df23863200 .functor MUXZ 1, L_000001df23809900, L_000001df23808c50, L_000001df23863ca0, C4<>;
L_000001df23863340 .functor MUXZ 1, L_000001df23863200, L_000001df23863c00, L_000001df23863160, C4<>;
S_000001df2323e990 .scope module, "alu1" "unitALU" 5 22, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df23808a20 .functor XOR 1, L_000001df23864880, L_000001df23864a60, C4<0>, C4<0>;
L_000001df23809c10 .functor AND 1, L_000001df23864ce0, L_000001df23864880, C4<1>, C4<1>;
L_000001df238084e0 .functor OR 1, L_000001df23864ce0, L_000001df23864880, C4<0>, C4<0>;
L_000001df23808940 .functor BUFZ 1, L_000001df238088d0, C4<0>, C4<0>, C4<0>;
L_000001df238089b0 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df23812160_0 .net "a", 0 0, L_000001df23864ce0;  1 drivers
v000001df238116c0_0 .net "b", 0 0, L_000001df23864880;  1 drivers
v000001df23811940_0 .net "cin", 0 0, L_000001df238644c0;  1 drivers
v000001df23811580_0 .net "cout", 0 0, L_000001df238087f0;  1 drivers
v000001df23811a80_0 .net "e0", 0 0, L_000001df23809c10;  1 drivers
v000001df23811bc0_0 .net "e1", 0 0, L_000001df238084e0;  1 drivers
v000001df23811b20_0 .net "e2", 0 0, L_000001df238088d0;  1 drivers
v000001df23812200_0 .net "e3", 0 0, L_000001df238089b0;  1 drivers
v000001df238127a0_0 .net "inv", 0 0, L_000001df23864a60;  1 drivers
v000001df238122a0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df23812340_0 .net "sel", 1 0, L_000001df238646a0;  1 drivers
v000001df23812700_0 .net "set", 0 0, L_000001df23808940;  1 drivers
v000001df23812840_0 .net "sum", 0 0, L_000001df23864f60;  1 drivers
v000001df23814be0_0 .net "xb", 0 0, L_000001df23808a20;  1 drivers
S_000001df2323eb20 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2323e990;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df23809c80 .functor XOR 1, L_000001df23864ce0, L_000001df23808a20, C4<0>, C4<0>;
L_000001df23809f90 .functor AND 1, L_000001df23864ce0, L_000001df23808a20, C4<1>, C4<1>;
L_000001df2380a000 .functor AND 1, L_000001df23809c80, L_000001df238644c0, C4<1>, C4<1>;
L_000001df238087f0 .functor OR 1, L_000001df23809f90, L_000001df2380a000, C4<0>, C4<0>;
L_000001df238088d0 .functor XOR 1, L_000001df23809c80, L_000001df238644c0, C4<0>, C4<0>;
v000001df23811f80_0 .net "a", 0 0, L_000001df23864ce0;  alias, 1 drivers
v000001df238105e0_0 .net "b", 0 0, L_000001df23808a20;  alias, 1 drivers
v000001df23811d00_0 .net "c", 0 0, L_000001df238644c0;  alias, 1 drivers
v000001df23811da0_0 .net "cout", 0 0, L_000001df238087f0;  alias, 1 drivers
v000001df23811ee0_0 .net "e1", 0 0, L_000001df23809c80;  1 drivers
v000001df23810400_0 .net "e2", 0 0, L_000001df23809f90;  1 drivers
v000001df238120c0_0 .net "e3", 0 0, L_000001df2380a000;  1 drivers
v000001df238114e0_0 .net "sum", 0 0, L_000001df238088d0;  alias, 1 drivers
S_000001df2323ecb0 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2323e990;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df23810e00_0 .net *"_ivl_1", 0 0, L_000001df238641a0;  1 drivers
v000001df23811260_0 .net *"_ivl_3", 0 0, L_000001df238647e0;  1 drivers
v000001df23811760_0 .net *"_ivl_4", 0 0, L_000001df238649c0;  1 drivers
v000001df23810b80_0 .net *"_ivl_7", 0 0, L_000001df238642e0;  1 drivers
v000001df23810fe0_0 .net *"_ivl_8", 0 0, L_000001df23864560;  1 drivers
v000001df23810cc0_0 .net "e0", 0 0, L_000001df23809c10;  alias, 1 drivers
v000001df23812660_0 .net "e1", 0 0, L_000001df238084e0;  alias, 1 drivers
v000001df238118a0_0 .net "e2", 0 0, L_000001df238088d0;  alias, 1 drivers
v000001df23811080_0 .net "e3", 0 0, L_000001df238089b0;  alias, 1 drivers
v000001df23811300_0 .net "op", 1 0, L_000001df238646a0;  alias, 1 drivers
v000001df238113a0_0 .net "out", 0 0, L_000001df23864f60;  alias, 1 drivers
L_000001df238641a0 .part L_000001df238646a0, 1, 1;
L_000001df238647e0 .part L_000001df238646a0, 0, 1;
L_000001df238649c0 .functor MUXZ 1, L_000001df238088d0, L_000001df238089b0, L_000001df238647e0, C4<>;
L_000001df238642e0 .part L_000001df238646a0, 0, 1;
L_000001df23864560 .functor MUXZ 1, L_000001df23809c10, L_000001df238084e0, L_000001df238642e0, C4<>;
L_000001df23864f60 .functor MUXZ 1, L_000001df23864560, L_000001df238649c0, L_000001df238641a0, C4<>;
S_000001df23818400 .scope module, "alu10" "unitALU" 5 31, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238c7be0 .functor XOR 1, L_000001df238cf4e0, L_000001df238cf1c0, C4<0>, C4<0>;
L_000001df238c8b30 .functor AND 1, L_000001df238cf940, L_000001df238cf4e0, C4<1>, C4<1>;
L_000001df238c7c50 .functor OR 1, L_000001df238cf940, L_000001df238cf4e0, C4<0>, C4<0>;
L_000001df238c77f0 .functor BUFZ 1, L_000001df238c7710, C4<0>, C4<0>, C4<0>;
L_000001df238c7860 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df238148c0_0 .net "a", 0 0, L_000001df238cf940;  1 drivers
v000001df23813240_0 .net "b", 0 0, L_000001df238cf4e0;  1 drivers
v000001df23815040_0 .net "cin", 0 0, L_000001df238cfda0;  1 drivers
v000001df23812e80_0 .net "cout", 0 0, L_000001df238c76a0;  1 drivers
v000001df23812f20_0 .net "e0", 0 0, L_000001df238c8b30;  1 drivers
v000001df238132e0_0 .net "e1", 0 0, L_000001df238c7c50;  1 drivers
v000001df23813ec0_0 .net "e2", 0 0, L_000001df238c7710;  1 drivers
v000001df238136a0_0 .net "e3", 0 0, L_000001df238c7860;  1 drivers
v000001df23812fc0_0 .net "inv", 0 0, L_000001df238cf1c0;  1 drivers
v000001df23812ac0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df23812d40_0 .net "sel", 1 0, L_000001df238cf080;  1 drivers
v000001df23814b40_0 .net "set", 0 0, L_000001df238c77f0;  1 drivers
v000001df23814460_0 .net "sum", 0 0, L_000001df238ce720;  1 drivers
v000001df23813380_0 .net "xb", 0 0, L_000001df238c7be0;  1 drivers
S_000001df23818ef0 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df23818400;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238c8ba0 .functor XOR 1, L_000001df238cf940, L_000001df238c7be0, C4<0>, C4<0>;
L_000001df238c7630 .functor AND 1, L_000001df238cf940, L_000001df238c7be0, C4<1>, C4<1>;
L_000001df238c8cf0 .functor AND 1, L_000001df238c8ba0, L_000001df238cfda0, C4<1>, C4<1>;
L_000001df238c76a0 .functor OR 1, L_000001df238c7630, L_000001df238c8cf0, C4<0>, C4<0>;
L_000001df238c7710 .functor XOR 1, L_000001df238c8ba0, L_000001df238cfda0, C4<0>, C4<0>;
v000001df23814140_0 .net "a", 0 0, L_000001df238cf940;  alias, 1 drivers
v000001df238128e0_0 .net "b", 0 0, L_000001df238c7be0;  alias, 1 drivers
v000001df23813060_0 .net "c", 0 0, L_000001df238cfda0;  alias, 1 drivers
v000001df23813740_0 .net "cout", 0 0, L_000001df238c76a0;  alias, 1 drivers
v000001df23812980_0 .net "e1", 0 0, L_000001df238c8ba0;  1 drivers
v000001df238139c0_0 .net "e2", 0 0, L_000001df238c7630;  1 drivers
v000001df238134c0_0 .net "e3", 0 0, L_000001df238c8cf0;  1 drivers
v000001df238131a0_0 .net "sum", 0 0, L_000001df238c7710;  alias, 1 drivers
S_000001df238188b0 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df23818400;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df238140a0_0 .net *"_ivl_1", 0 0, L_000001df238cfb20;  1 drivers
v000001df23812ca0_0 .net *"_ivl_3", 0 0, L_000001df238ce4a0;  1 drivers
v000001df23814820_0 .net *"_ivl_4", 0 0, L_000001df238cf300;  1 drivers
v000001df23813920_0 .net *"_ivl_7", 0 0, L_000001df238cdd20;  1 drivers
v000001df23814aa0_0 .net *"_ivl_8", 0 0, L_000001df238ce540;  1 drivers
v000001df23813100_0 .net "e0", 0 0, L_000001df238c8b30;  alias, 1 drivers
v000001df23813f60_0 .net "e1", 0 0, L_000001df238c7c50;  alias, 1 drivers
v000001df23814dc0_0 .net "e2", 0 0, L_000001df238c7710;  alias, 1 drivers
v000001df23813e20_0 .net "e3", 0 0, L_000001df238c7860;  alias, 1 drivers
v000001df23812de0_0 .net "op", 1 0, L_000001df238cf080;  alias, 1 drivers
v000001df23813d80_0 .net "out", 0 0, L_000001df238ce720;  alias, 1 drivers
L_000001df238cfb20 .part L_000001df238cf080, 1, 1;
L_000001df238ce4a0 .part L_000001df238cf080, 0, 1;
L_000001df238cf300 .functor MUXZ 1, L_000001df238c7710, L_000001df238c7860, L_000001df238ce4a0, C4<>;
L_000001df238cdd20 .part L_000001df238cf080, 0, 1;
L_000001df238ce540 .functor MUXZ 1, L_000001df238c8b30, L_000001df238c7c50, L_000001df238cdd20, C4<>;
L_000001df238ce720 .functor MUXZ 1, L_000001df238ce540, L_000001df238cf300, L_000001df238cfb20, C4<>;
S_000001df23818a40 .scope module, "alu11" "unitALU" 5 32, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238c78d0 .functor XOR 1, L_000001df238cf3a0, L_000001df238cf260, C4<0>, C4<0>;
L_000001df238c9620 .functor AND 1, L_000001df238cf580, L_000001df238cf3a0, C4<1>, C4<1>;
L_000001df238c9460 .functor OR 1, L_000001df238cf580, L_000001df238cf3a0, C4<0>, C4<0>;
L_000001df238ca110 .functor BUFZ 1, L_000001df238c9700, C4<0>, C4<0>, C4<0>;
L_000001df238c91c0 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df23814320_0 .net "a", 0 0, L_000001df238cf580;  1 drivers
v000001df238145a0_0 .net "b", 0 0, L_000001df238cf3a0;  1 drivers
v000001df23814640_0 .net "cin", 0 0, L_000001df238cf120;  1 drivers
v000001df238146e0_0 .net "cout", 0 0, L_000001df238c99a0;  1 drivers
v000001df23814c80_0 .net "e0", 0 0, L_000001df238c9620;  1 drivers
v000001df23814780_0 .net "e1", 0 0, L_000001df238c9460;  1 drivers
v000001df23814d20_0 .net "e2", 0 0, L_000001df238c9700;  1 drivers
v000001df23814f00_0 .net "e3", 0 0, L_000001df238c91c0;  1 drivers
v000001df23814fa0_0 .net "inv", 0 0, L_000001df238cf260;  1 drivers
v000001df238172a0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df23816800_0 .net "sel", 1 0, L_000001df238d00c0;  1 drivers
v000001df23815860_0 .net "set", 0 0, L_000001df238ca110;  1 drivers
v000001df23816760_0 .net "sum", 0 0, L_000001df238cf760;  1 drivers
v000001df238175c0_0 .net "xb", 0 0, L_000001df238c78d0;  1 drivers
S_000001df23818590 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df23818a40;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238c9bd0 .functor XOR 1, L_000001df238cf580, L_000001df238c78d0, C4<0>, C4<0>;
L_000001df238c9b60 .functor AND 1, L_000001df238cf580, L_000001df238c78d0, C4<1>, C4<1>;
L_000001df238c95b0 .functor AND 1, L_000001df238c9bd0, L_000001df238cf120, C4<1>, C4<1>;
L_000001df238c99a0 .functor OR 1, L_000001df238c9b60, L_000001df238c95b0, C4<0>, C4<0>;
L_000001df238c9700 .functor XOR 1, L_000001df238c9bd0, L_000001df238cf120, C4<0>, C4<0>;
v000001df23812b60_0 .net "a", 0 0, L_000001df238cf580;  alias, 1 drivers
v000001df23814e60_0 .net "b", 0 0, L_000001df238c78d0;  alias, 1 drivers
v000001df238141e0_0 .net "c", 0 0, L_000001df238cf120;  alias, 1 drivers
v000001df23813600_0 .net "cout", 0 0, L_000001df238c99a0;  alias, 1 drivers
v000001df23814500_0 .net "e1", 0 0, L_000001df238c9bd0;  1 drivers
v000001df23814000_0 .net "e2", 0 0, L_000001df238c9b60;  1 drivers
v000001df23812a20_0 .net "e3", 0 0, L_000001df238c95b0;  1 drivers
v000001df23814960_0 .net "sum", 0 0, L_000001df238c9700;  alias, 1 drivers
S_000001df23818720 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df23818a40;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df23813880_0 .net *"_ivl_1", 0 0, L_000001df238cfc60;  1 drivers
v000001df238137e0_0 .net *"_ivl_3", 0 0, L_000001df238cf8a0;  1 drivers
v000001df23813b00_0 .net *"_ivl_4", 0 0, L_000001df238cddc0;  1 drivers
v000001df23813a60_0 .net *"_ivl_7", 0 0, L_000001df238ce900;  1 drivers
v000001df23813ce0_0 .net *"_ivl_8", 0 0, L_000001df238cda00;  1 drivers
v000001df238143c0_0 .net "e0", 0 0, L_000001df238c9620;  alias, 1 drivers
v000001df23812c00_0 .net "e1", 0 0, L_000001df238c9460;  alias, 1 drivers
v000001df23813ba0_0 .net "e2", 0 0, L_000001df238c9700;  alias, 1 drivers
v000001df23814a00_0 .net "e3", 0 0, L_000001df238c91c0;  alias, 1 drivers
v000001df23814280_0 .net "op", 1 0, L_000001df238d00c0;  alias, 1 drivers
v000001df23813c40_0 .net "out", 0 0, L_000001df238cf760;  alias, 1 drivers
L_000001df238cfc60 .part L_000001df238d00c0, 1, 1;
L_000001df238cf8a0 .part L_000001df238d00c0, 0, 1;
L_000001df238cddc0 .functor MUXZ 1, L_000001df238c9700, L_000001df238c91c0, L_000001df238cf8a0, C4<>;
L_000001df238ce900 .part L_000001df238d00c0, 0, 1;
L_000001df238cda00 .functor MUXZ 1, L_000001df238c9620, L_000001df238c9460, L_000001df238ce900, C4<>;
L_000001df238cf760 .functor MUXZ 1, L_000001df238cda00, L_000001df238cddc0, L_000001df238cfc60, C4<>;
S_000001df23818bd0 .scope module, "alu12" "unitALU" 5 33, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238ca570 .functor XOR 1, L_000001df238cfe40, L_000001df238cfee0, C4<0>, C4<0>;
L_000001df238ca0a0 .functor AND 1, L_000001df238cde60, L_000001df238cfe40, C4<1>, C4<1>;
L_000001df238c90e0 .functor OR 1, L_000001df238cde60, L_000001df238cfe40, C4<0>, C4<0>;
L_000001df238ca5e0 .functor BUFZ 1, L_000001df238c9540, C4<0>, C4<0>, C4<0>;
L_000001df238ca810 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df238169e0_0 .net "a", 0 0, L_000001df238cde60;  1 drivers
v000001df23815ae0_0 .net "b", 0 0, L_000001df238cfe40;  1 drivers
v000001df23815cc0_0 .net "cin", 0 0, L_000001df238cdf00;  1 drivers
v000001df23815180_0 .net "cout", 0 0, L_000001df238c9690;  1 drivers
v000001df23816580_0 .net "e0", 0 0, L_000001df238ca0a0;  1 drivers
v000001df23815540_0 .net "e1", 0 0, L_000001df238c90e0;  1 drivers
v000001df23815fe0_0 .net "e2", 0 0, L_000001df238c9540;  1 drivers
v000001df23815d60_0 .net "e3", 0 0, L_000001df238ca810;  1 drivers
v000001df23816260_0 .net "inv", 0 0, L_000001df238cfee0;  1 drivers
v000001df23816da0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df23816940_0 .net "sel", 1 0, L_000001df238cdb40;  1 drivers
v000001df23816a80_0 .net "set", 0 0, L_000001df238ca5e0;  1 drivers
v000001df23816b20_0 .net "sum", 0 0, L_000001df238cf440;  1 drivers
v000001df23816080_0 .net "xb", 0 0, L_000001df238ca570;  1 drivers
S_000001df238180e0 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df23818bd0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238c9e00 .functor XOR 1, L_000001df238cde60, L_000001df238ca570, C4<0>, C4<0>;
L_000001df238c92a0 .functor AND 1, L_000001df238cde60, L_000001df238ca570, C4<1>, C4<1>;
L_000001df238c9e70 .functor AND 1, L_000001df238c9e00, L_000001df238cdf00, C4<1>, C4<1>;
L_000001df238c9690 .functor OR 1, L_000001df238c92a0, L_000001df238c9e70, C4<0>, C4<0>;
L_000001df238c9540 .functor XOR 1, L_000001df238c9e00, L_000001df238cdf00, C4<0>, C4<0>;
v000001df23816440_0 .net "a", 0 0, L_000001df238cde60;  alias, 1 drivers
v000001df23816e40_0 .net "b", 0 0, L_000001df238ca570;  alias, 1 drivers
v000001df238152c0_0 .net "c", 0 0, L_000001df238cdf00;  alias, 1 drivers
v000001df23816c60_0 .net "cout", 0 0, L_000001df238c9690;  alias, 1 drivers
v000001df238159a0_0 .net "e1", 0 0, L_000001df238c9e00;  1 drivers
v000001df23815ea0_0 .net "e2", 0 0, L_000001df238c92a0;  1 drivers
v000001df23815680_0 .net "e3", 0 0, L_000001df238c9e70;  1 drivers
v000001df23815720_0 .net "sum", 0 0, L_000001df238c9540;  alias, 1 drivers
S_000001df23818d60 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df23818bd0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df23815f40_0 .net *"_ivl_1", 0 0, L_000001df238cf620;  1 drivers
v000001df23815400_0 .net *"_ivl_3", 0 0, L_000001df238ce680;  1 drivers
v000001df23815e00_0 .net *"_ivl_4", 0 0, L_000001df238cdaa0;  1 drivers
v000001df238154a0_0 .net *"_ivl_7", 0 0, L_000001df238ce7c0;  1 drivers
v000001df238161c0_0 .net *"_ivl_8", 0 0, L_000001df238cfa80;  1 drivers
v000001df23815360_0 .net "e0", 0 0, L_000001df238ca0a0;  alias, 1 drivers
v000001df23816f80_0 .net "e1", 0 0, L_000001df238c90e0;  alias, 1 drivers
v000001df23816ee0_0 .net "e2", 0 0, L_000001df238c9540;  alias, 1 drivers
v000001df238168a0_0 .net "e3", 0 0, L_000001df238ca810;  alias, 1 drivers
v000001df23815c20_0 .net "op", 1 0, L_000001df238cdb40;  alias, 1 drivers
v000001df238163a0_0 .net "out", 0 0, L_000001df238cf440;  alias, 1 drivers
L_000001df238cf620 .part L_000001df238cdb40, 1, 1;
L_000001df238ce680 .part L_000001df238cdb40, 0, 1;
L_000001df238cdaa0 .functor MUXZ 1, L_000001df238c9540, L_000001df238ca810, L_000001df238ce680, C4<>;
L_000001df238ce7c0 .part L_000001df238cdb40, 0, 1;
L_000001df238cfa80 .functor MUXZ 1, L_000001df238ca0a0, L_000001df238c90e0, L_000001df238ce7c0, C4<>;
L_000001df238cf440 .functor MUXZ 1, L_000001df238cfa80, L_000001df238cdaa0, L_000001df238cf620, C4<>;
S_000001df23818270 .scope module, "alu13" "unitALU" 5 34, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238ca6c0 .functor XOR 1, L_000001df238d0020, L_000001df238ce0e0, C4<0>, C4<0>;
L_000001df238c9f50 .functor AND 1, L_000001df238ceae0, L_000001df238d0020, C4<1>, C4<1>;
L_000001df238c9d90 .functor OR 1, L_000001df238ceae0, L_000001df238d0020, C4<0>, C4<0>;
L_000001df238c9770 .functor BUFZ 1, L_000001df238ca730, C4<0>, C4<0>, C4<0>;
L_000001df238ca1f0 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df23817700_0 .net "a", 0 0, L_000001df238ceae0;  1 drivers
v000001df23815a40_0 .net "b", 0 0, L_000001df238d0020;  1 drivers
v000001df238177a0_0 .net "cin", 0 0, L_000001df238ce040;  1 drivers
v000001df23817840_0 .net "cout", 0 0, L_000001df238ca650;  1 drivers
v000001df23815b80_0 .net "e0", 0 0, L_000001df238c9f50;  1 drivers
v000001df238178e0_0 .net "e1", 0 0, L_000001df238c9d90;  1 drivers
v000001df23817fc0_0 .net "e2", 0 0, L_000001df238ca730;  1 drivers
v000001df23817ac0_0 .net "e3", 0 0, L_000001df238ca1f0;  1 drivers
v000001df23817980_0 .net "inv", 0 0, L_000001df238ce0e0;  1 drivers
v000001df23817d40_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df23817a20_0 .net "sel", 1 0, L_000001df238ce860;  1 drivers
v000001df23817b60_0 .net "set", 0 0, L_000001df238c9770;  1 drivers
v000001df23817de0_0 .net "sum", 0 0, L_000001df238d0160;  1 drivers
v000001df23817c00_0 .net "xb", 0 0, L_000001df238ca6c0;  1 drivers
S_000001df23808210 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df23818270;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238c9cb0 .functor XOR 1, L_000001df238ceae0, L_000001df238ca6c0, C4<0>, C4<0>;
L_000001df238c9a80 .functor AND 1, L_000001df238ceae0, L_000001df238ca6c0, C4<1>, C4<1>;
L_000001df238c94d0 .functor AND 1, L_000001df238c9cb0, L_000001df238ce040, C4<1>, C4<1>;
L_000001df238ca650 .functor OR 1, L_000001df238c9a80, L_000001df238c94d0, C4<0>, C4<0>;
L_000001df238ca730 .functor XOR 1, L_000001df238c9cb0, L_000001df238ce040, C4<0>, C4<0>;
v000001df23817660_0 .net "a", 0 0, L_000001df238ceae0;  alias, 1 drivers
v000001df23816d00_0 .net "b", 0 0, L_000001df238ca6c0;  alias, 1 drivers
v000001df238166c0_0 .net "c", 0 0, L_000001df238ce040;  alias, 1 drivers
v000001df23816bc0_0 .net "cout", 0 0, L_000001df238ca650;  alias, 1 drivers
v000001df23817340_0 .net "e1", 0 0, L_000001df238c9cb0;  1 drivers
v000001df238164e0_0 .net "e2", 0 0, L_000001df238c9a80;  1 drivers
v000001df23817160_0 .net "e3", 0 0, L_000001df238c94d0;  1 drivers
v000001df23817200_0 .net "sum", 0 0, L_000001df238ca730;  alias, 1 drivers
S_000001df23807270 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df23818270;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df238150e0_0 .net *"_ivl_1", 0 0, L_000001df238cea40;  1 drivers
v000001df23817020_0 .net *"_ivl_3", 0 0, L_000001df238cdbe0;  1 drivers
v000001df23816300_0 .net *"_ivl_4", 0 0, L_000001df238cdfa0;  1 drivers
v000001df238155e0_0 .net *"_ivl_7", 0 0, L_000001df238ce400;  1 drivers
v000001df238173e0_0 .net *"_ivl_8", 0 0, L_000001df238cf800;  1 drivers
v000001df238157c0_0 .net "e0", 0 0, L_000001df238c9f50;  alias, 1 drivers
v000001df23815220_0 .net "e1", 0 0, L_000001df238c9d90;  alias, 1 drivers
v000001df23817480_0 .net "e2", 0 0, L_000001df238ca730;  alias, 1 drivers
v000001df23815900_0 .net "e3", 0 0, L_000001df238ca1f0;  alias, 1 drivers
v000001df23816620_0 .net "op", 1 0, L_000001df238ce860;  alias, 1 drivers
v000001df23817520_0 .net "out", 0 0, L_000001df238d0160;  alias, 1 drivers
L_000001df238cea40 .part L_000001df238ce860, 1, 1;
L_000001df238cdbe0 .part L_000001df238ce860, 0, 1;
L_000001df238cdfa0 .functor MUXZ 1, L_000001df238ca730, L_000001df238ca1f0, L_000001df238cdbe0, C4<>;
L_000001df238ce400 .part L_000001df238ce860, 0, 1;
L_000001df238cf800 .functor MUXZ 1, L_000001df238c9f50, L_000001df238c9d90, L_000001df238ce400, C4<>;
L_000001df238d0160 .functor MUXZ 1, L_000001df238cf800, L_000001df238cdfa0, L_000001df238cea40, C4<>;
S_000001df238065f0 .scope module, "alu14" "unitALU" 5 35, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238c9150 .functor XOR 1, L_000001df238ceea0, L_000001df238d0980, C4<0>, C4<0>;
L_000001df238c9a10 .functor AND 1, L_000001df238cee00, L_000001df238ceea0, C4<1>, C4<1>;
L_000001df238ca7a0 .functor OR 1, L_000001df238cee00, L_000001df238ceea0, C4<0>, C4<0>;
L_000001df238ca500 .functor BUFZ 1, L_000001df238ca180, C4<0>, C4<0>, C4<0>;
L_000001df238ca490 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df2381bb80_0 .net "a", 0 0, L_000001df238cee00;  1 drivers
v000001df2381c260_0 .net "b", 0 0, L_000001df238ceea0;  1 drivers
v000001df2381bc20_0 .net "cin", 0 0, L_000001df238cef40;  1 drivers
v000001df2381b900_0 .net "cout", 0 0, L_000001df238c8f20;  1 drivers
v000001df2381d8e0_0 .net "e0", 0 0, L_000001df238c9a10;  1 drivers
v000001df2381d840_0 .net "e1", 0 0, L_000001df238ca7a0;  1 drivers
v000001df2381c3a0_0 .net "e2", 0 0, L_000001df238ca180;  1 drivers
v000001df2381dfc0_0 .net "e3", 0 0, L_000001df238ca490;  1 drivers
v000001df2381cf80_0 .net "inv", 0 0, L_000001df238d0980;  1 drivers
v000001df2381bcc0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df2381cee0_0 .net "sel", 1 0, L_000001df238d2000;  1 drivers
v000001df2381d020_0 .net "set", 0 0, L_000001df238ca500;  1 drivers
v000001df2381dac0_0 .net "sum", 0 0, L_000001df238cecc0;  1 drivers
v000001df2381d980_0 .net "xb", 0 0, L_000001df238c9150;  1 drivers
S_000001df23806c30 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df238065f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238c98c0 .functor XOR 1, L_000001df238cee00, L_000001df238c9150, C4<0>, C4<0>;
L_000001df238c9230 .functor AND 1, L_000001df238cee00, L_000001df238c9150, C4<1>, C4<1>;
L_000001df238c97e0 .functor AND 1, L_000001df238c98c0, L_000001df238cef40, C4<1>, C4<1>;
L_000001df238c8f20 .functor OR 1, L_000001df238c9230, L_000001df238c97e0, C4<0>, C4<0>;
L_000001df238ca180 .functor XOR 1, L_000001df238c98c0, L_000001df238cef40, C4<0>, C4<0>;
v000001df23817f20_0 .net "a", 0 0, L_000001df238cee00;  alias, 1 drivers
v000001df23817ca0_0 .net "b", 0 0, L_000001df238c9150;  alias, 1 drivers
v000001df2381d660_0 .net "c", 0 0, L_000001df238cef40;  alias, 1 drivers
v000001df2381df20_0 .net "cout", 0 0, L_000001df238c8f20;  alias, 1 drivers
v000001df2381bae0_0 .net "e1", 0 0, L_000001df238c98c0;  1 drivers
v000001df2381c9e0_0 .net "e2", 0 0, L_000001df238c9230;  1 drivers
v000001df2381cbc0_0 .net "e3", 0 0, L_000001df238c97e0;  1 drivers
v000001df2381de80_0 .net "sum", 0 0, L_000001df238ca180;  alias, 1 drivers
S_000001df23807a40 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df238065f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df2381b9a0_0 .net *"_ivl_1", 0 0, L_000001df238ceb80;  1 drivers
v000001df2381cc60_0 .net *"_ivl_3", 0 0, L_000001df238ce180;  1 drivers
v000001df2381c300_0 .net *"_ivl_4", 0 0, L_000001df238ce2c0;  1 drivers
v000001df2381cd00_0 .net *"_ivl_7", 0 0, L_000001df238ce360;  1 drivers
v000001df2381ba40_0 .net *"_ivl_8", 0 0, L_000001df238cec20;  1 drivers
v000001df2381bd60_0 .net "e0", 0 0, L_000001df238c9a10;  alias, 1 drivers
v000001df2381c620_0 .net "e1", 0 0, L_000001df238ca7a0;  alias, 1 drivers
v000001df2381c4e0_0 .net "e2", 0 0, L_000001df238ca180;  alias, 1 drivers
v000001df2381ca80_0 .net "e3", 0 0, L_000001df238ca490;  alias, 1 drivers
v000001df2381d5c0_0 .net "op", 1 0, L_000001df238d2000;  alias, 1 drivers
v000001df2381c6c0_0 .net "out", 0 0, L_000001df238cecc0;  alias, 1 drivers
L_000001df238ceb80 .part L_000001df238d2000, 1, 1;
L_000001df238ce180 .part L_000001df238d2000, 0, 1;
L_000001df238ce2c0 .functor MUXZ 1, L_000001df238ca180, L_000001df238ca490, L_000001df238ce180, C4<>;
L_000001df238ce360 .part L_000001df238d2000, 0, 1;
L_000001df238cec20 .functor MUXZ 1, L_000001df238c9a10, L_000001df238ca7a0, L_000001df238ce360, C4<>;
L_000001df238cecc0 .functor MUXZ 1, L_000001df238cec20, L_000001df238ce2c0, L_000001df238ceb80, C4<>;
S_000001df23807590 .scope module, "alu15" "unitALU" 5 36, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238c9ee0 .functor XOR 1, L_000001df238d1380, L_000001df238d0b60, C4<0>, C4<0>;
L_000001df238c93f0 .functor AND 1, L_000001df238d0de0, L_000001df238d1380, C4<1>, C4<1>;
L_000001df238ca030 .functor OR 1, L_000001df238d0de0, L_000001df238d1380, C4<0>, C4<0>;
L_000001df238c9310 .functor BUFZ 1, L_000001df238ca2d0, C4<0>, C4<0>, C4<0>;
L_000001df238ca880 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df2381d160_0 .net "a", 0 0, L_000001df238d0de0;  1 drivers
v000001df2381d200_0 .net "b", 0 0, L_000001df238d1380;  1 drivers
v000001df2381d2a0_0 .net "cin", 0 0, L_000001df238d2960;  1 drivers
v000001df2381d700_0 .net "cout", 0 0, L_000001df238c9fc0;  1 drivers
v000001df2381d7a0_0 .net "e0", 0 0, L_000001df238c93f0;  1 drivers
v000001df2381d340_0 .net "e1", 0 0, L_000001df238ca030;  1 drivers
v000001df2381d3e0_0 .net "e2", 0 0, L_000001df238ca2d0;  1 drivers
v000001df2381db60_0 .net "e3", 0 0, L_000001df238ca880;  1 drivers
v000001df2381d480_0 .net "inv", 0 0, L_000001df238d0b60;  1 drivers
v000001df2381d520_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df2381dca0_0 .net "sel", 1 0, L_000001df238d2500;  1 drivers
v000001df2381dd40_0 .net "set", 0 0, L_000001df238c9310;  1 drivers
v000001df2381dde0_0 .net "sum", 0 0, L_000001df238d2320;  1 drivers
v000001df2381f0a0_0 .net "xb", 0 0, L_000001df238c9ee0;  1 drivers
S_000001df23806dc0 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df23807590;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238c9af0 .functor XOR 1, L_000001df238d0de0, L_000001df238c9ee0, C4<0>, C4<0>;
L_000001df238c9850 .functor AND 1, L_000001df238d0de0, L_000001df238c9ee0, C4<1>, C4<1>;
L_000001df238ca260 .functor AND 1, L_000001df238c9af0, L_000001df238d2960, C4<1>, C4<1>;
L_000001df238c9fc0 .functor OR 1, L_000001df238c9850, L_000001df238ca260, C4<0>, C4<0>;
L_000001df238ca2d0 .functor XOR 1, L_000001df238c9af0, L_000001df238d2960, C4<0>, C4<0>;
v000001df2381dc00_0 .net "a", 0 0, L_000001df238d0de0;  alias, 1 drivers
v000001df2381be00_0 .net "b", 0 0, L_000001df238c9ee0;  alias, 1 drivers
v000001df2381bea0_0 .net "c", 0 0, L_000001df238d2960;  alias, 1 drivers
v000001df2381bf40_0 .net "cout", 0 0, L_000001df238c9fc0;  alias, 1 drivers
v000001df2381cda0_0 .net "e1", 0 0, L_000001df238c9af0;  1 drivers
v000001df2381bfe0_0 .net "e2", 0 0, L_000001df238c9850;  1 drivers
v000001df2381c440_0 .net "e3", 0 0, L_000001df238ca260;  1 drivers
v000001df2381c800_0 .net "sum", 0 0, L_000001df238ca2d0;  alias, 1 drivers
S_000001df23807bd0 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df23807590;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df2381c760_0 .net *"_ivl_1", 0 0, L_000001df238d0f20;  1 drivers
v000001df2381c580_0 .net *"_ivl_3", 0 0, L_000001df238d1060;  1 drivers
v000001df2381e060_0 .net *"_ivl_4", 0 0, L_000001df238d0fc0;  1 drivers
v000001df2381c080_0 .net *"_ivl_7", 0 0, L_000001df238d23c0;  1 drivers
v000001df2381c120_0 .net *"_ivl_8", 0 0, L_000001df238d0480;  1 drivers
v000001df2381d0c0_0 .net "e0", 0 0, L_000001df238c93f0;  alias, 1 drivers
v000001df2381c1c0_0 .net "e1", 0 0, L_000001df238ca030;  alias, 1 drivers
v000001df2381da20_0 .net "e2", 0 0, L_000001df238ca2d0;  alias, 1 drivers
v000001df2381ce40_0 .net "e3", 0 0, L_000001df238ca880;  alias, 1 drivers
v000001df2381c8a0_0 .net "op", 1 0, L_000001df238d2500;  alias, 1 drivers
v000001df2381c940_0 .net "out", 0 0, L_000001df238d2320;  alias, 1 drivers
L_000001df238d0f20 .part L_000001df238d2500, 1, 1;
L_000001df238d1060 .part L_000001df238d2500, 0, 1;
L_000001df238d0fc0 .functor MUXZ 1, L_000001df238ca2d0, L_000001df238ca880, L_000001df238d1060, C4<>;
L_000001df238d23c0 .part L_000001df238d2500, 0, 1;
L_000001df238d0480 .functor MUXZ 1, L_000001df238c93f0, L_000001df238ca030, L_000001df238d23c0, C4<>;
L_000001df238d2320 .functor MUXZ 1, L_000001df238d0480, L_000001df238d0fc0, L_000001df238d0f20, C4<>;
S_000001df23807720 .scope module, "alu16" "unitALU" 5 37, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238ca340 .functor XOR 1, L_000001df238d2280, L_000001df238d2460, C4<0>, C4<0>;
L_000001df238c9930 .functor AND 1, L_000001df238d1600, L_000001df238d2280, C4<1>, C4<1>;
L_000001df238c9c40 .functor OR 1, L_000001df238d1600, L_000001df238d2280, C4<0>, C4<0>;
L_000001df238ca8f0 .functor BUFZ 1, L_000001df238c8eb0, C4<0>, C4<0>, C4<0>;
L_000001df238ca960 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df2381fb40_0 .net "a", 0 0, L_000001df238d1600;  1 drivers
v000001df2381fdc0_0 .net "b", 0 0, L_000001df238d2280;  1 drivers
v000001df238202c0_0 .net "cin", 0 0, L_000001df238d12e0;  1 drivers
v000001df2381e380_0 .net "cout", 0 0, L_000001df238ca420;  1 drivers
v000001df238205e0_0 .net "e0", 0 0, L_000001df238c9930;  1 drivers
v000001df2381e2e0_0 .net "e1", 0 0, L_000001df238c9c40;  1 drivers
v000001df2381f320_0 .net "e2", 0 0, L_000001df238c8eb0;  1 drivers
v000001df23820360_0 .net "e3", 0 0, L_000001df238ca960;  1 drivers
v000001df2381f8c0_0 .net "inv", 0 0, L_000001df238d2460;  1 drivers
v000001df2381e920_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df23820860_0 .net "sel", 1 0, L_000001df238d1ce0;  1 drivers
v000001df23820680_0 .net "set", 0 0, L_000001df238ca8f0;  1 drivers
v000001df2381f6e0_0 .net "sum", 0 0, L_000001df238d05c0;  1 drivers
v000001df2381ea60_0 .net "xb", 0 0, L_000001df238ca340;  1 drivers
S_000001df23806460 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df23807720;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238c9380 .functor XOR 1, L_000001df238d1600, L_000001df238ca340, C4<0>, C4<0>;
L_000001df238c9d20 .functor AND 1, L_000001df238d1600, L_000001df238ca340, C4<1>, C4<1>;
L_000001df238ca3b0 .functor AND 1, L_000001df238c9380, L_000001df238d12e0, C4<1>, C4<1>;
L_000001df238ca420 .functor OR 1, L_000001df238c9d20, L_000001df238ca3b0, C4<0>, C4<0>;
L_000001df238c8eb0 .functor XOR 1, L_000001df238c9380, L_000001df238d12e0, C4<0>, C4<0>;
v000001df23820180_0 .net "a", 0 0, L_000001df238d1600;  alias, 1 drivers
v000001df238200e0_0 .net "b", 0 0, L_000001df238ca340;  alias, 1 drivers
v000001df2381faa0_0 .net "c", 0 0, L_000001df238d12e0;  alias, 1 drivers
v000001df2381e1a0_0 .net "cout", 0 0, L_000001df238ca420;  alias, 1 drivers
v000001df2381f1e0_0 .net "e1", 0 0, L_000001df238c9380;  1 drivers
v000001df2381f820_0 .net "e2", 0 0, L_000001df238c9d20;  1 drivers
v000001df2381f280_0 .net "e3", 0 0, L_000001df238ca3b0;  1 drivers
v000001df2381e240_0 .net "sum", 0 0, L_000001df238c8eb0;  alias, 1 drivers
S_000001df23807400 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df23807720;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df2381e4c0_0 .net *"_ivl_1", 0 0, L_000001df238d2780;  1 drivers
v000001df2381ece0_0 .net *"_ivl_3", 0 0, L_000001df238d03e0;  1 drivers
v000001df23820540_0 .net *"_ivl_4", 0 0, L_000001df238d0200;  1 drivers
v000001df2381f140_0 .net *"_ivl_7", 0 0, L_000001df238d1ec0;  1 drivers
v000001df2381f960_0 .net *"_ivl_8", 0 0, L_000001df238d20a0;  1 drivers
v000001df2381e880_0 .net "e0", 0 0, L_000001df238c9930;  alias, 1 drivers
v000001df2381ec40_0 .net "e1", 0 0, L_000001df238c9c40;  alias, 1 drivers
v000001df2381f5a0_0 .net "e2", 0 0, L_000001df238c8eb0;  alias, 1 drivers
v000001df23820220_0 .net "e3", 0 0, L_000001df238ca960;  alias, 1 drivers
v000001df2381f640_0 .net "op", 1 0, L_000001df238d1ce0;  alias, 1 drivers
v000001df2381e9c0_0 .net "out", 0 0, L_000001df238d05c0;  alias, 1 drivers
L_000001df238d2780 .part L_000001df238d1ce0, 1, 1;
L_000001df238d03e0 .part L_000001df238d1ce0, 0, 1;
L_000001df238d0200 .functor MUXZ 1, L_000001df238c8eb0, L_000001df238ca960, L_000001df238d03e0, C4<>;
L_000001df238d1ec0 .part L_000001df238d1ce0, 0, 1;
L_000001df238d20a0 .functor MUXZ 1, L_000001df238c9930, L_000001df238c9c40, L_000001df238d1ec0, C4<>;
L_000001df238d05c0 .functor MUXZ 1, L_000001df238d20a0, L_000001df238d0200, L_000001df238d2780, C4<>;
S_000001df23806780 .scope module, "alu17" "unitALU" 5 38, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238c8dd0 .functor XOR 1, L_000001df238d0a20, L_000001df238d28c0, C4<0>, C4<0>;
L_000001df238c8e40 .functor AND 1, L_000001df238d02a0, L_000001df238d0a20, C4<1>, C4<1>;
L_000001df238c8f90 .functor OR 1, L_000001df238d02a0, L_000001df238d0a20, C4<0>, C4<0>;
L_000001df238caff0 .functor BUFZ 1, L_000001df238caa40, C4<0>, C4<0>, C4<0>;
L_000001df238cad50 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df2381f500_0 .net "a", 0 0, L_000001df238d02a0;  1 drivers
v000001df2381fd20_0 .net "b", 0 0, L_000001df238d0a20;  1 drivers
v000001df2381ef60_0 .net "cin", 0 0, L_000001df238d1100;  1 drivers
v000001df2381f000_0 .net "cout", 0 0, L_000001df238cb060;  1 drivers
v000001df2381ffa0_0 .net "e0", 0 0, L_000001df238c8e40;  1 drivers
v000001df23820040_0 .net "e1", 0 0, L_000001df238c8f90;  1 drivers
v000001df23820720_0 .net "e2", 0 0, L_000001df238caa40;  1 drivers
v000001df238204a0_0 .net "e3", 0 0, L_000001df238cad50;  1 drivers
v000001df238207c0_0 .net "inv", 0 0, L_000001df238d28c0;  1 drivers
v000001df238209a0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df23820b80_0 .net "sel", 1 0, L_000001df238d1b00;  1 drivers
v000001df23820f40_0 .net "set", 0 0, L_000001df238caff0;  1 drivers
v000001df23820a40_0 .net "sum", 0 0, L_000001df238d1420;  1 drivers
v000001df23820900_0 .net "xb", 0 0, L_000001df238c8dd0;  1 drivers
S_000001df23806f50 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df23806780;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238c9000 .functor XOR 1, L_000001df238d02a0, L_000001df238c8dd0, C4<0>, C4<0>;
L_000001df238c9070 .functor AND 1, L_000001df238d02a0, L_000001df238c8dd0, C4<1>, C4<1>;
L_000001df238ca9d0 .functor AND 1, L_000001df238c9000, L_000001df238d1100, C4<1>, C4<1>;
L_000001df238cb060 .functor OR 1, L_000001df238c9070, L_000001df238ca9d0, C4<0>, C4<0>;
L_000001df238caa40 .functor XOR 1, L_000001df238c9000, L_000001df238d1100, C4<0>, C4<0>;
v000001df2381f3c0_0 .net "a", 0 0, L_000001df238d02a0;  alias, 1 drivers
v000001df2381e600_0 .net "b", 0 0, L_000001df238c8dd0;  alias, 1 drivers
v000001df2381eb00_0 .net "c", 0 0, L_000001df238d1100;  alias, 1 drivers
v000001df2381f780_0 .net "cout", 0 0, L_000001df238cb060;  alias, 1 drivers
v000001df2381fe60_0 .net "e1", 0 0, L_000001df238c9000;  1 drivers
v000001df2381e6a0_0 .net "e2", 0 0, L_000001df238c9070;  1 drivers
v000001df2381fa00_0 .net "e3", 0 0, L_000001df238ca9d0;  1 drivers
v000001df2381e740_0 .net "sum", 0 0, L_000001df238caa40;  alias, 1 drivers
S_000001df238070e0 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df23806780;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df2381e420_0 .net *"_ivl_1", 0 0, L_000001df238d0c00;  1 drivers
v000001df2381f460_0 .net *"_ivl_3", 0 0, L_000001df238d2820;  1 drivers
v000001df2381ed80_0 .net *"_ivl_4", 0 0, L_000001df238d2140;  1 drivers
v000001df2381e560_0 .net *"_ivl_7", 0 0, L_000001df238d1a60;  1 drivers
v000001df2381e7e0_0 .net *"_ivl_8", 0 0, L_000001df238d25a0;  1 drivers
v000001df2381ff00_0 .net "e0", 0 0, L_000001df238c8e40;  alias, 1 drivers
v000001df2381fbe0_0 .net "e1", 0 0, L_000001df238c8f90;  alias, 1 drivers
v000001df2381fc80_0 .net "e2", 0 0, L_000001df238caa40;  alias, 1 drivers
v000001df23820400_0 .net "e3", 0 0, L_000001df238cad50;  alias, 1 drivers
v000001df2381ee20_0 .net "op", 1 0, L_000001df238d1b00;  alias, 1 drivers
v000001df2381eec0_0 .net "out", 0 0, L_000001df238d1420;  alias, 1 drivers
L_000001df238d0c00 .part L_000001df238d1b00, 1, 1;
L_000001df238d2820 .part L_000001df238d1b00, 0, 1;
L_000001df238d2140 .functor MUXZ 1, L_000001df238caa40, L_000001df238cad50, L_000001df238d2820, C4<>;
L_000001df238d1a60 .part L_000001df238d1b00, 0, 1;
L_000001df238d25a0 .functor MUXZ 1, L_000001df238c8e40, L_000001df238c8f90, L_000001df238d1a60, C4<>;
L_000001df238d1420 .functor MUXZ 1, L_000001df238d25a0, L_000001df238d2140, L_000001df238d0c00, C4<>;
S_000001df23807d60 .scope module, "alu18" "unitALU" 5 39, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238cb0d0 .functor XOR 1, L_000001df238d0ca0, L_000001df238d0340, C4<0>, C4<0>;
L_000001df238caf80 .functor AND 1, L_000001df238d1560, L_000001df238d0ca0, C4<1>, C4<1>;
L_000001df238cadc0 .functor OR 1, L_000001df238d1560, L_000001df238d0ca0, C4<0>, C4<0>;
L_000001df238cac00 .functor BUFZ 1, L_000001df238cae30, C4<0>, C4<0>, C4<0>;
L_000001df238cac70 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df23819ec0_0 .net "a", 0 0, L_000001df238d1560;  1 drivers
v000001df2381afa0_0 .net "b", 0 0, L_000001df238d0ca0;  1 drivers
v000001df23819100_0 .net "cin", 0 0, L_000001df238d0e80;  1 drivers
v000001df23819e20_0 .net "cout", 0 0, L_000001df238cab90;  1 drivers
v000001df23819c40_0 .net "e0", 0 0, L_000001df238caf80;  1 drivers
v000001df2381adc0_0 .net "e1", 0 0, L_000001df238cadc0;  1 drivers
v000001df23819a60_0 .net "e2", 0 0, L_000001df238cae30;  1 drivers
v000001df2381a000_0 .net "e3", 0 0, L_000001df238cac70;  1 drivers
v000001df23819f60_0 .net "inv", 0 0, L_000001df238d0340;  1 drivers
v000001df2381a0a0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df2381b180_0 .net "sel", 1 0, L_000001df238d16a0;  1 drivers
v000001df2381b040_0 .net "set", 0 0, L_000001df238cac00;  1 drivers
v000001df23819ce0_0 .net "sum", 0 0, L_000001df238d14c0;  1 drivers
v000001df2381b720_0 .net "xb", 0 0, L_000001df238cb0d0;  1 drivers
S_000001df238078b0 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df23807d60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238caab0 .functor XOR 1, L_000001df238d1560, L_000001df238cb0d0, C4<0>, C4<0>;
L_000001df238cab20 .functor AND 1, L_000001df238d1560, L_000001df238cb0d0, C4<1>, C4<1>;
L_000001df238caf10 .functor AND 1, L_000001df238caab0, L_000001df238d0e80, C4<1>, C4<1>;
L_000001df238cab90 .functor OR 1, L_000001df238cab20, L_000001df238caf10, C4<0>, C4<0>;
L_000001df238cae30 .functor XOR 1, L_000001df238caab0, L_000001df238d0e80, C4<0>, C4<0>;
v000001df23820cc0_0 .net "a", 0 0, L_000001df238d1560;  alias, 1 drivers
v000001df23820ae0_0 .net "b", 0 0, L_000001df238cb0d0;  alias, 1 drivers
v000001df23820ea0_0 .net "c", 0 0, L_000001df238d0e80;  alias, 1 drivers
v000001df23820fe0_0 .net "cout", 0 0, L_000001df238cab90;  alias, 1 drivers
v000001df23820d60_0 .net "e1", 0 0, L_000001df238caab0;  1 drivers
v000001df23820e00_0 .net "e2", 0 0, L_000001df238cab20;  1 drivers
v000001df2381af00_0 .net "e3", 0 0, L_000001df238caf10;  1 drivers
v000001df2381a820_0 .net "sum", 0 0, L_000001df238cae30;  alias, 1 drivers
S_000001df23807ef0 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df23807d60;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df2381b680_0 .net *"_ivl_1", 0 0, L_000001df238d2640;  1 drivers
v000001df23819560_0 .net *"_ivl_3", 0 0, L_000001df238d0ac0;  1 drivers
v000001df2381ad20_0 .net *"_ivl_4", 0 0, L_000001df238d11a0;  1 drivers
v000001df2381a500_0 .net *"_ivl_7", 0 0, L_000001df238d26e0;  1 drivers
v000001df2381b0e0_0 .net *"_ivl_8", 0 0, L_000001df238d1240;  1 drivers
v000001df23819920_0 .net "e0", 0 0, L_000001df238caf80;  alias, 1 drivers
v000001df23819b00_0 .net "e1", 0 0, L_000001df238cadc0;  alias, 1 drivers
v000001df23819d80_0 .net "e2", 0 0, L_000001df238cae30;  alias, 1 drivers
v000001df2381a5a0_0 .net "e3", 0 0, L_000001df238cac70;  alias, 1 drivers
v000001df238191a0_0 .net "op", 1 0, L_000001df238d16a0;  alias, 1 drivers
v000001df23819ba0_0 .net "out", 0 0, L_000001df238d14c0;  alias, 1 drivers
L_000001df238d2640 .part L_000001df238d16a0, 1, 1;
L_000001df238d0ac0 .part L_000001df238d16a0, 0, 1;
L_000001df238d11a0 .functor MUXZ 1, L_000001df238cae30, L_000001df238cac70, L_000001df238d0ac0, C4<>;
L_000001df238d26e0 .part L_000001df238d16a0, 0, 1;
L_000001df238d1240 .functor MUXZ 1, L_000001df238caf80, L_000001df238cadc0, L_000001df238d26e0, C4<>;
L_000001df238d14c0 .functor MUXZ 1, L_000001df238d1240, L_000001df238d11a0, L_000001df238d2640, C4<>;
S_000001df23808080 .scope module, "alu19" "unitALU" 5 40, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238cace0 .functor XOR 1, L_000001df238d0d40, L_000001df238d1920, C4<0>, C4<0>;
L_000001df238caea0 .functor AND 1, L_000001df238d17e0, L_000001df238d0d40, C4<1>, C4<1>;
L_000001df238db7a0 .functor OR 1, L_000001df238d17e0, L_000001df238d0d40, C4<0>, C4<0>;
L_000001df238dc610 .functor BUFZ 1, L_000001df238dc840, C4<0>, C4<0>, C4<0>;
L_000001df238dbb90 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df2381aa00_0 .net "a", 0 0, L_000001df238d17e0;  1 drivers
v000001df2381b360_0 .net "b", 0 0, L_000001df238d0d40;  1 drivers
v000001df238192e0_0 .net "cin", 0 0, L_000001df238d0700;  1 drivers
v000001df2381ac80_0 .net "cout", 0 0, L_000001df238dbc70;  1 drivers
v000001df238199c0_0 .net "e0", 0 0, L_000001df238caea0;  1 drivers
v000001df2381aaa0_0 .net "e1", 0 0, L_000001df238db7a0;  1 drivers
v000001df23819740_0 .net "e2", 0 0, L_000001df238dc840;  1 drivers
v000001df23819880_0 .net "e3", 0 0, L_000001df238dbb90;  1 drivers
v000001df2381ab40_0 .net "inv", 0 0, L_000001df238d1920;  1 drivers
v000001df2381b540_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df2381b5e0_0 .net "sel", 1 0, L_000001df238d0840;  1 drivers
v000001df2381abe0_0 .net "set", 0 0, L_000001df238dc610;  1 drivers
v000001df2381b860_0 .net "sum", 0 0, L_000001df238d07a0;  1 drivers
v000001df23819380_0 .net "xb", 0 0, L_000001df238cace0;  1 drivers
S_000001df23806910 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df23808080;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238dbab0 .functor XOR 1, L_000001df238d17e0, L_000001df238cace0, C4<0>, C4<0>;
L_000001df238dc8b0 .functor AND 1, L_000001df238d17e0, L_000001df238cace0, C4<1>, C4<1>;
L_000001df238dbb20 .functor AND 1, L_000001df238dbab0, L_000001df238d0700, C4<1>, C4<1>;
L_000001df238dbc70 .functor OR 1, L_000001df238dc8b0, L_000001df238dbb20, C4<0>, C4<0>;
L_000001df238dc840 .functor XOR 1, L_000001df238dbab0, L_000001df238d0700, C4<0>, C4<0>;
v000001df2381b220_0 .net "a", 0 0, L_000001df238d17e0;  alias, 1 drivers
v000001df2381a280_0 .net "b", 0 0, L_000001df238cace0;  alias, 1 drivers
v000001df2381a8c0_0 .net "c", 0 0, L_000001df238d0700;  alias, 1 drivers
v000001df2381a140_0 .net "cout", 0 0, L_000001df238dbc70;  alias, 1 drivers
v000001df238197e0_0 .net "e1", 0 0, L_000001df238dbab0;  1 drivers
v000001df2381b400_0 .net "e2", 0 0, L_000001df238dc8b0;  1 drivers
v000001df2381a960_0 .net "e3", 0 0, L_000001df238dbb20;  1 drivers
v000001df2381a320_0 .net "sum", 0 0, L_000001df238dc840;  alias, 1 drivers
S_000001df23806aa0 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df23808080;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df2381b2c0_0 .net *"_ivl_1", 0 0, L_000001df238d0660;  1 drivers
v000001df238196a0_0 .net *"_ivl_3", 0 0, L_000001df238d1880;  1 drivers
v000001df2381ae60_0 .net *"_ivl_4", 0 0, L_000001df238d1740;  1 drivers
v000001df2381a3c0_0 .net *"_ivl_7", 0 0, L_000001df238d1d80;  1 drivers
v000001df23819240_0 .net *"_ivl_8", 0 0, L_000001df238d0520;  1 drivers
v000001df2381a640_0 .net "e0", 0 0, L_000001df238caea0;  alias, 1 drivers
v000001df2381b7c0_0 .net "e1", 0 0, L_000001df238db7a0;  alias, 1 drivers
v000001df2381a460_0 .net "e2", 0 0, L_000001df238dc840;  alias, 1 drivers
v000001df2381b4a0_0 .net "e3", 0 0, L_000001df238dbb90;  alias, 1 drivers
v000001df2381a6e0_0 .net "op", 1 0, L_000001df238d0840;  alias, 1 drivers
v000001df2381a780_0 .net "out", 0 0, L_000001df238d07a0;  alias, 1 drivers
L_000001df238d0660 .part L_000001df238d0840, 1, 1;
L_000001df238d1880 .part L_000001df238d0840, 0, 1;
L_000001df238d1740 .functor MUXZ 1, L_000001df238dc840, L_000001df238dbb90, L_000001df238d1880, C4<>;
L_000001df238d1d80 .part L_000001df238d0840, 0, 1;
L_000001df238d0520 .functor MUXZ 1, L_000001df238caea0, L_000001df238db7a0, L_000001df238d1d80, C4<>;
L_000001df238d07a0 .functor MUXZ 1, L_000001df238d0520, L_000001df238d1740, L_000001df238d0660, C4<>;
S_000001df2380af70 .scope module, "alu2" "unitALU" 5 23, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df23809190 .functor XOR 1, L_000001df23864740, L_000001df23864d80, C4<0>, C4<0>;
L_000001df23808da0 .functor AND 1, L_000001df23864380, L_000001df23864740, C4<1>, C4<1>;
L_000001df23808ef0 .functor OR 1, L_000001df23864380, L_000001df23864740, C4<0>, C4<0>;
L_000001df23809270 .functor BUFZ 1, L_000001df23808a90, C4<0>, C4<0>, C4<0>;
L_000001df238097b0 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df23822bf0_0 .net "a", 0 0, L_000001df23864380;  1 drivers
v000001df23822b50_0 .net "b", 0 0, L_000001df23864740;  1 drivers
v000001df23821110_0 .net "cin", 0 0, L_000001df23864c40;  1 drivers
v000001df23821750_0 .net "cout", 0 0, L_000001df23808d30;  1 drivers
v000001df238225b0_0 .net "e0", 0 0, L_000001df23808da0;  1 drivers
v000001df238221f0_0 .net "e1", 0 0, L_000001df23808ef0;  1 drivers
v000001df23822c90_0 .net "e2", 0 0, L_000001df23808a90;  1 drivers
v000001df23822d30_0 .net "e3", 0 0, L_000001df238097b0;  1 drivers
v000001df23823190_0 .net "inv", 0 0, L_000001df23864d80;  1 drivers
v000001df23822290_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df238228d0_0 .net "sel", 1 0, L_000001df23864420;  1 drivers
v000001df23822650_0 .net "set", 0 0, L_000001df23809270;  1 drivers
v000001df23821e30_0 .net "sum", 0 0, L_000001df23864ba0;  1 drivers
v000001df238217f0_0 .net "xb", 0 0, L_000001df23809190;  1 drivers
S_000001df2380ba60 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2380af70;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df23808f60 .functor XOR 1, L_000001df23864380, L_000001df23809190, C4<0>, C4<0>;
L_000001df23808cc0 .functor AND 1, L_000001df23864380, L_000001df23809190, C4<1>, C4<1>;
L_000001df23809a50 .functor AND 1, L_000001df23808f60, L_000001df23864c40, C4<1>, C4<1>;
L_000001df23808d30 .functor OR 1, L_000001df23808cc0, L_000001df23809a50, C4<0>, C4<0>;
L_000001df23808a90 .functor XOR 1, L_000001df23808f60, L_000001df23864c40, C4<0>, C4<0>;
v000001df23819420_0 .net "a", 0 0, L_000001df23864380;  alias, 1 drivers
v000001df23819600_0 .net "b", 0 0, L_000001df23809190;  alias, 1 drivers
v000001df23823410_0 .net "c", 0 0, L_000001df23864c40;  alias, 1 drivers
v000001df23822dd0_0 .net "cout", 0 0, L_000001df23808d30;  alias, 1 drivers
v000001df23822510_0 .net "e1", 0 0, L_000001df23808f60;  1 drivers
v000001df238230f0_0 .net "e2", 0 0, L_000001df23808cc0;  1 drivers
v000001df23822470_0 .net "e3", 0 0, L_000001df23809a50;  1 drivers
v000001df23821930_0 .net "sum", 0 0, L_000001df23808a90;  alias, 1 drivers
S_000001df2380a480 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2380af70;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df23821570_0 .net *"_ivl_1", 0 0, L_000001df23864240;  1 drivers
v000001df23821cf0_0 .net *"_ivl_3", 0 0, L_000001df23865000;  1 drivers
v000001df23821ed0_0 .net *"_ivl_4", 0 0, L_000001df23864b00;  1 drivers
v000001df23821f70_0 .net *"_ivl_7", 0 0, L_000001df23864920;  1 drivers
v000001df23822ab0_0 .net *"_ivl_8", 0 0, L_000001df23864600;  1 drivers
v000001df23821c50_0 .net "e0", 0 0, L_000001df23808da0;  alias, 1 drivers
v000001df23821390_0 .net "e1", 0 0, L_000001df23808ef0;  alias, 1 drivers
v000001df23823690_0 .net "e2", 0 0, L_000001df23808a90;  alias, 1 drivers
v000001df23822830_0 .net "e3", 0 0, L_000001df238097b0;  alias, 1 drivers
v000001df23821d90_0 .net "op", 1 0, L_000001df23864420;  alias, 1 drivers
v000001df238220b0_0 .net "out", 0 0, L_000001df23864ba0;  alias, 1 drivers
L_000001df23864240 .part L_000001df23864420, 1, 1;
L_000001df23865000 .part L_000001df23864420, 0, 1;
L_000001df23864b00 .functor MUXZ 1, L_000001df23808a90, L_000001df238097b0, L_000001df23865000, C4<>;
L_000001df23864920 .part L_000001df23864420, 0, 1;
L_000001df23864600 .functor MUXZ 1, L_000001df23808da0, L_000001df23808ef0, L_000001df23864920, C4<>;
L_000001df23864ba0 .functor MUXZ 1, L_000001df23864600, L_000001df23864b00, L_000001df23864240, C4<>;
S_000001df2380a7a0 .scope module, "alu20" "unitALU" 5 41, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238db340 .functor XOR 1, L_000001df238d3680, L_000001df238d3ae0, C4<0>, C4<0>;
L_000001df238dc060 .functor AND 1, L_000001df238d21e0, L_000001df238d3680, C4<1>, C4<1>;
L_000001df238dc3e0 .functor OR 1, L_000001df238d21e0, L_000001df238d3680, C4<0>, C4<0>;
L_000001df238dc300 .functor BUFZ 1, L_000001df238db490, C4<0>, C4<0>, C4<0>;
L_000001df238dc680 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df23823730_0 .net "a", 0 0, L_000001df238d21e0;  1 drivers
v000001df238237d0_0 .net "b", 0 0, L_000001df238d3680;  1 drivers
v000001df23823870_0 .net "cin", 0 0, L_000001df238d4580;  1 drivers
v000001df238211b0_0 .net "cout", 0 0, L_000001df238db9d0;  1 drivers
v000001df23821a70_0 .net "e0", 0 0, L_000001df238dc060;  1 drivers
v000001df23821250_0 .net "e1", 0 0, L_000001df238dc3e0;  1 drivers
v000001df238212f0_0 .net "e2", 0 0, L_000001df238db490;  1 drivers
v000001df23821430_0 .net "e3", 0 0, L_000001df238dc680;  1 drivers
v000001df23821bb0_0 .net "inv", 0 0, L_000001df238d3ae0;  1 drivers
v000001df23822150_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df23821610_0 .net "sel", 1 0, L_000001df238d3040;  1 drivers
v000001df23822010_0 .net "set", 0 0, L_000001df238dc300;  1 drivers
v000001df238216b0_0 .net "sum", 0 0, L_000001df238d1f60;  1 drivers
v000001df23826070_0 .net "xb", 0 0, L_000001df238db340;  1 drivers
S_000001df2380ade0 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2380a7a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238dcc30 .functor XOR 1, L_000001df238d21e0, L_000001df238db340, C4<0>, C4<0>;
L_000001df238db8f0 .functor AND 1, L_000001df238d21e0, L_000001df238db340, C4<1>, C4<1>;
L_000001df238dc0d0 .functor AND 1, L_000001df238dcc30, L_000001df238d4580, C4<1>, C4<1>;
L_000001df238db9d0 .functor OR 1, L_000001df238db8f0, L_000001df238dc0d0, C4<0>, C4<0>;
L_000001df238db490 .functor XOR 1, L_000001df238dcc30, L_000001df238d4580, C4<0>, C4<0>;
v000001df23823230_0 .net "a", 0 0, L_000001df238d21e0;  alias, 1 drivers
v000001df23822e70_0 .net "b", 0 0, L_000001df238db340;  alias, 1 drivers
v000001df23822970_0 .net "c", 0 0, L_000001df238d4580;  alias, 1 drivers
v000001df23821b10_0 .net "cout", 0 0, L_000001df238db9d0;  alias, 1 drivers
v000001df238232d0_0 .net "e1", 0 0, L_000001df238dcc30;  1 drivers
v000001df238226f0_0 .net "e2", 0 0, L_000001df238db8f0;  1 drivers
v000001df23823370_0 .net "e3", 0 0, L_000001df238dc0d0;  1 drivers
v000001df238223d0_0 .net "sum", 0 0, L_000001df238db490;  alias, 1 drivers
S_000001df2380a930 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2380a7a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df23822f10_0 .net *"_ivl_1", 0 0, L_000001df238d19c0;  1 drivers
v000001df23822a10_0 .net *"_ivl_3", 0 0, L_000001df238d08e0;  1 drivers
v000001df238214d0_0 .net *"_ivl_4", 0 0, L_000001df238d1ba0;  1 drivers
v000001df23823050_0 .net *"_ivl_7", 0 0, L_000001df238d1c40;  1 drivers
v000001df23822790_0 .net *"_ivl_8", 0 0, L_000001df238d1e20;  1 drivers
v000001df238234b0_0 .net "e0", 0 0, L_000001df238dc060;  alias, 1 drivers
v000001df23823550_0 .net "e1", 0 0, L_000001df238dc3e0;  alias, 1 drivers
v000001df23821890_0 .net "e2", 0 0, L_000001df238db490;  alias, 1 drivers
v000001df23822fb0_0 .net "e3", 0 0, L_000001df238dc680;  alias, 1 drivers
v000001df238235f0_0 .net "op", 1 0, L_000001df238d3040;  alias, 1 drivers
v000001df238219d0_0 .net "out", 0 0, L_000001df238d1f60;  alias, 1 drivers
L_000001df238d19c0 .part L_000001df238d3040, 1, 1;
L_000001df238d08e0 .part L_000001df238d3040, 0, 1;
L_000001df238d1ba0 .functor MUXZ 1, L_000001df238db490, L_000001df238dc680, L_000001df238d08e0, C4<>;
L_000001df238d1c40 .part L_000001df238d3040, 0, 1;
L_000001df238d1e20 .functor MUXZ 1, L_000001df238dc060, L_000001df238dc3e0, L_000001df238d1c40, C4<>;
L_000001df238d1f60 .functor MUXZ 1, L_000001df238d1e20, L_000001df238d1ba0, L_000001df238d19c0, C4<>;
S_000001df2380b100 .scope module, "alu21" "unitALU" 5 42, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238db260 .functor XOR 1, L_000001df238d4bc0, L_000001df238d2e60, C4<0>, C4<0>;
L_000001df238db3b0 .functor AND 1, L_000001df238d3220, L_000001df238d4bc0, C4<1>, C4<1>;
L_000001df238dc920 .functor OR 1, L_000001df238d3220, L_000001df238d4bc0, C4<0>, C4<0>;
L_000001df238dc990 .functor BUFZ 1, L_000001df238dca00, C4<0>, C4<0>, C4<0>;
L_000001df238dc7d0 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df238255d0_0 .net "a", 0 0, L_000001df238d3220;  1 drivers
v000001df238246d0_0 .net "b", 0 0, L_000001df238d4bc0;  1 drivers
v000001df238252b0_0 .net "cin", 0 0, L_000001df238d4f80;  1 drivers
v000001df238257b0_0 .net "cout", 0 0, L_000001df238dbc00;  1 drivers
v000001df23824770_0 .net "e0", 0 0, L_000001df238db3b0;  1 drivers
v000001df23825e90_0 .net "e1", 0 0, L_000001df238dc920;  1 drivers
v000001df23825030_0 .net "e2", 0 0, L_000001df238dca00;  1 drivers
v000001df23823b90_0 .net "e3", 0 0, L_000001df238dc7d0;  1 drivers
v000001df23824810_0 .net "inv", 0 0, L_000001df238d2e60;  1 drivers
v000001df238258f0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df23823c30_0 .net "sel", 1 0, L_000001df238d4800;  1 drivers
v000001df23823ff0_0 .net "set", 0 0, L_000001df238dc990;  1 drivers
v000001df23823f50_0 .net "sum", 0 0, L_000001df238d2aa0;  1 drivers
v000001df238253f0_0 .net "xb", 0 0, L_000001df238db260;  1 drivers
S_000001df2380aac0 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2380b100;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238dc6f0 .functor XOR 1, L_000001df238d3220, L_000001df238db260, C4<0>, C4<0>;
L_000001df238db5e0 .functor AND 1, L_000001df238d3220, L_000001df238db260, C4<1>, C4<1>;
L_000001df238db500 .functor AND 1, L_000001df238dc6f0, L_000001df238d4f80, C4<1>, C4<1>;
L_000001df238dbc00 .functor OR 1, L_000001df238db5e0, L_000001df238db500, C4<0>, C4<0>;
L_000001df238dca00 .functor XOR 1, L_000001df238dc6f0, L_000001df238d4f80, C4<0>, C4<0>;
v000001df23825c10_0 .net "a", 0 0, L_000001df238d3220;  alias, 1 drivers
v000001df23825490_0 .net "b", 0 0, L_000001df238db260;  alias, 1 drivers
v000001df23824450_0 .net "c", 0 0, L_000001df238d4f80;  alias, 1 drivers
v000001df23823a50_0 .net "cout", 0 0, L_000001df238dbc00;  alias, 1 drivers
v000001df23824630_0 .net "e1", 0 0, L_000001df238dc6f0;  1 drivers
v000001df23824bd0_0 .net "e2", 0 0, L_000001df238db5e0;  1 drivers
v000001df23825170_0 .net "e3", 0 0, L_000001df238db500;  1 drivers
v000001df23825670_0 .net "sum", 0 0, L_000001df238dca00;  alias, 1 drivers
S_000001df2380b290 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2380b100;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df23825710_0 .net *"_ivl_1", 0 0, L_000001df238d3cc0;  1 drivers
v000001df23823910_0 .net *"_ivl_3", 0 0, L_000001df238d2c80;  1 drivers
v000001df23823cd0_0 .net *"_ivl_4", 0 0, L_000001df238d3d60;  1 drivers
v000001df238239b0_0 .net *"_ivl_7", 0 0, L_000001df238d3b80;  1 drivers
v000001df23824950_0 .net *"_ivl_8", 0 0, L_000001df238d3360;  1 drivers
v000001df238248b0_0 .net "e0", 0 0, L_000001df238db3b0;  alias, 1 drivers
v000001df238244f0_0 .net "e1", 0 0, L_000001df238dc920;  alias, 1 drivers
v000001df23824590_0 .net "e2", 0 0, L_000001df238dca00;  alias, 1 drivers
v000001df23823af0_0 .net "e3", 0 0, L_000001df238dc7d0;  alias, 1 drivers
v000001df23824db0_0 .net "op", 1 0, L_000001df238d4800;  alias, 1 drivers
v000001df23823d70_0 .net "out", 0 0, L_000001df238d2aa0;  alias, 1 drivers
L_000001df238d3cc0 .part L_000001df238d4800, 1, 1;
L_000001df238d2c80 .part L_000001df238d4800, 0, 1;
L_000001df238d3d60 .functor MUXZ 1, L_000001df238dca00, L_000001df238dc7d0, L_000001df238d2c80, C4<>;
L_000001df238d3b80 .part L_000001df238d4800, 0, 1;
L_000001df238d3360 .functor MUXZ 1, L_000001df238db3b0, L_000001df238dc920, L_000001df238d3b80, C4<>;
L_000001df238d2aa0 .functor MUXZ 1, L_000001df238d3360, L_000001df238d3d60, L_000001df238d3cc0, C4<>;
S_000001df2380bf10 .scope module, "alu22" "unitALU" 5 43, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238dbdc0 .functor XOR 1, L_000001df238d2f00, L_000001df238d4620, C4<0>, C4<0>;
L_000001df238dbce0 .functor AND 1, L_000001df238d43a0, L_000001df238d2f00, C4<1>, C4<1>;
L_000001df238dbd50 .functor OR 1, L_000001df238d43a0, L_000001df238d2f00, C4<0>, C4<0>;
L_000001df238db810 .functor BUFZ 1, L_000001df238dc5a0, C4<0>, C4<0>, C4<0>;
L_000001df238dbea0 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df23824ef0_0 .net "a", 0 0, L_000001df238d43a0;  1 drivers
v000001df23825cb0_0 .net "b", 0 0, L_000001df238d2f00;  1 drivers
v000001df23824f90_0 .net "cin", 0 0, L_000001df238d4d00;  1 drivers
v000001df23825350_0 .net "cout", 0 0, L_000001df238dca70;  1 drivers
v000001df23825a30_0 .net "e0", 0 0, L_000001df238dbce0;  1 drivers
v000001df23825d50_0 .net "e1", 0 0, L_000001df238dbd50;  1 drivers
v000001df23825ad0_0 .net "e2", 0 0, L_000001df238dc5a0;  1 drivers
v000001df23825df0_0 .net "e3", 0 0, L_000001df238dbea0;  1 drivers
v000001df23825f30_0 .net "inv", 0 0, L_000001df238d4620;  1 drivers
v000001df23827dd0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df238278d0_0 .net "sel", 1 0, L_000001df238d2d20;  1 drivers
v000001df23827290_0 .net "set", 0 0, L_000001df238db810;  1 drivers
v000001df23826390_0 .net "sum", 0 0, L_000001df238d4b20;  1 drivers
v000001df23828550_0 .net "xb", 0 0, L_000001df238dbdc0;  1 drivers
S_000001df2380c0a0 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2380bf10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238dbe30 .functor XOR 1, L_000001df238d43a0, L_000001df238dbdc0, C4<0>, C4<0>;
L_000001df238dba40 .functor AND 1, L_000001df238d43a0, L_000001df238dbdc0, C4<1>, C4<1>;
L_000001df238dc760 .functor AND 1, L_000001df238dbe30, L_000001df238d4d00, C4<1>, C4<1>;
L_000001df238dca70 .functor OR 1, L_000001df238dba40, L_000001df238dc760, C4<0>, C4<0>;
L_000001df238dc5a0 .functor XOR 1, L_000001df238dbe30, L_000001df238d4d00, C4<0>, C4<0>;
v000001df23825fd0_0 .net "a", 0 0, L_000001df238d43a0;  alias, 1 drivers
v000001df23824b30_0 .net "b", 0 0, L_000001df238dbdc0;  alias, 1 drivers
v000001df238249f0_0 .net "c", 0 0, L_000001df238d4d00;  alias, 1 drivers
v000001df23824090_0 .net "cout", 0 0, L_000001df238dca70;  alias, 1 drivers
v000001df238241d0_0 .net "e1", 0 0, L_000001df238dbe30;  1 drivers
v000001df238250d0_0 .net "e2", 0 0, L_000001df238dba40;  1 drivers
v000001df23824a90_0 .net "e3", 0 0, L_000001df238dc760;  1 drivers
v000001df23823e10_0 .net "sum", 0 0, L_000001df238dc5a0;  alias, 1 drivers
S_000001df2380ac50 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2380bf10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df23823eb0_0 .net *"_ivl_1", 0 0, L_000001df238d30e0;  1 drivers
v000001df23825b70_0 .net *"_ivl_3", 0 0, L_000001df238d4940;  1 drivers
v000001df23824310_0 .net *"_ivl_4", 0 0, L_000001df238d32c0;  1 drivers
v000001df23824c70_0 .net *"_ivl_7", 0 0, L_000001df238d3e00;  1 drivers
v000001df23825990_0 .net *"_ivl_8", 0 0, L_000001df238d4300;  1 drivers
v000001df23824d10_0 .net "e0", 0 0, L_000001df238dbce0;  alias, 1 drivers
v000001df23824270_0 .net "e1", 0 0, L_000001df238dbd50;  alias, 1 drivers
v000001df23825850_0 .net "e2", 0 0, L_000001df238dc5a0;  alias, 1 drivers
v000001df23824130_0 .net "e3", 0 0, L_000001df238dbea0;  alias, 1 drivers
v000001df23825210_0 .net "op", 1 0, L_000001df238d2d20;  alias, 1 drivers
v000001df23824e50_0 .net "out", 0 0, L_000001df238d4b20;  alias, 1 drivers
L_000001df238d30e0 .part L_000001df238d2d20, 1, 1;
L_000001df238d4940 .part L_000001df238d2d20, 0, 1;
L_000001df238d32c0 .functor MUXZ 1, L_000001df238dc5a0, L_000001df238dbea0, L_000001df238d4940, C4<>;
L_000001df238d3e00 .part L_000001df238d2d20, 0, 1;
L_000001df238d4300 .functor MUXZ 1, L_000001df238dbce0, L_000001df238dbd50, L_000001df238d3e00, C4<>;
L_000001df238d4b20 .functor MUXZ 1, L_000001df238d4300, L_000001df238d32c0, L_000001df238d30e0, C4<>;
S_000001df2380b420 .scope module, "alu23" "unitALU" 5 44, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238db730 .functor XOR 1, L_000001df238d49e0, L_000001df238d2be0, C4<0>, C4<0>;
L_000001df238dbf10 .functor AND 1, L_000001df238d2dc0, L_000001df238d49e0, C4<1>, C4<1>;
L_000001df238dbf80 .functor OR 1, L_000001df238d2dc0, L_000001df238d49e0, C4<0>, C4<0>;
L_000001df238dbff0 .functor BUFZ 1, L_000001df238db2d0, C4<0>, C4<0>, C4<0>;
L_000001df238dcca0 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df23826cf0_0 .net "a", 0 0, L_000001df238d2dc0;  1 drivers
v000001df23826110_0 .net "b", 0 0, L_000001df238d49e0;  1 drivers
v000001df23826a70_0 .net "cin", 0 0, L_000001df238d3400;  1 drivers
v000001df23827790_0 .net "cout", 0 0, L_000001df238dcbc0;  1 drivers
v000001df23826250_0 .net "e0", 0 0, L_000001df238dbf10;  1 drivers
v000001df23827150_0 .net "e1", 0 0, L_000001df238dbf80;  1 drivers
v000001df23827a10_0 .net "e2", 0 0, L_000001df238db2d0;  1 drivers
v000001df238270b0_0 .net "e3", 0 0, L_000001df238dcca0;  1 drivers
v000001df23826c50_0 .net "inv", 0 0, L_000001df238d2be0;  1 drivers
v000001df23827650_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df238264d0_0 .net "sel", 1 0, L_000001df238d3900;  1 drivers
v000001df238276f0_0 .net "set", 0 0, L_000001df238dbff0;  1 drivers
v000001df23826b10_0 .net "sum", 0 0, L_000001df238d4c60;  1 drivers
v000001df23826570_0 .net "xb", 0 0, L_000001df238db730;  1 drivers
S_000001df2380c230 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2380b420;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238dcae0 .functor XOR 1, L_000001df238d2dc0, L_000001df238db730, C4<0>, C4<0>;
L_000001df238db420 .functor AND 1, L_000001df238d2dc0, L_000001df238db730, C4<1>, C4<1>;
L_000001df238dcb50 .functor AND 1, L_000001df238dcae0, L_000001df238d3400, C4<1>, C4<1>;
L_000001df238dcbc0 .functor OR 1, L_000001df238db420, L_000001df238dcb50, C4<0>, C4<0>;
L_000001df238db2d0 .functor XOR 1, L_000001df238dcae0, L_000001df238d3400, C4<0>, C4<0>;
v000001df23826610_0 .net "a", 0 0, L_000001df238d2dc0;  alias, 1 drivers
v000001df238275b0_0 .net "b", 0 0, L_000001df238db730;  alias, 1 drivers
v000001df23827c90_0 .net "c", 0 0, L_000001df238d3400;  alias, 1 drivers
v000001df238271f0_0 .net "cout", 0 0, L_000001df238dcbc0;  alias, 1 drivers
v000001df238261b0_0 .net "e1", 0 0, L_000001df238dcae0;  1 drivers
v000001df23826bb0_0 .net "e2", 0 0, L_000001df238db420;  1 drivers
v000001df23827470_0 .net "e3", 0 0, L_000001df238dcb50;  1 drivers
v000001df23828870_0 .net "sum", 0 0, L_000001df238db2d0;  alias, 1 drivers
S_000001df2380b5b0 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2380b420;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df23827e70_0 .net *"_ivl_1", 0 0, L_000001df238d48a0;  1 drivers
v000001df23826430_0 .net *"_ivl_3", 0 0, L_000001df238d4a80;  1 drivers
v000001df23828410_0 .net *"_ivl_4", 0 0, L_000001df238d3720;  1 drivers
v000001df23826e30_0 .net *"_ivl_7", 0 0, L_000001df238d46c0;  1 drivers
v000001df238266b0_0 .net *"_ivl_8", 0 0, L_000001df238d4760;  1 drivers
v000001df23826ed0_0 .net "e0", 0 0, L_000001df238dbf10;  alias, 1 drivers
v000001df238282d0_0 .net "e1", 0 0, L_000001df238dbf80;  alias, 1 drivers
v000001df23827f10_0 .net "e2", 0 0, L_000001df238db2d0;  alias, 1 drivers
v000001df23827ab0_0 .net "e3", 0 0, L_000001df238dcca0;  alias, 1 drivers
v000001df23828230_0 .net "op", 1 0, L_000001df238d3900;  alias, 1 drivers
v000001df23827510_0 .net "out", 0 0, L_000001df238d4c60;  alias, 1 drivers
L_000001df238d48a0 .part L_000001df238d3900, 1, 1;
L_000001df238d4a80 .part L_000001df238d3900, 0, 1;
L_000001df238d3720 .functor MUXZ 1, L_000001df238db2d0, L_000001df238dcca0, L_000001df238d4a80, C4<>;
L_000001df238d46c0 .part L_000001df238d3900, 0, 1;
L_000001df238d4760 .functor MUXZ 1, L_000001df238dbf10, L_000001df238dbf80, L_000001df238d46c0, C4<>;
L_000001df238d4c60 .functor MUXZ 1, L_000001df238d4760, L_000001df238d3720, L_000001df238d48a0, C4<>;
S_000001df2380b8d0 .scope module, "alu24" "unitALU" 5 45, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238dc140 .functor XOR 1, L_000001df238d35e0, L_000001df238d37c0, C4<0>, C4<0>;
L_000001df238dcd10 .functor AND 1, L_000001df238d4e40, L_000001df238d35e0, C4<1>, C4<1>;
L_000001df238dc1b0 .functor OR 1, L_000001df238d4e40, L_000001df238d35e0, C4<0>, C4<0>;
L_000001df238db6c0 .functor BUFZ 1, L_000001df238dc290, C4<0>, C4<0>, C4<0>;
L_000001df238dc370 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df23826f70_0 .net "a", 0 0, L_000001df238d4e40;  1 drivers
v000001df23827010_0 .net "b", 0 0, L_000001df238d35e0;  1 drivers
v000001df23828690_0 .net "cin", 0 0, L_000001df238d3f40;  1 drivers
v000001df23828730_0 .net "cout", 0 0, L_000001df238db570;  1 drivers
v000001df238287d0_0 .net "e0", 0 0, L_000001df238dcd10;  1 drivers
v000001df23828910_0 .net "e1", 0 0, L_000001df238dc1b0;  1 drivers
v000001df23828d70_0 .net "e2", 0 0, L_000001df238dc290;  1 drivers
v000001df23828b90_0 .net "e3", 0 0, L_000001df238dc370;  1 drivers
v000001df238289b0_0 .net "inv", 0 0, L_000001df238d37c0;  1 drivers
v000001df23828c30_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df23828f50_0 .net "sel", 1 0, L_000001df238d50c0;  1 drivers
v000001df23828cd0_0 .net "set", 0 0, L_000001df238db6c0;  1 drivers
v000001df23828e10_0 .net "sum", 0 0, L_000001df238d3540;  1 drivers
v000001df23828eb0_0 .net "xb", 0 0, L_000001df238dc140;  1 drivers
S_000001df2380b740 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2380b8d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238dcd80 .functor XOR 1, L_000001df238d4e40, L_000001df238dc140, C4<0>, C4<0>;
L_000001df238dc220 .functor AND 1, L_000001df238d4e40, L_000001df238dc140, C4<1>, C4<1>;
L_000001df238dc4c0 .functor AND 1, L_000001df238dcd80, L_000001df238d3f40, C4<1>, C4<1>;
L_000001df238db570 .functor OR 1, L_000001df238dc220, L_000001df238dc4c0, C4<0>, C4<0>;
L_000001df238dc290 .functor XOR 1, L_000001df238dcd80, L_000001df238d3f40, C4<0>, C4<0>;
v000001df23827fb0_0 .net "a", 0 0, L_000001df238d4e40;  alias, 1 drivers
v000001df23827830_0 .net "b", 0 0, L_000001df238dc140;  alias, 1 drivers
v000001df23826d90_0 .net "c", 0 0, L_000001df238d3f40;  alias, 1 drivers
v000001df23827330_0 .net "cout", 0 0, L_000001df238db570;  alias, 1 drivers
v000001df238267f0_0 .net "e1", 0 0, L_000001df238dcd80;  1 drivers
v000001df23826890_0 .net "e2", 0 0, L_000001df238dc220;  1 drivers
v000001df23826930_0 .net "e3", 0 0, L_000001df238dc4c0;  1 drivers
v000001df23827bf0_0 .net "sum", 0 0, L_000001df238dc290;  alias, 1 drivers
S_000001df2380bbf0 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2380b8d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df23827970_0 .net *"_ivl_1", 0 0, L_000001df238d2fa0;  1 drivers
v000001df23828370_0 .net *"_ivl_3", 0 0, L_000001df238d4da0;  1 drivers
v000001df238269d0_0 .net *"_ivl_4", 0 0, L_000001df238d34a0;  1 drivers
v000001df238273d0_0 .net *"_ivl_7", 0 0, L_000001df238d4440;  1 drivers
v000001df23827b50_0 .net *"_ivl_8", 0 0, L_000001df238d5020;  1 drivers
v000001df23827d30_0 .net "e0", 0 0, L_000001df238dcd10;  alias, 1 drivers
v000001df238284b0_0 .net "e1", 0 0, L_000001df238dc1b0;  alias, 1 drivers
v000001df23828050_0 .net "e2", 0 0, L_000001df238dc290;  alias, 1 drivers
v000001df238280f0_0 .net "e3", 0 0, L_000001df238dc370;  alias, 1 drivers
v000001df23828190_0 .net "op", 1 0, L_000001df238d50c0;  alias, 1 drivers
v000001df238285f0_0 .net "out", 0 0, L_000001df238d3540;  alias, 1 drivers
L_000001df238d2fa0 .part L_000001df238d50c0, 1, 1;
L_000001df238d4da0 .part L_000001df238d50c0, 0, 1;
L_000001df238d34a0 .functor MUXZ 1, L_000001df238dc290, L_000001df238dc370, L_000001df238d4da0, C4<>;
L_000001df238d4440 .part L_000001df238d50c0, 0, 1;
L_000001df238d5020 .functor MUXZ 1, L_000001df238dcd10, L_000001df238dc1b0, L_000001df238d4440, C4<>;
L_000001df238d3540 .functor MUXZ 1, L_000001df238d5020, L_000001df238d34a0, L_000001df238d2fa0, C4<>;
S_000001df2380bd80 .scope module, "alu25" "unitALU" 5 46, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238db1f0 .functor XOR 1, L_000001df238d3c20, L_000001df238d4120, C4<0>, C4<0>;
L_000001df238dc450 .functor AND 1, L_000001df238d3a40, L_000001df238d3c20, C4<1>, C4<1>;
L_000001df238db650 .functor OR 1, L_000001df238d3a40, L_000001df238d3c20, C4<0>, C4<0>;
L_000001df238dd4f0 .functor BUFZ 1, L_000001df238dd6b0, C4<0>, C4<0>, C4<0>;
L_000001df238de3d0 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df2382cdc0_0 .net "a", 0 0, L_000001df238d3a40;  1 drivers
v000001df2382c320_0 .net "b", 0 0, L_000001df238d3c20;  1 drivers
v000001df2382c460_0 .net "cin", 0 0, L_000001df238d4080;  1 drivers
v000001df2382c6e0_0 .net "cout", 0 0, L_000001df238dd480;  1 drivers
v000001df2382dcc0_0 .net "e0", 0 0, L_000001df238dc450;  1 drivers
v000001df2382ca00_0 .net "e1", 0 0, L_000001df238db650;  1 drivers
v000001df2382ce60_0 .net "e2", 0 0, L_000001df238dd6b0;  1 drivers
v000001df2382bb00_0 .net "e3", 0 0, L_000001df238de3d0;  1 drivers
v000001df2382d5e0_0 .net "inv", 0 0, L_000001df238d4120;  1 drivers
v000001df2382dd60_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df2382cbe0_0 .net "sel", 1 0, L_000001df238d5160;  1 drivers
v000001df2382b9c0_0 .net "set", 0 0, L_000001df238dd4f0;  1 drivers
v000001df2382d860_0 .net "sum", 0 0, L_000001df238d39a0;  1 drivers
v000001df2382ba60_0 .net "xb", 0 0, L_000001df238db1f0;  1 drivers
S_000001df2380a610 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2380bd80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238db880 .functor XOR 1, L_000001df238d3a40, L_000001df238db1f0, C4<0>, C4<0>;
L_000001df238db960 .functor AND 1, L_000001df238d3a40, L_000001df238db1f0, C4<1>, C4<1>;
L_000001df238dc530 .functor AND 1, L_000001df238db880, L_000001df238d4080, C4<1>, C4<1>;
L_000001df238dd480 .functor OR 1, L_000001df238db960, L_000001df238dc530, C4<0>, C4<0>;
L_000001df238dd6b0 .functor XOR 1, L_000001df238db880, L_000001df238d4080, C4<0>, C4<0>;
v000001df23828af0_0 .net "a", 0 0, L_000001df238d3a40;  alias, 1 drivers
v000001df23828ff0_0 .net "b", 0 0, L_000001df238db1f0;  alias, 1 drivers
v000001df2382c5a0_0 .net "c", 0 0, L_000001df238d4080;  alias, 1 drivers
v000001df2382d2c0_0 .net "cout", 0 0, L_000001df238dd480;  alias, 1 drivers
v000001df2382cf00_0 .net "e1", 0 0, L_000001df238db880;  1 drivers
v000001df2382cfa0_0 .net "e2", 0 0, L_000001df238db960;  1 drivers
v000001df2382dae0_0 .net "e3", 0 0, L_000001df238dc530;  1 drivers
v000001df2382d9a0_0 .net "sum", 0 0, L_000001df238dd6b0;  alias, 1 drivers
S_000001df2380c490 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2380bd80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df2382d040_0 .net *"_ivl_1", 0 0, L_000001df238d3ea0;  1 drivers
v000001df2382b920_0 .net *"_ivl_3", 0 0, L_000001df238d3fe0;  1 drivers
v000001df2382dc20_0 .net *"_ivl_4", 0 0, L_000001df238d4ee0;  1 drivers
v000001df2382c8c0_0 .net *"_ivl_7", 0 0, L_000001df238d3860;  1 drivers
v000001df2382cb40_0 .net *"_ivl_8", 0 0, L_000001df238d3180;  1 drivers
v000001df2382caa0_0 .net "e0", 0 0, L_000001df238dc450;  alias, 1 drivers
v000001df2382c500_0 .net "e1", 0 0, L_000001df238db650;  alias, 1 drivers
v000001df2382da40_0 .net "e2", 0 0, L_000001df238dd6b0;  alias, 1 drivers
v000001df2382d360_0 .net "e3", 0 0, L_000001df238de3d0;  alias, 1 drivers
v000001df2382bce0_0 .net "op", 1 0, L_000001df238d5160;  alias, 1 drivers
v000001df2382db80_0 .net "out", 0 0, L_000001df238d39a0;  alias, 1 drivers
L_000001df238d3ea0 .part L_000001df238d5160, 1, 1;
L_000001df238d3fe0 .part L_000001df238d5160, 0, 1;
L_000001df238d4ee0 .functor MUXZ 1, L_000001df238dd6b0, L_000001df238de3d0, L_000001df238d3fe0, C4<>;
L_000001df238d3860 .part L_000001df238d5160, 0, 1;
L_000001df238d3180 .functor MUXZ 1, L_000001df238dc450, L_000001df238db650, L_000001df238d3860, C4<>;
L_000001df238d39a0 .functor MUXZ 1, L_000001df238d3180, L_000001df238d4ee0, L_000001df238d3ea0, C4<>;
S_000001df2380c7b0 .scope module, "alu26" "unitALU" 5 47, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238de590 .functor XOR 1, L_000001df238d5200, L_000001df238d6f60, C4<0>, C4<0>;
L_000001df238de0c0 .functor AND 1, L_000001df238d5f20, L_000001df238d5200, C4<1>, C4<1>;
L_000001df238de520 .functor OR 1, L_000001df238d5f20, L_000001df238d5200, C4<0>, C4<0>;
L_000001df238dd720 .functor BUFZ 1, L_000001df238de600, C4<0>, C4<0>, C4<0>;
L_000001df238de4b0 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df2382e080_0 .net "a", 0 0, L_000001df238d5f20;  1 drivers
v000001df2382c280_0 .net "b", 0 0, L_000001df238d5200;  1 drivers
v000001df2382df40_0 .net "cin", 0 0, L_000001df238d71e0;  1 drivers
v000001df2382dfe0_0 .net "cout", 0 0, L_000001df238de440;  1 drivers
v000001df2382c960_0 .net "e0", 0 0, L_000001df238de0c0;  1 drivers
v000001df2382c140_0 .net "e1", 0 0, L_000001df238de520;  1 drivers
v000001df2382c640_0 .net "e2", 0 0, L_000001df238de600;  1 drivers
v000001df2382c780_0 .net "e3", 0 0, L_000001df238de4b0;  1 drivers
v000001df2382bc40_0 .net "inv", 0 0, L_000001df238d6f60;  1 drivers
v000001df2382bd80_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df2382c820_0 .net "sel", 1 0, L_000001df238d5980;  1 drivers
v000001df2382c0a0_0 .net "set", 0 0, L_000001df238dd720;  1 drivers
v000001df2382c1e0_0 .net "sum", 0 0, L_000001df238d6ec0;  1 drivers
v000001df2382f840_0 .net "xb", 0 0, L_000001df238de590;  1 drivers
S_000001df2380cc60 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2380c7b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238ddb80 .functor XOR 1, L_000001df238d5f20, L_000001df238de590, C4<0>, C4<0>;
L_000001df238dda30 .functor AND 1, L_000001df238d5f20, L_000001df238de590, C4<1>, C4<1>;
L_000001df238dd090 .functor AND 1, L_000001df238ddb80, L_000001df238d71e0, C4<1>, C4<1>;
L_000001df238de440 .functor OR 1, L_000001df238dda30, L_000001df238dd090, C4<0>, C4<0>;
L_000001df238de600 .functor XOR 1, L_000001df238ddb80, L_000001df238d71e0, C4<0>, C4<0>;
v000001df2382d180_0 .net "a", 0 0, L_000001df238d5f20;  alias, 1 drivers
v000001df2382d4a0_0 .net "b", 0 0, L_000001df238de590;  alias, 1 drivers
v000001df2382cc80_0 .net "c", 0 0, L_000001df238d71e0;  alias, 1 drivers
v000001df2382d900_0 .net "cout", 0 0, L_000001df238de440;  alias, 1 drivers
v000001df2382c3c0_0 .net "e1", 0 0, L_000001df238ddb80;  1 drivers
v000001df2382bba0_0 .net "e2", 0 0, L_000001df238dda30;  1 drivers
v000001df2382d680_0 .net "e3", 0 0, L_000001df238dd090;  1 drivers
v000001df2382be20_0 .net "sum", 0 0, L_000001df238de600;  alias, 1 drivers
S_000001df2380d750 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2380c7b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df2382bec0_0 .net *"_ivl_1", 0 0, L_000001df238d2a00;  1 drivers
v000001df2382bf60_0 .net *"_ivl_3", 0 0, L_000001df238d2b40;  1 drivers
v000001df2382d540_0 .net *"_ivl_4", 0 0, L_000001df238d41c0;  1 drivers
v000001df2382c000_0 .net *"_ivl_7", 0 0, L_000001df238d4260;  1 drivers
v000001df2382de00_0 .net *"_ivl_8", 0 0, L_000001df238d44e0;  1 drivers
v000001df2382cd20_0 .net "e0", 0 0, L_000001df238de0c0;  alias, 1 drivers
v000001df2382d220_0 .net "e1", 0 0, L_000001df238de520;  alias, 1 drivers
v000001df2382d720_0 .net "e2", 0 0, L_000001df238de600;  alias, 1 drivers
v000001df2382dea0_0 .net "e3", 0 0, L_000001df238de4b0;  alias, 1 drivers
v000001df2382d400_0 .net "op", 1 0, L_000001df238d5980;  alias, 1 drivers
v000001df2382d7c0_0 .net "out", 0 0, L_000001df238d6ec0;  alias, 1 drivers
L_000001df238d2a00 .part L_000001df238d5980, 1, 1;
L_000001df238d2b40 .part L_000001df238d5980, 0, 1;
L_000001df238d41c0 .functor MUXZ 1, L_000001df238de600, L_000001df238de4b0, L_000001df238d2b40, C4<>;
L_000001df238d4260 .part L_000001df238d5980, 0, 1;
L_000001df238d44e0 .functor MUXZ 1, L_000001df238de0c0, L_000001df238de520, L_000001df238d4260, C4<>;
L_000001df238d6ec0 .functor MUXZ 1, L_000001df238d44e0, L_000001df238d41c0, L_000001df238d2a00, C4<>;
S_000001df2380d110 .scope module, "alu27" "unitALU" 5 48, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238ddb10 .functor XOR 1, L_000001df238d70a0, L_000001df238d6a60, C4<0>, C4<0>;
L_000001df238de130 .functor AND 1, L_000001df238d5fc0, L_000001df238d70a0, C4<1>, C4<1>;
L_000001df238ddf70 .functor OR 1, L_000001df238d5fc0, L_000001df238d70a0, C4<0>, C4<0>;
L_000001df238dd8e0 .functor BUFZ 1, L_000001df238de6e0, C4<0>, C4<0>, C4<0>;
L_000001df238dd170 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df2382f660_0 .net "a", 0 0, L_000001df238d5fc0;  1 drivers
v000001df2382fca0_0 .net "b", 0 0, L_000001df238d70a0;  1 drivers
v000001df2382f200_0 .net "cin", 0 0, L_000001df238d55c0;  1 drivers
v000001df23830060_0 .net "cout", 0 0, L_000001df238dd640;  1 drivers
v000001df2382ebc0_0 .net "e0", 0 0, L_000001df238de130;  1 drivers
v000001df2382e440_0 .net "e1", 0 0, L_000001df238ddf70;  1 drivers
v000001df2382fe80_0 .net "e2", 0 0, L_000001df238de6e0;  1 drivers
v000001df2382e620_0 .net "e3", 0 0, L_000001df238dd170;  1 drivers
v000001df2382e760_0 .net "inv", 0 0, L_000001df238d6a60;  1 drivers
v000001df2382ea80_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df2382e9e0_0 .net "sel", 1 0, L_000001df238d62e0;  1 drivers
v000001df2382eee0_0 .net "set", 0 0, L_000001df238dd8e0;  1 drivers
v000001df2382e800_0 .net "sum", 0 0, L_000001df238d7280;  1 drivers
v000001df2382e940_0 .net "xb", 0 0, L_000001df238ddb10;  1 drivers
S_000001df2380c940 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2380d110;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238ddbf0 .functor XOR 1, L_000001df238d5fc0, L_000001df238ddb10, C4<0>, C4<0>;
L_000001df238dd790 .functor AND 1, L_000001df238d5fc0, L_000001df238ddb10, C4<1>, C4<1>;
L_000001df238dd9c0 .functor AND 1, L_000001df238ddbf0, L_000001df238d55c0, C4<1>, C4<1>;
L_000001df238dd640 .functor OR 1, L_000001df238dd790, L_000001df238dd9c0, C4<0>, C4<0>;
L_000001df238de6e0 .functor XOR 1, L_000001df238ddbf0, L_000001df238d55c0, C4<0>, C4<0>;
v000001df2382ed00_0 .net "a", 0 0, L_000001df238d5fc0;  alias, 1 drivers
v000001df23830420_0 .net "b", 0 0, L_000001df238ddb10;  alias, 1 drivers
v000001df2382e260_0 .net "c", 0 0, L_000001df238d55c0;  alias, 1 drivers
v000001df2382e6c0_0 .net "cout", 0 0, L_000001df238dd640;  alias, 1 drivers
v000001df2382f980_0 .net "e1", 0 0, L_000001df238ddbf0;  1 drivers
v000001df2382eb20_0 .net "e2", 0 0, L_000001df238dd790;  1 drivers
v000001df23830240_0 .net "e3", 0 0, L_000001df238dd9c0;  1 drivers
v000001df2382ef80_0 .net "sum", 0 0, L_000001df238de6e0;  alias, 1 drivers
S_000001df2380e240 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2380d110;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df2382e4e0_0 .net *"_ivl_1", 0 0, L_000001df238d5a20;  1 drivers
v000001df2382f5c0_0 .net *"_ivl_3", 0 0, L_000001df238d73c0;  1 drivers
v000001df2382fde0_0 .net *"_ivl_4", 0 0, L_000001df238d53e0;  1 drivers
v000001df2382f2a0_0 .net *"_ivl_7", 0 0, L_000001df238d52a0;  1 drivers
v000001df2382e1c0_0 .net *"_ivl_8", 0 0, L_000001df238d7320;  1 drivers
v000001df2382e300_0 .net "e0", 0 0, L_000001df238de130;  alias, 1 drivers
v000001df2382f160_0 .net "e1", 0 0, L_000001df238ddf70;  alias, 1 drivers
v000001df238302e0_0 .net "e2", 0 0, L_000001df238de6e0;  alias, 1 drivers
v000001df2382f8e0_0 .net "e3", 0 0, L_000001df238dd170;  alias, 1 drivers
v000001df2382e8a0_0 .net "op", 1 0, L_000001df238d62e0;  alias, 1 drivers
v000001df2382e3a0_0 .net "out", 0 0, L_000001df238d7280;  alias, 1 drivers
L_000001df238d5a20 .part L_000001df238d62e0, 1, 1;
L_000001df238d73c0 .part L_000001df238d62e0, 0, 1;
L_000001df238d53e0 .functor MUXZ 1, L_000001df238de6e0, L_000001df238dd170, L_000001df238d73c0, C4<>;
L_000001df238d52a0 .part L_000001df238d62e0, 0, 1;
L_000001df238d7320 .functor MUXZ 1, L_000001df238de130, L_000001df238ddf70, L_000001df238d52a0, C4<>;
L_000001df238d7280 .functor MUXZ 1, L_000001df238d7320, L_000001df238d53e0, L_000001df238d5a20, C4<>;
S_000001df2380cad0 .scope module, "alu28" "unitALU" 5 49, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238ddfe0 .functor XOR 1, L_000001df238d7780, L_000001df238d5c00, C4<0>, C4<0>;
L_000001df238de670 .functor AND 1, L_000001df238d6920, L_000001df238d7780, C4<1>, C4<1>;
L_000001df238de750 .functor OR 1, L_000001df238d6920, L_000001df238d7780, C4<0>, C4<0>;
L_000001df238dd800 .functor BUFZ 1, L_000001df238de7c0, C4<0>, C4<0>, C4<0>;
L_000001df238ddaa0 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df2382ffc0_0 .net "a", 0 0, L_000001df238d6920;  1 drivers
v000001df23830100_0 .net "b", 0 0, L_000001df238d7780;  1 drivers
v000001df238301a0_0 .net "cin", 0 0, L_000001df238d6b00;  1 drivers
v000001df238304c0_0 .net "cout", 0 0, L_000001df238de210;  1 drivers
v000001df23830560_0 .net "e0", 0 0, L_000001df238de670;  1 drivers
v000001df23830600_0 .net "e1", 0 0, L_000001df238de750;  1 drivers
v000001df23830740_0 .net "e2", 0 0, L_000001df238de7c0;  1 drivers
v000001df238307e0_0 .net "e3", 0 0, L_000001df238ddaa0;  1 drivers
v000001df23830880_0 .net "inv", 0 0, L_000001df238d5c00;  1 drivers
v000001df23830ce0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df238309c0_0 .net "sel", 1 0, L_000001df238d6e20;  1 drivers
v000001df23830ec0_0 .net "set", 0 0, L_000001df238dd800;  1 drivers
v000001df23830c40_0 .net "sum", 0 0, L_000001df238d5ca0;  1 drivers
v000001df23830e20_0 .net "xb", 0 0, L_000001df238ddfe0;  1 drivers
S_000001df2380cf80 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2380cad0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238de050 .functor XOR 1, L_000001df238d6920, L_000001df238ddfe0, C4<0>, C4<0>;
L_000001df238ddc60 .functor AND 1, L_000001df238d6920, L_000001df238ddfe0, C4<1>, C4<1>;
L_000001df238de1a0 .functor AND 1, L_000001df238de050, L_000001df238d6b00, C4<1>, C4<1>;
L_000001df238de210 .functor OR 1, L_000001df238ddc60, L_000001df238de1a0, C4<0>, C4<0>;
L_000001df238de7c0 .functor XOR 1, L_000001df238de050, L_000001df238d6b00, C4<0>, C4<0>;
v000001df2382fa20_0 .net "a", 0 0, L_000001df238d6920;  alias, 1 drivers
v000001df2382fc00_0 .net "b", 0 0, L_000001df238ddfe0;  alias, 1 drivers
v000001df2382f3e0_0 .net "c", 0 0, L_000001df238d6b00;  alias, 1 drivers
v000001df2382fd40_0 .net "cout", 0 0, L_000001df238de210;  alias, 1 drivers
v000001df2382e580_0 .net "e1", 0 0, L_000001df238de050;  1 drivers
v000001df238306a0_0 .net "e2", 0 0, L_000001df238ddc60;  1 drivers
v000001df2382eda0_0 .net "e3", 0 0, L_000001df238de1a0;  1 drivers
v000001df2382f480_0 .net "sum", 0 0, L_000001df238de7c0;  alias, 1 drivers
S_000001df2380d5c0 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2380cad0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df2382f520_0 .net *"_ivl_1", 0 0, L_000001df238d6560;  1 drivers
v000001df2382ec60_0 .net *"_ivl_3", 0 0, L_000001df238d58e0;  1 drivers
v000001df2382f700_0 .net *"_ivl_4", 0 0, L_000001df238d7500;  1 drivers
v000001df2382f7a0_0 .net *"_ivl_7", 0 0, L_000001df238d5660;  1 drivers
v000001df2382ee40_0 .net *"_ivl_8", 0 0, L_000001df238d5700;  1 drivers
v000001df2382f020_0 .net "e0", 0 0, L_000001df238de670;  alias, 1 drivers
v000001df2382fac0_0 .net "e1", 0 0, L_000001df238de750;  alias, 1 drivers
v000001df2382f0c0_0 .net "e2", 0 0, L_000001df238de7c0;  alias, 1 drivers
v000001df2382fb60_0 .net "e3", 0 0, L_000001df238ddaa0;  alias, 1 drivers
v000001df2382ff20_0 .net "op", 1 0, L_000001df238d6e20;  alias, 1 drivers
v000001df2382e120_0 .net "out", 0 0, L_000001df238d5ca0;  alias, 1 drivers
L_000001df238d6560 .part L_000001df238d6e20, 1, 1;
L_000001df238d58e0 .part L_000001df238d6e20, 0, 1;
L_000001df238d7500 .functor MUXZ 1, L_000001df238de7c0, L_000001df238ddaa0, L_000001df238d58e0, C4<>;
L_000001df238d5660 .part L_000001df238d6e20, 0, 1;
L_000001df238d5700 .functor MUXZ 1, L_000001df238de670, L_000001df238de750, L_000001df238d5660, C4<>;
L_000001df238d5ca0 .functor MUXZ 1, L_000001df238d5700, L_000001df238d7500, L_000001df238d6560, C4<>;
S_000001df2380d8e0 .scope module, "alu29" "unitALU" 5 50, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238de830 .functor XOR 1, L_000001df238d7140, L_000001df238d57a0, C4<0>, C4<0>;
L_000001df238dd560 .functor AND 1, L_000001df238d5480, L_000001df238d7140, C4<1>, C4<1>;
L_000001df238dd870 .functor OR 1, L_000001df238d5480, L_000001df238d7140, C4<0>, C4<0>;
L_000001df238ddcd0 .functor BUFZ 1, L_000001df238dd950, C4<0>, C4<0>, C4<0>;
L_000001df238dcfb0 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df2382a340_0 .net "a", 0 0, L_000001df238d5480;  1 drivers
v000001df2382ab60_0 .net "b", 0 0, L_000001df238d7140;  1 drivers
v000001df23829760_0 .net "cin", 0 0, L_000001df238d7460;  1 drivers
v000001df238291c0_0 .net "cout", 0 0, L_000001df238de910;  1 drivers
v000001df2382b420_0 .net "e0", 0 0, L_000001df238dd560;  1 drivers
v000001df2382a480_0 .net "e1", 0 0, L_000001df238dd870;  1 drivers
v000001df2382b880_0 .net "e2", 0 0, L_000001df238dd950;  1 drivers
v000001df2382a5c0_0 .net "e3", 0 0, L_000001df238dcfb0;  1 drivers
v000001df23829300_0 .net "inv", 0 0, L_000001df238d57a0;  1 drivers
v000001df23829440_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df2382af20_0 .net "sel", 1 0, L_000001df238d75a0;  1 drivers
v000001df2382a160_0 .net "set", 0 0, L_000001df238ddcd0;  1 drivers
v000001df238296c0_0 .net "sum", 0 0, L_000001df238d7000;  1 drivers
v000001df23829800_0 .net "xb", 0 0, L_000001df238de830;  1 drivers
S_000001df2380c620 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2380d8e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238dcdf0 .functor XOR 1, L_000001df238d5480, L_000001df238de830, C4<0>, C4<0>;
L_000001df238dcf40 .functor AND 1, L_000001df238d5480, L_000001df238de830, C4<1>, C4<1>;
L_000001df238de8a0 .functor AND 1, L_000001df238dcdf0, L_000001df238d7460, C4<1>, C4<1>;
L_000001df238de910 .functor OR 1, L_000001df238dcf40, L_000001df238de8a0, C4<0>, C4<0>;
L_000001df238dd950 .functor XOR 1, L_000001df238dcdf0, L_000001df238d7460, C4<0>, C4<0>;
v000001df23830d80_0 .net "a", 0 0, L_000001df238d5480;  alias, 1 drivers
v000001df23830f60_0 .net "b", 0 0, L_000001df238de830;  alias, 1 drivers
v000001df23831000_0 .net "c", 0 0, L_000001df238d7460;  alias, 1 drivers
v000001df23830920_0 .net "cout", 0 0, L_000001df238de910;  alias, 1 drivers
v000001df23830b00_0 .net "e1", 0 0, L_000001df238dcdf0;  1 drivers
v000001df23830ba0_0 .net "e2", 0 0, L_000001df238dcf40;  1 drivers
v000001df238298a0_0 .net "e3", 0 0, L_000001df238de8a0;  1 drivers
v000001df23829c60_0 .net "sum", 0 0, L_000001df238dd950;  alias, 1 drivers
S_000001df2380da70 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2380d8e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df2382b4c0_0 .net *"_ivl_1", 0 0, L_000001df238d5b60;  1 drivers
v000001df2382a980_0 .net *"_ivl_3", 0 0, L_000001df238d6420;  1 drivers
v000001df2382b240_0 .net *"_ivl_4", 0 0, L_000001df238d6c40;  1 drivers
v000001df2382b2e0_0 .net *"_ivl_7", 0 0, L_000001df238d6240;  1 drivers
v000001df238293a0_0 .net *"_ivl_8", 0 0, L_000001df238d5d40;  1 drivers
v000001df2382b560_0 .net "e0", 0 0, L_000001df238dd560;  alias, 1 drivers
v000001df2382a520_0 .net "e1", 0 0, L_000001df238dd870;  alias, 1 drivers
v000001df2382a3e0_0 .net "e2", 0 0, L_000001df238dd950;  alias, 1 drivers
v000001df2382b380_0 .net "e3", 0 0, L_000001df238dcfb0;  alias, 1 drivers
v000001df2382b600_0 .net "op", 1 0, L_000001df238d75a0;  alias, 1 drivers
v000001df2382a7a0_0 .net "out", 0 0, L_000001df238d7000;  alias, 1 drivers
L_000001df238d5b60 .part L_000001df238d75a0, 1, 1;
L_000001df238d6420 .part L_000001df238d75a0, 0, 1;
L_000001df238d6c40 .functor MUXZ 1, L_000001df238dd950, L_000001df238dcfb0, L_000001df238d6420, C4<>;
L_000001df238d6240 .part L_000001df238d75a0, 0, 1;
L_000001df238d5d40 .functor MUXZ 1, L_000001df238dd560, L_000001df238dd870, L_000001df238d6240, C4<>;
L_000001df238d7000 .functor MUXZ 1, L_000001df238d5d40, L_000001df238d6c40, L_000001df238d5b60, C4<>;
S_000001df2380d2a0 .scope module, "alu3" "unitALU" 5 24, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df23808b00 .functor XOR 1, L_000001df23855a60, L_000001df23856aa0, C4<0>, C4<0>;
L_000001df23809350 .functor AND 1, L_000001df238574a0, L_000001df23855a60, C4<1>, C4<1>;
L_000001df238093c0 .functor OR 1, L_000001df238574a0, L_000001df23855a60, C4<0>, C4<0>;
L_000001df23809740 .functor BUFZ 1, L_000001df23809660, C4<0>, C4<0>, C4<0>;
L_000001df2380a380 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df2382ade0_0 .net "a", 0 0, L_000001df238574a0;  1 drivers
v000001df23829e40_0 .net "b", 0 0, L_000001df23855a60;  1 drivers
v000001df2382a0c0_0 .net "cin", 0 0, L_000001df23856f00;  1 drivers
v000001df23829940_0 .net "cout", 0 0, L_000001df238095f0;  1 drivers
v000001df2382b7e0_0 .net "e0", 0 0, L_000001df23809350;  1 drivers
v000001df2382afc0_0 .net "e1", 0 0, L_000001df238093c0;  1 drivers
v000001df2382ae80_0 .net "e2", 0 0, L_000001df23809660;  1 drivers
v000001df2382b060_0 .net "e3", 0 0, L_000001df2380a380;  1 drivers
v000001df2382b100_0 .net "inv", 0 0, L_000001df23856aa0;  1 drivers
v000001df2382b1a0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df238299e0_0 .net "sel", 1 0, L_000001df23855380;  1 drivers
v000001df23829260_0 .net "set", 0 0, L_000001df23809740;  1 drivers
v000001df23829620_0 .net "sum", 0 0, L_000001df23856d20;  1 drivers
v000001df23829a80_0 .net "xb", 0 0, L_000001df23808b00;  1 drivers
S_000001df2380dc00 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2380d2a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238094a0 .functor XOR 1, L_000001df238574a0, L_000001df23808b00, C4<0>, C4<0>;
L_000001df23809510 .functor AND 1, L_000001df238574a0, L_000001df23808b00, C4<1>, C4<1>;
L_000001df23809580 .functor AND 1, L_000001df238094a0, L_000001df23856f00, C4<1>, C4<1>;
L_000001df238095f0 .functor OR 1, L_000001df23809510, L_000001df23809580, C4<0>, C4<0>;
L_000001df23809660 .functor XOR 1, L_000001df238094a0, L_000001df23856f00, C4<0>, C4<0>;
v000001df2382aa20_0 .net "a", 0 0, L_000001df238574a0;  alias, 1 drivers
v000001df2382ac00_0 .net "b", 0 0, L_000001df23808b00;  alias, 1 drivers
v000001df2382a200_0 .net "c", 0 0, L_000001df23856f00;  alias, 1 drivers
v000001df2382ad40_0 .net "cout", 0 0, L_000001df238095f0;  alias, 1 drivers
v000001df238294e0_0 .net "e1", 0 0, L_000001df238094a0;  1 drivers
v000001df2382b740_0 .net "e2", 0 0, L_000001df23809510;  1 drivers
v000001df23829d00_0 .net "e3", 0 0, L_000001df23809580;  1 drivers
v000001df2382a2a0_0 .net "sum", 0 0, L_000001df23809660;  alias, 1 drivers
S_000001df2380dd90 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2380d2a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df2382a660_0 .net *"_ivl_1", 0 0, L_000001df23864e20;  1 drivers
v000001df23829b20_0 .net *"_ivl_3", 0 0, L_000001df23864ec0;  1 drivers
v000001df2382a700_0 .net *"_ivl_4", 0 0, L_000001df23857900;  1 drivers
v000001df2382a840_0 .net *"_ivl_7", 0 0, L_000001df238566e0;  1 drivers
v000001df23829580_0 .net *"_ivl_8", 0 0, L_000001df238575e0;  1 drivers
v000001df23829da0_0 .net "e0", 0 0, L_000001df23809350;  alias, 1 drivers
v000001df2382a8e0_0 .net "e1", 0 0, L_000001df238093c0;  alias, 1 drivers
v000001df23829ee0_0 .net "e2", 0 0, L_000001df23809660;  alias, 1 drivers
v000001df2382aac0_0 .net "e3", 0 0, L_000001df2380a380;  alias, 1 drivers
v000001df2382aca0_0 .net "op", 1 0, L_000001df23855380;  alias, 1 drivers
v000001df23829120_0 .net "out", 0 0, L_000001df23856d20;  alias, 1 drivers
L_000001df23864e20 .part L_000001df23855380, 1, 1;
L_000001df23864ec0 .part L_000001df23855380, 0, 1;
L_000001df23857900 .functor MUXZ 1, L_000001df23809660, L_000001df2380a380, L_000001df23864ec0, C4<>;
L_000001df238566e0 .part L_000001df23855380, 0, 1;
L_000001df238575e0 .functor MUXZ 1, L_000001df23809350, L_000001df238093c0, L_000001df238566e0, C4<>;
L_000001df23856d20 .functor MUXZ 1, L_000001df238575e0, L_000001df23857900, L_000001df23864e20, C4<>;
S_000001df2380d430 .scope module, "alu30" "unitALU" 5 51, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238dd1e0 .functor XOR 1, L_000001df238d7960, L_000001df238d6100, C4<0>, C4<0>;
L_000001df238de980 .functor AND 1, L_000001df238d78c0, L_000001df238d7960, C4<1>, C4<1>;
L_000001df238dd250 .functor OR 1, L_000001df238d78c0, L_000001df238d7960, C4<0>, C4<0>;
L_000001df238dd100 .functor BUFZ 1, L_000001df238dddb0, C4<0>, C4<0>, C4<0>;
L_000001df238dde20 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df23841e90_0 .net "a", 0 0, L_000001df238d78c0;  1 drivers
v000001df23842430_0 .net "b", 0 0, L_000001df238d7960;  1 drivers
v000001df23842b10_0 .net "cin", 0 0, L_000001df238d5de0;  1 drivers
v000001df23843330_0 .net "cout", 0 0, L_000001df238dd020;  1 drivers
v000001df23842250_0 .net "e0", 0 0, L_000001df238de980;  1 drivers
v000001df23842d90_0 .net "e1", 0 0, L_000001df238dd250;  1 drivers
v000001df23841530_0 .net "e2", 0 0, L_000001df238dddb0;  1 drivers
v000001df23843010_0 .net "e3", 0 0, L_000001df238dde20;  1 drivers
v000001df238430b0_0 .net "inv", 0 0, L_000001df238d6100;  1 drivers
v000001df238422f0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df23841170_0 .net "sel", 1 0, L_000001df238d5e80;  1 drivers
v000001df23841ad0_0 .net "set", 0 0, L_000001df238dd100;  1 drivers
v000001df23842e30_0 .net "sum", 0 0, L_000001df238d6d80;  1 drivers
v000001df23842570_0 .net "xb", 0 0, L_000001df238dd1e0;  1 drivers
S_000001df2380df20 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2380d430;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238ddd40 .functor XOR 1, L_000001df238d78c0, L_000001df238dd1e0, C4<0>, C4<0>;
L_000001df238dce60 .functor AND 1, L_000001df238d78c0, L_000001df238dd1e0, C4<1>, C4<1>;
L_000001df238dced0 .functor AND 1, L_000001df238ddd40, L_000001df238d5de0, C4<1>, C4<1>;
L_000001df238dd020 .functor OR 1, L_000001df238dce60, L_000001df238dced0, C4<0>, C4<0>;
L_000001df238dddb0 .functor XOR 1, L_000001df238ddd40, L_000001df238d5de0, C4<0>, C4<0>;
v000001df23829f80_0 .net "a", 0 0, L_000001df238d78c0;  alias, 1 drivers
v000001df2382a020_0 .net "b", 0 0, L_000001df238dd1e0;  alias, 1 drivers
v000001df23841f30_0 .net "c", 0 0, L_000001df238d5de0;  alias, 1 drivers
v000001df23843790_0 .net "cout", 0 0, L_000001df238dd020;  alias, 1 drivers
v000001df23842f70_0 .net "e1", 0 0, L_000001df238ddd40;  1 drivers
v000001df238427f0_0 .net "e2", 0 0, L_000001df238dce60;  1 drivers
v000001df23843650_0 .net "e3", 0 0, L_000001df238dced0;  1 drivers
v000001df238426b0_0 .net "sum", 0 0, L_000001df238dddb0;  alias, 1 drivers
S_000001df2380cdf0 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2380d430;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df238421b0_0 .net *"_ivl_1", 0 0, L_000001df238d7640;  1 drivers
v000001df23841c10_0 .net *"_ivl_3", 0 0, L_000001df238d5520;  1 drivers
v000001df238438d0_0 .net *"_ivl_4", 0 0, L_000001df238d5840;  1 drivers
v000001df23841350_0 .net *"_ivl_7", 0 0, L_000001df238d76e0;  1 drivers
v000001df23842890_0 .net *"_ivl_8", 0 0, L_000001df238d7820;  1 drivers
v000001df23843290_0 .net "e0", 0 0, L_000001df238de980;  alias, 1 drivers
v000001df23842ed0_0 .net "e1", 0 0, L_000001df238dd250;  alias, 1 drivers
v000001df23841cb0_0 .net "e2", 0 0, L_000001df238dddb0;  alias, 1 drivers
v000001df238413f0_0 .net "e3", 0 0, L_000001df238dde20;  alias, 1 drivers
v000001df238417b0_0 .net "op", 1 0, L_000001df238d5e80;  alias, 1 drivers
v000001df23841490_0 .net "out", 0 0, L_000001df238d6d80;  alias, 1 drivers
L_000001df238d7640 .part L_000001df238d5e80, 1, 1;
L_000001df238d5520 .part L_000001df238d5e80, 0, 1;
L_000001df238d5840 .functor MUXZ 1, L_000001df238dddb0, L_000001df238dde20, L_000001df238d5520, C4<>;
L_000001df238d76e0 .part L_000001df238d5e80, 0, 1;
L_000001df238d7820 .functor MUXZ 1, L_000001df238de980, L_000001df238dd250, L_000001df238d76e0, C4<>;
L_000001df238d6d80 .functor MUXZ 1, L_000001df238d7820, L_000001df238d5840, L_000001df238d7640, C4<>;
S_000001df2380e0b0 .scope module, "alu31" "unitALU" 5 52, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238de280 .functor XOR 1, L_000001df238d5340, L_000001df238d67e0, C4<0>, C4<0>;
L_000001df238dde90 .functor AND 1, L_000001df238d6ce0, L_000001df238d5340, C4<1>, C4<1>;
L_000001df238dd330 .functor OR 1, L_000001df238d6ce0, L_000001df238d5340, C4<0>, C4<0>;
L_000001df238dd410 .functor BUFZ 1, L_000001df238dd3a0, C4<0>, C4<0>, C4<0>;
L_000001df238de360 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df23841a30_0 .net "a", 0 0, L_000001df238d6ce0;  1 drivers
v000001df238429d0_0 .net "b", 0 0, L_000001df238d5340;  1 drivers
v000001df23841710_0 .net "cin", 0 0, L_000001df238d66a0;  1 drivers
v000001df23841d50_0 .net "cout", 0 0, L_000001df238dd2c0;  1 drivers
v000001df23843470_0 .net "e0", 0 0, L_000001df238dde90;  1 drivers
v000001df23841990_0 .net "e1", 0 0, L_000001df238dd330;  1 drivers
v000001df23842bb0_0 .net "e2", 0 0, L_000001df238dd3a0;  1 drivers
v000001df23843510_0 .net "e3", 0 0, L_000001df238de360;  1 drivers
v000001df238418f0_0 .net "inv", 0 0, L_000001df238d67e0;  1 drivers
v000001df23841b70_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df238435b0_0 .net "sel", 1 0, L_000001df238d6740;  1 drivers
v000001df238436f0_0 .net "set", 0 0, L_000001df238dd410;  alias, 1 drivers
v000001df23843830_0 .net "sum", 0 0, L_000001df238d6600;  1 drivers
v000001df238444b0_0 .net "xb", 0 0, L_000001df238de280;  1 drivers
S_000001df23851ab0 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df2380e0b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238dd5d0 .functor XOR 1, L_000001df238d6ce0, L_000001df238de280, C4<0>, C4<0>;
L_000001df238de2f0 .functor AND 1, L_000001df238d6ce0, L_000001df238de280, C4<1>, C4<1>;
L_000001df238ddf00 .functor AND 1, L_000001df238dd5d0, L_000001df238d66a0, C4<1>, C4<1>;
L_000001df238dd2c0 .functor OR 1, L_000001df238de2f0, L_000001df238ddf00, C4<0>, C4<0>;
L_000001df238dd3a0 .functor XOR 1, L_000001df238dd5d0, L_000001df238d66a0, C4<0>, C4<0>;
v000001df23841fd0_0 .net "a", 0 0, L_000001df238d6ce0;  alias, 1 drivers
v000001df23842cf0_0 .net "b", 0 0, L_000001df238de280;  alias, 1 drivers
v000001df23842070_0 .net "c", 0 0, L_000001df238d66a0;  alias, 1 drivers
v000001df23843150_0 .net "cout", 0 0, L_000001df238dd2c0;  alias, 1 drivers
v000001df23842a70_0 .net "e1", 0 0, L_000001df238dd5d0;  1 drivers
v000001df238412b0_0 .net "e2", 0 0, L_000001df238de2f0;  1 drivers
v000001df238431f0_0 .net "e3", 0 0, L_000001df238ddf00;  1 drivers
v000001df23841df0_0 .net "sum", 0 0, L_000001df238dd3a0;  alias, 1 drivers
S_000001df23851c40 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df2380e0b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df238415d0_0 .net *"_ivl_1", 0 0, L_000001df238d5ac0;  1 drivers
v000001df238424d0_0 .net *"_ivl_3", 0 0, L_000001df238d6380;  1 drivers
v000001df23842610_0 .net *"_ivl_4", 0 0, L_000001df238d61a0;  1 drivers
v000001df23842750_0 .net *"_ivl_7", 0 0, L_000001df238d69c0;  1 drivers
v000001df23842930_0 .net *"_ivl_8", 0 0, L_000001df238d64c0;  1 drivers
v000001df238433d0_0 .net "e0", 0 0, L_000001df238dde90;  alias, 1 drivers
v000001df23842390_0 .net "e1", 0 0, L_000001df238dd330;  alias, 1 drivers
v000001df23842c50_0 .net "e2", 0 0, L_000001df238dd3a0;  alias, 1 drivers
v000001df23842110_0 .net "e3", 0 0, L_000001df238de360;  alias, 1 drivers
v000001df23841670_0 .net "op", 1 0, L_000001df238d6740;  alias, 1 drivers
v000001df23841850_0 .net "out", 0 0, L_000001df238d6600;  alias, 1 drivers
L_000001df238d5ac0 .part L_000001df238d6740, 1, 1;
L_000001df238d6380 .part L_000001df238d6740, 0, 1;
L_000001df238d61a0 .functor MUXZ 1, L_000001df238dd3a0, L_000001df238de360, L_000001df238d6380, C4<>;
L_000001df238d69c0 .part L_000001df238d6740, 0, 1;
L_000001df238d64c0 .functor MUXZ 1, L_000001df238dde90, L_000001df238dd330, L_000001df238d69c0, C4<>;
L_000001df238d6600 .functor MUXZ 1, L_000001df238d64c0, L_000001df238d61a0, L_000001df238d5ac0, C4<>;
S_000001df238528c0 .scope module, "alu4" "unitALU" 5 25, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df2380a070 .functor XOR 1, L_000001df23857360, L_000001df23855ba0, C4<0>, C4<0>;
L_000001df2380a150 .functor AND 1, L_000001df23855920, L_000001df23857360, C4<1>, C4<1>;
L_000001df2380a1c0 .functor OR 1, L_000001df23855920, L_000001df23857360, C4<0>, C4<0>;
L_000001df238c7f60 .functor BUFZ 1, L_000001df238c7390, C4<0>, C4<0>, C4<0>;
L_000001df238c71d0 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df238440f0_0 .net "a", 0 0, L_000001df23855920;  1 drivers
v000001df23843b50_0 .net "b", 0 0, L_000001df23857360;  1 drivers
v000001df23844f50_0 .net "cin", 0 0, L_000001df23856000;  1 drivers
v000001df23843e70_0 .net "cout", 0 0, L_000001df2380a2a0;  1 drivers
v000001df23844c30_0 .net "e0", 0 0, L_000001df2380a150;  1 drivers
v000001df23845450_0 .net "e1", 0 0, L_000001df2380a1c0;  1 drivers
v000001df238442d0_0 .net "e2", 0 0, L_000001df238c7390;  1 drivers
v000001df23844af0_0 .net "e3", 0 0, L_000001df238c71d0;  1 drivers
v000001df23843bf0_0 .net "inv", 0 0, L_000001df23855ba0;  1 drivers
v000001df23844410_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df23844370_0 .net "sel", 1 0, L_000001df23857220;  1 drivers
v000001df238460d0_0 .net "set", 0 0, L_000001df238c7f60;  1 drivers
v000001df23844cd0_0 .net "sum", 0 0, L_000001df238568c0;  1 drivers
v000001df23843c90_0 .net "xb", 0 0, L_000001df2380a070;  1 drivers
S_000001df23851dd0 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df238528c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df2380a310 .functor XOR 1, L_000001df23855920, L_000001df2380a070, C4<0>, C4<0>;
L_000001df2380a230 .functor AND 1, L_000001df23855920, L_000001df2380a070, C4<1>, C4<1>;
L_000001df2380a0e0 .functor AND 1, L_000001df2380a310, L_000001df23856000, C4<1>, C4<1>;
L_000001df2380a2a0 .functor OR 1, L_000001df2380a230, L_000001df2380a0e0, C4<0>, C4<0>;
L_000001df238c7390 .functor XOR 1, L_000001df2380a310, L_000001df23856000, C4<0>, C4<0>;
v000001df23845d10_0 .net "a", 0 0, L_000001df23855920;  alias, 1 drivers
v000001df23844910_0 .net "b", 0 0, L_000001df2380a070;  alias, 1 drivers
v000001df23844b90_0 .net "c", 0 0, L_000001df23856000;  alias, 1 drivers
v000001df23845950_0 .net "cout", 0 0, L_000001df2380a2a0;  alias, 1 drivers
v000001df23844e10_0 .net "e1", 0 0, L_000001df2380a310;  1 drivers
v000001df23845310_0 .net "e2", 0 0, L_000001df2380a230;  1 drivers
v000001df238453b0_0 .net "e3", 0 0, L_000001df2380a0e0;  1 drivers
v000001df23843ab0_0 .net "sum", 0 0, L_000001df238c7390;  alias, 1 drivers
S_000001df23851920 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df238528c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df23844eb0_0 .net *"_ivl_1", 0 0, L_000001df23857540;  1 drivers
v000001df23844a50_0 .net *"_ivl_3", 0 0, L_000001df23856140;  1 drivers
v000001df23844230_0 .net *"_ivl_4", 0 0, L_000001df238563c0;  1 drivers
v000001df23843d30_0 .net *"_ivl_7", 0 0, L_000001df23856640;  1 drivers
v000001df238451d0_0 .net *"_ivl_8", 0 0, L_000001df238572c0;  1 drivers
v000001df23845a90_0 .net "e0", 0 0, L_000001df2380a150;  alias, 1 drivers
v000001df23845130_0 .net "e1", 0 0, L_000001df2380a1c0;  alias, 1 drivers
v000001df23845b30_0 .net "e2", 0 0, L_000001df238c7390;  alias, 1 drivers
v000001df23843dd0_0 .net "e3", 0 0, L_000001df238c71d0;  alias, 1 drivers
v000001df23845db0_0 .net "op", 1 0, L_000001df23857220;  alias, 1 drivers
v000001df23843a10_0 .net "out", 0 0, L_000001df238568c0;  alias, 1 drivers
L_000001df23857540 .part L_000001df23857220, 1, 1;
L_000001df23856140 .part L_000001df23857220, 0, 1;
L_000001df238563c0 .functor MUXZ 1, L_000001df238c7390, L_000001df238c71d0, L_000001df23856140, C4<>;
L_000001df23856640 .part L_000001df23857220, 0, 1;
L_000001df238572c0 .functor MUXZ 1, L_000001df2380a150, L_000001df2380a1c0, L_000001df23856640, C4<>;
L_000001df238568c0 .functor MUXZ 1, L_000001df238572c0, L_000001df238563c0, L_000001df23857540, C4<>;
S_000001df23851470 .scope module, "alu5" "unitALU" 5 26, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238c80b0 .functor XOR 1, L_000001df238554c0, L_000001df23857400, C4<0>, C4<0>;
L_000001df238c8ac0 .functor AND 1, L_000001df23855740, L_000001df238554c0, C4<1>, C4<1>;
L_000001df238c83c0 .functor OR 1, L_000001df23855740, L_000001df238554c0, C4<0>, C4<0>;
L_000001df238c8120 .functor BUFZ 1, L_000001df238c7320, C4<0>, C4<0>, C4<0>;
L_000001df238c7e80 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df23845590_0 .net "a", 0 0, L_000001df23855740;  1 drivers
v000001df23845090_0 .net "b", 0 0, L_000001df238554c0;  1 drivers
v000001df23845630_0 .net "cin", 0 0, L_000001df23855600;  1 drivers
v000001df23845810_0 .net "cout", 0 0, L_000001df238c8c80;  1 drivers
v000001df238458b0_0 .net "e0", 0 0, L_000001df238c8ac0;  1 drivers
v000001df238459f0_0 .net "e1", 0 0, L_000001df238c83c0;  1 drivers
v000001df23845ef0_0 .net "e2", 0 0, L_000001df238c7320;  1 drivers
v000001df23845f90_0 .net "e3", 0 0, L_000001df238c7e80;  1 drivers
v000001df23846030_0 .net "inv", 0 0, L_000001df23857400;  1 drivers
v000001df238485b0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df23847430_0 .net "sel", 1 0, L_000001df23857720;  1 drivers
v000001df23846df0_0 .net "set", 0 0, L_000001df238c8120;  1 drivers
v000001df23847cf0_0 .net "sum", 0 0, L_000001df23856fa0;  1 drivers
v000001df23846530_0 .net "xb", 0 0, L_000001df238c80b0;  1 drivers
S_000001df23851600 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df23851470;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238c8270 .functor XOR 1, L_000001df23855740, L_000001df238c80b0, C4<0>, C4<0>;
L_000001df238c7400 .functor AND 1, L_000001df23855740, L_000001df238c80b0, C4<1>, C4<1>;
L_000001df238c7240 .functor AND 1, L_000001df238c8270, L_000001df23855600, C4<1>, C4<1>;
L_000001df238c8c80 .functor OR 1, L_000001df238c7400, L_000001df238c7240, C4<0>, C4<0>;
L_000001df238c7320 .functor XOR 1, L_000001df238c8270, L_000001df23855600, C4<0>, C4<0>;
v000001df23844690_0 .net "a", 0 0, L_000001df23855740;  alias, 1 drivers
v000001df23843fb0_0 .net "b", 0 0, L_000001df238c80b0;  alias, 1 drivers
v000001df23845bd0_0 .net "c", 0 0, L_000001df23855600;  alias, 1 drivers
v000001df23845c70_0 .net "cout", 0 0, L_000001df238c8c80;  alias, 1 drivers
v000001df23845770_0 .net "e1", 0 0, L_000001df238c8270;  1 drivers
v000001df238456d0_0 .net "e2", 0 0, L_000001df238c7400;  1 drivers
v000001df23845e50_0 .net "e3", 0 0, L_000001df238c7240;  1 drivers
v000001df23844d70_0 .net "sum", 0 0, L_000001df238c7320;  alias, 1 drivers
S_000001df23852d70 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df23851470;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df23844050_0 .net *"_ivl_1", 0 0, L_000001df23856dc0;  1 drivers
v000001df23844190_0 .net *"_ivl_3", 0 0, L_000001df238561e0;  1 drivers
v000001df23844550_0 .net *"_ivl_4", 0 0, L_000001df23857680;  1 drivers
v000001df23844ff0_0 .net *"_ivl_7", 0 0, L_000001df238551a0;  1 drivers
v000001df238449b0_0 .net *"_ivl_8", 0 0, L_000001df23855420;  1 drivers
v000001df238445f0_0 .net "e0", 0 0, L_000001df238c8ac0;  alias, 1 drivers
v000001df23845270_0 .net "e1", 0 0, L_000001df238c83c0;  alias, 1 drivers
v000001df23844730_0 .net "e2", 0 0, L_000001df238c7320;  alias, 1 drivers
v000001df238447d0_0 .net "e3", 0 0, L_000001df238c7e80;  alias, 1 drivers
v000001df238454f0_0 .net "op", 1 0, L_000001df23857720;  alias, 1 drivers
v000001df23844870_0 .net "out", 0 0, L_000001df23856fa0;  alias, 1 drivers
L_000001df23856dc0 .part L_000001df23857720, 1, 1;
L_000001df238561e0 .part L_000001df23857720, 0, 1;
L_000001df23857680 .functor MUXZ 1, L_000001df238c7320, L_000001df238c7e80, L_000001df238561e0, C4<>;
L_000001df238551a0 .part L_000001df23857720, 0, 1;
L_000001df23855420 .functor MUXZ 1, L_000001df238c8ac0, L_000001df238c83c0, L_000001df238551a0, C4<>;
L_000001df23856fa0 .functor MUXZ 1, L_000001df23855420, L_000001df23857680, L_000001df23856dc0, C4<>;
S_000001df238525a0 .scope module, "alu6" "unitALU" 5 27, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238c8510 .functor XOR 1, L_000001df23855ec0, L_000001df23856960, C4<0>, C4<0>;
L_000001df238c72b0 .functor AND 1, L_000001df23855d80, L_000001df23855ec0, C4<1>, C4<1>;
L_000001df238c86d0 .functor OR 1, L_000001df23855d80, L_000001df23855ec0, C4<0>, C4<0>;
L_000001df238c85f0 .functor BUFZ 1, L_000001df238c8190, C4<0>, C4<0>, C4<0>;
L_000001df238c7780 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df23847f70_0 .net "a", 0 0, L_000001df23855d80;  1 drivers
v000001df23847ed0_0 .net "b", 0 0, L_000001df23855ec0;  1 drivers
v000001df23847110_0 .net "cin", 0 0, L_000001df23856e60;  1 drivers
v000001df238467b0_0 .net "cout", 0 0, L_000001df238c8d60;  1 drivers
v000001df238472f0_0 .net "e0", 0 0, L_000001df238c72b0;  1 drivers
v000001df23848010_0 .net "e1", 0 0, L_000001df238c86d0;  1 drivers
v000001df238480b0_0 .net "e2", 0 0, L_000001df238c8190;  1 drivers
v000001df23847390_0 .net "e3", 0 0, L_000001df238c7780;  1 drivers
v000001df23846210_0 .net "inv", 0 0, L_000001df23856960;  1 drivers
v000001df23846ad0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df238468f0_0 .net "sel", 1 0, L_000001df23855b00;  1 drivers
v000001df23847570_0 .net "set", 0 0, L_000001df238c85f0;  1 drivers
v000001df23847e30_0 .net "sum", 0 0, L_000001df238560a0;  1 drivers
v000001df238471b0_0 .net "xb", 0 0, L_000001df238c8510;  1 drivers
S_000001df23851150 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df238525a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238c84a0 .functor XOR 1, L_000001df23855d80, L_000001df238c8510, C4<0>, C4<0>;
L_000001df238c82e0 .functor AND 1, L_000001df23855d80, L_000001df238c8510, C4<1>, C4<1>;
L_000001df238c7fd0 .functor AND 1, L_000001df238c84a0, L_000001df23856e60, C4<1>, C4<1>;
L_000001df238c8d60 .functor OR 1, L_000001df238c82e0, L_000001df238c7fd0, C4<0>, C4<0>;
L_000001df238c8190 .functor XOR 1, L_000001df238c84a0, L_000001df23856e60, C4<0>, C4<0>;
v000001df23846710_0 .net "a", 0 0, L_000001df23855d80;  alias, 1 drivers
v000001df23847250_0 .net "b", 0 0, L_000001df238c8510;  alias, 1 drivers
v000001df23846850_0 .net "c", 0 0, L_000001df23856e60;  alias, 1 drivers
v000001df238488d0_0 .net "cout", 0 0, L_000001df238c8d60;  alias, 1 drivers
v000001df23846350_0 .net "e1", 0 0, L_000001df238c84a0;  1 drivers
v000001df238476b0_0 .net "e2", 0 0, L_000001df238c82e0;  1 drivers
v000001df23846a30_0 .net "e3", 0 0, L_000001df238c7fd0;  1 drivers
v000001df23848650_0 .net "sum", 0 0, L_000001df238c8190;  alias, 1 drivers
S_000001df23851f60 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df238525a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df23846c10_0 .net *"_ivl_1", 0 0, L_000001df23855e20;  1 drivers
v000001df23846170_0 .net *"_ivl_3", 0 0, L_000001df238577c0;  1 drivers
v000001df238463f0_0 .net *"_ivl_4", 0 0, L_000001df23856280;  1 drivers
v000001df23846490_0 .net *"_ivl_7", 0 0, L_000001df23855c40;  1 drivers
v000001df23848290_0 .net *"_ivl_8", 0 0, L_000001df23855ce0;  1 drivers
v000001df23846d50_0 .net "e0", 0 0, L_000001df238c72b0;  alias, 1 drivers
v000001df238465d0_0 .net "e1", 0 0, L_000001df238c86d0;  alias, 1 drivers
v000001df23846670_0 .net "e2", 0 0, L_000001df238c8190;  alias, 1 drivers
v000001df23848470_0 .net "e3", 0 0, L_000001df238c7780;  alias, 1 drivers
v000001df23847d90_0 .net "op", 1 0, L_000001df23855b00;  alias, 1 drivers
v000001df23846e90_0 .net "out", 0 0, L_000001df238560a0;  alias, 1 drivers
L_000001df23855e20 .part L_000001df23855b00, 1, 1;
L_000001df238577c0 .part L_000001df23855b00, 0, 1;
L_000001df23856280 .functor MUXZ 1, L_000001df238c8190, L_000001df238c7780, L_000001df238577c0, C4<>;
L_000001df23855c40 .part L_000001df23855b00, 0, 1;
L_000001df23855ce0 .functor MUXZ 1, L_000001df238c72b0, L_000001df238c86d0, L_000001df23855c40, C4<>;
L_000001df238560a0 .functor MUXZ 1, L_000001df23855ce0, L_000001df23856280, L_000001df23855e20, C4<>;
S_000001df23851790 .scope module, "alu7" "unitALU" 5 28, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238c7470 .functor XOR 1, L_000001df238557e0, L_000001df23855560, C4<0>, C4<0>;
L_000001df238c74e0 .functor AND 1, L_000001df23855880, L_000001df238557e0, C4<1>, C4<1>;
L_000001df238c8740 .functor OR 1, L_000001df23855880, L_000001df238557e0, C4<0>, C4<0>;
L_000001df238c7da0 .functor BUFZ 1, L_000001df238c75c0, C4<0>, C4<0>, C4<0>;
L_000001df238c8820 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df23847b10_0 .net "a", 0 0, L_000001df23855880;  1 drivers
v000001df23847bb0_0 .net "b", 0 0, L_000001df238557e0;  1 drivers
v000001df23847c50_0 .net "cin", 0 0, L_000001df23856500;  1 drivers
v000001df23848510_0 .net "cout", 0 0, L_000001df238c79b0;  1 drivers
v000001df23848830_0 .net "e0", 0 0, L_000001df238c74e0;  1 drivers
v000001df2384ac70_0 .net "e1", 0 0, L_000001df238c8740;  1 drivers
v000001df2384a950_0 .net "e2", 0 0, L_000001df238c75c0;  1 drivers
v000001df23848d30_0 .net "e3", 0 0, L_000001df238c8820;  1 drivers
v000001df23848f10_0 .net "inv", 0 0, L_000001df23855560;  1 drivers
v000001df23848970_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df2384a590_0 .net "sel", 1 0, L_000001df23856320;  1 drivers
v000001df2384aa90_0 .net "set", 0 0, L_000001df238c7da0;  1 drivers
v000001df238497d0_0 .net "sum", 0 0, L_000001df238552e0;  1 drivers
v000001df23848a10_0 .net "xb", 0 0, L_000001df238c7470;  1 drivers
S_000001df238520f0 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df23851790;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238c8430 .functor XOR 1, L_000001df23855880, L_000001df238c7470, C4<0>, C4<0>;
L_000001df238c8200 .functor AND 1, L_000001df23855880, L_000001df238c7470, C4<1>, C4<1>;
L_000001df238c8040 .functor AND 1, L_000001df238c8430, L_000001df23856500, C4<1>, C4<1>;
L_000001df238c79b0 .functor OR 1, L_000001df238c8200, L_000001df238c8040, C4<0>, C4<0>;
L_000001df238c75c0 .functor XOR 1, L_000001df238c8430, L_000001df23856500, C4<0>, C4<0>;
v000001df23848150_0 .net "a", 0 0, L_000001df23855880;  alias, 1 drivers
v000001df23846f30_0 .net "b", 0 0, L_000001df238c7470;  alias, 1 drivers
v000001df238481f0_0 .net "c", 0 0, L_000001df23856500;  alias, 1 drivers
v000001df238462b0_0 .net "cout", 0 0, L_000001df238c79b0;  alias, 1 drivers
v000001df23846990_0 .net "e1", 0 0, L_000001df238c8430;  1 drivers
v000001df23846fd0_0 .net "e2", 0 0, L_000001df238c8200;  1 drivers
v000001df23846b70_0 .net "e3", 0 0, L_000001df238c8040;  1 drivers
v000001df238486f0_0 .net "sum", 0 0, L_000001df238c75c0;  alias, 1 drivers
S_000001df23852280 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df23851790;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df23848790_0 .net *"_ivl_1", 0 0, L_000001df23857860;  1 drivers
v000001df23847070_0 .net *"_ivl_3", 0 0, L_000001df23855f60;  1 drivers
v000001df238474d0_0 .net *"_ivl_4", 0 0, L_000001df23856b40;  1 drivers
v000001df238477f0_0 .net *"_ivl_7", 0 0, L_000001df23856820;  1 drivers
v000001df23847610_0 .net *"_ivl_8", 0 0, L_000001df23855240;  1 drivers
v000001df23848330_0 .net "e0", 0 0, L_000001df238c74e0;  alias, 1 drivers
v000001df238483d0_0 .net "e1", 0 0, L_000001df238c8740;  alias, 1 drivers
v000001df23847890_0 .net "e2", 0 0, L_000001df238c75c0;  alias, 1 drivers
v000001df23847930_0 .net "e3", 0 0, L_000001df238c8820;  alias, 1 drivers
v000001df238479d0_0 .net "op", 1 0, L_000001df23856320;  alias, 1 drivers
v000001df23847a70_0 .net "out", 0 0, L_000001df238552e0;  alias, 1 drivers
L_000001df23857860 .part L_000001df23856320, 1, 1;
L_000001df23855f60 .part L_000001df23856320, 0, 1;
L_000001df23856b40 .functor MUXZ 1, L_000001df238c75c0, L_000001df238c8820, L_000001df23855f60, C4<>;
L_000001df23856820 .part L_000001df23856320, 0, 1;
L_000001df23855240 .functor MUXZ 1, L_000001df238c74e0, L_000001df238c8740, L_000001df23856820, C4<>;
L_000001df238552e0 .functor MUXZ 1, L_000001df23855240, L_000001df23856b40, L_000001df23857860, C4<>;
S_000001df238512e0 .scope module, "alu8" "unitALU" 5 29, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238c7e10 .functor XOR 1, L_000001df238570e0, L_000001df23857180, C4<0>, C4<0>;
L_000001df238c7cc0 .functor AND 1, L_000001df23856a00, L_000001df238570e0, C4<1>, C4<1>;
L_000001df238c8890 .functor OR 1, L_000001df23856a00, L_000001df238570e0, C4<0>, C4<0>;
L_000001df238c8c10 .functor BUFZ 1, L_000001df238c7ef0, C4<0>, C4<0>, C4<0>;
L_000001df238c7550 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df2384ab30_0 .net "a", 0 0, L_000001df23856a00;  1 drivers
v000001df23849050_0 .net "b", 0 0, L_000001df238570e0;  1 drivers
v000001df23848b50_0 .net "cin", 0 0, L_000001df23856be0;  1 drivers
v000001df238490f0_0 .net "cout", 0 0, L_000001df238c7a20;  1 drivers
v000001df2384abd0_0 .net "e0", 0 0, L_000001df238c7cc0;  1 drivers
v000001df23849690_0 .net "e1", 0 0, L_000001df238c8890;  1 drivers
v000001df238494b0_0 .net "e2", 0 0, L_000001df238c7ef0;  1 drivers
v000001df23849870_0 .net "e3", 0 0, L_000001df238c7550;  1 drivers
v000001df2384ad10_0 .net "inv", 0 0, L_000001df23857180;  1 drivers
v000001df2384aef0_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df23849cd0_0 .net "sel", 1 0, L_000001df23856c80;  1 drivers
v000001df2384a310_0 .net "set", 0 0, L_000001df238c8c10;  1 drivers
v000001df2384a450_0 .net "sum", 0 0, L_000001df238565a0;  1 drivers
v000001df23849910_0 .net "xb", 0 0, L_000001df238c7e10;  1 drivers
S_000001df23852410 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df238512e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238c7940 .functor XOR 1, L_000001df23856a00, L_000001df238c7e10, C4<0>, C4<0>;
L_000001df238c8900 .functor AND 1, L_000001df23856a00, L_000001df238c7e10, C4<1>, C4<1>;
L_000001df238c8350 .functor AND 1, L_000001df238c7940, L_000001df23856be0, C4<1>, C4<1>;
L_000001df238c7a20 .functor OR 1, L_000001df238c8900, L_000001df238c8350, C4<0>, C4<0>;
L_000001df238c7ef0 .functor XOR 1, L_000001df238c7940, L_000001df23856be0, C4<0>, C4<0>;
v000001df23848bf0_0 .net "a", 0 0, L_000001df23856a00;  alias, 1 drivers
v000001df23848dd0_0 .net "b", 0 0, L_000001df238c7e10;  alias, 1 drivers
v000001df2384adb0_0 .net "c", 0 0, L_000001df23856be0;  alias, 1 drivers
v000001df23848ab0_0 .net "cout", 0 0, L_000001df238c7a20;  alias, 1 drivers
v000001df2384a3b0_0 .net "e1", 0 0, L_000001df238c7940;  1 drivers
v000001df2384a270_0 .net "e2", 0 0, L_000001df238c8900;  1 drivers
v000001df23849d70_0 .net "e3", 0 0, L_000001df238c8350;  1 drivers
v000001df23848e70_0 .net "sum", 0 0, L_000001df238c7ef0;  alias, 1 drivers
S_000001df23852730 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df238512e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df23849eb0_0 .net *"_ivl_1", 0 0, L_000001df23856780;  1 drivers
v000001df23849ff0_0 .net *"_ivl_3", 0 0, L_000001df23857040;  1 drivers
v000001df23849f50_0 .net *"_ivl_4", 0 0, L_000001df238556a0;  1 drivers
v000001df2384ae50_0 .net *"_ivl_7", 0 0, L_000001df238559c0;  1 drivers
v000001df238495f0_0 .net *"_ivl_8", 0 0, L_000001df23856460;  1 drivers
v000001df23848fb0_0 .net "e0", 0 0, L_000001df238c7cc0;  alias, 1 drivers
v000001df238499b0_0 .net "e1", 0 0, L_000001df238c8890;  alias, 1 drivers
v000001df2384a8b0_0 .net "e2", 0 0, L_000001df238c7ef0;  alias, 1 drivers
v000001df23849410_0 .net "e3", 0 0, L_000001df238c7550;  alias, 1 drivers
v000001df23848c90_0 .net "op", 1 0, L_000001df23856c80;  alias, 1 drivers
v000001df23849c30_0 .net "out", 0 0, L_000001df238565a0;  alias, 1 drivers
L_000001df23856780 .part L_000001df23856c80, 1, 1;
L_000001df23857040 .part L_000001df23856c80, 0, 1;
L_000001df238556a0 .functor MUXZ 1, L_000001df238c7ef0, L_000001df238c7550, L_000001df23857040, C4<>;
L_000001df238559c0 .part L_000001df23856c80, 0, 1;
L_000001df23856460 .functor MUXZ 1, L_000001df238c7cc0, L_000001df238c8890, L_000001df238559c0, C4<>;
L_000001df238565a0 .functor MUXZ 1, L_000001df23856460, L_000001df238556a0, L_000001df23856780, C4<>;
S_000001df23852a50 .scope module, "alu9" "unitALU" 5 30, 8 1 0, S_000001df232a7770;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "set";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 1 "less";
    .port_info 7 /INPUT 2 "sel";
    .port_info 8 /INPUT 1 "inv";
L_000001df238c7a90 .functor XOR 1, L_000001df238cf9e0, L_000001df238ce9a0, C4<0>, C4<0>;
L_000001df238c7d30 .functor AND 1, L_000001df238cf6c0, L_000001df238cf9e0, C4<1>, C4<1>;
L_000001df238c8580 .functor OR 1, L_000001df238cf6c0, L_000001df238cf9e0, C4<0>, C4<0>;
L_000001df238c7b00 .functor BUFZ 1, L_000001df238c8a50, C4<0>, C4<0>, C4<0>;
L_000001df238c7b70 .functor BUFZ 1, L_000001df2386f6f8, C4<0>, C4<0>, C4<0>;
v000001df2384a1d0_0 .net "a", 0 0, L_000001df238cf6c0;  1 drivers
v000001df2384c250_0 .net "b", 0 0, L_000001df238cf9e0;  1 drivers
v000001df2384d290_0 .net "cin", 0 0, L_000001df238ced60;  1 drivers
v000001df2384b170_0 .net "cout", 0 0, L_000001df238c89e0;  1 drivers
v000001df2384b5d0_0 .net "e0", 0 0, L_000001df238c7d30;  1 drivers
v000001df2384b710_0 .net "e1", 0 0, L_000001df238c8580;  1 drivers
v000001df2384c4d0_0 .net "e2", 0 0, L_000001df238c8a50;  1 drivers
v000001df2384bd50_0 .net "e3", 0 0, L_000001df238c7b70;  1 drivers
v000001df2384b850_0 .net "inv", 0 0, L_000001df238ce9a0;  1 drivers
v000001df2384d470_0 .net "less", 0 0, L_000001df2386f6f8;  alias, 1 drivers
v000001df2384d510_0 .net "sel", 1 0, L_000001df238ce220;  1 drivers
v000001df2384c110_0 .net "set", 0 0, L_000001df238c7b00;  1 drivers
v000001df2384b350_0 .net "sum", 0 0, L_000001df238cfd00;  1 drivers
v000001df2384bcb0_0 .net "xb", 0 0, L_000001df238c7a90;  1 drivers
S_000001df23852be0 .scope module, "fa" "FA" 8 11, 9 2 0, S_000001df23852a50;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_000001df238c8660 .functor XOR 1, L_000001df238cf6c0, L_000001df238c7a90, C4<0>, C4<0>;
L_000001df238c87b0 .functor AND 1, L_000001df238cf6c0, L_000001df238c7a90, C4<1>, C4<1>;
L_000001df238c8970 .functor AND 1, L_000001df238c8660, L_000001df238ced60, C4<1>, C4<1>;
L_000001df238c89e0 .functor OR 1, L_000001df238c87b0, L_000001df238c8970, C4<0>, C4<0>;
L_000001df238c8a50 .functor XOR 1, L_000001df238c8660, L_000001df238ced60, C4<0>, C4<0>;
v000001df2384a090_0 .net "a", 0 0, L_000001df238cf6c0;  alias, 1 drivers
v000001df2384a9f0_0 .net "b", 0 0, L_000001df238c7a90;  alias, 1 drivers
v000001df2384a4f0_0 .net "c", 0 0, L_000001df238ced60;  alias, 1 drivers
v000001df23849370_0 .net "cout", 0 0, L_000001df238c89e0;  alias, 1 drivers
v000001df23849730_0 .net "e1", 0 0, L_000001df238c8660;  1 drivers
v000001df2384a630_0 .net "e2", 0 0, L_000001df238c87b0;  1 drivers
v000001df23849190_0 .net "e3", 0 0, L_000001df238c8970;  1 drivers
v000001df23849550_0 .net "sum", 0 0, L_000001df238c8a50;  alias, 1 drivers
S_000001df23852f00 .scope module, "muxalu" "mux4" 8 14, 10 2 0, S_000001df23852a50;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 2 "op";
    .port_info 2 /INPUT 1 "e0";
    .port_info 3 /INPUT 1 "e1";
    .port_info 4 /INPUT 1 "e2";
    .port_info 5 /INPUT 1 "e3";
v000001df2384a770_0 .net *"_ivl_1", 0 0, L_000001df238cfbc0;  1 drivers
v000001df2384a6d0_0 .net *"_ivl_3", 0 0, L_000001df238cdc80;  1 drivers
v000001df23849a50_0 .net *"_ivl_4", 0 0, L_000001df238cefe0;  1 drivers
v000001df2384b030_0 .net *"_ivl_7", 0 0, L_000001df238cff80;  1 drivers
v000001df23849af0_0 .net *"_ivl_8", 0 0, L_000001df238ce5e0;  1 drivers
v000001df23849230_0 .net "e0", 0 0, L_000001df238c7d30;  alias, 1 drivers
v000001df2384b0d0_0 .net "e1", 0 0, L_000001df238c8580;  alias, 1 drivers
v000001df238492d0_0 .net "e2", 0 0, L_000001df238c8a50;  alias, 1 drivers
v000001df23849b90_0 .net "e3", 0 0, L_000001df238c7b70;  alias, 1 drivers
v000001df2384a810_0 .net "op", 1 0, L_000001df238ce220;  alias, 1 drivers
v000001df2384a130_0 .net "out", 0 0, L_000001df238cfd00;  alias, 1 drivers
L_000001df238cfbc0 .part L_000001df238ce220, 1, 1;
L_000001df238cdc80 .part L_000001df238ce220, 0, 1;
L_000001df238cefe0 .functor MUXZ 1, L_000001df238c8a50, L_000001df238c7b70, L_000001df238cdc80, C4<>;
L_000001df238cff80 .part L_000001df238ce220, 0, 1;
L_000001df238ce5e0 .functor MUXZ 1, L_000001df238c7d30, L_000001df238c8580, L_000001df238cff80, C4<>;
L_000001df238cfd00 .functor MUXZ 1, L_000001df238ce5e0, L_000001df238cefe0, L_000001df238cfbc0, C4<>;
S_000001df23853c50 .scope module, "ALUCTL" "alu_ctl" 4 114, 11 11 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /OUTPUT 3 "ALUOperation";
    .port_info 3 /OUTPUT 1 "Multu";
    .port_info 4 /OUTPUT 2 "sel";
P_000001df231e2a50 .param/l "ALU_add" 0 11 31, C4<010>;
P_000001df231e2a88 .param/l "ALU_and" 0 11 33, C4<000>;
P_000001df231e2ac0 .param/l "ALU_mul" 0 11 37, C4<100>;
P_000001df231e2af8 .param/l "ALU_or" 0 11 34, C4<001>;
P_000001df231e2b30 .param/l "ALU_sll" 0 11 36, C4<011>;
P_000001df231e2b68 .param/l "ALU_slt" 0 11 35, C4<111>;
P_000001df231e2ba0 .param/l "ALU_sub" 0 11 32, C4<110>;
P_000001df231e2bd8 .param/l "F_add" 0 11 20, C4<100000>;
P_000001df231e2c10 .param/l "F_and" 0 11 22, C4<100100>;
P_000001df231e2c48 .param/l "F_mfhi" 0 11 27, C4<010000>;
P_000001df231e2c80 .param/l "F_mflo" 0 11 28, C4<010010>;
P_000001df231e2cb8 .param/l "F_mul" 0 11 26, C4<011001>;
P_000001df231e2cf0 .param/l "F_or" 0 11 23, C4<100101>;
P_000001df231e2d28 .param/l "F_sll" 0 11 25, C4<000000>;
P_000001df231e2d60 .param/l "F_slt" 0 11 24, C4<101010>;
P_000001df231e2d98 .param/l "F_sub" 0 11 21, C4<100010>;
v000001df2384c390_0 .net "ALUOp", 1 0, v000001df2384ec30_0;  alias, 1 drivers
v000001df2384be90_0 .var "ALUOperation", 2 0;
v000001df2384b670_0 .net "Funct", 5 0, v000001df2384f310_0;  alias, 1 drivers
v000001df2384c890_0 .var "Multu", 0 0;
v000001df2384c430_0 .var "sel", 1 0;
E_000001df23726d20 .event anyedge, v000001df2384b670_0, v000001df2384c390_0;
S_000001df23853de0 .scope module, "ALUMUX" "mux2" 4 110, 12 5 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_000001df23719ee0 .param/l "bitwidth" 0 12 6, +C4<00000000000000000000000000100000>;
v000001df2384b990_0 .net "a", 31 0, v000001df2384f270_0;  alias, 1 drivers
v000001df2384cbb0_0 .net "b", 31 0, v000001df2384de70_0;  alias, 1 drivers
v000001df2384ced0_0 .net "sel", 0 0, v000001df2384dfb0_0;  alias, 1 drivers
v000001df2384ca70_0 .net "y", 31 0, L_000001df238d7d20;  alias, 1 drivers
L_000001df238d7d20 .functor MUXZ 32, v000001df2384f270_0, v000001df2384de70_0, v000001df2384dfb0_0, C4<>;
S_000001df23854100 .scope module, "AMUX" "mux3" 4 118, 13 1 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /OUTPUT 32 "y";
P_000001df2371a420 .param/l "bitwidth" 0 13 2, +C4<00000000000000000000000000100000>;
L_000001df2386fa58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001df2384bad0_0 .net/2u *"_ivl_0", 1 0, L_000001df2386fa58;  1 drivers
v000001df2384b7b0_0 .net *"_ivl_2", 0 0, L_000001df238d9120;  1 drivers
L_000001df2386faa0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001df2384cb10_0 .net/2u *"_ivl_4", 1 0, L_000001df2386faa0;  1 drivers
v000001df2384d3d0_0 .net *"_ivl_6", 0 0, L_000001df238d8d60;  1 drivers
v000001df2384c930_0 .net *"_ivl_8", 31 0, L_000001df238d7b40;  1 drivers
v000001df2384bb70_0 .net "a", 31 0, v000001df2384df10_0;  alias, 1 drivers
v000001df2384d650_0 .net "b", 31 0, L_000001df238d8220;  alias, 1 drivers
v000001df2384b210_0 .net "c", 31 0, v000001df23850f30_0;  alias, 1 drivers
v000001df2384bf30_0 .net "sel", 1 0, v000001df23858f80_0;  alias, 1 drivers
v000001df2384c570_0 .net "y", 31 0, L_000001df238d96c0;  alias, 1 drivers
L_000001df238d9120 .cmp/eq 2, v000001df23858f80_0, L_000001df2386fa58;
L_000001df238d8d60 .cmp/eq 2, v000001df23858f80_0, L_000001df2386faa0;
L_000001df238d7b40 .functor MUXZ 32, v000001df23850f30_0, L_000001df238d8220, L_000001df238d8d60, C4<>;
L_000001df238d96c0 .functor MUXZ 32, L_000001df238d7b40, v000001df2384df10_0, L_000001df238d9120, C4<>;
S_000001df23854290 .scope module, "BMUX" "mux3" 4 120, 13 1 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /OUTPUT 32 "y";
P_000001df23719920 .param/l "bitwidth" 0 13 2, +C4<00000000000000000000000000100000>;
L_000001df2386fae8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001df2384ccf0_0 .net/2u *"_ivl_0", 1 0, L_000001df2386fae8;  1 drivers
v000001df2384c1b0_0 .net *"_ivl_2", 0 0, L_000001df238d9760;  1 drivers
L_000001df2386fb30 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001df2384d6f0_0 .net/2u *"_ivl_4", 1 0, L_000001df2386fb30;  1 drivers
v000001df2384b490_0 .net *"_ivl_6", 0 0, L_000001df238d7dc0;  1 drivers
v000001df2384cf70_0 .net *"_ivl_8", 31 0, L_000001df238d99e0;  1 drivers
v000001df2384d790_0 .net "a", 31 0, L_000001df238d7d20;  alias, 1 drivers
v000001df2384bc10_0 .net "b", 31 0, L_000001df238d8220;  alias, 1 drivers
v000001df2384d830_0 .net "c", 31 0, v000001df23850f30_0;  alias, 1 drivers
v000001df2384bdf0_0 .net "sel", 1 0, v000001df2385a060_0;  alias, 1 drivers
v000001df2384cc50_0 .net "y", 31 0, L_000001df238d9ee0;  alias, 1 drivers
L_000001df238d9760 .cmp/eq 2, v000001df2385a060_0, L_000001df2386fae8;
L_000001df238d7dc0 .cmp/eq 2, v000001df2385a060_0, L_000001df2386fb30;
L_000001df238d99e0 .functor MUXZ 32, v000001df23850f30_0, L_000001df238d8220, L_000001df238d7dc0, C4<>;
L_000001df238d9ee0 .functor MUXZ 32, L_000001df238d99e0, L_000001df238d7d20, L_000001df238d9760, C4<>;
S_000001df23853930 .scope module, "BRADD" "add32" 4 82, 14 5 0, S_000001df232a75e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v000001df2384d8d0_0 .net "a", 31 0, v000001df2384d0b0_0;  alias, 1 drivers
v000001df2384c750_0 .net "b", 31 0, L_000001df23862080;  alias, 1 drivers
v000001df2384d010_0 .net "result", 31 0, L_000001df238621c0;  alias, 1 drivers
L_000001df238621c0 .arith/sum 32, v000001df2384d0b0_0, L_000001df23862080;
S_000001df23853f70 .scope module, "C1" "IF_ID" 4 75, 15 1 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /INPUT 32 "d_in1";
    .port_info 4 /INPUT 32 "d_in2";
    .port_info 5 /INPUT 1 "d_in3";
    .port_info 6 /INPUT 7 "d_in4";
    .port_info 7 /OUTPUT 32 "d_out1";
    .port_info 8 /OUTPUT 32 "d_out2";
    .port_info 9 /OUTPUT 1 "d_out3";
    .port_info 10 /OUTPUT 7 "d_out4";
v000001df2384c070_0 .net "clk", 0 0, v000001df23862260_0;  alias, 1 drivers
v000001df2384b2b0_0 .net "d_in1", 31 0, L_000001df23863660;  alias, 1 drivers
v000001df2384c7f0_0 .net "d_in2", 31 0, L_000001df23862d00;  alias, 1 drivers
v000001df2384cd90_0 .net "d_in3", 0 0, v000001df2385bc80_0;  alias, 1 drivers
v000001df2384d150_0 .net "d_in4", 6 0, v000001df2385bd20_0;  alias, 1 drivers
v000001df2384d0b0_0 .var "d_out1", 31 0;
v000001df2384dd30_0 .var "d_out2", 31 0;
v000001df2384db50_0 .var "d_out3", 0 0;
v000001df2384e4b0_0 .var "d_out4", 6 0;
L_000001df2386f500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001df2384ee10_0 .net "en_reg", 0 0, L_000001df2386f500;  1 drivers
v000001df2384e410_0 .net "rst", 0 0, v000001df23861c20_0;  alias, 1 drivers
E_000001df2371a3e0 .event posedge, v000001df2384d1f0_0;
S_000001df23853610 .scope module, "C2" "ID_EX" 4 100, 16 1 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /INPUT 1 "d_in1";
    .port_info 4 /INPUT 2 "d_in2";
    .port_info 5 /INPUT 1 "d_in3";
    .port_info 6 /INPUT 1 "d_in4";
    .port_info 7 /INPUT 1 "d_in5";
    .port_info 8 /INPUT 1 "d_in6";
    .port_info 9 /INPUT 2 "d_in7";
    .port_info 10 /INPUT 2 "d_in8";
    .port_info 11 /INPUT 1 "d_in9";
    .port_info 12 /INPUT 1 "d_in10";
    .port_info 13 /INPUT 1 "d_in11";
    .port_info 14 /INPUT 7 "d_in12";
    .port_info 15 /INPUT 32 "d_in13";
    .port_info 16 /INPUT 32 "d_in14";
    .port_info 17 /INPUT 32 "d_in15";
    .port_info 18 /INPUT 32 "d_in16";
    .port_info 19 /INPUT 5 "d_in17";
    .port_info 20 /INPUT 5 "d_in18";
    .port_info 21 /INPUT 6 "d_in19";
    .port_info 22 /INPUT 5 "d_in20";
    .port_info 23 /OUTPUT 1 "d_out1";
    .port_info 24 /OUTPUT 2 "d_out2";
    .port_info 25 /OUTPUT 1 "d_out3";
    .port_info 26 /OUTPUT 1 "d_out4";
    .port_info 27 /OUTPUT 1 "d_out5";
    .port_info 28 /OUTPUT 1 "d_out6";
    .port_info 29 /OUTPUT 2 "d_out7";
    .port_info 30 /OUTPUT 2 "d_out8";
    .port_info 31 /OUTPUT 1 "d_out9";
    .port_info 32 /OUTPUT 1 "d_out10";
    .port_info 33 /OUTPUT 1 "d_out11";
    .port_info 34 /OUTPUT 7 "d_out12";
    .port_info 35 /OUTPUT 32 "d_out13";
    .port_info 36 /OUTPUT 32 "d_out14";
    .port_info 37 /OUTPUT 32 "d_out15";
    .port_info 38 /OUTPUT 32 "d_out16";
    .port_info 39 /OUTPUT 5 "d_out17";
    .port_info 40 /OUTPUT 5 "d_out18";
    .port_info 41 /OUTPUT 6 "d_out19";
    .port_info 42 /OUTPUT 5 "d_out20";
v000001df2384e550_0 .net "clk", 0 0, v000001df23862260_0;  alias, 1 drivers
v000001df2384da10_0 .net "d_in1", 0 0, v000001df23857ea0_0;  alias, 1 drivers
v000001df2384ea50_0 .net "d_in10", 0 0, o000001df237c3468;  alias, 0 drivers
v000001df2384fef0_0 .net "d_in11", 0 0, v000001df23857d60_0;  alias, 1 drivers
v000001df2384e730_0 .net "d_in12", 6 0, v000001df2384e4b0_0;  alias, 1 drivers
v000001df2384d970_0 .net "d_in13", 31 0, L_000001df23863b60;  alias, 1 drivers
v000001df2384eeb0_0 .net "d_in14", 31 0, v000001df2385d260_0;  alias, 1 drivers
v000001df2384fa90_0 .net "d_in15", 31 0, v000001df2385ce00_0;  alias, 1 drivers
v000001df2384dbf0_0 .net "d_in16", 31 0, v000001df2384d0b0_0;  alias, 1 drivers
v000001df2384dc90_0 .net "d_in17", 4 0, L_000001df238623a0;  alias, 1 drivers
v000001df2384f8b0_0 .net "d_in18", 4 0, L_000001df238630c0;  alias, 1 drivers
v000001df2384e0f0_0 .net "d_in19", 5 0, L_000001df23861f40;  alias, 1 drivers
v000001df2384e9b0_0 .net "d_in2", 1 0, v000001df23859c00_0;  alias, 1 drivers
v000001df2384ed70_0 .net "d_in20", 4 0, L_000001df23863ac0;  alias, 1 drivers
v000001df238500d0_0 .net "d_in3", 0 0, v000001df23858a80_0;  alias, 1 drivers
v000001df2384ddd0_0 .net "d_in4", 0 0, v000001df238593e0_0;  alias, 1 drivers
o000001df237c36a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001df2384f590_0 .net "d_in5", 0 0, o000001df237c36a8;  0 drivers
v000001df2384e230_0 .net "d_in6", 0 0, v000001df23858620_0;  alias, 1 drivers
v000001df2384fdb0_0 .net "d_in7", 1 0, v000001df23859ac0_0;  alias, 1 drivers
v000001df2384e5f0_0 .net "d_in8", 1 0, v000001df23857c20_0;  alias, 1 drivers
v000001df2384e2d0_0 .net "d_in9", 0 0, v000001df2384db50_0;  alias, 1 drivers
v000001df2384eaf0_0 .var "d_out1", 0 0;
v000001df2384dab0_0 .var "d_out10", 0 0;
v000001df2384fc70_0 .var "d_out11", 0 0;
v000001df2384e370_0 .var "d_out12", 6 0;
v000001df2384de70_0 .var "d_out13", 31 0;
v000001df2384df10_0 .var "d_out14", 31 0;
v000001df2384f270_0 .var "d_out15", 31 0;
v000001df2384f770_0 .var "d_out16", 31 0;
v000001df2384eb90_0 .var "d_out17", 4 0;
v000001df2384e690_0 .var "d_out18", 4 0;
v000001df2384f310_0 .var "d_out19", 5 0;
v000001df2384fd10_0 .var "d_out2", 1 0;
v000001df2384f4f0_0 .var "d_out20", 4 0;
v000001df2384e7d0_0 .var "d_out3", 0 0;
v000001df2384e870_0 .var "d_out4", 0 0;
v000001df2384fbd0_0 .var "d_out5", 0 0;
v000001df2384dfb0_0 .var "d_out6", 0 0;
v000001df2384ec30_0 .var "d_out7", 1 0;
v000001df2384f3b0_0 .var "d_out8", 1 0;
v000001df2384fb30_0 .var "d_out9", 0 0;
L_000001df2386f6b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001df2384ecd0_0 .net "en_reg", 0 0, L_000001df2386f6b0;  1 drivers
v000001df2384e050_0 .net "rst", 0 0, v000001df23861c20_0;  alias, 1 drivers
S_000001df23853ac0 .scope module, "C3" "EX_MEM" 4 130, 17 1 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /INPUT 1 "d_in1";
    .port_info 4 /INPUT 2 "d_in2";
    .port_info 5 /INPUT 1 "d_in3";
    .port_info 6 /INPUT 1 "d_in4";
    .port_info 7 /INPUT 1 "d_in5";
    .port_info 8 /INPUT 1 "d_in6";
    .port_info 9 /INPUT 32 "d_in7";
    .port_info 10 /INPUT 1 "d_in8";
    .port_info 11 /INPUT 32 "d_in9";
    .port_info 12 /INPUT 32 "d_in10";
    .port_info 13 /INPUT 5 "d_in11";
    .port_info 14 /INPUT 32 "d_in12";
    .port_info 15 /OUTPUT 1 "d_out1";
    .port_info 16 /OUTPUT 2 "d_out2";
    .port_info 17 /OUTPUT 1 "d_out3";
    .port_info 18 /OUTPUT 1 "d_out4";
    .port_info 19 /OUTPUT 1 "d_out5";
    .port_info 20 /OUTPUT 1 "d_out6";
    .port_info 21 /OUTPUT 32 "d_out7";
    .port_info 22 /OUTPUT 1 "d_out8";
    .port_info 23 /OUTPUT 32 "d_out9";
    .port_info 24 /OUTPUT 32 "d_out10";
    .port_info 25 /OUTPUT 5 "d_out11";
    .port_info 26 /OUTPUT 32 "d_out12";
v000001df2384f810_0 .net "clk", 0 0, v000001df23862260_0;  alias, 1 drivers
v000001df2384f450_0 .net "d_in1", 0 0, v000001df2384eaf0_0;  alias, 1 drivers
v000001df2384e190_0 .net "d_in10", 31 0, v000001df2384f270_0;  alias, 1 drivers
v000001df2384e910_0 .net "d_in11", 4 0, L_000001df238d8c20;  alias, 1 drivers
o000001df237c4278 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001df2384ff90_0 .net "d_in12", 31 0, o000001df237c4278;  0 drivers
v000001df2384ef50_0 .net "d_in2", 1 0, v000001df2384fd10_0;  alias, 1 drivers
v000001df2384eff0_0 .net "d_in3", 0 0, v000001df2384e7d0_0;  alias, 1 drivers
v000001df2384f950_0 .net "d_in4", 0 0, v000001df2384e870_0;  alias, 1 drivers
o000001df237c42a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001df2384f090_0 .net "d_in5", 0 0, o000001df237c42a8;  0 drivers
v000001df2384f130_0 .net "d_in6", 0 0, v000001df2384fc70_0;  alias, 1 drivers
v000001df2384f9f0_0 .net "d_in7", 31 0, v000001df2384f770_0;  alias, 1 drivers
o000001df237c42d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001df2384f630_0 .net "d_in8", 0 0, o000001df237c42d8;  0 drivers
v000001df2384f1d0_0 .net "d_in9", 31 0, L_000001df238d8e00;  alias, 1 drivers
v000001df23850030_0 .var "d_out1", 0 0;
v000001df2384f6d0_0 .var "d_out10", 31 0;
v000001df2384fe50_0 .var "d_out11", 4 0;
v000001df23850d50_0 .var "d_out12", 31 0;
v000001df23850530_0 .var "d_out2", 1 0;
v000001df238502b0_0 .var "d_out3", 0 0;
v000001df238503f0_0 .var "d_out4", 0 0;
v000001df23850990_0 .var "d_out5", 0 0;
v000001df238507b0_0 .var "d_out6", 0 0;
v000001df23850170_0 .var "d_out7", 31 0;
v000001df238505d0_0 .var "d_out8", 0 0;
v000001df23850f30_0 .var "d_out9", 31 0;
L_000001df2386fb78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001df23850b70_0 .net "en_reg", 0 0, L_000001df2386fb78;  1 drivers
v000001df23850490_0 .net "rst", 0 0, v000001df23861c20_0;  alias, 1 drivers
S_000001df23854420 .scope module, "C4" "MEM_WB" 4 142, 18 1 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /INPUT 1 "d_in1";
    .port_info 4 /INPUT 2 "d_in2";
    .port_info 5 /INPUT 32 "d_in3";
    .port_info 6 /INPUT 32 "d_in4";
    .port_info 7 /INPUT 5 "d_in5";
    .port_info 8 /INPUT 32 "d_in6";
    .port_info 9 /OUTPUT 1 "d_out1";
    .port_info 10 /OUTPUT 2 "d_out2";
    .port_info 11 /OUTPUT 32 "d_out3";
    .port_info 12 /OUTPUT 32 "d_out4";
    .port_info 13 /OUTPUT 5 "d_out5";
    .port_info 14 /OUTPUT 32 "d_out6";
v000001df23850670_0 .net "clk", 0 0, v000001df23862260_0;  alias, 1 drivers
v000001df23850210_0 .net "d_in1", 0 0, v000001df23850030_0;  alias, 1 drivers
v000001df23850710_0 .net "d_in2", 1 0, v000001df23850530_0;  alias, 1 drivers
v000001df23850ad0_0 .net "d_in3", 31 0, v000001df23858300_0;  alias, 1 drivers
v000001df23850fd0_0 .net "d_in4", 31 0, v000001df23850f30_0;  alias, 1 drivers
v000001df23850cb0_0 .net "d_in5", 4 0, v000001df2384fe50_0;  alias, 1 drivers
v000001df23850850_0 .net "d_in6", 31 0, v000001df23850170_0;  alias, 1 drivers
v000001df238508f0_0 .var "d_out1", 0 0;
v000001df23850a30_0 .var "d_out2", 1 0;
v000001df23850c10_0 .var "d_out3", 31 0;
v000001df23850df0_0 .var "d_out4", 31 0;
v000001df23850e90_0 .var "d_out5", 4 0;
v000001df23850350_0 .var "d_out6", 31 0;
L_000001df2386fd70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001df23857ae0_0 .net "en_reg", 0 0, L_000001df2386fd70;  1 drivers
v000001df23859840_0 .net "rst", 0 0, v000001df23861c20_0;  alias, 1 drivers
S_000001df238545b0 .scope module, "CALMUX" "mux3" 4 116, 13 1 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /OUTPUT 32 "y";
P_000001df23719820 .param/l "bitwidth" 0 13 2, +C4<00000000000000000000000000100000>;
L_000001df2386f9c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001df238598e0_0 .net/2u *"_ivl_0", 1 0, L_000001df2386f9c8;  1 drivers
v000001df23859340_0 .net *"_ivl_2", 0 0, L_000001df238d9080;  1 drivers
L_000001df2386fa10 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001df238579a0_0 .net/2u *"_ivl_4", 1 0, L_000001df2386fa10;  1 drivers
v000001df23859b60_0 .net *"_ivl_6", 0 0, L_000001df238d8ae0;  1 drivers
v000001df23859a20_0 .net *"_ivl_8", 31 0, L_000001df238d9c60;  1 drivers
v000001df23859480_0 .net "a", 31 0, L_000001df238d8040;  alias, 1 drivers
v000001df238584e0_0 .net "b", 31 0, L_000001df238d8ea0;  alias, 1 drivers
v000001df23857e00_0 .net "c", 31 0, L_000001df238d8fe0;  alias, 1 drivers
v000001df23857f40_0 .net "sel", 1 0, v000001df2384c430_0;  alias, 1 drivers
v000001df23858580_0 .net "y", 31 0, L_000001df238d8e00;  alias, 1 drivers
L_000001df238d9080 .cmp/eq 2, v000001df2384c430_0, L_000001df2386f9c8;
L_000001df238d8ae0 .cmp/eq 2, v000001df2384c430_0, L_000001df2386fa10;
L_000001df238d9c60 .functor MUXZ 32, L_000001df238d8fe0, L_000001df238d8ea0, L_000001df238d8ae0, C4<>;
L_000001df238d8e00 .functor MUXZ 32, L_000001df238d9c60, L_000001df238d8040, L_000001df238d9080, C4<>;
S_000001df23854740 .scope module, "CTL" "control_single" 4 91, 19 17 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 2 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 2 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
P_000001df23273b30 .param/l "ADDIU" 0 19 29, C4<001001>;
P_000001df23273b68 .param/l "BEQ" 0 19 28, C4<000100>;
P_000001df23273ba0 .param/l "J" 0 19 30, C4<000010>;
P_000001df23273bd8 .param/l "JAL" 0 19 31, C4<000011>;
P_000001df23273c10 .param/l "LW" 0 19 26, C4<100011>;
P_000001df23273c48 .param/l "MULTU" 0 19 32, C4<011001>;
P_000001df23273c80 .param/l "R_FORMAT" 0 19 25, C4<000000>;
P_000001df23273cb8 .param/l "SW" 0 19 27, C4<101011>;
v000001df23859ac0_0 .var "ALUOp", 1 0;
v000001df23858620_0 .var "ALUSrc", 0 0;
v000001df23858760_0 .var "Branch", 0 0;
v000001df23857d60_0 .var "Jump", 0 0;
v000001df23858a80_0 .var "MemRead", 0 0;
v000001df238593e0_0 .var "MemWrite", 0 0;
v000001df23859c00_0 .var "MemtoReg", 1 0;
v000001df23857c20_0 .var "RegDst", 1 0;
v000001df23857ea0_0 .var "RegWrite", 0 0;
v000001df23859de0_0 .net "opcode", 5 0, L_000001df23863700;  alias, 1 drivers
E_000001df23719d20 .event anyedge, v000001df23859de0_0;
S_000001df238548d0 .scope module, "DatMem" "memory" 4 138, 20 14 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /OUTPUT 32 "rd";
v000001df23857fe0_0 .net "MemRead", 0 0, v000001df238502b0_0;  alias, 1 drivers
v000001df23858e40_0 .net "MemWrite", 0 0, v000001df238503f0_0;  alias, 1 drivers
L_000001df2386fbc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001df23859520_0 .net *"_ivl_10", 0 0, L_000001df2386fbc0;  1 drivers
L_000001df2386fc08 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001df238589e0_0 .net/2u *"_ivl_11", 32 0, L_000001df2386fc08;  1 drivers
v000001df23859ca0_0 .net *"_ivl_13", 32 0, L_000001df238d85e0;  1 drivers
v000001df23857cc0_0 .net *"_ivl_16", 7 0, L_000001df238d80e0;  1 drivers
v000001df23858c60_0 .net *"_ivl_18", 32 0, L_000001df238da020;  1 drivers
v000001df23859d40_0 .net *"_ivl_2", 7 0, L_000001df238d9f80;  1 drivers
L_000001df2386fc50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001df23857b80_0 .net *"_ivl_21", 0 0, L_000001df2386fc50;  1 drivers
L_000001df2386fc98 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001df23858b20_0 .net/2u *"_ivl_22", 32 0, L_000001df2386fc98;  1 drivers
v000001df23858440_0 .net *"_ivl_24", 32 0, L_000001df238d7e60;  1 drivers
v000001df23859980_0 .net *"_ivl_27", 7 0, L_000001df238d7f00;  1 drivers
v000001df238586c0_0 .net *"_ivl_29", 32 0, L_000001df238d9440;  1 drivers
L_000001df2386fce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001df23858080_0 .net *"_ivl_32", 0 0, L_000001df2386fce0;  1 drivers
L_000001df2386fd28 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001df23858120_0 .net/2u *"_ivl_33", 32 0, L_000001df2386fd28;  1 drivers
v000001df23858d00_0 .net *"_ivl_35", 32 0, L_000001df238d8400;  1 drivers
v000001df23857a40_0 .net *"_ivl_5", 7 0, L_000001df238d9800;  1 drivers
v000001df23859e80_0 .net *"_ivl_7", 32 0, L_000001df238d93a0;  1 drivers
v000001df238581c0_0 .net "addr", 31 0, v000001df23850f30_0;  alias, 1 drivers
v000001df23858260_0 .net "clk", 0 0, v000001df23862260_0;  alias, 1 drivers
v000001df23858bc0 .array "mem_array", 1023 0, 7 0;
v000001df23858300_0 .var "rd", 31 0;
v000001df23858ee0_0 .net "wd", 31 0, v000001df2384f6d0_0;  alias, 1 drivers
E_000001df23719fa0/0 .event anyedge, L_000001df238d7f00, L_000001df238d80e0, L_000001df238d9800, L_000001df238d9f80;
E_000001df23719fa0/1 .event anyedge, v000001df238502b0_0;
E_000001df23719fa0 .event/or E_000001df23719fa0/0, E_000001df23719fa0/1;
L_000001df238d9f80 .array/port v000001df23858bc0, v000001df23850f30_0;
L_000001df238d9800 .array/port v000001df23858bc0, L_000001df238d85e0;
L_000001df238d93a0 .concat [ 32 1 0 0], v000001df23850f30_0, L_000001df2386fbc0;
L_000001df238d85e0 .arith/sum 33, L_000001df238d93a0, L_000001df2386fc08;
L_000001df238d80e0 .array/port v000001df23858bc0, L_000001df238d7e60;
L_000001df238da020 .concat [ 32 1 0 0], v000001df23850f30_0, L_000001df2386fc50;
L_000001df238d7e60 .arith/sum 33, L_000001df238da020, L_000001df2386fc98;
L_000001df238d7f00 .array/port v000001df23858bc0, L_000001df238d8400;
L_000001df238d9440 .concat [ 32 1 0 0], v000001df23850f30_0, L_000001df2386fce0;
L_000001df238d8400 .arith/sum 33, L_000001df238d9440, L_000001df2386fd28;
S_000001df23853480 .scope module, "Forward" "Forward_unit" 4 126, 21 1 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 5 "EX_MEM_rd";
    .port_info 2 /INPUT 5 "MEM_WB_rd";
    .port_info 3 /INPUT 1 "RegWrite_MEM";
    .port_info 4 /INPUT 1 "RegWrite_WB";
    .port_info 5 /INPUT 5 "rs";
    .port_info 6 /INPUT 5 "rt";
    .port_info 7 /OUTPUT 2 "forA";
    .port_info 8 /OUTPUT 2 "forB";
    .port_info 9 /INPUT 2 "alu_op";
v000001df23858800_0 .net "EX_MEM_rd", 4 0, v000001df2384fe50_0;  alias, 1 drivers
v000001df238583a0_0 .net "MEM_WB_rd", 4 0, v000001df23850e90_0;  alias, 1 drivers
v000001df23859f20_0 .net "RegWrite_MEM", 0 0, v000001df23850030_0;  alias, 1 drivers
v000001df23859fc0_0 .net "RegWrite_WB", 0 0, v000001df238508f0_0;  alias, 1 drivers
v000001df238588a0_0 .net "alu_op", 1 0, v000001df2384ec30_0;  alias, 1 drivers
v000001df23858f80_0 .var "forA", 1 0;
v000001df2385a060_0 .var "forB", 1 0;
v000001df23858940_0 .net "rs", 4 0, v000001df2384f4f0_0;  alias, 1 drivers
v000001df23858da0_0 .net "rst", 0 0, v000001df23861c20_0;  alias, 1 drivers
v000001df23859020_0 .net "rt", 4 0, v000001df2384e690_0;  alias, 1 drivers
E_000001df23719860/0 .event anyedge, v000001df238508f0_0, v000001df23850030_0, v000001df23850e90_0, v000001df2384fe50_0;
E_000001df23719860/1 .event anyedge, v000001df2384e690_0, v000001df2384c610_0;
E_000001df23719860 .event/or E_000001df23719860/0, E_000001df23719860/1;
E_000001df23719a20/0 .event anyedge, v000001df238508f0_0, v000001df23850030_0, v000001df23850e90_0, v000001df2384fe50_0;
E_000001df23719a20/1 .event anyedge, v000001df2384f4f0_0, v000001df2384c610_0;
E_000001df23719a20 .event/or E_000001df23719a20/0, E_000001df23719a20/1;
S_000001df23854f10 .scope module, "HiLo" "HiLo" 4 124, 22 2 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "MultuAns";
    .port_info 2 /OUTPUT 32 "HiOut";
    .port_info 3 /OUTPUT 32 "LoOut";
    .port_info 4 /INPUT 1 "reset";
v000001df238590c0_0 .var "HiLo", 63 0;
v000001df23859160_0 .net "HiOut", 31 0, L_000001df238d8ea0;  alias, 1 drivers
v000001df23859200_0 .net "LoOut", 31 0, L_000001df238d8fe0;  alias, 1 drivers
v000001df238592a0_0 .net "MultuAns", 63 0, v000001df2385b3c0_0;  alias, 1 drivers
v000001df238595c0_0 .net "clk", 0 0, v000001df23862260_0;  alias, 1 drivers
v000001df23859660_0 .net "reset", 0 0, v000001df23861c20_0;  alias, 1 drivers
E_000001df2371a320/0 .event anyedge, v000001df2384c610_0;
E_000001df2371a320/1 .event posedge, v000001df2384d1f0_0;
E_000001df2371a320 .event/or E_000001df2371a320/0, E_000001df2371a320/1;
L_000001df238d8ea0 .part v000001df238590c0_0, 32, 32;
L_000001df238d8fe0 .part v000001df238590c0_0, 0, 32;
S_000001df23854a60 .scope module, "InstrMem" "memory" 4 67, 20 14 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /OUTPUT 32 "rd";
L_000001df2386f3e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001df23859700_0 .net "MemRead", 0 0, L_000001df2386f3e0;  1 drivers
L_000001df2386f428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001df238597a0_0 .net "MemWrite", 0 0, L_000001df2386f428;  1 drivers
L_000001df2386f230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001df2385a100_0 .net *"_ivl_10", 0 0, L_000001df2386f230;  1 drivers
L_000001df2386f278 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001df2385c360_0 .net/2u *"_ivl_11", 32 0, L_000001df2386f278;  1 drivers
v000001df2385aec0_0 .net *"_ivl_13", 32 0, L_000001df23862b20;  1 drivers
v000001df2385b000_0 .net *"_ivl_16", 7 0, L_000001df23862800;  1 drivers
v000001df2385af60_0 .net *"_ivl_18", 32 0, L_000001df23863980;  1 drivers
v000001df2385b460_0 .net *"_ivl_2", 7 0, L_000001df238624e0;  1 drivers
L_000001df2386f2c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001df2385bb40_0 .net *"_ivl_21", 0 0, L_000001df2386f2c0;  1 drivers
L_000001df2386f308 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001df2385b140_0 .net/2u *"_ivl_22", 32 0, L_000001df2386f308;  1 drivers
v000001df2385a560_0 .net *"_ivl_24", 32 0, L_000001df23863f20;  1 drivers
v000001df2385a420_0 .net *"_ivl_27", 7 0, L_000001df238626c0;  1 drivers
v000001df2385c720_0 .net *"_ivl_29", 32 0, L_000001df23861b80;  1 drivers
L_000001df2386f350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001df2385b320_0 .net *"_ivl_32", 0 0, L_000001df2386f350;  1 drivers
L_000001df2386f398 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001df2385c400_0 .net/2u *"_ivl_33", 32 0, L_000001df2386f398;  1 drivers
v000001df2385a600_0 .net *"_ivl_35", 32 0, L_000001df23862440;  1 drivers
v000001df2385b5a0_0 .net *"_ivl_5", 7 0, L_000001df23862da0;  1 drivers
v000001df2385b1e0_0 .net *"_ivl_7", 32 0, L_000001df23863a20;  1 drivers
v000001df2385a9c0_0 .net "addr", 31 0, v000001df2385be60_0;  alias, 1 drivers
v000001df2385ace0_0 .net "clk", 0 0, v000001df23862260_0;  alias, 1 drivers
v000001df2385ae20 .array "mem_array", 1023 0, 7 0;
v000001df2385b640_0 .var "rd", 31 0;
L_000001df2386f470 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df2385b280_0 .net "wd", 31 0, L_000001df2386f470;  1 drivers
E_000001df2371a460/0 .event anyedge, L_000001df238626c0, L_000001df23862800, L_000001df23862da0, L_000001df238624e0;
E_000001df2371a460/1 .event anyedge, v000001df23859700_0;
E_000001df2371a460 .event/or E_000001df2371a460/0, E_000001df2371a460/1;
L_000001df238624e0 .array/port v000001df2385ae20, v000001df2385be60_0;
L_000001df23862da0 .array/port v000001df2385ae20, L_000001df23862b20;
L_000001df23863a20 .concat [ 32 1 0 0], v000001df2385be60_0, L_000001df2386f230;
L_000001df23862b20 .arith/sum 33, L_000001df23863a20, L_000001df2386f278;
L_000001df23862800 .array/port v000001df2385ae20, L_000001df23863f20;
L_000001df23863980 .concat [ 32 1 0 0], v000001df2385be60_0, L_000001df2386f2c0;
L_000001df23863f20 .arith/sum 33, L_000001df23863980, L_000001df2386f308;
L_000001df238626c0 .array/port v000001df2385ae20, L_000001df23862440;
L_000001df23861b80 .concat [ 32 1 0 0], v000001df2385be60_0, L_000001df2386f350;
L_000001df23862440 .arith/sum 33, L_000001df23861b80, L_000001df2386f398;
S_000001df23854bf0 .scope module, "JMUX" "mux2" 4 61, 12 5 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_000001df2371a4a0 .param/l "bitwidth" 0 12 6, +C4<00000000000000000000000000100000>;
v000001df2385bfa0_0 .net "a", 31 0, L_000001df238619a0;  alias, 1 drivers
v000001df2385ad80_0 .net "b", 31 0, L_000001df23862bc0;  alias, 1 drivers
v000001df2385c7c0_0 .net "sel", 0 0, v000001df23857d60_0;  alias, 1 drivers
v000001df2385b0a0_0 .net "y", 31 0, L_000001df23861d60;  alias, 1 drivers
L_000001df23861d60 .functor MUXZ 32, L_000001df238619a0, L_000001df23862bc0, v000001df23857d60_0, C4<>;
S_000001df238537a0 .scope module, "Multiplier" "Multiplier" 4 122, 23 2 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "dataA";
    .port_info 2 /INPUT 32 "dataB";
    .port_info 3 /INPUT 1 "Multu";
    .port_info 4 /OUTPUT 64 "dataOut";
    .port_info 5 /INPUT 1 "reset";
P_000001df23212c40 .param/l "MULTU" 0 23 18, C4<011001>;
P_000001df23212c78 .param/l "OUT" 0 23 19, C4<111111>;
v000001df2385b780_0 .net "Multu", 0 0, v000001df2384c890_0;  alias, 1 drivers
v000001df2385b820_0 .net "clk", 0 0, v000001df23862260_0;  alias, 1 drivers
v000001df2385b6e0_0 .var "counter", 7 0;
v000001df2385b8c0_0 .net "dataA", 31 0, L_000001df238d96c0;  alias, 1 drivers
v000001df2385aba0_0 .net "dataB", 31 0, L_000001df238d9ee0;  alias, 1 drivers
v000001df2385b3c0_0 .var "dataOut", 63 0;
v000001df2385b500_0 .var "open", 0 0;
v000001df2385c540_0 .net "reset", 0 0, v000001df23861c20_0;  alias, 1 drivers
v000001df2385a6a0_0 .var "temp", 63 0;
v000001df2385b960_0 .var "tempA", 31 0;
S_000001df238532f0 .scope module, "NOP" "nop_detector" 4 69, 24 1 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /OUTPUT 1 "en_pc";
    .port_info 4 /OUTPUT 1 "NOPSrc";
    .port_info 5 /OUTPUT 7 "maxcount";
    .port_info 6 /OUTPUT 32 "instr2";
v000001df2385bbe0_0 .var "NOPSrc", 0 0;
v000001df2385baa0_0 .net "clk", 0 0, v000001df23862260_0;  alias, 1 drivers
v000001df2385ba00_0 .var "counter", 6 0;
v000001df2385bc80_0 .var "en_pc", 0 0;
v000001df2385c680_0 .net "instr", 31 0, v000001df2385b640_0;  alias, 1 drivers
v000001df2385aa60_0 .var "instr2", 31 0;
v000001df2385bd20_0 .var "maxcount", 6 0;
v000001df2385bdc0_0 .net "rst", 0 0, v000001df23861c20_0;  alias, 1 drivers
E_000001df2371a560 .event anyedge, v000001df2385b640_0;
S_000001df23854d80 .scope module, "NOPMUX" "mux2" 4 71, 12 5 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_000001df237198e0 .param/l "bitwidth" 0 12 6, +C4<00000000000000000000000000100000>;
v000001df2385c2c0_0 .net "a", 31 0, v000001df2385aa60_0;  alias, 1 drivers
L_000001df2386f4b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df2385c040_0 .net "b", 31 0, L_000001df2386f4b8;  1 drivers
v000001df2385bf00_0 .net "sel", 0 0, v000001df2385bbe0_0;  alias, 1 drivers
v000001df2385a740_0 .net "y", 31 0, L_000001df23862d00;  alias, 1 drivers
L_000001df23862d00 .functor MUXZ 32, v000001df2385aa60_0, L_000001df2386f4b8, v000001df2385bbe0_0, C4<>;
S_000001df23853160 .scope module, "PC" "regPC" 4 63, 25 13 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en_reg";
    .port_info 3 /INPUT 32 "d_in";
    .port_info 4 /OUTPUT 32 "d_out";
v000001df2385c4a0_0 .net "clk", 0 0, v000001df23862260_0;  alias, 1 drivers
v000001df2385a4c0_0 .net "d_in", 31 0, L_000001df23861d60;  alias, 1 drivers
v000001df2385be60_0 .var "d_out", 31 0;
v000001df2385c5e0_0 .net "en_reg", 0 0, v000001df2385bc80_0;  alias, 1 drivers
v000001df2385c0e0_0 .net "rst", 0 0, v000001df23861c20_0;  alias, 1 drivers
E_000001df237199a0/0 .event anyedge, v000001df2384cd90_0;
E_000001df237199a0/1 .event posedge, v000001df2384d1f0_0;
E_000001df237199a0 .event/or E_000001df237199a0/0, E_000001df237199a0/1;
S_000001df23865180 .scope module, "PCADD" "add32" 4 65, 14 5 0, S_000001df232a75e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v000001df2385c900_0 .net "a", 31 0, v000001df2385be60_0;  alias, 1 drivers
L_000001df2386f1e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001df2385a7e0_0 .net "b", 31 0, L_000001df2386f1e8;  1 drivers
v000001df2385a240_0 .net "result", 31 0, L_000001df23863660;  alias, 1 drivers
L_000001df23863660 .arith/sum 32, v000001df2385be60_0, L_000001df2386f1e8;
S_000001df23865ae0 .scope module, "PCMUX" "mux2" 4 59, 12 5 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
P_000001df23719c20 .param/l "bitwidth" 0 12 6, +C4<00000000000000000000000000100000>;
v000001df2385c220_0 .net "a", 31 0, L_000001df23863660;  alias, 1 drivers
v000001df2385c180_0 .net "b", 31 0, L_000001df238621c0;  alias, 1 drivers
v000001df2385c860_0 .net "sel", 0 0, L_000001df23808780;  alias, 1 drivers
v000001df2385a1a0_0 .net "y", 31 0, L_000001df238619a0;  alias, 1 drivers
L_000001df238619a0 .functor MUXZ 32, L_000001df23863660, L_000001df238621c0, L_000001df23808780, C4<>;
S_000001df238668f0 .scope module, "RFMUX" "mux3" 4 112, 13 1 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 5 "a";
    .port_info 2 /INPUT 5 "b";
    .port_info 3 /INPUT 5 "c";
    .port_info 4 /OUTPUT 5 "y";
P_000001df2371a520 .param/l "bitwidth" 0 13 2, +C4<00000000000000000000000000000101>;
L_000001df2386f8f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001df2385ab00_0 .net/2u *"_ivl_0", 1 0, L_000001df2386f8f0;  1 drivers
v000001df2385a2e0_0 .net *"_ivl_2", 0 0, L_000001df238d89a0;  1 drivers
L_000001df2386f938 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001df2385a380_0 .net/2u *"_ivl_4", 1 0, L_000001df2386f938;  1 drivers
v000001df2385a880_0 .net *"_ivl_6", 0 0, L_000001df238d8cc0;  1 drivers
v000001df2385a920_0 .net *"_ivl_8", 4 0, L_000001df238d9da0;  1 drivers
v000001df2385ac40_0 .net "a", 4 0, v000001df2384e690_0;  alias, 1 drivers
v000001df2385cd60_0 .net "b", 4 0, v000001df2384eb90_0;  alias, 1 drivers
L_000001df2386f980 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001df2385f060_0 .net "c", 4 0, L_000001df2386f980;  1 drivers
v000001df2385eb60_0 .net "sel", 1 0, v000001df2384f3b0_0;  alias, 1 drivers
v000001df2385da80_0 .net "y", 4 0, L_000001df238d8c20;  alias, 1 drivers
L_000001df238d89a0 .cmp/eq 2, v000001df2384f3b0_0, L_000001df2386f8f0;
L_000001df238d8cc0 .cmp/eq 2, v000001df2384f3b0_0, L_000001df2386f938;
L_000001df238d9da0 .functor MUXZ 5, L_000001df2386f980, v000001df2384eb90_0, L_000001df238d8cc0, C4<>;
L_000001df238d8c20 .functor MUXZ 5, L_000001df238d9da0, v000001df2384e690_0, L_000001df238d89a0, C4<>;
S_000001df23865f90 .scope module, "RegFile" "reg_file" 4 95, 26 16 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "RN1";
    .port_info 3 /INPUT 5 "RN2";
    .port_info 4 /INPUT 5 "WN";
    .port_info 5 /INPUT 32 "WD";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
v000001df2385d260_0 .var "RD1", 31 0;
v000001df2385ce00_0 .var "RD2", 31 0;
v000001df2385dbc0_0 .net "RN1", 4 0, L_000001df23863ac0;  alias, 1 drivers
v000001df2385cb80_0 .net "RN2", 4 0, L_000001df238630c0;  alias, 1 drivers
v000001df2385d440_0 .net "RegWrite", 0 0, v000001df238508f0_0;  alias, 1 drivers
v000001df2385e340_0 .net "WD", 31 0, L_000001df238d8220;  alias, 1 drivers
v000001df2385e0c0_0 .net "WN", 4 0, v000001df23850e90_0;  alias, 1 drivers
v000001df2385e200_0 .net *"_ivl_10", 6 0, L_000001df23862760;  1 drivers
v000001df2385d3a0_0 .net *"_ivl_15", 31 0, L_000001df238628a0;  1 drivers
v000001df2385cc20_0 .net *"_ivl_17", 6 0, L_000001df23863020;  1 drivers
v000001df2385d300_0 .net *"_ivl_2", 31 0, L_000001df23863480;  1 drivers
L_000001df2386f620 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001df2385ccc0_0 .net *"_ivl_20", 1 0, L_000001df2386f620;  1 drivers
L_000001df2386f668 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000001df2385c9a0_0 .net/2u *"_ivl_21", 6 0, L_000001df2386f668;  1 drivers
v000001df2385ca40_0 .net *"_ivl_23", 6 0, L_000001df238629e0;  1 drivers
v000001df2385ede0_0 .net *"_ivl_4", 6 0, L_000001df23862f80;  1 drivers
L_000001df2386f590 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001df2385e840_0 .net *"_ivl_7", 1 0, L_000001df2386f590;  1 drivers
L_000001df2386f5d8 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000001df2385e520_0 .net/2u *"_ivl_8", 6 0, L_000001df2386f5d8;  1 drivers
v000001df2385cae0_0 .net "clk", 0 0, v000001df23862260_0;  alias, 1 drivers
v000001df2385f100 .array "file_array", 1 31, 31 0;
E_000001df23719f60 .event anyedge, L_000001df238628a0, v000001df2384f8b0_0;
E_000001df237199e0 .event anyedge, L_000001df23863480, v000001df2384ed70_0;
L_000001df23863480 .array/port v000001df2385f100, L_000001df23862760;
L_000001df23862f80 .concat [ 5 2 0 0], L_000001df23863ac0, L_000001df2386f590;
L_000001df23862760 .arith/sub 7, L_000001df23862f80, L_000001df2386f5d8;
L_000001df238628a0 .array/port v000001df2385f100, L_000001df238629e0;
L_000001df23863020 .concat [ 5 2 0 0], L_000001df238630c0, L_000001df2386f620;
L_000001df238629e0 .arith/sub 7, L_000001df23863020, L_000001df2386f668;
S_000001df23865c70 .scope module, "SignExt" "sign_extend" 4 89, 27 10 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "immed_in";
    .port_info 1 /OUTPUT 32 "ext_immed_out";
v000001df2385cea0_0 .net *"_ivl_1", 0 0, L_000001df23863520;  1 drivers
v000001df2385e160_0 .net *"_ivl_2", 15 0, L_000001df23862580;  1 drivers
v000001df2385cf40_0 .net "ext_immed_out", 31 0, L_000001df23863b60;  alias, 1 drivers
v000001df2385eca0_0 .net "immed_in", 15 0, L_000001df23861e00;  alias, 1 drivers
L_000001df23863520 .part L_000001df23861e00, 15, 1;
LS_000001df23862580_0_0 .concat [ 1 1 1 1], L_000001df23863520, L_000001df23863520, L_000001df23863520, L_000001df23863520;
LS_000001df23862580_0_4 .concat [ 1 1 1 1], L_000001df23863520, L_000001df23863520, L_000001df23863520, L_000001df23863520;
LS_000001df23862580_0_8 .concat [ 1 1 1 1], L_000001df23863520, L_000001df23863520, L_000001df23863520, L_000001df23863520;
LS_000001df23862580_0_12 .concat [ 1 1 1 1], L_000001df23863520, L_000001df23863520, L_000001df23863520, L_000001df23863520;
L_000001df23862580 .concat [ 4 4 4 4], LS_000001df23862580_0_0, LS_000001df23862580_0_4, LS_000001df23862580_0_8, LS_000001df23862580_0_12;
L_000001df23863b60 .concat [ 16 16 0 0], L_000001df23861e00, L_000001df23862580;
S_000001df23865310 .scope module, "WRMUX" "mux3" 4 147, 13 1 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /OUTPUT 32 "y";
P_000001df23719d60 .param/l "bitwidth" 0 13 2, +C4<00000000000000000000000000100000>;
L_000001df2386fdb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001df2385d4e0_0 .net/2u *"_ivl_0", 1 0, L_000001df2386fdb8;  1 drivers
v000001df2385e3e0_0 .net *"_ivl_2", 0 0, L_000001df238da0c0;  1 drivers
L_000001df2386fe00 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001df2385e2a0_0 .net/2u *"_ivl_4", 1 0, L_000001df2386fe00;  1 drivers
v000001df2385cfe0_0 .net *"_ivl_6", 0 0, L_000001df238d94e0;  1 drivers
v000001df2385d580_0 .net *"_ivl_8", 31 0, L_000001df238d9580;  1 drivers
v000001df2385d800_0 .net "a", 31 0, v000001df23850df0_0;  alias, 1 drivers
v000001df2385ea20_0 .net "b", 31 0, v000001df23850c10_0;  alias, 1 drivers
v000001df2385dee0_0 .net "c", 31 0, v000001df23850350_0;  alias, 1 drivers
v000001df2385d620_0 .net "sel", 1 0, v000001df23850a30_0;  alias, 1 drivers
v000001df2385d080_0 .net "y", 31 0, L_000001df238d8220;  alias, 1 drivers
L_000001df238da0c0 .cmp/eq 2, v000001df23850a30_0, L_000001df2386fdb8;
L_000001df238d94e0 .cmp/eq 2, v000001df23850a30_0, L_000001df2386fe00;
L_000001df238d9580 .functor MUXZ 32, v000001df23850350_0, v000001df23850c10_0, L_000001df238d94e0, C4<>;
L_000001df238d8220 .functor MUXZ 32, L_000001df238d9580, v000001df23850df0_0, L_000001df238da0c0, C4<>;
S_000001df23866a80 .scope module, "equ" "br_equal" 4 86, 28 1 0, S_000001df232a75e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "RD1";
    .port_info 1 /INPUT 32 "RD2";
    .port_info 2 /OUTPUT 1 "zero";
v000001df2385d120_0 .net "RD1", 31 0, v000001df2385d260_0;  alias, 1 drivers
v000001df2385d1c0_0 .net "RD2", 31 0, v000001df2385ce00_0;  alias, 1 drivers
v000001df2385d9e0_0 .var "zero", 0 0;
E_000001df23719fe0 .event anyedge, v000001df2384fa90_0, v000001df2384eeb0_0;
    .scope S_000001df232692c0;
T_0 ;
    %wait E_000001df23726c60;
    %load/vec4 v000001df23708950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df23760960_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001df23761d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001df237603c0_0;
    %assign/vec4 v000001df23760960_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001df23853160;
T_1 ;
    %wait E_000001df237199a0;
    %load/vec4 v000001df2385c0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df2385be60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001df2385c5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001df2385a4c0_0;
    %assign/vec4 v000001df2385be60_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001df23854a60;
T_2 ;
    %wait E_000001df2371a460;
    %load/vec4 v000001df23859700_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %ix/getv 4, v000001df2385a9c0_0;
    %load/vec4a v000001df2385ae20, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df2385b640_0, 4, 8;
    %load/vec4 v000001df2385a9c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001df2385ae20, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df2385b640_0, 4, 8;
    %load/vec4 v000001df2385a9c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001df2385ae20, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df2385b640_0, 4, 8;
    %load/vec4 v000001df2385a9c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001df2385ae20, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df2385b640_0, 4, 8;
    %vpi_func 20 31 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 20 31 "$display", "%d, reading data: Mem[%d] => %d", S<0,vec4,u64>, v000001df2385a9c0_0, v000001df2385b640_0 {1 0 0};
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001df2385b640_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001df23854a60;
T_3 ;
    %wait E_000001df2371a3e0;
    %load/vec4 v000001df238597a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %vpi_func 20 39 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 20 39 "$display", "%d, writing data: Mem[%d] <= %d", S<0,vec4,u64>, v000001df2385a9c0_0, v000001df2385b280_0 {1 0 0};
    %load/vec4 v000001df2385b280_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001df2385a9c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df2385ae20, 0, 4;
    %load/vec4 v000001df2385b280_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001df2385a9c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df2385ae20, 0, 4;
    %load/vec4 v000001df2385b280_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001df2385a9c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df2385ae20, 0, 4;
    %load/vec4 v000001df2385b280_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001df2385a9c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df2385ae20, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001df238532f0;
T_4 ;
    %wait E_000001df2371a560;
    %load/vec4 v000001df2385c680_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001df2385c680_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v000001df2385bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2385bc80_0, 0;
    %load/vec4 v000001df2385c680_0;
    %assign/vec4 v000001df2385aa60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001df2385c680_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v000001df2385bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2385bc80_0, 0;
    %load/vec4 v000001df2385c680_0;
    %assign/vec4 v000001df2385aa60_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001df2385c680_0;
    %parti/s 6, 26, 6;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v000001df2385bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2385bc80_0, 0;
    %load/vec4 v000001df2385c680_0;
    %assign/vec4 v000001df2385aa60_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001df2385c680_0;
    %parti/s 6, 26, 6;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v000001df2385bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2385bc80_0, 0;
    %load/vec4 v000001df2385c680_0;
    %assign/vec4 v000001df2385aa60_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001df2385bd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df2385bc80_0, 0;
    %load/vec4 v000001df2385c680_0;
    %assign/vec4 v000001df2385aa60_0, 0;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001df238532f0;
T_5 ;
    %wait E_000001df2371a3e0;
    %load/vec4 v000001df2385bdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001df2385ba00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001df2385bd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df2385bc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2385bbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df2385aa60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001df2385ba00_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001df2385bc80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2385bbe0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df2385bbe0_0, 0;
T_5.3 ;
    %load/vec4 v000001df2385ba00_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001df2385ba00_0, 0;
    %load/vec4 v000001df2385ba00_0;
    %load/vec4 v000001df2385bd20_0;
    %cmp/e;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df2385bc80_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001df2385ba00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001df2385bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2385bbe0_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001df23853f70;
T_6 ;
    %wait E_000001df2371a3e0;
    %load/vec4 v000001df2384e410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df2384d0b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df2384dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2384db50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001df2384e4b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001df2384ee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001df2384b2b0_0;
    %assign/vec4 v000001df2384d0b0_0, 0;
    %load/vec4 v000001df2384c7f0_0;
    %assign/vec4 v000001df2384dd30_0, 0;
    %load/vec4 v000001df2384cd90_0;
    %assign/vec4 v000001df2384db50_0, 0;
    %load/vec4 v000001df2384d150_0;
    %assign/vec4 v000001df2384e4b0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001df23866a80;
T_7 ;
    %wait E_000001df23719fe0;
    %load/vec4 v000001df2385d120_0;
    %load/vec4 v000001df2385d1c0_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df2385d9e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2385d9e0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001df23854740;
T_8 ;
    %wait E_000001df23719d20;
    %load/vec4 v000001df23859de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %vpi_call 19 73 "$display", "control_single unimplemented opcode %d", v000001df23859de0_0 {0 0 0};
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001df23857c20_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001df23858620_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001df23859c00_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001df23857ea0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001df23858a80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001df238593e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001df23858760_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001df23857d60_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001df23859ac0_0, 0, 2;
    %jmp T_8.8;
T_8.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001df23857c20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23858620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001df23859c00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df23857ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23858a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df238593e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23858760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23857d60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001df23859ac0_0, 0, 2;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001df23857c20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df23858620_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001df23859c00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df23857ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df23858a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df238593e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23858760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23857d60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001df23859ac0_0, 0, 2;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001df23857c20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df23858620_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001df23859c00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23857ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23858a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df238593e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23858760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23857d60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001df23859ac0_0, 0, 2;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001df23857c20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23858620_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001df23859c00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23857ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23858a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df238593e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df23858760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23857d60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001df23859ac0_0, 0, 2;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001df23857c20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df23858620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001df23859c00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df23857ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23858a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df238593e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23858760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23857d60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001df23859ac0_0, 0, 2;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001df23857c20_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001df23858620_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001df23859c00_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001df23857ea0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001df23858a80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001df238593e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001df23858760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df23857d60_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001df23859ac0_0, 0, 2;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001df23857c20_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001df23858620_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001df23859c00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df23857ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23858a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df238593e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23858760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df23857d60_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001df23859ac0_0, 0, 2;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001df23865f90;
T_9 ;
    %wait E_000001df237199e0;
    %load/vec4 v000001df2385dbc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df2385d260_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001df2385dbc0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000001df2385f100, 4;
    %store/vec4 v000001df2385d260_0, 0, 32;
T_9.1 ;
    %vpi_func 26 31 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 26 31 "$display", "%d, reg_file[%d] => %d (Port 1)", S<0,vec4,u64>, v000001df2385dbc0_0, v000001df2385d260_0 {1 0 0};
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001df23865f90;
T_10 ;
    %wait E_000001df23719f60;
    %load/vec4 v000001df2385cb80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df2385ce00_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001df2385cb80_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000001df2385f100, 4;
    %store/vec4 v000001df2385ce00_0, 0, 32;
T_10.1 ;
    %vpi_func 26 39 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 26 39 "$display", "%d, reg_file[%d] => %d (Port 2)", S<0,vec4,u64>, v000001df2385cb80_0, v000001df2385ce00_0 {1 0 0};
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001df23865f90;
T_11 ;
    %wait E_000001df2371a3e0;
    %load/vec4 v000001df2385d440_0;
    %load/vec4 v000001df2385e0c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001df2385e340_0;
    %load/vec4 v000001df2385e0c0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df2385f100, 0, 4;
    %vpi_func 26 45 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 26 45 "$display", "%d, reg_file[%d] <= %d (Write)", S<0,vec4,u64>, v000001df2385e0c0_0, v000001df2385e340_0 {1 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001df23853610;
T_12 ;
    %wait E_000001df2371a3e0;
    %load/vec4 v000001df2384e050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2384eaf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df2384fd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2384e7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2384e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2384fbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2384dfb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df2384ec30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df2384f3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2384fb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2384dab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df2384fc70_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001df2384e370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df2384de70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df2384df10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df2384f270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df2384f770_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001df2384eb90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001df2384e690_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001df2384f310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001df2384f4f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001df2384ecd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001df2384da10_0;
    %assign/vec4 v000001df2384eaf0_0, 0;
    %load/vec4 v000001df2384e9b0_0;
    %assign/vec4 v000001df2384fd10_0, 0;
    %load/vec4 v000001df238500d0_0;
    %assign/vec4 v000001df2384e7d0_0, 0;
    %load/vec4 v000001df2384ddd0_0;
    %assign/vec4 v000001df2384e870_0, 0;
    %load/vec4 v000001df2384f590_0;
    %assign/vec4 v000001df2384fbd0_0, 0;
    %load/vec4 v000001df2384e230_0;
    %assign/vec4 v000001df2384dfb0_0, 0;
    %load/vec4 v000001df2384fdb0_0;
    %assign/vec4 v000001df2384ec30_0, 0;
    %load/vec4 v000001df2384e5f0_0;
    %assign/vec4 v000001df2384f3b0_0, 0;
    %load/vec4 v000001df2384e2d0_0;
    %assign/vec4 v000001df2384fb30_0, 0;
    %load/vec4 v000001df2384ea50_0;
    %assign/vec4 v000001df2384dab0_0, 0;
    %load/vec4 v000001df2384fef0_0;
    %assign/vec4 v000001df2384fc70_0, 0;
    %load/vec4 v000001df2384e730_0;
    %assign/vec4 v000001df2384e370_0, 0;
    %load/vec4 v000001df2384d970_0;
    %assign/vec4 v000001df2384de70_0, 0;
    %load/vec4 v000001df2384eeb0_0;
    %assign/vec4 v000001df2384df10_0, 0;
    %load/vec4 v000001df2384fa90_0;
    %assign/vec4 v000001df2384f270_0, 0;
    %load/vec4 v000001df2384dbf0_0;
    %assign/vec4 v000001df2384f770_0, 0;
    %load/vec4 v000001df2384dc90_0;
    %assign/vec4 v000001df2384eb90_0, 0;
    %load/vec4 v000001df2384f8b0_0;
    %assign/vec4 v000001df2384e690_0, 0;
    %load/vec4 v000001df2384e0f0_0;
    %assign/vec4 v000001df2384f310_0, 0;
    %load/vec4 v000001df2384ed70_0;
    %assign/vec4 v000001df2384f4f0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001df23853c50;
T_13 ;
    %wait E_000001df23726d20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df2384c890_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001df2384c430_0, 0, 2;
    %load/vec4 v000001df2384c390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001df2384be90_0, 0, 3;
    %jmp T_13.4;
T_13.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001df2384be90_0, 0, 3;
    %jmp T_13.4;
T_13.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001df2384be90_0, 0, 3;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v000001df2384b670_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001df2384be90_0, 0, 3;
    %jmp T_13.15;
T_13.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001df2384be90_0, 0, 3;
    %jmp T_13.15;
T_13.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001df2384be90_0, 0, 3;
    %jmp T_13.15;
T_13.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001df2384be90_0, 0, 3;
    %jmp T_13.15;
T_13.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001df2384be90_0, 0, 3;
    %jmp T_13.15;
T_13.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001df2384be90_0, 0, 3;
    %jmp T_13.15;
T_13.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001df2384be90_0, 0, 3;
    %jmp T_13.15;
T_13.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df2384c890_0, 0, 1;
    %jmp T_13.15;
T_13.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001df2384c430_0, 0, 2;
    %jmp T_13.15;
T_13.13 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001df2384c430_0, 0, 2;
    %jmp T_13.15;
T_13.15 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001df238537a0;
T_14 ;
    %wait E_000001df2371a320;
    %load/vec4 v000001df2385c540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001df2385a6a0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df2385b960_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001df2385b780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001df2385a6a0_0, 4, 5;
    %load/vec4 v000001df2385aba0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001df2385a6a0_0, 4, 5;
    %load/vec4 v000001df2385b8c0_0;
    %assign/vec4 v000001df2385b960_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df2385b500_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001df2385b6e0_0, 0;
T_14.2 ;
    %load/vec4 v000001df2385b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v000001df2385b6e0_0;
    %cmpi/u 32, 0, 8;
    %jmp/0xz  T_14.6, 5;
    %load/vec4 v000001df2385a6a0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v000001df2385a6a0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v000001df2385b960_0;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df2385a6a0_0, 4, 32;
T_14.8 ;
    %load/vec4 v000001df2385a6a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001df2385a6a0_0, 0, 64;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v000001df2385b6e0_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_14.10, 4;
    %load/vec4 v000001df2385a6a0_0;
    %store/vec4 v000001df2385b3c0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df2385b500_0, 0, 1;
T_14.10 ;
T_14.7 ;
    %load/vec4 v000001df2385b6e0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001df2385b6e0_0, 0, 8;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001df23854f10;
T_15 ;
    %wait E_000001df2371a320;
    %load/vec4 v000001df23859660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001df238590c0_0, 0, 64;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001df238592a0_0;
    %store/vec4 v000001df238590c0_0, 0, 64;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001df23853480;
T_16 ;
    %wait E_000001df23719a20;
    %load/vec4 v000001df23858da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df23858f80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df23858f80_0, 0;
    %load/vec4 v000001df238588a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df23858f80_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v000001df23859f20_0;
    %load/vec4 v000001df23858800_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001df23858800_0;
    %load/vec4 v000001df23858940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001df23858f80_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v000001df23859fc0_0;
    %load/vec4 v000001df238583a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001df238583a0_0;
    %load/vec4 v000001df23858940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001df23858f80_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df23858f80_0, 0;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001df23853480;
T_17 ;
    %wait E_000001df23719860;
    %load/vec4 v000001df23858da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df2385a060_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df2385a060_0, 0;
    %load/vec4 v000001df238588a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df2385a060_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000001df23859fc0_0;
    %load/vec4 v000001df238583a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001df238583a0_0;
    %load/vec4 v000001df23859020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001df2385a060_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v000001df23859f20_0;
    %load/vec4 v000001df23858800_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001df23858800_0;
    %load/vec4 v000001df23859020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001df2385a060_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df2385a060_0, 0;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001df23853ac0;
T_18 ;
    %wait E_000001df2371a3e0;
    %load/vec4 v000001df23850490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df23850030_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df23850530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df238502b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df238503f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df23850990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df238507b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df23850170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df238505d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df23850f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df2384f6d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001df2384fe50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df23850d50_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001df23850b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001df2384f450_0;
    %assign/vec4 v000001df23850030_0, 0;
    %load/vec4 v000001df2384ef50_0;
    %assign/vec4 v000001df23850530_0, 0;
    %load/vec4 v000001df2384eff0_0;
    %assign/vec4 v000001df238502b0_0, 0;
    %load/vec4 v000001df2384f950_0;
    %assign/vec4 v000001df238503f0_0, 0;
    %load/vec4 v000001df2384f090_0;
    %assign/vec4 v000001df23850990_0, 0;
    %load/vec4 v000001df2384f130_0;
    %assign/vec4 v000001df238507b0_0, 0;
    %load/vec4 v000001df2384f9f0_0;
    %assign/vec4 v000001df23850170_0, 0;
    %load/vec4 v000001df2384f630_0;
    %assign/vec4 v000001df238505d0_0, 0;
    %load/vec4 v000001df2384f1d0_0;
    %assign/vec4 v000001df23850f30_0, 0;
    %load/vec4 v000001df2384e190_0;
    %assign/vec4 v000001df2384f6d0_0, 0;
    %load/vec4 v000001df2384e910_0;
    %assign/vec4 v000001df2384fe50_0, 0;
    %load/vec4 v000001df2384ff90_0;
    %assign/vec4 v000001df23850d50_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001df238548d0;
T_19 ;
    %wait E_000001df23719fa0;
    %load/vec4 v000001df23857fe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %ix/getv 4, v000001df238581c0_0;
    %load/vec4a v000001df23858bc0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df23858300_0, 4, 8;
    %load/vec4 v000001df238581c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001df23858bc0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df23858300_0, 4, 8;
    %load/vec4 v000001df238581c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001df23858bc0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df23858300_0, 4, 8;
    %load/vec4 v000001df238581c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001df23858bc0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001df23858300_0, 4, 8;
    %vpi_func 20 31 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 20 31 "$display", "%d, reading data: Mem[%d] => %d", S<0,vec4,u64>, v000001df238581c0_0, v000001df23858300_0 {1 0 0};
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001df23858300_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001df238548d0;
T_20 ;
    %wait E_000001df2371a3e0;
    %load/vec4 v000001df23858e40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %vpi_func 20 39 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 20 39 "$display", "%d, writing data: Mem[%d] <= %d", S<0,vec4,u64>, v000001df238581c0_0, v000001df23858ee0_0 {1 0 0};
    %load/vec4 v000001df23858ee0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001df238581c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df23858bc0, 0, 4;
    %load/vec4 v000001df23858ee0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001df238581c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df23858bc0, 0, 4;
    %load/vec4 v000001df23858ee0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001df238581c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df23858bc0, 0, 4;
    %load/vec4 v000001df23858ee0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001df238581c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df23858bc0, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001df23854420;
T_21 ;
    %wait E_000001df2371a3e0;
    %load/vec4 v000001df23859840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df238508f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001df23850a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df23850c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df23850df0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001df23850e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df23850350_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001df23857ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000001df23850210_0;
    %assign/vec4 v000001df238508f0_0, 0;
    %load/vec4 v000001df23850710_0;
    %assign/vec4 v000001df23850a30_0, 0;
    %load/vec4 v000001df23850ad0_0;
    %assign/vec4 v000001df23850c10_0, 0;
    %load/vec4 v000001df23850fd0_0;
    %assign/vec4 v000001df23850df0_0, 0;
    %load/vec4 v000001df23850cb0_0;
    %assign/vec4 v000001df23850e90_0, 0;
    %load/vec4 v000001df23850850_0;
    %assign/vec4 v000001df23850350_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001df232a7450;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df23862260_0, 0, 1;
T_22.0 ;
    %delay 5, 0;
    %load/vec4 v000001df23862260_0;
    %inv;
    %store/vec4 v000001df23862260_0, 0, 1;
    %jmp T_22.0;
    %end;
    .thread T_22;
    .scope S_000001df232a7450;
T_23 ;
    %vpi_call 3 18 "$dumpfile", "mips_single.vcd" {0 0 0};
    %vpi_call 3 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001df232a7450 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df23861c20_0, 0, 1;
    %vpi_call 3 26 "$readmemh", "instr_mem2.txt", v000001df2385ae20 {0 0 0};
    %vpi_call 3 27 "$readmemh", "data_mem.txt", v000001df23858bc0 {0 0 0};
    %vpi_call 3 29 "$readmemh", "reg.txt", v000001df2385f100 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df23861c20_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_000001df232a7450;
T_24 ;
    %wait E_000001df2371a3e0;
    %vpi_func 3 43 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 43 "$display", "%d, PC:", S<0,vec4,u64>, v000001df23860960_0 {1 0 0};
    %load/vec4 v000001df23861720_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_24.0, 4;
    %vpi_func 3 45 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 45 "$display", "%d, wd: %d", S<0,vec4,u64>, v000001df238632a0_0 {1 0 0};
    %load/vec4 v000001df2385f600_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v000001df238615e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %vpi_func 3 47 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 47 "$display", "%d, NOP\012", S<0,vec4,u64> {1 0 0};
    %jmp T_24.5;
T_24.4 ;
    %vpi_func 3 48 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 48 "$display", "%d, SLL\012", S<0,vec4,u64> {1 0 0};
T_24.5 ;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v000001df2385f600_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_24.6, 4;
    %vpi_func 3 50 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 50 "$display", "%d, ADD\012", S<0,vec4,u64> {1 0 0};
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v000001df2385f600_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_24.8, 4;
    %vpi_func 3 51 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 51 "$display", "%d, SUB\012", S<0,vec4,u64> {1 0 0};
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v000001df2385f600_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_24.10, 4;
    %vpi_func 3 52 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 52 "$display", "%d, AND\012", S<0,vec4,u64> {1 0 0};
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v000001df2385f600_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_24.12, 4;
    %vpi_func 3 53 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 53 "$display", "%d, OR\012", S<0,vec4,u64> {1 0 0};
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v000001df2385f600_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_24.14, 4;
    %vpi_func 3 54 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 54 "$display", "%d, SLT\012", S<0,vec4,u64> {1 0 0};
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v000001df2385f600_0;
    %cmpi/e 25, 0, 6;
    %jmp/0xz  T_24.16, 4;
    %vpi_func 3 55 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 55 "$display", "%d, MULTU\012", S<0,vec4,u64> {1 0 0};
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v000001df2385f600_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_24.18, 4;
    %vpi_func 3 56 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 56 "$display", "%d, MFHI\012", S<0,vec4,u64> {1 0 0};
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v000001df2385f600_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_24.20, 4;
    %vpi_func 3 57 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 57 "$display", "%d, MFLO\012", S<0,vec4,u64> {1 0 0};
T_24.20 ;
T_24.19 ;
T_24.17 ;
T_24.15 ;
T_24.13 ;
T_24.11 ;
T_24.9 ;
T_24.7 ;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001df23861720_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_24.22, 4;
    %vpi_func 3 59 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 59 "$display", "%d, LW\012", S<0,vec4,u64> {1 0 0};
    %jmp T_24.23;
T_24.22 ;
    %load/vec4 v000001df23861720_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_24.24, 4;
    %vpi_func 3 60 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 60 "$display", "%d, SW\012", S<0,vec4,u64> {1 0 0};
    %jmp T_24.25;
T_24.24 ;
    %load/vec4 v000001df23861720_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_24.26, 4;
    %vpi_func 3 61 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 61 "$display", "%d, BEQ\012", S<0,vec4,u64> {1 0 0};
    %jmp T_24.27;
T_24.26 ;
    %load/vec4 v000001df23861720_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_24.28, 4;
    %vpi_func 3 62 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 62 "$display", "%d, J\012", S<0,vec4,u64> {1 0 0};
    %jmp T_24.29;
T_24.28 ;
    %load/vec4 v000001df23861720_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_24.30, 4;
    %vpi_func 3 63 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 1, 0, 64;
    %vpi_call 3 63 "$display", "%d, ADDIU\012", S<0,vec4,u64> {1 0 0};
T_24.30 ;
T_24.29 ;
T_24.27 ;
T_24.25 ;
T_24.23 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 29;
    "N/A";
    "<interactive>";
    "reg32.v";
    "tb_SingleCycle.v";
    "mips_single.v";
    "ALU.v";
    "Shifter.v";
    "muxsll.v";
    "unitALU.v";
    "FA.v";
    "mux4.v";
    "alu_ctl.v";
    "mux2.v";
    "mux3.v";
    "add32.v";
    "IF_ID.v";
    "ID_EX.v";
    "EX_MEM.v";
    "MEM_WB.v";
    "control_single.v";
    "memory.v";
    "Forward_unit.v";
    "HiLo.v";
    "Multiplier2.v";
    "nop_detector.v";
    "regPC.v";
    "reg_file.v";
    "sign_extend.v";
    "br_equal.v";
