
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2985.37

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.51    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1000.00 v _310_/A (INVx1_ASAP7_75t_R)
    49   44.53  264.61  118.35 1118.35 ^ _310_/Y (INVx1_ASAP7_75t_R)
                                         _049_ (net)
                264.61    0.00 1118.35 ^ ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1118.35   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          6.23    6.23   library removal time
                                  6.23   data required time
-----------------------------------------------------------------------------
                                  6.23   data required time
                               -1118.35   data arrival time
-----------------------------------------------------------------------------
                               1112.13   slack (MET)


Startpoint: stage_vtype.internal_data[15]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vtype.internal_data[15]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_vtype.internal_data[15]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.51   12.01   34.42   34.42 ^ stage_vtype.internal_data[15]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _012_ (net)
                 12.01    0.00   34.42 ^ _317_/A (INVx1_ASAP7_75t_R)
     2    0.46    5.82    5.45   39.87 v _317_/Y (INVx1_ASAP7_75t_R)
                                         vtype_exe[6] (net)
                  5.82    0.00   39.87 v _227_/C (AND3x1_ASAP7_75t_R)
     1    0.51    5.52   12.45   52.31 v _227_/Y (AND3x1_ASAP7_75t_R)
                                         _152_ (net)
                  5.52    0.00   52.31 v _228_/B (AO21x1_ASAP7_75t_R)
     1    0.55    5.82   12.04   64.35 v _228_/Y (AO21x1_ASAP7_75t_R)
                                         _086_ (net)
                  5.82    0.00   64.35 v stage_vtype.internal_data[15]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 64.35   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_vtype.internal_data[15]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          9.32    9.32   library hold time
                                  9.32   data required time
-----------------------------------------------------------------------------
                                  9.32   data required time
                                -64.35   data arrival time
-----------------------------------------------------------------------------
                                 55.03   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.68    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1000.00 v _310_/A (INVx1_ASAP7_75t_R)
    49   56.94  337.89  150.76 1150.76 ^ _310_/Y (INVx1_ASAP7_75t_R)
                                         _049_ (net)
                337.89    0.00 1150.76 ^ ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1150.76   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -34.93 4965.07   library recovery time
                               4965.07   data required time
-----------------------------------------------------------------------------
                               4965.07   data required time
                               -1150.76   data arrival time
-----------------------------------------------------------------------------
                               3814.31   slack (MET)


Startpoint: vec_data_in_exe[0] (input port clocked by clk)
Endpoint: csr_wr_data_vl_exe[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     6    2.49    0.00    0.00 1000.00 v vec_data_in_exe[0] (in)
                                         vec_data_in_exe[0] (net)
                  0.00    0.00 1000.00 v _255_/A1 (AO22x1_ASAP7_75t_R)
     1    0.00    4.87   14.63 1014.63 v _255_/Y (AO22x1_ASAP7_75t_R)
                                         csr_wr_data_vl_exe[0] (net)
                  4.87    0.00 1014.63 v csr_wr_data_vl_exe[0] (out)
                               1014.63   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1014.63   data arrival time
-----------------------------------------------------------------------------
                               2985.37   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.68    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1000.00 v _310_/A (INVx1_ASAP7_75t_R)
    49   56.94  337.89  150.76 1150.76 ^ _310_/Y (INVx1_ASAP7_75t_R)
                                         _049_ (net)
                337.89    0.00 1150.76 ^ ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1150.76   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -34.93 4965.07   library recovery time
                               4965.07   data required time
-----------------------------------------------------------------------------
                               4965.07   data required time
                               -1150.76   data arrival time
-----------------------------------------------------------------------------
                               3814.31   slack (MET)


Startpoint: vec_data_in_exe[0] (input port clocked by clk)
Endpoint: csr_wr_data_vl_exe[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     6    2.49    0.00    0.00 1000.00 v vec_data_in_exe[0] (in)
                                         vec_data_in_exe[0] (net)
                  0.00    0.00 1000.00 v _255_/A1 (AO22x1_ASAP7_75t_R)
     1    0.00    4.87   14.63 1014.63 v _255_/Y (AO22x1_ASAP7_75t_R)
                                         csr_wr_data_vl_exe[0] (net)
                  4.87    0.00 1014.63 v csr_wr_data_vl_exe[0] (out)
                               1014.63   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1014.63   data arrival time
-----------------------------------------------------------------------------
                               2985.37   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.20e-05   5.07e-07   4.84e-09   1.25e-05  76.0%
Combinational          2.38e-06   1.56e-06   1.13e-08   3.96e-06  24.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.44e-05   2.07e-06   1.61e-08   1.65e-05 100.0%
                          87.3%      12.6%       0.1%
