# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pb_APP_log_comb.srcs/sources_1/new/Labo_adder4b.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/synchro_module_v2.vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/imu.vhd" \

# Do not sort compile order
nosort
