17FH	383	MSR_ERROR_CONTROL	Package	MC Bank Error Configuration (R/W)
		0		Reserved
		1		MemError Log Enable (R/W) When set, enables IMC status bank to log additional info in bits 36:32.
		63:2		Reserved
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0, R/W if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	Maximum Ratio Limit for 1C Maximum turbo ratio limit of 1 core active.
		15:8	Package	Maximum Ratio Limit for 2C Maximum turbo ratio limit of 2 cores active.
		23:16	Package	Maximum Ratio Limit for 3C Maximum turbo ratio limit of 3 cores active.
		31:24	Package	Maximum Ratio Limit for 4C Maximum turbo ratio limit of 4 cores active.
		39:32	Package	Maximum Ratio Limit for 5C Maximum turbo ratio limit of 5 cores active.
		47:40	Package	Maximum Ratio Limit for 6C Maximum turbo ratio limit of 6 cores active.
		55:48	Package	Maximum Ratio Limit for 7C Maximum turbo ratio limit of 7 cores active.
		63:56	Package	Maximum Ratio Limit for 8C Maximum turbo ratio limit of 8 cores active.
285H	645	IA32_MC5_CTL2	Package	See Table 2-2.
286H	646	IA32_MC6_CTL2	Package	See Table 2-2.
287H	647	IA32_MC7_CTL2	Package	See Table 2-2.
288H	648	IA32_MC8_CTL2	Package	See Table 2-2.
289H	649	IA32_MC9_CTL2	Package	See Table 2-2.
28AH	650	IA32_MC10_CTL2	Package	See Table 2-2.
28BH	651	IA32_MC11_CTL2	Package	See Table 2-2.
28CH	652	IA32_MC12_CTL2	Package	See Table 2-2.
28DH	653	IA32_MC13_CTL2	Package	See Table 2-2.
28EH	654	IA32_MC14_CTL2	Package	See Table 2-2.
28FH	655	IA32_MC15_CTL2	Package	See Table 2-2.
290H	656	IA32_MC16_CTL2	Package	See Table 2-2.
291H	657	IA32_MC17_CTL2	Package	See Table 2-2.
292H	658	IA32_MC18_CTL2	Package	See Table 2-2.
293H	659	IA32_MC19_CTL2	Package	See Table 2-2.
39CH	924	MSR_PEBS_NUM_ALT	Package	ENABLE_PEBS_NUM_ALT (R/W)
		0		ENABLE_PEBS_NUM_ALT (R/W) Write 1 to enable alternate PEBS counting logic for specific events requiring additional configuration, see https://perfmon-events.intel.com/.
		63:1		Reserved, must be zero.
414H	1044	IA32_MC5_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
415H	1045	IA32_MC5_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
416H	1046	IA32_MC5_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
417H	1047	IA32_MC5_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
418H	1048	IA32_MC6_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
419H	1049	IA32_MC6_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
41AH	1050	IA32_MC6_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
41BH	1051	IA32_MC6_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
41CH	1052	IA32_MC7_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
41DH	1053	IA32_MC7_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
41EH	1054	IA32_MC7_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
41FH	1055	IA32_MC7_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
420H	1056	IA32_MC8_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
421H	1057	IA32_MC8_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
422H	1058	IA32_MC8_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
423H	1059	IA32_MC8_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
424H	1060	IA32_MC9_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
425H	1061	IA32_MC9_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
426H	1062	IA32_MC9_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
427H	1063	IA32_MC9_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
428H	1064	IA32_MC10_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
429H	1065	IA32_MC10_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
42AH	1066	IA32_MC10_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
42BH	1067	IA32_MC10_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
42CH	1068	IA32_MC11_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
42DH	1069	IA32_MC11_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
42EH	1070	IA32_MC11_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
42FH	1071	IA32_MC11_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
430H	1072	IA32_MC12_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
431H	1073	IA32_MC12_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
432H	1074	IA32_MC12_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
433H	1075	IA32_MC12_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
434H	1076	IA32_MC13_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
435H	1077	IA32_MC13_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
436H	1078	IA32_MC13_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
437H	1079	IA32_MC13_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
438H	1080	IA32_MC14_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
439H	1081	IA32_MC14_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
43AH	1082	IA32_MC14_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
43BH	1083	IA32_MC14_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
43CH	1084	IA32_MC15_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
43DH	1085	IA32_MC15_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
43EH	1086	IA32_MC15_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
43FH	1087	IA32_MC15_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
440H	1088	IA32_MC16_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
441H	1089	IA32_MC16_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
442H	1090	IA32_MC16_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
443H	1091	IA32_MC16_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
444H	1092	IA32_MC17_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
445H	1093	IA32_MC17_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
446H	1094	IA32_MC17_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
447H	1095	IA32_MC17_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
448H	1096	IA32_MC18_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
449H	1097	IA32_MC18_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
44AH	1098	IA32_MC18_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
44BH	1099	IA32_MC18_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
44CH	1100	IA32_MC19_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
44DH	1101	IA32_MC19_STATUS	Package	See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and Chapter 17.
44EH	1102	IA32_MC19_ADDR	Package	See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
44FH	1103	IA32_MC19_MISC	Package	See Section 16.3.2.4, “IA32_MCi_MISC MSRs.”
613H	1555	MSR_PKG_PERF_STATUS	Package	Package RAPL Perf Status (R/O)
618H	1560	MSR_DRAM_POWER_LIMIT	Package	DRAM RAPL Power Limit Control (R/W) See Section 15.10.5, “DRAM RAPL Domain.”
619H	1561	MSR_DRAM_ENERGY_STATUS	Package	DRAM Energy Status (R/O) See Section 15.10.5, “DRAM RAPL Domain.”
61BH	1563	MSR_DRAM_PERF_STATUS	Package	DRAM Performance Throttling Status (R/O) See Section 15.10.5, “DRAM RAPL Domain.”
61CH	1564	MSR_DRAM_POWER_INFO	Package	DRAM RAPL Parameters (R/W) See Section 15.10.5, “DRAM RAPL Domain.”
639H	1593	MSR_PP0_ENERGY_STATUS	Package	PP0 Energy Status (R/O) See Section 15.10.4, “PP0/PP1 RAPL Domains.”