1 sort bitvec 1
2 input 1 reset
3 input 1 io_imem_mem_req_ready
4 input 1 io_imem_mem_resp_valid
5 sort bitvec 4
6 input 5 io_imem_mem_resp_bits_cmd
7 sort bitvec 64
8 input 7 io_imem_mem_resp_bits_rdata
9 input 1 io_imem_coh_req_valid
10 sort bitvec 32
11 input 10 io_imem_coh_req_bits_addr
12 sort bitvec 3
13 input 12 io_imem_coh_req_bits_size
14 input 5 io_imem_coh_req_bits_cmd
15 sort bitvec 8
16 input 15 io_imem_coh_req_bits_wmask
17 input 7 io_imem_coh_req_bits_wdata
18 input 1 io_imem_coh_resp_ready
19 input 1 io_dmem_mem_req_ready
20 input 1 io_dmem_mem_resp_valid
21 input 5 io_dmem_mem_resp_bits_cmd
22 input 7 io_dmem_mem_resp_bits_rdata
23 input 1 io_dmem_coh_req_valid
24 input 10 io_dmem_coh_req_bits_addr
25 input 12 io_dmem_coh_req_bits_size
26 input 5 io_dmem_coh_req_bits_cmd
27 input 15 io_dmem_coh_req_bits_wmask
28 input 7 io_dmem_coh_req_bits_wdata
29 input 1 io_dmem_coh_resp_ready
30 input 1 io_mmio_req_ready
31 input 1 io_mmio_resp_valid
32 input 5 io_mmio_resp_bits_cmd
33 input 7 io_mmio_resp_bits_rdata
34 input 1 io_frontend_req_valid
35 input 10 io_frontend_req_bits_addr
36 input 12 io_frontend_req_bits_size
37 input 5 io_frontend_req_bits_cmd
38 input 15 io_frontend_req_bits_wmask
39 input 7 io_frontend_req_bits_wdata
40 input 1 io_frontend_resp_ready
41 input 1 frontend_ifu_bp1_btb__GEN_8_invalid ; @[SRAMTemplate.scala 95:14]
42 sort bitvec 9
43 input 42 frontend_ifu_bp1_btb__GEN_10_invalid ; @[Hold.scala 28:{87,87}]
44 input 42 frontend_ifu_bp1_btb__GEN_12_invalid ; @[Hold.scala 28:{87,87}]
45 input 42 frontend_ifu_bp1_btb__GEN_5_invalid ; @[SRAMTemplate.scala 95:14]
46 sort bitvec 73
47 input 46 frontend_ifu_bp1_btb_array_0_rdata_MPORT_rand_data ; @[SRAMTemplate.scala 76:26]
48 input 46 frontend_ifu_bp1_btb__GEN_9_invalid ; @[SRAMTemplate.scala 95:14]
49 input 42 frontend_ifu_bp1__GEN_5_invalid ; @[BPU.scala 395:16]
50 input 1 frontend_ifu_bp1__GEN_8_invalid ; @[BPU.scala 395:16]
51 sort bitvec 2
52 input 51 frontend_ifu_bp1__GEN_9_invalid ; @[BPU.scala 395:16]
53 input 42 frontend_ifu_bp1__GEN_10_invalid ; @[BPU.scala 391:66]
54 input 1 frontend_ifu_bp1__GEN_13_invalid ; @[BPU.scala 391:66]
55 input 51 frontend_ifu_bp1__GEN_14_invalid ; @[BPU.scala 391:66]
56 input 5 frontend_ifu_bp1__GEN_16_invalid ; @[BPU.scala 403:45]
57 input 1 frontend_ifu_bp1__GEN_19_invalid ; @[BPU.scala 403:45]
58 sort bitvec 39
59 input 58 frontend_ifu_bp1__GEN_20_invalid ; @[BPU.scala 403:45]
60 input 5 frontend_ifu_bp1__GEN_22_invalid ; @[BPU.scala 402:20]
61 input 1 frontend_ifu_bp1__GEN_25_invalid ; @[BPU.scala 402:20]
62 input 58 frontend_ifu_bp1__GEN_26_invalid ; @[BPU.scala 402:20]
63 input 58 frontend_ibf__GEN_60_invalid ; @[NaiveIBF.scala 97:18]
64 input 1 frontend_ibf__GEN_58_invalid ; @[NaiveIBF.scala 97:18]
65 input 1 frontend_ibf__GEN_59_invalid ; @[NaiveIBF.scala 97:18]
66 input 58 frontend_ibf__GEN_61_invalid ; @[NaiveIBF.scala 97:18]
67 input 51 frontend_ibf_io_in_q__GEN_0_invalid ; @[FlushableQueue.scala 34:17 35:8]
68 input 1 frontend_ibf_io_in_q__GEN_3_invalid ; @[FlushableQueue.scala 34:17 35:24]
69 input 5 frontend_ibf_io_in_q__GEN_8_invalid ; @[FlushableQueue.scala 34:17 35:24]
70 input 1 frontend_ibf_io_in_q__GEN_33_invalid ; @[FlushableQueue.scala 34:17 35:24]
71 input 58 frontend_ibf_io_in_q__GEN_40_invalid ; @[FlushableQueue.scala 34:17 35:24]
72 input 58 frontend_ibf_io_in_q__GEN_41_invalid ; @[FlushableQueue.scala 34:17 35:24]
73 input 7 frontend_ibf_io_in_q__GEN_42_invalid ; @[FlushableQueue.scala 34:17 35:24]
74 input 7 frontend_idu_io_in_1_bits_instr_invalid
75 input 58 frontend_idu_io_in_1_bits_pc_invalid
76 input 58 frontend_idu_io_in_1_bits_pnpc_invalid
77 input 1 frontend_idu_io_in_1_bits_exceptionVec_12_invalid
78 input 5 frontend_idu_io_in_1_bits_brIdx_invalid
79 input 1 frontend_idu_io_in_1_bits_crossPageIPFFix_invalid
80 input 7 backend_isu__GEN_0_invalid ; @[RF.scala 31:{36,36}]
81 input 7 backend_isu__GEN_32_invalid ; @[RF.scala 31:{36,36}]
82 input 1 backend_exu_lsu_lsExecUnit_io__isMMIO_invalid
83 input 1 backend_exu_lsu__GEN_10_invalid ; @[UnpipelinedLSU.scala 128:20 244:36]
84 input 7 backend_exu_lsu__GEN_11_invalid ; @[UnpipelinedLSU.scala 128:20 245:36]
85 input 5 backend_exu_lsu__GEN_12_invalid ; @[UnpipelinedLSU.scala 128:20 247:36]
86 input 7 backend_exu_lsu__GEN_13_invalid ; @[UnpipelinedLSU.scala 128:20 248:36]
87 input 7 backend_exu_lsu__GEN_21_invalid ; @[UnpipelinedLSU.scala 128:20]
88 input 7 backend_exu_lsu__GEN_35_invalid ; @[UnpipelinedLSU.scala 128:20]
89 input 5 backend_exu_lsu__GEN_36_invalid ; @[UnpipelinedLSU.scala 128:20]
90 input 7 backend_exu_lsu__GEN_37_invalid ; @[UnpipelinedLSU.scala 128:20]
91 input 7 backend_exu_lsu__GEN_46_invalid ; @[UnpipelinedLSU.scala 128:20]
92 input 7 backend_exu_lsu__GEN_54_invalid ; @[UnpipelinedLSU.scala 128:20]
93 input 58 backend_exu_csr__GEN_43_invalid ; @[CSR.scala 660:26 670:15]
94 input 1 backend_exu_csr_io_imemMMU_status_mxr_invalid
95 input 7 backend_wbu_checker_specCore__GEN_0_invalid ; @[RiscvCore.scala 108:{64,64}]
96 input 7 backend_wbu_checker__GEN_0_invalid ; @[Checker.scala 84:{25,25}]
97 input 7 backend_wbu__GEN_0_invalid ; @[WBU.scala 38:{16,16}]
98 input 1 mmioXbar_inputArb__GEN_0_invalid ; @[Arbiter.scala 54:{16,16}]
99 input 7 mmioXbar_inputArb__GEN_2_invalid ; @[Arbiter.scala 55:{15,15}]
100 input 15 mmioXbar_inputArb__GEN_4_invalid ; @[Arbiter.scala 55:{15,15}]
101 input 5 mmioXbar_inputArb__GEN_6_invalid ; @[Arbiter.scala 55:{15,15}]
102 input 12 mmioXbar_inputArb__GEN_8_invalid ; @[Arbiter.scala 55:{15,15}]
103 input 10 mmioXbar_inputArb__GEN_10_invalid ; @[Arbiter.scala 55:{15,15}]
104 input 1 mmioXbar__GEN_2_invalid ; @[Crossbar.scala 116:{13,13}]
105 input 1 dmemXbar_inputArb__GEN_0_invalid ; @[Arbiter.scala 54:{16,16}]
106 input 7 dmemXbar_inputArb__GEN_4_invalid ; @[Arbiter.scala 55:{15,15}]
107 input 15 dmemXbar_inputArb__GEN_8_invalid ; @[Arbiter.scala 55:{15,15}]
108 input 5 dmemXbar_inputArb__GEN_12_invalid ; @[Arbiter.scala 55:{15,15}]
109 input 12 dmemXbar_inputArb__GEN_16_invalid ; @[Arbiter.scala 55:{15,15}]
110 input 10 dmemXbar_inputArb__GEN_20_invalid ; @[Arbiter.scala 55:{15,15}]
111 input 1 dmemXbar__GEN_4_invalid ; @[Crossbar.scala 116:{13,13}]
112 sort bitvec 121
113 input 112 itlb_mdTLB__GEN_2_invalid
114 input 112 itlb_mdTLB__GEN_4_invalid
115 input 112 itlb_mdTLB__GEN_6_invalid
116 input 112 itlb_mdTLB__GEN_8_invalid
117 input 1 itlb_mdTLB__GEN_10_invalid ; @[EmbeddedTLB.scala 70:14]
118 input 1 itlb_mdTLB__GEN_13_invalid ; @[EmbeddedTLB.scala 70:14]
119 input 1 itlb_mdTLB__GEN_14_invalid ; @[EmbeddedTLB.scala 70:14]
120 input 1 itlb_mdTLB__GEN_15_invalid ; @[EmbeddedTLB.scala 70:14]
121 input 1 itlb_mdTLB__GEN_16_invalid ; @[EmbeddedTLB.scala 70:14]
122 input 112 itlb_mdTLB__GEN_17_invalid ; @[EmbeddedTLB.scala 70:14]
123 input 112 itlb_mdTLB__GEN_18_invalid ; @[EmbeddedTLB.scala 70:14]
124 input 112 itlb_mdTLB__GEN_19_invalid ; @[EmbeddedTLB.scala 70:14]
125 input 112 itlb_mdTLB__GEN_20_invalid ; @[EmbeddedTLB.scala 70:14]
126 input 1 io_imem_cache_io_out_coh_req_ready_invalid
127 input 1 io_imem_cache_io_out_coh_resp_valid_invalid
128 input 5 io_imem_cache_io_out_coh_resp_bits_cmd_invalid
129 input 7 io_imem_cache_io_out_coh_resp_bits_rdata_invalid
130 input 112 dtlb_mdTLB__GEN_3_invalid
131 input 112 dtlb_mdTLB__GEN_5_invalid
132 input 112 dtlb_mdTLB__GEN_7_invalid
133 input 112 dtlb_mdTLB__GEN_9_invalid
134 input 5 dtlb_mdTLB__GEN_11_invalid ; @[EmbeddedTLB.scala 70:14]
135 input 1 dtlb_mdTLB__GEN_14_invalid ; @[EmbeddedTLB.scala 70:14]
136 input 1 dtlb_mdTLB__GEN_15_invalid ; @[EmbeddedTLB.scala 70:14]
137 input 1 dtlb_mdTLB__GEN_16_invalid ; @[EmbeddedTLB.scala 70:14]
138 input 1 dtlb_mdTLB__GEN_17_invalid ; @[EmbeddedTLB.scala 70:14]
139 input 112 dtlb_mdTLB__GEN_18_invalid ; @[EmbeddedTLB.scala 70:14]
140 input 112 dtlb_mdTLB__GEN_19_invalid ; @[EmbeddedTLB.scala 70:14]
141 input 112 dtlb_mdTLB__GEN_20_invalid ; @[EmbeddedTLB.scala 70:14]
142 input 112 dtlb_mdTLB__GEN_21_invalid ; @[EmbeddedTLB.scala 70:14]
143 input 1 io_dmem_cache_io_out_coh_req_ready_invalid
144 input 1 io_dmem_cache_io_out_coh_resp_valid_invalid
145 input 5 io_dmem_cache_io_out_coh_resp_bits_cmd_invalid
146 input 7 io_dmem_cache_io_out_coh_resp_bits_rdata_invalid
147 input 7 _GEN_1101_invalid ; @[PipelineVector.scala 55:{15,15}]
148 sort bitvec 5
149 input 148 _GEN_1133_invalid ; @[PipelineVector.scala 55:{15,15}]
150 input 1 _GEN_1137_invalid ; @[PipelineVector.scala 55:{15,15}]
151 input 148 _GEN_1141_invalid ; @[PipelineVector.scala 55:{15,15}]
152 input 148 _GEN_1145_invalid ; @[PipelineVector.scala 55:{15,15}]
153 sort bitvec 7
154 input 153 _GEN_1149_invalid ; @[PipelineVector.scala 55:{15,15}]
155 input 12 _GEN_1153_invalid ; @[PipelineVector.scala 55:{15,15}]
156 input 1 _GEN_1157_invalid ; @[PipelineVector.scala 55:{15,15}]
157 input 1 _GEN_1161_invalid ; @[PipelineVector.scala 55:{15,15}]
158 input 1 _GEN_1173_invalid ; @[PipelineVector.scala 55:{15,15}]
159 input 5 _GEN_1181_invalid ; @[PipelineVector.scala 55:{15,15}]
160 input 1 _GEN_1185_invalid ; @[PipelineVector.scala 55:{15,15}]
161 input 1 _GEN_1189_invalid ; @[PipelineVector.scala 55:{15,15}]
162 input 1 _GEN_1193_invalid ; @[PipelineVector.scala 55:{15,15}]
163 input 1 _GEN_1197_invalid ; @[PipelineVector.scala 55:{15,15}]
164 input 1 _GEN_1201_invalid ; @[PipelineVector.scala 55:{15,15}]
165 input 1 _GEN_1205_invalid ; @[PipelineVector.scala 55:{15,15}]
166 input 1 _GEN_1209_invalid ; @[PipelineVector.scala 55:{15,15}]
167 input 1 _GEN_1213_invalid ; @[PipelineVector.scala 55:{15,15}]
168 input 1 _GEN_1217_invalid ; @[PipelineVector.scala 55:{15,15}]
169 input 1 _GEN_1221_invalid ; @[PipelineVector.scala 55:{15,15}]
170 input 1 _GEN_1225_invalid ; @[PipelineVector.scala 55:{15,15}]
171 input 1 _GEN_1229_invalid ; @[PipelineVector.scala 55:{15,15}]
172 input 1 _GEN_1233_invalid ; @[PipelineVector.scala 55:{15,15}]
173 input 1 _GEN_1237_invalid ; @[PipelineVector.scala 55:{15,15}]
174 input 1 _GEN_1241_invalid ; @[PipelineVector.scala 55:{15,15}]
175 input 1 _GEN_1245_invalid ; @[PipelineVector.scala 55:{15,15}]
176 input 1 _GEN_1253_invalid ; @[PipelineVector.scala 55:{15,15}]
177 input 1 _GEN_1261_invalid ; @[PipelineVector.scala 55:{15,15}]
178 input 1 _GEN_1265_invalid ; @[PipelineVector.scala 55:{15,15}]
179 input 1 _GEN_1269_invalid ; @[PipelineVector.scala 55:{15,15}]
180 input 1 _GEN_1273_invalid ; @[PipelineVector.scala 55:{15,15}]
181 input 1 _GEN_1277_invalid ; @[PipelineVector.scala 55:{15,15}]
182 input 1 _GEN_1281_invalid ; @[PipelineVector.scala 55:{15,15}]
183 input 1 _GEN_1285_invalid ; @[PipelineVector.scala 55:{15,15}]
184 input 1 _GEN_1289_invalid ; @[PipelineVector.scala 55:{15,15}]
185 input 1 _GEN_1293_invalid ; @[PipelineVector.scala 55:{15,15}]
186 input 58 _GEN_1309_invalid ; @[PipelineVector.scala 55:{15,15}]
187 input 58 _GEN_1313_invalid ; @[PipelineVector.scala 55:{15,15}]
188 input 7 _GEN_1317_invalid ; @[PipelineVector.scala 55:{15,15}]
189 sort array 42 46
190 state 189 frontend_ifu_bp1_btb_array_0 ; @[SRAMTemplate.scala 76:26]
191 state 1 frontend_ifu_bp1_btb_array_0_rdata_MPORT_en_pipe_0
192 state 42 frontend_ifu_bp1_btb_array_0_rdata_MPORT_addr_pipe_0
193 state 1 frontend_ifu_bp1_btb_resetState ; @[SRAMTemplate.scala 80:30]
194 state 42 frontend_ifu_bp1_btb_resetSet ; @[Counter.scala 60:40]
195 state 1 frontend_ifu_bp1_btb_array_0_rdata_MPORT_do_rand_r1 ; @[SRAMTemplate.scala 76:26]
196 state 1 frontend_ifu_bp1_btb_rdata_REG ; @[Hold.scala 28:106]
197 state 46 frontend_ifu_bp1_btb_rdata_r_0 ; @[Reg.scala 27:20]
198 sort array 42 51
199 state 198 frontend_ifu_bp1_pht ; @[BPU.scala 336:16]
200 sort array 5 58
201 state 200 frontend_ifu_bp1_ras ; @[BPU.scala 342:16]
202 state 1 frontend_ifu_bp1_flush ; @[StopWatch.scala 24:20]
203 state 7 frontend_ifu_bp1_c ; @[GTimer.scala 24:20]
204 state 58 frontend_ifu_bp1_pcLatch ; @[Reg.scala 15:16]
205 state 1 frontend_ifu_bp1_btbHit_REG ; @[BPU.scala 320:93]
206 state 7 frontend_ifu_bp1_c_1 ; @[GTimer.scala 24:20]
207 state 7 frontend_ifu_bp1_c_2 ; @[GTimer.scala 24:20]
208 state 7 frontend_ifu_bp1_c_3 ; @[GTimer.scala 24:20]
209 state 1 frontend_ifu_bp1_phtTaken ; @[Reg.scala 15:16]
210 state 5 frontend_ifu_bp1_value ; @[Counter.scala 60:40]
211 state 58 frontend_ifu_bp1_rasTarget ; @[Reg.scala 15:16]
212 state 7 frontend_ifu_bp1_c_4 ; @[GTimer.scala 24:20]
213 state 51 frontend_ifu_bp1_cnt ; @[BPU.scala 389:20]
214 state 1 frontend_ifu_bp1_reqLatch_valid ; @[BPU.scala 390:25]
215 state 58 frontend_ifu_bp1_reqLatch_pc ; @[BPU.scala 390:25]
216 state 1 frontend_ifu_bp1_reqLatch_actualTaken ; @[BPU.scala 390:25]
217 state 153 frontend_ifu_bp1_reqLatch_fuOpType ; @[BPU.scala 390:25]
218 state 58 frontend_ifu_pc ; @[IFU.scala 322:19]
219 state 1 frontend_ifu_crosslineJumpLatch ; @[IFU.scala 329:35]
220 state 58 frontend_ifu_crosslineJumpTarget ; @[Reg.scala 15:16]
221 state 7 frontend_ifu_c ; @[GTimer.scala 24:20]
222 state 7 frontend_ifu_c_1 ; @[GTimer.scala 24:20]
223 state 7 frontend_ifu_c_2 ; @[GTimer.scala 24:20]
224 state 1 frontend_ifu_r ; @[StopWatch.scala 24:20]
225 state 51 frontend_ibf_state ; @[NaiveIBF.scala 39:22]
226 sort bitvec 16
227 state 226 frontend_ibf_specialInstR ; @[NaiveIBF.scala 66:25]
228 state 12 frontend_ibf_pcOffsetR ; @[NaiveIBF.scala 40:26]
229 state 7 frontend_ibf_c ; @[GTimer.scala 24:20]
230 state 58 frontend_ibf_specialPCR ; @[NaiveIBF.scala 64:23]
231 state 58 frontend_ibf_specialNPCR ; @[NaiveIBF.scala 65:24]
232 state 1 frontend_ibf_specialIPFR ; @[NaiveIBF.scala 67:28]
233 state 7 frontend_idu_decoder1_c ; @[GTimer.scala 24:20]
234 state 7 frontend_idu_decoder2_c ; @[GTimer.scala 24:20]
235 sort array 51 7
236 state 235 frontend_ibf_io_in_q_ram_instr ; @[FlushableQueue.scala 23:24]
237 sort array 51 58
238 state 237 frontend_ibf_io_in_q_ram_pc ; @[FlushableQueue.scala 23:24]
239 state 237 frontend_ibf_io_in_q_ram_pnpc ; @[FlushableQueue.scala 23:24]
240 sort array 51 1
241 state 240 frontend_ibf_io_in_q_ram_exceptionVec_12 ; @[FlushableQueue.scala 23:24]
242 sort array 51 5
243 state 242 frontend_ibf_io_in_q_ram_brIdx ; @[FlushableQueue.scala 23:24]
244 state 51 frontend_ibf_io_in_q_value ; @[Counter.scala 60:40]
245 state 51 frontend_ibf_io_in_q_value_1 ; @[Counter.scala 60:40]
246 state 1 frontend_ibf_io_in_q_maybe_full ; @[FlushableQueue.scala 26:35]
247 state 1 frontend_valid ; @[Pipeline.scala 24:24]
248 state 7 frontend_idu_io_in_0_bits_r_instr ; @[Reg.scala 15:16]
249 state 58 frontend_idu_io_in_0_bits_r_pc ; @[Reg.scala 15:16]
250 state 58 frontend_idu_io_in_0_bits_r_pnpc ; @[Reg.scala 15:16]
251 state 1 frontend_idu_io_in_0_bits_r_exceptionVec_12 ; @[Reg.scala 15:16]
252 state 5 frontend_idu_io_in_0_bits_r_brIdx ; @[Reg.scala 15:16]
253 state 1 frontend_idu_io_in_0_bits_r_crossPageIPFFix ; @[Reg.scala 15:16]
254 state 7 frontend_c ; @[GTimer.scala 24:20]
255 state 7 frontend_c_1 ; @[GTimer.scala 24:20]
256 state 7 frontend_c_2 ; @[GTimer.scala 24:20]
257 state 7 frontend_c_3 ; @[GTimer.scala 24:20]
258 state 10 backend_isu_busy ; @[RF.scala 36:21]
259 state 7 backend_isu_rf_0 ; @[RF.scala 30:19]
260 state 7 backend_isu_rf_1 ; @[RF.scala 30:19]
261 state 7 backend_isu_rf_2 ; @[RF.scala 30:19]
262 state 7 backend_isu_rf_3 ; @[RF.scala 30:19]
263 state 7 backend_isu_rf_4 ; @[RF.scala 30:19]
264 state 7 backend_isu_rf_5 ; @[RF.scala 30:19]
265 state 7 backend_isu_rf_6 ; @[RF.scala 30:19]
266 state 7 backend_isu_rf_7 ; @[RF.scala 30:19]
267 state 7 backend_isu_rf_8 ; @[RF.scala 30:19]
268 state 7 backend_isu_rf_9 ; @[RF.scala 30:19]
269 state 7 backend_isu_rf_10 ; @[RF.scala 30:19]
270 state 7 backend_isu_rf_11 ; @[RF.scala 30:19]
271 state 7 backend_isu_rf_12 ; @[RF.scala 30:19]
272 state 7 backend_isu_rf_13 ; @[RF.scala 30:19]
273 state 7 backend_isu_rf_14 ; @[RF.scala 30:19]
274 state 7 backend_isu_rf_15 ; @[RF.scala 30:19]
275 state 7 backend_isu_rf_16 ; @[RF.scala 30:19]
276 state 7 backend_isu_rf_17 ; @[RF.scala 30:19]
277 state 7 backend_isu_rf_18 ; @[RF.scala 30:19]
278 state 7 backend_isu_rf_19 ; @[RF.scala 30:19]
279 state 7 backend_isu_rf_20 ; @[RF.scala 30:19]
280 state 7 backend_isu_rf_21 ; @[RF.scala 30:19]
281 state 7 backend_isu_rf_22 ; @[RF.scala 30:19]
282 state 7 backend_isu_rf_23 ; @[RF.scala 30:19]
283 state 7 backend_isu_rf_24 ; @[RF.scala 30:19]
284 state 7 backend_isu_rf_25 ; @[RF.scala 30:19]
285 state 7 backend_isu_rf_26 ; @[RF.scala 30:19]
286 state 7 backend_isu_rf_27 ; @[RF.scala 30:19]
287 state 7 backend_isu_rf_28 ; @[RF.scala 30:19]
288 state 7 backend_isu_rf_29 ; @[RF.scala 30:19]
289 state 7 backend_isu_rf_30 ; @[RF.scala 30:19]
290 state 7 backend_isu_rf_31 ; @[RF.scala 30:19]
291 state 7 backend_isu_c ; @[GTimer.scala 24:20]
292 state 7 backend_exu_alu_c ; @[GTimer.scala 24:20]
293 state 7 backend_exu_alu_c_1 ; @[GTimer.scala 24:20]
294 state 7 backend_exu_alu_c_2 ; @[GTimer.scala 24:20]
295 state 7 backend_exu_alu_c_3 ; @[GTimer.scala 24:20]
296 state 7 backend_exu_alu_c_4 ; @[GTimer.scala 24:20]
297 state 7 backend_exu_alu_c_5 ; @[GTimer.scala 24:20]
298 state 1 backend_exu_alu_REG_valid ; @[ALU.scala 159:34]
299 state 58 backend_exu_alu_REG_pc ; @[ALU.scala 159:34]
300 state 1 backend_exu_alu_REG_isMissPredict ; @[ALU.scala 159:34]
301 state 58 backend_exu_alu_REG_actualTarget ; @[ALU.scala 159:34]
302 state 1 backend_exu_alu_REG_actualTaken ; @[ALU.scala 159:34]
303 state 153 backend_exu_alu_REG_fuOpType ; @[ALU.scala 159:34]
304 state 51 backend_exu_alu_REG_btbType ; @[ALU.scala 159:34]
305 state 1 backend_exu_alu_REG_isRVC ; @[ALU.scala 159:34]
306 state 7 backend_exu_lsu_lsExecUnit_addrLatch ; @[UnpipelinedLSU.scala 333:26]
307 state 51 backend_exu_lsu_lsExecUnit_state ; @[UnpipelinedLSU.scala 338:22]
308 state 7 backend_exu_lsu_lsExecUnit_c ; @[GTimer.scala 24:20]
309 state 7 backend_exu_lsu_lsExecUnit_c_1 ; @[GTimer.scala 24:20]
310 state 7 backend_exu_lsu_lsExecUnit_c_2 ; @[GTimer.scala 24:20]
311 state 7 backend_exu_lsu_lsExecUnit_c_3 ; @[GTimer.scala 24:20]
312 state 7 backend_exu_lsu_lsExecUnit_rdataLatch ; @[UnpipelinedLSU.scala 388:27]
313 state 7 backend_exu_lsu_lsExecUnit_c_4 ; @[GTimer.scala 24:20]
314 state 1 backend_exu_lsu_lsExecUnit_r ; @[StopWatch.scala 24:20]
315 state 1 backend_exu_lsu_lsExecUnit_r_1 ; @[StopWatch.scala 24:20]
316 state 12 backend_exu_lsu_state ; @[UnpipelinedLSU.scala 95:24]
317 state 7 backend_exu_lsu_atomMemReg ; @[UnpipelinedLSU.scala 96:25]
318 state 7 backend_exu_lsu_atomRegReg ; @[UnpipelinedLSU.scala 97:25]
319 state 7 backend_exu_lsu_c ; @[GTimer.scala 24:20]
320 state 7 backend_exu_lsu_c_1 ; @[GTimer.scala 24:20]
321 state 7 backend_exu_lsu_c_2 ; @[GTimer.scala 24:20]
322 state 7 backend_exu_lsu_c_3 ; @[GTimer.scala 24:20]
323 state 7 backend_exu_lsu_c_4 ; @[GTimer.scala 24:20]
324 state 7 backend_exu_lsu_c_5 ; @[GTimer.scala 24:20]
325 state 1 backend_exu_lsu_mmioReg ; @[UnpipelinedLSU.scala 280:26]
326 sort bitvec 65
327 state 326 backend_exu_mdu_mul_mulRes_REG ; @[MDU.scala 56:43]
328 state 326 backend_exu_mdu_mul_mulRes_REG_1 ; @[MDU.scala 56:43]
329 sort bitvec 130
330 state 329 backend_exu_mdu_mul_io_out_bits_REG ; @[MDU.scala 57:60]
331 state 329 backend_exu_mdu_mul_io_out_bits_REG_1 ; @[MDU.scala 57:52]
332 state 329 backend_exu_mdu_mul_io_out_bits_REG_2 ; @[MDU.scala 57:44]
333 state 1 backend_exu_mdu_mul_io_out_valid_REG ; @[MDU.scala 56:43]
334 state 1 backend_exu_mdu_mul_io_out_valid_REG_1 ; @[MDU.scala 57:60]
335 state 1 backend_exu_mdu_mul_io_out_valid_REG_2 ; @[MDU.scala 57:52]
336 state 1 backend_exu_mdu_mul_io_out_valid_REG_3 ; @[MDU.scala 57:44]
337 state 1 backend_exu_mdu_mul_busy ; @[MDU.scala 62:21]
338 state 12 backend_exu_mdu_div_state ; @[MDU.scala 77:22]
339 sort bitvec 129
340 state 339 backend_exu_mdu_div_shiftReg ; @[MDU.scala 83:21]
341 state 1 backend_exu_mdu_div_aSignReg ; @[Reg.scala 15:16]
342 state 1 backend_exu_mdu_div_qSignReg ; @[Reg.scala 15:16]
343 state 7 backend_exu_mdu_div_bReg ; @[Reg.scala 15:16]
344 state 326 backend_exu_mdu_div_aValx2Reg ; @[Reg.scala 15:16]
345 sort bitvec 6
346 state 345 backend_exu_mdu_div_value ; @[Counter.scala 60:40]
347 state 1 backend_exu_mdu_isDivReg_REG ; @[MDU.scala 181:48]
348 state 7 backend_exu_mdu_c ; @[GTimer.scala 24:20]
349 state 7 backend_exu_csr_mtvec ; @[CSR.scala 252:22]
350 state 7 backend_exu_csr_mcounteren ; @[CSR.scala 253:27]
351 state 7 backend_exu_csr_mcause ; @[CSR.scala 254:23]
352 state 7 backend_exu_csr_mtval ; @[CSR.scala 255:22]
353 state 7 backend_exu_csr_mepc ; @[CSR.scala 256:17]
354 state 7 backend_exu_csr_mie ; @[CSR.scala 258:20]
355 state 7 backend_exu_csr_mipReg ; @[CSR.scala 260:24]
356 state 7 backend_exu_csr_misa ; @[CSR.scala 270:21]
357 state 7 backend_exu_csr_mstatus ; @[CSR.scala 278:24]
358 state 7 backend_exu_csr_medeleg ; @[CSR.scala 306:24]
359 state 7 backend_exu_csr_mideleg ; @[CSR.scala 307:24]
360 state 7 backend_exu_csr_mscratch ; @[CSR.scala 308:25]
361 state 7 backend_exu_csr_pmpcfg0 ; @[CSR.scala 310:24]
362 state 7 backend_exu_csr_pmpcfg1 ; @[CSR.scala 311:24]
363 state 7 backend_exu_csr_pmpcfg2 ; @[CSR.scala 312:24]
364 state 7 backend_exu_csr_pmpcfg3 ; @[CSR.scala 313:24]
365 state 7 backend_exu_csr_pmpaddr0 ; @[CSR.scala 314:25]
366 state 7 backend_exu_csr_pmpaddr1 ; @[CSR.scala 315:25]
367 state 7 backend_exu_csr_pmpaddr2 ; @[CSR.scala 316:25]
368 state 7 backend_exu_csr_pmpaddr3 ; @[CSR.scala 317:25]
369 state 7 backend_exu_csr_stvec ; @[CSR.scala 331:22]
370 state 7 backend_exu_csr_satp ; @[CSR.scala 336:21]
371 state 7 backend_exu_csr_sepc ; @[CSR.scala 337:21]
372 state 7 backend_exu_csr_scause ; @[CSR.scala 338:23]
373 state 7 backend_exu_csr_stval ; @[CSR.scala 339:18]
374 state 7 backend_exu_csr_sscratch ; @[CSR.scala 340:25]
375 state 7 backend_exu_csr_scounteren ; @[CSR.scala 341:27]
376 state 1 backend_exu_csr_lr ; @[CSR.scala 354:19]
377 state 7 backend_exu_csr_lrAddr ; @[CSR.scala 355:23]
378 state 51 backend_exu_csr_priviledgeMode ; @[CSR.scala 368:31]
379 state 7 backend_exu_csr_perfCnts_0 ; @[CSR.scala 373:47]
380 state 7 backend_exu_csr_perfCnts_1 ; @[CSR.scala 373:47]
381 state 7 backend_exu_csr_perfCnts_2 ; @[CSR.scala 373:47]
382 state 7 backend_exu_csr_c ; @[GTimer.scala 24:20]
383 state 7 backend_exu_csr_c_1 ; @[GTimer.scala 24:20]
384 state 7 backend_exu_csr_c_2 ; @[GTimer.scala 24:20]
385 state 7 backend_exu_csr_c_3 ; @[GTimer.scala 24:20]
386 state 7 backend_exu_csr_c_4 ; @[GTimer.scala 24:20]
387 state 7 backend_exu_csr_c_5 ; @[GTimer.scala 24:20]
388 state 7 backend_exu_csr_c_6 ; @[GTimer.scala 24:20]
389 state 7 backend_exu_csr_c_7 ; @[GTimer.scala 24:20]
390 state 7 backend_exu_csr_c_8 ; @[GTimer.scala 24:20]
391 state 7 backend_exu_csr_c_9 ; @[GTimer.scala 24:20]
392 state 7 backend_exu_csr_c_10 ; @[GTimer.scala 24:20]
393 state 7 backend_exu_csr_c_11 ; @[GTimer.scala 24:20]
394 state 7 backend_exu_csr_c_12 ; @[GTimer.scala 24:20]
395 state 7 backend_exu_mou_c ; @[GTimer.scala 24:20]
396 state 7 backend_exu_mou_c_1 ; @[GTimer.scala 24:20]
397 state 7 backend_exu_c ; @[GTimer.scala 24:20]
398 state 7 backend_exu_c_1 ; @[GTimer.scala 24:20]
399 state 7 backend_wbu_checker_specCore_now_reg_1 ; @[RiscvCore.scala 88:21]
400 state 7 backend_wbu_checker_specCore_now_reg_2 ; @[RiscvCore.scala 88:21]
401 state 7 backend_wbu_checker_specCore_now_reg_3 ; @[RiscvCore.scala 88:21]
402 state 7 backend_wbu_checker_specCore_now_reg_4 ; @[RiscvCore.scala 88:21]
403 state 7 backend_wbu_checker_specCore_now_reg_5 ; @[RiscvCore.scala 88:21]
404 state 7 backend_wbu_checker_specCore_now_reg_6 ; @[RiscvCore.scala 88:21]
405 state 7 backend_wbu_checker_specCore_now_reg_7 ; @[RiscvCore.scala 88:21]
406 state 7 backend_wbu_checker_specCore_now_reg_8 ; @[RiscvCore.scala 88:21]
407 state 7 backend_wbu_checker_specCore_now_reg_9 ; @[RiscvCore.scala 88:21]
408 state 7 backend_wbu_checker_specCore_now_reg_10 ; @[RiscvCore.scala 88:21]
409 state 7 backend_wbu_checker_specCore_now_reg_11 ; @[RiscvCore.scala 88:21]
410 state 7 backend_wbu_checker_specCore_now_reg_12 ; @[RiscvCore.scala 88:21]
411 state 7 backend_wbu_checker_specCore_now_reg_13 ; @[RiscvCore.scala 88:21]
412 state 7 backend_wbu_checker_specCore_now_reg_14 ; @[RiscvCore.scala 88:21]
413 state 7 backend_wbu_checker_specCore_now_reg_15 ; @[RiscvCore.scala 88:21]
414 state 7 backend_wbu_checker_specCore_now_reg_16 ; @[RiscvCore.scala 88:21]
415 state 7 backend_wbu_checker_specCore_now_reg_17 ; @[RiscvCore.scala 88:21]
416 state 7 backend_wbu_checker_specCore_now_reg_18 ; @[RiscvCore.scala 88:21]
417 state 7 backend_wbu_checker_specCore_now_reg_19 ; @[RiscvCore.scala 88:21]
418 state 7 backend_wbu_checker_specCore_now_reg_20 ; @[RiscvCore.scala 88:21]
419 state 7 backend_wbu_checker_specCore_now_reg_21 ; @[RiscvCore.scala 88:21]
420 state 7 backend_wbu_checker_specCore_now_reg_22 ; @[RiscvCore.scala 88:21]
421 state 7 backend_wbu_checker_specCore_now_reg_23 ; @[RiscvCore.scala 88:21]
422 state 7 backend_wbu_checker_specCore_now_reg_24 ; @[RiscvCore.scala 88:21]
423 state 7 backend_wbu_checker_specCore_now_reg_25 ; @[RiscvCore.scala 88:21]
424 state 7 backend_wbu_checker_specCore_now_reg_26 ; @[RiscvCore.scala 88:21]
425 state 7 backend_wbu_checker_specCore_now_reg_27 ; @[RiscvCore.scala 88:21]
426 state 7 backend_wbu_checker_specCore_now_reg_28 ; @[RiscvCore.scala 88:21]
427 state 7 backend_wbu_checker_specCore_now_reg_29 ; @[RiscvCore.scala 88:21]
428 state 7 backend_wbu_checker_specCore_now_reg_30 ; @[RiscvCore.scala 88:21]
429 state 7 backend_wbu_checker_specCore_now_reg_31 ; @[RiscvCore.scala 88:21]
430 state 7 backend_wbu_checker_specCore_now_pc ; @[RiscvCore.scala 88:21]
431 state 7 backend_wbu_c ; @[GTimer.scala 24:20]
432 state 1 backend_valid ; @[Pipeline.scala 24:24]
433 state 7 backend_exu_io_in_bits_r_cf_instr ; @[Reg.scala 15:16]
434 state 58 backend_exu_io_in_bits_r_cf_pc ; @[Reg.scala 15:16]
435 state 58 backend_exu_io_in_bits_r_cf_pnpc ; @[Reg.scala 15:16]
436 state 1 backend_exu_io_in_bits_r_cf_exceptionVec_0 ; @[Reg.scala 15:16]
437 state 1 backend_exu_io_in_bits_r_cf_exceptionVec_1 ; @[Reg.scala 15:16]
438 state 1 backend_exu_io_in_bits_r_cf_exceptionVec_2 ; @[Reg.scala 15:16]
439 state 1 backend_exu_io_in_bits_r_cf_exceptionVec_3 ; @[Reg.scala 15:16]
440 state 1 backend_exu_io_in_bits_r_cf_exceptionVec_5 ; @[Reg.scala 15:16]
441 state 1 backend_exu_io_in_bits_r_cf_exceptionVec_7 ; @[Reg.scala 15:16]
442 state 1 backend_exu_io_in_bits_r_cf_exceptionVec_8 ; @[Reg.scala 15:16]
443 state 1 backend_exu_io_in_bits_r_cf_exceptionVec_9 ; @[Reg.scala 15:16]
444 state 1 backend_exu_io_in_bits_r_cf_exceptionVec_10 ; @[Reg.scala 15:16]
445 state 1 backend_exu_io_in_bits_r_cf_exceptionVec_11 ; @[Reg.scala 15:16]
446 state 1 backend_exu_io_in_bits_r_cf_exceptionVec_12 ; @[Reg.scala 15:16]
447 state 1 backend_exu_io_in_bits_r_cf_exceptionVec_13 ; @[Reg.scala 15:16]
448 state 1 backend_exu_io_in_bits_r_cf_exceptionVec_14 ; @[Reg.scala 15:16]
449 state 1 backend_exu_io_in_bits_r_cf_exceptionVec_15 ; @[Reg.scala 15:16]
450 state 1 backend_exu_io_in_bits_r_cf_intrVec_0 ; @[Reg.scala 15:16]
451 state 1 backend_exu_io_in_bits_r_cf_intrVec_1 ; @[Reg.scala 15:16]
452 state 1 backend_exu_io_in_bits_r_cf_intrVec_2 ; @[Reg.scala 15:16]
453 state 1 backend_exu_io_in_bits_r_cf_intrVec_3 ; @[Reg.scala 15:16]
454 state 1 backend_exu_io_in_bits_r_cf_intrVec_4 ; @[Reg.scala 15:16]
455 state 1 backend_exu_io_in_bits_r_cf_intrVec_5 ; @[Reg.scala 15:16]
456 state 1 backend_exu_io_in_bits_r_cf_intrVec_6 ; @[Reg.scala 15:16]
457 state 1 backend_exu_io_in_bits_r_cf_intrVec_7 ; @[Reg.scala 15:16]
458 state 1 backend_exu_io_in_bits_r_cf_intrVec_8 ; @[Reg.scala 15:16]
459 state 1 backend_exu_io_in_bits_r_cf_intrVec_9 ; @[Reg.scala 15:16]
460 state 1 backend_exu_io_in_bits_r_cf_intrVec_10 ; @[Reg.scala 15:16]
461 state 1 backend_exu_io_in_bits_r_cf_intrVec_11 ; @[Reg.scala 15:16]
462 state 5 backend_exu_io_in_bits_r_cf_brIdx ; @[Reg.scala 15:16]
463 state 1 backend_exu_io_in_bits_r_cf_crossPageIPFFix ; @[Reg.scala 15:16]
464 state 12 backend_exu_io_in_bits_r_ctrl_fuType ; @[Reg.scala 15:16]
465 state 153 backend_exu_io_in_bits_r_ctrl_fuOpType ; @[Reg.scala 15:16]
466 state 1 backend_exu_io_in_bits_r_ctrl_rfWen ; @[Reg.scala 15:16]
467 state 148 backend_exu_io_in_bits_r_ctrl_rfDest ; @[Reg.scala 15:16]
468 state 7 backend_exu_io_in_bits_r_data_src1 ; @[Reg.scala 15:16]
469 state 7 backend_exu_io_in_bits_r_data_src2 ; @[Reg.scala 15:16]
470 state 7 backend_exu_io_in_bits_r_data_imm ; @[Reg.scala 15:16]
471 state 1 backend_valid_1 ; @[Pipeline.scala 24:24]
472 state 7 backend_wbu_io_in_bits_r_decode_cf_instr ; @[Reg.scala 15:16]
473 state 58 backend_wbu_io_in_bits_r_decode_cf_pc ; @[Reg.scala 15:16]
474 state 58 backend_wbu_io_in_bits_r_decode_cf_redirect_target ; @[Reg.scala 15:16]
475 state 1 backend_wbu_io_in_bits_r_decode_cf_redirect_valid ; @[Reg.scala 15:16]
476 state 12 backend_wbu_io_in_bits_r_decode_ctrl_fuType ; @[Reg.scala 15:16]
477 state 1 backend_wbu_io_in_bits_r_decode_ctrl_rfWen ; @[Reg.scala 15:16]
478 state 148 backend_wbu_io_in_bits_r_decode_ctrl_rfDest ; @[Reg.scala 15:16]
479 state 1 backend_wbu_io_in_bits_r_isMMIO ; @[Reg.scala 15:16]
480 state 7 backend_wbu_io_in_bits_r_intrNO ; @[Reg.scala 15:16]
481 state 7 backend_wbu_io_in_bits_r_commits_0 ; @[Reg.scala 15:16]
482 state 7 backend_wbu_io_in_bits_r_commits_1 ; @[Reg.scala 15:16]
483 state 7 backend_wbu_io_in_bits_r_commits_2 ; @[Reg.scala 15:16]
484 state 7 backend_wbu_io_in_bits_r_commits_3 ; @[Reg.scala 15:16]
485 state 12 mmioXbar_inputArb_value ; @[Counter.scala 60:40]
486 state 1 mmioXbar_inputArb_lockIdx ; @[Arbiter.scala 59:22]
487 state 51 mmioXbar_state ; @[Crossbar.scala 98:22]
488 state 1 mmioXbar_inflightSrc ; @[Crossbar.scala 105:24]
489 state 12 dmemXbar_inputArb_value ; @[Counter.scala 60:40]
490 state 51 dmemXbar_inputArb_lockIdx ; @[Arbiter.scala 59:22]
491 state 51 dmemXbar_state ; @[Crossbar.scala 98:22]
492 state 51 dmemXbar_inflightSrc ; @[Crossbar.scala 105:24]
493 state 7 itlb_tlbExec_victimWaymask_lfsr ; @[LFSR64.scala 25:23]
494 sort bitvec 40
495 state 494 itlb_tlbExec_hitWBStore ; @[Reg.scala 15:16]
496 state 12 itlb_tlbExec_state ; @[EmbeddedTLB.scala 250:22]
497 state 51 itlb_tlbExec_level ; @[EmbeddedTLB.scala 251:22]
498 state 7 itlb_tlbExec_memRespStore ; @[EmbeddedTLB.scala 253:25]
499 sort bitvec 18
500 state 499 itlb_tlbExec_missMaskStore ; @[EmbeddedTLB.scala 255:26]
501 state 10 itlb_tlbExec_raddr ; @[EmbeddedTLB.scala 259:18]
502 state 1 itlb_tlbExec_alreadyOutFire ; @[Reg.scala 27:20]
503 state 1 itlb_tlbExec_needFlush ; @[EmbeddedTLB.scala 263:26]
504 state 1 itlb_tlbExec_missIPF ; @[EmbeddedTLB.scala 269:24]
505 state 7 itlb_tlbExec_c ; @[GTimer.scala 24:20]
506 state 1 itlb_tlbExec_REG ; @[EmbeddedTLB.scala 374:33]
507 state 1 itlb_tlbExec_REG_1 ; @[EmbeddedTLB.scala 375:21]
508 state 5 itlb_tlbExec_REG_2 ; @[EmbeddedTLB.scala 375:60]
509 sort bitvec 27
510 state 509 itlb_tlbExec_REG_3 ; @[EmbeddedTLB.scala 375:84]
511 state 226 itlb_tlbExec_REG_4 ; @[EmbeddedTLB.scala 376:19]
512 state 499 itlb_tlbExec_REG_5 ; @[EmbeddedTLB.scala 376:72]
513 state 15 itlb_tlbExec_REG_6 ; @[EmbeddedTLB.scala 377:19]
514 sort bitvec 20
515 state 514 itlb_tlbExec_REG_7 ; @[EmbeddedTLB.scala 377:77]
516 state 10 itlb_tlbExec_REG_8 ; @[EmbeddedTLB.scala 378:22]
517 state 7 itlb_tlbExec_c_4 ; @[GTimer.scala 24:20]
518 state 7 itlb_tlbExec_c_5 ; @[GTimer.scala 24:20]
519 state 7 itlb_tlbExec_c_6 ; @[GTimer.scala 24:20]
520 state 7 itlb_tlbExec_c_7 ; @[GTimer.scala 24:20]
521 state 7 itlb_tlbExec_c_8 ; @[GTimer.scala 24:20]
522 state 7 itlb_tlbExec_c_9 ; @[GTimer.scala 24:20]
523 state 7 itlb_tlbExec_c_10 ; @[GTimer.scala 24:20]
524 state 7 itlb_tlbExec_c_11 ; @[GTimer.scala 24:20]
525 sort array 1 112
526 state 525 itlb_mdTLB_tlbmd_0 ; @[EmbeddedTLB.scala 51:18]
527 state 525 itlb_mdTLB_tlbmd_1 ; @[EmbeddedTLB.scala 51:18]
528 state 525 itlb_mdTLB_tlbmd_2 ; @[EmbeddedTLB.scala 51:18]
529 state 525 itlb_mdTLB_tlbmd_3 ; @[EmbeddedTLB.scala 51:18]
530 state 1 itlb_mdTLB_resetState ; @[EmbeddedTLB.scala 55:27]
531 state 112 itlb_r_0 ; @[Reg.scala 15:16]
532 state 112 itlb_r_1 ; @[Reg.scala 15:16]
533 state 112 itlb_r_2 ; @[Reg.scala 15:16]
534 state 112 itlb_r_3 ; @[Reg.scala 15:16]
535 state 1 itlb_valid ; @[EmbeddedTLB.scala 108:24]
536 state 58 itlb_tlbExec_io_in_bits_r_addr ; @[Reg.scala 15:16]
537 sort bitvec 87
538 state 537 itlb_tlbExec_io_in_bits_r_user ; @[Reg.scala 15:16]
539 state 7 itlb_c ; @[GTimer.scala 24:20]
540 state 7 itlb_c_1 ; @[GTimer.scala 24:20]
541 state 7 itlb_c_2 ; @[GTimer.scala 24:20]
542 state 7 itlb_c_3 ; @[GTimer.scala 24:20]
543 state 12 io_imem_cache_state ; @[Cache.scala 558:22]
544 state 1 io_imem_cache_ismmioRec ; @[Reg.scala 15:16]
545 state 1 io_imem_cache_needFlush ; @[Cache.scala 566:26]
546 state 1 io_imem_cache_alreadyOutFire ; @[Reg.scala 27:20]
547 state 10 io_imem_cache_reqaddr ; @[Reg.scala 15:16]
548 state 7 io_imem_cache_mmiordata ; @[Reg.scala 15:16]
549 state 5 io_imem_cache_mmiocmd ; @[Reg.scala 15:16]
550 state 7 io_imem_cache_memrdata ; @[Reg.scala 15:16]
551 state 5 io_imem_cache_memcmd ; @[Reg.scala 15:16]
552 state 537 io_imem_cache_memuser ; @[Reg.scala 15:16]
553 state 7 io_imem_cache_c ; @[GTimer.scala 24:20]
554 state 7 io_imem_cache_c_1 ; @[GTimer.scala 24:20]
555 state 7 io_imem_cache_c_2 ; @[GTimer.scala 24:20]
556 state 7 io_imem_cache_c_3 ; @[GTimer.scala 24:20]
557 state 7 dtlb_tlbExec_victimWaymask_lfsr ; @[LFSR64.scala 25:23]
558 state 12 dtlb_tlbExec_state ; @[EmbeddedTLB.scala 250:22]
559 state 51 dtlb_tlbExec_level ; @[EmbeddedTLB.scala 251:22]
560 state 494 dtlb_tlbExec_hitWBStore ; @[Reg.scala 15:16]
561 state 1 dtlb_tlbExec_io_pf_loadPF_REG ; @[EmbeddedTLB.scala 239:26]
562 state 1 dtlb_tlbExec_io_pf_storePF_REG ; @[EmbeddedTLB.scala 240:27]
563 state 7 dtlb_tlbExec_memRespStore ; @[EmbeddedTLB.scala 253:25]
564 state 499 dtlb_tlbExec_missMaskStore ; @[EmbeddedTLB.scala 255:26]
565 state 10 dtlb_tlbExec_raddr ; @[EmbeddedTLB.scala 259:18]
566 state 1 dtlb_tlbExec_alreadyOutFire ; @[Reg.scala 27:20]
567 state 7 dtlb_tlbExec_c ; @[GTimer.scala 24:20]
568 state 1 dtlb_tlbExec_REG ; @[EmbeddedTLB.scala 374:33]
569 state 5 dtlb_tlbExec_REG_1 ; @[EmbeddedTLB.scala 375:21]
570 state 5 dtlb_tlbExec_REG_2 ; @[EmbeddedTLB.scala 375:60]
571 state 509 dtlb_tlbExec_REG_3 ; @[EmbeddedTLB.scala 375:84]
572 state 226 dtlb_tlbExec_REG_4 ; @[EmbeddedTLB.scala 376:19]
573 state 499 dtlb_tlbExec_REG_5 ; @[EmbeddedTLB.scala 376:72]
574 state 15 dtlb_tlbExec_REG_6 ; @[EmbeddedTLB.scala 377:19]
575 state 514 dtlb_tlbExec_REG_7 ; @[EmbeddedTLB.scala 377:77]
576 state 10 dtlb_tlbExec_REG_8 ; @[EmbeddedTLB.scala 378:22]
577 state 7 dtlb_tlbExec_c_4 ; @[GTimer.scala 24:20]
578 state 7 dtlb_tlbExec_c_5 ; @[GTimer.scala 24:20]
579 state 7 dtlb_tlbExec_c_6 ; @[GTimer.scala 24:20]
580 state 7 dtlb_tlbExec_c_7 ; @[GTimer.scala 24:20]
581 state 7 dtlb_tlbExec_c_8 ; @[GTimer.scala 24:20]
582 state 7 dtlb_tlbExec_c_9 ; @[GTimer.scala 24:20]
583 state 7 dtlb_tlbExec_c_10 ; @[GTimer.scala 24:20]
584 state 7 dtlb_tlbExec_c_11 ; @[GTimer.scala 24:20]
585 sort array 5 112
586 state 585 dtlb_mdTLB_tlbmd_0 ; @[EmbeddedTLB.scala 51:18]
587 state 585 dtlb_mdTLB_tlbmd_1 ; @[EmbeddedTLB.scala 51:18]
588 state 585 dtlb_mdTLB_tlbmd_2 ; @[EmbeddedTLB.scala 51:18]
589 state 585 dtlb_mdTLB_tlbmd_3 ; @[EmbeddedTLB.scala 51:18]
590 state 1 dtlb_mdTLB_resetState ; @[EmbeddedTLB.scala 55:27]
591 state 5 dtlb_mdTLB_resetSet ; @[Counter.scala 60:40]
592 state 112 dtlb_r_0 ; @[Reg.scala 15:16]
593 state 112 dtlb_r_1 ; @[Reg.scala 15:16]
594 state 112 dtlb_r_2 ; @[Reg.scala 15:16]
595 state 112 dtlb_r_3 ; @[Reg.scala 15:16]
596 state 1 dtlb_valid ; @[EmbeddedTLB.scala 108:24]
597 state 58 dtlb_tlbExec_io_in_bits_r_addr ; @[Reg.scala 15:16]
598 state 12 dtlb_tlbExec_io_in_bits_r_size ; @[Reg.scala 15:16]
599 state 5 dtlb_tlbExec_io_in_bits_r_cmd ; @[Reg.scala 15:16]
600 state 15 dtlb_tlbExec_io_in_bits_r_wmask ; @[Reg.scala 15:16]
601 state 7 dtlb_tlbExec_io_in_bits_r_wdata ; @[Reg.scala 15:16]
602 state 1 dtlb_valid_1 ; @[Pipeline.scala 24:24]
603 state 10 dtlb_tlbEmpty_io_in_bits_r_addr ; @[Reg.scala 15:16]
604 state 12 dtlb_tlbEmpty_io_in_bits_r_size ; @[Reg.scala 15:16]
605 state 5 dtlb_tlbEmpty_io_in_bits_r_cmd ; @[Reg.scala 15:16]
606 state 15 dtlb_tlbEmpty_io_in_bits_r_wmask ; @[Reg.scala 15:16]
607 state 7 dtlb_tlbEmpty_io_in_bits_r_wdata ; @[Reg.scala 15:16]
608 state 1 dtlb_alreadyOutFinish ; @[Reg.scala 27:20]
609 state 7 dtlb_c ; @[GTimer.scala 24:20]
610 state 7 dtlb_c_1 ; @[GTimer.scala 24:20]
611 state 7 dtlb_c_2 ; @[GTimer.scala 24:20]
612 state 7 dtlb_c_3 ; @[GTimer.scala 24:20]
613 state 12 io_dmem_cache_state ; @[Cache.scala 558:22]
614 state 1 io_dmem_cache_ismmioRec ; @[Reg.scala 15:16]
615 state 1 io_dmem_cache_alreadyOutFire ; @[Reg.scala 27:20]
616 state 10 io_dmem_cache_reqaddr ; @[Reg.scala 15:16]
617 state 5 io_dmem_cache_cmd ; @[Reg.scala 15:16]
618 state 12 io_dmem_cache_size ; @[Reg.scala 15:16]
619 state 7 io_dmem_cache_wdata ; @[Reg.scala 15:16]
620 state 15 io_dmem_cache_wmask ; @[Reg.scala 15:16]
621 state 7 io_dmem_cache_mmiordata ; @[Reg.scala 15:16]
622 state 5 io_dmem_cache_mmiocmd ; @[Reg.scala 15:16]
623 state 7 io_dmem_cache_memrdata ; @[Reg.scala 15:16]
624 state 5 io_dmem_cache_memcmd ; @[Reg.scala 15:16]
625 state 7 io_dmem_cache_c ; @[GTimer.scala 24:20]
626 state 7 io_dmem_cache_c_1 ; @[GTimer.scala 24:20]
627 state 7 io_dmem_cache_c_2 ; @[GTimer.scala 24:20]
628 state 7 io_dmem_cache_c_3 ; @[GTimer.scala 24:20]
629 state 7 dataBuffer_0_cf_instr ; @[PipelineVector.scala 29:29]
630 state 58 dataBuffer_0_cf_pc ; @[PipelineVector.scala 29:29]
631 state 58 dataBuffer_0_cf_pnpc ; @[PipelineVector.scala 29:29]
632 state 1 dataBuffer_0_cf_exceptionVec_1 ; @[PipelineVector.scala 29:29]
633 state 1 dataBuffer_0_cf_exceptionVec_2 ; @[PipelineVector.scala 29:29]
634 state 1 dataBuffer_0_cf_exceptionVec_12 ; @[PipelineVector.scala 29:29]
635 state 1 dataBuffer_0_cf_intrVec_0 ; @[PipelineVector.scala 29:29]
636 state 1 dataBuffer_0_cf_intrVec_1 ; @[PipelineVector.scala 29:29]
637 state 1 dataBuffer_0_cf_intrVec_2 ; @[PipelineVector.scala 29:29]
638 state 1 dataBuffer_0_cf_intrVec_3 ; @[PipelineVector.scala 29:29]
639 state 1 dataBuffer_0_cf_intrVec_4 ; @[PipelineVector.scala 29:29]
640 state 1 dataBuffer_0_cf_intrVec_5 ; @[PipelineVector.scala 29:29]
641 state 1 dataBuffer_0_cf_intrVec_6 ; @[PipelineVector.scala 29:29]
642 state 1 dataBuffer_0_cf_intrVec_7 ; @[PipelineVector.scala 29:29]
643 state 1 dataBuffer_0_cf_intrVec_8 ; @[PipelineVector.scala 29:29]
644 state 1 dataBuffer_0_cf_intrVec_9 ; @[PipelineVector.scala 29:29]
645 state 1 dataBuffer_0_cf_intrVec_10 ; @[PipelineVector.scala 29:29]
646 state 1 dataBuffer_0_cf_intrVec_11 ; @[PipelineVector.scala 29:29]
647 state 5 dataBuffer_0_cf_brIdx ; @[PipelineVector.scala 29:29]
648 state 1 dataBuffer_0_cf_crossPageIPFFix ; @[PipelineVector.scala 29:29]
649 state 1 dataBuffer_0_ctrl_src1Type ; @[PipelineVector.scala 29:29]
650 state 1 dataBuffer_0_ctrl_src2Type ; @[PipelineVector.scala 29:29]
651 state 12 dataBuffer_0_ctrl_fuType ; @[PipelineVector.scala 29:29]
652 state 153 dataBuffer_0_ctrl_fuOpType ; @[PipelineVector.scala 29:29]
653 state 148 dataBuffer_0_ctrl_rfSrc1 ; @[PipelineVector.scala 29:29]
654 state 148 dataBuffer_0_ctrl_rfSrc2 ; @[PipelineVector.scala 29:29]
655 state 1 dataBuffer_0_ctrl_rfWen ; @[PipelineVector.scala 29:29]
656 state 148 dataBuffer_0_ctrl_rfDest ; @[PipelineVector.scala 29:29]
657 state 7 dataBuffer_0_data_imm ; @[PipelineVector.scala 29:29]
658 state 7 dataBuffer_1_cf_instr ; @[PipelineVector.scala 29:29]
659 state 58 dataBuffer_1_cf_pc ; @[PipelineVector.scala 29:29]
660 state 58 dataBuffer_1_cf_pnpc ; @[PipelineVector.scala 29:29]
661 state 1 dataBuffer_1_cf_exceptionVec_1 ; @[PipelineVector.scala 29:29]
662 state 1 dataBuffer_1_cf_exceptionVec_2 ; @[PipelineVector.scala 29:29]
663 state 1 dataBuffer_1_cf_exceptionVec_12 ; @[PipelineVector.scala 29:29]
664 state 1 dataBuffer_1_cf_intrVec_0 ; @[PipelineVector.scala 29:29]
665 state 1 dataBuffer_1_cf_intrVec_1 ; @[PipelineVector.scala 29:29]
666 state 1 dataBuffer_1_cf_intrVec_2 ; @[PipelineVector.scala 29:29]
667 state 1 dataBuffer_1_cf_intrVec_3 ; @[PipelineVector.scala 29:29]
668 state 1 dataBuffer_1_cf_intrVec_4 ; @[PipelineVector.scala 29:29]
669 state 1 dataBuffer_1_cf_intrVec_5 ; @[PipelineVector.scala 29:29]
670 state 1 dataBuffer_1_cf_intrVec_6 ; @[PipelineVector.scala 29:29]
671 state 1 dataBuffer_1_cf_intrVec_7 ; @[PipelineVector.scala 29:29]
672 state 1 dataBuffer_1_cf_intrVec_8 ; @[PipelineVector.scala 29:29]
673 state 1 dataBuffer_1_cf_intrVec_9 ; @[PipelineVector.scala 29:29]
674 state 1 dataBuffer_1_cf_intrVec_10 ; @[PipelineVector.scala 29:29]
675 state 1 dataBuffer_1_cf_intrVec_11 ; @[PipelineVector.scala 29:29]
676 state 5 dataBuffer_1_cf_brIdx ; @[PipelineVector.scala 29:29]
677 state 1 dataBuffer_1_cf_crossPageIPFFix ; @[PipelineVector.scala 29:29]
678 state 1 dataBuffer_1_ctrl_src1Type ; @[PipelineVector.scala 29:29]
679 state 1 dataBuffer_1_ctrl_src2Type ; @[PipelineVector.scala 29:29]
680 state 12 dataBuffer_1_ctrl_fuType ; @[PipelineVector.scala 29:29]
681 state 153 dataBuffer_1_ctrl_fuOpType ; @[PipelineVector.scala 29:29]
682 state 148 dataBuffer_1_ctrl_rfSrc1 ; @[PipelineVector.scala 29:29]
683 state 148 dataBuffer_1_ctrl_rfSrc2 ; @[PipelineVector.scala 29:29]
684 state 1 dataBuffer_1_ctrl_rfWen ; @[PipelineVector.scala 29:29]
685 state 148 dataBuffer_1_ctrl_rfDest ; @[PipelineVector.scala 29:29]
686 state 7 dataBuffer_1_data_imm ; @[PipelineVector.scala 29:29]
687 state 7 dataBuffer_2_cf_instr ; @[PipelineVector.scala 29:29]
688 state 58 dataBuffer_2_cf_pc ; @[PipelineVector.scala 29:29]
689 state 58 dataBuffer_2_cf_pnpc ; @[PipelineVector.scala 29:29]
690 state 1 dataBuffer_2_cf_exceptionVec_1 ; @[PipelineVector.scala 29:29]
691 state 1 dataBuffer_2_cf_exceptionVec_2 ; @[PipelineVector.scala 29:29]
692 state 1 dataBuffer_2_cf_exceptionVec_12 ; @[PipelineVector.scala 29:29]
693 state 1 dataBuffer_2_cf_intrVec_0 ; @[PipelineVector.scala 29:29]
694 state 1 dataBuffer_2_cf_intrVec_1 ; @[PipelineVector.scala 29:29]
695 state 1 dataBuffer_2_cf_intrVec_2 ; @[PipelineVector.scala 29:29]
696 state 1 dataBuffer_2_cf_intrVec_3 ; @[PipelineVector.scala 29:29]
697 state 1 dataBuffer_2_cf_intrVec_4 ; @[PipelineVector.scala 29:29]
698 state 1 dataBuffer_2_cf_intrVec_5 ; @[PipelineVector.scala 29:29]
699 state 1 dataBuffer_2_cf_intrVec_6 ; @[PipelineVector.scala 29:29]
700 state 1 dataBuffer_2_cf_intrVec_7 ; @[PipelineVector.scala 29:29]
701 state 1 dataBuffer_2_cf_intrVec_8 ; @[PipelineVector.scala 29:29]
702 state 1 dataBuffer_2_cf_intrVec_9 ; @[PipelineVector.scala 29:29]
703 state 1 dataBuffer_2_cf_intrVec_10 ; @[PipelineVector.scala 29:29]
704 state 1 dataBuffer_2_cf_intrVec_11 ; @[PipelineVector.scala 29:29]
705 state 5 dataBuffer_2_cf_brIdx ; @[PipelineVector.scala 29:29]
706 state 1 dataBuffer_2_cf_crossPageIPFFix ; @[PipelineVector.scala 29:29]
707 state 1 dataBuffer_2_ctrl_src1Type ; @[PipelineVector.scala 29:29]
708 state 1 dataBuffer_2_ctrl_src2Type ; @[PipelineVector.scala 29:29]
709 state 12 dataBuffer_2_ctrl_fuType ; @[PipelineVector.scala 29:29]
710 state 153 dataBuffer_2_ctrl_fuOpType ; @[PipelineVector.scala 29:29]
711 state 148 dataBuffer_2_ctrl_rfSrc1 ; @[PipelineVector.scala 29:29]
712 state 148 dataBuffer_2_ctrl_rfSrc2 ; @[PipelineVector.scala 29:29]
713 state 1 dataBuffer_2_ctrl_rfWen ; @[PipelineVector.scala 29:29]
714 state 148 dataBuffer_2_ctrl_rfDest ; @[PipelineVector.scala 29:29]
715 state 7 dataBuffer_2_data_imm ; @[PipelineVector.scala 29:29]
716 state 7 dataBuffer_3_cf_instr ; @[PipelineVector.scala 29:29]
717 state 58 dataBuffer_3_cf_pc ; @[PipelineVector.scala 29:29]
718 state 58 dataBuffer_3_cf_pnpc ; @[PipelineVector.scala 29:29]
719 state 1 dataBuffer_3_cf_exceptionVec_1 ; @[PipelineVector.scala 29:29]
720 state 1 dataBuffer_3_cf_exceptionVec_2 ; @[PipelineVector.scala 29:29]
721 state 1 dataBuffer_3_cf_exceptionVec_12 ; @[PipelineVector.scala 29:29]
722 state 1 dataBuffer_3_cf_intrVec_0 ; @[PipelineVector.scala 29:29]
723 state 1 dataBuffer_3_cf_intrVec_1 ; @[PipelineVector.scala 29:29]
724 state 1 dataBuffer_3_cf_intrVec_2 ; @[PipelineVector.scala 29:29]
725 state 1 dataBuffer_3_cf_intrVec_3 ; @[PipelineVector.scala 29:29]
726 state 1 dataBuffer_3_cf_intrVec_4 ; @[PipelineVector.scala 29:29]
727 state 1 dataBuffer_3_cf_intrVec_5 ; @[PipelineVector.scala 29:29]
728 state 1 dataBuffer_3_cf_intrVec_6 ; @[PipelineVector.scala 29:29]
729 state 1 dataBuffer_3_cf_intrVec_7 ; @[PipelineVector.scala 29:29]
730 state 1 dataBuffer_3_cf_intrVec_8 ; @[PipelineVector.scala 29:29]
731 state 1 dataBuffer_3_cf_intrVec_9 ; @[PipelineVector.scala 29:29]
732 state 1 dataBuffer_3_cf_intrVec_10 ; @[PipelineVector.scala 29:29]
733 state 1 dataBuffer_3_cf_intrVec_11 ; @[PipelineVector.scala 29:29]
734 state 5 dataBuffer_3_cf_brIdx ; @[PipelineVector.scala 29:29]
735 state 1 dataBuffer_3_cf_crossPageIPFFix ; @[PipelineVector.scala 29:29]
736 state 1 dataBuffer_3_ctrl_src1Type ; @[PipelineVector.scala 29:29]
737 state 1 dataBuffer_3_ctrl_src2Type ; @[PipelineVector.scala 29:29]
738 state 12 dataBuffer_3_ctrl_fuType ; @[PipelineVector.scala 29:29]
739 state 153 dataBuffer_3_ctrl_fuOpType ; @[PipelineVector.scala 29:29]
740 state 148 dataBuffer_3_ctrl_rfSrc1 ; @[PipelineVector.scala 29:29]
741 state 148 dataBuffer_3_ctrl_rfSrc2 ; @[PipelineVector.scala 29:29]
742 state 1 dataBuffer_3_ctrl_rfWen ; @[PipelineVector.scala 29:29]
743 state 148 dataBuffer_3_ctrl_rfDest ; @[PipelineVector.scala 29:29]
744 state 7 dataBuffer_3_data_imm ; @[PipelineVector.scala 29:29]
745 state 51 ringBufferHead ; @[PipelineVector.scala 30:33]
746 state 51 ringBufferTail ; @[PipelineVector.scala 31:33]
747 state 7 c ; @[GTimer.scala 24:20]
; _resetCount.init
748 zero 1
749 state 1 _resetCount
750 init 1 749 748
751 read 46 190 192
752 and 1 300 298 ; @[BPU.scala 375:43]
753 or 1 752 193 ; @[SRAMTemplate.scala 88:52]
754 not 1 753 ; @[SRAMTemplate.scala 89:41]
755 slice 5 370 63 60 ; @[EmbeddedTLB.scala 105:31]
756 const 5 1000
757 eq 1 755 756 ; @[EmbeddedTLB.scala 105:49] @[CSR.scala 528:29] @[EXU.scala 79:18] @[Backend.scala 697:18] @[EmbeddedTLB.scala 425:21]
758 ones 51
759 ugte 1 378 758
760 not 1 759 ; @[EmbeddedTLB.scala 105:86]
761 and 1 757 760 ; @[EmbeddedTLB.scala 105:57]
762 not 1 761 ; @[EmbeddedTLB.scala 126:8]
763 zero 12
764 eq 1 543 763 ; @[Cache.scala 600:29] @[Cache.scala 676:17] @[EmbeddedTLB.scala 115:17] @[EmbeddedTLB.scala 92:17]
765 slice 15 534 59 52 ; @[EmbeddedTLB.scala 207:46]
766 slice 1 765 0 0 ; @[EmbeddedTLB.scala 207:71]
767 slice 226 534 93 78 ; @[EmbeddedTLB.scala 207:46] @[EmbeddedTLB.scala 89:19]
768 slice 226 370 59 44 ; @[EmbeddedTLB.scala 198:30]
769 eq 1 767 768 ; @[EmbeddedTLB.scala 207:117]
770 and 1 766 769 ; @[EmbeddedTLB.scala 207:86]
771 slice 499 534 77 60 ; @[EmbeddedTLB.scala 207:46]
772 ones 42
773 concat 509 772 771 ; @[Cat.scala 30:58]
774 slice 509 534 120 94 ; @[EmbeddedTLB.scala 207:46]
775 and 509 773 774 ; @[TLB.scala 131:37] @[EmbeddedTLB.scala 114:16]
776 slice 509 536 38 12 ; @[EmbeddedTLB.scala 196:30]
777 slice 42 776 26 18 ; @[EmbeddedTLB.scala 196:54]
778 slice 42 776 17 9 ; @[EmbeddedTLB.scala 196:54]
779 concat 499 777 778 ; @[EmbeddedTLB.scala 207:201]
780 slice 42 776 8 0 ; @[EmbeddedTLB.scala 196:54]
781 concat 509 779 780 ; @[EmbeddedTLB.scala 207:201]
782 and 509 773 781 ; @[TLB.scala 131:84]
783 eq 1 775 782 ; @[TLB.scala 131:48]
784 and 1 770 783 ; @[EmbeddedTLB.scala 207:132] @[EmbeddedTLB.scala 92:17]
785 slice 15 533 59 52 ; @[EmbeddedTLB.scala 207:46]
786 slice 1 785 0 0 ; @[EmbeddedTLB.scala 207:71]
787 slice 226 533 93 78 ; @[EmbeddedTLB.scala 207:46]
788 eq 1 787 768 ; @[EmbeddedTLB.scala 207:117]
789 and 1 786 788 ; @[EmbeddedTLB.scala 207:86]
790 slice 499 533 77 60 ; @[EmbeddedTLB.scala 207:46]
791 ones 42
792 concat 509 791 790 ; @[Cat.scala 30:58]
793 slice 509 533 120 94 ; @[EmbeddedTLB.scala 207:46]
794 and 509 792 793 ; @[TLB.scala 131:37]
795 and 509 792 781 ; @[TLB.scala 131:84]
796 eq 1 794 795 ; @[TLB.scala 131:48]
797 and 1 789 796 ; @[EmbeddedTLB.scala 207:132]
798 concat 51 784 797 ; @[EmbeddedTLB.scala 207:211] @[EmbeddedTLB.scala 92:17]
799 slice 15 532 59 52 ; @[EmbeddedTLB.scala 207:46]
800 slice 1 799 0 0 ; @[EmbeddedTLB.scala 207:71]
801 slice 226 532 93 78 ; @[EmbeddedTLB.scala 207:46]
802 eq 1 801 768 ; @[EmbeddedTLB.scala 207:117]
803 and 1 800 802 ; @[EmbeddedTLB.scala 207:86]
804 slice 499 532 77 60 ; @[EmbeddedTLB.scala 207:46]
805 ones 42
806 concat 509 805 804 ; @[Cat.scala 30:58]
807 slice 509 532 120 94 ; @[EmbeddedTLB.scala 207:46]
808 and 509 806 807 ; @[TLB.scala 131:37]
809 and 509 806 781 ; @[TLB.scala 131:84]
810 eq 1 808 809 ; @[TLB.scala 131:48]
811 and 1 803 810 ; @[EmbeddedTLB.scala 207:132] @[EmbeddedTLB.scala 92:17]
812 slice 15 531 59 52 ; @[EmbeddedTLB.scala 207:46]
813 slice 1 812 0 0 ; @[EmbeddedTLB.scala 207:71]
814 slice 226 531 93 78 ; @[EmbeddedTLB.scala 207:46]
815 eq 1 814 768 ; @[EmbeddedTLB.scala 207:117]
816 and 1 813 815 ; @[EmbeddedTLB.scala 207:86]
817 slice 499 531 77 60 ; @[EmbeddedTLB.scala 207:46]
818 ones 42
819 concat 509 818 817 ; @[Cat.scala 30:58]
820 slice 509 531 120 94 ; @[EmbeddedTLB.scala 207:46]
821 and 509 819 820 ; @[TLB.scala 131:37]
822 and 509 819 781 ; @[TLB.scala 131:84]
823 eq 1 821 822 ; @[TLB.scala 131:48]
824 and 1 816 823 ; @[EmbeddedTLB.scala 207:132]
825 concat 51 811 824 ; @[EmbeddedTLB.scala 207:211]
826 concat 5 798 825 ; @[EmbeddedTLB.scala 207:211]
827 redor 1 826 ; @[EmbeddedTLB.scala 208:35]
828 and 1 535 827 ; @[EmbeddedTLB.scala 208:25] @[EmbeddedTLB.scala 91:17]
829 zero 1
830 uext 51 829 1
831 eq 1 378 830 ; @[EmbeddedTLB.scala 229:62]
832 slice 51 493 1 0 ; @[EmbeddedTLB.scala 211:53]
833 one 1
834 uext 5 833 3
835 uext 5 832 2
836 sll 5 834 835 ; @[EmbeddedTLB.scala 211:42]
837 ite 5 828 826 836 ; @[EmbeddedTLB.scala 212:20]
838 slice 1 837 0 0 ; @[Mux.scala 29:36]
839 zero 1
840 uext 112 839 120
841 ite 112 838 531 840 ; @[Mux.scala 27:72]
842 slice 1 837 1 1 ; @[Mux.scala 29:36]
843 zero 1
844 uext 112 843 120
845 ite 112 842 532 844 ; @[Mux.scala 27:72]
846 or 112 841 845 ; @[Mux.scala 27:72]
847 slice 1 837 2 2 ; @[Mux.scala 29:36]
848 zero 1
849 uext 112 848 120
850 ite 112 847 533 849 ; @[Mux.scala 27:72]
851 or 112 846 850 ; @[Mux.scala 27:72]
852 slice 1 837 3 3 ; @[Mux.scala 29:36]
853 zero 1
854 uext 112 853 120
855 ite 112 852 534 854 ; @[Mux.scala 27:72]
856 or 112 851 855 ; @[Mux.scala 27:72]
857 sort bitvec 69
858 slice 857 856 120 52 ; @[EmbeddedTLB.scala 218:44]
859 slice 15 858 7 0 ; @[EmbeddedTLB.scala 218:70]
860 slice 1 859 4 4 ; @[EmbeddedTLB.scala 220:38]
861 not 1 860 ; @[EmbeddedTLB.scala 229:75]
862 and 1 831 861 ; @[EmbeddedTLB.scala 229:72]
863 not 1 862 ; @[EmbeddedTLB.scala 229:42]
864 and 1 828 863 ; @[EmbeddedTLB.scala 229:39]
865 one 1
866 uext 51 865 1
867 eq 1 378 866 ; @[EmbeddedTLB.scala 229:110]
868 and 1 867 860 ; @[EmbeddedTLB.scala 229:120]
869 not 1 868 ; @[EmbeddedTLB.scala 229:90]
870 and 1 864 869 ; @[EmbeddedTLB.scala 229:87]
871 slice 1 859 3 3 ; @[EmbeddedTLB.scala 220:38]
872 and 1 870 871 ; @[EmbeddedTLB.scala 230:26]
873 not 1 872 ; @[EmbeddedTLB.scala 242:42]
874 and 1 873 828 ; @[EmbeddedTLB.scala 242:52]
875 ite 1 828 874 504 ; @[EmbeddedTLB.scala 387:16]
876 and 1 875 761 ; @[EmbeddedTLB.scala 155:26]
877 or 1 762 764 ; @[EmbeddedTLB.scala 126:19 127:26 139:23]
878 zero 1
879 ite 1 876 878 877 ; @[EmbeddedTLB.scala 155:39 156:28]
880 zero 12
881 eq 1 496 880 ; @[EmbeddedTLB.scala 374:82]
882 and 1 879 881 ; @[EmbeddedTLB.scala 385:31]
883 not 1 827 ; @[EmbeddedTLB.scala 209:29]
884 and 1 535 883 ; @[EmbeddedTLB.scala 209:26]
885 not 1 884 ; @[EmbeddedTLB.scala 385:56]
886 and 1 882 885 ; @[EmbeddedTLB.scala 385:53]
887 slice 1 859 6 6 ; @[EmbeddedTLB.scala 220:38]
888 not 1 887 ; @[EmbeddedTLB.scala 224:23]
889 and 1 828 888 ; @[EmbeddedTLB.scala 224:19]
890 not 1 874 ; @[EmbeddedTLB.scala 224:69]
891 and 1 889 890 ; @[EmbeddedTLB.scala 224:66]
892 zero 1 ; @[EmbeddedTLB.scala 239:16]
893 zero 1 ; @[EmbeddedTLB.scala 240:17]
894 or 1 892 893 ; @[Bundle.scala 131:23]
895 not 1 894 ; @[EmbeddedTLB.scala 224:84]
896 and 1 891 895 ; @[EmbeddedTLB.scala 224:81]
897 not 1 896 ; @[EmbeddedTLB.scala 383:45]
898 and 1 886 897 ; @[EmbeddedTLB.scala 385:62]
899 not 1 530 ; @[EmbeddedTLB.scala 72:15] @[EmbeddedTLB.scala 93:22]
900 and 1 898 899 ; @[EmbeddedTLB.scala 385:72]
901 and 1 900 895 ; @[EmbeddedTLB.scala 385:86]
902 ite 1 762 764 901 ; @[EmbeddedTLB.scala 113:16 126:19 130:21] @[EmbeddedTLB.scala 422:17] @[Frontend.scala 117:11]
903 eq 1 244 245 ; @[FlushableQueue.scala 28:41]
904 and 1 903 246 ; @[FlushableQueue.scala 30:32]
905 not 1 904 ; @[FlushableQueue.scala 46:19] @[FlushableQueue.scala 98:17] @[IFU.scala 372:21]
906 and 1 902 905 ; @[Decoupled.scala 52:35] @[BPU.scala 311:22]
907 and 1 906 754 ; @[SRAMTemplate.scala 89:38] @[SRAMTemplate.scala 89:38] @[SRAMTemplate.scala 88:52]
908 not 1 753
909 not 1 753
910 one 1
911 ite 1 909 41 910 ; @[SRAMTemplate.scala 95:14] @[SRAMTemplate.scala 95:14]
912 not 1 907 ; @[Pipeline.scala 30:16] @[Pipeline.scala 31:17]
913 and 1 475 471 ; @[WBU.scala 43:60] @[Backend.scala 693:15] @[NutCore.scala 165:26] @[Frontend.scala 113:15] @[Pipeline.scala 30:16] @[WBU.scala 42:15] @[Backend.scala 693:15] @[NutCore.scala 165:26] @[Frontend.scala 113:15]
914 ite 46 195 47 751 ; @[SRAMTemplate.scala 76:{26,26}]
915 ite 46 196 914 197 ; @[Reg.scala 28:19 27:20 28:23]
916 slice 1 915 0 0 ; @[SRAMTemplate.scala 98:78] @[BPU.scala 315:21 316:11]
917 sort bitvec 28
918 slice 917 915 72 45 ; @[SRAMTemplate.scala 98:78] @[BPU.scala 315:21 316:11]
919 slice 917 204 38 11 ; @[BPU.scala 35:65]
920 eq 1 918 919 ; @[BPU.scala 320:45]
921 and 1 916 920 ; @[BPU.scala 320:30]
922 not 1 202 ; @[BPU.scala 320:76]
923 and 1 921 922 ; @[BPU.scala 320:73]
924 and 1 923 205 ; @[BPU.scala 320:83]
925 slice 1 204 1 1 ; @[BPU.scala 320:141]
926 slice 12 915 3 1 ; @[SRAMTemplate.scala 98:78] @[BPU.scala 315:21 316:11]
927 slice 1 926 0 0 ; @[BPU.scala 320:161]
928 and 1 925 927 ; @[BPU.scala 320:145]
929 not 1 928 ; @[BPU.scala 320:132]
930 and 1 924 929 ; @[BPU.scala 320:129]
931 slice 51 915 44 43 ; @[SRAMTemplate.scala 98:78] @[BPU.scala 315:21 316:11]
932 zero 1
933 uext 51 932 1
934 eq 1 931 933 ; @[BPU.scala 420:47]
935 zero 1
936 uext 58 935 38
937 neq 1 211 936 ; @[BPU.scala 420:91]
938 ite 1 934 209 937 ; @[BPU.scala 420:32]
939 and 1 930 938 ; @[BPU.scala 420:26]
940 slice 1 926 2 2 ; @[BPU.scala 327:36]
941 and 1 940 930 ; @[BPU.scala 327:40]
942 slice 1 218 1 1 ; @[IFU.scala 324:20]
943 uext 494 218 1
944 const 51 10
945 uext 494 944 38
946 add 494 943 945 ; @[IFU.scala 324:28]
947 slice 58 946 38 0 ; @[IFU.scala 324:28]
948 uext 494 218 1
949 const 12 100
950 uext 494 949 37
951 add 494 948 950 ; @[IFU.scala 324:38]
952 slice 58 951 38 0 ; @[IFU.scala 324:38]
953 ite 58 942 947 952 ; @[IFU.scala 324:17]
954 ones 51
955 eq 1 931 954 ; @[BPU.scala 416:38]
956 slice 58 915 42 4 ; @[SRAMTemplate.scala 98:78] @[BPU.scala 315:21 316:11]
957 ite 58 955 211 956 ; @[BPU.scala 416:23]
958 ite 58 941 953 957 ; @[IFU.scala 338:17]
959 ite 58 939 958 953 ; @[IFU.scala 340:104]
960 ite 58 219 220 959 ; @[IFU.scala 340:59]
961 ite 58 913 474 960 ; @[IFU.scala 340:16]
962 slice 42 961 10 2 ; @[BPU.scala 35:65]
963 not 1 907
964 ite 42 963 43 962 ; @[Hold.scala 28:{87,87}]
965 not 1 907
966 not 1 907
967 ite 42 966 44 964 ; @[Hold.scala 28:{87,87}] @[Hold.scala 28:{87,87}]
968 slice 42 299 10 2 ; @[BPU.scala 35:65]
969 ite 42 193 194 968 ; @[SRAMTemplate.scala 91:19]
970 not 1 753
971 not 1 753
972 ite 42 971 45 969 ; @[SRAMTemplate.scala 95:14] @[SRAMTemplate.scala 95:14]
973 and 1 753 911
974 and 1 907 973
975 eq 1 967 972
976 and 1 974 975 ; @[SRAMTemplate.scala 76:{26,26}]
977 not 1 907 ; @[SRAMTemplate.scala 76:26]
978 ones 42
979 eq 1 194 978 ; @[Counter.scala 72:24]
980 sort bitvec 10
981 uext 980 194 1
982 one 1
983 uext 980 982 9
984 add 980 981 983 ; @[Counter.scala 76:24]
985 slice 42 984 8 0 ; @[Counter.scala 76:24]
986 ite 42 193 985 194 ; @[Counter.scala 118:17 76:15 60:40]
987 and 1 193 979 ; @[Counter.scala 118:{17,24}]
988 zero 1
989 ite 1 987 988 193 ; @[SRAMTemplate.scala 82:24 80:30 82:38]
990 slice 12 299 2 0 ; @[BPU.scala 367:31]
991 const 12 110
992 eq 1 990 991 ; @[BPU.scala 367:36]
993 not 1 305 ; @[BPU.scala 367:49]
994 and 1 992 993 ; @[BPU.scala 367:46]
995 slice 1 299 1 1 ; @[BPU.scala 353:145]
996 concat 51 994 995 ; @[Cat.scala 30:58]
997 not 1 995 ; @[BPU.scala 353:150]
998 concat 12 996 997 ; @[Cat.scala 30:58]
999 one 1
1000 concat 5 998 999 ; @[SRAMTemplate.scala 92:78]
1001 slice 917 299 38 11 ; @[BPU.scala 35:65] @[BPU.scala 377:26]
1002 sort bitvec 30
1003 concat 1002 1001 304 ; @[SRAMTemplate.scala 92:78] @[BPU.scala 377:26]
1004 concat 857 1003 301 ; @[SRAMTemplate.scala 92:78]
1005 concat 46 1004 1000 ; @[SRAMTemplate.scala 92:78]
1006 zero 46
1007 ite 46 193 1006 1005 ; @[SRAMTemplate.scala 92:22]
1008 not 1 753
1009 not 1 193 ; @[SRAMTemplate.scala 101:21]
1010 and 1 1009 754 ; @[SRAMTemplate.scala 101:33]
1011 or 1 752 193
1012 not 1 753
1013 ite 42 1012 45 969
1014 not 1 753
1015 one 1
1016 ite 1 1014 41 1015
1017 not 1 753
1018 ite 46 1017 48 1007
1019 slice 42 961 10 2
1020 read 51 199 1019
1021 slice 42 299 10 2
1022 read 51 199 1021
1023 read 58 201 210
1024 zero 1
1025 ite 1 906 1024 202 ; @[StopWatch.scala 26:19 24:20 26:23] @[IFU.scala 358:16]
1026 or 1 913 1025 ; @[StopWatch.scala 27:{20,24}] @[Pipeline.scala 30:16]
1027 const 12 100
1028 eq 1 464 1027 ; @[EXU.scala 44:57] @[Pipeline.scala 31:17]
1029 and 1 1028 432 ; @[EXU.scala 44:66]
1030 ones 5
1031 zero 1
1032 uext 5 1031 3
1033 ite 5 913 1030 1032 ; @[IFU.scala 367:21] @[Frontend.scala 114:15]
1034 slice 51 1033 3 2 ; @[NutCore.scala 166:45]
1035 slice 1 1034 1 1 ; @[Backend.scala 690:27]
1036 not 1 1035 ; @[EXU.scala 44:84]
1037 and 1 1029 1036 ; @[EXU.scala 44:81] @[Pipeline.scala 30:16] @[MOU.scala 45:15]
1038 one 1
1039 uext 153 1038 6
1040 eq 1 465 1039 ; @[MOU.scala 52:36]
1041 and 1 1037 1040 ; @[MOU.scala 52:27]
1042 const 51 10
1043 uext 153 1042 5
1044 eq 1 465 1043 ; @[MOU.scala 56:33]
1045 and 1 1037 1044 ; @[MOU.scala 56:24]
1046 or 1 1041 1045 ; @[BPU.scala 308:42]
1047 uext 326 203 1
1048 one 1
1049 uext 326 1048 64
1050 add 326 1047 1049 ; @[GTimer.scala 25:12]
1051 slice 7 1050 63 0 ; @[GTimer.scala 25:12]
1052 zero 1
1053 slice 42 204 10 2 ; @[BPU.scala 35:65]
1054 and 1 1010 906 ; @[Decoupled.scala 52:35]
1055 and 1 940 930 ; @[BPU.scala 327:40]
1056 uext 326 206 1
1057 one 1
1058 uext 326 1057 64
1059 add 326 1056 1058 ; @[GTimer.scala 25:12]
1060 slice 7 1059 63 0 ; @[GTimer.scala 25:12]
1061 uext 326 207 1
1062 one 1
1063 uext 326 1062 64
1064 add 326 1061 1063 ; @[GTimer.scala 25:12]
1065 slice 7 1064 63 0 ; @[GTimer.scala 25:12]
1066 ones 51
1067 zero 51
1068 ite 51 939 1066 1067 ; @[Bitwise.scala 72:12]
1069 concat 12 1055 1068 ; @[Cat.scala 30:58]
1070 uext 326 208 1
1071 one 1
1072 uext 326 1071 64
1073 add 326 1070 1072 ; @[GTimer.scala 25:12]
1074 slice 7 1073 63 0 ; @[GTimer.scala 25:12]
1075 slice 1 1020 1 1 ; @[BPU.scala 337:67]
1076 slice 42 299 10 2 ; @[BPU.scala 35:65]
1077 slice 917 299 38 11 ; @[BPU.scala 35:65]
1078 concat 51 995 997 ; @[Cat.scala 30:58]
1079 uext 326 212 1
1080 one 1
1081 uext 326 1080 64
1082 add 326 1079 1081 ; @[GTimer.scala 25:12]
1083 slice 7 1082 63 0 ; @[GTimer.scala 25:12]
1084 slice 1 217 3 3 ; @[ALU.scala 63:35]
1085 not 1 1084 ; @[ALU.scala 63:30]
1086 and 1 214 1085 ; @[BPU.scala 391:24]
1087 uext 12 213 1
1088 one 1
1089 uext 12 1088 2
1090 add 12 1087 1089 ; @[BPU.scala 393:33]
1091 slice 51 1090 1 0 ; @[BPU.scala 393:33]
1092 uext 12 213 1
1093 one 1
1094 uext 12 1093 2
1095 sub 12 1092 1094 ; @[BPU.scala 393:44]
1096 slice 51 1095 1 0 ; @[BPU.scala 393:44]
1097 ite 51 216 1091 1096 ; @[BPU.scala 393:21]
1098 ones 51
1099 neq 1 213 1098 ; @[BPU.scala 394:30]
1100 and 1 216 1099 ; @[BPU.scala 394:22]
1101 not 1 216 ; @[BPU.scala 394:48]
1102 zero 1
1103 uext 51 1102 1
1104 neq 1 213 1103 ; @[BPU.scala 394:63]
1105 and 1 1101 1104 ; @[BPU.scala 394:55]
1106 or 1 1100 1105 ; @[BPU.scala 394:44]
1107 slice 42 215 10 2 ; @[BPU.scala 35:65]
1108 not 1 1106
1109 not 1 1106
1110 ite 42 1109 49 1107 ; @[BPU.scala 395:16]
1111 not 1 1106
1112 not 1 1106
1113 one 1
1114 ite 1 1112 50 1113 ; @[BPU.scala 395:16]
1115 not 1 1106
1116 not 1 1106
1117 ite 51 1116 52 1097 ; @[BPU.scala 395:16]
1118 not 1 1086
1119 not 1 1086
1120 not 1 1086
1121 const 153 1011100
1122 eq 1 303 1121 ; @[BPU.scala 403:24]
1123 uext 148 210 1
1124 one 1
1125 uext 148 1124 4
1126 add 148 1123 1125 ; @[BPU.scala 404:26]
1127 slice 5 1126 3 0 ; @[BPU.scala 404:26]
1128 uext 494 299 1
1129 const 51 10
1130 uext 494 1129 38
1131 add 494 1128 1130 ; @[BPU.scala 404:55]
1132 slice 58 1131 38 0 ; @[BPU.scala 404:55]
1133 uext 494 299 1
1134 const 12 100
1135 uext 494 1134 37
1136 add 494 1133 1135 ; @[BPU.scala 404:69]
1137 slice 58 1136 38 0 ; @[BPU.scala 404:69]
1138 ite 58 305 1132 1137 ; @[BPU.scala 404:36]
1139 const 153 1011110
1140 eq 1 303 1139 ; @[BPU.scala 408:29]
1141 zero 1
1142 uext 5 1141 3
1143 eq 1 210 1142 ; @[BPU.scala 409:21]
1144 uext 148 210 1
1145 one 1
1146 uext 148 1145 4
1147 sub 148 1144 1146 ; @[BPU.scala 412:53]
1148 slice 5 1147 3 0 ; @[BPU.scala 412:53]
1149 zero 1
1150 uext 5 1149 3
1151 ite 5 1143 1150 1148 ; @[BPU.scala 412:22]
1152 ite 5 1140 1151 210 ; @[BPU.scala 408:48 412:16 Counter.scala 60:40]
1153 not 1 1122
1154 not 1 1122
1155 ite 5 1154 56 1127 ; @[BPU.scala 403:45]
1156 not 1 1122
1157 not 1 1122
1158 one 1
1159 ite 1 1157 57 1158 ; @[BPU.scala 403:45]
1160 not 1 1122
1161 not 1 1122
1162 ite 58 1161 59 1138 ; @[BPU.scala 403:45]
1163 ite 5 1122 1127 1152 ; @[BPU.scala 403:45 406:16]
1164 not 1 298
1165 not 1 298
1166 not 1 298
1167 ite 5 298 1163 210 ; @[BPU.scala 402:20 Counter.scala 60:40]
1168 one 1
1169 concat 51 1168 1055 ; @[Cat.scala 30:58]
1170 concat 5 1169 1068 ; @[Cat.scala 30:58]
1171 uext 5 926 1
1172 and 5 1171 1170 ; @[BPU.scala 419:30]
1173 slice 12 1172 2 0 ; @[BPU.scala 419:13]
1174 or 1 2 1046 ; @[BPU.scala 308:29]
1175 one 1
1176 one 1
1177 and 1 1086 1106
1178 not 1 1086
1179 ite 42 1178 53 1110
1180 not 1 1086
1181 ite 1 1180 54 1114
1182 not 1 1086
1183 ite 51 1182 55 1117
1184 one 1
1185 and 1 298 1122
1186 not 1 298
1187 ite 5 1186 60 1155
1188 not 1 298
1189 ite 1 1188 61 1159
1190 not 1 298
1191 ite 58 1190 62 1162
1192 and 1 902 905 ; @[Decoupled.scala 52:35]
1193 or 1 913 1192 ; @[IFU.scala 323:36]
1194 or 1 1193 913 ; @[IFU.scala 330:17]
1195 not 1 219 ; @[IFU.scala 331:71]
1196 and 1 941 1195 ; @[IFU.scala 331:68]
1197 zero 1
1198 ite 1 913 1197 1196 ; @[IFU.scala 331:30]
1199 ite 1 1194 1198 219 ; @[IFU.scala 330:34 331:24 329:35]
1200 ite 58 913 474 960 ; @[IFU.scala 340:16]
1201 zero 1
1202 one 1
1203 ite 1 939 1201 1202 ; @[IFU.scala 341:114]
1204 or 1 941 1203 ; @[IFU.scala 341:87]
1205 zero 1
1206 ite 1 219 1205 1204 ; @[IFU.scala 341:54]
1207 zero 1
1208 ite 1 913 1207 1206 ; @[IFU.scala 341:21]
1209 zero 1
1210 uext 12 1209 2
1211 ite 12 913 1210 1173 ; @[IFU.scala 349:29]
1212 concat 5 1208 1211 ; @[Cat.scala 30:58]
1213 ite 58 1193 1200 218 ; @[IFU.scala 322:19 360:19 361:8]
1214 uext 326 221 1
1215 one 1
1216 uext 326 1215 64
1217 add 326 1214 1216 ; @[GTimer.scala 25:12]
1218 slice 7 1217 63 0 ; @[GTimer.scala 25:12]
1219 sort bitvec 38
1220 slice 1219 218 38 1 ; @[IFU.scala 370:39]
1221 sort bitvec 43
1222 concat 1221 1212 1200 ; @[Cat.scala 30:58]
1223 slice 1 1033 0 0 ; @[IFU.scala 374:52]
1224 uext 326 222 1
1225 one 1
1226 uext 326 1225 64
1227 add 326 1224 1226 ; @[GTimer.scala 25:12]
1228 slice 7 1227 63 0 ; @[GTimer.scala 25:12]
1229 uext 326 223 1
1230 one 1
1231 uext 326 1230 64
1232 add 326 1229 1231 ; @[GTimer.scala 25:12]
1233 slice 7 1232 63 0 ; @[GTimer.scala 25:12]
1234 not 1 1223 ; @[IFU.scala 391:41]
1235 or 1 905 1223 ; @[IFU.scala 374:38]
1236 const 12 101
1237 eq 1 543 1236 ; @[Cache.scala 601:30]
1238 not 1 545 ; @[Cache.scala 601:51]
1239 and 1 1237 1238 ; @[Cache.scala 601:47] @[Cache.scala 676:17] @[EmbeddedTLB.scala 141:15 160:56 161:24] @[EmbeddedTLB.scala 422:17] @[Frontend.scala 117:11]
1240 and 1 1235 1239 ; @[Decoupled.scala 52:35]
1241 or 1 905 224 ; @[StopWatch.scala 24:20 30:{20,24}]
1242 zero 1
1243 ite 1 1240 1242 1241 ; @[StopWatch.scala 31:{19,23}]
1244 redor 1 1033 ; @[IFU.scala 394:37]
1245 zero 1
1246 concat 58 1220 1245 ; @[Cat.scala 30:58]
1247 sort bitvec 82
1248 concat 1247 1222 218 ; @[Cat.scala 30:58]
1249 and 1 1239 1234 ; @[IFU.scala 391:38]
1250 ite 7 544 548 550 ; @[Cache.scala 608:31] @[Cache.scala 676:17] @[EmbeddedTLB.scala 141:15 160:56 162:29] @[EmbeddedTLB.scala 422:17] @[Frontend.scala 117:11] @[IFU.scala 384:21] @[Cache.scala 612:93] @[Cache.scala 676:17] @[EmbeddedTLB.scala 141:15 160:56 164:34] @[EmbeddedTLB.scala 422:17]
1251 slice 1247 552 81 0 ; @[Frontend.scala 117:11]
1252 slice 58 1251 38 0 ; @[IFU.scala 386:24]
1253 slice 58 1251 77 39 ; @[IFU.scala 387:26]
1254 slice 5 1251 81 78 ; @[IFU.scala 388:27]
1255 const 51 10
1256 eq 1 225 1255 ; @[NaiveIBF.scala 90:23]
1257 ones 51
1258 eq 1 225 1257 ; @[NaiveIBF.scala 90:47]
1259 or 1 1256 1258 ; @[NaiveIBF.scala 90:38]
1260 read 7 236 245 ; @[FlushableQueue.scala 47:15] @[Frontend.scala 104:11]
1261 sort bitvec 80
1262 zero 226
1263 concat 1261 1262 1260 ; @[Cat.scala 30:58]
1264 slice 226 1263 15 0 ; @[NaiveIBF.scala 90:80]
1265 concat 10 1264 227 ; @[Cat.scala 30:58]
1266 zero 51
1267 eq 1 225 1266 ; @[NaiveIBF.scala 41:28]
1268 read 58 238 245 ; @[FlushableQueue.scala 47:15] @[Frontend.scala 104:11]
1269 slice 12 1268 2 0 ; @[NaiveIBF.scala 41:53]
1270 ite 12 1267 1269 228 ; @[NaiveIBF.scala 41:21]
1271 zero 1
1272 uext 12 1271 2
1273 eq 1 1272 1270 ; @[LookupTree.scala 24:34]
1274 slice 10 1263 31 0 ; @[NaiveIBF.scala 91:23]
1275 zero 1
1276 uext 10 1275 31
1277 ite 10 1273 1274 1276 ; @[Mux.scala 27:72]
1278 const 51 10
1279 uext 12 1278 1
1280 eq 1 1279 1270 ; @[LookupTree.scala 24:34]
1281 slice 10 1263 47 16 ; @[NaiveIBF.scala 92:23]
1282 zero 1
1283 uext 10 1282 31
1284 ite 10 1280 1281 1283 ; @[Mux.scala 27:72]
1285 or 10 1277 1284 ; @[Mux.scala 27:72]
1286 const 12 100
1287 eq 1 1286 1270 ; @[LookupTree.scala 24:34]
1288 slice 10 1263 63 32 ; @[NaiveIBF.scala 93:23]
1289 zero 1
1290 uext 10 1289 31
1291 ite 10 1287 1288 1290 ; @[Mux.scala 27:72]
1292 or 10 1285 1291 ; @[Mux.scala 27:72]
1293 const 12 110
1294 eq 1 1293 1270 ; @[LookupTree.scala 24:34]
1295 slice 10 1263 79 48 ; @[NaiveIBF.scala 94:23]
1296 zero 1
1297 uext 10 1296 31
1298 ite 10 1294 1295 1297 ; @[Mux.scala 27:72]
1299 or 10 1292 1298 ; @[Mux.scala 27:72]
1300 ite 10 1259 1265 1299 ; @[NaiveIBF.scala 90:15]
1301 slice 51 1300 1 0 ; @[NaiveIBF.scala 34:20]
1302 ones 51
1303 neq 1 1301 1302 ; @[NaiveIBF.scala 34:26]
1304 zero 1
1305 uext 12 1304 2
1306 eq 1 1270 1305 ; @[NaiveIBF.scala 48:28]
1307 not 1 1303 ; @[NaiveIBF.scala 48:40]
1308 read 5 243 245 ; @[FlushableQueue.scala 47:15] @[Frontend.scala 104:11]
1309 slice 1 1308 0 0 ; @[NaiveIBF.scala 48:55]
1310 or 1 1307 1309 ; @[NaiveIBF.scala 48:47]
1311 and 1 1306 1310 ; @[NaiveIBF.scala 48:36]
1312 const 12 100
1313 eq 1 1270 1312 ; @[NaiveIBF.scala 48:72]
1314 and 1 1313 1310 ; @[NaiveIBF.scala 48:80]
1315 or 1 1311 1314 ; @[NaiveIBF.scala 48:60]
1316 const 51 10
1317 uext 12 1316 1
1318 eq 1 1270 1317 ; @[NaiveIBF.scala 48:116]
1319 slice 1 1308 1 1 ; @[NaiveIBF.scala 48:142]
1320 or 1 1303 1319 ; @[NaiveIBF.scala 48:134]
1321 and 1 1318 1320 ; @[NaiveIBF.scala 48:124]
1322 or 1 1315 1321 ; @[NaiveIBF.scala 48:104]
1323 const 12 110
1324 eq 1 1270 1323 ; @[NaiveIBF.scala 48:159]
1325 and 1 1324 1303 ; @[NaiveIBF.scala 48:167]
1326 or 1 1322 1325 ; @[NaiveIBF.scala 48:147]
1327 not 1 1309 ; @[NaiveIBF.scala 51:47]
1328 and 1 1303 1327 ; @[NaiveIBF.scala 51:44]
1329 and 1 1306 1328 ; @[NaiveIBF.scala 51:34]
1330 and 1 1313 1328 ; @[NaiveIBF.scala 51:78]
1331 or 1 1329 1330 ; @[NaiveIBF.scala 51:58]
1332 and 1 1318 1307 ; @[NaiveIBF.scala 51:122]
1333 not 1 1319 ; @[NaiveIBF.scala 51:135]
1334 and 1 1332 1333 ; @[NaiveIBF.scala 51:132]
1335 or 1 1331 1334 ; @[NaiveIBF.scala 51:102]
1336 and 1 1324 1307 ; @[NaiveIBF.scala 52:37]
1337 slice 1 1308 2 2 ; @[NaiveIBF.scala 52:56]
1338 not 1 1337 ; @[NaiveIBF.scala 52:50]
1339 and 1 1336 1338 ; @[NaiveIBF.scala 52:47]
1340 and 1 1336 1337 ; @[NaiveIBF.scala 53:51]
1341 slice 1 1308 3 3 ; @[NaiveIBF.scala 54:24]
1342 one 51
1343 eq 1 225 1342 ; @[NaiveIBF.scala 57:45]
1344 or 1 1267 1343 ; @[NaiveIBF.scala 57:36]
1345 and 1 1344 1339 ; @[NaiveIBF.scala 57:58]
1346 not 1 246 ; @[FlushableQueue.scala 29:36]
1347 and 1 903 1346 ; @[FlushableQueue.scala 29:33]
1348 not 1 1347 ; @[FlushableQueue.scala 45:19] @[Frontend.scala 104:11]
1349 and 1 1345 1348 ; @[NaiveIBF.scala 57:72]
1350 not 1 1341 ; @[NaiveIBF.scala 57:90]
1351 and 1 1349 1350 ; @[NaiveIBF.scala 57:87]
1352 uext 326 229 1
1353 one 1
1354 uext 326 1353 64
1355 add 326 1352 1354 ; @[GTimer.scala 25:12]
1356 slice 7 1355 63 0 ; @[GTimer.scala 25:12]
1357 not 1 2 ; @[Debug.scala 56:24]
1358 not 1 1351 ; @[NaiveIBF.scala 59:10]
1359 not 1 1358 ; @[NaiveIBF.scala 59:9]
1360 or 1 1339 1340 ; @[NaiveIBF.scala 60:81]
1361 and 1 1344 1360 ; @[NaiveIBF.scala 60:66]
1362 and 1 1361 1348 ; @[NaiveIBF.scala 60:100]
1363 and 1 1362 1341 ; @[NaiveIBF.scala 60:115]
1364 sort bitvec 36
1365 slice 1364 1268 38 3 ; @[NaiveIBF.scala 68:37]
1366 read 58 239 245 ; @[FlushableQueue.scala 47:15] @[Frontend.scala 104:11]
1367 slice 12 1366 2 0 ; @[NaiveIBF.scala 69:72]
1368 const 12 100
1369 eq 1 1367 1368 ; @[NaiveIBF.scala 69:78]
1370 and 1 1332 1369 ; @[NaiveIBF.scala 69:54]
1371 and 1 1370 1333 ; @[NaiveIBF.scala 69:86]
1372 slice 1 1033 1 1 ; @[Frontend.scala 111:34]
1373 not 1 1372 ; @[NaiveIBF.scala 97:8]
1374 zero 51
1375 eq 1 1374 225 ; @[NaiveIBF.scala 98:18]
1376 or 1 1326 1335 ; @[NaiveIBF.scala 100:28]
1377 or 1 1326 1371 ; @[NaiveIBF.scala 101:28]
1378 uext 494 1268 1
1379 const 51 10
1380 uext 494 1379 38
1381 add 494 1378 1380 ; @[NaiveIBF.scala 103:76]
1382 slice 58 1381 38 0 ; @[NaiveIBF.scala 103:76]
1383 uext 494 1268 1
1384 const 12 100
1385 uext 494 1384 37
1386 add 494 1383 1385 ; @[NaiveIBF.scala 103:95]
1387 slice 58 1386 38 0 ; @[NaiveIBF.scala 103:95]
1388 ite 58 1303 1382 1387 ; @[NaiveIBF.scala 103:55]
1389 ite 58 1326 1366 1388 ; @[NaiveIBF.scala 103:23] @[Pipeline.scala 31:17] @[IDU.scala 199:12]
1390 not 1 247 ; @[IDU.scala 162:18]
1391 uext 12 745 1
1392 one 1
1393 uext 12 1392 2
1394 add 12 1391 1393 ; @[PipelineVector.scala 33:63]
1395 slice 51 1394 1 0 ; @[PipelineVector.scala 33:63]
1396 neq 1 1395 746 ; @[PipelineVector.scala 33:74]
1397 uext 12 745 1
1398 const 51 10
1399 uext 12 1398 1
1400 add 12 1397 1399 ; @[PipelineVector.scala 33:63]
1401 slice 51 1400 1 0 ; @[PipelineVector.scala 33:63]
1402 neq 1 1401 746 ; @[PipelineVector.scala 33:74]
1403 and 1 1396 1402 ; @[PipelineVector.scala 33:124] @[IDU.scala 161:16] @[IDU.scala 201:13] @[Frontend.scala 112:10]
1404 not 1 247 ; @[PipelineVector.scala 50:39]
1405 or 1 1403 1404 ; @[PipelineVector.scala 50:36] @[Frontend.scala 112:10] @[IDU.scala 201:13]
1406 and 1 1405 247 ; @[Decoupled.scala 52:35]
1407 sort bitvec 12
1408 slice 1407 354 11 0 ; @[CSR.scala 605:20]
1409 slice 1407 355 11 0
1410 slice 1 1409 11 11 ; @[CSR.scala 262:47]
1411 slice 1 1409 10 10 ; @[CSR.scala 262:47]
1412 concat 51 1410 1411 ; @[CSR.scala 416:27]
1413 slice 1 1409 9 9 ; @[CSR.scala 262:47]
1414 concat 12 1412 1413 ; @[CSR.scala 416:27]
1415 slice 1 1409 8 8 ; @[CSR.scala 262:47]
1416 slice 1 1409 7 7 ; @[CSR.scala 262:47]
1417 concat 51 1415 1416 ; @[CSR.scala 416:27]
1418 slice 1 1409 6 6 ; @[CSR.scala 262:47]
1419 concat 12 1417 1418 ; @[CSR.scala 416:27]
1420 concat 345 1414 1419 ; @[CSR.scala 416:27]
1421 slice 1 1409 5 5 ; @[CSR.scala 262:47]
1422 slice 1 1409 4 4 ; @[CSR.scala 262:47]
1423 concat 51 1421 1422 ; @[CSR.scala 416:27]
1424 slice 1 1409 3 3 ; @[CSR.scala 262:47]
1425 concat 12 1423 1424 ; @[CSR.scala 416:27]
1426 slice 1 1409 2 2 ; @[CSR.scala 262:47]
1427 slice 1 1409 1 1 ; @[CSR.scala 262:47]
1428 concat 51 1426 1427 ; @[CSR.scala 416:27]
1429 slice 1 1409 0 0 ; @[CSR.scala 262:47]
1430 concat 12 1428 1429 ; @[CSR.scala 416:27]
1431 concat 345 1425 1430 ; @[CSR.scala 416:27]
1432 concat 1407 1420 1431 ; @[CSR.scala 416:27]
1433 and 1407 1408 1432 ; @[CSR.scala 605:27]
1434 uext 7 1432 52
1435 and 7 359 1434 ; @[CSR.scala 599:26]
1436 slice 1 1435 11 11 ; @[CSR.scala 604:28]
1437 one 1
1438 uext 51 1437 1
1439 eq 1 378 1438 ; @[CSR.scala 600:72]
1440 slice 1 357 1 1 ; @[CSR.scala 299:39]
1441 and 1 1439 1440 ; @[CSR.scala 600:83]
1442 one 1
1443 uext 51 1442 1
1444 ugte 1 378 1443
1445 not 1 1444 ; @[CSR.scala 600:125]
1446 or 1 1441 1445 ; @[CSR.scala 600:106]
1447 ones 51
1448 eq 1 378 1447 ; @[CSR.scala 565:25]
1449 slice 1 357 3 3 ; @[CSR.scala 299:39]
1450 and 1 1448 1449 ; @[CSR.scala 601:64]
1451 ones 51
1452 ugte 1 378 1451
1453 not 1 1452 ; @[CSR.scala 601:106]
1454 or 1 1450 1453 ; @[CSR.scala 601:87]
1455 ite 1 1436 1446 1454 ; @[CSR.scala 600:51]
1456 slice 1 1435 10 10 ; @[CSR.scala 604:28]
1457 ite 1 1456 1446 1454 ; @[CSR.scala 600:51]
1458 concat 51 1455 1457 ; @[CSR.scala 605:65]
1459 slice 1 1435 9 9 ; @[CSR.scala 604:28]
1460 ite 1 1459 1446 1454 ; @[CSR.scala 600:51]
1461 concat 12 1458 1460 ; @[CSR.scala 605:65]
1462 slice 1 1435 8 8 ; @[CSR.scala 604:28]
1463 ite 1 1462 1446 1454 ; @[CSR.scala 600:51]
1464 slice 1 1435 7 7 ; @[CSR.scala 604:28]
1465 ite 1 1464 1446 1454 ; @[CSR.scala 600:51]
1466 concat 51 1463 1465 ; @[CSR.scala 605:65]
1467 slice 1 1435 6 6 ; @[CSR.scala 604:28]
1468 ite 1 1467 1446 1454 ; @[CSR.scala 600:51]
1469 concat 12 1466 1468 ; @[CSR.scala 605:65]
1470 concat 345 1461 1469 ; @[CSR.scala 605:65]
1471 slice 1 1435 5 5 ; @[CSR.scala 604:28]
1472 ite 1 1471 1446 1454 ; @[CSR.scala 600:51]
1473 slice 1 1435 4 4 ; @[CSR.scala 604:28]
1474 ite 1 1473 1446 1454 ; @[CSR.scala 600:51]
1475 concat 51 1472 1474 ; @[CSR.scala 605:65]
1476 slice 1 1435 3 3 ; @[CSR.scala 604:28]
1477 ite 1 1476 1446 1454 ; @[CSR.scala 600:51]
1478 concat 12 1475 1477 ; @[CSR.scala 605:65]
1479 slice 1 1435 2 2 ; @[CSR.scala 604:28]
1480 ite 1 1479 1446 1454 ; @[CSR.scala 600:51]
1481 slice 1 1435 1 1 ; @[CSR.scala 604:28]
1482 ite 1 1481 1446 1454 ; @[CSR.scala 600:51]
1483 concat 51 1480 1482 ; @[CSR.scala 605:65]
1484 slice 1 1435 0 0 ; @[CSR.scala 604:28]
1485 ite 1 1484 1446 1454 ; @[CSR.scala 600:51]
1486 concat 12 1483 1485 ; @[CSR.scala 605:65]
1487 concat 345 1478 1486 ; @[CSR.scala 605:65]
1488 concat 1407 1470 1487 ; @[CSR.scala 605:65]
1489 and 1407 1433 1488 ; @[CSR.scala 605:49]
1490 redor 1 1489 ; @[IDU.scala 172:22]
1491 not 1 1490 ; @[IDU.scala 162:49]
1492 and 1 1406 1491 ; @[IDU.scala 162:46]
1493 or 1 1390 1492 ; @[IDU.scala 162:31] @[IDU.scala 199:12] @[Pipeline.scala 29:16]
1494 one 51
1495 eq 1 1494 225 ; @[NaiveIBF.scala 98:18]
1496 const 51 10
1497 eq 1 1496 225 ; @[NaiveIBF.scala 98:18]
1498 ones 51
1499 eq 1 1498 225 ; @[NaiveIBF.scala 98:18]
1500 and 1 1499 1348 ; @[NaiveIBF.scala 164:15 98:18]
1501 ite 1 1497 1348 1500 ; @[NaiveIBF.scala 152:15 98:18]
1502 ite 1 1495 1376 1501 ; @[NaiveIBF.scala 124:15 98:18]
1503 ite 1 1375 1376 1502 ; @[NaiveIBF.scala 100:15 98:18]
1504 not 1 1373
1505 ite 1 1504 64 1503 ; @[NaiveIBF.scala 97:18]
1506 and 1 1348 1505 ; @[NaiveIBF.scala 187:31]
1507 and 1 1493 1506 ; @[Decoupled.scala 52:35]
1508 and 1 1507 1326 ; @[NaiveIBF.scala 104:26]
1509 zero 51
1510 ite 51 1508 1509 225 ; @[NaiveIBF.scala 104:{39,46} 39:22]
1511 and 1 1507 1335 ; @[NaiveIBF.scala 105:26]
1512 const 51 10
1513 uext 12 1512 1
1514 const 12 100
1515 ite 12 1303 1513 1514 ; @[NaiveIBF.scala 107:38]
1516 uext 5 1270 1
1517 uext 5 1515 1
1518 add 5 1516 1517 ; @[NaiveIBF.scala 107:33]
1519 slice 12 1518 2 0 ; @[NaiveIBF.scala 107:33]
1520 one 51
1521 ite 51 1511 1520 1510 ; @[NaiveIBF.scala 105:37 106:17]
1522 ite 12 1511 1519 228 ; @[NaiveIBF.scala 105:37 107:21 40:26]
1523 and 1 1339 1348 ; @[NaiveIBF.scala 109:25]
1524 slice 226 1260 63 48 ; @[NaiveIBF.scala 112:43]
1525 const 51 10
1526 ite 51 1523 1525 1521 ; @[NaiveIBF.scala 109:40 110:17]
1527 concat 58 1365 228 ; @[Cat.scala 30:58]
1528 zero 58
1529 ite 58 1499 230 1528 ; @[NaiveIBF.scala 161:15 98:18]
1530 ite 58 1497 230 1529 ; @[NaiveIBF.scala 149:15 98:18]
1531 ite 58 1495 1527 1530 ; @[NaiveIBF.scala 126:15 98:18]
1532 ite 58 1375 1268 1531 ; @[NaiveIBF.scala 102:15 98:18]
1533 not 1 1373
1534 not 1 1373
1535 ite 58 1534 63 1532 ; @[NaiveIBF.scala 97:18]
1536 ite 58 1523 1535 230 ; @[NaiveIBF.scala 109:40 111:22 64:23]
1537 ite 226 1523 1524 227 ; @[NaiveIBF.scala 109:40 112:24 66:25]
1538 read 1 241 245 ; @[FlushableQueue.scala 47:15] @[Frontend.scala 104:11]
1539 ite 1 1523 1538 232 ; @[NaiveIBF.scala 109:40 113:23 67:28]
1540 and 1 1340 1348 ; @[NaiveIBF.scala 115:29]
1541 ones 51
1542 ite 51 1540 1541 1526 ; @[NaiveIBF.scala 115:44 116:17]
1543 ite 58 1540 1535 1536 ; @[NaiveIBF.scala 115:44 117:22]
1544 ite 58 1540 1366 231 ; @[NaiveIBF.scala 115:44 118:23 65:24]
1545 ite 226 1540 1524 1537 ; @[NaiveIBF.scala 115:44 119:24]
1546 ite 1 1540 1538 1539 ; @[NaiveIBF.scala 115:44 120:23]
1547 uext 494 1535 1
1548 const 51 10
1549 uext 494 1548 38
1550 add 494 1547 1549 ; @[NaiveIBF.scala 127:68]
1551 slice 58 1550 38 0 ; @[NaiveIBF.scala 127:68]
1552 uext 494 1535 1
1553 const 12 100
1554 uext 494 1553 37
1555 add 494 1552 1554 ; @[NaiveIBF.scala 127:79]
1556 slice 58 1555 38 0 ; @[NaiveIBF.scala 127:79]
1557 ite 58 1303 1551 1556 ; @[NaiveIBF.scala 127:55]
1558 ite 58 1326 1366 1557 ; @[NaiveIBF.scala 127:23]
1559 uext 494 230 1
1560 const 12 100
1561 uext 494 1560 37
1562 add 494 1559 1561 ; @[NaiveIBF.scala 150:31]
1563 slice 58 1562 38 0 ; @[NaiveIBF.scala 150:31]
1564 one 51
1565 ite 51 1507 1564 225 ; @[NaiveIBF.scala 154:26 155:17 39:22]
1566 const 51 10
1567 uext 12 1566 1
1568 ite 12 1507 1567 228 ; @[NaiveIBF.scala 154:26 156:21 40:26]
1569 zero 51
1570 ite 51 1507 1569 225 ; @[NaiveIBF.scala 166:26 167:17 39:22]
1571 zero 58
1572 ite 58 1499 231 1571 ; @[NaiveIBF.scala 162:17 98:18]
1573 ite 51 1499 1570 225 ; @[NaiveIBF.scala 98:18 39:22]
1574 ite 58 1497 1563 1572 ; @[NaiveIBF.scala 150:17 98:18]
1575 zero 1
1576 ite 1 1497 1575 1499 ; @[NaiveIBF.scala 153:15 98:18]
1577 ite 51 1497 1565 1573 ; @[NaiveIBF.scala 98:18]
1578 ite 12 1497 1568 228 ; @[NaiveIBF.scala 98:18 40:26]
1579 ite 1 1495 1377 1576 ; @[NaiveIBF.scala 125:15 98:18]
1580 ite 58 1495 1558 1574 ; @[NaiveIBF.scala 127:17 98:18]
1581 ite 51 1495 1542 1577 ; @[NaiveIBF.scala 98:18]
1582 ite 12 1495 1522 1578 ; @[NaiveIBF.scala 98:18]
1583 ite 58 1495 1543 230 ; @[NaiveIBF.scala 98:18 64:23]
1584 ite 226 1495 1545 227 ; @[NaiveIBF.scala 98:18 66:25]
1585 ite 1 1495 1546 232 ; @[NaiveIBF.scala 98:18 67:28]
1586 ite 58 1495 1544 231 ; @[NaiveIBF.scala 98:18 65:24]
1587 ite 1 1375 1377 1579 ; @[NaiveIBF.scala 101:15 98:18]
1588 ite 58 1375 1389 1580 ; @[NaiveIBF.scala 103:17 98:18]
1589 ite 51 1375 1542 1581 ; @[NaiveIBF.scala 98:18]
1590 ite 12 1375 1522 1582 ; @[NaiveIBF.scala 98:18]
1591 ite 58 1375 1543 1583 ; @[NaiveIBF.scala 98:18]
1592 ite 226 1375 1545 1584 ; @[NaiveIBF.scala 98:18]
1593 ite 1 1375 1546 1585 ; @[NaiveIBF.scala 98:18]
1594 ite 58 1375 1544 1586 ; @[NaiveIBF.scala 98:18]
1595 not 1 1373
1596 not 1 1373
1597 not 1 1373
1598 ite 1 1597 65 1587 ; @[NaiveIBF.scala 97:18]
1599 not 1 1373
1600 not 1 1373
1601 ite 58 1600 66 1588 ; @[NaiveIBF.scala 97:18]
1602 zero 51
1603 ite 51 1373 1589 1602 ; @[NaiveIBF.scala 172:11 97:18]
1604 ite 12 1373 1590 228 ; @[NaiveIBF.scala 97:18 40:26]
1605 ite 1 1373 1593 232 ; @[NaiveIBF.scala 97:18 67:28]
1606 eq 1 1601 1556 ; @[NaiveIBF.scala 185:37]
1607 and 1 1606 1307 ; @[NaiveIBF.scala 185:51]
1608 eq 1 1601 1551 ; @[NaiveIBF.scala 185:74]
1609 and 1 1608 1303 ; @[NaiveIBF.scala 185:88]
1610 or 1 1607 1609 ; @[NaiveIBF.scala 185:62]
1611 zero 1
1612 one 1
1613 ite 1 1610 1611 1612 ; @[NaiveIBF.scala 185:27]
1614 not 1 1348 ; @[NaiveIBF.scala 188:19]
1615 and 1 1507 1598 ; @[NaiveIBF.scala 188:48]
1616 or 1 1614 1615 ; @[NaiveIBF.scala 188:32]
1617 or 1 1258 1256 ; @[NaiveIBF.scala 191:133]
1618 and 1 232 1617 ; @[NaiveIBF.scala 191:102]
1619 and 1 1538 1617 ; @[NaiveIBF.scala 192:74]
1620 not 1 232 ; @[NaiveIBF.scala 192:133]
1621 or 1 1616 1363 ; @[NaiveIBF.scala 188:58]
1622 uext 7 1300 32 ; @[NaiveIBF.scala 184:21]
1623 not 1 1373
1624 ite 58 1623 63 1532 ; @[NaiveIBF.scala 97:18]
1625 not 1 1373
1626 ite 58 1625 66 1588 ; @[NaiveIBF.scala 97:18]
1627 or 1 1538 1618 ; @[NaiveIBF.scala 191:87]
1628 uext 5 1613 3 ; @[NaiveIBF.scala 185:21]
1629 and 1 1619 1620 ; @[NaiveIBF.scala 192:130]
1630 implies 1 1357 1358
1631 not 1 1630
1632 bad 1631 ; frontend_ibf_assert @[NaiveIBF.scala 59:9] @[Pipeline.scala 30:16] @[IDU.scala 199:12]
1633 sort bitvec 15
1634 const 1633 111000001111111
1635 uext 7 1634 49
1636 and 7 248 1635 ; @[Lookup.scala 31:38]
1637 const 148 10011
1638 uext 7 1637 59
1639 eq 1 1638 1636 ; @[Lookup.scala 31:38]
1640 const 10 11111100000000000111000001111111
1641 uext 7 1640 32
1642 and 7 248 1641 ; @[Lookup.scala 31:38]
1643 sort bitvec 13
1644 const 1643 1000000010011
1645 uext 7 1644 51
1646 eq 1 1645 1642 ; @[Lookup.scala 31:38]
1647 sort bitvec 14
1648 const 1647 10000000010011
1649 uext 7 1648 50
1650 eq 1 1649 1636 ; @[Lookup.scala 31:38]
1651 const 1647 11000000010011
1652 uext 7 1651 50
1653 eq 1 1652 1636 ; @[Lookup.scala 31:38]
1654 const 1633 100000000010011
1655 uext 7 1654 49
1656 eq 1 1655 1636 ; @[Lookup.scala 31:38]
1657 const 1633 101000000010011
1658 uext 7 1657 49
1659 eq 1 1658 1642 ; @[Lookup.scala 31:38]
1660 const 1633 110000000010011
1661 uext 7 1660 49
1662 eq 1 1661 1636 ; @[Lookup.scala 31:38]
1663 const 1633 111000000010011
1664 uext 7 1663 49
1665 eq 1 1664 1636 ; @[Lookup.scala 31:38]
1666 sort bitvec 31
1667 const 1666 1000000000000000101000000010011
1668 uext 7 1667 33
1669 eq 1 1668 1642 ; @[Lookup.scala 31:38]
1670 const 10 11111110000000000111000001111111
1671 uext 7 1670 32
1672 and 7 248 1671 ; @[Lookup.scala 31:38]
1673 const 345 110011
1674 uext 7 1673 58
1675 eq 1 1674 1672 ; @[Lookup.scala 31:38]
1676 const 1643 1000000110011
1677 uext 7 1676 51
1678 eq 1 1677 1672 ; @[Lookup.scala 31:38]
1679 const 1647 10000000110011
1680 uext 7 1679 50
1681 eq 1 1680 1672 ; @[Lookup.scala 31:38]
1682 const 1647 11000000110011
1683 uext 7 1682 50
1684 eq 1 1683 1672 ; @[Lookup.scala 31:38]
1685 const 1633 100000000110011
1686 uext 7 1685 49
1687 eq 1 1686 1672 ; @[Lookup.scala 31:38]
1688 const 1633 101000000110011
1689 uext 7 1688 49
1690 eq 1 1689 1672 ; @[Lookup.scala 31:38]
1691 const 1633 110000000110011
1692 uext 7 1691 49
1693 eq 1 1692 1672 ; @[Lookup.scala 31:38]
1694 const 1633 111000000110011
1695 uext 7 1694 49
1696 eq 1 1695 1672 ; @[Lookup.scala 31:38]
1697 const 1666 1000000000000000000000000110011
1698 uext 7 1697 33
1699 eq 1 1698 1672 ; @[Lookup.scala 31:38]
1700 const 1666 1000000000000000101000000110011
1701 uext 7 1700 33
1702 eq 1 1701 1672 ; @[Lookup.scala 31:38]
1703 ones 153
1704 uext 7 1703 57
1705 and 7 248 1704 ; @[Lookup.scala 31:38]
1706 const 148 10111
1707 uext 7 1706 59
1708 eq 1 1707 1705 ; @[Lookup.scala 31:38]
1709 const 345 110111
1710 uext 7 1709 58
1711 eq 1 1710 1705 ; @[Lookup.scala 31:38]
1712 const 153 1101111
1713 uext 7 1712 57
1714 eq 1 1713 1705 ; @[Lookup.scala 31:38]
1715 const 153 1100111
1716 uext 7 1715 57
1717 eq 1 1716 1636 ; @[Lookup.scala 31:38]
1718 const 153 1100011
1719 uext 7 1718 57
1720 eq 1 1719 1636 ; @[Lookup.scala 31:38]
1721 const 1643 1000001100011
1722 uext 7 1721 51
1723 eq 1 1722 1636 ; @[Lookup.scala 31:38]
1724 const 1633 100000001100011
1725 uext 7 1724 49
1726 eq 1 1725 1636 ; @[Lookup.scala 31:38]
1727 const 1633 101000001100011
1728 uext 7 1727 49
1729 eq 1 1728 1636 ; @[Lookup.scala 31:38]
1730 const 1633 110000001100011
1731 uext 7 1730 49
1732 eq 1 1731 1636 ; @[Lookup.scala 31:38]
1733 const 1633 111000001100011
1734 uext 7 1733 49
1735 eq 1 1734 1636 ; @[Lookup.scala 31:38]
1736 ones 51
1737 uext 7 1736 62
1738 eq 1 1737 1636 ; @[Lookup.scala 31:38]
1739 const 1643 1000000000011
1740 uext 7 1739 51
1741 eq 1 1740 1636 ; @[Lookup.scala 31:38]
1742 const 1647 10000000000011
1743 uext 7 1742 50
1744 eq 1 1743 1636 ; @[Lookup.scala 31:38]
1745 const 1633 100000000000011
1746 uext 7 1745 49
1747 eq 1 1746 1636 ; @[Lookup.scala 31:38]
1748 const 1633 101000000000011
1749 uext 7 1748 49
1750 eq 1 1749 1636 ; @[Lookup.scala 31:38]
1751 const 345 100011
1752 uext 7 1751 58
1753 eq 1 1752 1636 ; @[Lookup.scala 31:38]
1754 const 1643 1000000100011
1755 uext 7 1754 51
1756 eq 1 1755 1636 ; @[Lookup.scala 31:38]
1757 const 1647 10000000100011
1758 uext 7 1757 50
1759 eq 1 1758 1636 ; @[Lookup.scala 31:38]
1760 const 148 11011
1761 uext 7 1760 59
1762 eq 1 1761 1636 ; @[Lookup.scala 31:38]
1763 const 1643 1000000011011
1764 uext 7 1763 51
1765 eq 1 1764 1672 ; @[Lookup.scala 31:38]
1766 const 1633 101000000011011
1767 uext 7 1766 49
1768 eq 1 1767 1672 ; @[Lookup.scala 31:38]
1769 const 1666 1000000000000000101000000011011
1770 uext 7 1769 33
1771 eq 1 1770 1672 ; @[Lookup.scala 31:38]
1772 const 1643 1000000111011
1773 uext 7 1772 51
1774 eq 1 1773 1672 ; @[Lookup.scala 31:38]
1775 const 1633 101000000111011
1776 uext 7 1775 49
1777 eq 1 1776 1672 ; @[Lookup.scala 31:38]
1778 const 1666 1000000000000000101000000111011
1779 uext 7 1778 33
1780 eq 1 1779 1672 ; @[Lookup.scala 31:38]
1781 const 345 111011
1782 uext 7 1781 58
1783 eq 1 1782 1672 ; @[Lookup.scala 31:38]
1784 const 1666 1000000000000000000000000111011
1785 uext 7 1784 33
1786 eq 1 1785 1672 ; @[Lookup.scala 31:38]
1787 const 1633 110000000000011
1788 uext 7 1787 49
1789 eq 1 1788 1636 ; @[Lookup.scala 31:38]
1790 const 1647 11000000000011
1791 uext 7 1790 50
1792 eq 1 1791 1636 ; @[Lookup.scala 31:38]
1793 const 1647 11000000100011
1794 uext 7 1793 50
1795 eq 1 1794 1636 ; @[Lookup.scala 31:38]
1796 const 153 1101011
1797 uext 7 1796 57
1798 eq 1 1797 1636 ; @[Lookup.scala 31:38]
1799 sort bitvec 26
1800 const 1799 10000000000000000000110011
1801 uext 7 1800 38
1802 eq 1 1801 1672 ; @[Lookup.scala 31:38]
1803 const 1799 10000000000001000000110011
1804 uext 7 1803 38
1805 eq 1 1804 1672 ; @[Lookup.scala 31:38]
1806 const 1799 10000000000010000000110011
1807 uext 7 1806 38
1808 eq 1 1807 1672 ; @[Lookup.scala 31:38]
1809 const 1799 10000000000011000000110011
1810 uext 7 1809 38
1811 eq 1 1810 1672 ; @[Lookup.scala 31:38]
1812 const 1799 10000000000100000000110011
1813 uext 7 1812 38
1814 eq 1 1813 1672 ; @[Lookup.scala 31:38]
1815 const 1799 10000000000101000000110011
1816 uext 7 1815 38
1817 eq 1 1816 1672 ; @[Lookup.scala 31:38]
1818 const 1799 10000000000110000000110011
1819 uext 7 1818 38
1820 eq 1 1819 1672 ; @[Lookup.scala 31:38]
1821 const 1799 10000000000111000000110011
1822 uext 7 1821 38
1823 eq 1 1822 1672 ; @[Lookup.scala 31:38]
1824 const 1799 10000000000000000000111011
1825 uext 7 1824 38
1826 eq 1 1825 1672 ; @[Lookup.scala 31:38]
1827 const 1799 10000000000100000000111011
1828 uext 7 1827 38
1829 eq 1 1828 1672 ; @[Lookup.scala 31:38]
1830 const 1799 10000000000101000000111011
1831 uext 7 1830 38
1832 eq 1 1831 1672 ; @[Lookup.scala 31:38]
1833 const 1799 10000000000110000000111011
1834 uext 7 1833 38
1835 eq 1 1834 1672 ; @[Lookup.scala 31:38]
1836 const 1799 10000000000111000000111011
1837 uext 7 1836 38
1838 eq 1 1837 1672 ; @[Lookup.scala 31:38]
1839 ones 10
1840 uext 7 1839 32
1841 and 7 248 1840 ; @[Lookup.scala 31:38]
1842 const 153 1110011
1843 uext 7 1842 57
1844 eq 1 1843 1841 ; @[Lookup.scala 31:38]
1845 sort bitvec 21
1846 const 1845 100000000000001110011
1847 uext 7 1846 43
1848 eq 1 1847 1841 ; @[Lookup.scala 31:38]
1849 const 1002 110000001000000000000001110011
1850 uext 7 1849 34
1851 eq 1 1850 1841 ; @[Lookup.scala 31:38]
1852 ones 5
1853 uext 7 1852 60
1854 eq 1 1853 1636 ; @[Lookup.scala 31:38]
1855 sort bitvec 29
1856 const 1855 10000010100000000000001110011
1857 uext 7 1856 35
1858 eq 1 1857 1841 ; @[Lookup.scala 31:38]
1859 const 10 11111001111100000111000001111111
1860 uext 7 1859 32
1861 and 7 248 1860 ; @[Lookup.scala 31:38]
1862 const 1855 10000000000000011000000101111
1863 uext 7 1862 35
1864 eq 1 1863 1861 ; @[Lookup.scala 31:38]
1865 const 1855 10000000000000010000000101111
1866 uext 7 1865 35
1867 eq 1 1866 1861 ; @[Lookup.scala 31:38]
1868 const 10 11111000000000000111000001111111
1869 uext 7 1868 32
1870 and 7 248 1869 ; @[Lookup.scala 31:38]
1871 const 1855 11000000000000011000000101111
1872 uext 7 1871 35
1873 eq 1 1872 1870 ; @[Lookup.scala 31:38]
1874 const 1855 11000000000000010000000101111
1875 uext 7 1874 35
1876 eq 1 1875 1870 ; @[Lookup.scala 31:38]
1877 const 10 11111000000000000110000001111111
1878 uext 7 1877 32
1879 and 7 248 1878 ; @[Lookup.scala 31:38]
1880 const 917 1000000000000010000000101111
1881 uext 7 1880 36
1882 eq 1 1881 1879 ; @[Lookup.scala 31:38]
1883 const 1647 10000000101111
1884 uext 7 1883 50
1885 eq 1 1884 1879 ; @[Lookup.scala 31:38]
1886 const 1002 100000000000000010000000101111
1887 uext 7 1886 34
1888 eq 1 1887 1879 ; @[Lookup.scala 31:38]
1889 const 1666 1100000000000000010000000101111
1890 uext 7 1889 33
1891 eq 1 1890 1879 ; @[Lookup.scala 31:38]
1892 const 1666 1000000000000000010000000101111
1893 uext 7 1892 33
1894 eq 1 1893 1879 ; @[Lookup.scala 31:38]
1895 const 10 10000000000000000010000000101111
1896 uext 7 1895 32
1897 eq 1 1896 1879 ; @[Lookup.scala 31:38]
1898 const 10 10100000000000000010000000101111
1899 uext 7 1898 32
1900 eq 1 1899 1879 ; @[Lookup.scala 31:38]
1901 const 10 11000000000000000010000000101111
1902 uext 7 1901 32
1903 eq 1 1902 1879 ; @[Lookup.scala 31:38]
1904 const 10 11100000000000000010000000101111
1905 uext 7 1904 32
1906 eq 1 1905 1879 ; @[Lookup.scala 31:38]
1907 const 1643 1000001110011
1908 uext 7 1907 51
1909 eq 1 1908 1636 ; @[Lookup.scala 31:38]
1910 const 1647 10000001110011
1911 uext 7 1910 50
1912 eq 1 1911 1636 ; @[Lookup.scala 31:38]
1913 const 1647 11000001110011
1914 uext 7 1913 50
1915 eq 1 1914 1636 ; @[Lookup.scala 31:38]
1916 const 1633 101000001110011
1917 uext 7 1916 49
1918 eq 1 1917 1636 ; @[Lookup.scala 31:38]
1919 const 1633 110000001110011
1920 uext 7 1919 49
1921 eq 1 1920 1636 ; @[Lookup.scala 31:38]
1922 const 1633 111000001110011
1923 uext 7 1922 49
1924 eq 1 1923 1636 ; @[Lookup.scala 31:38]
1925 const 1643 1000000001111
1926 uext 7 1925 51
1927 eq 1 1926 1841 ; @[Lookup.scala 31:38]
1928 const 12 100
1929 uext 12 1927 2
1930 ite 12 1924 1928 1929 ; @[Lookup.scala 33:37]
1931 const 12 100
1932 ite 12 1921 1931 1930 ; @[Lookup.scala 33:37]
1933 const 12 100
1934 ite 12 1918 1933 1932 ; @[Lookup.scala 33:37]
1935 const 12 100
1936 ite 12 1915 1935 1934 ; @[Lookup.scala 33:37]
1937 const 12 100
1938 ite 12 1912 1937 1936 ; @[Lookup.scala 33:37]
1939 const 12 100
1940 ite 12 1909 1939 1938 ; @[Lookup.scala 33:37]
1941 const 12 101
1942 ite 12 1906 1941 1940 ; @[Lookup.scala 33:37]
1943 const 12 101
1944 ite 12 1903 1943 1942 ; @[Lookup.scala 33:37]
1945 const 12 101
1946 ite 12 1900 1945 1944 ; @[Lookup.scala 33:37]
1947 const 12 101
1948 ite 12 1897 1947 1946 ; @[Lookup.scala 33:37]
1949 const 12 101
1950 ite 12 1894 1949 1948 ; @[Lookup.scala 33:37]
1951 const 12 101
1952 ite 12 1891 1951 1950 ; @[Lookup.scala 33:37]
1953 const 12 101
1954 ite 12 1888 1953 1952 ; @[Lookup.scala 33:37]
1955 const 12 101
1956 ite 12 1885 1955 1954 ; @[Lookup.scala 33:37]
1957 const 12 101
1958 ite 12 1882 1957 1956 ; @[Lookup.scala 33:37]
1959 ones 5
1960 uext 5 1958 1
1961 ite 5 1876 1959 1960 ; @[Lookup.scala 33:37]
1962 ones 5
1963 ite 5 1873 1962 1961 ; @[Lookup.scala 33:37]
1964 const 12 100
1965 uext 5 1964 1
1966 ite 5 1867 1965 1963 ; @[Lookup.scala 33:37]
1967 const 12 100
1968 uext 5 1967 1
1969 ite 5 1864 1968 1966 ; @[Lookup.scala 33:37]
1970 const 12 100
1971 uext 5 1970 1
1972 ite 5 1858 1971 1969 ; @[Lookup.scala 33:37]
1973 const 51 10
1974 uext 5 1973 2
1975 ite 5 1854 1974 1972 ; @[Lookup.scala 33:37]
1976 const 12 100
1977 uext 5 1976 1
1978 ite 5 1851 1977 1975 ; @[Lookup.scala 33:37]
1979 const 12 100
1980 uext 5 1979 1
1981 ite 5 1848 1980 1978 ; @[Lookup.scala 33:37]
1982 const 12 100
1983 uext 5 1982 1
1984 ite 5 1844 1983 1981 ; @[Lookup.scala 33:37]
1985 const 12 101
1986 uext 5 1985 1
1987 ite 5 1838 1986 1984 ; @[Lookup.scala 33:37]
1988 const 12 101
1989 uext 5 1988 1
1990 ite 5 1835 1989 1987 ; @[Lookup.scala 33:37]
1991 const 12 101
1992 uext 5 1991 1
1993 ite 5 1832 1992 1990 ; @[Lookup.scala 33:37]
1994 const 12 101
1995 uext 5 1994 1
1996 ite 5 1829 1995 1993 ; @[Lookup.scala 33:37]
1997 const 12 101
1998 uext 5 1997 1
1999 ite 5 1826 1998 1996 ; @[Lookup.scala 33:37]
2000 const 12 101
2001 uext 5 2000 1
2002 ite 5 1823 2001 1999 ; @[Lookup.scala 33:37]
2003 const 12 101
2004 uext 5 2003 1
2005 ite 5 1820 2004 2002 ; @[Lookup.scala 33:37]
2006 const 12 101
2007 uext 5 2006 1
2008 ite 5 1817 2007 2005 ; @[Lookup.scala 33:37]
2009 const 12 101
2010 uext 5 2009 1
2011 ite 5 1814 2010 2008 ; @[Lookup.scala 33:37]
2012 const 12 101
2013 uext 5 2012 1
2014 ite 5 1811 2013 2011 ; @[Lookup.scala 33:37]
2015 const 12 101
2016 uext 5 2015 1
2017 ite 5 1808 2016 2014 ; @[Lookup.scala 33:37]
2018 const 12 101
2019 uext 5 2018 1
2020 ite 5 1805 2019 2017 ; @[Lookup.scala 33:37]
2021 const 12 101
2022 uext 5 2021 1
2023 ite 5 1802 2022 2020 ; @[Lookup.scala 33:37]
2024 const 12 100
2025 uext 5 2024 1
2026 ite 5 1798 2025 2023 ; @[Lookup.scala 33:37]
2027 const 51 10
2028 uext 5 2027 2
2029 ite 5 1795 2028 2026 ; @[Lookup.scala 33:37]
2030 const 12 100
2031 uext 5 2030 1
2032 ite 5 1792 2031 2029 ; @[Lookup.scala 33:37]
2033 const 12 100
2034 uext 5 2033 1
2035 ite 5 1789 2034 2032 ; @[Lookup.scala 33:37]
2036 const 12 101
2037 uext 5 2036 1
2038 ite 5 1786 2037 2035 ; @[Lookup.scala 33:37]
2039 const 12 101
2040 uext 5 2039 1
2041 ite 5 1783 2040 2038 ; @[Lookup.scala 33:37]
2042 const 12 101
2043 uext 5 2042 1
2044 ite 5 1780 2043 2041 ; @[Lookup.scala 33:37]
2045 const 12 101
2046 uext 5 2045 1
2047 ite 5 1777 2046 2044 ; @[Lookup.scala 33:37]
2048 const 12 101
2049 uext 5 2048 1
2050 ite 5 1774 2049 2047 ; @[Lookup.scala 33:37]
2051 const 12 100
2052 uext 5 2051 1
2053 ite 5 1771 2052 2050 ; @[Lookup.scala 33:37]
2054 const 12 100
2055 uext 5 2054 1
2056 ite 5 1768 2055 2053 ; @[Lookup.scala 33:37]
2057 const 12 100
2058 uext 5 2057 1
2059 ite 5 1765 2058 2056 ; @[Lookup.scala 33:37]
2060 const 12 100
2061 uext 5 2060 1
2062 ite 5 1762 2061 2059 ; @[Lookup.scala 33:37]
2063 const 51 10
2064 uext 5 2063 2
2065 ite 5 1759 2064 2062 ; @[Lookup.scala 33:37]
2066 const 51 10
2067 uext 5 2066 2
2068 ite 5 1756 2067 2065 ; @[Lookup.scala 33:37]
2069 const 51 10
2070 uext 5 2069 2
2071 ite 5 1753 2070 2068 ; @[Lookup.scala 33:37]
2072 const 12 100
2073 uext 5 2072 1
2074 ite 5 1750 2073 2071 ; @[Lookup.scala 33:37]
2075 const 12 100
2076 uext 5 2075 1
2077 ite 5 1747 2076 2074 ; @[Lookup.scala 33:37]
2078 const 12 100
2079 uext 5 2078 1
2080 ite 5 1744 2079 2077 ; @[Lookup.scala 33:37]
2081 const 12 100
2082 uext 5 2081 1
2083 ite 5 1741 2082 2080 ; @[Lookup.scala 33:37]
2084 const 12 100
2085 uext 5 2084 1
2086 ite 5 1738 2085 2083 ; @[Lookup.scala 33:37]
2087 one 1
2088 uext 5 2087 3
2089 ite 5 1735 2088 2086 ; @[Lookup.scala 33:37]
2090 one 1
2091 uext 5 2090 3
2092 ite 5 1732 2091 2089 ; @[Lookup.scala 33:37]
2093 one 1
2094 uext 5 2093 3
2095 ite 5 1729 2094 2092 ; @[Lookup.scala 33:37]
2096 one 1
2097 uext 5 2096 3
2098 ite 5 1726 2097 2095 ; @[Lookup.scala 33:37]
2099 one 1
2100 uext 5 2099 3
2101 ite 5 1723 2100 2098 ; @[Lookup.scala 33:37]
2102 one 1
2103 uext 5 2102 3
2104 ite 5 1720 2103 2101 ; @[Lookup.scala 33:37]
2105 const 12 100
2106 uext 5 2105 1
2107 ite 5 1717 2106 2104 ; @[Lookup.scala 33:37]
2108 ones 12
2109 uext 5 2108 1
2110 ite 5 1714 2109 2107 ; @[Lookup.scala 33:37]
2111 const 12 110
2112 uext 5 2111 1
2113 ite 5 1711 2112 2110 ; @[Lookup.scala 33:37]
2114 const 12 110
2115 uext 5 2114 1
2116 ite 5 1708 2115 2113 ; @[Lookup.scala 33:37]
2117 const 12 101
2118 uext 5 2117 1
2119 ite 5 1702 2118 2116 ; @[Lookup.scala 33:37]
2120 const 12 101
2121 uext 5 2120 1
2122 ite 5 1699 2121 2119 ; @[Lookup.scala 33:37]
2123 const 12 101
2124 uext 5 2123 1
2125 ite 5 1696 2124 2122 ; @[Lookup.scala 33:37]
2126 const 12 101
2127 uext 5 2126 1
2128 ite 5 1693 2127 2125 ; @[Lookup.scala 33:37]
2129 const 12 101
2130 uext 5 2129 1
2131 ite 5 1690 2130 2128 ; @[Lookup.scala 33:37]
2132 const 12 101
2133 uext 5 2132 1
2134 ite 5 1687 2133 2131 ; @[Lookup.scala 33:37]
2135 const 12 101
2136 uext 5 2135 1
2137 ite 5 1684 2136 2134 ; @[Lookup.scala 33:37]
2138 const 12 101
2139 uext 5 2138 1
2140 ite 5 1681 2139 2137 ; @[Lookup.scala 33:37]
2141 const 12 101
2142 uext 5 2141 1
2143 ite 5 1678 2142 2140 ; @[Lookup.scala 33:37]
2144 const 12 101
2145 uext 5 2144 1
2146 ite 5 1675 2145 2143 ; @[Lookup.scala 33:37]
2147 const 12 100
2148 uext 5 2147 1
2149 ite 5 1669 2148 2146 ; @[Lookup.scala 33:37]
2150 const 12 100
2151 uext 5 2150 1
2152 ite 5 1665 2151 2149 ; @[Lookup.scala 33:37]
2153 const 12 100
2154 uext 5 2153 1
2155 ite 5 1662 2154 2152 ; @[Lookup.scala 33:37]
2156 const 12 100
2157 uext 5 2156 1
2158 ite 5 1659 2157 2155 ; @[Lookup.scala 33:37]
2159 const 12 100
2160 uext 5 2159 1
2161 ite 5 1656 2160 2158 ; @[Lookup.scala 33:37]
2162 const 12 100
2163 uext 5 2162 1
2164 ite 5 1653 2163 2161 ; @[Lookup.scala 33:37]
2165 const 12 100
2166 uext 5 2165 1
2167 ite 5 1650 2166 2164 ; @[Lookup.scala 33:37]
2168 const 12 100
2169 uext 5 2168 1
2170 ite 5 1646 2169 2167 ; @[Lookup.scala 33:37]
2171 const 12 100
2172 uext 5 2171 1
2173 ite 5 1639 2172 2170 ; @[Lookup.scala 33:37]
2174 const 12 100
2175 ones 51
2176 uext 12 2175 1
2177 ite 12 1927 2174 2176 ; @[Lookup.scala 33:37]
2178 ones 51
2179 uext 12 2178 1
2180 ite 12 1924 2179 2177 ; @[Lookup.scala 33:37]
2181 ones 51
2182 uext 12 2181 1
2183 ite 12 1921 2182 2180 ; @[Lookup.scala 33:37]
2184 ones 51
2185 uext 12 2184 1
2186 ite 12 1918 2185 2183 ; @[Lookup.scala 33:37]
2187 ones 51
2188 uext 12 2187 1
2189 ite 12 1915 2188 2186 ; @[Lookup.scala 33:37]
2190 ones 51
2191 uext 12 2190 1
2192 ite 12 1912 2191 2189 ; @[Lookup.scala 33:37]
2193 ones 51
2194 uext 12 2193 1
2195 ite 12 1909 2194 2192 ; @[Lookup.scala 33:37]
2196 one 1
2197 uext 12 2196 2
2198 ite 12 1906 2197 2195 ; @[Lookup.scala 33:37]
2199 one 1
2200 uext 12 2199 2
2201 ite 12 1903 2200 2198 ; @[Lookup.scala 33:37]
2202 one 1
2203 uext 12 2202 2
2204 ite 12 1900 2203 2201 ; @[Lookup.scala 33:37]
2205 one 1
2206 uext 12 2205 2
2207 ite 12 1897 2206 2204 ; @[Lookup.scala 33:37]
2208 one 1
2209 uext 12 2208 2
2210 ite 12 1894 2209 2207 ; @[Lookup.scala 33:37]
2211 one 1
2212 uext 12 2211 2
2213 ite 12 1891 2212 2210 ; @[Lookup.scala 33:37]
2214 one 1
2215 uext 12 2214 2
2216 ite 12 1888 2215 2213 ; @[Lookup.scala 33:37]
2217 one 1
2218 uext 12 2217 2
2219 ite 12 1885 2218 2216 ; @[Lookup.scala 33:37]
2220 one 1
2221 uext 12 2220 2
2222 ite 12 1882 2221 2219 ; @[Lookup.scala 33:37]
2223 one 1
2224 uext 12 2223 2
2225 ite 12 1876 2224 2222 ; @[Lookup.scala 33:37]
2226 one 1
2227 uext 12 2226 2
2228 ite 12 1873 2227 2225 ; @[Lookup.scala 33:37]
2229 one 1
2230 uext 12 2229 2
2231 ite 12 1867 2230 2228 ; @[Lookup.scala 33:37]
2232 one 1
2233 uext 12 2232 2
2234 ite 12 1864 2233 2231 ; @[Lookup.scala 33:37]
2235 zero 1
2236 uext 12 2235 2
2237 ite 12 1858 2236 2234 ; @[Lookup.scala 33:37]
2238 const 12 100
2239 ite 12 1854 2238 2237 ; @[Lookup.scala 33:37]
2240 ones 51
2241 uext 12 2240 1
2242 ite 12 1851 2241 2239 ; @[Lookup.scala 33:37]
2243 ones 51
2244 uext 12 2243 1
2245 ite 12 1848 2244 2242 ; @[Lookup.scala 33:37]
2246 ones 51
2247 uext 12 2246 1
2248 ite 12 1844 2247 2245 ; @[Lookup.scala 33:37]
2249 const 51 10
2250 uext 12 2249 1
2251 ite 12 1838 2250 2248 ; @[Lookup.scala 33:37]
2252 const 51 10
2253 uext 12 2252 1
2254 ite 12 1835 2253 2251 ; @[Lookup.scala 33:37]
2255 const 51 10
2256 uext 12 2255 1
2257 ite 12 1832 2256 2254 ; @[Lookup.scala 33:37]
2258 const 51 10
2259 uext 12 2258 1
2260 ite 12 1829 2259 2257 ; @[Lookup.scala 33:37]
2261 const 51 10
2262 uext 12 2261 1
2263 ite 12 1826 2262 2260 ; @[Lookup.scala 33:37]
2264 const 51 10
2265 uext 12 2264 1
2266 ite 12 1823 2265 2263 ; @[Lookup.scala 33:37]
2267 const 51 10
2268 uext 12 2267 1
2269 ite 12 1820 2268 2266 ; @[Lookup.scala 33:37]
2270 const 51 10
2271 uext 12 2270 1
2272 ite 12 1817 2271 2269 ; @[Lookup.scala 33:37]
2273 const 51 10
2274 uext 12 2273 1
2275 ite 12 1814 2274 2272 ; @[Lookup.scala 33:37]
2276 const 51 10
2277 uext 12 2276 1
2278 ite 12 1811 2277 2275 ; @[Lookup.scala 33:37]
2279 const 51 10
2280 uext 12 2279 1
2281 ite 12 1808 2280 2278 ; @[Lookup.scala 33:37]
2282 const 51 10
2283 uext 12 2282 1
2284 ite 12 1805 2283 2281 ; @[Lookup.scala 33:37]
2285 const 51 10
2286 uext 12 2285 1
2287 ite 12 1802 2286 2284 ; @[Lookup.scala 33:37]
2288 ones 51
2289 uext 12 2288 1
2290 ite 12 1798 2289 2287 ; @[Lookup.scala 33:37]
2291 one 1
2292 uext 12 2291 2
2293 ite 12 1795 2292 2290 ; @[Lookup.scala 33:37]
2294 one 1
2295 uext 12 2294 2
2296 ite 12 1792 2295 2293 ; @[Lookup.scala 33:37]
2297 one 1
2298 uext 12 2297 2
2299 ite 12 1789 2298 2296 ; @[Lookup.scala 33:37]
2300 zero 1
2301 uext 12 2300 2
2302 ite 12 1786 2301 2299 ; @[Lookup.scala 33:37]
2303 zero 1
2304 uext 12 2303 2
2305 ite 12 1783 2304 2302 ; @[Lookup.scala 33:37]
2306 zero 1
2307 uext 12 2306 2
2308 ite 12 1780 2307 2305 ; @[Lookup.scala 33:37]
2309 zero 1
2310 uext 12 2309 2
2311 ite 12 1777 2310 2308 ; @[Lookup.scala 33:37]
2312 zero 1
2313 uext 12 2312 2
2314 ite 12 1774 2313 2311 ; @[Lookup.scala 33:37]
2315 zero 1
2316 uext 12 2315 2
2317 ite 12 1771 2316 2314 ; @[Lookup.scala 33:37]
2318 zero 1
2319 uext 12 2318 2
2320 ite 12 1768 2319 2317 ; @[Lookup.scala 33:37]
2321 zero 1
2322 uext 12 2321 2
2323 ite 12 1765 2322 2320 ; @[Lookup.scala 33:37]
2324 zero 1
2325 uext 12 2324 2
2326 ite 12 1762 2325 2323 ; @[Lookup.scala 33:37]
2327 one 1
2328 uext 12 2327 2
2329 ite 12 1759 2328 2326 ; @[Lookup.scala 33:37]
2330 one 1
2331 uext 12 2330 2
2332 ite 12 1756 2331 2329 ; @[Lookup.scala 33:37]
2333 one 1
2334 uext 12 2333 2
2335 ite 12 1753 2334 2332 ; @[Lookup.scala 33:37]
2336 one 1
2337 uext 12 2336 2
2338 ite 12 1750 2337 2335 ; @[Lookup.scala 33:37]
2339 one 1
2340 uext 12 2339 2
2341 ite 12 1747 2340 2338 ; @[Lookup.scala 33:37]
2342 one 1
2343 uext 12 2342 2
2344 ite 12 1744 2343 2341 ; @[Lookup.scala 33:37]
2345 one 1
2346 uext 12 2345 2
2347 ite 12 1741 2346 2344 ; @[Lookup.scala 33:37]
2348 one 1
2349 uext 12 2348 2
2350 ite 12 1738 2349 2347 ; @[Lookup.scala 33:37]
2351 zero 1
2352 uext 12 2351 2
2353 ite 12 1735 2352 2350 ; @[Lookup.scala 33:37]
2354 zero 1
2355 uext 12 2354 2
2356 ite 12 1732 2355 2353 ; @[Lookup.scala 33:37]
2357 zero 1
2358 uext 12 2357 2
2359 ite 12 1729 2358 2356 ; @[Lookup.scala 33:37]
2360 zero 1
2361 uext 12 2360 2
2362 ite 12 1726 2361 2359 ; @[Lookup.scala 33:37]
2363 zero 1
2364 uext 12 2363 2
2365 ite 12 1723 2364 2362 ; @[Lookup.scala 33:37]
2366 zero 1
2367 uext 12 2366 2
2368 ite 12 1720 2367 2365 ; @[Lookup.scala 33:37]
2369 zero 1
2370 uext 12 2369 2
2371 ite 12 1717 2370 2368 ; @[Lookup.scala 33:37]
2372 zero 1
2373 uext 12 2372 2
2374 ite 12 1714 2373 2371 ; @[Lookup.scala 33:37]
2375 zero 1
2376 uext 12 2375 2
2377 ite 12 1711 2376 2374 ; @[Lookup.scala 33:37]
2378 zero 1
2379 uext 12 2378 2
2380 ite 12 1708 2379 2377 ; @[Lookup.scala 33:37]
2381 zero 1
2382 uext 12 2381 2
2383 ite 12 1702 2382 2380 ; @[Lookup.scala 33:37]
2384 zero 1
2385 uext 12 2384 2
2386 ite 12 1699 2385 2383 ; @[Lookup.scala 33:37]
2387 zero 1
2388 uext 12 2387 2
2389 ite 12 1696 2388 2386 ; @[Lookup.scala 33:37]
2390 zero 1
2391 uext 12 2390 2
2392 ite 12 1693 2391 2389 ; @[Lookup.scala 33:37]
2393 zero 1
2394 uext 12 2393 2
2395 ite 12 1690 2394 2392 ; @[Lookup.scala 33:37]
2396 zero 1
2397 uext 12 2396 2
2398 ite 12 1687 2397 2395 ; @[Lookup.scala 33:37]
2399 zero 1
2400 uext 12 2399 2
2401 ite 12 1684 2400 2398 ; @[Lookup.scala 33:37]
2402 zero 1
2403 uext 12 2402 2
2404 ite 12 1681 2403 2401 ; @[Lookup.scala 33:37]
2405 zero 1
2406 uext 12 2405 2
2407 ite 12 1678 2406 2404 ; @[Lookup.scala 33:37]
2408 zero 1
2409 uext 12 2408 2
2410 ite 12 1675 2409 2407 ; @[Lookup.scala 33:37]
2411 zero 1
2412 uext 12 2411 2
2413 ite 12 1669 2412 2410 ; @[Lookup.scala 33:37]
2414 zero 1
2415 uext 12 2414 2
2416 ite 12 1665 2415 2413 ; @[Lookup.scala 33:37]
2417 zero 1
2418 uext 12 2417 2
2419 ite 12 1662 2418 2416 ; @[Lookup.scala 33:37]
2420 zero 1
2421 uext 12 2420 2
2422 ite 12 1659 2421 2419 ; @[Lookup.scala 33:37]
2423 zero 1
2424 uext 12 2423 2
2425 ite 12 1656 2424 2422 ; @[Lookup.scala 33:37]
2426 zero 1
2427 uext 12 2426 2
2428 ite 12 1653 2427 2425 ; @[Lookup.scala 33:37]
2429 zero 1
2430 uext 12 2429 2
2431 ite 12 1650 2430 2428 ; @[Lookup.scala 33:37]
2432 zero 1
2433 uext 12 2432 2
2434 ite 12 1646 2433 2431 ; @[Lookup.scala 33:37]
2435 zero 1
2436 uext 12 2435 2
2437 ite 12 1639 2436 2434 ; @[Lookup.scala 33:37]
2438 ones 12
2439 uext 12 1927 2
2440 ite 12 1924 2438 2439 ; @[Lookup.scala 33:37]
2441 const 12 110
2442 ite 12 1921 2441 2440 ; @[Lookup.scala 33:37]
2443 const 12 101
2444 ite 12 1918 2443 2442 ; @[Lookup.scala 33:37]
2445 ones 51
2446 uext 12 2445 1
2447 ite 12 1915 2446 2444 ; @[Lookup.scala 33:37]
2448 const 51 10
2449 uext 12 2448 1
2450 ite 12 1912 2449 2447 ; @[Lookup.scala 33:37]
2451 one 1
2452 uext 12 2451 2
2453 ite 12 1909 2452 2450 ; @[Lookup.scala 33:37]
2454 const 345 110010
2455 uext 345 2453 3
2456 ite 345 1906 2454 2455 ; @[Lookup.scala 33:37]
2457 const 345 110001
2458 ite 345 1903 2457 2456 ; @[Lookup.scala 33:37]
2459 const 345 110000
2460 ite 345 1900 2459 2458 ; @[Lookup.scala 33:37]
2461 const 345 110111
2462 ite 345 1897 2461 2460 ; @[Lookup.scala 33:37]
2463 const 345 100110
2464 ite 345 1894 2463 2462 ; @[Lookup.scala 33:37]
2465 const 345 100101
2466 ite 345 1891 2465 2464 ; @[Lookup.scala 33:37]
2467 const 345 100100
2468 ite 345 1888 2467 2466 ; @[Lookup.scala 33:37]
2469 const 153 1100011
2470 uext 153 2468 1
2471 ite 153 1885 2469 2470 ; @[Lookup.scala 33:37]
2472 const 345 100010
2473 uext 153 2472 1
2474 ite 153 1882 2473 2471 ; @[Lookup.scala 33:37]
2475 const 345 100001
2476 uext 153 2475 1
2477 ite 153 1876 2476 2474 ; @[Lookup.scala 33:37]
2478 const 345 100001
2479 uext 153 2478 1
2480 ite 153 1873 2479 2477 ; @[Lookup.scala 33:37]
2481 const 345 100000
2482 uext 153 2481 1
2483 ite 153 1867 2482 2480 ; @[Lookup.scala 33:37]
2484 const 345 100000
2485 uext 153 2484 1
2486 ite 153 1864 2485 2483 ; @[Lookup.scala 33:37]
2487 const 153 1000000
2488 ite 153 1858 2487 2486 ; @[Lookup.scala 33:37]
2489 zero 1
2490 uext 153 2489 6
2491 ite 153 1854 2490 2488 ; @[Lookup.scala 33:37]
2492 zero 1
2493 uext 153 2492 6
2494 ite 153 1851 2493 2491 ; @[Lookup.scala 33:37]
2495 zero 1
2496 uext 153 2495 6
2497 ite 153 1848 2496 2494 ; @[Lookup.scala 33:37]
2498 zero 1
2499 uext 153 2498 6
2500 ite 153 1844 2499 2497 ; @[Lookup.scala 33:37]
2501 ones 5
2502 uext 153 2501 3
2503 ite 153 1838 2502 2500 ; @[Lookup.scala 33:37]
2504 const 5 1110
2505 uext 153 2504 3
2506 ite 153 1835 2505 2503 ; @[Lookup.scala 33:37]
2507 const 5 1101
2508 uext 153 2507 3
2509 ite 153 1832 2508 2506 ; @[Lookup.scala 33:37]
2510 const 5 1100
2511 uext 153 2510 3
2512 ite 153 1829 2511 2509 ; @[Lookup.scala 33:37]
2513 const 5 1000
2514 uext 153 2513 3
2515 ite 153 1826 2514 2512 ; @[Lookup.scala 33:37]
2516 ones 12
2517 uext 153 2516 4
2518 ite 153 1823 2517 2515 ; @[Lookup.scala 33:37]
2519 const 12 110
2520 uext 153 2519 4
2521 ite 153 1820 2520 2518 ; @[Lookup.scala 33:37]
2522 const 12 101
2523 uext 153 2522 4
2524 ite 153 1817 2523 2521 ; @[Lookup.scala 33:37]
2525 const 12 100
2526 uext 153 2525 4
2527 ite 153 1814 2526 2524 ; @[Lookup.scala 33:37]
2528 ones 51
2529 uext 153 2528 5
2530 ite 153 1811 2529 2527 ; @[Lookup.scala 33:37]
2531 const 51 10
2532 uext 153 2531 5
2533 ite 153 1808 2532 2530 ; @[Lookup.scala 33:37]
2534 one 1
2535 uext 153 2534 6
2536 ite 153 1805 2535 2533 ; @[Lookup.scala 33:37]
2537 zero 1
2538 uext 153 2537 6
2539 ite 153 1802 2538 2536 ; @[Lookup.scala 33:37]
2540 const 51 10
2541 uext 153 2540 5
2542 ite 153 1798 2541 2539 ; @[Lookup.scala 33:37]
2543 const 5 1011
2544 uext 153 2543 3
2545 ite 153 1795 2544 2542 ; @[Lookup.scala 33:37]
2546 ones 51
2547 uext 153 2546 5
2548 ite 153 1792 2547 2545 ; @[Lookup.scala 33:37]
2549 const 12 110
2550 uext 153 2549 4
2551 ite 153 1789 2550 2548 ; @[Lookup.scala 33:37]
2552 const 345 101000
2553 uext 153 2552 1
2554 ite 153 1786 2553 2551 ; @[Lookup.scala 33:37]
2555 const 153 1100000
2556 ite 153 1783 2555 2554 ; @[Lookup.scala 33:37]
2557 const 345 101101
2558 uext 153 2557 1
2559 ite 153 1780 2558 2556 ; @[Lookup.scala 33:37]
2560 const 345 100101
2561 uext 153 2560 1
2562 ite 153 1777 2561 2559 ; @[Lookup.scala 33:37]
2563 const 345 100001
2564 uext 153 2563 1
2565 ite 153 1774 2564 2562 ; @[Lookup.scala 33:37]
2566 const 345 101101
2567 uext 153 2566 1
2568 ite 153 1771 2567 2565 ; @[Lookup.scala 33:37]
2569 const 345 100101
2570 uext 153 2569 1
2571 ite 153 1768 2570 2568 ; @[Lookup.scala 33:37]
2572 const 345 100001
2573 uext 153 2572 1
2574 ite 153 1765 2573 2571 ; @[Lookup.scala 33:37]
2575 const 153 1100000
2576 ite 153 1762 2575 2574 ; @[Lookup.scala 33:37]
2577 const 5 1010
2578 uext 153 2577 3
2579 ite 153 1759 2578 2576 ; @[Lookup.scala 33:37]
2580 const 5 1001
2581 uext 153 2580 3
2582 ite 153 1756 2581 2579 ; @[Lookup.scala 33:37]
2583 const 5 1000
2584 uext 153 2583 3
2585 ite 153 1753 2584 2582 ; @[Lookup.scala 33:37]
2586 const 12 101
2587 uext 153 2586 4
2588 ite 153 1750 2587 2585 ; @[Lookup.scala 33:37]
2589 const 12 100
2590 uext 153 2589 4
2591 ite 153 1747 2590 2588 ; @[Lookup.scala 33:37]
2592 const 51 10
2593 uext 153 2592 5
2594 ite 153 1744 2593 2591 ; @[Lookup.scala 33:37]
2595 one 1
2596 uext 153 2595 6
2597 ite 153 1741 2596 2594 ; @[Lookup.scala 33:37]
2598 zero 1
2599 uext 153 2598 6
2600 ite 153 1738 2599 2597 ; @[Lookup.scala 33:37]
2601 const 148 10111
2602 uext 153 2601 2
2603 ite 153 1735 2602 2600 ; @[Lookup.scala 33:37]
2604 const 148 10110
2605 uext 153 2604 2
2606 ite 153 1732 2605 2603 ; @[Lookup.scala 33:37]
2607 const 148 10101
2608 uext 153 2607 2
2609 ite 153 1729 2608 2606 ; @[Lookup.scala 33:37]
2610 const 148 10100
2611 uext 153 2610 2
2612 ite 153 1726 2611 2609 ; @[Lookup.scala 33:37]
2613 const 148 10001
2614 uext 153 2613 2
2615 ite 153 1723 2614 2612 ; @[Lookup.scala 33:37]
2616 const 148 10000
2617 uext 153 2616 2
2618 ite 153 1720 2617 2615 ; @[Lookup.scala 33:37]
2619 const 153 1011010
2620 ite 153 1717 2619 2618 ; @[Lookup.scala 33:37]
2621 const 153 1011000
2622 ite 153 1714 2621 2620 ; @[Lookup.scala 33:37]
2623 const 153 1000000
2624 ite 153 1711 2623 2622 ; @[Lookup.scala 33:37]
2625 const 153 1000000
2626 ite 153 1708 2625 2624 ; @[Lookup.scala 33:37]
2627 const 5 1101
2628 uext 153 2627 3
2629 ite 153 1702 2628 2626 ; @[Lookup.scala 33:37]
2630 const 5 1000
2631 uext 153 2630 3
2632 ite 153 1699 2631 2629 ; @[Lookup.scala 33:37]
2633 ones 12
2634 uext 153 2633 4
2635 ite 153 1696 2634 2632 ; @[Lookup.scala 33:37]
2636 const 12 110
2637 uext 153 2636 4
2638 ite 153 1693 2637 2635 ; @[Lookup.scala 33:37]
2639 const 12 101
2640 uext 153 2639 4
2641 ite 153 1690 2640 2638 ; @[Lookup.scala 33:37]
2642 const 12 100
2643 uext 153 2642 4
2644 ite 153 1687 2643 2641 ; @[Lookup.scala 33:37]
2645 ones 51
2646 uext 153 2645 5
2647 ite 153 1684 2646 2644 ; @[Lookup.scala 33:37]
2648 const 51 10
2649 uext 153 2648 5
2650 ite 153 1681 2649 2647 ; @[Lookup.scala 33:37]
2651 one 1
2652 uext 153 2651 6
2653 ite 153 1678 2652 2650 ; @[Lookup.scala 33:37]
2654 const 153 1000000
2655 ite 153 1675 2654 2653 ; @[Lookup.scala 33:37]
2656 const 5 1101
2657 uext 153 2656 3
2658 ite 153 1669 2657 2655 ; @[Lookup.scala 33:37]
2659 ones 12
2660 uext 153 2659 4
2661 ite 153 1665 2660 2658 ; @[Lookup.scala 33:37]
2662 const 12 110
2663 uext 153 2662 4
2664 ite 153 1662 2663 2661 ; @[Lookup.scala 33:37]
2665 const 12 101
2666 uext 153 2665 4
2667 ite 153 1659 2666 2664 ; @[Lookup.scala 33:37]
2668 const 12 100
2669 uext 153 2668 4
2670 ite 153 1656 2669 2667 ; @[Lookup.scala 33:37]
2671 ones 51
2672 uext 153 2671 5
2673 ite 153 1653 2672 2670 ; @[Lookup.scala 33:37]
2674 const 51 10
2675 uext 153 2674 5
2676 ite 153 1650 2675 2673 ; @[Lookup.scala 33:37]
2677 one 1
2678 uext 153 2677 6
2679 ite 153 1646 2678 2676 ; @[Lookup.scala 33:37]
2680 const 153 1000000
2681 ite 153 1639 2680 2679 ; @[Lookup.scala 33:37] @[Pipeline.scala 30:16] @[IDU.scala 199:12]
2682 or 1 1490 251 ; @[IDU.scala 38:84] @[Pipeline.scala 30:16] @[IDU.scala 199:12]
2683 slice 153 249 38 32 ; @[IDU.scala 181:67]
2684 redor 1 2683 ; @[IDU.scala 181:94]
2685 slice 5 370 63 60 ; @[EmbeddedTLB.scala 105:31]
2686 const 5 1000
2687 eq 1 2685 2686 ; @[EmbeddedTLB.scala 105:49]
2688 slice 1 357 17 17 ; @[CSR.scala 299:39]
2689 slice 51 357 12 11 ; @[CSR.scala 299:39]
2690 ite 51 2688 2689 378 ; @[CSR.scala 529:35] @[EXU.scala 80:18] @[Backend.scala 698:18] @[EmbeddedTLB.scala 425:21]
2691 ones 51
2692 ugte 1 2690 2691
2693 not 1 2692 ; @[EmbeddedTLB.scala 105:86]
2694 and 1 2687 2693 ; @[EmbeddedTLB.scala 105:57]
2695 not 1 2694 ; @[IDU.scala 181:101]
2696 and 1 2684 2695 ; @[IDU.scala 181:98]
2697 or 1 2682 2696 ; @[IDU.scala 38:127]
2698 zero 1
2699 uext 5 2698 3
2700 ite 5 2697 2699 2173 ; @[IDU.scala 38:75]
2701 ones 51
2702 uext 12 2701 1
2703 ite 12 2697 2702 2437 ; @[IDU.scala 38:75]
2704 zero 1
2705 uext 153 2704 6
2706 ite 153 2697 2705 2681 ; @[IDU.scala 38:75]
2707 const 12 100
2708 uext 5 2707 1
2709 eq 1 2708 2700 ; @[LookupTree.scala 24:34]
2710 const 51 10
2711 uext 5 2710 2
2712 eq 1 2711 2700 ; @[LookupTree.scala 24:34]
2713 ones 5
2714 eq 1 2713 2700 ; @[LookupTree.scala 24:34]
2715 one 1
2716 uext 5 2715 3
2717 eq 1 2716 2700 ; @[LookupTree.scala 24:34]
2718 const 12 110
2719 uext 5 2718 1
2720 eq 1 2719 2700 ; @[LookupTree.scala 24:34]
2721 ones 12
2722 uext 5 2721 1
2723 eq 1 2722 2700 ; @[LookupTree.scala 24:34]
2724 zero 1
2725 uext 5 2724 3
2726 eq 1 2725 2700 ; @[LookupTree.scala 24:34]
2727 or 1 2720 2723 ; @[Mux.scala 27:72]
2728 or 1 2727 2726 ; @[Mux.scala 27:72]
2729 or 1 2709 2720 ; @[Mux.scala 27:72]
2730 or 1 2729 2723 ; @[Mux.scala 27:72]
2731 or 1 2730 2726 ; @[Mux.scala 27:72]
2732 slice 148 248 19 15 ; @[IDU.scala 62:28]
2733 slice 148 248 24 20 ; @[IDU.scala 62:43]
2734 slice 148 248 11 7 ; @[IDU.scala 62:58]
2735 not 1 2731 ; @[IDU.scala 95:43]
2736 slice 1 2700 2 2 ; @[Decode.scala 33:50]
2737 slice 1407 248 31 20 ; @[IDU.scala 101:29]
2738 slice 1 2737 11 11 ; @[BitUtils.scala 39:20]
2739 sort bitvec 52
2740 ones 2739
2741 zero 2739
2742 ite 2739 2738 2740 2741 ; @[Bitwise.scala 72:12]
2743 concat 7 2742 2737 ; @[Cat.scala 30:58]
2744 slice 153 248 31 25 ; @[IDU.scala 102:33]
2745 concat 1407 2744 2734 ; @[Cat.scala 30:58]
2746 slice 1 2745 11 11 ; @[BitUtils.scala 39:20]
2747 ones 2739
2748 zero 2739
2749 ite 2739 2746 2747 2748 ; @[Bitwise.scala 72:12]
2750 concat 7 2749 2745 ; @[Cat.scala 30:58]
2751 slice 1 248 31 31 ; @[IDU.scala 104:33]
2752 slice 1 248 7 7 ; @[IDU.scala 104:44]
2753 slice 345 248 30 25 ; @[IDU.scala 104:54]
2754 slice 5 248 11 8 ; @[IDU.scala 104:69]
2755 zero 1
2756 concat 148 2754 2755 ; @[Cat.scala 30:58]
2757 concat 51 2751 2752 ; @[Cat.scala 30:58]
2758 concat 15 2757 2753 ; @[Cat.scala 30:58]
2759 concat 1643 2758 2756 ; @[Cat.scala 30:58]
2760 slice 1 2759 12 12 ; @[BitUtils.scala 39:20]
2761 sort bitvec 51
2762 ones 2761
2763 zero 2761
2764 ite 2761 2760 2762 2763 ; @[Bitwise.scala 72:12]
2765 concat 7 2764 2759 ; @[Cat.scala 30:58]
2766 slice 514 248 31 12 ; @[IDU.scala 105:33]
2767 zero 1407
2768 concat 10 2766 2767 ; @[Cat.scala 30:58]
2769 slice 1 2768 31 31 ; @[BitUtils.scala 39:20]
2770 ones 10
2771 zero 10
2772 ite 10 2769 2770 2771 ; @[Bitwise.scala 72:12]
2773 concat 7 2772 2768 ; @[Cat.scala 30:58]
2774 slice 15 248 19 12 ; @[IDU.scala 106:44]
2775 slice 1 248 20 20 ; @[IDU.scala 106:59]
2776 slice 980 248 30 21 ; @[IDU.scala 106:70]
2777 sort bitvec 11
2778 zero 1
2779 concat 2777 2776 2778 ; @[Cat.scala 30:58]
2780 concat 42 2751 2774 ; @[Cat.scala 30:58]
2781 concat 980 2780 2775 ; @[Cat.scala 30:58]
2782 concat 1845 2781 2779 ; @[Cat.scala 30:58]
2783 slice 1 2782 20 20 ; @[BitUtils.scala 39:20]
2784 ones 1221
2785 zero 1221
2786 ite 1221 2783 2784 2785 ; @[Bitwise.scala 72:12]
2787 concat 7 2786 2782 ; @[Cat.scala 30:58]
2788 zero 1
2789 uext 7 2788 63
2790 ite 7 2709 2743 2789 ; @[Mux.scala 27:72]
2791 zero 1
2792 uext 7 2791 63
2793 ite 7 2712 2750 2792 ; @[Mux.scala 27:72]
2794 zero 1
2795 uext 7 2794 63
2796 ite 7 2714 2750 2795 ; @[Mux.scala 27:72]
2797 zero 1
2798 uext 7 2797 63
2799 ite 7 2717 2765 2798 ; @[Mux.scala 27:72]
2800 zero 1
2801 uext 7 2800 63
2802 ite 7 2720 2773 2801 ; @[Mux.scala 27:72]
2803 zero 1
2804 uext 7 2803 63
2805 ite 7 2723 2787 2804 ; @[Mux.scala 27:72]
2806 or 7 2790 2793 ; @[Mux.scala 27:72]
2807 or 7 2806 2796 ; @[Mux.scala 27:72]
2808 or 7 2807 2799 ; @[Mux.scala 27:72]
2809 or 7 2808 2802 ; @[Mux.scala 27:72]
2810 zero 1
2811 uext 12 2810 2
2812 eq 1 2703 2811 ; @[IDU.scala 132:16]
2813 one 1
2814 uext 148 2813 4
2815 eq 1 2734 2814 ; @[IDU.scala 133:34]
2816 const 12 101
2817 uext 148 2816 2
2818 eq 1 2734 2817 ; @[IDU.scala 133:49]
2819 or 1 2815 2818 ; @[IDU.scala 133:42]
2820 const 153 1011000
2821 eq 1 2706 2820 ; @[IDU.scala 134:38]
2822 and 1 2819 2821 ; @[IDU.scala 134:26]
2823 const 153 1011100
2824 ite 153 2822 2823 2706 ; @[IDU.scala 134:{57,85} 47:29]
2825 const 153 1011010
2826 eq 1 2706 2825 ; @[IDU.scala 135:20]
2827 one 1
2828 uext 148 2827 4
2829 eq 1 2732 2828 ; @[IDU.scala 133:34]
2830 const 12 101
2831 uext 148 2830 2
2832 eq 1 2732 2831 ; @[IDU.scala 133:49]
2833 or 1 2829 2832 ; @[IDU.scala 133:42]
2834 const 153 1011110
2835 ite 153 2833 2834 2824 ; @[IDU.scala 136:{29,57}]
2836 const 153 1011100
2837 ite 153 2819 2836 2835 ; @[IDU.scala 137:{29,57}]
2838 ite 153 2826 2837 2824 ; @[IDU.scala 135:40]
2839 slice 153 248 6 0 ; @[IDU.scala 141:41]
2840 const 345 110111
2841 uext 153 2840 1
2842 eq 1 2839 2841 ; @[IDU.scala 141:47]
2843 uext 326 233 1
2844 one 1
2845 uext 326 2844 64
2846 add 326 2843 2845 ; @[GTimer.scala 25:12]
2847 slice 7 2846 63 0 ; @[GTimer.scala 25:12]
2848 zero 1
2849 uext 5 2848 3
2850 eq 1 2700 2849 ; @[IDU.scala 178:59]
2851 and 1 2850 1491 ; @[IDU.scala 178:70] @[IDU.scala 163:18] @[IDU.scala 163:18] @[Pipeline.scala 30:16] @[IDU.scala 199:12] @[IDU.scala 163:18]
2852 and 1 2851 247 ; @[IDU.scala 178:83] @[IDU.scala 179:47]
2853 slice 1 1489 0 0 ; @[IDU.scala 171:38]
2854 slice 1 1489 1 1 ; @[IDU.scala 171:38]
2855 slice 1 1489 2 2 ; @[IDU.scala 171:38]
2856 slice 1 1489 3 3 ; @[IDU.scala 171:38]
2857 slice 1 1489 4 4 ; @[IDU.scala 171:38]
2858 slice 1 1489 5 5 ; @[IDU.scala 171:38]
2859 slice 1 1489 6 6 ; @[IDU.scala 171:38]
2860 slice 1 1489 7 7 ; @[IDU.scala 171:38]
2861 slice 1 1489 8 8 ; @[IDU.scala 171:38]
2862 slice 1 1489 9 9 ; @[IDU.scala 171:38]
2863 slice 1 1489 10 10 ; @[IDU.scala 171:38]
2864 slice 1 1489 11 11 ; @[IDU.scala 171:38] @[Pipeline.scala 30:16] @[IDU.scala 199:12] @[IDU.scala 163:18] @[Pipeline.scala 30:16] @[IDU.scala 199:12] @[IDU.scala 163:18]
2865 zero 1
2866 ite 1 2842 2865 2728 ; @[IDU.scala 141:35]
2867 or 1 2730 2726 ; @[Mux.scala 27:72]
2868 ones 51
2869 uext 12 2868 1
2870 ite 12 2697 2869 2437 ; @[IDU.scala 38:75]
2871 ite 153 2812 2838 2706 ; @[IDU.scala 132:32 47:29]
2872 zero 1
2873 uext 148 2872 4
2874 ite 148 2728 2873 2732 ; @[IDU.scala 94:33]
2875 zero 1
2876 uext 148 2875 4
2877 ite 148 2735 2733 2876 ; @[IDU.scala 95:33]
2878 slice 1 2700 2 2 ; @[Decode.scala 33:50]
2879 zero 1
2880 uext 148 2879 4
2881 ite 148 2736 2734 2880 ; @[IDU.scala 97:33]
2882 or 7 2809 2805 ; @[Mux.scala 27:72] @[IDU.scala 200:12]
2883 const 1633 111000001111111
2884 uext 7 2883 49
2885 and 7 74 2884 ; @[Lookup.scala 31:38]
2886 const 148 10011
2887 uext 7 2886 59
2888 eq 1 2887 2885 ; @[Lookup.scala 31:38]
2889 const 10 11111100000000000111000001111111
2890 uext 7 2889 32
2891 and 7 74 2890 ; @[Lookup.scala 31:38]
2892 const 1643 1000000010011
2893 uext 7 2892 51
2894 eq 1 2893 2891 ; @[Lookup.scala 31:38]
2895 const 1647 10000000010011
2896 uext 7 2895 50
2897 eq 1 2896 2885 ; @[Lookup.scala 31:38]
2898 const 1647 11000000010011
2899 uext 7 2898 50
2900 eq 1 2899 2885 ; @[Lookup.scala 31:38]
2901 const 1633 100000000010011
2902 uext 7 2901 49
2903 eq 1 2902 2885 ; @[Lookup.scala 31:38]
2904 const 1633 101000000010011
2905 uext 7 2904 49
2906 eq 1 2905 2891 ; @[Lookup.scala 31:38]
2907 const 1633 110000000010011
2908 uext 7 2907 49
2909 eq 1 2908 2885 ; @[Lookup.scala 31:38]
2910 const 1633 111000000010011
2911 uext 7 2910 49
2912 eq 1 2911 2885 ; @[Lookup.scala 31:38]
2913 const 1666 1000000000000000101000000010011
2914 uext 7 2913 33
2915 eq 1 2914 2891 ; @[Lookup.scala 31:38]
2916 const 10 11111110000000000111000001111111
2917 uext 7 2916 32
2918 and 7 74 2917 ; @[Lookup.scala 31:38]
2919 const 345 110011
2920 uext 7 2919 58
2921 eq 1 2920 2918 ; @[Lookup.scala 31:38]
2922 const 1643 1000000110011
2923 uext 7 2922 51
2924 eq 1 2923 2918 ; @[Lookup.scala 31:38]
2925 const 1647 10000000110011
2926 uext 7 2925 50
2927 eq 1 2926 2918 ; @[Lookup.scala 31:38]
2928 const 1647 11000000110011
2929 uext 7 2928 50
2930 eq 1 2929 2918 ; @[Lookup.scala 31:38]
2931 const 1633 100000000110011
2932 uext 7 2931 49
2933 eq 1 2932 2918 ; @[Lookup.scala 31:38]
2934 const 1633 101000000110011
2935 uext 7 2934 49
2936 eq 1 2935 2918 ; @[Lookup.scala 31:38]
2937 const 1633 110000000110011
2938 uext 7 2937 49
2939 eq 1 2938 2918 ; @[Lookup.scala 31:38]
2940 const 1633 111000000110011
2941 uext 7 2940 49
2942 eq 1 2941 2918 ; @[Lookup.scala 31:38]
2943 const 1666 1000000000000000000000000110011
2944 uext 7 2943 33
2945 eq 1 2944 2918 ; @[Lookup.scala 31:38]
2946 const 1666 1000000000000000101000000110011
2947 uext 7 2946 33
2948 eq 1 2947 2918 ; @[Lookup.scala 31:38]
2949 ones 153
2950 uext 7 2949 57
2951 and 7 74 2950 ; @[Lookup.scala 31:38]
2952 const 148 10111
2953 uext 7 2952 59
2954 eq 1 2953 2951 ; @[Lookup.scala 31:38]
2955 const 345 110111
2956 uext 7 2955 58
2957 eq 1 2956 2951 ; @[Lookup.scala 31:38]
2958 const 153 1101111
2959 uext 7 2958 57
2960 eq 1 2959 2951 ; @[Lookup.scala 31:38]
2961 const 153 1100111
2962 uext 7 2961 57
2963 eq 1 2962 2885 ; @[Lookup.scala 31:38]
2964 const 153 1100011
2965 uext 7 2964 57
2966 eq 1 2965 2885 ; @[Lookup.scala 31:38]
2967 const 1643 1000001100011
2968 uext 7 2967 51
2969 eq 1 2968 2885 ; @[Lookup.scala 31:38]
2970 const 1633 100000001100011
2971 uext 7 2970 49
2972 eq 1 2971 2885 ; @[Lookup.scala 31:38]
2973 const 1633 101000001100011
2974 uext 7 2973 49
2975 eq 1 2974 2885 ; @[Lookup.scala 31:38]
2976 const 1633 110000001100011
2977 uext 7 2976 49
2978 eq 1 2977 2885 ; @[Lookup.scala 31:38]
2979 const 1633 111000001100011
2980 uext 7 2979 49
2981 eq 1 2980 2885 ; @[Lookup.scala 31:38]
2982 ones 51
2983 uext 7 2982 62
2984 eq 1 2983 2885 ; @[Lookup.scala 31:38]
2985 const 1643 1000000000011
2986 uext 7 2985 51
2987 eq 1 2986 2885 ; @[Lookup.scala 31:38]
2988 const 1647 10000000000011
2989 uext 7 2988 50
2990 eq 1 2989 2885 ; @[Lookup.scala 31:38]
2991 const 1633 100000000000011
2992 uext 7 2991 49
2993 eq 1 2992 2885 ; @[Lookup.scala 31:38]
2994 const 1633 101000000000011
2995 uext 7 2994 49
2996 eq 1 2995 2885 ; @[Lookup.scala 31:38]
2997 const 345 100011
2998 uext 7 2997 58
2999 eq 1 2998 2885 ; @[Lookup.scala 31:38]
3000 const 1643 1000000100011
3001 uext 7 3000 51
3002 eq 1 3001 2885 ; @[Lookup.scala 31:38]
3003 const 1647 10000000100011
3004 uext 7 3003 50
3005 eq 1 3004 2885 ; @[Lookup.scala 31:38]
3006 const 148 11011
3007 uext 7 3006 59
3008 eq 1 3007 2885 ; @[Lookup.scala 31:38]
3009 const 1643 1000000011011
3010 uext 7 3009 51
3011 eq 1 3010 2918 ; @[Lookup.scala 31:38]
3012 const 1633 101000000011011
3013 uext 7 3012 49
3014 eq 1 3013 2918 ; @[Lookup.scala 31:38]
3015 const 1666 1000000000000000101000000011011
3016 uext 7 3015 33
3017 eq 1 3016 2918 ; @[Lookup.scala 31:38]
3018 const 1643 1000000111011
3019 uext 7 3018 51
3020 eq 1 3019 2918 ; @[Lookup.scala 31:38]
3021 const 1633 101000000111011
3022 uext 7 3021 49
3023 eq 1 3022 2918 ; @[Lookup.scala 31:38]
3024 const 1666 1000000000000000101000000111011
3025 uext 7 3024 33
3026 eq 1 3025 2918 ; @[Lookup.scala 31:38]
3027 const 345 111011
3028 uext 7 3027 58
3029 eq 1 3028 2918 ; @[Lookup.scala 31:38]
3030 const 1666 1000000000000000000000000111011
3031 uext 7 3030 33
3032 eq 1 3031 2918 ; @[Lookup.scala 31:38]
3033 const 1633 110000000000011
3034 uext 7 3033 49
3035 eq 1 3034 2885 ; @[Lookup.scala 31:38]
3036 const 1647 11000000000011
3037 uext 7 3036 50
3038 eq 1 3037 2885 ; @[Lookup.scala 31:38]
3039 const 1647 11000000100011
3040 uext 7 3039 50
3041 eq 1 3040 2885 ; @[Lookup.scala 31:38]
3042 const 153 1101011
3043 uext 7 3042 57
3044 eq 1 3043 2885 ; @[Lookup.scala 31:38]
3045 const 1799 10000000000000000000110011
3046 uext 7 3045 38
3047 eq 1 3046 2918 ; @[Lookup.scala 31:38]
3048 const 1799 10000000000001000000110011
3049 uext 7 3048 38
3050 eq 1 3049 2918 ; @[Lookup.scala 31:38]
3051 const 1799 10000000000010000000110011
3052 uext 7 3051 38
3053 eq 1 3052 2918 ; @[Lookup.scala 31:38]
3054 const 1799 10000000000011000000110011
3055 uext 7 3054 38
3056 eq 1 3055 2918 ; @[Lookup.scala 31:38]
3057 const 1799 10000000000100000000110011
3058 uext 7 3057 38
3059 eq 1 3058 2918 ; @[Lookup.scala 31:38]
3060 const 1799 10000000000101000000110011
3061 uext 7 3060 38
3062 eq 1 3061 2918 ; @[Lookup.scala 31:38]
3063 const 1799 10000000000110000000110011
3064 uext 7 3063 38
3065 eq 1 3064 2918 ; @[Lookup.scala 31:38]
3066 const 1799 10000000000111000000110011
3067 uext 7 3066 38
3068 eq 1 3067 2918 ; @[Lookup.scala 31:38]
3069 const 1799 10000000000000000000111011
3070 uext 7 3069 38
3071 eq 1 3070 2918 ; @[Lookup.scala 31:38]
3072 const 1799 10000000000100000000111011
3073 uext 7 3072 38
3074 eq 1 3073 2918 ; @[Lookup.scala 31:38]
3075 const 1799 10000000000101000000111011
3076 uext 7 3075 38
3077 eq 1 3076 2918 ; @[Lookup.scala 31:38]
3078 const 1799 10000000000110000000111011
3079 uext 7 3078 38
3080 eq 1 3079 2918 ; @[Lookup.scala 31:38]
3081 const 1799 10000000000111000000111011
3082 uext 7 3081 38
3083 eq 1 3082 2918 ; @[Lookup.scala 31:38]
3084 ones 10
3085 uext 7 3084 32
3086 and 7 74 3085 ; @[Lookup.scala 31:38]
3087 const 153 1110011
3088 uext 7 3087 57
3089 eq 1 3088 3086 ; @[Lookup.scala 31:38]
3090 const 1845 100000000000001110011
3091 uext 7 3090 43
3092 eq 1 3091 3086 ; @[Lookup.scala 31:38]
3093 const 1002 110000001000000000000001110011
3094 uext 7 3093 34
3095 eq 1 3094 3086 ; @[Lookup.scala 31:38]
3096 ones 5
3097 uext 7 3096 60
3098 eq 1 3097 2885 ; @[Lookup.scala 31:38]
3099 const 1855 10000010100000000000001110011
3100 uext 7 3099 35
3101 eq 1 3100 3086 ; @[Lookup.scala 31:38]
3102 const 10 11111001111100000111000001111111
3103 uext 7 3102 32
3104 and 7 74 3103 ; @[Lookup.scala 31:38]
3105 const 1855 10000000000000011000000101111
3106 uext 7 3105 35
3107 eq 1 3106 3104 ; @[Lookup.scala 31:38]
3108 const 1855 10000000000000010000000101111
3109 uext 7 3108 35
3110 eq 1 3109 3104 ; @[Lookup.scala 31:38]
3111 const 10 11111000000000000111000001111111
3112 uext 7 3111 32
3113 and 7 74 3112 ; @[Lookup.scala 31:38]
3114 const 1855 11000000000000011000000101111
3115 uext 7 3114 35
3116 eq 1 3115 3113 ; @[Lookup.scala 31:38]
3117 const 1855 11000000000000010000000101111
3118 uext 7 3117 35
3119 eq 1 3118 3113 ; @[Lookup.scala 31:38]
3120 const 10 11111000000000000110000001111111
3121 uext 7 3120 32
3122 and 7 74 3121 ; @[Lookup.scala 31:38]
3123 const 917 1000000000000010000000101111
3124 uext 7 3123 36
3125 eq 1 3124 3122 ; @[Lookup.scala 31:38]
3126 const 1647 10000000101111
3127 uext 7 3126 50
3128 eq 1 3127 3122 ; @[Lookup.scala 31:38]
3129 const 1002 100000000000000010000000101111
3130 uext 7 3129 34
3131 eq 1 3130 3122 ; @[Lookup.scala 31:38]
3132 const 1666 1100000000000000010000000101111
3133 uext 7 3132 33
3134 eq 1 3133 3122 ; @[Lookup.scala 31:38]
3135 const 1666 1000000000000000010000000101111
3136 uext 7 3135 33
3137 eq 1 3136 3122 ; @[Lookup.scala 31:38]
3138 const 10 10000000000000000010000000101111
3139 uext 7 3138 32
3140 eq 1 3139 3122 ; @[Lookup.scala 31:38]
3141 const 10 10100000000000000010000000101111
3142 uext 7 3141 32
3143 eq 1 3142 3122 ; @[Lookup.scala 31:38]
3144 const 10 11000000000000000010000000101111
3145 uext 7 3144 32
3146 eq 1 3145 3122 ; @[Lookup.scala 31:38]
3147 const 10 11100000000000000010000000101111
3148 uext 7 3147 32
3149 eq 1 3148 3122 ; @[Lookup.scala 31:38]
3150 const 1643 1000001110011
3151 uext 7 3150 51
3152 eq 1 3151 2885 ; @[Lookup.scala 31:38]
3153 const 1647 10000001110011
3154 uext 7 3153 50
3155 eq 1 3154 2885 ; @[Lookup.scala 31:38]
3156 const 1647 11000001110011
3157 uext 7 3156 50
3158 eq 1 3157 2885 ; @[Lookup.scala 31:38]
3159 const 1633 101000001110011
3160 uext 7 3159 49
3161 eq 1 3160 2885 ; @[Lookup.scala 31:38]
3162 const 1633 110000001110011
3163 uext 7 3162 49
3164 eq 1 3163 2885 ; @[Lookup.scala 31:38]
3165 const 1633 111000001110011
3166 uext 7 3165 49
3167 eq 1 3166 2885 ; @[Lookup.scala 31:38]
3168 const 1643 1000000001111
3169 uext 7 3168 51
3170 eq 1 3169 3086 ; @[Lookup.scala 31:38]
3171 const 12 100
3172 uext 12 3170 2
3173 ite 12 3167 3171 3172 ; @[Lookup.scala 33:37]
3174 const 12 100
3175 ite 12 3164 3174 3173 ; @[Lookup.scala 33:37]
3176 const 12 100
3177 ite 12 3161 3176 3175 ; @[Lookup.scala 33:37]
3178 const 12 100
3179 ite 12 3158 3178 3177 ; @[Lookup.scala 33:37]
3180 const 12 100
3181 ite 12 3155 3180 3179 ; @[Lookup.scala 33:37]
3182 const 12 100
3183 ite 12 3152 3182 3181 ; @[Lookup.scala 33:37]
3184 const 12 101
3185 ite 12 3149 3184 3183 ; @[Lookup.scala 33:37]
3186 const 12 101
3187 ite 12 3146 3186 3185 ; @[Lookup.scala 33:37]
3188 const 12 101
3189 ite 12 3143 3188 3187 ; @[Lookup.scala 33:37]
3190 const 12 101
3191 ite 12 3140 3190 3189 ; @[Lookup.scala 33:37]
3192 const 12 101
3193 ite 12 3137 3192 3191 ; @[Lookup.scala 33:37]
3194 const 12 101
3195 ite 12 3134 3194 3193 ; @[Lookup.scala 33:37]
3196 const 12 101
3197 ite 12 3131 3196 3195 ; @[Lookup.scala 33:37]
3198 const 12 101
3199 ite 12 3128 3198 3197 ; @[Lookup.scala 33:37]
3200 const 12 101
3201 ite 12 3125 3200 3199 ; @[Lookup.scala 33:37]
3202 ones 5
3203 uext 5 3201 1
3204 ite 5 3119 3202 3203 ; @[Lookup.scala 33:37]
3205 ones 5
3206 ite 5 3116 3205 3204 ; @[Lookup.scala 33:37]
3207 const 12 100
3208 uext 5 3207 1
3209 ite 5 3110 3208 3206 ; @[Lookup.scala 33:37]
3210 const 12 100
3211 uext 5 3210 1
3212 ite 5 3107 3211 3209 ; @[Lookup.scala 33:37]
3213 const 12 100
3214 uext 5 3213 1
3215 ite 5 3101 3214 3212 ; @[Lookup.scala 33:37]
3216 const 51 10
3217 uext 5 3216 2
3218 ite 5 3098 3217 3215 ; @[Lookup.scala 33:37]
3219 const 12 100
3220 uext 5 3219 1
3221 ite 5 3095 3220 3218 ; @[Lookup.scala 33:37]
3222 const 12 100
3223 uext 5 3222 1
3224 ite 5 3092 3223 3221 ; @[Lookup.scala 33:37]
3225 const 12 100
3226 uext 5 3225 1
3227 ite 5 3089 3226 3224 ; @[Lookup.scala 33:37]
3228 const 12 101
3229 uext 5 3228 1
3230 ite 5 3083 3229 3227 ; @[Lookup.scala 33:37]
3231 const 12 101
3232 uext 5 3231 1
3233 ite 5 3080 3232 3230 ; @[Lookup.scala 33:37]
3234 const 12 101
3235 uext 5 3234 1
3236 ite 5 3077 3235 3233 ; @[Lookup.scala 33:37]
3237 const 12 101
3238 uext 5 3237 1
3239 ite 5 3074 3238 3236 ; @[Lookup.scala 33:37]
3240 const 12 101
3241 uext 5 3240 1
3242 ite 5 3071 3241 3239 ; @[Lookup.scala 33:37]
3243 const 12 101
3244 uext 5 3243 1
3245 ite 5 3068 3244 3242 ; @[Lookup.scala 33:37]
3246 const 12 101
3247 uext 5 3246 1
3248 ite 5 3065 3247 3245 ; @[Lookup.scala 33:37]
3249 const 12 101
3250 uext 5 3249 1
3251 ite 5 3062 3250 3248 ; @[Lookup.scala 33:37]
3252 const 12 101
3253 uext 5 3252 1
3254 ite 5 3059 3253 3251 ; @[Lookup.scala 33:37]
3255 const 12 101
3256 uext 5 3255 1
3257 ite 5 3056 3256 3254 ; @[Lookup.scala 33:37]
3258 const 12 101
3259 uext 5 3258 1
3260 ite 5 3053 3259 3257 ; @[Lookup.scala 33:37]
3261 const 12 101
3262 uext 5 3261 1
3263 ite 5 3050 3262 3260 ; @[Lookup.scala 33:37]
3264 const 12 101
3265 uext 5 3264 1
3266 ite 5 3047 3265 3263 ; @[Lookup.scala 33:37]
3267 const 12 100
3268 uext 5 3267 1
3269 ite 5 3044 3268 3266 ; @[Lookup.scala 33:37]
3270 const 51 10
3271 uext 5 3270 2
3272 ite 5 3041 3271 3269 ; @[Lookup.scala 33:37]
3273 const 12 100
3274 uext 5 3273 1
3275 ite 5 3038 3274 3272 ; @[Lookup.scala 33:37]
3276 const 12 100
3277 uext 5 3276 1
3278 ite 5 3035 3277 3275 ; @[Lookup.scala 33:37]
3279 const 12 101
3280 uext 5 3279 1
3281 ite 5 3032 3280 3278 ; @[Lookup.scala 33:37]
3282 const 12 101
3283 uext 5 3282 1
3284 ite 5 3029 3283 3281 ; @[Lookup.scala 33:37]
3285 const 12 101
3286 uext 5 3285 1
3287 ite 5 3026 3286 3284 ; @[Lookup.scala 33:37]
3288 const 12 101
3289 uext 5 3288 1
3290 ite 5 3023 3289 3287 ; @[Lookup.scala 33:37]
3291 const 12 101
3292 uext 5 3291 1
3293 ite 5 3020 3292 3290 ; @[Lookup.scala 33:37]
3294 const 12 100
3295 uext 5 3294 1
3296 ite 5 3017 3295 3293 ; @[Lookup.scala 33:37]
3297 const 12 100
3298 uext 5 3297 1
3299 ite 5 3014 3298 3296 ; @[Lookup.scala 33:37]
3300 const 12 100
3301 uext 5 3300 1
3302 ite 5 3011 3301 3299 ; @[Lookup.scala 33:37]
3303 const 12 100
3304 uext 5 3303 1
3305 ite 5 3008 3304 3302 ; @[Lookup.scala 33:37]
3306 const 51 10
3307 uext 5 3306 2
3308 ite 5 3005 3307 3305 ; @[Lookup.scala 33:37]
3309 const 51 10
3310 uext 5 3309 2
3311 ite 5 3002 3310 3308 ; @[Lookup.scala 33:37]
3312 const 51 10
3313 uext 5 3312 2
3314 ite 5 2999 3313 3311 ; @[Lookup.scala 33:37]
3315 const 12 100
3316 uext 5 3315 1
3317 ite 5 2996 3316 3314 ; @[Lookup.scala 33:37]
3318 const 12 100
3319 uext 5 3318 1
3320 ite 5 2993 3319 3317 ; @[Lookup.scala 33:37]
3321 const 12 100
3322 uext 5 3321 1
3323 ite 5 2990 3322 3320 ; @[Lookup.scala 33:37]
3324 const 12 100
3325 uext 5 3324 1
3326 ite 5 2987 3325 3323 ; @[Lookup.scala 33:37]
3327 const 12 100
3328 uext 5 3327 1
3329 ite 5 2984 3328 3326 ; @[Lookup.scala 33:37]
3330 one 1
3331 uext 5 3330 3
3332 ite 5 2981 3331 3329 ; @[Lookup.scala 33:37]
3333 one 1
3334 uext 5 3333 3
3335 ite 5 2978 3334 3332 ; @[Lookup.scala 33:37]
3336 one 1
3337 uext 5 3336 3
3338 ite 5 2975 3337 3335 ; @[Lookup.scala 33:37]
3339 one 1
3340 uext 5 3339 3
3341 ite 5 2972 3340 3338 ; @[Lookup.scala 33:37]
3342 one 1
3343 uext 5 3342 3
3344 ite 5 2969 3343 3341 ; @[Lookup.scala 33:37]
3345 one 1
3346 uext 5 3345 3
3347 ite 5 2966 3346 3344 ; @[Lookup.scala 33:37]
3348 const 12 100
3349 uext 5 3348 1
3350 ite 5 2963 3349 3347 ; @[Lookup.scala 33:37]
3351 ones 12
3352 uext 5 3351 1
3353 ite 5 2960 3352 3350 ; @[Lookup.scala 33:37]
3354 const 12 110
3355 uext 5 3354 1
3356 ite 5 2957 3355 3353 ; @[Lookup.scala 33:37]
3357 const 12 110
3358 uext 5 3357 1
3359 ite 5 2954 3358 3356 ; @[Lookup.scala 33:37]
3360 const 12 101
3361 uext 5 3360 1
3362 ite 5 2948 3361 3359 ; @[Lookup.scala 33:37]
3363 const 12 101
3364 uext 5 3363 1
3365 ite 5 2945 3364 3362 ; @[Lookup.scala 33:37]
3366 const 12 101
3367 uext 5 3366 1
3368 ite 5 2942 3367 3365 ; @[Lookup.scala 33:37]
3369 const 12 101
3370 uext 5 3369 1
3371 ite 5 2939 3370 3368 ; @[Lookup.scala 33:37]
3372 const 12 101
3373 uext 5 3372 1
3374 ite 5 2936 3373 3371 ; @[Lookup.scala 33:37]
3375 const 12 101
3376 uext 5 3375 1
3377 ite 5 2933 3376 3374 ; @[Lookup.scala 33:37]
3378 const 12 101
3379 uext 5 3378 1
3380 ite 5 2930 3379 3377 ; @[Lookup.scala 33:37]
3381 const 12 101
3382 uext 5 3381 1
3383 ite 5 2927 3382 3380 ; @[Lookup.scala 33:37]
3384 const 12 101
3385 uext 5 3384 1
3386 ite 5 2924 3385 3383 ; @[Lookup.scala 33:37]
3387 const 12 101
3388 uext 5 3387 1
3389 ite 5 2921 3388 3386 ; @[Lookup.scala 33:37]
3390 const 12 100
3391 uext 5 3390 1
3392 ite 5 2915 3391 3389 ; @[Lookup.scala 33:37]
3393 const 12 100
3394 uext 5 3393 1
3395 ite 5 2912 3394 3392 ; @[Lookup.scala 33:37]
3396 const 12 100
3397 uext 5 3396 1
3398 ite 5 2909 3397 3395 ; @[Lookup.scala 33:37]
3399 const 12 100
3400 uext 5 3399 1
3401 ite 5 2906 3400 3398 ; @[Lookup.scala 33:37]
3402 const 12 100
3403 uext 5 3402 1
3404 ite 5 2903 3403 3401 ; @[Lookup.scala 33:37]
3405 const 12 100
3406 uext 5 3405 1
3407 ite 5 2900 3406 3404 ; @[Lookup.scala 33:37]
3408 const 12 100
3409 uext 5 3408 1
3410 ite 5 2897 3409 3407 ; @[Lookup.scala 33:37]
3411 const 12 100
3412 uext 5 3411 1
3413 ite 5 2894 3412 3410 ; @[Lookup.scala 33:37]
3414 const 12 100
3415 uext 5 3414 1
3416 ite 5 2888 3415 3413 ; @[Lookup.scala 33:37]
3417 const 12 100
3418 ones 51
3419 uext 12 3418 1
3420 ite 12 3170 3417 3419 ; @[Lookup.scala 33:37]
3421 ones 51
3422 uext 12 3421 1
3423 ite 12 3167 3422 3420 ; @[Lookup.scala 33:37]
3424 ones 51
3425 uext 12 3424 1
3426 ite 12 3164 3425 3423 ; @[Lookup.scala 33:37]
3427 ones 51
3428 uext 12 3427 1
3429 ite 12 3161 3428 3426 ; @[Lookup.scala 33:37]
3430 ones 51
3431 uext 12 3430 1
3432 ite 12 3158 3431 3429 ; @[Lookup.scala 33:37]
3433 ones 51
3434 uext 12 3433 1
3435 ite 12 3155 3434 3432 ; @[Lookup.scala 33:37]
3436 ones 51
3437 uext 12 3436 1
3438 ite 12 3152 3437 3435 ; @[Lookup.scala 33:37]
3439 one 1
3440 uext 12 3439 2
3441 ite 12 3149 3440 3438 ; @[Lookup.scala 33:37]
3442 one 1
3443 uext 12 3442 2
3444 ite 12 3146 3443 3441 ; @[Lookup.scala 33:37]
3445 one 1
3446 uext 12 3445 2
3447 ite 12 3143 3446 3444 ; @[Lookup.scala 33:37]
3448 one 1
3449 uext 12 3448 2
3450 ite 12 3140 3449 3447 ; @[Lookup.scala 33:37]
3451 one 1
3452 uext 12 3451 2
3453 ite 12 3137 3452 3450 ; @[Lookup.scala 33:37]
3454 one 1
3455 uext 12 3454 2
3456 ite 12 3134 3455 3453 ; @[Lookup.scala 33:37]
3457 one 1
3458 uext 12 3457 2
3459 ite 12 3131 3458 3456 ; @[Lookup.scala 33:37]
3460 one 1
3461 uext 12 3460 2
3462 ite 12 3128 3461 3459 ; @[Lookup.scala 33:37]
3463 one 1
3464 uext 12 3463 2
3465 ite 12 3125 3464 3462 ; @[Lookup.scala 33:37]
3466 one 1
3467 uext 12 3466 2
3468 ite 12 3119 3467 3465 ; @[Lookup.scala 33:37]
3469 one 1
3470 uext 12 3469 2
3471 ite 12 3116 3470 3468 ; @[Lookup.scala 33:37]
3472 one 1
3473 uext 12 3472 2
3474 ite 12 3110 3473 3471 ; @[Lookup.scala 33:37]
3475 one 1
3476 uext 12 3475 2
3477 ite 12 3107 3476 3474 ; @[Lookup.scala 33:37]
3478 zero 1
3479 uext 12 3478 2
3480 ite 12 3101 3479 3477 ; @[Lookup.scala 33:37]
3481 const 12 100
3482 ite 12 3098 3481 3480 ; @[Lookup.scala 33:37]
3483 ones 51
3484 uext 12 3483 1
3485 ite 12 3095 3484 3482 ; @[Lookup.scala 33:37]
3486 ones 51
3487 uext 12 3486 1
3488 ite 12 3092 3487 3485 ; @[Lookup.scala 33:37]
3489 ones 51
3490 uext 12 3489 1
3491 ite 12 3089 3490 3488 ; @[Lookup.scala 33:37]
3492 const 51 10
3493 uext 12 3492 1
3494 ite 12 3083 3493 3491 ; @[Lookup.scala 33:37]
3495 const 51 10
3496 uext 12 3495 1
3497 ite 12 3080 3496 3494 ; @[Lookup.scala 33:37]
3498 const 51 10
3499 uext 12 3498 1
3500 ite 12 3077 3499 3497 ; @[Lookup.scala 33:37]
3501 const 51 10
3502 uext 12 3501 1
3503 ite 12 3074 3502 3500 ; @[Lookup.scala 33:37]
3504 const 51 10
3505 uext 12 3504 1
3506 ite 12 3071 3505 3503 ; @[Lookup.scala 33:37]
3507 const 51 10
3508 uext 12 3507 1
3509 ite 12 3068 3508 3506 ; @[Lookup.scala 33:37]
3510 const 51 10
3511 uext 12 3510 1
3512 ite 12 3065 3511 3509 ; @[Lookup.scala 33:37]
3513 const 51 10
3514 uext 12 3513 1
3515 ite 12 3062 3514 3512 ; @[Lookup.scala 33:37]
3516 const 51 10
3517 uext 12 3516 1
3518 ite 12 3059 3517 3515 ; @[Lookup.scala 33:37]
3519 const 51 10
3520 uext 12 3519 1
3521 ite 12 3056 3520 3518 ; @[Lookup.scala 33:37]
3522 const 51 10
3523 uext 12 3522 1
3524 ite 12 3053 3523 3521 ; @[Lookup.scala 33:37]
3525 const 51 10
3526 uext 12 3525 1
3527 ite 12 3050 3526 3524 ; @[Lookup.scala 33:37]
3528 const 51 10
3529 uext 12 3528 1
3530 ite 12 3047 3529 3527 ; @[Lookup.scala 33:37]
3531 ones 51
3532 uext 12 3531 1
3533 ite 12 3044 3532 3530 ; @[Lookup.scala 33:37]
3534 one 1
3535 uext 12 3534 2
3536 ite 12 3041 3535 3533 ; @[Lookup.scala 33:37]
3537 one 1
3538 uext 12 3537 2
3539 ite 12 3038 3538 3536 ; @[Lookup.scala 33:37]
3540 one 1
3541 uext 12 3540 2
3542 ite 12 3035 3541 3539 ; @[Lookup.scala 33:37]
3543 zero 1
3544 uext 12 3543 2
3545 ite 12 3032 3544 3542 ; @[Lookup.scala 33:37]
3546 zero 1
3547 uext 12 3546 2
3548 ite 12 3029 3547 3545 ; @[Lookup.scala 33:37]
3549 zero 1
3550 uext 12 3549 2
3551 ite 12 3026 3550 3548 ; @[Lookup.scala 33:37]
3552 zero 1
3553 uext 12 3552 2
3554 ite 12 3023 3553 3551 ; @[Lookup.scala 33:37]
3555 zero 1
3556 uext 12 3555 2
3557 ite 12 3020 3556 3554 ; @[Lookup.scala 33:37]
3558 zero 1
3559 uext 12 3558 2
3560 ite 12 3017 3559 3557 ; @[Lookup.scala 33:37]
3561 zero 1
3562 uext 12 3561 2
3563 ite 12 3014 3562 3560 ; @[Lookup.scala 33:37]
3564 zero 1
3565 uext 12 3564 2
3566 ite 12 3011 3565 3563 ; @[Lookup.scala 33:37]
3567 zero 1
3568 uext 12 3567 2
3569 ite 12 3008 3568 3566 ; @[Lookup.scala 33:37]
3570 one 1
3571 uext 12 3570 2
3572 ite 12 3005 3571 3569 ; @[Lookup.scala 33:37]
3573 one 1
3574 uext 12 3573 2
3575 ite 12 3002 3574 3572 ; @[Lookup.scala 33:37]
3576 one 1
3577 uext 12 3576 2
3578 ite 12 2999 3577 3575 ; @[Lookup.scala 33:37]
3579 one 1
3580 uext 12 3579 2
3581 ite 12 2996 3580 3578 ; @[Lookup.scala 33:37]
3582 one 1
3583 uext 12 3582 2
3584 ite 12 2993 3583 3581 ; @[Lookup.scala 33:37]
3585 one 1
3586 uext 12 3585 2
3587 ite 12 2990 3586 3584 ; @[Lookup.scala 33:37]
3588 one 1
3589 uext 12 3588 2
3590 ite 12 2987 3589 3587 ; @[Lookup.scala 33:37]
3591 one 1
3592 uext 12 3591 2
3593 ite 12 2984 3592 3590 ; @[Lookup.scala 33:37]
3594 zero 1
3595 uext 12 3594 2
3596 ite 12 2981 3595 3593 ; @[Lookup.scala 33:37]
3597 zero 1
3598 uext 12 3597 2
3599 ite 12 2978 3598 3596 ; @[Lookup.scala 33:37]
3600 zero 1
3601 uext 12 3600 2
3602 ite 12 2975 3601 3599 ; @[Lookup.scala 33:37]
3603 zero 1
3604 uext 12 3603 2
3605 ite 12 2972 3604 3602 ; @[Lookup.scala 33:37]
3606 zero 1
3607 uext 12 3606 2
3608 ite 12 2969 3607 3605 ; @[Lookup.scala 33:37]
3609 zero 1
3610 uext 12 3609 2
3611 ite 12 2966 3610 3608 ; @[Lookup.scala 33:37]
3612 zero 1
3613 uext 12 3612 2
3614 ite 12 2963 3613 3611 ; @[Lookup.scala 33:37]
3615 zero 1
3616 uext 12 3615 2
3617 ite 12 2960 3616 3614 ; @[Lookup.scala 33:37]
3618 zero 1
3619 uext 12 3618 2
3620 ite 12 2957 3619 3617 ; @[Lookup.scala 33:37]
3621 zero 1
3622 uext 12 3621 2
3623 ite 12 2954 3622 3620 ; @[Lookup.scala 33:37]
3624 zero 1
3625 uext 12 3624 2
3626 ite 12 2948 3625 3623 ; @[Lookup.scala 33:37]
3627 zero 1
3628 uext 12 3627 2
3629 ite 12 2945 3628 3626 ; @[Lookup.scala 33:37]
3630 zero 1
3631 uext 12 3630 2
3632 ite 12 2942 3631 3629 ; @[Lookup.scala 33:37]
3633 zero 1
3634 uext 12 3633 2
3635 ite 12 2939 3634 3632 ; @[Lookup.scala 33:37]
3636 zero 1
3637 uext 12 3636 2
3638 ite 12 2936 3637 3635 ; @[Lookup.scala 33:37]
3639 zero 1
3640 uext 12 3639 2
3641 ite 12 2933 3640 3638 ; @[Lookup.scala 33:37]
3642 zero 1
3643 uext 12 3642 2
3644 ite 12 2930 3643 3641 ; @[Lookup.scala 33:37]
3645 zero 1
3646 uext 12 3645 2
3647 ite 12 2927 3646 3644 ; @[Lookup.scala 33:37]
3648 zero 1
3649 uext 12 3648 2
3650 ite 12 2924 3649 3647 ; @[Lookup.scala 33:37]
3651 zero 1
3652 uext 12 3651 2
3653 ite 12 2921 3652 3650 ; @[Lookup.scala 33:37]
3654 zero 1
3655 uext 12 3654 2
3656 ite 12 2915 3655 3653 ; @[Lookup.scala 33:37]
3657 zero 1
3658 uext 12 3657 2
3659 ite 12 2912 3658 3656 ; @[Lookup.scala 33:37]
3660 zero 1
3661 uext 12 3660 2
3662 ite 12 2909 3661 3659 ; @[Lookup.scala 33:37]
3663 zero 1
3664 uext 12 3663 2
3665 ite 12 2906 3664 3662 ; @[Lookup.scala 33:37]
3666 zero 1
3667 uext 12 3666 2
3668 ite 12 2903 3667 3665 ; @[Lookup.scala 33:37]
3669 zero 1
3670 uext 12 3669 2
3671 ite 12 2900 3670 3668 ; @[Lookup.scala 33:37]
3672 zero 1
3673 uext 12 3672 2
3674 ite 12 2897 3673 3671 ; @[Lookup.scala 33:37]
3675 zero 1
3676 uext 12 3675 2
3677 ite 12 2894 3676 3674 ; @[Lookup.scala 33:37]
3678 zero 1
3679 uext 12 3678 2
3680 ite 12 2888 3679 3677 ; @[Lookup.scala 33:37]
3681 ones 12
3682 uext 12 3170 2
3683 ite 12 3167 3681 3682 ; @[Lookup.scala 33:37]
3684 const 12 110
3685 ite 12 3164 3684 3683 ; @[Lookup.scala 33:37]
3686 const 12 101
3687 ite 12 3161 3686 3685 ; @[Lookup.scala 33:37]
3688 ones 51
3689 uext 12 3688 1
3690 ite 12 3158 3689 3687 ; @[Lookup.scala 33:37]
3691 const 51 10
3692 uext 12 3691 1
3693 ite 12 3155 3692 3690 ; @[Lookup.scala 33:37]
3694 one 1
3695 uext 12 3694 2
3696 ite 12 3152 3695 3693 ; @[Lookup.scala 33:37]
3697 const 345 110010
3698 uext 345 3696 3
3699 ite 345 3149 3697 3698 ; @[Lookup.scala 33:37]
3700 const 345 110001
3701 ite 345 3146 3700 3699 ; @[Lookup.scala 33:37]
3702 const 345 110000
3703 ite 345 3143 3702 3701 ; @[Lookup.scala 33:37]
3704 const 345 110111
3705 ite 345 3140 3704 3703 ; @[Lookup.scala 33:37]
3706 const 345 100110
3707 ite 345 3137 3706 3705 ; @[Lookup.scala 33:37]
3708 const 345 100101
3709 ite 345 3134 3708 3707 ; @[Lookup.scala 33:37]
3710 const 345 100100
3711 ite 345 3131 3710 3709 ; @[Lookup.scala 33:37]
3712 const 153 1100011
3713 uext 153 3711 1
3714 ite 153 3128 3712 3713 ; @[Lookup.scala 33:37]
3715 const 345 100010
3716 uext 153 3715 1
3717 ite 153 3125 3716 3714 ; @[Lookup.scala 33:37]
3718 const 345 100001
3719 uext 153 3718 1
3720 ite 153 3119 3719 3717 ; @[Lookup.scala 33:37]
3721 const 345 100001
3722 uext 153 3721 1
3723 ite 153 3116 3722 3720 ; @[Lookup.scala 33:37]
3724 const 345 100000
3725 uext 153 3724 1
3726 ite 153 3110 3725 3723 ; @[Lookup.scala 33:37]
3727 const 345 100000
3728 uext 153 3727 1
3729 ite 153 3107 3728 3726 ; @[Lookup.scala 33:37]
3730 const 153 1000000
3731 ite 153 3101 3730 3729 ; @[Lookup.scala 33:37]
3732 zero 1
3733 uext 153 3732 6
3734 ite 153 3098 3733 3731 ; @[Lookup.scala 33:37]
3735 zero 1
3736 uext 153 3735 6
3737 ite 153 3095 3736 3734 ; @[Lookup.scala 33:37]
3738 zero 1
3739 uext 153 3738 6
3740 ite 153 3092 3739 3737 ; @[Lookup.scala 33:37]
3741 zero 1
3742 uext 153 3741 6
3743 ite 153 3089 3742 3740 ; @[Lookup.scala 33:37]
3744 ones 5
3745 uext 153 3744 3
3746 ite 153 3083 3745 3743 ; @[Lookup.scala 33:37]
3747 const 5 1110
3748 uext 153 3747 3
3749 ite 153 3080 3748 3746 ; @[Lookup.scala 33:37]
3750 const 5 1101
3751 uext 153 3750 3
3752 ite 153 3077 3751 3749 ; @[Lookup.scala 33:37]
3753 const 5 1100
3754 uext 153 3753 3
3755 ite 153 3074 3754 3752 ; @[Lookup.scala 33:37]
3756 const 5 1000
3757 uext 153 3756 3
3758 ite 153 3071 3757 3755 ; @[Lookup.scala 33:37]
3759 ones 12
3760 uext 153 3759 4
3761 ite 153 3068 3760 3758 ; @[Lookup.scala 33:37]
3762 const 12 110
3763 uext 153 3762 4
3764 ite 153 3065 3763 3761 ; @[Lookup.scala 33:37]
3765 const 12 101
3766 uext 153 3765 4
3767 ite 153 3062 3766 3764 ; @[Lookup.scala 33:37]
3768 const 12 100
3769 uext 153 3768 4
3770 ite 153 3059 3769 3767 ; @[Lookup.scala 33:37]
3771 ones 51
3772 uext 153 3771 5
3773 ite 153 3056 3772 3770 ; @[Lookup.scala 33:37]
3774 const 51 10
3775 uext 153 3774 5
3776 ite 153 3053 3775 3773 ; @[Lookup.scala 33:37]
3777 one 1
3778 uext 153 3777 6
3779 ite 153 3050 3778 3776 ; @[Lookup.scala 33:37]
3780 zero 1
3781 uext 153 3780 6
3782 ite 153 3047 3781 3779 ; @[Lookup.scala 33:37]
3783 const 51 10
3784 uext 153 3783 5
3785 ite 153 3044 3784 3782 ; @[Lookup.scala 33:37]
3786 const 5 1011
3787 uext 153 3786 3
3788 ite 153 3041 3787 3785 ; @[Lookup.scala 33:37]
3789 ones 51
3790 uext 153 3789 5
3791 ite 153 3038 3790 3788 ; @[Lookup.scala 33:37]
3792 const 12 110
3793 uext 153 3792 4
3794 ite 153 3035 3793 3791 ; @[Lookup.scala 33:37]
3795 const 345 101000
3796 uext 153 3795 1
3797 ite 153 3032 3796 3794 ; @[Lookup.scala 33:37]
3798 const 153 1100000
3799 ite 153 3029 3798 3797 ; @[Lookup.scala 33:37]
3800 const 345 101101
3801 uext 153 3800 1
3802 ite 153 3026 3801 3799 ; @[Lookup.scala 33:37]
3803 const 345 100101
3804 uext 153 3803 1
3805 ite 153 3023 3804 3802 ; @[Lookup.scala 33:37]
3806 const 345 100001
3807 uext 153 3806 1
3808 ite 153 3020 3807 3805 ; @[Lookup.scala 33:37]
3809 const 345 101101
3810 uext 153 3809 1
3811 ite 153 3017 3810 3808 ; @[Lookup.scala 33:37]
3812 const 345 100101
3813 uext 153 3812 1
3814 ite 153 3014 3813 3811 ; @[Lookup.scala 33:37]
3815 const 345 100001
3816 uext 153 3815 1
3817 ite 153 3011 3816 3814 ; @[Lookup.scala 33:37]
3818 const 153 1100000
3819 ite 153 3008 3818 3817 ; @[Lookup.scala 33:37]
3820 const 5 1010
3821 uext 153 3820 3
3822 ite 153 3005 3821 3819 ; @[Lookup.scala 33:37]
3823 const 5 1001
3824 uext 153 3823 3
3825 ite 153 3002 3824 3822 ; @[Lookup.scala 33:37]
3826 const 5 1000
3827 uext 153 3826 3
3828 ite 153 2999 3827 3825 ; @[Lookup.scala 33:37]
3829 const 12 101
3830 uext 153 3829 4
3831 ite 153 2996 3830 3828 ; @[Lookup.scala 33:37]
3832 const 12 100
3833 uext 153 3832 4
3834 ite 153 2993 3833 3831 ; @[Lookup.scala 33:37]
3835 const 51 10
3836 uext 153 3835 5
3837 ite 153 2990 3836 3834 ; @[Lookup.scala 33:37]
3838 one 1
3839 uext 153 3838 6
3840 ite 153 2987 3839 3837 ; @[Lookup.scala 33:37]
3841 zero 1
3842 uext 153 3841 6
3843 ite 153 2984 3842 3840 ; @[Lookup.scala 33:37]
3844 const 148 10111
3845 uext 153 3844 2
3846 ite 153 2981 3845 3843 ; @[Lookup.scala 33:37]
3847 const 148 10110
3848 uext 153 3847 2
3849 ite 153 2978 3848 3846 ; @[Lookup.scala 33:37]
3850 const 148 10101
3851 uext 153 3850 2
3852 ite 153 2975 3851 3849 ; @[Lookup.scala 33:37]
3853 const 148 10100
3854 uext 153 3853 2
3855 ite 153 2972 3854 3852 ; @[Lookup.scala 33:37]
3856 const 148 10001
3857 uext 153 3856 2
3858 ite 153 2969 3857 3855 ; @[Lookup.scala 33:37]
3859 const 148 10000
3860 uext 153 3859 2
3861 ite 153 2966 3860 3858 ; @[Lookup.scala 33:37]
3862 const 153 1011010
3863 ite 153 2963 3862 3861 ; @[Lookup.scala 33:37]
3864 const 153 1011000
3865 ite 153 2960 3864 3863 ; @[Lookup.scala 33:37]
3866 const 153 1000000
3867 ite 153 2957 3866 3865 ; @[Lookup.scala 33:37]
3868 const 153 1000000
3869 ite 153 2954 3868 3867 ; @[Lookup.scala 33:37]
3870 const 5 1101
3871 uext 153 3870 3
3872 ite 153 2948 3871 3869 ; @[Lookup.scala 33:37]
3873 const 5 1000
3874 uext 153 3873 3
3875 ite 153 2945 3874 3872 ; @[Lookup.scala 33:37]
3876 ones 12
3877 uext 153 3876 4
3878 ite 153 2942 3877 3875 ; @[Lookup.scala 33:37]
3879 const 12 110
3880 uext 153 3879 4
3881 ite 153 2939 3880 3878 ; @[Lookup.scala 33:37]
3882 const 12 101
3883 uext 153 3882 4
3884 ite 153 2936 3883 3881 ; @[Lookup.scala 33:37]
3885 const 12 100
3886 uext 153 3885 4
3887 ite 153 2933 3886 3884 ; @[Lookup.scala 33:37]
3888 ones 51
3889 uext 153 3888 5
3890 ite 153 2930 3889 3887 ; @[Lookup.scala 33:37]
3891 const 51 10
3892 uext 153 3891 5
3893 ite 153 2927 3892 3890 ; @[Lookup.scala 33:37]
3894 one 1
3895 uext 153 3894 6
3896 ite 153 2924 3895 3893 ; @[Lookup.scala 33:37]
3897 const 153 1000000
3898 ite 153 2921 3897 3896 ; @[Lookup.scala 33:37]
3899 const 5 1101
3900 uext 153 3899 3
3901 ite 153 2915 3900 3898 ; @[Lookup.scala 33:37]
3902 ones 12
3903 uext 153 3902 4
3904 ite 153 2912 3903 3901 ; @[Lookup.scala 33:37]
3905 const 12 110
3906 uext 153 3905 4
3907 ite 153 2909 3906 3904 ; @[Lookup.scala 33:37]
3908 const 12 101
3909 uext 153 3908 4
3910 ite 153 2906 3909 3907 ; @[Lookup.scala 33:37]
3911 const 12 100
3912 uext 153 3911 4
3913 ite 153 2903 3912 3910 ; @[Lookup.scala 33:37]
3914 ones 51
3915 uext 153 3914 5
3916 ite 153 2900 3915 3913 ; @[Lookup.scala 33:37]
3917 const 51 10
3918 uext 153 3917 5
3919 ite 153 2897 3918 3916 ; @[Lookup.scala 33:37]
3920 one 1
3921 uext 153 3920 6
3922 ite 153 2894 3921 3919 ; @[Lookup.scala 33:37]
3923 const 153 1000000
3924 ite 153 2888 3923 3922 ; @[Lookup.scala 33:37]
3925 redor 1 1489 ; @[IDU.scala 172:22] @[IDU.scala 200:12]
3926 or 1 3925 77 ; @[IDU.scala 38:84] @[IDU.scala 200:12]
3927 slice 153 75 38 32 ; @[IDU.scala 181:67]
3928 redor 1 3927 ; @[IDU.scala 181:94]
3929 not 1 2694 ; @[IDU.scala 181:101]
3930 and 1 3928 3929 ; @[IDU.scala 181:98]
3931 or 1 3926 3930 ; @[IDU.scala 38:127]
3932 zero 1
3933 uext 5 3932 3
3934 ite 5 3931 3933 3416 ; @[IDU.scala 38:75]
3935 ones 51
3936 uext 12 3935 1
3937 ite 12 3931 3936 3680 ; @[IDU.scala 38:75]
3938 zero 1
3939 uext 153 3938 6
3940 ite 153 3931 3939 3924 ; @[IDU.scala 38:75]
3941 const 12 100
3942 uext 5 3941 1
3943 eq 1 3942 3934 ; @[LookupTree.scala 24:34]
3944 const 51 10
3945 uext 5 3944 2
3946 eq 1 3945 3934 ; @[LookupTree.scala 24:34]
3947 ones 5
3948 eq 1 3947 3934 ; @[LookupTree.scala 24:34]
3949 one 1
3950 uext 5 3949 3
3951 eq 1 3950 3934 ; @[LookupTree.scala 24:34]
3952 const 12 110
3953 uext 5 3952 1
3954 eq 1 3953 3934 ; @[LookupTree.scala 24:34]
3955 ones 12
3956 uext 5 3955 1
3957 eq 1 3956 3934 ; @[LookupTree.scala 24:34]
3958 zero 1
3959 uext 5 3958 3
3960 eq 1 3959 3934 ; @[LookupTree.scala 24:34]
3961 or 1 3954 3957 ; @[Mux.scala 27:72]
3962 or 1 3961 3960 ; @[Mux.scala 27:72]
3963 or 1 3943 3954 ; @[Mux.scala 27:72]
3964 or 1 3963 3957 ; @[Mux.scala 27:72]
3965 or 1 3964 3960 ; @[Mux.scala 27:72]
3966 slice 148 74 19 15 ; @[IDU.scala 62:28]
3967 slice 148 74 24 20 ; @[IDU.scala 62:43]
3968 slice 148 74 11 7 ; @[IDU.scala 62:58]
3969 not 1 3965 ; @[IDU.scala 95:43]
3970 slice 1 3934 2 2 ; @[Decode.scala 33:50]
3971 slice 1407 74 31 20 ; @[IDU.scala 101:29]
3972 slice 1 3971 11 11 ; @[BitUtils.scala 39:20]
3973 ones 2739
3974 zero 2739
3975 ite 2739 3972 3973 3974 ; @[Bitwise.scala 72:12]
3976 concat 7 3975 3971 ; @[Cat.scala 30:58]
3977 slice 153 74 31 25 ; @[IDU.scala 102:33]
3978 concat 1407 3977 3968 ; @[Cat.scala 30:58]
3979 slice 1 3978 11 11 ; @[BitUtils.scala 39:20]
3980 ones 2739
3981 zero 2739
3982 ite 2739 3979 3980 3981 ; @[Bitwise.scala 72:12]
3983 concat 7 3982 3978 ; @[Cat.scala 30:58]
3984 slice 1 74 31 31 ; @[IDU.scala 104:33]
3985 slice 1 74 7 7 ; @[IDU.scala 104:44]
3986 slice 345 74 30 25 ; @[IDU.scala 104:54]
3987 slice 5 74 11 8 ; @[IDU.scala 104:69]
3988 zero 1
3989 concat 148 3987 3988 ; @[Cat.scala 30:58]
3990 concat 51 3984 3985 ; @[Cat.scala 30:58]
3991 concat 15 3990 3986 ; @[Cat.scala 30:58]
3992 concat 1643 3991 3989 ; @[Cat.scala 30:58]
3993 slice 1 3992 12 12 ; @[BitUtils.scala 39:20]
3994 ones 2761
3995 zero 2761
3996 ite 2761 3993 3994 3995 ; @[Bitwise.scala 72:12]
3997 concat 7 3996 3992 ; @[Cat.scala 30:58]
3998 slice 514 74 31 12 ; @[IDU.scala 105:33]
3999 zero 1407
4000 concat 10 3998 3999 ; @[Cat.scala 30:58]
4001 slice 1 4000 31 31 ; @[BitUtils.scala 39:20]
4002 ones 10
4003 zero 10
4004 ite 10 4001 4002 4003 ; @[Bitwise.scala 72:12]
4005 concat 7 4004 4000 ; @[Cat.scala 30:58]
4006 slice 15 74 19 12 ; @[IDU.scala 106:44]
4007 slice 1 74 20 20 ; @[IDU.scala 106:59]
4008 slice 980 74 30 21 ; @[IDU.scala 106:70]
4009 zero 1
4010 concat 2777 4008 4009 ; @[Cat.scala 30:58]
4011 concat 42 3984 4006 ; @[Cat.scala 30:58]
4012 concat 980 4011 4007 ; @[Cat.scala 30:58]
4013 concat 1845 4012 4010 ; @[Cat.scala 30:58]
4014 slice 1 4013 20 20 ; @[BitUtils.scala 39:20]
4015 ones 1221
4016 zero 1221
4017 ite 1221 4014 4015 4016 ; @[Bitwise.scala 72:12]
4018 concat 7 4017 4013 ; @[Cat.scala 30:58]
4019 zero 1
4020 uext 7 4019 63
4021 ite 7 3943 3976 4020 ; @[Mux.scala 27:72]
4022 zero 1
4023 uext 7 4022 63
4024 ite 7 3946 3983 4023 ; @[Mux.scala 27:72]
4025 zero 1
4026 uext 7 4025 63
4027 ite 7 3948 3983 4026 ; @[Mux.scala 27:72]
4028 zero 1
4029 uext 7 4028 63
4030 ite 7 3951 3997 4029 ; @[Mux.scala 27:72]
4031 zero 1
4032 uext 7 4031 63
4033 ite 7 3954 4005 4032 ; @[Mux.scala 27:72]
4034 zero 1
4035 uext 7 4034 63
4036 ite 7 3957 4018 4035 ; @[Mux.scala 27:72]
4037 or 7 4021 4024 ; @[Mux.scala 27:72]
4038 or 7 4037 4027 ; @[Mux.scala 27:72]
4039 or 7 4038 4030 ; @[Mux.scala 27:72]
4040 or 7 4039 4033 ; @[Mux.scala 27:72]
4041 zero 1
4042 uext 12 4041 2
4043 eq 1 3937 4042 ; @[IDU.scala 132:16]
4044 one 1
4045 uext 148 4044 4
4046 eq 1 3968 4045 ; @[IDU.scala 133:34]
4047 const 12 101
4048 uext 148 4047 2
4049 eq 1 3968 4048 ; @[IDU.scala 133:49]
4050 or 1 4046 4049 ; @[IDU.scala 133:42]
4051 const 153 1011000
4052 eq 1 3940 4051 ; @[IDU.scala 134:38]
4053 and 1 4050 4052 ; @[IDU.scala 134:26]
4054 const 153 1011100
4055 ite 153 4053 4054 3940 ; @[IDU.scala 134:{57,85} 47:29]
4056 const 153 1011010
4057 eq 1 3940 4056 ; @[IDU.scala 135:20]
4058 one 1
4059 uext 148 4058 4
4060 eq 1 3966 4059 ; @[IDU.scala 133:34]
4061 const 12 101
4062 uext 148 4061 2
4063 eq 1 3966 4062 ; @[IDU.scala 133:49]
4064 or 1 4060 4063 ; @[IDU.scala 133:42]
4065 const 153 1011110
4066 ite 153 4064 4065 4055 ; @[IDU.scala 136:{29,57}]
4067 const 153 1011100
4068 ite 153 4050 4067 4066 ; @[IDU.scala 137:{29,57}]
4069 ite 153 4057 4068 4055 ; @[IDU.scala 135:40]
4070 slice 153 74 6 0 ; @[IDU.scala 141:41]
4071 const 345 110111
4072 uext 153 4071 1
4073 eq 1 4070 4072 ; @[IDU.scala 141:47]
4074 uext 326 234 1
4075 one 1
4076 uext 326 4075 64
4077 add 326 4074 4076 ; @[GTimer.scala 25:12]
4078 slice 7 4077 63 0 ; @[GTimer.scala 25:12] @[IDU.scala 163:18] @[IDU.scala 163:18] @[IDU.scala 200:12] @[IDU.scala 163:18] @[IDU.scala 179:47]
4079 slice 1 1489 0 0 ; @[IDU.scala 171:38]
4080 slice 1 1489 1 1 ; @[IDU.scala 171:38]
4081 slice 1 1489 2 2 ; @[IDU.scala 171:38]
4082 slice 1 1489 3 3 ; @[IDU.scala 171:38]
4083 slice 1 1489 4 4 ; @[IDU.scala 171:38]
4084 slice 1 1489 5 5 ; @[IDU.scala 171:38]
4085 slice 1 1489 6 6 ; @[IDU.scala 171:38]
4086 slice 1 1489 7 7 ; @[IDU.scala 171:38]
4087 slice 1 1489 8 8 ; @[IDU.scala 171:38]
4088 slice 1 1489 9 9 ; @[IDU.scala 171:38]
4089 slice 1 1489 10 10 ; @[IDU.scala 171:38]
4090 slice 1 1489 11 11 ; @[IDU.scala 171:38] @[IDU.scala 200:12] @[IDU.scala 163:18] @[IDU.scala 200:12] @[IDU.scala 163:18]
4091 zero 1
4092 ite 1 4073 4091 3962 ; @[IDU.scala 141:35]
4093 or 1 3964 3960 ; @[Mux.scala 27:72]
4094 ones 51
4095 uext 12 4094 1
4096 ite 12 3931 4095 3680 ; @[IDU.scala 38:75]
4097 ite 153 4043 4069 3940 ; @[IDU.scala 132:32 47:29]
4098 zero 1
4099 uext 148 4098 4
4100 ite 148 3962 4099 3966 ; @[IDU.scala 94:33]
4101 zero 1
4102 uext 148 4101 4
4103 ite 148 3969 3967 4102 ; @[IDU.scala 95:33]
4104 slice 1 3934 2 2 ; @[Decode.scala 33:50]
4105 zero 1
4106 uext 148 4105 4
4107 ite 148 3970 3968 4106 ; @[IDU.scala 97:33]
4108 or 7 4040 4036 ; @[Mux.scala 27:72] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 201:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[IDU.scala 202:13] @[FlushableQueue.scala 95:22]
4109 and 1 905 1249 ; @[Decoupled.scala 52:35] @[Frontend.scala 104:11]
4110 and 1 1621 1348 ; @[Decoupled.scala 52:35]
4111 uext 12 244 1
4112 one 1
4113 uext 12 4112 2
4114 add 12 4111 4113 ; @[Counter.scala 76:24]
4115 slice 51 4114 1 0 ; @[Counter.scala 76:24]
4116 not 1 4109
4117 not 1 4109
4118 not 1 4109
4119 not 1 4109
4120 not 1 4109
4121 not 1 4109
4122 not 1 4109
4123 ite 51 4109 4115 244 ; @[FlushableQueue.scala 34:17 Counter.scala 76:15 60:40]
4124 uext 12 245 1
4125 one 1
4126 uext 12 4125 2
4127 add 12 4124 4126 ; @[Counter.scala 76:24]
4128 slice 51 4127 1 0 ; @[Counter.scala 76:24]
4129 ite 51 4110 4128 245 ; @[FlushableQueue.scala 38:17 Counter.scala 76:15 60:40]
4130 neq 1 4109 4110 ; @[FlushableQueue.scala 41:16]
4131 ite 1 4130 4109 246 ; @[FlushableQueue.scala 41:28 42:16 26:35]
4132 slice 1 1033 0 0 ; @[Frontend.scala 107:58]
4133 zero 1
4134 uext 51 4133 1
4135 ite 51 4132 4134 4123 ; @[FlushableQueue.scala 62:19 64:21]
4136 zero 1
4137 uext 51 4136 1
4138 ite 51 4132 4137 4129 ; @[FlushableQueue.scala 62:19 65:21]
4139 zero 1
4140 ite 1 4132 4139 4131 ; @[FlushableQueue.scala 62:19 67:16]
4141 one 1
4142 and 1 905 1249
4143 not 1 4109
4144 ite 51 4143 67 244
4145 not 1 4109
4146 one 1
4147 ite 1 4145 68 4146 ; @[FlushableQueue.scala 96:21]
4148 not 1 4109
4149 ite 7 4148 73 1250
4150 one 1
4151 and 1 905 1249
4152 not 1 4109
4153 ite 51 4152 67 244
4154 not 1 4109
4155 one 1
4156 ite 1 4154 68 4155 ; @[FlushableQueue.scala 96:21]
4157 not 1 4109
4158 ite 58 4157 72 1252
4159 one 1
4160 and 1 905 1249
4161 not 1 4109
4162 ite 51 4161 67 244
4163 not 1 4109
4164 one 1
4165 ite 1 4163 68 4164 ; @[FlushableQueue.scala 96:21]
4166 not 1 4109
4167 ite 58 4166 71 1253
4168 one 1
4169 and 1 905 1249
4170 not 1 4109
4171 ite 51 4170 67 244
4172 not 1 4109
4173 one 1
4174 ite 1 4172 68 4173
4175 not 1 4109
4176 and 1 4175 70
4177 one 1
4178 and 1 905 1249
4179 not 1 4109
4180 ite 51 4179 67 244
4181 not 1 4109
4182 one 1
4183 ite 1 4181 68 4182 ; @[FlushableQueue.scala 96:21]
4184 not 1 4109
4185 ite 5 4184 69 1254
4186 and 1 1405 247 ; @[Decoupled.scala 52:35]
4187 slice 1 1033 1 1 ; @[Frontend.scala 108:80]
4188 zero 1
4189 ite 1 4186 4188 247 ; @[Pipeline.scala 24:24 25:{25,33}]
4190 and 1 1506 1493 ; @[Pipeline.scala 26:22]
4191 or 1 4190 4189 ; @[Pipeline.scala 26:{38,46}]
4192 zero 1
4193 ite 1 4187 4192 4191 ; @[Pipeline.scala 27:{20,28}]
4194 uext 326 254 1
4195 one 1
4196 uext 326 4195 64
4197 add 326 4194 4196 ; @[GTimer.scala 25:12]
4198 slice 7 4197 63 0 ; @[GTimer.scala 25:12]
4199 uext 326 255 1
4200 one 1
4201 uext 326 4200 64
4202 add 326 4199 4201 ; @[GTimer.scala 25:12]
4203 slice 7 4202 63 0 ; @[GTimer.scala 25:12]
4204 uext 326 256 1
4205 one 1
4206 uext 326 4205 64
4207 add 326 4204 4206 ; @[GTimer.scala 25:12]
4208 slice 7 4207 63 0 ; @[GTimer.scala 25:12]
4209 uext 326 257 1
4210 one 1
4211 uext 326 4210 64
4212 add 326 4209 4211 ; @[GTimer.scala 25:12]
4213 slice 7 4212 63 0 ; @[GTimer.scala 25:12]
4214 one 1
4215 one 1
4216 one 1
4217 one 1
4218 one 1
4219 one 1 ; @[Frontend.scala 117:11] @[Frontend.scala 117:11]
4220 uext 537 1248 5 ; @[Frontend.scala 117:11] @[Frontend.scala 117:11] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Frontend.scala 112:10] @[Pipeline.scala 30:16] @[EXU.scala 120:23] @[Backend.scala 695:18] @[EXU.scala 119:20] @[Backend.scala 695:18]
4221 and 1 466 432 ; @[ISU.scala 43:42] @[EXU.scala 123:21] @[Backend.scala 695:18]
4222 zero 1
4223 uext 12 4222 2
4224 neq 1 464 4223 ; @[ISU.scala 44:41]
4225 one 1
4226 uext 12 4225 2
4227 neq 1 464 4226 ; @[ISU.scala 44:79]
4228 and 1 4224 4227 ; @[ISU.scala 44:57]
4229 zero 1
4230 uext 51 4229 1
4231 neq 1 4230 746 ; @[PipelineVector.scala 55:{15,15}]
4232 ite 148 4231 152 653 ; @[PipelineVector.scala 55:{15,15}]
4233 one 1
4234 uext 51 4233 1
4235 eq 1 4234 746
4236 ite 148 4235 682 4232 ; @[PipelineVector.scala 55:{15,15}]
4237 const 51 10
4238 eq 1 4237 746
4239 ite 148 4238 711 4236 ; @[PipelineVector.scala 55:{15,15}]
4240 ones 51
4241 eq 1 4240 746
4242 ite 148 4241 740 4239 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13]
4243 zero 1
4244 uext 148 4243 4
4245 neq 1 4242 4244 ; @[ISU.scala 41:69] @[Pipeline.scala 30:16] @[EXU.scala 121:24] @[Backend.scala 695:18]
4246 eq 1 4242 467 ; @[ISU.scala 41:88]
4247 and 1 4245 4246 ; @[ISU.scala 41:78]
4248 and 1 4247 4221 ; @[ISU.scala 41:100]
4249 ite 148 4231 151 654 ; @[PipelineVector.scala 55:{15,15}]
4250 one 1
4251 uext 51 4250 1
4252 eq 1 4251 746
4253 ite 148 4252 683 4249 ; @[PipelineVector.scala 55:{15,15}]
4254 const 51 10
4255 eq 1 4254 746
4256 ite 148 4255 712 4253 ; @[PipelineVector.scala 55:{15,15}]
4257 ones 51
4258 eq 1 4257 746
4259 ite 148 4258 741 4256 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13]
4260 zero 1
4261 uext 148 4260 4
4262 neq 1 4259 4261 ; @[ISU.scala 41:69]
4263 eq 1 4259 467 ; @[ISU.scala 41:88]
4264 and 1 4262 4263 ; @[ISU.scala 41:78]
4265 and 1 4264 4221 ; @[ISU.scala 41:100] @[Pipeline.scala 30:16] @[WBU.scala 37:16] @[Backend.scala 692:13]
4266 eq 1 4242 478 ; @[ISU.scala 41:88]
4267 and 1 4245 4266 ; @[ISU.scala 41:78] @[Pipeline.scala 30:16]
4268 and 1 477 471 ; @[WBU.scala 36:47] @[Backend.scala 692:13]
4269 and 1 4267 4268 ; @[ISU.scala 41:100]
4270 eq 1 4259 478 ; @[ISU.scala 41:88]
4271 and 1 4262 4270 ; @[ISU.scala 41:78]
4272 and 1 4271 4268 ; @[ISU.scala 41:100]
4273 not 1 4228 ; @[ISU.scala 50:46]
4274 and 1 4248 4273 ; @[ISU.scala 50:43]
4275 and 1 4265 4273 ; @[ISU.scala 51:43]
4276 not 1 4248 ; @[ISU.scala 52:55]
4277 one 1
4278 ite 1 4228 4276 4277 ; @[ISU.scala 52:40]
4279 and 1 4269 4278 ; @[ISU.scala 52:34]
4280 not 1 4265 ; @[ISU.scala 53:55]
4281 one 1
4282 ite 1 4228 4280 4281 ; @[ISU.scala 53:40]
4283 and 1 4272 4282 ; @[ISU.scala 53:34]
4284 uext 10 4242 27
4285 srl 10 258 4284 ; @[RF.scala 37:37]
4286 slice 1 4285 0 0 ; @[RF.scala 37:37]
4287 not 1 4286 ; @[ISU.scala 56:19]
4288 or 1 4287 4274 ; @[ISU.scala 56:38]
4289 or 1 4288 4279 ; @[ISU.scala 56:62]
4290 uext 10 4259 27
4291 srl 10 258 4290 ; @[RF.scala 37:37]
4292 slice 1 4291 0 0 ; @[RF.scala 37:37]
4293 not 1 4292 ; @[ISU.scala 57:19]
4294 or 1 4293 4275 ; @[ISU.scala 57:38]
4295 or 1 4294 4283 ; @[ISU.scala 57:62]
4296 neq 1 745 746 ; @[PipelineVector.scala 56:34] @[Backend.scala 687:13]
4297 and 1 4296 4289 ; @[ISU.scala 58:34]
4298 ite 58 4231 187 630 ; @[PipelineVector.scala 55:{15,15}]
4299 one 1
4300 uext 51 4299 1
4301 eq 1 4300 746
4302 ite 58 4301 659 4298 ; @[PipelineVector.scala 55:{15,15}]
4303 const 51 10
4304 eq 1 4303 746
4305 ite 58 4304 688 4302 ; @[PipelineVector.scala 55:{15,15}]
4306 ones 51
4307 eq 1 4306 746
4308 ite 58 4307 717 4305 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13]
4309 slice 1 4308 38 38 ; @[BitUtils.scala 39:20]
4310 sort bitvec 25
4311 ones 4310
4312 zero 4310
4313 ite 4310 4309 4311 4312 ; @[Bitwise.scala 72:12]
4314 concat 7 4313 4308 ; @[Cat.scala 30:58]
4315 not 1 4274 ; @[ISU.scala 66:21]
4316 and 1 4279 4315 ; @[ISU.scala 66:18]
4317 ite 1 4231 157 649 ; @[PipelineVector.scala 55:{15,15}]
4318 one 1
4319 uext 51 4318 1
4320 eq 1 4319 746
4321 ite 1 4320 678 4317 ; @[PipelineVector.scala 55:{15,15}]
4322 const 51 10
4323 eq 1 4322 746
4324 ite 1 4323 707 4321 ; @[PipelineVector.scala 55:{15,15}]
4325 ones 51
4326 eq 1 4325 746
4327 ite 1 4326 736 4324 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13]
4328 not 1 4327 ; @[ISU.scala 67:35]
4329 and 1 4328 4315 ; @[ISU.scala 67:51]
4330 not 1 4279 ; @[ISU.scala 67:79]
4331 and 1 4329 4330 ; @[ISU.scala 67:76]
4332 zero 1
4333 uext 148 4332 4
4334 eq 1 4242 4333 ; @[RF.scala 31:42]
4335 zero 1
4336 uext 148 4335 4
4337 neq 1 4336 4242 ; @[RF.scala 31:{36,36}]
4338 ite 7 4337 80 259 ; @[RF.scala 31:{36,36}]
4339 one 1
4340 uext 148 4339 4
4341 eq 1 4340 4242
4342 ite 7 4341 260 4338 ; @[RF.scala 31:{36,36}]
4343 const 51 10
4344 uext 148 4343 3
4345 eq 1 4344 4242
4346 ite 7 4345 261 4342 ; @[RF.scala 31:{36,36}]
4347 ones 51
4348 uext 148 4347 3
4349 eq 1 4348 4242
4350 ite 7 4349 262 4346 ; @[RF.scala 31:{36,36}]
4351 const 12 100
4352 uext 148 4351 2
4353 eq 1 4352 4242
4354 ite 7 4353 263 4350 ; @[RF.scala 31:{36,36}]
4355 const 12 101
4356 uext 148 4355 2
4357 eq 1 4356 4242
4358 ite 7 4357 264 4354 ; @[RF.scala 31:{36,36}]
4359 const 12 110
4360 uext 148 4359 2
4361 eq 1 4360 4242
4362 ite 7 4361 265 4358 ; @[RF.scala 31:{36,36}]
4363 ones 12
4364 uext 148 4363 2
4365 eq 1 4364 4242
4366 ite 7 4365 266 4362 ; @[RF.scala 31:{36,36}]
4367 const 5 1000
4368 uext 148 4367 1
4369 eq 1 4368 4242
4370 ite 7 4369 267 4366 ; @[RF.scala 31:{36,36}]
4371 const 5 1001
4372 uext 148 4371 1
4373 eq 1 4372 4242
4374 ite 7 4373 268 4370 ; @[RF.scala 31:{36,36}]
4375 const 5 1010
4376 uext 148 4375 1
4377 eq 1 4376 4242
4378 ite 7 4377 269 4374 ; @[RF.scala 31:{36,36}]
4379 const 5 1011
4380 uext 148 4379 1
4381 eq 1 4380 4242
4382 ite 7 4381 270 4378 ; @[RF.scala 31:{36,36}]
4383 const 5 1100
4384 uext 148 4383 1
4385 eq 1 4384 4242
4386 ite 7 4385 271 4382 ; @[RF.scala 31:{36,36}]
4387 const 5 1101
4388 uext 148 4387 1
4389 eq 1 4388 4242
4390 ite 7 4389 272 4386 ; @[RF.scala 31:{36,36}]
4391 const 5 1110
4392 uext 148 4391 1
4393 eq 1 4392 4242
4394 ite 7 4393 273 4390 ; @[RF.scala 31:{36,36}]
4395 ones 5
4396 uext 148 4395 1
4397 eq 1 4396 4242
4398 ite 7 4397 274 4394 ; @[RF.scala 31:{36,36}]
4399 const 148 10000
4400 eq 1 4399 4242
4401 ite 7 4400 275 4398 ; @[RF.scala 31:{36,36}]
4402 const 148 10001
4403 eq 1 4402 4242
4404 ite 7 4403 276 4401 ; @[RF.scala 31:{36,36}]
4405 const 148 10010
4406 eq 1 4405 4242
4407 ite 7 4406 277 4404 ; @[RF.scala 31:{36,36}]
4408 const 148 10011
4409 eq 1 4408 4242
4410 ite 7 4409 278 4407 ; @[RF.scala 31:{36,36}]
4411 const 148 10100
4412 eq 1 4411 4242
4413 ite 7 4412 279 4410 ; @[RF.scala 31:{36,36}]
4414 const 148 10101
4415 eq 1 4414 4242
4416 ite 7 4415 280 4413 ; @[RF.scala 31:{36,36}]
4417 const 148 10110
4418 eq 1 4417 4242
4419 ite 7 4418 281 4416 ; @[RF.scala 31:{36,36}]
4420 const 148 10111
4421 eq 1 4420 4242
4422 ite 7 4421 282 4419 ; @[RF.scala 31:{36,36}]
4423 const 148 11000
4424 eq 1 4423 4242
4425 ite 7 4424 283 4422 ; @[RF.scala 31:{36,36}]
4426 const 148 11001
4427 eq 1 4426 4242
4428 ite 7 4427 284 4425 ; @[RF.scala 31:{36,36}]
4429 const 148 11010
4430 eq 1 4429 4242
4431 ite 7 4430 285 4428 ; @[RF.scala 31:{36,36}]
4432 const 148 11011
4433 eq 1 4432 4242
4434 ite 7 4433 286 4431 ; @[RF.scala 31:{36,36}]
4435 const 148 11100
4436 eq 1 4435 4242
4437 ite 7 4436 287 4434 ; @[RF.scala 31:{36,36}]
4438 const 148 11101
4439 eq 1 4438 4242
4440 ite 7 4439 288 4437 ; @[RF.scala 31:{36,36}]
4441 const 148 11110
4442 eq 1 4441 4242
4443 ite 7 4442 289 4440 ; @[RF.scala 31:{36,36}]
4444 ones 148
4445 eq 1 4444 4242
4446 ite 7 4445 290 4443 ; @[RF.scala 31:{36,36}]
4447 zero 1
4448 uext 7 4447 63
4449 ite 7 4334 4448 4446 ; @[RF.scala 31:36]
4450 zero 1
4451 uext 7 4450 63
4452 ite 7 4327 4314 4451 ; @[Mux.scala 27:72]
4453 one 1 ; @[EXU.scala 50:20]
4454 zero 1
4455 uext 12 4454 2
4456 eq 1 464 4455 ; @[EXU.scala 44:57]
4457 and 1 4456 432 ; @[EXU.scala 44:66]
4458 and 1 4457 1036 ; @[EXU.scala 44:81] @[ALU.scala 146:16]
4459 and 1 4453 4458 ; @[Decoupled.scala 52:35] @[ALU.scala 83:15]
4460 slice 1 465 4 4 ; @[ALU.scala 62:31] @[Pipeline.scala 30:16] @[EXU.scala 48:15]
4461 slice 51 433 1 0 ; @[ALU.scala 121:29]
4462 ones 51
4463 neq 1 4461 4462 ; @[ALU.scala 121:35]
4464 not 1 4463 ; @[ALU.scala 123:55] @[Pipeline.scala 30:16] @[EXU.scala 48:15]
4465 slice 1 434 38 38 ; @[BitUtils.scala 39:20]
4466 ones 4310
4467 zero 4310
4468 ite 4310 4465 4466 4467 ; @[Bitwise.scala 72:12]
4469 concat 7 4468 434 ; @[Cat.scala 30:58]
4470 uext 326 4469 1
4471 const 12 100
4472 uext 326 4471 62
4473 add 326 4470 4472 ; @[ALU.scala 132:71]
4474 slice 7 4473 63 0 ; @[ALU.scala 132:71]
4475 uext 326 4469 1
4476 const 51 10
4477 uext 326 4476 63
4478 add 326 4475 4477 ; @[ALU.scala 132:108]
4479 slice 7 4478 63 0 ; @[ALU.scala 132:108]
4480 ite 7 4464 4474 4479 ; @[ALU.scala 132:32]
4481 slice 1 465 5 5 ; @[ALU.scala 45:34]
4482 slice 5 465 3 0 ; @[ALU.scala 98:35]
4483 const 5 1101
4484 eq 1 4483 4482 ; @[Mux.scala 80:60]
4485 const 345 101101
4486 uext 153 4485 1
4487 eq 1 4486 465 ; @[Mux.scala 80:60] @[Pipeline.scala 30:16] @[EXU.scala 38:34]
4488 slice 10 468 31 0 ; @[ALU.scala 94:35]
4489 slice 1 4488 31 31 ; @[BitUtils.scala 39:20]
4490 ones 10
4491 zero 10
4492 ite 10 4489 4490 4491 ; @[Bitwise.scala 72:12]
4493 concat 7 4492 4488 ; @[Cat.scala 30:58]
4494 const 345 100101
4495 uext 153 4494 1
4496 eq 1 4495 465 ; @[Mux.scala 80:60]
4497 zero 10
4498 concat 7 4497 4488 ; @[Cat.scala 30:58]
4499 ite 7 4496 4498 468 ; @[Mux.scala 80:57]
4500 ite 7 4487 4493 4499 ; @[Mux.scala 80:57] @[ALU.scala 106:32] @[Pipeline.scala 30:16] @[EXU.scala 39:34]
4501 slice 148 469 4 0 ; @[ALU.scala 97:49]
4502 slice 345 469 5 0 ; @[ALU.scala 97:77]
4503 uext 345 4501 1
4504 ite 345 4481 4503 4502 ; @[ALU.scala 97:18]
4505 uext 7 4504 58
4506 sra 7 4500 4505 ; @[ALU.scala 106:39] @[ALU.scala 106:49]
4507 ones 12
4508 uext 5 4507 1
4509 eq 1 4508 4482 ; @[Mux.scala 80:60]
4510 and 7 468 469 ; @[ALU.scala 105:30]
4511 const 12 110
4512 uext 5 4511 1
4513 eq 1 4512 4482 ; @[Mux.scala 80:60]
4514 or 7 468 469 ; @[ALU.scala 104:30]
4515 const 12 101
4516 uext 5 4515 1
4517 eq 1 4516 4482 ; @[Mux.scala 80:60]
4518 uext 7 4504 58
4519 srl 7 4500 4518 ; @[ALU.scala 103:32]
4520 const 12 100
4521 uext 5 4520 1
4522 eq 1 4521 4482 ; @[Mux.scala 80:60]
4523 xor 7 468 469 ; @[ALU.scala 89:21]
4524 ones 51
4525 uext 5 4524 2
4526 eq 1 4525 4482 ; @[Mux.scala 80:60]
4527 slice 1 465 6 6 ; @[ALU.scala 60:31]
4528 not 1 4527 ; @[ALU.scala 87:20]
4529 ones 7
4530 zero 7
4531 ite 7 4528 4529 4530 ; @[Bitwise.scala 72:12]
4532 xor 7 469 4531 ; @[ALU.scala 88:33]
4533 uext 326 468 1
4534 uext 326 4532 1
4535 add 326 4533 4534 ; @[ALU.scala 88:24]
4536 sort bitvec 66
4537 uext 4536 4535 1
4538 uext 4536 4528 65
4539 add 4536 4537 4538 ; @[ALU.scala 88:60]
4540 slice 326 4539 64 0 ; @[ALU.scala 88:60]
4541 slice 1 4540 64 64 ; @[ALU.scala 90:23]
4542 not 1 4541 ; @[ALU.scala 90:14]
4543 sort bitvec 63
4544 zero 4543
4545 concat 7 4544 4542 ; @[Cat.scala 30:58]
4546 const 51 10
4547 uext 5 4546 2
4548 eq 1 4547 4482 ; @[Mux.scala 80:60]
4549 slice 1 4523 63 63 ; @[ALU.scala 91:19]
4550 xor 1 4549 4542 ; @[ALU.scala 91:28]
4551 zero 4543
4552 concat 7 4551 4550 ; @[Cat.scala 30:58]
4553 one 1
4554 uext 5 4553 3
4555 eq 1 4554 4482 ; @[Mux.scala 80:60]
4556 sort bitvec 127
4557 uext 4556 4500 63
4558 uext 4556 4504 121
4559 sll 4556 4557 4558 ; @[ALU.scala 99:33]
4560 slice 7 4559 63 0 ; @[ALU.scala 99:42]
4561 uext 326 4560 1
4562 ite 326 4555 4561 4540 ; @[Mux.scala 80:57]
4563 uext 326 4552 1
4564 ite 326 4548 4563 4562 ; @[Mux.scala 80:57]
4565 uext 326 4545 1
4566 ite 326 4526 4565 4564 ; @[Mux.scala 80:57]
4567 uext 326 4523 1
4568 ite 326 4522 4567 4566 ; @[Mux.scala 80:57]
4569 uext 326 4519 1
4570 ite 326 4517 4569 4568 ; @[Mux.scala 80:57]
4571 uext 326 4514 1
4572 ite 326 4513 4571 4570 ; @[Mux.scala 80:57]
4573 uext 326 4510 1
4574 ite 326 4509 4573 4572 ; @[Mux.scala 80:57]
4575 uext 326 4506 1
4576 ite 326 4484 4575 4574 ; @[Mux.scala 80:57]
4577 slice 10 4576 31 0 ; @[ALU.scala 108:57]
4578 slice 1 4577 31 31 ; @[BitUtils.scala 39:20]
4579 ones 10
4580 zero 10
4581 ite 10 4578 4579 4580 ; @[Bitwise.scala 72:12]
4582 concat 7 4581 4577 ; @[Cat.scala 30:58]
4583 uext 326 4582 1
4584 ite 326 4481 4583 4576 ; @[ALU.scala 108:19]
4585 uext 326 4480 1
4586 ite 326 4460 4585 4584 ; @[ALU.scala 132:21]
4587 slice 7 4586 63 0 ; @[ALU.scala 132:15]
4588 one 1
4589 uext 12 4588 2
4590 eq 1 464 4589 ; @[EXU.scala 44:57]
4591 and 1 4590 432 ; @[EXU.scala 44:66]
4592 and 1 4591 1036 ; @[EXU.scala 44:81] @[UnpipelinedLSU.scala 43:15]
4593 const 345 100001
4594 uext 153 4593 1
4595 eq 1 465 4594 ; @[LSU.scala 58:37]
4596 and 1 4592 4595 ; @[UnpipelinedLSU.scala 56:25] @[EXU.scala 38:34]
4597 eq 1 468 377 ; @[UnpipelinedLSU.scala 81:28]
4598 not 1 4597 ; @[UnpipelinedLSU.scala 81:21]
4599 and 1 4598 4596 ; @[UnpipelinedLSU.scala 81:40]
4600 ones 12
4601 eq 1 316 4600 ; @[UnpipelinedLSU.scala 275:52]
4602 zero 12
4603 eq 1 4602 316 ; @[UnpipelinedLSU.scala 128:20]
4604 slice 1 465 5 5 ; @[LSU.scala 54:38]
4605 and 1 4592 4604 ; @[UnpipelinedLSU.scala 53:26]
4606 not 1 4605 ; @[UnpipelinedLSU.scala 141:56]
4607 and 1 4592 4606 ; @[UnpipelinedLSU.scala 141:53]
4608 one 12
4609 eq 1 4608 316 ; @[UnpipelinedLSU.scala 128:20]
4610 const 12 101
4611 eq 1 4610 316 ; @[UnpipelinedLSU.scala 128:20]
4612 const 12 110
4613 eq 1 4612 316 ; @[UnpipelinedLSU.scala 128:20]
4614 ones 12
4615 eq 1 4614 316 ; @[UnpipelinedLSU.scala 128:20]
4616 const 12 011
4617 eq 1 4616 316 ; @[UnpipelinedLSU.scala 128:20]
4618 const 12 100
4619 eq 1 4618 316 ; @[UnpipelinedLSU.scala 128:20]
4620 or 1 4617 4619 ; @[UnpipelinedLSU.scala 128:20 229:36]
4621 or 1 4615 4620 ; @[UnpipelinedLSU.scala 128:20 215:36]
4622 zero 1
4623 ite 1 4613 4622 4621 ; @[UnpipelinedLSU.scala 128:20 201:36]
4624 or 1 4611 4623 ; @[UnpipelinedLSU.scala 128:20 184:36]
4625 or 1 4609 4624 ; @[UnpipelinedLSU.scala 128:20 159:36]
4626 ite 1 4603 4607 4625 ; @[UnpipelinedLSU.scala 128:20 141:38]
4627 slice 10 433 31 0 ; @[EXU.scala 58:16]
4628 slice 12 4627 14 12 ; @[UnpipelinedLSU.scala 64:26]
4629 slice 1 4628 0 0 ; @[UnpipelinedLSU.scala 66:29]
4630 ones 51
4631 const 51 10
4632 ite 51 4629 4630 4631 ; @[UnpipelinedLSU.scala 188:42] @[UnpipelinedLSU.scala 128:20]
4633 const 5 1011
4634 const 5 1010
4635 ite 5 4629 4633 4634 ; @[UnpipelinedLSU.scala 219:42]
4636 not 1 4619
4637 ite 5 4636 85 4635 ; @[UnpipelinedLSU.scala 128:20 247:36]
4638 uext 5 4632 2
4639 ite 5 4617 4638 4637 ; @[UnpipelinedLSU.scala 128:20 233:36]
4640 ite 5 4615 4635 4639 ; @[UnpipelinedLSU.scala 128:20 219:36]
4641 ite 5 4613 89 4640 ; @[UnpipelinedLSU.scala 128:20]
4642 uext 5 4632 2
4643 ite 5 4611 4642 4641 ; @[UnpipelinedLSU.scala 128:20 188:36]
4644 uext 153 4643 3
4645 ite 153 4609 465 4644 ; @[UnpipelinedLSU.scala 128:20 163:36]
4646 ite 153 4603 465 4645 ; @[UnpipelinedLSU.scala 128:20 145:38]
4647 slice 1 4646 3 3 ; @[LSU.scala 55:39]
4648 and 1 4626 4647 ; @[UnpipelinedLSU.scala 334:23]
4649 not 1 4648 ; @[UnpipelinedLSU.scala 335:21]
4650 ones 51
4651 uext 153 4650 5
4652 neq 1 4646 4651 ; @[UnpipelinedLSU.scala 335:39]
4653 and 1 4649 4652 ; @[UnpipelinedLSU.scala 335:30]
4654 zero 1
4655 uext 153 4654 6
4656 eq 1 4655 4646 ; @[LookupTree.scala 24:34]
4657 slice 12 306 2 0 ; @[UnpipelinedLSU.scala 389:40]
4658 zero 1
4659 uext 12 4658 2
4660 eq 1 4659 4657 ; @[LookupTree.scala 24:34]
4661 zero 1
4662 uext 7 4661 63
4663 ite 7 4660 312 4662 ; @[Mux.scala 27:72]
4664 one 1
4665 uext 12 4664 2
4666 eq 1 4665 4657 ; @[LookupTree.scala 24:34]
4667 sort bitvec 56
4668 slice 4667 312 63 8 ; @[UnpipelinedLSU.scala 391:27]
4669 zero 1
4670 uext 4667 4669 55
4671 ite 4667 4666 4668 4670 ; @[Mux.scala 27:72]
4672 uext 7 4671 8
4673 or 7 4663 4672 ; @[Mux.scala 27:72]
4674 const 51 10
4675 uext 12 4674 1
4676 eq 1 4675 4657 ; @[LookupTree.scala 24:34]
4677 sort bitvec 48
4678 slice 4677 312 63 16 ; @[UnpipelinedLSU.scala 392:27]
4679 zero 1
4680 uext 4677 4679 47
4681 ite 4677 4676 4678 4680 ; @[Mux.scala 27:72]
4682 uext 7 4681 16
4683 or 7 4673 4682 ; @[Mux.scala 27:72]
4684 ones 51
4685 uext 12 4684 1
4686 eq 1 4685 4657 ; @[LookupTree.scala 24:34]
4687 slice 494 312 63 24 ; @[UnpipelinedLSU.scala 393:27]
4688 zero 1
4689 uext 494 4688 39
4690 ite 494 4686 4687 4689 ; @[Mux.scala 27:72]
4691 uext 7 4690 24
4692 or 7 4683 4691 ; @[Mux.scala 27:72]
4693 const 12 100
4694 eq 1 4693 4657 ; @[LookupTree.scala 24:34]
4695 slice 10 312 63 32 ; @[UnpipelinedLSU.scala 394:27]
4696 zero 1
4697 uext 10 4696 31
4698 ite 10 4694 4695 4697 ; @[Mux.scala 27:72]
4699 uext 7 4698 32
4700 or 7 4692 4699 ; @[Mux.scala 27:72]
4701 const 12 101
4702 eq 1 4701 4657 ; @[LookupTree.scala 24:34]
4703 sort bitvec 24
4704 slice 4703 312 63 40 ; @[UnpipelinedLSU.scala 395:27]
4705 zero 1
4706 uext 4703 4705 23
4707 ite 4703 4702 4704 4706 ; @[Mux.scala 27:72]
4708 uext 7 4707 40
4709 or 7 4700 4708 ; @[Mux.scala 27:72]
4710 const 12 110
4711 eq 1 4710 4657 ; @[LookupTree.scala 24:34]
4712 slice 226 312 63 48 ; @[UnpipelinedLSU.scala 396:27]
4713 zero 1
4714 uext 226 4713 15
4715 ite 226 4711 4712 4714 ; @[Mux.scala 27:72]
4716 uext 7 4715 48
4717 or 7 4709 4716 ; @[Mux.scala 27:72]
4718 ones 12
4719 eq 1 4718 4657 ; @[LookupTree.scala 24:34]
4720 slice 15 312 63 56 ; @[UnpipelinedLSU.scala 397:27]
4721 zero 1
4722 uext 15 4721 7
4723 ite 15 4719 4720 4722 ; @[Mux.scala 27:72]
4724 uext 7 4723 56
4725 or 7 4717 4724 ; @[Mux.scala 27:72]
4726 slice 15 4725 7 0 ; @[UnpipelinedLSU.scala 407:41]
4727 slice 1 4726 7 7 ; @[BitUtils.scala 39:20]
4728 ones 4667
4729 zero 4667
4730 ite 4667 4727 4728 4729 ; @[Bitwise.scala 72:12]
4731 concat 7 4730 4726 ; @[Cat.scala 30:58]
4732 zero 1
4733 uext 7 4732 63
4734 ite 7 4656 4731 4733 ; @[Mux.scala 27:72]
4735 one 1
4736 uext 153 4735 6
4737 eq 1 4736 4646 ; @[LookupTree.scala 24:34]
4738 slice 226 4725 15 0 ; @[UnpipelinedLSU.scala 408:41]
4739 slice 1 4738 15 15 ; @[BitUtils.scala 39:20]
4740 ones 4677
4741 zero 4677
4742 ite 4677 4739 4740 4741 ; @[Bitwise.scala 72:12]
4743 concat 7 4742 4738 ; @[Cat.scala 30:58]
4744 zero 1
4745 uext 7 4744 63
4746 ite 7 4737 4743 4745 ; @[Mux.scala 27:72]
4747 or 7 4734 4746 ; @[Mux.scala 27:72]
4748 const 51 10
4749 uext 153 4748 5
4750 eq 1 4749 4646 ; @[LookupTree.scala 24:34]
4751 slice 10 4725 31 0 ; @[UnpipelinedLSU.scala 409:41]
4752 slice 1 4751 31 31 ; @[BitUtils.scala 39:20]
4753 ones 10
4754 zero 10
4755 ite 10 4752 4753 4754 ; @[Bitwise.scala 72:12]
4756 concat 7 4755 4751 ; @[Cat.scala 30:58]
4757 zero 1
4758 uext 7 4757 63
4759 ite 7 4750 4756 4758 ; @[Mux.scala 27:72]
4760 or 7 4747 4759 ; @[Mux.scala 27:72]
4761 const 12 100
4762 uext 153 4761 4
4763 eq 1 4762 4646 ; @[LookupTree.scala 24:34]
4764 zero 4667
4765 concat 7 4764 4726 ; @[Cat.scala 30:58]
4766 zero 1
4767 uext 7 4766 63
4768 ite 7 4763 4765 4767 ; @[Mux.scala 27:72]
4769 or 7 4760 4768 ; @[Mux.scala 27:72]
4770 const 12 101
4771 uext 153 4770 4
4772 eq 1 4771 4646 ; @[LookupTree.scala 24:34]
4773 zero 4677
4774 concat 7 4773 4738 ; @[Cat.scala 30:58]
4775 zero 1
4776 uext 7 4775 63
4777 ite 7 4772 4774 4776 ; @[Mux.scala 27:72]
4778 or 7 4769 4777 ; @[Mux.scala 27:72]
4779 const 12 110
4780 uext 153 4779 4
4781 eq 1 4780 4646 ; @[LookupTree.scala 24:34]
4782 zero 10
4783 concat 7 4782 4751 ; @[Cat.scala 30:58]
4784 zero 1
4785 uext 7 4784 63
4786 ite 7 4781 4783 4785 ; @[Mux.scala 27:72]
4787 or 7 4778 4786 ; @[Mux.scala 27:72]
4788 ite 7 614 621 623 ; @[Cache.scala 608:31] @[Cache.scala 676:17] @[Crossbar.scala 112:25] @[NutCore.scala 161:23] @[EmbeddedTLB.scala 141:15] @[EmbeddedTLB.scala 422:17] @[Backend.scala 699:11] @[EXU.scala 60:11] @[UnpipelinedLSU.scala 274:13]
4789 ite 7 4653 4787 4788 ; @[UnpipelinedLSU.scala 421:21]
4790 ite 7 4601 318 4789 ; @[UnpipelinedLSU.scala 275:45]
4791 uext 7 4599 63
4792 ite 7 4596 4791 4790 ; @[UnpipelinedLSU.scala 275:23]
4793 ite 7 4459 4587 4792 ; @[EXU.scala 122:30] @[Backend.scala 695:18]
4794 zero 1
4795 uext 7 4794 63
4796 ite 7 4274 4793 4795 ; @[Mux.scala 27:72] @[Pipeline.scala 30:16] @[Pipeline.scala 30:16] @[Pipeline.scala 30:16] @[Pipeline.scala 30:16]
4797 zero 1
4798 uext 12 4797 2
4799 neq 1 4798 476 ; @[WBU.scala 38:{16,16}] @[Pipeline.scala 30:16]
4800 ite 7 4799 97 481 ; @[WBU.scala 38:{16,16}]
4801 one 1
4802 uext 12 4801 2
4803 eq 1 4802 476
4804 ite 7 4803 482 4800 ; @[WBU.scala 38:{16,16}]
4805 const 51 10
4806 uext 12 4805 1
4807 eq 1 4806 476
4808 ite 7 4807 483 4804 ; @[WBU.scala 38:{16,16}]
4809 ones 51
4810 uext 12 4809 1
4811 eq 1 4810 476
4812 ite 7 4811 484 4808 ; @[WBU.scala 38:{16,16}]
4813 const 12 100
4814 eq 1 4813 476
4815 zero 7
4816 ite 7 4814 4815 4812 ; @[WBU.scala 38:{16,16}] @[Backend.scala 692:13]
4817 zero 1
4818 uext 7 4817 63
4819 ite 7 4316 4816 4818 ; @[Mux.scala 27:72]
4820 zero 1
4821 uext 7 4820 63
4822 ite 7 4331 4449 4821 ; @[Mux.scala 27:72]
4823 or 7 4452 4796 ; @[Mux.scala 27:72]
4824 or 7 4823 4819 ; @[Mux.scala 27:72]
4825 not 1 4275 ; @[ISU.scala 72:21]
4826 and 1 4283 4825 ; @[ISU.scala 72:18]
4827 ite 1 4231 156 650 ; @[PipelineVector.scala 55:{15,15}]
4828 one 1
4829 uext 51 4828 1
4830 eq 1 4829 746
4831 ite 1 4830 679 4827 ; @[PipelineVector.scala 55:{15,15}]
4832 const 51 10
4833 eq 1 4832 746
4834 ite 1 4833 708 4831 ; @[PipelineVector.scala 55:{15,15}]
4835 ones 51
4836 eq 1 4835 746
4837 ite 1 4836 737 4834 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13]
4838 not 1 4837 ; @[ISU.scala 73:35]
4839 and 1 4838 4825 ; @[ISU.scala 73:52]
4840 not 1 4283 ; @[ISU.scala 73:80]
4841 and 1 4839 4840 ; @[ISU.scala 73:77]
4842 zero 1
4843 uext 148 4842 4
4844 eq 1 4259 4843 ; @[RF.scala 31:42]
4845 zero 1
4846 uext 148 4845 4
4847 neq 1 4846 4259 ; @[RF.scala 31:{36,36}]
4848 ite 7 4847 81 259 ; @[RF.scala 31:{36,36}]
4849 one 1
4850 uext 148 4849 4
4851 eq 1 4850 4259
4852 ite 7 4851 260 4848 ; @[RF.scala 31:{36,36}]
4853 const 51 10
4854 uext 148 4853 3
4855 eq 1 4854 4259
4856 ite 7 4855 261 4852 ; @[RF.scala 31:{36,36}]
4857 ones 51
4858 uext 148 4857 3
4859 eq 1 4858 4259
4860 ite 7 4859 262 4856 ; @[RF.scala 31:{36,36}]
4861 const 12 100
4862 uext 148 4861 2
4863 eq 1 4862 4259
4864 ite 7 4863 263 4860 ; @[RF.scala 31:{36,36}]
4865 const 12 101
4866 uext 148 4865 2
4867 eq 1 4866 4259
4868 ite 7 4867 264 4864 ; @[RF.scala 31:{36,36}]
4869 const 12 110
4870 uext 148 4869 2
4871 eq 1 4870 4259
4872 ite 7 4871 265 4868 ; @[RF.scala 31:{36,36}]
4873 ones 12
4874 uext 148 4873 2
4875 eq 1 4874 4259
4876 ite 7 4875 266 4872 ; @[RF.scala 31:{36,36}]
4877 const 5 1000
4878 uext 148 4877 1
4879 eq 1 4878 4259
4880 ite 7 4879 267 4876 ; @[RF.scala 31:{36,36}]
4881 const 5 1001
4882 uext 148 4881 1
4883 eq 1 4882 4259
4884 ite 7 4883 268 4880 ; @[RF.scala 31:{36,36}]
4885 const 5 1010
4886 uext 148 4885 1
4887 eq 1 4886 4259
4888 ite 7 4887 269 4884 ; @[RF.scala 31:{36,36}]
4889 const 5 1011
4890 uext 148 4889 1
4891 eq 1 4890 4259
4892 ite 7 4891 270 4888 ; @[RF.scala 31:{36,36}]
4893 const 5 1100
4894 uext 148 4893 1
4895 eq 1 4894 4259
4896 ite 7 4895 271 4892 ; @[RF.scala 31:{36,36}]
4897 const 5 1101
4898 uext 148 4897 1
4899 eq 1 4898 4259
4900 ite 7 4899 272 4896 ; @[RF.scala 31:{36,36}]
4901 const 5 1110
4902 uext 148 4901 1
4903 eq 1 4902 4259
4904 ite 7 4903 273 4900 ; @[RF.scala 31:{36,36}]
4905 ones 5
4906 uext 148 4905 1
4907 eq 1 4906 4259
4908 ite 7 4907 274 4904 ; @[RF.scala 31:{36,36}]
4909 const 148 10000
4910 eq 1 4909 4259
4911 ite 7 4910 275 4908 ; @[RF.scala 31:{36,36}]
4912 const 148 10001
4913 eq 1 4912 4259
4914 ite 7 4913 276 4911 ; @[RF.scala 31:{36,36}]
4915 const 148 10010
4916 eq 1 4915 4259
4917 ite 7 4916 277 4914 ; @[RF.scala 31:{36,36}]
4918 const 148 10011
4919 eq 1 4918 4259
4920 ite 7 4919 278 4917 ; @[RF.scala 31:{36,36}]
4921 const 148 10100
4922 eq 1 4921 4259
4923 ite 7 4922 279 4920 ; @[RF.scala 31:{36,36}]
4924 const 148 10101
4925 eq 1 4924 4259
4926 ite 7 4925 280 4923 ; @[RF.scala 31:{36,36}]
4927 const 148 10110
4928 eq 1 4927 4259
4929 ite 7 4928 281 4926 ; @[RF.scala 31:{36,36}]
4930 const 148 10111
4931 eq 1 4930 4259
4932 ite 7 4931 282 4929 ; @[RF.scala 31:{36,36}]
4933 const 148 11000
4934 eq 1 4933 4259
4935 ite 7 4934 283 4932 ; @[RF.scala 31:{36,36}]
4936 const 148 11001
4937 eq 1 4936 4259
4938 ite 7 4937 284 4935 ; @[RF.scala 31:{36,36}]
4939 const 148 11010
4940 eq 1 4939 4259
4941 ite 7 4940 285 4938 ; @[RF.scala 31:{36,36}]
4942 const 148 11011
4943 eq 1 4942 4259
4944 ite 7 4943 286 4941 ; @[RF.scala 31:{36,36}]
4945 const 148 11100
4946 eq 1 4945 4259
4947 ite 7 4946 287 4944 ; @[RF.scala 31:{36,36}]
4948 const 148 11101
4949 eq 1 4948 4259
4950 ite 7 4949 288 4947 ; @[RF.scala 31:{36,36}]
4951 const 148 11110
4952 eq 1 4951 4259
4953 ite 7 4952 289 4950 ; @[RF.scala 31:{36,36}]
4954 ones 148
4955 eq 1 4954 4259
4956 ite 7 4955 290 4953 ; @[RF.scala 31:{36,36}]
4957 zero 1
4958 uext 7 4957 63
4959 ite 7 4844 4958 4956 ; @[RF.scala 31:36]
4960 ite 7 4231 147 657 ; @[PipelineVector.scala 55:{15,15}]
4961 one 1
4962 uext 51 4961 1
4963 eq 1 4962 746
4964 ite 7 4963 686 4960 ; @[PipelineVector.scala 55:{15,15}]
4965 const 51 10
4966 eq 1 4965 746
4967 ite 7 4966 715 4964 ; @[PipelineVector.scala 55:{15,15}]
4968 ones 51
4969 eq 1 4968 746
4970 ite 7 4969 744 4967 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13]
4971 zero 1
4972 uext 7 4971 63
4973 ite 7 4837 4970 4972 ; @[Mux.scala 27:72]
4974 zero 1
4975 uext 7 4974 63
4976 ite 7 4275 4793 4975 ; @[Mux.scala 27:72]
4977 zero 1
4978 uext 7 4977 63
4979 ite 7 4826 4816 4978 ; @[Mux.scala 27:72]
4980 zero 1
4981 uext 7 4980 63
4982 ite 7 4841 4959 4981 ; @[Mux.scala 27:72]
4983 or 7 4973 4976 ; @[Mux.scala 27:72]
4984 or 7 4983 4979 ; @[Mux.scala 27:72]
4985 zero 1
4986 uext 148 4985 4
4987 eq 1 4986 478
4988 ite 7 4987 4816 259 ; @[RF.scala 30:19 32:{50,50}]
4989 one 1
4990 uext 148 4989 4
4991 eq 1 4990 478
4992 ite 7 4991 4816 260 ; @[RF.scala 30:19 32:{50,50}]
4993 const 51 10
4994 uext 148 4993 3
4995 eq 1 4994 478
4996 ite 7 4995 4816 261 ; @[RF.scala 30:19 32:{50,50}]
4997 ones 51
4998 uext 148 4997 3
4999 eq 1 4998 478
5000 ite 7 4999 4816 262 ; @[RF.scala 30:19 32:{50,50}]
5001 const 12 100
5002 uext 148 5001 2
5003 eq 1 5002 478
5004 ite 7 5003 4816 263 ; @[RF.scala 30:19 32:{50,50}]
5005 const 12 101
5006 uext 148 5005 2
5007 eq 1 5006 478
5008 ite 7 5007 4816 264 ; @[RF.scala 30:19 32:{50,50}]
5009 const 12 110
5010 uext 148 5009 2
5011 eq 1 5010 478
5012 ite 7 5011 4816 265 ; @[RF.scala 30:19 32:{50,50}]
5013 ones 12
5014 uext 148 5013 2
5015 eq 1 5014 478
5016 ite 7 5015 4816 266 ; @[RF.scala 30:19 32:{50,50}]
5017 const 5 1000
5018 uext 148 5017 1
5019 eq 1 5018 478
5020 ite 7 5019 4816 267 ; @[RF.scala 30:19 32:{50,50}]
5021 const 5 1001
5022 uext 148 5021 1
5023 eq 1 5022 478
5024 ite 7 5023 4816 268 ; @[RF.scala 30:19 32:{50,50}]
5025 const 5 1010
5026 uext 148 5025 1
5027 eq 1 5026 478
5028 ite 7 5027 4816 269 ; @[RF.scala 30:19 32:{50,50}]
5029 const 5 1011
5030 uext 148 5029 1
5031 eq 1 5030 478
5032 ite 7 5031 4816 270 ; @[RF.scala 30:19 32:{50,50}]
5033 const 5 1100
5034 uext 148 5033 1
5035 eq 1 5034 478
5036 ite 7 5035 4816 271 ; @[RF.scala 30:19 32:{50,50}]
5037 const 5 1101
5038 uext 148 5037 1
5039 eq 1 5038 478
5040 ite 7 5039 4816 272 ; @[RF.scala 30:19 32:{50,50}]
5041 const 5 1110
5042 uext 148 5041 1
5043 eq 1 5042 478
5044 ite 7 5043 4816 273 ; @[RF.scala 30:19 32:{50,50}]
5045 ones 5
5046 uext 148 5045 1
5047 eq 1 5046 478
5048 ite 7 5047 4816 274 ; @[RF.scala 30:19 32:{50,50}]
5049 const 148 10000
5050 eq 1 5049 478
5051 ite 7 5050 4816 275 ; @[RF.scala 30:19 32:{50,50}]
5052 const 148 10001
5053 eq 1 5052 478
5054 ite 7 5053 4816 276 ; @[RF.scala 30:19 32:{50,50}]
5055 const 148 10010
5056 eq 1 5055 478
5057 ite 7 5056 4816 277 ; @[RF.scala 30:19 32:{50,50}]
5058 const 148 10011
5059 eq 1 5058 478
5060 ite 7 5059 4816 278 ; @[RF.scala 30:19 32:{50,50}]
5061 const 148 10100
5062 eq 1 5061 478
5063 ite 7 5062 4816 279 ; @[RF.scala 30:19 32:{50,50}]
5064 const 148 10101
5065 eq 1 5064 478
5066 ite 7 5065 4816 280 ; @[RF.scala 30:19 32:{50,50}]
5067 const 148 10110
5068 eq 1 5067 478
5069 ite 7 5068 4816 281 ; @[RF.scala 30:19 32:{50,50}]
5070 const 148 10111
5071 eq 1 5070 478
5072 ite 7 5071 4816 282 ; @[RF.scala 30:19 32:{50,50}]
5073 const 148 11000
5074 eq 1 5073 478
5075 ite 7 5074 4816 283 ; @[RF.scala 30:19 32:{50,50}]
5076 const 148 11001
5077 eq 1 5076 478
5078 ite 7 5077 4816 284 ; @[RF.scala 30:19 32:{50,50}]
5079 const 148 11010
5080 eq 1 5079 478
5081 ite 7 5080 4816 285 ; @[RF.scala 30:19 32:{50,50}]
5082 const 148 11011
5083 eq 1 5082 478
5084 ite 7 5083 4816 286 ; @[RF.scala 30:19 32:{50,50}]
5085 const 148 11100
5086 eq 1 5085 478
5087 ite 7 5086 4816 287 ; @[RF.scala 30:19 32:{50,50}]
5088 const 148 11101
5089 eq 1 5088 478
5090 ite 7 5089 4816 288 ; @[RF.scala 30:19 32:{50,50}]
5091 const 148 11110
5092 eq 1 5091 478
5093 ite 7 5092 4816 289 ; @[RF.scala 30:19 32:{50,50}]
5094 ones 148
5095 eq 1 5094 478
5096 ite 7 5095 4816 290 ; @[RF.scala 30:19 32:{50,50}]
5097 ite 7 4268 4988 259 ; @[ISU.scala 83:22 RF.scala 30:19]
5098 ite 7 4268 4992 260 ; @[ISU.scala 83:22 RF.scala 30:19]
5099 ite 7 4268 4996 261 ; @[ISU.scala 83:22 RF.scala 30:19]
5100 ite 7 4268 5000 262 ; @[ISU.scala 83:22 RF.scala 30:19]
5101 ite 7 4268 5004 263 ; @[ISU.scala 83:22 RF.scala 30:19]
5102 ite 7 4268 5008 264 ; @[ISU.scala 83:22 RF.scala 30:19]
5103 ite 7 4268 5012 265 ; @[ISU.scala 83:22 RF.scala 30:19]
5104 ite 7 4268 5016 266 ; @[ISU.scala 83:22 RF.scala 30:19]
5105 ite 7 4268 5020 267 ; @[ISU.scala 83:22 RF.scala 30:19]
5106 ite 7 4268 5024 268 ; @[ISU.scala 83:22 RF.scala 30:19]
5107 ite 7 4268 5028 269 ; @[ISU.scala 83:22 RF.scala 30:19]
5108 ite 7 4268 5032 270 ; @[ISU.scala 83:22 RF.scala 30:19]
5109 ite 7 4268 5036 271 ; @[ISU.scala 83:22 RF.scala 30:19]
5110 ite 7 4268 5040 272 ; @[ISU.scala 83:22 RF.scala 30:19]
5111 ite 7 4268 5044 273 ; @[ISU.scala 83:22 RF.scala 30:19]
5112 ite 7 4268 5048 274 ; @[ISU.scala 83:22 RF.scala 30:19]
5113 ite 7 4268 5051 275 ; @[ISU.scala 83:22 RF.scala 30:19]
5114 ite 7 4268 5054 276 ; @[ISU.scala 83:22 RF.scala 30:19]
5115 ite 7 4268 5057 277 ; @[ISU.scala 83:22 RF.scala 30:19]
5116 ite 7 4268 5060 278 ; @[ISU.scala 83:22 RF.scala 30:19]
5117 ite 7 4268 5063 279 ; @[ISU.scala 83:22 RF.scala 30:19]
5118 ite 7 4268 5066 280 ; @[ISU.scala 83:22 RF.scala 30:19]
5119 ite 7 4268 5069 281 ; @[ISU.scala 83:22 RF.scala 30:19]
5120 ite 7 4268 5072 282 ; @[ISU.scala 83:22 RF.scala 30:19]
5121 ite 7 4268 5075 283 ; @[ISU.scala 83:22 RF.scala 30:19]
5122 ite 7 4268 5078 284 ; @[ISU.scala 83:22 RF.scala 30:19]
5123 ite 7 4268 5081 285 ; @[ISU.scala 83:22 RF.scala 30:19]
5124 ite 7 4268 5084 286 ; @[ISU.scala 83:22 RF.scala 30:19]
5125 ite 7 4268 5087 287 ; @[ISU.scala 83:22 RF.scala 30:19]
5126 ite 7 4268 5090 288 ; @[ISU.scala 83:22 RF.scala 30:19]
5127 ite 7 4268 5093 289 ; @[ISU.scala 83:22 RF.scala 30:19]
5128 ite 7 4268 5096 290 ; @[ISU.scala 83:22 RF.scala 30:19]
5129 zero 1
5130 uext 148 5129 4
5131 neq 1 478 5130 ; @[ISU.scala 41:69]
5132 eq 1 478 467 ; @[ISU.scala 41:88]
5133 and 1 5131 5132 ; @[ISU.scala 41:78]
5134 and 1 5133 4221 ; @[ISU.scala 41:100]
5135 not 1 5134 ; @[ISU.scala 85:40]
5136 and 1 4268 5135 ; @[ISU.scala 85:37]
5137 one 10
5138 uext 4543 5137 31
5139 uext 4543 478 58
5140 sll 4543 5138 5139 ; @[RF.scala 38:39]
5141 slice 10 5140 31 0 ; @[RF.scala 38:46]
5142 zero 10
5143 ite 10 5136 5141 5142 ; @[ISU.scala 85:24]
5144 not 1 432 ; @[EXU.scala 117:18]
5145 const 51 10
5146 uext 12 5145 1
5147 eq 1 5146 464 ; @[Mux.scala 80:60] @[MDU.scala 143:15]
5148 slice 1 465 2 2 ; @[MDU.scala 41:27]
5149 zero 12
5150 eq 1 338 5149 ; @[MDU.scala 129:25]
5151 not 1 337 ; @[MDU.scala 65:49]
5152 ite 1 5148 5150 5151 ; @[MDU.scala 182:21]
5153 const 51 10
5154 uext 12 5153 1
5155 eq 1 464 5154 ; @[EXU.scala 44:57]
5156 and 1 5155 432 ; @[EXU.scala 44:66]
5157 and 1 5156 1036 ; @[EXU.scala 44:81]
5158 and 1 5152 5157 ; @[Decoupled.scala 52:35]
5159 ite 1 5158 5148 347 ; @[MDU.scala 181:21]
5160 const 12 100
5161 eq 1 338 5160 ; @[MDU.scala 128:39] @[MDU.scala 60:16]
5162 ite 1 5159 5161 336 ; @[MDU.scala 183:22]
5163 one 1
5164 uext 12 5163 2
5165 eq 1 5164 464 ; @[Mux.scala 80:60] @[EmbeddedTLB.scala 239:16] @[EmbeddedTLB.scala 91:17] @[EmbeddedTLB.scala 240:17] @[EmbeddedTLB.scala 91:17]
5166 or 1 561 562 ; @[Bundle.scala 131:23]
5167 and 1 4626 4649 ; @[UnpipelinedLSU.scala 429:35]
5168 const 345 100000
5169 uext 153 5168 1
5170 eq 1 465 5169 ; @[LSU.scala 57:37]
5171 not 1 5170 ; @[LSU.scala 59:49]
5172 and 1 4604 5171 ; @[LSU.scala 59:46]
5173 not 1 4595 ; @[LSU.scala 59:64]
5174 and 1 5172 5173 ; @[LSU.scala 59:61]
5175 and 1 4592 5174 ; @[UnpipelinedLSU.scala 54:26]
5176 not 1 5175 ; @[UnpipelinedLSU.scala 429:50]
5177 and 1 5167 5176 ; @[UnpipelinedLSU.scala 429:47]
5178 slice 51 4646 1 0 ; @[UnpipelinedLSU.scala 365:83]
5179 zero 1
5180 uext 51 5179 1
5181 eq 1 5180 5178 ; @[LookupTree.scala 24:34]
5182 one 1
5183 uext 51 5182 1
5184 eq 1 5183 5178 ; @[LookupTree.scala 24:34] @[Pipeline.scala 30:16] @[UnpipelinedLSU.scala 42:15]
5185 uext 326 468 1
5186 uext 326 470 1
5187 add 326 5185 5186 ; @[UnpipelinedLSU.scala 143:46]
5188 slice 7 5187 63 0 ; @[UnpipelinedLSU.scala 143:46] @[UnpipelinedLSU.scala 128:20]
5189 not 1 4619
5190 ite 7 5189 84 468 ; @[UnpipelinedLSU.scala 128:20 245:36]
5191 ite 7 4617 468 5190 ; @[UnpipelinedLSU.scala 128:20 231:36]
5192 ite 7 4615 468 5191 ; @[UnpipelinedLSU.scala 128:20 217:36]
5193 ite 7 4613 88 5192 ; @[UnpipelinedLSU.scala 128:20]
5194 ite 7 4611 468 5193 ; @[UnpipelinedLSU.scala 128:20 186:36]
5195 ite 7 4609 92 5194 ; @[UnpipelinedLSU.scala 128:20]
5196 ite 7 4603 5188 5195 ; @[UnpipelinedLSU.scala 128:20 143:38]
5197 slice 1 5196 0 0 ; @[UnpipelinedLSU.scala 416:23]
5198 not 1 5197 ; @[UnpipelinedLSU.scala 416:27]
5199 and 1 5184 5198 ; @[Mux.scala 27:72]
5200 or 1 5181 5199 ; @[Mux.scala 27:72]
5201 const 51 10
5202 eq 1 5201 5178 ; @[LookupTree.scala 24:34]
5203 slice 51 5196 1 0 ; @[UnpipelinedLSU.scala 417:23]
5204 zero 1
5205 uext 51 5204 1
5206 eq 1 5203 5205 ; @[UnpipelinedLSU.scala 417:29]
5207 and 1 5202 5206 ; @[Mux.scala 27:72]
5208 or 1 5200 5207 ; @[Mux.scala 27:72]
5209 ones 51
5210 eq 1 5209 5178 ; @[LookupTree.scala 24:34]
5211 slice 12 5196 2 0 ; @[UnpipelinedLSU.scala 306:15]
5212 zero 1
5213 uext 12 5212 2
5214 eq 1 5211 5213 ; @[UnpipelinedLSU.scala 418:29]
5215 and 1 5210 5214 ; @[Mux.scala 27:72]
5216 or 1 5208 5215 ; @[Mux.scala 27:72]
5217 not 1 5216 ; @[UnpipelinedLSU.scala 429:60]
5218 and 1 5177 5217 ; @[UnpipelinedLSU.scala 429:57] @[UnpipelinedLSU.scala 285:27]
5219 or 1 5166 5218 ; @[UnpipelinedLSU.scala 257:17]
5220 or 1 4648 5175 ; @[UnpipelinedLSU.scala 430:47]
5221 and 1 4626 5220 ; @[UnpipelinedLSU.scala 430:35]
5222 and 1 5221 5217 ; @[UnpipelinedLSU.scala 430:57] @[UnpipelinedLSU.scala 286:28]
5223 or 1 5219 5222 ; @[UnpipelinedLSU.scala 257:42]
5224 zero 51
5225 neq 1 307 5224 ; @[UnpipelinedLSU.scala 382:40]
5226 and 1 5166 5225 ; @[UnpipelinedLSU.scala 382:31]
5227 or 1 5226 5218 ; @[UnpipelinedLSU.scala 382:51]
5228 or 1 5227 5222 ; @[UnpipelinedLSU.scala 382:76]
5229 ones 51
5230 eq 1 307 5229 ; @[UnpipelinedLSU.scala 382:134]
5231 one 1 ; @[UnpipelinedLSU.scala 380:19]
5232 const 12 101
5233 eq 1 613 5232 ; @[Cache.scala 601:30] @[Cache.scala 676:17]
5234 zero 1
5235 uext 51 5234 1
5236 eq 1 5235 492
5237 and 1 5236 5233 ; @[Crossbar.scala 115:{13,13} 113:26] @[NutCore.scala 161:23] @[EmbeddedTLB.scala 141:15] @[EmbeddedTLB.scala 422:17] @[Backend.scala 699:11] @[EXU.scala 60:11] @[UnpipelinedLSU.scala 274:13]
5238 and 1 5231 5237 ; @[Decoupled.scala 52:35]
5239 const 51 10
5240 eq 1 307 5239 ; @[UnpipelinedLSU.scala 382:178]
5241 and 1 5238 5240 ; @[UnpipelinedLSU.scala 382:168]
5242 ite 1 4653 5230 5241 ; @[UnpipelinedLSU.scala 382:114]
5243 or 1 5228 5242 ; @[UnpipelinedLSU.scala 382:22]
5244 or 1 5243 4599 ; @[UnpipelinedLSU.scala 148:66]
5245 not 1 4619
5246 one 1
5247 ite 1 5245 83 5246 ; @[UnpipelinedLSU.scala 128:20 244:36]
5248 or 1 4617 5247 ; @[UnpipelinedLSU.scala 128:20 230:36]
5249 or 1 4615 5248 ; @[UnpipelinedLSU.scala 128:20 216:36]
5250 zero 1
5251 ite 1 4613 5250 5249 ; @[UnpipelinedLSU.scala 128:20 202:36]
5252 or 1 4611 5251 ; @[UnpipelinedLSU.scala 128:20 185:36]
5253 or 1 4609 5252 ; @[UnpipelinedLSU.scala 128:20 160:36]
5254 or 1 4603 5253 ; @[UnpipelinedLSU.scala 128:20 142:38]
5255 and 1 5254 5243 ; @[Decoupled.scala 52:35]
5256 and 1 4619 5255 ; @[UnpipelinedLSU.scala 128:20 126:32 249:36]
5257 ite 1 4617 5255 5256 ; @[UnpipelinedLSU.scala 128:20 235:36]
5258 ite 1 4615 5255 5257 ; @[UnpipelinedLSU.scala 128:20 221:36]
5259 zero 1
5260 ite 1 4613 5259 5258 ; @[UnpipelinedLSU.scala 128:20 207:36]
5261 zero 1
5262 ite 1 4611 5261 5260 ; @[UnpipelinedLSU.scala 128:20 190:36]
5263 ite 1 4609 5243 5262 ; @[UnpipelinedLSU.scala 128:20 166:36]
5264 ite 1 4603 5244 5263 ; @[UnpipelinedLSU.scala 128:20 148:38]
5265 or 1 5223 5264 ; @[UnpipelinedLSU.scala 257:68 259:20]
5266 one 1
5267 ite 1 5165 5265 5266 ; @[Mux.scala 80:57]
5268 ite 1 5147 5162 5267 ; @[Mux.scala 80:57]
5269 and 1 432 5268 ; @[EXU.scala 106:31]
5270 or 1 5144 5269 ; @[EXU.scala 117:31] @[Pipeline.scala 29:16]
5271 and 1 4297 4295 ; @[ISU.scala 58:47]
5272 and 1 5270 5271 ; @[Decoupled.scala 52:35]
5273 ite 148 4231 149 656 ; @[PipelineVector.scala 55:{15,15}]
5274 one 1
5275 uext 51 5274 1
5276 eq 1 5275 746
5277 ite 148 5276 685 5273 ; @[PipelineVector.scala 55:{15,15}]
5278 const 51 10
5279 eq 1 5278 746
5280 ite 148 5279 714 5277 ; @[PipelineVector.scala 55:{15,15}]
5281 ones 51
5282 eq 1 5281 746
5283 ite 148 5282 743 5280 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13]
5284 one 10
5285 uext 4543 5284 31
5286 uext 4543 5283 58
5287 sll 4543 5285 5286 ; @[RF.scala 38:39]
5288 slice 10 5287 31 0 ; @[RF.scala 38:46]
5289 zero 1
5290 uext 10 5289 31
5291 ite 10 5272 5288 5290 ; @[ISU.scala 87:27]
5292 not 10 5143 ; @[RF.scala 44:26]
5293 and 10 258 5292 ; @[RF.scala 44:24]
5294 or 10 5293 5291 ; @[RF.scala 44:38]
5295 slice 1666 5294 31 1 ; @[RF.scala 44:48]
5296 zero 1
5297 concat 10 5295 5296 ; @[Cat.scala 30:58]
5298 slice 1 1034 0 0 ; @[Backend.scala 689:27]
5299 zero 10
5300 ite 10 5298 5299 5297 ; @[ISU.scala 88:19 RF.scala 44:{10,10}]
5301 not 1 4296 ; @[ISU.scala 91:21]
5302 uext 326 291 1
5303 one 1
5304 uext 326 5303 64
5305 add 326 5302 5304 ; @[GTimer.scala 25:12]
5306 slice 7 5305 63 0 ; @[GTimer.scala 25:12]
5307 not 1 5271 ; @[ISU.scala 97:43]
5308 and 1 4296 5307 ; @[ISU.scala 97:40]
5309 not 1 5272 ; @[ISU.scala 98:41]
5310 and 1 5271 5309 ; @[ISU.scala 98:38]
5311 and 1 5270 5271 ; @[Decoupled.scala 52:35]
5312 or 1 5301 5272 ; @[ISU.scala 91:37]
5313 ite 7 4231 188 629 ; @[PipelineVector.scala 55:{15,15}]
5314 one 1
5315 uext 51 5314 1
5316 eq 1 5315 746
5317 ite 7 5316 658 5313 ; @[PipelineVector.scala 55:{15,15}]
5318 const 51 10
5319 eq 1 5318 746
5320 ite 7 5319 687 5317 ; @[PipelineVector.scala 55:{15,15}]
5321 ones 51
5322 eq 1 5321 746
5323 ite 7 5322 716 5320 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18] @[ISU.scala 77:18]
5324 ite 58 4231 186 631 ; @[PipelineVector.scala 55:{15,15}]
5325 one 1
5326 uext 51 5325 1
5327 eq 1 5326 746
5328 ite 58 5327 660 5324 ; @[PipelineVector.scala 55:{15,15}]
5329 const 51 10
5330 eq 1 5329 746
5331 ite 58 5330 689 5328 ; @[PipelineVector.scala 55:{15,15}]
5332 ones 51
5333 eq 1 5332 746
5334 ite 58 5333 718 5331 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5335 and 1 4231 172 ; @[PipelineVector.scala 55:{15,15}]
5336 one 1
5337 uext 51 5336 1
5338 eq 1 5337 746
5339 zero 1
5340 ite 1 5338 5339 5335 ; @[PipelineVector.scala 55:{15,15}]
5341 const 51 10
5342 eq 1 5341 746
5343 zero 1
5344 ite 1 5342 5343 5340 ; @[PipelineVector.scala 55:{15,15}]
5345 ones 51
5346 eq 1 5345 746
5347 zero 1
5348 ite 1 5346 5347 5344 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5349 ite 1 4231 173 632 ; @[PipelineVector.scala 55:{15,15}]
5350 one 1
5351 uext 51 5350 1
5352 eq 1 5351 746
5353 ite 1 5352 661 5349 ; @[PipelineVector.scala 55:{15,15}]
5354 const 51 10
5355 eq 1 5354 746
5356 ite 1 5355 690 5353 ; @[PipelineVector.scala 55:{15,15}]
5357 ones 51
5358 eq 1 5357 746
5359 ite 1 5358 719 5356 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5360 ite 1 4231 174 633 ; @[PipelineVector.scala 55:{15,15}]
5361 one 1
5362 uext 51 5361 1
5363 eq 1 5362 746
5364 ite 1 5363 662 5360 ; @[PipelineVector.scala 55:{15,15}]
5365 const 51 10
5366 eq 1 5365 746
5367 ite 1 5366 691 5364 ; @[PipelineVector.scala 55:{15,15}]
5368 ones 51
5369 eq 1 5368 746
5370 ite 1 5369 720 5367 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5371 and 1 4231 175 ; @[PipelineVector.scala 55:{15,15}]
5372 one 1
5373 uext 51 5372 1
5374 eq 1 5373 746
5375 zero 1
5376 ite 1 5374 5375 5371 ; @[PipelineVector.scala 55:{15,15}]
5377 const 51 10
5378 eq 1 5377 746
5379 zero 1
5380 ite 1 5378 5379 5376 ; @[PipelineVector.scala 55:{15,15}]
5381 ones 51
5382 eq 1 5381 746
5383 zero 1
5384 ite 1 5382 5383 5380 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5385 and 1 4231 176 ; @[PipelineVector.scala 55:{15,15}]
5386 one 1
5387 uext 51 5386 1
5388 eq 1 5387 746
5389 zero 1
5390 ite 1 5388 5389 5385 ; @[PipelineVector.scala 55:{15,15}]
5391 const 51 10
5392 eq 1 5391 746
5393 zero 1
5394 ite 1 5392 5393 5390 ; @[PipelineVector.scala 55:{15,15}]
5395 ones 51
5396 eq 1 5395 746
5397 zero 1
5398 ite 1 5396 5397 5394 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5399 and 1 4231 177 ; @[PipelineVector.scala 55:{15,15}]
5400 one 1
5401 uext 51 5400 1
5402 eq 1 5401 746
5403 zero 1
5404 ite 1 5402 5403 5399 ; @[PipelineVector.scala 55:{15,15}]
5405 const 51 10
5406 eq 1 5405 746
5407 zero 1
5408 ite 1 5406 5407 5404 ; @[PipelineVector.scala 55:{15,15}]
5409 ones 51
5410 eq 1 5409 746
5411 zero 1
5412 ite 1 5410 5411 5408 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5413 and 1 4231 178 ; @[PipelineVector.scala 55:{15,15}]
5414 one 1
5415 uext 51 5414 1
5416 eq 1 5415 746
5417 zero 1
5418 ite 1 5416 5417 5413 ; @[PipelineVector.scala 55:{15,15}]
5419 const 51 10
5420 eq 1 5419 746
5421 zero 1
5422 ite 1 5420 5421 5418 ; @[PipelineVector.scala 55:{15,15}]
5423 ones 51
5424 eq 1 5423 746
5425 zero 1
5426 ite 1 5424 5425 5422 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5427 and 1 4231 179 ; @[PipelineVector.scala 55:{15,15}]
5428 one 1
5429 uext 51 5428 1
5430 eq 1 5429 746
5431 zero 1
5432 ite 1 5430 5431 5427 ; @[PipelineVector.scala 55:{15,15}]
5433 const 51 10
5434 eq 1 5433 746
5435 zero 1
5436 ite 1 5434 5435 5432 ; @[PipelineVector.scala 55:{15,15}]
5437 ones 51
5438 eq 1 5437 746
5439 zero 1
5440 ite 1 5438 5439 5436 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5441 and 1 4231 180 ; @[PipelineVector.scala 55:{15,15}]
5442 one 1
5443 uext 51 5442 1
5444 eq 1 5443 746
5445 zero 1
5446 ite 1 5444 5445 5441 ; @[PipelineVector.scala 55:{15,15}]
5447 const 51 10
5448 eq 1 5447 746
5449 zero 1
5450 ite 1 5448 5449 5446 ; @[PipelineVector.scala 55:{15,15}]
5451 ones 51
5452 eq 1 5451 746
5453 zero 1
5454 ite 1 5452 5453 5450 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5455 and 1 4231 181 ; @[PipelineVector.scala 55:{15,15}]
5456 one 1
5457 uext 51 5456 1
5458 eq 1 5457 746
5459 zero 1
5460 ite 1 5458 5459 5455 ; @[PipelineVector.scala 55:{15,15}]
5461 const 51 10
5462 eq 1 5461 746
5463 zero 1
5464 ite 1 5462 5463 5460 ; @[PipelineVector.scala 55:{15,15}]
5465 ones 51
5466 eq 1 5465 746
5467 zero 1
5468 ite 1 5466 5467 5464 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5469 ite 1 4231 182 634 ; @[PipelineVector.scala 55:{15,15}]
5470 one 1
5471 uext 51 5470 1
5472 eq 1 5471 746
5473 ite 1 5472 663 5469 ; @[PipelineVector.scala 55:{15,15}]
5474 const 51 10
5475 eq 1 5474 746
5476 ite 1 5475 692 5473 ; @[PipelineVector.scala 55:{15,15}]
5477 ones 51
5478 eq 1 5477 746
5479 ite 1 5478 721 5476 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5480 and 1 4231 183 ; @[PipelineVector.scala 55:{15,15}]
5481 one 1
5482 uext 51 5481 1
5483 eq 1 5482 746
5484 zero 1
5485 ite 1 5483 5484 5480 ; @[PipelineVector.scala 55:{15,15}]
5486 const 51 10
5487 eq 1 5486 746
5488 zero 1
5489 ite 1 5487 5488 5485 ; @[PipelineVector.scala 55:{15,15}]
5490 ones 51
5491 eq 1 5490 746
5492 zero 1
5493 ite 1 5491 5492 5489 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5494 and 1 4231 184 ; @[PipelineVector.scala 55:{15,15}]
5495 one 1
5496 uext 51 5495 1
5497 eq 1 5496 746
5498 zero 1
5499 ite 1 5497 5498 5494 ; @[PipelineVector.scala 55:{15,15}]
5500 const 51 10
5501 eq 1 5500 746
5502 zero 1
5503 ite 1 5501 5502 5499 ; @[PipelineVector.scala 55:{15,15}]
5504 ones 51
5505 eq 1 5504 746
5506 zero 1
5507 ite 1 5505 5506 5503 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5508 and 1 4231 185 ; @[PipelineVector.scala 55:{15,15}]
5509 one 1
5510 uext 51 5509 1
5511 eq 1 5510 746
5512 zero 1
5513 ite 1 5511 5512 5508 ; @[PipelineVector.scala 55:{15,15}]
5514 const 51 10
5515 eq 1 5514 746
5516 zero 1
5517 ite 1 5515 5516 5513 ; @[PipelineVector.scala 55:{15,15}]
5518 ones 51
5519 eq 1 5518 746
5520 zero 1
5521 ite 1 5519 5520 5517 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5522 ite 1 4231 160 635 ; @[PipelineVector.scala 55:{15,15}]
5523 one 1
5524 uext 51 5523 1
5525 eq 1 5524 746
5526 ite 1 5525 664 5522 ; @[PipelineVector.scala 55:{15,15}]
5527 const 51 10
5528 eq 1 5527 746
5529 ite 1 5528 693 5526 ; @[PipelineVector.scala 55:{15,15}]
5530 ones 51
5531 eq 1 5530 746
5532 ite 1 5531 722 5529 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5533 ite 1 4231 161 636 ; @[PipelineVector.scala 55:{15,15}]
5534 one 1
5535 uext 51 5534 1
5536 eq 1 5535 746
5537 ite 1 5536 665 5533 ; @[PipelineVector.scala 55:{15,15}]
5538 const 51 10
5539 eq 1 5538 746
5540 ite 1 5539 694 5537 ; @[PipelineVector.scala 55:{15,15}]
5541 ones 51
5542 eq 1 5541 746
5543 ite 1 5542 723 5540 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5544 ite 1 4231 162 637 ; @[PipelineVector.scala 55:{15,15}]
5545 one 1
5546 uext 51 5545 1
5547 eq 1 5546 746
5548 ite 1 5547 666 5544 ; @[PipelineVector.scala 55:{15,15}]
5549 const 51 10
5550 eq 1 5549 746
5551 ite 1 5550 695 5548 ; @[PipelineVector.scala 55:{15,15}]
5552 ones 51
5553 eq 1 5552 746
5554 ite 1 5553 724 5551 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5555 ite 1 4231 163 638 ; @[PipelineVector.scala 55:{15,15}]
5556 one 1
5557 uext 51 5556 1
5558 eq 1 5557 746
5559 ite 1 5558 667 5555 ; @[PipelineVector.scala 55:{15,15}]
5560 const 51 10
5561 eq 1 5560 746
5562 ite 1 5561 696 5559 ; @[PipelineVector.scala 55:{15,15}]
5563 ones 51
5564 eq 1 5563 746
5565 ite 1 5564 725 5562 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5566 ite 1 4231 164 639 ; @[PipelineVector.scala 55:{15,15}]
5567 one 1
5568 uext 51 5567 1
5569 eq 1 5568 746
5570 ite 1 5569 668 5566 ; @[PipelineVector.scala 55:{15,15}]
5571 const 51 10
5572 eq 1 5571 746
5573 ite 1 5572 697 5570 ; @[PipelineVector.scala 55:{15,15}]
5574 ones 51
5575 eq 1 5574 746
5576 ite 1 5575 726 5573 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5577 ite 1 4231 165 640 ; @[PipelineVector.scala 55:{15,15}]
5578 one 1
5579 uext 51 5578 1
5580 eq 1 5579 746
5581 ite 1 5580 669 5577 ; @[PipelineVector.scala 55:{15,15}]
5582 const 51 10
5583 eq 1 5582 746
5584 ite 1 5583 698 5581 ; @[PipelineVector.scala 55:{15,15}]
5585 ones 51
5586 eq 1 5585 746
5587 ite 1 5586 727 5584 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5588 ite 1 4231 166 641 ; @[PipelineVector.scala 55:{15,15}]
5589 one 1
5590 uext 51 5589 1
5591 eq 1 5590 746
5592 ite 1 5591 670 5588 ; @[PipelineVector.scala 55:{15,15}]
5593 const 51 10
5594 eq 1 5593 746
5595 ite 1 5594 699 5592 ; @[PipelineVector.scala 55:{15,15}]
5596 ones 51
5597 eq 1 5596 746
5598 ite 1 5597 728 5595 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5599 ite 1 4231 167 642 ; @[PipelineVector.scala 55:{15,15}]
5600 one 1
5601 uext 51 5600 1
5602 eq 1 5601 746
5603 ite 1 5602 671 5599 ; @[PipelineVector.scala 55:{15,15}]
5604 const 51 10
5605 eq 1 5604 746
5606 ite 1 5605 700 5603 ; @[PipelineVector.scala 55:{15,15}]
5607 ones 51
5608 eq 1 5607 746
5609 ite 1 5608 729 5606 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5610 ite 1 4231 168 643 ; @[PipelineVector.scala 55:{15,15}]
5611 one 1
5612 uext 51 5611 1
5613 eq 1 5612 746
5614 ite 1 5613 672 5610 ; @[PipelineVector.scala 55:{15,15}]
5615 const 51 10
5616 eq 1 5615 746
5617 ite 1 5616 701 5614 ; @[PipelineVector.scala 55:{15,15}]
5618 ones 51
5619 eq 1 5618 746
5620 ite 1 5619 730 5617 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5621 ite 1 4231 169 644 ; @[PipelineVector.scala 55:{15,15}]
5622 one 1
5623 uext 51 5622 1
5624 eq 1 5623 746
5625 ite 1 5624 673 5621 ; @[PipelineVector.scala 55:{15,15}]
5626 const 51 10
5627 eq 1 5626 746
5628 ite 1 5627 702 5625 ; @[PipelineVector.scala 55:{15,15}]
5629 ones 51
5630 eq 1 5629 746
5631 ite 1 5630 731 5628 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5632 ite 1 4231 170 645 ; @[PipelineVector.scala 55:{15,15}]
5633 one 1
5634 uext 51 5633 1
5635 eq 1 5634 746
5636 ite 1 5635 674 5632 ; @[PipelineVector.scala 55:{15,15}]
5637 const 51 10
5638 eq 1 5637 746
5639 ite 1 5638 703 5636 ; @[PipelineVector.scala 55:{15,15}]
5640 ones 51
5641 eq 1 5640 746
5642 ite 1 5641 732 5639 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5643 ite 1 4231 171 646 ; @[PipelineVector.scala 55:{15,15}]
5644 one 1
5645 uext 51 5644 1
5646 eq 1 5645 746
5647 ite 1 5646 675 5643 ; @[PipelineVector.scala 55:{15,15}]
5648 const 51 10
5649 eq 1 5648 746
5650 ite 1 5649 704 5647 ; @[PipelineVector.scala 55:{15,15}]
5651 ones 51
5652 eq 1 5651 746
5653 ite 1 5652 733 5650 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5654 ite 5 4231 159 647 ; @[PipelineVector.scala 55:{15,15}]
5655 one 1
5656 uext 51 5655 1
5657 eq 1 5656 746
5658 ite 5 5657 676 5654 ; @[PipelineVector.scala 55:{15,15}]
5659 const 51 10
5660 eq 1 5659 746
5661 ite 5 5660 705 5658 ; @[PipelineVector.scala 55:{15,15}]
5662 ones 51
5663 eq 1 5662 746
5664 ite 5 5663 734 5661 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5665 ite 1 4231 158 648 ; @[PipelineVector.scala 55:{15,15}]
5666 one 1
5667 uext 51 5666 1
5668 eq 1 5667 746
5669 ite 1 5668 677 5665 ; @[PipelineVector.scala 55:{15,15}]
5670 const 51 10
5671 eq 1 5670 746
5672 ite 1 5671 706 5669 ; @[PipelineVector.scala 55:{15,15}]
5673 ones 51
5674 eq 1 5673 746
5675 ite 1 5674 735 5672 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 77:18]
5676 ite 12 4231 155 651 ; @[PipelineVector.scala 55:{15,15}]
5677 one 1
5678 uext 51 5677 1
5679 eq 1 5678 746
5680 ite 12 5679 680 5676 ; @[PipelineVector.scala 55:{15,15}]
5681 const 51 10
5682 eq 1 5681 746
5683 ite 12 5682 709 5680 ; @[PipelineVector.scala 55:{15,15}]
5684 ones 51
5685 eq 1 5684 746
5686 ite 12 5685 738 5683 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 78:20]
5687 ite 153 4231 154 652 ; @[PipelineVector.scala 55:{15,15}]
5688 one 1
5689 uext 51 5688 1
5690 eq 1 5689 746
5691 ite 153 5690 681 5687 ; @[PipelineVector.scala 55:{15,15}]
5692 const 51 10
5693 eq 1 5692 746
5694 ite 153 5693 710 5691 ; @[PipelineVector.scala 55:{15,15}]
5695 ones 51
5696 eq 1 5695 746
5697 ite 153 5696 739 5694 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 78:20]
5698 ite 1 4231 150 655 ; @[PipelineVector.scala 55:{15,15}]
5699 one 1
5700 uext 51 5699 1
5701 eq 1 5700 746
5702 ite 1 5701 684 5698 ; @[PipelineVector.scala 55:{15,15}]
5703 const 51 10
5704 eq 1 5703 746
5705 ite 1 5704 713 5702 ; @[PipelineVector.scala 55:{15,15}]
5706 ones 51
5707 eq 1 5706 746
5708 ite 1 5707 742 5705 ; @[PipelineVector.scala 55:{15,15}] @[Backend.scala 687:13] @[ISU.scala 78:20] @[ISU.scala 78:20]
5709 or 7 4824 4822 ; @[Mux.scala 27:72]
5710 or 7 4984 4982 ; @[Mux.scala 27:72] @[ISU.scala 75:25]
5711 redor 1 4523 ; @[ALU.scala 111:56]
5712 not 1 5711 ; @[ALU.scala 111:48]
5713 slice 1 465 3 3 ; @[ALU.scala 63:35]
5714 not 1 5713 ; @[ALU.scala 63:30]
5715 slice 51 465 2 1 ; @[ALU.scala 65:39]
5716 zero 51
5717 eq 1 5716 5715 ; @[LookupTree.scala 24:34]
5718 const 51 10
5719 eq 1 5718 5715 ; @[LookupTree.scala 24:34]
5720 ones 51
5721 eq 1 5720 5715 ; @[LookupTree.scala 24:34]
5722 and 1 5717 5712 ; @[Mux.scala 27:72]
5723 and 1 5719 4550 ; @[Mux.scala 27:72]
5724 and 1 5721 4542 ; @[Mux.scala 27:72]
5725 or 1 5722 5723 ; @[Mux.scala 27:72]
5726 or 1 5725 5724 ; @[Mux.scala 27:72]
5727 slice 1 465 0 0 ; @[ALU.scala 66:40]
5728 xor 1 5726 5727 ; @[ALU.scala 118:72] @[EXU.scala 49:17]
5729 uext 326 434 26
5730 uext 326 470 1
5731 add 326 5729 5730 ; @[ALU.scala 119:41]
5732 slice 7 5731 63 0 ; @[ALU.scala 119:41]
5733 uext 326 5732 1
5734 ite 326 5714 5733 4540 ; @[ALU.scala 119:19]
5735 slice 58 5734 38 0 ; @[ALU.scala 119:63]
5736 not 1 5728 ; @[ALU.scala 120:26]
5737 and 1 5736 5714 ; @[ALU.scala 120:33] @[Pipeline.scala 30:16] @[EXU.scala 48:15]
5738 slice 1 462 0 0 ; @[ALU.scala 120:59]
5739 not 1 5738 ; @[ALU.scala 120:64]
5740 uext 494 434 1
5741 const 51 10
5742 uext 494 5741 38
5743 add 494 5740 5742 ; @[ALU.scala 124:71]
5744 slice 58 5743 38 0 ; @[ALU.scala 124:71]
5745 uext 494 434 1
5746 const 12 100
5747 uext 494 5746 37
5748 add 494 5745 5747 ; @[ALU.scala 124:89]
5749 slice 58 5748 38 0 ; @[ALU.scala 124:89]
5750 ite 58 4463 5744 5749 ; @[ALU.scala 124:52]
5751 ite 58 5737 5750 5735 ; @[ALU.scala 124:28] @[Pipeline.scala 30:16] @[EXU.scala 48:15]
5752 neq 1 5751 435 ; @[ALU.scala 120:105]
5753 or 1 5739 5752 ; @[ALU.scala 120:82]
5754 ite 1 5737 5738 5753 ; @[ALU.scala 120:25]
5755 ones 51
5756 eq 1 4461 5755 ; @[ALU.scala 122:29]
5757 or 1 5756 4463 ; @[ALU.scala 122:41]
5758 not 1 4458 ; @[ALU.scala 122:53]
5759 or 1 5757 5758 ; @[ALU.scala 122:50]
5760 not 1 2 ; @[ALU.scala 122:9]
5761 not 1 5759 ; @[ALU.scala 122:9]
5762 uext 326 292 1
5763 one 1
5764 uext 326 5763 64
5765 add 326 5762 5764 ; @[GTimer.scala 25:12]
5766 slice 7 5765 63 0 ; @[GTimer.scala 25:12]
5767 and 1 4458 4460 ; @[ALU.scala 126:30]
5768 and 1 5767 5754 ; @[ALU.scala 126:39]
5769 uext 326 293 1
5770 one 1
5771 uext 326 5770 64
5772 add 326 5769 5771 ; @[GTimer.scala 25:12]
5773 slice 7 5772 63 0 ; @[GTimer.scala 25:12]
5774 uext 326 294 1
5775 one 1
5776 uext 326 5775 64
5777 add 326 5774 5776 ; @[GTimer.scala 25:12]
5778 slice 7 5777 63 0 ; @[GTimer.scala 25:12]
5779 const 153 1011000
5780 eq 1 465 5779 ; @[ALU.scala 136:162]
5781 const 153 1011100
5782 eq 1 465 5781 ; @[ALU.scala 136:188]
5783 or 1 5780 5782 ; @[ALU.scala 136:180]
5784 const 153 1011010
5785 eq 1 465 5784 ; @[ALU.scala 136:214]
5786 const 153 1011110
5787 eq 1 465 5786 ; @[ALU.scala 136:239]
5788 uext 326 295 1
5789 one 1
5790 uext 326 5789 64
5791 add 326 5788 5790 ; @[GTimer.scala 25:12]
5792 slice 7 5791 63 0 ; @[GTimer.scala 25:12]
5793 uext 326 296 1
5794 one 1
5795 uext 326 5794 64
5796 add 326 5793 5795 ; @[GTimer.scala 25:12]
5797 slice 7 5796 63 0 ; @[GTimer.scala 25:12]
5798 const 153 1011100
5799 eq 1 5798 465 ; @[LookupTree.scala 24:34]
5800 const 153 1011110
5801 eq 1 5800 465 ; @[LookupTree.scala 24:34]
5802 const 153 1011000
5803 eq 1 5802 465 ; @[LookupTree.scala 24:34]
5804 const 153 1011010
5805 eq 1 5804 465 ; @[LookupTree.scala 24:34]
5806 ones 51
5807 zero 1
5808 uext 51 5807 1
5809 ite 51 5801 5806 5808 ; @[Mux.scala 27:72]
5810 const 51 10
5811 zero 1
5812 uext 51 5811 1
5813 ite 51 5805 5810 5812 ; @[Mux.scala 27:72]
5814 uext 51 5799 1
5815 or 51 5814 5809 ; @[Mux.scala 27:72]
5816 uext 51 5803 1
5817 or 51 5815 5816 ; @[Mux.scala 27:72]
5818 or 51 5817 5813 ; @[Mux.scala 27:72]
5819 uext 326 297 1
5820 one 1
5821 uext 326 5820 64
5822 add 326 5819 5821 ; @[GTimer.scala 25:12]
5823 slice 7 5822 63 0 ; @[GTimer.scala 25:12]
5824 not 1 5754 ; @[ALU.scala 161:35]
5825 and 1 5767 5824 ; @[ALU.scala 161:32]
5826 and 1 5825 5714 ; @[ALU.scala 163:33]
5827 and 1 5768 5714 ; @[ALU.scala 164:33]
5828 slice 12 434 2 0 ; @[ALU.scala 165:58]
5829 zero 1
5830 uext 12 5829 2
5831 eq 1 5828 5830 ; @[ALU.scala 165:63]
5832 and 1 5827 5831 ; @[ALU.scala 165:45]
5833 and 1 5832 4463 ; @[ALU.scala 165:73]
5834 and 1 5832 4464 ; @[ALU.scala 166:73]
5835 const 51 10
5836 uext 12 5835 1
5837 eq 1 5828 5836 ; @[ALU.scala 167:63]
5838 and 1 5827 5837 ; @[ALU.scala 167:45]
5839 and 1 5838 4463 ; @[ALU.scala 167:73]
5840 and 1 5838 4464 ; @[ALU.scala 168:73]
5841 const 12 100
5842 eq 1 5828 5841 ; @[ALU.scala 169:63]
5843 and 1 5827 5842 ; @[ALU.scala 169:45]
5844 and 1 5843 4463 ; @[ALU.scala 169:73]
5845 and 1 5843 4464 ; @[ALU.scala 170:73]
5846 const 12 110
5847 eq 1 5828 5846 ; @[ALU.scala 171:63]
5848 and 1 5827 5847 ; @[ALU.scala 171:45]
5849 and 1 5848 4463 ; @[ALU.scala 171:73]
5850 and 1 5848 4464 ; @[ALU.scala 172:73]
5851 and 1 5825 5783 ; @[ALU.scala 173:33]
5852 and 1 5768 5783 ; @[ALU.scala 174:33]
5853 and 1 5825 5785 ; @[ALU.scala 175:33]
5854 and 1 5768 5785 ; @[ALU.scala 176:33]
5855 and 1 5825 5787 ; @[ALU.scala 177:33]
5856 and 1 5768 5787 ; @[ALU.scala 178:33]
5857 and 1 5767 5754 ; @[ALU.scala 126:39]
5858 implies 1 5760 5759
5859 not 1 5858
5860 bad 5859 ; backend_exu_alu_assert @[ALU.scala 122:9]
5861 zero 51
5862 eq 1 5861 307 ; @[UnpipelinedLSU.scala 351:18]
5863 not 1 2694 ; @[EmbeddedTLB.scala 126:8]
5864 zero 1
5865 uext 12 5864 2
5866 neq 1 489 5865 ; @[Arbiter.scala 60:34]
5867 zero 1
5868 uext 51 5867 1
5869 eq 1 490 5868 ; @[Arbiter.scala 70:39]
5870 one 1
5871 ite 1 5866 5869 5870 ; @[Arbiter.scala 70:22]
5872 zero 12
5873 eq 1 613 5872 ; @[Cache.scala 600:29] @[Cache.scala 676:17]
5874 zero 51
5875 eq 1 491 5874 ; @[Crossbar.scala 109:47]
5876 and 1 5873 5875 ; @[Crossbar.scala 110:37]
5877 and 1 5871 5876 ; @[Arbiter.scala 70:56] @[Crossbar.scala 102:68] @[NutCore.scala 161:23]
5878 or 1 5863 5877 ; @[EmbeddedTLB.scala 126:19 128:52 138:41] @[EmbeddedTLB.scala 406:10]
5879 or 1 5863 5878 ; @[EmbeddedTLB.scala 126:19 127:26 Pipeline.scala 29:16]
5880 zero 12
5881 eq 1 558 5880 ; @[EmbeddedTLB.scala 374:82]
5882 and 1 5879 5881 ; @[EmbeddedTLB.scala 385:31] @[EmbeddedTLB.scala 115:17] @[EmbeddedTLB.scala 92:17]
5883 slice 15 595 59 52 ; @[EmbeddedTLB.scala 207:46]
5884 slice 1 5883 0 0 ; @[EmbeddedTLB.scala 207:71]
5885 slice 226 595 93 78 ; @[EmbeddedTLB.scala 207:46] @[EmbeddedTLB.scala 89:19]
5886 slice 226 370 59 44 ; @[EmbeddedTLB.scala 198:30]
5887 eq 1 5885 5886 ; @[EmbeddedTLB.scala 207:117]
5888 and 1 5884 5887 ; @[EmbeddedTLB.scala 207:86]
5889 slice 499 595 77 60 ; @[EmbeddedTLB.scala 207:46]
5890 ones 42
5891 concat 509 5890 5889 ; @[Cat.scala 30:58]
5892 slice 509 595 120 94 ; @[EmbeddedTLB.scala 207:46]
5893 and 509 5891 5892 ; @[TLB.scala 131:37] @[EmbeddedTLB.scala 114:16]
5894 slice 509 597 38 12 ; @[EmbeddedTLB.scala 196:30]
5895 slice 42 5894 26 18 ; @[EmbeddedTLB.scala 196:54]
5896 slice 42 5894 17 9 ; @[EmbeddedTLB.scala 196:54]
5897 concat 499 5895 5896 ; @[EmbeddedTLB.scala 207:201]
5898 slice 42 5894 8 0 ; @[EmbeddedTLB.scala 196:54]
5899 concat 509 5897 5898 ; @[EmbeddedTLB.scala 207:201]
5900 and 509 5891 5899 ; @[TLB.scala 131:84]
5901 eq 1 5893 5900 ; @[TLB.scala 131:48]
5902 and 1 5888 5901 ; @[EmbeddedTLB.scala 207:132] @[EmbeddedTLB.scala 92:17]
5903 slice 15 594 59 52 ; @[EmbeddedTLB.scala 207:46]
5904 slice 1 5903 0 0 ; @[EmbeddedTLB.scala 207:71]
5905 slice 226 594 93 78 ; @[EmbeddedTLB.scala 207:46]
5906 eq 1 5905 5886 ; @[EmbeddedTLB.scala 207:117]
5907 and 1 5904 5906 ; @[EmbeddedTLB.scala 207:86]
5908 slice 499 594 77 60 ; @[EmbeddedTLB.scala 207:46]
5909 ones 42
5910 concat 509 5909 5908 ; @[Cat.scala 30:58]
5911 slice 509 594 120 94 ; @[EmbeddedTLB.scala 207:46]
5912 and 509 5910 5911 ; @[TLB.scala 131:37]
5913 and 509 5910 5899 ; @[TLB.scala 131:84]
5914 eq 1 5912 5913 ; @[TLB.scala 131:48]
5915 and 1 5907 5914 ; @[EmbeddedTLB.scala 207:132]
5916 concat 51 5902 5915 ; @[EmbeddedTLB.scala 207:211] @[EmbeddedTLB.scala 92:17]
5917 slice 15 593 59 52 ; @[EmbeddedTLB.scala 207:46]
5918 slice 1 5917 0 0 ; @[EmbeddedTLB.scala 207:71]
5919 slice 226 593 93 78 ; @[EmbeddedTLB.scala 207:46]
5920 eq 1 5919 5886 ; @[EmbeddedTLB.scala 207:117]
5921 and 1 5918 5920 ; @[EmbeddedTLB.scala 207:86]
5922 slice 499 593 77 60 ; @[EmbeddedTLB.scala 207:46]
5923 ones 42
5924 concat 509 5923 5922 ; @[Cat.scala 30:58]
5925 slice 509 593 120 94 ; @[EmbeddedTLB.scala 207:46]
5926 and 509 5924 5925 ; @[TLB.scala 131:37]
5927 and 509 5924 5899 ; @[TLB.scala 131:84]
5928 eq 1 5926 5927 ; @[TLB.scala 131:48]
5929 and 1 5921 5928 ; @[EmbeddedTLB.scala 207:132] @[EmbeddedTLB.scala 92:17]
5930 slice 15 592 59 52 ; @[EmbeddedTLB.scala 207:46]
5931 slice 1 5930 0 0 ; @[EmbeddedTLB.scala 207:71]
5932 slice 226 592 93 78 ; @[EmbeddedTLB.scala 207:46]
5933 eq 1 5932 5886 ; @[EmbeddedTLB.scala 207:117]
5934 and 1 5931 5933 ; @[EmbeddedTLB.scala 207:86]
5935 slice 499 592 77 60 ; @[EmbeddedTLB.scala 207:46]
5936 ones 42
5937 concat 509 5936 5935 ; @[Cat.scala 30:58]
5938 slice 509 592 120 94 ; @[EmbeddedTLB.scala 207:46]
5939 and 509 5937 5938 ; @[TLB.scala 131:37]
5940 and 509 5937 5899 ; @[TLB.scala 131:84]
5941 eq 1 5939 5940 ; @[TLB.scala 131:48]
5942 and 1 5934 5941 ; @[EmbeddedTLB.scala 207:132]
5943 concat 51 5929 5942 ; @[EmbeddedTLB.scala 207:211]
5944 concat 5 5916 5943 ; @[EmbeddedTLB.scala 207:211]
5945 redor 1 5944 ; @[EmbeddedTLB.scala 208:35]
5946 not 1 5945 ; @[EmbeddedTLB.scala 209:29]
5947 and 1 596 5946 ; @[EmbeddedTLB.scala 209:26]
5948 not 1 5947 ; @[EmbeddedTLB.scala 385:56]
5949 and 1 5882 5948 ; @[EmbeddedTLB.scala 385:53]
5950 and 1 596 5945 ; @[EmbeddedTLB.scala 208:25]
5951 slice 51 557 1 0 ; @[EmbeddedTLB.scala 211:53]
5952 one 1
5953 uext 5 5952 3
5954 uext 5 5951 2
5955 sll 5 5953 5954 ; @[EmbeddedTLB.scala 211:42]
5956 ite 5 5950 5944 5955 ; @[EmbeddedTLB.scala 212:20]
5957 slice 1 5956 0 0 ; @[Mux.scala 29:36]
5958 zero 1
5959 uext 112 5958 120
5960 ite 112 5957 592 5959 ; @[Mux.scala 27:72]
5961 slice 1 5956 1 1 ; @[Mux.scala 29:36]
5962 zero 1
5963 uext 112 5962 120
5964 ite 112 5961 593 5963 ; @[Mux.scala 27:72]
5965 or 112 5960 5964 ; @[Mux.scala 27:72]
5966 slice 1 5956 2 2 ; @[Mux.scala 29:36]
5967 zero 1
5968 uext 112 5967 120
5969 ite 112 5966 594 5968 ; @[Mux.scala 27:72]
5970 or 112 5965 5969 ; @[Mux.scala 27:72]
5971 slice 1 5956 3 3 ; @[Mux.scala 29:36]
5972 zero 1
5973 uext 112 5972 120
5974 ite 112 5971 595 5973 ; @[Mux.scala 27:72]
5975 or 112 5970 5974 ; @[Mux.scala 27:72]
5976 slice 857 5975 120 52 ; @[EmbeddedTLB.scala 218:44]
5977 slice 15 5976 7 0 ; @[EmbeddedTLB.scala 218:70]
5978 slice 1 5977 6 6 ; @[EmbeddedTLB.scala 220:38]
5979 not 1 5978 ; @[EmbeddedTLB.scala 224:23]
5980 slice 1 5977 7 7 ; @[EmbeddedTLB.scala 220:38]
5981 not 1 5980 ; @[EmbeddedTLB.scala 224:37] @[EmbeddedTLB.scala 114:16]
5982 slice 1 599 0 0 ; @[SimpleBus.scala 74:22]
5983 and 1 5981 5982 ; @[EmbeddedTLB.scala 224:48]
5984 or 1 5979 5983 ; @[EmbeddedTLB.scala 224:34]
5985 and 1 5950 5984 ; @[EmbeddedTLB.scala 224:19]
5986 zero 12
5987 eq 1 5986 558 ; @[EmbeddedTLB.scala 272:18] @[EmbeddedTLB.scala 91:17]
5988 zero 1
5989 uext 51 5988 1
5990 eq 1 2690 5989 ; @[EmbeddedTLB.scala 229:62]
5991 slice 1 5977 4 4 ; @[EmbeddedTLB.scala 220:38]
5992 not 1 5991 ; @[EmbeddedTLB.scala 229:75]
5993 and 1 5990 5992 ; @[EmbeddedTLB.scala 229:72]
5994 not 1 5993 ; @[EmbeddedTLB.scala 229:42]
5995 and 1 5950 5994 ; @[EmbeddedTLB.scala 229:39]
5996 one 1
5997 uext 51 5996 1
5998 eq 1 2690 5997 ; @[EmbeddedTLB.scala 229:110]
5999 and 1 5998 5991 ; @[EmbeddedTLB.scala 229:120]
6000 slice 1 357 18 18 ; @[CSR.scala 299:39] @[EXU.scala 80:18] @[Backend.scala 698:18] @[EmbeddedTLB.scala 425:21] @[EmbeddedTLB.scala 91:17]
6001 not 1 6000 ; @[EmbeddedTLB.scala 229:137]
6002 and 1 5999 6001 ; @[EmbeddedTLB.scala 229:133]
6003 not 1 6002 ; @[EmbeddedTLB.scala 229:90]
6004 and 1 5995 6003 ; @[EmbeddedTLB.scala 229:87]
6005 slice 1 5977 1 1 ; @[EmbeddedTLB.scala 220:38]
6006 slice 1 357 19 19 ; @[CSR.scala 299:39] @[EXU.scala 80:18] @[Backend.scala 698:18] @[EmbeddedTLB.scala 425:21] @[EmbeddedTLB.scala 91:17]
6007 slice 1 5977 3 3 ; @[EmbeddedTLB.scala 220:38]
6008 and 1 6006 6007 ; @[EmbeddedTLB.scala 231:57]
6009 or 1 6005 6008 ; @[EmbeddedTLB.scala 231:40]
6010 and 1 6004 6009 ; @[EmbeddedTLB.scala 231:26]
6011 not 1 6010 ; @[EmbeddedTLB.scala 244:15]
6012 not 1 5982 ; @[SimpleBus.scala 73:18]
6013 slice 1 599 3 3 ; @[SimpleBus.scala 73:33]
6014 not 1 6013 ; @[SimpleBus.scala 73:29]
6015 and 1 6012 6014 ; @[SimpleBus.scala 73:26]
6016 and 1 6011 6015 ; @[EmbeddedTLB.scala 244:24]
6017 and 1 6016 5950 ; @[EmbeddedTLB.scala 244:40]
6018 not 1 5175 ; @[EmbeddedTLB.scala 244:50]
6019 and 1 6017 6018 ; @[EmbeddedTLB.scala 244:47]
6020 one 12
6021 eq 1 6020 558 ; @[EmbeddedTLB.scala 272:18]
6022 const 12 010
6023 eq 1 6022 558 ; @[EmbeddedTLB.scala 272:18]
6024 one 1 ; @[EmbeddedTLB.scala 371:21]
6025 const 51 10
6026 eq 1 6025 492
6027 and 1 6026 5233 ; @[Crossbar.scala 115:{13,13} 113:26] @[EmbeddedTLB.scala 423:18] @[EmbeddedTLB.scala 90:18]
6028 and 1 6024 6027 ; @[Decoupled.scala 52:35] @[Crossbar.scala 112:25] @[EmbeddedTLB.scala 423:18] @[EmbeddedTLB.scala 90:18]
6029 slice 1 4788 7 7 ; @[EmbeddedTLB.scala 258:49]
6030 slice 1 4788 6 6 ; @[EmbeddedTLB.scala 258:49]
6031 concat 51 6029 6030 ; @[EmbeddedTLB.scala 295:44]
6032 slice 1 4788 5 5 ; @[EmbeddedTLB.scala 258:49]
6033 slice 1 4788 4 4 ; @[EmbeddedTLB.scala 258:49]
6034 concat 51 6032 6033 ; @[EmbeddedTLB.scala 295:44]
6035 concat 5 6031 6034 ; @[EmbeddedTLB.scala 295:44]
6036 slice 1 4788 3 3 ; @[EmbeddedTLB.scala 258:49]
6037 slice 1 4788 2 2 ; @[EmbeddedTLB.scala 258:49]
6038 concat 51 6036 6037 ; @[EmbeddedTLB.scala 295:44]
6039 slice 1 4788 1 1 ; @[EmbeddedTLB.scala 258:49]
6040 slice 1 4788 0 0 ; @[EmbeddedTLB.scala 258:49]
6041 concat 51 6039 6040 ; @[EmbeddedTLB.scala 295:44]
6042 concat 5 6038 6041 ; @[EmbeddedTLB.scala 295:44]
6043 concat 15 6035 6042 ; @[EmbeddedTLB.scala 295:44]
6044 slice 1 6043 1 1 ; @[EmbeddedTLB.scala 295:44]
6045 slice 1 6043 3 3 ; @[EmbeddedTLB.scala 295:44]
6046 or 1 6044 6045 ; @[EmbeddedTLB.scala 300:34]
6047 not 1 6046 ; @[EmbeddedTLB.scala 300:21]
6048 ones 51
6049 eq 1 559 6048 ; @[EmbeddedTLB.scala 300:58]
6050 const 51 10
6051 eq 1 559 6050 ; @[EmbeddedTLB.scala 300:73]
6052 or 1 6049 6051 ; @[EmbeddedTLB.scala 300:65]
6053 and 1 6047 6052 ; @[EmbeddedTLB.scala 300:49]
6054 slice 1 6043 0 0 ; @[EmbeddedTLB.scala 295:44]
6055 not 1 6054 ; @[EmbeddedTLB.scala 301:16]
6056 not 1 6044 ; @[EmbeddedTLB.scala 301:32]
6057 slice 1 6043 2 2 ; @[EmbeddedTLB.scala 295:44]
6058 and 1 6056 6057 ; @[EmbeddedTLB.scala 301:44]
6059 or 1 6055 6058 ; @[EmbeddedTLB.scala 301:28]
6060 and 1 6015 6018 ; @[EmbeddedTLB.scala 305:38]
6061 ite 1 6059 6060 6019 ; @[EmbeddedTLB.scala 244:12 301:60 305:22]
6062 zero 1
6063 uext 51 6062 1
6064 neq 1 559 6063 ; @[EmbeddedTLB.scala 316:27]
6065 slice 1 6043 4 4 ; @[EmbeddedTLB.scala 295:44]
6066 not 1 6065 ; @[EmbeddedTLB.scala 317:74]
6067 and 1 5990 6066 ; @[EmbeddedTLB.scala 317:71]
6068 not 1 6067 ; @[EmbeddedTLB.scala 317:41]
6069 and 1 6054 6068 ; @[EmbeddedTLB.scala 317:38]
6070 and 1 5998 6065 ; @[EmbeddedTLB.scala 317:120]
6071 and 1 6070 6001 ; @[EmbeddedTLB.scala 317:134]
6072 not 1 6071 ; @[EmbeddedTLB.scala 317:90]
6073 and 1 6069 6072 ; @[EmbeddedTLB.scala 317:87]
6074 and 1 6006 6045 ; @[EmbeddedTLB.scala 319:68]
6075 or 1 6044 6074 ; @[EmbeddedTLB.scala 319:51]
6076 and 1 6073 6075 ; @[EmbeddedTLB.scala 319:36]
6077 not 1 6076 ; @[EmbeddedTLB.scala 333:19]
6078 and 1 6077 6015 ; @[EmbeddedTLB.scala 333:29]
6079 and 1 6073 6057 ; @[EmbeddedTLB.scala 320:37]
6080 not 1 6079 ; @[EmbeddedTLB.scala 333:50]
6081 and 1 6080 5982 ; @[EmbeddedTLB.scala 333:61]
6082 or 1 6078 6081 ; @[EmbeddedTLB.scala 333:46]
6083 ite 1 6082 6060 6019 ; @[EmbeddedTLB.scala 244:12 333:80 335:22]
6084 ite 1 6064 6083 6019 ; @[EmbeddedTLB.scala 244:12 316:36]
6085 ite 1 6053 6061 6084 ; @[EmbeddedTLB.scala 300:82]
6086 ite 1 6028 6085 6019 ; @[EmbeddedTLB.scala 244:12 296:31]
6087 ite 1 6023 6086 6019 ; @[EmbeddedTLB.scala 244:12 272:18]
6088 ite 1 6021 6019 6087 ; @[EmbeddedTLB.scala 244:12 272:18]
6089 ite 1 5987 6019 6088 ; @[EmbeddedTLB.scala 244:12 272:18]
6090 slice 1 5977 2 2 ; @[EmbeddedTLB.scala 220:38]
6091 and 1 6004 6090 ; @[EmbeddedTLB.scala 232:27]
6092 not 1 6091 ; @[EmbeddedTLB.scala 245:17]
6093 and 1 6092 5982 ; @[EmbeddedTLB.scala 245:27]
6094 and 1 6093 5950 ; @[EmbeddedTLB.scala 245:44]
6095 and 1 6017 5175 ; @[EmbeddedTLB.scala 245:88]
6096 or 1 6094 6095 ; @[EmbeddedTLB.scala 245:52]
6097 or 1 5982 5175 ; @[EmbeddedTLB.scala 306:40]
6098 ite 1 6059 6097 6096 ; @[EmbeddedTLB.scala 245:13 301:60 306:23]
6099 ite 1 6082 6097 6096 ; @[EmbeddedTLB.scala 245:13 333:80 336:23]
6100 ite 1 6064 6099 6096 ; @[EmbeddedTLB.scala 245:13 316:36]
6101 ite 1 6053 6098 6100 ; @[EmbeddedTLB.scala 300:82]
6102 ite 1 6028 6101 6096 ; @[EmbeddedTLB.scala 245:13 296:31]
6103 ite 1 6023 6102 6096 ; @[EmbeddedTLB.scala 245:13 272:18]
6104 ite 1 6021 6096 6103 ; @[EmbeddedTLB.scala 245:13 272:18]
6105 ite 1 5987 6096 6104 ; @[EmbeddedTLB.scala 245:13 272:18]
6106 or 1 6089 6105 ; @[EmbeddedTLB.scala 224:93]
6107 or 1 561 562 ; @[Bundle.scala 131:23]
6108 or 1 6106 6107 ; @[EmbeddedTLB.scala 224:104]
6109 not 1 6108 ; @[EmbeddedTLB.scala 224:84]
6110 and 1 5985 6109 ; @[EmbeddedTLB.scala 224:81]
6111 not 1 6110 ; @[EmbeddedTLB.scala 383:45]
6112 and 1 5949 6111 ; @[EmbeddedTLB.scala 385:62]
6113 not 1 590 ; @[EmbeddedTLB.scala 72:15] @[EmbeddedTLB.scala 93:22]
6114 and 1 6112 6113 ; @[EmbeddedTLB.scala 385:72]
6115 not 1 6107 ; @[EmbeddedTLB.scala 385:90]
6116 not 1 6089 ; @[EmbeddedTLB.scala 385:107]
6117 and 1 6115 6116 ; @[EmbeddedTLB.scala 385:104]
6118 not 1 6105 ; @[EmbeddedTLB.scala 385:118]
6119 and 1 6117 6118 ; @[EmbeddedTLB.scala 385:115]
6120 and 1 6114 6119 ; @[EmbeddedTLB.scala 385:86]
6121 ite 1 5863 5877 6120 ; @[EmbeddedTLB.scala 113:16 126:19 130:21] @[EmbeddedTLB.scala 422:17] @[Backend.scala 699:11] @[EXU.scala 60:11] @[UnpipelinedLSU.scala 274:13]
6122 zero 51
6123 eq 1 307 6122 ; @[UnpipelinedLSU.scala 379:37]
6124 and 1 4626 6123 ; @[UnpipelinedLSU.scala 379:27]
6125 not 1 5218 ; @[UnpipelinedLSU.scala 379:52]
6126 and 1 6124 6125 ; @[UnpipelinedLSU.scala 379:49]
6127 not 1 5222 ; @[UnpipelinedLSU.scala 379:78]
6128 and 1 6126 6127 ; @[UnpipelinedLSU.scala 379:75]
6129 and 1 6121 6128 ; @[Decoupled.scala 52:35]
6130 and 1 6129 2694 ; @[UnpipelinedLSU.scala 353:27]
6131 one 51
6132 ite 51 6130 6131 307 ; @[UnpipelinedLSU.scala 338:22 353:{43,51}]
6133 not 1 2694 ; @[UnpipelinedLSU.scala 354:30]
6134 and 1 6129 6133 ; @[UnpipelinedLSU.scala 354:27]
6135 const 51 10
6136 ite 51 6134 6135 6132 ; @[UnpipelinedLSU.scala 354:{43,51}]
6137 one 51
6138 eq 1 6137 307 ; @[UnpipelinedLSU.scala 351:18]
6139 and 1 5950 6111 ; @[EmbeddedTLB.scala 383:42]
6140 or 1 6107 6089 ; @[EmbeddedTLB.scala 383:68]
6141 or 1 6140 6105 ; @[EmbeddedTLB.scala 383:78]
6142 not 1 6141 ; @[EmbeddedTLB.scala 383:53]
6143 const 12 100
6144 eq 1 558 6143 ; @[EmbeddedTLB.scala 383:97]
6145 ite 1 6139 6142 6144 ; @[EmbeddedTLB.scala 383:37]
6146 and 1 596 6145 ; @[EmbeddedTLB.scala 383:31]
6147 not 1 608 ; @[EmbeddedTLB.scala 147:46]
6148 and 1 6146 6147 ; @[EmbeddedTLB.scala 147:43]
6149 or 1 6148 6107 ; @[EmbeddedTLB.scala 147:65]
6150 and 1 6149 5166 ; @[UnpipelinedLSU.scala 358:24]
6151 zero 51
6152 ite 51 6150 6151 307 ; @[UnpipelinedLSU.scala 338:22 358:{36,44}]
6153 not 1 5166 ; @[UnpipelinedLSU.scala 359:27]
6154 and 1 6149 6153 ; @[UnpipelinedLSU.scala 359:24]
6155 const 51 10
6156 ite 51 6154 6155 6152 ; @[UnpipelinedLSU.scala 359:{36,44}]
6157 const 51 10
6158 eq 1 6157 307 ; @[UnpipelinedLSU.scala 351:18]
6159 ones 51
6160 zero 51
6161 ite 51 4653 6159 6160 ; @[UnpipelinedLSU.scala 361:60]
6162 ite 51 5238 6161 307 ; @[UnpipelinedLSU.scala 338:22 361:{46,54}]
6163 ones 51
6164 eq 1 6163 307 ; @[UnpipelinedLSU.scala 351:18]
6165 zero 51
6166 ite 51 6164 6165 307 ; @[UnpipelinedLSU.scala 351:18 338:22 362:32]
6167 ite 51 6158 6162 6166 ; @[UnpipelinedLSU.scala 351:18]
6168 ite 51 6138 6156 6167 ; @[UnpipelinedLSU.scala 351:18]
6169 ite 51 5862 6136 6168 ; @[UnpipelinedLSU.scala 351:18]
6170 uext 326 308 1
6171 one 1
6172 uext 326 6171 64
6173 add 326 6170 6172 ; @[GTimer.scala 25:12]
6174 slice 7 6173 63 0 ; @[GTimer.scala 25:12]
6175 uext 326 309 1
6176 one 1
6177 uext 326 6176 64
6178 add 326 6175 6177 ; @[GTimer.scala 25:12]
6179 slice 7 6178 63 0 ; @[GTimer.scala 25:12]
6180 uext 326 310 1
6181 one 1
6182 uext 326 6181 64
6183 add 326 6180 6182 ; @[GTimer.scala 25:12]
6184 slice 7 6183 63 0 ; @[GTimer.scala 25:12] @[EXU.scala 39:34] @[UnpipelinedLSU.scala 128:20] @[UnpipelinedLSU.scala 128:20]
6185 not 1 4619
6186 ite 7 6185 86 469 ; @[UnpipelinedLSU.scala 128:20 248:36]
6187 ite 7 4617 87 6186 ; @[UnpipelinedLSU.scala 128:20]
6188 ite 7 4615 317 6187 ; @[UnpipelinedLSU.scala 128:20 220:36]
6189 ite 7 4613 90 6188 ; @[UnpipelinedLSU.scala 128:20]
6190 ite 7 4611 91 6189 ; @[UnpipelinedLSU.scala 128:20]
6191 ite 7 4609 469 6190 ; @[UnpipelinedLSU.scala 128:20 164:36]
6192 ite 7 4603 469 6191 ; @[UnpipelinedLSU.scala 128:20 146:38]
6193 slice 15 6192 7 0 ; @[UnpipelinedLSU.scala 310:30]
6194 concat 226 6193 6193 ; @[Cat.scala 30:58]
6195 concat 10 6194 6194 ; @[Cat.scala 30:58]
6196 concat 7 6195 6195 ; @[Cat.scala 30:58]
6197 slice 226 6192 15 0 ; @[UnpipelinedLSU.scala 311:30]
6198 concat 10 6197 6197 ; @[Cat.scala 30:58]
6199 concat 7 6198 6198 ; @[Cat.scala 30:58]
6200 slice 10 6192 31 0 ; @[UnpipelinedLSU.scala 312:30]
6201 concat 7 6200 6200 ; @[Cat.scala 30:58]
6202 zero 1
6203 uext 7 6202 63
6204 ite 7 5181 6196 6203 ; @[Mux.scala 27:72]
6205 zero 1
6206 uext 7 6205 63
6207 ite 7 5184 6199 6206 ; @[Mux.scala 27:72]
6208 zero 1
6209 uext 7 6208 63
6210 ite 7 5202 6201 6209 ; @[Mux.scala 27:72]
6211 zero 1
6212 uext 7 6211 63
6213 ite 7 5210 6192 6212 ; @[Mux.scala 27:72]
6214 or 7 6204 6207 ; @[Mux.scala 27:72]
6215 or 7 6214 6210 ; @[Mux.scala 27:72]
6216 ones 51
6217 zero 1
6218 uext 51 6217 1
6219 ite 51 5184 6216 6218 ; @[Mux.scala 27:72]
6220 ones 5
6221 zero 1
6222 uext 5 6221 3
6223 ite 5 5202 6220 6222 ; @[Mux.scala 27:72]
6224 ones 15
6225 zero 1
6226 uext 15 6225 7
6227 ite 15 5210 6224 6226 ; @[Mux.scala 27:72]
6228 uext 51 5181 1
6229 or 51 6228 6219 ; @[Mux.scala 27:72]
6230 uext 5 6229 2
6231 or 5 6230 6223 ; @[Mux.scala 27:72]
6232 uext 15 6231 4
6233 or 15 6232 6227 ; @[Mux.scala 27:72]
6234 uext 1633 6233 7
6235 uext 1633 5211 12
6236 sll 1633 6234 6235 ; @[UnpipelinedLSU.scala 306:8]
6237 uext 326 311 1
6238 one 1
6239 uext 326 6238 64
6240 add 326 6237 6239 ; @[GTimer.scala 25:12]
6241 slice 7 6240 63 0 ; @[GTimer.scala 25:12]
6242 uext 326 313 1
6243 one 1
6244 uext 326 6243 64
6245 add 326 6242 6244 ; @[GTimer.scala 25:12]
6246 slice 7 6245 63 0 ; @[GTimer.scala 25:12]
6247 uext 5 4648 3 ; @[SimpleBus.scala 65:14]
6248 slice 1 6247 0 0 ; @[SimpleBus.scala 73:22]
6249 not 1 6248 ; @[SimpleBus.scala 73:18]
6250 slice 1 6247 3 3 ; @[SimpleBus.scala 73:33]
6251 not 1 6250 ; @[SimpleBus.scala 73:29]
6252 and 1 6249 6251 ; @[SimpleBus.scala 73:26]
6253 and 1 6128 6252 ; @[SimpleBus.scala 104:29]
6254 and 1 6253 6129 ; @[UnpipelinedLSU.scala 434:39]
6255 or 1 6253 314 ; @[StopWatch.scala 24:20 30:{20,24}]
6256 zero 1
6257 ite 1 5238 6256 6255 ; @[StopWatch.scala 31:{19,23}]
6258 and 1 6128 6248 ; @[SimpleBus.scala 103:29]
6259 or 1 6258 315 ; @[StopWatch.scala 24:20 30:{20,24}]
6260 zero 1
6261 ite 1 5238 6260 6259 ; @[StopWatch.scala 31:{19,23}]
6262 one 1
6263 slice 58 5196 38 0 ; @[UnpipelinedLSU.scala 370:68]
6264 uext 12 5178 1 ; @[SimpleBus.scala 66:15]
6265 slice 15 6236 7 0 ; @[SimpleBus.scala 68:16]
6266 or 7 6215 6213 ; @[Mux.scala 27:72] @[UnpipelinedLSU.scala 349:13] @[UnpipelinedLSU.scala 101:21]
6267 slice 1 465 6 6 ; @[LSU.scala 53:31]
6268 not 1 6267 ; @[LSU.scala 184:20]
6269 ones 7
6270 zero 7
6271 ite 7 6268 6269 6270 ; @[Bitwise.scala 72:12] @[UnpipelinedLSU.scala 100:21]
6272 xor 7 469 6271 ; @[LSU.scala 185:33] @[UnpipelinedLSU.scala 99:21]
6273 uext 326 317 1
6274 uext 326 6272 1
6275 add 326 6273 6274 ; @[LSU.scala 185:24]
6276 uext 4536 6275 1
6277 uext 4536 6268 65
6278 add 4536 6276 6277 ; @[LSU.scala 185:60]
6279 slice 326 6278 64 0 ; @[LSU.scala 185:60]
6280 xor 7 317 469 ; @[LSU.scala 186:21]
6281 slice 1 6279 64 64 ; @[LSU.scala 187:23]
6282 not 1 6281 ; @[LSU.scala 187:14]
6283 slice 1 6280 63 63 ; @[LSU.scala 188:19]
6284 xor 1 6283 6282 ; @[LSU.scala 188:28]
6285 slice 345 465 5 0 ; @[LSU.scala 190:35]
6286 and 7 317 469 ; @[LSU.scala 194:32]
6287 or 7 317 469 ; @[LSU.scala 195:32]
6288 ite 7 6284 317 469 ; @[LSU.scala 196:29]
6289 ite 7 6284 469 317 ; @[LSU.scala 197:29]
6290 ite 7 6282 317 469 ; @[LSU.scala 198:29]
6291 ite 7 6282 469 317 ; @[LSU.scala 199:29]
6292 const 345 100010
6293 eq 1 6292 6285 ; @[Mux.scala 80:60]
6294 uext 326 469 1
6295 ite 326 6293 6294 6279 ; @[Mux.scala 80:57]
6296 const 345 100100
6297 eq 1 6296 6285 ; @[Mux.scala 80:60]
6298 uext 326 6280 1
6299 ite 326 6297 6298 6295 ; @[Mux.scala 80:57]
6300 const 345 100101
6301 eq 1 6300 6285 ; @[Mux.scala 80:60]
6302 uext 326 6286 1
6303 ite 326 6301 6302 6299 ; @[Mux.scala 80:57]
6304 const 345 100110
6305 eq 1 6304 6285 ; @[Mux.scala 80:60]
6306 uext 326 6287 1
6307 ite 326 6305 6306 6303 ; @[Mux.scala 80:57]
6308 const 345 110111
6309 eq 1 6308 6285 ; @[Mux.scala 80:60]
6310 uext 326 6288 1
6311 ite 326 6309 6310 6307 ; @[Mux.scala 80:57]
6312 const 345 110000
6313 eq 1 6312 6285 ; @[Mux.scala 80:60]
6314 uext 326 6289 1
6315 ite 326 6313 6314 6311 ; @[Mux.scala 80:57]
6316 const 345 110001
6317 eq 1 6316 6285 ; @[Mux.scala 80:60]
6318 uext 326 6290 1
6319 ite 326 6317 6318 6315 ; @[Mux.scala 80:57]
6320 const 345 110010
6321 eq 1 6320 6285 ; @[Mux.scala 80:60]
6322 uext 326 6291 1
6323 ite 326 6321 6322 6319 ; @[Mux.scala 80:57]
6324 slice 10 6323 31 0 ; @[LSU.scala 202:45]
6325 slice 1 6324 31 31 ; @[BitUtils.scala 39:20]
6326 ones 10
6327 zero 10
6328 ite 10 6325 6326 6327 ; @[Bitwise.scala 72:12]
6329 concat 7 6328 6324 ; @[Cat.scala 30:58]
6330 slice 7 6323 63 0 ; @[LSU.scala 202:61]
6331 not 1 4629 ; @[UnpipelinedLSU.scala 66:22]
6332 ite 7 6331 6329 6330 ; @[LSU.scala 202:20]
6333 and 1 4592 5170 ; @[UnpipelinedLSU.scala 55:25]
6334 or 1 5255 4599 ; @[UnpipelinedLSU.scala 147:64]
6335 const 12 101
6336 zero 12
6337 ite 12 5175 6335 6336 ; @[UnpipelinedLSU.scala 149:17 152:{21,28}]
6338 const 12 011
6339 ite 12 6333 6338 6337 ; @[UnpipelinedLSU.scala 153:{20,27}]
6340 zero 12
6341 const 12 100
6342 ite 12 4599 6340 6341 ; @[UnpipelinedLSU.scala 154:33]
6343 ite 12 4596 6342 6339 ; @[UnpipelinedLSU.scala 154:{20,27}]
6344 not 1 5175 ; @[UnpipelinedLSU.scala 167:28]
6345 or 1 4606 6344 ; @[UnpipelinedLSU.scala 167:25]
6346 not 1 6333 ; @[UnpipelinedLSU.scala 167:39]
6347 or 1 6345 6346 ; @[UnpipelinedLSU.scala 167:36]
6348 not 1 4596 ; @[UnpipelinedLSU.scala 167:49]
6349 or 1 6347 6348 ; @[UnpipelinedLSU.scala 167:46]
6350 not 1 2 ; @[UnpipelinedLSU.scala 167:15]
6351 not 1 6349 ; @[UnpipelinedLSU.scala 167:15]
6352 zero 12
6353 ite 12 5265 6352 316 ; @[UnpipelinedLSU.scala 168:{26,33} 95:24]
6354 uext 326 319 1
6355 one 1
6356 uext 326 6355 64
6357 add 326 6354 6356 ; @[GTimer.scala 25:12]
6358 slice 7 6357 63 0 ; @[GTimer.scala 25:12]
6359 const 12 110
6360 ite 12 5255 6359 316 ; @[UnpipelinedLSU.scala 192:37 193:17 95:24]
6361 uext 326 320 1
6362 one 1
6363 uext 326 6362 64
6364 add 326 6361 6363 ; @[GTimer.scala 25:12]
6365 slice 7 6364 63 0 ; @[GTimer.scala 25:12]
6366 uext 326 321 1
6367 one 1
6368 uext 326 6367 64
6369 add 326 6366 6368 ; @[GTimer.scala 25:12]
6370 slice 7 6369 63 0 ; @[GTimer.scala 25:12]
6371 zero 12
6372 ite 12 5255 6371 316 ; @[UnpipelinedLSU.scala 223:37 224:17 95:24]
6373 uext 326 322 1
6374 one 1
6375 uext 326 6374 64
6376 add 326 6373 6375 ; @[GTimer.scala 25:12]
6377 slice 7 6376 63 0 ; @[GTimer.scala 25:12]
6378 uext 326 323 1
6379 one 1
6380 uext 326 6379 64
6381 add 326 6378 6380 ; @[GTimer.scala 25:12]
6382 slice 7 6381 63 0 ; @[GTimer.scala 25:12]
6383 not 1 4619
6384 not 1 4619
6385 not 1 4619
6386 not 1 4619
6387 ite 12 4619 6372 316 ; @[UnpipelinedLSU.scala 128:20 95:24]
6388 ite 12 4617 6372 6387 ; @[UnpipelinedLSU.scala 128:20]
6389 ite 12 4615 6372 6388 ; @[UnpipelinedLSU.scala 128:20]
6390 ones 12
6391 ite 12 4613 6390 6389 ; @[UnpipelinedLSU.scala 128:20 209:15]
6392 ite 7 4613 6332 317 ; @[UnpipelinedLSU.scala 128:20 210:20 96:25]
6393 ite 12 4611 6360 6391 ; @[UnpipelinedLSU.scala 128:20]
6394 ite 7 4611 4789 6392 ; @[UnpipelinedLSU.scala 128:20 196:20]
6395 ite 7 4611 4789 318 ; @[UnpipelinedLSU.scala 128:20 197:20 97:25]
6396 ite 1 4609 5255 5262 ; @[UnpipelinedLSU.scala 128:20 165:36]
6397 ite 12 4609 6353 6393 ; @[UnpipelinedLSU.scala 128:20]
6398 ite 7 4609 317 6394 ; @[UnpipelinedLSU.scala 128:20 96:25]
6399 ite 7 4609 318 6395 ; @[UnpipelinedLSU.scala 128:20 97:25]
6400 ite 1 4603 6334 6396 ; @[UnpipelinedLSU.scala 128:20 147:38]
6401 ite 12 4603 6343 6397 ; @[UnpipelinedLSU.scala 128:20]
6402 zero 12
6403 ite 12 5223 6402 6401 ; @[UnpipelinedLSU.scala 257:68 258:13]
6404 uext 326 324 1
6405 one 1
6406 uext 326 6405 64
6407 add 326 6404 6406 ; @[GTimer.scala 25:12]
6408 slice 7 6407 63 0 ; @[GTimer.scala 25:12]
6409 or 1 6333 4596 ; @[UnpipelinedLSU.scala 270:36]
6410 and 1 5265 6409 ; @[UnpipelinedLSU.scala 270:26]
6411 not 1 325 ; @[UnpipelinedLSU.scala 281:11] @[UnpipelinedLSU.scala 274:13] @[EXU.scala 60:11] @[Backend.scala 699:11] @[EmbeddedTLB.scala 422:17] @[Pipeline.scala 31:17] @[EmbeddedTLB.scala 406:10]
6412 ite 1 5863 6128 602 ; @[EmbeddedTLB.scala 126:19 129:22 138:41] @[NutCore.scala 161:23] @[Crossbar.scala 102:68]
6413 one 12
6414 eq 1 496 6413 ; @[EmbeddedTLB.scala 370:31]
6415 const 12 011
6416 eq 1 496 6415 ; @[EmbeddedTLB.scala 368:23]
6417 or 1 6414 6416 ; @[EmbeddedTLB.scala 370:48]
6418 slice 1 1033 0 0 ; @[NutCore.scala 155:104] @[EmbeddedTLB.scala 88:20]
6419 or 1 503 6418 ; @[EmbeddedTLB.scala 265:27]
6420 not 1 6419 ; @[EmbeddedTLB.scala 370:77]
6421 and 1 6417 6420 ; @[EmbeddedTLB.scala 370:74] @[EmbeddedTLB.scala 90:18] @[EmbeddedTLB.scala 423:18] @[Crossbar.scala 102:68]
6422 one 12
6423 eq 1 558 6422 ; @[EmbeddedTLB.scala 370:31]
6424 const 12 011
6425 eq 1 558 6424 ; @[EmbeddedTLB.scala 368:23]
6426 or 1 6423 6425 ; @[EmbeddedTLB.scala 370:48] @[EmbeddedTLB.scala 90:18] @[EmbeddedTLB.scala 423:18] @[Crossbar.scala 102:68]
6427 const 51 10
6428 ones 51
6429 ite 51 6426 6427 6428 ; @[Arbiter.scala 101:{27,36}]
6430 one 1
6431 uext 51 6430 1
6432 ite 51 6421 6431 6429 ; @[Arbiter.scala 101:{27,36}]
6433 zero 1
6434 uext 51 6433 1
6435 ite 51 6412 6434 6432 ; @[Arbiter.scala 101:{27,36}]
6436 ite 51 5866 490 6435 ; @[Arbiter.scala 53:13 68:{19,31}] @[NutCore.scala 169:23] @[Crossbar.scala 102:68]
6437 slice 2739 5975 51 0 ; @[EmbeddedTLB.scala 218:44]
6438 slice 10 6437 31 0 ; @[EmbeddedTLB.scala 219:70]
6439 ite 10 6110 6438 565 ; @[EmbeddedTLB.scala 369:35] @[EmbeddedTLB.scala 90:18] @[EmbeddedTLB.scala 423:18] @[Crossbar.scala 102:68]
6440 slice 2739 856 51 0 ; @[EmbeddedTLB.scala 218:44]
6441 slice 10 6440 31 0 ; @[EmbeddedTLB.scala 219:70]
6442 ite 10 896 6441 501 ; @[EmbeddedTLB.scala 369:35] @[EmbeddedTLB.scala 90:18] @[EmbeddedTLB.scala 423:18] @[Crossbar.scala 102:68]
6443 zero 1
6444 uext 51 6443 1
6445 neq 1 6444 6436 ; @[Arbiter.scala 54:{16,16}] @[UnpipelinedLSU.scala 274:13] @[EXU.scala 60:11] @[Backend.scala 699:11] @[EmbeddedTLB.scala 422:17]
6446 slice 10 6263 31 0 ; @[EmbeddedTLB.scala 131:48] @[Pipeline.scala 30:16] @[EmbeddedTLB.scala 406:10]
6447 ite 10 5863 6446 603 ; @[EmbeddedTLB.scala 126:19 131:26 138:41] @[NutCore.scala 161:23] @[Crossbar.scala 102:68]
6448 ite 10 6445 110 6447 ; @[Arbiter.scala 55:{15,15}]
6449 one 1
6450 uext 51 6449 1
6451 eq 1 6450 6436
6452 ite 10 6451 6442 6448 ; @[Arbiter.scala 55:{15,15}]
6453 const 51 10
6454 eq 1 6453 6436
6455 ite 10 6454 6439 6452 ; @[Arbiter.scala 55:{15,15}]
6456 ones 51
6457 eq 1 6456 6436
6458 ite 10 6457 35 6455 ; @[Arbiter.scala 55:{15,15}] @[Crossbar.scala 107:19] @[Cache.scala 676:17]
6459 const 1002 110000000000000000000000000000
6460 uext 10 6459 2
6461 xor 10 6458 6460 ; @[NutCore.scala 88:11]
6462 slice 5 6461 31 28 ; @[NutCore.scala 88:24]
6463 zero 1
6464 uext 5 6463 3
6465 eq 1 6462 6464 ; @[NutCore.scala 88:44]
6466 const 1666 1000000000000000000000000000000
6467 uext 10 6466 1
6468 xor 10 6458 6467 ; @[NutCore.scala 88:11]
6469 slice 51 6468 31 30 ; @[NutCore.scala 88:24]
6470 zero 1
6471 uext 51 6470 1
6472 eq 1 6469 6471 ; @[NutCore.scala 88:44]
6473 or 1 6465 6472 ; @[NutCore.scala 89:15]
6474 ite 1 6411 6473 325 ; @[UnpipelinedLSU.scala 281:21 280:26 281:31]
6475 zero 1
6476 ite 1 5265 6475 6474 ; @[UnpipelinedLSU.scala 282:{25,35}] @[UnpipelinedLSU.scala 270:26] @[UnpipelinedLSU.scala 55:25] @[UnpipelinedLSU.scala 272:15 72:25]
6477 or 1 5223 6400 ; @[UnpipelinedLSU.scala 257:68 260:19] @[UnpipelinedLSU.scala 274:13] @[UnpipelinedLSU.scala 274:13] @[UnpipelinedLSU.scala 274:13] @[UnpipelinedLSU.scala 274:13]
6478 and 1 325 5265 ; @[UnpipelinedLSU.scala 283:26] @[UnpipelinedLSU.scala 49:15]
6479 not 1 4603
6480 and 1 6479 4609
6481 and 1 6480 6350
6482 implies 1 6481 6349
6483 not 1 6482
6484 bad 6483 ; backend_exu_lsu_assert @[UnpipelinedLSU.scala 167:15] @[MDU.scala 58:42] @[MDU.scala 58:76]
6485 not 1 337 ; @[MDU.scala 63:24]
6486 not 1 5148 ; @[MDU.scala 173:37]
6487 and 1 5157 6486 ; @[MDU.scala 173:34]
6488 and 1 6487 6485 ; @[MDU.scala 63:21]
6489 or 1 6488 337 ; @[MDU.scala 62:21 63:{31,38}]
6490 zero 1
6491 ite 1 336 6490 6489 ; @[MDU.scala 64:{23,30}] @[MDU.scala 59:37]
6492 zero 12
6493 eq 1 338 6492 ; @[MDU.scala 78:23]
6494 and 1 5157 5148 ; @[MDU.scala 174:34]
6495 and 1 5150 6494 ; @[Decoupled.scala 52:35]
6496 and 1 6493 6495 ; @[MDU.scala 78:35]
6497 slice 1 465 3 3 ; @[MDU.scala 43:25]
6498 slice 1 465 0 0 ; @[MDU.scala 42:45]
6499 not 1 6498 ; @[MDU.scala 42:42]
6500 and 1 5148 6499 ; @[MDU.scala 42:39] @[EXU.scala 39:34]
6501 slice 10 469 31 0 ; @[MDU.scala 169:68]
6502 slice 1 6501 31 31 ; @[BitUtils.scala 39:20]
6503 ones 10
6504 zero 10
6505 ite 10 6502 6503 6504 ; @[Bitwise.scala 72:12]
6506 concat 7 6505 6501 ; @[Cat.scala 30:58]
6507 zero 10
6508 concat 7 6507 6501 ; @[Cat.scala 30:58]
6509 ite 7 6500 6506 6508 ; @[MDU.scala 169:47]
6510 ite 7 6497 6509 469 ; @[MDU.scala 169:38]
6511 zero 7
6512 eq 1 6510 6511 ; @[MDU.scala 81:18]
6513 slice 326 340 128 64 ; @[MDU.scala 84:20]
6514 slice 7 340 63 0 ; @[MDU.scala 85:20] @[EXU.scala 38:34]
6515 slice 10 468 31 0 ; @[MDU.scala 169:68]
6516 slice 1 6515 31 31 ; @[BitUtils.scala 39:20]
6517 ones 10
6518 zero 10
6519 ite 10 6516 6517 6518 ; @[Bitwise.scala 72:12]
6520 concat 7 6519 6515 ; @[Cat.scala 30:58]
6521 zero 10
6522 concat 7 6521 6515 ; @[Cat.scala 30:58]
6523 ite 7 6500 6520 6522 ; @[MDU.scala 169:47]
6524 ite 7 6497 6523 468 ; @[MDU.scala 169:38]
6525 slice 1 6524 63 63 ; @[MDU.scala 72:14]
6526 and 1 5148 6499 ; @[MDU.scala 42:39]
6527 and 1 6525 6526 ; @[MDU.scala 72:24]
6528 zero 1
6529 uext 326 6528 64
6530 uext 326 6524 1
6531 sub 326 6529 6530 ; @[MDU.scala 73:16]
6532 slice 7 6531 63 0 ; @[MDU.scala 73:16]
6533 ite 7 6527 6532 6524 ; @[MDU.scala 73:12]
6534 slice 1 6510 63 63 ; @[MDU.scala 72:14]
6535 and 1 6534 6526 ; @[MDU.scala 72:24]
6536 zero 1
6537 uext 326 6536 64
6538 uext 326 6510 1
6539 sub 326 6537 6538 ; @[MDU.scala 73:16]
6540 slice 7 6539 63 0 ; @[MDU.scala 73:16]
6541 ite 7 6535 6540 6510 ; @[MDU.scala 73:12]
6542 xor 1 6527 6535 ; @[MDU.scala 90:35]
6543 not 1 6512 ; @[MDU.scala 90:47]
6544 and 1 6542 6543 ; @[MDU.scala 90:44]
6545 zero 1
6546 concat 326 6533 6545 ; @[Cat.scala 30:58]
6547 one 12
6548 eq 1 338 6547 ; @[MDU.scala 97:22]
6549 slice 10 343 63 32 ; @[CircuitMath.scala 35:17]
6550 slice 10 343 31 0 ; @[CircuitMath.scala 36:17]
6551 redor 1 6549 ; @[CircuitMath.scala 37:22]
6552 slice 226 6549 31 16 ; @[CircuitMath.scala 35:17]
6553 slice 226 6549 15 0 ; @[CircuitMath.scala 36:17]
6554 redor 1 6552 ; @[CircuitMath.scala 37:22]
6555 slice 15 6552 15 8 ; @[CircuitMath.scala 35:17]
6556 slice 15 6552 7 0 ; @[CircuitMath.scala 36:17]
6557 redor 1 6555 ; @[CircuitMath.scala 37:22]
6558 slice 5 6555 7 4 ; @[CircuitMath.scala 35:17]
6559 slice 5 6555 3 0 ; @[CircuitMath.scala 36:17]
6560 redor 1 6558 ; @[CircuitMath.scala 37:22]
6561 slice 1 6558 3 3 ; @[CircuitMath.scala 32:12]
6562 slice 1 6558 2 2 ; @[CircuitMath.scala 32:12]
6563 slice 1 6558 1 1 ; @[CircuitMath.scala 30:8]
6564 const 51 10
6565 uext 51 6563 1
6566 ite 51 6562 6564 6565 ; @[CircuitMath.scala 32:10]
6567 ones 51
6568 ite 51 6561 6567 6566 ; @[CircuitMath.scala 32:10]
6569 slice 1 6559 3 3 ; @[CircuitMath.scala 32:12]
6570 slice 1 6559 2 2 ; @[CircuitMath.scala 32:12]
6571 slice 1 6559 1 1 ; @[CircuitMath.scala 30:8]
6572 const 51 10
6573 uext 51 6571 1
6574 ite 51 6570 6572 6573 ; @[CircuitMath.scala 32:10]
6575 ones 51
6576 ite 51 6569 6575 6574 ; @[CircuitMath.scala 32:10]
6577 ite 51 6560 6568 6576 ; @[CircuitMath.scala 38:21]
6578 concat 12 6560 6577 ; @[Cat.scala 30:58]
6579 slice 5 6556 7 4 ; @[CircuitMath.scala 35:17]
6580 slice 5 6556 3 0 ; @[CircuitMath.scala 36:17]
6581 redor 1 6579 ; @[CircuitMath.scala 37:22]
6582 slice 1 6579 3 3 ; @[CircuitMath.scala 32:12]
6583 slice 1 6579 2 2 ; @[CircuitMath.scala 32:12]
6584 slice 1 6579 1 1 ; @[CircuitMath.scala 30:8]
6585 const 51 10
6586 uext 51 6584 1
6587 ite 51 6583 6585 6586 ; @[CircuitMath.scala 32:10]
6588 ones 51
6589 ite 51 6582 6588 6587 ; @[CircuitMath.scala 32:10]
6590 slice 1 6580 3 3 ; @[CircuitMath.scala 32:12]
6591 slice 1 6580 2 2 ; @[CircuitMath.scala 32:12]
6592 slice 1 6580 1 1 ; @[CircuitMath.scala 30:8]
6593 const 51 10
6594 uext 51 6592 1
6595 ite 51 6591 6593 6594 ; @[CircuitMath.scala 32:10]
6596 ones 51
6597 ite 51 6590 6596 6595 ; @[CircuitMath.scala 32:10]
6598 ite 51 6581 6589 6597 ; @[CircuitMath.scala 38:21]
6599 concat 12 6581 6598 ; @[Cat.scala 30:58]
6600 ite 12 6557 6578 6599 ; @[CircuitMath.scala 38:21]
6601 concat 5 6557 6600 ; @[Cat.scala 30:58]
6602 slice 15 6553 15 8 ; @[CircuitMath.scala 35:17]
6603 slice 15 6553 7 0 ; @[CircuitMath.scala 36:17]
6604 redor 1 6602 ; @[CircuitMath.scala 37:22]
6605 slice 5 6602 7 4 ; @[CircuitMath.scala 35:17]
6606 slice 5 6602 3 0 ; @[CircuitMath.scala 36:17]
6607 redor 1 6605 ; @[CircuitMath.scala 37:22]
6608 slice 1 6605 3 3 ; @[CircuitMath.scala 32:12]
6609 slice 1 6605 2 2 ; @[CircuitMath.scala 32:12]
6610 slice 1 6605 1 1 ; @[CircuitMath.scala 30:8]
6611 const 51 10
6612 uext 51 6610 1
6613 ite 51 6609 6611 6612 ; @[CircuitMath.scala 32:10]
6614 ones 51
6615 ite 51 6608 6614 6613 ; @[CircuitMath.scala 32:10]
6616 slice 1 6606 3 3 ; @[CircuitMath.scala 32:12]
6617 slice 1 6606 2 2 ; @[CircuitMath.scala 32:12]
6618 slice 1 6606 1 1 ; @[CircuitMath.scala 30:8]
6619 const 51 10
6620 uext 51 6618 1
6621 ite 51 6617 6619 6620 ; @[CircuitMath.scala 32:10]
6622 ones 51
6623 ite 51 6616 6622 6621 ; @[CircuitMath.scala 32:10]
6624 ite 51 6607 6615 6623 ; @[CircuitMath.scala 38:21]
6625 concat 12 6607 6624 ; @[Cat.scala 30:58]
6626 slice 5 6603 7 4 ; @[CircuitMath.scala 35:17]
6627 slice 5 6603 3 0 ; @[CircuitMath.scala 36:17]
6628 redor 1 6626 ; @[CircuitMath.scala 37:22]
6629 slice 1 6626 3 3 ; @[CircuitMath.scala 32:12]
6630 slice 1 6626 2 2 ; @[CircuitMath.scala 32:12]
6631 slice 1 6626 1 1 ; @[CircuitMath.scala 30:8]
6632 const 51 10
6633 uext 51 6631 1
6634 ite 51 6630 6632 6633 ; @[CircuitMath.scala 32:10]
6635 ones 51
6636 ite 51 6629 6635 6634 ; @[CircuitMath.scala 32:10]
6637 slice 1 6627 3 3 ; @[CircuitMath.scala 32:12]
6638 slice 1 6627 2 2 ; @[CircuitMath.scala 32:12]
6639 slice 1 6627 1 1 ; @[CircuitMath.scala 30:8]
6640 const 51 10
6641 uext 51 6639 1
6642 ite 51 6638 6640 6641 ; @[CircuitMath.scala 32:10]
6643 ones 51
6644 ite 51 6637 6643 6642 ; @[CircuitMath.scala 32:10]
6645 ite 51 6628 6636 6644 ; @[CircuitMath.scala 38:21]
6646 concat 12 6628 6645 ; @[Cat.scala 30:58]
6647 ite 12 6604 6625 6646 ; @[CircuitMath.scala 38:21]
6648 concat 5 6604 6647 ; @[Cat.scala 30:58]
6649 ite 5 6554 6601 6648 ; @[CircuitMath.scala 38:21]
6650 concat 148 6554 6649 ; @[Cat.scala 30:58]
6651 slice 226 6550 31 16 ; @[CircuitMath.scala 35:17]
6652 slice 226 6550 15 0 ; @[CircuitMath.scala 36:17]
6653 redor 1 6651 ; @[CircuitMath.scala 37:22]
6654 slice 15 6651 15 8 ; @[CircuitMath.scala 35:17]
6655 slice 15 6651 7 0 ; @[CircuitMath.scala 36:17]
6656 redor 1 6654 ; @[CircuitMath.scala 37:22]
6657 slice 5 6654 7 4 ; @[CircuitMath.scala 35:17]
6658 slice 5 6654 3 0 ; @[CircuitMath.scala 36:17]
6659 redor 1 6657 ; @[CircuitMath.scala 37:22]
6660 slice 1 6657 3 3 ; @[CircuitMath.scala 32:12]
6661 slice 1 6657 2 2 ; @[CircuitMath.scala 32:12]
6662 slice 1 6657 1 1 ; @[CircuitMath.scala 30:8]
6663 const 51 10
6664 uext 51 6662 1
6665 ite 51 6661 6663 6664 ; @[CircuitMath.scala 32:10]
6666 ones 51
6667 ite 51 6660 6666 6665 ; @[CircuitMath.scala 32:10]
6668 slice 1 6658 3 3 ; @[CircuitMath.scala 32:12]
6669 slice 1 6658 2 2 ; @[CircuitMath.scala 32:12]
6670 slice 1 6658 1 1 ; @[CircuitMath.scala 30:8]
6671 const 51 10
6672 uext 51 6670 1
6673 ite 51 6669 6671 6672 ; @[CircuitMath.scala 32:10]
6674 ones 51
6675 ite 51 6668 6674 6673 ; @[CircuitMath.scala 32:10]
6676 ite 51 6659 6667 6675 ; @[CircuitMath.scala 38:21]
6677 concat 12 6659 6676 ; @[Cat.scala 30:58]
6678 slice 5 6655 7 4 ; @[CircuitMath.scala 35:17]
6679 slice 5 6655 3 0 ; @[CircuitMath.scala 36:17]
6680 redor 1 6678 ; @[CircuitMath.scala 37:22]
6681 slice 1 6678 3 3 ; @[CircuitMath.scala 32:12]
6682 slice 1 6678 2 2 ; @[CircuitMath.scala 32:12]
6683 slice 1 6678 1 1 ; @[CircuitMath.scala 30:8]
6684 const 51 10
6685 uext 51 6683 1
6686 ite 51 6682 6684 6685 ; @[CircuitMath.scala 32:10]
6687 ones 51
6688 ite 51 6681 6687 6686 ; @[CircuitMath.scala 32:10]
6689 slice 1 6679 3 3 ; @[CircuitMath.scala 32:12]
6690 slice 1 6679 2 2 ; @[CircuitMath.scala 32:12]
6691 slice 1 6679 1 1 ; @[CircuitMath.scala 30:8]
6692 const 51 10
6693 uext 51 6691 1
6694 ite 51 6690 6692 6693 ; @[CircuitMath.scala 32:10]
6695 ones 51
6696 ite 51 6689 6695 6694 ; @[CircuitMath.scala 32:10]
6697 ite 51 6680 6688 6696 ; @[CircuitMath.scala 38:21]
6698 concat 12 6680 6697 ; @[Cat.scala 30:58]
6699 ite 12 6656 6677 6698 ; @[CircuitMath.scala 38:21]
6700 concat 5 6656 6699 ; @[Cat.scala 30:58]
6701 slice 15 6652 15 8 ; @[CircuitMath.scala 35:17]
6702 slice 15 6652 7 0 ; @[CircuitMath.scala 36:17]
6703 redor 1 6701 ; @[CircuitMath.scala 37:22]
6704 slice 5 6701 7 4 ; @[CircuitMath.scala 35:17]
6705 slice 5 6701 3 0 ; @[CircuitMath.scala 36:17]
6706 redor 1 6704 ; @[CircuitMath.scala 37:22]
6707 slice 1 6704 3 3 ; @[CircuitMath.scala 32:12]
6708 slice 1 6704 2 2 ; @[CircuitMath.scala 32:12]
6709 slice 1 6704 1 1 ; @[CircuitMath.scala 30:8]
6710 const 51 10
6711 uext 51 6709 1
6712 ite 51 6708 6710 6711 ; @[CircuitMath.scala 32:10]
6713 ones 51
6714 ite 51 6707 6713 6712 ; @[CircuitMath.scala 32:10]
6715 slice 1 6705 3 3 ; @[CircuitMath.scala 32:12]
6716 slice 1 6705 2 2 ; @[CircuitMath.scala 32:12]
6717 slice 1 6705 1 1 ; @[CircuitMath.scala 30:8]
6718 const 51 10
6719 uext 51 6717 1
6720 ite 51 6716 6718 6719 ; @[CircuitMath.scala 32:10]
6721 ones 51
6722 ite 51 6715 6721 6720 ; @[CircuitMath.scala 32:10]
6723 ite 51 6706 6714 6722 ; @[CircuitMath.scala 38:21]
6724 concat 12 6706 6723 ; @[Cat.scala 30:58]
6725 slice 5 6702 7 4 ; @[CircuitMath.scala 35:17]
6726 slice 5 6702 3 0 ; @[CircuitMath.scala 36:17]
6727 redor 1 6725 ; @[CircuitMath.scala 37:22]
6728 slice 1 6725 3 3 ; @[CircuitMath.scala 32:12]
6729 slice 1 6725 2 2 ; @[CircuitMath.scala 32:12]
6730 slice 1 6725 1 1 ; @[CircuitMath.scala 30:8]
6731 const 51 10
6732 uext 51 6730 1
6733 ite 51 6729 6731 6732 ; @[CircuitMath.scala 32:10]
6734 ones 51
6735 ite 51 6728 6734 6733 ; @[CircuitMath.scala 32:10]
6736 slice 1 6726 3 3 ; @[CircuitMath.scala 32:12]
6737 slice 1 6726 2 2 ; @[CircuitMath.scala 32:12]
6738 slice 1 6726 1 1 ; @[CircuitMath.scala 30:8]
6739 const 51 10
6740 uext 51 6738 1
6741 ite 51 6737 6739 6740 ; @[CircuitMath.scala 32:10]
6742 ones 51
6743 ite 51 6736 6742 6741 ; @[CircuitMath.scala 32:10]
6744 ite 51 6727 6735 6743 ; @[CircuitMath.scala 38:21]
6745 concat 12 6727 6744 ; @[Cat.scala 30:58]
6746 ite 12 6703 6724 6745 ; @[CircuitMath.scala 38:21]
6747 concat 5 6703 6746 ; @[Cat.scala 30:58]
6748 ite 5 6653 6700 6747 ; @[CircuitMath.scala 38:21]
6749 concat 148 6653 6748 ; @[Cat.scala 30:58]
6750 ite 148 6551 6650 6749 ; @[CircuitMath.scala 38:21]
6751 concat 345 6551 6750 ; @[Cat.scala 30:58]
6752 const 153 1000000
6753 uext 153 6751 1
6754 or 153 6752 6753 ; @[MDU.scala 105:31]
6755 slice 1 344 64 64 ; @[CircuitMath.scala 35:17]
6756 slice 7 344 63 0 ; @[CircuitMath.scala 36:17]
6757 redor 1 6755 ; @[CircuitMath.scala 37:22]
6758 slice 10 6756 63 32 ; @[CircuitMath.scala 35:17]
6759 slice 10 6756 31 0 ; @[CircuitMath.scala 36:17]
6760 redor 1 6758 ; @[CircuitMath.scala 37:22]
6761 slice 226 6758 31 16 ; @[CircuitMath.scala 35:17]
6762 slice 226 6758 15 0 ; @[CircuitMath.scala 36:17]
6763 redor 1 6761 ; @[CircuitMath.scala 37:22]
6764 slice 15 6761 15 8 ; @[CircuitMath.scala 35:17]
6765 slice 15 6761 7 0 ; @[CircuitMath.scala 36:17]
6766 redor 1 6764 ; @[CircuitMath.scala 37:22]
6767 slice 5 6764 7 4 ; @[CircuitMath.scala 35:17]
6768 slice 5 6764 3 0 ; @[CircuitMath.scala 36:17]
6769 redor 1 6767 ; @[CircuitMath.scala 37:22]
6770 slice 1 6767 3 3 ; @[CircuitMath.scala 32:12]
6771 slice 1 6767 2 2 ; @[CircuitMath.scala 32:12]
6772 slice 1 6767 1 1 ; @[CircuitMath.scala 30:8]
6773 const 51 10
6774 uext 51 6772 1
6775 ite 51 6771 6773 6774 ; @[CircuitMath.scala 32:10]
6776 ones 51
6777 ite 51 6770 6776 6775 ; @[CircuitMath.scala 32:10]
6778 slice 1 6768 3 3 ; @[CircuitMath.scala 32:12]
6779 slice 1 6768 2 2 ; @[CircuitMath.scala 32:12]
6780 slice 1 6768 1 1 ; @[CircuitMath.scala 30:8]
6781 const 51 10
6782 uext 51 6780 1
6783 ite 51 6779 6781 6782 ; @[CircuitMath.scala 32:10]
6784 ones 51
6785 ite 51 6778 6784 6783 ; @[CircuitMath.scala 32:10]
6786 ite 51 6769 6777 6785 ; @[CircuitMath.scala 38:21]
6787 concat 12 6769 6786 ; @[Cat.scala 30:58]
6788 slice 5 6765 7 4 ; @[CircuitMath.scala 35:17]
6789 slice 5 6765 3 0 ; @[CircuitMath.scala 36:17]
6790 redor 1 6788 ; @[CircuitMath.scala 37:22]
6791 slice 1 6788 3 3 ; @[CircuitMath.scala 32:12]
6792 slice 1 6788 2 2 ; @[CircuitMath.scala 32:12]
6793 slice 1 6788 1 1 ; @[CircuitMath.scala 30:8]
6794 const 51 10
6795 uext 51 6793 1
6796 ite 51 6792 6794 6795 ; @[CircuitMath.scala 32:10]
6797 ones 51
6798 ite 51 6791 6797 6796 ; @[CircuitMath.scala 32:10]
6799 slice 1 6789 3 3 ; @[CircuitMath.scala 32:12]
6800 slice 1 6789 2 2 ; @[CircuitMath.scala 32:12]
6801 slice 1 6789 1 1 ; @[CircuitMath.scala 30:8]
6802 const 51 10
6803 uext 51 6801 1
6804 ite 51 6800 6802 6803 ; @[CircuitMath.scala 32:10]
6805 ones 51
6806 ite 51 6799 6805 6804 ; @[CircuitMath.scala 32:10]
6807 ite 51 6790 6798 6806 ; @[CircuitMath.scala 38:21]
6808 concat 12 6790 6807 ; @[Cat.scala 30:58]
6809 ite 12 6766 6787 6808 ; @[CircuitMath.scala 38:21]
6810 concat 5 6766 6809 ; @[Cat.scala 30:58]
6811 slice 15 6762 15 8 ; @[CircuitMath.scala 35:17]
6812 slice 15 6762 7 0 ; @[CircuitMath.scala 36:17]
6813 redor 1 6811 ; @[CircuitMath.scala 37:22]
6814 slice 5 6811 7 4 ; @[CircuitMath.scala 35:17]
6815 slice 5 6811 3 0 ; @[CircuitMath.scala 36:17]
6816 redor 1 6814 ; @[CircuitMath.scala 37:22]
6817 slice 1 6814 3 3 ; @[CircuitMath.scala 32:12]
6818 slice 1 6814 2 2 ; @[CircuitMath.scala 32:12]
6819 slice 1 6814 1 1 ; @[CircuitMath.scala 30:8]
6820 const 51 10
6821 uext 51 6819 1
6822 ite 51 6818 6820 6821 ; @[CircuitMath.scala 32:10]
6823 ones 51
6824 ite 51 6817 6823 6822 ; @[CircuitMath.scala 32:10]
6825 slice 1 6815 3 3 ; @[CircuitMath.scala 32:12]
6826 slice 1 6815 2 2 ; @[CircuitMath.scala 32:12]
6827 slice 1 6815 1 1 ; @[CircuitMath.scala 30:8]
6828 const 51 10
6829 uext 51 6827 1
6830 ite 51 6826 6828 6829 ; @[CircuitMath.scala 32:10]
6831 ones 51
6832 ite 51 6825 6831 6830 ; @[CircuitMath.scala 32:10]
6833 ite 51 6816 6824 6832 ; @[CircuitMath.scala 38:21]
6834 concat 12 6816 6833 ; @[Cat.scala 30:58]
6835 slice 5 6812 7 4 ; @[CircuitMath.scala 35:17]
6836 slice 5 6812 3 0 ; @[CircuitMath.scala 36:17]
6837 redor 1 6835 ; @[CircuitMath.scala 37:22]
6838 slice 1 6835 3 3 ; @[CircuitMath.scala 32:12]
6839 slice 1 6835 2 2 ; @[CircuitMath.scala 32:12]
6840 slice 1 6835 1 1 ; @[CircuitMath.scala 30:8]
6841 const 51 10
6842 uext 51 6840 1
6843 ite 51 6839 6841 6842 ; @[CircuitMath.scala 32:10]
6844 ones 51
6845 ite 51 6838 6844 6843 ; @[CircuitMath.scala 32:10]
6846 slice 1 6836 3 3 ; @[CircuitMath.scala 32:12]
6847 slice 1 6836 2 2 ; @[CircuitMath.scala 32:12]
6848 slice 1 6836 1 1 ; @[CircuitMath.scala 30:8]
6849 const 51 10
6850 uext 51 6848 1
6851 ite 51 6847 6849 6850 ; @[CircuitMath.scala 32:10]
6852 ones 51
6853 ite 51 6846 6852 6851 ; @[CircuitMath.scala 32:10]
6854 ite 51 6837 6845 6853 ; @[CircuitMath.scala 38:21]
6855 concat 12 6837 6854 ; @[Cat.scala 30:58]
6856 ite 12 6813 6834 6855 ; @[CircuitMath.scala 38:21]
6857 concat 5 6813 6856 ; @[Cat.scala 30:58]
6858 ite 5 6763 6810 6857 ; @[CircuitMath.scala 38:21]
6859 concat 148 6763 6858 ; @[Cat.scala 30:58]
6860 slice 226 6759 31 16 ; @[CircuitMath.scala 35:17]
6861 slice 226 6759 15 0 ; @[CircuitMath.scala 36:17]
6862 redor 1 6860 ; @[CircuitMath.scala 37:22]
6863 slice 15 6860 15 8 ; @[CircuitMath.scala 35:17]
6864 slice 15 6860 7 0 ; @[CircuitMath.scala 36:17]
6865 redor 1 6863 ; @[CircuitMath.scala 37:22]
6866 slice 5 6863 7 4 ; @[CircuitMath.scala 35:17]
6867 slice 5 6863 3 0 ; @[CircuitMath.scala 36:17]
6868 redor 1 6866 ; @[CircuitMath.scala 37:22]
6869 slice 1 6866 3 3 ; @[CircuitMath.scala 32:12]
6870 slice 1 6866 2 2 ; @[CircuitMath.scala 32:12]
6871 slice 1 6866 1 1 ; @[CircuitMath.scala 30:8]
6872 const 51 10
6873 uext 51 6871 1
6874 ite 51 6870 6872 6873 ; @[CircuitMath.scala 32:10]
6875 ones 51
6876 ite 51 6869 6875 6874 ; @[CircuitMath.scala 32:10]
6877 slice 1 6867 3 3 ; @[CircuitMath.scala 32:12]
6878 slice 1 6867 2 2 ; @[CircuitMath.scala 32:12]
6879 slice 1 6867 1 1 ; @[CircuitMath.scala 30:8]
6880 const 51 10
6881 uext 51 6879 1
6882 ite 51 6878 6880 6881 ; @[CircuitMath.scala 32:10]
6883 ones 51
6884 ite 51 6877 6883 6882 ; @[CircuitMath.scala 32:10]
6885 ite 51 6868 6876 6884 ; @[CircuitMath.scala 38:21]
6886 concat 12 6868 6885 ; @[Cat.scala 30:58]
6887 slice 5 6864 7 4 ; @[CircuitMath.scala 35:17]
6888 slice 5 6864 3 0 ; @[CircuitMath.scala 36:17]
6889 redor 1 6887 ; @[CircuitMath.scala 37:22]
6890 slice 1 6887 3 3 ; @[CircuitMath.scala 32:12]
6891 slice 1 6887 2 2 ; @[CircuitMath.scala 32:12]
6892 slice 1 6887 1 1 ; @[CircuitMath.scala 30:8]
6893 const 51 10
6894 uext 51 6892 1
6895 ite 51 6891 6893 6894 ; @[CircuitMath.scala 32:10]
6896 ones 51
6897 ite 51 6890 6896 6895 ; @[CircuitMath.scala 32:10]
6898 slice 1 6888 3 3 ; @[CircuitMath.scala 32:12]
6899 slice 1 6888 2 2 ; @[CircuitMath.scala 32:12]
6900 slice 1 6888 1 1 ; @[CircuitMath.scala 30:8]
6901 const 51 10
6902 uext 51 6900 1
6903 ite 51 6899 6901 6902 ; @[CircuitMath.scala 32:10]
6904 ones 51
6905 ite 51 6898 6904 6903 ; @[CircuitMath.scala 32:10]
6906 ite 51 6889 6897 6905 ; @[CircuitMath.scala 38:21]
6907 concat 12 6889 6906 ; @[Cat.scala 30:58]
6908 ite 12 6865 6886 6907 ; @[CircuitMath.scala 38:21]
6909 concat 5 6865 6908 ; @[Cat.scala 30:58]
6910 slice 15 6861 15 8 ; @[CircuitMath.scala 35:17]
6911 slice 15 6861 7 0 ; @[CircuitMath.scala 36:17]
6912 redor 1 6910 ; @[CircuitMath.scala 37:22]
6913 slice 5 6910 7 4 ; @[CircuitMath.scala 35:17]
6914 slice 5 6910 3 0 ; @[CircuitMath.scala 36:17]
6915 redor 1 6913 ; @[CircuitMath.scala 37:22]
6916 slice 1 6913 3 3 ; @[CircuitMath.scala 32:12]
6917 slice 1 6913 2 2 ; @[CircuitMath.scala 32:12]
6918 slice 1 6913 1 1 ; @[CircuitMath.scala 30:8]
6919 const 51 10
6920 uext 51 6918 1
6921 ite 51 6917 6919 6920 ; @[CircuitMath.scala 32:10]
6922 ones 51
6923 ite 51 6916 6922 6921 ; @[CircuitMath.scala 32:10]
6924 slice 1 6914 3 3 ; @[CircuitMath.scala 32:12]
6925 slice 1 6914 2 2 ; @[CircuitMath.scala 32:12]
6926 slice 1 6914 1 1 ; @[CircuitMath.scala 30:8]
6927 const 51 10
6928 uext 51 6926 1
6929 ite 51 6925 6927 6928 ; @[CircuitMath.scala 32:10]
6930 ones 51
6931 ite 51 6924 6930 6929 ; @[CircuitMath.scala 32:10]
6932 ite 51 6915 6923 6931 ; @[CircuitMath.scala 38:21]
6933 concat 12 6915 6932 ; @[Cat.scala 30:58]
6934 slice 5 6911 7 4 ; @[CircuitMath.scala 35:17]
6935 slice 5 6911 3 0 ; @[CircuitMath.scala 36:17]
6936 redor 1 6934 ; @[CircuitMath.scala 37:22]
6937 slice 1 6934 3 3 ; @[CircuitMath.scala 32:12]
6938 slice 1 6934 2 2 ; @[CircuitMath.scala 32:12]
6939 slice 1 6934 1 1 ; @[CircuitMath.scala 30:8]
6940 const 51 10
6941 uext 51 6939 1
6942 ite 51 6938 6940 6941 ; @[CircuitMath.scala 32:10]
6943 ones 51
6944 ite 51 6937 6943 6942 ; @[CircuitMath.scala 32:10]
6945 slice 1 6935 3 3 ; @[CircuitMath.scala 32:12]
6946 slice 1 6935 2 2 ; @[CircuitMath.scala 32:12]
6947 slice 1 6935 1 1 ; @[CircuitMath.scala 30:8]
6948 const 51 10
6949 uext 51 6947 1
6950 ite 51 6946 6948 6949 ; @[CircuitMath.scala 32:10]
6951 ones 51
6952 ite 51 6945 6951 6950 ; @[CircuitMath.scala 32:10]
6953 ite 51 6936 6944 6952 ; @[CircuitMath.scala 38:21]
6954 concat 12 6936 6953 ; @[Cat.scala 30:58]
6955 ite 12 6912 6933 6954 ; @[CircuitMath.scala 38:21]
6956 concat 5 6912 6955 ; @[Cat.scala 30:58]
6957 ite 5 6862 6909 6956 ; @[CircuitMath.scala 38:21]
6958 concat 148 6862 6957 ; @[Cat.scala 30:58]
6959 ite 148 6760 6859 6958 ; @[CircuitMath.scala 38:21]
6960 concat 345 6760 6959 ; @[Cat.scala 30:58]
6961 zero 1
6962 uext 345 6961 5
6963 ite 345 6757 6962 6960 ; @[CircuitMath.scala 38:21]
6964 concat 153 6757 6963 ; @[Cat.scala 30:58]
6965 uext 15 6754 1
6966 uext 15 6964 1
6967 sub 15 6965 6966 ; @[MDU.scala 105:45]
6968 slice 153 6967 6 0 ; @[MDU.scala 105:45]
6969 ones 345
6970 uext 153 6969 1
6971 ugte 1 6968 6970 ; @[MDU.scala 109:52]
6972 ones 345
6973 uext 153 6972 1
6974 ite 153 6971 6973 6968 ; @[MDU.scala 109:38]
6975 zero 1
6976 uext 153 6975 6
6977 ite 153 6512 6976 6974 ; @[MDU.scala 109:21]
6978 const 12 010
6979 eq 1 338 6978 ; @[MDU.scala 111:22]
6980 sort bitvec 128
6981 uext 6980 344 63
6982 uext 6980 346 122
6983 sll 6980 6981 6982 ; @[MDU.scala 112:27]
6984 const 12 011
6985 eq 1 338 6984 ; @[MDU.scala 114:22]
6986 uext 326 343 1
6987 ugte 1 6513 6986 ; @[MDU.scala 115:28]
6988 uext 4536 6513 1
6989 uext 4536 343 2
6990 sub 4536 6988 6989 ; @[MDU.scala 116:36]
6991 slice 326 6990 64 0 ; @[MDU.scala 116:36]
6992 ite 326 6987 6991 6513 ; @[MDU.scala 116:24]
6993 slice 7 6992 63 0 ; @[MDU.scala 116:47]
6994 concat 6980 6993 6514 ; @[Cat.scala 30:58]
6995 concat 339 6994 6987 ; @[Cat.scala 30:58]
6996 ones 345
6997 eq 1 346 6996 ; @[Counter.scala 72:24]
6998 uext 153 346 1
6999 one 1
7000 uext 153 6999 6
7001 add 153 6998 7000 ; @[Counter.scala 76:24]
7002 slice 345 7001 5 0 ; @[Counter.scala 76:24]
7003 const 12 100
7004 ite 12 6997 7003 338 ; @[MDU.scala 118:{36,44} 77:22]
7005 const 12 100
7006 eq 1 338 7005 ; @[MDU.scala 119:22]
7007 zero 12
7008 ite 12 7006 7007 338 ; @[MDU.scala 119:36 120:11 77:22]
7009 ite 339 6985 6995 340 ; @[MDU.scala 114:37 116:14 83:21]
7010 ite 345 6985 7002 346 ; @[MDU.scala 114:37 Counter.scala 76:15 60:40]
7011 ite 12 6985 7004 7008 ; @[MDU.scala 114:37]
7012 uext 339 6983 1
7013 ite 339 6979 7012 7009 ; @[MDU.scala 111:35 112:14]
7014 const 12 011
7015 ite 12 6979 7014 7011 ; @[MDU.scala 111:35 113:11]
7016 ite 345 6979 346 7010 ; @[MDU.scala 111:35 Counter.scala 60:40]
7017 uext 153 7016 1
7018 ite 153 6548 6977 7017 ; @[MDU.scala 109:15 97:34]
7019 const 12 010
7020 ite 12 6548 7019 7015 ; @[MDU.scala 110:11 97:34]
7021 ite 339 6548 340 7013 ; @[MDU.scala 83:21 97:34]
7022 one 12
7023 ite 12 6496 7022 7020 ; @[MDU.scala 95:17 96:11]
7024 uext 153 346 1
7025 ite 153 6496 7024 7018 ; @[MDU.scala 95:17 Counter.scala 60:40]
7026 slice 7 6513 64 1 ; @[MDU.scala 123:13]
7027 zero 1
7028 uext 326 7027 64
7029 uext 326 6514 1
7030 sub 326 7028 7029 ; @[MDU.scala 124:28]
7031 slice 7 7030 63 0 ; @[MDU.scala 124:28]
7032 ite 7 342 7031 6514 ; @[MDU.scala 124:17]
7033 zero 1
7034 uext 326 7033 64
7035 uext 326 7026 1
7036 sub 326 7034 7035 ; @[MDU.scala 125:28]
7037 slice 7 7036 63 0 ; @[MDU.scala 125:28]
7038 ite 7 341 7037 7026 ; @[MDU.scala 125:17]
7039 concat 6980 7038 7032 ; @[Cat.scala 30:58]
7040 slice 51 465 1 0 ; @[MDU.scala 166:39]
7041 zero 1
7042 concat 326 7041 468 ; @[Cat.scala 30:58]
7043 slice 1 468 63 63 ; @[BitUtils.scala 39:20]
7044 concat 326 7043 468 ; @[Cat.scala 30:58]
7045 zero 51
7046 eq 1 7045 7040 ; @[LookupTree.scala 24:34]
7047 one 51
7048 eq 1 7047 7040 ; @[LookupTree.scala 24:34]
7049 const 51 10
7050 eq 1 7049 7040 ; @[LookupTree.scala 24:34]
7051 ones 51
7052 eq 1 7051 7040 ; @[LookupTree.scala 24:34]
7053 zero 1
7054 uext 326 7053 64
7055 ite 326 7046 7042 7054 ; @[Mux.scala 27:72]
7056 zero 1
7057 uext 326 7056 64
7058 ite 326 7048 7044 7057 ; @[Mux.scala 27:72]
7059 zero 1
7060 uext 326 7059 64
7061 ite 326 7050 7044 7060 ; @[Mux.scala 27:72]
7062 zero 1
7063 uext 326 7062 64
7064 ite 326 7052 7042 7063 ; @[Mux.scala 27:72]
7065 or 326 7055 7058 ; @[Mux.scala 27:72]
7066 or 326 7065 7061 ; @[Mux.scala 27:72]
7067 zero 1
7068 concat 326 7067 469 ; @[Cat.scala 30:58]
7069 slice 1 469 63 63 ; @[BitUtils.scala 39:20]
7070 concat 326 7069 469 ; @[Cat.scala 30:58]
7071 zero 1
7072 uext 326 7071 64
7073 ite 326 7046 7068 7072 ; @[Mux.scala 27:72]
7074 zero 1
7075 uext 326 7074 64
7076 ite 326 7048 7070 7075 ; @[Mux.scala 27:72]
7077 zero 1
7078 uext 326 7077 64
7079 ite 326 7050 7068 7078 ; @[Mux.scala 27:72]
7080 zero 1
7081 uext 326 7080 64
7082 ite 326 7052 7068 7081 ; @[Mux.scala 27:72]
7083 or 326 7073 7076 ; @[Mux.scala 27:72]
7084 or 326 7083 7079 ; @[Mux.scala 27:72]
7085 zero 51
7086 eq 1 7040 7085 ; @[MDU.scala 176:30]
7087 slice 7 332 63 0 ; @[MDU.scala 176:69]
7088 slice 7 332 127 64 ; @[MDU.scala 176:96]
7089 ite 7 7086 7087 7088 ; @[MDU.scala 176:19]
7090 slice 1 465 1 1 ; @[MDU.scala 177:24]
7091 slice 7 7039 127 64 ; @[MDU.scala 177:54]
7092 slice 7 7039 63 0 ; @[MDU.scala 177:86]
7093 ite 7 7090 7091 7092 ; @[MDU.scala 177:19]
7094 ite 7 5148 7093 7089 ; @[MDU.scala 178:16]
7095 slice 10 7094 31 0 ; @[MDU.scala 179:38]
7096 slice 1 7095 31 31 ; @[BitUtils.scala 39:20]
7097 ones 10
7098 zero 10
7099 ite 10 7096 7097 7098 ; @[Bitwise.scala 72:12]
7100 concat 7 7099 7095 ; @[Cat.scala 30:58]
7101 uext 326 348 1
7102 one 1
7103 uext 326 7102 64
7104 add 326 7101 7103 ; @[GTimer.scala 25:12]
7105 slice 7 7104 63 0 ; @[GTimer.scala 25:12]
7106 one 1 ; @[MDU.scala 155:17]
7107 and 1 7106 336 ; @[Decoupled.scala 52:35]
7108 ite 7 6497 7100 7094 ; @[MDU.scala 179:21]
7109 or 326 7066 7064 ; @[Mux.scala 27:72]
7110 or 326 7084 7082 ; @[Mux.scala 27:72]
7111 slice 1 357 0 0 ; @[CSR.scala 299:39]
7112 slice 1 357 2 2 ; @[CSR.scala 299:39]
7113 slice 1 357 4 4 ; @[CSR.scala 299:39]
7114 slice 1 357 5 5 ; @[CSR.scala 299:39]
7115 slice 1 357 6 6 ; @[CSR.scala 299:39]
7116 slice 1 357 7 7 ; @[CSR.scala 299:39]
7117 slice 1 357 8 8 ; @[CSR.scala 299:39]
7118 slice 51 357 10 9 ; @[CSR.scala 299:39]
7119 slice 51 357 14 13 ; @[CSR.scala 299:39]
7120 slice 51 357 16 15 ; @[CSR.scala 299:39]
7121 slice 1 357 18 18 ; @[CSR.scala 299:39]
7122 slice 1 357 19 19 ; @[CSR.scala 299:39]
7123 slice 1 357 20 20 ; @[CSR.scala 299:39]
7124 slice 1 357 21 21 ; @[CSR.scala 299:39]
7125 slice 1 357 22 22 ; @[CSR.scala 299:39]
7126 slice 42 357 31 23 ; @[CSR.scala 299:39]
7127 slice 51 357 33 32 ; @[CSR.scala 299:39]
7128 slice 51 357 35 34 ; @[CSR.scala 299:39]
7129 slice 509 357 62 36 ; @[CSR.scala 299:39]
7130 slice 1 357 63 63 ; @[CSR.scala 299:39]
7131 const 980 1000100010
7132 uext 7 7131 54
7133 and 7 7132 359 ; @[CSR.scala 333:26]
7134 ite 1 6410 6333 376 ; @[CSR.scala 362:14 354:19 363:8]
7135 ite 7 6410 468 377 ; @[CSR.scala 362:14 364:12 355:23] @[EXU.scala 39:34]
7136 slice 1407 469 11 0 ; @[CSR.scala 456:18] @[EXU.scala 70:15]
7137 slice 148 433 19 15 ; @[CSR.scala 458:35]
7138 sort bitvec 59
7139 zero 7138
7140 concat 7 7139 7137 ; @[Cat.scala 30:58]
7141 const 1407 111100010010
7142 eq 1 7141 7136 ; @[LookupTree.scala 24:34]
7143 zero 7
7144 zero 1
7145 uext 7 7144 63
7146 ite 7 7142 7143 7145 ; @[Mux.scala 27:72]
7147 const 42 110000000
7148 uext 1407 7147 3
7149 eq 1 7148 7136 ; @[LookupTree.scala 24:34]
7150 zero 1
7151 uext 7 7150 63
7152 ite 7 7149 370 7151 ; @[Mux.scala 27:72]
7153 or 7 7146 7152 ; @[Mux.scala 27:72]
7154 const 980 1110110001
7155 uext 1407 7154 2
7156 eq 1 7155 7136 ; @[LookupTree.scala 24:34]
7157 zero 1
7158 uext 7 7157 63
7159 ite 7 7156 366 7158 ; @[Mux.scala 27:72]
7160 or 7 7153 7159 ; @[Mux.scala 27:72]
7161 const 980 1110100010
7162 uext 1407 7161 2
7163 eq 1 7162 7136 ; @[LookupTree.scala 24:34]
7164 zero 1
7165 uext 7 7164 63
7166 ite 7 7163 363 7165 ; @[Mux.scala 27:72]
7167 or 7 7160 7166 ; @[Mux.scala 27:72]
7168 const 42 101000000
7169 uext 1407 7168 3
7170 eq 1 7169 7136 ; @[LookupTree.scala 24:34]
7171 zero 1
7172 uext 7 7171 63
7173 ite 7 7170 374 7172 ; @[Mux.scala 27:72]
7174 or 7 7167 7173 ; @[Mux.scala 27:72]
7175 const 980 1100000010
7176 uext 1407 7175 2
7177 eq 1 7176 7136 ; @[LookupTree.scala 24:34]
7178 zero 1
7179 uext 7 7178 63
7180 ite 7 7177 358 7179 ; @[Mux.scala 27:72]
7181 or 7 7174 7180 ; @[Mux.scala 27:72]
7182 const 42 100000101
7183 uext 1407 7182 3
7184 eq 1 7183 7136 ; @[LookupTree.scala 24:34]
7185 zero 1
7186 uext 7 7185 63
7187 ite 7 7184 369 7186 ; @[Mux.scala 27:72]
7188 or 7 7181 7187 ; @[Mux.scala 27:72]
7189 const 42 101000001
7190 uext 1407 7189 3
7191 eq 1 7190 7136 ; @[LookupTree.scala 24:34]
7192 zero 1
7193 uext 7 7192 63
7194 ite 7 7191 371 7193 ; @[Mux.scala 27:72]
7195 or 7 7188 7194 ; @[Mux.scala 27:72]
7196 const 980 1101000010
7197 uext 1407 7196 2
7198 eq 1 7197 7136 ; @[LookupTree.scala 24:34]
7199 zero 1
7200 uext 7 7199 63
7201 ite 7 7198 351 7200 ; @[Mux.scala 27:72]
7202 or 7 7195 7201 ; @[Mux.scala 27:72]
7203 const 980 1100000110
7204 uext 1407 7203 2
7205 eq 1 7204 7136 ; @[LookupTree.scala 24:34]
7206 zero 1
7207 uext 7 7206 63
7208 ite 7 7205 350 7207 ; @[Mux.scala 27:72]
7209 or 7 7202 7208 ; @[Mux.scala 27:72]
7210 const 1407 111100010001
7211 eq 1 7210 7136 ; @[LookupTree.scala 24:34]
7212 zero 7
7213 zero 1
7214 uext 7 7213 63
7215 ite 7 7211 7212 7214 ; @[Mux.scala 27:72]
7216 or 7 7209 7215 ; @[Mux.scala 27:72]
7217 const 42 100000100
7218 uext 1407 7217 3
7219 eq 1 7218 7136 ; @[LookupTree.scala 24:34]
7220 and 7 354 7133 ; @[RegMap.scala 48:84]
7221 zero 1
7222 uext 7 7221 63
7223 ite 7 7219 7220 7222 ; @[Mux.scala 27:72]
7224 or 7 7216 7223 ; @[Mux.scala 27:72]
7225 const 42 101000100
7226 uext 1407 7225 3
7227 eq 1 7226 7136 ; @[LookupTree.scala 24:34]
7228 uext 7 1432 52
7229 and 7 7228 7133 ; @[RegMap.scala 48:84]
7230 zero 1
7231 uext 7 7230 63
7232 ite 7 7227 7229 7231 ; @[Mux.scala 27:72]
7233 or 7 7224 7232 ; @[Mux.scala 27:72]
7234 const 42 100000000
7235 uext 1407 7234 3
7236 eq 1 7235 7136 ; @[LookupTree.scala 24:34]
7237 const 7 1000000000000000000000000000001100000000000011011110000100100010
7238 and 7 357 7237 ; @[RegMap.scala 48:84]
7239 zero 1
7240 uext 7 7239 63
7241 ite 7 7236 7238 7240 ; @[Mux.scala 27:72]
7242 or 7 7233 7241 ; @[Mux.scala 27:72]
7243 const 980 1100000101
7244 uext 1407 7243 2
7245 eq 1 7244 7136 ; @[LookupTree.scala 24:34]
7246 zero 1
7247 uext 7 7246 63
7248 ite 7 7245 349 7247 ; @[Mux.scala 27:72]
7249 or 7 7242 7248 ; @[Mux.scala 27:72]
7250 const 980 1100000100
7251 uext 1407 7250 2
7252 eq 1 7251 7136 ; @[LookupTree.scala 24:34]
7253 zero 1
7254 uext 7 7253 63
7255 ite 7 7252 354 7254 ; @[Mux.scala 27:72]
7256 or 7 7249 7255 ; @[Mux.scala 27:72]
7257 const 1407 101100000001
7258 eq 1 7257 7136 ; @[LookupTree.scala 24:34]
7259 zero 1
7260 uext 7 7259 63
7261 ite 7 7258 380 7260 ; @[Mux.scala 27:72]
7262 or 7 7256 7261 ; @[Mux.scala 27:72]
7263 const 980 1110110011
7264 uext 1407 7263 2
7265 eq 1 7264 7136 ; @[LookupTree.scala 24:34]
7266 zero 1
7267 uext 7 7266 63
7268 ite 7 7265 368 7267 ; @[Mux.scala 27:72]
7269 or 7 7262 7268 ; @[Mux.scala 27:72]
7270 const 42 101000011
7271 uext 1407 7270 3
7272 eq 1 7271 7136 ; @[LookupTree.scala 24:34]
7273 zero 1
7274 uext 7 7273 63
7275 ite 7 7272 373 7274 ; @[Mux.scala 27:72]
7276 or 7 7269 7275 ; @[Mux.scala 27:72]
7277 const 980 1100000001
7278 uext 1407 7277 2
7279 eq 1 7278 7136 ; @[LookupTree.scala 24:34]
7280 zero 1
7281 uext 7 7280 63
7282 ite 7 7279 356 7281 ; @[Mux.scala 27:72]
7283 or 7 7276 7282 ; @[Mux.scala 27:72]
7284 const 980 1100000000
7285 uext 1407 7284 2
7286 eq 1 7285 7136 ; @[LookupTree.scala 24:34]
7287 zero 1
7288 uext 7 7287 63
7289 ite 7 7286 357 7288 ; @[Mux.scala 27:72]
7290 or 7 7283 7289 ; @[Mux.scala 27:72]
7291 const 1407 101100000000
7292 eq 1 7291 7136 ; @[LookupTree.scala 24:34]
7293 zero 1
7294 uext 7 7293 63
7295 ite 7 7292 379 7294 ; @[Mux.scala 27:72]
7296 or 7 7290 7295 ; @[Mux.scala 27:72]
7297 const 980 1110110000
7298 uext 1407 7297 2
7299 eq 1 7298 7136 ; @[LookupTree.scala 24:34]
7300 zero 1
7301 uext 7 7300 63
7302 ite 7 7299 365 7301 ; @[Mux.scala 27:72]
7303 or 7 7296 7302 ; @[Mux.scala 27:72]
7304 const 980 1101000100
7305 uext 1407 7304 2
7306 eq 1 7305 7136 ; @[LookupTree.scala 24:34]
7307 uext 7 1432 52
7308 ones 7
7309 and 7 7307 7308 ; @[RegMap.scala 48:84]
7310 zero 1
7311 uext 7 7310 63
7312 ite 7 7306 7309 7311 ; @[Mux.scala 27:72]
7313 or 7 7303 7312 ; @[Mux.scala 27:72]
7314 const 1407 101100000010
7315 eq 1 7314 7136 ; @[LookupTree.scala 24:34]
7316 zero 1
7317 uext 7 7316 63
7318 ite 7 7315 381 7317 ; @[Mux.scala 27:72]
7319 or 7 7313 7318 ; @[Mux.scala 27:72]
7320 const 980 1110100011
7321 uext 1407 7320 2
7322 eq 1 7321 7136 ; @[LookupTree.scala 24:34]
7323 zero 1
7324 uext 7 7323 63
7325 ite 7 7322 364 7324 ; @[Mux.scala 27:72]
7326 or 7 7319 7325 ; @[Mux.scala 27:72]
7327 const 980 1100000011
7328 uext 1407 7327 2
7329 eq 1 7328 7136 ; @[LookupTree.scala 24:34]
7330 zero 1
7331 uext 7 7330 63
7332 ite 7 7329 359 7331 ; @[Mux.scala 27:72]
7333 or 7 7326 7332 ; @[Mux.scala 27:72]
7334 const 980 1110110010
7335 uext 1407 7334 2
7336 eq 1 7335 7136 ; @[LookupTree.scala 24:34]
7337 zero 1
7338 uext 7 7337 63
7339 ite 7 7336 367 7338 ; @[Mux.scala 27:72]
7340 or 7 7333 7339 ; @[Mux.scala 27:72]
7341 const 1407 111100010011
7342 eq 1 7341 7136 ; @[LookupTree.scala 24:34]
7343 zero 7
7344 zero 1
7345 uext 7 7344 63
7346 ite 7 7342 7343 7345 ; @[Mux.scala 27:72]
7347 or 7 7340 7346 ; @[Mux.scala 27:72]
7348 const 980 1110100001
7349 uext 1407 7348 2
7350 eq 1 7349 7136 ; @[LookupTree.scala 24:34]
7351 zero 1
7352 uext 7 7351 63
7353 ite 7 7350 362 7352 ; @[Mux.scala 27:72]
7354 or 7 7347 7353 ; @[Mux.scala 27:72]
7355 const 980 1101000000
7356 uext 1407 7355 2
7357 eq 1 7356 7136 ; @[LookupTree.scala 24:34]
7358 zero 1
7359 uext 7 7358 63
7360 ite 7 7357 360 7359 ; @[Mux.scala 27:72]
7361 or 7 7354 7360 ; @[Mux.scala 27:72]
7362 const 1407 111100010100
7363 eq 1 7362 7136 ; @[LookupTree.scala 24:34]
7364 zero 7
7365 zero 1
7366 uext 7 7365 63
7367 ite 7 7363 7364 7366 ; @[Mux.scala 27:72]
7368 or 7 7361 7367 ; @[Mux.scala 27:72]
7369 const 980 1101000001
7370 uext 1407 7369 2
7371 eq 1 7370 7136 ; @[LookupTree.scala 24:34]
7372 zero 1
7373 uext 7 7372 63
7374 ite 7 7371 353 7373 ; @[Mux.scala 27:72]
7375 or 7 7368 7374 ; @[Mux.scala 27:72]
7376 const 980 1101000011
7377 uext 1407 7376 2
7378 eq 1 7377 7136 ; @[LookupTree.scala 24:34]
7379 zero 1
7380 uext 7 7379 63
7381 ite 7 7378 352 7380 ; @[Mux.scala 27:72]
7382 or 7 7375 7381 ; @[Mux.scala 27:72]
7383 const 42 100000110
7384 uext 1407 7383 3
7385 eq 1 7384 7136 ; @[LookupTree.scala 24:34]
7386 zero 1
7387 uext 7 7386 63
7388 ite 7 7385 375 7387 ; @[Mux.scala 27:72]
7389 or 7 7382 7388 ; @[Mux.scala 27:72]
7390 const 980 1110100000
7391 uext 1407 7390 2
7392 eq 1 7391 7136 ; @[LookupTree.scala 24:34]
7393 zero 1
7394 uext 7 7393 63
7395 ite 7 7392 361 7394 ; @[Mux.scala 27:72]
7396 or 7 7389 7395 ; @[Mux.scala 27:72]
7397 const 42 101000010
7398 uext 1407 7397 3
7399 eq 1 7398 7136 ; @[LookupTree.scala 24:34]
7400 zero 1
7401 uext 7 7400 63
7402 ite 7 7399 372 7401 ; @[Mux.scala 27:72]
7403 or 7 7396 7402 ; @[Mux.scala 27:72] @[EXU.scala 38:34]
7404 or 7 7403 468 ; @[CSR.scala 461:30]
7405 not 7 468 ; @[CSR.scala 462:32]
7406 and 7 7403 7405 ; @[CSR.scala 462:30]
7407 or 7 7403 7140 ; @[CSR.scala 464:30]
7408 not 7 7140 ; @[CSR.scala 465:32]
7409 and 7 7403 7408 ; @[CSR.scala 465:30] @[CSR.scala 200:15]
7410 one 1
7411 uext 153 7410 6
7412 eq 1 7411 465 ; @[LookupTree.scala 24:34]
7413 const 51 10
7414 uext 153 7413 5
7415 eq 1 7414 465 ; @[LookupTree.scala 24:34]
7416 ones 51
7417 uext 153 7416 5
7418 eq 1 7417 465 ; @[LookupTree.scala 24:34]
7419 const 12 101
7420 uext 153 7419 4
7421 eq 1 7420 465 ; @[LookupTree.scala 24:34]
7422 const 12 110
7423 uext 153 7422 4
7424 eq 1 7423 465 ; @[LookupTree.scala 24:34]
7425 ones 12
7426 uext 153 7425 4
7427 eq 1 7426 465 ; @[LookupTree.scala 24:34]
7428 zero 1
7429 uext 7 7428 63
7430 ite 7 7412 468 7429 ; @[Mux.scala 27:72]
7431 zero 1
7432 uext 7 7431 63
7433 ite 7 7415 7404 7432 ; @[Mux.scala 27:72]
7434 zero 1
7435 uext 7 7434 63
7436 ite 7 7418 7406 7435 ; @[Mux.scala 27:72]
7437 zero 1
7438 uext 7 7437 63
7439 ite 7 7421 7140 7438 ; @[Mux.scala 27:72]
7440 zero 1
7441 uext 7 7440 63
7442 ite 7 7424 7407 7441 ; @[Mux.scala 27:72]
7443 zero 1
7444 uext 7 7443 63
7445 ite 7 7427 7409 7444 ; @[Mux.scala 27:72]
7446 or 7 7430 7433 ; @[Mux.scala 27:72]
7447 or 7 7446 7436 ; @[Mux.scala 27:72]
7448 or 7 7447 7439 ; @[Mux.scala 27:72]
7449 or 7 7448 7442 ; @[Mux.scala 27:72]
7450 or 7 7449 7445 ; @[Mux.scala 27:72]
7451 slice 5 7450 63 60 ; @[CSR.scala 469:38]
7452 zero 1
7453 uext 5 7452 3
7454 eq 1 7451 7453 ; @[CSR.scala 469:60]
7455 const 5 1000
7456 eq 1 7451 7455 ; @[CSR.scala 469:109]
7457 or 1 7454 7456 ; @[CSR.scala 469:69]
7458 zero 1
7459 uext 153 7458 6
7460 neq 1 465 7459 ; @[CSR.scala 472:28]
7461 ones 51
7462 uext 12 7461 1
7463 eq 1 464 7462 ; @[EXU.scala 44:57]
7464 and 1 7463 432 ; @[EXU.scala 44:66]
7465 and 1 7464 1036 ; @[EXU.scala 44:81]
7466 and 1 7465 7460 ; @[CSR.scala 472:20]
7467 const 42 110000000
7468 uext 1407 7467 3
7469 neq 1 7136 7468 ; @[CSR.scala 472:56]
7470 or 1 7469 7457 ; @[CSR.scala 472:67]
7471 and 1 7466 7470 ; @[CSR.scala 472:47]
7472 slice 51 7136 9 8 ; @[CSR.scala 473:45]
7473 ugte 1 378 7472
7474 not 1 7473 ; @[CSR.scala 473:39]
7475 const 51 10
7476 uext 153 7475 5
7477 eq 1 465 7476 ; @[CSR.scala 474:24]
7478 const 12 110
7479 uext 153 7478 4
7480 eq 1 465 7479 ; @[CSR.scala 474:50]
7481 or 1 7477 7480 ; @[CSR.scala 474:42]
7482 zero 1
7483 uext 7 7482 63
7484 eq 1 468 7483 ; @[CSR.scala 474:78]
7485 and 1 7481 7484 ; @[CSR.scala 474:70]
7486 slice 51 7136 11 10 ; @[CSR.scala 475:36]
7487 ones 51
7488 eq 1 7486 7487 ; @[CSR.scala 475:45]
7489 and 1 7471 7488 ; @[CSR.scala 475:28]
7490 not 1 7485 ; @[CSR.scala 475:61]
7491 and 1 7489 7490 ; @[CSR.scala 475:58]
7492 or 1 7474 7491 ; @[CSR.scala 476:39]
7493 not 1 7492 ; @[CSR.scala 478:54]
7494 and 1 7471 7493 ; @[CSR.scala 478:51]
7495 const 42 110000000
7496 uext 1407 7495 3
7497 eq 1 7136 7496 ; @[RegMap.scala 50:65]
7498 and 1 7494 7497 ; @[RegMap.scala 50:56]
7499 ite 7 7498 7450 370 ; @[CSR.scala 336:21 RegMap.scala 50:{72,76}]
7500 const 980 1110110001
7501 uext 1407 7500 2
7502 eq 1 7136 7501 ; @[RegMap.scala 50:65]
7503 and 1 7494 7502 ; @[RegMap.scala 50:56]
7504 ite 7 7503 7450 366 ; @[CSR.scala 315:25 RegMap.scala 50:{72,76}]
7505 const 980 1110100010
7506 uext 1407 7505 2
7507 eq 1 7136 7506 ; @[RegMap.scala 50:65]
7508 and 1 7494 7507 ; @[RegMap.scala 50:56]
7509 ite 7 7508 7450 363 ; @[CSR.scala 312:24 RegMap.scala 50:{72,76}]
7510 const 42 101000000
7511 uext 1407 7510 3
7512 eq 1 7136 7511 ; @[RegMap.scala 50:65]
7513 and 1 7494 7512 ; @[RegMap.scala 50:56]
7514 ite 7 7513 7450 374 ; @[CSR.scala 340:25 RegMap.scala 50:{72,76}]
7515 const 980 1100000010
7516 uext 1407 7515 2
7517 eq 1 7136 7516 ; @[RegMap.scala 50:65]
7518 and 1 7494 7517 ; @[RegMap.scala 50:56]
7519 const 226 1011101111111111
7520 uext 7 7519 48
7521 and 7 7450 7520 ; @[BitUtils.scala 32:13]
7522 const 226 0100010000000000
7523 uext 7 7522 48
7524 and 7 358 7523 ; @[BitUtils.scala 32:36]
7525 or 7 7521 7524 ; @[BitUtils.scala 32:25]
7526 ite 7 7518 7525 358 ; @[CSR.scala 306:24 RegMap.scala 50:{72,76}]
7527 const 42 100000101
7528 uext 1407 7527 3
7529 eq 1 7136 7528 ; @[RegMap.scala 50:65]
7530 and 1 7494 7529 ; @[RegMap.scala 50:56]
7531 ite 7 7530 7450 369 ; @[CSR.scala 331:22 RegMap.scala 50:{72,76}]
7532 const 42 101000001
7533 uext 1407 7532 3
7534 eq 1 7136 7533 ; @[RegMap.scala 50:65]
7535 and 1 7494 7534 ; @[RegMap.scala 50:56]
7536 ite 7 7535 7450 371 ; @[CSR.scala 337:21 RegMap.scala 50:{72,76}]
7537 const 980 1101000010
7538 uext 1407 7537 2
7539 eq 1 7136 7538 ; @[RegMap.scala 50:65]
7540 and 1 7494 7539 ; @[RegMap.scala 50:56]
7541 ite 7 7540 7450 351 ; @[CSR.scala 254:23 RegMap.scala 50:{72,76}]
7542 const 980 1100000110
7543 uext 1407 7542 2
7544 eq 1 7136 7543 ; @[RegMap.scala 50:65]
7545 and 1 7494 7544 ; @[RegMap.scala 50:56]
7546 ite 7 7545 7450 350 ; @[CSR.scala 253:27 RegMap.scala 50:{72,76}]
7547 const 42 100000100
7548 uext 1407 7547 3
7549 eq 1 7136 7548 ; @[RegMap.scala 50:65]
7550 and 1 7494 7549 ; @[RegMap.scala 50:56]
7551 and 7 7450 7133 ; @[BitUtils.scala 32:13]
7552 not 7 7133 ; @[BitUtils.scala 32:38]
7553 and 7 354 7552 ; @[BitUtils.scala 32:36]
7554 or 7 7551 7553 ; @[BitUtils.scala 32:25]
7555 ite 7 7550 7554 354 ; @[CSR.scala 258:20 RegMap.scala 50:{72,76}]
7556 const 42 100000000
7557 uext 1407 7556 3
7558 eq 1 7136 7557 ; @[RegMap.scala 50:65]
7559 and 1 7494 7558 ; @[RegMap.scala 50:56]
7560 const 514 11000110000100100010
7561 uext 7 7560 44
7562 and 7 7450 7561 ; @[BitUtils.scala 32:13]
7563 const 514 00111001111011011101
7564 uext 7 7563 44
7565 and 7 357 7564 ; @[BitUtils.scala 32:36]
7566 or 7 7562 7565 ; @[BitUtils.scala 32:25]
7567 slice 51 7566 14 13 ; @[CSR.scala 301:47]
7568 ones 51
7569 eq 1 7567 7568 ; @[CSR.scala 302:40]
7570 slice 4543 7566 62 0 ; @[CSR.scala 302:60]
7571 concat 7 7569 7570 ; @[Cat.scala 30:58]
7572 ite 7 7559 7571 357 ; @[CSR.scala 278:24 RegMap.scala 50:{72,76}]
7573 const 980 1100000101
7574 uext 1407 7573 2
7575 eq 1 7136 7574 ; @[RegMap.scala 50:65]
7576 and 1 7494 7575 ; @[RegMap.scala 50:56]
7577 ite 7 7576 7450 349 ; @[CSR.scala 252:22 RegMap.scala 50:{72,76}]
7578 const 980 1100000100
7579 uext 1407 7578 2
7580 eq 1 7136 7579 ; @[RegMap.scala 50:65]
7581 and 1 7494 7580 ; @[RegMap.scala 50:56]
7582 ite 7 7581 7450 7555 ; @[RegMap.scala 50:{72,76}]
7583 const 1407 101100000001
7584 eq 1 7136 7583 ; @[RegMap.scala 50:65]
7585 and 1 7494 7584 ; @[RegMap.scala 50:56]
7586 ite 7 7585 7450 380 ; @[CSR.scala 373:47 RegMap.scala 50:{72,76}]
7587 const 980 1110110011
7588 uext 1407 7587 2
7589 eq 1 7136 7588 ; @[RegMap.scala 50:65]
7590 and 1 7494 7589 ; @[RegMap.scala 50:56]
7591 ite 7 7590 7450 368 ; @[CSR.scala 317:25 RegMap.scala 50:{72,76}]
7592 const 42 101000011
7593 uext 1407 7592 3
7594 eq 1 7136 7593 ; @[RegMap.scala 50:65]
7595 and 1 7494 7594 ; @[RegMap.scala 50:56]
7596 ite 7 7595 7450 373 ; @[CSR.scala 339:18 RegMap.scala 50:{72,76}]
7597 const 980 1100000001
7598 uext 1407 7597 2
7599 eq 1 7136 7598 ; @[RegMap.scala 50:65]
7600 and 1 7494 7599 ; @[RegMap.scala 50:56]
7601 ite 7 7600 7450 356 ; @[CSR.scala 270:21 RegMap.scala 50:{72,76}]
7602 const 980 1100000000
7603 uext 1407 7602 2
7604 eq 1 7136 7603 ; @[RegMap.scala 50:65]
7605 and 1 7494 7604 ; @[RegMap.scala 50:56]
7606 slice 51 7450 14 13 ; @[CSR.scala 301:47]
7607 ones 51
7608 eq 1 7606 7607 ; @[CSR.scala 302:40]
7609 slice 4543 7450 62 0 ; @[CSR.scala 302:60]
7610 concat 7 7608 7609 ; @[Cat.scala 30:58]
7611 ite 7 7605 7610 7572 ; @[RegMap.scala 50:{72,76}]
7612 const 980 1110110000
7613 uext 1407 7612 2
7614 eq 1 7136 7613 ; @[RegMap.scala 50:65]
7615 and 1 7494 7614 ; @[RegMap.scala 50:56]
7616 ite 7 7615 7450 365 ; @[CSR.scala 314:25 RegMap.scala 50:{72,76}]
7617 const 1407 101100000010
7618 eq 1 7136 7617 ; @[RegMap.scala 50:65]
7619 and 1 7494 7618 ; @[RegMap.scala 50:56]
7620 ite 7 7619 7450 381 ; @[CSR.scala 373:47 RegMap.scala 50:{72,76}]
7621 const 980 1110100011
7622 uext 1407 7621 2
7623 eq 1 7136 7622 ; @[RegMap.scala 50:65]
7624 and 1 7494 7623 ; @[RegMap.scala 50:56]
7625 ite 7 7624 7450 364 ; @[CSR.scala 313:24 RegMap.scala 50:{72,76}]
7626 const 980 1100000011
7627 uext 1407 7626 2
7628 eq 1 7136 7627 ; @[RegMap.scala 50:65]
7629 and 1 7494 7628 ; @[RegMap.scala 50:56]
7630 const 980 1000100010
7631 uext 7 7630 54
7632 and 7 7450 7631 ; @[BitUtils.scala 32:13]
7633 const 980 0111011101
7634 uext 7 7633 54
7635 and 7 359 7634 ; @[BitUtils.scala 32:36]
7636 or 7 7632 7635 ; @[BitUtils.scala 32:25]
7637 ite 7 7629 7636 359 ; @[CSR.scala 307:24 RegMap.scala 50:{72,76}]
7638 const 980 1110110010
7639 uext 1407 7638 2
7640 eq 1 7136 7639 ; @[RegMap.scala 50:65]
7641 and 1 7494 7640 ; @[RegMap.scala 50:56]
7642 ite 7 7641 7450 367 ; @[CSR.scala 316:25 RegMap.scala 50:{72,76}]
7643 const 980 1110100001
7644 uext 1407 7643 2
7645 eq 1 7136 7644 ; @[RegMap.scala 50:65]
7646 and 1 7494 7645 ; @[RegMap.scala 50:56]
7647 ite 7 7646 7450 362 ; @[CSR.scala 311:24 RegMap.scala 50:{72,76}]
7648 const 980 1101000000
7649 uext 1407 7648 2
7650 eq 1 7136 7649 ; @[RegMap.scala 50:65]
7651 and 1 7494 7650 ; @[RegMap.scala 50:56]
7652 ite 7 7651 7450 360 ; @[CSR.scala 308:25 RegMap.scala 50:{72,76}]
7653 const 980 1101000001
7654 uext 1407 7653 2
7655 eq 1 7136 7654 ; @[RegMap.scala 50:65]
7656 and 1 7494 7655 ; @[RegMap.scala 50:56]
7657 ite 7 7656 7450 353 ; @[CSR.scala 256:17 RegMap.scala 50:{72,76}]
7658 const 980 1101000011
7659 uext 1407 7658 2
7660 eq 1 7136 7659 ; @[RegMap.scala 50:65]
7661 and 1 7494 7660 ; @[RegMap.scala 50:56]
7662 ite 7 7661 7450 352 ; @[CSR.scala 255:22 RegMap.scala 50:{72,76}]
7663 const 42 100000110
7664 uext 1407 7663 3
7665 eq 1 7136 7664 ; @[RegMap.scala 50:65]
7666 and 1 7494 7665 ; @[RegMap.scala 50:56]
7667 ite 7 7666 7450 375 ; @[CSR.scala 341:27 RegMap.scala 50:{72,76}]
7668 const 980 1110100000
7669 uext 1407 7668 2
7670 eq 1 7136 7669 ; @[RegMap.scala 50:65]
7671 and 1 7494 7670 ; @[RegMap.scala 50:56]
7672 ite 7 7671 7450 361 ; @[CSR.scala 310:24 RegMap.scala 50:{72,76}]
7673 const 42 101000010
7674 uext 1407 7673 3
7675 eq 1 7136 7674 ; @[RegMap.scala 50:65]
7676 and 1 7494 7675 ; @[RegMap.scala 50:56]
7677 ite 7 7676 7450 372 ; @[CSR.scala 338:23 RegMap.scala 50:{72,76}]
7678 zero 1
7679 one 1
7680 ite 1 7142 7678 7679 ; @[Mux.scala 80:57]
7681 zero 1
7682 ite 1 7149 7681 7680 ; @[Mux.scala 80:57]
7683 zero 1
7684 ite 1 7156 7683 7682 ; @[Mux.scala 80:57]
7685 zero 1
7686 ite 1 7163 7685 7684 ; @[Mux.scala 80:57]
7687 zero 1
7688 ite 1 7170 7687 7686 ; @[Mux.scala 80:57]
7689 zero 1
7690 ite 1 7177 7689 7688 ; @[Mux.scala 80:57]
7691 zero 1
7692 ite 1 7184 7691 7690 ; @[Mux.scala 80:57]
7693 zero 1
7694 ite 1 7191 7693 7692 ; @[Mux.scala 80:57]
7695 zero 1
7696 ite 1 7198 7695 7694 ; @[Mux.scala 80:57]
7697 zero 1
7698 ite 1 7205 7697 7696 ; @[Mux.scala 80:57]
7699 zero 1
7700 ite 1 7211 7699 7698 ; @[Mux.scala 80:57]
7701 zero 1
7702 ite 1 7219 7701 7700 ; @[Mux.scala 80:57]
7703 zero 1
7704 ite 1 7227 7703 7702 ; @[Mux.scala 80:57]
7705 zero 1
7706 ite 1 7236 7705 7704 ; @[Mux.scala 80:57]
7707 zero 1
7708 ite 1 7245 7707 7706 ; @[Mux.scala 80:57]
7709 zero 1
7710 ite 1 7252 7709 7708 ; @[Mux.scala 80:57]
7711 zero 1
7712 ite 1 7258 7711 7710 ; @[Mux.scala 80:57]
7713 zero 1
7714 ite 1 7265 7713 7712 ; @[Mux.scala 80:57]
7715 zero 1
7716 ite 1 7272 7715 7714 ; @[Mux.scala 80:57]
7717 zero 1
7718 ite 1 7279 7717 7716 ; @[Mux.scala 80:57]
7719 zero 1
7720 ite 1 7286 7719 7718 ; @[Mux.scala 80:57]
7721 zero 1
7722 ite 1 7292 7721 7720 ; @[Mux.scala 80:57]
7723 zero 1
7724 ite 1 7299 7723 7722 ; @[Mux.scala 80:57]
7725 zero 1
7726 ite 1 7306 7725 7724 ; @[Mux.scala 80:57]
7727 zero 1
7728 ite 1 7315 7727 7726 ; @[Mux.scala 80:57]
7729 zero 1
7730 ite 1 7322 7729 7728 ; @[Mux.scala 80:57]
7731 zero 1
7732 ite 1 7329 7731 7730 ; @[Mux.scala 80:57]
7733 zero 1
7734 ite 1 7336 7733 7732 ; @[Mux.scala 80:57]
7735 zero 1
7736 ite 1 7342 7735 7734 ; @[Mux.scala 80:57]
7737 zero 1
7738 ite 1 7350 7737 7736 ; @[Mux.scala 80:57]
7739 zero 1
7740 ite 1 7357 7739 7738 ; @[Mux.scala 80:57]
7741 zero 1
7742 ite 1 7363 7741 7740 ; @[Mux.scala 80:57]
7743 zero 1
7744 ite 1 7371 7743 7742 ; @[Mux.scala 80:57]
7745 zero 1
7746 ite 1 7378 7745 7744 ; @[Mux.scala 80:57]
7747 zero 1
7748 ite 1 7385 7747 7746 ; @[Mux.scala 80:57]
7749 zero 1
7750 ite 1 7392 7749 7748 ; @[Mux.scala 80:57]
7751 zero 1
7752 ite 1 7399 7751 7750 ; @[Mux.scala 80:57]
7753 and 1 7497 7471 ; @[CSR.scala 480:35]
7754 const 980 1101000100
7755 uext 1407 7754 2
7756 eq 1 7136 7755 ; @[RegMap.scala 50:65]
7757 and 1 7494 7756 ; @[RegMap.scala 50:56]
7758 const 2777 11101111111
7759 uext 7 7758 53
7760 and 7 7450 7759 ; @[BitUtils.scala 32:13]
7761 const 2777 00010000000
7762 uext 7 7761 53
7763 and 7 355 7762 ; @[BitUtils.scala 32:36]
7764 or 7 7760 7763 ; @[BitUtils.scala 32:25]
7765 ite 7 7757 7764 355 ; @[CSR.scala 260:24 RegMap.scala 50:{72,76}]
7766 const 42 101000100
7767 uext 1407 7766 3
7768 eq 1 7136 7767 ; @[RegMap.scala 50:65]
7769 and 1 7494 7768 ; @[RegMap.scala 50:56]
7770 and 7 355 7552 ; @[BitUtils.scala 32:36]
7771 or 7 7551 7770 ; @[BitUtils.scala 32:25]
7772 ite 7 7769 7771 7765 ; @[RegMap.scala 50:{72,76}]
7773 one 1
7774 uext 1407 7773 11
7775 eq 1 7136 7774 ; @[CSR.scala 493:23]
7776 zero 1
7777 uext 153 7776 6
7778 eq 1 465 7777 ; @[CSR.scala 493:46]
7779 and 1 7775 7778 ; @[CSR.scala 493:38]
7780 zero 1
7781 uext 1407 7780 11
7782 eq 1 7136 7781 ; @[CSR.scala 494:22]
7783 and 1 7782 7778 ; @[CSR.scala 494:36]
7784 and 1 7517 7778 ; @[CSR.scala 495:36]
7785 const 42 100000010
7786 uext 1407 7785 3
7787 eq 1 7136 7786 ; @[CSR.scala 496:21]
7788 and 1 7787 7778 ; @[CSR.scala 496:36]
7789 const 51 10
7790 uext 1407 7789 10
7791 eq 1 7136 7790 ; @[CSR.scala 497:21]
7792 and 1 7791 7778 ; @[CSR.scala 497:36]
7793 uext 326 382 1
7794 one 1
7795 uext 326 7794 64
7796 add 326 7793 7795 ; @[GTimer.scala 25:12]
7797 slice 7 7796 63 0 ; @[GTimer.scala 25:12]
7798 uext 326 383 1
7799 one 1
7800 uext 326 7799 64
7801 add 326 7798 7800 ; @[GTimer.scala 25:12]
7802 slice 7 7801 63 0 ; @[GTimer.scala 25:12]
7803 uext 326 384 1
7804 one 1
7805 uext 326 7804 64
7806 add 326 7803 7805 ; @[GTimer.scala 25:12]
7807 slice 7 7806 63 0 ; @[GTimer.scala 25:12] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7808 and 1 446 7465 ; @[CSR.scala 554:63] @[EmbeddedTLB.scala 425:21] @[Backend.scala 698:18] @[EXU.scala 80:18]
7809 or 1 7808 561 ; @[CSR.scala 563:26] @[EmbeddedTLB.scala 425:21] @[Backend.scala 698:18] @[EXU.scala 80:18]
7810 or 1 7809 562 ; @[CSR.scala 563:46] @[EXU.scala 70:15]
7811 uext 494 434 1
7812 const 51 10
7813 uext 494 7812 38
7814 add 494 7811 7813 ; @[CSR.scala 564:88]
7815 slice 58 7814 38 0 ; @[CSR.scala 564:88]
7816 slice 1 7815 38 38 ; @[BitUtils.scala 39:20]
7817 ones 4310
7818 zero 4310
7819 ite 4310 7816 7817 7818 ; @[Bitwise.scala 72:12]
7820 concat 7 7819 7815 ; @[Cat.scala 30:58]
7821 slice 1 434 38 38 ; @[BitUtils.scala 39:20]
7822 ones 4310
7823 zero 4310
7824 ite 4310 7821 7822 7823 ; @[Bitwise.scala 72:12]
7825 concat 7 7824 434 ; @[Cat.scala 30:58] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7826 ite 7 463 7820 7825 ; @[CSR.scala 564:42] @[EmbeddedTLB.scala 204:11] @[EmbeddedTLB.scala 91:17] @[EmbeddedTLB.scala 425:21] @[Backend.scala 698:18] @[EXU.scala 80:18]
7827 slice 1 597 38 38 ; @[BitUtils.scala 39:20]
7828 ones 4310
7829 zero 4310
7830 ite 4310 7827 7828 7829 ; @[Bitwise.scala 72:12]
7831 concat 7 7830 597 ; @[Cat.scala 30:58]
7832 ite 7 7808 7826 7831 ; @[CSR.scala 564:19]
7833 ite 7 1448 7832 7662 ; @[CSR.scala 565:35 566:13]
7834 ite 7 1448 7596 7832 ; @[CSR.scala 565:35 568:13]
7835 uext 326 385 1
7836 one 1
7837 uext 326 7836 64
7838 add 326 7835 7837 ; @[GTimer.scala 25:12]
7839 slice 7 7838 63 0 ; @[GTimer.scala 25:12]
7840 uext 326 386 1
7841 one 1
7842 uext 326 7841 64
7843 add 326 7840 7842 ; @[GTimer.scala 25:12]
7844 slice 7 7843 63 0 ; @[GTimer.scala 25:12]
7845 ite 7 7810 7833 7662 ; @[CSR.scala 563:67]
7846 ite 7 7810 7834 7596 ; @[CSR.scala 563:67] @[EXU.scala 71:48] @[EXU.scala 72:49]
7847 or 1 5218 5222 ; @[CSR.scala 573:30]
7848 slice 58 5196 38 0 ; @[CSR.scala 542:36 560:28]
7849 slice 1 7848 38 38 ; @[BitUtils.scala 39:20]
7850 ones 4310
7851 zero 4310
7852 ite 4310 7849 7850 7851 ; @[Bitwise.scala 72:12]
7853 concat 7 7852 7848 ; @[Cat.scala 30:58]
7854 uext 326 387 1
7855 one 1
7856 uext 326 7855 64
7857 add 326 7854 7856 ; @[GTimer.scala 25:12]
7858 slice 7 7857 63 0 ; @[GTimer.scala 25:12]
7859 uext 326 388 1
7860 one 1
7861 uext 326 7860 64
7862 add 326 7859 7861 ; @[GTimer.scala 25:12]
7863 slice 7 7862 63 0 ; @[GTimer.scala 25:12]
7864 ite 7 7847 7853 7845 ; @[CSR.scala 574:3 575:11] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7865 const 12 100
7866 zero 1
7867 uext 12 7866 2
7868 ite 12 454 7865 7867 ; @[CSR.scala 609:69] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7869 const 5 1000
7870 uext 5 7868 1
7871 ite 5 458 7869 7870 ; @[CSR.scala 609:69] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7872 zero 1
7873 uext 5 7872 3
7874 ite 5 450 7873 7871 ; @[CSR.scala 609:69] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7875 const 12 101
7876 uext 5 7875 1
7877 ite 5 455 7876 7874 ; @[CSR.scala 609:69] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7878 const 5 1001
7879 ite 5 459 7878 7877 ; @[CSR.scala 609:69] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7880 one 1
7881 uext 5 7880 3
7882 ite 5 451 7881 7879 ; @[CSR.scala 609:69] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7883 ones 12
7884 uext 5 7883 1
7885 ite 5 457 7884 7882 ; @[CSR.scala 609:69] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7886 const 5 1011
7887 ite 5 461 7886 7885 ; @[CSR.scala 609:69] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7888 ones 51
7889 uext 5 7888 2
7890 ite 5 453 7889 7887 ; @[CSR.scala 609:69] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7891 concat 51 452 451 ; @[CSR.scala 611:35]
7892 concat 12 7891 450 ; @[CSR.scala 611:35]
7893 concat 51 455 454 ; @[CSR.scala 611:35]
7894 concat 12 7893 453 ; @[CSR.scala 611:35]
7895 concat 345 7894 7892 ; @[CSR.scala 611:35]
7896 concat 51 458 457 ; @[CSR.scala 611:35] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7897 concat 12 7896 456 ; @[CSR.scala 611:35] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7898 concat 51 461 460 ; @[CSR.scala 611:35]
7899 concat 12 7898 459 ; @[CSR.scala 611:35]
7900 concat 345 7899 7897 ; @[CSR.scala 611:35]
7901 concat 1407 7900 7895 ; @[CSR.scala 611:35]
7902 redor 1 7901 ; @[CSR.scala 611:42]
7903 and 1 7465 7779 ; @[CSR.scala 618:46]
7904 and 1 1448 7465 ; @[CSR.scala 619:55]
7905 and 1 7904 7783 ; @[CSR.scala 619:70]
7906 and 1 1439 7465 ; @[CSR.scala 620:55]
7907 and 1 7906 7783 ; @[CSR.scala 620:70]
7908 zero 1
7909 uext 51 7908 1
7910 eq 1 378 7909 ; @[CSR.scala 621:45]
7911 and 1 7910 7465 ; @[CSR.scala 621:55]
7912 and 1 7911 7783 ; @[CSR.scala 621:70]
7913 or 1 7752 7492 ; @[CSR.scala 622:51]
7914 and 1 7913 7471 ; @[CSR.scala 622:71]
7915 concat 51 7903 7914 ; @[CSR.scala 626:43]
7916 zero 51
7917 concat 5 7915 7916 ; @[CSR.scala 626:43]
7918 zero 5
7919 concat 15 7918 7917 ; @[CSR.scala 626:43]
7920 concat 51 7907 7912 ; @[CSR.scala 626:43]
7921 zero 1
7922 concat 51 7905 7921 ; @[CSR.scala 626:43]
7923 concat 5 7922 7920 ; @[CSR.scala 626:43]
7924 zero 1
7925 concat 51 561 7924 ; @[CSR.scala 626:43]
7926 zero 1
7927 concat 51 562 7926 ; @[CSR.scala 626:43]
7928 concat 5 7927 7925 ; @[CSR.scala 626:43]
7929 concat 15 7928 7923 ; @[CSR.scala 626:43]
7930 concat 226 7929 7919 ; @[CSR.scala 626:43] @[Pipeline.scala 30:16] @[EXU.scala 70:15] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7931 concat 51 437 436 ; @[CSR.scala 626:68] @[Pipeline.scala 30:16] @[EXU.scala 70:15] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7932 concat 51 439 438 ; @[CSR.scala 626:68]
7933 concat 5 7932 7931 ; @[CSR.scala 626:68] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7934 concat 51 440 5218 ; @[CSR.scala 626:68] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7935 concat 51 441 5222 ; @[CSR.scala 626:68]
7936 concat 5 7935 7934 ; @[CSR.scala 626:68]
7937 concat 15 7936 7933 ; @[CSR.scala 626:68] @[Pipeline.scala 30:16] @[EXU.scala 70:15] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7938 concat 51 443 442 ; @[CSR.scala 626:68] @[Pipeline.scala 30:16] @[EXU.scala 70:15] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7939 concat 51 445 444 ; @[CSR.scala 626:68]
7940 concat 5 7939 7938 ; @[CSR.scala 626:68] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7941 concat 51 447 446 ; @[CSR.scala 626:68] @[Pipeline.scala 30:16] @[EXU.scala 70:15] @[Pipeline.scala 30:16] @[EXU.scala 70:15]
7942 concat 51 449 448 ; @[CSR.scala 626:68]
7943 concat 5 7942 7941 ; @[CSR.scala 626:68]
7944 concat 15 7943 7940 ; @[CSR.scala 626:68]
7945 concat 226 7944 7937 ; @[CSR.scala 626:68]
7946 or 226 7930 7945 ; @[CSR.scala 626:50]
7947 redor 1 7946 ; @[CSR.scala 627:42]
7948 slice 1 7946 5 5 ; @[CSR.scala 628:92]
7949 const 12 101
7950 zero 1
7951 uext 12 7950 2
7952 ite 12 7948 7949 7951 ; @[CSR.scala 628:74]
7953 slice 1 7946 7 7 ; @[CSR.scala 628:92]
7954 ones 12
7955 ite 12 7953 7954 7952 ; @[CSR.scala 628:74]
7956 slice 1 7946 13 13 ; @[CSR.scala 628:92]
7957 const 5 1101
7958 uext 5 7955 1
7959 ite 5 7956 7957 7958 ; @[CSR.scala 628:74]
7960 slice 1 7946 15 15 ; @[CSR.scala 628:92]
7961 ones 5
7962 ite 5 7960 7961 7959 ; @[CSR.scala 628:74]
7963 slice 1 7946 4 4 ; @[CSR.scala 628:92]
7964 const 12 100
7965 uext 5 7964 1
7966 ite 5 7963 7965 7962 ; @[CSR.scala 628:74]
7967 slice 1 7946 6 6 ; @[CSR.scala 628:92]
7968 const 12 110
7969 uext 5 7968 1
7970 ite 5 7967 7969 7966 ; @[CSR.scala 628:74]
7971 slice 1 7946 8 8 ; @[CSR.scala 628:92]
7972 const 5 1000
7973 ite 5 7971 7972 7970 ; @[CSR.scala 628:74]
7974 slice 1 7946 9 9 ; @[CSR.scala 628:92]
7975 const 5 1001
7976 ite 5 7974 7975 7973 ; @[CSR.scala 628:74]
7977 slice 1 7946 11 11 ; @[CSR.scala 628:92]
7978 const 5 1011
7979 ite 5 7977 7978 7976 ; @[CSR.scala 628:74]
7980 slice 1 7946 0 0 ; @[CSR.scala 628:92]
7981 zero 1
7982 uext 5 7981 3
7983 ite 5 7980 7982 7979 ; @[CSR.scala 628:74]
7984 slice 1 7946 2 2 ; @[CSR.scala 628:92]
7985 const 51 10
7986 uext 5 7985 2
7987 ite 5 7984 7986 7983 ; @[CSR.scala 628:74]
7988 slice 1 7946 1 1 ; @[CSR.scala 628:92]
7989 one 1
7990 uext 5 7989 3
7991 ite 5 7988 7990 7987 ; @[CSR.scala 628:74]
7992 slice 1 7946 12 12 ; @[CSR.scala 628:92]
7993 const 5 1100
7994 ite 5 7992 7993 7991 ; @[CSR.scala 628:74]
7995 slice 1 7946 3 3 ; @[CSR.scala 628:92]
7996 ones 51
7997 uext 5 7996 2
7998 ite 5 7995 7997 7994 ; @[CSR.scala 628:74]
7999 zero 4543
8000 concat 7 7902 7999 ; @[CSR.scala 631:28]
8001 ite 5 7902 7890 7998 ; @[CSR.scala 631:46]
8002 uext 7 8001 60
8003 or 7 8000 8002 ; @[CSR.scala 631:41]
8004 or 1 7947 7902 ; @[CSR.scala 634:44]
8005 and 1 432 1036 ; @[EXU.scala 73:36]
8006 and 1 8004 8005 ; @[CSR.scala 634:58]
8007 and 1 7465 7778 ; @[CSR.scala 637:31]
8008 or 1 8007 8006 ; @[CSR.scala 637:58]
8009 uext 494 434 1
8010 const 12 100
8011 uext 494 8010 37
8012 add 494 8009 8011 ; @[CSR.scala 639:51]
8013 slice 58 8012 38 0 ; @[CSR.scala 639:51]
8014 ite 7 7902 359 358 ; @[CSR.scala 649:18]
8015 slice 5 8003 3 0 ; @[CSR.scala 651:30]
8016 uext 7 8015 60
8017 srl 7 8014 8016 ; @[CSR.scala 651:22]
8018 slice 1 8017 0 0 ; @[CSR.scala 651:22]
8019 and 1 8018 1453 ; @[CSR.scala 651:38]
8020 ite 7 8019 369 349 ; @[CSR.scala 655:20]
8021 slice 58 8020 38 0 ; @[CSR.scala 655:42]
8022 and 1 7465 7792 ; @[CSR.scala 686:15]
8023 and 1 7465 7788 ; @[CSR.scala 673:15]
8024 slice 58 371 38 0 ; @[CSR.scala 683:22]
8025 and 1 7465 7784 ; @[CSR.scala 660:15]
8026 slice 58 353 38 0 ; @[CSR.scala 670:22]
8027 not 1 8025
8028 not 1 8025
8029 ite 58 8028 93 8026 ; @[CSR.scala 660:26 670:15]
8030 ite 58 8023 8024 8029 ; @[CSR.scala 673:26 683:15]
8031 zero 58
8032 ite 58 8022 8031 8030 ; @[CSR.scala 686:26 694:15]
8033 ite 58 8006 8021 8032 ; @[CSR.scala 639:61]
8034 uext 326 389 1
8035 one 1
8036 uext 326 8035 64
8037 add 326 8034 8036 ; @[GTimer.scala 25:12]
8038 slice 7 8037 63 0 ; @[GTimer.scala 25:12]
8039 uext 326 390 1
8040 one 1
8041 uext 326 8040 64
8042 add 326 8039 8041 ; @[GTimer.scala 25:12]
8043 slice 7 8042 63 0 ; @[GTimer.scala 25:12]
8044 uext 326 391 1
8045 one 1
8046 uext 326 8045 64
8047 add 326 8044 8046 ; @[GTimer.scala 25:12]
8048 slice 7 8047 63 0 ; @[GTimer.scala 25:12]
8049 uext 326 392 1
8050 one 1
8051 uext 326 8050 64
8052 add 326 8049 8051 ; @[GTimer.scala 25:12]
8053 slice 7 8052 63 0 ; @[GTimer.scala 25:12]
8054 uext 326 393 1
8055 one 1
8056 uext 326 8055 64
8057 add 326 8054 8056 ; @[GTimer.scala 25:12]
8058 slice 7 8057 63 0 ; @[GTimer.scala 25:12]
8059 uext 326 394 1
8060 one 1
8061 uext 326 8060 64
8062 add 326 8059 8061 ; @[GTimer.scala 25:12]
8063 slice 7 8062 63 0 ; @[GTimer.scala 25:12]
8064 or 1 7810 5218 ; @[CSR.scala 652:78]
8065 or 1 8064 5222 ; @[CSR.scala 652:103]
8066 not 1 8065 ; @[CSR.scala 652:17]
8067 or 1 8066 7902 ; @[CSR.scala 652:130]
8068 concat 51 7112 1440 ; @[CSR.scala 668:27]
8069 concat 12 8068 7111 ; @[CSR.scala 668:27]
8070 concat 51 7114 7113 ; @[CSR.scala 668:27]
8071 concat 12 8070 7116 ; @[CSR.scala 668:27]
8072 concat 345 8071 8069 ; @[CSR.scala 668:27]
8073 one 1
8074 concat 51 7117 8073 ; @[CSR.scala 668:27]
8075 concat 12 8074 7115 ; @[CSR.scala 668:27]
8076 zero 51
8077 concat 5 7119 8076 ; @[CSR.scala 668:27]
8078 concat 345 8077 7118 ; @[CSR.scala 668:27]
8079 concat 42 8078 8075 ; @[CSR.scala 668:27]
8080 concat 1633 8079 8072 ; @[CSR.scala 668:27]
8081 concat 51 7121 2688 ; @[CSR.scala 668:27]
8082 concat 5 8081 7120 ; @[CSR.scala 668:27]
8083 concat 51 7124 7123 ; @[CSR.scala 668:27]
8084 concat 12 8083 7122 ; @[CSR.scala 668:27]
8085 concat 153 8084 8082 ; @[CSR.scala 668:27]
8086 concat 2777 7127 7126 ; @[CSR.scala 668:27]
8087 concat 1407 8086 7125 ; @[CSR.scala 668:27]
8088 concat 917 7130 7129 ; @[CSR.scala 668:27]
8089 concat 1002 8088 7128 ; @[CSR.scala 668:27]
8090 sort bitvec 42
8091 concat 8090 8089 8087 ; @[CSR.scala 668:27]
8092 sort bitvec 49
8093 concat 8092 8091 8085 ; @[CSR.scala 668:27]
8094 concat 7 8093 8080 ; @[CSR.scala 668:27]
8095 ite 51 8025 2689 378 ; @[CSR.scala 660:26 665:20 368:31]
8096 ite 7 8025 8094 7611 ; @[CSR.scala 660:26 668:13]
8097 zero 1
8098 ite 1 8025 8097 7134 ; @[CSR.scala 660:26 669:8]
8099 zero 1
8100 concat 51 8099 7117 ; @[Cat.scala 30:58]
8101 concat 51 7112 7114 ; @[CSR.scala 681:27]
8102 concat 12 8101 7111 ; @[CSR.scala 681:27]
8103 one 1
8104 concat 51 8103 7113 ; @[CSR.scala 681:27]
8105 concat 12 8104 1449 ; @[CSR.scala 681:27]
8106 concat 345 8105 8102 ; @[CSR.scala 681:27]
8107 zero 1
8108 concat 51 8107 7116 ; @[CSR.scala 681:27]
8109 concat 12 8108 7115 ; @[CSR.scala 681:27]
8110 concat 5 7119 2689 ; @[CSR.scala 681:27]
8111 concat 345 8110 7118 ; @[CSR.scala 681:27]
8112 concat 42 8111 8109 ; @[CSR.scala 681:27]
8113 concat 1633 8112 8106 ; @[CSR.scala 681:27]
8114 concat 7 8093 8113 ; @[CSR.scala 681:27]
8115 ite 51 8023 8100 8095 ; @[CSR.scala 673:26 678:20]
8116 ite 7 8023 8114 8096 ; @[CSR.scala 673:26 681:13]
8117 zero 1
8118 ite 1 8023 8117 8098 ; @[CSR.scala 673:26 682:8]
8119 concat 12 8068 7113 ; @[CSR.scala 693:27]
8120 one 1
8121 concat 51 7114 8120 ; @[CSR.scala 693:27]
8122 concat 12 8121 1449 ; @[CSR.scala 693:27]
8123 concat 345 8122 8119 ; @[CSR.scala 693:27]
8124 concat 51 7117 7116 ; @[CSR.scala 693:27]
8125 concat 12 8124 7115 ; @[CSR.scala 693:27]
8126 concat 42 8111 8125 ; @[CSR.scala 693:27]
8127 concat 1633 8126 8123 ; @[CSR.scala 693:27]
8128 concat 7 8093 8127 ; @[CSR.scala 693:27]
8129 zero 1
8130 uext 51 8129 1
8131 ite 51 8022 8130 8115 ; @[CSR.scala 686:26 691:20]
8132 ite 7 8022 8128 8116 ; @[CSR.scala 686:26 693:13]
8133 zero 1
8134 uext 7 8133 63
8135 ite 7 8067 8134 7846 ; @[CSR.scala 708:{20,27}]
8136 zero 1
8137 uext 7 8136 63
8138 ite 7 8067 8137 7864 ; @[CSR.scala 718:{20,27}]
8139 ite 7 8019 8003 7677 ; @[CSR.scala 701:19 702:14]
8140 ite 7 8019 7825 7536 ; @[CSR.scala 701:19 703:12]
8141 uext 51 7117 1
8142 ite 51 8019 378 8141 ; @[CSR.scala 701:19 704:22]
8143 ite 1 8019 1440 7114 ; @[CSR.scala 701:19 705:24]
8144 zero 1
8145 ite 1 8019 8144 1440 ; @[CSR.scala 701:19 706:23]
8146 one 1
8147 uext 51 8146 1
8148 ones 51
8149 ite 51 8019 8147 8148 ; @[CSR.scala 701:19 707:22 717:22]
8150 ite 7 8019 8135 7846 ; @[CSR.scala 701:19]
8151 ite 7 8019 7541 8003 ; @[CSR.scala 701:19 712:14]
8152 ite 7 8019 7657 7825 ; @[CSR.scala 701:19 713:12]
8153 ite 51 8019 2689 378 ; @[CSR.scala 701:19 714:22]
8154 ite 1 8019 7116 1449 ; @[CSR.scala 701:19 715:24]
8155 and 1 8019 1449 ; @[CSR.scala 701:19 716:23]
8156 ite 7 8019 7864 8138 ; @[CSR.scala 701:19]
8157 concat 51 7112 8145 ; @[CSR.scala 728:27]
8158 concat 12 8157 7111 ; @[CSR.scala 728:27]
8159 concat 51 8143 7113 ; @[CSR.scala 728:27]
8160 concat 12 8159 8155 ; @[CSR.scala 728:27]
8161 concat 345 8160 8158 ; @[CSR.scala 728:27]
8162 slice 1 8142 0 0
8163 concat 51 8162 8154 ; @[CSR.scala 728:27]
8164 concat 12 8163 7115 ; @[CSR.scala 728:27]
8165 concat 5 7119 8153 ; @[CSR.scala 728:27]
8166 concat 345 8165 7118 ; @[CSR.scala 728:27]
8167 concat 42 8166 8164 ; @[CSR.scala 728:27]
8168 concat 1633 8167 8161 ; @[CSR.scala 728:27]
8169 concat 7 8093 8168 ; @[CSR.scala 728:27]
8170 ite 7 8006 8139 7677 ; @[CSR.scala 697:29]
8171 ite 7 8006 8140 7536 ; @[CSR.scala 697:29]
8172 ite 51 8006 8149 8131 ; @[CSR.scala 697:29]
8173 ite 7 8006 8151 7541 ; @[CSR.scala 697:29]
8174 ite 7 8006 8156 7864 ; @[CSR.scala 697:29]
8175 ite 7 8006 8169 8132 ; @[CSR.scala 697:29 728:13]
8176 uext 326 379 1
8177 one 1
8178 uext 326 8177 64
8179 add 326 8176 8178 ; @[CSR.scala 837:71]
8180 slice 7 8179 63 0 ; @[CSR.scala 837:71]
8181 one 1
8182 uext 326 381 1
8183 one 1
8184 uext 326 8183 64
8185 add 326 8182 8184 ; @[CSR.scala 837:71]
8186 slice 7 8185 63 0 ; @[CSR.scala 837:71]
8187 ite 7 471 8186 7620 ; @[CSR.scala 837:{62,66}]
8188 uext 326 381 1
8189 const 51 10
8190 uext 326 8189 63
8191 add 326 8188 8190 ; @[CSR.scala 845:86]
8192 slice 7 8191 63 0 ; @[CSR.scala 845:86]
8193 ite 7 1052 8192 8187 ; @[CSR.scala 845:{35,60}]
8194 one 1 ; @[CSR.scala 732:16]
8195 or 7 7396 7402 ; @[Mux.scala 27:72]
8196 ite 58 7753 8013 8033 ; @[CSR.scala 639:28]
8197 or 1 8008 7753 ; @[CSR.scala 637:80]
8198 zero 1
8199 uext 7 8198 63
8200 ite 7 7902 8003 8199 ; @[CSR.scala 632:19]
8201 redor 1 7946 ; @[CSR.scala 627:42] @[EXU.scala 85:15]
8202 uext 494 434 1
8203 const 12 100
8204 uext 494 8203 37
8205 add 494 8202 8204 ; @[MOU.scala 49:36]
8206 uext 326 395 1
8207 one 1
8208 uext 326 8207 64
8209 add 326 8206 8208 ; @[GTimer.scala 25:12]
8210 slice 7 8209 63 0 ; @[GTimer.scala 25:12]
8211 uext 326 396 1
8212 one 1
8213 uext 326 8212 64
8214 add 326 8211 8213 ; @[GTimer.scala 25:12]
8215 slice 7 8214 63 0 ; @[GTimer.scala 25:12]
8216 slice 58 8205 38 0 ; @[MOU.scala 49:36] @[MOU.scala 50:21]
8217 and 1 4591 1036 ; @[EXU.scala 44:81]
8218 and 1 7464 1036 ; @[EXU.scala 44:81]
8219 const 1002 110000000000000000000000000000
8220 uext 58 8219 9
8221 xor 58 434 8220 ; @[NutCore.scala 88:11]
8222 slice 5 8221 31 28 ; @[NutCore.scala 88:24]
8223 zero 1
8224 uext 5 8223 3
8225 eq 1 8222 8224 ; @[NutCore.scala 88:44]
8226 const 1666 1000000000000000000000000000000
8227 uext 58 8226 8
8228 xor 58 434 8227 ; @[NutCore.scala 88:11]
8229 slice 51 8228 31 30 ; @[NutCore.scala 88:24]
8230 zero 1
8231 uext 51 8230 1
8232 eq 1 8229 8231 ; @[NutCore.scala 88:44]
8233 or 1 8225 8232 ; @[NutCore.scala 89:15]
8234 and 1 8233 5269 ; @[EXU.scala 59:81]
8235 not 1 5166 ; @[EXU.scala 90:28]
8236 not 1 5218 ; @[EXU.scala 90:41]
8237 and 1 8235 8236 ; @[EXU.scala 90:38]
8238 not 1 5222 ; @[EXU.scala 90:71]
8239 and 1 8237 8238 ; @[EXU.scala 90:68]
8240 not 1 8217 ; @[EXU.scala 90:102]
8241 or 1 8239 8240 ; @[EXU.scala 90:99]
8242 and 1 466 8241 ; @[EXU.scala 90:24]
8243 and 1 8201 8218 ; @[EXU.scala 90:144]
8244 not 1 8243 ; @[EXU.scala 90:128]
8245 ite 58 8197 8196 5751 ; @[EXU.scala 100:10]
8246 ite 1 8197 8197 5857 ; @[EXU.scala 100:10]
8247 uext 326 397 1
8248 one 1
8249 uext 326 8248 64
8250 add 326 8247 8249 ; @[GTimer.scala 25:12]
8251 slice 7 8250 63 0 ; @[GTimer.scala 25:12]
8252 uext 326 398 1
8253 one 1
8254 uext 326 8253 64
8255 add 326 8252 8254 ; @[GTimer.scala 25:12]
8256 slice 7 8255 63 0 ; @[GTimer.scala 25:12] @[Decoupled.scala 52:35]
8257 slice 1 465 4 4 ; @[ALU.scala 62:31]
8258 not 1 8257 ; @[EXU.scala 126:44]
8259 and 1 4459 8258 ; @[EXU.scala 126:41]
8260 and 1 4459 8257 ; @[EXU.scala 127:41]
8261 one 1 ; @[EXU.scala 61:20]
8262 and 1 8261 5265 ; @[Decoupled.scala 52:35]
8263 one 1 ; @[EXU.scala 65:20]
8264 and 1 8263 5162 ; @[Decoupled.scala 52:35]
8265 one 1 ; @[EXU.scala 77:20]
8266 and 1 8265 7465 ; @[Decoupled.scala 52:35] @[EXU.scala 95:31] @[EXU.scala 94:28]
8267 ite 58 1037 8216 8245 ; @[EXU.scala 99:8]
8268 ite 1 1037 1037 8246 ; @[EXU.scala 99:8] @[EXU.scala 92:14]
8269 and 1 8242 8244 ; @[EXU.scala 90:125] @[EXU.scala 91:14]
8270 or 1 6478 8234 ; @[EXU.scala 59:39] @[EXU.scala 75:22] @[EXU.scala 111:35] @[EXU.scala 112:35] @[EXU.scala 114:35] @[EXU.scala 113:35] @[EXU.scala 60:11] @[EXU.scala 60:11] @[EXU.scala 60:11] @[EXU.scala 60:11] @[EXU.scala 79:18] @[WBU.scala 111:35] @[Checker.scala 75:21] @[Pipeline.scala 30:16]
8271 slice 10 472 31 0 ; @[WBU.scala 112:35] @[Checker.scala 76:21]
8272 zero 10
8273 ite 10 471 8271 8272 ; @[RiscvCore.scala 96:18 97:10]
8274 slice 153 8273 6 0 ; @[RiscvCore.scala 99:16]
8275 const 153 0010011
8276 eq 1 8275 8274 ; @[RiscvCore.scala 99:24]
8277 slice 1407 8273 31 20 ; @[BitTool.scala 31:23]
8278 slice 514 8273 19 0 ; @[BitTool.scala 32:33]
8279 slice 148 8278 19 15 ; @[BitTool.scala 31:23]
8280 slice 1633 8278 14 0 ; @[BitTool.scala 32:33]
8281 slice 12 8280 14 12 ; @[BitTool.scala 31:23]
8282 slice 1407 8280 11 0 ; @[BitTool.scala 32:33]
8283 slice 148 8282 11 7 ; @[BitTool.scala 31:23]
8284 zero 1407
8285 ite 1407 8276 8277 8284 ; @[BitTool.scala 31:14 RiscvCore.scala 99:24]
8286 zero 1407
8287 ite 1407 471 8285 8286 ; @[RiscvCore.scala 96:18]
8288 slice 1 8287 11 11 ; @[BitTool.scala 9:20]
8289 ones 2739
8290 zero 2739
8291 ite 2739 8288 8289 8290 ; @[Bitwise.scala 72:12]
8292 concat 7 8291 8287 ; @[Cat.scala 30:58]
8293 zero 12
8294 ite 12 8276 8281 8293 ; @[BitTool.scala 31:14 RiscvCore.scala 99:24]
8295 zero 12
8296 ite 12 471 8294 8295 ; @[RiscvCore.scala 96:18]
8297 zero 12
8298 eq 1 8297 8296 ; @[RiscvCore.scala 106:24]
8299 zero 148
8300 ite 148 8276 8279 8299 ; @[BitTool.scala 31:14 RiscvCore.scala 99:24]
8301 zero 148
8302 ite 148 471 8300 8301 ; @[RiscvCore.scala 96:18]
8303 zero 1
8304 uext 148 8303 4
8305 neq 1 8304 8302 ; @[RiscvCore.scala 108:{64,64}]
8306 zero 7
8307 ite 7 8305 95 8306 ; @[RiscvCore.scala 108:{64,64}]
8308 one 1
8309 uext 148 8308 4
8310 eq 1 8309 8302
8311 ite 7 8310 399 8307 ; @[RiscvCore.scala 108:{64,64}]
8312 const 51 10
8313 uext 148 8312 3
8314 eq 1 8313 8302
8315 ite 7 8314 400 8311 ; @[RiscvCore.scala 108:{64,64}]
8316 ones 51
8317 uext 148 8316 3
8318 eq 1 8317 8302
8319 ite 7 8318 401 8315 ; @[RiscvCore.scala 108:{64,64}]
8320 const 12 100
8321 uext 148 8320 2
8322 eq 1 8321 8302
8323 ite 7 8322 402 8319 ; @[RiscvCore.scala 108:{64,64}]
8324 const 12 101
8325 uext 148 8324 2
8326 eq 1 8325 8302
8327 ite 7 8326 403 8323 ; @[RiscvCore.scala 108:{64,64}]
8328 const 12 110
8329 uext 148 8328 2
8330 eq 1 8329 8302
8331 ite 7 8330 404 8327 ; @[RiscvCore.scala 108:{64,64}]
8332 ones 12
8333 uext 148 8332 2
8334 eq 1 8333 8302
8335 ite 7 8334 405 8331 ; @[RiscvCore.scala 108:{64,64}]
8336 const 5 1000
8337 uext 148 8336 1
8338 eq 1 8337 8302
8339 ite 7 8338 406 8335 ; @[RiscvCore.scala 108:{64,64}]
8340 const 5 1001
8341 uext 148 8340 1
8342 eq 1 8341 8302
8343 ite 7 8342 407 8339 ; @[RiscvCore.scala 108:{64,64}]
8344 const 5 1010
8345 uext 148 8344 1
8346 eq 1 8345 8302
8347 ite 7 8346 408 8343 ; @[RiscvCore.scala 108:{64,64}]
8348 const 5 1011
8349 uext 148 8348 1
8350 eq 1 8349 8302
8351 ite 7 8350 409 8347 ; @[RiscvCore.scala 108:{64,64}]
8352 const 5 1100
8353 uext 148 8352 1
8354 eq 1 8353 8302
8355 ite 7 8354 410 8351 ; @[RiscvCore.scala 108:{64,64}]
8356 const 5 1101
8357 uext 148 8356 1
8358 eq 1 8357 8302
8359 ite 7 8358 411 8355 ; @[RiscvCore.scala 108:{64,64}]
8360 const 5 1110
8361 uext 148 8360 1
8362 eq 1 8361 8302
8363 ite 7 8362 412 8359 ; @[RiscvCore.scala 108:{64,64}]
8364 ones 5
8365 uext 148 8364 1
8366 eq 1 8365 8302
8367 ite 7 8366 413 8363 ; @[RiscvCore.scala 108:{64,64}]
8368 const 148 10000
8369 eq 1 8368 8302
8370 ite 7 8369 414 8367 ; @[RiscvCore.scala 108:{64,64}]
8371 const 148 10001
8372 eq 1 8371 8302
8373 ite 7 8372 415 8370 ; @[RiscvCore.scala 108:{64,64}]
8374 const 148 10010
8375 eq 1 8374 8302
8376 ite 7 8375 416 8373 ; @[RiscvCore.scala 108:{64,64}]
8377 const 148 10011
8378 eq 1 8377 8302
8379 ite 7 8378 417 8376 ; @[RiscvCore.scala 108:{64,64}]
8380 const 148 10100
8381 eq 1 8380 8302
8382 ite 7 8381 418 8379 ; @[RiscvCore.scala 108:{64,64}]
8383 const 148 10101
8384 eq 1 8383 8302
8385 ite 7 8384 419 8382 ; @[RiscvCore.scala 108:{64,64}]
8386 const 148 10110
8387 eq 1 8386 8302
8388 ite 7 8387 420 8385 ; @[RiscvCore.scala 108:{64,64}]
8389 const 148 10111
8390 eq 1 8389 8302
8391 ite 7 8390 421 8388 ; @[RiscvCore.scala 108:{64,64}]
8392 const 148 11000
8393 eq 1 8392 8302
8394 ite 7 8393 422 8391 ; @[RiscvCore.scala 108:{64,64}]
8395 const 148 11001
8396 eq 1 8395 8302
8397 ite 7 8396 423 8394 ; @[RiscvCore.scala 108:{64,64}]
8398 const 148 11010
8399 eq 1 8398 8302
8400 ite 7 8399 424 8397 ; @[RiscvCore.scala 108:{64,64}]
8401 const 148 11011
8402 eq 1 8401 8302
8403 ite 7 8402 425 8400 ; @[RiscvCore.scala 108:{64,64}]
8404 const 148 11100
8405 eq 1 8404 8302
8406 ite 7 8405 426 8403 ; @[RiscvCore.scala 108:{64,64}]
8407 const 148 11101
8408 eq 1 8407 8302
8409 ite 7 8408 427 8406 ; @[RiscvCore.scala 108:{64,64}]
8410 const 148 11110
8411 eq 1 8410 8302
8412 ite 7 8411 428 8409 ; @[RiscvCore.scala 108:{64,64}]
8413 ones 148
8414 eq 1 8413 8302
8415 ite 7 8414 429 8412 ; @[RiscvCore.scala 108:{64,64}]
8416 const 153 0110111
8417 eq 1 8416 8274 ; @[RiscvCore.scala 99:24]
8418 slice 514 8273 31 12 ; @[BitTool.scala 31:23]
8419 const 153 0010111
8420 eq 1 8419 8274 ; @[RiscvCore.scala 99:24]
8421 zero 514
8422 ite 514 8420 8418 8421 ; @[BitTool.scala 31:14 RiscvCore.scala 99:24]
8423 ite 514 8417 8418 8422 ; @[BitTool.scala 31:14 RiscvCore.scala 99:24]
8424 zero 514
8425 ite 514 8276 8424 8423 ; @[RiscvCore.scala 99:24]
8426 zero 514
8427 ite 514 471 8425 8426 ; @[RiscvCore.scala 96:18]
8428 zero 1407
8429 concat 10 8427 8428 ; @[Cat.scala 30:58]
8430 slice 1 8429 31 31 ; @[BitTool.scala 9:20]
8431 ones 10
8432 zero 10
8433 ite 10 8430 8431 8432 ; @[Bitwise.scala 72:12]
8434 concat 7 8433 8429 ; @[Cat.scala 30:58]
8435 zero 7
8436 ite 7 8420 8434 8435 ; @[RiscvCore.scala 57:119 99:24]
8437 ite 7 8417 8434 8436 ; @[RiscvCore.scala 57:119 99:24]
8438 ite 7 8276 8292 8437 ; @[RiscvCore.scala 54:119 99:24]
8439 zero 7
8440 ite 7 471 8438 8439 ; @[RiscvCore.scala 96:18]
8441 uext 326 8415 1
8442 uext 326 8440 1
8443 add 326 8441 8442 ; @[RiscvCore.scala 108:64]
8444 slice 7 8443 63 0 ; @[RiscvCore.scala 108:64]
8445 slice 1407 8273 11 0 ; @[BitTool.scala 32:33]
8446 slice 148 8445 11 7 ; @[BitTool.scala 31:23]
8447 zero 148
8448 ite 148 8420 8446 8447 ; @[BitTool.scala 31:14 RiscvCore.scala 99:24]
8449 ite 148 8417 8446 8448 ; @[BitTool.scala 31:14 RiscvCore.scala 99:24]
8450 ite 148 8276 8283 8449 ; @[BitTool.scala 31:14 RiscvCore.scala 99:24]
8451 zero 148
8452 ite 148 471 8450 8451 ; @[RiscvCore.scala 96:18]
8453 one 1
8454 uext 148 8453 4
8455 eq 1 8454 8452
8456 ite 7 8455 8444 399 ; @[RiscvCore.scala 108:{48,48} 93:8]
8457 const 51 10
8458 uext 148 8457 3
8459 eq 1 8458 8452
8460 ite 7 8459 8444 400 ; @[RiscvCore.scala 108:{48,48} 93:8]
8461 ones 51
8462 uext 148 8461 3
8463 eq 1 8462 8452
8464 ite 7 8463 8444 401 ; @[RiscvCore.scala 108:{48,48} 93:8]
8465 const 12 100
8466 uext 148 8465 2
8467 eq 1 8466 8452
8468 ite 7 8467 8444 402 ; @[RiscvCore.scala 108:{48,48} 93:8]
8469 const 12 101
8470 uext 148 8469 2
8471 eq 1 8470 8452
8472 ite 7 8471 8444 403 ; @[RiscvCore.scala 108:{48,48} 93:8]
8473 const 12 110
8474 uext 148 8473 2
8475 eq 1 8474 8452
8476 ite 7 8475 8444 404 ; @[RiscvCore.scala 108:{48,48} 93:8]
8477 ones 12
8478 uext 148 8477 2
8479 eq 1 8478 8452
8480 ite 7 8479 8444 405 ; @[RiscvCore.scala 108:{48,48} 93:8]
8481 const 5 1000
8482 uext 148 8481 1
8483 eq 1 8482 8452
8484 ite 7 8483 8444 406 ; @[RiscvCore.scala 108:{48,48} 93:8]
8485 const 5 1001
8486 uext 148 8485 1
8487 eq 1 8486 8452
8488 ite 7 8487 8444 407 ; @[RiscvCore.scala 108:{48,48} 93:8]
8489 const 5 1010
8490 uext 148 8489 1
8491 eq 1 8490 8452
8492 ite 7 8491 8444 408 ; @[RiscvCore.scala 108:{48,48} 93:8]
8493 const 5 1011
8494 uext 148 8493 1
8495 eq 1 8494 8452
8496 ite 7 8495 8444 409 ; @[RiscvCore.scala 108:{48,48} 93:8]
8497 const 5 1100
8498 uext 148 8497 1
8499 eq 1 8498 8452
8500 ite 7 8499 8444 410 ; @[RiscvCore.scala 108:{48,48} 93:8]
8501 const 5 1101
8502 uext 148 8501 1
8503 eq 1 8502 8452
8504 ite 7 8503 8444 411 ; @[RiscvCore.scala 108:{48,48} 93:8]
8505 const 5 1110
8506 uext 148 8505 1
8507 eq 1 8506 8452
8508 ite 7 8507 8444 412 ; @[RiscvCore.scala 108:{48,48} 93:8]
8509 ones 5
8510 uext 148 8509 1
8511 eq 1 8510 8452
8512 ite 7 8511 8444 413 ; @[RiscvCore.scala 108:{48,48} 93:8]
8513 const 148 10000
8514 eq 1 8513 8452
8515 ite 7 8514 8444 414 ; @[RiscvCore.scala 108:{48,48} 93:8]
8516 const 148 10001
8517 eq 1 8516 8452
8518 ite 7 8517 8444 415 ; @[RiscvCore.scala 108:{48,48} 93:8]
8519 const 148 10010
8520 eq 1 8519 8452
8521 ite 7 8520 8444 416 ; @[RiscvCore.scala 108:{48,48} 93:8]
8522 const 148 10011
8523 eq 1 8522 8452
8524 ite 7 8523 8444 417 ; @[RiscvCore.scala 108:{48,48} 93:8]
8525 const 148 10100
8526 eq 1 8525 8452
8527 ite 7 8526 8444 418 ; @[RiscvCore.scala 108:{48,48} 93:8]
8528 const 148 10101
8529 eq 1 8528 8452
8530 ite 7 8529 8444 419 ; @[RiscvCore.scala 108:{48,48} 93:8]
8531 const 148 10110
8532 eq 1 8531 8452
8533 ite 7 8532 8444 420 ; @[RiscvCore.scala 108:{48,48} 93:8]
8534 const 148 10111
8535 eq 1 8534 8452
8536 ite 7 8535 8444 421 ; @[RiscvCore.scala 108:{48,48} 93:8]
8537 const 148 11000
8538 eq 1 8537 8452
8539 ite 7 8538 8444 422 ; @[RiscvCore.scala 108:{48,48} 93:8]
8540 const 148 11001
8541 eq 1 8540 8452
8542 ite 7 8541 8444 423 ; @[RiscvCore.scala 108:{48,48} 93:8]
8543 const 148 11010
8544 eq 1 8543 8452
8545 ite 7 8544 8444 424 ; @[RiscvCore.scala 108:{48,48} 93:8]
8546 const 148 11011
8547 eq 1 8546 8452
8548 ite 7 8547 8444 425 ; @[RiscvCore.scala 108:{48,48} 93:8]
8549 const 148 11100
8550 eq 1 8549 8452
8551 ite 7 8550 8444 426 ; @[RiscvCore.scala 108:{48,48} 93:8]
8552 const 148 11101
8553 eq 1 8552 8452
8554 ite 7 8553 8444 427 ; @[RiscvCore.scala 108:{48,48} 93:8]
8555 const 148 11110
8556 eq 1 8555 8452
8557 ite 7 8556 8444 428 ; @[RiscvCore.scala 108:{48,48} 93:8]
8558 ones 148
8559 eq 1 8558 8452
8560 ite 7 8559 8444 429 ; @[RiscvCore.scala 108:{48,48} 93:8]
8561 const 12 010
8562 eq 1 8561 8296 ; @[RiscvCore.scala 106:24] @[RiscvCore.scala 109:68] @[RiscvCore.scala 109:81]
8563 sgte 1 8415 8440
8564 not 1 8563 ; @[RiscvCore.scala 109:75]
8565 uext 7 8564 63 ; @[RiscvCore.scala 109:{48,48}]
8566 one 1
8567 uext 148 8566 4
8568 eq 1 8567 8452
8569 ite 7 8568 8565 399 ; @[RiscvCore.scala 109:{48,48} 93:8]
8570 const 51 10
8571 uext 148 8570 3
8572 eq 1 8571 8452
8573 ite 7 8572 8565 400 ; @[RiscvCore.scala 109:{48,48} 93:8]
8574 ones 51
8575 uext 148 8574 3
8576 eq 1 8575 8452
8577 ite 7 8576 8565 401 ; @[RiscvCore.scala 109:{48,48} 93:8]
8578 const 12 100
8579 uext 148 8578 2
8580 eq 1 8579 8452
8581 ite 7 8580 8565 402 ; @[RiscvCore.scala 109:{48,48} 93:8]
8582 const 12 101
8583 uext 148 8582 2
8584 eq 1 8583 8452
8585 ite 7 8584 8565 403 ; @[RiscvCore.scala 109:{48,48} 93:8]
8586 const 12 110
8587 uext 148 8586 2
8588 eq 1 8587 8452
8589 ite 7 8588 8565 404 ; @[RiscvCore.scala 109:{48,48} 93:8]
8590 ones 12
8591 uext 148 8590 2
8592 eq 1 8591 8452
8593 ite 7 8592 8565 405 ; @[RiscvCore.scala 109:{48,48} 93:8]
8594 const 5 1000
8595 uext 148 8594 1
8596 eq 1 8595 8452
8597 ite 7 8596 8565 406 ; @[RiscvCore.scala 109:{48,48} 93:8]
8598 const 5 1001
8599 uext 148 8598 1
8600 eq 1 8599 8452
8601 ite 7 8600 8565 407 ; @[RiscvCore.scala 109:{48,48} 93:8]
8602 const 5 1010
8603 uext 148 8602 1
8604 eq 1 8603 8452
8605 ite 7 8604 8565 408 ; @[RiscvCore.scala 109:{48,48} 93:8]
8606 const 5 1011
8607 uext 148 8606 1
8608 eq 1 8607 8452
8609 ite 7 8608 8565 409 ; @[RiscvCore.scala 109:{48,48} 93:8]
8610 const 5 1100
8611 uext 148 8610 1
8612 eq 1 8611 8452
8613 ite 7 8612 8565 410 ; @[RiscvCore.scala 109:{48,48} 93:8]
8614 const 5 1101
8615 uext 148 8614 1
8616 eq 1 8615 8452
8617 ite 7 8616 8565 411 ; @[RiscvCore.scala 109:{48,48} 93:8]
8618 const 5 1110
8619 uext 148 8618 1
8620 eq 1 8619 8452
8621 ite 7 8620 8565 412 ; @[RiscvCore.scala 109:{48,48} 93:8]
8622 ones 5
8623 uext 148 8622 1
8624 eq 1 8623 8452
8625 ite 7 8624 8565 413 ; @[RiscvCore.scala 109:{48,48} 93:8]
8626 const 148 10000
8627 eq 1 8626 8452
8628 ite 7 8627 8565 414 ; @[RiscvCore.scala 109:{48,48} 93:8]
8629 const 148 10001
8630 eq 1 8629 8452
8631 ite 7 8630 8565 415 ; @[RiscvCore.scala 109:{48,48} 93:8]
8632 const 148 10010
8633 eq 1 8632 8452
8634 ite 7 8633 8565 416 ; @[RiscvCore.scala 109:{48,48} 93:8]
8635 const 148 10011
8636 eq 1 8635 8452
8637 ite 7 8636 8565 417 ; @[RiscvCore.scala 109:{48,48} 93:8]
8638 const 148 10100
8639 eq 1 8638 8452
8640 ite 7 8639 8565 418 ; @[RiscvCore.scala 109:{48,48} 93:8]
8641 const 148 10101
8642 eq 1 8641 8452
8643 ite 7 8642 8565 419 ; @[RiscvCore.scala 109:{48,48} 93:8]
8644 const 148 10110
8645 eq 1 8644 8452
8646 ite 7 8645 8565 420 ; @[RiscvCore.scala 109:{48,48} 93:8]
8647 const 148 10111
8648 eq 1 8647 8452
8649 ite 7 8648 8565 421 ; @[RiscvCore.scala 109:{48,48} 93:8]
8650 const 148 11000
8651 eq 1 8650 8452
8652 ite 7 8651 8565 422 ; @[RiscvCore.scala 109:{48,48} 93:8]
8653 const 148 11001
8654 eq 1 8653 8452
8655 ite 7 8654 8565 423 ; @[RiscvCore.scala 109:{48,48} 93:8]
8656 const 148 11010
8657 eq 1 8656 8452
8658 ite 7 8657 8565 424 ; @[RiscvCore.scala 109:{48,48} 93:8]
8659 const 148 11011
8660 eq 1 8659 8452
8661 ite 7 8660 8565 425 ; @[RiscvCore.scala 109:{48,48} 93:8]
8662 const 148 11100
8663 eq 1 8662 8452
8664 ite 7 8663 8565 426 ; @[RiscvCore.scala 109:{48,48} 93:8]
8665 const 148 11101
8666 eq 1 8665 8452
8667 ite 7 8666 8565 427 ; @[RiscvCore.scala 109:{48,48} 93:8]
8668 const 148 11110
8669 eq 1 8668 8452
8670 ite 7 8669 8565 428 ; @[RiscvCore.scala 109:{48,48} 93:8]
8671 ones 148
8672 eq 1 8671 8452
8673 ite 7 8672 8565 429 ; @[RiscvCore.scala 109:{48,48} 93:8]
8674 const 12 011
8675 eq 1 8674 8296 ; @[RiscvCore.scala 106:24]
8676 ugte 1 8415 8440
8677 not 1 8676 ; @[RiscvCore.scala 110:68]
8678 uext 7 8677 63 ; @[RiscvCore.scala 110:{48,48}]
8679 one 1
8680 uext 148 8679 4
8681 eq 1 8680 8452
8682 ite 7 8681 8678 399 ; @[RiscvCore.scala 110:{48,48} 93:8]
8683 const 51 10
8684 uext 148 8683 3
8685 eq 1 8684 8452
8686 ite 7 8685 8678 400 ; @[RiscvCore.scala 110:{48,48} 93:8]
8687 ones 51
8688 uext 148 8687 3
8689 eq 1 8688 8452
8690 ite 7 8689 8678 401 ; @[RiscvCore.scala 110:{48,48} 93:8]
8691 const 12 100
8692 uext 148 8691 2
8693 eq 1 8692 8452
8694 ite 7 8693 8678 402 ; @[RiscvCore.scala 110:{48,48} 93:8]
8695 const 12 101
8696 uext 148 8695 2
8697 eq 1 8696 8452
8698 ite 7 8697 8678 403 ; @[RiscvCore.scala 110:{48,48} 93:8]
8699 const 12 110
8700 uext 148 8699 2
8701 eq 1 8700 8452
8702 ite 7 8701 8678 404 ; @[RiscvCore.scala 110:{48,48} 93:8]
8703 ones 12
8704 uext 148 8703 2
8705 eq 1 8704 8452
8706 ite 7 8705 8678 405 ; @[RiscvCore.scala 110:{48,48} 93:8]
8707 const 5 1000
8708 uext 148 8707 1
8709 eq 1 8708 8452
8710 ite 7 8709 8678 406 ; @[RiscvCore.scala 110:{48,48} 93:8]
8711 const 5 1001
8712 uext 148 8711 1
8713 eq 1 8712 8452
8714 ite 7 8713 8678 407 ; @[RiscvCore.scala 110:{48,48} 93:8]
8715 const 5 1010
8716 uext 148 8715 1
8717 eq 1 8716 8452
8718 ite 7 8717 8678 408 ; @[RiscvCore.scala 110:{48,48} 93:8]
8719 const 5 1011
8720 uext 148 8719 1
8721 eq 1 8720 8452
8722 ite 7 8721 8678 409 ; @[RiscvCore.scala 110:{48,48} 93:8]
8723 const 5 1100
8724 uext 148 8723 1
8725 eq 1 8724 8452
8726 ite 7 8725 8678 410 ; @[RiscvCore.scala 110:{48,48} 93:8]
8727 const 5 1101
8728 uext 148 8727 1
8729 eq 1 8728 8452
8730 ite 7 8729 8678 411 ; @[RiscvCore.scala 110:{48,48} 93:8]
8731 const 5 1110
8732 uext 148 8731 1
8733 eq 1 8732 8452
8734 ite 7 8733 8678 412 ; @[RiscvCore.scala 110:{48,48} 93:8]
8735 ones 5
8736 uext 148 8735 1
8737 eq 1 8736 8452
8738 ite 7 8737 8678 413 ; @[RiscvCore.scala 110:{48,48} 93:8]
8739 const 148 10000
8740 eq 1 8739 8452
8741 ite 7 8740 8678 414 ; @[RiscvCore.scala 110:{48,48} 93:8]
8742 const 148 10001
8743 eq 1 8742 8452
8744 ite 7 8743 8678 415 ; @[RiscvCore.scala 110:{48,48} 93:8]
8745 const 148 10010
8746 eq 1 8745 8452
8747 ite 7 8746 8678 416 ; @[RiscvCore.scala 110:{48,48} 93:8]
8748 const 148 10011
8749 eq 1 8748 8452
8750 ite 7 8749 8678 417 ; @[RiscvCore.scala 110:{48,48} 93:8]
8751 const 148 10100
8752 eq 1 8751 8452
8753 ite 7 8752 8678 418 ; @[RiscvCore.scala 110:{48,48} 93:8]
8754 const 148 10101
8755 eq 1 8754 8452
8756 ite 7 8755 8678 419 ; @[RiscvCore.scala 110:{48,48} 93:8]
8757 const 148 10110
8758 eq 1 8757 8452
8759 ite 7 8758 8678 420 ; @[RiscvCore.scala 110:{48,48} 93:8]
8760 const 148 10111
8761 eq 1 8760 8452
8762 ite 7 8761 8678 421 ; @[RiscvCore.scala 110:{48,48} 93:8]
8763 const 148 11000
8764 eq 1 8763 8452
8765 ite 7 8764 8678 422 ; @[RiscvCore.scala 110:{48,48} 93:8]
8766 const 148 11001
8767 eq 1 8766 8452
8768 ite 7 8767 8678 423 ; @[RiscvCore.scala 110:{48,48} 93:8]
8769 const 148 11010
8770 eq 1 8769 8452
8771 ite 7 8770 8678 424 ; @[RiscvCore.scala 110:{48,48} 93:8]
8772 const 148 11011
8773 eq 1 8772 8452
8774 ite 7 8773 8678 425 ; @[RiscvCore.scala 110:{48,48} 93:8]
8775 const 148 11100
8776 eq 1 8775 8452
8777 ite 7 8776 8678 426 ; @[RiscvCore.scala 110:{48,48} 93:8]
8778 const 148 11101
8779 eq 1 8778 8452
8780 ite 7 8779 8678 427 ; @[RiscvCore.scala 110:{48,48} 93:8]
8781 const 148 11110
8782 eq 1 8781 8452
8783 ite 7 8782 8678 428 ; @[RiscvCore.scala 110:{48,48} 93:8]
8784 ones 148
8785 eq 1 8784 8452
8786 ite 7 8785 8678 429 ; @[RiscvCore.scala 110:{48,48} 93:8]
8787 ones 12
8788 eq 1 8787 8296 ; @[RiscvCore.scala 106:24]
8789 and 7 8415 8440 ; @[RiscvCore.scala 112:64]
8790 one 1
8791 uext 148 8790 4
8792 eq 1 8791 8452
8793 ite 7 8792 8789 399 ; @[RiscvCore.scala 112:{48,48} 93:8]
8794 const 51 10
8795 uext 148 8794 3
8796 eq 1 8795 8452
8797 ite 7 8796 8789 400 ; @[RiscvCore.scala 112:{48,48} 93:8]
8798 ones 51
8799 uext 148 8798 3
8800 eq 1 8799 8452
8801 ite 7 8800 8789 401 ; @[RiscvCore.scala 112:{48,48} 93:8]
8802 const 12 100
8803 uext 148 8802 2
8804 eq 1 8803 8452
8805 ite 7 8804 8789 402 ; @[RiscvCore.scala 112:{48,48} 93:8]
8806 const 12 101
8807 uext 148 8806 2
8808 eq 1 8807 8452
8809 ite 7 8808 8789 403 ; @[RiscvCore.scala 112:{48,48} 93:8]
8810 const 12 110
8811 uext 148 8810 2
8812 eq 1 8811 8452
8813 ite 7 8812 8789 404 ; @[RiscvCore.scala 112:{48,48} 93:8]
8814 ones 12
8815 uext 148 8814 2
8816 eq 1 8815 8452
8817 ite 7 8816 8789 405 ; @[RiscvCore.scala 112:{48,48} 93:8]
8818 const 5 1000
8819 uext 148 8818 1
8820 eq 1 8819 8452
8821 ite 7 8820 8789 406 ; @[RiscvCore.scala 112:{48,48} 93:8]
8822 const 5 1001
8823 uext 148 8822 1
8824 eq 1 8823 8452
8825 ite 7 8824 8789 407 ; @[RiscvCore.scala 112:{48,48} 93:8]
8826 const 5 1010
8827 uext 148 8826 1
8828 eq 1 8827 8452
8829 ite 7 8828 8789 408 ; @[RiscvCore.scala 112:{48,48} 93:8]
8830 const 5 1011
8831 uext 148 8830 1
8832 eq 1 8831 8452
8833 ite 7 8832 8789 409 ; @[RiscvCore.scala 112:{48,48} 93:8]
8834 const 5 1100
8835 uext 148 8834 1
8836 eq 1 8835 8452
8837 ite 7 8836 8789 410 ; @[RiscvCore.scala 112:{48,48} 93:8]
8838 const 5 1101
8839 uext 148 8838 1
8840 eq 1 8839 8452
8841 ite 7 8840 8789 411 ; @[RiscvCore.scala 112:{48,48} 93:8]
8842 const 5 1110
8843 uext 148 8842 1
8844 eq 1 8843 8452
8845 ite 7 8844 8789 412 ; @[RiscvCore.scala 112:{48,48} 93:8]
8846 ones 5
8847 uext 148 8846 1
8848 eq 1 8847 8452
8849 ite 7 8848 8789 413 ; @[RiscvCore.scala 112:{48,48} 93:8]
8850 const 148 10000
8851 eq 1 8850 8452
8852 ite 7 8851 8789 414 ; @[RiscvCore.scala 112:{48,48} 93:8]
8853 const 148 10001
8854 eq 1 8853 8452
8855 ite 7 8854 8789 415 ; @[RiscvCore.scala 112:{48,48} 93:8]
8856 const 148 10010
8857 eq 1 8856 8452
8858 ite 7 8857 8789 416 ; @[RiscvCore.scala 112:{48,48} 93:8]
8859 const 148 10011
8860 eq 1 8859 8452
8861 ite 7 8860 8789 417 ; @[RiscvCore.scala 112:{48,48} 93:8]
8862 const 148 10100
8863 eq 1 8862 8452
8864 ite 7 8863 8789 418 ; @[RiscvCore.scala 112:{48,48} 93:8]
8865 const 148 10101
8866 eq 1 8865 8452
8867 ite 7 8866 8789 419 ; @[RiscvCore.scala 112:{48,48} 93:8]
8868 const 148 10110
8869 eq 1 8868 8452
8870 ite 7 8869 8789 420 ; @[RiscvCore.scala 112:{48,48} 93:8]
8871 const 148 10111
8872 eq 1 8871 8452
8873 ite 7 8872 8789 421 ; @[RiscvCore.scala 112:{48,48} 93:8]
8874 const 148 11000
8875 eq 1 8874 8452
8876 ite 7 8875 8789 422 ; @[RiscvCore.scala 112:{48,48} 93:8]
8877 const 148 11001
8878 eq 1 8877 8452
8879 ite 7 8878 8789 423 ; @[RiscvCore.scala 112:{48,48} 93:8]
8880 const 148 11010
8881 eq 1 8880 8452
8882 ite 7 8881 8789 424 ; @[RiscvCore.scala 112:{48,48} 93:8]
8883 const 148 11011
8884 eq 1 8883 8452
8885 ite 7 8884 8789 425 ; @[RiscvCore.scala 112:{48,48} 93:8]
8886 const 148 11100
8887 eq 1 8886 8452
8888 ite 7 8887 8789 426 ; @[RiscvCore.scala 112:{48,48} 93:8]
8889 const 148 11101
8890 eq 1 8889 8452
8891 ite 7 8890 8789 427 ; @[RiscvCore.scala 112:{48,48} 93:8]
8892 const 148 11110
8893 eq 1 8892 8452
8894 ite 7 8893 8789 428 ; @[RiscvCore.scala 112:{48,48} 93:8]
8895 ones 148
8896 eq 1 8895 8452
8897 ite 7 8896 8789 429 ; @[RiscvCore.scala 112:{48,48} 93:8]
8898 const 12 110
8899 eq 1 8898 8296 ; @[RiscvCore.scala 106:24]
8900 or 7 8415 8440 ; @[RiscvCore.scala 113:64]
8901 one 1
8902 uext 148 8901 4
8903 eq 1 8902 8452
8904 ite 7 8903 8900 399 ; @[RiscvCore.scala 113:{48,48} 93:8]
8905 const 51 10
8906 uext 148 8905 3
8907 eq 1 8906 8452
8908 ite 7 8907 8900 400 ; @[RiscvCore.scala 113:{48,48} 93:8]
8909 ones 51
8910 uext 148 8909 3
8911 eq 1 8910 8452
8912 ite 7 8911 8900 401 ; @[RiscvCore.scala 113:{48,48} 93:8]
8913 const 12 100
8914 uext 148 8913 2
8915 eq 1 8914 8452
8916 ite 7 8915 8900 402 ; @[RiscvCore.scala 113:{48,48} 93:8]
8917 const 12 101
8918 uext 148 8917 2
8919 eq 1 8918 8452
8920 ite 7 8919 8900 403 ; @[RiscvCore.scala 113:{48,48} 93:8]
8921 const 12 110
8922 uext 148 8921 2
8923 eq 1 8922 8452
8924 ite 7 8923 8900 404 ; @[RiscvCore.scala 113:{48,48} 93:8]
8925 ones 12
8926 uext 148 8925 2
8927 eq 1 8926 8452
8928 ite 7 8927 8900 405 ; @[RiscvCore.scala 113:{48,48} 93:8]
8929 const 5 1000
8930 uext 148 8929 1
8931 eq 1 8930 8452
8932 ite 7 8931 8900 406 ; @[RiscvCore.scala 113:{48,48} 93:8]
8933 const 5 1001
8934 uext 148 8933 1
8935 eq 1 8934 8452
8936 ite 7 8935 8900 407 ; @[RiscvCore.scala 113:{48,48} 93:8]
8937 const 5 1010
8938 uext 148 8937 1
8939 eq 1 8938 8452
8940 ite 7 8939 8900 408 ; @[RiscvCore.scala 113:{48,48} 93:8]
8941 const 5 1011
8942 uext 148 8941 1
8943 eq 1 8942 8452
8944 ite 7 8943 8900 409 ; @[RiscvCore.scala 113:{48,48} 93:8]
8945 const 5 1100
8946 uext 148 8945 1
8947 eq 1 8946 8452
8948 ite 7 8947 8900 410 ; @[RiscvCore.scala 113:{48,48} 93:8]
8949 const 5 1101
8950 uext 148 8949 1
8951 eq 1 8950 8452
8952 ite 7 8951 8900 411 ; @[RiscvCore.scala 113:{48,48} 93:8]
8953 const 5 1110
8954 uext 148 8953 1
8955 eq 1 8954 8452
8956 ite 7 8955 8900 412 ; @[RiscvCore.scala 113:{48,48} 93:8]
8957 ones 5
8958 uext 148 8957 1
8959 eq 1 8958 8452
8960 ite 7 8959 8900 413 ; @[RiscvCore.scala 113:{48,48} 93:8]
8961 const 148 10000
8962 eq 1 8961 8452
8963 ite 7 8962 8900 414 ; @[RiscvCore.scala 113:{48,48} 93:8]
8964 const 148 10001
8965 eq 1 8964 8452
8966 ite 7 8965 8900 415 ; @[RiscvCore.scala 113:{48,48} 93:8]
8967 const 148 10010
8968 eq 1 8967 8452
8969 ite 7 8968 8900 416 ; @[RiscvCore.scala 113:{48,48} 93:8]
8970 const 148 10011
8971 eq 1 8970 8452
8972 ite 7 8971 8900 417 ; @[RiscvCore.scala 113:{48,48} 93:8]
8973 const 148 10100
8974 eq 1 8973 8452
8975 ite 7 8974 8900 418 ; @[RiscvCore.scala 113:{48,48} 93:8]
8976 const 148 10101
8977 eq 1 8976 8452
8978 ite 7 8977 8900 419 ; @[RiscvCore.scala 113:{48,48} 93:8]
8979 const 148 10110
8980 eq 1 8979 8452
8981 ite 7 8980 8900 420 ; @[RiscvCore.scala 113:{48,48} 93:8]
8982 const 148 10111
8983 eq 1 8982 8452
8984 ite 7 8983 8900 421 ; @[RiscvCore.scala 113:{48,48} 93:8]
8985 const 148 11000
8986 eq 1 8985 8452
8987 ite 7 8986 8900 422 ; @[RiscvCore.scala 113:{48,48} 93:8]
8988 const 148 11001
8989 eq 1 8988 8452
8990 ite 7 8989 8900 423 ; @[RiscvCore.scala 113:{48,48} 93:8]
8991 const 148 11010
8992 eq 1 8991 8452
8993 ite 7 8992 8900 424 ; @[RiscvCore.scala 113:{48,48} 93:8]
8994 const 148 11011
8995 eq 1 8994 8452
8996 ite 7 8995 8900 425 ; @[RiscvCore.scala 113:{48,48} 93:8]
8997 const 148 11100
8998 eq 1 8997 8452
8999 ite 7 8998 8900 426 ; @[RiscvCore.scala 113:{48,48} 93:8]
9000 const 148 11101
9001 eq 1 9000 8452
9002 ite 7 9001 8900 427 ; @[RiscvCore.scala 113:{48,48} 93:8]
9003 const 148 11110
9004 eq 1 9003 8452
9005 ite 7 9004 8900 428 ; @[RiscvCore.scala 113:{48,48} 93:8]
9006 ones 148
9007 eq 1 9006 8452
9008 ite 7 9007 8900 429 ; @[RiscvCore.scala 113:{48,48} 93:8]
9009 const 12 100
9010 eq 1 9009 8296 ; @[RiscvCore.scala 106:24]
9011 xor 7 8415 8440 ; @[RiscvCore.scala 114:64]
9012 one 1
9013 uext 148 9012 4
9014 eq 1 9013 8452
9015 ite 7 9014 9011 399 ; @[RiscvCore.scala 114:{48,48} 93:8]
9016 const 51 10
9017 uext 148 9016 3
9018 eq 1 9017 8452
9019 ite 7 9018 9011 400 ; @[RiscvCore.scala 114:{48,48} 93:8]
9020 ones 51
9021 uext 148 9020 3
9022 eq 1 9021 8452
9023 ite 7 9022 9011 401 ; @[RiscvCore.scala 114:{48,48} 93:8]
9024 const 12 100
9025 uext 148 9024 2
9026 eq 1 9025 8452
9027 ite 7 9026 9011 402 ; @[RiscvCore.scala 114:{48,48} 93:8]
9028 const 12 101
9029 uext 148 9028 2
9030 eq 1 9029 8452
9031 ite 7 9030 9011 403 ; @[RiscvCore.scala 114:{48,48} 93:8]
9032 const 12 110
9033 uext 148 9032 2
9034 eq 1 9033 8452
9035 ite 7 9034 9011 404 ; @[RiscvCore.scala 114:{48,48} 93:8]
9036 ones 12
9037 uext 148 9036 2
9038 eq 1 9037 8452
9039 ite 7 9038 9011 405 ; @[RiscvCore.scala 114:{48,48} 93:8]
9040 const 5 1000
9041 uext 148 9040 1
9042 eq 1 9041 8452
9043 ite 7 9042 9011 406 ; @[RiscvCore.scala 114:{48,48} 93:8]
9044 const 5 1001
9045 uext 148 9044 1
9046 eq 1 9045 8452
9047 ite 7 9046 9011 407 ; @[RiscvCore.scala 114:{48,48} 93:8]
9048 const 5 1010
9049 uext 148 9048 1
9050 eq 1 9049 8452
9051 ite 7 9050 9011 408 ; @[RiscvCore.scala 114:{48,48} 93:8]
9052 const 5 1011
9053 uext 148 9052 1
9054 eq 1 9053 8452
9055 ite 7 9054 9011 409 ; @[RiscvCore.scala 114:{48,48} 93:8]
9056 const 5 1100
9057 uext 148 9056 1
9058 eq 1 9057 8452
9059 ite 7 9058 9011 410 ; @[RiscvCore.scala 114:{48,48} 93:8]
9060 const 5 1101
9061 uext 148 9060 1
9062 eq 1 9061 8452
9063 ite 7 9062 9011 411 ; @[RiscvCore.scala 114:{48,48} 93:8]
9064 const 5 1110
9065 uext 148 9064 1
9066 eq 1 9065 8452
9067 ite 7 9066 9011 412 ; @[RiscvCore.scala 114:{48,48} 93:8]
9068 ones 5
9069 uext 148 9068 1
9070 eq 1 9069 8452
9071 ite 7 9070 9011 413 ; @[RiscvCore.scala 114:{48,48} 93:8]
9072 const 148 10000
9073 eq 1 9072 8452
9074 ite 7 9073 9011 414 ; @[RiscvCore.scala 114:{48,48} 93:8]
9075 const 148 10001
9076 eq 1 9075 8452
9077 ite 7 9076 9011 415 ; @[RiscvCore.scala 114:{48,48} 93:8]
9078 const 148 10010
9079 eq 1 9078 8452
9080 ite 7 9079 9011 416 ; @[RiscvCore.scala 114:{48,48} 93:8]
9081 const 148 10011
9082 eq 1 9081 8452
9083 ite 7 9082 9011 417 ; @[RiscvCore.scala 114:{48,48} 93:8]
9084 const 148 10100
9085 eq 1 9084 8452
9086 ite 7 9085 9011 418 ; @[RiscvCore.scala 114:{48,48} 93:8]
9087 const 148 10101
9088 eq 1 9087 8452
9089 ite 7 9088 9011 419 ; @[RiscvCore.scala 114:{48,48} 93:8]
9090 const 148 10110
9091 eq 1 9090 8452
9092 ite 7 9091 9011 420 ; @[RiscvCore.scala 114:{48,48} 93:8]
9093 const 148 10111
9094 eq 1 9093 8452
9095 ite 7 9094 9011 421 ; @[RiscvCore.scala 114:{48,48} 93:8]
9096 const 148 11000
9097 eq 1 9096 8452
9098 ite 7 9097 9011 422 ; @[RiscvCore.scala 114:{48,48} 93:8]
9099 const 148 11001
9100 eq 1 9099 8452
9101 ite 7 9100 9011 423 ; @[RiscvCore.scala 114:{48,48} 93:8]
9102 const 148 11010
9103 eq 1 9102 8452
9104 ite 7 9103 9011 424 ; @[RiscvCore.scala 114:{48,48} 93:8]
9105 const 148 11011
9106 eq 1 9105 8452
9107 ite 7 9106 9011 425 ; @[RiscvCore.scala 114:{48,48} 93:8]
9108 const 148 11100
9109 eq 1 9108 8452
9110 ite 7 9109 9011 426 ; @[RiscvCore.scala 114:{48,48} 93:8]
9111 const 148 11101
9112 eq 1 9111 8452
9113 ite 7 9112 9011 427 ; @[RiscvCore.scala 114:{48,48} 93:8]
9114 const 148 11110
9115 eq 1 9114 8452
9116 ite 7 9115 9011 428 ; @[RiscvCore.scala 114:{48,48} 93:8]
9117 ones 148
9118 eq 1 9117 8452
9119 ite 7 9118 9011 429 ; @[RiscvCore.scala 114:{48,48} 93:8]
9120 ite 7 9010 9015 399 ; @[RiscvCore.scala 106:24 93:8]
9121 ite 7 9010 9019 400 ; @[RiscvCore.scala 106:24 93:8]
9122 ite 7 9010 9023 401 ; @[RiscvCore.scala 106:24 93:8]
9123 ite 7 9010 9027 402 ; @[RiscvCore.scala 106:24 93:8]
9124 ite 7 9010 9031 403 ; @[RiscvCore.scala 106:24 93:8]
9125 ite 7 9010 9035 404 ; @[RiscvCore.scala 106:24 93:8]
9126 ite 7 9010 9039 405 ; @[RiscvCore.scala 106:24 93:8]
9127 ite 7 9010 9043 406 ; @[RiscvCore.scala 106:24 93:8]
9128 ite 7 9010 9047 407 ; @[RiscvCore.scala 106:24 93:8]
9129 ite 7 9010 9051 408 ; @[RiscvCore.scala 106:24 93:8]
9130 ite 7 9010 9055 409 ; @[RiscvCore.scala 106:24 93:8]
9131 ite 7 9010 9059 410 ; @[RiscvCore.scala 106:24 93:8]
9132 ite 7 9010 9063 411 ; @[RiscvCore.scala 106:24 93:8]
9133 ite 7 9010 9067 412 ; @[RiscvCore.scala 106:24 93:8]
9134 ite 7 9010 9071 413 ; @[RiscvCore.scala 106:24 93:8]
9135 ite 7 9010 9074 414 ; @[RiscvCore.scala 106:24 93:8]
9136 ite 7 9010 9077 415 ; @[RiscvCore.scala 106:24 93:8]
9137 ite 7 9010 9080 416 ; @[RiscvCore.scala 106:24 93:8]
9138 ite 7 9010 9083 417 ; @[RiscvCore.scala 106:24 93:8]
9139 ite 7 9010 9086 418 ; @[RiscvCore.scala 106:24 93:8]
9140 ite 7 9010 9089 419 ; @[RiscvCore.scala 106:24 93:8]
9141 ite 7 9010 9092 420 ; @[RiscvCore.scala 106:24 93:8]
9142 ite 7 9010 9095 421 ; @[RiscvCore.scala 106:24 93:8]
9143 ite 7 9010 9098 422 ; @[RiscvCore.scala 106:24 93:8]
9144 ite 7 9010 9101 423 ; @[RiscvCore.scala 106:24 93:8]
9145 ite 7 9010 9104 424 ; @[RiscvCore.scala 106:24 93:8]
9146 ite 7 9010 9107 425 ; @[RiscvCore.scala 106:24 93:8]
9147 ite 7 9010 9110 426 ; @[RiscvCore.scala 106:24 93:8]
9148 ite 7 9010 9113 427 ; @[RiscvCore.scala 106:24 93:8]
9149 ite 7 9010 9116 428 ; @[RiscvCore.scala 106:24 93:8]
9150 ite 7 9010 9119 429 ; @[RiscvCore.scala 106:24 93:8]
9151 ite 7 8899 8904 9120 ; @[RiscvCore.scala 106:24]
9152 ite 7 8899 8908 9121 ; @[RiscvCore.scala 106:24]
9153 ite 7 8899 8912 9122 ; @[RiscvCore.scala 106:24]
9154 ite 7 8899 8916 9123 ; @[RiscvCore.scala 106:24]
9155 ite 7 8899 8920 9124 ; @[RiscvCore.scala 106:24]
9156 ite 7 8899 8924 9125 ; @[RiscvCore.scala 106:24]
9157 ite 7 8899 8928 9126 ; @[RiscvCore.scala 106:24]
9158 ite 7 8899 8932 9127 ; @[RiscvCore.scala 106:24]
9159 ite 7 8899 8936 9128 ; @[RiscvCore.scala 106:24]
9160 ite 7 8899 8940 9129 ; @[RiscvCore.scala 106:24]
9161 ite 7 8899 8944 9130 ; @[RiscvCore.scala 106:24]
9162 ite 7 8899 8948 9131 ; @[RiscvCore.scala 106:24]
9163 ite 7 8899 8952 9132 ; @[RiscvCore.scala 106:24]
9164 ite 7 8899 8956 9133 ; @[RiscvCore.scala 106:24]
9165 ite 7 8899 8960 9134 ; @[RiscvCore.scala 106:24]
9166 ite 7 8899 8963 9135 ; @[RiscvCore.scala 106:24]
9167 ite 7 8899 8966 9136 ; @[RiscvCore.scala 106:24]
9168 ite 7 8899 8969 9137 ; @[RiscvCore.scala 106:24]
9169 ite 7 8899 8972 9138 ; @[RiscvCore.scala 106:24]
9170 ite 7 8899 8975 9139 ; @[RiscvCore.scala 106:24]
9171 ite 7 8899 8978 9140 ; @[RiscvCore.scala 106:24]
9172 ite 7 8899 8981 9141 ; @[RiscvCore.scala 106:24]
9173 ite 7 8899 8984 9142 ; @[RiscvCore.scala 106:24]
9174 ite 7 8899 8987 9143 ; @[RiscvCore.scala 106:24]
9175 ite 7 8899 8990 9144 ; @[RiscvCore.scala 106:24]
9176 ite 7 8899 8993 9145 ; @[RiscvCore.scala 106:24]
9177 ite 7 8899 8996 9146 ; @[RiscvCore.scala 106:24]
9178 ite 7 8899 8999 9147 ; @[RiscvCore.scala 106:24]
9179 ite 7 8899 9002 9148 ; @[RiscvCore.scala 106:24]
9180 ite 7 8899 9005 9149 ; @[RiscvCore.scala 106:24]
9181 ite 7 8899 9008 9150 ; @[RiscvCore.scala 106:24]
9182 ite 7 8788 8793 9151 ; @[RiscvCore.scala 106:24]
9183 ite 7 8788 8797 9152 ; @[RiscvCore.scala 106:24]
9184 ite 7 8788 8801 9153 ; @[RiscvCore.scala 106:24]
9185 ite 7 8788 8805 9154 ; @[RiscvCore.scala 106:24]
9186 ite 7 8788 8809 9155 ; @[RiscvCore.scala 106:24]
9187 ite 7 8788 8813 9156 ; @[RiscvCore.scala 106:24]
9188 ite 7 8788 8817 9157 ; @[RiscvCore.scala 106:24]
9189 ite 7 8788 8821 9158 ; @[RiscvCore.scala 106:24]
9190 ite 7 8788 8825 9159 ; @[RiscvCore.scala 106:24]
9191 ite 7 8788 8829 9160 ; @[RiscvCore.scala 106:24]
9192 ite 7 8788 8833 9161 ; @[RiscvCore.scala 106:24]
9193 ite 7 8788 8837 9162 ; @[RiscvCore.scala 106:24]
9194 ite 7 8788 8841 9163 ; @[RiscvCore.scala 106:24]
9195 ite 7 8788 8845 9164 ; @[RiscvCore.scala 106:24]
9196 ite 7 8788 8849 9165 ; @[RiscvCore.scala 106:24]
9197 ite 7 8788 8852 9166 ; @[RiscvCore.scala 106:24]
9198 ite 7 8788 8855 9167 ; @[RiscvCore.scala 106:24]
9199 ite 7 8788 8858 9168 ; @[RiscvCore.scala 106:24]
9200 ite 7 8788 8861 9169 ; @[RiscvCore.scala 106:24]
9201 ite 7 8788 8864 9170 ; @[RiscvCore.scala 106:24]
9202 ite 7 8788 8867 9171 ; @[RiscvCore.scala 106:24]
9203 ite 7 8788 8870 9172 ; @[RiscvCore.scala 106:24]
9204 ite 7 8788 8873 9173 ; @[RiscvCore.scala 106:24]
9205 ite 7 8788 8876 9174 ; @[RiscvCore.scala 106:24]
9206 ite 7 8788 8879 9175 ; @[RiscvCore.scala 106:24]
9207 ite 7 8788 8882 9176 ; @[RiscvCore.scala 106:24]
9208 ite 7 8788 8885 9177 ; @[RiscvCore.scala 106:24]
9209 ite 7 8788 8888 9178 ; @[RiscvCore.scala 106:24]
9210 ite 7 8788 8891 9179 ; @[RiscvCore.scala 106:24]
9211 ite 7 8788 8894 9180 ; @[RiscvCore.scala 106:24]
9212 ite 7 8788 8897 9181 ; @[RiscvCore.scala 106:24]
9213 ite 7 8675 8682 9182 ; @[RiscvCore.scala 106:24]
9214 ite 7 8675 8686 9183 ; @[RiscvCore.scala 106:24]
9215 ite 7 8675 8690 9184 ; @[RiscvCore.scala 106:24]
9216 ite 7 8675 8694 9185 ; @[RiscvCore.scala 106:24]
9217 ite 7 8675 8698 9186 ; @[RiscvCore.scala 106:24]
9218 ite 7 8675 8702 9187 ; @[RiscvCore.scala 106:24]
9219 ite 7 8675 8706 9188 ; @[RiscvCore.scala 106:24]
9220 ite 7 8675 8710 9189 ; @[RiscvCore.scala 106:24]
9221 ite 7 8675 8714 9190 ; @[RiscvCore.scala 106:24]
9222 ite 7 8675 8718 9191 ; @[RiscvCore.scala 106:24]
9223 ite 7 8675 8722 9192 ; @[RiscvCore.scala 106:24]
9224 ite 7 8675 8726 9193 ; @[RiscvCore.scala 106:24]
9225 ite 7 8675 8730 9194 ; @[RiscvCore.scala 106:24]
9226 ite 7 8675 8734 9195 ; @[RiscvCore.scala 106:24]
9227 ite 7 8675 8738 9196 ; @[RiscvCore.scala 106:24]
9228 ite 7 8675 8741 9197 ; @[RiscvCore.scala 106:24]
9229 ite 7 8675 8744 9198 ; @[RiscvCore.scala 106:24]
9230 ite 7 8675 8747 9199 ; @[RiscvCore.scala 106:24]
9231 ite 7 8675 8750 9200 ; @[RiscvCore.scala 106:24]
9232 ite 7 8675 8753 9201 ; @[RiscvCore.scala 106:24]
9233 ite 7 8675 8756 9202 ; @[RiscvCore.scala 106:24]
9234 ite 7 8675 8759 9203 ; @[RiscvCore.scala 106:24]
9235 ite 7 8675 8762 9204 ; @[RiscvCore.scala 106:24]
9236 ite 7 8675 8765 9205 ; @[RiscvCore.scala 106:24]
9237 ite 7 8675 8768 9206 ; @[RiscvCore.scala 106:24]
9238 ite 7 8675 8771 9207 ; @[RiscvCore.scala 106:24]
9239 ite 7 8675 8774 9208 ; @[RiscvCore.scala 106:24]
9240 ite 7 8675 8777 9209 ; @[RiscvCore.scala 106:24]
9241 ite 7 8675 8780 9210 ; @[RiscvCore.scala 106:24]
9242 ite 7 8675 8783 9211 ; @[RiscvCore.scala 106:24]
9243 ite 7 8675 8786 9212 ; @[RiscvCore.scala 106:24]
9244 ite 7 8562 8569 9213 ; @[RiscvCore.scala 106:24]
9245 ite 7 8562 8573 9214 ; @[RiscvCore.scala 106:24]
9246 ite 7 8562 8577 9215 ; @[RiscvCore.scala 106:24]
9247 ite 7 8562 8581 9216 ; @[RiscvCore.scala 106:24]
9248 ite 7 8562 8585 9217 ; @[RiscvCore.scala 106:24]
9249 ite 7 8562 8589 9218 ; @[RiscvCore.scala 106:24]
9250 ite 7 8562 8593 9219 ; @[RiscvCore.scala 106:24]
9251 ite 7 8562 8597 9220 ; @[RiscvCore.scala 106:24]
9252 ite 7 8562 8601 9221 ; @[RiscvCore.scala 106:24]
9253 ite 7 8562 8605 9222 ; @[RiscvCore.scala 106:24]
9254 ite 7 8562 8609 9223 ; @[RiscvCore.scala 106:24]
9255 ite 7 8562 8613 9224 ; @[RiscvCore.scala 106:24]
9256 ite 7 8562 8617 9225 ; @[RiscvCore.scala 106:24]
9257 ite 7 8562 8621 9226 ; @[RiscvCore.scala 106:24]
9258 ite 7 8562 8625 9227 ; @[RiscvCore.scala 106:24]
9259 ite 7 8562 8628 9228 ; @[RiscvCore.scala 106:24]
9260 ite 7 8562 8631 9229 ; @[RiscvCore.scala 106:24]
9261 ite 7 8562 8634 9230 ; @[RiscvCore.scala 106:24]
9262 ite 7 8562 8637 9231 ; @[RiscvCore.scala 106:24]
9263 ite 7 8562 8640 9232 ; @[RiscvCore.scala 106:24]
9264 ite 7 8562 8643 9233 ; @[RiscvCore.scala 106:24]
9265 ite 7 8562 8646 9234 ; @[RiscvCore.scala 106:24]
9266 ite 7 8562 8649 9235 ; @[RiscvCore.scala 106:24]
9267 ite 7 8562 8652 9236 ; @[RiscvCore.scala 106:24]
9268 ite 7 8562 8655 9237 ; @[RiscvCore.scala 106:24]
9269 ite 7 8562 8658 9238 ; @[RiscvCore.scala 106:24]
9270 ite 7 8562 8661 9239 ; @[RiscvCore.scala 106:24]
9271 ite 7 8562 8664 9240 ; @[RiscvCore.scala 106:24]
9272 ite 7 8562 8667 9241 ; @[RiscvCore.scala 106:24]
9273 ite 7 8562 8670 9242 ; @[RiscvCore.scala 106:24]
9274 ite 7 8562 8673 9243 ; @[RiscvCore.scala 106:24]
9275 ite 7 8298 8456 9244 ; @[RiscvCore.scala 106:24]
9276 ite 7 8298 8460 9245 ; @[RiscvCore.scala 106:24]
9277 ite 7 8298 8464 9246 ; @[RiscvCore.scala 106:24]
9278 ite 7 8298 8468 9247 ; @[RiscvCore.scala 106:24]
9279 ite 7 8298 8472 9248 ; @[RiscvCore.scala 106:24]
9280 ite 7 8298 8476 9249 ; @[RiscvCore.scala 106:24]
9281 ite 7 8298 8480 9250 ; @[RiscvCore.scala 106:24]
9282 ite 7 8298 8484 9251 ; @[RiscvCore.scala 106:24]
9283 ite 7 8298 8488 9252 ; @[RiscvCore.scala 106:24]
9284 ite 7 8298 8492 9253 ; @[RiscvCore.scala 106:24]
9285 ite 7 8298 8496 9254 ; @[RiscvCore.scala 106:24]
9286 ite 7 8298 8500 9255 ; @[RiscvCore.scala 106:24]
9287 ite 7 8298 8504 9256 ; @[RiscvCore.scala 106:24]
9288 ite 7 8298 8508 9257 ; @[RiscvCore.scala 106:24]
9289 ite 7 8298 8512 9258 ; @[RiscvCore.scala 106:24]
9290 ite 7 8298 8515 9259 ; @[RiscvCore.scala 106:24]
9291 ite 7 8298 8518 9260 ; @[RiscvCore.scala 106:24]
9292 ite 7 8298 8521 9261 ; @[RiscvCore.scala 106:24]
9293 ite 7 8298 8524 9262 ; @[RiscvCore.scala 106:24]
9294 ite 7 8298 8527 9263 ; @[RiscvCore.scala 106:24]
9295 ite 7 8298 8530 9264 ; @[RiscvCore.scala 106:24]
9296 ite 7 8298 8533 9265 ; @[RiscvCore.scala 106:24]
9297 ite 7 8298 8536 9266 ; @[RiscvCore.scala 106:24]
9298 ite 7 8298 8539 9267 ; @[RiscvCore.scala 106:24]
9299 ite 7 8298 8542 9268 ; @[RiscvCore.scala 106:24]
9300 ite 7 8298 8545 9269 ; @[RiscvCore.scala 106:24]
9301 ite 7 8298 8548 9270 ; @[RiscvCore.scala 106:24]
9302 ite 7 8298 8551 9271 ; @[RiscvCore.scala 106:24]
9303 ite 7 8298 8554 9272 ; @[RiscvCore.scala 106:24]
9304 ite 7 8298 8557 9273 ; @[RiscvCore.scala 106:24]
9305 ite 7 8298 8560 9274 ; @[RiscvCore.scala 106:24]
9306 slice 153 8440 11 5 ; @[RiscvCore.scala 116:23]
9307 concat 980 9306 8296 ; @[Cat.scala 30:58]
9308 one 980
9309 eq 1 9308 9307 ; @[RiscvCore.scala 116:41]
9310 slice 148 8440 4 0 ; @[RiscvCore.scala 118:98]
9311 sort bitvec 95
9312 uext 9311 8415 31
9313 uext 9311 9310 90
9314 sll 9311 9312 9313 ; @[RiscvCore.scala 118:92]
9315 slice 7 9314 63 0 ; @[RiscvCore.scala 118:{76,76}]
9316 one 1
9317 uext 148 9316 4
9318 eq 1 9317 8452
9319 ite 7 9318 9315 9275 ; @[RiscvCore.scala 118:{76,76}]
9320 const 51 10
9321 uext 148 9320 3
9322 eq 1 9321 8452
9323 ite 7 9322 9315 9276 ; @[RiscvCore.scala 118:{76,76}]
9324 ones 51
9325 uext 148 9324 3
9326 eq 1 9325 8452
9327 ite 7 9326 9315 9277 ; @[RiscvCore.scala 118:{76,76}]
9328 const 12 100
9329 uext 148 9328 2
9330 eq 1 9329 8452
9331 ite 7 9330 9315 9278 ; @[RiscvCore.scala 118:{76,76}]
9332 const 12 101
9333 uext 148 9332 2
9334 eq 1 9333 8452
9335 ite 7 9334 9315 9279 ; @[RiscvCore.scala 118:{76,76}]
9336 const 12 110
9337 uext 148 9336 2
9338 eq 1 9337 8452
9339 ite 7 9338 9315 9280 ; @[RiscvCore.scala 118:{76,76}]
9340 ones 12
9341 uext 148 9340 2
9342 eq 1 9341 8452
9343 ite 7 9342 9315 9281 ; @[RiscvCore.scala 118:{76,76}]
9344 const 5 1000
9345 uext 148 9344 1
9346 eq 1 9345 8452
9347 ite 7 9346 9315 9282 ; @[RiscvCore.scala 118:{76,76}]
9348 const 5 1001
9349 uext 148 9348 1
9350 eq 1 9349 8452
9351 ite 7 9350 9315 9283 ; @[RiscvCore.scala 118:{76,76}]
9352 const 5 1010
9353 uext 148 9352 1
9354 eq 1 9353 8452
9355 ite 7 9354 9315 9284 ; @[RiscvCore.scala 118:{76,76}]
9356 const 5 1011
9357 uext 148 9356 1
9358 eq 1 9357 8452
9359 ite 7 9358 9315 9285 ; @[RiscvCore.scala 118:{76,76}]
9360 const 5 1100
9361 uext 148 9360 1
9362 eq 1 9361 8452
9363 ite 7 9362 9315 9286 ; @[RiscvCore.scala 118:{76,76}]
9364 const 5 1101
9365 uext 148 9364 1
9366 eq 1 9365 8452
9367 ite 7 9366 9315 9287 ; @[RiscvCore.scala 118:{76,76}]
9368 const 5 1110
9369 uext 148 9368 1
9370 eq 1 9369 8452
9371 ite 7 9370 9315 9288 ; @[RiscvCore.scala 118:{76,76}]
9372 ones 5
9373 uext 148 9372 1
9374 eq 1 9373 8452
9375 ite 7 9374 9315 9289 ; @[RiscvCore.scala 118:{76,76}]
9376 const 148 10000
9377 eq 1 9376 8452
9378 ite 7 9377 9315 9290 ; @[RiscvCore.scala 118:{76,76}]
9379 const 148 10001
9380 eq 1 9379 8452
9381 ite 7 9380 9315 9291 ; @[RiscvCore.scala 118:{76,76}]
9382 const 148 10010
9383 eq 1 9382 8452
9384 ite 7 9383 9315 9292 ; @[RiscvCore.scala 118:{76,76}]
9385 const 148 10011
9386 eq 1 9385 8452
9387 ite 7 9386 9315 9293 ; @[RiscvCore.scala 118:{76,76}]
9388 const 148 10100
9389 eq 1 9388 8452
9390 ite 7 9389 9315 9294 ; @[RiscvCore.scala 118:{76,76}]
9391 const 148 10101
9392 eq 1 9391 8452
9393 ite 7 9392 9315 9295 ; @[RiscvCore.scala 118:{76,76}]
9394 const 148 10110
9395 eq 1 9394 8452
9396 ite 7 9395 9315 9296 ; @[RiscvCore.scala 118:{76,76}]
9397 const 148 10111
9398 eq 1 9397 8452
9399 ite 7 9398 9315 9297 ; @[RiscvCore.scala 118:{76,76}]
9400 const 148 11000
9401 eq 1 9400 8452
9402 ite 7 9401 9315 9298 ; @[RiscvCore.scala 118:{76,76}]
9403 const 148 11001
9404 eq 1 9403 8452
9405 ite 7 9404 9315 9299 ; @[RiscvCore.scala 118:{76,76}]
9406 const 148 11010
9407 eq 1 9406 8452
9408 ite 7 9407 9315 9300 ; @[RiscvCore.scala 118:{76,76}]
9409 const 148 11011
9410 eq 1 9409 8452
9411 ite 7 9410 9315 9301 ; @[RiscvCore.scala 118:{76,76}]
9412 const 148 11100
9413 eq 1 9412 8452
9414 ite 7 9413 9315 9302 ; @[RiscvCore.scala 118:{76,76}]
9415 const 148 11101
9416 eq 1 9415 8452
9417 ite 7 9416 9315 9303 ; @[RiscvCore.scala 118:{76,76}]
9418 const 148 11110
9419 eq 1 9418 8452
9420 ite 7 9419 9315 9304 ; @[RiscvCore.scala 118:{76,76}]
9421 ones 148
9422 eq 1 9421 8452
9423 ite 7 9422 9315 9305 ; @[RiscvCore.scala 118:{76,76}]
9424 const 980 0000000101
9425 eq 1 9424 9307 ; @[RiscvCore.scala 116:41]
9426 uext 7 9310 59
9427 srl 7 8415 9426 ; @[RiscvCore.scala 119:92]
9428 one 1
9429 uext 148 9428 4
9430 eq 1 9429 8452
9431 ite 7 9430 9427 9275 ; @[RiscvCore.scala 119:{76,76}]
9432 const 51 10
9433 uext 148 9432 3
9434 eq 1 9433 8452
9435 ite 7 9434 9427 9276 ; @[RiscvCore.scala 119:{76,76}]
9436 ones 51
9437 uext 148 9436 3
9438 eq 1 9437 8452
9439 ite 7 9438 9427 9277 ; @[RiscvCore.scala 119:{76,76}]
9440 const 12 100
9441 uext 148 9440 2
9442 eq 1 9441 8452
9443 ite 7 9442 9427 9278 ; @[RiscvCore.scala 119:{76,76}]
9444 const 12 101
9445 uext 148 9444 2
9446 eq 1 9445 8452
9447 ite 7 9446 9427 9279 ; @[RiscvCore.scala 119:{76,76}]
9448 const 12 110
9449 uext 148 9448 2
9450 eq 1 9449 8452
9451 ite 7 9450 9427 9280 ; @[RiscvCore.scala 119:{76,76}]
9452 ones 12
9453 uext 148 9452 2
9454 eq 1 9453 8452
9455 ite 7 9454 9427 9281 ; @[RiscvCore.scala 119:{76,76}]
9456 const 5 1000
9457 uext 148 9456 1
9458 eq 1 9457 8452
9459 ite 7 9458 9427 9282 ; @[RiscvCore.scala 119:{76,76}]
9460 const 5 1001
9461 uext 148 9460 1
9462 eq 1 9461 8452
9463 ite 7 9462 9427 9283 ; @[RiscvCore.scala 119:{76,76}]
9464 const 5 1010
9465 uext 148 9464 1
9466 eq 1 9465 8452
9467 ite 7 9466 9427 9284 ; @[RiscvCore.scala 119:{76,76}]
9468 const 5 1011
9469 uext 148 9468 1
9470 eq 1 9469 8452
9471 ite 7 9470 9427 9285 ; @[RiscvCore.scala 119:{76,76}]
9472 const 5 1100
9473 uext 148 9472 1
9474 eq 1 9473 8452
9475 ite 7 9474 9427 9286 ; @[RiscvCore.scala 119:{76,76}]
9476 const 5 1101
9477 uext 148 9476 1
9478 eq 1 9477 8452
9479 ite 7 9478 9427 9287 ; @[RiscvCore.scala 119:{76,76}]
9480 const 5 1110
9481 uext 148 9480 1
9482 eq 1 9481 8452
9483 ite 7 9482 9427 9288 ; @[RiscvCore.scala 119:{76,76}]
9484 ones 5
9485 uext 148 9484 1
9486 eq 1 9485 8452
9487 ite 7 9486 9427 9289 ; @[RiscvCore.scala 119:{76,76}]
9488 const 148 10000
9489 eq 1 9488 8452
9490 ite 7 9489 9427 9290 ; @[RiscvCore.scala 119:{76,76}]
9491 const 148 10001
9492 eq 1 9491 8452
9493 ite 7 9492 9427 9291 ; @[RiscvCore.scala 119:{76,76}]
9494 const 148 10010
9495 eq 1 9494 8452
9496 ite 7 9495 9427 9292 ; @[RiscvCore.scala 119:{76,76}]
9497 const 148 10011
9498 eq 1 9497 8452
9499 ite 7 9498 9427 9293 ; @[RiscvCore.scala 119:{76,76}]
9500 const 148 10100
9501 eq 1 9500 8452
9502 ite 7 9501 9427 9294 ; @[RiscvCore.scala 119:{76,76}]
9503 const 148 10101
9504 eq 1 9503 8452
9505 ite 7 9504 9427 9295 ; @[RiscvCore.scala 119:{76,76}]
9506 const 148 10110
9507 eq 1 9506 8452
9508 ite 7 9507 9427 9296 ; @[RiscvCore.scala 119:{76,76}]
9509 const 148 10111
9510 eq 1 9509 8452
9511 ite 7 9510 9427 9297 ; @[RiscvCore.scala 119:{76,76}]
9512 const 148 11000
9513 eq 1 9512 8452
9514 ite 7 9513 9427 9298 ; @[RiscvCore.scala 119:{76,76}]
9515 const 148 11001
9516 eq 1 9515 8452
9517 ite 7 9516 9427 9299 ; @[RiscvCore.scala 119:{76,76}]
9518 const 148 11010
9519 eq 1 9518 8452
9520 ite 7 9519 9427 9300 ; @[RiscvCore.scala 119:{76,76}]
9521 const 148 11011
9522 eq 1 9521 8452
9523 ite 7 9522 9427 9301 ; @[RiscvCore.scala 119:{76,76}]
9524 const 148 11100
9525 eq 1 9524 8452
9526 ite 7 9525 9427 9302 ; @[RiscvCore.scala 119:{76,76}]
9527 const 148 11101
9528 eq 1 9527 8452
9529 ite 7 9528 9427 9303 ; @[RiscvCore.scala 119:{76,76}]
9530 const 148 11110
9531 eq 1 9530 8452
9532 ite 7 9531 9427 9304 ; @[RiscvCore.scala 119:{76,76}]
9533 ones 148
9534 eq 1 9533 8452
9535 ite 7 9534 9427 9305 ; @[RiscvCore.scala 119:{76,76}]
9536 const 980 0100000101
9537 eq 1 9536 9307 ; @[RiscvCore.scala 116:41]
9538 uext 7 9310 59
9539 sra 7 8415 9538 ; @[RiscvCore.scala 120:100] @[RiscvCore.scala 120:114]
9540 one 1
9541 uext 148 9540 4
9542 eq 1 9541 8452
9543 ite 7 9542 9539 9275 ; @[RiscvCore.scala 120:{76,76}]
9544 const 51 10
9545 uext 148 9544 3
9546 eq 1 9545 8452
9547 ite 7 9546 9539 9276 ; @[RiscvCore.scala 120:{76,76}]
9548 ones 51
9549 uext 148 9548 3
9550 eq 1 9549 8452
9551 ite 7 9550 9539 9277 ; @[RiscvCore.scala 120:{76,76}]
9552 const 12 100
9553 uext 148 9552 2
9554 eq 1 9553 8452
9555 ite 7 9554 9539 9278 ; @[RiscvCore.scala 120:{76,76}]
9556 const 12 101
9557 uext 148 9556 2
9558 eq 1 9557 8452
9559 ite 7 9558 9539 9279 ; @[RiscvCore.scala 120:{76,76}]
9560 const 12 110
9561 uext 148 9560 2
9562 eq 1 9561 8452
9563 ite 7 9562 9539 9280 ; @[RiscvCore.scala 120:{76,76}]
9564 ones 12
9565 uext 148 9564 2
9566 eq 1 9565 8452
9567 ite 7 9566 9539 9281 ; @[RiscvCore.scala 120:{76,76}]
9568 const 5 1000
9569 uext 148 9568 1
9570 eq 1 9569 8452
9571 ite 7 9570 9539 9282 ; @[RiscvCore.scala 120:{76,76}]
9572 const 5 1001
9573 uext 148 9572 1
9574 eq 1 9573 8452
9575 ite 7 9574 9539 9283 ; @[RiscvCore.scala 120:{76,76}]
9576 const 5 1010
9577 uext 148 9576 1
9578 eq 1 9577 8452
9579 ite 7 9578 9539 9284 ; @[RiscvCore.scala 120:{76,76}]
9580 const 5 1011
9581 uext 148 9580 1
9582 eq 1 9581 8452
9583 ite 7 9582 9539 9285 ; @[RiscvCore.scala 120:{76,76}]
9584 const 5 1100
9585 uext 148 9584 1
9586 eq 1 9585 8452
9587 ite 7 9586 9539 9286 ; @[RiscvCore.scala 120:{76,76}]
9588 const 5 1101
9589 uext 148 9588 1
9590 eq 1 9589 8452
9591 ite 7 9590 9539 9287 ; @[RiscvCore.scala 120:{76,76}]
9592 const 5 1110
9593 uext 148 9592 1
9594 eq 1 9593 8452
9595 ite 7 9594 9539 9288 ; @[RiscvCore.scala 120:{76,76}]
9596 ones 5
9597 uext 148 9596 1
9598 eq 1 9597 8452
9599 ite 7 9598 9539 9289 ; @[RiscvCore.scala 120:{76,76}]
9600 const 148 10000
9601 eq 1 9600 8452
9602 ite 7 9601 9539 9290 ; @[RiscvCore.scala 120:{76,76}]
9603 const 148 10001
9604 eq 1 9603 8452
9605 ite 7 9604 9539 9291 ; @[RiscvCore.scala 120:{76,76}]
9606 const 148 10010
9607 eq 1 9606 8452
9608 ite 7 9607 9539 9292 ; @[RiscvCore.scala 120:{76,76}]
9609 const 148 10011
9610 eq 1 9609 8452
9611 ite 7 9610 9539 9293 ; @[RiscvCore.scala 120:{76,76}]
9612 const 148 10100
9613 eq 1 9612 8452
9614 ite 7 9613 9539 9294 ; @[RiscvCore.scala 120:{76,76}]
9615 const 148 10101
9616 eq 1 9615 8452
9617 ite 7 9616 9539 9295 ; @[RiscvCore.scala 120:{76,76}]
9618 const 148 10110
9619 eq 1 9618 8452
9620 ite 7 9619 9539 9296 ; @[RiscvCore.scala 120:{76,76}]
9621 const 148 10111
9622 eq 1 9621 8452
9623 ite 7 9622 9539 9297 ; @[RiscvCore.scala 120:{76,76}]
9624 const 148 11000
9625 eq 1 9624 8452
9626 ite 7 9625 9539 9298 ; @[RiscvCore.scala 120:{76,76}]
9627 const 148 11001
9628 eq 1 9627 8452
9629 ite 7 9628 9539 9299 ; @[RiscvCore.scala 120:{76,76}]
9630 const 148 11010
9631 eq 1 9630 8452
9632 ite 7 9631 9539 9300 ; @[RiscvCore.scala 120:{76,76}]
9633 const 148 11011
9634 eq 1 9633 8452
9635 ite 7 9634 9539 9301 ; @[RiscvCore.scala 120:{76,76}]
9636 const 148 11100
9637 eq 1 9636 8452
9638 ite 7 9637 9539 9302 ; @[RiscvCore.scala 120:{76,76}]
9639 const 148 11101
9640 eq 1 9639 8452
9641 ite 7 9640 9539 9303 ; @[RiscvCore.scala 120:{76,76}]
9642 const 148 11110
9643 eq 1 9642 8452
9644 ite 7 9643 9539 9304 ; @[RiscvCore.scala 120:{76,76}]
9645 ones 148
9646 eq 1 9645 8452
9647 ite 7 9646 9539 9305 ; @[RiscvCore.scala 120:{76,76}]
9648 ite 7 9537 9543 9275 ; @[RiscvCore.scala 116:41]
9649 ite 7 9537 9547 9276 ; @[RiscvCore.scala 116:41]
9650 ite 7 9537 9551 9277 ; @[RiscvCore.scala 116:41]
9651 ite 7 9537 9555 9278 ; @[RiscvCore.scala 116:41]
9652 ite 7 9537 9559 9279 ; @[RiscvCore.scala 116:41]
9653 ite 7 9537 9563 9280 ; @[RiscvCore.scala 116:41]
9654 ite 7 9537 9567 9281 ; @[RiscvCore.scala 116:41]
9655 ite 7 9537 9571 9282 ; @[RiscvCore.scala 116:41]
9656 ite 7 9537 9575 9283 ; @[RiscvCore.scala 116:41]
9657 ite 7 9537 9579 9284 ; @[RiscvCore.scala 116:41]
9658 ite 7 9537 9583 9285 ; @[RiscvCore.scala 116:41]
9659 ite 7 9537 9587 9286 ; @[RiscvCore.scala 116:41]
9660 ite 7 9537 9591 9287 ; @[RiscvCore.scala 116:41]
9661 ite 7 9537 9595 9288 ; @[RiscvCore.scala 116:41]
9662 ite 7 9537 9599 9289 ; @[RiscvCore.scala 116:41]
9663 ite 7 9537 9602 9290 ; @[RiscvCore.scala 116:41]
9664 ite 7 9537 9605 9291 ; @[RiscvCore.scala 116:41]
9665 ite 7 9537 9608 9292 ; @[RiscvCore.scala 116:41]
9666 ite 7 9537 9611 9293 ; @[RiscvCore.scala 116:41]
9667 ite 7 9537 9614 9294 ; @[RiscvCore.scala 116:41]
9668 ite 7 9537 9617 9295 ; @[RiscvCore.scala 116:41]
9669 ite 7 9537 9620 9296 ; @[RiscvCore.scala 116:41]
9670 ite 7 9537 9623 9297 ; @[RiscvCore.scala 116:41]
9671 ite 7 9537 9626 9298 ; @[RiscvCore.scala 116:41]
9672 ite 7 9537 9629 9299 ; @[RiscvCore.scala 116:41]
9673 ite 7 9537 9632 9300 ; @[RiscvCore.scala 116:41]
9674 ite 7 9537 9635 9301 ; @[RiscvCore.scala 116:41]
9675 ite 7 9537 9638 9302 ; @[RiscvCore.scala 116:41]
9676 ite 7 9537 9641 9303 ; @[RiscvCore.scala 116:41]
9677 ite 7 9537 9644 9304 ; @[RiscvCore.scala 116:41]
9678 ite 7 9537 9647 9305 ; @[RiscvCore.scala 116:41]
9679 ite 7 9425 9431 9648 ; @[RiscvCore.scala 116:41]
9680 ite 7 9425 9435 9649 ; @[RiscvCore.scala 116:41]
9681 ite 7 9425 9439 9650 ; @[RiscvCore.scala 116:41]
9682 ite 7 9425 9443 9651 ; @[RiscvCore.scala 116:41]
9683 ite 7 9425 9447 9652 ; @[RiscvCore.scala 116:41]
9684 ite 7 9425 9451 9653 ; @[RiscvCore.scala 116:41]
9685 ite 7 9425 9455 9654 ; @[RiscvCore.scala 116:41]
9686 ite 7 9425 9459 9655 ; @[RiscvCore.scala 116:41]
9687 ite 7 9425 9463 9656 ; @[RiscvCore.scala 116:41]
9688 ite 7 9425 9467 9657 ; @[RiscvCore.scala 116:41]
9689 ite 7 9425 9471 9658 ; @[RiscvCore.scala 116:41]
9690 ite 7 9425 9475 9659 ; @[RiscvCore.scala 116:41]
9691 ite 7 9425 9479 9660 ; @[RiscvCore.scala 116:41]
9692 ite 7 9425 9483 9661 ; @[RiscvCore.scala 116:41]
9693 ite 7 9425 9487 9662 ; @[RiscvCore.scala 116:41]
9694 ite 7 9425 9490 9663 ; @[RiscvCore.scala 116:41]
9695 ite 7 9425 9493 9664 ; @[RiscvCore.scala 116:41]
9696 ite 7 9425 9496 9665 ; @[RiscvCore.scala 116:41]
9697 ite 7 9425 9499 9666 ; @[RiscvCore.scala 116:41]
9698 ite 7 9425 9502 9667 ; @[RiscvCore.scala 116:41]
9699 ite 7 9425 9505 9668 ; @[RiscvCore.scala 116:41]
9700 ite 7 9425 9508 9669 ; @[RiscvCore.scala 116:41]
9701 ite 7 9425 9511 9670 ; @[RiscvCore.scala 116:41]
9702 ite 7 9425 9514 9671 ; @[RiscvCore.scala 116:41]
9703 ite 7 9425 9517 9672 ; @[RiscvCore.scala 116:41]
9704 ite 7 9425 9520 9673 ; @[RiscvCore.scala 116:41]
9705 ite 7 9425 9523 9674 ; @[RiscvCore.scala 116:41]
9706 ite 7 9425 9526 9675 ; @[RiscvCore.scala 116:41]
9707 ite 7 9425 9529 9676 ; @[RiscvCore.scala 116:41]
9708 ite 7 9425 9532 9677 ; @[RiscvCore.scala 116:41]
9709 ite 7 9425 9535 9678 ; @[RiscvCore.scala 116:41]
9710 ite 7 9309 9319 9679 ; @[RiscvCore.scala 116:41]
9711 ite 7 9309 9323 9680 ; @[RiscvCore.scala 116:41]
9712 ite 7 9309 9327 9681 ; @[RiscvCore.scala 116:41]
9713 ite 7 9309 9331 9682 ; @[RiscvCore.scala 116:41]
9714 ite 7 9309 9335 9683 ; @[RiscvCore.scala 116:41]
9715 ite 7 9309 9339 9684 ; @[RiscvCore.scala 116:41]
9716 ite 7 9309 9343 9685 ; @[RiscvCore.scala 116:41]
9717 ite 7 9309 9347 9686 ; @[RiscvCore.scala 116:41]
9718 ite 7 9309 9351 9687 ; @[RiscvCore.scala 116:41]
9719 ite 7 9309 9355 9688 ; @[RiscvCore.scala 116:41]
9720 ite 7 9309 9359 9689 ; @[RiscvCore.scala 116:41]
9721 ite 7 9309 9363 9690 ; @[RiscvCore.scala 116:41]
9722 ite 7 9309 9367 9691 ; @[RiscvCore.scala 116:41]
9723 ite 7 9309 9371 9692 ; @[RiscvCore.scala 116:41]
9724 ite 7 9309 9375 9693 ; @[RiscvCore.scala 116:41]
9725 ite 7 9309 9378 9694 ; @[RiscvCore.scala 116:41]
9726 ite 7 9309 9381 9695 ; @[RiscvCore.scala 116:41]
9727 ite 7 9309 9384 9696 ; @[RiscvCore.scala 116:41]
9728 ite 7 9309 9387 9697 ; @[RiscvCore.scala 116:41]
9729 ite 7 9309 9390 9698 ; @[RiscvCore.scala 116:41]
9730 ite 7 9309 9393 9699 ; @[RiscvCore.scala 116:41]
9731 ite 7 9309 9396 9700 ; @[RiscvCore.scala 116:41]
9732 ite 7 9309 9399 9701 ; @[RiscvCore.scala 116:41]
9733 ite 7 9309 9402 9702 ; @[RiscvCore.scala 116:41]
9734 ite 7 9309 9405 9703 ; @[RiscvCore.scala 116:41]
9735 ite 7 9309 9408 9704 ; @[RiscvCore.scala 116:41]
9736 ite 7 9309 9411 9705 ; @[RiscvCore.scala 116:41]
9737 ite 7 9309 9414 9706 ; @[RiscvCore.scala 116:41]
9738 ite 7 9309 9417 9707 ; @[RiscvCore.scala 116:41]
9739 ite 7 9309 9420 9708 ; @[RiscvCore.scala 116:41]
9740 ite 7 9309 9423 9709 ; @[RiscvCore.scala 116:41]
9741 one 1
9742 uext 148 9741 4
9743 eq 1 9742 8452
9744 ite 7 9743 8440 399 ; @[RiscvCore.scala 126:{22,22} 93:8]
9745 const 51 10
9746 uext 148 9745 3
9747 eq 1 9746 8452
9748 ite 7 9747 8440 400 ; @[RiscvCore.scala 126:{22,22} 93:8]
9749 ones 51
9750 uext 148 9749 3
9751 eq 1 9750 8452
9752 ite 7 9751 8440 401 ; @[RiscvCore.scala 126:{22,22} 93:8]
9753 const 12 100
9754 uext 148 9753 2
9755 eq 1 9754 8452
9756 ite 7 9755 8440 402 ; @[RiscvCore.scala 126:{22,22} 93:8]
9757 const 12 101
9758 uext 148 9757 2
9759 eq 1 9758 8452
9760 ite 7 9759 8440 403 ; @[RiscvCore.scala 126:{22,22} 93:8]
9761 const 12 110
9762 uext 148 9761 2
9763 eq 1 9762 8452
9764 ite 7 9763 8440 404 ; @[RiscvCore.scala 126:{22,22} 93:8]
9765 ones 12
9766 uext 148 9765 2
9767 eq 1 9766 8452
9768 ite 7 9767 8440 405 ; @[RiscvCore.scala 126:{22,22} 93:8]
9769 const 5 1000
9770 uext 148 9769 1
9771 eq 1 9770 8452
9772 ite 7 9771 8440 406 ; @[RiscvCore.scala 126:{22,22} 93:8]
9773 const 5 1001
9774 uext 148 9773 1
9775 eq 1 9774 8452
9776 ite 7 9775 8440 407 ; @[RiscvCore.scala 126:{22,22} 93:8]
9777 const 5 1010
9778 uext 148 9777 1
9779 eq 1 9778 8452
9780 ite 7 9779 8440 408 ; @[RiscvCore.scala 126:{22,22} 93:8]
9781 const 5 1011
9782 uext 148 9781 1
9783 eq 1 9782 8452
9784 ite 7 9783 8440 409 ; @[RiscvCore.scala 126:{22,22} 93:8]
9785 const 5 1100
9786 uext 148 9785 1
9787 eq 1 9786 8452
9788 ite 7 9787 8440 410 ; @[RiscvCore.scala 126:{22,22} 93:8]
9789 const 5 1101
9790 uext 148 9789 1
9791 eq 1 9790 8452
9792 ite 7 9791 8440 411 ; @[RiscvCore.scala 126:{22,22} 93:8]
9793 const 5 1110
9794 uext 148 9793 1
9795 eq 1 9794 8452
9796 ite 7 9795 8440 412 ; @[RiscvCore.scala 126:{22,22} 93:8]
9797 ones 5
9798 uext 148 9797 1
9799 eq 1 9798 8452
9800 ite 7 9799 8440 413 ; @[RiscvCore.scala 126:{22,22} 93:8]
9801 const 148 10000
9802 eq 1 9801 8452
9803 ite 7 9802 8440 414 ; @[RiscvCore.scala 126:{22,22} 93:8]
9804 const 148 10001
9805 eq 1 9804 8452
9806 ite 7 9805 8440 415 ; @[RiscvCore.scala 126:{22,22} 93:8]
9807 const 148 10010
9808 eq 1 9807 8452
9809 ite 7 9808 8440 416 ; @[RiscvCore.scala 126:{22,22} 93:8]
9810 const 148 10011
9811 eq 1 9810 8452
9812 ite 7 9811 8440 417 ; @[RiscvCore.scala 126:{22,22} 93:8]
9813 const 148 10100
9814 eq 1 9813 8452
9815 ite 7 9814 8440 418 ; @[RiscvCore.scala 126:{22,22} 93:8]
9816 const 148 10101
9817 eq 1 9816 8452
9818 ite 7 9817 8440 419 ; @[RiscvCore.scala 126:{22,22} 93:8]
9819 const 148 10110
9820 eq 1 9819 8452
9821 ite 7 9820 8440 420 ; @[RiscvCore.scala 126:{22,22} 93:8]
9822 const 148 10111
9823 eq 1 9822 8452
9824 ite 7 9823 8440 421 ; @[RiscvCore.scala 126:{22,22} 93:8]
9825 const 148 11000
9826 eq 1 9825 8452
9827 ite 7 9826 8440 422 ; @[RiscvCore.scala 126:{22,22} 93:8]
9828 const 148 11001
9829 eq 1 9828 8452
9830 ite 7 9829 8440 423 ; @[RiscvCore.scala 126:{22,22} 93:8]
9831 const 148 11010
9832 eq 1 9831 8452
9833 ite 7 9832 8440 424 ; @[RiscvCore.scala 126:{22,22} 93:8]
9834 const 148 11011
9835 eq 1 9834 8452
9836 ite 7 9835 8440 425 ; @[RiscvCore.scala 126:{22,22} 93:8]
9837 const 148 11100
9838 eq 1 9837 8452
9839 ite 7 9838 8440 426 ; @[RiscvCore.scala 126:{22,22} 93:8]
9840 const 148 11101
9841 eq 1 9840 8452
9842 ite 7 9841 8440 427 ; @[RiscvCore.scala 126:{22,22} 93:8]
9843 const 148 11110
9844 eq 1 9843 8452
9845 ite 7 9844 8440 428 ; @[RiscvCore.scala 126:{22,22} 93:8]
9846 ones 148
9847 eq 1 9846 8452
9848 ite 7 9847 8440 429 ; @[RiscvCore.scala 126:{22,22} 93:8]
9849 uext 326 430 1
9850 uext 326 8440 1
9851 add 326 9849 9850 ; @[RiscvCore.scala 131:32]
9852 slice 7 9851 63 0 ; @[RiscvCore.scala 131:32]
9853 one 1
9854 uext 148 9853 4
9855 eq 1 9854 8452
9856 ite 7 9855 9852 399 ; @[RiscvCore.scala 131:{22,22} 93:8]
9857 const 51 10
9858 uext 148 9857 3
9859 eq 1 9858 8452
9860 ite 7 9859 9852 400 ; @[RiscvCore.scala 131:{22,22} 93:8]
9861 ones 51
9862 uext 148 9861 3
9863 eq 1 9862 8452
9864 ite 7 9863 9852 401 ; @[RiscvCore.scala 131:{22,22} 93:8]
9865 const 12 100
9866 uext 148 9865 2
9867 eq 1 9866 8452
9868 ite 7 9867 9852 402 ; @[RiscvCore.scala 131:{22,22} 93:8]
9869 const 12 101
9870 uext 148 9869 2
9871 eq 1 9870 8452
9872 ite 7 9871 9852 403 ; @[RiscvCore.scala 131:{22,22} 93:8]
9873 const 12 110
9874 uext 148 9873 2
9875 eq 1 9874 8452
9876 ite 7 9875 9852 404 ; @[RiscvCore.scala 131:{22,22} 93:8]
9877 ones 12
9878 uext 148 9877 2
9879 eq 1 9878 8452
9880 ite 7 9879 9852 405 ; @[RiscvCore.scala 131:{22,22} 93:8]
9881 const 5 1000
9882 uext 148 9881 1
9883 eq 1 9882 8452
9884 ite 7 9883 9852 406 ; @[RiscvCore.scala 131:{22,22} 93:8]
9885 const 5 1001
9886 uext 148 9885 1
9887 eq 1 9886 8452
9888 ite 7 9887 9852 407 ; @[RiscvCore.scala 131:{22,22} 93:8]
9889 const 5 1010
9890 uext 148 9889 1
9891 eq 1 9890 8452
9892 ite 7 9891 9852 408 ; @[RiscvCore.scala 131:{22,22} 93:8]
9893 const 5 1011
9894 uext 148 9893 1
9895 eq 1 9894 8452
9896 ite 7 9895 9852 409 ; @[RiscvCore.scala 131:{22,22} 93:8]
9897 const 5 1100
9898 uext 148 9897 1
9899 eq 1 9898 8452
9900 ite 7 9899 9852 410 ; @[RiscvCore.scala 131:{22,22} 93:8]
9901 const 5 1101
9902 uext 148 9901 1
9903 eq 1 9902 8452
9904 ite 7 9903 9852 411 ; @[RiscvCore.scala 131:{22,22} 93:8]
9905 const 5 1110
9906 uext 148 9905 1
9907 eq 1 9906 8452
9908 ite 7 9907 9852 412 ; @[RiscvCore.scala 131:{22,22} 93:8]
9909 ones 5
9910 uext 148 9909 1
9911 eq 1 9910 8452
9912 ite 7 9911 9852 413 ; @[RiscvCore.scala 131:{22,22} 93:8]
9913 const 148 10000
9914 eq 1 9913 8452
9915 ite 7 9914 9852 414 ; @[RiscvCore.scala 131:{22,22} 93:8]
9916 const 148 10001
9917 eq 1 9916 8452
9918 ite 7 9917 9852 415 ; @[RiscvCore.scala 131:{22,22} 93:8]
9919 const 148 10010
9920 eq 1 9919 8452
9921 ite 7 9920 9852 416 ; @[RiscvCore.scala 131:{22,22} 93:8]
9922 const 148 10011
9923 eq 1 9922 8452
9924 ite 7 9923 9852 417 ; @[RiscvCore.scala 131:{22,22} 93:8]
9925 const 148 10100
9926 eq 1 9925 8452
9927 ite 7 9926 9852 418 ; @[RiscvCore.scala 131:{22,22} 93:8]
9928 const 148 10101
9929 eq 1 9928 8452
9930 ite 7 9929 9852 419 ; @[RiscvCore.scala 131:{22,22} 93:8]
9931 const 148 10110
9932 eq 1 9931 8452
9933 ite 7 9932 9852 420 ; @[RiscvCore.scala 131:{22,22} 93:8]
9934 const 148 10111
9935 eq 1 9934 8452
9936 ite 7 9935 9852 421 ; @[RiscvCore.scala 131:{22,22} 93:8]
9937 const 148 11000
9938 eq 1 9937 8452
9939 ite 7 9938 9852 422 ; @[RiscvCore.scala 131:{22,22} 93:8]
9940 const 148 11001
9941 eq 1 9940 8452
9942 ite 7 9941 9852 423 ; @[RiscvCore.scala 131:{22,22} 93:8]
9943 const 148 11010
9944 eq 1 9943 8452
9945 ite 7 9944 9852 424 ; @[RiscvCore.scala 131:{22,22} 93:8]
9946 const 148 11011
9947 eq 1 9946 8452
9948 ite 7 9947 9852 425 ; @[RiscvCore.scala 131:{22,22} 93:8]
9949 const 148 11100
9950 eq 1 9949 8452
9951 ite 7 9950 9852 426 ; @[RiscvCore.scala 131:{22,22} 93:8]
9952 const 148 11101
9953 eq 1 9952 8452
9954 ite 7 9953 9852 427 ; @[RiscvCore.scala 131:{22,22} 93:8]
9955 const 148 11110
9956 eq 1 9955 8452
9957 ite 7 9956 9852 428 ; @[RiscvCore.scala 131:{22,22} 93:8]
9958 ones 148
9959 eq 1 9958 8452
9960 ite 7 9959 9852 429 ; @[RiscvCore.scala 131:{22,22} 93:8]
9961 ite 7 8420 9856 399 ; @[RiscvCore.scala 99:24 93:8]
9962 ite 7 8420 9860 400 ; @[RiscvCore.scala 99:24 93:8]
9963 ite 7 8420 9864 401 ; @[RiscvCore.scala 99:24 93:8]
9964 ite 7 8420 9868 402 ; @[RiscvCore.scala 99:24 93:8]
9965 ite 7 8420 9872 403 ; @[RiscvCore.scala 99:24 93:8]
9966 ite 7 8420 9876 404 ; @[RiscvCore.scala 99:24 93:8]
9967 ite 7 8420 9880 405 ; @[RiscvCore.scala 99:24 93:8]
9968 ite 7 8420 9884 406 ; @[RiscvCore.scala 99:24 93:8]
9969 ite 7 8420 9888 407 ; @[RiscvCore.scala 99:24 93:8]
9970 ite 7 8420 9892 408 ; @[RiscvCore.scala 99:24 93:8]
9971 ite 7 8420 9896 409 ; @[RiscvCore.scala 99:24 93:8]
9972 ite 7 8420 9900 410 ; @[RiscvCore.scala 99:24 93:8]
9973 ite 7 8420 9904 411 ; @[RiscvCore.scala 99:24 93:8]
9974 ite 7 8420 9908 412 ; @[RiscvCore.scala 99:24 93:8]
9975 ite 7 8420 9912 413 ; @[RiscvCore.scala 99:24 93:8]
9976 ite 7 8420 9915 414 ; @[RiscvCore.scala 99:24 93:8]
9977 ite 7 8420 9918 415 ; @[RiscvCore.scala 99:24 93:8]
9978 ite 7 8420 9921 416 ; @[RiscvCore.scala 99:24 93:8]
9979 ite 7 8420 9924 417 ; @[RiscvCore.scala 99:24 93:8]
9980 ite 7 8420 9927 418 ; @[RiscvCore.scala 99:24 93:8]
9981 ite 7 8420 9930 419 ; @[RiscvCore.scala 99:24 93:8]
9982 ite 7 8420 9933 420 ; @[RiscvCore.scala 99:24 93:8]
9983 ite 7 8420 9936 421 ; @[RiscvCore.scala 99:24 93:8]
9984 ite 7 8420 9939 422 ; @[RiscvCore.scala 99:24 93:8]
9985 ite 7 8420 9942 423 ; @[RiscvCore.scala 99:24 93:8]
9986 ite 7 8420 9945 424 ; @[RiscvCore.scala 99:24 93:8]
9987 ite 7 8420 9948 425 ; @[RiscvCore.scala 99:24 93:8]
9988 ite 7 8420 9951 426 ; @[RiscvCore.scala 99:24 93:8]
9989 ite 7 8420 9954 427 ; @[RiscvCore.scala 99:24 93:8]
9990 ite 7 8420 9957 428 ; @[RiscvCore.scala 99:24 93:8]
9991 ite 7 8420 9960 429 ; @[RiscvCore.scala 99:24 93:8]
9992 ite 7 8417 9744 9961 ; @[RiscvCore.scala 99:24]
9993 ite 7 8417 9748 9962 ; @[RiscvCore.scala 99:24]
9994 ite 7 8417 9752 9963 ; @[RiscvCore.scala 99:24]
9995 ite 7 8417 9756 9964 ; @[RiscvCore.scala 99:24]
9996 ite 7 8417 9760 9965 ; @[RiscvCore.scala 99:24]
9997 ite 7 8417 9764 9966 ; @[RiscvCore.scala 99:24]
9998 ite 7 8417 9768 9967 ; @[RiscvCore.scala 99:24]
9999 ite 7 8417 9772 9968 ; @[RiscvCore.scala 99:24]
10000 ite 7 8417 9776 9969 ; @[RiscvCore.scala 99:24]
10001 ite 7 8417 9780 9970 ; @[RiscvCore.scala 99:24]
10002 ite 7 8417 9784 9971 ; @[RiscvCore.scala 99:24]
10003 ite 7 8417 9788 9972 ; @[RiscvCore.scala 99:24]
10004 ite 7 8417 9792 9973 ; @[RiscvCore.scala 99:24]
10005 ite 7 8417 9796 9974 ; @[RiscvCore.scala 99:24]
10006 ite 7 8417 9800 9975 ; @[RiscvCore.scala 99:24]
10007 ite 7 8417 9803 9976 ; @[RiscvCore.scala 99:24]
10008 ite 7 8417 9806 9977 ; @[RiscvCore.scala 99:24]
10009 ite 7 8417 9809 9978 ; @[RiscvCore.scala 99:24]
10010 ite 7 8417 9812 9979 ; @[RiscvCore.scala 99:24]
10011 ite 7 8417 9815 9980 ; @[RiscvCore.scala 99:24]
10012 ite 7 8417 9818 9981 ; @[RiscvCore.scala 99:24]
10013 ite 7 8417 9821 9982 ; @[RiscvCore.scala 99:24]
10014 ite 7 8417 9824 9983 ; @[RiscvCore.scala 99:24]
10015 ite 7 8417 9827 9984 ; @[RiscvCore.scala 99:24]
10016 ite 7 8417 9830 9985 ; @[RiscvCore.scala 99:24]
10017 ite 7 8417 9833 9986 ; @[RiscvCore.scala 99:24]
10018 ite 7 8417 9836 9987 ; @[RiscvCore.scala 99:24]
10019 ite 7 8417 9839 9988 ; @[RiscvCore.scala 99:24]
10020 ite 7 8417 9842 9989 ; @[RiscvCore.scala 99:24]
10021 ite 7 8417 9845 9990 ; @[RiscvCore.scala 99:24]
10022 ite 7 8417 9848 9991 ; @[RiscvCore.scala 99:24]
10023 ite 7 8276 9710 9992 ; @[RiscvCore.scala 99:24]
10024 ite 7 8276 9711 9993 ; @[RiscvCore.scala 99:24]
10025 ite 7 8276 9712 9994 ; @[RiscvCore.scala 99:24]
10026 ite 7 8276 9713 9995 ; @[RiscvCore.scala 99:24]
10027 ite 7 8276 9714 9996 ; @[RiscvCore.scala 99:24]
10028 ite 7 8276 9715 9997 ; @[RiscvCore.scala 99:24]
10029 ite 7 8276 9716 9998 ; @[RiscvCore.scala 99:24]
10030 ite 7 8276 9717 9999 ; @[RiscvCore.scala 99:24]
10031 ite 7 8276 9718 10000 ; @[RiscvCore.scala 99:24]
10032 ite 7 8276 9719 10001 ; @[RiscvCore.scala 99:24]
10033 ite 7 8276 9720 10002 ; @[RiscvCore.scala 99:24]
10034 ite 7 8276 9721 10003 ; @[RiscvCore.scala 99:24]
10035 ite 7 8276 9722 10004 ; @[RiscvCore.scala 99:24]
10036 ite 7 8276 9723 10005 ; @[RiscvCore.scala 99:24]
10037 ite 7 8276 9724 10006 ; @[RiscvCore.scala 99:24]
10038 ite 7 8276 9725 10007 ; @[RiscvCore.scala 99:24]
10039 ite 7 8276 9726 10008 ; @[RiscvCore.scala 99:24]
10040 ite 7 8276 9727 10009 ; @[RiscvCore.scala 99:24]
10041 ite 7 8276 9728 10010 ; @[RiscvCore.scala 99:24]
10042 ite 7 8276 9729 10011 ; @[RiscvCore.scala 99:24]
10043 ite 7 8276 9730 10012 ; @[RiscvCore.scala 99:24]
10044 ite 7 8276 9731 10013 ; @[RiscvCore.scala 99:24]
10045 ite 7 8276 9732 10014 ; @[RiscvCore.scala 99:24]
10046 ite 7 8276 9733 10015 ; @[RiscvCore.scala 99:24]
10047 ite 7 8276 9734 10016 ; @[RiscvCore.scala 99:24]
10048 ite 7 8276 9735 10017 ; @[RiscvCore.scala 99:24]
10049 ite 7 8276 9736 10018 ; @[RiscvCore.scala 99:24]
10050 ite 7 8276 9737 10019 ; @[RiscvCore.scala 99:24]
10051 ite 7 8276 9738 10020 ; @[RiscvCore.scala 99:24]
10052 ite 7 8276 9739 10021 ; @[RiscvCore.scala 99:24]
10053 ite 7 8276 9740 10022 ; @[RiscvCore.scala 99:24]
10054 uext 326 430 1
10055 const 12 100
10056 uext 326 10055 62
10057 add 326 10054 10056 ; @[RiscvCore.scala 136:23]
10058 slice 7 10057 63 0 ; @[RiscvCore.scala 136:23]
10059 ite 7 471 10023 399 ; @[RiscvCore.scala 96:18 93:8]
10060 ite 7 471 10024 400 ; @[RiscvCore.scala 96:18 93:8]
10061 ite 7 471 10025 401 ; @[RiscvCore.scala 96:18 93:8]
10062 ite 7 471 10026 402 ; @[RiscvCore.scala 96:18 93:8]
10063 ite 7 471 10027 403 ; @[RiscvCore.scala 96:18 93:8]
10064 ite 7 471 10028 404 ; @[RiscvCore.scala 96:18 93:8]
10065 ite 7 471 10029 405 ; @[RiscvCore.scala 96:18 93:8]
10066 ite 7 471 10030 406 ; @[RiscvCore.scala 96:18 93:8]
10067 ite 7 471 10031 407 ; @[RiscvCore.scala 96:18 93:8]
10068 ite 7 471 10032 408 ; @[RiscvCore.scala 96:18 93:8]
10069 ite 7 471 10033 409 ; @[RiscvCore.scala 96:18 93:8]
10070 ite 7 471 10034 410 ; @[RiscvCore.scala 96:18 93:8]
10071 ite 7 471 10035 411 ; @[RiscvCore.scala 96:18 93:8]
10072 ite 7 471 10036 412 ; @[RiscvCore.scala 96:18 93:8]
10073 ite 7 471 10037 413 ; @[RiscvCore.scala 96:18 93:8]
10074 ite 7 471 10038 414 ; @[RiscvCore.scala 96:18 93:8]
10075 ite 7 471 10039 415 ; @[RiscvCore.scala 96:18 93:8]
10076 ite 7 471 10040 416 ; @[RiscvCore.scala 96:18 93:8]
10077 ite 7 471 10041 417 ; @[RiscvCore.scala 96:18 93:8]
10078 ite 7 471 10042 418 ; @[RiscvCore.scala 96:18 93:8]
10079 ite 7 471 10043 419 ; @[RiscvCore.scala 96:18 93:8]
10080 ite 7 471 10044 420 ; @[RiscvCore.scala 96:18 93:8]
10081 ite 7 471 10045 421 ; @[RiscvCore.scala 96:18 93:8]
10082 ite 7 471 10046 422 ; @[RiscvCore.scala 96:18 93:8]
10083 ite 7 471 10047 423 ; @[RiscvCore.scala 96:18 93:8]
10084 ite 7 471 10048 424 ; @[RiscvCore.scala 96:18 93:8]
10085 ite 7 471 10049 425 ; @[RiscvCore.scala 96:18 93:8]
10086 ite 7 471 10050 426 ; @[RiscvCore.scala 96:18 93:8]
10087 ite 7 471 10051 427 ; @[RiscvCore.scala 96:18 93:8]
10088 ite 7 471 10052 428 ; @[RiscvCore.scala 96:18 93:8]
10089 ite 7 471 10053 429 ; @[RiscvCore.scala 96:18 93:8]
10090 ite 7 471 10058 430 ; @[RiscvCore.scala 136:13 96:18 93:8] @[RiscvCore.scala 148:11]
10091 ite 7 471 10023 399 ; @[RiscvCore.scala 96:18 93:8]
10092 ite 7 471 10024 400 ; @[RiscvCore.scala 96:18 93:8]
10093 ite 7 471 10025 401 ; @[RiscvCore.scala 96:18 93:8]
10094 ite 7 471 10026 402 ; @[RiscvCore.scala 96:18 93:8]
10095 ite 7 471 10027 403 ; @[RiscvCore.scala 96:18 93:8]
10096 ite 7 471 10028 404 ; @[RiscvCore.scala 96:18 93:8]
10097 ite 7 471 10029 405 ; @[RiscvCore.scala 96:18 93:8]
10098 ite 7 471 10030 406 ; @[RiscvCore.scala 96:18 93:8]
10099 ite 7 471 10031 407 ; @[RiscvCore.scala 96:18 93:8]
10100 ite 7 471 10032 408 ; @[RiscvCore.scala 96:18 93:8]
10101 ite 7 471 10033 409 ; @[RiscvCore.scala 96:18 93:8]
10102 ite 7 471 10034 410 ; @[RiscvCore.scala 96:18 93:8]
10103 ite 7 471 10035 411 ; @[RiscvCore.scala 96:18 93:8]
10104 ite 7 471 10036 412 ; @[RiscvCore.scala 96:18 93:8]
10105 ite 7 471 10037 413 ; @[RiscvCore.scala 96:18 93:8]
10106 ite 7 471 10038 414 ; @[RiscvCore.scala 96:18 93:8]
10107 ite 7 471 10039 415 ; @[RiscvCore.scala 96:18 93:8]
10108 ite 7 471 10040 416 ; @[RiscvCore.scala 96:18 93:8]
10109 ite 7 471 10041 417 ; @[RiscvCore.scala 96:18 93:8]
10110 ite 7 471 10042 418 ; @[RiscvCore.scala 96:18 93:8]
10111 ite 7 471 10043 419 ; @[RiscvCore.scala 96:18 93:8]
10112 ite 7 471 10044 420 ; @[RiscvCore.scala 96:18 93:8]
10113 ite 7 471 10045 421 ; @[RiscvCore.scala 96:18 93:8]
10114 ite 7 471 10046 422 ; @[RiscvCore.scala 96:18 93:8]
10115 ite 7 471 10047 423 ; @[RiscvCore.scala 96:18 93:8]
10116 ite 7 471 10048 424 ; @[RiscvCore.scala 96:18 93:8]
10117 ite 7 471 10049 425 ; @[RiscvCore.scala 96:18 93:8]
10118 ite 7 471 10050 426 ; @[RiscvCore.scala 96:18 93:8]
10119 ite 7 471 10051 427 ; @[RiscvCore.scala 96:18 93:8]
10120 ite 7 471 10052 428 ; @[RiscvCore.scala 96:18 93:8]
10121 ite 7 471 10053 429 ; @[RiscvCore.scala 96:18 93:8] @[Pipeline.scala 30:16]
10122 slice 1 473 38 38 ; @[BitUtils.scala 39:20]
10123 ones 4310
10124 zero 4310
10125 ite 4310 10122 10123 10124 ; @[Bitwise.scala 72:12]
10126 concat 7 10125 473 ; @[Cat.scala 30:58]
10127 eq 1 10126 430 ; @[Checker.scala 81:29]
10128 not 1 2 ; @[Checker.scala 81:11]
10129 not 1 10127 ; @[Checker.scala 81:11] @[WBU.scala 116:27]
10130 zero 1
10131 uext 148 10130 4
10132 neq 1 10131 478 ; @[Checker.scala 84:{25,25}]
10133 zero 7
10134 ite 7 10132 96 10133 ; @[Checker.scala 84:{25,25}]
10135 one 1
10136 uext 148 10135 4
10137 eq 1 10136 478
10138 ite 7 10137 10091 10134 ; @[Checker.scala 84:{25,25}]
10139 const 51 10
10140 uext 148 10139 3
10141 eq 1 10140 478
10142 ite 7 10141 10092 10138 ; @[Checker.scala 84:{25,25}]
10143 ones 51
10144 uext 148 10143 3
10145 eq 1 10144 478
10146 ite 7 10145 10093 10142 ; @[Checker.scala 84:{25,25}]
10147 const 12 100
10148 uext 148 10147 2
10149 eq 1 10148 478
10150 ite 7 10149 10094 10146 ; @[Checker.scala 84:{25,25}]
10151 const 12 101
10152 uext 148 10151 2
10153 eq 1 10152 478
10154 ite 7 10153 10095 10150 ; @[Checker.scala 84:{25,25}]
10155 const 12 110
10156 uext 148 10155 2
10157 eq 1 10156 478
10158 ite 7 10157 10096 10154 ; @[Checker.scala 84:{25,25}]
10159 ones 12
10160 uext 148 10159 2
10161 eq 1 10160 478
10162 ite 7 10161 10097 10158 ; @[Checker.scala 84:{25,25}]
10163 const 5 1000
10164 uext 148 10163 1
10165 eq 1 10164 478
10166 ite 7 10165 10098 10162 ; @[Checker.scala 84:{25,25}]
10167 const 5 1001
10168 uext 148 10167 1
10169 eq 1 10168 478
10170 ite 7 10169 10099 10166 ; @[Checker.scala 84:{25,25}]
10171 const 5 1010
10172 uext 148 10171 1
10173 eq 1 10172 478
10174 ite 7 10173 10100 10170 ; @[Checker.scala 84:{25,25}]
10175 const 5 1011
10176 uext 148 10175 1
10177 eq 1 10176 478
10178 ite 7 10177 10101 10174 ; @[Checker.scala 84:{25,25}]
10179 const 5 1100
10180 uext 148 10179 1
10181 eq 1 10180 478
10182 ite 7 10181 10102 10178 ; @[Checker.scala 84:{25,25}]
10183 const 5 1101
10184 uext 148 10183 1
10185 eq 1 10184 478
10186 ite 7 10185 10103 10182 ; @[Checker.scala 84:{25,25}]
10187 const 5 1110
10188 uext 148 10187 1
10189 eq 1 10188 478
10190 ite 7 10189 10104 10186 ; @[Checker.scala 84:{25,25}]
10191 ones 5
10192 uext 148 10191 1
10193 eq 1 10192 478
10194 ite 7 10193 10105 10190 ; @[Checker.scala 84:{25,25}]
10195 const 148 10000
10196 eq 1 10195 478
10197 ite 7 10196 10106 10194 ; @[Checker.scala 84:{25,25}]
10198 const 148 10001
10199 eq 1 10198 478
10200 ite 7 10199 10107 10197 ; @[Checker.scala 84:{25,25}]
10201 const 148 10010
10202 eq 1 10201 478
10203 ite 7 10202 10108 10200 ; @[Checker.scala 84:{25,25}]
10204 const 148 10011
10205 eq 1 10204 478
10206 ite 7 10205 10109 10203 ; @[Checker.scala 84:{25,25}]
10207 const 148 10100
10208 eq 1 10207 478
10209 ite 7 10208 10110 10206 ; @[Checker.scala 84:{25,25}]
10210 const 148 10101
10211 eq 1 10210 478
10212 ite 7 10211 10111 10209 ; @[Checker.scala 84:{25,25}]
10213 const 148 10110
10214 eq 1 10213 478
10215 ite 7 10214 10112 10212 ; @[Checker.scala 84:{25,25}]
10216 const 148 10111
10217 eq 1 10216 478
10218 ite 7 10217 10113 10215 ; @[Checker.scala 84:{25,25}]
10219 const 148 11000
10220 eq 1 10219 478
10221 ite 7 10220 10114 10218 ; @[Checker.scala 84:{25,25}]
10222 const 148 11001
10223 eq 1 10222 478
10224 ite 7 10223 10115 10221 ; @[Checker.scala 84:{25,25}]
10225 const 148 11010
10226 eq 1 10225 478
10227 ite 7 10226 10116 10224 ; @[Checker.scala 84:{25,25}]
10228 const 148 11011
10229 eq 1 10228 478
10230 ite 7 10229 10117 10227 ; @[Checker.scala 84:{25,25}]
10231 const 148 11100
10232 eq 1 10231 478
10233 ite 7 10232 10118 10230 ; @[Checker.scala 84:{25,25}]
10234 const 148 11101
10235 eq 1 10234 478
10236 ite 7 10235 10119 10233 ; @[Checker.scala 84:{25,25}]
10237 const 148 11110
10238 eq 1 10237 478
10239 ite 7 10238 10120 10236 ; @[Checker.scala 84:{25,25}]
10240 ones 148
10241 eq 1 10240 478
10242 ite 7 10241 10121 10239 ; @[Checker.scala 84:{25,25}] @[WBU.scala 117:27]
10243 eq 1 4816 10242 ; @[Checker.scala 84:25]
10244 not 1 10243 ; @[Checker.scala 84:13]
10245 and 1 471 10128
10246 implies 1 10245 10127
10247 not 1 10246
10248 bad 10247 ; backend_wbu_checker_assert @[Checker.scala 81:11]
10249 zero 1
10250 uext 148 10249 4
10251 neq 1 478 10250 ; @[WBU.scala 115:58]
10252 and 1 4268 10251 ; @[WBU.scala 115:42]
10253 and 1 471 10252
10254 and 1 10253 10128
10255 implies 1 10254 10243
10256 not 1 10255
10257 bad 10256 ; backend_wbu_checker_assert_1 @[Checker.scala 84:13]
10258 uext 326 431 1
10259 one 1
10260 uext 326 10259 64
10261 add 326 10258 10260 ; @[GTimer.scala 25:12]
10262 slice 7 10261 63 0 ; @[GTimer.scala 25:12]
10263 not 1 2 ; @[Debug.scala 56:24]
10264 slice 153 472 6 0 ; @[WBU.scala 108:23]
10265 const 153 0010011
10266 eq 1 10264 10265 ; @[WBU.scala 108:30]
10267 slice 12 472 14 12 ; @[WBU.scala 108:64]
10268 zero 12
10269 eq 1 10267 10268 ; @[WBU.scala 108:73]
10270 and 1 10266 10269 ; @[WBU.scala 108:54]
10271 not 1 10270 ; @[WBU.scala 108:15]
10272 zero 1
10273 and 1 471 10263
10274 implies 1 10273 10270
10275 constraint 10274 ; backend_wbu_assume @[WBU.scala 108:15]
10276 one 1 ; @[Pipeline.scala 29:16]
10277 and 1 10276 5269 ; @[Decoupled.scala 52:35]
10278 slice 1 1034 0 0 ; @[Backend.scala 684:67]
10279 zero 1
10280 ite 1 10277 10279 432 ; @[Pipeline.scala 24:24 25:{25,33}]
10281 and 1 5271 5270 ; @[Pipeline.scala 26:22]
10282 or 1 10281 10280 ; @[Pipeline.scala 26:{38,46}]
10283 zero 1
10284 ite 1 10278 10283 10282 ; @[Pipeline.scala 27:{20,28}]
10285 slice 1 1034 1 1 ; @[Backend.scala 685:58]
10286 zero 1
10287 ite 1 10285 10286 5269 ; @[Pipeline.scala 27:{20,28}] @[Backend.scala 687:13] @[Backend.scala 699:11] @[Backend.scala 699:11] @[Backend.scala 699:11] @[Backend.scala 699:11] @[Backend.scala 697:18] @[Pipeline.scala 30:16] @[Pipeline.scala 30:16]
10288 zero 1
10289 uext 12 10288 2
10290 neq 1 485 10289 ; @[Arbiter.scala 60:34]
10291 const 12 011
10292 eq 1 543 10291 ; @[Cache.scala 623:31] @[Cache.scala 677:13] @[Crossbar.scala 102:68]
10293 zero 1
10294 one 1
10295 ite 1 10292 10293 10294 ; @[Arbiter.scala 101:{27,36}]
10296 ite 1 10290 486 10295 ; @[Arbiter.scala 53:13 68:{19,31}] @[Arbiter.scala 54:{16,16}]
10297 ite 1 10296 98 10292 ; @[Arbiter.scala 54:{16,16}]
10298 zero 7
10299 ite 7 10296 99 10298 ; @[Arbiter.scala 55:{15,15}]
10300 zero 15
10301 ite 15 10296 100 10300 ; @[Arbiter.scala 55:{15,15}]
10302 zero 5
10303 ite 5 10296 101 10302 ; @[Arbiter.scala 55:{15,15}]
10304 const 12 011
10305 ite 12 10296 102 10304 ; @[Arbiter.scala 55:{15,15}] @[SimpleBus.scala 64:15] @[Cache.scala 677:13] @[Crossbar.scala 102:68]
10306 ite 10 10296 103 547 ; @[Arbiter.scala 55:{15,15}] @[SimpleBus.scala 65:14] @[Cache.scala 677:13] @[Crossbar.scala 102:68]
10307 ite 5 10296 617 10303 ; @[Arbiter.scala 55:{15,15}]
10308 slice 1 10307 0 0 ; @[SimpleBus.scala 74:22]
10309 slice 1 10307 1 1 ; @[SimpleBus.scala 75:22]
10310 and 1 10308 10309 ; @[Crossbar.scala 100:62] @[NutCore.scala 171:13]
10311 zero 51
10312 eq 1 487 10311 ; @[Crossbar.scala 109:47]
10313 and 1 30 10312 ; @[Crossbar.scala 110:37]
10314 const 12 011
10315 eq 1 613 10314 ; @[Cache.scala 623:31] @[Cache.scala 677:13] @[Crossbar.scala 102:68]
10316 ite 1 10296 10315 10297 ; @[Arbiter.scala 54:{16,16}]
10317 and 1 10313 10316 ; @[Decoupled.scala 52:35]
10318 and 1 10317 10310 ; @[Arbiter.scala 63:23]
10319 uext 5 485 1
10320 one 1
10321 uext 5 10320 3
10322 add 5 10319 10321 ; @[Counter.scala 76:24]
10323 slice 12 10322 2 0 ; @[Counter.scala 76:24]
10324 ite 12 10318 10323 485 ; @[Arbiter.scala 63:37 Counter.scala 76:15 60:40]
10325 not 1 10292 ; @[Arbiter.scala 44:78]
10326 not 1 486 ; @[Arbiter.scala 70:39]
10327 one 1
10328 ite 1 10290 10326 10327 ; @[Arbiter.scala 70:22]
10329 ite 1 10290 486 10325 ; @[Arbiter.scala 70:22]
10330 and 1 10328 10313 ; @[Arbiter.scala 70:56]
10331 and 1 10329 10313 ; @[Arbiter.scala 70:56] @[SimpleBus.scala 64:15] @[Cache.scala 677:13] @[Crossbar.scala 102:68]
10332 ite 10 10296 616 10306 ; @[Arbiter.scala 55:{15,15}] @[SimpleBus.scala 66:15] @[Cache.scala 677:13] @[Crossbar.scala 102:68]
10333 ite 12 10296 618 10305 ; @[Arbiter.scala 55:{15,15}] @[SimpleBus.scala 68:16] @[Cache.scala 677:13] @[Crossbar.scala 102:68]
10334 ite 15 10296 620 10301 ; @[Arbiter.scala 55:{15,15}] @[SimpleBus.scala 67:16] @[Cache.scala 677:13] @[Crossbar.scala 102:68]
10335 ite 7 10296 619 10299 ; @[Arbiter.scala 55:{15,15}] @[Crossbar.scala 116:{13,13}]
10336 one 1
10337 ite 1 488 104 10336 ; @[Crossbar.scala 116:{13,13}]
10338 zero 51
10339 eq 1 10338 487 ; @[Crossbar.scala 119:18]
10340 not 1 10308 ; @[SimpleBus.scala 73:18]
10341 slice 1 10307 3 3 ; @[SimpleBus.scala 73:33]
10342 not 1 10341 ; @[SimpleBus.scala 73:29]
10343 and 1 10340 10342 ; @[SimpleBus.scala 73:26]
10344 ones 12
10345 uext 5 10344 1
10346 eq 1 10307 10345 ; @[SimpleBus.scala 78:27]
10347 one 1
10348 uext 5 10347 3
10349 eq 1 10307 10348 ; @[SimpleBus.scala 77:29]
10350 or 1 10346 10349 ; @[Crossbar.scala 124:47]
10351 const 51 10
10352 ite 51 10350 10351 487 ; @[Crossbar.scala 124:{80,88} 98:22]
10353 one 51
10354 ite 51 10343 10353 10352 ; @[Crossbar.scala 123:{38,46}]
10355 ite 1 10317 10296 488 ; @[Crossbar.scala 121:27 122:21 105:24]
10356 ite 51 10317 10354 487 ; @[Crossbar.scala 121:27 98:22]
10357 one 51
10358 eq 1 10357 487 ; @[Crossbar.scala 119:18]
10359 or 1 488 10337 ; @[Crossbar.scala 116:{13,13}] @[NutCore.scala 171:13]
10360 and 1 10359 31 ; @[Decoupled.scala 52:35] @[NutCore.scala 171:13]
10361 const 12 110
10362 uext 5 10361 1
10363 eq 1 32 10362 ; @[SimpleBus.scala 91:26]
10364 and 1 10360 10363 ; @[Crossbar.scala 127:46]
10365 zero 51
10366 ite 51 10364 10365 487 ; @[Crossbar.scala 127:{80,88} 98:22]
10367 const 51 10
10368 eq 1 10367 487 ; @[Crossbar.scala 119:18]
10369 zero 51
10370 ite 51 10360 10369 487 ; @[Crossbar.scala 128:{48,56} 98:22]
10371 ite 51 10368 10370 487 ; @[Crossbar.scala 119:18 98:22]
10372 ite 51 10358 10366 10371 ; @[Crossbar.scala 119:18]
10373 ite 51 10339 10356 10372 ; @[Crossbar.scala 119:18] @[Crossbar.scala 102:68]
10374 not 1 488
10375 and 1 10374 31 ; @[Crossbar.scala 115:{13,13} 113:26] @[Crossbar.scala 112:25] @[NutCore.scala 171:13] @[Crossbar.scala 112:25] @[Crossbar.scala 102:68]
10376 and 1 488 31 ; @[Crossbar.scala 115:{13,13} 113:26] @[Crossbar.scala 112:25] @[Crossbar.scala 112:25]
10377 and 1 10316 10312 ; @[Crossbar.scala 109:37] @[Crossbar.scala 107:19] @[Crossbar.scala 107:19] @[Crossbar.scala 107:19] @[Crossbar.scala 107:19] @[Crossbar.scala 107:19]
10378 ite 1 6445 105 6412 ; @[Arbiter.scala 54:{16,16}]
10379 one 1
10380 uext 51 10379 1
10381 eq 1 10380 6436
10382 ite 1 10381 6421 10378 ; @[Arbiter.scala 54:{16,16}]
10383 const 51 10
10384 eq 1 10383 6436
10385 ite 1 10384 6426 10382 ; @[Arbiter.scala 54:{16,16}] @[EmbeddedTLB.scala 422:17] @[Pipeline.scala 30:16] @[EmbeddedTLB.scala 406:10]
10386 ite 7 5863 6266 607 ; @[EmbeddedTLB.scala 126:19 135:27 138:41] @[NutCore.scala 161:23] @[Crossbar.scala 102:68]
10387 ite 7 6445 106 10386 ; @[Arbiter.scala 55:{15,15}]
10388 uext 7 495 24
10389 ite 7 896 10388 498 ; @[EmbeddedTLB.scala 369:138] @[EmbeddedTLB.scala 90:18] @[EmbeddedTLB.scala 423:18] @[Crossbar.scala 102:68]
10390 one 1
10391 uext 51 10390 1
10392 eq 1 10391 6436
10393 ite 7 10392 10389 10387 ; @[Arbiter.scala 55:{15,15}]
10394 uext 7 560 24
10395 ite 7 6110 10394 563 ; @[EmbeddedTLB.scala 369:138] @[EmbeddedTLB.scala 90:18] @[EmbeddedTLB.scala 423:18] @[Crossbar.scala 102:68]
10396 const 51 10
10397 eq 1 10396 6436
10398 ite 7 10397 10395 10393 ; @[Arbiter.scala 55:{15,15}] @[EmbeddedTLB.scala 422:17] @[Pipeline.scala 30:16] @[EmbeddedTLB.scala 406:10]
10399 ite 15 5863 6265 606 ; @[EmbeddedTLB.scala 126:19 134:27 138:41] @[NutCore.scala 161:23] @[Crossbar.scala 102:68]
10400 ite 15 6445 107 10399 ; @[Arbiter.scala 55:{15,15}]
10401 one 1
10402 uext 51 10401 1
10403 eq 1 10402 6436
10404 ones 15
10405 ite 15 10403 10404 10400 ; @[Arbiter.scala 55:{15,15}]
10406 const 51 10
10407 eq 1 10406 6436
10408 ones 15
10409 ite 15 10407 10408 10405 ; @[Arbiter.scala 55:{15,15}] @[EmbeddedTLB.scala 422:17] @[Pipeline.scala 30:16] @[EmbeddedTLB.scala 406:10]
10410 ite 5 5863 6247 605 ; @[EmbeddedTLB.scala 126:19 133:25 138:41] @[NutCore.scala 161:23] @[Crossbar.scala 102:68]
10411 ite 5 6445 108 10410 ; @[Arbiter.scala 55:{15,15}]
10412 uext 5 6416 3 ; @[SimpleBus.scala 65:14] @[EmbeddedTLB.scala 90:18] @[EmbeddedTLB.scala 423:18] @[Crossbar.scala 102:68]
10413 one 1
10414 uext 51 10413 1
10415 eq 1 10414 6436
10416 ite 5 10415 10412 10411 ; @[Arbiter.scala 55:{15,15}]
10417 uext 5 6425 3 ; @[SimpleBus.scala 65:14] @[EmbeddedTLB.scala 90:18] @[EmbeddedTLB.scala 423:18] @[Crossbar.scala 102:68]
10418 const 51 10
10419 eq 1 10418 6436
10420 ite 5 10419 10417 10416 ; @[Arbiter.scala 55:{15,15}] @[EmbeddedTLB.scala 422:17] @[Pipeline.scala 30:16] @[EmbeddedTLB.scala 406:10]
10421 ite 12 5863 6264 604 ; @[EmbeddedTLB.scala 126:19 132:26 138:41] @[NutCore.scala 161:23] @[Crossbar.scala 102:68]
10422 ite 12 6445 109 10421 ; @[Arbiter.scala 55:{15,15}]
10423 one 1
10424 uext 51 10423 1
10425 eq 1 10424 6436
10426 const 12 011
10427 ite 12 10425 10426 10422 ; @[Arbiter.scala 55:{15,15}]
10428 const 51 10
10429 eq 1 10428 6436
10430 const 12 011
10431 ite 12 10429 10430 10427 ; @[Arbiter.scala 55:{15,15}] @[NutCore.scala 169:23] @[Crossbar.scala 102:68]
10432 ones 51
10433 eq 1 10432 6436
10434 ite 5 10433 37 10420 ; @[Arbiter.scala 55:{15,15}]
10435 slice 1 10434 0 0 ; @[SimpleBus.scala 74:22]
10436 slice 1 10434 1 1 ; @[SimpleBus.scala 75:22]
10437 and 1 10435 10436 ; @[Crossbar.scala 100:62] @[NutCore.scala 169:23] @[Crossbar.scala 102:68]
10438 ones 51
10439 eq 1 10438 6436
10440 ite 1 10439 34 10385 ; @[Arbiter.scala 54:{16,16}]
10441 and 1 5876 10440 ; @[Decoupled.scala 52:35]
10442 and 1 10441 10437 ; @[Arbiter.scala 63:23]
10443 uext 5 489 1
10444 one 1
10445 uext 5 10444 3
10446 add 5 10443 10445 ; @[Counter.scala 76:24]
10447 slice 12 10446 2 0 ; @[Counter.scala 76:24]
10448 ite 12 10442 10447 489 ; @[Arbiter.scala 63:37 Counter.scala 76:15 60:40]
10449 or 1 6412 6421 ; @[Arbiter.scala 44:68]
10450 or 1 10449 6426 ; @[Arbiter.scala 44:68]
10451 not 1 6412 ; @[Arbiter.scala 44:78]
10452 not 1 10449 ; @[Arbiter.scala 44:78]
10453 not 1 10450 ; @[Arbiter.scala 44:78]
10454 one 1
10455 uext 51 10454 1
10456 eq 1 490 10455 ; @[Arbiter.scala 70:39]
10457 ite 1 5866 10456 10451 ; @[Arbiter.scala 70:22]
10458 const 51 10
10459 eq 1 490 10458 ; @[Arbiter.scala 70:39]
10460 ite 1 5866 10459 10452 ; @[Arbiter.scala 70:22]
10461 ones 51
10462 eq 1 490 10461 ; @[Arbiter.scala 70:39]
10463 ite 1 5866 10462 10453 ; @[Arbiter.scala 70:22]
10464 and 1 10457 5876 ; @[Arbiter.scala 70:56]
10465 and 1 10460 5876 ; @[Arbiter.scala 70:56]
10466 and 1 10463 5876 ; @[Arbiter.scala 70:56] @[NutCore.scala 169:23] @[Crossbar.scala 102:68]
10467 ones 51
10468 eq 1 10467 6436
10469 ite 12 10468 36 10431 ; @[Arbiter.scala 55:{15,15}] @[NutCore.scala 169:23] @[Crossbar.scala 102:68]
10470 ones 51
10471 eq 1 10470 6436
10472 ite 15 10471 38 10409 ; @[Arbiter.scala 55:{15,15}] @[NutCore.scala 169:23] @[Crossbar.scala 102:68]
10473 ones 51
10474 eq 1 10473 6436
10475 ite 7 10474 39 10398 ; @[Arbiter.scala 55:{15,15}]
10476 zero 1
10477 uext 51 10476 1
10478 neq 1 10477 492 ; @[Crossbar.scala 116:{13,13}]
10479 one 1
10480 ite 1 10478 111 10479 ; @[Crossbar.scala 116:{13,13}]
10481 one 1
10482 uext 51 10481 1
10483 eq 1 10482 492
10484 or 1 10483 10480 ; @[Crossbar.scala 116:{13,13}]
10485 const 51 10
10486 eq 1 10485 492
10487 or 1 10486 10484 ; @[Crossbar.scala 116:{13,13}]
10488 zero 51
10489 eq 1 10488 491 ; @[Crossbar.scala 119:18]
10490 not 1 10435 ; @[SimpleBus.scala 73:18]
10491 slice 1 10434 3 3 ; @[SimpleBus.scala 73:33]
10492 not 1 10491 ; @[SimpleBus.scala 73:29]
10493 and 1 10490 10492 ; @[SimpleBus.scala 73:26]
10494 ones 12
10495 uext 5 10494 1
10496 eq 1 10434 10495 ; @[SimpleBus.scala 78:27]
10497 one 1
10498 uext 5 10497 3
10499 eq 1 10434 10498 ; @[SimpleBus.scala 77:29]
10500 or 1 10496 10499 ; @[Crossbar.scala 124:47]
10501 const 51 10
10502 ite 51 10500 10501 491 ; @[Crossbar.scala 124:{80,88} 98:22]
10503 one 51
10504 ite 51 10493 10503 10502 ; @[Crossbar.scala 123:{38,46}]
10505 ite 51 10441 6436 492 ; @[Crossbar.scala 121:27 122:21 105:24]
10506 ite 51 10441 10504 491 ; @[Crossbar.scala 121:27 98:22]
10507 one 51
10508 eq 1 10507 491 ; @[Crossbar.scala 119:18] @[NutCore.scala 169:23]
10509 ones 51
10510 eq 1 10509 492
10511 ite 1 10510 40 10487 ; @[Crossbar.scala 116:{13,13}]
10512 and 1 10511 5233 ; @[Decoupled.scala 52:35]
10513 ite 5 614 622 624 ; @[Cache.scala 609:29] @[Cache.scala 676:17]
10514 const 12 110
10515 uext 5 10514 1
10516 eq 1 10513 10515 ; @[SimpleBus.scala 91:26]
10517 and 1 10512 10516 ; @[Crossbar.scala 127:46]
10518 zero 51
10519 ite 51 10517 10518 491 ; @[Crossbar.scala 127:{80,88} 98:22]
10520 const 51 10
10521 eq 1 10520 491 ; @[Crossbar.scala 119:18]
10522 zero 51
10523 ite 51 10512 10522 491 ; @[Crossbar.scala 128:{48,56} 98:22]
10524 ite 51 10521 10523 491 ; @[Crossbar.scala 119:18 98:22]
10525 ite 51 10508 10519 10524 ; @[Crossbar.scala 119:18]
10526 ite 51 10489 10506 10525 ; @[Crossbar.scala 119:18] @[Crossbar.scala 112:25] @[Crossbar.scala 102:68]
10527 one 1
10528 uext 51 10527 1
10529 eq 1 10528 492
10530 and 1 10529 5233 ; @[Crossbar.scala 115:{13,13} 113:26] @[Crossbar.scala 112:25] @[Crossbar.scala 112:25] @[Crossbar.scala 102:68] @[Crossbar.scala 112:25] @[Crossbar.scala 102:68]
10531 ones 51
10532 eq 1 10531 492
10533 and 1 10532 5233 ; @[Crossbar.scala 115:{13,13} 113:26] @[Crossbar.scala 112:25] @[Crossbar.scala 112:25]
10534 and 1 10440 5875 ; @[Crossbar.scala 109:37] @[Crossbar.scala 107:19] @[Crossbar.scala 107:19] @[Crossbar.scala 107:19] @[Crossbar.scala 107:19]
10535 slice 514 370 19 0 ; @[EmbeddedTLB.scala 198:30]
10536 slice 514 531 51 32 ; @[EmbeddedTLB.scala 207:46]
10537 slice 514 532 51 32 ; @[EmbeddedTLB.scala 207:46]
10538 slice 514 533 51 32 ; @[EmbeddedTLB.scala 207:46]
10539 slice 514 534 51 32 ; @[EmbeddedTLB.scala 207:46]
10540 slice 1 493 0 0 ; @[LFSR64.scala 26:19]
10541 slice 1 493 1 1 ; @[LFSR64.scala 26:29]
10542 xor 1 10540 10541 ; @[LFSR64.scala 26:23]
10543 slice 1 493 3 3 ; @[LFSR64.scala 26:39]
10544 xor 1 10542 10543 ; @[LFSR64.scala 26:33]
10545 slice 1 493 4 4 ; @[LFSR64.scala 26:49]
10546 xor 1 10544 10545 ; @[LFSR64.scala 26:43]
10547 zero 1
10548 uext 7 10547 63
10549 eq 1 493 10548 ; @[LFSR64.scala 28:24]
10550 slice 4543 493 63 1 ; @[LFSR64.scala 28:51]
10551 concat 7 10546 10550 ; @[Cat.scala 30:58]
10552 one 1
10553 uext 7 10552 63
10554 ite 7 10549 10553 10551 ; @[LFSR64.scala 28:18]
10555 slice 499 858 25 8 ; @[EmbeddedTLB.scala 218:70]
10556 slice 226 858 41 26 ; @[EmbeddedTLB.scala 218:70]
10557 slice 509 858 68 42 ; @[EmbeddedTLB.scala 218:70]
10558 slice 514 6440 51 32 ; @[EmbeddedTLB.scala 219:70]
10559 slice 1 859 0 0 ; @[EmbeddedTLB.scala 220:38]
10560 slice 1 859 1 1 ; @[EmbeddedTLB.scala 220:38]
10561 slice 1 859 2 2 ; @[EmbeddedTLB.scala 220:38]
10562 slice 1 859 5 5 ; @[EmbeddedTLB.scala 220:38]
10563 slice 1 859 7 7 ; @[EmbeddedTLB.scala 220:38]
10564 concat 51 10560 10559 ; @[EmbeddedTLB.scala 225:79]
10565 concat 51 871 10561 ; @[EmbeddedTLB.scala 225:79]
10566 concat 5 10565 10564 ; @[EmbeddedTLB.scala 225:79]
10567 concat 51 10562 860 ; @[EmbeddedTLB.scala 225:79]
10568 concat 51 10563 887 ; @[EmbeddedTLB.scala 225:79]
10569 concat 5 10568 10567 ; @[EmbeddedTLB.scala 225:79]
10570 concat 15 10569 10566 ; @[EmbeddedTLB.scala 225:79]
10571 const 15 01000000
10572 or 15 10571 10570 ; @[EmbeddedTLB.scala 225:69]
10573 zero 51
10574 concat 980 10573 10572 ; @[Cat.scala 30:58]
10575 zero 980
10576 concat 1002 10575 10558 ; @[Cat.scala 30:58]
10577 concat 494 10576 10574 ; @[Cat.scala 30:58] @[EmbeddedTLB.scala 425:21] @[EmbeddedTLB.scala 91:17]
10578 and 1 94 871 ; @[EmbeddedTLB.scala 231:57]
10579 or 1 10560 10578 ; @[EmbeddedTLB.scala 231:40]
10580 and 1 870 10579 ; @[EmbeddedTLB.scala 231:26]
10581 and 1 870 10561 ; @[EmbeddedTLB.scala 232:27] @[EmbeddedTLB.scala 423:18] @[EmbeddedTLB.scala 90:18]
10582 slice 1 4788 0 0 ; @[EmbeddedTLB.scala 258:49]
10583 slice 1 4788 1 1 ; @[EmbeddedTLB.scala 258:49]
10584 slice 1 4788 2 2 ; @[EmbeddedTLB.scala 258:49]
10585 slice 1 4788 3 3 ; @[EmbeddedTLB.scala 258:49]
10586 slice 1 4788 4 4 ; @[EmbeddedTLB.scala 258:49]
10587 slice 1 4788 5 5 ; @[EmbeddedTLB.scala 258:49]
10588 slice 1 4788 6 6 ; @[EmbeddedTLB.scala 258:49]
10589 slice 1 4788 7 7 ; @[EmbeddedTLB.scala 258:49]
10590 slice 51 4788 9 8 ; @[EmbeddedTLB.scala 258:49]
10591 slice 514 4788 29 10 ; @[EmbeddedTLB.scala 258:49]
10592 sort bitvec 34
10593 slice 10592 4788 63 30 ; @[EmbeddedTLB.scala 258:49]
10594 and 1 828 897 ; @[EmbeddedTLB.scala 383:42]
10595 const 12 100
10596 eq 1 496 10595 ; @[EmbeddedTLB.scala 383:97]
10597 ite 1 10594 895 10596 ; @[EmbeddedTLB.scala 383:37]
10598 and 1 535 10597 ; @[EmbeddedTLB.scala 383:31]
10599 and 1 879 10598 ; @[Decoupled.scala 52:35]
10600 or 1 10599 502 ; @[Reg.scala 28:19 27:20 28:23]
10601 zero 12
10602 neq 1 496 10601 ; @[EmbeddedTLB.scala 266:27]
10603 and 1 6418 10602 ; @[EmbeddedTLB.scala 266:17]
10604 or 1 10603 503 ; @[EmbeddedTLB.scala 263:26 266:{40,52}]
10605 and 1 10599 503 ; @[EmbeddedTLB.scala 267:21]
10606 zero 1
10607 ite 1 10605 10606 10604 ; @[EmbeddedTLB.scala 267:{35,47}]
10608 zero 12
10609 eq 1 10608 496 ; @[EmbeddedTLB.scala 272:18]
10610 not 1 6418 ; @[EmbeddedTLB.scala 274:13]
10611 and 1 10610 896 ; @[EmbeddedTLB.scala 274:22]
10612 and 1 884 10610 ; @[EmbeddedTLB.scala 278:24]
10613 concat 1855 10535 777 ; @[Cat.scala 30:58]
10614 zero 12
10615 concat 10 10613 10614 ; @[Cat.scala 30:58]
10616 one 12
10617 ite 12 10612 10616 496 ; @[EmbeddedTLB.scala 278:37 279:15 250:22]
10618 ite 10 10612 10615 501 ; @[EmbeddedTLB.scala 278:37 280:15 259:18]
10619 ones 51
10620 ite 51 10612 10619 497 ; @[EmbeddedTLB.scala 278:37 281:15 251:22]
10621 zero 1
10622 ite 1 10612 10621 10607 ; @[EmbeddedTLB.scala 278:37 282:19]
10623 zero 1
10624 ite 1 10612 10623 10600 ; @[EmbeddedTLB.scala 278:37 283:24]
10625 const 12 011
10626 ite 12 10611 10625 10617 ; @[EmbeddedTLB.scala 274:32 275:15]
10627 zero 1
10628 ite 1 10611 10627 10622 ; @[EmbeddedTLB.scala 274:32 276:19]
10629 zero 1
10630 ite 1 10611 10629 10624 ; @[EmbeddedTLB.scala 274:32 277:24]
10631 ite 10 10611 501 10618 ; @[EmbeddedTLB.scala 259:18 274:32]
10632 ite 51 10611 497 10620 ; @[EmbeddedTLB.scala 251:22 274:32]
10633 one 12
10634 eq 1 10633 496 ; @[EmbeddedTLB.scala 272:18] @[EmbeddedTLB.scala 423:18] @[EmbeddedTLB.scala 90:18]
10635 and 1 10464 6421 ; @[Decoupled.scala 52:35]
10636 const 12 010
10637 ite 12 10635 10636 496 ; @[EmbeddedTLB.scala 250:22 291:{36,44}]
10638 zero 12
10639 ite 12 6419 10638 10637 ; @[EmbeddedTLB.scala 288:22 289:15]
10640 zero 1
10641 ite 1 6419 10640 10607 ; @[EmbeddedTLB.scala 288:22 290:19]
10642 const 12 010
10643 eq 1 10642 496 ; @[EmbeddedTLB.scala 272:18]
10644 concat 51 10583 10582 ; @[EmbeddedTLB.scala 295:44]
10645 concat 51 10585 10584 ; @[EmbeddedTLB.scala 295:44]
10646 concat 5 10645 10644 ; @[EmbeddedTLB.scala 295:44]
10647 concat 51 10587 10586 ; @[EmbeddedTLB.scala 295:44]
10648 concat 51 10589 10588 ; @[EmbeddedTLB.scala 295:44]
10649 concat 5 10648 10647 ; @[EmbeddedTLB.scala 295:44]
10650 concat 15 10649 10646 ; @[EmbeddedTLB.scala 295:44]
10651 slice 1 10650 0 0 ; @[EmbeddedTLB.scala 295:44]
10652 slice 1 10650 1 1 ; @[EmbeddedTLB.scala 295:44]
10653 slice 1 10650 2 2 ; @[EmbeddedTLB.scala 295:44]
10654 slice 1 10650 3 3 ; @[EmbeddedTLB.scala 295:44]
10655 slice 1 10650 4 4 ; @[EmbeddedTLB.scala 295:44]
10656 slice 1 10650 5 5 ; @[EmbeddedTLB.scala 295:44]
10657 slice 1 10650 6 6 ; @[EmbeddedTLB.scala 295:44]
10658 slice 1 10650 7 7 ; @[EmbeddedTLB.scala 295:44]
10659 one 1 ; @[EmbeddedTLB.scala 371:21] @[EmbeddedTLB.scala 423:18] @[EmbeddedTLB.scala 90:18]
10660 and 1 10659 10530 ; @[Decoupled.scala 52:35]
10661 or 1 10652 10654 ; @[EmbeddedTLB.scala 300:34]
10662 not 1 10661 ; @[EmbeddedTLB.scala 300:21]
10663 ones 51
10664 eq 1 497 10663 ; @[EmbeddedTLB.scala 300:58]
10665 const 51 10
10666 eq 1 497 10665 ; @[EmbeddedTLB.scala 300:73]
10667 or 1 10664 10666 ; @[EmbeddedTLB.scala 300:65]
10668 and 1 10662 10667 ; @[EmbeddedTLB.scala 300:49]
10669 not 1 10651 ; @[EmbeddedTLB.scala 301:16]
10670 not 1 10652 ; @[EmbeddedTLB.scala 301:32]
10671 and 1 10670 10653 ; @[EmbeddedTLB.scala 301:44]
10672 or 1 10669 10671 ; @[EmbeddedTLB.scala 301:28]
10673 uext 326 505 1
10674 one 1
10675 uext 326 10674 64
10676 add 326 10673 10675 ; @[GTimer.scala 25:12]
10677 slice 7 10676 63 0 ; @[GTimer.scala 25:12]
10678 ite 42 10664 778 780 ; @[EmbeddedTLB.scala 314:50]
10679 concat 1855 10591 10678 ; @[Cat.scala 30:58]
10680 zero 12
10681 concat 10 10679 10680 ; @[Cat.scala 30:58]
10682 const 12 100
10683 one 12
10684 ite 12 10672 10682 10683 ; @[EmbeddedTLB.scala 301:60 302:43 313:19]
10685 or 1 10672 504 ; @[EmbeddedTLB.scala 269:24 301:60 303:45]
10686 ite 10 10672 501 10681 ; @[EmbeddedTLB.scala 259:18 301:60 314:19]
10687 zero 1
10688 uext 51 10687 1
10689 neq 1 497 10688 ; @[EmbeddedTLB.scala 316:27]
10690 not 1 10655 ; @[EmbeddedTLB.scala 317:74]
10691 and 1 831 10690 ; @[EmbeddedTLB.scala 317:71]
10692 not 1 10691 ; @[EmbeddedTLB.scala 317:41]
10693 and 1 10651 10692 ; @[EmbeddedTLB.scala 317:38]
10694 and 1 867 10655 ; @[EmbeddedTLB.scala 317:120]
10695 not 1 10694 ; @[EmbeddedTLB.scala 317:90]
10696 and 1 10693 10695 ; @[EmbeddedTLB.scala 317:87]
10697 and 1 10696 10654 ; @[EmbeddedTLB.scala 318:36]
10698 not 1 10657 ; @[EmbeddedTLB.scala 321:60]
10699 concat 51 10652 10651 ; @[EmbeddedTLB.scala 323:79]
10700 concat 51 10654 10653 ; @[EmbeddedTLB.scala 323:79]
10701 concat 5 10700 10699 ; @[EmbeddedTLB.scala 323:79]
10702 concat 51 10656 10655 ; @[EmbeddedTLB.scala 323:79]
10703 concat 51 10658 10657 ; @[EmbeddedTLB.scala 323:79]
10704 concat 5 10703 10702 ; @[EmbeddedTLB.scala 323:79]
10705 concat 15 10704 10701 ; @[EmbeddedTLB.scala 323:79]
10706 const 15 01000000
10707 or 15 10706 10705 ; @[EmbeddedTLB.scala 323:68]
10708 const 7 0000000000000000000000000000000000000000000000000000000001000000
10709 or 7 4788 10708 ; @[EmbeddedTLB.scala 324:50]
10710 not 1 10697 ; @[EmbeddedTLB.scala 326:19]
10711 const 12 011
10712 const 12 100
10713 ite 12 10698 10711 10712 ; @[EmbeddedTLB.scala 328:27]
10714 or 1 10710 504 ; @[EmbeddedTLB.scala 269:24 326:{30,40}]
10715 const 12 100
10716 ite 12 10710 10715 10713 ; @[EmbeddedTLB.scala 326:{30,58} 328:21]
10717 zero 1
10718 one 1
10719 ite 1 10710 10717 10718 ; @[EmbeddedTLB.scala 326:30 329:30]
10720 const 499 111111111000000000
10721 ones 499
10722 ite 499 10666 10720 10721 ; @[EmbeddedTLB.scala 342:59]
10723 zero 499
10724 ite 499 10664 10723 10722 ; @[EmbeddedTLB.scala 342:26]
10725 zero 15
10726 ite 15 10689 10707 10725 ; @[EmbeddedTLB.scala 316:36 323:26]
10727 ite 7 10689 10709 498 ; @[EmbeddedTLB.scala 316:36 324:24 253:25]
10728 ite 1 10689 10714 504 ; @[EmbeddedTLB.scala 269:24 316:36]
10729 ite 12 10689 10716 496 ; @[EmbeddedTLB.scala 250:22 316:36]
10730 and 1 10689 10719 ; @[EmbeddedTLB.scala 316:36]
10731 ones 499
10732 ite 499 10689 10724 10731 ; @[EmbeddedTLB.scala 316:36 342:20]
10733 ones 499
10734 ite 499 10668 10733 10732 ; @[EmbeddedTLB.scala 300:82]
10735 ones 499
10736 ite 499 6419 10735 10734 ; @[EmbeddedTLB.scala 297:24]
10737 ones 499
10738 ite 499 10660 10736 10737 ; @[EmbeddedTLB.scala 296:31]
10739 ones 499
10740 ite 499 10643 10738 10739 ; @[EmbeddedTLB.scala 272:18]
10741 ones 499
10742 ite 499 10634 10741 10740 ; @[EmbeddedTLB.scala 272:18]
10743 ones 499
10744 ite 499 10609 10743 10742 ; @[EmbeddedTLB.scala 272:18]
10745 ite 499 10689 10744 500 ; @[EmbeddedTLB.scala 316:36 343:25 255:26]
10746 ite 12 10668 10684 10729 ; @[EmbeddedTLB.scala 300:82]
10747 ite 1 10668 10685 10728 ; @[EmbeddedTLB.scala 300:82]
10748 ite 10 10668 10686 501 ; @[EmbeddedTLB.scala 259:18 300:82]
10749 zero 15
10750 ite 15 10668 10749 10726 ; @[EmbeddedTLB.scala 300:82]
10751 ite 7 10668 498 10727 ; @[EmbeddedTLB.scala 253:25 300:82]
10752 zero 1
10753 ite 1 10668 10752 10730 ; @[EmbeddedTLB.scala 300:82]
10754 ite 499 10668 500 10745 ; @[EmbeddedTLB.scala 255:26 300:82]
10755 zero 12
10756 ite 12 6419 10755 10746 ; @[EmbeddedTLB.scala 297:24 298:17]
10757 ite 1 6419 504 10747 ; @[EmbeddedTLB.scala 269:24 297:24]
10758 ite 10 6419 501 10748 ; @[EmbeddedTLB.scala 259:18 297:24]
10759 zero 15
10760 ite 15 6419 10759 10750 ; @[EmbeddedTLB.scala 297:24]
10761 ite 7 6419 498 10751 ; @[EmbeddedTLB.scala 297:24 253:25]
10762 zero 1
10763 ite 1 6419 10762 10753 ; @[EmbeddedTLB.scala 297:24]
10764 ite 499 6419 500 10754 ; @[EmbeddedTLB.scala 297:24 255:26]
10765 uext 12 497 1
10766 one 1
10767 uext 12 10766 2
10768 sub 12 10765 10767 ; @[EmbeddedTLB.scala 345:24]
10769 slice 51 10768 1 0 ; @[EmbeddedTLB.scala 345:24]
10770 ite 12 10660 10756 496 ; @[EmbeddedTLB.scala 250:22 296:31]
10771 ite 1 10660 10641 10607 ; @[EmbeddedTLB.scala 296:31]
10772 ite 1 10660 10757 504 ; @[EmbeddedTLB.scala 269:24 296:31]
10773 ite 10 10660 10758 501 ; @[EmbeddedTLB.scala 259:18 296:31]
10774 zero 15
10775 ite 15 10660 10760 10774 ; @[EmbeddedTLB.scala 296:31]
10776 ite 7 10660 10761 498 ; @[EmbeddedTLB.scala 253:25 296:31]
10777 and 1 10660 10763 ; @[EmbeddedTLB.scala 296:31]
10778 ite 499 10660 10764 500 ; @[EmbeddedTLB.scala 255:26 296:31]
10779 ite 51 10660 10769 497 ; @[EmbeddedTLB.scala 296:31 345:15 251:22]
10780 const 12 011
10781 eq 1 10780 496 ; @[EmbeddedTLB.scala 272:18]
10782 const 12 100
10783 ite 12 10635 10782 496 ; @[EmbeddedTLB.scala 250:22 353:{36,44}]
10784 zero 12
10785 ite 12 6419 10784 10783 ; @[EmbeddedTLB.scala 350:22 351:15]
10786 const 12 100
10787 eq 1 10786 496 ; @[EmbeddedTLB.scala 272:18]
10788 or 1 10599 6418 ; @[EmbeddedTLB.scala 356:42]
10789 or 1 10788 502 ; @[EmbeddedTLB.scala 356:53]
10790 zero 12
10791 ite 12 10789 10790 496 ; @[EmbeddedTLB.scala 356:71 357:13 250:22]
10792 zero 1
10793 ite 1 10789 10792 504 ; @[EmbeddedTLB.scala 356:71 358:15 269:24]
10794 zero 1
10795 ite 1 10789 10794 10600 ; @[EmbeddedTLB.scala 356:71 359:22]
10796 const 12 101
10797 eq 1 10796 496 ; @[EmbeddedTLB.scala 272:18]
10798 zero 12
10799 ite 12 10797 10798 496 ; @[EmbeddedTLB.scala 272:18 363:13 250:22]
10800 ite 12 10787 10791 10799 ; @[EmbeddedTLB.scala 272:18]
10801 ite 1 10787 10793 504 ; @[EmbeddedTLB.scala 272:18 269:24]
10802 ite 1 10787 10795 10600 ; @[EmbeddedTLB.scala 272:18]
10803 ite 12 10781 10785 10800 ; @[EmbeddedTLB.scala 272:18]
10804 ite 1 10781 10641 10607 ; @[EmbeddedTLB.scala 272:18]
10805 ite 1 10781 504 10801 ; @[EmbeddedTLB.scala 272:18 269:24]
10806 ite 1 10781 10600 10802 ; @[EmbeddedTLB.scala 272:18]
10807 ite 12 10643 10770 10803 ; @[EmbeddedTLB.scala 272:18]
10808 ite 1 10643 10771 10804 ; @[EmbeddedTLB.scala 272:18]
10809 ite 1 10643 10772 10805 ; @[EmbeddedTLB.scala 272:18]
10810 ite 10 10643 10773 501 ; @[EmbeddedTLB.scala 259:18 272:18]
10811 zero 15
10812 ite 15 10643 10775 10811 ; @[EmbeddedTLB.scala 272:18]
10813 ite 7 10643 10776 498 ; @[EmbeddedTLB.scala 272:18 253:25]
10814 and 1 10643 10777 ; @[EmbeddedTLB.scala 272:18]
10815 ite 499 10643 10778 500 ; @[EmbeddedTLB.scala 272:18 255:26]
10816 ite 51 10643 10779 497 ; @[EmbeddedTLB.scala 272:18 251:22]
10817 ite 1 10643 10600 10806 ; @[EmbeddedTLB.scala 272:18]
10818 ite 12 10634 10639 10807 ; @[EmbeddedTLB.scala 272:18]
10819 ite 1 10634 10641 10808 ; @[EmbeddedTLB.scala 272:18]
10820 ite 1 10634 504 10809 ; @[EmbeddedTLB.scala 272:18 269:24]
10821 ite 10 10634 501 10810 ; @[EmbeddedTLB.scala 259:18 272:18]
10822 zero 15
10823 ite 15 10634 10822 10812 ; @[EmbeddedTLB.scala 272:18]
10824 ite 7 10634 498 10813 ; @[EmbeddedTLB.scala 272:18 253:25]
10825 zero 1
10826 ite 1 10634 10825 10814 ; @[EmbeddedTLB.scala 272:18]
10827 ite 499 10634 500 10815 ; @[EmbeddedTLB.scala 272:18 255:26]
10828 ite 51 10634 497 10816 ; @[EmbeddedTLB.scala 272:18 251:22]
10829 ite 1 10634 10600 10817 ; @[EmbeddedTLB.scala 272:18]
10830 ite 12 10609 10626 10818 ; @[EmbeddedTLB.scala 272:18]
10831 ite 1 10609 10628 10819 ; @[EmbeddedTLB.scala 272:18]
10832 ite 1 10609 10630 10829 ; @[EmbeddedTLB.scala 272:18]
10833 ite 51 10609 10632 10828 ; @[EmbeddedTLB.scala 272:18]
10834 ite 1 10609 504 10820 ; @[EmbeddedTLB.scala 272:18 269:24]
10835 zero 15
10836 ite 15 10609 10835 10823 ; @[EmbeddedTLB.scala 272:18]
10837 zero 1
10838 ite 1 10609 10837 10826 ; @[EmbeddedTLB.scala 272:18]
10839 and 1 10838 6420 ; @[EmbeddedTLB.scala 374:50]
10840 and 1 896 881 ; @[EmbeddedTLB.scala 374:73]
10841 and 1 10840 6420 ; @[EmbeddedTLB.scala 374:93]
10842 or 1 10839 10841 ; @[EmbeddedTLB.scala 374:63]
10843 concat 917 513 515 ; @[Cat.scala 30:58]
10844 sort bitvec 60
10845 concat 10844 10843 516 ; @[Cat.scala 30:58]
10846 concat 1221 510 511 ; @[Cat.scala 30:58]
10847 sort bitvec 61
10848 concat 10847 10846 512 ; @[Cat.scala 30:58]
10849 slice 10 536 31 0 ; @[EmbeddedTLB.scala 382:63]
10850 zero 1407
10851 concat 10 10558 10850 ; @[Cat.scala 30:58]
10852 ones 51
10853 concat 514 10852 10555 ; @[Cat.scala 30:58]
10854 zero 1407
10855 concat 10 10853 10854 ; @[Cat.scala 30:58]
10856 and 10 10851 10855 ; @[BitUtils.scala 32:13]
10857 not 10 10855 ; @[BitUtils.scala 32:38]
10858 and 10 10849 10857 ; @[BitUtils.scala 32:36]
10859 or 10 10856 10858 ; @[BitUtils.scala 32:25]
10860 slice 514 498 29 10 ; @[EmbeddedTLB.scala 382:122]
10861 zero 1407
10862 concat 10 10860 10861 ; @[Cat.scala 30:58]
10863 ones 51
10864 concat 514 10863 500 ; @[Cat.scala 30:58]
10865 zero 1407
10866 concat 10 10864 10865 ; @[Cat.scala 30:58]
10867 and 10 10862 10866 ; @[BitUtils.scala 32:13]
10868 not 10 10866 ; @[BitUtils.scala 32:38]
10869 and 10 10849 10868 ; @[BitUtils.scala 32:36]
10870 or 10 10867 10869 ; @[BitUtils.scala 32:25]
10871 uext 326 517 1
10872 one 1
10873 uext 326 10872 64
10874 add 326 10871 10873 ; @[GTimer.scala 25:12]
10875 slice 7 10874 63 0 ; @[GTimer.scala 25:12]
10876 uext 326 518 1
10877 one 1
10878 uext 326 10877 64
10879 add 326 10876 10878 ; @[GTimer.scala 25:12]
10880 slice 7 10879 63 0 ; @[GTimer.scala 25:12]
10881 uext 326 519 1
10882 one 1
10883 uext 326 10882 64
10884 add 326 10881 10883 ; @[GTimer.scala 25:12]
10885 slice 7 10884 63 0 ; @[GTimer.scala 25:12]
10886 concat 51 10586 10585 ; @[EmbeddedTLB.scala 393:145]
10887 concat 12 10886 10584 ; @[EmbeddedTLB.scala 393:145]
10888 concat 148 10887 10644 ; @[EmbeddedTLB.scala 393:145]
10889 concat 12 10648 10587 ; @[EmbeddedTLB.scala 393:145]
10890 sort bitvec 54
10891 concat 10890 10593 10591 ; @[EmbeddedTLB.scala 393:145]
10892 concat 4667 10891 10590 ; @[EmbeddedTLB.scala 393:145]
10893 concat 7138 10892 10889 ; @[EmbeddedTLB.scala 393:145]
10894 concat 7 10893 10888 ; @[EmbeddedTLB.scala 393:145]
10895 uext 326 520 1
10896 one 1
10897 uext 326 10896 64
10898 add 326 10895 10897 ; @[GTimer.scala 25:12]
10899 slice 7 10898 63 0 ; @[GTimer.scala 25:12]
10900 uext 326 521 1
10901 one 1
10902 uext 326 10901 64
10903 add 326 10900 10902 ; @[GTimer.scala 25:12]
10904 slice 7 10903 63 0 ; @[GTimer.scala 25:12]
10905 concat 112 10848 10845 ; @[Cat.scala 30:58]
10906 slice 10 10905 31 0 ; @[EmbeddedTLB.scala 395:183]
10907 slice 514 10905 51 32 ; @[EmbeddedTLB.scala 395:183]
10908 slice 15 10905 59 52 ; @[EmbeddedTLB.scala 395:183]
10909 slice 499 10905 77 60 ; @[EmbeddedTLB.scala 395:183]
10910 slice 226 10905 93 78 ; @[EmbeddedTLB.scala 395:183]
10911 slice 509 10905 120 94 ; @[EmbeddedTLB.scala 395:183]
10912 uext 326 522 1
10913 one 1
10914 uext 326 10913 64
10915 add 326 10912 10914 ; @[GTimer.scala 25:12]
10916 slice 7 10915 63 0 ; @[GTimer.scala 25:12]
10917 uext 326 523 1
10918 one 1
10919 uext 326 10918 64
10920 add 326 10917 10919 ; @[GTimer.scala 25:12]
10921 slice 7 10920 63 0 ; @[GTimer.scala 25:12]
10922 uext 326 524 1
10923 one 1
10924 uext 326 10923 64
10925 add 326 10922 10924 ; @[GTimer.scala 25:12]
10926 slice 7 10925 63 0 ; @[GTimer.scala 25:12]
10927 ite 10 828 10859 10870 ; @[EmbeddedTLB.scala 382:26] @[EmbeddedTLB.scala 114:16] @[EmbeddedTLB.scala 381:15] @[TLB.scala 214:14] @[TLB.scala 215:17] @[TLB.scala 216:18]
10928 const 12 011 ; @[SimpleBus.scala 66:15]
10929 ones 15 ; @[SimpleBus.scala 68:16]
10930 or 1 10599 894 ; @[EmbeddedTLB.scala 388:30]
10931 zero 1
10932 read 112 526 10931
10933 zero 1
10934 read 112 527 10933
10935 zero 1
10936 read 112 528 10935
10937 zero 1
10938 read 112 529 10937
10939 zero 1
10940 ite 1 530 10939 530 ; @[EmbeddedTLB.scala 57:22 55:27 57:35] @[EmbeddedTLB.scala 95:18]
10941 or 1 530 506 ; @[EmbeddedTLB.scala 64:16] @[EmbeddedTLB.scala 95:18]
10942 ones 5
10943 ite 5 530 10942 508 ; @[EmbeddedTLB.scala 66:20] @[EmbeddedTLB.scala 95:18]
10944 zero 1
10945 uext 112 10944 120
10946 ite 112 530 10945 10905 ; @[EmbeddedTLB.scala 67:21]
10947 slice 1 10943 0 0 ; @[EmbeddedTLB.scala 70:51]
10948 slice 1 10943 1 1 ; @[EmbeddedTLB.scala 70:51]
10949 slice 1 10943 2 2 ; @[EmbeddedTLB.scala 70:51]
10950 slice 1 10943 3 3 ; @[EmbeddedTLB.scala 70:51]
10951 not 1 10947
10952 not 1 10947
10953 ite 112 10952 113 10946
10954 not 1 10948
10955 not 1 10948
10956 ite 112 10955 114 10946
10957 not 1 10949
10958 not 1 10949
10959 ite 112 10958 115 10946
10960 not 1 10950
10961 not 1 10950
10962 ite 112 10961 116 10946
10963 not 1 10941
10964 not 1 10941
10965 not 1 10941
10966 not 1 10941
10967 not 1 10941
10968 not 1 10941
10969 not 1 10941
10970 not 1 10941
10971 not 1 10941 ; @[EmbeddedTLB.scala 52:12] @[EmbeddedTLB.scala 52:12] @[EmbeddedTLB.scala 52:12] @[EmbeddedTLB.scala 52:12]
10972 one 1
10973 or 1 530 506
10974 not 1 10941
10975 and 1 10974 117
10976 not 1 10941
10977 ite 1 10976 118 10947
10978 not 1 10941
10979 ite 112 10978 122 10953
10980 one 1
10981 or 1 530 506
10982 not 1 10941
10983 and 1 10982 117
10984 not 1 10941
10985 ite 1 10984 119 10948
10986 not 1 10941
10987 ite 112 10986 123 10956
10988 one 1
10989 or 1 530 506
10990 not 1 10941
10991 and 1 10990 117
10992 not 1 10941
10993 ite 1 10992 120 10949
10994 not 1 10941
10995 ite 112 10994 124 10959
10996 one 1
10997 or 1 530 506
10998 not 1 10941
10999 and 1 10998 117
11000 not 1 10941
11001 ite 1 11000 121 10950
11002 not 1 10941
11003 ite 112 11002 125 10962 ; @[EmbeddedTLB.scala 422:17]
11004 and 1 905 901 ; @[EmbeddedTLB.scala 117:26]
11005 zero 1
11006 ite 1 10930 11005 535 ; @[EmbeddedTLB.scala 108:24 109:{25,33}]
11007 and 1 11004 761 ; @[EmbeddedTLB.scala 110:37]
11008 or 1 11007 11006 ; @[EmbeddedTLB.scala 110:{50,58}]
11009 zero 1
11010 ite 1 6418 11009 11008 ; @[EmbeddedTLB.scala 111:{20,28}] @[EmbeddedTLB.scala 422:17]
11011 slice 10 1246 31 0 ; @[EmbeddedTLB.scala 131:48]
11012 ite 1 762 905 10598 ; @[EmbeddedTLB.scala 126:19 129:22 139:23]
11013 uext 326 539 1
11014 one 1
11015 uext 326 11014 64
11016 add 326 11013 11015 ; @[GTimer.scala 25:12]
11017 slice 7 11016 63 0 ; @[GTimer.scala 25:12]
11018 uext 326 540 1
11019 one 1
11020 uext 326 11019 64
11021 add 326 11018 11020 ; @[GTimer.scala 25:12]
11022 slice 7 11021 63 0 ; @[GTimer.scala 25:12]
11023 uext 326 541 1
11024 one 1
11025 uext 326 11024 64
11026 add 326 11023 11025 ; @[GTimer.scala 25:12]
11027 slice 7 11026 63 0 ; @[GTimer.scala 25:12]
11028 uext 326 542 1
11029 one 1
11030 uext 326 11029 64
11031 add 326 11028 11030 ; @[GTimer.scala 25:12]
11032 slice 7 11031 63 0 ; @[GTimer.scala 25:12]
11033 ite 5 544 549 551 ; @[Cache.scala 609:29] @[Cache.scala 676:17] @[EmbeddedTLB.scala 141:15 160:56 163:27]
11034 zero 1
11035 ite 1 876 11034 11012 ; @[EmbeddedTLB.scala 155:39 157:24]
11036 ite 10 762 11011 10927 ; @[EmbeddedTLB.scala 126:19 131:26 139:23]
11037 zero 5 ; @[EmbeddedTLB.scala 126:19 133:25 139:23]
11038 zero 7 ; @[EmbeddedTLB.scala 126:19 135:27 139:23] @[EmbeddedTLB.scala 422:17]
11039 ite 537 762 4220 538 ; @[EmbeddedTLB.scala 126:19 136:32 139:23] @[EmbeddedTLB.scala 422:17] @[EmbeddedTLB.scala 141:15]
11040 zero 1 ; @[EmbeddedTLB.scala 91:17]
11041 zero 1 ; @[EmbeddedTLB.scala 91:17]
11042 zero 1 ; @[EmbeddedTLB.scala 160:56 165:14 97:10] @[EmbeddedTLB.scala 423:18] @[EmbeddedTLB.scala 90:18]
11043 or 1 2 1045 ; @[EmbeddedTLB.scala 102:31] @[Cache.scala 676:17]
11044 const 1002 110000000000000000000000000000
11045 uext 10 11044 2
11046 xor 10 11036 11045 ; @[NutCore.scala 88:11]
11047 slice 5 11046 31 28 ; @[NutCore.scala 88:24]
11048 zero 1
11049 uext 5 11048 3
11050 eq 1 11047 11049 ; @[NutCore.scala 88:44]
11051 const 1666 1000000000000000000000000000000
11052 uext 10 11051 1
11053 xor 10 11036 11052 ; @[NutCore.scala 88:11]
11054 slice 51 11053 31 30 ; @[NutCore.scala 88:24]
11055 zero 1
11056 uext 51 11055 1
11057 eq 1 11054 11056 ; @[NutCore.scala 88:44]
11058 or 1 11050 11057 ; @[NutCore.scala 89:15] @[Cache.scala 676:17]
11059 and 1 764 11035 ; @[Decoupled.scala 52:35]
11060 slice 1 1033 0 0 ; @[NutCore.scala 155:104]
11061 ones 51
11062 zero 51
11063 ite 51 11060 11061 11062 ; @[Bitwise.scala 72:12]
11064 slice 1 11063 0 0 ; @[Cache.scala 567:17]
11065 zero 12
11066 neq 1 543 11065 ; @[Cache.scala 567:31]
11067 and 1 11064 11066 ; @[Cache.scala 567:21]
11068 or 1 11067 545 ; @[Cache.scala 566:26 567:{44,56}]
11069 zero 12
11070 eq 1 543 11069 ; @[Cache.scala 568:15]
11071 and 1 11070 545 ; @[Cache.scala 568:26]
11072 zero 1
11073 ite 1 11071 11072 11068 ; @[Cache.scala 568:{40,52}] @[Cache.scala 676:17]
11074 and 1 1235 1239 ; @[Decoupled.scala 52:35]
11075 or 1 11074 546 ; @[Reg.scala 28:19 27:20 28:23]
11076 zero 12
11077 eq 1 11076 543 ; @[Cache.scala 572:18]
11078 not 1 11064 ; @[Cache.scala 575:31]
11079 and 1 11059 11078 ; @[Cache.scala 575:28]
11080 const 12 011
11081 one 12
11082 ite 12 11058 11080 11081 ; @[Cache.scala 575:59]
11083 ite 12 11079 11082 543 ; @[Cache.scala 558:22 575:{45,53}]
11084 one 12
11085 eq 1 11084 543 ; @[Cache.scala 572:18] @[NutCore.scala 157:13]
11086 one 12
11087 eq 1 543 11086 ; @[Cache.scala 617:34]
11088 and 1 3 11087 ; @[Decoupled.scala 52:35]
11089 const 12 010
11090 ite 12 11088 11089 543 ; @[Cache.scala 558:22 578:{34,42}]
11091 const 12 010
11092 eq 1 11091 543 ; @[Cache.scala 572:18]
11093 one 1 ; @[Cache.scala 618:25] @[NutCore.scala 157:13]
11094 and 1 11093 4 ; @[Decoupled.scala 52:35]
11095 const 12 101
11096 ite 12 11094 11095 543 ; @[Cache.scala 558:22 581:{35,43}]
11097 const 12 011
11098 eq 1 11097 543 ; @[Cache.scala 572:18] @[Cache.scala 677:13]
11099 and 1 10330 10292 ; @[Decoupled.scala 52:35]
11100 const 12 100
11101 ite 12 11099 11100 543 ; @[Cache.scala 558:22 584:{31,39}]
11102 const 12 100
11103 eq 1 11102 543 ; @[Cache.scala 572:18]
11104 one 1 ; @[Cache.scala 624:22] @[Cache.scala 677:13]
11105 and 1 11104 10375 ; @[Decoupled.scala 52:35]
11106 or 1 11105 546 ; @[Cache.scala 587:31]
11107 const 12 101
11108 ite 12 11106 11107 543 ; @[Cache.scala 558:22 587:{50,58}]
11109 const 12 101
11110 eq 1 11109 543 ; @[Cache.scala 572:18]
11111 or 1 11074 545 ; @[Cache.scala 590:29]
11112 or 1 11111 546 ; @[Cache.scala 590:42]
11113 zero 12
11114 ite 12 11112 11113 543 ; @[Cache.scala 558:22 590:{61,69}]
11115 ite 12 11110 11114 543 ; @[Cache.scala 572:18 558:22]
11116 ite 12 11103 11108 11115 ; @[Cache.scala 572:18]
11117 ite 12 11098 11101 11116 ; @[Cache.scala 572:18]
11118 ite 12 11092 11096 11117 ; @[Cache.scala 572:18]
11119 ite 12 11085 11090 11118 ; @[Cache.scala 572:18]
11120 zero 1
11121 ite 1 11077 11120 11075 ; @[Cache.scala 572:18 574:22]
11122 ite 12 11077 11083 11119 ; @[Cache.scala 572:18]
11123 uext 326 553 1
11124 one 1
11125 uext 326 11124 64
11126 add 326 11123 11125 ; @[GTimer.scala 25:12]
11127 slice 7 11126 63 0 ; @[GTimer.scala 25:12]
11128 uext 326 554 1
11129 one 1
11130 uext 326 11129 64
11131 add 326 11128 11130 ; @[GTimer.scala 25:12]
11132 slice 7 11131 63 0 ; @[GTimer.scala 25:12]
11133 uext 326 555 1
11134 one 1
11135 uext 326 11134 64
11136 add 326 11133 11135 ; @[GTimer.scala 25:12]
11137 slice 7 11136 63 0 ; @[GTimer.scala 25:12]
11138 uext 326 556 1
11139 one 1
11140 uext 326 11139 64
11141 add 326 11138 11140 ; @[GTimer.scala 25:12]
11142 slice 7 11141 63 0 ; @[GTimer.scala 25:12]
11143 one 1
11144 one 1
11145 one 1
11146 one 1 ; @[SimpleBus.scala 64:15]
11147 const 12 011 ; @[SimpleBus.scala 66:15]
11148 zero 5 ; @[SimpleBus.scala 65:14]
11149 zero 15 ; @[SimpleBus.scala 68:16]
11150 zero 7 ; @[SimpleBus.scala 67:16]
11151 slice 514 370 19 0 ; @[EmbeddedTLB.scala 198:30]
11152 slice 514 592 51 32 ; @[EmbeddedTLB.scala 207:46]
11153 slice 514 593 51 32 ; @[EmbeddedTLB.scala 207:46]
11154 slice 514 594 51 32 ; @[EmbeddedTLB.scala 207:46]
11155 slice 514 595 51 32 ; @[EmbeddedTLB.scala 207:46]
11156 slice 1 557 0 0 ; @[LFSR64.scala 26:19]
11157 slice 1 557 1 1 ; @[LFSR64.scala 26:29]
11158 xor 1 11156 11157 ; @[LFSR64.scala 26:23]
11159 slice 1 557 3 3 ; @[LFSR64.scala 26:39]
11160 xor 1 11158 11159 ; @[LFSR64.scala 26:33]
11161 slice 1 557 4 4 ; @[LFSR64.scala 26:49]
11162 xor 1 11160 11161 ; @[LFSR64.scala 26:43]
11163 zero 1
11164 uext 7 11163 63
11165 eq 1 557 11164 ; @[LFSR64.scala 28:24]
11166 slice 4543 557 63 1 ; @[LFSR64.scala 28:51]
11167 concat 7 11162 11166 ; @[Cat.scala 30:58]
11168 one 1
11169 uext 7 11168 63
11170 ite 7 11165 11169 11167 ; @[LFSR64.scala 28:18]
11171 slice 499 5976 25 8 ; @[EmbeddedTLB.scala 218:70]
11172 slice 226 5976 41 26 ; @[EmbeddedTLB.scala 218:70]
11173 slice 509 5976 68 42 ; @[EmbeddedTLB.scala 218:70]
11174 slice 514 6437 51 32 ; @[EmbeddedTLB.scala 219:70]
11175 slice 1 5977 0 0 ; @[EmbeddedTLB.scala 220:38]
11176 slice 1 5977 5 5 ; @[EmbeddedTLB.scala 220:38]
11177 one 1
11178 concat 51 5982 11177 ; @[Cat.scala 30:58]
11179 zero 345
11180 concat 15 11178 11179 ; @[Cat.scala 30:58]
11181 concat 51 6005 11175 ; @[EmbeddedTLB.scala 225:79]
11182 concat 51 6007 6090 ; @[EmbeddedTLB.scala 225:79]
11183 concat 5 11182 11181 ; @[EmbeddedTLB.scala 225:79]
11184 concat 51 11176 5991 ; @[EmbeddedTLB.scala 225:79]
11185 concat 51 5980 5978 ; @[EmbeddedTLB.scala 225:79]
11186 concat 5 11185 11184 ; @[EmbeddedTLB.scala 225:79]
11187 concat 15 11186 11183 ; @[EmbeddedTLB.scala 225:79]
11188 or 15 11180 11187 ; @[EmbeddedTLB.scala 225:69]
11189 zero 51
11190 concat 980 11189 11188 ; @[Cat.scala 30:58]
11191 zero 980
11192 concat 1002 11191 11174 ; @[Cat.scala 30:58]
11193 concat 494 11192 11190 ; @[Cat.scala 30:58]
11194 and 1 6004 6007 ; @[EmbeddedTLB.scala 230:26]
11195 slice 51 4788 9 8 ; @[EmbeddedTLB.scala 258:49]
11196 slice 514 4788 29 10 ; @[EmbeddedTLB.scala 258:49]
11197 slice 10592 4788 63 30 ; @[EmbeddedTLB.scala 258:49]
11198 and 1 5879 6146 ; @[Decoupled.scala 52:35]
11199 or 1 11198 566 ; @[Reg.scala 28:19 27:20 28:23]
11200 concat 1855 11151 5895 ; @[Cat.scala 30:58]
11201 zero 12
11202 concat 10 11200 11201 ; @[Cat.scala 30:58]
11203 one 12
11204 ite 12 5947 11203 558 ; @[EmbeddedTLB.scala 278:37 279:15 250:22]
11205 ite 10 5947 11202 565 ; @[EmbeddedTLB.scala 278:37 280:15 259:18]
11206 ones 51
11207 ite 51 5947 11206 559 ; @[EmbeddedTLB.scala 278:37 281:15 251:22]
11208 zero 1
11209 ite 1 5947 11208 11199 ; @[EmbeddedTLB.scala 278:37 283:24]
11210 const 12 011
11211 ite 12 6110 11210 11204 ; @[EmbeddedTLB.scala 274:32 275:15]
11212 zero 1
11213 ite 1 6110 11212 11209 ; @[EmbeddedTLB.scala 274:32 277:24]
11214 ite 10 6110 565 11205 ; @[EmbeddedTLB.scala 259:18 274:32]
11215 ite 51 6110 559 11207 ; @[EmbeddedTLB.scala 251:22 274:32] @[EmbeddedTLB.scala 423:18] @[EmbeddedTLB.scala 90:18]
11216 and 1 10465 6426 ; @[Decoupled.scala 52:35]
11217 const 12 010
11218 ite 12 11216 11217 558 ; @[EmbeddedTLB.scala 250:22 291:{36,44}]
11219 slice 1 6043 5 5 ; @[EmbeddedTLB.scala 295:44]
11220 slice 1 6043 6 6 ; @[EmbeddedTLB.scala 295:44]
11221 slice 1 6043 7 7 ; @[EmbeddedTLB.scala 295:44]
11222 uext 326 567 1
11223 one 1
11224 uext 326 11223 64
11225 add 326 11222 11224 ; @[GTimer.scala 25:12]
11226 slice 7 11225 63 0 ; @[GTimer.scala 25:12]
11227 ite 42 6049 5896 5898 ; @[EmbeddedTLB.scala 314:50]
11228 concat 1855 11196 11227 ; @[Cat.scala 30:58]
11229 zero 12
11230 concat 10 11228 11229 ; @[Cat.scala 30:58]
11231 const 12 101
11232 one 12
11233 ite 12 6059 11231 11232 ; @[EmbeddedTLB.scala 301:60 302:73 313:19]
11234 ite 10 6059 565 11230 ; @[EmbeddedTLB.scala 259:18 301:60 314:19]
11235 not 1 11220 ; @[EmbeddedTLB.scala 321:60]
11236 not 1 11221 ; @[EmbeddedTLB.scala 321:76]
11237 and 1 11236 5982 ; @[EmbeddedTLB.scala 321:88]
11238 or 1 11235 11237 ; @[EmbeddedTLB.scala 321:72]
11239 sort bitvec 57
11240 zero 4667
11241 concat 11239 11240 5982 ; @[Cat.scala 30:58]
11242 const 153 1000000
11243 concat 7 11241 11242 ; @[Cat.scala 30:58]
11244 concat 51 6044 6054 ; @[EmbeddedTLB.scala 323:79]
11245 concat 51 6045 6057 ; @[EmbeddedTLB.scala 323:79]
11246 concat 5 11245 11244 ; @[EmbeddedTLB.scala 323:79]
11247 concat 51 11219 6065 ; @[EmbeddedTLB.scala 323:79]
11248 concat 51 11221 11220 ; @[EmbeddedTLB.scala 323:79]
11249 concat 5 11248 11247 ; @[EmbeddedTLB.scala 323:79]
11250 concat 15 11249 11246 ; @[EmbeddedTLB.scala 323:79]
11251 or 15 11180 11250 ; @[EmbeddedTLB.scala 323:68]
11252 or 7 4788 11243 ; @[EmbeddedTLB.scala 324:50]
11253 const 12 011
11254 const 12 100
11255 ite 12 11238 11253 11254 ; @[EmbeddedTLB.scala 338:27]
11256 const 12 101
11257 ite 12 6082 11256 11255 ; @[EmbeddedTLB.scala 333:80 334:21 338:21]
11258 zero 1
11259 one 1
11260 ite 1 6082 11258 11259 ; @[EmbeddedTLB.scala 333:80 339:30]
11261 const 499 111111111000000000
11262 ones 499
11263 ite 499 6051 11261 11262 ; @[EmbeddedTLB.scala 342:59]
11264 zero 499
11265 ite 499 6049 11264 11263 ; @[EmbeddedTLB.scala 342:26]
11266 zero 15
11267 ite 15 6064 11251 11266 ; @[EmbeddedTLB.scala 316:36 323:26]
11268 ite 7 6064 11252 563 ; @[EmbeddedTLB.scala 316:36 324:24 253:25]
11269 ite 12 6064 11257 558 ; @[EmbeddedTLB.scala 250:22 316:36]
11270 and 1 6064 11260 ; @[EmbeddedTLB.scala 316:36]
11271 ones 499
11272 ite 499 6064 11265 11271 ; @[EmbeddedTLB.scala 316:36 342:20]
11273 ones 499
11274 ite 499 6053 11273 11272 ; @[EmbeddedTLB.scala 300:82]
11275 ones 499
11276 ite 499 6028 11274 11275 ; @[EmbeddedTLB.scala 296:31]
11277 ones 499
11278 ite 499 6023 11276 11277 ; @[EmbeddedTLB.scala 272:18]
11279 ones 499
11280 ite 499 6021 11279 11278 ; @[EmbeddedTLB.scala 272:18]
11281 ones 499
11282 ite 499 5987 11281 11280 ; @[EmbeddedTLB.scala 272:18]
11283 ite 499 6064 11282 564 ; @[EmbeddedTLB.scala 316:36 343:25 255:26]
11284 ite 12 6053 11233 11269 ; @[EmbeddedTLB.scala 300:82]
11285 ite 10 6053 11234 565 ; @[EmbeddedTLB.scala 259:18 300:82]
11286 zero 15
11287 ite 15 6053 11286 11267 ; @[EmbeddedTLB.scala 300:82]
11288 ite 7 6053 563 11268 ; @[EmbeddedTLB.scala 253:25 300:82]
11289 zero 1
11290 ite 1 6053 11289 11270 ; @[EmbeddedTLB.scala 300:82]
11291 ite 499 6053 564 11283 ; @[EmbeddedTLB.scala 255:26 300:82]
11292 uext 12 559 1
11293 one 1
11294 uext 12 11293 2
11295 sub 12 11292 11294 ; @[EmbeddedTLB.scala 345:24]
11296 slice 51 11295 1 0 ; @[EmbeddedTLB.scala 345:24]
11297 ite 12 6028 11284 558 ; @[EmbeddedTLB.scala 250:22 296:31]
11298 ite 10 6028 11285 565 ; @[EmbeddedTLB.scala 259:18 296:31]
11299 zero 15
11300 ite 15 6028 11287 11299 ; @[EmbeddedTLB.scala 296:31]
11301 ite 7 6028 11288 563 ; @[EmbeddedTLB.scala 253:25 296:31]
11302 and 1 6028 11290 ; @[EmbeddedTLB.scala 296:31]
11303 ite 499 6028 11291 564 ; @[EmbeddedTLB.scala 255:26 296:31]
11304 ite 51 6028 11296 559 ; @[EmbeddedTLB.scala 296:31 345:15 251:22]
11305 const 12 011
11306 eq 1 11305 558 ; @[EmbeddedTLB.scala 272:18]
11307 const 12 100
11308 ite 12 11216 11307 558 ; @[EmbeddedTLB.scala 250:22 353:{36,44}]
11309 const 12 100
11310 eq 1 11309 558 ; @[EmbeddedTLB.scala 272:18]
11311 zero 12
11312 ite 12 11199 11311 558 ; @[EmbeddedTLB.scala 356:71 357:13 250:22]
11313 zero 1
11314 ite 1 11199 11313 11199 ; @[EmbeddedTLB.scala 356:71 359:22]
11315 const 12 101
11316 eq 1 11315 558 ; @[EmbeddedTLB.scala 272:18]
11317 zero 12
11318 ite 12 11316 11317 558 ; @[EmbeddedTLB.scala 272:18 363:13 250:22]
11319 ite 12 11310 11312 11318 ; @[EmbeddedTLB.scala 272:18]
11320 ite 1 11310 11314 11199 ; @[EmbeddedTLB.scala 272:18]
11321 ite 12 11306 11308 11319 ; @[EmbeddedTLB.scala 272:18]
11322 ite 1 11306 11199 11320 ; @[EmbeddedTLB.scala 272:18]
11323 ite 12 6023 11297 11321 ; @[EmbeddedTLB.scala 272:18]
11324 ite 10 6023 11298 565 ; @[EmbeddedTLB.scala 259:18 272:18]
11325 zero 15
11326 ite 15 6023 11300 11325 ; @[EmbeddedTLB.scala 272:18]
11327 ite 7 6023 11301 563 ; @[EmbeddedTLB.scala 272:18 253:25]
11328 and 1 6023 11302 ; @[EmbeddedTLB.scala 272:18]
11329 ite 499 6023 11303 564 ; @[EmbeddedTLB.scala 272:18 255:26]
11330 ite 51 6023 11304 559 ; @[EmbeddedTLB.scala 272:18 251:22]
11331 ite 1 6023 11199 11322 ; @[EmbeddedTLB.scala 272:18]
11332 ite 12 6021 11218 11323 ; @[EmbeddedTLB.scala 272:18]
11333 ite 10 6021 565 11324 ; @[EmbeddedTLB.scala 259:18 272:18]
11334 zero 15
11335 ite 15 6021 11334 11326 ; @[EmbeddedTLB.scala 272:18]
11336 ite 7 6021 563 11327 ; @[EmbeddedTLB.scala 272:18 253:25]
11337 zero 1
11338 ite 1 6021 11337 11328 ; @[EmbeddedTLB.scala 272:18]
11339 ite 499 6021 564 11329 ; @[EmbeddedTLB.scala 272:18 255:26]
11340 ite 51 6021 559 11330 ; @[EmbeddedTLB.scala 272:18 251:22]
11341 ite 1 6021 11199 11331 ; @[EmbeddedTLB.scala 272:18]
11342 ite 12 5987 11211 11332 ; @[EmbeddedTLB.scala 272:18]
11343 ite 1 5987 11213 11341 ; @[EmbeddedTLB.scala 272:18]
11344 ite 51 5987 11215 11340 ; @[EmbeddedTLB.scala 272:18]
11345 zero 15
11346 ite 15 5987 11345 11335 ; @[EmbeddedTLB.scala 272:18]
11347 zero 1
11348 ite 1 5987 11347 11338 ; @[EmbeddedTLB.scala 272:18]
11349 and 1 6110 5881 ; @[EmbeddedTLB.scala 374:73]
11350 or 1 11348 11349 ; @[EmbeddedTLB.scala 374:63]
11351 concat 917 574 575 ; @[Cat.scala 30:58]
11352 concat 10844 11351 576 ; @[Cat.scala 30:58]
11353 concat 1221 571 572 ; @[Cat.scala 30:58]
11354 concat 10847 11353 573 ; @[Cat.scala 30:58]
11355 slice 10 597 31 0 ; @[EmbeddedTLB.scala 382:63]
11356 zero 1407
11357 concat 10 11174 11356 ; @[Cat.scala 30:58]
11358 ones 51
11359 concat 514 11358 11171 ; @[Cat.scala 30:58]
11360 zero 1407
11361 concat 10 11359 11360 ; @[Cat.scala 30:58]
11362 and 10 11357 11361 ; @[BitUtils.scala 32:13]
11363 not 10 11361 ; @[BitUtils.scala 32:38]
11364 and 10 11355 11363 ; @[BitUtils.scala 32:36]
11365 or 10 11362 11364 ; @[BitUtils.scala 32:25]
11366 slice 514 563 29 10 ; @[EmbeddedTLB.scala 382:122]
11367 zero 1407
11368 concat 10 11366 11367 ; @[Cat.scala 30:58]
11369 ones 51
11370 concat 514 11369 564 ; @[Cat.scala 30:58]
11371 zero 1407
11372 concat 10 11370 11371 ; @[Cat.scala 30:58]
11373 and 10 11368 11372 ; @[BitUtils.scala 32:13]
11374 not 10 11372 ; @[BitUtils.scala 32:38]
11375 and 10 11355 11374 ; @[BitUtils.scala 32:36]
11376 or 10 11373 11375 ; @[BitUtils.scala 32:25]
11377 uext 326 577 1
11378 one 1
11379 uext 326 11378 64
11380 add 326 11377 11379 ; @[GTimer.scala 25:12]
11381 slice 7 11380 63 0 ; @[GTimer.scala 25:12]
11382 uext 326 578 1
11383 one 1
11384 uext 326 11383 64
11385 add 326 11382 11384 ; @[GTimer.scala 25:12]
11386 slice 7 11385 63 0 ; @[GTimer.scala 25:12]
11387 uext 326 579 1
11388 one 1
11389 uext 326 11388 64
11390 add 326 11387 11389 ; @[GTimer.scala 25:12]
11391 slice 7 11390 63 0 ; @[GTimer.scala 25:12]
11392 concat 51 6033 6036 ; @[EmbeddedTLB.scala 393:145]
11393 concat 12 11392 6037 ; @[EmbeddedTLB.scala 393:145]
11394 concat 148 11393 6041 ; @[EmbeddedTLB.scala 393:145]
11395 concat 12 6031 6032 ; @[EmbeddedTLB.scala 393:145]
11396 concat 10890 11197 11196 ; @[EmbeddedTLB.scala 393:145]
11397 concat 4667 11396 11195 ; @[EmbeddedTLB.scala 393:145]
11398 concat 7138 11397 11395 ; @[EmbeddedTLB.scala 393:145]
11399 concat 7 11398 11394 ; @[EmbeddedTLB.scala 393:145]
11400 uext 326 580 1
11401 one 1
11402 uext 326 11401 64
11403 add 326 11400 11402 ; @[GTimer.scala 25:12]
11404 slice 7 11403 63 0 ; @[GTimer.scala 25:12]
11405 uext 326 581 1
11406 one 1
11407 uext 326 11406 64
11408 add 326 11405 11407 ; @[GTimer.scala 25:12]
11409 slice 7 11408 63 0 ; @[GTimer.scala 25:12]
11410 concat 112 11354 11352 ; @[Cat.scala 30:58]
11411 slice 10 11410 31 0 ; @[EmbeddedTLB.scala 395:183]
11412 slice 514 11410 51 32 ; @[EmbeddedTLB.scala 395:183]
11413 slice 15 11410 59 52 ; @[EmbeddedTLB.scala 395:183]
11414 slice 499 11410 77 60 ; @[EmbeddedTLB.scala 395:183]
11415 slice 226 11410 93 78 ; @[EmbeddedTLB.scala 395:183]
11416 slice 509 11410 120 94 ; @[EmbeddedTLB.scala 395:183]
11417 uext 326 582 1
11418 one 1
11419 uext 326 11418 64
11420 add 326 11417 11419 ; @[GTimer.scala 25:12]
11421 slice 7 11420 63 0 ; @[GTimer.scala 25:12]
11422 uext 326 583 1
11423 one 1
11424 uext 326 11423 64
11425 add 326 11422 11424 ; @[GTimer.scala 25:12]
11426 slice 7 11425 63 0 ; @[GTimer.scala 25:12]
11427 uext 326 584 1
11428 one 1
11429 uext 326 11428 64
11430 add 326 11427 11429 ; @[GTimer.scala 25:12]
11431 slice 7 11430 63 0 ; @[GTimer.scala 25:12]
11432 ite 10 5950 11365 11376 ; @[EmbeddedTLB.scala 382:26] @[EmbeddedTLB.scala 114:16] @[EmbeddedTLB.scala 381:15] @[EmbeddedTLB.scala 381:15] @[EmbeddedTLB.scala 114:16] @[EmbeddedTLB.scala 381:15] @[EmbeddedTLB.scala 114:16] @[EmbeddedTLB.scala 381:15] @[TLB.scala 214:14] @[TLB.scala 215:17] @[TLB.scala 216:18]
11433 const 12 011 ; @[SimpleBus.scala 66:15]
11434 ones 15 ; @[SimpleBus.scala 68:16]
11435 zero 1 ; @[EmbeddedTLB.scala 387:16]
11436 or 1 11198 6107 ; @[EmbeddedTLB.scala 388:30]
11437 slice 5 6263 15 12 ; @[TLB.scala 200:19]
11438 read 112 586 11437
11439 read 112 587 11437
11440 read 112 588 11437
11441 read 112 589 11437
11442 ones 5
11443 eq 1 591 11442 ; @[Counter.scala 72:24]
11444 uext 148 591 1
11445 one 1
11446 uext 148 11445 4
11447 add 148 11444 11446 ; @[Counter.scala 76:24]
11448 slice 5 11447 3 0 ; @[Counter.scala 76:24]
11449 ite 5 590 11448 591 ; @[Counter.scala 118:17 76:15 60:40]
11450 and 1 590 11443 ; @[Counter.scala 118:{17,24}]
11451 zero 1
11452 ite 1 11450 11451 590 ; @[EmbeddedTLB.scala 57:22 55:27 57:35] @[EmbeddedTLB.scala 95:18]
11453 or 1 590 568 ; @[EmbeddedTLB.scala 64:16] @[EmbeddedTLB.scala 95:18]
11454 ite 5 590 591 569 ; @[EmbeddedTLB.scala 65:19] @[EmbeddedTLB.scala 95:18]
11455 ones 5
11456 ite 5 590 11455 570 ; @[EmbeddedTLB.scala 66:20] @[EmbeddedTLB.scala 95:18]
11457 zero 1
11458 uext 112 11457 120
11459 ite 112 590 11458 11410 ; @[EmbeddedTLB.scala 67:21]
11460 slice 1 11456 0 0 ; @[EmbeddedTLB.scala 70:51]
11461 slice 1 11456 1 1 ; @[EmbeddedTLB.scala 70:51]
11462 slice 1 11456 2 2 ; @[EmbeddedTLB.scala 70:51]
11463 slice 1 11456 3 3 ; @[EmbeddedTLB.scala 70:51]
11464 not 1 11460
11465 not 1 11460
11466 ite 112 11465 130 11459
11467 not 1 11461
11468 not 1 11461
11469 ite 112 11468 131 11459
11470 not 1 11462
11471 not 1 11462
11472 ite 112 11471 132 11459
11473 not 1 11463
11474 not 1 11463
11475 ite 112 11474 133 11459
11476 not 1 11453
11477 not 1 11453
11478 not 1 11453
11479 not 1 11453
11480 not 1 11453
11481 not 1 11453
11482 not 1 11453
11483 not 1 11453
11484 not 1 11453 ; @[EmbeddedTLB.scala 52:12] @[EmbeddedTLB.scala 52:12] @[EmbeddedTLB.scala 52:12] @[EmbeddedTLB.scala 52:12]
11485 one 1
11486 or 1 590 568
11487 not 1 11453
11488 ite 5 11487 134 11454
11489 not 1 11453
11490 ite 1 11489 135 11460
11491 not 1 11453
11492 ite 112 11491 139 11466
11493 one 1
11494 or 1 590 568
11495 not 1 11453
11496 ite 5 11495 134 11454
11497 not 1 11453
11498 ite 1 11497 136 11461
11499 not 1 11453
11500 ite 112 11499 140 11469
11501 one 1
11502 or 1 590 568
11503 not 1 11453
11504 ite 5 11503 134 11454
11505 not 1 11453
11506 ite 1 11505 137 11462
11507 not 1 11453
11508 ite 112 11507 141 11472
11509 one 1
11510 or 1 590 568
11511 not 1 11453
11512 ite 5 11511 134 11454
11513 not 1 11453
11514 ite 1 11513 138 11463
11515 not 1 11453
11516 ite 112 11515 142 11475
11517 and 1 6128 6120 ; @[EmbeddedTLB.scala 117:26]
11518 zero 1
11519 ite 1 11436 11518 596 ; @[EmbeddedTLB.scala 108:24 109:{25,33}]
11520 and 1 11517 2694 ; @[EmbeddedTLB.scala 110:37]
11521 or 1 11520 11519 ; @[EmbeddedTLB.scala 110:{50,58}]
11522 and 1 5878 602 ; @[Decoupled.scala 52:35]
11523 zero 1
11524 ite 1 11522 11523 602 ; @[Pipeline.scala 24:24 25:{25,33}]
11525 and 1 6146 5878 ; @[Pipeline.scala 26:22]
11526 or 1 11525 11524 ; @[Pipeline.scala 26:{38,46}]
11527 not 1 5879 ; @[EmbeddedTLB.scala 145:84]
11528 and 1 6146 11527 ; @[EmbeddedTLB.scala 145:81]
11529 or 1 11528 608 ; @[Reg.scala 28:19 27:20 28:23]
11530 and 1 608 11198 ; @[EmbeddedTLB.scala 146:27]
11531 zero 1
11532 ite 1 11530 11531 11529 ; @[EmbeddedTLB.scala 146:{51,70}]
11533 uext 326 609 1
11534 one 1
11535 uext 326 11534 64
11536 add 326 11533 11535 ; @[GTimer.scala 25:12]
11537 slice 7 11536 63 0 ; @[GTimer.scala 25:12]
11538 uext 326 610 1
11539 one 1
11540 uext 326 11539 64
11541 add 326 11538 11540 ; @[GTimer.scala 25:12]
11542 slice 7 11541 63 0 ; @[GTimer.scala 25:12]
11543 uext 326 611 1
11544 one 1
11545 uext 326 11544 64
11546 add 326 11543 11545 ; @[GTimer.scala 25:12]
11547 slice 7 11546 63 0 ; @[GTimer.scala 25:12]
11548 uext 326 612 1
11549 one 1
11550 uext 326 11549 64
11551 add 326 11548 11550 ; @[GTimer.scala 25:12]
11552 slice 7 11551 63 0 ; @[GTimer.scala 25:12] @[NutCore.scala 161:23] @[EmbeddedTLB.scala 141:15]
11553 one 1 ; @[EmbeddedTLB.scala 141:15]
11554 zero 1 ; @[EmbeddedTLB.scala 97:10] @[EmbeddedTLB.scala 423:18] @[EmbeddedTLB.scala 90:18]
11555 or 1 2 1045 ; @[EmbeddedTLB.scala 102:31] @[Cache.scala 676:17]
11556 and 1 5873 10534 ; @[Decoupled.scala 52:35] @[Cache.scala 676:17]
11557 and 1 10511 5233 ; @[Decoupled.scala 52:35]
11558 or 1 11557 615 ; @[Reg.scala 28:19 27:20 28:23]
11559 zero 12
11560 eq 1 11559 613 ; @[Cache.scala 572:18]
11561 const 12 011
11562 one 12
11563 ite 12 6473 11561 11562 ; @[Cache.scala 575:59]
11564 ite 12 11556 11563 613 ; @[Cache.scala 558:22 575:{45,53}]
11565 one 12
11566 eq 1 11565 613 ; @[Cache.scala 572:18] @[NutCore.scala 162:13]
11567 one 12
11568 eq 1 613 11567 ; @[Cache.scala 617:34]
11569 and 1 19 11568 ; @[Decoupled.scala 52:35]
11570 const 12 010
11571 ite 12 11569 11570 613 ; @[Cache.scala 558:22 578:{34,42}]
11572 const 12 010
11573 eq 1 11572 613 ; @[Cache.scala 572:18]
11574 one 1 ; @[Cache.scala 618:25] @[NutCore.scala 162:13]
11575 and 1 11574 20 ; @[Decoupled.scala 52:35]
11576 const 12 101
11577 ite 12 11575 11576 613 ; @[Cache.scala 558:22 581:{35,43}]
11578 const 12 011
11579 eq 1 11578 613 ; @[Cache.scala 572:18] @[Cache.scala 677:13]
11580 and 1 10331 10315 ; @[Decoupled.scala 52:35]
11581 const 12 100
11582 ite 12 11580 11581 613 ; @[Cache.scala 558:22 584:{31,39}]
11583 const 12 100
11584 eq 1 11583 613 ; @[Cache.scala 572:18]
11585 one 1 ; @[Cache.scala 624:22] @[Cache.scala 677:13]
11586 and 1 11585 10376 ; @[Decoupled.scala 52:35]
11587 or 1 11586 615 ; @[Cache.scala 587:31]
11588 const 12 101
11589 ite 12 11587 11588 613 ; @[Cache.scala 558:22 587:{50,58}]
11590 const 12 101
11591 eq 1 11590 613 ; @[Cache.scala 572:18]
11592 zero 12
11593 ite 12 11558 11592 613 ; @[Cache.scala 558:22 590:{61,69}]
11594 ite 12 11591 11593 613 ; @[Cache.scala 572:18 558:22]
11595 ite 12 11584 11589 11594 ; @[Cache.scala 572:18]
11596 ite 12 11579 11582 11595 ; @[Cache.scala 572:18]
11597 ite 12 11573 11577 11596 ; @[Cache.scala 572:18]
11598 ite 12 11566 11571 11597 ; @[Cache.scala 572:18]
11599 zero 1
11600 ite 1 11560 11599 11558 ; @[Cache.scala 572:18 574:22]
11601 ite 12 11560 11564 11598 ; @[Cache.scala 572:18]
11602 uext 326 625 1
11603 one 1
11604 uext 326 11603 64
11605 add 326 11602 11604 ; @[GTimer.scala 25:12]
11606 slice 7 11605 63 0 ; @[GTimer.scala 25:12]
11607 uext 326 626 1
11608 one 1
11609 uext 326 11608 64
11610 add 326 11607 11609 ; @[GTimer.scala 25:12]
11611 slice 7 11610 63 0 ; @[GTimer.scala 25:12]
11612 uext 326 627 1
11613 one 1
11614 uext 326 11613 64
11615 add 326 11612 11614 ; @[GTimer.scala 25:12]
11616 slice 7 11615 63 0 ; @[GTimer.scala 25:12]
11617 uext 326 628 1
11618 one 1
11619 uext 326 11618 64
11620 add 326 11617 11619 ; @[GTimer.scala 25:12]
11621 slice 7 11620 63 0 ; @[GTimer.scala 25:12]
11622 one 1
11623 one 1
11624 one 1
11625 one 1 ; @[SimpleBus.scala 64:15] @[SimpleBus.scala 66:15] @[SimpleBus.scala 65:14] @[SimpleBus.scala 68:16] @[SimpleBus.scala 67:16]
11626 slice 1 1033 1 1 ; @[NutCore.scala 150:138] @[PipelineVector.scala 36:27 37:20]
11627 uext 51 247 1 ; @[PipelineVector.scala 40:44]
11628 one 1
11629 uext 51 11628 1
11630 ugte 1 11627 11629 ; @[PipelineVector.scala 41:53]
11631 const 51 10
11632 ugte 1 11627 11631 ; @[PipelineVector.scala 41:53]
11633 and 1 1405 247 ; @[Decoupled.scala 52:35]
11634 uext 12 745 1 ; @[PipelineVector.scala 45:45]
11635 slice 51 11634 1 0 ; @[PipelineVector.scala 45:45]
11636 ite 7 247 248 74 ; @[PipelineVector.scala 45:69]
11637 ite 58 247 249 75 ; @[PipelineVector.scala 45:69]
11638 ite 58 247 250 76 ; @[PipelineVector.scala 45:69]
11639 ite 1 247 2696 3930 ; @[PipelineVector.scala 45:69]
11640 and 1 247 2852 ; @[PipelineVector.scala 45:69]
11641 ite 1 247 251 77 ; @[PipelineVector.scala 45:69]
11642 ite 1 247 2853 4079 ; @[PipelineVector.scala 45:69]
11643 ite 1 247 2854 4080 ; @[PipelineVector.scala 45:69]
11644 ite 1 247 2855 4081 ; @[PipelineVector.scala 45:69]
11645 ite 1 247 2856 4082 ; @[PipelineVector.scala 45:69]
11646 ite 1 247 2857 4083 ; @[PipelineVector.scala 45:69]
11647 ite 1 247 2858 4084 ; @[PipelineVector.scala 45:69]
11648 ite 1 247 2859 4085 ; @[PipelineVector.scala 45:69]
11649 ite 1 247 2860 4086 ; @[PipelineVector.scala 45:69]
11650 ite 1 247 2861 4087 ; @[PipelineVector.scala 45:69]
11651 ite 1 247 2862 4088 ; @[PipelineVector.scala 45:69]
11652 ite 1 247 2863 4089 ; @[PipelineVector.scala 45:69]
11653 ite 1 247 2864 4090 ; @[PipelineVector.scala 45:69]
11654 ite 5 247 252 78 ; @[PipelineVector.scala 45:69]
11655 ite 1 247 253 79 ; @[PipelineVector.scala 45:69]
11656 ite 1 247 2866 4092 ; @[PipelineVector.scala 45:69]
11657 ite 1 247 2867 4093 ; @[PipelineVector.scala 45:69]
11658 ite 12 247 2870 4096 ; @[PipelineVector.scala 45:69]
11659 ite 153 247 2871 4097 ; @[PipelineVector.scala 45:69]
11660 ite 148 247 2874 4100 ; @[PipelineVector.scala 45:69]
11661 ite 148 247 2877 4103 ; @[PipelineVector.scala 45:69]
11662 ite 1 247 2878 4104 ; @[PipelineVector.scala 45:69]
11663 ite 148 247 2881 4107 ; @[PipelineVector.scala 45:69]
11664 ite 7 247 2882 4108 ; @[PipelineVector.scala 45:69]
11665 zero 1
11666 uext 51 11665 1
11667 eq 1 11666 11635
11668 ite 7 11667 11664 657 ; @[PipelineVector.scala 29:29 45:{63,63}]
11669 one 1
11670 uext 51 11669 1
11671 eq 1 11670 11635
11672 ite 7 11671 11664 686 ; @[PipelineVector.scala 29:29 45:{63,63}]
11673 const 51 10
11674 eq 1 11673 11635
11675 ite 7 11674 11664 715 ; @[PipelineVector.scala 29:29 45:{63,63}]
11676 ones 51
11677 eq 1 11676 11635
11678 ite 7 11677 11664 744 ; @[PipelineVector.scala 29:29 45:{63,63}]
11679 zero 1
11680 uext 51 11679 1
11681 eq 1 11680 11635
11682 ite 148 11681 11663 656 ; @[PipelineVector.scala 29:29 45:{63,63}]
11683 one 1
11684 uext 51 11683 1
11685 eq 1 11684 11635
11686 ite 148 11685 11663 685 ; @[PipelineVector.scala 29:29 45:{63,63}]
11687 const 51 10
11688 eq 1 11687 11635
11689 ite 148 11688 11663 714 ; @[PipelineVector.scala 29:29 45:{63,63}]
11690 ones 51
11691 eq 1 11690 11635
11692 ite 148 11691 11663 743 ; @[PipelineVector.scala 29:29 45:{63,63}]
11693 zero 1
11694 uext 51 11693 1
11695 eq 1 11694 11635
11696 ite 1 11695 11662 655 ; @[PipelineVector.scala 29:29 45:{63,63}]
11697 one 1
11698 uext 51 11697 1
11699 eq 1 11698 11635
11700 ite 1 11699 11662 684 ; @[PipelineVector.scala 29:29 45:{63,63}]
11701 const 51 10
11702 eq 1 11701 11635
11703 ite 1 11702 11662 713 ; @[PipelineVector.scala 29:29 45:{63,63}]
11704 ones 51
11705 eq 1 11704 11635
11706 ite 1 11705 11662 742 ; @[PipelineVector.scala 29:29 45:{63,63}]
11707 zero 1
11708 uext 51 11707 1
11709 eq 1 11708 11635
11710 ite 148 11709 11661 654 ; @[PipelineVector.scala 29:29 45:{63,63}]
11711 one 1
11712 uext 51 11711 1
11713 eq 1 11712 11635
11714 ite 148 11713 11661 683 ; @[PipelineVector.scala 29:29 45:{63,63}]
11715 const 51 10
11716 eq 1 11715 11635
11717 ite 148 11716 11661 712 ; @[PipelineVector.scala 29:29 45:{63,63}]
11718 ones 51
11719 eq 1 11718 11635
11720 ite 148 11719 11661 741 ; @[PipelineVector.scala 29:29 45:{63,63}]
11721 zero 1
11722 uext 51 11721 1
11723 eq 1 11722 11635
11724 ite 148 11723 11660 653 ; @[PipelineVector.scala 29:29 45:{63,63}]
11725 one 1
11726 uext 51 11725 1
11727 eq 1 11726 11635
11728 ite 148 11727 11660 682 ; @[PipelineVector.scala 29:29 45:{63,63}]
11729 const 51 10
11730 eq 1 11729 11635
11731 ite 148 11730 11660 711 ; @[PipelineVector.scala 29:29 45:{63,63}]
11732 ones 51
11733 eq 1 11732 11635
11734 ite 148 11733 11660 740 ; @[PipelineVector.scala 29:29 45:{63,63}]
11735 zero 1
11736 uext 51 11735 1
11737 eq 1 11736 11635
11738 ite 153 11737 11659 652 ; @[PipelineVector.scala 29:29 45:{63,63}]
11739 one 1
11740 uext 51 11739 1
11741 eq 1 11740 11635
11742 ite 153 11741 11659 681 ; @[PipelineVector.scala 29:29 45:{63,63}]
11743 const 51 10
11744 eq 1 11743 11635
11745 ite 153 11744 11659 710 ; @[PipelineVector.scala 29:29 45:{63,63}]
11746 ones 51
11747 eq 1 11746 11635
11748 ite 153 11747 11659 739 ; @[PipelineVector.scala 29:29 45:{63,63}]
11749 zero 1
11750 uext 51 11749 1
11751 eq 1 11750 11635
11752 ite 12 11751 11658 651 ; @[PipelineVector.scala 29:29 45:{63,63}]
11753 one 1
11754 uext 51 11753 1
11755 eq 1 11754 11635
11756 ite 12 11755 11658 680 ; @[PipelineVector.scala 29:29 45:{63,63}]
11757 const 51 10
11758 eq 1 11757 11635
11759 ite 12 11758 11658 709 ; @[PipelineVector.scala 29:29 45:{63,63}]
11760 ones 51
11761 eq 1 11760 11635
11762 ite 12 11761 11658 738 ; @[PipelineVector.scala 29:29 45:{63,63}]
11763 zero 1
11764 uext 51 11763 1
11765 eq 1 11764 11635
11766 ite 1 11765 11657 650 ; @[PipelineVector.scala 29:29 45:{63,63}]
11767 one 1
11768 uext 51 11767 1
11769 eq 1 11768 11635
11770 ite 1 11769 11657 679 ; @[PipelineVector.scala 29:29 45:{63,63}]
11771 const 51 10
11772 eq 1 11771 11635
11773 ite 1 11772 11657 708 ; @[PipelineVector.scala 29:29 45:{63,63}]
11774 ones 51
11775 eq 1 11774 11635
11776 ite 1 11775 11657 737 ; @[PipelineVector.scala 29:29 45:{63,63}]
11777 zero 1
11778 uext 51 11777 1
11779 eq 1 11778 11635
11780 ite 1 11779 11656 649 ; @[PipelineVector.scala 29:29 45:{63,63}]
11781 one 1
11782 uext 51 11781 1
11783 eq 1 11782 11635
11784 ite 1 11783 11656 678 ; @[PipelineVector.scala 29:29 45:{63,63}]
11785 const 51 10
11786 eq 1 11785 11635
11787 ite 1 11786 11656 707 ; @[PipelineVector.scala 29:29 45:{63,63}]
11788 ones 51
11789 eq 1 11788 11635
11790 ite 1 11789 11656 736 ; @[PipelineVector.scala 29:29 45:{63,63}]
11791 zero 1
11792 uext 51 11791 1
11793 eq 1 11792 11635
11794 ite 1 11793 11655 648 ; @[PipelineVector.scala 29:29 45:{63,63}]
11795 one 1
11796 uext 51 11795 1
11797 eq 1 11796 11635
11798 ite 1 11797 11655 677 ; @[PipelineVector.scala 29:29 45:{63,63}]
11799 const 51 10
11800 eq 1 11799 11635
11801 ite 1 11800 11655 706 ; @[PipelineVector.scala 29:29 45:{63,63}]
11802 ones 51
11803 eq 1 11802 11635
11804 ite 1 11803 11655 735 ; @[PipelineVector.scala 29:29 45:{63,63}]
11805 zero 1
11806 uext 51 11805 1
11807 eq 1 11806 11635
11808 ite 5 11807 11654 647 ; @[PipelineVector.scala 29:29 45:{63,63}]
11809 one 1
11810 uext 51 11809 1
11811 eq 1 11810 11635
11812 ite 5 11811 11654 676 ; @[PipelineVector.scala 29:29 45:{63,63}]
11813 const 51 10
11814 eq 1 11813 11635
11815 ite 5 11814 11654 705 ; @[PipelineVector.scala 29:29 45:{63,63}]
11816 ones 51
11817 eq 1 11816 11635
11818 ite 5 11817 11654 734 ; @[PipelineVector.scala 29:29 45:{63,63}]
11819 zero 1
11820 uext 51 11819 1
11821 eq 1 11820 11635
11822 ite 1 11821 11642 635 ; @[PipelineVector.scala 29:29 45:{63,63}]
11823 one 1
11824 uext 51 11823 1
11825 eq 1 11824 11635
11826 ite 1 11825 11642 664 ; @[PipelineVector.scala 29:29 45:{63,63}]
11827 const 51 10
11828 eq 1 11827 11635
11829 ite 1 11828 11642 693 ; @[PipelineVector.scala 29:29 45:{63,63}]
11830 ones 51
11831 eq 1 11830 11635
11832 ite 1 11831 11642 722 ; @[PipelineVector.scala 29:29 45:{63,63}]
11833 zero 1
11834 uext 51 11833 1
11835 eq 1 11834 11635
11836 ite 1 11835 11643 636 ; @[PipelineVector.scala 29:29 45:{63,63}]
11837 one 1
11838 uext 51 11837 1
11839 eq 1 11838 11635
11840 ite 1 11839 11643 665 ; @[PipelineVector.scala 29:29 45:{63,63}]
11841 const 51 10
11842 eq 1 11841 11635
11843 ite 1 11842 11643 694 ; @[PipelineVector.scala 29:29 45:{63,63}]
11844 ones 51
11845 eq 1 11844 11635
11846 ite 1 11845 11643 723 ; @[PipelineVector.scala 29:29 45:{63,63}]
11847 zero 1
11848 uext 51 11847 1
11849 eq 1 11848 11635
11850 ite 1 11849 11644 637 ; @[PipelineVector.scala 29:29 45:{63,63}]
11851 one 1
11852 uext 51 11851 1
11853 eq 1 11852 11635
11854 ite 1 11853 11644 666 ; @[PipelineVector.scala 29:29 45:{63,63}]
11855 const 51 10
11856 eq 1 11855 11635
11857 ite 1 11856 11644 695 ; @[PipelineVector.scala 29:29 45:{63,63}]
11858 ones 51
11859 eq 1 11858 11635
11860 ite 1 11859 11644 724 ; @[PipelineVector.scala 29:29 45:{63,63}]
11861 zero 1
11862 uext 51 11861 1
11863 eq 1 11862 11635
11864 ite 1 11863 11645 638 ; @[PipelineVector.scala 29:29 45:{63,63}]
11865 one 1
11866 uext 51 11865 1
11867 eq 1 11866 11635
11868 ite 1 11867 11645 667 ; @[PipelineVector.scala 29:29 45:{63,63}]
11869 const 51 10
11870 eq 1 11869 11635
11871 ite 1 11870 11645 696 ; @[PipelineVector.scala 29:29 45:{63,63}]
11872 ones 51
11873 eq 1 11872 11635
11874 ite 1 11873 11645 725 ; @[PipelineVector.scala 29:29 45:{63,63}]
11875 zero 1
11876 uext 51 11875 1
11877 eq 1 11876 11635
11878 ite 1 11877 11646 639 ; @[PipelineVector.scala 29:29 45:{63,63}]
11879 one 1
11880 uext 51 11879 1
11881 eq 1 11880 11635
11882 ite 1 11881 11646 668 ; @[PipelineVector.scala 29:29 45:{63,63}]
11883 const 51 10
11884 eq 1 11883 11635
11885 ite 1 11884 11646 697 ; @[PipelineVector.scala 29:29 45:{63,63}]
11886 ones 51
11887 eq 1 11886 11635
11888 ite 1 11887 11646 726 ; @[PipelineVector.scala 29:29 45:{63,63}]
11889 zero 1
11890 uext 51 11889 1
11891 eq 1 11890 11635
11892 ite 1 11891 11647 640 ; @[PipelineVector.scala 29:29 45:{63,63}]
11893 one 1
11894 uext 51 11893 1
11895 eq 1 11894 11635
11896 ite 1 11895 11647 669 ; @[PipelineVector.scala 29:29 45:{63,63}]
11897 const 51 10
11898 eq 1 11897 11635
11899 ite 1 11898 11647 698 ; @[PipelineVector.scala 29:29 45:{63,63}]
11900 ones 51
11901 eq 1 11900 11635
11902 ite 1 11901 11647 727 ; @[PipelineVector.scala 29:29 45:{63,63}]
11903 zero 1
11904 uext 51 11903 1
11905 eq 1 11904 11635
11906 ite 1 11905 11648 641 ; @[PipelineVector.scala 29:29 45:{63,63}]
11907 one 1
11908 uext 51 11907 1
11909 eq 1 11908 11635
11910 ite 1 11909 11648 670 ; @[PipelineVector.scala 29:29 45:{63,63}]
11911 const 51 10
11912 eq 1 11911 11635
11913 ite 1 11912 11648 699 ; @[PipelineVector.scala 29:29 45:{63,63}]
11914 ones 51
11915 eq 1 11914 11635
11916 ite 1 11915 11648 728 ; @[PipelineVector.scala 29:29 45:{63,63}]
11917 zero 1
11918 uext 51 11917 1
11919 eq 1 11918 11635
11920 ite 1 11919 11649 642 ; @[PipelineVector.scala 29:29 45:{63,63}]
11921 one 1
11922 uext 51 11921 1
11923 eq 1 11922 11635
11924 ite 1 11923 11649 671 ; @[PipelineVector.scala 29:29 45:{63,63}]
11925 const 51 10
11926 eq 1 11925 11635
11927 ite 1 11926 11649 700 ; @[PipelineVector.scala 29:29 45:{63,63}]
11928 ones 51
11929 eq 1 11928 11635
11930 ite 1 11929 11649 729 ; @[PipelineVector.scala 29:29 45:{63,63}]
11931 zero 1
11932 uext 51 11931 1
11933 eq 1 11932 11635
11934 ite 1 11933 11650 643 ; @[PipelineVector.scala 29:29 45:{63,63}]
11935 one 1
11936 uext 51 11935 1
11937 eq 1 11936 11635
11938 ite 1 11937 11650 672 ; @[PipelineVector.scala 29:29 45:{63,63}]
11939 const 51 10
11940 eq 1 11939 11635
11941 ite 1 11940 11650 701 ; @[PipelineVector.scala 29:29 45:{63,63}]
11942 ones 51
11943 eq 1 11942 11635
11944 ite 1 11943 11650 730 ; @[PipelineVector.scala 29:29 45:{63,63}]
11945 zero 1
11946 uext 51 11945 1
11947 eq 1 11946 11635
11948 ite 1 11947 11651 644 ; @[PipelineVector.scala 29:29 45:{63,63}]
11949 one 1
11950 uext 51 11949 1
11951 eq 1 11950 11635
11952 ite 1 11951 11651 673 ; @[PipelineVector.scala 29:29 45:{63,63}]
11953 const 51 10
11954 eq 1 11953 11635
11955 ite 1 11954 11651 702 ; @[PipelineVector.scala 29:29 45:{63,63}]
11956 ones 51
11957 eq 1 11956 11635
11958 ite 1 11957 11651 731 ; @[PipelineVector.scala 29:29 45:{63,63}]
11959 zero 1
11960 uext 51 11959 1
11961 eq 1 11960 11635
11962 ite 1 11961 11652 645 ; @[PipelineVector.scala 29:29 45:{63,63}]
11963 one 1
11964 uext 51 11963 1
11965 eq 1 11964 11635
11966 ite 1 11965 11652 674 ; @[PipelineVector.scala 29:29 45:{63,63}]
11967 const 51 10
11968 eq 1 11967 11635
11969 ite 1 11968 11652 703 ; @[PipelineVector.scala 29:29 45:{63,63}]
11970 ones 51
11971 eq 1 11970 11635
11972 ite 1 11971 11652 732 ; @[PipelineVector.scala 29:29 45:{63,63}]
11973 zero 1
11974 uext 51 11973 1
11975 eq 1 11974 11635
11976 ite 1 11975 11653 646 ; @[PipelineVector.scala 29:29 45:{63,63}]
11977 one 1
11978 uext 51 11977 1
11979 eq 1 11978 11635
11980 ite 1 11979 11653 675 ; @[PipelineVector.scala 29:29 45:{63,63}]
11981 const 51 10
11982 eq 1 11981 11635
11983 ite 1 11982 11653 704 ; @[PipelineVector.scala 29:29 45:{63,63}]
11984 ones 51
11985 eq 1 11984 11635
11986 ite 1 11985 11653 733 ; @[PipelineVector.scala 29:29 45:{63,63}]
11987 zero 1
11988 uext 51 11987 1
11989 eq 1 11988 11635
11990 ite 1 11989 11639 632 ; @[PipelineVector.scala 29:29 45:{63,63}]
11991 one 1
11992 uext 51 11991 1
11993 eq 1 11992 11635
11994 ite 1 11993 11639 661 ; @[PipelineVector.scala 29:29 45:{63,63}]
11995 const 51 10
11996 eq 1 11995 11635
11997 ite 1 11996 11639 690 ; @[PipelineVector.scala 29:29 45:{63,63}]
11998 ones 51
11999 eq 1 11998 11635
12000 ite 1 11999 11639 719 ; @[PipelineVector.scala 29:29 45:{63,63}]
12001 zero 1
12002 uext 51 12001 1
12003 eq 1 12002 11635
12004 ite 1 12003 11640 633 ; @[PipelineVector.scala 29:29 45:{63,63}]
12005 one 1
12006 uext 51 12005 1
12007 eq 1 12006 11635
12008 ite 1 12007 11640 662 ; @[PipelineVector.scala 29:29 45:{63,63}]
12009 const 51 10
12010 eq 1 12009 11635
12011 ite 1 12010 11640 691 ; @[PipelineVector.scala 29:29 45:{63,63}]
12012 ones 51
12013 eq 1 12012 11635
12014 ite 1 12013 11640 720 ; @[PipelineVector.scala 29:29 45:{63,63}]
12015 zero 1
12016 uext 51 12015 1
12017 eq 1 12016 11635
12018 ite 1 12017 11641 634 ; @[PipelineVector.scala 29:29 45:{63,63}]
12019 one 1
12020 uext 51 12019 1
12021 eq 1 12020 11635
12022 ite 1 12021 11641 663 ; @[PipelineVector.scala 29:29 45:{63,63}]
12023 const 51 10
12024 eq 1 12023 11635
12025 ite 1 12024 11641 692 ; @[PipelineVector.scala 29:29 45:{63,63}]
12026 ones 51
12027 eq 1 12026 11635
12028 ite 1 12027 11641 721 ; @[PipelineVector.scala 29:29 45:{63,63}]
12029 zero 1
12030 uext 51 12029 1
12031 eq 1 12030 11635
12032 ite 58 12031 11638 631 ; @[PipelineVector.scala 29:29 45:{63,63}]
12033 one 1
12034 uext 51 12033 1
12035 eq 1 12034 11635
12036 ite 58 12035 11638 660 ; @[PipelineVector.scala 29:29 45:{63,63}]
12037 const 51 10
12038 eq 1 12037 11635
12039 ite 58 12038 11638 689 ; @[PipelineVector.scala 29:29 45:{63,63}]
12040 ones 51
12041 eq 1 12040 11635
12042 ite 58 12041 11638 718 ; @[PipelineVector.scala 29:29 45:{63,63}]
12043 zero 1
12044 uext 51 12043 1
12045 eq 1 12044 11635
12046 ite 58 12045 11637 630 ; @[PipelineVector.scala 29:29 45:{63,63}]
12047 one 1
12048 uext 51 12047 1
12049 eq 1 12048 11635
12050 ite 58 12049 11637 659 ; @[PipelineVector.scala 29:29 45:{63,63}]
12051 const 51 10
12052 eq 1 12051 11635
12053 ite 58 12052 11637 688 ; @[PipelineVector.scala 29:29 45:{63,63}]
12054 ones 51
12055 eq 1 12054 11635
12056 ite 58 12055 11637 717 ; @[PipelineVector.scala 29:29 45:{63,63}]
12057 zero 1
12058 uext 51 12057 1
12059 eq 1 12058 11635
12060 ite 7 12059 11636 629 ; @[PipelineVector.scala 29:29 45:{63,63}]
12061 one 1
12062 uext 51 12061 1
12063 eq 1 12062 11635
12064 ite 7 12063 11636 658 ; @[PipelineVector.scala 29:29 45:{63,63}]
12065 const 51 10
12066 eq 1 12065 11635
12067 ite 7 12066 11636 687 ; @[PipelineVector.scala 29:29 45:{63,63}]
12068 ones 51
12069 eq 1 12068 11635
12070 ite 7 12069 11636 716 ; @[PipelineVector.scala 29:29 45:{63,63}]
12071 ite 7 11630 11668 657 ; @[PipelineVector.scala 29:29 45:29]
12072 ite 7 11630 11672 686 ; @[PipelineVector.scala 29:29 45:29]
12073 ite 7 11630 11675 715 ; @[PipelineVector.scala 29:29 45:29]
12074 ite 7 11630 11678 744 ; @[PipelineVector.scala 29:29 45:29]
12075 ite 148 11630 11682 656 ; @[PipelineVector.scala 29:29 45:29]
12076 ite 148 11630 11686 685 ; @[PipelineVector.scala 29:29 45:29]
12077 ite 148 11630 11689 714 ; @[PipelineVector.scala 29:29 45:29]
12078 ite 148 11630 11692 743 ; @[PipelineVector.scala 29:29 45:29]
12079 ite 1 11630 11696 655 ; @[PipelineVector.scala 29:29 45:29]
12080 ite 1 11630 11700 684 ; @[PipelineVector.scala 29:29 45:29]
12081 ite 1 11630 11703 713 ; @[PipelineVector.scala 29:29 45:29]
12082 ite 1 11630 11706 742 ; @[PipelineVector.scala 29:29 45:29]
12083 ite 148 11630 11710 654 ; @[PipelineVector.scala 29:29 45:29]
12084 ite 148 11630 11714 683 ; @[PipelineVector.scala 29:29 45:29]
12085 ite 148 11630 11717 712 ; @[PipelineVector.scala 29:29 45:29]
12086 ite 148 11630 11720 741 ; @[PipelineVector.scala 29:29 45:29]
12087 ite 148 11630 11724 653 ; @[PipelineVector.scala 29:29 45:29]
12088 ite 148 11630 11728 682 ; @[PipelineVector.scala 29:29 45:29]
12089 ite 148 11630 11731 711 ; @[PipelineVector.scala 29:29 45:29]
12090 ite 148 11630 11734 740 ; @[PipelineVector.scala 29:29 45:29]
12091 ite 153 11630 11738 652 ; @[PipelineVector.scala 29:29 45:29]
12092 ite 153 11630 11742 681 ; @[PipelineVector.scala 29:29 45:29]
12093 ite 153 11630 11745 710 ; @[PipelineVector.scala 29:29 45:29]
12094 ite 153 11630 11748 739 ; @[PipelineVector.scala 29:29 45:29]
12095 ite 12 11630 11752 651 ; @[PipelineVector.scala 29:29 45:29]
12096 ite 12 11630 11756 680 ; @[PipelineVector.scala 29:29 45:29]
12097 ite 12 11630 11759 709 ; @[PipelineVector.scala 29:29 45:29]
12098 ite 12 11630 11762 738 ; @[PipelineVector.scala 29:29 45:29]
12099 ite 1 11630 11766 650 ; @[PipelineVector.scala 29:29 45:29]
12100 ite 1 11630 11770 679 ; @[PipelineVector.scala 29:29 45:29]
12101 ite 1 11630 11773 708 ; @[PipelineVector.scala 29:29 45:29]
12102 ite 1 11630 11776 737 ; @[PipelineVector.scala 29:29 45:29]
12103 ite 1 11630 11780 649 ; @[PipelineVector.scala 29:29 45:29]
12104 ite 1 11630 11784 678 ; @[PipelineVector.scala 29:29 45:29]
12105 ite 1 11630 11787 707 ; @[PipelineVector.scala 29:29 45:29]
12106 ite 1 11630 11790 736 ; @[PipelineVector.scala 29:29 45:29]
12107 ite 1 11630 11794 648 ; @[PipelineVector.scala 29:29 45:29]
12108 ite 1 11630 11798 677 ; @[PipelineVector.scala 29:29 45:29]
12109 ite 1 11630 11801 706 ; @[PipelineVector.scala 29:29 45:29]
12110 ite 1 11630 11804 735 ; @[PipelineVector.scala 29:29 45:29]
12111 ite 5 11630 11808 647 ; @[PipelineVector.scala 29:29 45:29]
12112 ite 5 11630 11812 676 ; @[PipelineVector.scala 29:29 45:29]
12113 ite 5 11630 11815 705 ; @[PipelineVector.scala 29:29 45:29]
12114 ite 5 11630 11818 734 ; @[PipelineVector.scala 29:29 45:29]
12115 ite 1 11630 11822 635 ; @[PipelineVector.scala 29:29 45:29]
12116 ite 1 11630 11826 664 ; @[PipelineVector.scala 29:29 45:29]
12117 ite 1 11630 11829 693 ; @[PipelineVector.scala 29:29 45:29]
12118 ite 1 11630 11832 722 ; @[PipelineVector.scala 29:29 45:29]
12119 ite 1 11630 11836 636 ; @[PipelineVector.scala 29:29 45:29]
12120 ite 1 11630 11840 665 ; @[PipelineVector.scala 29:29 45:29]
12121 ite 1 11630 11843 694 ; @[PipelineVector.scala 29:29 45:29]
12122 ite 1 11630 11846 723 ; @[PipelineVector.scala 29:29 45:29]
12123 ite 1 11630 11850 637 ; @[PipelineVector.scala 29:29 45:29]
12124 ite 1 11630 11854 666 ; @[PipelineVector.scala 29:29 45:29]
12125 ite 1 11630 11857 695 ; @[PipelineVector.scala 29:29 45:29]
12126 ite 1 11630 11860 724 ; @[PipelineVector.scala 29:29 45:29]
12127 ite 1 11630 11864 638 ; @[PipelineVector.scala 29:29 45:29]
12128 ite 1 11630 11868 667 ; @[PipelineVector.scala 29:29 45:29]
12129 ite 1 11630 11871 696 ; @[PipelineVector.scala 29:29 45:29]
12130 ite 1 11630 11874 725 ; @[PipelineVector.scala 29:29 45:29]
12131 ite 1 11630 11878 639 ; @[PipelineVector.scala 29:29 45:29]
12132 ite 1 11630 11882 668 ; @[PipelineVector.scala 29:29 45:29]
12133 ite 1 11630 11885 697 ; @[PipelineVector.scala 29:29 45:29]
12134 ite 1 11630 11888 726 ; @[PipelineVector.scala 29:29 45:29]
12135 ite 1 11630 11892 640 ; @[PipelineVector.scala 29:29 45:29]
12136 ite 1 11630 11896 669 ; @[PipelineVector.scala 29:29 45:29]
12137 ite 1 11630 11899 698 ; @[PipelineVector.scala 29:29 45:29]
12138 ite 1 11630 11902 727 ; @[PipelineVector.scala 29:29 45:29]
12139 ite 1 11630 11906 641 ; @[PipelineVector.scala 29:29 45:29]
12140 ite 1 11630 11910 670 ; @[PipelineVector.scala 29:29 45:29]
12141 ite 1 11630 11913 699 ; @[PipelineVector.scala 29:29 45:29]
12142 ite 1 11630 11916 728 ; @[PipelineVector.scala 29:29 45:29]
12143 ite 1 11630 11920 642 ; @[PipelineVector.scala 29:29 45:29]
12144 ite 1 11630 11924 671 ; @[PipelineVector.scala 29:29 45:29]
12145 ite 1 11630 11927 700 ; @[PipelineVector.scala 29:29 45:29]
12146 ite 1 11630 11930 729 ; @[PipelineVector.scala 29:29 45:29]
12147 ite 1 11630 11934 643 ; @[PipelineVector.scala 29:29 45:29]
12148 ite 1 11630 11938 672 ; @[PipelineVector.scala 29:29 45:29]
12149 ite 1 11630 11941 701 ; @[PipelineVector.scala 29:29 45:29]
12150 ite 1 11630 11944 730 ; @[PipelineVector.scala 29:29 45:29]
12151 ite 1 11630 11948 644 ; @[PipelineVector.scala 29:29 45:29]
12152 ite 1 11630 11952 673 ; @[PipelineVector.scala 29:29 45:29]
12153 ite 1 11630 11955 702 ; @[PipelineVector.scala 29:29 45:29]
12154 ite 1 11630 11958 731 ; @[PipelineVector.scala 29:29 45:29]
12155 ite 1 11630 11962 645 ; @[PipelineVector.scala 29:29 45:29]
12156 ite 1 11630 11966 674 ; @[PipelineVector.scala 29:29 45:29]
12157 ite 1 11630 11969 703 ; @[PipelineVector.scala 29:29 45:29]
12158 ite 1 11630 11972 732 ; @[PipelineVector.scala 29:29 45:29]
12159 ite 1 11630 11976 646 ; @[PipelineVector.scala 29:29 45:29]
12160 ite 1 11630 11980 675 ; @[PipelineVector.scala 29:29 45:29]
12161 ite 1 11630 11983 704 ; @[PipelineVector.scala 29:29 45:29]
12162 ite 1 11630 11986 733 ; @[PipelineVector.scala 29:29 45:29]
12163 ite 1 11630 11990 632 ; @[PipelineVector.scala 29:29 45:29]
12164 ite 1 11630 11994 661 ; @[PipelineVector.scala 29:29 45:29]
12165 ite 1 11630 11997 690 ; @[PipelineVector.scala 29:29 45:29]
12166 ite 1 11630 12000 719 ; @[PipelineVector.scala 29:29 45:29]
12167 ite 1 11630 12004 633 ; @[PipelineVector.scala 29:29 45:29]
12168 ite 1 11630 12008 662 ; @[PipelineVector.scala 29:29 45:29]
12169 ite 1 11630 12011 691 ; @[PipelineVector.scala 29:29 45:29]
12170 ite 1 11630 12014 720 ; @[PipelineVector.scala 29:29 45:29]
12171 ite 1 11630 12018 634 ; @[PipelineVector.scala 29:29 45:29]
12172 ite 1 11630 12022 663 ; @[PipelineVector.scala 29:29 45:29]
12173 ite 1 11630 12025 692 ; @[PipelineVector.scala 29:29 45:29]
12174 ite 1 11630 12028 721 ; @[PipelineVector.scala 29:29 45:29]
12175 ite 58 11630 12032 631 ; @[PipelineVector.scala 29:29 45:29]
12176 ite 58 11630 12036 660 ; @[PipelineVector.scala 29:29 45:29]
12177 ite 58 11630 12039 689 ; @[PipelineVector.scala 29:29 45:29]
12178 ite 58 11630 12042 718 ; @[PipelineVector.scala 29:29 45:29]
12179 ite 58 11630 12046 630 ; @[PipelineVector.scala 29:29 45:29]
12180 ite 58 11630 12050 659 ; @[PipelineVector.scala 29:29 45:29]
12181 ite 58 11630 12053 688 ; @[PipelineVector.scala 29:29 45:29]
12182 ite 58 11630 12056 717 ; @[PipelineVector.scala 29:29 45:29]
12183 ite 7 11630 12060 629 ; @[PipelineVector.scala 29:29 45:29]
12184 ite 7 11630 12064 658 ; @[PipelineVector.scala 29:29 45:29]
12185 ite 7 11630 12067 687 ; @[PipelineVector.scala 29:29 45:29]
12186 ite 7 11630 12070 716 ; @[PipelineVector.scala 29:29 45:29]
12187 one 1
12188 uext 12 12187 2
12189 uext 12 745 1
12190 add 12 12188 12189 ; @[PipelineVector.scala 46:45]
12191 slice 51 12190 1 0 ; @[PipelineVector.scala 46:45] @[PipelineVector.scala 46:{63,63}]
12192 zero 1
12193 uext 51 12192 1
12194 eq 1 12193 12191
12195 ite 7 12194 4108 12071 ; @[PipelineVector.scala 46:{63,63}]
12196 one 1
12197 uext 51 12196 1
12198 eq 1 12197 12191
12199 ite 7 12198 4108 12072 ; @[PipelineVector.scala 46:{63,63}]
12200 const 51 10
12201 eq 1 12200 12191
12202 ite 7 12201 4108 12073 ; @[PipelineVector.scala 46:{63,63}]
12203 ones 51
12204 eq 1 12203 12191
12205 ite 7 12204 4108 12074 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12206 zero 1
12207 uext 51 12206 1
12208 eq 1 12207 12191
12209 ite 148 12208 4107 12075 ; @[PipelineVector.scala 46:{63,63}]
12210 one 1
12211 uext 51 12210 1
12212 eq 1 12211 12191
12213 ite 148 12212 4107 12076 ; @[PipelineVector.scala 46:{63,63}]
12214 const 51 10
12215 eq 1 12214 12191
12216 ite 148 12215 4107 12077 ; @[PipelineVector.scala 46:{63,63}]
12217 ones 51
12218 eq 1 12217 12191
12219 ite 148 12218 4107 12078 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12220 zero 1
12221 uext 51 12220 1
12222 eq 1 12221 12191
12223 ite 1 12222 4104 12079 ; @[PipelineVector.scala 46:{63,63}]
12224 one 1
12225 uext 51 12224 1
12226 eq 1 12225 12191
12227 ite 1 12226 4104 12080 ; @[PipelineVector.scala 46:{63,63}]
12228 const 51 10
12229 eq 1 12228 12191
12230 ite 1 12229 4104 12081 ; @[PipelineVector.scala 46:{63,63}]
12231 ones 51
12232 eq 1 12231 12191
12233 ite 1 12232 4104 12082 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12234 zero 1
12235 uext 51 12234 1
12236 eq 1 12235 12191
12237 ite 148 12236 4103 12083 ; @[PipelineVector.scala 46:{63,63}]
12238 one 1
12239 uext 51 12238 1
12240 eq 1 12239 12191
12241 ite 148 12240 4103 12084 ; @[PipelineVector.scala 46:{63,63}]
12242 const 51 10
12243 eq 1 12242 12191
12244 ite 148 12243 4103 12085 ; @[PipelineVector.scala 46:{63,63}]
12245 ones 51
12246 eq 1 12245 12191
12247 ite 148 12246 4103 12086 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12248 zero 1
12249 uext 51 12248 1
12250 eq 1 12249 12191
12251 ite 148 12250 4100 12087 ; @[PipelineVector.scala 46:{63,63}]
12252 one 1
12253 uext 51 12252 1
12254 eq 1 12253 12191
12255 ite 148 12254 4100 12088 ; @[PipelineVector.scala 46:{63,63}]
12256 const 51 10
12257 eq 1 12256 12191
12258 ite 148 12257 4100 12089 ; @[PipelineVector.scala 46:{63,63}]
12259 ones 51
12260 eq 1 12259 12191
12261 ite 148 12260 4100 12090 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12262 zero 1
12263 uext 51 12262 1
12264 eq 1 12263 12191
12265 ite 153 12264 4097 12091 ; @[PipelineVector.scala 46:{63,63}]
12266 one 1
12267 uext 51 12266 1
12268 eq 1 12267 12191
12269 ite 153 12268 4097 12092 ; @[PipelineVector.scala 46:{63,63}]
12270 const 51 10
12271 eq 1 12270 12191
12272 ite 153 12271 4097 12093 ; @[PipelineVector.scala 46:{63,63}]
12273 ones 51
12274 eq 1 12273 12191
12275 ite 153 12274 4097 12094 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12276 zero 1
12277 uext 51 12276 1
12278 eq 1 12277 12191
12279 ite 12 12278 4096 12095 ; @[PipelineVector.scala 46:{63,63}]
12280 one 1
12281 uext 51 12280 1
12282 eq 1 12281 12191
12283 ite 12 12282 4096 12096 ; @[PipelineVector.scala 46:{63,63}]
12284 const 51 10
12285 eq 1 12284 12191
12286 ite 12 12285 4096 12097 ; @[PipelineVector.scala 46:{63,63}]
12287 ones 51
12288 eq 1 12287 12191
12289 ite 12 12288 4096 12098 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12290 zero 1
12291 uext 51 12290 1
12292 eq 1 12291 12191
12293 ite 1 12292 4093 12099 ; @[PipelineVector.scala 46:{63,63}]
12294 one 1
12295 uext 51 12294 1
12296 eq 1 12295 12191
12297 ite 1 12296 4093 12100 ; @[PipelineVector.scala 46:{63,63}]
12298 const 51 10
12299 eq 1 12298 12191
12300 ite 1 12299 4093 12101 ; @[PipelineVector.scala 46:{63,63}]
12301 ones 51
12302 eq 1 12301 12191
12303 ite 1 12302 4093 12102 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12304 zero 1
12305 uext 51 12304 1
12306 eq 1 12305 12191
12307 ite 1 12306 4092 12103 ; @[PipelineVector.scala 46:{63,63}]
12308 one 1
12309 uext 51 12308 1
12310 eq 1 12309 12191
12311 ite 1 12310 4092 12104 ; @[PipelineVector.scala 46:{63,63}]
12312 const 51 10
12313 eq 1 12312 12191
12314 ite 1 12313 4092 12105 ; @[PipelineVector.scala 46:{63,63}]
12315 ones 51
12316 eq 1 12315 12191
12317 ite 1 12316 4092 12106 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12318 zero 1
12319 uext 51 12318 1
12320 eq 1 12319 12191
12321 ite 1 12320 79 12107 ; @[PipelineVector.scala 46:{63,63}]
12322 one 1
12323 uext 51 12322 1
12324 eq 1 12323 12191
12325 ite 1 12324 79 12108 ; @[PipelineVector.scala 46:{63,63}]
12326 const 51 10
12327 eq 1 12326 12191
12328 ite 1 12327 79 12109 ; @[PipelineVector.scala 46:{63,63}]
12329 ones 51
12330 eq 1 12329 12191
12331 ite 1 12330 79 12110 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12332 zero 1
12333 uext 51 12332 1
12334 eq 1 12333 12191
12335 ite 5 12334 78 12111 ; @[PipelineVector.scala 46:{63,63}]
12336 one 1
12337 uext 51 12336 1
12338 eq 1 12337 12191
12339 ite 5 12338 78 12112 ; @[PipelineVector.scala 46:{63,63}]
12340 const 51 10
12341 eq 1 12340 12191
12342 ite 5 12341 78 12113 ; @[PipelineVector.scala 46:{63,63}]
12343 ones 51
12344 eq 1 12343 12191
12345 ite 5 12344 78 12114 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12346 zero 1
12347 uext 51 12346 1
12348 eq 1 12347 12191
12349 ite 1 12348 4079 12115 ; @[PipelineVector.scala 46:{63,63}]
12350 one 1
12351 uext 51 12350 1
12352 eq 1 12351 12191
12353 ite 1 12352 4079 12116 ; @[PipelineVector.scala 46:{63,63}]
12354 const 51 10
12355 eq 1 12354 12191
12356 ite 1 12355 4079 12117 ; @[PipelineVector.scala 46:{63,63}]
12357 ones 51
12358 eq 1 12357 12191
12359 ite 1 12358 4079 12118 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12360 zero 1
12361 uext 51 12360 1
12362 eq 1 12361 12191
12363 ite 1 12362 4080 12119 ; @[PipelineVector.scala 46:{63,63}]
12364 one 1
12365 uext 51 12364 1
12366 eq 1 12365 12191
12367 ite 1 12366 4080 12120 ; @[PipelineVector.scala 46:{63,63}]
12368 const 51 10
12369 eq 1 12368 12191
12370 ite 1 12369 4080 12121 ; @[PipelineVector.scala 46:{63,63}]
12371 ones 51
12372 eq 1 12371 12191
12373 ite 1 12372 4080 12122 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12374 zero 1
12375 uext 51 12374 1
12376 eq 1 12375 12191
12377 ite 1 12376 4081 12123 ; @[PipelineVector.scala 46:{63,63}]
12378 one 1
12379 uext 51 12378 1
12380 eq 1 12379 12191
12381 ite 1 12380 4081 12124 ; @[PipelineVector.scala 46:{63,63}]
12382 const 51 10
12383 eq 1 12382 12191
12384 ite 1 12383 4081 12125 ; @[PipelineVector.scala 46:{63,63}]
12385 ones 51
12386 eq 1 12385 12191
12387 ite 1 12386 4081 12126 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12388 zero 1
12389 uext 51 12388 1
12390 eq 1 12389 12191
12391 ite 1 12390 4082 12127 ; @[PipelineVector.scala 46:{63,63}]
12392 one 1
12393 uext 51 12392 1
12394 eq 1 12393 12191
12395 ite 1 12394 4082 12128 ; @[PipelineVector.scala 46:{63,63}]
12396 const 51 10
12397 eq 1 12396 12191
12398 ite 1 12397 4082 12129 ; @[PipelineVector.scala 46:{63,63}]
12399 ones 51
12400 eq 1 12399 12191
12401 ite 1 12400 4082 12130 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12402 zero 1
12403 uext 51 12402 1
12404 eq 1 12403 12191
12405 ite 1 12404 4083 12131 ; @[PipelineVector.scala 46:{63,63}]
12406 one 1
12407 uext 51 12406 1
12408 eq 1 12407 12191
12409 ite 1 12408 4083 12132 ; @[PipelineVector.scala 46:{63,63}]
12410 const 51 10
12411 eq 1 12410 12191
12412 ite 1 12411 4083 12133 ; @[PipelineVector.scala 46:{63,63}]
12413 ones 51
12414 eq 1 12413 12191
12415 ite 1 12414 4083 12134 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12416 zero 1
12417 uext 51 12416 1
12418 eq 1 12417 12191
12419 ite 1 12418 4084 12135 ; @[PipelineVector.scala 46:{63,63}]
12420 one 1
12421 uext 51 12420 1
12422 eq 1 12421 12191
12423 ite 1 12422 4084 12136 ; @[PipelineVector.scala 46:{63,63}]
12424 const 51 10
12425 eq 1 12424 12191
12426 ite 1 12425 4084 12137 ; @[PipelineVector.scala 46:{63,63}]
12427 ones 51
12428 eq 1 12427 12191
12429 ite 1 12428 4084 12138 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12430 zero 1
12431 uext 51 12430 1
12432 eq 1 12431 12191
12433 ite 1 12432 4085 12139 ; @[PipelineVector.scala 46:{63,63}]
12434 one 1
12435 uext 51 12434 1
12436 eq 1 12435 12191
12437 ite 1 12436 4085 12140 ; @[PipelineVector.scala 46:{63,63}]
12438 const 51 10
12439 eq 1 12438 12191
12440 ite 1 12439 4085 12141 ; @[PipelineVector.scala 46:{63,63}]
12441 ones 51
12442 eq 1 12441 12191
12443 ite 1 12442 4085 12142 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12444 zero 1
12445 uext 51 12444 1
12446 eq 1 12445 12191
12447 ite 1 12446 4086 12143 ; @[PipelineVector.scala 46:{63,63}]
12448 one 1
12449 uext 51 12448 1
12450 eq 1 12449 12191
12451 ite 1 12450 4086 12144 ; @[PipelineVector.scala 46:{63,63}]
12452 const 51 10
12453 eq 1 12452 12191
12454 ite 1 12453 4086 12145 ; @[PipelineVector.scala 46:{63,63}]
12455 ones 51
12456 eq 1 12455 12191
12457 ite 1 12456 4086 12146 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12458 zero 1
12459 uext 51 12458 1
12460 eq 1 12459 12191
12461 ite 1 12460 4087 12147 ; @[PipelineVector.scala 46:{63,63}]
12462 one 1
12463 uext 51 12462 1
12464 eq 1 12463 12191
12465 ite 1 12464 4087 12148 ; @[PipelineVector.scala 46:{63,63}]
12466 const 51 10
12467 eq 1 12466 12191
12468 ite 1 12467 4087 12149 ; @[PipelineVector.scala 46:{63,63}]
12469 ones 51
12470 eq 1 12469 12191
12471 ite 1 12470 4087 12150 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12472 zero 1
12473 uext 51 12472 1
12474 eq 1 12473 12191
12475 ite 1 12474 4088 12151 ; @[PipelineVector.scala 46:{63,63}]
12476 one 1
12477 uext 51 12476 1
12478 eq 1 12477 12191
12479 ite 1 12478 4088 12152 ; @[PipelineVector.scala 46:{63,63}]
12480 const 51 10
12481 eq 1 12480 12191
12482 ite 1 12481 4088 12153 ; @[PipelineVector.scala 46:{63,63}]
12483 ones 51
12484 eq 1 12483 12191
12485 ite 1 12484 4088 12154 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12486 zero 1
12487 uext 51 12486 1
12488 eq 1 12487 12191
12489 ite 1 12488 4089 12155 ; @[PipelineVector.scala 46:{63,63}]
12490 one 1
12491 uext 51 12490 1
12492 eq 1 12491 12191
12493 ite 1 12492 4089 12156 ; @[PipelineVector.scala 46:{63,63}]
12494 const 51 10
12495 eq 1 12494 12191
12496 ite 1 12495 4089 12157 ; @[PipelineVector.scala 46:{63,63}]
12497 ones 51
12498 eq 1 12497 12191
12499 ite 1 12498 4089 12158 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12500 zero 1
12501 uext 51 12500 1
12502 eq 1 12501 12191
12503 ite 1 12502 4090 12159 ; @[PipelineVector.scala 46:{63,63}]
12504 one 1
12505 uext 51 12504 1
12506 eq 1 12505 12191
12507 ite 1 12506 4090 12160 ; @[PipelineVector.scala 46:{63,63}]
12508 const 51 10
12509 eq 1 12508 12191
12510 ite 1 12509 4090 12161 ; @[PipelineVector.scala 46:{63,63}]
12511 ones 51
12512 eq 1 12511 12191
12513 ite 1 12512 4090 12162 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12514 zero 1
12515 uext 51 12514 1
12516 eq 1 12515 12191
12517 ite 1 12516 3930 12163 ; @[PipelineVector.scala 46:{63,63}]
12518 one 1
12519 uext 51 12518 1
12520 eq 1 12519 12191
12521 ite 1 12520 3930 12164 ; @[PipelineVector.scala 46:{63,63}]
12522 const 51 10
12523 eq 1 12522 12191
12524 ite 1 12523 3930 12165 ; @[PipelineVector.scala 46:{63,63}]
12525 ones 51
12526 eq 1 12525 12191
12527 ite 1 12526 3930 12166 ; @[PipelineVector.scala 46:{63,63}]
12528 zero 1
12529 uext 51 12528 1
12530 eq 1 12529 12191
12531 zero 1
12532 ite 1 12530 12531 12167 ; @[PipelineVector.scala 46:{63,63}]
12533 one 1
12534 uext 51 12533 1
12535 eq 1 12534 12191
12536 zero 1
12537 ite 1 12535 12536 12168 ; @[PipelineVector.scala 46:{63,63}]
12538 const 51 10
12539 eq 1 12538 12191
12540 zero 1
12541 ite 1 12539 12540 12169 ; @[PipelineVector.scala 46:{63,63}]
12542 ones 51
12543 eq 1 12542 12191
12544 zero 1
12545 ite 1 12543 12544 12170 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12546 zero 1
12547 uext 51 12546 1
12548 eq 1 12547 12191
12549 ite 1 12548 77 12171 ; @[PipelineVector.scala 46:{63,63}]
12550 one 1
12551 uext 51 12550 1
12552 eq 1 12551 12191
12553 ite 1 12552 77 12172 ; @[PipelineVector.scala 46:{63,63}]
12554 const 51 10
12555 eq 1 12554 12191
12556 ite 1 12555 77 12173 ; @[PipelineVector.scala 46:{63,63}]
12557 ones 51
12558 eq 1 12557 12191
12559 ite 1 12558 77 12174 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12560 zero 1
12561 uext 51 12560 1
12562 eq 1 12561 12191
12563 ite 58 12562 76 12175 ; @[PipelineVector.scala 46:{63,63}]
12564 one 1
12565 uext 51 12564 1
12566 eq 1 12565 12191
12567 ite 58 12566 76 12176 ; @[PipelineVector.scala 46:{63,63}]
12568 const 51 10
12569 eq 1 12568 12191
12570 ite 58 12569 76 12177 ; @[PipelineVector.scala 46:{63,63}]
12571 ones 51
12572 eq 1 12571 12191
12573 ite 58 12572 76 12178 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12574 zero 1
12575 uext 51 12574 1
12576 eq 1 12575 12191
12577 ite 58 12576 75 12179 ; @[PipelineVector.scala 46:{63,63}]
12578 one 1
12579 uext 51 12578 1
12580 eq 1 12579 12191
12581 ite 58 12580 75 12180 ; @[PipelineVector.scala 46:{63,63}]
12582 const 51 10
12583 eq 1 12582 12191
12584 ite 58 12583 75 12181 ; @[PipelineVector.scala 46:{63,63}]
12585 ones 51
12586 eq 1 12585 12191
12587 ite 58 12586 75 12182 ; @[PipelineVector.scala 46:{63,63}] @[PipelineVector.scala 46:{63,63}]
12588 zero 1
12589 uext 51 12588 1
12590 eq 1 12589 12191
12591 ite 7 12590 74 12183 ; @[PipelineVector.scala 46:{63,63}]
12592 one 1
12593 uext 51 12592 1
12594 eq 1 12593 12191
12595 ite 7 12594 74 12184 ; @[PipelineVector.scala 46:{63,63}]
12596 const 51 10
12597 eq 1 12596 12191
12598 ite 7 12597 74 12185 ; @[PipelineVector.scala 46:{63,63}]
12599 ones 51
12600 eq 1 12599 12191
12601 ite 7 12600 74 12186 ; @[PipelineVector.scala 46:{63,63}]
12602 ite 7 11632 12195 12071 ; @[PipelineVector.scala 46:29]
12603 ite 7 11632 12199 12072 ; @[PipelineVector.scala 46:29]
12604 ite 7 11632 12202 12073 ; @[PipelineVector.scala 46:29]
12605 ite 7 11632 12205 12074 ; @[PipelineVector.scala 46:29]
12606 ite 148 11632 12209 12075 ; @[PipelineVector.scala 46:29]
12607 ite 148 11632 12213 12076 ; @[PipelineVector.scala 46:29]
12608 ite 148 11632 12216 12077 ; @[PipelineVector.scala 46:29]
12609 ite 148 11632 12219 12078 ; @[PipelineVector.scala 46:29]
12610 ite 1 11632 12223 12079 ; @[PipelineVector.scala 46:29]
12611 ite 1 11632 12227 12080 ; @[PipelineVector.scala 46:29]
12612 ite 1 11632 12230 12081 ; @[PipelineVector.scala 46:29]
12613 ite 1 11632 12233 12082 ; @[PipelineVector.scala 46:29]
12614 ite 148 11632 12237 12083 ; @[PipelineVector.scala 46:29]
12615 ite 148 11632 12241 12084 ; @[PipelineVector.scala 46:29]
12616 ite 148 11632 12244 12085 ; @[PipelineVector.scala 46:29]
12617 ite 148 11632 12247 12086 ; @[PipelineVector.scala 46:29]
12618 ite 148 11632 12251 12087 ; @[PipelineVector.scala 46:29]
12619 ite 148 11632 12255 12088 ; @[PipelineVector.scala 46:29]
12620 ite 148 11632 12258 12089 ; @[PipelineVector.scala 46:29]
12621 ite 148 11632 12261 12090 ; @[PipelineVector.scala 46:29]
12622 ite 153 11632 12265 12091 ; @[PipelineVector.scala 46:29]
12623 ite 153 11632 12269 12092 ; @[PipelineVector.scala 46:29]
12624 ite 153 11632 12272 12093 ; @[PipelineVector.scala 46:29]
12625 ite 153 11632 12275 12094 ; @[PipelineVector.scala 46:29]
12626 ite 12 11632 12279 12095 ; @[PipelineVector.scala 46:29]
12627 ite 12 11632 12283 12096 ; @[PipelineVector.scala 46:29]
12628 ite 12 11632 12286 12097 ; @[PipelineVector.scala 46:29]
12629 ite 12 11632 12289 12098 ; @[PipelineVector.scala 46:29]
12630 ite 1 11632 12293 12099 ; @[PipelineVector.scala 46:29]
12631 ite 1 11632 12297 12100 ; @[PipelineVector.scala 46:29]
12632 ite 1 11632 12300 12101 ; @[PipelineVector.scala 46:29]
12633 ite 1 11632 12303 12102 ; @[PipelineVector.scala 46:29]
12634 ite 1 11632 12307 12103 ; @[PipelineVector.scala 46:29]
12635 ite 1 11632 12311 12104 ; @[PipelineVector.scala 46:29]
12636 ite 1 11632 12314 12105 ; @[PipelineVector.scala 46:29]
12637 ite 1 11632 12317 12106 ; @[PipelineVector.scala 46:29]
12638 ite 1 11632 12321 12107 ; @[PipelineVector.scala 46:29]
12639 ite 1 11632 12325 12108 ; @[PipelineVector.scala 46:29]
12640 ite 1 11632 12328 12109 ; @[PipelineVector.scala 46:29]
12641 ite 1 11632 12331 12110 ; @[PipelineVector.scala 46:29]
12642 ite 5 11632 12335 12111 ; @[PipelineVector.scala 46:29]
12643 ite 5 11632 12339 12112 ; @[PipelineVector.scala 46:29]
12644 ite 5 11632 12342 12113 ; @[PipelineVector.scala 46:29]
12645 ite 5 11632 12345 12114 ; @[PipelineVector.scala 46:29]
12646 ite 1 11632 12349 12115 ; @[PipelineVector.scala 46:29]
12647 ite 1 11632 12353 12116 ; @[PipelineVector.scala 46:29]
12648 ite 1 11632 12356 12117 ; @[PipelineVector.scala 46:29]
12649 ite 1 11632 12359 12118 ; @[PipelineVector.scala 46:29]
12650 ite 1 11632 12363 12119 ; @[PipelineVector.scala 46:29]
12651 ite 1 11632 12367 12120 ; @[PipelineVector.scala 46:29]
12652 ite 1 11632 12370 12121 ; @[PipelineVector.scala 46:29]
12653 ite 1 11632 12373 12122 ; @[PipelineVector.scala 46:29]
12654 ite 1 11632 12377 12123 ; @[PipelineVector.scala 46:29]
12655 ite 1 11632 12381 12124 ; @[PipelineVector.scala 46:29]
12656 ite 1 11632 12384 12125 ; @[PipelineVector.scala 46:29]
12657 ite 1 11632 12387 12126 ; @[PipelineVector.scala 46:29]
12658 ite 1 11632 12391 12127 ; @[PipelineVector.scala 46:29]
12659 ite 1 11632 12395 12128 ; @[PipelineVector.scala 46:29]
12660 ite 1 11632 12398 12129 ; @[PipelineVector.scala 46:29]
12661 ite 1 11632 12401 12130 ; @[PipelineVector.scala 46:29]
12662 ite 1 11632 12405 12131 ; @[PipelineVector.scala 46:29]
12663 ite 1 11632 12409 12132 ; @[PipelineVector.scala 46:29]
12664 ite 1 11632 12412 12133 ; @[PipelineVector.scala 46:29]
12665 ite 1 11632 12415 12134 ; @[PipelineVector.scala 46:29]
12666 ite 1 11632 12419 12135 ; @[PipelineVector.scala 46:29]
12667 ite 1 11632 12423 12136 ; @[PipelineVector.scala 46:29]
12668 ite 1 11632 12426 12137 ; @[PipelineVector.scala 46:29]
12669 ite 1 11632 12429 12138 ; @[PipelineVector.scala 46:29]
12670 ite 1 11632 12433 12139 ; @[PipelineVector.scala 46:29]
12671 ite 1 11632 12437 12140 ; @[PipelineVector.scala 46:29]
12672 ite 1 11632 12440 12141 ; @[PipelineVector.scala 46:29]
12673 ite 1 11632 12443 12142 ; @[PipelineVector.scala 46:29]
12674 ite 1 11632 12447 12143 ; @[PipelineVector.scala 46:29]
12675 ite 1 11632 12451 12144 ; @[PipelineVector.scala 46:29]
12676 ite 1 11632 12454 12145 ; @[PipelineVector.scala 46:29]
12677 ite 1 11632 12457 12146 ; @[PipelineVector.scala 46:29]
12678 ite 1 11632 12461 12147 ; @[PipelineVector.scala 46:29]
12679 ite 1 11632 12465 12148 ; @[PipelineVector.scala 46:29]
12680 ite 1 11632 12468 12149 ; @[PipelineVector.scala 46:29]
12681 ite 1 11632 12471 12150 ; @[PipelineVector.scala 46:29]
12682 ite 1 11632 12475 12151 ; @[PipelineVector.scala 46:29]
12683 ite 1 11632 12479 12152 ; @[PipelineVector.scala 46:29]
12684 ite 1 11632 12482 12153 ; @[PipelineVector.scala 46:29]
12685 ite 1 11632 12485 12154 ; @[PipelineVector.scala 46:29]
12686 ite 1 11632 12489 12155 ; @[PipelineVector.scala 46:29]
12687 ite 1 11632 12493 12156 ; @[PipelineVector.scala 46:29]
12688 ite 1 11632 12496 12157 ; @[PipelineVector.scala 46:29]
12689 ite 1 11632 12499 12158 ; @[PipelineVector.scala 46:29]
12690 ite 1 11632 12503 12159 ; @[PipelineVector.scala 46:29]
12691 ite 1 11632 12507 12160 ; @[PipelineVector.scala 46:29]
12692 ite 1 11632 12510 12161 ; @[PipelineVector.scala 46:29]
12693 ite 1 11632 12513 12162 ; @[PipelineVector.scala 46:29]
12694 ite 1 11632 12517 12163 ; @[PipelineVector.scala 46:29]
12695 ite 1 11632 12521 12164 ; @[PipelineVector.scala 46:29]
12696 ite 1 11632 12524 12165 ; @[PipelineVector.scala 46:29]
12697 ite 1 11632 12527 12166 ; @[PipelineVector.scala 46:29]
12698 ite 1 11632 12532 12167 ; @[PipelineVector.scala 46:29]
12699 ite 1 11632 12537 12168 ; @[PipelineVector.scala 46:29]
12700 ite 1 11632 12541 12169 ; @[PipelineVector.scala 46:29]
12701 ite 1 11632 12545 12170 ; @[PipelineVector.scala 46:29]
12702 ite 1 11632 12549 12171 ; @[PipelineVector.scala 46:29]
12703 ite 1 11632 12553 12172 ; @[PipelineVector.scala 46:29]
12704 ite 1 11632 12556 12173 ; @[PipelineVector.scala 46:29]
12705 ite 1 11632 12559 12174 ; @[PipelineVector.scala 46:29]
12706 ite 58 11632 12563 12175 ; @[PipelineVector.scala 46:29]
12707 ite 58 11632 12567 12176 ; @[PipelineVector.scala 46:29]
12708 ite 58 11632 12570 12177 ; @[PipelineVector.scala 46:29]
12709 ite 58 11632 12573 12178 ; @[PipelineVector.scala 46:29]
12710 ite 58 11632 12577 12179 ; @[PipelineVector.scala 46:29]
12711 ite 58 11632 12581 12180 ; @[PipelineVector.scala 46:29]
12712 ite 58 11632 12584 12181 ; @[PipelineVector.scala 46:29]
12713 ite 58 11632 12587 12182 ; @[PipelineVector.scala 46:29]
12714 ite 7 11632 12591 12183 ; @[PipelineVector.scala 46:29]
12715 ite 7 11632 12595 12184 ; @[PipelineVector.scala 46:29]
12716 ite 7 11632 12598 12185 ; @[PipelineVector.scala 46:29]
12717 ite 7 11632 12601 12186 ; @[PipelineVector.scala 46:29]
12718 uext 12 745 1
12719 uext 12 11627 1
12720 add 12 12718 12719 ; @[PipelineVector.scala 47:42]
12721 slice 51 12720 1 0 ; @[PipelineVector.scala 47:42]
12722 ite 7 11633 12602 657 ; @[PipelineVector.scala 44:14 29:29]
12723 ite 7 11633 12603 686 ; @[PipelineVector.scala 44:14 29:29]
12724 ite 7 11633 12604 715 ; @[PipelineVector.scala 44:14 29:29]
12725 ite 7 11633 12605 744 ; @[PipelineVector.scala 44:14 29:29]
12726 ite 148 11633 12606 656 ; @[PipelineVector.scala 44:14 29:29]
12727 ite 148 11633 12607 685 ; @[PipelineVector.scala 44:14 29:29]
12728 ite 148 11633 12608 714 ; @[PipelineVector.scala 44:14 29:29]
12729 ite 148 11633 12609 743 ; @[PipelineVector.scala 44:14 29:29]
12730 ite 1 11633 12610 655 ; @[PipelineVector.scala 44:14 29:29]
12731 ite 1 11633 12611 684 ; @[PipelineVector.scala 44:14 29:29]
12732 ite 1 11633 12612 713 ; @[PipelineVector.scala 44:14 29:29]
12733 ite 1 11633 12613 742 ; @[PipelineVector.scala 44:14 29:29]
12734 ite 148 11633 12614 654 ; @[PipelineVector.scala 44:14 29:29]
12735 ite 148 11633 12615 683 ; @[PipelineVector.scala 44:14 29:29]
12736 ite 148 11633 12616 712 ; @[PipelineVector.scala 44:14 29:29]
12737 ite 148 11633 12617 741 ; @[PipelineVector.scala 44:14 29:29]
12738 ite 148 11633 12618 653 ; @[PipelineVector.scala 44:14 29:29]
12739 ite 148 11633 12619 682 ; @[PipelineVector.scala 44:14 29:29]
12740 ite 148 11633 12620 711 ; @[PipelineVector.scala 44:14 29:29]
12741 ite 148 11633 12621 740 ; @[PipelineVector.scala 44:14 29:29]
12742 ite 153 11633 12622 652 ; @[PipelineVector.scala 44:14 29:29]
12743 ite 153 11633 12623 681 ; @[PipelineVector.scala 44:14 29:29]
12744 ite 153 11633 12624 710 ; @[PipelineVector.scala 44:14 29:29]
12745 ite 153 11633 12625 739 ; @[PipelineVector.scala 44:14 29:29]
12746 ite 12 11633 12626 651 ; @[PipelineVector.scala 44:14 29:29]
12747 ite 12 11633 12627 680 ; @[PipelineVector.scala 44:14 29:29]
12748 ite 12 11633 12628 709 ; @[PipelineVector.scala 44:14 29:29]
12749 ite 12 11633 12629 738 ; @[PipelineVector.scala 44:14 29:29]
12750 ite 1 11633 12630 650 ; @[PipelineVector.scala 44:14 29:29]
12751 ite 1 11633 12631 679 ; @[PipelineVector.scala 44:14 29:29]
12752 ite 1 11633 12632 708 ; @[PipelineVector.scala 44:14 29:29]
12753 ite 1 11633 12633 737 ; @[PipelineVector.scala 44:14 29:29]
12754 ite 1 11633 12634 649 ; @[PipelineVector.scala 44:14 29:29]
12755 ite 1 11633 12635 678 ; @[PipelineVector.scala 44:14 29:29]
12756 ite 1 11633 12636 707 ; @[PipelineVector.scala 44:14 29:29]
12757 ite 1 11633 12637 736 ; @[PipelineVector.scala 44:14 29:29]
12758 ite 1 11633 12638 648 ; @[PipelineVector.scala 44:14 29:29]
12759 ite 1 11633 12639 677 ; @[PipelineVector.scala 44:14 29:29]
12760 ite 1 11633 12640 706 ; @[PipelineVector.scala 44:14 29:29]
12761 ite 1 11633 12641 735 ; @[PipelineVector.scala 44:14 29:29]
12762 ite 5 11633 12642 647 ; @[PipelineVector.scala 44:14 29:29]
12763 ite 5 11633 12643 676 ; @[PipelineVector.scala 44:14 29:29]
12764 ite 5 11633 12644 705 ; @[PipelineVector.scala 44:14 29:29]
12765 ite 5 11633 12645 734 ; @[PipelineVector.scala 44:14 29:29]
12766 ite 1 11633 12646 635 ; @[PipelineVector.scala 44:14 29:29]
12767 ite 1 11633 12647 664 ; @[PipelineVector.scala 44:14 29:29]
12768 ite 1 11633 12648 693 ; @[PipelineVector.scala 44:14 29:29]
12769 ite 1 11633 12649 722 ; @[PipelineVector.scala 44:14 29:29]
12770 ite 1 11633 12650 636 ; @[PipelineVector.scala 44:14 29:29]
12771 ite 1 11633 12651 665 ; @[PipelineVector.scala 44:14 29:29]
12772 ite 1 11633 12652 694 ; @[PipelineVector.scala 44:14 29:29]
12773 ite 1 11633 12653 723 ; @[PipelineVector.scala 44:14 29:29]
12774 ite 1 11633 12654 637 ; @[PipelineVector.scala 44:14 29:29]
12775 ite 1 11633 12655 666 ; @[PipelineVector.scala 44:14 29:29]
12776 ite 1 11633 12656 695 ; @[PipelineVector.scala 44:14 29:29]
12777 ite 1 11633 12657 724 ; @[PipelineVector.scala 44:14 29:29]
12778 ite 1 11633 12658 638 ; @[PipelineVector.scala 44:14 29:29]
12779 ite 1 11633 12659 667 ; @[PipelineVector.scala 44:14 29:29]
12780 ite 1 11633 12660 696 ; @[PipelineVector.scala 44:14 29:29]
12781 ite 1 11633 12661 725 ; @[PipelineVector.scala 44:14 29:29]
12782 ite 1 11633 12662 639 ; @[PipelineVector.scala 44:14 29:29]
12783 ite 1 11633 12663 668 ; @[PipelineVector.scala 44:14 29:29]
12784 ite 1 11633 12664 697 ; @[PipelineVector.scala 44:14 29:29]
12785 ite 1 11633 12665 726 ; @[PipelineVector.scala 44:14 29:29]
12786 ite 1 11633 12666 640 ; @[PipelineVector.scala 44:14 29:29]
12787 ite 1 11633 12667 669 ; @[PipelineVector.scala 44:14 29:29]
12788 ite 1 11633 12668 698 ; @[PipelineVector.scala 44:14 29:29]
12789 ite 1 11633 12669 727 ; @[PipelineVector.scala 44:14 29:29]
12790 ite 1 11633 12670 641 ; @[PipelineVector.scala 44:14 29:29]
12791 ite 1 11633 12671 670 ; @[PipelineVector.scala 44:14 29:29]
12792 ite 1 11633 12672 699 ; @[PipelineVector.scala 44:14 29:29]
12793 ite 1 11633 12673 728 ; @[PipelineVector.scala 44:14 29:29]
12794 ite 1 11633 12674 642 ; @[PipelineVector.scala 44:14 29:29]
12795 ite 1 11633 12675 671 ; @[PipelineVector.scala 44:14 29:29]
12796 ite 1 11633 12676 700 ; @[PipelineVector.scala 44:14 29:29]
12797 ite 1 11633 12677 729 ; @[PipelineVector.scala 44:14 29:29]
12798 ite 1 11633 12678 643 ; @[PipelineVector.scala 44:14 29:29]
12799 ite 1 11633 12679 672 ; @[PipelineVector.scala 44:14 29:29]
12800 ite 1 11633 12680 701 ; @[PipelineVector.scala 44:14 29:29]
12801 ite 1 11633 12681 730 ; @[PipelineVector.scala 44:14 29:29]
12802 ite 1 11633 12682 644 ; @[PipelineVector.scala 44:14 29:29]
12803 ite 1 11633 12683 673 ; @[PipelineVector.scala 44:14 29:29]
12804 ite 1 11633 12684 702 ; @[PipelineVector.scala 44:14 29:29]
12805 ite 1 11633 12685 731 ; @[PipelineVector.scala 44:14 29:29]
12806 ite 1 11633 12686 645 ; @[PipelineVector.scala 44:14 29:29]
12807 ite 1 11633 12687 674 ; @[PipelineVector.scala 44:14 29:29]
12808 ite 1 11633 12688 703 ; @[PipelineVector.scala 44:14 29:29]
12809 ite 1 11633 12689 732 ; @[PipelineVector.scala 44:14 29:29]
12810 ite 1 11633 12690 646 ; @[PipelineVector.scala 44:14 29:29]
12811 ite 1 11633 12691 675 ; @[PipelineVector.scala 44:14 29:29]
12812 ite 1 11633 12692 704 ; @[PipelineVector.scala 44:14 29:29]
12813 ite 1 11633 12693 733 ; @[PipelineVector.scala 44:14 29:29]
12814 ite 1 11633 12694 632 ; @[PipelineVector.scala 44:14 29:29]
12815 ite 1 11633 12695 661 ; @[PipelineVector.scala 44:14 29:29]
12816 ite 1 11633 12696 690 ; @[PipelineVector.scala 44:14 29:29]
12817 ite 1 11633 12697 719 ; @[PipelineVector.scala 44:14 29:29]
12818 ite 1 11633 12698 633 ; @[PipelineVector.scala 44:14 29:29]
12819 ite 1 11633 12699 662 ; @[PipelineVector.scala 44:14 29:29]
12820 ite 1 11633 12700 691 ; @[PipelineVector.scala 44:14 29:29]
12821 ite 1 11633 12701 720 ; @[PipelineVector.scala 44:14 29:29]
12822 ite 1 11633 12702 634 ; @[PipelineVector.scala 44:14 29:29]
12823 ite 1 11633 12703 663 ; @[PipelineVector.scala 44:14 29:29]
12824 ite 1 11633 12704 692 ; @[PipelineVector.scala 44:14 29:29]
12825 ite 1 11633 12705 721 ; @[PipelineVector.scala 44:14 29:29]
12826 ite 58 11633 12706 631 ; @[PipelineVector.scala 44:14 29:29]
12827 ite 58 11633 12707 660 ; @[PipelineVector.scala 44:14 29:29]
12828 ite 58 11633 12708 689 ; @[PipelineVector.scala 44:14 29:29]
12829 ite 58 11633 12709 718 ; @[PipelineVector.scala 44:14 29:29]
12830 ite 58 11633 12710 630 ; @[PipelineVector.scala 44:14 29:29]
12831 ite 58 11633 12711 659 ; @[PipelineVector.scala 44:14 29:29]
12832 ite 58 11633 12712 688 ; @[PipelineVector.scala 44:14 29:29]
12833 ite 58 11633 12713 717 ; @[PipelineVector.scala 44:14 29:29]
12834 ite 7 11633 12714 629 ; @[PipelineVector.scala 44:14 29:29]
12835 ite 7 11633 12715 658 ; @[PipelineVector.scala 44:14 29:29]
12836 ite 7 11633 12716 687 ; @[PipelineVector.scala 44:14 29:29]
12837 ite 7 11633 12717 716 ; @[PipelineVector.scala 44:14 29:29]
12838 ite 51 11633 12721 745 ; @[PipelineVector.scala 44:14 47:24 30:33]
12839 and 1 5312 4296 ; @[Decoupled.scala 52:35]
12840 uext 51 12839 1 ; @[PipelineVector.scala 64:40]
12841 zero 1
12842 uext 51 12841 1
12843 ugt 1 12840 12842 ; @[PipelineVector.scala 65:35]
12844 uext 12 746 1
12845 uext 12 12840 1
12846 add 12 12844 12845 ; @[PipelineVector.scala 67:42]
12847 slice 51 12846 1 0 ; @[PipelineVector.scala 67:42]
12848 ite 51 12843 12847 746 ; @[PipelineVector.scala 66:22 67:24 31:33]
12849 zero 1
12850 uext 51 12849 1
12851 ite 51 11626 12850 12838 ; @[PipelineVector.scala 71:16 72:24]
12852 zero 1
12853 uext 51 12852 1
12854 ite 51 11626 12853 12848 ; @[PipelineVector.scala 71:16 73:24]
12855 const 12 100
12856 uext 5 12855 1
12857 uext 5 745 2
12858 add 5 12856 12857 ; @[PipelineVector.scala 77:84]
12859 uext 148 12858 1
12860 uext 148 746 3
12861 sub 148 12859 12860 ; @[PipelineVector.scala 77:109]
12862 slice 5 12861 3 0 ; @[PipelineVector.scala 77:109]
12863 const 12 100
12864 uext 5 12863 1
12865 urem 5 12862 12864
12866 slice 12 12865 2 0 ; @[PipelineVector.scala 77:134]
12867 uext 326 747 1
12868 one 1
12869 uext 326 12868 64
12870 add 326 12867 12869 ; @[GTimer.scala 25:12]
12871 slice 7 12870 63 0 ; @[GTimer.scala 25:12]
12872 one 1
12873 ugte 1 749 12872
12874 not 1 12873 ; @[NutCore.scala 157:13] @[NutCore.scala 157:13]
12875 const 12 011 ; @[NutCore.scala 157:13]
12876 zero 5 ; @[NutCore.scala 157:13]
12877 zero 15 ; @[NutCore.scala 157:13]
12878 zero 7 ; @[NutCore.scala 157:13]
12879 one 1 ; @[NutCore.scala 157:13] @[NutCore.scala 157:13] @[NutCore.scala 157:13] @[NutCore.scala 157:13] @[NutCore.scala 157:13] @[NutCore.scala 162:13] @[NutCore.scala 162:13] @[NutCore.scala 162:13] @[NutCore.scala 162:13] @[NutCore.scala 162:13] @[NutCore.scala 162:13]
12880 one 1 ; @[NutCore.scala 162:13] @[NutCore.scala 162:13] @[NutCore.scala 162:13] @[NutCore.scala 162:13] @[NutCore.scala 162:13] @[NutCore.scala 171:13] @[NutCore.scala 171:13] @[NutCore.scala 171:13] @[NutCore.scala 171:13] @[NutCore.scala 171:13] @[NutCore.scala 171:13] @[NutCore.scala 171:13] @[NutCore.scala 169:23] @[NutCore.scala 169:23] @[NutCore.scala 169:23] @[NutCore.scala 169:23] @[Cache.scala 676:17] @[NutCore.scala 157:13] @[NutCore.scala 157:13] @[Cache.scala 677:13] @[Cache.scala 677:13] @[Cache.scala 676:17] @[Cache.scala 676:17] @[Cache.scala 676:17] @[Cache.scala 676:17] @[NutCore.scala 162:13] @[NutCore.scala 162:13] @[Cache.scala 677:13] @[Cache.scala 677:13]
12881 implies 1 12874 2
12882 constraint 12881 ; _resetActive
; frontend_ifu_bp1_btb_array_0.next
12883 and 1 1011 1016
12884 write 189 190 1013 1018
12885 ite 189 12883 12884 190
12886 next 189 190 12885
; frontend_ifu_bp1_btb_array_0_rdata_MPORT_en_pipe_0.next
12887 and 1 906 754
12888 next 1 191 12887
; frontend_ifu_bp1_btb_array_0_rdata_MPORT_addr_pipe_0.next
12889 and 1 906 754
12890 not 1 907
12891 ite 42 12890 44 964
12892 ite 42 12889 12891 192
12893 next 42 192 12892
; frontend_ifu_bp1_btb_resetState.next
12894 or 1 1174 989
12895 next 1 193 12894
; frontend_ifu_bp1_btb_resetSet.next
12896 zero 42
12897 ite 42 1174 12896 986
12898 next 42 194 12897
; frontend_ifu_bp1_btb_array_0_rdata_MPORT_do_rand_r1.next
12899 or 1 977 976
12900 next 1 195 12899
; frontend_ifu_bp1_btb_rdata_REG.next
12901 and 1 906 754
12902 next 1 196 12901
; frontend_ifu_bp1_btb_rdata_r_0.next
12903 zero 46
12904 ite 46 1174 12903 915
12905 next 46 197 12904
; frontend_ifu_bp1_pht.next
12906 and 1 1177 1181
12907 write 198 199 1179 1183
12908 ite 198 12906 12907 199
12909 next 198 199 12908
; frontend_ifu_bp1_ras.next
12910 and 1 1185 1189
12911 write 200 201 1187 1191
12912 ite 200 12910 12911 201
12913 next 200 201 12912
; frontend_ifu_bp1_flush.next
12914 zero 1
12915 ite 1 2 12914 1026
12916 next 1 202 12915
; frontend_ifu_bp1_c.next
12917 zero 7
12918 ite 7 2 12917 1051
12919 next 7 203 12918
; frontend_ifu_bp1_pcLatch.next
12920 ite 58 906 961 204
12921 next 58 204 12920
; frontend_ifu_bp1_btbHit_REG.next
12922 zero 1
12923 ite 1 2 12922 1054
12924 next 1 205 12923
; frontend_ifu_bp1_c_1.next
12925 zero 7
12926 ite 7 2 12925 1060
12927 next 7 206 12926
; frontend_ifu_bp1_c_2.next
12928 zero 7
12929 ite 7 2 12928 1065
12930 next 7 207 12929
; frontend_ifu_bp1_c_3.next
12931 zero 7
12932 ite 7 2 12931 1074
12933 next 7 208 12932
; frontend_ifu_bp1_phtTaken.next
12934 ite 1 906 1075 209
12935 next 1 209 12934
; frontend_ifu_bp1_value.next
12936 zero 5
12937 ite 5 2 12936 1167
12938 next 5 210 12937
; frontend_ifu_bp1_rasTarget.next
12939 ite 58 906 1023 211
12940 next 58 211 12939
; frontend_ifu_bp1_c_4.next
12941 zero 7
12942 ite 7 2 12941 1083
12943 next 7 212 12942
; frontend_ifu_bp1_cnt.next
12944 next 51 213 1022
; frontend_ifu_bp1_reqLatch_valid.next
12945 next 1 214 298
; frontend_ifu_bp1_reqLatch_pc.next
12946 next 58 215 299
; frontend_ifu_bp1_reqLatch_actualTaken.next
12947 next 1 216 302
; frontend_ifu_bp1_reqLatch_fuOpType.next
12948 next 153 217 303
; frontend_ifu_pc.next
12949 const 58 000000010000000000000000000000000000000
12950 ite 58 2 12949 1213
12951 next 58 218 12950
; frontend_ifu_crosslineJumpLatch.next
12952 zero 1
12953 ite 1 2 12952 1199
12954 next 1 219 12953
; frontend_ifu_crosslineJumpTarget.next
12955 ite 58 941 957 220
12956 next 58 220 12955
; frontend_ifu_c.next
12957 zero 7
12958 ite 7 2 12957 1218
12959 next 7 221 12958
; frontend_ifu_c_1.next
12960 zero 7
12961 ite 7 2 12960 1228
12962 next 7 222 12961
; frontend_ifu_c_2.next
12963 zero 7
12964 ite 7 2 12963 1233
12965 next 7 223 12964
; frontend_ifu_r.next
12966 zero 1
12967 ite 1 2 12966 1243
12968 next 1 224 12967
; frontend_ibf_state.next
12969 zero 51
12970 ite 51 2 12969 1603
12971 next 51 225 12970
; frontend_ibf_specialInstR.next
12972 ite 226 1373 1592 227
12973 next 226 227 12972
; frontend_ibf_pcOffsetR.next
12974 zero 1
12975 uext 12 12974 2
12976 ite 12 2 12975 1604
12977 next 12 228 12976
; frontend_ibf_c.next
12978 zero 7
12979 ite 7 2 12978 1356
12980 next 7 229 12979
; frontend_ibf_specialPCR.next
12981 ite 58 1373 1591 230
12982 next 58 230 12981
; frontend_ibf_specialNPCR.next
12983 ite 58 1373 1594 231
12984 next 58 231 12983
; frontend_ibf_specialIPFR.next
12985 zero 1
12986 ite 1 2 12985 1605
12987 next 1 232 12986
; frontend_idu_decoder1_c.next
12988 zero 7
12989 ite 7 2 12988 2847
12990 next 7 233 12989
; frontend_idu_decoder2_c.next
12991 zero 7
12992 ite 7 2 12991 4078
12993 next 7 234 12992
; frontend_ibf_io_in_q_ram_instr.next
12994 and 1 4142 4147
12995 write 235 236 4144 4149
12996 ite 235 12994 12995 236
12997 next 235 236 12996
; frontend_ibf_io_in_q_ram_pc.next
12998 and 1 4151 4156
12999 write 237 238 4153 4158
13000 ite 237 12998 12999 238
13001 next 237 238 13000
; frontend_ibf_io_in_q_ram_pnpc.next
13002 and 1 4160 4165
13003 write 237 239 4162 4167
13004 ite 237 13002 13003 239
13005 next 237 239 13004
; frontend_ibf_io_in_q_ram_exceptionVec_12.next
13006 and 1 4169 4174
13007 write 240 241 4171 4176
13008 ite 240 13006 13007 241
13009 next 240 241 13008
; frontend_ibf_io_in_q_ram_brIdx.next
13010 and 1 4178 4183
13011 write 242 243 4180 4185
13012 ite 242 13010 13011 243
13013 next 242 243 13012
; frontend_ibf_io_in_q_value.next
13014 zero 51
13015 ite 51 2 13014 4135
13016 next 51 244 13015
; frontend_ibf_io_in_q_value_1.next
13017 zero 51
13018 ite 51 2 13017 4138
13019 next 51 245 13018
; frontend_ibf_io_in_q_maybe_full.next
13020 zero 1
13021 ite 1 2 13020 4140
13022 next 1 246 13021
; frontend_valid.next
13023 zero 1
13024 ite 1 2 13023 4193
13025 next 1 247 13024
; frontend_idu_io_in_0_bits_r_instr.next
13026 ite 7 4190 1622 248
13027 next 7 248 13026
; frontend_idu_io_in_0_bits_r_pc.next
13028 ite 58 4190 1624 249
13029 next 58 249 13028
; frontend_idu_io_in_0_bits_r_pnpc.next
13030 ite 58 4190 1626 250
13031 next 58 250 13030
; frontend_idu_io_in_0_bits_r_exceptionVec_12.next
13032 ite 1 4190 1627 251
13033 next 1 251 13032
; frontend_idu_io_in_0_bits_r_brIdx.next
13034 ite 5 4190 1628 252
13035 next 5 252 13034
; frontend_idu_io_in_0_bits_r_crossPageIPFFix.next
13036 ite 1 4190 1629 253
13037 next 1 253 13036
; frontend_c.next
13038 zero 7
13039 ite 7 2 13038 4198
13040 next 7 254 13039
; frontend_c_1.next
13041 zero 7
13042 ite 7 2 13041 4203
13043 next 7 255 13042
; frontend_c_2.next
13044 zero 7
13045 ite 7 2 13044 4208
13046 next 7 256 13045
; frontend_c_3.next
13047 zero 7
13048 ite 7 2 13047 4213
13049 next 7 257 13048
; backend_isu_busy.next
13050 zero 10
13051 ite 10 2 13050 5300
13052 next 10 258 13051
; backend_isu_rf_0.next
13053 zero 7
13054 ite 7 2 13053 5097
13055 next 7 259 13054
; backend_isu_rf_1.next
13056 zero 7
13057 ite 7 2 13056 5098
13058 next 7 260 13057
; backend_isu_rf_2.next
13059 zero 7
13060 ite 7 2 13059 5099
13061 next 7 261 13060
; backend_isu_rf_3.next
13062 zero 7
13063 ite 7 2 13062 5100
13064 next 7 262 13063
; backend_isu_rf_4.next
13065 zero 7
13066 ite 7 2 13065 5101
13067 next 7 263 13066
; backend_isu_rf_5.next
13068 zero 7
13069 ite 7 2 13068 5102
13070 next 7 264 13069
; backend_isu_rf_6.next
13071 zero 7
13072 ite 7 2 13071 5103
13073 next 7 265 13072
; backend_isu_rf_7.next
13074 zero 7
13075 ite 7 2 13074 5104
13076 next 7 266 13075
; backend_isu_rf_8.next
13077 zero 7
13078 ite 7 2 13077 5105
13079 next 7 267 13078
; backend_isu_rf_9.next
13080 zero 7
13081 ite 7 2 13080 5106
13082 next 7 268 13081
; backend_isu_rf_10.next
13083 zero 7
13084 ite 7 2 13083 5107
13085 next 7 269 13084
; backend_isu_rf_11.next
13086 zero 7
13087 ite 7 2 13086 5108
13088 next 7 270 13087
; backend_isu_rf_12.next
13089 zero 7
13090 ite 7 2 13089 5109
13091 next 7 271 13090
; backend_isu_rf_13.next
13092 zero 7
13093 ite 7 2 13092 5110
13094 next 7 272 13093
; backend_isu_rf_14.next
13095 zero 7
13096 ite 7 2 13095 5111
13097 next 7 273 13096
; backend_isu_rf_15.next
13098 zero 7
13099 ite 7 2 13098 5112
13100 next 7 274 13099
; backend_isu_rf_16.next
13101 zero 7
13102 ite 7 2 13101 5113
13103 next 7 275 13102
; backend_isu_rf_17.next
13104 zero 7
13105 ite 7 2 13104 5114
13106 next 7 276 13105
; backend_isu_rf_18.next
13107 zero 7
13108 ite 7 2 13107 5115
13109 next 7 277 13108
; backend_isu_rf_19.next
13110 zero 7
13111 ite 7 2 13110 5116
13112 next 7 278 13111
; backend_isu_rf_20.next
13113 zero 7
13114 ite 7 2 13113 5117
13115 next 7 279 13114
; backend_isu_rf_21.next
13116 zero 7
13117 ite 7 2 13116 5118
13118 next 7 280 13117
; backend_isu_rf_22.next
13119 zero 7
13120 ite 7 2 13119 5119
13121 next 7 281 13120
; backend_isu_rf_23.next
13122 zero 7
13123 ite 7 2 13122 5120
13124 next 7 282 13123
; backend_isu_rf_24.next
13125 zero 7
13126 ite 7 2 13125 5121
13127 next 7 283 13126
; backend_isu_rf_25.next
13128 zero 7
13129 ite 7 2 13128 5122
13130 next 7 284 13129
; backend_isu_rf_26.next
13131 zero 7
13132 ite 7 2 13131 5123
13133 next 7 285 13132
; backend_isu_rf_27.next
13134 zero 7
13135 ite 7 2 13134 5124
13136 next 7 286 13135
; backend_isu_rf_28.next
13137 zero 7
13138 ite 7 2 13137 5125
13139 next 7 287 13138
; backend_isu_rf_29.next
13140 zero 7
13141 ite 7 2 13140 5126
13142 next 7 288 13141
; backend_isu_rf_30.next
13143 zero 7
13144 ite 7 2 13143 5127
13145 next 7 289 13144
; backend_isu_rf_31.next
13146 zero 7
13147 ite 7 2 13146 5128
13148 next 7 290 13147
; backend_isu_c.next
13149 zero 7
13150 ite 7 2 13149 5306
13151 next 7 291 13150
; backend_exu_alu_c.next
13152 zero 7
13153 ite 7 2 13152 5766
13154 next 7 292 13153
; backend_exu_alu_c_1.next
13155 zero 7
13156 ite 7 2 13155 5773
13157 next 7 293 13156
; backend_exu_alu_c_2.next
13158 zero 7
13159 ite 7 2 13158 5778
13160 next 7 294 13159
; backend_exu_alu_c_3.next
13161 zero 7
13162 ite 7 2 13161 5792
13163 next 7 295 13162
; backend_exu_alu_c_4.next
13164 zero 7
13165 ite 7 2 13164 5797
13166 next 7 296 13165
; backend_exu_alu_c_5.next
13167 zero 7
13168 ite 7 2 13167 5823
13169 next 7 297 13168
; backend_exu_alu_REG_valid.next
13170 and 1 4458 4460
13171 next 1 298 13170
; backend_exu_alu_REG_pc.next
13172 next 58 299 434
; backend_exu_alu_REG_isMissPredict.next
13173 ite 1 5737 5738 5753
13174 next 1 300 13173
; backend_exu_alu_REG_actualTarget.next
13175 slice 58 5734 38 0
13176 next 58 301 13175
; backend_exu_alu_REG_actualTaken.next
13177 xor 1 5726 5727
13178 next 1 302 13177
; backend_exu_alu_REG_fuOpType.next
13179 next 153 303 465
; backend_exu_alu_REG_btbType.next
13180 or 51 5817 5813
13181 next 51 304 13180
; backend_exu_alu_REG_isRVC.next
13182 ones 51
13183 neq 1 4461 13182
13184 next 1 305 13183
; backend_exu_lsu_lsExecUnit_addrLatch.next
13185 next 7 306 5196
; backend_exu_lsu_lsExecUnit_state.next
13186 zero 51
13187 ite 51 2 13186 6169
13188 next 51 307 13187
; backend_exu_lsu_lsExecUnit_c.next
13189 zero 7
13190 ite 7 2 13189 6174
13191 next 7 308 13190
; backend_exu_lsu_lsExecUnit_c_1.next
13192 zero 7
13193 ite 7 2 13192 6179
13194 next 7 309 13193
; backend_exu_lsu_lsExecUnit_c_2.next
13195 zero 7
13196 ite 7 2 13195 6184
13197 next 7 310 13196
; backend_exu_lsu_lsExecUnit_c_3.next
13198 zero 7
13199 ite 7 2 13198 6241
13200 next 7 311 13199
; backend_exu_lsu_lsExecUnit_rdataLatch.next
13201 next 7 312 4788
; backend_exu_lsu_lsExecUnit_c_4.next
13202 zero 7
13203 ite 7 2 13202 6246
13204 next 7 313 13203
; backend_exu_lsu_lsExecUnit_r.next
13205 zero 1
13206 ite 1 2 13205 6257
13207 next 1 314 13206
; backend_exu_lsu_lsExecUnit_r_1.next
13208 zero 1
13209 ite 1 2 13208 6261
13210 next 1 315 13209
; backend_exu_lsu_state.next
13211 zero 12
13212 ite 12 2 13211 6403
13213 next 12 316 13212
; backend_exu_lsu_atomMemReg.next
13214 ite 7 4603 317 6398
13215 next 7 317 13214
; backend_exu_lsu_atomRegReg.next
13216 ite 7 4603 318 6399
13217 next 7 318 13216
; backend_exu_lsu_c.next
13218 zero 7
13219 ite 7 2 13218 6358
13220 next 7 319 13219
; backend_exu_lsu_c_1.next
13221 zero 7
13222 ite 7 2 13221 6365
13223 next 7 320 13222
; backend_exu_lsu_c_2.next
13224 zero 7
13225 ite 7 2 13224 6370
13226 next 7 321 13225
; backend_exu_lsu_c_3.next
13227 zero 7
13228 ite 7 2 13227 6377
13229 next 7 322 13228
; backend_exu_lsu_c_4.next
13230 zero 7
13231 ite 7 2 13230 6382
13232 next 7 323 13231
; backend_exu_lsu_c_5.next
13233 zero 7
13234 ite 7 2 13233 6408
13235 next 7 324 13234
; backend_exu_lsu_mmioReg.next
13236 zero 1
13237 ite 1 2 13236 6476
13238 next 1 325 13237
; backend_exu_mdu_mul_mulRes_REG.next
13239 next 326 327 7109
; backend_exu_mdu_mul_mulRes_REG_1.next
13240 next 326 328 7110
; backend_exu_mdu_mul_io_out_bits_REG.next
13241 sext 329 327 65
13242 sext 329 328 65
13243 mul 329 13241 13242
13244 next 329 330 13243
; backend_exu_mdu_mul_io_out_bits_REG_1.next
13245 next 329 331 330
; backend_exu_mdu_mul_io_out_bits_REG_2.next
13246 next 329 332 331
; backend_exu_mdu_mul_io_out_valid_REG.next
13247 and 1 5151 6487
13248 next 1 333 13247
; backend_exu_mdu_mul_io_out_valid_REG_1.next
13249 next 1 334 333
; backend_exu_mdu_mul_io_out_valid_REG_2.next
13250 next 1 335 334
; backend_exu_mdu_mul_io_out_valid_REG_3.next
13251 next 1 336 335
; backend_exu_mdu_mul_busy.next
13252 zero 1
13253 ite 1 2 13252 6491
13254 next 1 337 13253
; backend_exu_mdu_div_state.next
13255 zero 12
13256 ite 12 2 13255 7023
13257 next 12 338 13256
; backend_exu_mdu_div_shiftReg.next
13258 ite 339 6496 340 7021
13259 next 339 340 13258
; backend_exu_mdu_div_aSignReg.next
13260 ite 1 6496 6527 341
13261 next 1 341 13260
; backend_exu_mdu_div_qSignReg.next
13262 ite 1 6496 6544 342
13263 next 1 342 13262
; backend_exu_mdu_div_bReg.next
13264 ite 7 6496 6541 343
13265 next 7 343 13264
; backend_exu_mdu_div_aValx2Reg.next
13266 ite 326 6496 6546 344
13267 next 326 344 13266
; backend_exu_mdu_div_value.next
13268 zero 345
13269 uext 153 13268 1
13270 ite 153 2 13269 7025
13271 slice 345 13270 5 0
13272 next 345 346 13271
; backend_exu_mdu_isDivReg_REG.next
13273 slice 1 465 2 2
13274 next 1 347 13273
; backend_exu_mdu_c.next
13275 zero 7
13276 ite 7 2 13275 7105
13277 next 7 348 13276
; backend_exu_csr_mtvec.next
13278 zero 1
13279 uext 7 13278 63
13280 ite 7 2 13279 7577
13281 next 7 349 13280
; backend_exu_csr_mcounteren.next
13282 zero 1
13283 uext 7 13282 63
13284 ite 7 2 13283 7546
13285 next 7 350 13284
; backend_exu_csr_mcause.next
13286 zero 1
13287 uext 7 13286 63
13288 ite 7 2 13287 8173
13289 next 7 351 13288
; backend_exu_csr_mtval.next
13290 zero 1
13291 uext 7 13290 63
13292 ite 7 2 13291 8174
13293 next 7 352 13292
; backend_exu_csr_mepc.next
13294 ite 7 8006 8152 7657
13295 next 7 353 13294
; backend_exu_csr_mie.next
13296 zero 7
13297 ite 7 2 13296 7582
13298 next 7 354 13297
; backend_exu_csr_mipReg.next
13299 zero 1407
13300 uext 7 13299 52
13301 ite 7 2 13300 7772
13302 next 7 355 13301
; backend_exu_csr_misa.next
13303 const 7 1000000000000000000000000000000000000000000101000001000100000001
13304 ite 7 2 13303 7601
13305 next 7 356 13304
; backend_exu_csr_mstatus.next
13306 const 1643 1100000000000
13307 uext 7 13306 51
13308 ite 7 2 13307 8175
13309 next 7 357 13308
; backend_exu_csr_medeleg.next
13310 zero 1
13311 uext 7 13310 63
13312 ite 7 2 13311 7526
13313 next 7 358 13312
; backend_exu_csr_mideleg.next
13314 zero 1
13315 uext 7 13314 63
13316 ite 7 2 13315 7637
13317 next 7 359 13316
; backend_exu_csr_mscratch.next
13318 zero 1
13319 uext 7 13318 63
13320 ite 7 2 13319 7652
13321 next 7 360 13320
; backend_exu_csr_pmpcfg0.next
13322 zero 1
13323 uext 7 13322 63
13324 ite 7 2 13323 7672
13325 next 7 361 13324
; backend_exu_csr_pmpcfg1.next
13326 zero 1
13327 uext 7 13326 63
13328 ite 7 2 13327 7647
13329 next 7 362 13328
; backend_exu_csr_pmpcfg2.next
13330 zero 1
13331 uext 7 13330 63
13332 ite 7 2 13331 7509
13333 next 7 363 13332
; backend_exu_csr_pmpcfg3.next
13334 zero 1
13335 uext 7 13334 63
13336 ite 7 2 13335 7625
13337 next 7 364 13336
; backend_exu_csr_pmpaddr0.next
13338 zero 1
13339 uext 7 13338 63
13340 ite 7 2 13339 7616
13341 next 7 365 13340
; backend_exu_csr_pmpaddr1.next
13342 zero 1
13343 uext 7 13342 63
13344 ite 7 2 13343 7504
13345 next 7 366 13344
; backend_exu_csr_pmpaddr2.next
13346 zero 1
13347 uext 7 13346 63
13348 ite 7 2 13347 7642
13349 next 7 367 13348
; backend_exu_csr_pmpaddr3.next
13350 zero 1
13351 uext 7 13350 63
13352 ite 7 2 13351 7591
13353 next 7 368 13352
; backend_exu_csr_stvec.next
13354 zero 1
13355 uext 7 13354 63
13356 ite 7 2 13355 7531
13357 next 7 369 13356
; backend_exu_csr_satp.next
13358 zero 1
13359 uext 7 13358 63
13360 ite 7 2 13359 7499
13361 next 7 370 13360
; backend_exu_csr_sepc.next
13362 zero 1
13363 uext 7 13362 63
13364 ite 7 2 13363 8171
13365 next 7 371 13364
; backend_exu_csr_scause.next
13366 zero 1
13367 uext 7 13366 63
13368 ite 7 2 13367 8170
13369 next 7 372 13368
; backend_exu_csr_stval.next
13370 ite 7 8006 8150 7846
13371 next 7 373 13370
; backend_exu_csr_sscratch.next
13372 zero 1
13373 uext 7 13372 63
13374 ite 7 2 13373 7514
13375 next 7 374 13374
; backend_exu_csr_scounteren.next
13376 zero 1
13377 uext 7 13376 63
13378 ite 7 2 13377 7667
13379 next 7 375 13378
; backend_exu_csr_lr.next
13380 zero 1
13381 ite 1 2 13380 8118
13382 next 1 376 13381
; backend_exu_csr_lrAddr.next
13383 zero 1
13384 uext 7 13383 63
13385 ite 7 2 13384 7135
13386 next 7 377 13385
; backend_exu_csr_priviledgeMode.next
13387 ones 51
13388 ite 51 2 13387 8172
13389 next 51 378 13388
; backend_exu_csr_perfCnts_0.next
13390 zero 7
13391 ite 7 2 13390 8180
13392 next 7 379 13391
; backend_exu_csr_perfCnts_1.next
13393 zero 7
13394 ite 7 2 13393 7586
13395 next 7 380 13394
; backend_exu_csr_perfCnts_2.next
13396 zero 7
13397 ite 7 2 13396 8193
13398 next 7 381 13397
; backend_exu_csr_c.next
13399 zero 7
13400 ite 7 2 13399 7797
13401 next 7 382 13400
; backend_exu_csr_c_1.next
13402 zero 7
13403 ite 7 2 13402 7802
13404 next 7 383 13403
; backend_exu_csr_c_2.next
13405 zero 7
13406 ite 7 2 13405 7807
13407 next 7 384 13406
; backend_exu_csr_c_3.next
13408 zero 7
13409 ite 7 2 13408 7839
13410 next 7 385 13409
; backend_exu_csr_c_4.next
13411 zero 7
13412 ite 7 2 13411 7844
13413 next 7 386 13412
; backend_exu_csr_c_5.next
13414 zero 7
13415 ite 7 2 13414 7858
13416 next 7 387 13415
; backend_exu_csr_c_6.next
13417 zero 7
13418 ite 7 2 13417 7863
13419 next 7 388 13418
; backend_exu_csr_c_7.next
13420 zero 7
13421 ite 7 2 13420 8038
13422 next 7 389 13421
; backend_exu_csr_c_8.next
13423 zero 7
13424 ite 7 2 13423 8043
13425 next 7 390 13424
; backend_exu_csr_c_9.next
13426 zero 7
13427 ite 7 2 13426 8048
13428 next 7 391 13427
; backend_exu_csr_c_10.next
13429 zero 7
13430 ite 7 2 13429 8053
13431 next 7 392 13430
; backend_exu_csr_c_11.next
13432 zero 7
13433 ite 7 2 13432 8058
13434 next 7 393 13433
; backend_exu_csr_c_12.next
13435 zero 7
13436 ite 7 2 13435 8063
13437 next 7 394 13436
; backend_exu_mou_c.next
13438 zero 7
13439 ite 7 2 13438 8210
13440 next 7 395 13439
; backend_exu_mou_c_1.next
13441 zero 7
13442 ite 7 2 13441 8215
13443 next 7 396 13442
; backend_exu_c.next
13444 zero 7
13445 ite 7 2 13444 8251
13446 next 7 397 13445
; backend_exu_c_1.next
13447 zero 7
13448 ite 7 2 13447 8256
13449 next 7 398 13448
; backend_wbu_checker_specCore_now_reg_1.next
13450 zero 7
13451 ite 7 2 13450 10059
13452 next 7 399 13451
; backend_wbu_checker_specCore_now_reg_2.next
13453 zero 7
13454 ite 7 2 13453 10060
13455 next 7 400 13454
; backend_wbu_checker_specCore_now_reg_3.next
13456 zero 7
13457 ite 7 2 13456 10061
13458 next 7 401 13457
; backend_wbu_checker_specCore_now_reg_4.next
13459 zero 7
13460 ite 7 2 13459 10062
13461 next 7 402 13460
; backend_wbu_checker_specCore_now_reg_5.next
13462 zero 7
13463 ite 7 2 13462 10063
13464 next 7 403 13463
; backend_wbu_checker_specCore_now_reg_6.next
13465 zero 7
13466 ite 7 2 13465 10064
13467 next 7 404 13466
; backend_wbu_checker_specCore_now_reg_7.next
13468 zero 7
13469 ite 7 2 13468 10065
13470 next 7 405 13469
; backend_wbu_checker_specCore_now_reg_8.next
13471 zero 7
13472 ite 7 2 13471 10066
13473 next 7 406 13472
; backend_wbu_checker_specCore_now_reg_9.next
13474 zero 7
13475 ite 7 2 13474 10067
13476 next 7 407 13475
; backend_wbu_checker_specCore_now_reg_10.next
13477 zero 7
13478 ite 7 2 13477 10068
13479 next 7 408 13478
; backend_wbu_checker_specCore_now_reg_11.next
13480 zero 7
13481 ite 7 2 13480 10069
13482 next 7 409 13481
; backend_wbu_checker_specCore_now_reg_12.next
13483 zero 7
13484 ite 7 2 13483 10070
13485 next 7 410 13484
; backend_wbu_checker_specCore_now_reg_13.next
13486 zero 7
13487 ite 7 2 13486 10071
13488 next 7 411 13487
; backend_wbu_checker_specCore_now_reg_14.next
13489 zero 7
13490 ite 7 2 13489 10072
13491 next 7 412 13490
; backend_wbu_checker_specCore_now_reg_15.next
13492 zero 7
13493 ite 7 2 13492 10073
13494 next 7 413 13493
; backend_wbu_checker_specCore_now_reg_16.next
13495 zero 7
13496 ite 7 2 13495 10074
13497 next 7 414 13496
; backend_wbu_checker_specCore_now_reg_17.next
13498 zero 7
13499 ite 7 2 13498 10075
13500 next 7 415 13499
; backend_wbu_checker_specCore_now_reg_18.next
13501 zero 7
13502 ite 7 2 13501 10076
13503 next 7 416 13502
; backend_wbu_checker_specCore_now_reg_19.next
13504 zero 7
13505 ite 7 2 13504 10077
13506 next 7 417 13505
; backend_wbu_checker_specCore_now_reg_20.next
13507 zero 7
13508 ite 7 2 13507 10078
13509 next 7 418 13508
; backend_wbu_checker_specCore_now_reg_21.next
13510 zero 7
13511 ite 7 2 13510 10079
13512 next 7 419 13511
; backend_wbu_checker_specCore_now_reg_22.next
13513 zero 7
13514 ite 7 2 13513 10080
13515 next 7 420 13514
; backend_wbu_checker_specCore_now_reg_23.next
13516 zero 7
13517 ite 7 2 13516 10081
13518 next 7 421 13517
; backend_wbu_checker_specCore_now_reg_24.next
13519 zero 7
13520 ite 7 2 13519 10082
13521 next 7 422 13520
; backend_wbu_checker_specCore_now_reg_25.next
13522 zero 7
13523 ite 7 2 13522 10083
13524 next 7 423 13523
; backend_wbu_checker_specCore_now_reg_26.next
13525 zero 7
13526 ite 7 2 13525 10084
13527 next 7 424 13526
; backend_wbu_checker_specCore_now_reg_27.next
13528 zero 7
13529 ite 7 2 13528 10085
13530 next 7 425 13529
; backend_wbu_checker_specCore_now_reg_28.next
13531 zero 7
13532 ite 7 2 13531 10086
13533 next 7 426 13532
; backend_wbu_checker_specCore_now_reg_29.next
13534 zero 7
13535 ite 7 2 13534 10087
13536 next 7 427 13535
; backend_wbu_checker_specCore_now_reg_30.next
13537 zero 7
13538 ite 7 2 13537 10088
13539 next 7 428 13538
; backend_wbu_checker_specCore_now_reg_31.next
13540 zero 7
13541 ite 7 2 13540 10089
13542 next 7 429 13541
; backend_wbu_checker_specCore_now_pc.next
13543 const 7 0000000000000000000000000000000010000000000000000000000000000000
13544 ite 7 2 13543 10090
13545 next 7 430 13544
; backend_wbu_c.next
13546 zero 7
13547 ite 7 2 13546 10262
13548 next 7 431 13547
; backend_valid.next
13549 zero 1
13550 ite 1 2 13549 10284
13551 next 1 432 13550
; backend_exu_io_in_bits_r_cf_instr.next
13552 ite 7 10281 5323 433
13553 next 7 433 13552
; backend_exu_io_in_bits_r_cf_pc.next
13554 ite 58 10281 4308 434
13555 next 58 434 13554
; backend_exu_io_in_bits_r_cf_pnpc.next
13556 ite 58 10281 5334 435
13557 next 58 435 13556
; backend_exu_io_in_bits_r_cf_exceptionVec_0.next
13558 ite 1 10281 5348 436
13559 next 1 436 13558
; backend_exu_io_in_bits_r_cf_exceptionVec_1.next
13560 ite 1 10281 5359 437
13561 next 1 437 13560
; backend_exu_io_in_bits_r_cf_exceptionVec_2.next
13562 ite 1 10281 5370 438
13563 next 1 438 13562
; backend_exu_io_in_bits_r_cf_exceptionVec_3.next
13564 ite 1 10281 5384 439
13565 next 1 439 13564
; backend_exu_io_in_bits_r_cf_exceptionVec_5.next
13566 ite 1 10281 5398 440
13567 next 1 440 13566
; backend_exu_io_in_bits_r_cf_exceptionVec_7.next
13568 ite 1 10281 5412 441
13569 next 1 441 13568
; backend_exu_io_in_bits_r_cf_exceptionVec_8.next
13570 ite 1 10281 5426 442
13571 next 1 442 13570
; backend_exu_io_in_bits_r_cf_exceptionVec_9.next
13572 ite 1 10281 5440 443
13573 next 1 443 13572
; backend_exu_io_in_bits_r_cf_exceptionVec_10.next
13574 ite 1 10281 5454 444
13575 next 1 444 13574
; backend_exu_io_in_bits_r_cf_exceptionVec_11.next
13576 ite 1 10281 5468 445
13577 next 1 445 13576
; backend_exu_io_in_bits_r_cf_exceptionVec_12.next
13578 ite 1 10281 5479 446
13579 next 1 446 13578
; backend_exu_io_in_bits_r_cf_exceptionVec_13.next
13580 ite 1 10281 5493 447
13581 next 1 447 13580
; backend_exu_io_in_bits_r_cf_exceptionVec_14.next
13582 ite 1 10281 5507 448
13583 next 1 448 13582
; backend_exu_io_in_bits_r_cf_exceptionVec_15.next
13584 ite 1 10281 5521 449
13585 next 1 449 13584
; backend_exu_io_in_bits_r_cf_intrVec_0.next
13586 ite 1 10281 5532 450
13587 next 1 450 13586
; backend_exu_io_in_bits_r_cf_intrVec_1.next
13588 ite 1 10281 5543 451
13589 next 1 451 13588
; backend_exu_io_in_bits_r_cf_intrVec_2.next
13590 ite 1 10281 5554 452
13591 next 1 452 13590
; backend_exu_io_in_bits_r_cf_intrVec_3.next
13592 ite 1 10281 5565 453
13593 next 1 453 13592
; backend_exu_io_in_bits_r_cf_intrVec_4.next
13594 ite 1 10281 5576 454
13595 next 1 454 13594
; backend_exu_io_in_bits_r_cf_intrVec_5.next
13596 ite 1 10281 5587 455
13597 next 1 455 13596
; backend_exu_io_in_bits_r_cf_intrVec_6.next
13598 ite 1 10281 5598 456
13599 next 1 456 13598
; backend_exu_io_in_bits_r_cf_intrVec_7.next
13600 ite 1 10281 5609 457
13601 next 1 457 13600
; backend_exu_io_in_bits_r_cf_intrVec_8.next
13602 ite 1 10281 5620 458
13603 next 1 458 13602
; backend_exu_io_in_bits_r_cf_intrVec_9.next
13604 ite 1 10281 5631 459
13605 next 1 459 13604
; backend_exu_io_in_bits_r_cf_intrVec_10.next
13606 ite 1 10281 5642 460
13607 next 1 460 13606
; backend_exu_io_in_bits_r_cf_intrVec_11.next
13608 ite 1 10281 5653 461
13609 next 1 461 13608
; backend_exu_io_in_bits_r_cf_brIdx.next
13610 ite 5 10281 5664 462
13611 next 5 462 13610
; backend_exu_io_in_bits_r_cf_crossPageIPFFix.next
13612 ite 1 10281 5675 463
13613 next 1 463 13612
; backend_exu_io_in_bits_r_ctrl_fuType.next
13614 ite 12 10281 5686 464
13615 next 12 464 13614
; backend_exu_io_in_bits_r_ctrl_fuOpType.next
13616 ite 153 10281 5697 465
13617 next 153 465 13616
; backend_exu_io_in_bits_r_ctrl_rfWen.next
13618 ite 1 10281 5708 466
13619 next 1 466 13618
; backend_exu_io_in_bits_r_ctrl_rfDest.next
13620 ite 148 10281 5283 467
13621 next 148 467 13620
; backend_exu_io_in_bits_r_data_src1.next
13622 ite 7 10281 5709 468
13623 next 7 468 13622
; backend_exu_io_in_bits_r_data_src2.next
13624 ite 7 10281 5710 469
13625 next 7 469 13624
; backend_exu_io_in_bits_r_data_imm.next
13626 ite 7 10281 4970 470
13627 next 7 470 13626
; backend_valid_1.next
13628 zero 1
13629 ite 1 2 13628 10287
13630 next 1 471 13629
; backend_wbu_io_in_bits_r_decode_cf_instr.next
13631 ite 7 5269 433 472
13632 next 7 472 13631
; backend_wbu_io_in_bits_r_decode_cf_pc.next
13633 ite 58 5269 434 473
13634 next 58 473 13633
; backend_wbu_io_in_bits_r_decode_cf_redirect_target.next
13635 ite 58 5269 8267 474
13636 next 58 474 13635
; backend_wbu_io_in_bits_r_decode_cf_redirect_valid.next
13637 ite 1 5269 8268 475
13638 next 1 475 13637
; backend_wbu_io_in_bits_r_decode_ctrl_fuType.next
13639 ite 12 5269 464 476
13640 next 12 476 13639
; backend_wbu_io_in_bits_r_decode_ctrl_rfWen.next
13641 ite 1 5269 8269 477
13642 next 1 477 13641
; backend_wbu_io_in_bits_r_decode_ctrl_rfDest.next
13643 ite 148 5269 467 478
13644 next 148 478 13643
; backend_wbu_io_in_bits_r_isMMIO.next
13645 ite 1 5269 8270 479
13646 next 1 479 13645
; backend_wbu_io_in_bits_r_intrNO.next
13647 ite 7 5269 8200 480
13648 next 7 480 13647
; backend_wbu_io_in_bits_r_commits_0.next
13649 ite 7 5269 4587 481
13650 next 7 481 13649
; backend_wbu_io_in_bits_r_commits_1.next
13651 ite 7 5269 4792 482
13652 next 7 482 13651
; backend_wbu_io_in_bits_r_commits_2.next
13653 ite 7 5269 7108 483
13654 next 7 483 13653
; backend_wbu_io_in_bits_r_commits_3.next
13655 ite 7 5269 8195 484
13656 next 7 484 13655
; mmioXbar_inputArb_value.next
13657 zero 12
13658 ite 12 2 13657 10324
13659 next 12 485 13658
; mmioXbar_inputArb_lockIdx.next
13660 ite 1 10318 10296 486
13661 next 1 486 13660
; mmioXbar_state.next
13662 zero 51
13663 ite 51 2 13662 10373
13664 next 51 487 13663
; mmioXbar_inflightSrc.next
13665 ite 1 10339 10355 488
13666 next 1 488 13665
; dmemXbar_inputArb_value.next
13667 zero 12
13668 ite 12 2 13667 10448
13669 next 12 489 13668
; dmemXbar_inputArb_lockIdx.next
13670 ite 51 10442 6436 490
13671 next 51 490 13670
; dmemXbar_state.next
13672 zero 51
13673 ite 51 2 13672 10526
13674 next 51 491 13673
; dmemXbar_inflightSrc.next
13675 ite 51 10489 10505 492
13676 next 51 492 13675
; itlb_tlbExec_victimWaymask_lfsr.next
13677 const 7 0001001000110100010101100111100010000111011001010100001100100001
13678 ite 7 2 13677 10554
13679 next 7 493 13678
; itlb_tlbExec_hitWBStore.next
13680 ite 494 896 10577 495
13681 next 494 495 13680
; itlb_tlbExec_state.next
13682 zero 12
13683 ite 12 2 13682 10830
13684 next 12 496 13683
; itlb_tlbExec_level.next
13685 ones 51
13686 ite 51 2 13685 10833
13687 next 51 497 13686
; itlb_tlbExec_memRespStore.next
13688 ite 7 10609 498 10824
13689 next 7 498 13688
; itlb_tlbExec_missMaskStore.next
13690 ite 499 10609 500 10827
13691 next 499 500 13690
; itlb_tlbExec_raddr.next
13692 ite 10 10609 10631 10821
13693 next 10 501 13692
; itlb_tlbExec_alreadyOutFire.next
13694 zero 1
13695 ite 1 2 13694 10832
13696 next 1 502 13695
; itlb_tlbExec_needFlush.next
13697 zero 1
13698 ite 1 2 13697 10831
13699 next 1 503 13698
; itlb_tlbExec_missIPF.next
13700 zero 1
13701 ite 1 2 13700 10834
13702 next 1 504 13701
; itlb_tlbExec_c.next
13703 zero 7
13704 ite 7 2 13703 10677
13705 next 7 505 13704
; itlb_tlbExec_REG.next
13706 zero 1
13707 ite 1 2 13706 10842
13708 next 1 506 13707
; itlb_tlbExec_REG_1.next
13709 slice 1 536 12 12
13710 next 1 507 13709
; itlb_tlbExec_REG_2.next
13711 ite 5 828 826 836
13712 next 5 508 13711
; itlb_tlbExec_REG_3.next
13713 concat 509 779 780
13714 next 509 510 13713
; itlb_tlbExec_REG_4.next
13715 ite 226 896 10556 768
13716 next 226 511 13715
; itlb_tlbExec_REG_5.next
13717 ite 499 896 10555 10744
13718 next 499 512 13717
; itlb_tlbExec_REG_6.next
13719 ite 15 896 10572 10836
13720 next 15 513 13719
; itlb_tlbExec_REG_7.next
13721 ite 514 896 10558 10591
13722 next 514 515 13721
; itlb_tlbExec_REG_8.next
13723 ite 10 896 6441 501
13724 next 10 516 13723
; itlb_tlbExec_c_4.next
13725 zero 7
13726 ite 7 2 13725 10875
13727 next 7 517 13726
; itlb_tlbExec_c_5.next
13728 zero 7
13729 ite 7 2 13728 10880
13730 next 7 518 13729
; itlb_tlbExec_c_6.next
13731 zero 7
13732 ite 7 2 13731 10885
13733 next 7 519 13732
; itlb_tlbExec_c_7.next
13734 zero 7
13735 ite 7 2 13734 10899
13736 next 7 520 13735
; itlb_tlbExec_c_8.next
13737 zero 7
13738 ite 7 2 13737 10904
13739 next 7 521 13738
; itlb_tlbExec_c_9.next
13740 zero 7
13741 ite 7 2 13740 10916
13742 next 7 522 13741
; itlb_tlbExec_c_10.next
13743 zero 7
13744 ite 7 2 13743 10921
13745 next 7 523 13744
; itlb_tlbExec_c_11.next
13746 zero 7
13747 ite 7 2 13746 10926
13748 next 7 524 13747
; itlb_mdTLB_tlbmd_0.next
13749 and 1 10973 10977
13750 write 525 526 10975 10979
13751 ite 525 13749 13750 526
13752 next 525 526 13751
; itlb_mdTLB_tlbmd_1.next
13753 and 1 10981 10985
13754 write 525 527 10983 10987
13755 ite 525 13753 13754 527
13756 next 525 527 13755
; itlb_mdTLB_tlbmd_2.next
13757 and 1 10989 10993
13758 write 525 528 10991 10995
13759 ite 525 13757 13758 528
13760 next 525 528 13759
; itlb_mdTLB_tlbmd_3.next
13761 and 1 10997 11001
13762 write 525 529 10999 11003
13763 ite 525 13761 13762 529
13764 next 525 529 13763
; itlb_mdTLB_resetState.next
13765 or 1 11043 10940
13766 next 1 530 13765
; itlb_r_0.next
13767 ite 112 11004 10932 531
13768 next 112 531 13767
; itlb_r_1.next
13769 ite 112 11004 10934 532
13770 next 112 532 13769
; itlb_r_2.next
13771 ite 112 11004 10936 533
13772 next 112 533 13771
; itlb_r_3.next
13773 ite 112 11004 10938 534
13774 next 112 534 13773
; itlb_valid.next
13775 zero 1
13776 ite 1 2 13775 11010
13777 next 1 535 13776
; itlb_tlbExec_io_in_bits_r_addr.next
13778 ite 58 11004 1246 536
13779 next 58 536 13778
; itlb_tlbExec_io_in_bits_r_user.next
13780 ite 537 11004 4220 538
13781 next 537 538 13780
; itlb_c.next
13782 zero 7
13783 ite 7 2 13782 11017
13784 next 7 539 13783
; itlb_c_1.next
13785 zero 7
13786 ite 7 2 13785 11022
13787 next 7 540 13786
; itlb_c_2.next
13788 zero 7
13789 ite 7 2 13788 11027
13790 next 7 541 13789
; itlb_c_3.next
13791 zero 7
13792 ite 7 2 13791 11032
13793 next 7 542 13792
; io_imem_cache_state.next
13794 zero 12
13795 ite 12 2 13794 11122
13796 next 12 543 13795
; io_imem_cache_ismmioRec.next
13797 ite 1 11059 11058 544
13798 next 1 544 13797
; io_imem_cache_needFlush.next
13799 zero 1
13800 ite 1 2 13799 11073
13801 next 1 545 13800
; io_imem_cache_alreadyOutFire.next
13802 zero 1
13803 ite 1 2 13802 11121
13804 next 1 546 13803
; io_imem_cache_reqaddr.next
13805 ite 10 11059 11036 547
13806 next 10 547 13805
; io_imem_cache_mmiordata.next
13807 ite 7 11105 33 548
13808 next 7 548 13807
; io_imem_cache_mmiocmd.next
13809 ite 5 11105 32 549
13810 next 5 549 13809
; io_imem_cache_memrdata.next
13811 ite 7 11094 8 550
13812 next 7 550 13811
; io_imem_cache_memcmd.next
13813 ite 5 11094 6 551
13814 next 5 551 13813
; io_imem_cache_memuser.next
13815 ite 537 11059 11039 552
13816 next 537 552 13815
; io_imem_cache_c.next
13817 zero 7
13818 ite 7 2 13817 11127
13819 next 7 553 13818
; io_imem_cache_c_1.next
13820 zero 7
13821 ite 7 2 13820 11132
13822 next 7 554 13821
; io_imem_cache_c_2.next
13823 zero 7
13824 ite 7 2 13823 11137
13825 next 7 555 13824
; io_imem_cache_c_3.next
13826 zero 7
13827 ite 7 2 13826 11142
13828 next 7 556 13827
; dtlb_tlbExec_victimWaymask_lfsr.next
13829 const 7 0001001000110100010101100111100010000111011001010100001100100001
13830 ite 7 2 13829 11170
13831 next 7 557 13830
; dtlb_tlbExec_state.next
13832 zero 12
13833 ite 12 2 13832 11342
13834 next 12 558 13833
; dtlb_tlbExec_level.next
13835 ones 51
13836 ite 51 2 13835 11344
13837 next 51 559 13836
; dtlb_tlbExec_hitWBStore.next
13838 ite 494 6110 11193 560
13839 next 494 560 13838
; dtlb_tlbExec_io_pf_loadPF_REG.next
13840 zero 1
13841 ite 1 2 13840 6089
13842 next 1 561 13841
; dtlb_tlbExec_io_pf_storePF_REG.next
13843 zero 1
13844 ite 1 2 13843 6105
13845 next 1 562 13844
; dtlb_tlbExec_memRespStore.next
13846 ite 7 5987 563 11336
13847 next 7 563 13846
; dtlb_tlbExec_missMaskStore.next
13848 ite 499 5987 564 11339
13849 next 499 564 13848
; dtlb_tlbExec_raddr.next
13850 ite 10 5987 11214 11333
13851 next 10 565 13850
; dtlb_tlbExec_alreadyOutFire.next
13852 zero 1
13853 ite 1 2 13852 11343
13854 next 1 566 13853
; dtlb_tlbExec_c.next
13855 zero 7
13856 ite 7 2 13855 11226
13857 next 7 567 13856
; dtlb_tlbExec_REG.next
13858 zero 1
13859 ite 1 2 13858 11350
13860 next 1 568 13859
; dtlb_tlbExec_REG_1.next
13861 slice 5 597 15 12
13862 next 5 569 13861
; dtlb_tlbExec_REG_2.next
13863 ite 5 5950 5944 5955
13864 next 5 570 13863
; dtlb_tlbExec_REG_3.next
13865 concat 509 5897 5898
13866 next 509 571 13865
; dtlb_tlbExec_REG_4.next
13867 ite 226 6110 11172 5886
13868 next 226 572 13867
; dtlb_tlbExec_REG_5.next
13869 ite 499 6110 11171 11282
13870 next 499 573 13869
; dtlb_tlbExec_REG_6.next
13871 ite 15 6110 11188 11346
13872 next 15 574 13871
; dtlb_tlbExec_REG_7.next
13873 ite 514 6110 11174 11196
13874 next 514 575 13873
; dtlb_tlbExec_REG_8.next
13875 ite 10 6110 6438 565
13876 next 10 576 13875
; dtlb_tlbExec_c_4.next
13877 zero 7
13878 ite 7 2 13877 11381
13879 next 7 577 13878
; dtlb_tlbExec_c_5.next
13880 zero 7
13881 ite 7 2 13880 11386
13882 next 7 578 13881
; dtlb_tlbExec_c_6.next
13883 zero 7
13884 ite 7 2 13883 11391
13885 next 7 579 13884
; dtlb_tlbExec_c_7.next
13886 zero 7
13887 ite 7 2 13886 11404
13888 next 7 580 13887
; dtlb_tlbExec_c_8.next
13889 zero 7
13890 ite 7 2 13889 11409
13891 next 7 581 13890
; dtlb_tlbExec_c_9.next
13892 zero 7
13893 ite 7 2 13892 11421
13894 next 7 582 13893
; dtlb_tlbExec_c_10.next
13895 zero 7
13896 ite 7 2 13895 11426
13897 next 7 583 13896
; dtlb_tlbExec_c_11.next
13898 zero 7
13899 ite 7 2 13898 11431
13900 next 7 584 13899
; dtlb_mdTLB_tlbmd_0.next
13901 and 1 11486 11490
13902 write 585 586 11488 11492
13903 ite 585 13901 13902 586
13904 next 585 586 13903
; dtlb_mdTLB_tlbmd_1.next
13905 and 1 11494 11498
13906 write 585 587 11496 11500
13907 ite 585 13905 13906 587
13908 next 585 587 13907
; dtlb_mdTLB_tlbmd_2.next
13909 and 1 11502 11506
13910 write 585 588 11504 11508
13911 ite 585 13909 13910 588
13912 next 585 588 13911
; dtlb_mdTLB_tlbmd_3.next
13913 and 1 11510 11514
13914 write 585 589 11512 11516
13915 ite 585 13913 13914 589
13916 next 585 589 13915
; dtlb_mdTLB_resetState.next
13917 or 1 11555 11452
13918 next 1 590 13917
; dtlb_mdTLB_resetSet.next
13919 zero 5
13920 ite 5 11555 13919 11449
13921 next 5 591 13920
; dtlb_r_0.next
13922 ite 112 11517 11438 592
13923 next 112 592 13922
; dtlb_r_1.next
13924 ite 112 11517 11439 593
13925 next 112 593 13924
; dtlb_r_2.next
13926 ite 112 11517 11440 594
13927 next 112 594 13926
; dtlb_r_3.next
13928 ite 112 11517 11441 595
13929 next 112 595 13928
; dtlb_valid.next
13930 zero 1
13931 ite 1 2 13930 11521
13932 next 1 596 13931
; dtlb_tlbExec_io_in_bits_r_addr.next
13933 ite 58 11517 6263 597
13934 next 58 597 13933
; dtlb_tlbExec_io_in_bits_r_size.next
13935 ite 12 11517 6264 598
13936 next 12 598 13935
; dtlb_tlbExec_io_in_bits_r_cmd.next
13937 ite 5 11517 6247 599
13938 next 5 599 13937
; dtlb_tlbExec_io_in_bits_r_wmask.next
13939 ite 15 11517 6265 600
13940 next 15 600 13939
; dtlb_tlbExec_io_in_bits_r_wdata.next
13941 ite 7 11517 6266 601
13942 next 7 601 13941
; dtlb_valid_1.next
13943 zero 1
13944 ite 1 2 13943 11526
13945 next 1 602 13944
; dtlb_tlbEmpty_io_in_bits_r_addr.next
13946 ite 10 11525 11432 603
13947 next 10 603 13946
; dtlb_tlbEmpty_io_in_bits_r_size.next
13948 ite 12 11525 598 604
13949 next 12 604 13948
; dtlb_tlbEmpty_io_in_bits_r_cmd.next
13950 ite 5 11525 599 605
13951 next 5 605 13950
; dtlb_tlbEmpty_io_in_bits_r_wmask.next
13952 ite 15 11525 600 606
13953 next 15 606 13952
; dtlb_tlbEmpty_io_in_bits_r_wdata.next
13954 ite 7 11525 601 607
13955 next 7 607 13954
; dtlb_alreadyOutFinish.next
13956 zero 1
13957 ite 1 2 13956 11532
13958 next 1 608 13957
; dtlb_c.next
13959 zero 7
13960 ite 7 2 13959 11537
13961 next 7 609 13960
; dtlb_c_1.next
13962 zero 7
13963 ite 7 2 13962 11542
13964 next 7 610 13963
; dtlb_c_2.next
13965 zero 7
13966 ite 7 2 13965 11547
13967 next 7 611 13966
; dtlb_c_3.next
13968 zero 7
13969 ite 7 2 13968 11552
13970 next 7 612 13969
; io_dmem_cache_state.next
13971 zero 12
13972 ite 12 2 13971 11601
13973 next 12 613 13972
; io_dmem_cache_ismmioRec.next
13974 ite 1 11556 6473 614
13975 next 1 614 13974
; io_dmem_cache_alreadyOutFire.next
13976 zero 1
13977 ite 1 2 13976 11600
13978 next 1 615 13977
; io_dmem_cache_reqaddr.next
13979 ite 10 11556 6458 616
13980 next 10 616 13979
; io_dmem_cache_cmd.next
13981 ite 5 11556 10434 617
13982 next 5 617 13981
; io_dmem_cache_size.next
13983 ite 12 11556 10469 618
13984 next 12 618 13983
; io_dmem_cache_wdata.next
13985 ite 7 11556 10475 619
13986 next 7 619 13985
; io_dmem_cache_wmask.next
13987 ite 15 11556 10472 620
13988 next 15 620 13987
; io_dmem_cache_mmiordata.next
13989 ite 7 11586 33 621
13990 next 7 621 13989
; io_dmem_cache_mmiocmd.next
13991 ite 5 11586 32 622
13992 next 5 622 13991
; io_dmem_cache_memrdata.next
13993 ite 7 11575 22 623
13994 next 7 623 13993
; io_dmem_cache_memcmd.next
13995 ite 5 11575 21 624
13996 next 5 624 13995
; io_dmem_cache_c.next
13997 zero 7
13998 ite 7 2 13997 11606
13999 next 7 625 13998
; io_dmem_cache_c_1.next
14000 zero 7
14001 ite 7 2 14000 11611
14002 next 7 626 14001
; io_dmem_cache_c_2.next
14003 zero 7
14004 ite 7 2 14003 11616
14005 next 7 627 14004
; io_dmem_cache_c_3.next
14006 zero 7
14007 ite 7 2 14006 11621
14008 next 7 628 14007
; dataBuffer_0_cf_instr.next
14009 zero 7
14010 ite 7 2 14009 12834
14011 next 7 629 14010
; dataBuffer_0_cf_pc.next
14012 zero 58
14013 ite 58 2 14012 12830
14014 next 58 630 14013
; dataBuffer_0_cf_pnpc.next
14015 zero 58
14016 ite 58 2 14015 12826
14017 next 58 631 14016
; dataBuffer_0_cf_exceptionVec_1.next
14018 zero 1
14019 ite 1 2 14018 12814
14020 next 1 632 14019
; dataBuffer_0_cf_exceptionVec_2.next
14021 zero 1
14022 ite 1 2 14021 12818
14023 next 1 633 14022
; dataBuffer_0_cf_exceptionVec_12.next
14024 zero 1
14025 ite 1 2 14024 12822
14026 next 1 634 14025
; dataBuffer_0_cf_intrVec_0.next
14027 zero 1
14028 ite 1 2 14027 12766
14029 next 1 635 14028
; dataBuffer_0_cf_intrVec_1.next
14030 zero 1
14031 ite 1 2 14030 12770
14032 next 1 636 14031
; dataBuffer_0_cf_intrVec_2.next
14033 zero 1
14034 ite 1 2 14033 12774
14035 next 1 637 14034
; dataBuffer_0_cf_intrVec_3.next
14036 zero 1
14037 ite 1 2 14036 12778
14038 next 1 638 14037
; dataBuffer_0_cf_intrVec_4.next
14039 zero 1
14040 ite 1 2 14039 12782
14041 next 1 639 14040
; dataBuffer_0_cf_intrVec_5.next
14042 zero 1
14043 ite 1 2 14042 12786
14044 next 1 640 14043
; dataBuffer_0_cf_intrVec_6.next
14045 zero 1
14046 ite 1 2 14045 12790
14047 next 1 641 14046
; dataBuffer_0_cf_intrVec_7.next
14048 zero 1
14049 ite 1 2 14048 12794
14050 next 1 642 14049
; dataBuffer_0_cf_intrVec_8.next
14051 zero 1
14052 ite 1 2 14051 12798
14053 next 1 643 14052
; dataBuffer_0_cf_intrVec_9.next
14054 zero 1
14055 ite 1 2 14054 12802
14056 next 1 644 14055
; dataBuffer_0_cf_intrVec_10.next
14057 zero 1
14058 ite 1 2 14057 12806
14059 next 1 645 14058
; dataBuffer_0_cf_intrVec_11.next
14060 zero 1
14061 ite 1 2 14060 12810
14062 next 1 646 14061
; dataBuffer_0_cf_brIdx.next
14063 zero 5
14064 ite 5 2 14063 12762
14065 next 5 647 14064
; dataBuffer_0_cf_crossPageIPFFix.next
14066 zero 1
14067 ite 1 2 14066 12758
14068 next 1 648 14067
; dataBuffer_0_ctrl_src1Type.next
14069 zero 1
14070 ite 1 2 14069 12754
14071 next 1 649 14070
; dataBuffer_0_ctrl_src2Type.next
14072 zero 1
14073 ite 1 2 14072 12750
14074 next 1 650 14073
; dataBuffer_0_ctrl_fuType.next
14075 zero 12
14076 ite 12 2 14075 12746
14077 next 12 651 14076
; dataBuffer_0_ctrl_fuOpType.next
14078 zero 153
14079 ite 153 2 14078 12742
14080 next 153 652 14079
; dataBuffer_0_ctrl_rfSrc1.next
14081 zero 148
14082 ite 148 2 14081 12738
14083 next 148 653 14082
; dataBuffer_0_ctrl_rfSrc2.next
14084 zero 148
14085 ite 148 2 14084 12734
14086 next 148 654 14085
; dataBuffer_0_ctrl_rfWen.next
14087 zero 1
14088 ite 1 2 14087 12730
14089 next 1 655 14088
; dataBuffer_0_ctrl_rfDest.next
14090 zero 148
14091 ite 148 2 14090 12726
14092 next 148 656 14091
; dataBuffer_0_data_imm.next
14093 zero 7
14094 ite 7 2 14093 12722
14095 next 7 657 14094
; dataBuffer_1_cf_instr.next
14096 zero 7
14097 ite 7 2 14096 12835
14098 next 7 658 14097
; dataBuffer_1_cf_pc.next
14099 zero 58
14100 ite 58 2 14099 12831
14101 next 58 659 14100
; dataBuffer_1_cf_pnpc.next
14102 zero 58
14103 ite 58 2 14102 12827
14104 next 58 660 14103
; dataBuffer_1_cf_exceptionVec_1.next
14105 zero 1
14106 ite 1 2 14105 12815
14107 next 1 661 14106
; dataBuffer_1_cf_exceptionVec_2.next
14108 zero 1
14109 ite 1 2 14108 12819
14110 next 1 662 14109
; dataBuffer_1_cf_exceptionVec_12.next
14111 zero 1
14112 ite 1 2 14111 12823
14113 next 1 663 14112
; dataBuffer_1_cf_intrVec_0.next
14114 zero 1
14115 ite 1 2 14114 12767
14116 next 1 664 14115
; dataBuffer_1_cf_intrVec_1.next
14117 zero 1
14118 ite 1 2 14117 12771
14119 next 1 665 14118
; dataBuffer_1_cf_intrVec_2.next
14120 zero 1
14121 ite 1 2 14120 12775
14122 next 1 666 14121
; dataBuffer_1_cf_intrVec_3.next
14123 zero 1
14124 ite 1 2 14123 12779
14125 next 1 667 14124
; dataBuffer_1_cf_intrVec_4.next
14126 zero 1
14127 ite 1 2 14126 12783
14128 next 1 668 14127
; dataBuffer_1_cf_intrVec_5.next
14129 zero 1
14130 ite 1 2 14129 12787
14131 next 1 669 14130
; dataBuffer_1_cf_intrVec_6.next
14132 zero 1
14133 ite 1 2 14132 12791
14134 next 1 670 14133
; dataBuffer_1_cf_intrVec_7.next
14135 zero 1
14136 ite 1 2 14135 12795
14137 next 1 671 14136
; dataBuffer_1_cf_intrVec_8.next
14138 zero 1
14139 ite 1 2 14138 12799
14140 next 1 672 14139
; dataBuffer_1_cf_intrVec_9.next
14141 zero 1
14142 ite 1 2 14141 12803
14143 next 1 673 14142
; dataBuffer_1_cf_intrVec_10.next
14144 zero 1
14145 ite 1 2 14144 12807
14146 next 1 674 14145
; dataBuffer_1_cf_intrVec_11.next
14147 zero 1
14148 ite 1 2 14147 12811
14149 next 1 675 14148
; dataBuffer_1_cf_brIdx.next
14150 zero 5
14151 ite 5 2 14150 12763
14152 next 5 676 14151
; dataBuffer_1_cf_crossPageIPFFix.next
14153 zero 1
14154 ite 1 2 14153 12759
14155 next 1 677 14154
; dataBuffer_1_ctrl_src1Type.next
14156 zero 1
14157 ite 1 2 14156 12755
14158 next 1 678 14157
; dataBuffer_1_ctrl_src2Type.next
14159 zero 1
14160 ite 1 2 14159 12751
14161 next 1 679 14160
; dataBuffer_1_ctrl_fuType.next
14162 zero 12
14163 ite 12 2 14162 12747
14164 next 12 680 14163
; dataBuffer_1_ctrl_fuOpType.next
14165 zero 153
14166 ite 153 2 14165 12743
14167 next 153 681 14166
; dataBuffer_1_ctrl_rfSrc1.next
14168 zero 148
14169 ite 148 2 14168 12739
14170 next 148 682 14169
; dataBuffer_1_ctrl_rfSrc2.next
14171 zero 148
14172 ite 148 2 14171 12735
14173 next 148 683 14172
; dataBuffer_1_ctrl_rfWen.next
14174 zero 1
14175 ite 1 2 14174 12731
14176 next 1 684 14175
; dataBuffer_1_ctrl_rfDest.next
14177 zero 148
14178 ite 148 2 14177 12727
14179 next 148 685 14178
; dataBuffer_1_data_imm.next
14180 zero 7
14181 ite 7 2 14180 12723
14182 next 7 686 14181
; dataBuffer_2_cf_instr.next
14183 zero 7
14184 ite 7 2 14183 12836
14185 next 7 687 14184
; dataBuffer_2_cf_pc.next
14186 zero 58
14187 ite 58 2 14186 12832
14188 next 58 688 14187
; dataBuffer_2_cf_pnpc.next
14189 zero 58
14190 ite 58 2 14189 12828
14191 next 58 689 14190
; dataBuffer_2_cf_exceptionVec_1.next
14192 zero 1
14193 ite 1 2 14192 12816
14194 next 1 690 14193
; dataBuffer_2_cf_exceptionVec_2.next
14195 zero 1
14196 ite 1 2 14195 12820
14197 next 1 691 14196
; dataBuffer_2_cf_exceptionVec_12.next
14198 zero 1
14199 ite 1 2 14198 12824
14200 next 1 692 14199
; dataBuffer_2_cf_intrVec_0.next
14201 zero 1
14202 ite 1 2 14201 12768
14203 next 1 693 14202
; dataBuffer_2_cf_intrVec_1.next
14204 zero 1
14205 ite 1 2 14204 12772
14206 next 1 694 14205
; dataBuffer_2_cf_intrVec_2.next
14207 zero 1
14208 ite 1 2 14207 12776
14209 next 1 695 14208
; dataBuffer_2_cf_intrVec_3.next
14210 zero 1
14211 ite 1 2 14210 12780
14212 next 1 696 14211
; dataBuffer_2_cf_intrVec_4.next
14213 zero 1
14214 ite 1 2 14213 12784
14215 next 1 697 14214
; dataBuffer_2_cf_intrVec_5.next
14216 zero 1
14217 ite 1 2 14216 12788
14218 next 1 698 14217
; dataBuffer_2_cf_intrVec_6.next
14219 zero 1
14220 ite 1 2 14219 12792
14221 next 1 699 14220
; dataBuffer_2_cf_intrVec_7.next
14222 zero 1
14223 ite 1 2 14222 12796
14224 next 1 700 14223
; dataBuffer_2_cf_intrVec_8.next
14225 zero 1
14226 ite 1 2 14225 12800
14227 next 1 701 14226
; dataBuffer_2_cf_intrVec_9.next
14228 zero 1
14229 ite 1 2 14228 12804
14230 next 1 702 14229
; dataBuffer_2_cf_intrVec_10.next
14231 zero 1
14232 ite 1 2 14231 12808
14233 next 1 703 14232
; dataBuffer_2_cf_intrVec_11.next
14234 zero 1
14235 ite 1 2 14234 12812
14236 next 1 704 14235
; dataBuffer_2_cf_brIdx.next
14237 zero 5
14238 ite 5 2 14237 12764
14239 next 5 705 14238
; dataBuffer_2_cf_crossPageIPFFix.next
14240 zero 1
14241 ite 1 2 14240 12760
14242 next 1 706 14241
; dataBuffer_2_ctrl_src1Type.next
14243 zero 1
14244 ite 1 2 14243 12756
14245 next 1 707 14244
; dataBuffer_2_ctrl_src2Type.next
14246 zero 1
14247 ite 1 2 14246 12752
14248 next 1 708 14247
; dataBuffer_2_ctrl_fuType.next
14249 zero 12
14250 ite 12 2 14249 12748
14251 next 12 709 14250
; dataBuffer_2_ctrl_fuOpType.next
14252 zero 153
14253 ite 153 2 14252 12744
14254 next 153 710 14253
; dataBuffer_2_ctrl_rfSrc1.next
14255 zero 148
14256 ite 148 2 14255 12740
14257 next 148 711 14256
; dataBuffer_2_ctrl_rfSrc2.next
14258 zero 148
14259 ite 148 2 14258 12736
14260 next 148 712 14259
; dataBuffer_2_ctrl_rfWen.next
14261 zero 1
14262 ite 1 2 14261 12732
14263 next 1 713 14262
; dataBuffer_2_ctrl_rfDest.next
14264 zero 148
14265 ite 148 2 14264 12728
14266 next 148 714 14265
; dataBuffer_2_data_imm.next
14267 zero 7
14268 ite 7 2 14267 12724
14269 next 7 715 14268
; dataBuffer_3_cf_instr.next
14270 zero 7
14271 ite 7 2 14270 12837
14272 next 7 716 14271
; dataBuffer_3_cf_pc.next
14273 zero 58
14274 ite 58 2 14273 12833
14275 next 58 717 14274
; dataBuffer_3_cf_pnpc.next
14276 zero 58
14277 ite 58 2 14276 12829
14278 next 58 718 14277
; dataBuffer_3_cf_exceptionVec_1.next
14279 zero 1
14280 ite 1 2 14279 12817
14281 next 1 719 14280
; dataBuffer_3_cf_exceptionVec_2.next
14282 zero 1
14283 ite 1 2 14282 12821
14284 next 1 720 14283
; dataBuffer_3_cf_exceptionVec_12.next
14285 zero 1
14286 ite 1 2 14285 12825
14287 next 1 721 14286
; dataBuffer_3_cf_intrVec_0.next
14288 zero 1
14289 ite 1 2 14288 12769
14290 next 1 722 14289
; dataBuffer_3_cf_intrVec_1.next
14291 zero 1
14292 ite 1 2 14291 12773
14293 next 1 723 14292
; dataBuffer_3_cf_intrVec_2.next
14294 zero 1
14295 ite 1 2 14294 12777
14296 next 1 724 14295
; dataBuffer_3_cf_intrVec_3.next
14297 zero 1
14298 ite 1 2 14297 12781
14299 next 1 725 14298
; dataBuffer_3_cf_intrVec_4.next
14300 zero 1
14301 ite 1 2 14300 12785
14302 next 1 726 14301
; dataBuffer_3_cf_intrVec_5.next
14303 zero 1
14304 ite 1 2 14303 12789
14305 next 1 727 14304
; dataBuffer_3_cf_intrVec_6.next
14306 zero 1
14307 ite 1 2 14306 12793
14308 next 1 728 14307
; dataBuffer_3_cf_intrVec_7.next
14309 zero 1
14310 ite 1 2 14309 12797
14311 next 1 729 14310
; dataBuffer_3_cf_intrVec_8.next
14312 zero 1
14313 ite 1 2 14312 12801
14314 next 1 730 14313
; dataBuffer_3_cf_intrVec_9.next
14315 zero 1
14316 ite 1 2 14315 12805
14317 next 1 731 14316
; dataBuffer_3_cf_intrVec_10.next
14318 zero 1
14319 ite 1 2 14318 12809
14320 next 1 732 14319
; dataBuffer_3_cf_intrVec_11.next
14321 zero 1
14322 ite 1 2 14321 12813
14323 next 1 733 14322
; dataBuffer_3_cf_brIdx.next
14324 zero 5
14325 ite 5 2 14324 12765
14326 next 5 734 14325
; dataBuffer_3_cf_crossPageIPFFix.next
14327 zero 1
14328 ite 1 2 14327 12761
14329 next 1 735 14328
; dataBuffer_3_ctrl_src1Type.next
14330 zero 1
14331 ite 1 2 14330 12757
14332 next 1 736 14331
; dataBuffer_3_ctrl_src2Type.next
14333 zero 1
14334 ite 1 2 14333 12753
14335 next 1 737 14334
; dataBuffer_3_ctrl_fuType.next
14336 zero 12
14337 ite 12 2 14336 12749
14338 next 12 738 14337
; dataBuffer_3_ctrl_fuOpType.next
14339 zero 153
14340 ite 153 2 14339 12745
14341 next 153 739 14340
; dataBuffer_3_ctrl_rfSrc1.next
14342 zero 148
14343 ite 148 2 14342 12741
14344 next 148 740 14343
; dataBuffer_3_ctrl_rfSrc2.next
14345 zero 148
14346 ite 148 2 14345 12737
14347 next 148 741 14346
; dataBuffer_3_ctrl_rfWen.next
14348 zero 1
14349 ite 1 2 14348 12733
14350 next 1 742 14349
; dataBuffer_3_ctrl_rfDest.next
14351 zero 148
14352 ite 148 2 14351 12729
14353 next 148 743 14352
; dataBuffer_3_data_imm.next
14354 zero 7
14355 ite 7 2 14354 12725
14356 next 7 744 14355
; ringBufferHead.next
14357 zero 51
14358 ite 51 2 14357 12851
14359 next 51 745 14358
; ringBufferTail.next
14360 zero 51
14361 ite 51 2 14360 12854
14362 next 51 746 14361
; c.next
14363 zero 7
14364 ite 7 2 14363 12871
14365 next 7 747 14364
; _resetCount.next
14366 uext 51 749 1
14367 one 1
14368 uext 51 14367 1
14369 add 51 14366 14368
14370 slice 1 14369 0 0
14371 ite 1 12874 14370 749
14372 next 1 749 14371
