#ifndef __CMUCAL_VCLK_H__
#define __CMUCAL_VCLK_H__

#include "../../cmucal.h"

enum vclk_id {

/* DVFS VCLK*/
    VCLK_VDDI = DFS_VCLK_TYPE,
    VCLK_VDD_ALIVE,
    VCLK_VDD_CHUB,
    VCLK_VDD_CPUCL0,
    VCLK_VDD_CPUCL1,
	end_of_dfs_vclk,
	num_of_dfs_vclk = end_of_dfs_vclk - DFS_VCLK_TYPE,

/* SPECIAL VCLK*/
    VCLK_DIV_CLKCMU_AUD_CPU = (MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE,
    VCLK_DIV_CLKCMU_CPUCL0_SWITCH,
    VCLK_DIV_CLKCMU_CPUCL1_SWITCH,
    VCLK_DIV_CLKCMU_CIS_CLK0,
    VCLK_DIV_CLKCMU_CIS_CLK1,
    VCLK_DIV_CLKCMU_CIS_CLK2,
    VCLK_DIV_CLKCMU_CIS_CLK3,
    VCLK_DIV_CLKCMU_CIS_CLK4,
    VCLK_DIV_CLKCMU_CIS_CLK5,
    VCLK_DIV_CLKCMU_CMU_BOOST_TOP,
    VCLK_DIV_CLKCMU_CMU_BOOST,
    VCLK_DIV_CLKCMU_CMU_BOOST_CPU,
    VCLK_DIV_CLKCMU_CMU_BOOST_MIF,
    VCLK_DIV_CLKCMU_DPU_DSIM,
    VCLK_MUX_CLKCMU_G3D_NOC,
    VCLK_DIV_CLKCMU_HSI_UFS_EMBD,
    VCLK_DIV_CLKCMU_NOCL0_SC,
    VCLK_DIV_CLKCMU_PERI_MMC_CARD,
    VCLK_DIV_CLKCMU_PERI_IP,
    VCLK_DIV_CLKCMU_USB_NOC,
    VCLK_DIV_CLKCMU_USB_USB20DRD,
    VCLK_DIV_CLKCMU_ALIVE_NOC,
    VCLK_DIV_CLKCMU_CSIS_DCPHY,
    VCLK_DIV_CLKCMU_ICPU_NOCD_0,
    VCLK_DIV_CLKCMU_ICPU_NOCD_1,
    VCLK_MUX_CLKCMU_ICPU_NOC_0,
    VCLK_DIV_CLK_ALIVE_OSCCLK_RCO_CMGP,
    VCLK_DIV_CLK_ALIVE_OSCCLK_RCO_CHUB,
    VCLK_DIV_CLK_ALIVE_OSCCLK_RCO_SPMI,
    VCLK_DIV_CLK_ALIVE_OSCCLK_MIF,
    VCLK_DIV_CLK_ALIVE_OSCCLK_SOC,
    VCLK_DIV_CLK_ALIVE_OSCCLK_CLKOUT,
    VCLK_DIV_CLK_ALIVE_OSCCLK_USB_LINK,
    VCLK_DIV_CLK_ALIVE_OSCCLK_WLBT,
    VCLK_DIV_CLK_ALIVE_CMGP_PERI_ALIVE,
    VCLK_DIV_CLK_ALIVE_CMGP_NOC,
    VCLK_DIV_CLK_ALIVE_CHUB_NOC,
    VCLK_CMU_ALIVE_CLKOUT0,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_CLK_AUD_CPU_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK,
    VCLK_DIV_CLK_AUD_USB_NOC,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
    VCLK_CLK_BLK_AUD_UID_RSTnSYNC_CLK_AUD_FM_IPCLKPORT_CLK,
    VCLK_CLK_BLK_AUD_UID_ECU_AUD_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CHUB_UID_RSTnSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CHUB_UID_RSTnSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_i_sclk,
    VCLK_CLK_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_DPU_UID_RSTnSYNC_SR_CLK_DPU_ECU_IPCLKPORT_CLK,
    VCLK_CLK_BLK_G3D_UID_PPMU_D_G3D_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_G3D_UID_ECU_G3D_IPCLKPORT_CLK,
    VCLK_CLK_BLK_HSI_UID_ECU_HSI_IPCLKPORT_CLK,
    VCLK_CLK_BLK_MFC_UID_RSTnSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK,
    VCLK_CLK_BLK_MFC_UID_ECU_MFC_IPCLKPORT_CLK,
    VCLK_CLK_BLK_MIF0_UID_RSTnSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK,
    VCLK_CLK_BLK_MIF1_UID_RSTnSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK,
    VCLK_CLK_BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKM,
    VCLK_CLK_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_CLK,
    VCLK_CLK_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_CLK,
    VCLK_CLK_BLK_PERI_UID_RSTnSYNC_SR_CLK_PERI_USI00_USI_IPCLKPORT_CLK,
    VCLK_CLK_BLK_PERI_UID_RSTnSYNC_SR_CLK_PERI_USI01_USI_IPCLKPORT_CLK,
    VCLK_CLK_BLK_PERI_UID_USI02_USI_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_PERI_UID_USI03_USI_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_PERI_UID_USI04_USI_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_PERI_UID_RSTnSYNC_SR_CLK_PERI_USI05_USI_IPCLKPORT_CLK,
    VCLK_CLK_BLK_PERI_UID_USI06_USI_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_PERI_UID_RSTnSYNC_SR_CLK_PERI_UART_DBG_IPCLKPORT_CLK,
    VCLK_CLK_BLK_PERI_UID_USI05_I2C_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_PERI_UID_DFTMUX_PERIMMC_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK,
    VCLK_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK,
    VCLK_CLK_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_26,
    VCLK_CLK_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK,
    VCLK_CLK_BLK_CSIS_UID_RSTnSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK,
    VCLK_CLK_BLK_CSTAT_UID_RSTnSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK,
    VCLK_CLK_BLK_M2M_UID_RSTnSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK,
    VCLK_CLK_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_i_pclk,
    VCLK_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK,
    VCLK_CLK_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_i_sclk,
    VCLK_CLK_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK,
    VCLK_CLK_BLK_ICPU_UID_RSTnSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    VCLK_CLK_BLK_ICPU_UID_RSTnSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK,
    VCLK_CLK_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK,
    VCLK_BLK_CPUCL1_UID_CLUSTER0_IPCLKPORT_CORECLK_HC,
    VCLK_CLK_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK,
    VCLK_CLK_BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_i_clk,
    VCLK_CLK_BLK_CPUCL0_GLB_UID_RSTnSYNC_SR_CLK_CPUCL0_GLB_ECU_IPCLKPORT_CLK,
	VCLK_DIV_CLK_PERI_USI00_USI,
	VCLK_DIV_CLK_PERI_USI01_USI,
	VCLK_DIV_CLK_PERI_USI02_USI,
	VCLK_DIV_CLK_PERI_USI03_USI,
	VCLK_DIV_CLK_PERI_USI04_USI,
	VCLK_DIV_CLK_PERI_USI05_USI,
	VCLK_DIV_CLK_PERI_USI06_USI,
	end_of_vclk,
	num_of_vclk = end_of_vclk - ((MASK_OF_ID & end_of_dfs_vclk) | VCLK_TYPE),

	end_of_common_vclk,
	num_of_common_vclk = end_of_common_vclk - ((MASK_OF_ID & end_of_vclk) | COMMON_VCLK_TYPE),

/* GATE VCLK*/
	end_of_gate_vclk,
	num_of_gate_vclk = end_of_gate_vclk - ((MASK_OF_ID & end_of_common_vclk) | GATE_VCLK_TYPE),
};
#endif
