Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 27 06:37:57 2025
| Host         : Kobe_Jr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg/seg_an_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 4.107ns (67.853%)  route 1.946ns (32.147%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  seven_seg/seg_an_reg[1]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seven_seg/seg_an_reg[1]/Q
                         net (fo=1, routed)           1.946     2.365    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.688     6.053 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.053    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/seg_an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.806ns  (logic 3.999ns (68.871%)  route 1.807ns (31.129%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  seven_seg/seg_an_reg[0]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seven_seg/seg_an_reg[0]/Q
                         net (fo=1, routed)           1.807     2.263    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.543     5.806 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.806    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/seg_an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.800ns  (logic 4.137ns (71.331%)  route 1.663ns (28.669%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  seven_seg/seg_an_reg[3]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seven_seg/seg_an_reg[3]/Q
                         net (fo=1, routed)           1.663     2.082    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.718     5.800 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.800    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/seg_an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.759ns  (logic 4.045ns (70.245%)  route 1.714ns (29.755%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  seven_seg/seg_an_reg[2]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seven_seg/seg_an_reg[2]/Q
                         net (fo=1, routed)           1.714     2.170    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589     5.759 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.759    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg/seg_an_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.487ns  (logic 0.608ns (40.889%)  route 0.879ns (59.111%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  twobit_counter/cnt_reg[0]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  twobit_counter/cnt_reg[0]/Q
                         net (fo=6, routed)           0.879     1.335    decoder/cnt[0]
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.152     1.487 r  decoder/seg_an[3]_i_1/O
                         net (fo=1, routed)           0.000     1.487    seven_seg/D[3]
    SLICE_X43Y78         FDRE                                         r  seven_seg/seg_an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg/seg_an_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.485ns  (logic 0.608ns (40.944%)  route 0.877ns (59.056%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  twobit_counter/cnt_reg[0]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  twobit_counter/cnt_reg[0]/Q
                         net (fo=6, routed)           0.877     1.333    decoder/cnt[0]
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.152     1.485 r  decoder/seg_an[1]_i_1/O
                         net (fo=1, routed)           0.000     1.485    seven_seg/D[1]
    SLICE_X43Y78         FDRE                                         r  seven_seg/seg_an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg/seg_an_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.459ns  (logic 0.580ns (39.754%)  route 0.879ns (60.246%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  twobit_counter/cnt_reg[0]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  twobit_counter/cnt_reg[0]/Q
                         net (fo=6, routed)           0.879     1.335    decoder/cnt[0]
    SLICE_X43Y78         LUT2 (Prop_lut2_I0_O)        0.124     1.459 r  decoder/seg_an[2]_i_1/O
                         net (fo=1, routed)           0.000     1.459    seven_seg/D[2]
    SLICE_X43Y78         FDRE                                         r  seven_seg/seg_an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg/seg_an_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.457ns  (logic 0.580ns (39.809%)  route 0.877ns (60.191%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  twobit_counter/cnt_reg[0]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  twobit_counter/cnt_reg[0]/Q
                         net (fo=6, routed)           0.877     1.333    decoder/cnt[0]
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.124     1.457 r  decoder/seg_an[0]_i_1/O
                         net (fo=1, routed)           0.000     1.457    seven_seg/D[0]
    SLICE_X43Y78         FDRE                                         r  seven_seg/seg_an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            twobit_counter/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.444ns  (logic 0.746ns (51.676%)  route 0.698ns (48.324%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  twobit_counter/cnt_reg[1]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  twobit_counter/cnt_reg[1]/Q
                         net (fo=5, routed)           0.698     1.117    twobit_counter/cnt[1]
    SLICE_X43Y78         LUT2 (Prop_lut2_I0_O)        0.327     1.444 r  twobit_counter/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.444    twobit_counter/cnt[1]_i_1_n_0
    SLICE_X43Y78         FDRE                                         r  twobit_counter/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            twobit_counter/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.247ns  (logic 0.580ns (46.512%)  route 0.667ns (53.488%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  twobit_counter/cnt_reg[0]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  twobit_counter/cnt_reg[0]/Q
                         net (fo=6, routed)           0.667     1.123    twobit_counter/cnt[0]
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124     1.247 r  twobit_counter/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.247    twobit_counter/cnt[0]_i_1_n_0
    SLICE_X43Y78         FDRE                                         r  twobit_counter/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 twobit_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg/seg_an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.226ns (66.546%)  route 0.114ns (33.454%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  twobit_counter/cnt_reg[1]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  twobit_counter/cnt_reg[1]/Q
                         net (fo=5, routed)           0.114     0.242    decoder/cnt[1]
    SLICE_X43Y78         LUT2 (Prop_lut2_I0_O)        0.098     0.340 r  decoder/seg_an[0]_i_1/O
                         net (fo=1, routed)           0.000     0.340    seven_seg/D[0]
    SLICE_X43Y78         FDRE                                         r  seven_seg/seg_an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg/seg_an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.226ns (66.350%)  route 0.115ns (33.650%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  twobit_counter/cnt_reg[1]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  twobit_counter/cnt_reg[1]/Q
                         net (fo=5, routed)           0.115     0.243    decoder/cnt[1]
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.098     0.341 r  decoder/seg_an[2]_i_1/O
                         net (fo=1, routed)           0.000     0.341    seven_seg/D[2]
    SLICE_X43Y78         FDRE                                         r  seven_seg/seg_an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg/seg_an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.229ns (66.839%)  route 0.114ns (33.161%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  twobit_counter/cnt_reg[1]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  twobit_counter/cnt_reg[1]/Q
                         net (fo=5, routed)           0.114     0.242    decoder/cnt[1]
    SLICE_X43Y78         LUT2 (Prop_lut2_I0_O)        0.101     0.343 r  decoder/seg_an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.343    seven_seg/D[1]
    SLICE_X43Y78         FDRE                                         r  seven_seg/seg_an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg/seg_an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.230ns (66.741%)  route 0.115ns (33.259%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  twobit_counter/cnt_reg[1]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  twobit_counter/cnt_reg[1]/Q
                         net (fo=5, routed)           0.115     0.243    decoder/cnt[1]
    SLICE_X43Y78         LUT2 (Prop_lut2_I0_O)        0.102     0.345 r  decoder/seg_an[3]_i_1/O
                         net (fo=1, routed)           0.000     0.345    seven_seg/D[3]
    SLICE_X43Y78         FDRE                                         r  seven_seg/seg_an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            twobit_counter/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.184ns (44.337%)  route 0.231ns (55.663%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  twobit_counter/cnt_reg[0]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  twobit_counter/cnt_reg[0]/Q
                         net (fo=6, routed)           0.231     0.372    twobit_counter/cnt[0]
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.043     0.415 r  twobit_counter/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.415    twobit_counter/cnt[1]_i_1_n_0
    SLICE_X43Y78         FDRE                                         r  twobit_counter/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            twobit_counter/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.604%)  route 0.231ns (55.396%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  twobit_counter/cnt_reg[0]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  twobit_counter/cnt_reg[0]/Q
                         net (fo=6, routed)           0.231     0.372    twobit_counter/cnt[0]
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.417 r  twobit_counter/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.417    twobit_counter/cnt[0]_i_1_n_0
    SLICE_X43Y78         FDRE                                         r  twobit_counter/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/seg_an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.428ns (81.239%)  route 0.330ns (18.761%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  seven_seg/seg_an_reg[3]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  seven_seg/seg_an_reg[3]/Q
                         net (fo=1, routed)           0.330     0.458    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         1.300     1.758 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.758    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/seg_an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.385ns (77.918%)  route 0.392ns (22.082%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  seven_seg/seg_an_reg[0]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seven_seg/seg_an_reg[0]/Q
                         net (fo=1, routed)           0.392     0.533    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.244     1.777 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.777    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/seg_an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.431ns (80.002%)  route 0.358ns (19.998%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  seven_seg/seg_an_reg[2]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seven_seg/seg_an_reg[2]/Q
                         net (fo=1, routed)           0.358     0.499    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         1.290     1.788 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.788    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/seg_an_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.396ns (75.263%)  route 0.459ns (24.737%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  seven_seg/seg_an_reg[1]/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  seven_seg/seg_an_reg[1]/Q
                         net (fo=1, routed)           0.459     0.587    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.268     1.855 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.855    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------





