ARM GAS  C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f3xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.global	SystemCoreClock
  18              		.section	.data.SystemCoreClock,"aw"
  19              		.align	2
  22              	SystemCoreClock:
  23 0000 00A24A04 		.word	72000000
  24              		.global	AHBPrescTable
  25              		.section	.rodata.AHBPrescTable,"a"
  26              		.align	2
  29              	AHBPrescTable:
  30 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
  30      00000000 
  30      01020304 
  30      06
  31 000d 070809   		.ascii	"\007\010\011"
  32              		.global	APBPrescTable
  33              		.section	.rodata.APBPrescTable,"a"
  34              		.align	2
  37              	APBPrescTable:
  38 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
  38      01020304 
  39              		.section	.text.SystemInit,"ax",%progbits
  40              		.align	1
  41              		.global	SystemInit
  42              		.arch armv7e-m
  43              		.syntax unified
  44              		.thumb
  45              		.thumb_func
  46              		.fpu fpv4-sp-d16
  48              	SystemInit:
  49              	.LFB123:
  50              		.file 1 "Core/Src/system_stm32f3xx.c"
   1:Core/Src/system_stm32f3xx.c **** /**
   2:Core/Src/system_stm32f3xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32f3xx.c ****   * @file    system_stm32f3xx.c
   4:Core/Src/system_stm32f3xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32f3xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32f3xx.c ****   *
   7:Core/Src/system_stm32f3xx.c ****   * 1. This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32f3xx.c ****   *    user application:
   9:Core/Src/system_stm32f3xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Core/Src/system_stm32f3xx.c ****   *                      before branch to main program. This call is made inside
ARM GAS  C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s 			page 2


  11:Core/Src/system_stm32f3xx.c ****   *                      the "startup_stm32f3xx.s" file.
  12:Core/Src/system_stm32f3xx.c ****   *
  13:Core/Src/system_stm32f3xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32f3xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32f3xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32f3xx.c ****   *
  17:Core/Src/system_stm32f3xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32f3xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32f3xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32f3xx.c ****   *
  21:Core/Src/system_stm32f3xx.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  22:Core/Src/system_stm32f3xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f3xx.s" file, to
  23:Core/Src/system_stm32f3xx.c ****   *    configure the system clock before to branch to main program.
  24:Core/Src/system_stm32f3xx.c ****   *
  25:Core/Src/system_stm32f3xx.c ****   * 3. This file configures the system clock as follows:
  26:Core/Src/system_stm32f3xx.c ****   *=============================================================================
  27:Core/Src/system_stm32f3xx.c ****   *                         Supported STM32F3xx device
  28:Core/Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  29:Core/Src/system_stm32f3xx.c ****   *        System Clock source                    | HSI
  30:Core/Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  31:Core/Src/system_stm32f3xx.c ****   *        SYSCLK(Hz)                             | 8000000
  32:Core/Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  33:Core/Src/system_stm32f3xx.c ****   *        HCLK(Hz)                               | 8000000
  34:Core/Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  35:Core/Src/system_stm32f3xx.c ****   *        AHB Prescaler                          | 1
  36:Core/Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  37:Core/Src/system_stm32f3xx.c ****   *        APB2 Prescaler                         | 1
  38:Core/Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  39:Core/Src/system_stm32f3xx.c ****   *        APB1 Prescaler                         | 1
  40:Core/Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  41:Core/Src/system_stm32f3xx.c ****   *        USB Clock                              | DISABLE
  42:Core/Src/system_stm32f3xx.c ****   *-----------------------------------------------------------------------------
  43:Core/Src/system_stm32f3xx.c ****   *=============================================================================
  44:Core/Src/system_stm32f3xx.c ****   ******************************************************************************
  45:Core/Src/system_stm32f3xx.c ****   * @attention
  46:Core/Src/system_stm32f3xx.c ****   *
  47:Core/Src/system_stm32f3xx.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  48:Core/Src/system_stm32f3xx.c ****   * All rights reserved.</center></h2>
  49:Core/Src/system_stm32f3xx.c ****   *
  50:Core/Src/system_stm32f3xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  51:Core/Src/system_stm32f3xx.c ****   * the "License"; You may not use this file except in compliance with the
  52:Core/Src/system_stm32f3xx.c ****   * License. You may obtain a copy of the License at:
  53:Core/Src/system_stm32f3xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  54:Core/Src/system_stm32f3xx.c ****   *
  55:Core/Src/system_stm32f3xx.c ****   ******************************************************************************
  56:Core/Src/system_stm32f3xx.c ****   */
  57:Core/Src/system_stm32f3xx.c **** 
  58:Core/Src/system_stm32f3xx.c **** /** @addtogroup CMSIS
  59:Core/Src/system_stm32f3xx.c ****   * @{
  60:Core/Src/system_stm32f3xx.c ****   */
  61:Core/Src/system_stm32f3xx.c **** 
  62:Core/Src/system_stm32f3xx.c **** /** @addtogroup stm32f3xx_system
  63:Core/Src/system_stm32f3xx.c ****   * @{
  64:Core/Src/system_stm32f3xx.c ****   */
  65:Core/Src/system_stm32f3xx.c **** 
  66:Core/Src/system_stm32f3xx.c **** /** @addtogroup STM32F3xx_System_Private_Includes
  67:Core/Src/system_stm32f3xx.c ****   * @{
ARM GAS  C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s 			page 3


  68:Core/Src/system_stm32f3xx.c ****   */
  69:Core/Src/system_stm32f3xx.c **** 
  70:Core/Src/system_stm32f3xx.c **** #include "stm32f303x8.h"
  71:Core/Src/system_stm32f3xx.c **** 
  72:Core/Src/system_stm32f3xx.c **** /**
  73:Core/Src/system_stm32f3xx.c ****   * @}
  74:Core/Src/system_stm32f3xx.c ****   */
  75:Core/Src/system_stm32f3xx.c **** 
  76:Core/Src/system_stm32f3xx.c **** /** @addtogroup STM32F3xx_System_Private_TypesDefinitions
  77:Core/Src/system_stm32f3xx.c ****   * @{
  78:Core/Src/system_stm32f3xx.c ****   */
  79:Core/Src/system_stm32f3xx.c **** 
  80:Core/Src/system_stm32f3xx.c **** /**
  81:Core/Src/system_stm32f3xx.c ****   * @}
  82:Core/Src/system_stm32f3xx.c ****   */
  83:Core/Src/system_stm32f3xx.c **** 
  84:Core/Src/system_stm32f3xx.c **** /** @addtogroup STM32F3xx_System_Private_Defines
  85:Core/Src/system_stm32f3xx.c ****   * @{
  86:Core/Src/system_stm32f3xx.c ****   */
  87:Core/Src/system_stm32f3xx.c **** #if !defined  (HSE_VALUE) 
  88:Core/Src/system_stm32f3xx.c ****   #define HSE_VALUE    ((uint32_t)8000000) /*!< Default value of the External oscillator in Hz.
  89:Core/Src/system_stm32f3xx.c ****                                                 This value can be provided and adapted by the user 
  90:Core/Src/system_stm32f3xx.c **** #endif /* HSE_VALUE */
  91:Core/Src/system_stm32f3xx.c **** 
  92:Core/Src/system_stm32f3xx.c **** #if !defined  (HSI_VALUE)
  93:Core/Src/system_stm32f3xx.c ****   #define HSI_VALUE    ((uint32_t)8000000) /*!< Default value of the Internal oscillator in Hz.
  94:Core/Src/system_stm32f3xx.c ****                                                 This value can be provided and adapted by the user 
  95:Core/Src/system_stm32f3xx.c **** #endif /* HSI_VALUE */
  96:Core/Src/system_stm32f3xx.c **** 
  97:Core/Src/system_stm32f3xx.c **** /* Note: Following vector table addresses must be defined in line with linker
  98:Core/Src/system_stm32f3xx.c ****          configuration. */
  99:Core/Src/system_stm32f3xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
 100:Core/Src/system_stm32f3xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
 101:Core/Src/system_stm32f3xx.c ****      remap of boot address selected */
 102:Core/Src/system_stm32f3xx.c **** /* #define USER_VECT_TAB_ADDRESS */
 103:Core/Src/system_stm32f3xx.c **** 
 104:Core/Src/system_stm32f3xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 105:Core/Src/system_stm32f3xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 106:Core/Src/system_stm32f3xx.c ****      in Sram else user remap will be done in Flash. */
 107:Core/Src/system_stm32f3xx.c **** /* #define VECT_TAB_SRAM */
 108:Core/Src/system_stm32f3xx.c **** #if defined(VECT_TAB_SRAM)
 109:Core/Src/system_stm32f3xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
 110:Core/Src/system_stm32f3xx.c ****                                                      This value must be a multiple of 0x200. */
 111:Core/Src/system_stm32f3xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 112:Core/Src/system_stm32f3xx.c ****                                                      This value must be a multiple of 0x200. */
 113:Core/Src/system_stm32f3xx.c **** #else
 114:Core/Src/system_stm32f3xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 115:Core/Src/system_stm32f3xx.c ****                                                      This value must be a multiple of 0x200. */
 116:Core/Src/system_stm32f3xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 117:Core/Src/system_stm32f3xx.c ****                                                      This value must be a multiple of 0x200. */
 118:Core/Src/system_stm32f3xx.c **** #endif /* VECT_TAB_SRAM */
 119:Core/Src/system_stm32f3xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 120:Core/Src/system_stm32f3xx.c **** 
 121:Core/Src/system_stm32f3xx.c **** /******************************************************************************/
 122:Core/Src/system_stm32f3xx.c **** /**
 123:Core/Src/system_stm32f3xx.c ****   * @}
 124:Core/Src/system_stm32f3xx.c ****   */
ARM GAS  C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s 			page 4


 125:Core/Src/system_stm32f3xx.c **** 
 126:Core/Src/system_stm32f3xx.c **** /** @addtogroup STM32F3xx_System_Private_Macros
 127:Core/Src/system_stm32f3xx.c ****   * @{
 128:Core/Src/system_stm32f3xx.c ****   */
 129:Core/Src/system_stm32f3xx.c **** 
 130:Core/Src/system_stm32f3xx.c **** /**
 131:Core/Src/system_stm32f3xx.c ****   * @}
 132:Core/Src/system_stm32f3xx.c ****   */
 133:Core/Src/system_stm32f3xx.c **** 
 134:Core/Src/system_stm32f3xx.c **** /** @addtogroup STM32F3xx_System_Private_Variables
 135:Core/Src/system_stm32f3xx.c ****   * @{
 136:Core/Src/system_stm32f3xx.c ****   */
 137:Core/Src/system_stm32f3xx.c ****   /* This variable is updated in three ways:
 138:Core/Src/system_stm32f3xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 139:Core/Src/system_stm32f3xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 140:Core/Src/system_stm32f3xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 141:Core/Src/system_stm32f3xx.c ****          Note: If you use this function to configure the system clock there is no need to
 142:Core/Src/system_stm32f3xx.c ****                call the 2 first functions listed above, since SystemCoreClock variable is 
 143:Core/Src/system_stm32f3xx.c ****                updated automatically.
 144:Core/Src/system_stm32f3xx.c ****   */
 145:Core/Src/system_stm32f3xx.c **** uint32_t SystemCoreClock = 72000000;
 146:Core/Src/system_stm32f3xx.c **** 
 147:Core/Src/system_stm32f3xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 148:Core/Src/system_stm32f3xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 149:Core/Src/system_stm32f3xx.c **** 
 150:Core/Src/system_stm32f3xx.c **** /**
 151:Core/Src/system_stm32f3xx.c ****   * @}
 152:Core/Src/system_stm32f3xx.c ****   */
 153:Core/Src/system_stm32f3xx.c **** 
 154:Core/Src/system_stm32f3xx.c **** /** @addtogroup STM32F3xx_System_Private_FunctionPrototypes
 155:Core/Src/system_stm32f3xx.c ****   * @{
 156:Core/Src/system_stm32f3xx.c ****   */
 157:Core/Src/system_stm32f3xx.c **** 
 158:Core/Src/system_stm32f3xx.c **** /**
 159:Core/Src/system_stm32f3xx.c ****   * @}
 160:Core/Src/system_stm32f3xx.c ****   */
 161:Core/Src/system_stm32f3xx.c **** 
 162:Core/Src/system_stm32f3xx.c **** /** @addtogroup STM32F3xx_System_Private_Functions
 163:Core/Src/system_stm32f3xx.c ****   * @{
 164:Core/Src/system_stm32f3xx.c ****   */
 165:Core/Src/system_stm32f3xx.c **** 
 166:Core/Src/system_stm32f3xx.c **** /**
 167:Core/Src/system_stm32f3xx.c ****   * @brief  Setup the microcontroller system
 168:Core/Src/system_stm32f3xx.c ****   * @param  None
 169:Core/Src/system_stm32f3xx.c ****   * @retval None
 170:Core/Src/system_stm32f3xx.c ****   */
 171:Core/Src/system_stm32f3xx.c **** void SystemInit(void)
 172:Core/Src/system_stm32f3xx.c **** {
  51              		.loc 1 172 1
  52              		.cfi_startproc
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 1, uses_anonymous_args = 0
  55              		@ link register save eliminated.
  56 0000 80B4     		push	{r7}
  57              	.LCFI0:
  58              		.cfi_def_cfa_offset 4
  59              		.cfi_offset 7, -4
ARM GAS  C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s 			page 5


  60 0002 00AF     		add	r7, sp, #0
  61              	.LCFI1:
  62              		.cfi_def_cfa_register 7
 173:Core/Src/system_stm32f3xx.c **** /* FPU settings --------------------------------------------------------------*/
 174:Core/Src/system_stm32f3xx.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 175:Core/Src/system_stm32f3xx.c ****   SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  63              		.loc 1 175 14
  64 0004 064B     		ldr	r3, .L2
  65 0006 D3F88830 		ldr	r3, [r3, #136]
  66 000a 054A     		ldr	r2, .L2
  67 000c 43F47003 		orr	r3, r3, #15728640
  68 0010 C2F88830 		str	r3, [r2, #136]
 176:Core/Src/system_stm32f3xx.c **** #endif
 177:Core/Src/system_stm32f3xx.c **** 
 178:Core/Src/system_stm32f3xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 179:Core/Src/system_stm32f3xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 180:Core/Src/system_stm32f3xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM 
 181:Core/Src/system_stm32f3xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 182:Core/Src/system_stm32f3xx.c **** }
  69              		.loc 1 182 1
  70 0014 00BF     		nop
  71 0016 BD46     		mov	sp, r7
  72              	.LCFI2:
  73              		.cfi_def_cfa_register 13
  74              		@ sp needed
  75 0018 5DF8047B 		ldr	r7, [sp], #4
  76              	.LCFI3:
  77              		.cfi_restore 7
  78              		.cfi_def_cfa_offset 0
  79 001c 7047     		bx	lr
  80              	.L3:
  81 001e 00BF     		.align	2
  82              	.L2:
  83 0020 00ED00E0 		.word	-536810240
  84              		.cfi_endproc
  85              	.LFE123:
  87              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  88              		.align	1
  89              		.global	SystemCoreClockUpdate
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  93              		.fpu fpv4-sp-d16
  95              	SystemCoreClockUpdate:
  96              	.LFB124:
 183:Core/Src/system_stm32f3xx.c **** 
 184:Core/Src/system_stm32f3xx.c **** /**
 185:Core/Src/system_stm32f3xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 186:Core/Src/system_stm32f3xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 187:Core/Src/system_stm32f3xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 188:Core/Src/system_stm32f3xx.c ****   *         other parameters.
 189:Core/Src/system_stm32f3xx.c ****   *
 190:Core/Src/system_stm32f3xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 191:Core/Src/system_stm32f3xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 192:Core/Src/system_stm32f3xx.c ****   *         based on this variable will be incorrect.
 193:Core/Src/system_stm32f3xx.c ****   *
 194:Core/Src/system_stm32f3xx.c ****   * @note   - The system frequency computed by this function is not the real
ARM GAS  C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s 			page 6


 195:Core/Src/system_stm32f3xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 196:Core/Src/system_stm32f3xx.c ****   *           constant and the selected clock source:
 197:Core/Src/system_stm32f3xx.c ****   *
 198:Core/Src/system_stm32f3xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 199:Core/Src/system_stm32f3xx.c ****   *
 200:Core/Src/system_stm32f3xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 201:Core/Src/system_stm32f3xx.c ****   *
 202:Core/Src/system_stm32f3xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
 203:Core/Src/system_stm32f3xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 204:Core/Src/system_stm32f3xx.c ****   *
 205:Core/Src/system_stm32f3xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f3xx_hal.h file (default value
 206:Core/Src/system_stm32f3xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 207:Core/Src/system_stm32f3xx.c ****   *             in voltage and temperature.
 208:Core/Src/system_stm32f3xx.c ****   *
 209:Core/Src/system_stm32f3xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f3xx_hal.h file (default value
 210:Core/Src/system_stm32f3xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 211:Core/Src/system_stm32f3xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 212:Core/Src/system_stm32f3xx.c ****   *              have wrong result.
 213:Core/Src/system_stm32f3xx.c ****   *
 214:Core/Src/system_stm32f3xx.c ****   *         - The result of this function could be not correct when using fractional
 215:Core/Src/system_stm32f3xx.c ****   *           value for HSE crystal.
 216:Core/Src/system_stm32f3xx.c ****   *
 217:Core/Src/system_stm32f3xx.c ****   * @param  None
 218:Core/Src/system_stm32f3xx.c ****   * @retval None
 219:Core/Src/system_stm32f3xx.c ****   */
 220:Core/Src/system_stm32f3xx.c **** void SystemCoreClockUpdate (void)
 221:Core/Src/system_stm32f3xx.c **** {
  97              		.loc 1 221 1
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 16
 100              		@ frame_needed = 1, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 102 0000 80B4     		push	{r7}
 103              	.LCFI4:
 104              		.cfi_def_cfa_offset 4
 105              		.cfi_offset 7, -4
 106 0002 85B0     		sub	sp, sp, #20
 107              	.LCFI5:
 108              		.cfi_def_cfa_offset 24
 109 0004 00AF     		add	r7, sp, #0
 110              	.LCFI6:
 111              		.cfi_def_cfa_register 7
 222:Core/Src/system_stm32f3xx.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 112              		.loc 1 222 12
 113 0006 0023     		movs	r3, #0
 114 0008 FB60     		str	r3, [r7, #12]
 115              		.loc 1 222 21
 116 000a 0023     		movs	r3, #0
 117 000c BB60     		str	r3, [r7, #8]
 118              		.loc 1 222 34
 119 000e 0023     		movs	r3, #0
 120 0010 7B60     		str	r3, [r7, #4]
 121              		.loc 1 222 49
 122 0012 0023     		movs	r3, #0
 123 0014 3B60     		str	r3, [r7]
 223:Core/Src/system_stm32f3xx.c **** 
 224:Core/Src/system_stm32f3xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
ARM GAS  C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s 			page 7


 225:Core/Src/system_stm32f3xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 124              		.loc 1 225 12
 125 0016 2D4B     		ldr	r3, .L12
 126 0018 5B68     		ldr	r3, [r3, #4]
 127              		.loc 1 225 7
 128 001a 03F00C03 		and	r3, r3, #12
 129 001e FB60     		str	r3, [r7, #12]
 226:Core/Src/system_stm32f3xx.c **** 
 227:Core/Src/system_stm32f3xx.c ****   switch (tmp)
 130              		.loc 1 227 3
 131 0020 FB68     		ldr	r3, [r7, #12]
 132 0022 082B     		cmp	r3, #8
 133 0024 11D0     		beq	.L5
 134 0026 FB68     		ldr	r3, [r7, #12]
 135 0028 082B     		cmp	r3, #8
 136 002a 36D8     		bhi	.L6
 137 002c FB68     		ldr	r3, [r7, #12]
 138 002e 002B     		cmp	r3, #0
 139 0030 03D0     		beq	.L7
 140 0032 FB68     		ldr	r3, [r7, #12]
 141 0034 042B     		cmp	r3, #4
 142 0036 04D0     		beq	.L8
 143 0038 2FE0     		b	.L6
 144              	.L7:
 228:Core/Src/system_stm32f3xx.c ****   {
 229:Core/Src/system_stm32f3xx.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
 230:Core/Src/system_stm32f3xx.c ****       SystemCoreClock = HSI_VALUE;
 145              		.loc 1 230 23
 146 003a 254B     		ldr	r3, .L12+4
 147 003c 254A     		ldr	r2, .L12+8
 148 003e 1A60     		str	r2, [r3]
 231:Core/Src/system_stm32f3xx.c ****       break;
 149              		.loc 1 231 7
 150 0040 2FE0     		b	.L9
 151              	.L8:
 232:Core/Src/system_stm32f3xx.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
 233:Core/Src/system_stm32f3xx.c ****       SystemCoreClock = HSE_VALUE;
 152              		.loc 1 233 23
 153 0042 234B     		ldr	r3, .L12+4
 154 0044 234A     		ldr	r2, .L12+8
 155 0046 1A60     		str	r2, [r3]
 234:Core/Src/system_stm32f3xx.c ****       break;
 156              		.loc 1 234 7
 157 0048 2BE0     		b	.L9
 158              	.L5:
 235:Core/Src/system_stm32f3xx.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
 236:Core/Src/system_stm32f3xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 237:Core/Src/system_stm32f3xx.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 159              		.loc 1 237 20
 160 004a 204B     		ldr	r3, .L12
 161 004c 5B68     		ldr	r3, [r3, #4]
 162              		.loc 1 237 15
 163 004e 03F47013 		and	r3, r3, #3932160
 164 0052 BB60     		str	r3, [r7, #8]
 238:Core/Src/system_stm32f3xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 165              		.loc 1 238 22
 166 0054 1D4B     		ldr	r3, .L12
ARM GAS  C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s 			page 8


 167 0056 5B68     		ldr	r3, [r3, #4]
 168              		.loc 1 238 17
 169 0058 03F48033 		and	r3, r3, #65536
 170 005c 7B60     		str	r3, [r7, #4]
 239:Core/Src/system_stm32f3xx.c ****       pllmull = ( pllmull >> 18) + 2;
 171              		.loc 1 239 27
 172 005e BB68     		ldr	r3, [r7, #8]
 173 0060 9B0C     		lsrs	r3, r3, #18
 174              		.loc 1 239 15
 175 0062 0233     		adds	r3, r3, #2
 176 0064 BB60     		str	r3, [r7, #8]
 240:Core/Src/system_stm32f3xx.c **** 
 241:Core/Src/system_stm32f3xx.c **** #if defined (STM32F302xE) || defined (STM32F303xE) || defined (STM32F398xx)
 242:Core/Src/system_stm32f3xx.c ****         predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 243:Core/Src/system_stm32f3xx.c ****       if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 244:Core/Src/system_stm32f3xx.c ****       {
 245:Core/Src/system_stm32f3xx.c ****         /* HSE oscillator clock selected as PREDIV1 clock entry */
 246:Core/Src/system_stm32f3xx.c ****         SystemCoreClock = (HSE_VALUE / predivfactor) * pllmull;
 247:Core/Src/system_stm32f3xx.c ****       }
 248:Core/Src/system_stm32f3xx.c ****       else
 249:Core/Src/system_stm32f3xx.c ****       {
 250:Core/Src/system_stm32f3xx.c ****         /* HSI oscillator clock selected as PREDIV1 clock entry */
 251:Core/Src/system_stm32f3xx.c ****         SystemCoreClock = (HSI_VALUE / predivfactor) * pllmull;
 252:Core/Src/system_stm32f3xx.c ****       }
 253:Core/Src/system_stm32f3xx.c **** #else      
 254:Core/Src/system_stm32f3xx.c ****       if (pllsource == RCC_CFGR_PLLSRC_HSI_DIV2)
 177              		.loc 1 254 10
 178 0066 7B68     		ldr	r3, [r7, #4]
 179 0068 002B     		cmp	r3, #0
 180 006a 06D1     		bne	.L10
 255:Core/Src/system_stm32f3xx.c ****       {
 256:Core/Src/system_stm32f3xx.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 257:Core/Src/system_stm32f3xx.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 181              		.loc 1 257 44
 182 006c BB68     		ldr	r3, [r7, #8]
 183 006e 1A4A     		ldr	r2, .L12+12
 184 0070 02FB03F3 		mul	r3, r2, r3
 185              		.loc 1 257 25
 186 0074 164A     		ldr	r2, .L12+4
 187 0076 1360     		str	r3, [r2]
 258:Core/Src/system_stm32f3xx.c ****       }
 259:Core/Src/system_stm32f3xx.c ****       else
 260:Core/Src/system_stm32f3xx.c ****       {
 261:Core/Src/system_stm32f3xx.c ****         predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 262:Core/Src/system_stm32f3xx.c ****         /* HSE oscillator clock selected as PREDIV1 clock entry */
 263:Core/Src/system_stm32f3xx.c ****         SystemCoreClock = (HSE_VALUE / predivfactor) * pllmull;
 264:Core/Src/system_stm32f3xx.c ****       }
 265:Core/Src/system_stm32f3xx.c **** #endif /* STM32F302xE || STM32F303xE || STM32F398xx */
 266:Core/Src/system_stm32f3xx.c ****       break;
 188              		.loc 1 266 7
 189 0078 13E0     		b	.L9
 190              	.L10:
 261:Core/Src/system_stm32f3xx.c ****         /* HSE oscillator clock selected as PREDIV1 clock entry */
 191              		.loc 1 261 28
 192 007a 144B     		ldr	r3, .L12
 193 007c DB6A     		ldr	r3, [r3, #44]
 261:Core/Src/system_stm32f3xx.c ****         /* HSE oscillator clock selected as PREDIV1 clock entry */
ARM GAS  C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s 			page 9


 194              		.loc 1 261 36
 195 007e 03F00F03 		and	r3, r3, #15
 261:Core/Src/system_stm32f3xx.c ****         /* HSE oscillator clock selected as PREDIV1 clock entry */
 196              		.loc 1 261 22
 197 0082 0133     		adds	r3, r3, #1
 198 0084 3B60     		str	r3, [r7]
 263:Core/Src/system_stm32f3xx.c ****       }
 199              		.loc 1 263 38
 200 0086 134A     		ldr	r2, .L12+8
 201 0088 3B68     		ldr	r3, [r7]
 202 008a B2FBF3F3 		udiv	r3, r2, r3
 263:Core/Src/system_stm32f3xx.c ****       }
 203              		.loc 1 263 54
 204 008e BA68     		ldr	r2, [r7, #8]
 205 0090 02FB03F3 		mul	r3, r2, r3
 263:Core/Src/system_stm32f3xx.c ****       }
 206              		.loc 1 263 25
 207 0094 0E4A     		ldr	r2, .L12+4
 208 0096 1360     		str	r3, [r2]
 209              		.loc 1 266 7
 210 0098 03E0     		b	.L9
 211              	.L6:
 267:Core/Src/system_stm32f3xx.c ****     default: /* HSI used as system clock */
 268:Core/Src/system_stm32f3xx.c ****       SystemCoreClock = HSI_VALUE;
 212              		.loc 1 268 23
 213 009a 0D4B     		ldr	r3, .L12+4
 214 009c 0D4A     		ldr	r2, .L12+8
 215 009e 1A60     		str	r2, [r3]
 269:Core/Src/system_stm32f3xx.c ****       break;
 216              		.loc 1 269 7
 217 00a0 00BF     		nop
 218              	.L9:
 270:Core/Src/system_stm32f3xx.c ****   }
 271:Core/Src/system_stm32f3xx.c ****   /* Compute HCLK clock frequency ----------------*/
 272:Core/Src/system_stm32f3xx.c ****   /* Get HCLK prescaler */
 273:Core/Src/system_stm32f3xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 219              		.loc 1 273 28
 220 00a2 0A4B     		ldr	r3, .L12
 221 00a4 5B68     		ldr	r3, [r3, #4]
 222              		.loc 1 273 52
 223 00a6 1B09     		lsrs	r3, r3, #4
 224 00a8 03F00F03 		and	r3, r3, #15
 225              		.loc 1 273 22
 226 00ac 0B4A     		ldr	r2, .L12+16
 227 00ae D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 228              		.loc 1 273 7
 229 00b0 FB60     		str	r3, [r7, #12]
 274:Core/Src/system_stm32f3xx.c ****   /* HCLK clock frequency */
 275:Core/Src/system_stm32f3xx.c ****   SystemCoreClock >>= tmp;
 230              		.loc 1 275 19
 231 00b2 074B     		ldr	r3, .L12+4
 232 00b4 1A68     		ldr	r2, [r3]
 233 00b6 FB68     		ldr	r3, [r7, #12]
 234 00b8 22FA03F3 		lsr	r3, r2, r3
 235 00bc 044A     		ldr	r2, .L12+4
 236 00be 1360     		str	r3, [r2]
 276:Core/Src/system_stm32f3xx.c **** }
ARM GAS  C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s 			page 10


 237              		.loc 1 276 1
 238 00c0 00BF     		nop
 239 00c2 1437     		adds	r7, r7, #20
 240              	.LCFI7:
 241              		.cfi_def_cfa_offset 4
 242 00c4 BD46     		mov	sp, r7
 243              	.LCFI8:
 244              		.cfi_def_cfa_register 13
 245              		@ sp needed
 246 00c6 5DF8047B 		ldr	r7, [sp], #4
 247              	.LCFI9:
 248              		.cfi_restore 7
 249              		.cfi_def_cfa_offset 0
 250 00ca 7047     		bx	lr
 251              	.L13:
 252              		.align	2
 253              	.L12:
 254 00cc 00100240 		.word	1073876992
 255 00d0 00000000 		.word	SystemCoreClock
 256 00d4 00127A00 		.word	8000000
 257 00d8 00093D00 		.word	4000000
 258 00dc 00000000 		.word	AHBPrescTable
 259              		.cfi_endproc
 260              	.LFE124:
 262              		.text
 263              	.Letext0:
 264              		.file 2 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\machine\\_defau
 265              		.file 3 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\sys\\_stdint.h"
 266              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 267              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 268              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
ARM GAS  C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f3xx.c
C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s:22     .data.SystemCoreClock:0000000000000000 SystemCoreClock
C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s:19     .data.SystemCoreClock:0000000000000000 $d
C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s:29     .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s:26     .rodata.AHBPrescTable:0000000000000000 $d
C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s:37     .rodata.APBPrescTable:0000000000000000 APBPrescTable
C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s:34     .rodata.APBPrescTable:0000000000000000 $d
C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s:40     .text.SystemInit:0000000000000000 $t
C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s:48     .text.SystemInit:0000000000000000 SystemInit
C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s:83     .text.SystemInit:0000000000000020 $d
C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s:88     .text.SystemCoreClockUpdate:0000000000000000 $t
C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s:95     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
C:\Users\worker\AppData\Local\Temp\ccS4QrWg.s:254    .text.SystemCoreClockUpdate:00000000000000cc $d

NO UNDEFINED SYMBOLS
