{
   "ActiveEmotionalView":"Color Coded",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR_0 -pg 1 -lvl 7 -x 2470 -y 90 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -lvl 7 -x 2470 -y 130 -defaultsOSRD
preplace port reset_n -pg 1 -lvl 0 -x 0 -y 650 -defaultsOSRD
preplace port enable -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace portBus state_0 -pg 1 -lvl 7 -x 2470 -y 670 -defaultsOSRD
preplace portBus precision -pg 1 -lvl 7 -x 2470 -y 690 -defaultsOSRD
preplace inst ps7 -pg 1 -lvl 6 -x 2210 -y 150 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 34 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 0 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 116 117 115 119 118} -defaultsOSRD
preplace inst rst_ps7_30M -pg 1 -lvl 2 -x 510 -y 600 -swap {0 4 1 2 3 5 6 7 9 8} -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 1790 -y 690 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 180 -y 640 -defaultsOSRD
preplace inst dtpu -pg 1 -lvl 6 -x 2210 -y 660 -defaultsOSRD
preplace inst axi_dma_infifo -pg 1 -lvl 4 -x 1380 -y 440 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 910 -y 840 -swap {2 1 4 0 3 5} -defaultsOSRD
preplace inst axi_dma_weight_mem -pg 1 -lvl 4 -x 1380 -y 660 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 17 32 33 34 35 36 38 39 37 41 40} -defaultsOSRD
preplace inst axi_intc -pg 1 -lvl 4 -x 1380 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 20 19 18 21} -defaultsOSRD
preplace inst axi_dma_csr_mem -pg 1 -lvl 4 -x 1380 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 17 32 33 34 35 36 39 38 37 41 40} -defaultsOSRD
preplace inst ps7_axi_periph -pg 1 -lvl 3 -x 910 -y 450 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 5 -x 1790 -y 460 -swap {32 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 16 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102} -defaultsOSRD
preplace inst monitor -pg 1 -lvl 4 -x 1380 -y 890 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 3 -x 910 -y 1020 -defaultsOSRD
preplace inst axi_dma_outfifo -pg 1 -lvl 4 -x 1380 -y 1100 -defaultsOSRD
preplace netloc util_vector_logic_0_Res 1 1 1 N 640
preplace netloc ps7_FCLK_RESET0_N 1 0 7 20 180 NJ 180 NJ 180 1190J 190 NJ 190 1940J 290 2450
preplace netloc reset_n_1 1 0 6 20 710 NJ 710 NJ 710 1090J 780 NJ 780 1970J
preplace netloc xlconstant_0_dout 1 5 1 1940J 650n
preplace netloc enable_1 1 0 6 NJ 720 NJ 720 NJ 720 1080J 770 NJ 770 1960J
preplace netloc axi_dma_infifo_mm2s_introut 1 2 3 750 730 1120J 750 1570
preplace netloc dtpu_interrupt_dtpu 1 2 5 720 200 1170J 550 1590J 580 1930J 510 2450
preplace netloc axi_dma_0_mm2s_introut 1 2 3 760 740 1070J 760 1560
preplace netloc S00_ACLK_1 1 1 6 330 500 700 170 1140 540 1620 590 1950 300 2440
preplace netloc xlconcat_0_dout 1 3 1 1110 90n
preplace netloc dtpu_state_0 1 6 1 NJ 670
preplace netloc axi_dma_csr_mem_mm2s_introut 1 2 3 730 210 1160J 530 1580
preplace netloc axi_intc_irq 1 4 2 1580 150 NJ
preplace netloc rst_ps7_30M_interconnect_aresetn 1 2 4 690 190 1180 560 1630 620 1930J
preplace netloc rst_ps7_30M_peripheral_aresetn 1 2 2 710 690 1060
preplace netloc xlconstant_1_dout 1 3 1 1180 880n
preplace netloc dtpu_d_out_0 1 6 1 NJ 690
preplace netloc axi_dma_outfifo_s2mm_introut 1 2 3 740 1200 NJ 1200 1560
preplace netloc ps7_axi_periph_M00_AXI 1 3 1 1120 250n
preplace netloc axi_dma_outfifo_M_AXI_S2MM 1 4 1 1600 430n
preplace netloc ps7_axi_periph_M02_AXI 1 3 1 1120 430n
preplace netloc S_AXIS_wm_1 1 4 2 N 630 NJ
preplace netloc dtpu_M_AXIS_outfifo 1 3 4 1190 1000 NJ 1000 NJ 1000 2440
preplace netloc axi_dma_csr_mem_M_AXI_MM2S 1 4 1 1630 270n
preplace netloc axi_dma_weight_mem_M_AXI_MM2S 1 4 1 1610 470n
preplace netloc ps7_axi_periph_M05_AXI 1 3 1 1130 490n
preplace netloc ps7_axi_periph_M03_AXI 1 3 1 1100 70n
preplace netloc ps7_M_AXI_GP0 1 2 5 760 10 NJ 10 NJ 10 NJ 10 2450
preplace netloc smartconnect_0_M00_AXI 1 5 1 1930 130n
preplace netloc ps7_DDR 1 6 1 NJ 90
preplace netloc ps7_axi_periph_M04_AXI 1 3 3 1150 570 NJ 570 NJ
preplace netloc ps7_axi_periph_M06_AXI 1 3 1 1100 510n
preplace netloc S_AXIS_infifo_1 1 4 2 1590J 350 1940
preplace netloc S_AXIS_csr_1 1 4 2 NJ 250 1960
preplace netloc ps7_axi_periph_M01_AXI 1 3 1 N 410
preplace netloc ps7_FIXED_IO 1 6 1 NJ 130
preplace netloc axi_dma_infifo_M_AXI_MM2S 1 4 1 N 410
levelinfo -pg 1 0 180 510 910 1380 1790 2210 2470
pagesize -pg 1 -db -bbox -sgen -110 0 2620 1210
",
   "Color Coded_ScaleFactor":"0.413755",
   "Color Coded_TopLeft":"-102,-22",
   "Default View_Layers":"/S00_ACLK_1:true|/reset_n_1:true|/axi_intc_irq:true|/axi_dma_csr_mem_mm2s_introut:true|/axi_dma_infifo_s2mm_introut:true|/ps7_FCLK_RESET0_N:true|/rst_ps7_30M_peripheral_aresetn:true|/dtpu/axis_accelerator_ada_aresetn:true|/axi_dma_infifo_mm2s_introut:true|/rst_ps7_30M_interconnect_aresetn:true|/axi_dma_0_mm2s_introut:true|/dtpu/axis_accelerator_ada_0_interrupt:true|",
   "Default View_ScaleFactor":"0.365415",
   "Default View_TopLeft":"-107,-462",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port group_1 -pg 1 -lvl 9 -x 3000 -y 980 -defaultsOSRD
preplace port reset_n -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace port enable -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port vauxp0_0 -pg 1 -lvl 0 -x 0 -y 1180 -defaultsOSRD
preplace port vauxn0_0 -pg 1 -lvl 0 -x 0 -y 1150 -defaultsOSRD
preplace port vp_in_0 -pg 1 -lvl 0 -x 0 -y 1110 -defaultsOSRD
preplace port vn_in_0 -pg 1 -lvl 0 -x 0 -y 1080 -defaultsOSRD
preplace portBus state_0 -pg 1 -lvl 9 -x 3000 -y 140 -defaultsOSRD
preplace inst ps7 -pg 1 -lvl 5 -x 1570 -y 760 -swap {92 5 2 3 4 12 6 7 8 9 10 11 1 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 0 90 91 94 97 95 96 93} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 120R -pinDir USBIND_0 right -pinY USBIND_0 40R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 60R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 20R -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 0L -pinDir TTC0_WAVE0_OUT right -pinY TTC0_WAVE0_OUT 0R -pinDir TTC0_WAVE1_OUT right -pinY TTC0_WAVE1_OUT 80R -pinDir TTC0_WAVE2_OUT right -pinY TTC0_WAVE2_OUT 100R -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 40L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 60L -pinBusDir IRQ_F2P right -pinBusY IRQ_F2P 140R -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 160R -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 20L
preplace inst rst_ps7_30M -pg 1 -lvl 2 -x 490 -y 480 -swap {0 4 1 2 3 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in left -pinY ext_reset_in 220L -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 200R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 220R
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 2520 -y 920 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 170 -y 700 -swap {2 1 0} -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 20R -pinBusDir Op2 left -pinBusY Op2 20L -pinBusDir Res right -pinBusY Res 0R
preplace inst dtpu -pg 1 -lvl 8 -x 2850 -y 140 -swap {6 1 2 3 4 5 0 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 30 25 26 27 28 29 24 31 32 33 34 35 36 37 38 39 40 41 44 49 43 47 46 42 48 45} -defaultsOSRD -pinDir M_AXIS_outfifo left -pinY M_AXIS_outfifo 60L -pinDir S_AXI left -pinY S_AXI 0L -pinDir S_AXIS_csr left -pinY S_AXIS_csr 320L -pinDir S_AXIS_infifo left -pinY S_AXIS_infifo 80L -pinDir S_AXIS_wm left -pinY S_AXIS_wm 420L -pinDir interrupt_dtpu left -pinY interrupt_dtpu 480L -pinDir test_mode left -pinY test_mode 780L -pinDir enable left -pinY enable 460L -pinDir clk left -pinY clk 740L -pinDir axi_aclk left -pinY axi_aclk 720L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 440L -pinBusDir state_0 right -pinBusY state_0 0R -pinBusDir resetn left -pinBusY resetn 700L
preplace inst axi_dma_infifo -pg 1 -lvl 7 -x 2520 -y 200 -swap {31 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 25 20 21 22 23 24 19 26 27 28 29 30 32 33 34 0 35 36} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 60L -pinBusDir group_2 left -pinBusY group_2 20L -pinDir S_AXI_LITE left -pinY S_AXI_LITE 40L -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 20R -pinDir S_AXIS_S2MM right -pinY S_AXIS_S2MM 0R -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 80L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 100L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 120L -pinDir axi_resetn left -pinY axi_resetn 0L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 40R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 60R
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 2060 -y 700 -swap {0 3 2 1 4} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinBusDir In2 right -pinBusY In2 40R -pinBusDir In3 left -pinBusY In3 0L -pinBusDir In4 right -pinBusY In4 20R -pinBusDir dout right -pinBusY dout 60R
preplace inst axi_dma_weight_mem -pg 1 -lvl 3 -x 840 -y 460 -defaultsOSRD -pinDir S_AXI_LITE right -pinY S_AXI_LITE 0R -pinDir M_AXI_MM2S right -pinY M_AXI_MM2S 80R -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 180R -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 0L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 20L -pinDir axi_resetn left -pinY axi_resetn 220L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 200R -pinDir mm2s_introut right -pinY mm2s_introut 220R
preplace inst axi_intc -pg 1 -lvl 7 -x 2520 -y 700 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 21 18 19 20} -defaultsOSRD -pinDir s_axi left -pinY s_axi 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 80L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L -pinBusDir intr left -pinBusY intr 40L -pinDir irq left -pinY irq 60L
preplace inst axi_dma_csr_mem -pg 1 -lvl 7 -x 2520 -y 460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 41 39 37 40 38} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir M_AXI_MM2S left -pinY M_AXI_MM2S 20L -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 0R -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 100L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 80L -pinDir axi_resetn left -pinY axi_resetn 40L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 20R -pinDir mm2s_introut left -pinY mm2s_introut 60L
preplace inst ps7_axi_periph -pg 1 -lvl 6 -x 2060 -y 60 -swap {79 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 99 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 0 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 119 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 39 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 167 159 168 160 169 161 170 162 171 163 172 164 173 165 174 166} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 300R -pinDir M01_AXI right -pinY M01_AXI 180R -pinDir M02_AXI left -pinY M02_AXI 0L -pinDir M03_AXI right -pinY M03_AXI 320R -pinDir M04_AXI right -pinY M04_AXI 80R -pinDir M05_AXI right -pinY M05_AXI 340R -pinDir ACLK left -pinY ACLK 200L -pinDir ARESETN left -pinY ARESETN 40L -pinDir S00_ACLK left -pinY S00_ACLK 220L -pinDir S00_ARESETN left -pinY S00_ARESETN 60L -pinDir M00_ACLK left -pinY M00_ACLK 240L -pinDir M00_ARESETN left -pinY M00_ARESETN 80L -pinDir M01_ACLK left -pinY M01_ACLK 260L -pinDir M01_ARESETN left -pinY M01_ARESETN 100L -pinDir M02_ACLK left -pinY M02_ACLK 280L -pinDir M02_ARESETN left -pinY M02_ARESETN 120L -pinDir M03_ACLK left -pinY M03_ACLK 300L -pinDir M03_ARESETN left -pinY M03_ARESETN 140L -pinDir M04_ACLK left -pinY M04_ACLK 320L -pinDir M04_ARESETN left -pinY M04_ARESETN 160L -pinDir M05_ACLK left -pinY M05_ACLK 340L -pinDir M05_ARESETN left -pinY M05_ARESETN 180L
preplace inst smartconnect_0 -pg 1 -lvl 4 -x 1150 -y 540 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir S00_AXI right -pinY S00_AXI 20R -pinDir S03_AXI left -pinY S03_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 40R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst xadc_wiz_0 -pg 1 -lvl 7 -x 2520 -y 1040 -defaultsOSRD -pinDir s_axi_lite left -pinY s_axi_lite 0L -pinDir Vp_Vn left -pinY Vp_Vn 20L -pinDir Vp_Vn.vn_in left -pinY Vp_Vn.vn_in 40L -pinDir Vp_Vn.vp_in left -pinY Vp_Vn.vp_in 70L -pinDir Vaux0 left -pinY Vaux0 90L -pinDir Vaux0.vauxn0 left -pinY Vaux0.vauxn0 110L -pinDir Vaux0.vauxp0 left -pinY Vaux0.vauxp0 140L -pinDir s_axi_aclk left -pinY s_axi_aclk 160L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 180L -pinDir ip2intc_irpt right -pinY ip2intc_irpt 0R -pinBusDir channel_out right -pinBusY channel_out 20R -pinDir eoc_out right -pinY eoc_out 40R -pinDir alarm_out right -pinY alarm_out 60R -pinDir eos_out right -pinY eos_out 80R -pinDir busy_out right -pinY busy_out 100R
preplace netloc netgroup_1 1 6 1 2220 260n
preplace netloc netgroup_2 1 5 4 NJ 880 2200J 980 NJ 980 NJ
preplace netloc netgroup_3 1 4 3 NJ 540 NJ 540 2200
preplace netloc util_vector_logic_0_Res 1 1 1 N 700
preplace netloc ps7_FCLK_RESET0_N 1 1 4 320J 760 NJ 760 NJ 760 1320
preplace netloc reset_n_1 1 0 8 20 780 NJ 780 NJ 780 NJ 780 1300J 680 1780J 820 2280J 840 N
preplace netloc xlconstant_0_dout 1 7 1 NJ 920
preplace netloc enable_1 1 0 8 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 1800J 460 2260J 400 2680J
preplace netloc dtpu_interrupt_dtpu 1 6 2 2320 620 NJ
preplace netloc axi_dma_0_mm2s_introut 1 3 3 NJ 680 1280J 660 1840
preplace netloc S00_ACLK_1 1 2 6 680 400 1000 800 1360 700 1820 920 2300 860 2700
preplace netloc xlconcat_0_dout 1 6 1 2340 740n
preplace netloc dtpu_state_0 1 8 1 NJ 140
preplace netloc axi_dma_csr_mem_mm2s_introut 1 6 1 2260 520n
preplace netloc axi_intc_irq 1 5 2 NJ 900 2360
preplace netloc rst_ps7_30M_interconnect_aresetn 1 2 6 680 740 1020 480 NJ 480 1880 500 2340 380 2720J
preplace netloc rst_ps7_30M_peripheral_aresetn 1 2 5 660J 980 NJ 980 NJ 980 1920 1220 NJ
preplace netloc vn_in_0_1 1 0 7 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ
preplace netloc vp_in_0_1 1 0 7 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ
preplace netloc vauxn0_0_1 1 0 7 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ
preplace netloc vauxp0_0_1 1 0 7 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ
preplace netloc ps7_axi_periph_M00_AXI 1 6 1 2360 360n
preplace netloc ps7_axi_periph_M01_AXI 1 6 1 N 240
preplace netloc S_AXIS_wm_1 1 3 5 NJ 640 NJ 640 NJ 640 NJ 640 2700
preplace netloc dtpu_M_AXIS_outfifo 1 7 1 N 200
preplace netloc S_AXIS_infifo_1 1 7 1 N 220
preplace netloc ps7_axi_periph_M02_AXI 1 3 3 NJ 460 NJ 460 1780
preplace netloc ps7_axi_periph_M04_AXI 1 6 2 N 140 NJ
preplace netloc axi_dma_weight_mem_M_AXI_MM2S 1 3 1 N 540
preplace netloc smartconnect_0_M00_AXI 1 4 1 1340 580n
preplace netloc S_AXIS_csr_1 1 7 1 N 460
preplace netloc axi_dma_csr_mem_M_AXI_MM2S 1 4 3 1280 440 1900J 480 NJ
preplace netloc ps7_axi_periph_M03_AXI 1 6 1 2280 380n
preplace netloc ps7_M_AXI_GP0 1 5 1 1860 80n
preplace netloc ps7_axi_periph_M05_AXI 1 6 1 2240 400n
levelinfo -pg 1 0 170 490 840 1150 1570 2060 2520 2850 3000
pagesize -pg 1 -db -bbox -sgen -110 0 3120 1280
",
   "Grouping and No Loops_ScaleFactor":"0.352959",
   "Grouping and No Loops_TopLeft":"-108,-402",
   "Interfaces View_Layers":"/dtpu/axis_accelerator_ada_aresetn:false|/axi_dma_0_mm2s_introut:false|/dtpu/axis_accelerator_ada_0_interrupt:false|/axi_intc_irq:false|/S00_ACLK_1:false|/ps7_FCLK_RESET0_N:false|/axi_dma_infifo_mm2s_introut:false|/rst_ps7_30M_interconnect_aresetn:false|/rst_ps7_30M_peripheral_aresetn:false|/axi_dma_infifo_s2mm_introut:false|/reset_n_1:false|/axi_dma_csr_mem_mm2s_introut:false|",
   "Interfaces View_ScaleFactor":"0.473286",
   "Interfaces View_TopLeft":"-97,-298",
   "No Loops_Layers":"/dtpu/axis_accelerator_ada_aresetn:true|/axi_dma_0_mm2s_introut:true|/dtpu/axis_accelerator_ada_0_interrupt:true|/axi_intc_irq:true|/S00_ACLK_1:true|/ps7_FCLK_RESET0_N:true|/axi_dma_infifo_mm2s_introut:true|/rst_ps7_30M_interconnect_aresetn:true|/rst_ps7_30M_peripheral_aresetn:true|/axi_dma_infifo_s2mm_introut:true|/reset_n_1:true|",
   "No Loops_ScaleFactor":"0.322257",
   "No Loops_TopLeft":"-102,-245",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR_0 -pg 1 -lvl 9 -x 3320 -y 410 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -lvl 9 -x 3320 -y 450 -defaultsOSRD
preplace port reset_n -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace port enable -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace port vauxp0_0 -pg 1 -lvl 0 -x 0 -y 1000 -defaultsOSRD
preplace port vauxn0_0 -pg 1 -lvl 0 -x 0 -y 970 -defaultsOSRD
preplace port vp_in_0 -pg 1 -lvl 0 -x 0 -y 940 -defaultsOSRD
preplace port vn_in_0 -pg 1 -lvl 0 -x 0 -y 910 -defaultsOSRD
preplace portBus state_0 -pg 1 -lvl 9 -x 3320 -y 330 -defaultsOSRD
preplace inst ps7 -pg 1 -lvl 8 -x 3060 -y 390 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 34 17 18 19 20 21 22 23 24 25 26 73 28 29 30 31 32 33 0 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 27 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 113 114 118 117 116 115 112 119} -defaultsOSRD -pinY DDR 20R -pinY FIXED_IO 60R -pinY USBIND_0 40R -pinY S_AXI_HP0_FIFO_CTRL 20L -pinY M_AXI_GP0 0R -pinY S_AXI_HP0 0L -pinY TTC0_WAVE0_OUT 100R -pinY TTC0_WAVE1_OUT 120R -pinY TTC0_WAVE2_OUT 460R -pinY M_AXI_GP0_ACLK 480L -pinY S_AXI_HP0_ACLK 460L -pinBusY IRQ_F2P 40L -pinY FCLK_CLK0 80R -pinY FCLK_RESET0_N 480R
preplace inst rst_ps7_30M -pg 1 -lvl 2 -x 550 -y 790 -swap {0 1 2 3 4 5 7 8 6 9} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 20L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 0R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 20R -pinBusY peripheral_aresetn 80R
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 1460 -y 750 -defaultsOSRD -pinBusY dout 0R
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 200 -y 660 -swap {1 0 2} -defaultsOSRD -pinBusY Op1 20L -pinBusY Op2 0L -pinBusY Res 20R
preplace inst dtpu -pg 1 -lvl 5 -x 1920 -y 450 -swap {0 1 2 3 4 5 30 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 36 25 26 27 28 29 6 31 32 33 34 35 24 37 38 39 40 41 42 46 43 47 44 45 48 49} -defaultsOSRD -pinY M_AXIS_outfifo 20R -pinY S_AXI 80L -pinY S_AXIS_csr 140L -pinY S_AXIS_infifo 0L -pinY S_AXIS_wm 20L -pinY interrupt_dtpu 40R -pinY test_mode 220L -pinY enable 160L -pinY clk 290L -pinY axi_aclk 180L -pinY s_axi_aresetn 200L -pinBusY state_0 60R -pinBusY resetn 310L
preplace inst axi_dma_infifo -pg 1 -lvl 6 -x 2300 -y 470 -swap {54 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 48 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 17 49 50 51 52 53 0 55 56 57 58 59 61 60 62 63 66 67 65 64} -defaultsOSRD -pinY S_AXI_LITE 180L -pinY M_AXI_MM2S 20R -pinY M_AXI_S2MM 40R -pinY M_AXIS_MM2S 0R -pinY S_AXIS_S2MM 0L -pinY s_axi_lite_aclk 220L -pinY m_axi_mm2s_aclk 200L -pinY m_axi_s2mm_aclk 240L -pinY axi_resetn 260L -pinY mm2s_prmry_reset_out_n 100R -pinY s2mm_prmry_reset_out_n 120R -pinY mm2s_introut 80R -pinY s2mm_introut 60R
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 1000 -y 130 -swap {2 1 0 4 3 5} -defaultsOSRD -pinBusY In0 40L -pinBusY In1 20L -pinBusY In2 0L -pinBusY In3 80L -pinBusY In4 60L -pinBusY dout 20R
preplace inst axi_dma_weight_mem -pg 1 -lvl 4 -x 1460 -y 370 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 38 39 37 41 40} -defaultsOSRD -pinY S_AXI_LITE 20L -pinY M_AXI_MM2S 0R -pinY M_AXIS_MM2S 40R -pinY s_axi_lite_aclk 60L -pinY m_axi_mm2s_aclk 80L -pinY axi_resetn 40L -pinY mm2s_prmry_reset_out_n 80R -pinY mm2s_introut 60R
preplace inst axi_intc -pg 1 -lvl 4 -x 1460 -y 130 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 20 19 18 21} -defaultsOSRD -pinY s_axi 0L -pinY s_axi_aclk 60L -pinY s_axi_aresetn 40L -pinBusY intr 20L -pinY irq 60R
preplace inst axi_dma_csr_mem -pg 1 -lvl 4 -x 1460 -y 590 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 17 32 33 34 35 36 39 38 37 40 41} -defaultsOSRD -pinY S_AXI_LITE 0L -pinY M_AXI_MM2S 20R -pinY M_AXIS_MM2S 0R -pinY s_axi_lite_aclk 60L -pinY m_axi_mm2s_aclk 40L -pinY axi_resetn 20L -pinY mm2s_prmry_reset_out_n 40R -pinY mm2s_introut 60R
preplace inst ps7_axi_periph -pg 1 -lvl 3 -x 1000 -y 390 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 99 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 39 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 167 160 168 161 169 162 170 163 171 164 172 165 173 166 174} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 200R -pinY M01_AXI 20R -pinY M02_AXI 140R -pinY M03_AXI 0R -pinY M04_AXI 420R -pinY M05_AXI 440R -pinY ACLK 20L -pinY ARESETN 300L -pinY S00_ACLK 40L -pinY S00_ARESETN 320L -pinY M00_ACLK 60L -pinY M00_ARESETN 340L -pinY M01_ACLK 80L -pinY M01_ARESETN 360L -pinY M02_ACLK 100L -pinY M02_ARESETN 380L -pinY M03_ACLK 120L -pinY M03_ARESETN 400L -pinY M04_ACLK 140L -pinY M04_ARESETN 420L -pinY M05_ACLK 160L -pinY M05_ARESETN 440L
preplace inst smartconnect_0 -pg 1 -lvl 7 -x 2690 -y 390 -swap {51 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 0 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102} -defaultsOSRD -pinY S00_AXI 440L -pinY S01_AXI 100L -pinY S02_AXI 120L -pinY S03_AXI 0L -pinY M00_AXI 0R -pinY aclk 460L -pinY aresetn 480L
preplace inst xadc_wiz_0 -pg 1 -lvl 4 -x 1460 -y 910 -defaultsOSRD -pinY s_axi_lite 0L -pinY Vp_Vn 40L -pinY Vp_Vn.vn_in 60L -pinY Vp_Vn.vp_in 80L -pinY Vaux0 100L -pinY Vaux0.vauxn0 120L -pinY Vaux0.vauxp0 140L -pinY s_axi_aclk 160L -pinY s_axi_aresetn 180L -pinY ip2intc_irpt 0R -pinBusY channel_out 20R -pinY eoc_out 40R -pinY alarm_out 60R -pinY eos_out 80R -pinY busy_out 100R
preplace netloc util_vector_logic_0_Res 1 1 1 360 680n
preplace netloc ps7_FCLK_RESET0_N 1 0 9 20 740 340J 730 760J 910 1280J 830 1680J 930 NJ 930 NJ 930 NJ 930 3280
preplace netloc reset_n_1 1 0 5 20 600 NJ 600 800J 930 1300J 850 1760
preplace netloc xlconstant_0_dout 1 4 1 1660J 670n
preplace netloc enable_1 1 0 5 NJ 290 NJ 290 NJ 290 1200J 270 1760J
preplace netloc axi_dma_infifo_mm2s_introut 1 2 5 780 10 NJ 10 NJ 10 NJ 10 2500
preplace netloc axi_dma_infifo_s2mm_introut 1 2 5 840 30 NJ 30 NJ 30 NJ 30 2480
preplace netloc dtpu_interrupt_dtpu 1 2 4 860 70 NJ 70 NJ 70 2060
preplace netloc axi_dma_0_mm2s_introut 1 2 3 800 50 NJ 50 1620
preplace netloc S00_ACLK_1 1 1 8 380 550 800 330 1220 290 1720 290 2140 310 2560 310 2840 310 3280
preplace netloc xlconcat_0_dout 1 3 1 N 150
preplace netloc dtpu_state_0 1 5 4 2100J 330 NJ 330 NJ 330 NJ
preplace netloc axi_dma_csr_mem_mm2s_introut 1 2 3 840 890 1260J 810 1620
preplace netloc axi_intc_irq 1 4 4 NJ 190 NJ 190 NJ 190 2820
preplace netloc rst_ps7_30M_interconnect_aresetn 1 2 5 780 310 1180 530 1680 370 2080 410 2520J
preplace netloc rst_ps7_30M_peripheral_aresetn 1 2 2 820 950 1140J
preplace netloc vn_in_0_1 1 0 4 NJ 910 380J 930 780J 970 NJ
preplace netloc vp_in_0_1 1 0 4 NJ 940 340J 950 760J 990 NJ
preplace netloc vauxn0_0_1 1 0 4 NJ 970 NJ 970 740J 1030 NJ
preplace netloc vauxp0_0_1 1 0 4 NJ 1000 NJ 1000 720J 1050 NJ
preplace netloc ps7_axi_periph_M00_AXI 1 3 1 N 590
preplace netloc ps7_axi_periph_M01_AXI 1 3 3 1200J 310 NJ 310 2120
preplace netloc S_AXIS_wm_1 1 4 1 1740 410n
preplace netloc ps7_DDR 1 8 1 NJ 410
preplace netloc dtpu_M_AXIS_outfifo 1 5 1 N 470
preplace netloc S_AXIS_infifo_1 1 4 3 1780 230 NJ 230 2460
preplace netloc ps7_axi_periph_M02_AXI 1 3 1 1160 390n
preplace netloc ps7_axi_periph_M04_AXI 1 3 2 1240 510 1700J
preplace netloc axi_dma_weight_mem_M_AXI_MM2S 1 4 3 1640 390 NJ 390 NJ
preplace netloc smartconnect_0_M00_AXI 1 7 1 N 390
preplace netloc S_AXIS_csr_1 1 4 1 N 590
preplace netloc axi_dma_infifo_M_AXI_S2MM 1 6 1 N 510
preplace netloc ps7_FIXED_IO 1 8 1 NJ 450
preplace netloc axi_dma_csr_mem_M_AXI_MM2S 1 4 3 1660 350 NJ 350 2540J
preplace netloc ps7_axi_periph_M03_AXI 1 3 1 1140 130n
preplace netloc ps7_M_AXI_GP0 1 2 7 860 270 1160J 250 NJ 250 NJ 250 NJ 250 NJ 250 3300
preplace netloc ps7_axi_periph_M05_AXI 1 3 1 1160 830n
preplace netloc axi_dma_infifo_M_AXI_MM2S 1 6 1 N 490
levelinfo -pg 1 0 200 550 1000 1460 1920 2300 2690 3060 3320
pagesize -pg 1 -db -bbox -sgen -110 0 3440 1150
",
   "Reduced Jogs_ScaleFactor":"0.346517",
   "Reduced Jogs_TopLeft":"-107,-479",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR_0 -pg 1 -lvl 9 -x 2890 -y 550 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -lvl 9 -x 2890 -y 580 -defaultsOSRD
preplace port reset_n -pg 1 -lvl 0 -x 0 -y 710 -defaultsOSRD
preplace port enable -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port vauxp0_0 -pg 1 -lvl 0 -x 0 -y 990 -defaultsOSRD
preplace port vauxn0_0 -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace port vp_in_0 -pg 1 -lvl 0 -x 0 -y 930 -defaultsOSRD
preplace port vn_in_0 -pg 1 -lvl 0 -x 0 -y 900 -defaultsOSRD
preplace portBus state_0 -pg 1 -lvl 9 -x 2890 -y 490 -defaultsOSRD
preplace inst ps7 -pg 1 -lvl 8 -x 2640 -y 640 -defaultsOSRD
preplace inst rst_ps7_30M -pg 1 -lvl 2 -x 480 -y 810 -swap {0 4 1 2 3 5 6 7 8 9} -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 1200 -y 730 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 170 -y 780 -defaultsOSRD
preplace inst dtpu -pg 1 -lvl 5 -x 1600 -y 340 -defaultsOSRD
preplace inst axi_dma_infifo -pg 1 -lvl 6 -x 1940 -y 370 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 830 -y 130 -defaultsOSRD
preplace inst axi_dma_weight_mem -pg 1 -lvl 4 -x 1200 -y 410 -defaultsOSRD
preplace inst axi_intc -pg 1 -lvl 4 -x 1200 -y 140 -defaultsOSRD
preplace inst axi_dma_csr_mem -pg 1 -lvl 4 -x 1200 -y 600 -defaultsOSRD
preplace inst ps7_axi_periph -pg 1 -lvl 3 -x 830 -y 540 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 7 -x 2270 -y 610 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 4 -x 1200 -y 950 -defaultsOSRD
preplace netloc util_vector_logic_0_Res 1 1 1 310 780n
preplace netloc ps7_FCLK_RESET0_N 1 0 9 30 690 NJ 690 680J 760 990J 800 NJ 800 NJ 800 NJ 800 NJ 800 2860
preplace netloc reset_n_1 1 0 5 20 710 NJ 710 650J 770 970J 810 1460
preplace netloc xlconstant_0_dout 1 4 1 1430J 330n
preplace netloc enable_1 1 0 5 NJ 310 NJ 310 NJ 310 NJ 310 1380J
preplace netloc axi_dma_infifo_mm2s_introut 1 2 5 650 10 NJ 10 NJ 10 NJ 10 2120
preplace netloc axi_dma_infifo_s2mm_introut 1 2 5 660 20 NJ 20 NJ 20 NJ 20 2110
preplace netloc dtpu_interrupt_dtpu 1 2 4 680 230 NJ 230 1410J 180 1740
preplace netloc axi_dma_0_mm2s_introut 1 2 3 670 30 NJ 30 1370
preplace netloc S00_ACLK_1 1 1 8 310 700 670 1000 1000 320 1420 480 1780 630 2120 720 2420 780 2870
preplace netloc xlconcat_0_dout 1 3 1 980 130n
preplace netloc dtpu_state_0 1 5 4 1770J 490 NJ 490 NJ 490 NJ
preplace netloc axi_dma_csr_mem_mm2s_introut 1 2 3 690 240 NJ 240 1360
preplace netloc axi_intc_irq 1 4 4 NJ 140 NJ 140 NJ 140 2410
preplace netloc rst_ps7_30M_interconnect_aresetn 1 2 5 660 780 1040 790 1450 490 1750 660 NJ
preplace netloc rst_ps7_30M_peripheral_aresetn 1 2 2 690 1030 NJ
preplace netloc vn_in_0_1 1 0 4 NJ 900 310J 910 NJ 910 NJ
preplace netloc vp_in_0_1 1 0 4 NJ 930 NJ 930 NJ 930 NJ
preplace netloc vauxn0_0_1 1 0 4 NJ 960 NJ 960 NJ 960 970J
preplace netloc vauxp0_0_1 1 0 4 NJ 990 NJ 990 NJ 990 NJ
preplace netloc ps7_axi_periph_M00_AXI 1 3 1 1030 490n
preplace netloc ps7_axi_periph_M01_AXI 1 3 3 NJ 510 NJ 510 1760
preplace netloc S_AXIS_wm_1 1 4 1 1390 310n
preplace netloc ps7_DDR 1 8 1 2870J 550n
preplace netloc dtpu_M_AXIS_outfifo 1 5 1 1750 320n
preplace netloc S_AXIS_infifo_1 1 4 3 1430 190 NJ 190 2100
preplace netloc ps7_axi_periph_M02_AXI 1 3 1 1010 380n
preplace netloc ps7_axi_periph_M04_AXI 1 3 2 1020 250 NJ
preplace netloc axi_dma_weight_mem_M_AXI_MM2S 1 4 3 1400 620 NJ 620 NJ
preplace netloc smartconnect_0_M00_AXI 1 7 1 2400 610n
preplace netloc S_AXIS_csr_1 1 4 1 1410 270n
preplace netloc axi_dma_infifo_M_AXI_S2MM 1 6 1 2130 330n
preplace netloc ps7_FIXED_IO 1 8 1 NJ 580
preplace netloc axi_dma_csr_mem_M_AXI_MM2S 1 4 3 1440 560 NJ 560 NJ
preplace netloc ps7_axi_periph_M03_AXI 1 3 1 970 110n
preplace netloc ps7_M_AXI_GP0 1 2 7 690 320 980J 500 NJ 500 NJ 500 NJ 500 NJ 500 2860
preplace netloc ps7_axi_periph_M05_AXI 1 3 1 980 590n
preplace netloc axi_dma_infifo_M_AXI_MM2S 1 6 1 2140 310n
levelinfo -pg 1 0 170 480 830 1200 1600 1940 2270 2640 2890
pagesize -pg 1 -db -bbox -sgen -110 0 3010 1090
",
   "myview_DefaultLayers":"",
   "myview_DefaultScaleFactor":"0.336286",
   "myview_DefaultTopLeft":"-187,-607",
   "myview_Layers":"",
   "myview_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR_0 -pg 1 -lvl 6 -x 3080 -y 550 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -lvl 6 -x 3080 -y 590 -defaultsOSRD
preplace port reset_n -pg 1 -lvl 0 -x -80 -y 680 -defaultsOSRD
preplace port enable -pg 1 -lvl 0 -x -80 -y 270 -defaultsOSRD
preplace port vauxp0_0 -pg 1 -lvl 0 -x -80 -y 620 -defaultsOSRD
preplace port vauxn0_0 -pg 1 -lvl 0 -x -80 -y 920 -defaultsOSRD
preplace port vp_in_0 -pg 1 -lvl 0 -x -80 -y 650 -defaultsOSRD
preplace port vn_in_0 -pg 1 -lvl 0 -x -80 -y 860 -defaultsOSRD
preplace portBus state_0 -pg 1 -lvl 6 -x 3080 -y 450 -defaultsOSRD
preplace inst ps7 -pg 1 -lvl 5 -x 2810 -y 610 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 34 17 18 19 20 21 22 23 24 25 26 73 28 29 30 31 32 33 0 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 27 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 116 117 115 119 118} -defaultsOSRD
preplace inst rst_ps7_30M -pg 1 -lvl 5 -x 2810 -y 320 -swap {0 4 1 2 3 5 6 7 9 8} -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 1220 -y 730 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 5 -x 2810 -y 140 -defaultsOSRD
preplace inst dtpu -pg 1 -lvl 2 -x 1630 -y 340 -swap {0 1 2 3 4 5 30 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 36 25 26 27 28 29 6 31 32 33 34 35 24 37 38 39 40 41 42 45 46 43 44 47 48 49} -defaultsOSRD
preplace inst axi_dma_infifo -pg 1 -lvl 3 -x 1990 -y 340 -swap {54 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 48 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 17 49 50 51 52 53 0 55 56 57 58 59 61 62 60 63 66 67 65 64} -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 2420 -y 170 -swap {2 1 4 0 3 5} -defaultsOSRD
preplace inst axi_dma_weight_mem -pg 1 -lvl 3 -x 1990 -y 770 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 17 32 33 34 35 36 38 39 37 41 40} -defaultsOSRD
preplace inst axi_intc -pg 1 -lvl 4 -x 2420 -y 390 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 20 19 18 21} -defaultsOSRD
preplace inst axi_dma_csr_mem -pg 1 -lvl 3 -x 1990 -y 550 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 17 32 33 34 35 36 39 38 37 41 40} -defaultsOSRD
preplace inst ps7_axi_periph -pg 1 -lvl 1 -x 1220 -y 470 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 119 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 99 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 59 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 39 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 79 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 167 160 168 161 169 162 170 163 171 164 172 165 173 166 174} -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 4 -x 2420 -y 570 -swap {32 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 16 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102} -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 2 -x 1630 -y 640 -defaultsOSRD
preplace netloc util_vector_logic_0_Res 1 4 2 2590 210 3030
preplace netloc ps7_FCLK_RESET0_N 1 4 2 2590J 70 3050
preplace netloc reset_n_1 1 0 5 -50 230 1410 60 N 60 N 60 2580
preplace netloc xlconstant_0_dout 1 1 1 1380J 370n
preplace netloc enable_1 1 0 2 -40J 250 1420J
preplace netloc axi_dma_infifo_mm2s_introut 1 3 1 2190 170n
preplace netloc axi_dma_infifo_s2mm_introut 1 3 1 2180 150n
preplace netloc dtpu_interrupt_dtpu 1 2 2 1770 210 N
preplace netloc axi_dma_0_mm2s_introut 1 3 1 2250 130n
preplace netloc S00_ACLK_1 1 0 6 -20 220 1400 180 1790 220 2240 280 2570 760 3030
preplace netloc xlconcat_0_dout 1 3 2 2290 70 2560
preplace netloc dtpu_state_0 1 2 4 1800J 460 2270J 300 2560J 450 NJ
preplace netloc axi_dma_csr_mem_mm2s_introut 1 3 1 2210 190n
preplace netloc axi_intc_irq 1 4 1 2550 390n
preplace netloc rst_ps7_30M_interconnect_aresetn 1 0 6 -10 240 1430 160 1810 190 2200J 290 2580 420 3030
preplace netloc rst_ps7_30M_peripheral_aresetn 1 0 6 -10 790 1450 780 1770 680 N 680 2550 750 3040
preplace netloc vn_in_0_1 1 0 2 NJ 860 1420
preplace netloc vp_in_0_1 1 0 2 -60J 810 1430
preplace netloc vauxn0_0_1 1 0 2 NJ 920 1460
preplace netloc vauxp0_0_1 1 0 2 -30J 800 1440
preplace netloc ps7_axi_periph_M00_AXI 1 1 2 N 500 1770
preplace netloc ps7_axi_periph_M01_AXI 1 1 2 NJ 480 1820
preplace netloc S_AXIS_wm_1 1 1 3 1460 170 N 170 2160
preplace netloc ps7_DDR 1 5 1 NJ 550
preplace netloc dtpu_M_AXIS_outfifo 1 2 1 1780 290n
preplace netloc S_AXIS_infifo_1 1 1 3 1450 150 NJ 150 2150
preplace netloc ps7_axi_periph_M02_AXI 1 1 2 1390 490 1780
preplace netloc ps7_axi_periph_M04_AXI 1 1 1 1370J 290n
preplace netloc axi_dma_weight_mem_M_AXI_MM2S 1 3 1 2290J 580n
preplace netloc smartconnect_0_M00_AXI 1 4 1 N 570
preplace netloc S_AXIS_csr_1 1 1 3 1440 140 N 140 2170
preplace netloc axi_dma_infifo_M_AXI_S2MM 1 3 1 2230 320n
preplace netloc ps7_FIXED_IO 1 5 1 NJ 590
preplace netloc axi_dma_csr_mem_M_AXI_MM2S 1 3 1 2220 540n
preplace netloc ps7_axi_periph_M03_AXI 1 1 3 1360 190 1770 200 2280
preplace netloc ps7_M_AXI_GP0 1 0 6 -30 50 NJ 50 NJ 50 NJ 50 NJ 50 3060
preplace netloc ps7_axi_periph_M05_AXI 1 1 1 1360 520n
preplace netloc axi_dma_infifo_M_AXI_MM2S 1 3 1 2260 300n
levelinfo -pg 1 -80 1220 1630 1990 2420 2810 3080
pagesize -pg 1 -db -bbox -sgen -190 0 3200 1110
",
   "myview_Layout_Default":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR_0 -pg 1 -lvl 6 -x 3080 -y 550 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -lvl 6 -x 3080 -y 590 -defaultsOSRD
preplace port reset_n -pg 1 -lvl 0 -x -80 -y 680 -defaultsOSRD
preplace port enable -pg 1 -lvl 0 -x -80 -y 270 -defaultsOSRD
preplace port vauxp0_0 -pg 1 -lvl 0 -x -80 -y 620 -defaultsOSRD
preplace port vauxn0_0 -pg 1 -lvl 0 -x -80 -y 920 -defaultsOSRD
preplace port vp_in_0 -pg 1 -lvl 0 -x -80 -y 650 -defaultsOSRD
preplace port vn_in_0 -pg 1 -lvl 0 -x -80 -y 860 -defaultsOSRD
preplace portBus state_0 -pg 1 -lvl 6 -x 3080 -y 450 -defaultsOSRD
preplace inst ps7 -pg 1 -lvl 5 -x 2810 -y 610 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 34 17 18 19 20 21 22 23 24 25 26 73 28 29 30 31 32 33 0 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 27 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 116 117 115 119 118} -defaultsOSRD
preplace inst rst_ps7_30M -pg 1 -lvl 5 -x 2810 -y 320 -swap {0 4 1 2 3 5 6 7 9 8} -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 1220 -y 730 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 5 -x 2810 -y 140 -defaultsOSRD
preplace inst dtpu -pg 1 -lvl 2 -x 1630 -y 340 -swap {0 1 2 3 4 5 30 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 36 25 26 27 28 29 6 31 32 33 34 35 24 37 38 39 40 41 42 45 46 43 44 47 48 49} -defaultsOSRD
preplace inst axi_dma_infifo -pg 1 -lvl 3 -x 1990 -y 340 -swap {54 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 48 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 17 49 50 51 52 53 0 55 56 57 58 59 61 62 60 63 66 67 65 64} -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 2420 -y 170 -swap {2 1 4 0 3 5} -defaultsOSRD
preplace inst axi_dma_weight_mem -pg 1 -lvl 3 -x 1990 -y 770 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 17 32 33 34 35 36 38 39 37 41 40} -defaultsOSRD
preplace inst axi_intc -pg 1 -lvl 4 -x 2420 -y 390 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 20 19 18 21} -defaultsOSRD
preplace inst axi_dma_csr_mem -pg 1 -lvl 3 -x 1990 -y 550 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 31 18 19 20 21 22 23 24 25 26 27 28 29 30 17 32 33 34 35 36 39 38 37 41 40} -defaultsOSRD
preplace inst ps7_axi_periph -pg 1 -lvl 1 -x 1220 -y 470 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 119 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 99 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 59 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 39 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 79 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 167 160 168 161 169 162 170 163 171 164 172 165 173 166 174} -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 4 -x 2420 -y 570 -swap {32 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 16 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102} -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 2 -x 1630 -y 640 -defaultsOSRD
preplace netloc util_vector_logic_0_Res 1 4 2 2590 210 3030
preplace netloc ps7_FCLK_RESET0_N 1 4 2 2590J 70 3050
preplace netloc reset_n_1 1 0 5 -50 230 1410 60 N 60 N 60 2580
preplace netloc xlconstant_0_dout 1 1 1 1380J 370n
preplace netloc enable_1 1 0 2 -40J 250 1420J
preplace netloc axi_dma_infifo_mm2s_introut 1 3 1 2190 170n
preplace netloc axi_dma_infifo_s2mm_introut 1 3 1 2180 150n
preplace netloc dtpu_interrupt_dtpu 1 2 2 1770 210 N
preplace netloc axi_dma_0_mm2s_introut 1 3 1 2250 130n
preplace netloc S00_ACLK_1 1 0 6 -20 220 1400 180 1790 220 2240 280 2570 760 3030
preplace netloc xlconcat_0_dout 1 3 2 2290 70 2560
preplace netloc dtpu_state_0 1 2 4 1800J 460 2270J 300 2560J 450 NJ
preplace netloc axi_dma_csr_mem_mm2s_introut 1 3 1 2210 190n
preplace netloc axi_intc_irq 1 4 1 2550 390n
preplace netloc rst_ps7_30M_interconnect_aresetn 1 0 6 -10 240 1430 160 1810 190 2200J 290 2580 420 3030
preplace netloc rst_ps7_30M_peripheral_aresetn 1 0 6 -10 790 1450 780 1770 680 N 680 2550 750 3040
preplace netloc vn_in_0_1 1 0 2 NJ 860 1420
preplace netloc vp_in_0_1 1 0 2 -60J 810 1430
preplace netloc vauxn0_0_1 1 0 2 NJ 920 1460
preplace netloc vauxp0_0_1 1 0 2 -30J 800 1440
preplace netloc ps7_axi_periph_M00_AXI 1 1 2 N 500 1770
preplace netloc ps7_axi_periph_M01_AXI 1 1 2 NJ 480 1820
preplace netloc S_AXIS_wm_1 1 1 3 1460 170 N 170 2160
preplace netloc ps7_DDR 1 5 1 NJ 550
preplace netloc dtpu_M_AXIS_outfifo 1 2 1 1780 290n
preplace netloc S_AXIS_infifo_1 1 1 3 1450 150 NJ 150 2150
preplace netloc ps7_axi_periph_M02_AXI 1 1 2 1390 490 1780
preplace netloc ps7_axi_periph_M04_AXI 1 1 1 1370J 290n
preplace netloc axi_dma_weight_mem_M_AXI_MM2S 1 3 1 2290J 580n
preplace netloc smartconnect_0_M00_AXI 1 4 1 N 570
preplace netloc S_AXIS_csr_1 1 1 3 1440 140 N 140 2170
preplace netloc axi_dma_infifo_M_AXI_S2MM 1 3 1 2230 320n
preplace netloc ps7_FIXED_IO 1 5 1 NJ 590
preplace netloc axi_dma_csr_mem_M_AXI_MM2S 1 3 1 2220 540n
preplace netloc ps7_axi_periph_M03_AXI 1 1 3 1360 190 1770 200 2280
preplace netloc ps7_M_AXI_GP0 1 0 6 -30 50 NJ 50 NJ 50 NJ 50 NJ 50 3060
preplace netloc ps7_axi_periph_M05_AXI 1 1 1 1360 520n
preplace netloc axi_dma_infifo_M_AXI_MM2S 1 3 1 2260 300n
levelinfo -pg 1 -80 1220 1630 1990 2420 2810 3080
pagesize -pg 1 -db -bbox -sgen -190 0 3200 1110
",
   "myview_ScaleFactor":"0.336286",
   "myview_TopLeft":"-187,-607"
}
{
   "da_axi4_cnt":"86",
   "da_axi4_s2mm_cnt":"9",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"86",
   "da_ps7_cnt":"1"
}
