
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	-init scripts/top.tcl -win 
Date:		Tue Apr 29 03:21:38 2025
Host:		ecelvd809.ece.local (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (1core*24cpus*Intel(R) Xeon(R) Gold 6246R CPU @ 3.40GHz 36608KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "scripts/top.tcl" ...
<CMD> set init_verilog ../syn/results/encoder.mapped.v
<CMD> set init_mmmc_file scripts/mmc2.view
<CMD> set init_lef_file /afs/ee.ust.hk/amd64_linux26/usr/eelocal/tsmc_icdc/tsmc180/tsmc180_MS_RF_G/SC/tcb018g3d3/Rev280a/Back_End/lef/tcb018g3d3_280a/lef/tcb018g3d3_6lm.lef
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> init_design
#% Begin Load MMMC data ... (date=04/29 03:21:49, mem=500.2M)
#% End Load MMMC data ... (date=04/29 03:21:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=500.4M, current mem=500.4M)
CWORST_T

Loading LEF file /afs/ee.ust.hk/amd64_linux26/usr/eelocal/tsmc_icdc/tsmc180/tsmc180_MS_RF_G/SC/tcb018g3d3/Rev280a/Back_End/lef/tcb018g3d3_280a/lef/tcb018g3d3_6lm.lef ...
Set DBUPerIGU to M2 pitch 1120.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Tue Apr 29 03:21:49 2025
viaInitial ends at Tue Apr 29 03:21:49 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from scripts/mmc2.view
Reading wc timing library '/dfs/app/tsmc_icdc/tsmc180/tsmc180_MS_RF_G/SC/tcb018g3d3/Rev280a/Front_End/timing_power_noise/CCS/tcb018g3d3_280a/tcb018g3d3wc_ccs.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /dfs/app/tsmc_icdc/tsmc180/tsmc180_MS_RF_G/SC/tcb018g3d3/Rev280a/Front_End/timing_power_noise/CCS/tcb018g3d3_280a/tcb018g3d3wc_ccs.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /dfs/app/tsmc_icdc/tsmc180/tsmc180_MS_RF_G/SC/tcb018g3d3/Rev280a/Front_End/timing_power_noise/CCS/tcb018g3d3_280a/tcb018g3d3wc_ccs.lib)
Read 391 cells in library 'tcb018g3d3wc_ccs' 
*** End library_loading (cpu=0.11min, real=0.10min, mem=28.0M, fe_cpu=0.29min, fe_real=0.28min, fe_mem=805.4M) ***
#% Begin Load netlist data ... (date=04/29 03:21:55, mem=521.5M)
*** Begin netlist parsing (mem=805.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 391 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/results/encoder.mapped.v'

*** Memory Usage v#1 (Current mem = 805.430M, initial mem = 268.242M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=805.4M) ***
#% End Load netlist data ... (date=04/29 03:21:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=529.1M, current mem=529.1M)
Top level cell is encoder.
Hooked 391 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell encoder ...
*** Netlist is unique.
** info: there are 399 modules.
** info: there are 54 stdCell insts.

*** Memory Usage v#1 (Current mem = 843.855M, initial mem = 268.242M) ***
**WARN: (IMPFP-3961):	The techSite 'gacore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bcoreExt' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) resistance scaling factor 1.3 for corner CWORST_T is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
**WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) capacitance scaling factor 1.3 for corner CWORST_T is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
**WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) coupling capacitance scaling factor 1.3 for corner CWORST_T is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
Reading Capacitance Table File /afs/ee.ust.hk/amd64_linux26/usr/eelocal/tsmc_icdc/tsmc180/tsmc180_MS_RF_G/SC/tcb018g3d3/Rev280a/Back_End/lef/tcb018g3d3_280a/techfiles/captable/t018lo_1p6m_typical.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : CWORST_T
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/afs/ee.ust.hk/amd64_linux26/usr/eelocal/tsmc_icdc/tsmc180/tsmc180_MS_RF_G/SC/tcb018g3d3/Rev280a/Back_End/lef/tcb018g3d3_280a/techfiles/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1.3
    RC-Corner PreRoute Cap Factor         : 1.3
    RC-Corner PostRoute Res Factor        : 1.3 {1.3 1.3 1.3}
    RC-Corner PostRoute Cap Factor        : 1.3 {1.3 1.3 1.3}
    RC-Corner PostRoute XCap Factor       : 1.3 {1.3 1.3 1.3}
    RC-Corner PreRoute Clock Res Factor   : 1.3	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1.3	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1.3 {1.3 1.3 1.3} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1.3 {1.3 1.3 1.3} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../syn/results/encoder.mapped.sdc' ...
Current (total cpu=0:00:17.9, real=0:00:18.0, peak res=734.3M, current mem=724.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../syn/results/encoder.mapped.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../syn/results/encoder.mapped.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=743.4M, current mem=743.4M)
Current (total cpu=0:00:18.0, real=0:00:18.0, peak res=743.4M, current mem=743.4M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 282
Total number of sequential cells: 101
Total number of tristate cells: 8
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD12 CKBD16 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKND1 CKND0 CKND12 CKND16 CKND2 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8
Total number of usable inverters: 18
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#% Begin Load MMMC data ... (date=04/29 03:21:56, mem=765.6M)
#% End Load MMMC data ... (date=04/29 03:21:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=765.6M, current mem=765.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           5  The techSite '%s' has no related standar...
WARNING   IMPEXT-3570          3  PostRoute (EffortLevel high) %s scaling ...
WARNING   IMPVL-159          782  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
*** Message Summary: 795 warning(s), 0 error(s)

<CMD> setDesignMode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> floorPlan -d 560 560 80 80 80 80
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'gacore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bcoreExt' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> loadIoFile scripts/design_top.ioc -noAdjustDieSize
Reading IO assignment file "scripts/design_top.ioc" ...
<CMD> saveDesign db/design_top_floorplan.enc
#% Begin save design ... (date=04/29 03:21:56, mem=767.3M)
% Begin Save ccopt configuration ... (date=04/29 03:21:56, mem=770.3M)
% End Save ccopt configuration ... (date=04/29 03:21:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=771.0M, current mem=771.0M)
% Begin Save netlist data ... (date=04/29 03:21:56, mem=771.1M)
Writing Binary DB to db/design_top_floorplan.enc.dat.tmp/encoder.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/29 03:21:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=771.4M, current mem=771.4M)
Saving symbol-table file ...
Saving congestion map file db/design_top_floorplan.enc.dat.tmp/encoder.route.congmap.gz ...
% Begin Save AAE data ... (date=04/29 03:21:57, mem=772.1M)
Saving AAE Data ...
% End Save AAE data ... (date=04/29 03:21:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=772.1M, current mem=772.1M)
Saving preference file db/design_top_floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/29 03:21:57, mem=775.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/29 03:21:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=775.6M, current mem=775.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/29 03:21:57, mem=775.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/29 03:21:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=775.8M, current mem=775.8M)
% Begin Save routing data ... (date=04/29 03:21:57, mem=775.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1073.1M) ***
% End Save routing data ... (date=04/29 03:21:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=780.1M, current mem=780.1M)
Saving property file db/design_top_floorplan.enc.dat.tmp/encoder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1076.1M) ***
% Begin Save power constraints data ... (date=04/29 03:21:57, mem=780.7M)
% End Save power constraints data ... (date=04/29 03:21:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=780.8M, current mem=780.8M)
CWORST_T
Generated self-contained design design_top_floorplan.enc.dat.tmp
#% End save design ... (date=04/29 03:22:00, total cpu=0:00:03.4, real=0:00:04.0, peak res=806.1M, current mem=785.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override -verbose -netlistOverride
54 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override -verbose -netlistOverride
54 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type tiehi -inst * -override -verbose
<CMD> globalNetConnect VSS -type tielo -inst * -override -verbose
<CMD> globalNetConnect VDD -type net -net VDD -override -verbose
<CMD> globalNetConnect VSS -type net -net VSS -override -verbose
<CMD> addRing -center 1 -type core_rings -width 20 -spacing 15 -nets {VDD VSS} -layer {bottom METAL3 top METAL3 right METAL4 left METAL4} -follow io
#% Begin addRing (date=04/29 03:22:00, mem=785.4M)

The power planner will calculate offsets from I/O rows.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1107.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL3 |        4       |       NA       |
|  VIA34 |        8       |        0       |
| METAL4 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=04/29 03:22:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=786.7M, current mem=786.7M)
<CMD> setAddStripeMode -stacked_via_top_layer METAL4 -stacked_via_bottom_layer METAL3
<CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 20 -spacing 15 -set_to_set_distance 80 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL4 -padcore_ring_bottom_layer_limit METAL5 -block_ring_top_layer_limit METAL4 -block_ring_bottom_layer_limit METAL3 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=04/29 03:22:00, mem=786.8M)

Initialize fgc environment(mem: 1107.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1107.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1107.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1107.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1107.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 20 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA34 |       20       |        0       |
| METAL4 |       10       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=04/29 03:22:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=787.6M, current mem=787.6M)
<CMD> sroute -connect corePin -nets {VDD VSS} -layerChangeRange {METAL1 METAL5} -blockPinTarget nearestTarget -allowJogging 1 -crossoverViaLayerRange {METAL1 METAL5} -allowLayerChange 1 -targetViaLayerRange {METAL1 METAL5}
#% Begin sroute (date=04/29 03:22:01, mem=787.6M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Tue Apr 29 03:22:01 2025 ***
SPECIAL ROUTE ran on directory: /dfs/usrhome/yhsuai/elec5160/new_design1/layout
SPECIAL ROUTE ran on machine: ecelvd809.ece.local (Linux 3.10.0-1160.95.1.el7.x86_64 Xeon 3.39Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 5
srouteTopTargetLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2243.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 398 macros, 17 used
Read in 17 components
  17 core components: 17 unplaced, 0 placed, 0 fixed
Read in 5 physical pins
  5 physical pins: 0 unplaced, 0 placed, 5 fixed
Read in 5 nets
Read in 2 special nets, 2 routed
Read in 39 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 160
  Number of Followpin connections: 80
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2250.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 5 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 240 wires.
ViaGen created 1680 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       240      |       NA       |
|  VIA12 |       560      |        0       |
|  VIA23 |       560      |        0       |
|  VIA34 |       560      |        0       |
+--------+----------------+----------------+
#% End sroute (date=04/29 03:22:01, total cpu=0:00:00.2, real=0:00:00.0, peak res=795.1M, current mem=795.1M)
<CMD> saveDesign db/design_top_powerplan.enc
#% Begin save design ... (date=04/29 03:22:01, mem=795.1M)
% Begin Save ccopt configuration ... (date=04/29 03:22:01, mem=795.1M)
% End Save ccopt configuration ... (date=04/29 03:22:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=795.3M, current mem=795.3M)
% Begin Save netlist data ... (date=04/29 03:22:01, mem=795.3M)
Writing Binary DB to db/design_top_powerplan.enc.dat.tmp/encoder.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/29 03:22:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=795.3M, current mem=795.3M)
Saving symbol-table file ...
Saving congestion map file db/design_top_powerplan.enc.dat.tmp/encoder.route.congmap.gz ...
% Begin Save AAE data ... (date=04/29 03:22:01, mem=795.4M)
Saving AAE Data ...
% End Save AAE data ... (date=04/29 03:22:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=795.4M, current mem=795.4M)
Saving preference file db/design_top_powerplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/29 03:22:01, mem=794.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/29 03:22:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=794.3M, current mem=794.3M)
Saving PG file db/design_top_powerplan.enc.dat.tmp/encoder.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Apr 29 03:22:01 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1114.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/29 03:22:01, mem=794.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/29 03:22:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=794.4M, current mem=794.4M)
% Begin Save routing data ... (date=04/29 03:22:01, mem=794.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1114.3M) ***
% End Save routing data ... (date=04/29 03:22:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=794.4M, current mem=794.4M)
Saving property file db/design_top_powerplan.enc.dat.tmp/encoder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1117.3M) ***
% Begin Save power constraints data ... (date=04/29 03:22:02, mem=794.4M)
% End Save power constraints data ... (date=04/29 03:22:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=794.4M, current mem=794.4M)
CWORST_T
Generated self-contained design design_top_powerplan.enc.dat.tmp
#% End save design ... (date=04/29 03:22:05, total cpu=0:00:03.4, real=0:00:04.0, peak res=826.3M, current mem=794.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -reset
<CMD> setPlaceMode -reorderScan 0
<CMD> getPlaceMode -place_hierarchical_flow -quiet
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
<CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> getPlaceMode -user -resetCombineRFLevel
<CMD> getPlaceMode -quiet -resetCombineRFLevel
<CMD> setPlaceMode -resetCombineRFLevel 1000
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD_INTERNAL> colorizeGeometry
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.3978 -from {0xe 0x11} -to 0x12 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.3978 -from {0x15 0x18} -to 0x19 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.3978 -from 0x1b -to 0x1c
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.3978 -from 0x1f -to 0x20
<CMD> setPathGroupOptions reg2reg_tmp.3978 -effortLevel high
Effort level <high> specified for reg2reg_tmp.3978 path_group
AAE DB initialization (MEM=1157.75 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1173.96)
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getAnalysisMode -analysisType -quiet
siFlow : Timing analysis mode is single, using late cdB files
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views
<CMD> get_analysis_view $view -delay_corner
<CMD> get_delay_corner $dcCorner -power_domain_list
<CMD> get_delay_corner $dcCorner -library_set
<CMD> get_library_set $libSetName -si
<CMD> get_delay_corner $dcCorner -late_library_set
<CMD> get_delay_corner $dcCorner -early_library_set
Total number of fetched objects 58
End delay calculation. (MEM=1243.8 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1216.72 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> reset_path_group -name reg2out_tmp.3978
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.3978
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.3978
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.3978
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
<CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
<CMD> getPlaceMode -quiet -expSkipGP
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1202.5M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:02.5 mem=1210.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.8 mem=1210.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 27 (47.4%) nets
3		: 13 (22.8%) nets
4     -	14	: 16 (28.1%) nets
15    -	39	: 1 (1.8%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=54 (0 fixed + 54 movable) #buf cell=0 #inv cell=6 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=57 #term=184 #term/net=3.23, #fixedIo=5, #floatIo=0, #fixedPin=5, #floatPin=0
stdCell: 54 single + 0 double + 0 multi
Total standard cell length = 0.3052 (mm), area = 0.0015 (mm^2)
Estimated cell power/ground rail width = 0.945 um
Average module density = 0.010.
Density for the design = 0.010.
       = stdcell_area 545 sites (1538 um^2) / alloc_area 56406 sites (159200 um^2).
Pin Density = 0.003262.
            = total # of pins 184 / total area 56406.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 4.651e+03 (2.15e+03 2.50e+03)
              Est.  stn bbox = 5.245e+03 (2.46e+03 2.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1247.8M
Iteration  2: Total net bbox = 4.651e+03 (2.15e+03 2.50e+03)
              Est.  stn bbox = 5.245e+03 (2.46e+03 2.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1247.8M
Iteration  3: Total net bbox = 1.820e+03 (1.43e+03 3.89e+02)
              Est.  stn bbox = 2.035e+03 (1.57e+03 4.62e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1249.2M
Active setup views:
    wc
Iteration  4: Total net bbox = 1.763e+03 (1.37e+03 3.89e+02)
              Est.  stn bbox = 1.960e+03 (1.50e+03 4.62e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1249.2M
Iteration  5: Total net bbox = 1.687e+03 (1.30e+03 3.89e+02)
              Est.  stn bbox = 1.861e+03 (1.40e+03 4.62e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1249.2M
Iteration  6: Total net bbox = 1.860e+03 (1.30e+03 5.56e+02)
              Est.  stn bbox = 2.070e+03 (1.42e+03 6.55e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1250.2M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  7: Total net bbox = 1.976e+03 (1.40e+03 5.79e+02)
              Est.  stn bbox = 2.184e+03 (1.51e+03 6.78e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1250.2M
Iteration  8: Total net bbox = 1.976e+03 (1.40e+03 5.79e+02)
              Est.  stn bbox = 2.184e+03 (1.51e+03 6.78e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1269.4M
Iteration  9: Total net bbox = 2.710e+03 (1.72e+03 9.91e+02)
              Est.  stn bbox = 2.992e+03 (1.87e+03 1.12e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1269.4M
Iteration 10: Total net bbox = 2.677e+03 (1.70e+03 9.74e+02)
              Est.  stn bbox = 2.958e+03 (1.86e+03 1.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1269.4M
Iteration 11: Total net bbox = 2.704e+03 (1.72e+03 9.79e+02)
              Est.  stn bbox = 2.981e+03 (1.87e+03 1.11e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1269.4M
Iteration 12: Total net bbox = 2.704e+03 (1.72e+03 9.79e+02)
              Est.  stn bbox = 2.981e+03 (1.87e+03 1.11e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1269.4M
Iteration 13: Total net bbox = 2.704e+03 (1.72e+03 9.79e+02)
              Est.  stn bbox = 2.981e+03 (1.87e+03 1.11e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1269.4M
*** cost = 2.704e+03 (1.72e+03 9.79e+02) (cpu for global=0:00:00.3) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
*** Starting refinePlace (0:00:29.3 mem=1285.4M) ***
Total net bbox length = 2.704e+03 (1.724e+03 9.793e+02) (ext = 1.474e+03)
Move report: Detail placement moves 54 insts, mean move: 1.74 um, max move: 5.06 um
	Max move on inst (pout_reg_3_): (133.44, 100.10) --> (133.28, 95.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1285.4MB
Summary Report:
Instances move: 54 (out of 54 movable)
Instances flipped: 0
Mean displacement: 1.74 um
Max displacement: 5.06 um (Instance: pout_reg_3_) (133.435, 100.104) -> (133.28, 95.2)
	Length: 29 sites, height: 1 rows, site name: core, cell type: DFKCSND1
Total net bbox length = 2.628e+03 (1.670e+03 9.580e+02) (ext = 1.483e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1285.4MB
*** Finished refinePlace (0:00:29.3 mem=1285.4M) ***
*** End of Placement (cpu=0:00:03.2, real=0:00:04.0, mem=1285.4M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 64 )
Density distribution unevenness ratio = 96.809%
*** Free Virtual Timing Model ...(mem=1285.4M)
<CMD> setDelayCalMode -engine aae
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.3978 -from {0x2a 0x2d} -to 0x2e -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.3978 -from {0x31 0x34} -to 0x35 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.3978 -from 0x37 -to 0x38
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.3978 -from 0x3b -to 0x3c
<CMD> setPathGroupOptions reg2reg_tmp.3978 -effortLevel high
Effort level <high> specified for reg2reg_tmp.3978 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1285.38)
Total number of fetched objects 58
End delay calculation. (MEM=1301.07 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1301.07 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> reset_path_group -name reg2out_tmp.3978
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.3978
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.3978
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.3978
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> congRepair
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1286.87 MB )
[NR-eGR] Read 2874 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.87 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2874
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=57  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.777040e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1294.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1294.87 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1294.87 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.87 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1294.87 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.87 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.87 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 179
[NR-eGR] METAL2  (2V) length: 1.011600e+03um, number of vias: 250
[NR-eGR] METAL3  (3H) length: 1.247120e+03um, number of vias: 4
[NR-eGR] METAL4  (4V) length: 9.532000e+01um, number of vias: 4
[NR-eGR] METAL5  (5H) length: 4.832800e+02um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.837320e+03um, number of vias: 437
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.537200e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1228.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
**placeDesign ... cpu = 0: 0: 4, real = 0: 0: 5, mem = 1228.9M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD_INTERNAL> spInternalUse tdgp clearSkpData
Tdgp not successfully inited but do clear! skip clearing
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> setPlaceMode -reset -resetCombineRFLevel
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> optDesign -preCTS -outDir reports/preCTSTimingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 850.7M, totSessionCpu=0:00:29 **
Executing: place_opt_design -opt -out_dir reports/preCTSTimingReports
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                   180
setExtractRCMode -coupling_c_th          3
setExtractRCMode -engine                 preRoute
setExtractRCMode -relative_c_th          0.03
setExtractRCMode -total_c_th             5
setDelayCalMode -engine                  aae
setDelayCalMode -ignoreNetLoad           false
setPlaceMode -place_global_reorder_scan  false
setAnalysisMode -analysisType            single
setAnalysisMode -clkSrcPath              true
setAnalysisMode -clockPropagation        sdcControl
setAnalysisMode -virtualIPO              false

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 851.6M, totSessionCpu=0:00:30 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 857.7M, totSessionCpu=0:00:31 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1258.89 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1258.89 MB )
[NR-eGR] Read 2874 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1258.89 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2874
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=57  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.817360e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1258.89 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1258.89 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1258.89 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1258.89 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1258.89 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1258.89 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 179
[NR-eGR] METAL2  (2V) length: 9.852800e+02um, number of vias: 248
[NR-eGR] METAL3  (3H) length: 1.323280e+03um, number of vias: 4
[NR-eGR] METAL4  (4V) length: 9.532000e+01um, number of vias: 4
[NR-eGR] METAL5  (5H) length: 4.832800e+02um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.887160e+03um, number of vias: 435
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.705200e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1258.89 MB )
Extraction called for design 'encoder' of instances=54 and nets=59 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design encoder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.30000 
Resistance Scaling Factor    : 1.30000 
Clock Cap. Scaling Factor    : 1.30000 
Clock Res. Scaling Factor    : 1.30000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1258.891M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1277.11)
Total number of fetched objects 58
End delay calculation. (MEM=1292.8 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1292.8 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:32.0 mem=1292.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 245.276 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   19    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.966%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 895.4M, totSessionCpu=0:00:32 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1264.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1264.1M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:32.1/0:00:33.8 (0.9), mem = 1264.1M

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 16 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:00:34.1/0:00:35.9 (1.0), mem = 1374.0M

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:34.1/0:00:35.9 (1.0), mem = 1325.0M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
+--------+--------+----------+------------+--------+----------+---------+----------------+
|   0.000|   0.000|     0.97%|   0:00:00.0| 1344.1M|        wc|       NA| NA             |
+--------+--------+----------+------------+--------+----------+---------+----------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1344.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1344.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:07.9/0:00:07.9 (1.0), totSession cpu/real = 0:00:42.0/0:00:43.7 (1.0), mem = 1325.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:43.1/0:00:44.8 (1.0), mem = 1344.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.97
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.97%|        -|   0.000|   0.000|   0:00:00.0| 1344.1M|
|     0.97%|        0|   0.000|   0.000|   0:00:00.0| 1344.1M|
|     0.97%|        0|   0.000|   0.000|   0:00:00.0| 1363.2M|
|     0.97%|        0|   0.000|   0.000|   0:00:00.0| 1363.2M|
|     0.97%|        0|   0.000|   0.000|   0:00:00.0| 1363.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.97
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
*** AreaOpt [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:43.8/0:00:45.6 (1.0), mem = 1363.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1325.09M, totSessionCpu=0:00:44).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1327.09 MB )
[NR-eGR] Read 2874 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1327.09 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2874
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=57  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.777040e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1327.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Iteration  6: Total net bbox = 2.515e+03 (1.63e+03 8.81e+02)
              Est.  stn bbox = 2.787e+03 (1.78e+03 1.00e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1306.3M
Iteration  7: Total net bbox = 2.344e+03 (1.55e+03 7.93e+02)
              Est.  stn bbox = 2.610e+03 (1.69e+03 9.15e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1306.3M
Iteration  8: Total net bbox = 2.568e+03 (1.68e+03 8.86e+02)
              Est.  stn bbox = 2.844e+03 (1.83e+03 1.01e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1306.3M
Iteration  9: Total net bbox = 2.760e+03 (1.74e+03 1.02e+03)
              Est.  stn bbox = 3.045e+03 (1.89e+03 1.15e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1306.3M
Iteration 10: Total net bbox = 2.815e+03 (1.82e+03 9.95e+02)
              Est.  stn bbox = 3.109e+03 (1.98e+03 1.13e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1306.3M
Move report: Timing Driven Placement moves 54 insts, mean move: 13.12 um, max move: 29.46 um
	Max move on inst (U81): (98.00, 80.08) --> (121.84, 85.70)

Finished Incremental Placement (cpu=0:00:00.6, real=0:00:00.0, mem=1306.3M)
*** Starting refinePlace (0:00:44.5 mem=1307.0M) ***
Total net bbox length = 2.840e+03 (1.843e+03 9.974e+02) (ext = 1.461e+03)
Move report: Detail placement moves 54 insts, mean move: 2.28 um, max move: 5.54 um
	Max move on inst (U74): (150.59, 110.32) --> (150.08, 105.28)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1307.0MB
Summary Report:
Instances move: 54 (out of 54 movable)
Instances flipped: 0
Mean displacement: 2.28 um
Max displacement: 5.54 um (Instance: U74) (150.585, 110.32) -> (150.08, 105.28)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AN3D1
Total net bbox length = 2.802e+03 (1.790e+03 1.011e+03) (ext = 1.466e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1307.0MB
*** Finished refinePlace (0:00:44.5 mem=1307.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1307.04 MB )
[NR-eGR] Read 2874 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.04 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2874
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=57  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.953440e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1307.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1307.04 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1307.04 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.04 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1307.04 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.04 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.04 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 179
[NR-eGR] METAL2  (2V) length: 1.072080e+03um, number of vias: 274
[NR-eGR] METAL3  (3H) length: 1.410080e+03um, number of vias: 4
[NR-eGR] METAL4  (4V) length: 9.532000e+01um, number of vias: 4
[NR-eGR] METAL5  (5H) length: 4.782400e+02um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.055720e+03um, number of vias: 461
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.761200e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1307.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.7, real=0:00:00.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1291.0M)
Extraction called for design 'encoder' of instances=54 and nets=59 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design encoder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.30000 
Resistance Scaling Factor    : 1.30000 
Clock Cap. Scaling Factor    : 1.30000 
Clock Res. Scaling Factor    : 1.30000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1291.035M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 926.1M, totSessionCpu=0:00:45 **
#################################################################################
# Design Stage: PreRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1309.25)
Total number of fetched objects 58
End delay calculation. (MEM=1332.94 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1332.94 CPU=0:00:00.0 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:44.7/0:00:46.4 (1.0), mem = 1400.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.97
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.97%|        -|   0.000|   0.000|   0:00:00.0| 1400.0M|
|     0.97%|        0|   0.000|   0.000|   0:00:00.0| 1400.0M|
|     0.97%|        0|   0.000|   0.000|   0:00:00.0| 1400.0M|
|     0.97%|        0|   0.000|   0.000|   0:00:00.0| 1400.0M|
|     0.97%|        0|   0.000|   0.000|   0:00:00.0| 1400.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.97
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:45.4 mem=1400.0M) ***
Total net bbox length = 2.802e+03 (1.790e+03 1.011e+03) (ext = 1.466e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1400.0MB
Summary Report:
Instances move: 0 (out of 54 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.802e+03 (1.790e+03 1.011e+03) (ext = 1.466e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1400.0MB
*** Finished refinePlace (0:00:45.4 mem=1400.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1400.0M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1400.0M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:45.5/0:00:47.2 (1.0), mem = 1400.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1317.95M, totSessionCpu=0:00:45).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:45.5/0:00:47.2 (1.0), mem = 1317.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|     2|    -0.23|     2|     2|    -0.01|     0|     0|     0|     0|   245.17|     0.00|       0|       0|       0|   0.97|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   245.17|     0.00|       2|       0|       0|   1.01| 0:00:00.0|  1389.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   245.17|     0.00|       0|       0|       0|   1.01| 0:00:00.0|  1389.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1389.2M) ***

*** Starting refinePlace (0:00:47.5 mem=1389.2M) ***
Total net bbox length = 2.794e+03 (1.783e+03 1.011e+03) (ext = 8.225e+02)
Move report: Detail placement moves 1 insts, mean move: 5.04 um, max move: 5.04 um
	Max move on inst (FE_OFC1_N): (472.64, 80.08) --> (472.64, 85.12)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1392.3MB
Summary Report:
Instances move: 1 (out of 56 movable)
Instances flipped: 0
Mean displacement: 5.04 um
Max displacement: 5.04 um (Instance: FE_OFC1_N) (472.64, 80.08) -> (472.64, 85.12)
	Length: 13 sites, height: 1 rows, site name: core, cell type: CKBD6
Total net bbox length = 2.802e+03 (1.783e+03 1.019e+03) (ext = 8.264e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1392.3MB
*** Finished refinePlace (0:00:47.5 mem=1392.3M) ***
*** maximum move = 5.04 um ***
*** Finished re-routing un-routed nets (1392.3M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1392.3M) ***
*** DrvOpt [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:00:47.5/0:00:49.3 (1.0), mem = 1373.2M
End: GigaOpt postEco DRV Optimization

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'encoder' of instances=56 and nets=61 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design encoder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.30000 
Resistance Scaling Factor    : 1.30000 
Clock Cap. Scaling Factor    : 1.30000 
Clock Res. Scaling Factor    : 1.30000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1305.980M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1311.75 MB )
[NR-eGR] Read 2874 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1311.75 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2874
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=59  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 59 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.963520e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1311.75 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1317.96)
Total number of fetched objects 60
End delay calculation. (MEM=1333.64 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1333.64 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:47.6 mem=1333.6M)
Reported timing to dir reports/preCTSTimingReports
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 964.8M, totSessionCpu=0:00:48 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 245.171 | 246.139 | 245.171 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 967.0M, totSessionCpu=0:00:48 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:18, real = 0:00:19, mem = 1249.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> saveDesign db/design_top_place.enc
#% Begin save design ... (date=04/29 03:22:29, mem=913.8M)
% Begin Save ccopt configuration ... (date=04/29 03:22:29, mem=913.8M)
% End Save ccopt configuration ... (date=04/29 03:22:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=914.0M, current mem=914.0M)
% Begin Save netlist data ... (date=04/29 03:22:29, mem=914.0M)
Writing Binary DB to db/design_top_place.enc.dat.tmp/encoder.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/29 03:22:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=914.0M, current mem=914.0M)
Saving symbol-table file ...
Saving congestion map file db/design_top_place.enc.dat.tmp/encoder.route.congmap.gz ...
% Begin Save AAE data ... (date=04/29 03:22:30, mem=914.5M)
Saving AAE Data ...
% End Save AAE data ... (date=04/29 03:22:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=914.5M, current mem=914.5M)
Saving preference file db/design_top_place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/29 03:22:30, mem=915.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/29 03:22:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=915.1M, current mem=915.1M)
Saving PG file db/design_top_place.enc.dat.tmp/encoder.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Apr 29 03:22:30 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1250.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/29 03:22:30, mem=915.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/29 03:22:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=915.1M, current mem=915.1M)
% Begin Save routing data ... (date=04/29 03:22:30, mem=915.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1250.5M) ***
% End Save routing data ... (date=04/29 03:22:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=915.3M, current mem=915.3M)
Saving property file db/design_top_place.enc.dat.tmp/encoder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1253.5M) ***
Saving rc congestion map db/design_top_place.enc.dat.tmp/encoder.congmap.gz ...
% Begin Save power constraints data ... (date=04/29 03:22:30, mem=915.3M)
% End Save power constraints data ... (date=04/29 03:22:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=915.3M, current mem=915.3M)
CWORST_T
Generated self-contained design design_top_place.enc.dat.tmp
#% End save design ... (date=04/29 03:22:34, total cpu=0:00:03.4, real=0:00:05.0, peak res=917.6M, current mem=917.6M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> set_ccopt_property buffer_cells { CKBD16 CKBD8 }
<CMD> set_ccopt_property use_inverters auto
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): SDC
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 15 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/SDC was created. It contains 15 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
#% Begin ccopt_design (date=04/29 03:22:34, mem=888.8M)
Turning off fast DC mode./nRuntime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          69.9
setDesignMode -process                         180
setExtractRCMode -coupling_c_th                3
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                0.03
setExtractRCMode -total_c_th                   5
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -eng_copyNetPropToNewNet       true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setOptMode -activeHoldViews                    { wc }
setOptMode -activeSetupViews                   { wc }
setOptMode -autoSetupViews                     { wc}
setOptMode -autoTDGRSetupViews                 { wc}
setOptMode -drcMargin                          0
setOptMode -fixDrc                             true
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0
setPlaceMode -place_global_reorder_scan        false

(ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1245.4M, init mem=1262.1M)
*info: Placed = 56            
*info: Unplaced = 0           
Placement Density:1.01%(1612/159200)
Placement Density (including fixed std cells):1.01%(1612/159200)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1262.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 15 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 15 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1262.11 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1262.11 MB )
[NR-eGR] Read 2874 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.11 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2874
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=59  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 59 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.963520e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1262.11 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1262.11 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.11 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1262.11 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.11 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.11 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 183
[NR-eGR] METAL2  (2V) length: 1.007760e+03um, number of vias: 278
[NR-eGR] METAL3  (3H) length: 1.639680e+03um, number of vias: 6
[NR-eGR] METAL4  (4V) length: 1.676400e+02um, number of vias: 6
[NR-eGR] METAL5  (5H) length: 2.408000e+02um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.055880e+03um, number of vias: 473
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.761200e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1262.11 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one object
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
route_type is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD8 
  Inverters:   {CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1}
  Clock gates: CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 159200.294um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner wc_CWORST_T:both, late and power domain auto-default:
  Slew time target (leaf):    0.485ns
  Slew time target (trunk):   0.485ns
  Slew time target (top):     0.486ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.266ns
  Buffer max distance: 1886.389um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=wc_CWORST_T:both.late, optimalDrivingDistance=1886.389um, saturatedSlew=0.431ns, speed=3669.303um per ns, cellArea=46.382um^2 per 1000um}
  Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=wc_CWORST_T:both.late, optimalDrivingDistance=1491.053um, saturatedSlew=0.432ns, speed=4550.055um per ns, cellArea=47.322um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD12, fastest_considered_half_corner=wc_CWORST_T:both.late, optimalDrivingDistance=1671.250um, saturatedSlew=0.428ns, speed=2603.193um per ns, cellArea=65.863um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/SDC:
  Sources:                     pin clk
  Total number of sinks:       15
  Delay constrained sinks:     15
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner wc_CWORST_T:both.late:
  Skew target:                 0.266ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/SDC with 15 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.6 real=0:00:01.6)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:00:53.0 mem=1308.8M) ***
Total net bbox length = 2.802e+03 (1.783e+03 1.019e+03) (ext = 8.264e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1308.8MB
Summary Report:
Instances move: 0 (out of 56 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.802e+03 (1.783e+03 1.019e+03) (ext = 8.264e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1308.8MB
*** Finished refinePlace (0:00:53.0 mem=1308.8M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 15).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for wc_CWORST_T:both.late...
    Clock tree timing engine global stage delay update for wc_CWORST_T:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    60 (unrouted=2, trialRouted=58, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1308.81 MB )
[NR-eGR] Read 2874 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.81 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2874
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=59  numIgnoredNets=58
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.880800e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.578400e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1308.81 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1308.81 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.81 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1308.81 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.81 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.81 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 183
[NR-eGR] METAL2  (2V) length: 9.660400e+02um, number of vias: 271
[NR-eGR] METAL3  (3H) length: 1.714160e+03um, number of vias: 12
[NR-eGR] METAL4  (4V) length: 2.071200e+02um, number of vias: 4
[NR-eGR] METAL5  (5H) length: 1.640800e+02um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.051400e+03um, number of vias: 470
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.716400e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 15
[NR-eGR] METAL2  (2V) length: 1.314000e+02um, number of vias: 20
[NR-eGR] METAL3  (3H) length: 1.915200e+02um, number of vias: 8
[NR-eGR] METAL4  (4V) length: 4.872000e+01um, number of vias: 0
[NR-eGR] METAL5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.716400e+02um, number of vias: 43
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.716400e+02um, number of vias: 43
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1264.81 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    60 (unrouted=2, trialRouted=58, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1264.81 MB )
[NR-eGR] Read 2874 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1264.81 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2874
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 48
[NR-eGR] Read numTotalNets=59  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 58 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.605680e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1264.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1264.81 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1264.81 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1264.81 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1264.81 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1264.81 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1264.81 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 183
[NR-eGR] METAL2  (2V) length: 9.552400e+02um, number of vias: 269
[NR-eGR] METAL3  (3H) length: 1.633520e+03um, number of vias: 14
[NR-eGR] METAL4  (4V) length: 2.153600e+02um, number of vias: 6
[NR-eGR] METAL5  (5H) length: 2.436000e+02um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.047720e+03um, number of vias: 472
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1264.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'encoder' of instances=56 and nets=61 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design encoder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.30000 
Resistance Scaling Factor    : 1.30000 
Clock Cap. Scaling Factor    : 1.30000 
Clock Res. Scaling Factor    : 1.30000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1264.812M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for wc_CWORST_T:both.late...
  Clock tree timing engine global stage delay update for wc_CWORST_T:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock tree timing engine global stage delay update for wc_CWORST_T:both.late...
    Clock tree timing engine global stage delay update for wc_CWORST_T:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011], skew [0.002 vs 0.266]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.049pF fall=0.048pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=395.440um, total=395.440um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.485ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/SDC: insertion delay [min=0.008, max=0.011, avg=0.010, sd=0.001], skew [0.002 vs 0.266], 100% {0.008, 0.011} (wid=0.011 ws=0.002) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.062pF, total=0.062pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=371.640um, total=371.640um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.485ns count=1 avg=0.017ns sd=0.000ns min=0.017ns max=0.017ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/SDC: insertion delay [min=0.007, max=0.009, avg=0.008, sd=0.001], skew [0.002 vs 0.266], 100% {0.007, 0.009} (wid=0.009 ws=0.002) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/SDC: insertion delay [min=0.007, max=0.009, avg=0.008, sd=0.001], skew [0.002 vs 0.266], 100% {0.007, 0.009} (wid=0.009 ws=0.002) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.111pF fall=0.110pF), of which (rise=0.062pF fall=0.062pF) is wire, and (rise=0.049pF fall=0.048pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:53.2 mem=1306.0M) ***
Total net bbox length = 2.802e+03 (1.783e+03 1.019e+03) (ext = 8.264e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1306.0MB
Summary Report:
Instances move: 0 (out of 56 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.802e+03 (1.783e+03 1.019e+03) (ext = 8.264e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1306.0MB
*** Finished refinePlace (0:00:53.2 mem=1306.0M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 15).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    60 (unrouted=2, trialRouted=58, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1306.02 MB )
[NR-eGR] Read 2874 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.02 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2874
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=59  numIgnoredNets=58
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.880800e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.578400e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1306.02 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1306.02 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.02 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1306.02 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.02 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.02 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 183
[NR-eGR] METAL2  (2V) length: 9.552400e+02um, number of vias: 269
[NR-eGR] METAL3  (3H) length: 1.633520e+03um, number of vias: 14
[NR-eGR] METAL4  (4V) length: 2.153600e+02um, number of vias: 6
[NR-eGR] METAL5  (5H) length: 2.436000e+02um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.047720e+03um, number of vias: 472
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.716400e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 15
[NR-eGR] METAL2  (2V) length: 1.314000e+02um, number of vias: 20
[NR-eGR] METAL3  (3H) length: 1.915200e+02um, number of vias: 8
[NR-eGR] METAL4  (4V) length: 4.872000e+01um, number of vias: 0
[NR-eGR] METAL5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.716400e+02um, number of vias: 43
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.716400e+02um, number of vias: 43
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1264.02 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
Set FIXED routing status on 1 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    60 (unrouted=2, trialRouted=58, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'encoder' of instances=56 and nets=61 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design encoder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.30000 
Resistance Scaling Factor    : 1.30000 
Clock Cap. Scaling Factor    : 1.30000 
Clock Res. Scaling Factor    : 1.30000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1264.023M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for wc_CWORST_T:both.late...
        Clock tree timing engine global stage delay update for wc_CWORST_T:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.062pF, total=0.062pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=371.640um, total=371.640um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.485ns count=1 avg=0.017ns sd=0.000ns min=0.017ns max=0.017ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/SDC: insertion delay [min=0.007, max=0.009, avg=0.008, sd=0.001], skew [0.002 vs 0.266], 100% {0.007, 0.009} (wid=0.009 ws=0.002) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/SDC: insertion delay [min=0.007, max=0.009, avg=0.008, sd=0.001], skew [0.002 vs 0.266], 100% {0.007, 0.009} (wid=0.009 ws=0.002) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.062pF, total=0.062pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=371.640um, total=371.640um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.485ns count=1 avg=0.017ns sd=0.000ns min=0.017ns max=0.017ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/SDC: insertion delay [min=0.007, max=0.009, avg=0.008, sd=0.001], skew [0.002 vs 0.266], 100% {0.007, 0.009} (wid=0.009 ws=0.002) (gid=0.000 gs=0.000)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/SDC: insertion delay [min=0.007, max=0.009, avg=0.008, sd=0.001], skew [0.002 vs 0.266], 100% {0.007, 0.009} (wid=0.009 ws=0.002) (gid=0.000 gs=0.000)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.062pF, total=0.062pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=371.640um, total=371.640um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.485ns count=1 avg=0.017ns sd=0.000ns min=0.017ns max=0.017ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/SDC: insertion delay [min=0.007, max=0.009, avg=0.008, sd=0.001], skew [0.002 vs 0.266], 100% {0.007, 0.009} (wid=0.009 ws=0.002) (gid=0.000 gs=0.000)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/SDC: insertion delay [min=0.007, max=0.009, avg=0.008, sd=0.001], skew [0.002 vs 0.266], 100% {0.007, 0.009} (wid=0.009 ws=0.002) (gid=0.000 gs=0.000)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.062pF, total=0.062pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=371.640um, total=371.640um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.485ns count=1 avg=0.017ns sd=0.000ns min=0.017ns max=0.017ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/SDC: insertion delay [min=0.007, max=0.009, avg=0.008, sd=0.001], skew [0.002 vs 0.266], 100% {0.007, 0.009} (wid=0.009 ws=0.002) (gid=0.000 gs=0.000)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/SDC: insertion delay [min=0.007, max=0.009, avg=0.008, sd=0.001], skew [0.002 vs 0.266], 100% {0.007, 0.009} (wid=0.009 ws=0.002) (gid=0.000 gs=0.000)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.062pF, total=0.062pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=371.640um, total=371.640um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.485ns count=1 avg=0.017ns sd=0.000ns min=0.017ns max=0.017ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/SDC: insertion delay [min=0.007, max=0.009, avg=0.008, sd=0.001], skew [0.002 vs 0.266], 100% {0.007, 0.009} (wid=0.009 ws=0.002) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/SDC: insertion delay [min=0.007, max=0.009, avg=0.008, sd=0.001], skew [0.002 vs 0.266], 100% {0.007, 0.009} (wid=0.009 ws=0.002) (gid=0.000 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:53.3 mem=1302.2M) ***
Total net bbox length = 2.802e+03 (1.783e+03 1.019e+03) (ext = 8.264e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1302.2MB
Summary Report:
Instances move: 0 (out of 56 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.802e+03 (1.783e+03 1.019e+03) (ext = 8.264e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1302.2MB
*** Finished refinePlace (0:00:53.3 mem=1302.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 15).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    60 (unrouted=2, trialRouted=58, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1302.18 MB )
[NR-eGR] Read 2874 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.18 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2874
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=59  numIgnoredNets=58
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.880800e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.578400e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1302.18 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 1302.18 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.18 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1302.18 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.18 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1302.18 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.18 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1302.18 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 183
[NR-eGR] METAL2  (2V) length: 9.552400e+02um, number of vias: 269
[NR-eGR] METAL3  (3H) length: 1.633520e+03um, number of vias: 14
[NR-eGR] METAL4  (4V) length: 2.153600e+02um, number of vias: 6
[NR-eGR] METAL5  (5H) length: 2.436000e+02um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.047720e+03um, number of vias: 472
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.716400e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 15
[NR-eGR] METAL2  (2V) length: 1.314000e+02um, number of vias: 20
[NR-eGR] METAL3  (3H) length: 1.915200e+02um, number of vias: 8
[NR-eGR] METAL4  (4V) length: 4.872000e+01um, number of vias: 0
[NR-eGR] METAL5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.716400e+02um, number of vias: 43
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.716400e+02um, number of vias: 43
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1264.18 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/.rgfCPd7QZ
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/29 03:22:36, mem=902.9M)

globalDetailRoute

#Start globalDetailRoute on Tue Apr 29 03:22:36 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=61)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Apr 29 03:22:36 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 2.970.
#Voltage range [0.000 - 2.970] has 59 nets.
#Voltage range [2.970 - 2.970] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 909.84 (MB), peak = 971.31 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 910.20 (MB), peak = 971.31 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Tue Apr 29 03:22:36 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.04 (MB)
#Total memory = 910.31 (MB)
#Peak memory = 971.31 (MB)
#
#
#Start global routing on Tue Apr 29 03:22:36 2025
#
#
#Start global routing initialization on Tue Apr 29 03:22:36 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Apr 29 03:22:36 2025
#
#Start routing resource analysis on Tue Apr 29 03:22:36 2025
#
#Routing resource analysis is done on Tue Apr 29 03:22:36 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H        1000           0        4489     0.40%
#  METAL2         V        1000           0        4489    18.71%
#  METAL3         H         855         145        4489     9.91%
#  METAL4         V         494         506        4489    35.35%
#  METAL5         H        1000           0        4489     0.00%
#  METAL6         V         500           0        4489     0.00%
#  --------------------------------------------------------------
#  Total                   4849      10.84%       26934    10.73%
#
#  1 nets (1.64%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Apr 29 03:22:36 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.24 (MB), peak = 971.31 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Tue Apr 29 03:22:36 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.33 (MB), peak = 971.31 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.86 (MB), peak = 971.31 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.96 (MB), peak = 971.31 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 58 (skipped).
#Total number of nets in the design = 61.
#
#58 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              58  
#------------------------------------------------
#        Total                  1              58  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  METAL1        0(0.00%)      0(0.00%)   (0.00%)
#  METAL2        3(0.07%)      4(0.09%)   (0.16%)
#  METAL3        0(0.00%)      0(0.00%)   (0.00%)
#  METAL4        0(0.00%)      0(0.00%)   (0.00%)
#  METAL5        0(0.00%)      0(0.00%)   (0.00%)
#  METAL6        0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      3(0.01%)      4(0.02%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 386 um.
#Total half perimeter of net bounding box = 283 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 134 um.
#Total wire length on LAYER METAL3 = 202 um.
#Total wire length on LAYER METAL4 = 50 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# METAL1             15
# METAL2             16
# METAL3              7
#-----------------------
#                    38 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 276.8
#Average of max src_to_sink distance for priority net 276.8
#Average of ave src_to_sink distance for priority net 223.7
#Max overcon = 2 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.77 (MB)
#Total memory = 912.10 (MB)
#Peak memory = 971.31 (MB)
#
#Finished global routing on Tue Apr 29 03:22:36 2025
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.43 (MB), peak = 971.31 (MB)
#Start Track Assignment.
#Done with 9 horizontal wires in 3 hboxes and 11 vertical wires in 3 hboxes.
#Done with 9 horizontal wires in 3 hboxes and 11 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 408 um.
#Total half perimeter of net bounding box = 283 um.
#Total wire length on LAYER METAL1 = 22 um.
#Total wire length on LAYER METAL2 = 139 um.
#Total wire length on LAYER METAL3 = 197 um.
#Total wire length on LAYER METAL4 = 50 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 38
#Up-Via Summary (total 38):
#           
#-----------------------
# METAL1             15
# METAL2             16
# METAL3              7
#-----------------------
#                    38 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.71 (MB), peak = 971.31 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.48 (MB)
#Total memory = 911.71 (MB)
#Peak memory = 971.31 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.5% of the total area was rechecked for DRC, and 4.1% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	METAL1        0        0
#	METAL2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 916.09 (MB), peak = 971.31 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 916.80 (MB), peak = 971.31 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 401 um.
#Total half perimeter of net bounding box = 283 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 67 um.
#Total wire length on LAYER METAL3 = 208 um.
#Total wire length on LAYER METAL4 = 127 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 44
#Up-Via Summary (total 44):
#           
#-----------------------
# METAL1             15
# METAL2             16
# METAL3             13
#-----------------------
#                    44 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.75 (MB)
#Total memory = 915.46 (MB)
#Peak memory = 971.31 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 915.48 (MB)
#Peak memory = 971.31 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 23.50 (MB)
#Total memory = 926.45 (MB)
#Peak memory = 971.31 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 29 03:22:36 2025
#
% End globalDetailRoute (date=04/29 03:22:36, total cpu=0:00:00.3, real=0:00:00.0, peak res=926.5M, current mem=926.5M)
        NanoRoute done. (took cpu=0:00:00.3 real=0:00:00.3)
      Clock detailed routing done.
Checking guided vs. routed lengths for 1 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       250.000     300.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            1
       0.000      1.000            0
      -------------------------------------
      

    Top 1 notable deviations of routed length from guided length
    =============================================================

    Net clk (16 terminals)
    Guided length:  max path =   286.519um, total =   395.440um
    Routed length:  max path =   276.080um, total =   411.085um
    Deviation:      max path =    -3.643%,  total =     3.956%

Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1280.29 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1280.29 MB )
[NR-eGR] Read 2874 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1280.29 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2874
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 45
[NR-eGR] Read numTotalNets=59  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 58 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.605680e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1280.29 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1280.29 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1280.29 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1280.29 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1280.29 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1280.29 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 183
[NR-eGR] METAL2  (2V) length: 8.904800e+02um, number of vias: 259
[NR-eGR] METAL3  (3H) length: 1.649760e+03um, number of vias: 19
[NR-eGR] METAL4  (4V) length: 2.932000e+02um, number of vias: 6
[NR-eGR] METAL5  (5H) length: 2.436000e+02um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.077040e+03um, number of vias: 467
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1280.29 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    60 (unrouted=2, trialRouted=58, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'encoder' of instances=56 and nets=61 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design encoder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.30000 
Resistance Scaling Factor    : 1.30000 
Clock Cap. Scaling Factor    : 1.30000 
Clock Res. Scaling Factor    : 1.30000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1280.289M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for wc_CWORST_T:both.late...
  Clock tree timing engine global stage delay update for wc_CWORST_T:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.066pF, total=0.066pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=400.960um, total=400.960um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.485ns count=1 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.066pF, total=0.066pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=400.960um, total=400.960um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.485ns count=1 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.066pF, total=0.066pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=400.960um, total=400.960um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.485ns count=1 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.066pF, total=0.066pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=400.960um, total=400.960um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.485ns count=1 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.066pF, total=0.066pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=400.960um, total=400.960um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=0.485ns count=1 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Set dirty flag on 0 instances, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    60 (unrouted=2, trialRouted=58, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for wc_CWORST_T:both.late...
  Clock tree timing engine global stage delay update for wc_CWORST_T:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.066pF, total=0.066pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=400.960um, total=400.960um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.485ns count=1 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk        0.000
  Leaf       400.960
  Total      400.960
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.049    0.066    0.115
  Total    0.049    0.066    0.115
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   15      0.049     0.003       0.000      0.003    0.003
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.485       1       0.018       0.000      0.018    0.018    {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc_CWORST_T:both.late    clk/SDC       0.007     0.008     0.001       0.266         0.001           0.001           0.008        0.000     100% {0.007, 0.008}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc_CWORST_T:both.late    clk/SDC       0.007     0.008     0.001       0.266         0.001           0.001           0.008        0.000     100% {0.007, 0.008}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1347.96)
Total number of fetched objects 60
End delay calculation. (MEM=1363.65 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1363.65 CPU=0:00:00.0 REAL=0:00:00.0)
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.00806
	 Executing: set_clock_latency -source -early -max -rise -0.00806 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.00806
	 Executing: set_clock_latency -source -late -max -rise -0.00806 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.00806071
	 Executing: set_clock_latency -source -early -max -fall -0.00806071 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.00806071
	 Executing: set_clock_latency -source -late -max -fall -0.00806071 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.066pF, total=0.066pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=400.960um, total=400.960um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.485ns count=1 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {1 <= 0.291ns, 0 <= 0.388ns, 0 <= 0.436ns, 0 <= 0.461ns, 0 <= 0.485ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
Runtime done. (took cpu=0:00:02.5 real=0:00:02.5)
Runtime Summary
===============
Clock Runtime:  (72%) Core CTS           1.79 (Init 1.56, Construction 0.05, Implementation 0.05, eGRPC 0.07, PostConditioning 0.03, Other 0.02)
Clock Runtime:  (21%) CTS services       0.52 (RefinePlace 0.06, EarlyGlobalClock 0.11, NanoRoute 0.32, ExtractRC 0.03, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          0.17 (Init 0.03, CongRepair/EGR-DP 0.06, TimingUpdate 0.08, Other 0.00)
Clock Runtime: (100%) Total              2.47

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 935.5M, totSessionCpu=0:00:54 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 940.3M, totSessionCpu=0:00:55 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1276.9M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1402.45)
Total number of fetched objects 60
End delay calculation. (MEM=1370.44 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1370.44 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:55.4 mem=1370.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 245.152 | 246.101 | 245.152 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.012%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1006.6M, totSessionCpu=0:00:55 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1328.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1328.7M) ***
*** Starting optimizing excluded clock nets MEM= 1328.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1328.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:55.4/0:00:58.9 (0.9), mem = 1328.7M
*** DrvOpt [finish] : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:01:00.0/0:01:03.5 (0.9), mem = 1352.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:00.0/0:01:03.5 (0.9), mem = 1352.7M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
+--------+--------+----------+------------+--------+----------+---------+----------------+
|   0.000|   0.000|     1.01%|   0:00:00.0| 1371.8M|        wc|       NA| NA             |
+--------+--------+----------+------------+--------+----------+---------+----------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1371.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1371.8M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| METAL3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:07.9/0:00:07.9 (1.0), totSession cpu/real = 0:01:07.9/0:01:11.4 (1.0), mem = 1352.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:09.3/0:01:12.7 (1.0), mem = 1370.8M
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 1.01
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     1.01%|        -|   0.100|   0.000|   0:00:00.0| 1370.8M|
|     1.01%|        0|   0.100|   0.000|   0:00:00.0| 1389.9M|
|     1.01%|        0|   0.100|   0.000|   0:00:00.0| 1389.9M|
|     1.01%|        0|   0.100|   0.000|   0:00:01.0| 1389.9M|
|     0.99%|        2|   0.100|   0.000|   0:00:00.0| 1413.5M|
|     0.99%|        0|   0.100|   0.000|   0:00:00.0| 1413.5M|
|     0.99%|        0|   0.100|   0.000|   0:00:00.0| 1413.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.99
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| METAL3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:03.0) **
*** Starting refinePlace (0:01:10 mem=1413.5M) ***
Total net bbox length = 2.804e+03 (1.786e+03 1.018e+03) (ext = 8.264e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1413.5MB
Summary Report:
Instances move: 0 (out of 56 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.804e+03 (1.786e+03 1.018e+03) (ext = 8.264e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1413.5MB
*** Finished refinePlace (0:01:10 mem=1413.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1413.5M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1413.5M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:10.0/0:01:13.5 (1.0), mem = 1413.5M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1352.40M, totSessionCpu=0:01:10).
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1352.40 MB )
[NR-eGR] Read 2874 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.40 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2874
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 45
[NR-eGR] Read numTotalNets=59  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 58 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.610720e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1352.40 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1352.40 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.40 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1352.40 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.40 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.40 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 183
[NR-eGR] METAL2  (2V) length: 8.893600e+02um, number of vias: 259
[NR-eGR] METAL3  (3H) length: 1.653120e+03um, number of vias: 19
[NR-eGR] METAL4  (4V) length: 2.932000e+02um, number of vias: 6
[NR-eGR] METAL5  (5H) length: 2.436000e+02um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.079280e+03um, number of vias: 467
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1330.20 MB )
Extraction called for design 'encoder' of instances=56 and nets=61 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design encoder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.30000 
Resistance Scaling Factor    : 1.30000 
Clock Cap. Scaling Factor    : 1.30000 
Clock Res. Scaling Factor    : 1.30000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1330.199M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1348.42)
Total number of fetched objects 60
End delay calculation. (MEM=1365.85 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1365.85 CPU=0:00:00.0 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:10.2/0:01:13.6 (1.0), mem = 1365.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   245.15|     0.00|       0|       0|       0|   0.99|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   245.15|     0.00|       0|       0|       0|   0.99| 0:00:00.0|  1416.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| METAL3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1416.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:12.2/0:01:15.7 (1.0), mem = 1397.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:12 mem=1397.9M) ***
Density distribution unevenness ratio = 95.320%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1397.9MB
Summary Report:
Instances move: 0 (out of 56 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1397.9MB
*** Finished refinePlace (0:01:12 mem=1397.9M) ***

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'encoder' of instances=56 and nets=61 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design encoder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.30000 
Resistance Scaling Factor    : 1.30000 
Clock Cap. Scaling Factor    : 1.30000 
Clock Res. Scaling Factor    : 1.30000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1334.656M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1352.88)
Total number of fetched objects 60
End delay calculation. (MEM=1368.56 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1368.56 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:12 mem=1368.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1015.9M, totSessionCpu=0:01:12 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 245.152 | 246.101 | 245.152 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.995%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1016.7M, totSessionCpu=0:01:12 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 4 warning(s), 0 error(s)

#% End ccopt_design (date=04/29 03:22:56, total cpu=0:00:21.1, real=0:00:22.0, peak res=1024.2M, current mem=963.5M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -cppr both
<CMD> optDesign -postCTS -outDir reports/postCTSTimingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 909.5M, totSessionCpu=0:01:13 **
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeSetupViews              { wc }
setOptMode -autoSetupViews                { wc}
setOptMode -autoTDGRSetupViews            { wc}
setOptMode -drcMargin                     0
setOptMode -fixDrc                        true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setPlaceMode -place_global_reorder_scan   false
setAnalysisMode -analysisType             onChipVariation
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -cppr                     both
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 927.0M, totSessionCpu=0:01:14 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1284.9M)
AAE DB initialization (MEM=1313.52 CPU=0:00:00.0 REAL=0:00:00.0) 
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1410.37)
Total number of fetched objects 60
End delay calculation. (MEM=1413.65 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1386.57 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:14 mem=1386.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 245.160 | 246.109 | 245.160 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.995%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1004.5M, totSessionCpu=0:01:14 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1349.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1349.8M) ***
*** Starting optimizing excluded clock nets MEM= 1349.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1349.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:14.2/0:01:18.6 (0.9), mem = 1349.8M
*** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:01:18.7/0:01:23.1 (0.9), mem = 1373.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:18.8/0:01:23.1 (0.9), mem = 1373.8M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
+--------+--------+----------+------------+--------+----------+---------+----------------+
|   0.000|   0.000|     0.99%|   0:00:00.0| 1392.9M|        wc|       NA| NA             |
+--------+--------+----------+------------+--------+----------+---------+----------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1392.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1392.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| METAL3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:07.9/0:00:07.8 (1.0), totSession cpu/real = 0:01:26.6/0:01:30.9 (1.0), mem = 1373.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:27.9/0:01:32.2 (1.0), mem = 1392.9M
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.99
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.99%|        -|   0.100|   0.000|   0:00:00.0| 1392.9M|
|     0.99%|        0|   0.100|   0.000|   0:00:00.0| 1412.0M|
|     0.99%|        0|   0.100|   0.000|   0:00:00.0| 1412.0M|
|     0.99%|        0|   0.100|   0.000|   0:00:00.0| 1412.0M|
|     0.99%|        0|   0.100|   0.000|   0:00:00.0| 1412.0M|
|     0.99%|        0|   0.100|   0.000|   0:00:00.0| 1412.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.99
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| METAL3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** Starting refinePlace (0:01:29 mem=1412.0M) ***
Total net bbox length = 2.804e+03 (1.786e+03 1.018e+03) (ext = 8.264e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1412.0MB
Summary Report:
Instances move: 0 (out of 56 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.804e+03 (1.786e+03 1.018e+03) (ext = 8.264e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1412.0MB
*** Finished refinePlace (0:01:29 mem=1412.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1412.0M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1412.0M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:28.7/0:01:33.0 (1.0), mem = 1412.0M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1373.93M, totSessionCpu=0:01:29).
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1373.93 MB )
[NR-eGR] Read 2874 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.93 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2874
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 45
[NR-eGR] Read numTotalNets=59  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 58 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.610720e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1373.93 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1373.93 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.93 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1373.93 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.93 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.93 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 183
[NR-eGR] METAL2  (2V) length: 8.893600e+02um, number of vias: 259
[NR-eGR] METAL3  (3H) length: 1.653120e+03um, number of vias: 19
[NR-eGR] METAL4  (4V) length: 2.932000e+02um, number of vias: 6
[NR-eGR] METAL5  (5H) length: 2.436000e+02um, number of vias: 0
[NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.079280e+03um, number of vias: 467
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1345.52 MB )
Extraction called for design 'encoder' of instances=56 and nets=61 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design encoder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.30000 
Resistance Scaling Factor    : 1.30000 
Clock Cap. Scaling Factor    : 1.30000 
Clock Res. Scaling Factor    : 1.30000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1345.520M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1364.24)
Total number of fetched objects 60
End delay calculation. (MEM=1388.88 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1388.88 CPU=0:00:00.0 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:28.8/0:01:33.2 (1.0), mem = 1388.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   245.16|     0.00|       0|       0|       0|   0.99|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   245.16|     0.00|       0|       0|       0|   0.99| 0:00:00.0|  1440.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| METAL3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1440.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:30.8/0:01:35.2 (1.0), mem = 1420.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:31 mem=1420.9M) ***
Density distribution unevenness ratio = 95.320%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1420.9MB
Summary Report:
Instances move: 0 (out of 56 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1420.9MB
*** Finished refinePlace (0:01:31 mem=1420.9M) ***

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'encoder' of instances=56 and nets=61 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design encoder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.30000 
Resistance Scaling Factor    : 1.30000 
Clock Cap. Scaling Factor    : 1.30000 
Clock Res. Scaling Factor    : 1.30000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1347.469M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1366.19)
Total number of fetched objects 60
End delay calculation. (MEM=1390.09 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1390.09 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:31 mem=1390.1M)
Reported timing to dir reports/postCTSTimingReports
**optDesign ... cpu = 0:00:19, real = 0:00:18, mem = 1017.9M, totSessionCpu=0:01:31 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 245.160 | 246.109 | 245.160 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.995%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1018.7M, totSessionCpu=0:01:31 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold -outDir reports/postCTSTimingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 965.4M, totSessionCpu=0:01:31 **
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeSetupViews              { wc }
setOptMode -autoSetupViews                { wc}
setOptMode -autoTDGRSetupViews            { wc}
setOptMode -drcMargin                     0
setOptMode -fixDrc                        true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setPlaceMode -place_global_reorder_scan   false
setAnalysisMode -analysisType             onChipVariation
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -cppr                     both
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 970.9M, totSessionCpu=0:01:32 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1338.1M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:34 mem=1430.3M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/opt_timing_graph_PFX98h/timingGraph.tgz -dir /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/opt_timing_graph_PFX98h -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1422.09)
Total number of fetched objects 60
End delay calculation. (MEM=1398.3 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1398.3 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:34 mem=1398.3M)

Active hold views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:34 mem=1413.6M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:34 mem=1413.6M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/opt_timing_graph_PFX98h/timingGraph.tgz -dir /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/opt_timing_graph_PFX98h -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:34 mem=1440.4M ***

*Info: minBufDelay = 168.5 ps, libStdDelay = 69.9 ps, minBufSize = 56448000 (5.0)
*Info: worst delay setup view: wc

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 wc
Hold  views included:
 wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 245.160 | 246.109 | 245.160 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.617  |  0.617  |  1.985  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.995%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1066.5M, totSessionCpu=0:01:35 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:35.5/0:01:40.6 (0.9), mem = 1428.4M
*info: Run optDesign holdfix with 1 thread.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:35.5/0:01:40.6 (0.9), mem = 1428.4M

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Reported timing to dir reports/postCTSTimingReports
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1068.4M, totSessionCpu=0:01:36 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/opt_timing_graph_7jdvtI/timingGraph.tgz -dir /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/opt_timing_graph_7jdvtI -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1450.7)
Total number of fetched objects 60
End delay calculation. (MEM=1446.72 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1446.72 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:36 mem=1446.7M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/opt_timing_graph_7jdvtI/timingGraph.tgz -dir /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/opt_timing_graph_7jdvtI -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 wc 
Hold  views included:
 wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 245.160 | 246.109 | 245.160 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.617  |  0.617  |  1.985  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.995%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1070.8M, totSessionCpu=0:01:36 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign db/design_top_cts.enc
#% Begin save design ... (date=04/29 03:23:21, mem=1019.4M)
% Begin Save ccopt configuration ... (date=04/29 03:23:21, mem=1019.4M)
% End Save ccopt configuration ... (date=04/29 03:23:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1020.1M, current mem=1020.1M)
% Begin Save netlist data ... (date=04/29 03:23:21, mem=1020.1M)
Writing Binary DB to db/design_top_cts.enc.dat.tmp/encoder.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/29 03:23:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1020.1M, current mem=1020.1M)
Saving symbol-table file ...
Saving congestion map file db/design_top_cts.enc.dat.tmp/encoder.route.congmap.gz ...
% Begin Save AAE data ... (date=04/29 03:23:22, mem=1020.3M)
Saving AAE Data ...
% End Save AAE data ... (date=04/29 03:23:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1020.3M, current mem=1020.3M)
Saving preference file db/design_top_cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/29 03:23:22, mem=1019.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/29 03:23:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1019.5M, current mem=1019.5M)
Saving PG file db/design_top_cts.enc.dat.tmp/encoder.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Apr 29 03:23:22 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1376.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/29 03:23:22, mem=1019.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/29 03:23:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1019.5M, current mem=1019.5M)
% Begin Save routing data ... (date=04/29 03:23:22, mem=1019.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1376.1M) ***
% End Save routing data ... (date=04/29 03:23:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1019.6M, current mem=1019.6M)
Saving property file db/design_top_cts.enc.dat.tmp/encoder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1379.1M) ***
#Saving pin access data to file db/design_top_cts.enc.dat.tmp/encoder.apa ...
#
% Begin Save power constraints data ... (date=04/29 03:23:22, mem=1019.8M)
% End Save power constraints data ... (date=04/29 03:23:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1019.8M, current mem=1019.8M)
CWORST_T
Generated self-contained design design_top_cts.enc.dat.tmp
#% End save design ... (date=04/29 03:23:26, total cpu=0:00:03.5, real=0:00:05.0, peak res=1021.7M, current mem=1021.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=04/29 03:23:26, mem=1021.7M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1021.67 (MB), peak = 1105.18 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           69.9
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#CWORST_T has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1382.2M, init mem=1399.0M)
*info: Placed = 56            
*info: Unplaced = 0           
Placement Density:0.99%(1583/159200)
Placement Density (including fixed std cells):0.99%(1583/159200)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1399.0M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1399.0M) ***
% Begin globalDetailRoute (date=04/29 03:23:26, mem=1022.4M)

globalDetailRoute

#Start globalDetailRoute on Tue Apr 29 03:23:26 2025
#
#Generating timing data, please wait...
#59 total nets, 59 already routed, 59 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 60
End delay calculation. (MEM=1401.38 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 930.35 (MB), peak = 1105.18 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=61)
#Start reading timing information from file .timing_file_3978.tif.gz ...
#Read in timing information for 5 ports, 56 instances from timing file .timing_file_3978.tif.gz.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Tue Apr 29 03:23:26 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 2.970.
#Voltage range [0.000 - 2.970] has 59 nets.
#Voltage range [2.970 - 2.970] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.60 (MB), peak = 1105.18 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.60 (MB), peak = 1105.18 (MB)
#
#Finished routing data preparation on Tue Apr 29 03:23:26 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.83 (MB)
#Total memory = 935.60 (MB)
#Peak memory = 1105.18 (MB)
#
#
#Start global routing on Tue Apr 29 03:23:26 2025
#
#
#Start global routing initialization on Tue Apr 29 03:23:26 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Apr 29 03:23:26 2025
#
#Start routing resource analysis on Tue Apr 29 03:23:26 2025
#
#Routing resource analysis is done on Tue Apr 29 03:23:26 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H        1000           0        4489     0.40%
#  METAL2         V        1000           0        4489    18.71%
#  METAL3         H         855         145        4489     9.91%
#  METAL4         V         494         506        4489    35.35%
#  METAL5         H        1000           0        4489     0.00%
#  METAL6         V         500           0        4489     0.00%
#  --------------------------------------------------------------
#  Total                   4849      10.84%       26934    10.73%
#
#  1 nets (1.64%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Apr 29 03:23:26 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 936.29 (MB), peak = 1105.18 (MB)
#
#
#Global routing initialization is done on Tue Apr 29 03:23:26 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 936.29 (MB), peak = 1105.18 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 937.18 (MB), peak = 1105.18 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 937.44 (MB), peak = 1105.18 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 59.
#Total number of nets in the design = 61.
#
#58 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              58  
#-----------------------------
#        Total              58  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              58  
#------------------------------------------------
#        Total                  1              58  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  METAL1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL2       10(0.22%)      4(0.09%)      2(0.04%)      1(0.02%)   (0.38%)
#  METAL3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     10(0.04%)      4(0.02%)      2(0.01%)      1(0.00%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.07% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   METAL1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   METAL2(V)    |              2.00 |              4.00 |   120.95    80.64   141.12   120.95 |
[hotspot] |   METAL3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   METAL4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   METAL5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   METAL6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (METAL2)     2.00 | (METAL2)     4.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 3212 um.
#Total half perimeter of net bounding box = 2960 um.
#Total wire length on LAYER METAL1 = 300 um.
#Total wire length on LAYER METAL2 = 890 um.
#Total wire length on LAYER METAL3 = 1829 um.
#Total wire length on LAYER METAL4 = 194 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 370
#Up-Via Summary (total 370):
#           
#-----------------------
# METAL1            186
# METAL2            160
# METAL3             24
#-----------------------
#                   370 
#
#Max overcon = 4 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.92 (MB)
#Total memory = 937.52 (MB)
#Peak memory = 1105.18 (MB)
#
#Finished global routing on Tue Apr 29 03:23:26 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 936.83 (MB), peak = 1105.18 (MB)
#Start Track Assignment.
#Done with 107 horizontal wires in 3 hboxes and 69 vertical wires in 3 hboxes.
#Done with 15 horizontal wires in 3 hboxes and 8 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL1       293.80 	  0.00%  	  0.00% 	  0.00%
# METAL2       794.37 	  0.00%  	  0.00% 	  0.00%
# METAL3      1589.28 	  0.02%  	  0.00% 	  0.00%
# METAL4        47.60 	  0.00%  	  0.00% 	  0.00%
# METAL5         0.00 	  0.00%  	  0.00% 	  0.00%
# METAL6         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        2725.05  	  0.01% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 3304 um.
#Total half perimeter of net bounding box = 2960 um.
#Total wire length on LAYER METAL1 = 417 um.
#Total wire length on LAYER METAL2 = 858 um.
#Total wire length on LAYER METAL3 = 1857 um.
#Total wire length on LAYER METAL4 = 172 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 370
#Up-Via Summary (total 370):
#           
#-----------------------
# METAL1            186
# METAL2            160
# METAL3             24
#-----------------------
#                   370 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 936.84 (MB), peak = 1105.18 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.07 (MB)
#Total memory = 936.84 (MB)
#Peak memory = 1105.18 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#2 out of 56 instances (3.6%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.4% of the total area is being checked for drcs
#0.4% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.19 (MB), peak = 1105.18 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 3216 um.
#Total half perimeter of net bounding box = 2960 um.
#Total wire length on LAYER METAL1 = 692 um.
#Total wire length on LAYER METAL2 = 989 um.
#Total wire length on LAYER METAL3 = 1372 um.
#Total wire length on LAYER METAL4 = 164 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 335
#Up-Via Summary (total 335):
#           
#-----------------------
# METAL1            204
# METAL2            111
# METAL3             20
#-----------------------
#                   335 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 936.84 (MB)
#Peak memory = 1105.18 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.22 (MB), peak = 1105.18 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 3216 um.
#Total half perimeter of net bounding box = 2960 um.
#Total wire length on LAYER METAL1 = 692 um.
#Total wire length on LAYER METAL2 = 989 um.
#Total wire length on LAYER METAL3 = 1372 um.
#Total wire length on LAYER METAL4 = 164 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 335
#Up-Via Summary (total 335):
#           
#-----------------------
# METAL1            204
# METAL2            111
# METAL3             20
#-----------------------
#                   335 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 3216 um.
#Total half perimeter of net bounding box = 2960 um.
#Total wire length on LAYER METAL1 = 692 um.
#Total wire length on LAYER METAL2 = 989 um.
#Total wire length on LAYER METAL3 = 1372 um.
#Total wire length on LAYER METAL4 = 164 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 335
#Up-Via Summary (total 335):
#           
#-----------------------
# METAL1            204
# METAL2            111
# METAL3             20
#-----------------------
#                   335 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.22 (MB), peak = 1105.18 (MB)
#CELL_VIEW encoder,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Apr 29 03:23:26 2025
#
#
#Start Post Route Wire Spread.
#Done with 13 horizontal wires in 5 hboxes and 11 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 3239 um.
#Total half perimeter of net bounding box = 2960 um.
#Total wire length on LAYER METAL1 = 699 um.
#Total wire length on LAYER METAL2 = 996 um.
#Total wire length on LAYER METAL3 = 1378 um.
#Total wire length on LAYER METAL4 = 166 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 335
#Up-Via Summary (total 335):
#           
#-----------------------
# METAL1            204
# METAL2            111
# METAL3             20
#-----------------------
#                   335 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.26 (MB), peak = 1105.18 (MB)
#CELL_VIEW encoder,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.26 (MB), peak = 1105.18 (MB)
#CELL_VIEW encoder,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 3239 um.
#Total half perimeter of net bounding box = 2960 um.
#Total wire length on LAYER METAL1 = 699 um.
#Total wire length on LAYER METAL2 = 996 um.
#Total wire length on LAYER METAL3 = 1378 um.
#Total wire length on LAYER METAL4 = 166 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 335
#Up-Via Summary (total 335):
#           
#-----------------------
# METAL1            204
# METAL2            111
# METAL3             20
#-----------------------
#                   335 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.07 (MB)
#Total memory = 937.91 (MB)
#Peak memory = 1105.18 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -84.95 (MB)
#Total memory = 937.42 (MB)
#Peak memory = 1105.18 (MB)
#Number of warnings = 1
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 29 03:23:27 2025
#
% End globalDetailRoute (date=04/29 03:23:27, total cpu=0:00:00.7, real=0:00:01.0, peak res=1022.4M, current mem=937.4M)
#Default setup view is reset to wc.
#Default setup view is reset to wc.
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 933.62 (MB), peak = 1105.18 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=04/29 03:23:27, total cpu=0:00:00.8, real=0:00:01.0, peak res=1022.4M, current mem=933.6M)
<CMD> setExtractRCMode -engine postRoute
<CMD> setExtractRCMode -effortLevel low
<CMD> setDelayCalMode -engine default -SIAware true
<CMD> optDesign -postRoute -outDir reports/postRouteTimingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 933.6M, totSessionCpu=0:01:41 **
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           69.9
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -effortLevel                                   low
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { wc }
setOptMode -activeSetupViews                                    { wc }
setOptMode -autoHoldViews                                       { wc}
setOptMode -autoSetupViews                                      { wc}
setOptMode -autoTDGRSetupViews                                  { wc}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_reorder_scan                         false
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 950.7M, totSessionCpu=0:01:42 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1326.8M, init mem=1326.8M)
*info: Placed = 56            
*info: Unplaced = 0           
Placement Density:0.99%(1583/159200)
Placement Density (including fixed std cells):0.99%(1583/159200)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1326.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'encoder' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design encoder.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: CWORST_T
extractDetailRC Option : -outfile /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/encoder_3978_6Xhm3t.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.30000 
Coupling Cap. Scaling Factor : 1.30000 
Resistance Scaling Factor    : 1.30000 
Clock Cap. Scaling Factor    : 1.30000 
Clock Res. Scaling Factor    : 1.30000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1318.8M)
Extracted 10.2669% (CPU Time= 0:00:00.0  MEM= 1346.8M)
Extracted 20.3285% (CPU Time= 0:00:00.0  MEM= 1370.8M)
Extracted 30.3901% (CPU Time= 0:00:00.0  MEM= 1370.8M)
Extracted 40.2464% (CPU Time= 0:00:00.0  MEM= 1370.8M)
Extracted 50.308% (CPU Time= 0:00:00.0  MEM= 1370.8M)
Extracted 60.3696% (CPU Time= 0:00:00.0  MEM= 1370.8M)
Extracted 70.2259% (CPU Time= 0:00:00.0  MEM= 1370.8M)
Extracted 80.2875% (CPU Time= 0:00:00.0  MEM= 1370.8M)
Extracted 90.3491% (CPU Time= 0:00:00.0  MEM= 1370.8M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1370.8M)
Number of Extracted Resistors     : 858
Number of Extracted Ground Cap.   : 885
Number of Extracted Coupling Cap. : 780
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: CWORST_T
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1338.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1346.789M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Hold views
AAE DB initialization (MEM=1363.87 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1380.07)
Total number of fetched objects 60
End delay calculation. (MEM=1431.04 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1403.96 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:42 mem=1404.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:42 mem=1404.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1411.11)
Total number of fetched objects 60
AAE_INFO-618: Total number of nets in the design is 61,  91.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1395.84 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1395.84 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1395.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1395.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1331.96)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 60. 
Total number of fetched objects 60
AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1370.64 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1370.64 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:43 mem=1370.6M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 245.040 | 246.001 | 245.040 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.995%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 977.7M, totSessionCpu=0:01:43 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    60 (unrouted=2, trialRouted=0, noStatus=0, routed=58, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one object
    cell_density is set for at least one object
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: wc_CWORST_T (default: )
    route_type is set for at least one object
    target_insertion_delay is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD8 
      Inverters:   {CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1}
      Clock gates: CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 159200.294um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner wc_CWORST_T:both, late and power domain auto-default:
      Slew time target (leaf):    0.486ns
      Slew time target (trunk):   0.486ns
      Slew time target (top):     0.487ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.264ns
      Buffer max distance: 1888.276um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=wc_CWORST_T:both.late, optimalDrivingDistance=1888.276um, saturatedSlew=0.432ns, speed=3681.568um per ns, cellArea=46.336um^2 per 1000um}
      Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=wc_CWORST_T:both.late, optimalDrivingDistance=1487.485um, saturatedSlew=0.432ns, speed=4575.469um per ns, cellArea=47.436um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD12, fastest_considered_half_corner=wc_CWORST_T:both.late, optimalDrivingDistance=1671.077um, saturatedSlew=0.429ns, speed=2613.099um per ns, cellArea=65.870um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/SDC:
      Sources:                     pin clk
      Total number of sinks:       15
      Delay constrained sinks:     15
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner wc_CWORST_T:both.late:
      Skew target:                 0.264ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/SDC with 15 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for wc_CWORST_T:both.late...
  Clock tree timing engine global stage delay update for wc_CWORST_T:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=400.960um, total=400.960um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.486ns count=1 avg=0.017ns sd=0.000ns min=0.017ns max=0.017ns {1 <= 0.292ns, 0 <= 0.389ns, 0 <= 0.437ns, 0 <= 0.462ns, 0 <= 0.486ns}
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/SDC: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.266], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=400.960um, total=400.960um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.486ns count=1 avg=0.017ns sd=0.000ns min=0.017ns max=0.017ns {1 <= 0.292ns, 0 <= 0.389ns, 0 <= 0.437ns, 0 <= 0.462ns, 0 <= 0.486ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/SDC: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.264], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 instances, 0 nets
  Clock tree timing engine global stage delay update for wc_CWORST_T:both.late...
  Clock tree timing engine global stage delay update for wc_CWORST_T:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=15, total=0.049pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.064pF, total=0.064pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=400.960um, total=400.960um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.486ns count=1 avg=0.017ns sd=0.000ns min=0.017ns max=0.017ns {1 <= 0.292ns, 0 <= 0.389ns, 0 <= 0.437ns, 0 <= 0.462ns, 0 <= 0.486ns}
  Primary reporting skew groups PRO final:
    skew_group default.clk/SDC: unconstrained
  Skew group summary PRO final:
    skew_group clk/SDC: insertion delay [min=0.007, max=0.008, avg=0.008, sd=0.000], skew [0.001 vs 0.264], 100% {0.007, 0.008} (wid=0.008 ws=0.001) (gid=0.000 gs=0.000)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    60 (unrouted=2, trialRouted=0, noStatus=0, routed=58, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.7 real=0:00:01.7)
**INFO: Start fixing DRV (Mem = 1357.28M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:44.4/0:01:51.6 (0.9), mem = 1357.3M
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|   245.04|     0.00|       0|       0|       0|   0.99|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|   245.04|     0.00|       0|       0|       0|   0.99| 0:00:00.0|  1493.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| METAL3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1493.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:01:48.9/0:01:56.1 (0.9), mem = 1474.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1043.1M, totSessionCpu=0:01:49 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1426.85M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.07min mem=1426.8M)                             
------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 245.040 | 246.001 | 245.040 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.995%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1043.1M, totSessionCpu=0:01:49 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1043.1M, totSessionCpu=0:01:49 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1417.32M, totSessionCpu=0:01:49).
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1043.2M, totSessionCpu=0:01:49 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 246.001 ns

Start Layer Assignment ...
WNS(246.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 61.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 245.040 ns

Start Layer Assignment ...
WNS(245.040ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 61.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 245.040 | 246.001 | 245.040 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.995%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 996.5M, totSessionCpu=0:01:49 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:49 mem=1374.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1374.0MB
Summary Report:
Instances move: 0 (out of 56 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1374.0MB
*** Finished refinePlace (0:01:49 mem=1374.0M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#Start globalDetailRoute on Tue Apr 29 03:23:35 2025
#
#num needed restored net=0
#need_extraction net=0 (total=61)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Apr 29 03:23:35 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 2.970.
#Voltage range [0.000 - 2.970] has 59 nets.
#Voltage range [2.970 - 2.970] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1000.28 (MB), peak = 1105.18 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1000.28 (MB), peak = 1105.18 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Apr 29 03:23:35 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.84 (MB)
#Total memory = 1000.28 (MB)
#Peak memory = 1105.18 (MB)
#
#
#Start global routing on Tue Apr 29 03:23:35 2025
#
#
#Start global routing initialization on Tue Apr 29 03:23:35 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.84 (MB)
#Total memory = 1000.28 (MB)
#Peak memory = 1105.18 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1001.68 (MB), peak = 1105.18 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 3239 um.
#Total half perimeter of net bounding box = 2960 um.
#Total wire length on LAYER METAL1 = 699 um.
#Total wire length on LAYER METAL2 = 996 um.
#Total wire length on LAYER METAL3 = 1378 um.
#Total wire length on LAYER METAL4 = 166 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 335
#Up-Via Summary (total 335):
#           
#-----------------------
# METAL1            204
# METAL2            111
# METAL3             20
#-----------------------
#                   335 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.05 (MB)
#Total memory = 1000.33 (MB)
#Peak memory = 1105.18 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1001.68 (MB), peak = 1105.18 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 3239 um.
#Total half perimeter of net bounding box = 2960 um.
#Total wire length on LAYER METAL1 = 699 um.
#Total wire length on LAYER METAL2 = 996 um.
#Total wire length on LAYER METAL3 = 1378 um.
#Total wire length on LAYER METAL4 = 166 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 335
#Up-Via Summary (total 335):
#           
#-----------------------
# METAL1            204
# METAL2            111
# METAL3             20
#-----------------------
#                   335 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 3239 um.
#Total half perimeter of net bounding box = 2960 um.
#Total wire length on LAYER METAL1 = 699 um.
#Total wire length on LAYER METAL2 = 996 um.
#Total wire length on LAYER METAL3 = 1378 um.
#Total wire length on LAYER METAL4 = 166 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 335
#Up-Via Summary (total 335):
#           
#-----------------------
# METAL1            204
# METAL2            111
# METAL3             20
#-----------------------
#                   335 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Apr 29 03:23:35 2025
#
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 5 hboxes and 0 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 3239 um.
#Total half perimeter of net bounding box = 2960 um.
#Total wire length on LAYER METAL1 = 699 um.
#Total wire length on LAYER METAL2 = 996 um.
#Total wire length on LAYER METAL3 = 1378 um.
#Total wire length on LAYER METAL4 = 166 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 335
#Up-Via Summary (total 335):
#           
#-----------------------
# METAL1            204
# METAL2            111
# METAL3             20
#-----------------------
#                   335 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1001.50 (MB), peak = 1105.18 (MB)
#CELL_VIEW encoder,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 3239 um.
#Total half perimeter of net bounding box = 2960 um.
#Total wire length on LAYER METAL1 = 699 um.
#Total wire length on LAYER METAL2 = 996 um.
#Total wire length on LAYER METAL3 = 1378 um.
#Total wire length on LAYER METAL4 = 166 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 335
#Up-Via Summary (total 335):
#           
#-----------------------
# METAL1            204
# METAL2            111
# METAL3             20
#-----------------------
#                   335 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.13 (MB)
#Total memory = 1000.15 (MB)
#Peak memory = 1105.18 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.16 (MB)
#Total memory = 999.66 (MB)
#Peak memory = 1105.18 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 29 03:23:35 2025
#
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 999.7M, totSessionCpu=0:01:49 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'encoder' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design encoder.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: CWORST_T
extractDetailRC Option : -outfile /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/encoder_3978_6Xhm3t.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.30000 
Coupling Cap. Scaling Factor : 1.30000 
Resistance Scaling Factor    : 1.30000 
Clock Cap. Scaling Factor    : 1.30000 
Clock Res. Scaling Factor    : 1.30000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1375.8M)
Extracted 10.2249% (CPU Time= 0:00:00.0  MEM= 1403.8M)
Extracted 20.2454% (CPU Time= 0:00:00.0  MEM= 1427.8M)
Extracted 30.2658% (CPU Time= 0:00:00.0  MEM= 1427.8M)
Extracted 40.2863% (CPU Time= 0:00:00.0  MEM= 1427.8M)
Extracted 50.3067% (CPU Time= 0:00:00.0  MEM= 1427.8M)
Extracted 60.3272% (CPU Time= 0:00:00.0  MEM= 1427.8M)
Extracted 70.3476% (CPU Time= 0:00:00.0  MEM= 1427.8M)
Extracted 80.3681% (CPU Time= 0:00:00.0  MEM= 1427.8M)
Extracted 90.3885% (CPU Time= 0:00:00.0  MEM= 1427.8M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1427.8M)
Number of Extracted Resistors     : 860
Number of Extracted Ground Cap.   : 887
Number of Extracted Coupling Cap. : 784
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: CWORST_T
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1396.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1404.516M)
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 956.7M, totSessionCpu=0:01:50 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1364.67)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 60
AAE_INFO-618: Total number of nets in the design is 61,  91.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1382.35 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1382.35 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1382.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1382.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1348.47)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 60. 
Total number of fetched objects 60
AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1391.15 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1391.15 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:50 mem=1391.1M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 245.040 | 246.001 | 245.040 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.995%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 993.6M, totSessionCpu=0:01:50 **
Executing marking Critical Nets1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 993.6M, totSessionCpu=0:01:50 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1364.41M, totSessionCpu=0:01:50).
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 993.6M, totSessionCpu=0:01:50 **

Latch borrow mode reset to max_borrow
Reported timing to dir reports/postRouteTimingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 993.7M, totSessionCpu=0:01:50 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 245.040 | 246.001 | 245.040 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.995%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 993.8M, totSessionCpu=0:01:50 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -hold -outDir reports/postRouteTimingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 988.9M, totSessionCpu=0:01:50 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           69.9
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -effortLevel                                   low
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeSetupViews                                    { wc }
setOptMode -autoSetupViews                                      { wc}
setOptMode -autoTDGRSetupViews                                  { wc}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_reorder_scan                         false
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 999.7M, totSessionCpu=0:01:51 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1381.2M, init mem=1381.2M)
*info: Placed = 56            
*info: Unplaced = 0           
Placement Density:0.99%(1583/159200)
Placement Density (including fixed std cells):0.99%(1583/159200)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1381.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'encoder' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design encoder.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: CWORST_T
extractDetailRC Option : -outfile /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/encoder_3978_6Xhm3t.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.30000 
Coupling Cap. Scaling Factor : 1.30000 
Resistance Scaling Factor    : 1.30000 
Clock Cap. Scaling Factor    : 1.30000 
Clock Res. Scaling Factor    : 1.30000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1373.2M)
Extracted 10.2249% (CPU Time= 0:00:00.0  MEM= 1401.2M)
Extracted 20.2454% (CPU Time= 0:00:00.0  MEM= 1425.2M)
Extracted 30.2658% (CPU Time= 0:00:00.0  MEM= 1425.2M)
Extracted 40.2863% (CPU Time= 0:00:00.0  MEM= 1425.2M)
Extracted 50.3067% (CPU Time= 0:00:00.0  MEM= 1425.2M)
Extracted 60.3272% (CPU Time= 0:00:00.0  MEM= 1425.2M)
Extracted 70.3476% (CPU Time= 0:00:00.0  MEM= 1425.2M)
Extracted 80.3681% (CPU Time= 0:00:00.0  MEM= 1425.2M)
Extracted 90.3885% (CPU Time= 0:00:00.0  MEM= 1425.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1425.2M)
Number of Extracted Resistors     : 860
Number of Extracted Ground Cap.   : 887
Number of Extracted Coupling Cap. : 784
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: CWORST_T
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1393.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1401.180M)
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:53 mem=1378.8M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1393.06)
Total number of fetched objects 60
AAE_INFO-618: Total number of nets in the design is 61,  91.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1408.74 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1408.74 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1408.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1408.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1352.86)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 60. 
Total number of fetched objects 60
AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1353.02 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1353.02 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:53 mem=1353.0M)

Active hold views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:53 mem=1368.3M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:53 mem=1378.3M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1370.17)
Total number of fetched objects 60
AAE_INFO-618: Total number of nets in the design is 61,  91.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1402.6 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1402.6 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1402.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1402.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1356.72)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 60. 
Total number of fetched objects 60
AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1399.4 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1399.4 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:53 mem=1399.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:53 mem=1399.4M ***

*Info: minBufDelay = 168.5 ps, libStdDelay = 69.9 ps, minBufSize = 56448000 (5.0)
*Info: worst delay setup view: wc
Setting latch borrow mode to budget during optimization.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 wc
Hold  views included:
 wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 245.040 | 246.001 | 245.040 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.616  |  0.616  |  1.978  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.995%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1010.8M, totSessionCpu=0:01:54 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:54.5/0:02:03.0 (0.9), mem = 1388.7M
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:01:54.6/0:02:03.1 (0.9), mem = 1490.2M
Latch borrow mode reset to max_borrow
Reported timing to dir reports/postRouteTimingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1057.8M, totSessionCpu=0:01:55 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/opt_timing_graph_sL90tl/timingGraph.tgz -dir /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/opt_timing_graph_sL90tl -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1458.65)
Total number of fetched objects 60
AAE_INFO-618: Total number of nets in the design is 61,  91.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1446.46 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1446.46 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1446.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1446.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1406.58)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 60. 
Total number of fetched objects 60
AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1444.73 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1444.73 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:55 mem=1444.7M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/opt_timing_graph_sL90tl/timingGraph.tgz -dir /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/opt_timing_graph_sL90tl -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 wc 
Hold  views included:
 wc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 245.040 | 246.001 | 245.040 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.616  |  0.616  |  1.978  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   19    |   17    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.995%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1111.3M, totSessionCpu=0:01:55 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setDelayCalMode -SIAware false
<CMD> setDelayCalMode -engine AAE
<CMD> timeDesign -signoff -si -outDir reports/signoffTimingReports
**WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (IMPOPT-7058):	The command 'timeDesign -signoff -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign-signoff [-hold | -reportOnly]'.
Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Deleting AAE DB and timing data for delay calculations...
AAE DB initialization (MEM=1452.65 CPU=0:00:00.0 REAL=0:00:00.0) 
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'encoder' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Total CPU time: 0.05 sec
Total Real time: 0.0 sec
Total Memory Usage: 1395.648438 Mbytes
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
<CMD> timeDesign -signoff -si -hold -outDir reports/signoffTimingReports
**WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (IMPOPT-7058):	The command 'timeDesign -signoff -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign-signoff [-hold | -reportOnly]'.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Extraction called for design 'encoder' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Total CPU time: 0.01 sec
Total Real time: 0.0 sec
Total Memory Usage: 1395.648438 Mbytes
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
<CMD> addFiller -cell {FILL64 FILL32 FILL16 FILL8 FILL4 FILL3 FILL2 FILL1} -doDRC true -fitGap -prefix FILL_ -diffCellViol true
**WARN: (IMPSP-5123):	Cell FILL3 is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 845 filler insts (cell FILL64 / prefix FILL_).
*INFO:   Added 10 filler insts (cell FILL32 / prefix FILL_).
*INFO:   Added 20 filler insts (cell FILL16 / prefix FILL_).
*INFO:   Added 96 filler insts (cell FILL8 / prefix FILL_).
*INFO:   Added 31 filler insts (cell FILL4 / prefix FILL_).
*INFO:   Added 104 filler insts (cell FILL2 / prefix FILL_).
*INFO:   Added 25 filler insts (cell FILL1 / prefix FILL_).
*INFO: Total 1131 filler insts added - prefix FILL_ (CPU: 0:00:00.0).
For 1131 new insts, 1131 new pwr-pin connections were made to global net 'VDD'.
1131 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign db/design_top_postroute.enc
#% Begin save design ... (date=04/29 03:23:44, mem=1010.5M)
% Begin Save ccopt configuration ... (date=04/29 03:23:44, mem=1010.5M)
% End Save ccopt configuration ... (date=04/29 03:23:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1010.5M, current mem=1010.5M)
% Begin Save netlist data ... (date=04/29 03:23:44, mem=1010.5M)
Writing Binary DB to db/design_top_postroute.enc.dat.tmp/encoder.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/29 03:23:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1010.5M, current mem=1010.5M)
Saving symbol-table file ...
Saving congestion map file db/design_top_postroute.enc.dat.tmp/encoder.route.congmap.gz ...
% Begin Save AAE data ... (date=04/29 03:23:44, mem=1010.7M)
Saving AAE Data ...
% End Save AAE data ... (date=04/29 03:23:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1010.7M, current mem=1010.7M)
Saving preference file db/design_top_postroute.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/29 03:23:45, mem=1011.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/29 03:23:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.0M, current mem=1011.0M)
Saving PG file db/design_top_postroute.enc.dat.tmp/encoder.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Apr 29 03:23:45 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1412.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/29 03:23:45, mem=1011.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/29 03:23:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.0M, current mem=1011.0M)
% Begin Save routing data ... (date=04/29 03:23:45, mem=1011.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1412.9M) ***
% End Save routing data ... (date=04/29 03:23:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.1M, current mem=1011.1M)
Saving property file db/design_top_postroute.enc.dat.tmp/encoder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1415.9M) ***
#Saving pin access data to file db/design_top_postroute.enc.dat.tmp/encoder.apa ...
#
% Begin Save power constraints data ... (date=04/29 03:23:45, mem=1011.1M)
% End Save power constraints data ... (date=04/29 03:23:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.1M, current mem=1011.1M)
CWORST_T
Generated self-contained design design_top_postroute.enc.dat.tmp
#% End save design ... (date=04/29 03:23:49, total cpu=0:00:03.5, real=0:00:05.0, peak res=1011.1M, current mem=1010.9M)
*** Message Summary: 0 warning(s), 0 error(s)

 *** Starting Verify Geometry (MEM: 1412.9) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 82.6M)

<CMD> verifyConnectivity -type all -report reports/design_top.connectivity.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr 29 03:23:49 2025

Design Name: encoder
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (560.0000, 560.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Apr 29 03:23:49 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> summaryReport -outdir reports/summaryReport
Start to collect the design information.
Build netlist information for Cell encoder.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file reports/summaryReport/encoder.main.htm.ascii
<CMD> report_area -out_file reports/design_top.routed.area.rpt
<CMD> report_power -outfile reports/design_top.routed.power.rpt

Power Net Detected:
        Voltage	    Name
             0V	    VSS
          2.97V	    VDD
Using Power View: wc.
#################################################################################
# Design Stage: PostRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'encoder' of instances=1187 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design encoder.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: CWORST_T
extractDetailRC Option : -outfile /tmp/innovus_temp_3978_ecelvd809.ece.local_yhsuai_jAFTfN/encoder_3978_6Xhm3t.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.30000 
Coupling Cap. Scaling Factor : 1.30000 
Resistance Scaling Factor    : 1.30000 
Clock Cap. Scaling Factor    : 1.30000 
Clock Res. Scaling Factor    : 1.30000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1434.6M)
Extracted 10.2249% (CPU Time= 0:00:00.0  MEM= 1462.6M)
Extracted 20.2454% (CPU Time= 0:00:00.0  MEM= 1486.6M)
Extracted 30.2658% (CPU Time= 0:00:00.0  MEM= 1486.6M)
Extracted 40.2863% (CPU Time= 0:00:00.0  MEM= 1486.6M)
Extracted 50.3067% (CPU Time= 0:00:00.0  MEM= 1486.6M)
Extracted 60.3272% (CPU Time= 0:00:00.0  MEM= 1486.6M)
Extracted 70.3476% (CPU Time= 0:00:00.0  MEM= 1486.6M)
Extracted 80.3681% (CPU Time= 0:00:00.1  MEM= 1486.6M)
Extracted 90.3885% (CPU Time= 0:00:00.1  MEM= 1486.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1486.6M)
Number of Extracted Resistors     : 860
Number of Extracted Ground Cap.   : 887
Number of Extracted Coupling Cap. : 784
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: CWORST_T
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1454.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1462.586M)
Start delay calculation (fullDC) (1 T). (MEM=1478.79)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
End delay calculation. (MEM=1501.14 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1493.14 CPU=0:00:00.3 REAL=0:00:00.0)

Begin Power Analysis

             0V	    VSS
          2.97V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1085.45MB/2740.16MB/1085.47MB)

Begin Processing Timing Window Data for Power Calculation

clk(4MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1085.56MB/2740.16MB/1085.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1085.61MB/2740.16MB/1085.61MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT)
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 10%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 20%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 30%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 40%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 50%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 60%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 70%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 80%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 90%

Finished Levelizing
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT)

Starting Activity Propagation
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 10%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 20%

Finished Activity Propagation
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1085.89MB/2740.16MB/1085.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT)
 ... Calculating switching power
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 10%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 20%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 30%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 40%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 60%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 70%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 80%
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT): 90%

Finished Calculating power
2025-Apr-29 03:23:50 (2025-Apr-28 19:23:50 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1086.35MB/2740.16MB/1086.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1086.36MB/2740.16MB/1086.43MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1086.43MB/2740.16MB/1086.43MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1086.43MB/2740.16MB/1086.43MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.02633661 	   72.6090%
Total Switching Power:       0.00992946 	   27.3751%
Total Leakage Power:         0.00000575 	    0.0159%
Total Power:                 0.03627182
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1086.68MB/2740.16MB/1086.73MB)


Output file is reports/design_top.routed.power.rpt.
<CMD> report_timing -machine_readable -max_paths 100 -max_slack 100.0 -min_slack -100.0 -late > design_top_setup.mtarpt
<CMD> report_timing -machine_readable -max_paths 100 -max_slack 100.0 -min_slack -100.0 -early > design_top_hold.mtarpt
#################################################################################
# Design Stage: PostRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1484.94)
End delay calculation. (MEM=1493.15 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1493.15 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> rcOut -spef results/design_top.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1525.2M)
<CMD> write_sdf results/design_top.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Name: encoder
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1508.95)
End delay calculation. (MEM=1476.94 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1476.94 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> saveNetlist results/design_top.routed.v
Writing Netlist "results/design_top.routed.v" ...
<CMD> streamOut results/design_top.gds -mapFile streamOut.map -merge /afs/ee.ust.hk/amd64_linux26/usr/eelocal/tsmc_icdc/tsmc180/tsmc180_MS_RF_G/SC/tcb018g3d3/Rev280a/Back_End/gds/tcb018g3d3_280a/tcb018g3d3.gds -stripes 1 -units 10000 -mode ALL
**WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
Merge file: /afs/ee.ust.hk/amd64_linux26/usr/eelocal/tsmc_icdc/tsmc180/tsmc180_MS_RF_G/SC/tcb018g3d3/Rev280a/Back_End/gds/tcb018g3d3_280a/tcb018g3d3.gds has version number: 5
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 10000 ******
	****** unit scaling factor = 5 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 12
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    128                             COMP
    129                          DIEAREA
    122                           METAL6
    121                           METAL6
    120                           METAL6
    119                           METAL6
    118                           METAL6
    117                           METAL6
    53                            METAL3
    52                            METAL3
    48                             VIA23
    29                            METAL2
    47                             VIA23
    44                             VIA23
    43                             VIA23
    38                            METAL2
    95                            METAL5
    36                            METAL2
    93                            METAL5
    112                            VIA56
    32                            METAL2
    54                            METAL3
    31                            METAL2
    107                            VIA56
    30                            METAL2
    49                             VIA23
    106                            VIA56
    27                             VIA12
    8                             METAL1
    33                            METAL2
    109                            VIA56
    10                            METAL1
    86                             VIA45
    50                            METAL3
    69                             VIA34
    6                               CONT
    35                            METAL2
    3                               CONT
    51                            METAL3
    70                             VIA34
    7                               CONT
    64                             VIA34
    34                            METAL2
    92                            METAL5
    111                            VIA56
    11                            METAL1
    9                             METAL1
    28                             VIA12
    85                             VIA45
    4                               CONT
    5                               CONT
    12                            METAL1
    88                             VIA45
    45                             VIA23
    22                             VIA12
    13                            METAL1
    71                            METAL4
    90                             VIA45
    46                             VIA23
    23                             VIA12
    37                            METAL2
    94                            METAL5
    14                            METAL1
    15                            METAL1
    72                            METAL4
    91                             VIA45
    16                            METAL1
    73                            METAL4
    26                             VIA12
    17                            METAL1
    74                            METAL4
    1                               CONT
    24                             VIA12
    2                               CONT
    25                             VIA12
    55                            METAL3
    113                           METAL6
    56                            METAL3
    57                            METAL3
    114                           METAL6
    58                            METAL3
    115                           METAL6
    59                            METAL3
    116                           METAL6
    65                             VIA34
    66                             VIA34
    67                             VIA34
    68                             VIA34
    75                            METAL4
    76                            METAL4
    77                            METAL4
    78                            METAL4
    79                            METAL4
    80                            METAL4
    87                             VIA45
    89                             VIA45
    96                            METAL5
    97                            METAL5
    98                            METAL5
    99                            METAL5
    100                           METAL5
    101                           METAL5
    108                            VIA56
    110                            VIA56
    63                            METAL3
    62                            METAL3
    39                            METAL2
    105                           METAL5
    103                           METAL5
    42                            METAL2
    41                            METAL2
    40                            METAL2
    18                            METAL1
    20                            METAL1
    60                            METAL3
    61                            METAL3
    102                           METAL5
    21                            METAL1
    19                            METAL1
    81                            METAL4
    104                           METAL5
    82                            METAL4
    83                            METAL4
    84                            METAL4
    123                           METAL6
    124                           METAL6
    125                           METAL6
    126                           METAL6


Stream Out Information Processed for GDS version 5:
Units: 10000 DBU

Object                             Count
----------------------------------------
Instances                           1187

Ports/Pins                             5
    metal layer METAL2                 5

Nets                                 521
    metal layer METAL1               125
    metal layer METAL2               264
    metal layer METAL3               109
    metal layer METAL4                23

    Via Instances                    335

Special Nets                         258
    metal layer METAL1               240
    metal layer METAL3                 4
    metal layer METAL4                14

    Via Instances                   1708

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  66
    metal layer METAL1                19
    metal layer METAL2                34
    metal layer METAL3                 9
    metal layer METAL4                 4


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file /afs/ee.ust.hk/amd64_linux26/usr/eelocal/tsmc_icdc/tsmc180/tsmc180_MS_RF_G/SC/tcb018g3d3/Rev280a/Back_End/gds/tcb018g3d3_280a/tcb018g3d3.gds to register cell name ......
Merging GDS file /afs/ee.ust.hk/amd64_linux26/usr/eelocal/tsmc_icdc/tsmc180/tsmc180_MS_RF_G/SC/tcb018g3d3/Rev280a/Back_End/gds/tcb018g3d3_280a/tcb018g3d3.gds ......
	****** Merge file: /afs/ee.ust.hk/amd64_linux26/usr/eelocal/tsmc_icdc/tsmc180/tsmc180_MS_RF_G/SC/tcb018g3d3/Rev280a/Back_End/gds/tcb018g3d3_280a/tcb018g3d3.gds has version number: 5.
	****** Merge file: /afs/ee.ust.hk/amd64_linux26/usr/eelocal/tsmc_icdc/tsmc180/tsmc180_MS_RF_G/SC/tcb018g3d3/Rev280a/Back_End/gds/tcb018g3d3_280a/tcb018g3d3.gds has units: 1000 per micron.
	****** unit scaling factor = 10 ******
######Streamout is finished!
<CMD> fit

*** Memory Usage v#1 (Current mem = 1456.844M, initial mem = 268.242M) ***
*** Message Summary: 840 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:02:04, real=0:03:26, mem=1456.8M) ---
