INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pc_adder
INFO: [VRFC 10-311] analyzing module PrgCounter
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IFIDPipelineRegister
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegRTMuliplexer
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineRegister
INFO: [VRFC 10-311] analyzing module ALU_Mux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Exe_mem
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-311] analyzing module Mem_wb
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/WBmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEM-5/CMPEN 331/Final_Project1/Final_Project1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEM-5/CMPEN 331/Final_Project1/Final_Project1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
