#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Aug 29 18:15:07 2024
# Process ID: 85888
# Current directory: /home/prince/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/prince/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/prince/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: prince-ThinkPad-E14-Gen-5, OS: Linux, CPU Frequency: 1470.922 MHz, CPU Physical cores: 14, Host memory: 16411 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 39935
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/prince/vitis_test/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xczu3eg-sbva484-2-i -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 86064
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2359.941 ; gain = 225.797 ; free physical = 1782 ; free virtual = 7392
Synthesis current peak Physical Memory [PSS] (MB): peak = 1781.722; parent = 1577.723; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3345.918; parent = 2367.883; children = 978.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'gesture_model' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_out_V_RAM_AUTO_1R1W' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_conv1d_out_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_out_V_RAM_AUTO_1R1W_memcore' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_conv1d_out_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_out_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_conv1d_out_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_out_V_RAM_AUTO_1R1W' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_conv1d_out_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_bn1_out_V_RAM_AUTO_1R1W' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_bn1_out_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_bn1_out_V_RAM_AUTO_1R1W' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_bn1_out_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_maxpool_out_V_RAM_AUTO_1R1W' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_maxpool_out_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_maxpool_out_V_RAM_AUTO_1R1W_memcore' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_maxpool_out_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_maxpool_out_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_maxpool_out_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_maxpool_out_V_RAM_AUTO_1R1W' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_maxpool_out_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_flatten_out_V_RAM_AUTO_1R1W' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_flatten_out_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_flatten_out_V_RAM_AUTO_1R1W' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_flatten_out_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense1_out_V_RAM_AUTO_1R1W' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense1_out_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense1_out_V_RAM_AUTO_1R1W' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense1_out_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_bn2_out_V_RAM_AUTO_1R1W' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_bn2_out_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_bn2_out_V_RAM_AUTO_1R1W' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_bn2_out_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_output_out_V_RAM_AUTO_1R1W' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_out_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_output_out_V_RAM_AUTO_1R1W_memcore' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_out_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_output_out_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_out_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_output_out_V_RAM_AUTO_1R1W' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_out_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_conv1d_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_mul_16s_5ns_22_4_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_mul_16s_5ns_22_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_mul_16s_5ns_22_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_mul_16s_5ns_22_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_mul_16s_5ns_22_4_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_mul_16s_5ns_22_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_7ns_22s_24_4_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_7ns_22s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_7ns_22s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_7ns_22s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_7ns_22s_24_4_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_7ns_22s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_7s_24s_24_4_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_7s_24s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_7s_24s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_7s_24s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_7s_24s_24_4_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_7s_24s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_8s_24ns_24_4_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_8s_24ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_8s_24ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_8s_24ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_8s_24ns_24_4_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_8s_24ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_5ns_24s_24_4_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_5ns_24s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_5ns_24s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_5ns_24s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_5ns_24s_24_4_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_5ns_24s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_6ns_24s_24_4_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_6ns_24s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_6ns_24s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_6ns_24s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_6ns_24s_24_4_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_6ns_24s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_flow_control_loop_pipe' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_flow_control_loop_pipe' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_conv1d_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batchnorm_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batchnorm_1_bn_moving_mean_1_V_ROM_AUTO_1R' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_1_bn_moving_mean_1_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batchnorm_1_bn_moving_mean_1_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_1_bn_moving_mean_1_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batchnorm_1_bn_moving_mean_1_V_ROM_AUTO_1R' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_1_bn_moving_mean_1_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batchnorm_1_bn_gamma_1_V_ROM_AUTO_1R' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_1_bn_gamma_1_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batchnorm_1_bn_gamma_1_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_1_bn_gamma_1_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batchnorm_1_bn_gamma_1_V_ROM_AUTO_1R' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_1_bn_gamma_1_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batchnorm_1_bn_beta_1_V_ROM_AUTO_1R' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_1_bn_beta_1_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batchnorm_1_bn_beta_1_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_1_bn_beta_1_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batchnorm_1_bn_beta_1_V_ROM_AUTO_1R' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_1_bn_beta_1_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sdiv_24ns_1ns_24_28_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sdiv_24ns_1ns_24_28_1_divider' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sdiv_24ns_1ns_24_28_1_divider' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sdiv_24ns_1ns_24_28_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_24s_9ns_15s_24_4_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_24s_9ns_15s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_24s_9ns_15s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_24s_9ns_15s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_24s_9ns_15s_24_4_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_24s_9ns_15s_24_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batchnorm_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_maxpool1d_2' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_maxpool1d_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_maxpool1d_2' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_maxpool1d_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_Loop_VITIS_LOOP_42_1_proc' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_Loop_VITIS_LOOP_42_1_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_Loop_VITIS_LOOP_42_1_proc' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_Loop_VITIS_LOOP_42_1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_4' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_4_dense_biases_4_V_ROM_AUTO_1R' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_4_dense_biases_4_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_4_dense_biases_4_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_4_dense_biases_4_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_4_dense_biases_4_V_ROM_AUTO_1R' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_4_dense_biases_4_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_4_dense_weights_4_V_ROM_AUTO_1R' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_4_dense_weights_4_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_4_dense_weights_4_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_4_dense_weights_4_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_4_dense_weights_4_V_ROM_AUTO_1R' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_4_dense_weights_4_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_4' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batchnorm_5' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batchnorm_5_bn_moving_mean_5_V_ROM_AUTO_1R' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5_bn_moving_mean_5_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batchnorm_5_bn_moving_mean_5_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5_bn_moving_mean_5_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batchnorm_5_bn_moving_mean_5_V_ROM_AUTO_1R' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5_bn_moving_mean_5_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batchnorm_5_bn_moving_variance_5_V_ROM_AUTO_1R' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5_bn_moving_variance_5_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batchnorm_5_bn_moving_variance_5_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5_bn_moving_variance_5_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batchnorm_5_bn_moving_variance_5_V_ROM_AUTO_1R' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5_bn_moving_variance_5_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batchnorm_5_bn_gamma_5_V_ROM_AUTO_1R' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5_bn_gamma_5_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batchnorm_5_bn_gamma_5_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5_bn_gamma_5_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batchnorm_5_bn_gamma_5_V_ROM_AUTO_1R' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5_bn_gamma_5_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batchnorm_5_bn_beta_5_V_ROM_AUTO_1R' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5_bn_beta_5_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batchnorm_5_bn_beta_5_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5_bn_beta_5_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batchnorm_5_bn_beta_5_V_ROM_AUTO_1R' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5_bn_beta_5_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sqrt_fixed_17_9_s' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sqrt_fixed_17_9_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sqrt_fixed_17_9_s' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sqrt_fixed_17_9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sdiv_24ns_10ns_24_28_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sdiv_24ns_10ns_24_28_1_divider' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sdiv_24ns_10ns_24_28_1_divider' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sdiv_24ns_10ns_24_28_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_24s_10ns_16s_24_4_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_24s_10ns_16s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_24s_10ns_16s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_24s_10ns_16s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_24s_10ns_16s_24_4_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_24s_10ns_16s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_flow_control_loop_delay_pipe' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_flow_control_loop_delay_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_flow_control_loop_delay_pipe' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_flow_control_loop_delay_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batchnorm_5' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_output_7' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.v:117]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.v:118]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.v:119]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.v:120]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.v:121]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.v:122]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.v:123]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.v:124]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_biases_7_V_ROM_AUTO_1R' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_biases_7_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_biases_7_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_biases_7_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_biases_7_V_ROM_AUTO_1R' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_biases_7_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_exp_17_9_s' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_exp_17_9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_exp_17_9_s_f_x_lsb_table_V_ROM_AUTO_1R' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_exp_17_9_s_f_x_lsb_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_exp_17_9_s_f_x_lsb_table_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_exp_17_9_s_f_x_lsb_table_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_exp_17_9_s_f_x_lsb_table_V_ROM_AUTO_1R' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_exp_17_9_s_f_x_lsb_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_exp_17_9_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_exp_17_9_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_exp_17_9_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_exp_17_9_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_exp_17_9_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_exp_17_9_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_exp_17_9_s_exp_x_msb_1_table_V_ROM_AUTO_1R' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_exp_17_9_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_exp_17_9_s_exp_x_msb_1_table_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_exp_17_9_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_exp_17_9_s_exp_x_msb_1_table_V_ROM_AUTO_1R' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_exp_17_9_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_25ns_25ns_50_1_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_25ns_25ns_50_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_25ns_25ns_50_1_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_25ns_25ns_50_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_mul_25ns_18ns_43_4_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_mul_25ns_18ns_43_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_mul_25ns_18ns_43_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_mul_25ns_18ns_43_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_mul_25ns_18ns_43_4_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_mul_25ns_18ns_43_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_exp_17_9_s' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_exp_17_9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_mul_16s_9s_24_4_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_mul_16s_9s_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_mul_16s_9s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_mul_16s_9s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_mul_16s_9s_24_4_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_mul_16s_9s_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_9s_24ns_24_4_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_9s_24ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_9s_24ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_9s_24ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_9s_24ns_24_4_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mac_muladd_16s_9s_24ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_flow_control_loop_pipe_sequential_init' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_flow_control_loop_pipe_sequential_init' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_output_7' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_output_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_softmax_7' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_softmax_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_softmax_7_Pipeline_VITIS_LOOP_79_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_softmax_7_Pipeline_VITIS_LOOP_79_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_softmax_7_Pipeline_VITIS_LOOP_79_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_softmax_7_Pipeline_VITIS_LOOP_79_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_softmax_7_Pipeline_VITIS_LOOP_82_2' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_softmax_7_Pipeline_VITIS_LOOP_82_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sdiv_24ns_16s_16_28_1' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sdiv_24ns_16s_16_28_1_divider' [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sdiv_24ns_16s_16_28_1_divider' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sdiv_24ns_16s_16_28_1' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_softmax_7_Pipeline_VITIS_LOOP_82_2' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_softmax_7_Pipeline_VITIS_LOOP_82_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_softmax_7' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_softmax_7.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[23].divisor_tmp_reg[24] was removed.  [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:146]
WARNING: [Synth 8-6014] Unused sequential element loop[23].divisor_tmp_reg[24] was removed.  [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:146]
WARNING: [Synth 8-6014] Unused sequential element loop[23].divisor_tmp_reg[24] was removed.  [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:146]
WARNING: [Synth 8-7129] Port reset in module gesture_model_sdiv_24ns_16s_16_28_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_exp_17_9_s_exp_x_msb_1_table_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_exp_17_9_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_exp_17_9_s_f_x_lsb_table_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_biases_7_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module gesture_model_flow_control_loop_delay_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_sdiv_24ns_10ns_24_28_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module gesture_model_sqrt_fixed_17_9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_batchnorm_5_bn_beta_5_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_batchnorm_5_bn_gamma_5_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_batchnorm_5_bn_moving_variance_5_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_batchnorm_5_bn_moving_mean_5_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module gesture_model_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_dense_4_dense_weights_4_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_dense_4_dense_biases_4_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_sdiv_24ns_1ns_24_28_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_batchnorm_1_bn_beta_1_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_batchnorm_1_bn_gamma_1_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_batchnorm_1_bn_moving_mean_1_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_dense_output_out_V_RAM_AUTO_1R1W_memcore is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_maxpool_out_V_RAM_AUTO_1R1W_memcore is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_conv1d_out_V_RAM_AUTO_1R1W_memcore is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[15] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[14] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[13] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[12] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[11] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[10] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[9] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[8] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[7] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[6] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[5] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[4] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[3] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[2] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[1] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[0] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[15] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[14] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[13] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[12] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[11] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[10] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[9] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[8] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[7] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[6] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[5] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[4] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[3] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[2] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[1] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[0] in module gesture_model is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2494.848 ; gain = 360.703 ; free physical = 1884 ; free virtual = 7459
Synthesis current peak Physical Memory [PSS] (MB): peak = 1781.722; parent = 1577.723; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3472.887; parent = 2494.852; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2512.660 ; gain = 378.516 ; free physical = 1860 ; free virtual = 7459
Synthesis current peak Physical Memory [PSS] (MB): peak = 1781.722; parent = 1577.723; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3490.699; parent = 2512.664; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2512.660 ; gain = 378.516 ; free physical = 1852 ; free virtual = 7459
Synthesis current peak Physical Memory [PSS] (MB): peak = 1781.722; parent = 1577.723; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3490.699; parent = 2512.664; children = 978.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2512.660 ; gain = 0.000 ; free physical = 1788 ; free virtual = 7459
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/gesture_model_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/gesture_model_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/prince/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/prince/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.410 ; gain = 0.000 ; free physical = 1718 ; free virtual = 7347
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2682.410 ; gain = 0.000 ; free physical = 1687 ; free virtual = 7332
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2682.410 ; gain = 548.266 ; free physical = 1844 ; free virtual = 7390
Synthesis current peak Physical Memory [PSS] (MB): peak = 1860.038; parent = 1656.041; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.449; parent = 2682.414; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2682.410 ; gain = 548.266 ; free physical = 1836 ; free virtual = 7390
Synthesis current peak Physical Memory [PSS] (MB): peak = 1860.038; parent = 1656.041; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.449; parent = 2682.414; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/prince/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2682.410 ; gain = 548.266 ; free physical = 1828 ; free virtual = 7390
Synthesis current peak Physical Memory [PSS] (MB): peak = 1860.038; parent = 1656.041; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.449; parent = 2682.414; children = 978.035
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_1ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln49_reg_424_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_4.v:325]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln49_1_reg_395_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_4.v:324]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln49_1_reg_395_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_4.v:313]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln49_1_reg_395_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_dense_4.v:333]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_10ns_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter34_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:881]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter33_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:880]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter32_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:879]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter31_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:878]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter30_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:877]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter29_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:875]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter28_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:874]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter27_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:873]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter26_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:872]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter25_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:871]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter24_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:870]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter23_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:869]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter22_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:868]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter21_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:867]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter20_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:866]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter19_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:865]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter18_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:864]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter17_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:863]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter16_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:862]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter15_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:861]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter14_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:860]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter13_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:859]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter12_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:858]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter11_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:857]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter10_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:856]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter9_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:856]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter8_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:887]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter7_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:886]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter6_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:885]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter5_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:884]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:883]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:882]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:876]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:817]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_247_reg' and it is trimmed from '5' to '4' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_batchnorm_5.v:895]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '24' to '16' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].dividend_tmp_reg[24]' and it is trimmed from '24' to '16' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '24' to '23' bits. [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 15 for RAM "gesture_model_conv1d_out_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-3971] The signal "gesture_model_conv1d_out_V_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore:/ram_reg" of size (depth=105 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "gesture_model_maxpool_out_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-3971] The signal "gesture_model_maxpool_out_V_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-3971] The signal "gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 15 for RAM "gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-3971] The signal "gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore:/ram_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "gesture_model_dense_output_out_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-3971] The signal "gesture_model_dense_output_out_V_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2682.410 ; gain = 548.266 ; free physical = 1818 ; free virtual = 7398
Synthesis current peak Physical Memory [PSS] (MB): peak = 1860.038; parent = 1656.041; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.449; parent = 2682.414; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   25 Bit       Adders := 73    
	   2 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 11    
	   3 Input   23 Bit       Adders := 1     
	   3 Input   22 Bit       Adders := 2     
	   3 Input   21 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 5     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 6     
	   3 Input    9 Bit       Adders := 7     
	   4 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 20    
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 7     
	   2 Input    1 Bit       Adders := 15    
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               44 Bit    Registers := 1     
	               25 Bit    Registers := 7     
	               24 Bit    Registers := 101   
	               23 Bit    Registers := 69    
	               18 Bit    Registers := 29    
	               16 Bit    Registers := 69    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 30    
	                9 Bit    Registers := 24    
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 38    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 87    
	                4 Bit    Registers := 47    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 87    
	                1 Bit    Registers := 380   
+---RAMs : 
	              29K Bit	(1888 X 16 bit)          RAMs := 1     
	               3K Bit	(210 X 15 bit)          RAMs := 1     
	               1K Bit	(105 X 16 bit)          RAMs := 2     
	               1K Bit	(104 X 16 bit)          RAMs := 1     
	              640 Bit	(40 X 16 bit)          RAMs := 1     
	              480 Bit	(32 X 15 bit)          RAMs := 1     
	              256 Bit	(16 X 16 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 17    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 7     
	   2 Input   23 Bit        Muxes := 69    
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 30    
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	  17 Input   10 Bit        Muxes := 1     
	  11 Input   10 Bit        Muxes := 1     
	  17 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 20    
	   2 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	  17 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 7     
	  17 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 8     
	  17 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 126   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "inst/bn1_out_V_U/gen_buffer[1].gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=105 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/bn1_out_V_U/gen_buffer[0].gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=105 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/bn2_out_V_U/gen_buffer[1].gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/bn2_out_V_U/gen_buffer[0].gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_mul_16s_5ns_22_4_1_U1/gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*(B:0x16)')'.
DSP Report: register mul_mul_16s_5ns_22_4_1_U1/gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_5ns_22_4_1_U1/gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_5ns_22_4_1_U1/gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_5ns_22_4_1_U1/gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_5ns_22_4_1_U1/gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_5ns_22_4_1_U1/gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_5ns_22_4_1_U1/gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_5ns_22_4_1_U1/gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_5ns_22_4_1_U1/gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_5ns_22_4_1_U1/gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+((A:0x5a)'*B'')')'.
DSP Report: register mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_7ns_22s_24_4_1_U2/gesture_model_mac_muladd_16s_7ns_22s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+((A:0x3fffffd2)'*B'')')'.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U3/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+((A:0x3fffffab)'*B'')')'.
DSP Report: register mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_8s_24ns_24_4_1_U4/gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+((A:0x16)'*B'')')'.
DSP Report: register mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_5ns_24s_24_4_1_U5/gesture_model_mac_muladd_16s_5ns_24s_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+((A:0x2b)'*B'')')'.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U6/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+((A:0x3fffffcc)'*B'')')'.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U7/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+((A:0x31)'*B'')')'.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_6ns_24s_24_4_1_U8/gesture_model_mac_muladd_16s_6ns_24s_24_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+((A:0x3fffffdb)'*B'')')'.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U9/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+((A:0x3fffffd6)'*B'')')'.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U10/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register sdiv_24ns_1ns_24_28_1_U19/quot_reg is absorbed into DSP mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_24s_9ns_15s_24_4_1_U20/gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_7s_24s_24_4_1_U32/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U32/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U32/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U32/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U32/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U32/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U32/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_7s_24s_24_4_1_U32/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U32/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_7s_24s_24_4_1_U32/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U32/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_7s_24s_24_4_1_U32/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_7s_24s_24_4_1_U32/gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_24s_10ns_16s_24_4_1_U39/gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_24s_10ns_16s_24_4_1_U39/gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mac_muladd_24s_10ns_16s_24_4_1_U39/gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_24s_10ns_16s_24_4_1_U39/gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mac_muladd_24s_10ns_16s_24_4_1_U39/gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_24s_10ns_16s_24_4_1_U39/gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_24s_10ns_16s_24_4_1_U39/gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_24s_10ns_16s_24_4_1_U39/gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP mac_muladd_24s_10ns_16s_24_4_1_U39/gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mac_muladd_24s_10ns_16s_24_4_1_U39/gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7_U/p is absorbed into DSP mac_muladd_24s_10ns_16s_24_4_1_U39/gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mac_muladd_24s_10ns_16s_24_4_1_U39/gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7_U/m is absorbed into DSP mac_muladd_24s_10ns_16s_24_4_1_U39/gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7_U/p_reg_reg.
WARNING: [Synth 8-6014] Unused sequential element grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp_reg was removed.  [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_mul_25ns_18ns_43_4_1.v:23]
WARNING: [Synth 8-6014] Unused sequential element grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg was removed.  [/home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db31/hdl/verilog/gesture_model_mul_mul_25ns_18ns_43_4_1.v:24]
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mul_mul_16s_9s_24_4_1_U56/gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mul_mul_16s_9s_24_4_1_U56/gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mul_mul_16s_9s_24_4_1_U56/gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/sext_ln818_cast_reg_1272_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mul_mul_16s_9s_24_4_1_U56/gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mul_mul_16s_9s_24_4_1_U56/gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mul_mul_16s_9s_24_4_1_U56/gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mul_mul_16s_9s_24_4_1_U56/gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mul_mul_16s_9s_24_4_1_U56/gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mul_mul_16s_9s_24_4_1_U56/gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9_U/p_reg_tmp_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mul_mul_16s_9s_24_4_1_U56/gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mul_mul_16s_9s_24_4_1_U56/gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9_U/p_reg_tmp0 is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mul_mul_16s_9s_24_4_1_U56/gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U57/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U58/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U59/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U60/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U61/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U62/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U63/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U64/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U65/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U66/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U67/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U68/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U69/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U70/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/b_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m_reg_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/m is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/mac_muladd_16s_9s_24ns_24_4_1_U71/gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp_reg, operation Mode is: (C' or 0)+A''*B2.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp_reg.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp0 is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp_reg.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp0 is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_tmp_reg.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout, operation Mode is: A2*B2.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout.
DSP Report: Generating DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/exp_x_msb_2_lsb_m_1_V_reg_583_reg is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout.
DSP Report: register grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout.
DSP Report: operator grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout is absorbed into DSP grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_25ns_25ns_50_1_1_U48/dout.
WARNING: [Synth 8-7129] Port reset in module gesture_model_sdiv_24ns_10ns_24_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module gesture_model_sqrt_fixed_17_9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_batchnorm_5_bn_beta_5_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_batchnorm_5_bn_gamma_5_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_batchnorm_5_bn_moving_variance_5_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gesture_model_batchnorm_5_bn_moving_mean_5_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[15] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[14] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[13] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[12] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[11] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[10] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[9] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[8] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[7] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[6] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[5] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[4] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[3] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[2] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[1] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q0[0] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[15] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[14] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[13] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[12] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[11] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[10] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[9] in module gesture_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_r_q1[8] in module gesture_model is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gesture_model_conv1d_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-6904] The RAM "inst/conv1d_out_V_U/gesture_model_conv1d_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=210 x width=15) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/bn1_out_V_U/gen_buffer[1].gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=105 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/bn1_out_V_U/gen_buffer[0].gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=105 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element gesture_model_maxpool_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-6904] The RAM "inst/maxpool_out_V_U/gesture_model_maxpool_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=104 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/flatten_out_V_U/gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
WARNING: [Synth 8-6014] Unused sequential element gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-6904] The RAM "inst/dense1_out_V_U/gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=32 x width=15) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/bn2_out_V_U/gen_buffer[1].gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/bn2_out_V_U/gen_buffer[0].gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element gesture_model_dense_output_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-6904] The RAM "inst/dense_output_out_V_U/gesture_model_dense_output_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=40 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[23]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[22]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[21]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[20]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[19]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[18]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[17]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[16]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[15]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[14]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[13]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[12]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[11]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[10]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[9]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[8]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[7]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[6]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[5]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[4]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[3]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[2]) is unused and will be removed from module gesture_model_dense_output_7.
WARNING: [Synth 8-3332] Sequential element (grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/mul_mul_25ns_18ns_43_4_1_U49/gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8_U/p_reg_reg[1]) is unused and will be removed from module gesture_model_dense_output_7.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2682.410 ; gain = 548.266 ; free physical = 1732 ; free virtual = 7384
Synthesis current peak Physical Memory [PSS] (MB): peak = 1860.038; parent = 1656.041; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.449; parent = 2682.414; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------+----------------+
|Module Name                                                                        | RTL Object                                                                     | Depth x Width | Implemented As | 
+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------+----------------+
|gesture_model_dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_biases_7_V_ROM_AUTO_1R | rom0                                                                           | 32x8          | LUT            | 
|gesture_model_exp_17_9_s_f_x_lsb_table_V_ROM_AUTO_1R                               | rom0                                                                           | 32x11         | LUT            | 
|gesture_model_exp_17_9_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R                       | rom0                                                                           | 32x25         | LUT            | 
|gesture_model_exp_17_9_s_exp_x_msb_1_table_V_ROM_AUTO_1R                           | rom0                                                                           | 32x25         | LUT            | 
|gesture_model_dense_4                                                              | dense_weights_4_V_U/q0_reg                                                     | 16384x7       | Block RAM      | 
|gesture_model_dense_output_7                                                       | p_0_out                                                                        | 32x8          | LUT            | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q15_reg | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q14_reg | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q13_reg | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q12_reg | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q11_reg | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q10_reg | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q9_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q8_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q7_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q6_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q5_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q4_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q3_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q2_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q1_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q0_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | p_0_out                                                                        | 32x25         | LUT            | 
|gesture_model_dense_output_7                                                       | p_0_out                                                                        | 32x11         | LUT            | 
|gesture_model_dense_output_7                                                       | p_0_out                                                                        | 32x25         | LUT            | 
|gesture_model_dense_4                                                              | dense_weights_4_V_U/q0_reg                                                     | 16384x7       | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q15_reg | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q14_reg | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q13_reg | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q12_reg | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q11_reg | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q10_reg | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q9_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q8_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q7_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q6_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q5_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q4_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q3_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q2_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q1_reg  | 512x9         | Block RAM      | 
|gesture_model_dense_output_7                                                       | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q0_reg  | 512x9         | Block RAM      | 
+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name          | RTL Object                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/flatten_out_V_U | gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+---------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------+-----------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+
|Module Name               | RTL Object                                                            | Inference | Size (Depth x Width) | Primitives                                  | 
+--------------------------+-----------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+
|inst/conv1d_out_V_U       | gesture_model_conv1d_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg            | Implied   | 256 x 15             | RAM16X1D x 30 RAM64X1D x 15 RAM128X1D x 15  | 
|inst/bn1_out_V_U          | gen_buffer[1].gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg | Implied   | 128 x 16             | RAM16X1D x 16 RAM32X1D x 16 RAM64X1D x 16   | 
|inst/bn1_out_V_U          | gen_buffer[0].gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg | Implied   | 128 x 16             | RAM16X1D x 16 RAM32X1D x 16 RAM64X1D x 16   | 
|inst/maxpool_out_V_U      | gesture_model_maxpool_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg           | Implied   | 128 x 16             | RAM16X1D x 16 RAM32X1D x 16 RAM64X1D x 16   | 
|inst/dense1_out_V_U       | gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg            | Implied   | 32 x 15              | RAM32X1D x 15                               | 
|inst/bn2_out_V_U          | gen_buffer[1].gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg | Implied   | 16 x 16              | RAM16X1D x 16                               | 
|inst/bn2_out_V_U          | gen_buffer[0].gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg | Implied   | 16 x 16              | RAM16X1D x 16                               | 
|inst/dense_output_out_V_U | gesture_model_dense_output_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg      | Implied   | 64 x 16              | RAM16X1D x 16 RAM32X1D x 16                 | 
+--------------------------+-----------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0         | (A2*(B:0x16)')'             | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+((A:0x5a)'*B'')')'       | 17     | 18     | 22     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+((A:0x3fffffd2)'*B'')')' | 17     | 18     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+((A:0x3fffffab)'*B'')')' | 17     | 18     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+((A:0x16)'*B'')')'       | 17     | 18     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+((A:0x2b)'*B'')')'       | 17     | 18     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+((A:0x3fffffcc)'*B'')')' | 17     | 18     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+((A:0x31)'*B'')')'       | 17     | 18     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+((A:0x3fffffdb)'*B'')')' | 17     | 18     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+((A:0x3fffffd6)'*B'')')' | 17     | 18     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_batchnorm_1                            | (C'+(A''*B'')')'            | 24     | 18     | 15     | -      | 24     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2   | (C+(A2*B2)')'               | 17     | 8      | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7 | (C+(A2*B2)')'               | 24     | 18     | 16     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9          | (A''*B2)'                   | 16     | 9      | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B2)')'              | 17     | 10     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8       | (C' or 0)+A''*B2            | 26     | 18     | 25     | -      | 42     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|gesture_model_dense_output_7                         | A2*B2                       | 26     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|gesture_model_dense_output_7                         | (PCIN>>17)+A2*B2            | 26     | 9      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 3055.488 ; gain = 921.344 ; free physical = 1267 ; free virtual = 6905
Synthesis current peak Physical Memory [PSS] (MB): peak = 2410.411; parent = 2206.443; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4033.527; parent = 3055.492; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 3103.520 ; gain = 969.375 ; free physical = 1127 ; free virtual = 6871
Synthesis current peak Physical Memory [PSS] (MB): peak = 2444.075; parent = 2240.107; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4081.559; parent = 3103.523; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name          | RTL Object                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/flatten_out_V_U | gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+---------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+--------------------------+-----------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+
|Module Name               | RTL Object                                                            | Inference | Size (Depth x Width) | Primitives                                  | 
+--------------------------+-----------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+
|inst/conv1d_out_V_U       | gesture_model_conv1d_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg            | Implied   | 256 x 15             | RAM16X1D x 30 RAM64X1D x 15 RAM128X1D x 15  | 
|inst/bn1_out_V_U          | gen_buffer[1].gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg | Implied   | 128 x 16             | RAM16X1D x 16 RAM32X1D x 16 RAM64X1D x 16   | 
|inst/bn1_out_V_U          | gen_buffer[0].gesture_model_bn1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg | Implied   | 128 x 16             | RAM16X1D x 16 RAM32X1D x 16 RAM64X1D x 16   | 
|inst/maxpool_out_V_U      | gesture_model_maxpool_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg           | Implied   | 128 x 16             | RAM16X1D x 16 RAM32X1D x 16 RAM64X1D x 16   | 
|inst/dense1_out_V_U       | gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg            | Implied   | 32 x 15              | RAM32X1D x 15                               | 
|inst/bn2_out_V_U          | gen_buffer[1].gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg | Implied   | 16 x 16              | RAM16X1D x 16                               | 
|inst/bn2_out_V_U          | gen_buffer[0].gesture_model_bn2_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg | Implied   | 16 x 16              | RAM16X1D x 16                               | 
|inst/dense_output_out_V_U | gesture_model_dense_output_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg      | Implied   | 64 x 16              | RAM16X1D x 16 RAM32X1D x 16                 | 
+--------------------------+-----------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/flatten_out_V_U/gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_4_U0/dense_weights_4_V_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_4_U0/dense_weights_4_V_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_4_U0/dense_weights_4_V_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_4_U0/dense_weights_4_V_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 3119.535 ; gain = 985.391 ; free physical = 1098 ; free virtual = 6867
Synthesis current peak Physical Memory [PSS] (MB): peak = 2448.091; parent = 2244.123; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4097.574; parent = 3119.539; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3132.410 ; gain = 998.266 ; free physical = 1043 ; free virtual = 6854
Synthesis current peak Physical Memory [PSS] (MB): peak = 2448.849; parent = 2244.881; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.449; parent = 3132.414; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 3132.410 ; gain = 998.266 ; free physical = 1043 ; free virtual = 6862
Synthesis current peak Physical Memory [PSS] (MB): peak = 2448.864; parent = 2244.896; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.449; parent = 3132.414; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 3132.410 ; gain = 998.266 ; free physical = 1158 ; free virtual = 6865
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.149; parent = 2245.182; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.449; parent = 3132.414; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 3132.410 ; gain = 998.266 ; free physical = 1139 ; free virtual = 6863
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.212; parent = 2245.244; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.449; parent = 3132.414; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 3132.410 ; gain = 998.266 ; free physical = 1122 ; free virtual = 6863
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.212; parent = 2245.244; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.449; parent = 3132.414; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 3132.410 ; gain = 998.266 ; free physical = 1114 ; free virtual = 6863
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.212; parent = 2245.244; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.449; parent = 3132.414; children = 978.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[1].dividend_tmp_reg[2][23]                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[2].dividend_tmp_reg[3][23]                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[3].dividend_tmp_reg[4][23]                                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[4].dividend_tmp_reg[5][23]                                              | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[5].dividend_tmp_reg[6][23]                                              | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[6].dividend_tmp_reg[7][23]                                              | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[7].dividend_tmp_reg[8][23]                                              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[8].dividend_tmp_reg[9][23]                                              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[9].dividend_tmp_reg[10][23]                                             | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[10].dividend_tmp_reg[11][23]                                            | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[11].dividend_tmp_reg[12][23]                                            | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[12].dividend_tmp_reg[13][23]                                            | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[13].dividend_tmp_reg[14][23]                                            | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[14].dividend_tmp_reg[15][23]                                            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][23]                                            | 24     | 1     | NO           | YES                | YES               | 0      | 1       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][22]                                            | 23     | 1     | NO           | YES                | YES               | 0      | 1       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][21]                                            | 22     | 1     | NO           | YES                | YES               | 0      | 1       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][20]                                            | 21     | 1     | NO           | YES                | YES               | 0      | 1       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][19]                                            | 20     | 1     | NO           | YES                | YES               | 0      | 1       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][18]                                            | 19     | 1     | NO           | YES                | YES               | 0      | 1       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][17]                                            | 18     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][16]                                            | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][15]                                            | 16     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][14]                                            | 15     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][13]                                            | 14     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][12]                                            | 13     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][11]                                            | 12     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][10]                                            | 11     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][9]                                             | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][8]                                             | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_1_U0/sdiv_24ns_1ns_24_28_1_U19/gesture_model_sdiv_24ns_1ns_24_28_1_divider_u/loop[23].sign_tmp_reg[24][1]                                                 | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|gesture_model | batchnorm_1_U0/ap_loop_exit_ready_pp0_iter30_reg_reg                                                                                                                | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|gesture_model | batchnorm_1_U0/i_cast_reg_224_pp0_iter26_reg_reg[3]                                                                                                                 | 26     | 4     | NO           | NO                 | YES               | 0      | 4       | 
|gesture_model | batchnorm_1_U0/i_cast_reg_224_pp0_iter30_reg_reg[6]                                                                                                                 | 30     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|gesture_model | dense_4_U0/ap_loop_exit_ready_pp0_iter3_reg_reg                                                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | dense_4_U0/ifzero_reg_410_pp0_iter3_reg_reg[0]                                                                                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | dense_4_U0/ap_loop_init_pp0_iter3_reg_reg                                                                                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/divisor_tmp_reg[0][8]                                                      | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[1].dividend_tmp_reg[2][23]                                            | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[2].dividend_tmp_reg[3][23]                                            | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[3].dividend_tmp_reg[4][23]                                            | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[4].dividend_tmp_reg[5][23]                                            | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[5].dividend_tmp_reg[6][23]                                            | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[6].dividend_tmp_reg[7][23]                                            | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[7].dividend_tmp_reg[8][23]                                            | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[8].dividend_tmp_reg[9][23]                                            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[9].dividend_tmp_reg[10][23]                                           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[10].dividend_tmp_reg[11][23]                                          | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[11].dividend_tmp_reg[12][23]                                          | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[12].dividend_tmp_reg[13][23]                                          | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[13].dividend_tmp_reg[14][23]                                          | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[14].dividend_tmp_reg[15][23]                                          | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][23]                                          | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][22]                                          | 23     | 1     | NO           | YES                | YES               | 0      | 1       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][21]                                          | 22     | 1     | NO           | YES                | YES               | 0      | 1       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][20]                                          | 21     | 1     | NO           | YES                | YES               | 0      | 1       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][19]                                          | 20     | 1     | NO           | YES                | YES               | 0      | 1       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][18]                                          | 19     | 1     | NO           | YES                | YES               | 0      | 1       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][17]                                          | 18     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][16]                                          | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][15]                                          | 16     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][14]                                          | 15     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][13]                                          | 14     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][12]                                          | 13     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][11]                                          | 12     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][10]                                          | 11     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].dividend_tmp_reg[24][9]                                           | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/gesture_model_sdiv_24ns_10ns_24_28_1_divider_u/loop[23].sign_tmp_reg[24][1]                                               | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|gesture_model | batchnorm_5_U0/ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg_reg                                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | batchnorm_5_U0/ap_loop_exit_ready_pp0_iter34_reg_reg                                                                                                                | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|gesture_model | batchnorm_5_U0/i_cast_reg_247_pp0_iter3_reg_reg[3]                                                                                                                  | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|gesture_model | batchnorm_5_U0/i_cast_reg_247_pp0_iter30_reg_reg[3]                                                                                                                 | 27     | 4     | NO           | NO                 | YES               | 0      | 4       | 
|gesture_model | dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/i_cast14_reg_1290_pp0_iter17_reg_reg[4]                                                        | 17     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|gesture_model | dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/or_ln202_1_reg_553_pp0_iter4_reg_reg[0]                                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/or_ln202_3_reg_558_pp0_iter4_reg_reg[0]                                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/tmp_reg_532_pp0_iter3_reg_reg[3]                                         | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|gesture_model | dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/p_Result_s_reg_526_pp0_iter3_reg_reg[0]                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|gesture_model | dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/f_x_lsb_V_reg_563_pp0_iter3_reg_reg[10]                                  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|gesture_model | dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/trunc_ln594_1_reg_537_pp0_iter3_reg_reg[1]                               | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/exp_x_msb_2_m_1_V_reg_568_pp0_iter3_reg_reg[24]                          | 3      | 25    | NO           | NO                 | YES               | 25     | 0       | 
|gesture_model | dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/i_cast14_reg_1290_pp0_iter23_reg_reg[4]                                                        | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|gesture_model | dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/ap_loop_exit_ready_pp0_iter23_reg_reg                                                          | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[1].dividend_tmp_reg[2][23]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[2].dividend_tmp_reg[3][23]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[3].dividend_tmp_reg[4][23]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[4].dividend_tmp_reg[5][23]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[5].dividend_tmp_reg[6][23]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[6].dividend_tmp_reg[7][23]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[7].dividend_tmp_reg[8][23]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[8].dividend_tmp_reg[9][23]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[9].dividend_tmp_reg[10][23]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[10].dividend_tmp_reg[11][23] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[11].dividend_tmp_reg[12][23] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[12].dividend_tmp_reg[13][23] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[13].dividend_tmp_reg[14][23] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[14].dividend_tmp_reg[15][23] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/sdiv_24ns_16s_16_28_1_U97/gesture_model_sdiv_24ns_16s_16_28_1_divider_u/loop[23].sign_tmp_reg[24][1]      | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/i_1_cast_reg_148_pp0_iter27_reg_reg[4]                                                                    | 27     | 5     | NO           | NO                 | YES               | 0      | 5       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/ap_loop_exit_ready_pp0_iter27_reg_reg                                                                     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|gesture_model | dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/grp_exp_17_9_s_fu_435/ap_enable_reg_pp0_iter4_reg                                              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gesture_model | dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/ap_enable_reg_pp0_iter24_reg                                                                   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gesture_model | softmax_7_U0/grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31/ap_enable_reg_pp0_iter28_reg                                                                              | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|gesture_model_batchnorm_1                            | (C'+(A''*B'')')' | 30     | 9      | 48     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_7 | (C'+(A''*B'')')' | 30     | 10     | 48     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+(A''*B)')'    | 30     | 5      | 48     | -      | 24     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+(A''*B)')'    | 30     | 6      | 48     | -      | 24     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+(A''*B)')'    | 30     | 6      | 48     | -      | 24     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+(A''*B)')'    | 30     | 7      | 48     | -      | 24     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+(A''*B)')'    | 30     | 18     | 48     | -      | 24     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+(A''*B)')'    | 30     | 18     | 48     | -      | 24     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+(A''*B)')'    | 30     | 18     | 48     | -      | 24     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+(A''*B)')'    | 30     | 18     | 48     | -      | 24     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+(A''*B)')'    | 30     | 18     | 24     | -      | 24     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|gesture_model_mul_mul_16s_5ns_22_4_1_DSP48_0         | ((A'*B)')'       | 30     | 5      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_2   | (C+(A'*B')')'    | 30     | 18     | 48     | -      | 24     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_dense_output_7                         | A'*B'            | 25     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|gesture_model_dense_output_7                         | PCIN>>17+A'*B'   | 25     | 8      | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|gesture_model_mul_mul_25ns_18ns_43_4_1_DSP48_8       | Dynamic          | -      | -      | -      | -      | 42     | -    | -    | -    | -    | -     | 0    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_10 | (C+(A''*B')')'   | 30     | 18     | 24     | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|gesture_model_mul_mul_16s_9s_24_4_1_DSP48_9          | ((A''*B')')'     | 30     | 18     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+-----------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   254|
|2     |DSP_ALU         |    32|
|4     |DSP_A_B_DATA    |    32|
|9     |DSP_C_DATA      |    32|
|11    |DSP_MULTIPLIER  |    32|
|12    |DSP_M_DATA      |    32|
|14    |DSP_OUTPUT      |    32|
|16    |DSP_PREADD      |    32|
|17    |DSP_PREADD_DATA |    32|
|18    |LUT1            |   705|
|19    |LUT2            |  1077|
|20    |LUT3            |  1418|
|21    |LUT4            |   317|
|22    |LUT5            |   301|
|23    |LUT6            |   386|
|24    |RAM128X1D       |    15|
|25    |RAM16X1D        |   126|
|26    |RAM32X1D        |    79|
|27    |RAM64X1D        |    63|
|28    |RAMB18E2        |     9|
|30    |RAMB36E2        |     4|
|34    |SRL16E          |   148|
|35    |SRLC32E         |    36|
|36    |FDRE            |  3194|
|37    |FDSE            |    10|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 3132.410 ; gain = 998.266 ; free physical = 1110 ; free virtual = 6867
Synthesis current peak Physical Memory [PSS] (MB): peak = 2449.212; parent = 2245.244; children = 203.999
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.449; parent = 3132.414; children = 978.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 281 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 3132.410 ; gain = 828.516 ; free physical = 1129 ; free virtual = 6901
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 3132.418 ; gain = 998.266 ; free physical = 1129 ; free virtual = 6901
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3143.379 ; gain = 0.000 ; free physical = 1308 ; free virtual = 6991
INFO: [Netlist 29-17] Analyzing 569 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q11_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q13_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q15_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q1_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q3_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q5_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q7_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/dense_output_7_U0/grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201/dense_weights_7_V_U/q9_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.359 ; gain = 0.000 ; free physical = 1258 ; free virtual = 6954
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 315 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 15 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 126 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 79 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 63 instances

Synth Design complete, checksum: 5ffac853
INFO: [Common 17-83] Releasing license: Synthesis
252 Infos, 237 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 3171.359 ; gain = 1863.660 ; free physical = 1458 ; free virtual = 7194
INFO: [Common 17-1381] The checkpoint '/home/prince/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 45f37ae49c743a51
INFO: [Coretcl 2-1174] Renamed 116 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/prince/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 18:16:14 2024...
