
---------- Begin Simulation Statistics ----------
final_tick                               1010275938000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180971                       # Simulator instruction rate (inst/s)
host_mem_usage                                 690524                       # Number of bytes of host memory used
host_op_rate                                   357652                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    55.26                       # Real time elapsed on the host
host_tick_rate                            18282924354                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      19763063                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.010276                       # Number of seconds simulated
sim_ticks                                1010275938000                       # Number of ticks simulated
system.cpu.Branches                           1553857                       # Number of branches fetched
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      19763063                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                       28138                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            17                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    10439376                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         40411                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    14200695                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            55                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1010275938                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 1010275938                       # Number of busy cycles
system.cpu.num_cc_register_reads              7842129                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             5862882                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1516221                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               10355380                       # Number of float alu accesses
system.cpu.num_fp_insts                      10355380                       # number of float instructions
system.cpu.num_fp_register_reads             10355717                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 535                       # number of times the floating registers were written
system.cpu.num_func_calls                        3936                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              19745329                       # Number of integer alu accesses
system.cpu.num_int_insts                     19745329                       # number of integer instructions
system.cpu.num_int_register_reads            44096149                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7753498                       # number of times the integer registers were written
system.cpu.num_load_insts                       28131                       # Number of load instructions
system.cpu.num_mem_refs                      10467505                       # number of memory refs
system.cpu.num_store_insts                   10439374                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 33401      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                   9280800     46.91%     47.08% # Class of executed instruction
system.cpu.op_class::IntMult                     1086      0.01%     47.09% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::FloatAdd                      11      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdAlu                      164      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdCmp                       14      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdCvt                       96      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdMisc                     155      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     47.09% # Class of executed instruction
system.cpu.op_class::MemRead                    27993      0.14%     47.23% # Class of executed instruction
system.cpu.op_class::MemWrite                   84607      0.43%     47.66% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 138      0.00%     47.66% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           10354767     52.34%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   19783253                       # Class of executed instruction
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests      1293492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         1276                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests        2587860                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             1276                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1277336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2571421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                797                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1277030                       # Transaction distribution
system.membus.trans_dist::CleanEvict              306                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1293288                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1293288                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           797                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave      3865506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total      3865506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3865506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave    164551360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total    164551360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164551360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1294085                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1294085    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1294085                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7679541000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy         6840734000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         14199955                       # number of demand (read+write) hits
system.icache.demand_hits::total             14199955                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        14199955                       # number of overall hits
system.icache.overall_hits::total            14199955                       # number of overall hits
system.icache.demand_misses::.cpu.inst            740                       # number of demand (read+write) misses
system.icache.demand_misses::total                740                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst           740                       # number of overall misses
system.icache.overall_misses::total               740                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    421612000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    421612000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    421612000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    421612000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     14200695                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         14200695                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     14200695                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        14200695                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000052                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000052                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 569745.945946                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 569745.945946                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 569745.945946                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 569745.945946                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst          740                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total           740                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst          740                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total          740                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    420132000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    420132000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    420132000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    420132000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 567745.945946                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 567745.945946                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 567745.945946                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 567745.945946                       # average overall mshr miss latency
system.icache.replacements                        376                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        14199955                       # number of ReadReq hits
system.icache.ReadReq_hits::total            14199955                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst           740                       # number of ReadReq misses
system.icache.ReadReq_misses::total               740                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    421612000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    421612000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     14200695                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        14200695                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000052                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 569745.945946                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 569745.945946                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst          740                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total          740                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    420132000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    420132000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 567745.945946                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 567745.945946                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               363.774932                       # Cycle average of tags in use
system.icache.tags.total_refs                14200695                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                   740                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs              19190.128378                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   363.774932                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.710498                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.710498                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              14201435                       # Number of tag accesses
system.icache.tags.data_accesses             14201435                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           36608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        82784832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            82821440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        36608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          36608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     81729920                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         81729920                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              572                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data          1293513                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              1294085                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks       1277030                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total             1277030                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              36236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           81942793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               81979029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         36236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             36236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        80898611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              80898611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        80898611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             36236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          81942793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             162877639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples   1277030.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       572.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples   1293513.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.009561625750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         70945                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         70945                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              4124702                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState             1206065                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      1294085                       # Number of read requests accepted
system.mem_ctrl.writeReqs                     1277030                       # Number of write requests accepted
system.mem_ctrl.readBursts                    1294085                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                   1277030                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              80901                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              80759                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              80704                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              80663                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              80740                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              80859                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              80908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              80904                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              81015                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              80936                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             80956                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             80922                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             80908                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             80916                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             80951                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             81043                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              79787                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              79620                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              79651                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              79630                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              79684                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              79820                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              79872                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              79872                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              79872                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              79876                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             79872                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             79872                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             79872                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             79881                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             79874                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             79955                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.19                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   30597174250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  6470425000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              54861268000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      23643.87                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 42393.87                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                   1098114                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                  1134002                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.86                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.80                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                1294085                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6               1277030                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  1294085                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   70946                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   70946                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   70946                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   70946                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   70946                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   70945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   70945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   70945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   70945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   70945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   70945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   70945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   70945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   70945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   70945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   70945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   70945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   70945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       338978                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     485.429402                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    364.504930                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    326.300755                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          7320      2.16%      2.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        97678     28.82%     30.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        33822      9.98%     40.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        32436      9.57%     50.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        31106      9.18%     59.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        69002     20.36%     80.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         2217      0.65%     80.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         3327      0.98%     81.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        62070     18.31%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        338978                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        70945                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.240609                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.005137                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      59.955857                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511          70943    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::15872-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          70945                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        70945                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             70945    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          70945                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                82821440                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 81728640                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 82821440                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              81729920                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         81.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         80.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      81.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      80.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.27                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.64                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.63                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   1010275237000                       # Total gap between requests
system.mem_ctrl.avgGap                      392932.73                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        36608                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     82784832                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     81728640                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 36235.644761045478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 81942792.940199673176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 80897343.909620076418                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          572                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data      1293513                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks      1277030                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17219000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  54844049000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 23590363721750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30103.15                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     42399.30                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  18472834.41                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     86.82                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy            1212100680                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             644246790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           4624199580                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy          3335966280                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      79750154640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      238928069070                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy      186743376000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        515238113040                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         509.997411                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 482548849750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  33735260000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 493991828250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy            1208209380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             642174720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           4615567320                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy          3330025920                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      79750154640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      237702103380                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy      187775768160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        515024003520                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         509.785480                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 485244667500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  33735260000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 491296010500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             160                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             113                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 273                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            160                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            113                       # number of overall hits
system.l2cache.overall_hits::total                273                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           580                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data       1293515                       # number of demand (read+write) misses
system.l2cache.demand_misses::total           1294095                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          580                       # number of overall misses
system.l2cache.overall_misses::.cpu.data      1293515                       # number of overall misses
system.l2cache.overall_misses::total          1294095                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    414547000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 956687065000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 957101612000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    414547000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 956687065000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 957101612000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          740                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      1293628                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1294368                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          740                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      1293628                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1294368                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.783784                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999913                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999789                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.783784                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999913                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999789                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 714736.206897                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 739602.606077                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 739591.461214                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 714736.206897                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 739602.606077                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 739591.461214                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks        1289320                       # number of writebacks
system.l2cache.writebacks::total              1289320                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          580                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data      1293515                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total      1294095                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          580                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data      1293515                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total      1294095                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    402947000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 930816765000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 931219712000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    402947000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 930816765000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 931219712000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.783784                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999913                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999789                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.783784                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999913                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999789                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 694736.206897                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 719602.606077                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 719591.461214                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 694736.206897                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 719602.606077                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 719591.461214                       # average overall mshr miss latency
system.l2cache.replacements                   1290031                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      1293008                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1293008                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      1293008                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1293008                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           73                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           73                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           20                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               20                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data      1293289                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total        1293289                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 956523874000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 956523874000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data      1293309                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1293309                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999985                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999985                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 739605.667411                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 739605.667411                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data      1293289                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total      1293289                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 930658094000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 930658094000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999985                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999985                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 719605.667411                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 719605.667411                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          160                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           93                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          253                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          580                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          226                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          806                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    414547000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    163191000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    577738000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          740                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          319                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1059                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.783784                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.708464                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.761095                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 714736.206897                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 722084.070796                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 716796.526055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          580                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          226                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          806                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    402947000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    158671000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    561618000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.783784                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.708464                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.761095                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 694736.206897                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 702084.070796                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 696796.526055                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4080.112678                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2587786                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs              1294127                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.999638                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.150403                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     1.698846                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4078.263428                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000037                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000415                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.995670                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.996121                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2811                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              3881986                       # Number of tag accesses
system.l2cache.tags.data_accesses             3881986                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst                8                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data                2                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                   10                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst               8                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data               2                       # number of overall hits
system.l3Dram.overall_hits::total                  10                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            572                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data        1293513                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total            1294085                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           572                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data       1293513                       # number of overall misses
system.l3Dram.overall_misses::total           1294085                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    390359000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data 903652848000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total 904043207000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    390359000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data 903652848000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total 904043207000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst          580                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data      1293515                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total          1294095                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst          580                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data      1293515                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total         1294095                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.986207                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.999998                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.999992                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.986207                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.999998                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.999992                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 682445.804196                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 698603.607385                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 698596.465456                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 682445.804196                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 698603.607385                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 698596.465456                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks         1285223                       # number of writebacks
system.l3Dram.writebacks::total               1285223                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          572                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data      1293513                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total       1294085                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          572                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data      1293513                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total      1294085                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    361187000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data 837683685000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total 838044872000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    361187000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data 837683685000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total 838044872000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.986207                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.999992                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.986207                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.999992                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 631445.804196                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 647603.607385                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 647596.465456                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 631445.804196                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 647603.607385                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 647596.465456                       # average overall mshr miss latency
system.l3Dram.replacements                    1285949                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks      1289320                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total      1289320                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks      1289320                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total      1289320                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks          141                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total          141                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.ReadExReq_hits::.cpu.data             1                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                 1                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data      1293288                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total         1293288                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data 903498974000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total 903498974000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data      1293289                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total       1293289                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.999999                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.999999                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 698606.168154                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 698606.168154                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data      1293288                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total      1293288                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data 837541286000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total 837541286000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 647606.168154                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 647606.168154                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data            1                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total             9                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          572                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          225                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total          797                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    390359000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    153874000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total    544233000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst          580                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data          226                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total          806                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.986207                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.995575                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.988834                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 682445.804196                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 683884.444444                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 682851.944793                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          572                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          225                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total          797                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    361187000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    142399000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total    503586000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.986207                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.995575                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.988834                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 631445.804196                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 632884.444444                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 631851.944793                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              8144.975424                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                 2583589                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs               1294141                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.996374                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks     0.177761                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst     2.811421                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  8141.986242                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.000022                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.000343                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.993895                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.994260                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2         1155                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         6908                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses               3877871                       # Number of tag accesses
system.l3Dram.tags.data_accesses              3877871                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          9153597                       # number of demand (read+write) hits
system.dcache.demand_hits::total              9153597                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         9153597                       # number of overall hits
system.dcache.overall_hits::total             9153597                       # number of overall hits
system.dcache.demand_misses::.cpu.data        1293629                       # number of demand (read+write) misses
system.dcache.demand_misses::total            1293629                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data       1293727                       # number of overall misses
system.dcache.overall_misses::total           1293727                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data 963147040000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total 963147040000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data 963147040000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total 963147040000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data     10447226                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total         10447226                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data     10447324                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total        10447324                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.123825                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.123825                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.123833                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.123833                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 744531.113635                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 744531.113635                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 744474.715299                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 744474.715299                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks         1293008                       # number of writebacks
system.dcache.writebacks::total               1293008                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data           98                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total              98                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data           98                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total             98                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data      1293531                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total       1293531                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data      1293629                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total      1293629                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data 960499873000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total 960499873000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data 960570564000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total 960570564000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.123816                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.123816                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.123824                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.123824                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 742541.054679                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 742541.054679                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 742539.448327                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 742539.448327                       # average overall mshr miss latency
system.dcache.replacements                    1293116                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data           27819                       # number of ReadReq hits
system.dcache.ReadReq_hits::total               27819                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data           221                       # number of ReadReq misses
system.dcache.ReadReq_misses::total               221                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data     96067000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total     96067000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data        28040                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total           28040                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.007882                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.007882                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 434692.307692                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 434692.307692                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data          221                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total          221                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data     95625000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total     95625000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007882                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.007882                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 432692.307692                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 432692.307692                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        9125778                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            9125778                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data      1293408                       # number of WriteReq misses
system.dcache.WriteReq_misses::total          1293408                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data 963050973000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total 963050973000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data     10419186                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total       10419186                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.124137                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.124137                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 744584.054683                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 744584.054683                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data           98                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total            98                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data      1293310                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total      1293310                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data 960404248000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total 960404248000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124128                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.124128                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 742594.001438                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 742594.001438                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_misses::.cpu.data           98                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total              98                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data           98                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            98                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data           98                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total           98                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     70691000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total     70691000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 721336.734694                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 721336.734694                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               511.546646                       # Cycle average of tags in use
system.dcache.tags.total_refs                10447225                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs               1293628                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  8.075911                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1478000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   511.546646                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.999115                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.999115                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses              11740952                       # Number of tag accesses
system.dcache.tags.data_accesses             11740952                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_misses::.cpu.inst          572                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data      1293513                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total      1294085                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          572                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data      1293513                       # number of overall misses
system.DynamicCache.overall_misses::total      1294085                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    332015000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data 771714522000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total 772046537000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    332015000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data 771714522000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total 772046537000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          572                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data      1293513                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total      1294085                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          572                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data      1293513                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total      1294085                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580445.804196                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 596603.607385                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 596596.465456                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580445.804196                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 596603.607385                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 596596.465456                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks      1277031                       # number of writebacks
system.DynamicCache.writebacks::total         1277031                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          572                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data      1293513                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total      1294085                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          572                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data      1293513                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total      1294085                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    257655000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data 603557832000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total 603815487000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    257655000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data 603557832000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total 603815487000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450445.804196                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 466603.607385                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 466596.465456                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450445.804196                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 466603.607385                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 466596.465456                       # average overall mshr miss latency
system.DynamicCache.replacements              2555022                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks      1285223                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total      1285223                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks      1285223                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total      1285223                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks           30                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total           30                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_misses::.cpu.data      1293288                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total      1293288                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data 771583598000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total 771583598000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data      1293288                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total      1293288                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 596606.168154                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 596606.168154                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data      1293288                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total      1293288                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data 603456158000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total 603456158000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 466606.168154                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 466606.168154                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          572                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          225                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total          797                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    332015000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    130924000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    462939000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          572                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          225                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total          797                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580445.804196                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 581884.444444                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 580851.944793                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          572                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          225                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total          797                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    257655000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    101674000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    359329000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450445.804196                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 451884.444444                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 450851.944793                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse       16236.912921                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs           2579584                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs         2571406                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.003180                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  8038.650422                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst     5.729049                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  8192.533450                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.981281                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.000699                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     1.000065                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     1.982045                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2         2311                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3        13815                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            2                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses         5151020                       # Number of tag accesses
system.DynamicCache.tags.data_accesses        5151020                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                1059                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty       5144582                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict           1279912                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq            1293309                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp           1293309                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq           1059                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side      3880372                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         1856                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 3882228                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side    165544704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        47360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                165592064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                           5131002                       # Total snoops (count)
system.l2bar.snoopTraffic                   246500736                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples            6425370                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.000199                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.014096                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                  6424093     99.98%     99.98% # Request fanout histogram
system.l2bar.snoop_fanout::1                     1277      0.02%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total              6425370                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy           5173876000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy             2220000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy          3880884000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1010275938000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1010275938000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
