OPT_DESIGN_PATH=C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/sim_inv/work/@_opt
