#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun  4 20:36:33 2024
# Process ID: 12800
# Current directory: C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 404.562 ; gain = 97.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:20]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:27]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/synth/design_1.vhd:24]
INFO: [Synth 8-3491] module 'design_1_FIR_Filter_0_0' declared at 'C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/synth_1/.Xil/Vivado-12800-LAPTOP-66OF9HIK/realtime/design_1_FIR_Filter_0_0_stub.vhdl:5' bound to instance 'FIR_Filter_0' of component 'design_1_FIR_Filter_0_0' [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/synth/design_1.vhd:60]
INFO: [Synth 8-638] synthesizing module 'design_1_FIR_Filter_0_0' [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/synth_1/.Xil/Vivado-12800-LAPTOP-66OF9HIK/realtime/design_1_FIR_Filter_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_ila_0_0' declared at 'C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/synth_1/.Xil/Vivado-12800-LAPTOP-66OF9HIK/realtime/design_1_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'design_1_ila_0_0' [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/synth/design_1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/synth_1/.Xil/Vivado-12800-LAPTOP-66OF9HIK/realtime/design_1_ila_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_vio_0_0' declared at 'C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/synth_1/.Xil/Vivado-12800-LAPTOP-66OF9HIK/realtime/design_1_vio_0_0_stub.vhdl:5' bound to instance 'vio_0' of component 'design_1_vio_0_0' [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/synth/design_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/synth_1/.Xil/Vivado-12800-LAPTOP-66OF9HIK/realtime/design_1_vio_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/synth/design_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 458.723 ; gain = 151.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 458.723 ; gain = 151.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 458.723 ; gain = 151.504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/ip/design_1_FIR_Filter_0_0/design_1_FIR_Filter_0_0/design_1_FIR_Filter_0_0_in_context.xdc] for cell 'design_1_i/FIR_Filter_0'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/ip/design_1_FIR_Filter_0_0/design_1_FIR_Filter_0_0/design_1_FIR_Filter_0_0_in_context.xdc] for cell 'design_1_i/FIR_Filter_0'
Parsing XDC File [c:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'output_data[0]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'output_data[1]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'output_data[2]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'output_data[3]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'output_data[4]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'output_data[5]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'output_data[6]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'output_data[7]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'output_data[8]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'output_data[9]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'input_data[0]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'input_data[1]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'input_data[2]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'input_data[3]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'input_data[4]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'input_data[5]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'input_data[6]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'input_data[7]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'input_data[8]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'input_data[9]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'output_data[10]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'output_data[11]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'output_data[12]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'output_data[13]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'output_data[14]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'output_data[15]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'output_data[16]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'output_data[17]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'output_data[18]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'output_data[19]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'output_data[20]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'output_data[21]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'output_data[22]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'output_data[23]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'output_data[24]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'output_data[25]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'output_data[26]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'output_data[27]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'output_data[28]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'output_data[29]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'output_data[30]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'output_data[30]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'output_data[31]'. [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc:144]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/constrs_1/imports/Synthesis/Arty-Z7-10-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 704.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 704.523 ; gain = 397.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 704.523 ; gain = 397.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/FIR_Filter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 704.523 ; gain = 397.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 704.523 ; gain = 397.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 704.523 ; gain = 397.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 761.320 ; gain = 454.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 761.320 ; gain = 454.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 761.395 ; gain = 454.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 762.520 ; gain = 455.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 762.520 ; gain = 455.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 762.520 ; gain = 455.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 762.520 ; gain = 455.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 762.520 ; gain = 455.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 762.520 ; gain = 455.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_FIR_Filter_0_0 |         1|
|2     |design_1_ila_0_0        |         1|
|3     |design_1_vio_0_0        |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_FIR_Filter_0_0_bbox_0 |     1|
|2     |design_1_ila_0_0_bbox_1        |     1|
|3     |design_1_vio_0_0_bbox_2        |     1|
|4     |IBUF                           |     1|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    45|
|2     |  design_1_i |design_1 |    44|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 762.520 ; gain = 455.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 762.520 ; gain = 209.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 762.520 ; gain = 455.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 781.867 ; gain = 476.391
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 781.867 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 20:37:08 2024...
