
stm32_devboard_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013f50  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c5c  08014110  08014110  00024110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014d6c  08014d6c  0003021c  2**0
                  CONTENTS
  4 .ARM          00000008  08014d6c  08014d6c  00024d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014d74  08014d74  0003021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014d74  08014d74  00024d74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014d78  08014d78  00024d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  08014d7c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006180  2000021c  08014f98  0003021c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000639c  08014f98  0003639c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029086  00000000  00000000  0003024c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000057b2  00000000  00000000  000592d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000021d0  00000000  00000000  0005ea88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001f98  00000000  00000000  00060c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003060f  00000000  00000000  00062bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028c17  00000000  00000000  000931ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d8af  00000000  00000000  000bbe16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001d96c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a4b0  00000000  00000000  001d9718  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000021c 	.word	0x2000021c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080140f8 	.word	0x080140f8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000220 	.word	0x20000220
 80001fc:	080140f8 	.word	0x080140f8

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b974 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468e      	mov	lr, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14d      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4694      	mov	ip, r2
 8000c1a:	d969      	bls.n	8000cf0 <__udivmoddi4+0xe8>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b152      	cbz	r2, 8000c38 <__udivmoddi4+0x30>
 8000c22:	fa01 f302 	lsl.w	r3, r1, r2
 8000c26:	f1c2 0120 	rsb	r1, r2, #32
 8000c2a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c32:	ea41 0e03 	orr.w	lr, r1, r3
 8000c36:	4094      	lsls	r4, r2
 8000c38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c3c:	0c21      	lsrs	r1, r4, #16
 8000c3e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c42:	fa1f f78c 	uxth.w	r7, ip
 8000c46:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c4e:	fb06 f107 	mul.w	r1, r6, r7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c5e:	f080 811f 	bcs.w	8000ea0 <__udivmoddi4+0x298>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 811c 	bls.w	8000ea0 <__udivmoddi4+0x298>
 8000c68:	3e02      	subs	r6, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 f707 	mul.w	r7, r0, r7
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x92>
 8000c84:	eb1c 0404 	adds.w	r4, ip, r4
 8000c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8c:	f080 810a 	bcs.w	8000ea4 <__udivmoddi4+0x29c>
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	f240 8107 	bls.w	8000ea4 <__udivmoddi4+0x29c>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c9e:	1be4      	subs	r4, r4, r7
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	b11d      	cbz	r5, 8000cac <__udivmoddi4+0xa4>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xc2>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80ef 	beq.w	8000e9a <__udivmoddi4+0x292>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x160>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd4>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80f9 	bhi.w	8000ece <__udivmoddi4+0x2c6>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	469e      	mov	lr, r3
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa4>
 8000cea:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa4>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xec>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 8092 	bne.w	8000e22 <__udivmoddi4+0x21a>
 8000cfe:	eba1 010c 	sub.w	r1, r1, ip
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2601      	movs	r6, #1
 8000d0c:	0c20      	lsrs	r0, r4, #16
 8000d0e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d12:	fb07 1113 	mls	r1, r7, r3, r1
 8000d16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1a:	fb0e f003 	mul.w	r0, lr, r3
 8000d1e:	4288      	cmp	r0, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x12c>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x12a>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2c0>
 8000d32:	4643      	mov	r3, r8
 8000d34:	1a09      	subs	r1, r1, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d3c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d40:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x156>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x154>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2ca>
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d66:	e79c      	b.n	8000ca2 <__udivmoddi4+0x9a>
 8000d68:	f1c6 0720 	rsb	r7, r6, #32
 8000d6c:	40b3      	lsls	r3, r6
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	40f9      	lsrs	r1, r7
 8000d82:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d86:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d8e:	0c20      	lsrs	r0, r4, #16
 8000d90:	fa1f fe8c 	uxth.w	lr, ip
 8000d94:	fb09 1118 	mls	r1, r9, r8, r1
 8000d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000da0:	4288      	cmp	r0, r1
 8000da2:	fa02 f206 	lsl.w	r2, r2, r6
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b8>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2bc>
 8000db4:	4288      	cmp	r0, r1
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2bc>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dcc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd4:	458e      	cmp	lr, r1
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1e2>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2b4>
 8000de2:	458e      	cmp	lr, r1
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2b4>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4461      	add	r1, ip
 8000dea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dee:	fba0 9402 	umull	r9, r4, r0, r2
 8000df2:	eba1 010e 	sub.w	r1, r1, lr
 8000df6:	42a1      	cmp	r1, r4
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46a6      	mov	lr, r4
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x2a4>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e00:	b15d      	cbz	r5, 8000e1a <__udivmoddi4+0x212>
 8000e02:	ebb3 0208 	subs.w	r2, r3, r8
 8000e06:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e12:	40f1      	lsrs	r1, r6
 8000e14:	431f      	orrs	r7, r3
 8000e16:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1a:	2600      	movs	r6, #0
 8000e1c:	4631      	mov	r1, r6
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	f1c2 0320 	rsb	r3, r2, #32
 8000e26:	40d8      	lsrs	r0, r3
 8000e28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e30:	4091      	lsls	r1, r2
 8000e32:	4301      	orrs	r1, r0
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e40:	fb07 3610 	mls	r6, r7, r0, r3
 8000e44:	0c0b      	lsrs	r3, r1, #16
 8000e46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x260>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e60:	429e      	cmp	r6, r3
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4463      	add	r3, ip
 8000e68:	1b9b      	subs	r3, r3, r6
 8000e6a:	b289      	uxth	r1, r1
 8000e6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e70:	fb07 3316 	mls	r3, r7, r6, r3
 8000e74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e78:	fb06 f30e 	mul.w	r3, r6, lr
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x28a>
 8000e80:	eb1c 0101 	adds.w	r1, ip, r1
 8000e84:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8e:	3e02      	subs	r6, #2
 8000e90:	4461      	add	r1, ip
 8000e92:	1ac9      	subs	r1, r1, r3
 8000e94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0x104>
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e705      	b.n	8000cac <__udivmoddi4+0xa4>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e3      	b.n	8000c6c <__udivmoddi4+0x64>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6f8      	b.n	8000c9a <__udivmoddi4+0x92>
 8000ea8:	454b      	cmp	r3, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f8>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f8>
 8000eb8:	4646      	mov	r6, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x28a>
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1e2>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b8>
 8000ec8:	3b02      	subs	r3, #2
 8000eca:	4461      	add	r1, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x12c>
 8000ece:	4630      	mov	r0, r6
 8000ed0:	e709      	b.n	8000ce6 <__udivmoddi4+0xde>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x156>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <FusionRadiansToDegrees>:
/**
 * @brief Converts radians to degrees.
 * @param radians Radians.
 * @return Degrees.
 */
static inline float FusionRadiansToDegrees(const float radians) {
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	ed87 0a01 	vstr	s0, [r7, #4]
    return radians * (180.0f / (float) M_PI);
 8000ee6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eea:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000f00 <FusionRadiansToDegrees+0x24>
 8000eee:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000ef2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	42652ee0 	.word	0x42652ee0

08000f04 <FusionAsin>:
/**
 * @brief Returns the arc sine of the value.
 * @param value Value.
 * @return Arc sine of the value.
 */
static inline float FusionAsin(const float value) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (value <= -1.0f) {
 8000f0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f12:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8000f16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f1e:	d802      	bhi.n	8000f26 <FusionAsin+0x22>
        return (float) M_PI / -2.0f;
 8000f20:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8000f54 <FusionAsin+0x50>
 8000f24:	e011      	b.n	8000f4a <FusionAsin+0x46>
    }
    if (value >= 1.0f) {
 8000f26:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f2a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f36:	db02      	blt.n	8000f3e <FusionAsin+0x3a>
        return (float) M_PI / 2.0f;
 8000f38:	eddf 7a07 	vldr	s15, [pc, #28]	; 8000f58 <FusionAsin+0x54>
 8000f3c:	e005      	b.n	8000f4a <FusionAsin+0x46>
    }
    return asinf(value);
 8000f3e:	ed97 0a01 	vldr	s0, [r7, #4]
 8000f42:	f011 fddd 	bl	8012b00 <asinf>
 8000f46:	eef0 7a40 	vmov.f32	s15, s0
}
 8000f4a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	bfc90fdb 	.word	0xbfc90fdb
 8000f58:	3fc90fdb 	.word	0x3fc90fdb

08000f5c <FusionVectorSubtract>:
 * @brief Returns vector B subtracted from vector A.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Vector B subtracted from vector A.
 */
static inline FusionVector FusionVectorSubtract(const FusionVector vectorA, const FusionVector vectorB) {
 8000f5c:	b480      	push	{r7}
 8000f5e:	b091      	sub	sp, #68	; 0x44
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	eeb0 5a40 	vmov.f32	s10, s0
 8000f66:	eef0 5a60 	vmov.f32	s11, s1
 8000f6a:	eeb0 6a41 	vmov.f32	s12, s2
 8000f6e:	eef0 6a61 	vmov.f32	s13, s3
 8000f72:	eeb0 7a42 	vmov.f32	s14, s4
 8000f76:	eef0 7a62 	vmov.f32	s15, s5
 8000f7a:	ed87 5a07 	vstr	s10, [r7, #28]
 8000f7e:	edc7 5a08 	vstr	s11, [r7, #32]
 8000f82:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 8000f86:	edc7 6a04 	vstr	s13, [r7, #16]
 8000f8a:	ed87 7a05 	vstr	s14, [r7, #20]
 8000f8e:	edc7 7a06 	vstr	s15, [r7, #24]
    const FusionVector result = {.axis = {
            .x = vectorA.axis.x - vectorB.axis.x,
 8000f92:	ed97 7a07 	vldr	s14, [r7, #28]
 8000f96:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f9a:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8000f9e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = vectorA.axis.y - vectorB.axis.y,
 8000fa2:	ed97 7a08 	vldr	s14, [r7, #32]
 8000fa6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000faa:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8000fae:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = vectorA.axis.z - vectorB.axis.z,
 8000fb2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000fb6:	edd7 7a06 	vldr	s15, [r7, #24]
 8000fba:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8000fbe:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 8000fc2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000fc6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000fca:	ca07      	ldmia	r2, {r0, r1, r2}
 8000fcc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000fd0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000fd2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000fd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fd6:	ee06 1a90 	vmov	s13, r1
 8000fda:	ee07 2a10 	vmov	s14, r2
 8000fde:	ee07 3a90 	vmov	s15, r3
}
 8000fe2:	eeb0 0a66 	vmov.f32	s0, s13
 8000fe6:	eef0 0a47 	vmov.f32	s1, s14
 8000fea:	eeb0 1a67 	vmov.f32	s2, s15
 8000fee:	3744      	adds	r7, #68	; 0x44
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr

08000ff8 <FusionVectorHadamardProduct>:
 * @brief Calculates the Hadamard product (element-wise multiplication).
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Hadamard product.
 */
static inline FusionVector FusionVectorHadamardProduct(const FusionVector vectorA, const FusionVector vectorB) {
 8000ff8:	b480      	push	{r7}
 8000ffa:	b091      	sub	sp, #68	; 0x44
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	eeb0 5a40 	vmov.f32	s10, s0
 8001002:	eef0 5a60 	vmov.f32	s11, s1
 8001006:	eeb0 6a41 	vmov.f32	s12, s2
 800100a:	eef0 6a61 	vmov.f32	s13, s3
 800100e:	eeb0 7a42 	vmov.f32	s14, s4
 8001012:	eef0 7a62 	vmov.f32	s15, s5
 8001016:	ed87 5a07 	vstr	s10, [r7, #28]
 800101a:	edc7 5a08 	vstr	s11, [r7, #32]
 800101e:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 8001022:	edc7 6a04 	vstr	s13, [r7, #16]
 8001026:	ed87 7a05 	vstr	s14, [r7, #20]
 800102a:	edc7 7a06 	vstr	s15, [r7, #24]
    const FusionVector result = {.axis = {
            .x = vectorA.axis.x * vectorB.axis.x,
 800102e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001032:	edd7 7a04 	vldr	s15, [r7, #16]
 8001036:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800103a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = vectorA.axis.y * vectorB.axis.y,
 800103e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001042:	edd7 7a05 	vldr	s15, [r7, #20]
 8001046:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800104a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = vectorA.axis.z * vectorB.axis.z,
 800104e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001052:	edd7 7a06 	vldr	s15, [r7, #24]
 8001056:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800105a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 800105e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001062:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001066:	ca07      	ldmia	r2, {r0, r1, r2}
 8001068:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800106c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800106e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001070:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001072:	ee06 1a90 	vmov	s13, r1
 8001076:	ee07 2a10 	vmov	s14, r2
 800107a:	ee07 3a90 	vmov	s15, r3
}
 800107e:	eeb0 0a66 	vmov.f32	s0, s13
 8001082:	eef0 0a47 	vmov.f32	s1, s14
 8001086:	eeb0 1a67 	vmov.f32	s2, s15
 800108a:	3744      	adds	r7, #68	; 0x44
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr

08001094 <FusionMatrixMultiplyVector>:
 * @brief Returns the multiplication of a matrix with a vector.
 * @param matrix Matrix.
 * @param vector Vector.
 * @return Multiplication of a matrix with a vector.
 */
static inline FusionVector FusionMatrixMultiplyVector(const FusionMatrix matrix, const FusionVector vector) {
 8001094:	b084      	sub	sp, #16
 8001096:	b480      	push	{r7}
 8001098:	b08f      	sub	sp, #60	; 0x3c
 800109a:	af00      	add	r7, sp, #0
 800109c:	f107 0c40 	add.w	ip, r7, #64	; 0x40
 80010a0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 80010a4:	eef0 6a40 	vmov.f32	s13, s0
 80010a8:	eeb0 7a60 	vmov.f32	s14, s1
 80010ac:	eef0 7a41 	vmov.f32	s15, s2
 80010b0:	edc7 6a05 	vstr	s13, [r7, #20]
 80010b4:	ed87 7a06 	vstr	s14, [r7, #24]
 80010b8:	edc7 7a07 	vstr	s15, [r7, #28]
#define R matrix.element
    const FusionVector result = {.axis = {
            .x = R.xx * vector.axis.x + R.xy * vector.axis.y + R.xz * vector.axis.z,
 80010bc:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80010c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80010c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010c8:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 80010cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80010d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010d8:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 80010dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80010e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010e4:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80010e8:	edc7 7a08 	vstr	s15, [r7, #32]
            .y = R.yx * vector.axis.x + R.yy * vector.axis.y + R.yz * vector.axis.z,
 80010ec:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80010f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80010f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010f8:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 80010fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001100:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001104:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001108:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 800110c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001110:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001114:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001118:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .z = R.zx * vector.axis.x + R.zy * vector.axis.y + R.zz * vector.axis.z,
 800111c:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001120:	edd7 7a05 	vldr	s15, [r7, #20]
 8001124:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001128:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 800112c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001130:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001134:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001138:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 800113c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001140:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001144:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001148:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    }};
    return result;
 800114c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001150:	f107 0220 	add.w	r2, r7, #32
 8001154:	ca07      	ldmia	r2, {r0, r1, r2}
 8001156:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800115a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800115c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800115e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001160:	ee06 1a90 	vmov	s13, r1
 8001164:	ee07 2a10 	vmov	s14, r2
 8001168:	ee07 3a90 	vmov	s15, r3
#undef R
}
 800116c:	eeb0 0a66 	vmov.f32	s0, s13
 8001170:	eef0 0a47 	vmov.f32	s1, s14
 8001174:	eeb0 1a67 	vmov.f32	s2, s15
 8001178:	373c      	adds	r7, #60	; 0x3c
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	b004      	add	sp, #16
 8001182:	4770      	bx	lr

08001184 <FusionQuaternionToEuler>:
/**
 * @brief Converts a quaternion to ZYX Euler angles in degrees.
 * @param quaternion Quaternion.
 * @return Euler angles in degrees.
 */
static inline FusionEuler FusionQuaternionToEuler(const FusionQuaternion quaternion) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b090      	sub	sp, #64	; 0x40
 8001188:	af00      	add	r7, sp, #0
 800118a:	eeb0 6a40 	vmov.f32	s12, s0
 800118e:	eef0 6a60 	vmov.f32	s13, s1
 8001192:	eeb0 7a41 	vmov.f32	s14, s2
 8001196:	eef0 7a61 	vmov.f32	s15, s3
 800119a:	ed87 6a04 	vstr	s12, [r7, #16]
 800119e:	edc7 6a05 	vstr	s13, [r7, #20]
 80011a2:	ed87 7a06 	vstr	s14, [r7, #24]
 80011a6:	edc7 7a07 	vstr	s15, [r7, #28]
#define Q quaternion.element
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
 80011aa:	ed97 7a06 	vldr	s14, [r7, #24]
 80011ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80011b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80011ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011be:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    const FusionEuler euler = {.angle = {
            .roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x)),
 80011c2:	ed97 7a04 	vldr	s14, [r7, #16]
 80011c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80011ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011ce:	edd7 6a06 	vldr	s13, [r7, #24]
 80011d2:	edd7 7a07 	vldr	s15, [r7, #28]
 80011d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011da:	ee77 6a27 	vadd.f32	s13, s14, s15
 80011de:	ed97 7a05 	vldr	s14, [r7, #20]
 80011e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80011e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ea:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80011ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011f2:	eef0 0a67 	vmov.f32	s1, s15
 80011f6:	eeb0 0a66 	vmov.f32	s0, s13
 80011fa:	f011 fcad 	bl	8012b58 <atan2f>
 80011fe:	eef0 7a40 	vmov.f32	s15, s0
 8001202:	eeb0 0a67 	vmov.f32	s0, s15
 8001206:	f7ff fe69 	bl	8000edc <FusionRadiansToDegrees>
 800120a:	eef0 7a40 	vmov.f32	s15, s0
    const FusionEuler euler = {.angle = {
 800120e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .pitch = FusionRadiansToDegrees(FusionAsin(2.0f * (Q.w * Q.y - Q.z * Q.x))),
 8001212:	ed97 7a04 	vldr	s14, [r7, #16]
 8001216:	edd7 7a06 	vldr	s15, [r7, #24]
 800121a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800121e:	edd7 6a07 	vldr	s13, [r7, #28]
 8001222:	edd7 7a05 	vldr	s15, [r7, #20]
 8001226:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800122a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800122e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001232:	eeb0 0a67 	vmov.f32	s0, s15
 8001236:	f7ff fe65 	bl	8000f04 <FusionAsin>
 800123a:	eef0 7a40 	vmov.f32	s15, s0
 800123e:	eeb0 0a67 	vmov.f32	s0, s15
 8001242:	f7ff fe4b 	bl	8000edc <FusionRadiansToDegrees>
 8001246:	eef0 7a40 	vmov.f32	s15, s0
    const FusionEuler euler = {.angle = {
 800124a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .yaw = FusionRadiansToDegrees(atan2f(Q.w * Q.z + Q.x * Q.y, halfMinusQySquared - Q.z * Q.z)),
 800124e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001252:	edd7 7a07 	vldr	s15, [r7, #28]
 8001256:	ee27 7a27 	vmul.f32	s14, s14, s15
 800125a:	edd7 6a05 	vldr	s13, [r7, #20]
 800125e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001262:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001266:	ee77 6a27 	vadd.f32	s13, s14, s15
 800126a:	ed97 7a07 	vldr	s14, [r7, #28]
 800126e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001276:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800127a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800127e:	eef0 0a67 	vmov.f32	s1, s15
 8001282:	eeb0 0a66 	vmov.f32	s0, s13
 8001286:	f011 fc67 	bl	8012b58 <atan2f>
 800128a:	eef0 7a40 	vmov.f32	s15, s0
 800128e:	eeb0 0a67 	vmov.f32	s0, s15
 8001292:	f7ff fe23 	bl	8000edc <FusionRadiansToDegrees>
 8001296:	eef0 7a40 	vmov.f32	s15, s0
    const FusionEuler euler = {.angle = {
 800129a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    }};
    return euler;
 800129e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012a2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80012a6:	ca07      	ldmia	r2, {r0, r1, r2}
 80012a8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80012ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80012ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012b2:	ee06 1a90 	vmov	s13, r1
 80012b6:	ee07 2a10 	vmov	s14, r2
 80012ba:	ee07 3a90 	vmov	s15, r3
#undef Q
}
 80012be:	eeb0 0a66 	vmov.f32	s0, s13
 80012c2:	eef0 0a47 	vmov.f32	s1, s14
 80012c6:	eeb0 1a67 	vmov.f32	s2, s15
 80012ca:	3740      	adds	r7, #64	; 0x40
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <FusionCalibrationInertial>:
 * @param misalignment Misalignment matrix.
 * @param sensitivity Sensitivity.
 * @param offset Offset.
 * @return Calibrated measurement.
 */
static inline FusionVector FusionCalibrationInertial(const FusionVector uncalibrated, const FusionMatrix misalignment, const FusionVector sensitivity, const FusionVector offset) {
 80012d0:	b084      	sub	sp, #16
 80012d2:	b5b0      	push	{r4, r5, r7, lr}
 80012d4:	b09e      	sub	sp, #120	; 0x78
 80012d6:	af06      	add	r7, sp, #24
 80012d8:	eef0 4a41 	vmov.f32	s9, s2
 80012dc:	f107 0470 	add.w	r4, r7, #112	; 0x70
 80012e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80012e4:	eeb0 5a61 	vmov.f32	s10, s3
 80012e8:	eef0 5a42 	vmov.f32	s11, s4
 80012ec:	eeb0 6a62 	vmov.f32	s12, s5
 80012f0:	eef0 6a43 	vmov.f32	s13, s6
 80012f4:	eeb0 7a63 	vmov.f32	s14, s7
 80012f8:	eef0 7a44 	vmov.f32	s15, s8
 80012fc:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
 8001300:	edc7 0a0c 	vstr	s1, [r7, #48]	; 0x30
 8001304:	edc7 4a0d 	vstr	s9, [r7, #52]	; 0x34
 8001308:	ed87 5a08 	vstr	s10, [r7, #32]
 800130c:	edc7 5a09 	vstr	s11, [r7, #36]	; 0x24
 8001310:	ed87 6a0a 	vstr	s12, [r7, #40]	; 0x28
 8001314:	edc7 6a05 	vstr	s13, [r7, #20]
 8001318:	ed87 7a06 	vstr	s14, [r7, #24]
 800131c:	edc7 7a07 	vstr	s15, [r7, #28]
    return FusionMatrixMultiplyVector(misalignment, FusionVectorHadamardProduct(FusionVectorSubtract(uncalibrated, offset), sensitivity));
 8001320:	ed97 5a05 	vldr	s10, [r7, #20]
 8001324:	edd7 5a06 	vldr	s11, [r7, #24]
 8001328:	ed97 6a07 	vldr	s12, [r7, #28]
 800132c:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001330:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001334:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001338:	eef0 1a45 	vmov.f32	s3, s10
 800133c:	eeb0 2a65 	vmov.f32	s4, s11
 8001340:	eef0 2a46 	vmov.f32	s5, s12
 8001344:	eeb0 0a66 	vmov.f32	s0, s13
 8001348:	eef0 0a47 	vmov.f32	s1, s14
 800134c:	eeb0 1a67 	vmov.f32	s2, s15
 8001350:	f7ff fe04 	bl	8000f5c <FusionVectorSubtract>
 8001354:	eef0 6a40 	vmov.f32	s13, s0
 8001358:	eeb0 7a60 	vmov.f32	s14, s1
 800135c:	eef0 7a41 	vmov.f32	s15, s2
 8001360:	edc7 6a12 	vstr	s13, [r7, #72]	; 0x48
 8001364:	ed87 7a13 	vstr	s14, [r7, #76]	; 0x4c
 8001368:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
 800136c:	ed97 5a08 	vldr	s10, [r7, #32]
 8001370:	edd7 5a09 	vldr	s11, [r7, #36]	; 0x24
 8001374:	ed97 6a0a 	vldr	s12, [r7, #40]	; 0x28
 8001378:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 800137c:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001380:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001384:	eef0 1a45 	vmov.f32	s3, s10
 8001388:	eeb0 2a65 	vmov.f32	s4, s11
 800138c:	eef0 2a46 	vmov.f32	s5, s12
 8001390:	eeb0 0a66 	vmov.f32	s0, s13
 8001394:	eef0 0a47 	vmov.f32	s1, s14
 8001398:	eeb0 1a67 	vmov.f32	s2, s15
 800139c:	f7ff fe2c 	bl	8000ff8 <FusionVectorHadamardProduct>
 80013a0:	eef0 6a40 	vmov.f32	s13, s0
 80013a4:	eeb0 7a60 	vmov.f32	s14, s1
 80013a8:	eef0 7a41 	vmov.f32	s15, s2
 80013ac:	edc7 6a15 	vstr	s13, [r7, #84]	; 0x54
 80013b0:	ed87 7a16 	vstr	s14, [r7, #88]	; 0x58
 80013b4:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
 80013b8:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 80013bc:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80013c0:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80013c4:	466d      	mov	r5, sp
 80013c6:	f107 0480 	add.w	r4, r7, #128	; 0x80
 80013ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013ce:	6823      	ldr	r3, [r4, #0]
 80013d0:	602b      	str	r3, [r5, #0]
 80013d2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80013d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013d8:	eeb0 0a66 	vmov.f32	s0, s13
 80013dc:	eef0 0a47 	vmov.f32	s1, s14
 80013e0:	eeb0 1a67 	vmov.f32	s2, s15
 80013e4:	f7ff fe56 	bl	8001094 <FusionMatrixMultiplyVector>
 80013e8:	eef0 6a40 	vmov.f32	s13, s0
 80013ec:	eeb0 7a60 	vmov.f32	s14, s1
 80013f0:	eef0 7a41 	vmov.f32	s15, s2
 80013f4:	edc7 6a0f 	vstr	s13, [r7, #60]	; 0x3c
 80013f8:	ed87 7a10 	vstr	s14, [r7, #64]	; 0x40
 80013fc:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
 8001400:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001402:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001406:	ee06 1a90 	vmov	s13, r1
 800140a:	ee07 2a10 	vmov	s14, r2
 800140e:	ee07 3a90 	vmov	s15, r3
}
 8001412:	eeb0 0a66 	vmov.f32	s0, s13
 8001416:	eef0 0a47 	vmov.f32	s1, s14
 800141a:	eeb0 1a67 	vmov.f32	s2, s15
 800141e:	3760      	adds	r7, #96	; 0x60
 8001420:	46bd      	mov	sp, r7
 8001422:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001426:	b004      	add	sp, #16
 8001428:	4770      	bx	lr
	...

0800142c <setGyroOffset>:


FusionAhrs ahrs;
FusionOffset offset;

void setGyroOffset(gyro_data_t values){
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
 8001432:	eef0 6a40 	vmov.f32	s13, s0
 8001436:	eeb0 7a60 	vmov.f32	s14, s1
 800143a:	eef0 7a41 	vmov.f32	s15, s2
 800143e:	edc7 6a01 	vstr	s13, [r7, #4]
 8001442:	ed87 7a02 	vstr	s14, [r7, #8]
 8001446:	edc7 7a03 	vstr	s15, [r7, #12]
	gyroscopeOffset.array[0] = values.gyro_x;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a06      	ldr	r2, [pc, #24]	; (8001468 <setGyroOffset+0x3c>)
 800144e:	6013      	str	r3, [r2, #0]
	gyroscopeOffset.array[1] = values.gyro_y;
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	4a05      	ldr	r2, [pc, #20]	; (8001468 <setGyroOffset+0x3c>)
 8001454:	6053      	str	r3, [r2, #4]
	gyroscopeOffset.array[2] = values.gyro_z;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	4a03      	ldr	r2, [pc, #12]	; (8001468 <setGyroOffset+0x3c>)
 800145a:	6093      	str	r3, [r2, #8]
}
 800145c:	bf00      	nop
 800145e:	3714      	adds	r7, #20
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr
 8001468:	20000238 	.word	0x20000238

0800146c <FusionInit>:

/* Initialize Fusion algorithm. */
void FusionInit(void){
 800146c:	b5b0      	push	{r4, r5, r7, lr}
 800146e:	b086      	sub	sp, #24
 8001470:	af00      	add	r7, sp, #0
	FusionOffsetInitialise(&offset, SAMPLE_RATE);
 8001472:	2132      	movs	r1, #50	; 0x32
 8001474:	480a      	ldr	r0, [pc, #40]	; (80014a0 <FusionInit+0x34>)
 8001476:	f002 f91f 	bl	80036b8 <FusionOffsetInitialise>
	FusionAhrsInitialise(&ahrs);
 800147a:	480a      	ldr	r0, [pc, #40]	; (80014a4 <FusionInit+0x38>)
 800147c:	f000 fdb2 	bl	8001fe4 <FusionAhrsInitialise>
	const FusionAhrsSettings settings = {
 8001480:	4b09      	ldr	r3, [pc, #36]	; (80014a8 <FusionInit+0x3c>)
 8001482:	1d3c      	adds	r4, r7, #4
 8001484:	461d      	mov	r5, r3
 8001486:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001488:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800148a:	682b      	ldr	r3, [r5, #0]
 800148c:	6023      	str	r3, [r4, #0]
			.gain = 0.5f,
			.accelerationRejection = 0.0f,
			.magneticRejection = 20.0f,
			.rejectionTimeout = 5 * SAMPLE_RATE, /* 5 seconds */
	};
	FusionAhrsSetSettings(&ahrs, &settings);
 800148e:	1d3b      	adds	r3, r7, #4
 8001490:	4619      	mov	r1, r3
 8001492:	4804      	ldr	r0, [pc, #16]	; (80014a4 <FusionInit+0x38>)
 8001494:	f000 fe20 	bl	80020d8 <FusionAhrsSetSettings>
}
 8001498:	bf00      	nop
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bdb0      	pop	{r4, r5, r7, pc}
 80014a0:	200002ac 	.word	0x200002ac
 80014a4:	20000244 	.word	0x20000244
 80014a8:	08014110 	.word	0x08014110

080014ac <FusionCalcAngle>:

/* Calculate angle based only on Accelerometer and gyroscope.*/
void FusionCalcAngle(mems_data_t *memsData, FusionEuler *output_angles){
 80014ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ae:	b093      	sub	sp, #76	; 0x4c
 80014b0:	af06      	add	r7, sp, #24
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	6039      	str	r1, [r7, #0]
	FusionVector gyroscope = {memsData->gyro.gyro_x, memsData->gyro.gyro_y, memsData->gyro.gyro_z};
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	617b      	str	r3, [r7, #20]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	61bb      	str	r3, [r7, #24]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	61fb      	str	r3, [r7, #28]
	const FusionVector accelerometer = {memsData->acc.acc_x, memsData->acc.acc_y, memsData->acc.acc_z};
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	60bb      	str	r3, [r7, #8]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	691b      	ldr	r3, [r3, #16]
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	695b      	ldr	r3, [r3, #20]
 80014d8:	613b      	str	r3, [r7, #16]

	gyroscope = FusionCalibrationInertial(gyroscope, gyroscopeMisalignment, gyroscopeSensitivity, gyroscopeOffset);
 80014da:	4b64      	ldr	r3, [pc, #400]	; (800166c <FusionCalcAngle+0x1c0>)
 80014dc:	edd3 3a00 	vldr	s7, [r3]
 80014e0:	ed93 4a01 	vldr	s8, [r3, #4]
 80014e4:	edd3 4a02 	vldr	s9, [r3, #8]
 80014e8:	4b61      	ldr	r3, [pc, #388]	; (8001670 <FusionCalcAngle+0x1c4>)
 80014ea:	ed93 5a00 	vldr	s10, [r3]
 80014ee:	edd3 5a01 	vldr	s11, [r3, #4]
 80014f2:	ed93 6a02 	vldr	s12, [r3, #8]
 80014f6:	4e5f      	ldr	r6, [pc, #380]	; (8001674 <FusionCalcAngle+0x1c8>)
 80014f8:	edd7 6a05 	vldr	s13, [r7, #20]
 80014fc:	ed97 7a06 	vldr	s14, [r7, #24]
 8001500:	edd7 7a07 	vldr	s15, [r7, #28]
 8001504:	466d      	mov	r5, sp
 8001506:	f106 0410 	add.w	r4, r6, #16
 800150a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800150c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800150e:	6823      	ldr	r3, [r4, #0]
 8001510:	602b      	str	r3, [r5, #0]
 8001512:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001516:	eeb0 3a63 	vmov.f32	s6, s7
 800151a:	eef0 3a44 	vmov.f32	s7, s8
 800151e:	eeb0 4a64 	vmov.f32	s8, s9
 8001522:	eef0 1a45 	vmov.f32	s3, s10
 8001526:	eeb0 2a65 	vmov.f32	s4, s11
 800152a:	eef0 2a46 	vmov.f32	s5, s12
 800152e:	eeb0 0a66 	vmov.f32	s0, s13
 8001532:	eef0 0a47 	vmov.f32	s1, s14
 8001536:	eeb0 1a67 	vmov.f32	s2, s15
 800153a:	f7ff fec9 	bl	80012d0 <FusionCalibrationInertial>
 800153e:	eef0 6a40 	vmov.f32	s13, s0
 8001542:	eeb0 7a60 	vmov.f32	s14, s1
 8001546:	eef0 7a41 	vmov.f32	s15, s2
 800154a:	edc7 6a05 	vstr	s13, [r7, #20]
 800154e:	ed87 7a06 	vstr	s14, [r7, #24]
 8001552:	edc7 7a07 	vstr	s15, [r7, #28]

	FusionAhrsUpdateNoMagnetometer(&ahrs, gyroscope, accelerometer, SAMPLE_PERIOD);
 8001556:	ed97 5a02 	vldr	s10, [r7, #8]
 800155a:	edd7 5a03 	vldr	s11, [r7, #12]
 800155e:	ed97 6a04 	vldr	s12, [r7, #16]
 8001562:	edd7 6a05 	vldr	s13, [r7, #20]
 8001566:	ed97 7a06 	vldr	s14, [r7, #24]
 800156a:	edd7 7a07 	vldr	s15, [r7, #28]
 800156e:	ed9f 3a42 	vldr	s6, [pc, #264]	; 8001678 <FusionCalcAngle+0x1cc>
 8001572:	eef0 1a45 	vmov.f32	s3, s10
 8001576:	eeb0 2a65 	vmov.f32	s4, s11
 800157a:	eef0 2a46 	vmov.f32	s5, s12
 800157e:	eeb0 0a66 	vmov.f32	s0, s13
 8001582:	eef0 0a47 	vmov.f32	s1, s14
 8001586:	eeb0 1a67 	vmov.f32	s2, s15
 800158a:	483c      	ldr	r0, [pc, #240]	; (800167c <FusionCalcAngle+0x1d0>)
 800158c:	f001 fb5a 	bl	8002c44 <FusionAhrsUpdateNoMagnetometer>
	*output_angles = FusionQuaternionToEuler(FusionAhrsGetQuaternion(&ahrs));
 8001590:	483a      	ldr	r0, [pc, #232]	; (800167c <FusionCalcAngle+0x1d0>)
 8001592:	f001 fbb9 	bl	8002d08 <FusionAhrsGetQuaternion>
 8001596:	eeb0 6a40 	vmov.f32	s12, s0
 800159a:	eef0 6a60 	vmov.f32	s13, s1
 800159e:	eeb0 7a41 	vmov.f32	s14, s2
 80015a2:	eef0 7a61 	vmov.f32	s15, s3
 80015a6:	ed87 6a08 	vstr	s12, [r7, #32]
 80015aa:	edc7 6a09 	vstr	s13, [r7, #36]	; 0x24
 80015ae:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 80015b2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 80015b6:	ed97 6a08 	vldr	s12, [r7, #32]
 80015ba:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80015be:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80015c2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80015c6:	eeb0 0a46 	vmov.f32	s0, s12
 80015ca:	eef0 0a66 	vmov.f32	s1, s13
 80015ce:	eeb0 1a47 	vmov.f32	s2, s14
 80015d2:	eef0 1a67 	vmov.f32	s3, s15
 80015d6:	f7ff fdd5 	bl	8001184 <FusionQuaternionToEuler>
 80015da:	eef0 6a40 	vmov.f32	s13, s0
 80015de:	eeb0 7a60 	vmov.f32	s14, s1
 80015e2:	eef0 7a41 	vmov.f32	s15, s2
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	edc3 6a00 	vstr	s13, [r3]
 80015ec:	ed83 7a01 	vstr	s14, [r3, #4]
 80015f0:	edc3 7a02 	vstr	s15, [r3, #8]
	if (output_angles->angle.yaw < 0){
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	edd3 7a02 	vldr	s15, [r3, #8]
 80015fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001602:	d509      	bpl.n	8001618 <FusionCalcAngle+0x16c>
		output_angles->angle.yaw += 360;
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	edd3 7a02 	vldr	s15, [r3, #8]
 800160a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001680 <FusionCalcAngle+0x1d4>
 800160e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	edc3 7a02 	vstr	s15, [r3, #8]
	}
	if (output_angles->angle.roll < 0){
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	edd3 7a00 	vldr	s15, [r3]
 800161e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001626:	d509      	bpl.n	800163c <FusionCalcAngle+0x190>
		output_angles->angle.roll += 360;
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	edd3 7a00 	vldr	s15, [r3]
 800162e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001680 <FusionCalcAngle+0x1d4>
 8001632:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	edc3 7a00 	vstr	s15, [r3]
	}
	if (output_angles->angle.pitch < 0){
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001642:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164a:	d400      	bmi.n	800164e <FusionCalcAngle+0x1a2>
		output_angles->angle.pitch += 360;
	}
	//	const FusionVect = FusionQuaternionToEuler(FusionAhrsGetQuaternion(&ahrs));
}
 800164c:	e009      	b.n	8001662 <FusionCalcAngle+0x1b6>
		output_angles->angle.pitch += 360;
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	edd3 7a01 	vldr	s15, [r3, #4]
 8001654:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001680 <FusionCalcAngle+0x1d4>
 8001658:	ee77 7a87 	vadd.f32	s15, s15, s14
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001662:	bf00      	nop
 8001664:	3734      	adds	r7, #52	; 0x34
 8001666:	46bd      	mov	sp, r7
 8001668:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800166a:	bf00      	nop
 800166c:	20000238 	.word	0x20000238
 8001670:	080143dc 	.word	0x080143dc
 8001674:	080143b8 	.word	0x080143b8
 8001678:	3d0b4396 	.word	0x3d0b4396
 800167c:	20000244 	.word	0x20000244
 8001680:	43b40000 	.word	0x43b40000

08001684 <FusionDegreesToRadians>:
static inline float FusionDegreesToRadians(const float degrees) {
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	ed87 0a01 	vstr	s0, [r7, #4]
    return degrees * ((float) M_PI / 180.0f);
 800168e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001692:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80016a8 <FusionDegreesToRadians+0x24>
 8001696:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800169a:	eeb0 0a67 	vmov.f32	s0, s15
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	3c8efa35 	.word	0x3c8efa35

080016ac <FusionFastInverseSqrt>:
static inline float FusionFastInverseSqrt(const float x) {
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	ed87 0a01 	vstr	s0, [r7, #4]
    Union32 union32 = {.f = x};
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	60fb      	str	r3, [r7, #12]
    union32.i = 0x5F1F1412 - (union32.i >> 1);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	105a      	asrs	r2, r3, #1
 80016be:	4b10      	ldr	r3, [pc, #64]	; (8001700 <FusionFastInverseSqrt+0x54>)
 80016c0:	1a9b      	subs	r3, r3, r2
 80016c2:	60fb      	str	r3, [r7, #12]
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
 80016c4:	ed97 7a03 	vldr	s14, [r7, #12]
 80016c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80016cc:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8001704 <FusionFastInverseSqrt+0x58>
 80016d0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80016d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80016d8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80016e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016e4:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001708 <FusionFastInverseSqrt+0x5c>
 80016e8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80016ec:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 80016f0:	eeb0 0a67 	vmov.f32	s0, s15
 80016f4:	3714      	adds	r7, #20
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	5f1f1412 	.word	0x5f1f1412
 8001704:	3f36d312 	.word	0x3f36d312
 8001708:	3fd851ff 	.word	0x3fd851ff

0800170c <FusionVectorIsZero>:
static inline bool FusionVectorIsZero(const FusionVector vector) {
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	eef0 6a40 	vmov.f32	s13, s0
 8001716:	eeb0 7a60 	vmov.f32	s14, s1
 800171a:	eef0 7a41 	vmov.f32	s15, s2
 800171e:	edc7 6a01 	vstr	s13, [r7, #4]
 8001722:	ed87 7a02 	vstr	s14, [r7, #8]
 8001726:	edc7 7a03 	vstr	s15, [r7, #12]
    return (vector.axis.x == 0.0f) && (vector.axis.y == 0.0f) && (vector.axis.z == 0.0f);
 800172a:	edd7 7a01 	vldr	s15, [r7, #4]
 800172e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001736:	d10f      	bne.n	8001758 <FusionVectorIsZero+0x4c>
 8001738:	edd7 7a02 	vldr	s15, [r7, #8]
 800173c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001744:	d108      	bne.n	8001758 <FusionVectorIsZero+0x4c>
 8001746:	edd7 7a03 	vldr	s15, [r7, #12]
 800174a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800174e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001752:	d101      	bne.n	8001758 <FusionVectorIsZero+0x4c>
 8001754:	2301      	movs	r3, #1
 8001756:	e000      	b.n	800175a <FusionVectorIsZero+0x4e>
 8001758:	2300      	movs	r3, #0
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	b2db      	uxtb	r3, r3
}
 8001760:	4618      	mov	r0, r3
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <FusionVectorAdd>:
static inline FusionVector FusionVectorAdd(const FusionVector vectorA, const FusionVector vectorB) {
 800176c:	b480      	push	{r7}
 800176e:	b091      	sub	sp, #68	; 0x44
 8001770:	af00      	add	r7, sp, #0
 8001772:	eeb0 5a40 	vmov.f32	s10, s0
 8001776:	eef0 5a60 	vmov.f32	s11, s1
 800177a:	eeb0 6a41 	vmov.f32	s12, s2
 800177e:	eef0 6a61 	vmov.f32	s13, s3
 8001782:	eeb0 7a42 	vmov.f32	s14, s4
 8001786:	eef0 7a62 	vmov.f32	s15, s5
 800178a:	ed87 5a07 	vstr	s10, [r7, #28]
 800178e:	edc7 5a08 	vstr	s11, [r7, #32]
 8001792:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 8001796:	edc7 6a04 	vstr	s13, [r7, #16]
 800179a:	ed87 7a05 	vstr	s14, [r7, #20]
 800179e:	edc7 7a06 	vstr	s15, [r7, #24]
            .x = vectorA.axis.x + vectorB.axis.x,
 80017a2:	ed97 7a07 	vldr	s14, [r7, #28]
 80017a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80017aa:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80017ae:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = vectorA.axis.y + vectorB.axis.y,
 80017b2:	ed97 7a08 	vldr	s14, [r7, #32]
 80017b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80017ba:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80017be:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = vectorA.axis.z + vectorB.axis.z,
 80017c2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80017c6:	edd7 7a06 	vldr	s15, [r7, #24]
 80017ca:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80017ce:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    return result;
 80017d2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80017d6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80017da:	ca07      	ldmia	r2, {r0, r1, r2}
 80017dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80017e0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80017e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80017e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017e6:	ee06 1a90 	vmov	s13, r1
 80017ea:	ee07 2a10 	vmov	s14, r2
 80017ee:	ee07 3a90 	vmov	s15, r3
}
 80017f2:	eeb0 0a66 	vmov.f32	s0, s13
 80017f6:	eef0 0a47 	vmov.f32	s1, s14
 80017fa:	eeb0 1a67 	vmov.f32	s2, s15
 80017fe:	3744      	adds	r7, #68	; 0x44
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <FusionVectorSum>:
static inline float FusionVectorSum(const FusionVector vector) {
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	eef0 6a40 	vmov.f32	s13, s0
 8001812:	eeb0 7a60 	vmov.f32	s14, s1
 8001816:	eef0 7a41 	vmov.f32	s15, s2
 800181a:	edc7 6a01 	vstr	s13, [r7, #4]
 800181e:	ed87 7a02 	vstr	s14, [r7, #8]
 8001822:	edc7 7a03 	vstr	s15, [r7, #12]
    return vector.axis.x + vector.axis.y + vector.axis.z;
 8001826:	ed97 7a01 	vldr	s14, [r7, #4]
 800182a:	edd7 7a02 	vldr	s15, [r7, #8]
 800182e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001832:	edd7 7a03 	vldr	s15, [r7, #12]
 8001836:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800183a:	eeb0 0a67 	vmov.f32	s0, s15
 800183e:	3714      	adds	r7, #20
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <FusionVectorMultiplyScalar>:
static inline FusionVector FusionVectorMultiplyScalar(const FusionVector vector, const float scalar) {
 8001848:	b480      	push	{r7}
 800184a:	b08f      	sub	sp, #60	; 0x3c
 800184c:	af00      	add	r7, sp, #0
 800184e:	eef0 6a40 	vmov.f32	s13, s0
 8001852:	eeb0 7a60 	vmov.f32	s14, s1
 8001856:	eef0 7a41 	vmov.f32	s15, s2
 800185a:	edc7 1a04 	vstr	s3, [r7, #16]
 800185e:	edc7 6a05 	vstr	s13, [r7, #20]
 8001862:	ed87 7a06 	vstr	s14, [r7, #24]
 8001866:	edc7 7a07 	vstr	s15, [r7, #28]
            .x = vector.axis.x * scalar,
 800186a:	ed97 7a05 	vldr	s14, [r7, #20]
 800186e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001872:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001876:	edc7 7a08 	vstr	s15, [r7, #32]
            .y = vector.axis.y * scalar,
 800187a:	ed97 7a06 	vldr	s14, [r7, #24]
 800187e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001882:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001886:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .z = vector.axis.z * scalar,
 800188a:	ed97 7a07 	vldr	s14, [r7, #28]
 800188e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001892:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001896:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    return result;
 800189a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800189e:	f107 0220 	add.w	r2, r7, #32
 80018a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80018a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80018a8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80018aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80018ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018ae:	ee06 1a90 	vmov	s13, r1
 80018b2:	ee07 2a10 	vmov	s14, r2
 80018b6:	ee07 3a90 	vmov	s15, r3
}
 80018ba:	eeb0 0a66 	vmov.f32	s0, s13
 80018be:	eef0 0a47 	vmov.f32	s1, s14
 80018c2:	eeb0 1a67 	vmov.f32	s2, s15
 80018c6:	373c      	adds	r7, #60	; 0x3c
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <FusionVectorHadamardProduct>:
static inline FusionVector FusionVectorHadamardProduct(const FusionVector vectorA, const FusionVector vectorB) {
 80018d0:	b480      	push	{r7}
 80018d2:	b091      	sub	sp, #68	; 0x44
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	eeb0 5a40 	vmov.f32	s10, s0
 80018da:	eef0 5a60 	vmov.f32	s11, s1
 80018de:	eeb0 6a41 	vmov.f32	s12, s2
 80018e2:	eef0 6a61 	vmov.f32	s13, s3
 80018e6:	eeb0 7a42 	vmov.f32	s14, s4
 80018ea:	eef0 7a62 	vmov.f32	s15, s5
 80018ee:	ed87 5a07 	vstr	s10, [r7, #28]
 80018f2:	edc7 5a08 	vstr	s11, [r7, #32]
 80018f6:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 80018fa:	edc7 6a04 	vstr	s13, [r7, #16]
 80018fe:	ed87 7a05 	vstr	s14, [r7, #20]
 8001902:	edc7 7a06 	vstr	s15, [r7, #24]
            .x = vectorA.axis.x * vectorB.axis.x,
 8001906:	ed97 7a07 	vldr	s14, [r7, #28]
 800190a:	edd7 7a04 	vldr	s15, [r7, #16]
 800190e:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001912:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = vectorA.axis.y * vectorB.axis.y,
 8001916:	ed97 7a08 	vldr	s14, [r7, #32]
 800191a:	edd7 7a05 	vldr	s15, [r7, #20]
 800191e:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001922:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = vectorA.axis.z * vectorB.axis.z,
 8001926:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800192a:	edd7 7a06 	vldr	s15, [r7, #24]
 800192e:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001932:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    return result;
 8001936:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800193a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800193e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001940:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001944:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001946:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001948:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800194a:	ee06 1a90 	vmov	s13, r1
 800194e:	ee07 2a10 	vmov	s14, r2
 8001952:	ee07 3a90 	vmov	s15, r3
}
 8001956:	eeb0 0a66 	vmov.f32	s0, s13
 800195a:	eef0 0a47 	vmov.f32	s1, s14
 800195e:	eeb0 1a67 	vmov.f32	s2, s15
 8001962:	3744      	adds	r7, #68	; 0x44
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <FusionVectorCrossProduct>:
static inline FusionVector FusionVectorCrossProduct(const FusionVector vectorA, const FusionVector vectorB) {
 800196c:	b480      	push	{r7}
 800196e:	b091      	sub	sp, #68	; 0x44
 8001970:	af00      	add	r7, sp, #0
 8001972:	eeb0 5a40 	vmov.f32	s10, s0
 8001976:	eef0 5a60 	vmov.f32	s11, s1
 800197a:	eeb0 6a41 	vmov.f32	s12, s2
 800197e:	eef0 6a61 	vmov.f32	s13, s3
 8001982:	eeb0 7a42 	vmov.f32	s14, s4
 8001986:	eef0 7a62 	vmov.f32	s15, s5
 800198a:	ed87 5a07 	vstr	s10, [r7, #28]
 800198e:	edc7 5a08 	vstr	s11, [r7, #32]
 8001992:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 8001996:	edc7 6a04 	vstr	s13, [r7, #16]
 800199a:	ed87 7a05 	vstr	s14, [r7, #20]
 800199e:	edc7 7a06 	vstr	s15, [r7, #24]
            .x = A.y * B.z - A.z * B.y,
 80019a2:	ed97 7a08 	vldr	s14, [r7, #32]
 80019a6:	edd7 7a06 	vldr	s15, [r7, #24]
 80019aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ae:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80019b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80019b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019ba:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80019be:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = A.z * B.x - A.x * B.z,
 80019c2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80019c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80019ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80019d2:	edd7 7a06 	vldr	s15, [r7, #24]
 80019d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019da:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80019de:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = A.x * B.y - A.y * B.x,
 80019e2:	ed97 7a07 	vldr	s14, [r7, #28]
 80019e6:	edd7 7a05 	vldr	s15, [r7, #20]
 80019ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ee:	edd7 6a08 	vldr	s13, [r7, #32]
 80019f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80019f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019fa:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80019fe:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    return result;
 8001a02:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a06:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001a0a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a0c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001a10:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001a12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a16:	ee06 1a90 	vmov	s13, r1
 8001a1a:	ee07 2a10 	vmov	s14, r2
 8001a1e:	ee07 3a90 	vmov	s15, r3
}
 8001a22:	eeb0 0a66 	vmov.f32	s0, s13
 8001a26:	eef0 0a47 	vmov.f32	s1, s14
 8001a2a:	eeb0 1a67 	vmov.f32	s2, s15
 8001a2e:	3744      	adds	r7, #68	; 0x44
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <FusionVectorMagnitudeSquared>:
static inline float FusionVectorMagnitudeSquared(const FusionVector vector) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b088      	sub	sp, #32
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	eef0 6a40 	vmov.f32	s13, s0
 8001a42:	eeb0 7a60 	vmov.f32	s14, s1
 8001a46:	eef0 7a41 	vmov.f32	s15, s2
 8001a4a:	edc7 6a01 	vstr	s13, [r7, #4]
 8001a4e:	ed87 7a02 	vstr	s14, [r7, #8]
 8001a52:	edc7 7a03 	vstr	s15, [r7, #12]
    return FusionVectorSum(FusionVectorHadamardProduct(vector, vector));
 8001a56:	ed97 5a01 	vldr	s10, [r7, #4]
 8001a5a:	edd7 5a02 	vldr	s11, [r7, #8]
 8001a5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8001a62:	edd7 6a01 	vldr	s13, [r7, #4]
 8001a66:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a6e:	eef0 1a45 	vmov.f32	s3, s10
 8001a72:	eeb0 2a65 	vmov.f32	s4, s11
 8001a76:	eef0 2a46 	vmov.f32	s5, s12
 8001a7a:	eeb0 0a66 	vmov.f32	s0, s13
 8001a7e:	eef0 0a47 	vmov.f32	s1, s14
 8001a82:	eeb0 1a67 	vmov.f32	s2, s15
 8001a86:	f7ff ff23 	bl	80018d0 <FusionVectorHadamardProduct>
 8001a8a:	eef0 6a40 	vmov.f32	s13, s0
 8001a8e:	eeb0 7a60 	vmov.f32	s14, s1
 8001a92:	eef0 7a41 	vmov.f32	s15, s2
 8001a96:	edc7 6a05 	vstr	s13, [r7, #20]
 8001a9a:	ed87 7a06 	vstr	s14, [r7, #24]
 8001a9e:	edc7 7a07 	vstr	s15, [r7, #28]
 8001aa2:	edd7 6a05 	vldr	s13, [r7, #20]
 8001aa6:	ed97 7a06 	vldr	s14, [r7, #24]
 8001aaa:	edd7 7a07 	vldr	s15, [r7, #28]
 8001aae:	eeb0 0a66 	vmov.f32	s0, s13
 8001ab2:	eef0 0a47 	vmov.f32	s1, s14
 8001ab6:	eeb0 1a67 	vmov.f32	s2, s15
 8001aba:	f7ff fea5 	bl	8001808 <FusionVectorSum>
 8001abe:	eef0 7a40 	vmov.f32	s15, s0
}
 8001ac2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ac6:	3720      	adds	r7, #32
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <FusionVectorNormalise>:
static inline FusionVector FusionVectorNormalise(const FusionVector vector) {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b08c      	sub	sp, #48	; 0x30
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	eef0 6a40 	vmov.f32	s13, s0
 8001ad6:	eeb0 7a60 	vmov.f32	s14, s1
 8001ada:	eef0 7a41 	vmov.f32	s15, s2
 8001ade:	edc7 6a05 	vstr	s13, [r7, #20]
 8001ae2:	ed87 7a06 	vstr	s14, [r7, #24]
 8001ae6:	edc7 7a07 	vstr	s15, [r7, #28]
    const float magnitudeReciprocal = FusionFastInverseSqrt(FusionVectorMagnitudeSquared(vector));
 8001aea:	edd7 6a05 	vldr	s13, [r7, #20]
 8001aee:	ed97 7a06 	vldr	s14, [r7, #24]
 8001af2:	edd7 7a07 	vldr	s15, [r7, #28]
 8001af6:	eeb0 0a66 	vmov.f32	s0, s13
 8001afa:	eef0 0a47 	vmov.f32	s1, s14
 8001afe:	eeb0 1a67 	vmov.f32	s2, s15
 8001b02:	f7ff ff99 	bl	8001a38 <FusionVectorMagnitudeSquared>
 8001b06:	eef0 7a40 	vmov.f32	s15, s0
 8001b0a:	eeb0 0a67 	vmov.f32	s0, s15
 8001b0e:	f7ff fdcd 	bl	80016ac <FusionFastInverseSqrt>
 8001b12:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
    return FusionVectorMultiplyScalar(vector, magnitudeReciprocal);
 8001b16:	edd7 6a05 	vldr	s13, [r7, #20]
 8001b1a:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b1e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b22:	edd7 1a0b 	vldr	s3, [r7, #44]	; 0x2c
 8001b26:	eeb0 0a66 	vmov.f32	s0, s13
 8001b2a:	eef0 0a47 	vmov.f32	s1, s14
 8001b2e:	eeb0 1a67 	vmov.f32	s2, s15
 8001b32:	f7ff fe89 	bl	8001848 <FusionVectorMultiplyScalar>
 8001b36:	eef0 6a40 	vmov.f32	s13, s0
 8001b3a:	eeb0 7a60 	vmov.f32	s14, s1
 8001b3e:	eef0 7a41 	vmov.f32	s15, s2
 8001b42:	edc7 6a08 	vstr	s13, [r7, #32]
 8001b46:	ed87 7a09 	vstr	s14, [r7, #36]	; 0x24
 8001b4a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 8001b4e:	6a39      	ldr	r1, [r7, #32]
 8001b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b54:	ee06 1a90 	vmov	s13, r1
 8001b58:	ee07 2a10 	vmov	s14, r2
 8001b5c:	ee07 3a90 	vmov	s15, r3
}
 8001b60:	eeb0 0a66 	vmov.f32	s0, s13
 8001b64:	eef0 0a47 	vmov.f32	s1, s14
 8001b68:	eeb0 1a67 	vmov.f32	s2, s15
 8001b6c:	3730      	adds	r7, #48	; 0x30
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <FusionQuaternionAdd>:
static inline FusionQuaternion FusionQuaternionAdd(const FusionQuaternion quaternionA, const FusionQuaternion quaternionB) {
 8001b72:	b490      	push	{r4, r7}
 8001b74:	b094      	sub	sp, #80	; 0x50
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	eeb0 4a40 	vmov.f32	s8, s0
 8001b7c:	eef0 4a60 	vmov.f32	s9, s1
 8001b80:	eeb0 5a41 	vmov.f32	s10, s2
 8001b84:	eef0 5a61 	vmov.f32	s11, s3
 8001b88:	eeb0 6a42 	vmov.f32	s12, s4
 8001b8c:	eef0 6a62 	vmov.f32	s13, s5
 8001b90:	eeb0 7a43 	vmov.f32	s14, s6
 8001b94:	eef0 7a63 	vmov.f32	s15, s7
 8001b98:	ed87 4a08 	vstr	s8, [r7, #32]
 8001b9c:	edc7 4a09 	vstr	s9, [r7, #36]	; 0x24
 8001ba0:	ed87 5a0a 	vstr	s10, [r7, #40]	; 0x28
 8001ba4:	edc7 5a0b 	vstr	s11, [r7, #44]	; 0x2c
 8001ba8:	ed87 6a04 	vstr	s12, [r7, #16]
 8001bac:	edc7 6a05 	vstr	s13, [r7, #20]
 8001bb0:	ed87 7a06 	vstr	s14, [r7, #24]
 8001bb4:	edc7 7a07 	vstr	s15, [r7, #28]
            .w = quaternionA.element.w + quaternionB.element.w,
 8001bb8:	ed97 7a08 	vldr	s14, [r7, #32]
 8001bbc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bc0:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001bc4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            .x = quaternionA.element.x + quaternionB.element.x,
 8001bc8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001bcc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bd0:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001bd4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            .y = quaternionA.element.y + quaternionB.element.y,
 8001bd8:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001bdc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001be0:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001be4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            .z = quaternionA.element.z + quaternionB.element.z,
 8001be8:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001bec:	edd7 7a07 	vldr	s15, [r7, #28]
 8001bf0:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001bf4:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    return result;
 8001bf8:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8001bfc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c02:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001c06:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001c08:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001c0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001c0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c0e:	ee06 0a10 	vmov	s12, r0
 8001c12:	ee06 1a90 	vmov	s13, r1
 8001c16:	ee07 2a10 	vmov	s14, r2
 8001c1a:	ee07 3a90 	vmov	s15, r3
}
 8001c1e:	eeb0 0a46 	vmov.f32	s0, s12
 8001c22:	eef0 0a66 	vmov.f32	s1, s13
 8001c26:	eeb0 1a47 	vmov.f32	s2, s14
 8001c2a:	eef0 1a67 	vmov.f32	s3, s15
 8001c2e:	3750      	adds	r7, #80	; 0x50
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bc90      	pop	{r4, r7}
 8001c34:	4770      	bx	lr

08001c36 <FusionQuaternionMultiply>:
static inline FusionQuaternion FusionQuaternionMultiply(const FusionQuaternion quaternionA, const FusionQuaternion quaternionB) {
 8001c36:	b490      	push	{r4, r7}
 8001c38:	b094      	sub	sp, #80	; 0x50
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	eeb0 4a40 	vmov.f32	s8, s0
 8001c40:	eef0 4a60 	vmov.f32	s9, s1
 8001c44:	eeb0 5a41 	vmov.f32	s10, s2
 8001c48:	eef0 5a61 	vmov.f32	s11, s3
 8001c4c:	eeb0 6a42 	vmov.f32	s12, s4
 8001c50:	eef0 6a62 	vmov.f32	s13, s5
 8001c54:	eeb0 7a43 	vmov.f32	s14, s6
 8001c58:	eef0 7a63 	vmov.f32	s15, s7
 8001c5c:	ed87 4a08 	vstr	s8, [r7, #32]
 8001c60:	edc7 4a09 	vstr	s9, [r7, #36]	; 0x24
 8001c64:	ed87 5a0a 	vstr	s10, [r7, #40]	; 0x28
 8001c68:	edc7 5a0b 	vstr	s11, [r7, #44]	; 0x2c
 8001c6c:	ed87 6a04 	vstr	s12, [r7, #16]
 8001c70:	edc7 6a05 	vstr	s13, [r7, #20]
 8001c74:	ed87 7a06 	vstr	s14, [r7, #24]
 8001c78:	edc7 7a07 	vstr	s15, [r7, #28]
            .w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z,
 8001c7c:	ed97 7a08 	vldr	s14, [r7, #32]
 8001c80:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c88:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001c8c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c94:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c98:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001c9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ca0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ca4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ca8:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001cac:	edd7 7a07 	vldr	s15, [r7, #28]
 8001cb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cb4:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001cb8:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            .x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y,
 8001cbc:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cc0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cc8:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001ccc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cd8:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001cdc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ce0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ce4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ce8:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001cec:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cf0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cf4:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001cf8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            .y = A.w * B.y - A.x * B.z + A.y * B.w + A.z * B.x,
 8001cfc:	ed97 7a08 	vldr	s14, [r7, #32]
 8001d00:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d08:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001d0c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d14:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d18:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001d1c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d28:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001d2c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d34:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001d38:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            .z = A.w * B.z + A.x * B.y - A.y * B.x + A.z * B.w,
 8001d3c:	ed97 7a08 	vldr	s14, [r7, #32]
 8001d40:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d48:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001d4c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d58:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001d5c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d68:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001d6c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d74:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001d78:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    return result;
 8001d7c:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8001d80:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d86:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001d8a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001d8c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001d8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001d90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d92:	ee06 0a10 	vmov	s12, r0
 8001d96:	ee06 1a90 	vmov	s13, r1
 8001d9a:	ee07 2a10 	vmov	s14, r2
 8001d9e:	ee07 3a90 	vmov	s15, r3
}
 8001da2:	eeb0 0a46 	vmov.f32	s0, s12
 8001da6:	eef0 0a66 	vmov.f32	s1, s13
 8001daa:	eeb0 1a47 	vmov.f32	s2, s14
 8001dae:	eef0 1a67 	vmov.f32	s3, s15
 8001db2:	3750      	adds	r7, #80	; 0x50
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bc90      	pop	{r4, r7}
 8001db8:	4770      	bx	lr

08001dba <FusionQuaternionMultiplyVector>:
static inline FusionQuaternion FusionQuaternionMultiplyVector(const FusionQuaternion quaternion, const FusionVector vector) {
 8001dba:	b490      	push	{r4, r7}
 8001dbc:	b094      	sub	sp, #80	; 0x50
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	eef0 4a40 	vmov.f32	s9, s0
 8001dc4:	eeb0 5a60 	vmov.f32	s10, s1
 8001dc8:	eef0 5a41 	vmov.f32	s11, s2
 8001dcc:	eeb0 6a61 	vmov.f32	s12, s3
 8001dd0:	eef0 6a42 	vmov.f32	s13, s4
 8001dd4:	eeb0 7a62 	vmov.f32	s14, s5
 8001dd8:	eef0 7a43 	vmov.f32	s15, s6
 8001ddc:	edc7 4a08 	vstr	s9, [r7, #32]
 8001de0:	ed87 5a09 	vstr	s10, [r7, #36]	; 0x24
 8001de4:	edc7 5a0a 	vstr	s11, [r7, #40]	; 0x28
 8001de8:	ed87 6a0b 	vstr	s12, [r7, #44]	; 0x2c
 8001dec:	edc7 6a05 	vstr	s13, [r7, #20]
 8001df0:	ed87 7a06 	vstr	s14, [r7, #24]
 8001df4:	edc7 7a07 	vstr	s15, [r7, #28]
            .w = -Q.x * V.x - Q.y * V.y - Q.z * V.z,
 8001df8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001dfc:	eeb1 7a67 	vneg.f32	s14, s15
 8001e00:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e08:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001e0c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e14:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e18:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001e1c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e24:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001e28:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            .x = Q.w * V.x + Q.y * V.z - Q.z * V.y,
 8001e2c:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e30:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e38:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001e3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e48:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001e4c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e54:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001e58:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            .y = Q.w * V.y - Q.x * V.z + Q.z * V.x,
 8001e5c:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e60:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e64:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e68:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001e6c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e74:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e78:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001e7c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e84:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001e88:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            .z = Q.w * V.z + Q.x * V.y - Q.y * V.x,
 8001e8c:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e90:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e98:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001e9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ea0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ea4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ea8:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001eac:	edd7 7a05 	vldr	s15, [r7, #20]
 8001eb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eb4:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001eb8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    return result;
 8001ebc:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8001ec0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ec4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ec6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001eca:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001ecc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001ece:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001ed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ed2:	ee06 0a10 	vmov	s12, r0
 8001ed6:	ee06 1a90 	vmov	s13, r1
 8001eda:	ee07 2a10 	vmov	s14, r2
 8001ede:	ee07 3a90 	vmov	s15, r3
}
 8001ee2:	eeb0 0a46 	vmov.f32	s0, s12
 8001ee6:	eef0 0a66 	vmov.f32	s1, s13
 8001eea:	eeb0 1a47 	vmov.f32	s2, s14
 8001eee:	eef0 1a67 	vmov.f32	s3, s15
 8001ef2:	3750      	adds	r7, #80	; 0x50
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bc90      	pop	{r4, r7}
 8001ef8:	4770      	bx	lr

08001efa <FusionQuaternionNormalise>:
static inline FusionQuaternion FusionQuaternionNormalise(const FusionQuaternion quaternion) {
 8001efa:	b590      	push	{r4, r7, lr}
 8001efc:	b093      	sub	sp, #76	; 0x4c
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	eeb0 6a40 	vmov.f32	s12, s0
 8001f04:	eef0 6a60 	vmov.f32	s13, s1
 8001f08:	eeb0 7a41 	vmov.f32	s14, s2
 8001f0c:	eef0 7a61 	vmov.f32	s15, s3
 8001f10:	ed87 6a04 	vstr	s12, [r7, #16]
 8001f14:	edc7 6a05 	vstr	s13, [r7, #20]
 8001f18:	ed87 7a06 	vstr	s14, [r7, #24]
 8001f1c:	edc7 7a07 	vstr	s15, [r7, #28]
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
 8001f20:	ed97 7a04 	vldr	s14, [r7, #16]
 8001f24:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f2c:	edd7 6a05 	vldr	s13, [r7, #20]
 8001f30:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f3c:	edd7 6a06 	vldr	s13, [r7, #24]
 8001f40:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f4c:	edd7 6a07 	vldr	s13, [r7, #28]
 8001f50:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f5c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f60:	f7ff fba4 	bl	80016ac <FusionFastInverseSqrt>
 8001f64:	ed87 0a11 	vstr	s0, [r7, #68]	; 0x44
            .w = Q.w * magnitudeReciprocal,
 8001f68:	ed97 7a04 	vldr	s14, [r7, #16]
 8001f6c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001f70:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001f74:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .x = Q.x * magnitudeReciprocal,
 8001f78:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f7c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001f80:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001f84:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = Q.y * magnitudeReciprocal,
 8001f88:	ed97 7a06 	vldr	s14, [r7, #24]
 8001f8c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001f90:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001f94:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = Q.z * magnitudeReciprocal,
 8001f98:	ed97 7a07 	vldr	s14, [r7, #28]
 8001f9c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001fa0:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 8001fa4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    return result;
 8001fa8:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8001fac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fb0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fb2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001fb6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001fb8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001fba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001fbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001fbe:	ee06 0a10 	vmov	s12, r0
 8001fc2:	ee06 1a90 	vmov	s13, r1
 8001fc6:	ee07 2a10 	vmov	s14, r2
 8001fca:	ee07 3a90 	vmov	s15, r3
}
 8001fce:	eeb0 0a46 	vmov.f32	s0, s12
 8001fd2:	eef0 0a66 	vmov.f32	s1, s13
 8001fd6:	eeb0 1a47 	vmov.f32	s2, s14
 8001fda:	eef0 1a67 	vmov.f32	s3, s15
 8001fde:	374c      	adds	r7, #76	; 0x4c
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd90      	pop	{r4, r7, pc}

08001fe4 <FusionAhrsInitialise>:

/**
 * @brief Initialises the AHRS algorithm structure.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsInitialise(FusionAhrs *const ahrs) {
 8001fe4:	b5b0      	push	{r4, r5, r7, lr}
 8001fe6:	b088      	sub	sp, #32
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
    const FusionAhrsSettings settings = {
 8001fec:	4b0a      	ldr	r3, [pc, #40]	; (8002018 <FusionAhrsInitialise+0x34>)
 8001fee:	f107 040c 	add.w	r4, r7, #12
 8001ff2:	461d      	mov	r5, r3
 8001ff4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ff6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ff8:	682b      	ldr	r3, [r5, #0]
 8001ffa:	6023      	str	r3, [r4, #0]
            .gain = 0.5f,
            .accelerationRejection = 90.0f,
            .magneticRejection = 90.0f,
            .rejectionTimeout = 0,
    };
    FusionAhrsSetSettings(ahrs, &settings);
 8001ffc:	f107 030c 	add.w	r3, r7, #12
 8002000:	4619      	mov	r1, r3
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f000 f868 	bl	80020d8 <FusionAhrsSetSettings>
    FusionAhrsReset(ahrs);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f000 f807 	bl	800201c <FusionAhrsReset>
}
 800200e:	bf00      	nop
 8002010:	3720      	adds	r7, #32
 8002012:	46bd      	mov	sp, r7
 8002014:	bdb0      	pop	{r4, r5, r7, pc}
 8002016:	bf00      	nop
 8002018:	08014124 	.word	0x08014124

0800201c <FusionAhrsReset>:
/**
 * @brief Resets the AHRS algorithm.  This is equivalent to reinitialising the
 * algorithm while maintaining the current settings.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsReset(FusionAhrs *const ahrs) {
 800201c:	b480      	push	{r7}
 800201e:	b091      	sub	sp, #68	; 0x44
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
    ahrs->quaternion = FUSION_IDENTITY_QUATERNION;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800202a:	615a      	str	r2, [r3, #20]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f04f 0200 	mov.w	r2, #0
 8002032:	619a      	str	r2, [r3, #24]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f04f 0200 	mov.w	r2, #0
 800203a:	61da      	str	r2, [r3, #28]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	621a      	str	r2, [r3, #32]
    ahrs->accelerometer = FUSION_VECTOR_ZERO;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f04f 0200 	mov.w	r2, #0
 800204a:	625a      	str	r2, [r3, #36]	; 0x24
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f04f 0200 	mov.w	r2, #0
 8002052:	629a      	str	r2, [r3, #40]	; 0x28
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f04f 0200 	mov.w	r2, #0
 800205a:	62da      	str	r2, [r3, #44]	; 0x2c
    ahrs->initialising = true;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2201      	movs	r2, #1
 8002060:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    ahrs->rampedGain = INITIAL_GAIN;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a1b      	ldr	r2, [pc, #108]	; (80020d4 <FusionAhrsReset+0xb8>)
 8002068:	635a      	str	r2, [r3, #52]	; 0x34
    ahrs->halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f04f 0200 	mov.w	r2, #0
 8002070:	63da      	str	r2, [r3, #60]	; 0x3c
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f04f 0200 	mov.w	r2, #0
 8002078:	641a      	str	r2, [r3, #64]	; 0x40
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f04f 0200 	mov.w	r2, #0
 8002080:	645a      	str	r2, [r3, #68]	; 0x44
    ahrs->halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	f04f 0200 	mov.w	r2, #0
 8002088:	649a      	str	r2, [r3, #72]	; 0x48
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f04f 0200 	mov.w	r2, #0
 8002090:	64da      	str	r2, [r3, #76]	; 0x4c
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f04f 0200 	mov.w	r2, #0
 8002098:	651a      	str	r2, [r3, #80]	; 0x50
    ahrs->accelerometerIgnored = false;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    ahrs->accelerationRejectionTimer = 0;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	659a      	str	r2, [r3, #88]	; 0x58
    ahrs->accelerationRejectionTimeout = false;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    ahrs->magnetometerIgnored = false;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    ahrs->magneticRejectionTimer = 0;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	661a      	str	r2, [r3, #96]	; 0x60
    ahrs->magneticRejectionTimeout = false;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
}
 80020c6:	bf00      	nop
 80020c8:	3744      	adds	r7, #68	; 0x44
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	41200000 	.word	0x41200000

080020d8 <FusionAhrsSetSettings>:
/**
 * @brief Sets the AHRS algorithm settings.
 * @param ahrs AHRS algorithm structure.
 * @param settings Settings.
 */
void FusionAhrsSetSettings(FusionAhrs *const ahrs, const FusionAhrsSettings *const settings) {
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
    ahrs->settings.convention = settings->convention;
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	781a      	ldrb	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	701a      	strb	r2, [r3, #0]
    ahrs->settings.gain = settings->gain;
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685a      	ldr	r2, [r3, #4]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	605a      	str	r2, [r3, #4]
    if ((settings->accelerationRejection == 0.0f) || (settings->rejectionTimeout == 0)) {
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	edd3 7a02 	vldr	s15, [r3, #8]
 80020f8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80020fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002100:	d003      	beq.n	800210a <FusionAhrsSetSettings+0x32>
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d103      	bne.n	8002112 <FusionAhrsSetSettings+0x3a>
        ahrs->settings.accelerationRejection = FLT_MAX;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a38      	ldr	r2, [pc, #224]	; (80021f0 <FusionAhrsSetSettings+0x118>)
 800210e:	609a      	str	r2, [r3, #8]
 8002110:	e01d      	b.n	800214e <FusionAhrsSetSettings+0x76>
    } else {
        ahrs->settings.accelerationRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	edd3 7a02 	vldr	s15, [r3, #8]
 8002118:	eeb0 0a67 	vmov.f32	s0, s15
 800211c:	f7ff fab2 	bl	8001684 <FusionDegreesToRadians>
 8002120:	eef0 7a40 	vmov.f32	s15, s0
 8002124:	eeb0 0a67 	vmov.f32	s0, s15
 8002128:	f010 fca4 	bl	8012a74 <sinf>
 800212c:	eef0 7a40 	vmov.f32	s15, s0
 8002130:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002134:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002138:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800213c:	eeb0 0a67 	vmov.f32	s0, s15
 8002140:	f010 fd0c 	bl	8012b5c <powf>
 8002144:	eef0 7a40 	vmov.f32	s15, s0
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	edc3 7a02 	vstr	s15, [r3, #8]
    }
    if ((settings->magneticRejection == 0.0f) || (settings->rejectionTimeout == 0)) {
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	edd3 7a03 	vldr	s15, [r3, #12]
 8002154:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800215c:	d003      	beq.n	8002166 <FusionAhrsSetSettings+0x8e>
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d103      	bne.n	800216e <FusionAhrsSetSettings+0x96>
        ahrs->settings.magneticRejection = FLT_MAX;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a21      	ldr	r2, [pc, #132]	; (80021f0 <FusionAhrsSetSettings+0x118>)
 800216a:	60da      	str	r2, [r3, #12]
 800216c:	e01d      	b.n	80021aa <FusionAhrsSetSettings+0xd2>
    } else {
        ahrs->settings.magneticRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	edd3 7a03 	vldr	s15, [r3, #12]
 8002174:	eeb0 0a67 	vmov.f32	s0, s15
 8002178:	f7ff fa84 	bl	8001684 <FusionDegreesToRadians>
 800217c:	eef0 7a40 	vmov.f32	s15, s0
 8002180:	eeb0 0a67 	vmov.f32	s0, s15
 8002184:	f010 fc76 	bl	8012a74 <sinf>
 8002188:	eef0 7a40 	vmov.f32	s15, s0
 800218c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002190:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002194:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8002198:	eeb0 0a67 	vmov.f32	s0, s15
 800219c:	f010 fcde 	bl	8012b5c <powf>
 80021a0:	eef0 7a40 	vmov.f32	s15, s0
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	edc3 7a03 	vstr	s15, [r3, #12]
    }
    ahrs->settings.rejectionTimeout = settings->rejectionTimeout;
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	691a      	ldr	r2, [r3, #16]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	611a      	str	r2, [r3, #16]
    if (ahrs->initialising == false) {
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80021b8:	f083 0301 	eor.w	r3, r3, #1
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d003      	beq.n	80021ca <FusionAhrsSetSettings+0xf2>
        ahrs->rampedGain = ahrs->settings.gain;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685a      	ldr	r2, [r3, #4]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	635a      	str	r2, [r3, #52]	; 0x34
    }
    ahrs->rampedGainStep = (INITIAL_GAIN - ahrs->settings.gain) / INITIALISATION_PERIOD;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80021d0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80021d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80021d8:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80021dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
}
 80021e6:	bf00      	nop
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	7f7fffff 	.word	0x7f7fffff

080021f4 <FusionAhrsUpdate>:
 * @param gyroscope Gyroscope measurement in degrees per second.
 * @param accelerometer Accelerometer measurement in g.
 * @param magnetometer Magnetometer measurement in arbitrary units.
 * @param deltaTime Delta time in seconds.
 */
void FusionAhrsUpdate(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const FusionVector magnetometer, const float deltaTime) {
 80021f4:	b590      	push	{r4, r7, lr}
 80021f6:	b0bf      	sub	sp, #252	; 0xfc
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	62f8      	str	r0, [r7, #44]	; 0x2c
 80021fc:	eeb0 5a61 	vmov.f32	s10, s3
 8002200:	eef0 5a42 	vmov.f32	s11, s4
 8002204:	eeb0 6a62 	vmov.f32	s12, s5
 8002208:	eef0 6a43 	vmov.f32	s13, s6
 800220c:	eeb0 7a63 	vmov.f32	s14, s7
 8002210:	eef0 7a44 	vmov.f32	s15, s8
 8002214:	edc7 4a01 	vstr	s9, [r7, #4]
 8002218:	ed87 0a08 	vstr	s0, [r7, #32]
 800221c:	edc7 0a09 	vstr	s1, [r7, #36]	; 0x24
 8002220:	ed87 1a0a 	vstr	s2, [r7, #40]	; 0x28
 8002224:	ed87 5a05 	vstr	s10, [r7, #20]
 8002228:	edc7 5a06 	vstr	s11, [r7, #24]
 800222c:	ed87 6a07 	vstr	s12, [r7, #28]
 8002230:	edc7 6a02 	vstr	s13, [r7, #8]
 8002234:	ed87 7a03 	vstr	s14, [r7, #12]
 8002238:	edc7 7a04 	vstr	s15, [r7, #16]
#define Q ahrs->quaternion.element

    // Store accelerometer
    ahrs->accelerometer = accelerometer;
 800223c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800223e:	3324      	adds	r3, #36	; 0x24
 8002240:	f107 0214 	add.w	r2, r7, #20
 8002244:	ca07      	ldmia	r2, {r0, r1, r2}
 8002246:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // Ramp down gain during initialisation
    if (ahrs->initialising == true) {
 800224a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800224c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002250:	2b00      	cmp	r3, #0
 8002252:	d025      	beq.n	80022a0 <FusionAhrsUpdate+0xac>
        ahrs->rampedGain -= ahrs->rampedGainStep * deltaTime;
 8002254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002256:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800225a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800225c:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8002260:	edd7 7a01 	vldr	s15, [r7, #4]
 8002264:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002268:	ee77 7a67 	vsub.f32	s15, s14, s15
 800226c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800226e:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
        if (ahrs->rampedGain < ahrs->settings.gain) {
 8002272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002274:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8002278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800227a:	edd3 7a01 	vldr	s15, [r3, #4]
 800227e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002286:	d50b      	bpl.n	80022a0 <FusionAhrsUpdate+0xac>
            ahrs->rampedGain = ahrs->settings.gain;
 8002288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800228a:	685a      	ldr	r2, [r3, #4]
 800228c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800228e:	635a      	str	r2, [r3, #52]	; 0x34
            ahrs->initialising = false;
 8002290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002292:	2200      	movs	r2, #0
 8002294:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
            ahrs->accelerationRejectionTimeout = false;
 8002298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800229a:	2200      	movs	r2, #0
 800229c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
        }
    }

    // Calculate direction of gravity indicated by algorithm
    const FusionVector halfGravity = HalfGravity(ahrs);
 80022a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80022a2:	f000 fb08 	bl	80028b6 <HalfGravity>
 80022a6:	eef0 6a40 	vmov.f32	s13, s0
 80022aa:	eeb0 7a60 	vmov.f32	s14, s1
 80022ae:	eef0 7a41 	vmov.f32	s15, s2
 80022b2:	edc7 6a25 	vstr	s13, [r7, #148]	; 0x94
 80022b6:	ed87 7a26 	vstr	s14, [r7, #152]	; 0x98
 80022ba:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c

    // Calculate accelerometer feedback
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
 80022be:	f04f 0300 	mov.w	r3, #0
 80022c2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80022c6:	f04f 0300 	mov.w	r3, #0
 80022ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80022ce:	f04f 0300 	mov.w	r3, #0
 80022d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    ahrs->accelerometerIgnored = true;
 80022d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022d8:	2201      	movs	r2, #1
 80022da:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    if (FusionVectorIsZero(accelerometer) == false) {
 80022de:	edd7 6a05 	vldr	s13, [r7, #20]
 80022e2:	ed97 7a06 	vldr	s14, [r7, #24]
 80022e6:	edd7 7a07 	vldr	s15, [r7, #28]
 80022ea:	eeb0 0a66 	vmov.f32	s0, s13
 80022ee:	eef0 0a47 	vmov.f32	s1, s14
 80022f2:	eeb0 1a67 	vmov.f32	s2, s15
 80022f6:	f7ff fa09 	bl	800170c <FusionVectorIsZero>
 80022fa:	4603      	mov	r3, r0
 80022fc:	f083 0301 	eor.w	r3, r3, #1
 8002300:	b2db      	uxtb	r3, r3
 8002302:	2b00      	cmp	r3, #0
 8002304:	f000 809b 	beq.w	800243e <FusionAhrsUpdate+0x24a>

        // Enter acceleration recovery state if acceleration rejection times out
        if (ahrs->accelerationRejectionTimer > ahrs->settings.rejectionTimeout) {
 8002308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800230a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800230c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800230e:	691b      	ldr	r3, [r3, #16]
 8002310:	429a      	cmp	r2, r3
 8002312:	d918      	bls.n	8002346 <FusionAhrsUpdate+0x152>
            const FusionQuaternion quaternion = ahrs->quaternion;
 8002314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002316:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800231a:	3314      	adds	r3, #20
 800231c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800231e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            FusionAhrsReset(ahrs);
 8002322:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002324:	f7ff fe7a 	bl	800201c <FusionAhrsReset>
            ahrs->quaternion = quaternion;
 8002328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800232a:	f103 0414 	add.w	r4, r3, #20
 800232e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002332:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002334:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            ahrs->accelerationRejectionTimer = 0;
 8002338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800233a:	2200      	movs	r2, #0
 800233c:	659a      	str	r2, [r3, #88]	; 0x58
            ahrs->accelerationRejectionTimeout = true;
 800233e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002340:	2201      	movs	r2, #1
 8002342:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
        }

        // Calculate accelerometer feedback scaled by 0.5
        ahrs->halfAccelerometerFeedback = FusionVectorCrossProduct(FusionVectorNormalise(accelerometer), halfGravity);
 8002346:	edd7 6a05 	vldr	s13, [r7, #20]
 800234a:	ed97 7a06 	vldr	s14, [r7, #24]
 800234e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002352:	eeb0 0a66 	vmov.f32	s0, s13
 8002356:	eef0 0a47 	vmov.f32	s1, s14
 800235a:	eeb0 1a67 	vmov.f32	s2, s15
 800235e:	f7ff fbb5 	bl	8001acc <FusionVectorNormalise>
 8002362:	eef0 6a40 	vmov.f32	s13, s0
 8002366:	eeb0 7a60 	vmov.f32	s14, s1
 800236a:	eef0 7a41 	vmov.f32	s15, s2
 800236e:	edc7 6a28 	vstr	s13, [r7, #160]	; 0xa0
 8002372:	ed87 7a29 	vstr	s14, [r7, #164]	; 0xa4
 8002376:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
 800237a:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 800237c:	ed97 5a25 	vldr	s10, [r7, #148]	; 0x94
 8002380:	edd7 5a26 	vldr	s11, [r7, #152]	; 0x98
 8002384:	ed97 6a27 	vldr	s12, [r7, #156]	; 0x9c
 8002388:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 800238c:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8002390:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002394:	eef0 1a45 	vmov.f32	s3, s10
 8002398:	eeb0 2a65 	vmov.f32	s4, s11
 800239c:	eef0 2a46 	vmov.f32	s5, s12
 80023a0:	eeb0 0a66 	vmov.f32	s0, s13
 80023a4:	eef0 0a47 	vmov.f32	s1, s14
 80023a8:	eeb0 1a67 	vmov.f32	s2, s15
 80023ac:	f7ff fade 	bl	800196c <FusionVectorCrossProduct>
 80023b0:	eef0 6a40 	vmov.f32	s13, s0
 80023b4:	eeb0 7a60 	vmov.f32	s14, s1
 80023b8:	eef0 7a41 	vmov.f32	s15, s2
 80023bc:	edc4 6a0f 	vstr	s13, [r4, #60]	; 0x3c
 80023c0:	ed84 7a10 	vstr	s14, [r4, #64]	; 0x40
 80023c4:	edc4 7a11 	vstr	s15, [r4, #68]	; 0x44

        // Ignore accelerometer if acceleration distortion detected
        if ((ahrs->initialising == true) || (FusionVectorMagnitudeSquared(ahrs->halfAccelerometerFeedback) <= ahrs->settings.accelerationRejection)) {
 80023c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d118      	bne.n	8002404 <FusionAhrsUpdate+0x210>
 80023d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023d4:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 80023d8:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 80023dc:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80023e0:	eeb0 0a66 	vmov.f32	s0, s13
 80023e4:	eef0 0a47 	vmov.f32	s1, s14
 80023e8:	eeb0 1a67 	vmov.f32	s2, s15
 80023ec:	f7ff fb24 	bl	8001a38 <FusionVectorMagnitudeSquared>
 80023f0:	eeb0 7a40 	vmov.f32	s14, s0
 80023f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023f6:	edd3 7a02 	vldr	s15, [r3, #8]
 80023fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002402:	d817      	bhi.n	8002434 <FusionAhrsUpdate+0x240>
            halfAccelerometerFeedback = ahrs->halfAccelerometerFeedback;
 8002404:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002406:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800240a:	323c      	adds	r2, #60	; 0x3c
 800240c:	ca07      	ldmia	r2, {r0, r1, r2}
 800240e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            ahrs->accelerometerIgnored = false;
 8002412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002414:	2200      	movs	r2, #0
 8002416:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            ahrs->accelerationRejectionTimer -= ahrs->accelerationRejectionTimer >= 10 ? 10 : 0;
 800241a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800241c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800241e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002422:	2b09      	cmp	r3, #9
 8002424:	d901      	bls.n	800242a <FusionAhrsUpdate+0x236>
 8002426:	230a      	movs	r3, #10
 8002428:	e000      	b.n	800242c <FusionAhrsUpdate+0x238>
 800242a:	2300      	movs	r3, #0
 800242c:	1ad2      	subs	r2, r2, r3
 800242e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002430:	659a      	str	r2, [r3, #88]	; 0x58
 8002432:	e004      	b.n	800243e <FusionAhrsUpdate+0x24a>
        } else {
            ahrs->accelerationRejectionTimer++;
 8002434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002438:	1c5a      	adds	r2, r3, #1
 800243a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800243c:	659a      	str	r2, [r3, #88]	; 0x58
        }
    }

    // Calculate magnetometer feedback
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
 800243e:	f04f 0300 	mov.w	r3, #0
 8002442:	673b      	str	r3, [r7, #112]	; 0x70
 8002444:	f04f 0300 	mov.w	r3, #0
 8002448:	677b      	str	r3, [r7, #116]	; 0x74
 800244a:	f04f 0300 	mov.w	r3, #0
 800244e:	67bb      	str	r3, [r7, #120]	; 0x78
    ahrs->magnetometerIgnored = true;
 8002450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002452:	2201      	movs	r2, #1
 8002454:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    if (FusionVectorIsZero(magnetometer) == false) {
 8002458:	edd7 6a02 	vldr	s13, [r7, #8]
 800245c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002460:	edd7 7a04 	vldr	s15, [r7, #16]
 8002464:	eeb0 0a66 	vmov.f32	s0, s13
 8002468:	eef0 0a47 	vmov.f32	s1, s14
 800246c:	eeb0 1a67 	vmov.f32	s2, s15
 8002470:	f7ff f94c 	bl	800170c <FusionVectorIsZero>
 8002474:	4603      	mov	r3, r0
 8002476:	f083 0301 	eor.w	r3, r3, #1
 800247a:	b2db      	uxtb	r3, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	f000 80e6 	beq.w	800264e <FusionAhrsUpdate+0x45a>

        // Set to compass heading if magnetic rejection times out
        ahrs->magneticRejectionTimeout = false;
 8002482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002484:	2200      	movs	r2, #0
 8002486:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
        if (ahrs->magneticRejectionTimer > ahrs->settings.rejectionTimeout) {
 800248a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800248c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800248e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	429a      	cmp	r2, r3
 8002494:	d92a      	bls.n	80024ec <FusionAhrsUpdate+0x2f8>
            FusionAhrsSetHeading(ahrs, FusionCompassCalculateHeading(ahrs->settings.convention, halfGravity, magnetometer));
 8002496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	ed97 5a02 	vldr	s10, [r7, #8]
 800249e:	edd7 5a03 	vldr	s11, [r7, #12]
 80024a2:	ed97 6a04 	vldr	s12, [r7, #16]
 80024a6:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 80024aa:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 80024ae:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80024b2:	eef0 1a45 	vmov.f32	s3, s10
 80024b6:	eeb0 2a65 	vmov.f32	s4, s11
 80024ba:	eef0 2a46 	vmov.f32	s5, s12
 80024be:	eeb0 0a66 	vmov.f32	s0, s13
 80024c2:	eef0 0a47 	vmov.f32	s1, s14
 80024c6:	eeb0 1a67 	vmov.f32	s2, s15
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 fed0 	bl	8003270 <FusionCompassCalculateHeading>
 80024d0:	eef0 7a40 	vmov.f32	s15, s0
 80024d4:	eeb0 0a67 	vmov.f32	s0, s15
 80024d8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80024da:	f000 fc38 	bl	8002d4e <FusionAhrsSetHeading>
            ahrs->magneticRejectionTimer = 0;
 80024de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024e0:	2200      	movs	r2, #0
 80024e2:	661a      	str	r2, [r3, #96]	; 0x60
            ahrs->magneticRejectionTimeout = true;
 80024e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
        }

        // Calculate direction of magnetic field indicated by algorithm
        const FusionVector halfMagnetic = HalfMagnetic(ahrs);
 80024ec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80024ee:	f000 fa9f 	bl	8002a30 <HalfMagnetic>
 80024f2:	eef0 6a40 	vmov.f32	s13, s0
 80024f6:	eeb0 7a60 	vmov.f32	s14, s1
 80024fa:	eef0 7a41 	vmov.f32	s15, s2
 80024fe:	edc7 6a0c 	vstr	s13, [r7, #48]	; 0x30
 8002502:	ed87 7a0d 	vstr	s14, [r7, #52]	; 0x34
 8002506:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

        // Calculate magnetometer feedback scaled by 0.5
        ahrs->halfMagnetometerFeedback = FusionVectorCrossProduct(FusionVectorNormalise(FusionVectorCrossProduct(halfGravity, magnetometer)), halfMagnetic);
 800250a:	ed97 5a02 	vldr	s10, [r7, #8]
 800250e:	edd7 5a03 	vldr	s11, [r7, #12]
 8002512:	ed97 6a04 	vldr	s12, [r7, #16]
 8002516:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 800251a:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800251e:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002522:	eef0 1a45 	vmov.f32	s3, s10
 8002526:	eeb0 2a65 	vmov.f32	s4, s11
 800252a:	eef0 2a46 	vmov.f32	s5, s12
 800252e:	eeb0 0a66 	vmov.f32	s0, s13
 8002532:	eef0 0a47 	vmov.f32	s1, s14
 8002536:	eeb0 1a67 	vmov.f32	s2, s15
 800253a:	f7ff fa17 	bl	800196c <FusionVectorCrossProduct>
 800253e:	eef0 6a40 	vmov.f32	s13, s0
 8002542:	eeb0 7a60 	vmov.f32	s14, s1
 8002546:	eef0 7a41 	vmov.f32	s15, s2
 800254a:	edc7 6a2b 	vstr	s13, [r7, #172]	; 0xac
 800254e:	ed87 7a2c 	vstr	s14, [r7, #176]	; 0xb0
 8002552:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
 8002556:	edd7 6a2b 	vldr	s13, [r7, #172]	; 0xac
 800255a:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800255e:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8002562:	eeb0 0a66 	vmov.f32	s0, s13
 8002566:	eef0 0a47 	vmov.f32	s1, s14
 800256a:	eeb0 1a67 	vmov.f32	s2, s15
 800256e:	f7ff faad 	bl	8001acc <FusionVectorNormalise>
 8002572:	eef0 6a40 	vmov.f32	s13, s0
 8002576:	eeb0 7a60 	vmov.f32	s14, s1
 800257a:	eef0 7a41 	vmov.f32	s15, s2
 800257e:	edc7 6a2e 	vstr	s13, [r7, #184]	; 0xb8
 8002582:	ed87 7a2f 	vstr	s14, [r7, #188]	; 0xbc
 8002586:	edc7 7a30 	vstr	s15, [r7, #192]	; 0xc0
 800258a:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 800258c:	ed97 5a0c 	vldr	s10, [r7, #48]	; 0x30
 8002590:	edd7 5a0d 	vldr	s11, [r7, #52]	; 0x34
 8002594:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002598:	edd7 6a2e 	vldr	s13, [r7, #184]	; 0xb8
 800259c:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 80025a0:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 80025a4:	eef0 1a45 	vmov.f32	s3, s10
 80025a8:	eeb0 2a65 	vmov.f32	s4, s11
 80025ac:	eef0 2a46 	vmov.f32	s5, s12
 80025b0:	eeb0 0a66 	vmov.f32	s0, s13
 80025b4:	eef0 0a47 	vmov.f32	s1, s14
 80025b8:	eeb0 1a67 	vmov.f32	s2, s15
 80025bc:	f7ff f9d6 	bl	800196c <FusionVectorCrossProduct>
 80025c0:	eef0 6a40 	vmov.f32	s13, s0
 80025c4:	eeb0 7a60 	vmov.f32	s14, s1
 80025c8:	eef0 7a41 	vmov.f32	s15, s2
 80025cc:	edc4 6a12 	vstr	s13, [r4, #72]	; 0x48
 80025d0:	ed84 7a13 	vstr	s14, [r4, #76]	; 0x4c
 80025d4:	edc4 7a14 	vstr	s15, [r4, #80]	; 0x50

        // Ignore magnetometer if magnetic distortion detected
        if ((ahrs->initialising == true) || (FusionVectorMagnitudeSquared(ahrs->halfMagnetometerFeedback) <= ahrs->settings.magneticRejection)) {
 80025d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025da:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d118      	bne.n	8002614 <FusionAhrsUpdate+0x420>
 80025e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025e4:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 80025e8:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 80025ec:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80025f0:	eeb0 0a66 	vmov.f32	s0, s13
 80025f4:	eef0 0a47 	vmov.f32	s1, s14
 80025f8:	eeb0 1a67 	vmov.f32	s2, s15
 80025fc:	f7ff fa1c 	bl	8001a38 <FusionVectorMagnitudeSquared>
 8002600:	eeb0 7a40 	vmov.f32	s14, s0
 8002604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002606:	edd3 7a03 	vldr	s15, [r3, #12]
 800260a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800260e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002612:	d817      	bhi.n	8002644 <FusionAhrsUpdate+0x450>
            halfMagnetometerFeedback = ahrs->halfMagnetometerFeedback;
 8002614:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002616:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800261a:	3248      	adds	r2, #72	; 0x48
 800261c:	ca07      	ldmia	r2, {r0, r1, r2}
 800261e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            ahrs->magnetometerIgnored = false;
 8002622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002624:	2200      	movs	r2, #0
 8002626:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
            ahrs->magneticRejectionTimer -= ahrs->magneticRejectionTimer >= 10 ? 10 : 0;
 800262a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800262c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800262e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002630:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002632:	2b09      	cmp	r3, #9
 8002634:	d901      	bls.n	800263a <FusionAhrsUpdate+0x446>
 8002636:	230a      	movs	r3, #10
 8002638:	e000      	b.n	800263c <FusionAhrsUpdate+0x448>
 800263a:	2300      	movs	r3, #0
 800263c:	1ad2      	subs	r2, r2, r3
 800263e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002640:	661a      	str	r2, [r3, #96]	; 0x60
 8002642:	e004      	b.n	800264e <FusionAhrsUpdate+0x45a>
        } else {
            ahrs->magneticRejectionTimer++;
 8002644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002646:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002648:	1c5a      	adds	r2, r3, #1
 800264a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800264c:	661a      	str	r2, [r3, #96]	; 0x60
        }
    }

    // Convert gyroscope to radians per second scaled by 0.5
    const FusionVector halfGyroscope = FusionVectorMultiplyScalar(gyroscope, FusionDegreesToRadians(0.5f));
 800264e:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8002652:	f7ff f817 	bl	8001684 <FusionDegreesToRadians>
 8002656:	eeb0 6a40 	vmov.f32	s12, s0
 800265a:	edd7 6a08 	vldr	s13, [r7, #32]
 800265e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002662:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002666:	eef0 1a46 	vmov.f32	s3, s12
 800266a:	eeb0 0a66 	vmov.f32	s0, s13
 800266e:	eef0 0a47 	vmov.f32	s1, s14
 8002672:	eeb0 1a67 	vmov.f32	s2, s15
 8002676:	f7ff f8e7 	bl	8001848 <FusionVectorMultiplyScalar>
 800267a:	eef0 6a40 	vmov.f32	s13, s0
 800267e:	eeb0 7a60 	vmov.f32	s14, s1
 8002682:	eef0 7a41 	vmov.f32	s15, s2
 8002686:	edc7 6a16 	vstr	s13, [r7, #88]	; 0x58
 800268a:	ed87 7a17 	vstr	s14, [r7, #92]	; 0x5c
 800268e:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

    // Apply feedback to gyroscope
    const FusionVector adjustedHalfGyroscope = FusionVectorAdd(halfGyroscope, FusionVectorMultiplyScalar(FusionVectorAdd(halfAccelerometerFeedback, halfMagnetometerFeedback), ahrs->rampedGain));
 8002692:	ed97 5a1c 	vldr	s10, [r7, #112]	; 0x70
 8002696:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 800269a:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 800269e:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 80026a2:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80026a6:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80026aa:	eef0 1a45 	vmov.f32	s3, s10
 80026ae:	eeb0 2a65 	vmov.f32	s4, s11
 80026b2:	eef0 2a46 	vmov.f32	s5, s12
 80026b6:	eeb0 0a66 	vmov.f32	s0, s13
 80026ba:	eef0 0a47 	vmov.f32	s1, s14
 80026be:	eeb0 1a67 	vmov.f32	s2, s15
 80026c2:	f7ff f853 	bl	800176c <FusionVectorAdd>
 80026c6:	eef0 6a40 	vmov.f32	s13, s0
 80026ca:	eeb0 7a60 	vmov.f32	s14, s1
 80026ce:	eef0 7a41 	vmov.f32	s15, s2
 80026d2:	edc7 6a31 	vstr	s13, [r7, #196]	; 0xc4
 80026d6:	ed87 7a32 	vstr	s14, [r7, #200]	; 0xc8
 80026da:	edc7 7a33 	vstr	s15, [r7, #204]	; 0xcc
 80026de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026e0:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 80026e4:	edd7 6a31 	vldr	s13, [r7, #196]	; 0xc4
 80026e8:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 80026ec:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 80026f0:	eef0 1a46 	vmov.f32	s3, s12
 80026f4:	eeb0 0a66 	vmov.f32	s0, s13
 80026f8:	eef0 0a47 	vmov.f32	s1, s14
 80026fc:	eeb0 1a67 	vmov.f32	s2, s15
 8002700:	f7ff f8a2 	bl	8001848 <FusionVectorMultiplyScalar>
 8002704:	eef0 6a40 	vmov.f32	s13, s0
 8002708:	eeb0 7a60 	vmov.f32	s14, s1
 800270c:	eef0 7a41 	vmov.f32	s15, s2
 8002710:	edc7 6a34 	vstr	s13, [r7, #208]	; 0xd0
 8002714:	ed87 7a35 	vstr	s14, [r7, #212]	; 0xd4
 8002718:	edc7 7a36 	vstr	s15, [r7, #216]	; 0xd8
 800271c:	ed97 5a34 	vldr	s10, [r7, #208]	; 0xd0
 8002720:	edd7 5a35 	vldr	s11, [r7, #212]	; 0xd4
 8002724:	ed97 6a36 	vldr	s12, [r7, #216]	; 0xd8
 8002728:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 800272c:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002730:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002734:	eef0 1a45 	vmov.f32	s3, s10
 8002738:	eeb0 2a65 	vmov.f32	s4, s11
 800273c:	eef0 2a46 	vmov.f32	s5, s12
 8002740:	eeb0 0a66 	vmov.f32	s0, s13
 8002744:	eef0 0a47 	vmov.f32	s1, s14
 8002748:	eeb0 1a67 	vmov.f32	s2, s15
 800274c:	f7ff f80e 	bl	800176c <FusionVectorAdd>
 8002750:	eef0 6a40 	vmov.f32	s13, s0
 8002754:	eeb0 7a60 	vmov.f32	s14, s1
 8002758:	eef0 7a41 	vmov.f32	s15, s2
 800275c:	edc7 6a13 	vstr	s13, [r7, #76]	; 0x4c
 8002760:	ed87 7a14 	vstr	s14, [r7, #80]	; 0x50
 8002764:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // Integrate rate of change of quaternion
    ahrs->quaternion = FusionQuaternionAdd(ahrs->quaternion, FusionQuaternionMultiplyVector(ahrs->quaternion, FusionVectorMultiplyScalar(adjustedHalfGyroscope, deltaTime)));
 8002768:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 800276c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8002770:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8002774:	edd7 1a01 	vldr	s3, [r7, #4]
 8002778:	eeb0 0a66 	vmov.f32	s0, s13
 800277c:	eef0 0a47 	vmov.f32	s1, s14
 8002780:	eeb0 1a67 	vmov.f32	s2, s15
 8002784:	f7ff f860 	bl	8001848 <FusionVectorMultiplyScalar>
 8002788:	eef0 6a40 	vmov.f32	s13, s0
 800278c:	eeb0 7a60 	vmov.f32	s14, s1
 8002790:	eef0 7a41 	vmov.f32	s15, s2
 8002794:	edc7 6a37 	vstr	s13, [r7, #220]	; 0xdc
 8002798:	ed87 7a38 	vstr	s14, [r7, #224]	; 0xe0
 800279c:	edc7 7a39 	vstr	s15, [r7, #228]	; 0xe4
 80027a0:	edd7 4a37 	vldr	s9, [r7, #220]	; 0xdc
 80027a4:	ed97 5a38 	vldr	s10, [r7, #224]	; 0xe0
 80027a8:	edd7 5a39 	vldr	s11, [r7, #228]	; 0xe4
 80027ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027ae:	ed93 6a05 	vldr	s12, [r3, #20]
 80027b2:	edd3 6a06 	vldr	s13, [r3, #24]
 80027b6:	ed93 7a07 	vldr	s14, [r3, #28]
 80027ba:	edd3 7a08 	vldr	s15, [r3, #32]
 80027be:	eeb0 2a64 	vmov.f32	s4, s9
 80027c2:	eef0 2a45 	vmov.f32	s5, s10
 80027c6:	eeb0 3a65 	vmov.f32	s6, s11
 80027ca:	eeb0 0a46 	vmov.f32	s0, s12
 80027ce:	eef0 0a66 	vmov.f32	s1, s13
 80027d2:	eeb0 1a47 	vmov.f32	s2, s14
 80027d6:	eef0 1a67 	vmov.f32	s3, s15
 80027da:	f7ff faee 	bl	8001dba <FusionQuaternionMultiplyVector>
 80027de:	eeb0 6a40 	vmov.f32	s12, s0
 80027e2:	eef0 6a60 	vmov.f32	s13, s1
 80027e6:	eeb0 7a41 	vmov.f32	s14, s2
 80027ea:	eef0 7a61 	vmov.f32	s15, s3
 80027ee:	ed87 6a3a 	vstr	s12, [r7, #232]	; 0xe8
 80027f2:	edc7 6a3b 	vstr	s13, [r7, #236]	; 0xec
 80027f6:	ed87 7a3c 	vstr	s14, [r7, #240]	; 0xf0
 80027fa:	edc7 7a3d 	vstr	s15, [r7, #244]	; 0xf4
 80027fe:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 8002800:	ed97 4a3a 	vldr	s8, [r7, #232]	; 0xe8
 8002804:	edd7 4a3b 	vldr	s9, [r7, #236]	; 0xec
 8002808:	ed97 5a3c 	vldr	s10, [r7, #240]	; 0xf0
 800280c:	edd7 5a3d 	vldr	s11, [r7, #244]	; 0xf4
 8002810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002812:	ed93 6a05 	vldr	s12, [r3, #20]
 8002816:	edd3 6a06 	vldr	s13, [r3, #24]
 800281a:	ed93 7a07 	vldr	s14, [r3, #28]
 800281e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002822:	eeb0 2a44 	vmov.f32	s4, s8
 8002826:	eef0 2a64 	vmov.f32	s5, s9
 800282a:	eeb0 3a45 	vmov.f32	s6, s10
 800282e:	eef0 3a65 	vmov.f32	s7, s11
 8002832:	eeb0 0a46 	vmov.f32	s0, s12
 8002836:	eef0 0a66 	vmov.f32	s1, s13
 800283a:	eeb0 1a47 	vmov.f32	s2, s14
 800283e:	eef0 1a67 	vmov.f32	s3, s15
 8002842:	f7ff f996 	bl	8001b72 <FusionQuaternionAdd>
 8002846:	eeb0 6a40 	vmov.f32	s12, s0
 800284a:	eef0 6a60 	vmov.f32	s13, s1
 800284e:	eeb0 7a41 	vmov.f32	s14, s2
 8002852:	eef0 7a61 	vmov.f32	s15, s3
 8002856:	ed84 6a05 	vstr	s12, [r4, #20]
 800285a:	edc4 6a06 	vstr	s13, [r4, #24]
 800285e:	ed84 7a07 	vstr	s14, [r4, #28]
 8002862:	edc4 7a08 	vstr	s15, [r4, #32]

    // Normalise quaternion
    ahrs->quaternion = FusionQuaternionNormalise(ahrs->quaternion);
 8002866:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 8002868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800286a:	ed93 6a05 	vldr	s12, [r3, #20]
 800286e:	edd3 6a06 	vldr	s13, [r3, #24]
 8002872:	ed93 7a07 	vldr	s14, [r3, #28]
 8002876:	edd3 7a08 	vldr	s15, [r3, #32]
 800287a:	eeb0 0a46 	vmov.f32	s0, s12
 800287e:	eef0 0a66 	vmov.f32	s1, s13
 8002882:	eeb0 1a47 	vmov.f32	s2, s14
 8002886:	eef0 1a67 	vmov.f32	s3, s15
 800288a:	f7ff fb36 	bl	8001efa <FusionQuaternionNormalise>
 800288e:	eeb0 6a40 	vmov.f32	s12, s0
 8002892:	eef0 6a60 	vmov.f32	s13, s1
 8002896:	eeb0 7a41 	vmov.f32	s14, s2
 800289a:	eef0 7a61 	vmov.f32	s15, s3
 800289e:	ed84 6a05 	vstr	s12, [r4, #20]
 80028a2:	edc4 6a06 	vstr	s13, [r4, #24]
 80028a6:	ed84 7a07 	vstr	s14, [r4, #28]
 80028aa:	edc4 7a08 	vstr	s15, [r4, #32]
#undef Q
}
 80028ae:	bf00      	nop
 80028b0:	37fc      	adds	r7, #252	; 0xfc
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd90      	pop	{r4, r7, pc}

080028b6 <HalfGravity>:
/**
 * @brief Returns the direction of gravity scaled by 0.5.
 * @param ahrs AHRS algorithm structure.
 * @return Direction of gravity scaled by 0.5.
 */
static FusionVector HalfGravity(const FusionAhrs *const ahrs) {
 80028b6:	b480      	push	{r7}
 80028b8:	b093      	sub	sp, #76	; 0x4c
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6178      	str	r0, [r7, #20]
#define Q ahrs->quaternion.element
    switch (ahrs->settings.convention) {
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	dc02      	bgt.n	80028cc <HalfGravity+0x16>
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	da03      	bge.n	80028d2 <HalfGravity+0x1c>
 80028ca:	e094      	b.n	80029f6 <HalfGravity+0x140>
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d048      	beq.n	8002962 <HalfGravity+0xac>
 80028d0:	e091      	b.n	80029f6 <HalfGravity+0x140>
        case FusionConventionNwu:
        case FusionConventionEnu: {
            const FusionVector halfGravity = {.axis = {
                    .x = Q.x * Q.z - Q.w * Q.y,
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	ed93 7a06 	vldr	s14, [r3, #24]
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	edd3 7a08 	vldr	s15, [r3, #32]
 80028de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	edd3 6a05 	vldr	s13, [r3, #20]
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	edd3 7a07 	vldr	s15, [r3, #28]
 80028ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028f2:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 80028f6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
                    .y = Q.y * Q.z + Q.w * Q.x,
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	ed93 7a07 	vldr	s14, [r3, #28]
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	edd3 7a08 	vldr	s15, [r3, #32]
 8002906:	ee27 7a27 	vmul.f32	s14, s14, s15
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	edd3 6a05 	vldr	s13, [r3, #20]
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	edd3 7a06 	vldr	s15, [r3, #24]
 8002916:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800291a:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800291e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
                    .z = Q.w * Q.w - 0.5f + Q.z * Q.z,
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	ed93 7a05 	vldr	s14, [r3, #20]
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	edd3 7a05 	vldr	s15, [r3, #20]
 800292e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002932:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002936:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	edd3 6a08 	vldr	s13, [r3, #32]
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	edd3 7a08 	vldr	s15, [r3, #32]
 8002946:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800294a:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800294e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            }}; // third column of transposed rotation matrix scaled by 0.5
            return halfGravity;
 8002952:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002956:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800295a:	ca07      	ldmia	r2, {r0, r1, r2}
 800295c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002960:	e052      	b.n	8002a08 <HalfGravity+0x152>
        }
        case FusionConventionNed: {
            const FusionVector halfGravity = {.axis = {
                    .x = Q.w * Q.y - Q.x * Q.z,
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	ed93 7a05 	vldr	s14, [r3, #20]
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	edd3 7a07 	vldr	s15, [r3, #28]
 800296e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	edd3 6a06 	vldr	s13, [r3, #24]
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	edd3 7a08 	vldr	s15, [r3, #32]
 800297e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002982:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 8002986:	edc7 7a06 	vstr	s15, [r7, #24]
                    .y = -1.0f * (Q.y * Q.z + Q.w * Q.x),
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	ed93 7a07 	vldr	s14, [r3, #28]
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	edd3 7a08 	vldr	s15, [r3, #32]
 8002996:	ee27 7a27 	vmul.f32	s14, s14, s15
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	edd3 6a05 	vldr	s13, [r3, #20]
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	edd3 7a06 	vldr	s15, [r3, #24]
 80029a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ae:	eef1 7a67 	vneg.f32	s15, s15
            const FusionVector halfGravity = {.axis = {
 80029b2:	edc7 7a07 	vstr	s15, [r7, #28]
                    .z = 0.5f - Q.w * Q.w - Q.z * Q.z,
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	ed93 7a05 	vldr	s14, [r3, #20]
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	edd3 7a05 	vldr	s15, [r3, #20]
 80029c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029c6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80029ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	edd3 6a08 	vldr	s13, [r3, #32]
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	edd3 7a08 	vldr	s15, [r3, #32]
 80029da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029de:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 80029e2:	edc7 7a08 	vstr	s15, [r7, #32]
            }}; // third column of transposed rotation matrix scaled by -0.5
            return halfGravity;
 80029e6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80029ea:	f107 0218 	add.w	r2, r7, #24
 80029ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80029f0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80029f4:	e008      	b.n	8002a08 <HalfGravity+0x152>
        }
    }
    return FUSION_VECTOR_ZERO; // avoid compiler warning
 80029f6:	f04f 0300 	mov.w	r3, #0
 80029fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029fc:	f04f 0300 	mov.w	r3, #0
 8002a00:	643b      	str	r3, [r7, #64]	; 0x40
 8002a02:	f04f 0300 	mov.w	r3, #0
 8002a06:	647b      	str	r3, [r7, #68]	; 0x44
#undef Q
}
 8002a08:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002a0a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002a0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a0e:	ee06 1a90 	vmov	s13, r1
 8002a12:	ee07 2a10 	vmov	s14, r2
 8002a16:	ee07 3a90 	vmov	s15, r3
 8002a1a:	eeb0 0a66 	vmov.f32	s0, s13
 8002a1e:	eef0 0a47 	vmov.f32	s1, s14
 8002a22:	eeb0 1a67 	vmov.f32	s2, s15
 8002a26:	374c      	adds	r7, #76	; 0x4c
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <HalfMagnetic>:
/**
 * @brief Returns the direction of the magnetic field scaled by 0.5.
 * @param ahrs AHRS algorithm structure.
 * @return Direction of the magnetic field scaled by 0.5.
 */
static FusionVector HalfMagnetic(const FusionAhrs *const ahrs) {
 8002a30:	b480      	push	{r7}
 8002a32:	b097      	sub	sp, #92	; 0x5c
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6178      	str	r0, [r7, #20]
#define Q ahrs->quaternion.element
    switch (ahrs->settings.convention) {
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	f000 809a 	beq.w	8002b76 <HalfMagnetic+0x146>
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	f300 80e1 	bgt.w	8002c0a <HalfMagnetic+0x1da>
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d002      	beq.n	8002a52 <HalfMagnetic+0x22>
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d048      	beq.n	8002ae2 <HalfMagnetic+0xb2>
 8002a50:	e0db      	b.n	8002c0a <HalfMagnetic+0x1da>
        case FusionConventionNwu: {
            const FusionVector halfMagnetic = {.axis = {
                    .x = Q.x * Q.y + Q.w * Q.z,
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	ed93 7a06 	vldr	s14, [r3, #24]
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	edd3 7a07 	vldr	s15, [r3, #28]
 8002a5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	edd3 6a05 	vldr	s13, [r3, #20]
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	edd3 7a08 	vldr	s15, [r3, #32]
 8002a6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a72:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 8002a76:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
                    .y = Q.w * Q.w - 0.5f + Q.y * Q.y,
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	ed93 7a05 	vldr	s14, [r3, #20]
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	edd3 7a05 	vldr	s15, [r3, #20]
 8002a86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a8a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a8e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	edd3 6a07 	vldr	s13, [r3, #28]
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	edd3 7a07 	vldr	s15, [r3, #28]
 8002a9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aa2:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 8002aa6:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
                    .z = Q.y * Q.z - Q.w * Q.x,
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	ed93 7a07 	vldr	s14, [r3, #28]
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	edd3 7a08 	vldr	s15, [r3, #32]
 8002ab6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	edd3 6a05 	vldr	s13, [r3, #20]
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	edd3 7a06 	vldr	s15, [r3, #24]
 8002ac6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aca:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 8002ace:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
            }}; // second column of transposed rotation matrix scaled by 0.5
            return halfMagnetic;
 8002ad2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002ad6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002ada:	ca07      	ldmia	r2, {r0, r1, r2}
 8002adc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002ae0:	e09c      	b.n	8002c1c <HalfMagnetic+0x1ec>
        }
        case FusionConventionEnu: {
            const FusionVector halfMagnetic = {.axis = {
                    .x = 0.5f - Q.w * Q.w - Q.x * Q.x,
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	ed93 7a05 	vldr	s14, [r3, #20]
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	edd3 7a05 	vldr	s15, [r3, #20]
 8002aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002af2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002af6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	edd3 6a06 	vldr	s13, [r3, #24]
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b0a:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 8002b0e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
                    .y = Q.w * Q.z - Q.x * Q.y,
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	ed93 7a05 	vldr	s14, [r3, #20]
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	edd3 7a08 	vldr	s15, [r3, #32]
 8002b1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	edd3 6a06 	vldr	s13, [r3, #24]
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	edd3 7a07 	vldr	s15, [r3, #28]
 8002b2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b32:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 8002b36:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
                    .z = -1.0f * (Q.x * Q.z + Q.w * Q.y),
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	ed93 7a06 	vldr	s14, [r3, #24]
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	edd3 7a08 	vldr	s15, [r3, #32]
 8002b46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	edd3 6a05 	vldr	s13, [r3, #20]
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	edd3 7a07 	vldr	s15, [r3, #28]
 8002b56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b5e:	eef1 7a67 	vneg.f32	s15, s15
            const FusionVector halfMagnetic = {.axis = {
 8002b62:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            }}; // first column of transposed rotation matrix scaled by -0.5
            return halfMagnetic;
 8002b66:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002b6a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b6e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002b70:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002b74:	e052      	b.n	8002c1c <HalfMagnetic+0x1ec>
        }
        case FusionConventionNed: {
            const FusionVector halfMagnetic = {.axis = {
                    .x = -1.0f * (Q.x * Q.y + Q.w * Q.z),
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	ed93 7a06 	vldr	s14, [r3, #24]
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	edd3 7a07 	vldr	s15, [r3, #28]
 8002b82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	edd3 6a05 	vldr	s13, [r3, #20]
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002b92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b9a:	eef1 7a67 	vneg.f32	s15, s15
            const FusionVector halfMagnetic = {.axis = {
 8002b9e:	edc7 7a07 	vstr	s15, [r7, #28]
                    .y = 0.5f - Q.w * Q.w - Q.y * Q.y,
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	ed93 7a05 	vldr	s14, [r3, #20]
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	edd3 7a05 	vldr	s15, [r3, #20]
 8002bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bb2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002bb6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	edd3 6a07 	vldr	s13, [r3, #28]
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	edd3 7a07 	vldr	s15, [r3, #28]
 8002bc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bca:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 8002bce:	edc7 7a08 	vstr	s15, [r7, #32]
                    .z = Q.w * Q.x - Q.y * Q.z,
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	ed93 7a05 	vldr	s14, [r3, #20]
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	edd3 7a06 	vldr	s15, [r3, #24]
 8002bde:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	edd3 6a07 	vldr	s13, [r3, #28]
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	edd3 7a08 	vldr	s15, [r3, #32]
 8002bee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bf2:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 8002bf6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            }}; // second column of transposed rotation matrix scaled by -0.5
            return halfMagnetic;
 8002bfa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002bfe:	f107 021c 	add.w	r2, r7, #28
 8002c02:	ca07      	ldmia	r2, {r0, r1, r2}
 8002c04:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002c08:	e008      	b.n	8002c1c <HalfMagnetic+0x1ec>
        }
    }
    return FUSION_VECTOR_ZERO; // avoid compiler warning
 8002c0a:	f04f 0300 	mov.w	r3, #0
 8002c0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c10:	f04f 0300 	mov.w	r3, #0
 8002c14:	653b      	str	r3, [r7, #80]	; 0x50
 8002c16:	f04f 0300 	mov.w	r3, #0
 8002c1a:	657b      	str	r3, [r7, #84]	; 0x54
#undef Q
}
 8002c1c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002c1e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002c20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c22:	ee06 1a90 	vmov	s13, r1
 8002c26:	ee07 2a10 	vmov	s14, r2
 8002c2a:	ee07 3a90 	vmov	s15, r3
 8002c2e:	eeb0 0a66 	vmov.f32	s0, s13
 8002c32:	eef0 0a47 	vmov.f32	s1, s14
 8002c36:	eeb0 1a67 	vmov.f32	s2, s15
 8002c3a:	375c      	adds	r7, #92	; 0x5c
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <FusionAhrsUpdateNoMagnetometer>:
 * @param ahrs AHRS algorithm structure.
 * @param gyroscope Gyroscope measurement in degrees per second.
 * @param accelerometer Accelerometer measurement in g.
 * @param deltaTime Delta time in seconds.
 */
void FusionAhrsUpdateNoMagnetometer(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const float deltaTime) {
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b08c      	sub	sp, #48	; 0x30
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	61f8      	str	r0, [r7, #28]
 8002c4c:	eeb0 5a40 	vmov.f32	s10, s0
 8002c50:	eef0 5a60 	vmov.f32	s11, s1
 8002c54:	eeb0 6a41 	vmov.f32	s12, s2
 8002c58:	eef0 6a61 	vmov.f32	s13, s3
 8002c5c:	eeb0 7a42 	vmov.f32	s14, s4
 8002c60:	eef0 7a62 	vmov.f32	s15, s5
 8002c64:	ed87 3a00 	vstr	s6, [r7]
 8002c68:	ed87 5a04 	vstr	s10, [r7, #16]
 8002c6c:	edc7 5a05 	vstr	s11, [r7, #20]
 8002c70:	ed87 6a06 	vstr	s12, [r7, #24]
 8002c74:	edc7 6a01 	vstr	s13, [r7, #4]
 8002c78:	ed87 7a02 	vstr	s14, [r7, #8]
 8002c7c:	edc7 7a03 	vstr	s15, [r7, #12]

    // Update AHRS algorithm
    FusionAhrsUpdate(ahrs, gyroscope, accelerometer, FUSION_VECTOR_ZERO, deltaTime);
 8002c80:	f04f 0300 	mov.w	r3, #0
 8002c84:	627b      	str	r3, [r7, #36]	; 0x24
 8002c86:	f04f 0300 	mov.w	r3, #0
 8002c8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c8c:	f04f 0300 	mov.w	r3, #0
 8002c90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c92:	ed97 3a09 	vldr	s6, [r7, #36]	; 0x24
 8002c96:	edd7 3a0a 	vldr	s7, [r7, #40]	; 0x28
 8002c9a:	ed97 4a0b 	vldr	s8, [r7, #44]	; 0x2c
 8002c9e:	ed97 5a01 	vldr	s10, [r7, #4]
 8002ca2:	edd7 5a02 	vldr	s11, [r7, #8]
 8002ca6:	ed97 6a03 	vldr	s12, [r7, #12]
 8002caa:	edd7 6a04 	vldr	s13, [r7, #16]
 8002cae:	ed97 7a05 	vldr	s14, [r7, #20]
 8002cb2:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cb6:	edd7 4a00 	vldr	s9, [r7]
 8002cba:	eef0 1a45 	vmov.f32	s3, s10
 8002cbe:	eeb0 2a65 	vmov.f32	s4, s11
 8002cc2:	eef0 2a46 	vmov.f32	s5, s12
 8002cc6:	eeb0 0a66 	vmov.f32	s0, s13
 8002cca:	eef0 0a47 	vmov.f32	s1, s14
 8002cce:	eeb0 1a67 	vmov.f32	s2, s15
 8002cd2:	69f8      	ldr	r0, [r7, #28]
 8002cd4:	f7ff fa8e 	bl	80021f4 <FusionAhrsUpdate>

    // Zero heading during initialisation
    if ((ahrs->initialising == true) && (ahrs->accelerationRejectionTimeout == false)) {
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d00c      	beq.n	8002cfc <FusionAhrsUpdateNoMagnetometer+0xb8>
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002ce8:	f083 0301 	eor.w	r3, r3, #1
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d004      	beq.n	8002cfc <FusionAhrsUpdateNoMagnetometer+0xb8>
        FusionAhrsSetHeading(ahrs, 0.0f);
 8002cf2:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8002d04 <FusionAhrsUpdateNoMagnetometer+0xc0>
 8002cf6:	69f8      	ldr	r0, [r7, #28]
 8002cf8:	f000 f829 	bl	8002d4e <FusionAhrsSetHeading>
    }
}
 8002cfc:	bf00      	nop
 8002cfe:	3730      	adds	r7, #48	; 0x30
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	00000000 	.word	0x00000000

08002d08 <FusionAhrsGetQuaternion>:
/**
 * @brief Returns the quaternion describing the sensor relative to the Earth.
 * @param ahrs AHRS algorithm structure.
 * @return Quaternion describing the sensor relative to the Earth.
 */
FusionQuaternion FusionAhrsGetQuaternion(const FusionAhrs *const ahrs) {
 8002d08:	b490      	push	{r4, r7}
 8002d0a:	b08a      	sub	sp, #40	; 0x28
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6178      	str	r0, [r7, #20]
    return ahrs->quaternion;
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	f107 0418 	add.w	r4, r7, #24
 8002d16:	3314      	adds	r3, #20
 8002d18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d1a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002d1e:	69b8      	ldr	r0, [r7, #24]
 8002d20:	69f9      	ldr	r1, [r7, #28]
 8002d22:	6a3a      	ldr	r2, [r7, #32]
 8002d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d26:	ee06 0a10 	vmov	s12, r0
 8002d2a:	ee06 1a90 	vmov	s13, r1
 8002d2e:	ee07 2a10 	vmov	s14, r2
 8002d32:	ee07 3a90 	vmov	s15, r3
}
 8002d36:	eeb0 0a46 	vmov.f32	s0, s12
 8002d3a:	eef0 0a66 	vmov.f32	s1, s13
 8002d3e:	eeb0 1a47 	vmov.f32	s2, s14
 8002d42:	eef0 1a67 	vmov.f32	s3, s15
 8002d46:	3728      	adds	r7, #40	; 0x28
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bc90      	pop	{r4, r7}
 8002d4c:	4770      	bx	lr

08002d4e <FusionAhrsSetHeading>:
 * algorithm.  This function can be used to reset drift in heading when the AHRS
 * algorithm is being used without a magnetometer.
 * @param ahrs AHRS algorithm structure.
 * @param heading Heading angle in degrees.
 */
void FusionAhrsSetHeading(FusionAhrs *const ahrs, const float heading) {
 8002d4e:	b590      	push	{r4, r7, lr}
 8002d50:	b089      	sub	sp, #36	; 0x24
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
 8002d56:	ed87 0a00 	vstr	s0, [r7]
#define Q ahrs->quaternion.element
    const float yaw = atan2f(Q.w * Q.z + Q.x * Q.y, 0.5f - Q.y * Q.y - Q.z * Q.z);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	ed93 7a05 	vldr	s14, [r3, #20]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	edd3 7a08 	vldr	s15, [r3, #32]
 8002d66:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	edd3 6a06 	vldr	s13, [r3, #24]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	edd3 7a07 	vldr	s15, [r3, #28]
 8002d76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d7a:	ee37 6a27 	vadd.f32	s12, s14, s15
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	ed93 7a07 	vldr	s14, [r3, #28]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	edd3 7a07 	vldr	s15, [r3, #28]
 8002d8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d8e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d92:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	edd3 6a08 	vldr	s13, [r3, #32]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002da2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002da6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002daa:	eef0 0a67 	vmov.f32	s1, s15
 8002dae:	eeb0 0a46 	vmov.f32	s0, s12
 8002db2:	f00f fed1 	bl	8012b58 <atan2f>
 8002db6:	ed87 0a07 	vstr	s0, [r7, #28]
    const float halfYawMinusHeading = 0.5f * (yaw - FusionDegreesToRadians(heading));
 8002dba:	ed97 0a00 	vldr	s0, [r7]
 8002dbe:	f7fe fc61 	bl	8001684 <FusionDegreesToRadians>
 8002dc2:	eeb0 7a40 	vmov.f32	s14, s0
 8002dc6:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002dce:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002dd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dd6:	edc7 7a06 	vstr	s15, [r7, #24]
    const FusionQuaternion rotation = {.element = {
            .w = cosf(halfYawMinusHeading),
 8002dda:	ed97 0a06 	vldr	s0, [r7, #24]
 8002dde:	f00f fe05 	bl	80129ec <cosf>
 8002de2:	eef0 7a40 	vmov.f32	s15, s0
    const FusionQuaternion rotation = {.element = {
 8002de6:	edc7 7a02 	vstr	s15, [r7, #8]
 8002dea:	f04f 0300 	mov.w	r3, #0
 8002dee:	60fb      	str	r3, [r7, #12]
 8002df0:	f04f 0300 	mov.w	r3, #0
 8002df4:	613b      	str	r3, [r7, #16]
            .x = 0.0f,
            .y = 0.0f,
            .z = -1.0f * sinf(halfYawMinusHeading),
 8002df6:	ed97 0a06 	vldr	s0, [r7, #24]
 8002dfa:	f00f fe3b 	bl	8012a74 <sinf>
 8002dfe:	eef0 7a40 	vmov.f32	s15, s0
 8002e02:	eef1 7a67 	vneg.f32	s15, s15
    const FusionQuaternion rotation = {.element = {
 8002e06:	edc7 7a05 	vstr	s15, [r7, #20]
    }};
    ahrs->quaternion = FusionQuaternionMultiply(rotation, ahrs->quaternion);
 8002e0a:	687c      	ldr	r4, [r7, #4]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	ed93 4a05 	vldr	s8, [r3, #20]
 8002e12:	edd3 4a06 	vldr	s9, [r3, #24]
 8002e16:	ed93 5a07 	vldr	s10, [r3, #28]
 8002e1a:	edd3 5a08 	vldr	s11, [r3, #32]
 8002e1e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e22:	edd7 6a03 	vldr	s13, [r7, #12]
 8002e26:	ed97 7a04 	vldr	s14, [r7, #16]
 8002e2a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e2e:	eeb0 2a44 	vmov.f32	s4, s8
 8002e32:	eef0 2a64 	vmov.f32	s5, s9
 8002e36:	eeb0 3a45 	vmov.f32	s6, s10
 8002e3a:	eef0 3a65 	vmov.f32	s7, s11
 8002e3e:	eeb0 0a46 	vmov.f32	s0, s12
 8002e42:	eef0 0a66 	vmov.f32	s1, s13
 8002e46:	eeb0 1a47 	vmov.f32	s2, s14
 8002e4a:	eef0 1a67 	vmov.f32	s3, s15
 8002e4e:	f7fe fef2 	bl	8001c36 <FusionQuaternionMultiply>
 8002e52:	eeb0 6a40 	vmov.f32	s12, s0
 8002e56:	eef0 6a60 	vmov.f32	s13, s1
 8002e5a:	eeb0 7a41 	vmov.f32	s14, s2
 8002e5e:	eef0 7a61 	vmov.f32	s15, s3
 8002e62:	ed84 6a05 	vstr	s12, [r4, #20]
 8002e66:	edc4 6a06 	vstr	s13, [r4, #24]
 8002e6a:	ed84 7a07 	vstr	s14, [r4, #28]
 8002e6e:	edc4 7a08 	vstr	s15, [r4, #32]
#undef Q
}
 8002e72:	bf00      	nop
 8002e74:	3724      	adds	r7, #36	; 0x24
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd90      	pop	{r4, r7, pc}
	...

08002e7c <FusionRadiansToDegrees>:
static inline float FusionRadiansToDegrees(const float radians) {
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	ed87 0a01 	vstr	s0, [r7, #4]
    return radians * (180.0f / (float) M_PI);
 8002e86:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e8a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8002ea0 <FusionRadiansToDegrees+0x24>
 8002e8e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002e92:	eeb0 0a67 	vmov.f32	s0, s15
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr
 8002ea0:	42652ee0 	.word	0x42652ee0

08002ea4 <FusionFastInverseSqrt>:
static inline float FusionFastInverseSqrt(const float x) {
 8002ea4:	b480      	push	{r7}
 8002ea6:	b085      	sub	sp, #20
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	ed87 0a01 	vstr	s0, [r7, #4]
    Union32 union32 = {.f = x};
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	60fb      	str	r3, [r7, #12]
    union32.i = 0x5F1F1412 - (union32.i >> 1);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	105a      	asrs	r2, r3, #1
 8002eb6:	4b10      	ldr	r3, [pc, #64]	; (8002ef8 <FusionFastInverseSqrt+0x54>)
 8002eb8:	1a9b      	subs	r3, r3, r2
 8002eba:	60fb      	str	r3, [r7, #12]
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
 8002ebc:	ed97 7a03 	vldr	s14, [r7, #12]
 8002ec0:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ec4:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8002efc <FusionFastInverseSqrt+0x58>
 8002ec8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002ecc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ed0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ed4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ed8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002edc:	eddf 6a08 	vldr	s13, [pc, #32]	; 8002f00 <FusionFastInverseSqrt+0x5c>
 8002ee0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002ee4:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8002ee8:	eeb0 0a67 	vmov.f32	s0, s15
 8002eec:	3714      	adds	r7, #20
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	5f1f1412 	.word	0x5f1f1412
 8002efc:	3f36d312 	.word	0x3f36d312
 8002f00:	3fd851ff 	.word	0x3fd851ff

08002f04 <FusionVectorSum>:
static inline float FusionVectorSum(const FusionVector vector) {
 8002f04:	b480      	push	{r7}
 8002f06:	b085      	sub	sp, #20
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	eef0 6a40 	vmov.f32	s13, s0
 8002f0e:	eeb0 7a60 	vmov.f32	s14, s1
 8002f12:	eef0 7a41 	vmov.f32	s15, s2
 8002f16:	edc7 6a01 	vstr	s13, [r7, #4]
 8002f1a:	ed87 7a02 	vstr	s14, [r7, #8]
 8002f1e:	edc7 7a03 	vstr	s15, [r7, #12]
    return vector.axis.x + vector.axis.y + vector.axis.z;
 8002f22:	ed97 7a01 	vldr	s14, [r7, #4]
 8002f26:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f32:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8002f36:	eeb0 0a67 	vmov.f32	s0, s15
 8002f3a:	3714      	adds	r7, #20
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <FusionVectorMultiplyScalar>:
static inline FusionVector FusionVectorMultiplyScalar(const FusionVector vector, const float scalar) {
 8002f44:	b480      	push	{r7}
 8002f46:	b08f      	sub	sp, #60	; 0x3c
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	eef0 6a40 	vmov.f32	s13, s0
 8002f4e:	eeb0 7a60 	vmov.f32	s14, s1
 8002f52:	eef0 7a41 	vmov.f32	s15, s2
 8002f56:	edc7 1a04 	vstr	s3, [r7, #16]
 8002f5a:	edc7 6a05 	vstr	s13, [r7, #20]
 8002f5e:	ed87 7a06 	vstr	s14, [r7, #24]
 8002f62:	edc7 7a07 	vstr	s15, [r7, #28]
            .x = vector.axis.x * scalar,
 8002f66:	ed97 7a05 	vldr	s14, [r7, #20]
 8002f6a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8002f72:	edc7 7a08 	vstr	s15, [r7, #32]
            .y = vector.axis.y * scalar,
 8002f76:	ed97 7a06 	vldr	s14, [r7, #24]
 8002f7a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f7e:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8002f82:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .z = vector.axis.z * scalar,
 8002f86:	ed97 7a07 	vldr	s14, [r7, #28]
 8002f8a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8002f92:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    return result;
 8002f96:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f9a:	f107 0220 	add.w	r2, r7, #32
 8002f9e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002fa0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002fa4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002fa6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002faa:	ee06 1a90 	vmov	s13, r1
 8002fae:	ee07 2a10 	vmov	s14, r2
 8002fb2:	ee07 3a90 	vmov	s15, r3
}
 8002fb6:	eeb0 0a66 	vmov.f32	s0, s13
 8002fba:	eef0 0a47 	vmov.f32	s1, s14
 8002fbe:	eeb0 1a67 	vmov.f32	s2, s15
 8002fc2:	373c      	adds	r7, #60	; 0x3c
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <FusionVectorHadamardProduct>:
static inline FusionVector FusionVectorHadamardProduct(const FusionVector vectorA, const FusionVector vectorB) {
 8002fcc:	b480      	push	{r7}
 8002fce:	b091      	sub	sp, #68	; 0x44
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	eeb0 5a40 	vmov.f32	s10, s0
 8002fd6:	eef0 5a60 	vmov.f32	s11, s1
 8002fda:	eeb0 6a41 	vmov.f32	s12, s2
 8002fde:	eef0 6a61 	vmov.f32	s13, s3
 8002fe2:	eeb0 7a42 	vmov.f32	s14, s4
 8002fe6:	eef0 7a62 	vmov.f32	s15, s5
 8002fea:	ed87 5a07 	vstr	s10, [r7, #28]
 8002fee:	edc7 5a08 	vstr	s11, [r7, #32]
 8002ff2:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 8002ff6:	edc7 6a04 	vstr	s13, [r7, #16]
 8002ffa:	ed87 7a05 	vstr	s14, [r7, #20]
 8002ffe:	edc7 7a06 	vstr	s15, [r7, #24]
            .x = vectorA.axis.x * vectorB.axis.x,
 8003002:	ed97 7a07 	vldr	s14, [r7, #28]
 8003006:	edd7 7a04 	vldr	s15, [r7, #16]
 800300a:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800300e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = vectorA.axis.y * vectorB.axis.y,
 8003012:	ed97 7a08 	vldr	s14, [r7, #32]
 8003016:	edd7 7a05 	vldr	s15, [r7, #20]
 800301a:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800301e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = vectorA.axis.z * vectorB.axis.z,
 8003022:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003026:	edd7 7a06 	vldr	s15, [r7, #24]
 800302a:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800302e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    return result;
 8003032:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003036:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800303a:	ca07      	ldmia	r2, {r0, r1, r2}
 800303c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003040:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003042:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003044:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003046:	ee06 1a90 	vmov	s13, r1
 800304a:	ee07 2a10 	vmov	s14, r2
 800304e:	ee07 3a90 	vmov	s15, r3
}
 8003052:	eeb0 0a66 	vmov.f32	s0, s13
 8003056:	eef0 0a47 	vmov.f32	s1, s14
 800305a:	eeb0 1a67 	vmov.f32	s2, s15
 800305e:	3744      	adds	r7, #68	; 0x44
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <FusionVectorCrossProduct>:
static inline FusionVector FusionVectorCrossProduct(const FusionVector vectorA, const FusionVector vectorB) {
 8003068:	b480      	push	{r7}
 800306a:	b091      	sub	sp, #68	; 0x44
 800306c:	af00      	add	r7, sp, #0
 800306e:	eeb0 5a40 	vmov.f32	s10, s0
 8003072:	eef0 5a60 	vmov.f32	s11, s1
 8003076:	eeb0 6a41 	vmov.f32	s12, s2
 800307a:	eef0 6a61 	vmov.f32	s13, s3
 800307e:	eeb0 7a42 	vmov.f32	s14, s4
 8003082:	eef0 7a62 	vmov.f32	s15, s5
 8003086:	ed87 5a07 	vstr	s10, [r7, #28]
 800308a:	edc7 5a08 	vstr	s11, [r7, #32]
 800308e:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 8003092:	edc7 6a04 	vstr	s13, [r7, #16]
 8003096:	ed87 7a05 	vstr	s14, [r7, #20]
 800309a:	edc7 7a06 	vstr	s15, [r7, #24]
            .x = A.y * B.z - A.z * B.y,
 800309e:	ed97 7a08 	vldr	s14, [r7, #32]
 80030a2:	edd7 7a06 	vldr	s15, [r7, #24]
 80030a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030aa:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80030ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80030b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030b6:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80030ba:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = A.z * B.x - A.x * B.z,
 80030be:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80030c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80030c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80030ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80030d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030d6:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80030da:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = A.x * B.y - A.y * B.x,
 80030de:	ed97 7a07 	vldr	s14, [r7, #28]
 80030e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80030e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030ea:	edd7 6a08 	vldr	s13, [r7, #32]
 80030ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80030f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030f6:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80030fa:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    return result;
 80030fe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003102:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003106:	ca07      	ldmia	r2, {r0, r1, r2}
 8003108:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800310c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800310e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003110:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003112:	ee06 1a90 	vmov	s13, r1
 8003116:	ee07 2a10 	vmov	s14, r2
 800311a:	ee07 3a90 	vmov	s15, r3
}
 800311e:	eeb0 0a66 	vmov.f32	s0, s13
 8003122:	eef0 0a47 	vmov.f32	s1, s14
 8003126:	eeb0 1a67 	vmov.f32	s2, s15
 800312a:	3744      	adds	r7, #68	; 0x44
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <FusionVectorMagnitudeSquared>:
static inline float FusionVectorMagnitudeSquared(const FusionVector vector) {
 8003134:	b580      	push	{r7, lr}
 8003136:	b088      	sub	sp, #32
 8003138:	af00      	add	r7, sp, #0
 800313a:	eef0 6a40 	vmov.f32	s13, s0
 800313e:	eeb0 7a60 	vmov.f32	s14, s1
 8003142:	eef0 7a41 	vmov.f32	s15, s2
 8003146:	edc7 6a01 	vstr	s13, [r7, #4]
 800314a:	ed87 7a02 	vstr	s14, [r7, #8]
 800314e:	edc7 7a03 	vstr	s15, [r7, #12]
    return FusionVectorSum(FusionVectorHadamardProduct(vector, vector));
 8003152:	ed97 5a01 	vldr	s10, [r7, #4]
 8003156:	edd7 5a02 	vldr	s11, [r7, #8]
 800315a:	ed97 6a03 	vldr	s12, [r7, #12]
 800315e:	edd7 6a01 	vldr	s13, [r7, #4]
 8003162:	ed97 7a02 	vldr	s14, [r7, #8]
 8003166:	edd7 7a03 	vldr	s15, [r7, #12]
 800316a:	eef0 1a45 	vmov.f32	s3, s10
 800316e:	eeb0 2a65 	vmov.f32	s4, s11
 8003172:	eef0 2a46 	vmov.f32	s5, s12
 8003176:	eeb0 0a66 	vmov.f32	s0, s13
 800317a:	eef0 0a47 	vmov.f32	s1, s14
 800317e:	eeb0 1a67 	vmov.f32	s2, s15
 8003182:	f7ff ff23 	bl	8002fcc <FusionVectorHadamardProduct>
 8003186:	eef0 6a40 	vmov.f32	s13, s0
 800318a:	eeb0 7a60 	vmov.f32	s14, s1
 800318e:	eef0 7a41 	vmov.f32	s15, s2
 8003192:	edc7 6a05 	vstr	s13, [r7, #20]
 8003196:	ed87 7a06 	vstr	s14, [r7, #24]
 800319a:	edc7 7a07 	vstr	s15, [r7, #28]
 800319e:	edd7 6a05 	vldr	s13, [r7, #20]
 80031a2:	ed97 7a06 	vldr	s14, [r7, #24]
 80031a6:	edd7 7a07 	vldr	s15, [r7, #28]
 80031aa:	eeb0 0a66 	vmov.f32	s0, s13
 80031ae:	eef0 0a47 	vmov.f32	s1, s14
 80031b2:	eeb0 1a67 	vmov.f32	s2, s15
 80031b6:	f7ff fea5 	bl	8002f04 <FusionVectorSum>
 80031ba:	eef0 7a40 	vmov.f32	s15, s0
}
 80031be:	eeb0 0a67 	vmov.f32	s0, s15
 80031c2:	3720      	adds	r7, #32
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <FusionVectorNormalise>:
static inline FusionVector FusionVectorNormalise(const FusionVector vector) {
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b08c      	sub	sp, #48	; 0x30
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	eef0 6a40 	vmov.f32	s13, s0
 80031d2:	eeb0 7a60 	vmov.f32	s14, s1
 80031d6:	eef0 7a41 	vmov.f32	s15, s2
 80031da:	edc7 6a05 	vstr	s13, [r7, #20]
 80031de:	ed87 7a06 	vstr	s14, [r7, #24]
 80031e2:	edc7 7a07 	vstr	s15, [r7, #28]
    const float magnitudeReciprocal = FusionFastInverseSqrt(FusionVectorMagnitudeSquared(vector));
 80031e6:	edd7 6a05 	vldr	s13, [r7, #20]
 80031ea:	ed97 7a06 	vldr	s14, [r7, #24]
 80031ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80031f2:	eeb0 0a66 	vmov.f32	s0, s13
 80031f6:	eef0 0a47 	vmov.f32	s1, s14
 80031fa:	eeb0 1a67 	vmov.f32	s2, s15
 80031fe:	f7ff ff99 	bl	8003134 <FusionVectorMagnitudeSquared>
 8003202:	eef0 7a40 	vmov.f32	s15, s0
 8003206:	eeb0 0a67 	vmov.f32	s0, s15
 800320a:	f7ff fe4b 	bl	8002ea4 <FusionFastInverseSqrt>
 800320e:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
    return FusionVectorMultiplyScalar(vector, magnitudeReciprocal);
 8003212:	edd7 6a05 	vldr	s13, [r7, #20]
 8003216:	ed97 7a06 	vldr	s14, [r7, #24]
 800321a:	edd7 7a07 	vldr	s15, [r7, #28]
 800321e:	edd7 1a0b 	vldr	s3, [r7, #44]	; 0x2c
 8003222:	eeb0 0a66 	vmov.f32	s0, s13
 8003226:	eef0 0a47 	vmov.f32	s1, s14
 800322a:	eeb0 1a67 	vmov.f32	s2, s15
 800322e:	f7ff fe89 	bl	8002f44 <FusionVectorMultiplyScalar>
 8003232:	eef0 6a40 	vmov.f32	s13, s0
 8003236:	eeb0 7a60 	vmov.f32	s14, s1
 800323a:	eef0 7a41 	vmov.f32	s15, s2
 800323e:	edc7 6a08 	vstr	s13, [r7, #32]
 8003242:	ed87 7a09 	vstr	s14, [r7, #36]	; 0x24
 8003246:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 800324a:	6a39      	ldr	r1, [r7, #32]
 800324c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800324e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003250:	ee06 1a90 	vmov	s13, r1
 8003254:	ee07 2a10 	vmov	s14, r2
 8003258:	ee07 3a90 	vmov	s15, r3
}
 800325c:	eeb0 0a66 	vmov.f32	s0, s13
 8003260:	eef0 0a47 	vmov.f32	s1, s14
 8003264:	eeb0 1a67 	vmov.f32	s2, s15
 8003268:	3730      	adds	r7, #48	; 0x30
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
	...

08003270 <FusionCompassCalculateHeading>:
 * @param convention Earth axes convention.
 * @param accelerometer Accelerometer measurement in any calibrated units.
 * @param magnetometer Magnetometer measurement in any calibrated units.
 * @return Heading angle in degrees.
 */
float FusionCompassCalculateHeading(const FusionConvention convention, const FusionVector accelerometer, const FusionVector magnetometer) {
 8003270:	b580      	push	{r7, lr}
 8003272:	b0b2      	sub	sp, #200	; 0xc8
 8003274:	af00      	add	r7, sp, #0
 8003276:	4603      	mov	r3, r0
 8003278:	eeb0 5a40 	vmov.f32	s10, s0
 800327c:	eef0 5a60 	vmov.f32	s11, s1
 8003280:	eeb0 6a41 	vmov.f32	s12, s2
 8003284:	eef0 6a61 	vmov.f32	s13, s3
 8003288:	eeb0 7a42 	vmov.f32	s14, s4
 800328c:	eef0 7a62 	vmov.f32	s15, s5
 8003290:	77fb      	strb	r3, [r7, #31]
 8003292:	ed87 5a04 	vstr	s10, [r7, #16]
 8003296:	edc7 5a05 	vstr	s11, [r7, #20]
 800329a:	ed87 6a06 	vstr	s12, [r7, #24]
 800329e:	edc7 6a01 	vstr	s13, [r7, #4]
 80032a2:	ed87 7a02 	vstr	s14, [r7, #8]
 80032a6:	edc7 7a03 	vstr	s15, [r7, #12]
    switch (convention) {
 80032aa:	7ffb      	ldrb	r3, [r7, #31]
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	f000 814b 	beq.w	8003548 <FusionCompassCalculateHeading+0x2d8>
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	f300 81f7 	bgt.w	80036a6 <FusionCompassCalculateHeading+0x436>
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d003      	beq.n	80032c4 <FusionCompassCalculateHeading+0x54>
 80032bc:	2b01      	cmp	r3, #1
 80032be:	f000 8094 	beq.w	80033ea <FusionCompassCalculateHeading+0x17a>
 80032c2:	e1f0      	b.n	80036a6 <FusionCompassCalculateHeading+0x436>
        case FusionConventionNwu: {
            const FusionVector west = FusionVectorNormalise(FusionVectorCrossProduct(accelerometer, magnetometer));
 80032c4:	ed97 5a01 	vldr	s10, [r7, #4]
 80032c8:	edd7 5a02 	vldr	s11, [r7, #8]
 80032cc:	ed97 6a03 	vldr	s12, [r7, #12]
 80032d0:	edd7 6a04 	vldr	s13, [r7, #16]
 80032d4:	ed97 7a05 	vldr	s14, [r7, #20]
 80032d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80032dc:	eef0 1a45 	vmov.f32	s3, s10
 80032e0:	eeb0 2a65 	vmov.f32	s4, s11
 80032e4:	eef0 2a46 	vmov.f32	s5, s12
 80032e8:	eeb0 0a66 	vmov.f32	s0, s13
 80032ec:	eef0 0a47 	vmov.f32	s1, s14
 80032f0:	eeb0 1a67 	vmov.f32	s2, s15
 80032f4:	f7ff feb8 	bl	8003068 <FusionVectorCrossProduct>
 80032f8:	eef0 6a40 	vmov.f32	s13, s0
 80032fc:	eeb0 7a60 	vmov.f32	s14, s1
 8003300:	eef0 7a41 	vmov.f32	s15, s2
 8003304:	edc7 6a20 	vstr	s13, [r7, #128]	; 0x80
 8003308:	ed87 7a21 	vstr	s14, [r7, #132]	; 0x84
 800330c:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
 8003310:	edd7 6a20 	vldr	s13, [r7, #128]	; 0x80
 8003314:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 8003318:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800331c:	eeb0 0a66 	vmov.f32	s0, s13
 8003320:	eef0 0a47 	vmov.f32	s1, s14
 8003324:	eeb0 1a67 	vmov.f32	s2, s15
 8003328:	f7ff ff4e 	bl	80031c8 <FusionVectorNormalise>
 800332c:	eef0 6a40 	vmov.f32	s13, s0
 8003330:	eeb0 7a60 	vmov.f32	s14, s1
 8003334:	eef0 7a41 	vmov.f32	s15, s2
 8003338:	edc7 6a1d 	vstr	s13, [r7, #116]	; 0x74
 800333c:	ed87 7a1e 	vstr	s14, [r7, #120]	; 0x78
 8003340:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
            const FusionVector north = FusionVectorNormalise(FusionVectorCrossProduct(west, accelerometer));
 8003344:	ed97 5a04 	vldr	s10, [r7, #16]
 8003348:	edd7 5a05 	vldr	s11, [r7, #20]
 800334c:	ed97 6a06 	vldr	s12, [r7, #24]
 8003350:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 8003354:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8003358:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800335c:	eef0 1a45 	vmov.f32	s3, s10
 8003360:	eeb0 2a65 	vmov.f32	s4, s11
 8003364:	eef0 2a46 	vmov.f32	s5, s12
 8003368:	eeb0 0a66 	vmov.f32	s0, s13
 800336c:	eef0 0a47 	vmov.f32	s1, s14
 8003370:	eeb0 1a67 	vmov.f32	s2, s15
 8003374:	f7ff fe78 	bl	8003068 <FusionVectorCrossProduct>
 8003378:	eef0 6a40 	vmov.f32	s13, s0
 800337c:	eeb0 7a60 	vmov.f32	s14, s1
 8003380:	eef0 7a41 	vmov.f32	s15, s2
 8003384:	edc7 6a23 	vstr	s13, [r7, #140]	; 0x8c
 8003388:	ed87 7a24 	vstr	s14, [r7, #144]	; 0x90
 800338c:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
 8003390:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 8003394:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8003398:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800339c:	eeb0 0a66 	vmov.f32	s0, s13
 80033a0:	eef0 0a47 	vmov.f32	s1, s14
 80033a4:	eeb0 1a67 	vmov.f32	s2, s15
 80033a8:	f7ff ff0e 	bl	80031c8 <FusionVectorNormalise>
 80033ac:	eef0 6a40 	vmov.f32	s13, s0
 80033b0:	eeb0 7a60 	vmov.f32	s14, s1
 80033b4:	eef0 7a41 	vmov.f32	s15, s2
 80033b8:	edc7 6a1a 	vstr	s13, [r7, #104]	; 0x68
 80033bc:	ed87 7a1b 	vstr	s14, [r7, #108]	; 0x6c
 80033c0:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
            return FusionRadiansToDegrees(atan2f(west.axis.x, north.axis.x));
 80033c4:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80033c8:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 80033cc:	eef0 0a47 	vmov.f32	s1, s14
 80033d0:	eeb0 0a67 	vmov.f32	s0, s15
 80033d4:	f00f fbc0 	bl	8012b58 <atan2f>
 80033d8:	eef0 7a40 	vmov.f32	s15, s0
 80033dc:	eeb0 0a67 	vmov.f32	s0, s15
 80033e0:	f7ff fd4c 	bl	8002e7c <FusionRadiansToDegrees>
 80033e4:	eef0 7a40 	vmov.f32	s15, s0
 80033e8:	e15f      	b.n	80036aa <FusionCompassCalculateHeading+0x43a>
        }
        case FusionConventionEnu: {
            const FusionVector west = FusionVectorNormalise(FusionVectorCrossProduct(accelerometer, magnetometer));
 80033ea:	ed97 5a01 	vldr	s10, [r7, #4]
 80033ee:	edd7 5a02 	vldr	s11, [r7, #8]
 80033f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80033f6:	edd7 6a04 	vldr	s13, [r7, #16]
 80033fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80033fe:	edd7 7a06 	vldr	s15, [r7, #24]
 8003402:	eef0 1a45 	vmov.f32	s3, s10
 8003406:	eeb0 2a65 	vmov.f32	s4, s11
 800340a:	eef0 2a46 	vmov.f32	s5, s12
 800340e:	eeb0 0a66 	vmov.f32	s0, s13
 8003412:	eef0 0a47 	vmov.f32	s1, s14
 8003416:	eeb0 1a67 	vmov.f32	s2, s15
 800341a:	f7ff fe25 	bl	8003068 <FusionVectorCrossProduct>
 800341e:	eef0 6a40 	vmov.f32	s13, s0
 8003422:	eeb0 7a60 	vmov.f32	s14, s1
 8003426:	eef0 7a41 	vmov.f32	s15, s2
 800342a:	edc7 6a26 	vstr	s13, [r7, #152]	; 0x98
 800342e:	ed87 7a27 	vstr	s14, [r7, #156]	; 0x9c
 8003432:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
 8003436:	edd7 6a26 	vldr	s13, [r7, #152]	; 0x98
 800343a:	ed97 7a27 	vldr	s14, [r7, #156]	; 0x9c
 800343e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003442:	eeb0 0a66 	vmov.f32	s0, s13
 8003446:	eef0 0a47 	vmov.f32	s1, s14
 800344a:	eeb0 1a67 	vmov.f32	s2, s15
 800344e:	f7ff febb 	bl	80031c8 <FusionVectorNormalise>
 8003452:	eef0 6a40 	vmov.f32	s13, s0
 8003456:	eeb0 7a60 	vmov.f32	s14, s1
 800345a:	eef0 7a41 	vmov.f32	s15, s2
 800345e:	edc7 6a17 	vstr	s13, [r7, #92]	; 0x5c
 8003462:	ed87 7a18 	vstr	s14, [r7, #96]	; 0x60
 8003466:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
            const FusionVector north = FusionVectorNormalise(FusionVectorCrossProduct(west, accelerometer));
 800346a:	ed97 5a04 	vldr	s10, [r7, #16]
 800346e:	edd7 5a05 	vldr	s11, [r7, #20]
 8003472:	ed97 6a06 	vldr	s12, [r7, #24]
 8003476:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 800347a:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800347e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8003482:	eef0 1a45 	vmov.f32	s3, s10
 8003486:	eeb0 2a65 	vmov.f32	s4, s11
 800348a:	eef0 2a46 	vmov.f32	s5, s12
 800348e:	eeb0 0a66 	vmov.f32	s0, s13
 8003492:	eef0 0a47 	vmov.f32	s1, s14
 8003496:	eeb0 1a67 	vmov.f32	s2, s15
 800349a:	f7ff fde5 	bl	8003068 <FusionVectorCrossProduct>
 800349e:	eef0 6a40 	vmov.f32	s13, s0
 80034a2:	eeb0 7a60 	vmov.f32	s14, s1
 80034a6:	eef0 7a41 	vmov.f32	s15, s2
 80034aa:	edc7 6a29 	vstr	s13, [r7, #164]	; 0xa4
 80034ae:	ed87 7a2a 	vstr	s14, [r7, #168]	; 0xa8
 80034b2:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
 80034b6:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 80034ba:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 80034be:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80034c2:	eeb0 0a66 	vmov.f32	s0, s13
 80034c6:	eef0 0a47 	vmov.f32	s1, s14
 80034ca:	eeb0 1a67 	vmov.f32	s2, s15
 80034ce:	f7ff fe7b 	bl	80031c8 <FusionVectorNormalise>
 80034d2:	eef0 6a40 	vmov.f32	s13, s0
 80034d6:	eeb0 7a60 	vmov.f32	s14, s1
 80034da:	eef0 7a41 	vmov.f32	s15, s2
 80034de:	edc7 6a14 	vstr	s13, [r7, #80]	; 0x50
 80034e2:	ed87 7a15 	vstr	s14, [r7, #84]	; 0x54
 80034e6:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
            const FusionVector east = FusionVectorMultiplyScalar(west, -1.0f);
 80034ea:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 80034ee:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80034f2:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80034f6:	eeff 1a00 	vmov.f32	s3, #240	; 0xbf800000 -1.0
 80034fa:	eeb0 0a66 	vmov.f32	s0, s13
 80034fe:	eef0 0a47 	vmov.f32	s1, s14
 8003502:	eeb0 1a67 	vmov.f32	s2, s15
 8003506:	f7ff fd1d 	bl	8002f44 <FusionVectorMultiplyScalar>
 800350a:	eef0 6a40 	vmov.f32	s13, s0
 800350e:	eeb0 7a60 	vmov.f32	s14, s1
 8003512:	eef0 7a41 	vmov.f32	s15, s2
 8003516:	edc7 6a11 	vstr	s13, [r7, #68]	; 0x44
 800351a:	ed87 7a12 	vstr	s14, [r7, #72]	; 0x48
 800351e:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
            return FusionRadiansToDegrees(atan2f(north.axis.x, east.axis.x));
 8003522:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8003526:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800352a:	eef0 0a47 	vmov.f32	s1, s14
 800352e:	eeb0 0a67 	vmov.f32	s0, s15
 8003532:	f00f fb11 	bl	8012b58 <atan2f>
 8003536:	eef0 7a40 	vmov.f32	s15, s0
 800353a:	eeb0 0a67 	vmov.f32	s0, s15
 800353e:	f7ff fc9d 	bl	8002e7c <FusionRadiansToDegrees>
 8003542:	eef0 7a40 	vmov.f32	s15, s0
 8003546:	e0b0      	b.n	80036aa <FusionCompassCalculateHeading+0x43a>
        }
        case FusionConventionNed: {
            const FusionVector up = FusionVectorMultiplyScalar(accelerometer, -1.0f);
 8003548:	edd7 6a04 	vldr	s13, [r7, #16]
 800354c:	ed97 7a05 	vldr	s14, [r7, #20]
 8003550:	edd7 7a06 	vldr	s15, [r7, #24]
 8003554:	eeff 1a00 	vmov.f32	s3, #240	; 0xbf800000 -1.0
 8003558:	eeb0 0a66 	vmov.f32	s0, s13
 800355c:	eef0 0a47 	vmov.f32	s1, s14
 8003560:	eeb0 1a67 	vmov.f32	s2, s15
 8003564:	f7ff fcee 	bl	8002f44 <FusionVectorMultiplyScalar>
 8003568:	eef0 6a40 	vmov.f32	s13, s0
 800356c:	eeb0 7a60 	vmov.f32	s14, s1
 8003570:	eef0 7a41 	vmov.f32	s15, s2
 8003574:	edc7 6a0e 	vstr	s13, [r7, #56]	; 0x38
 8003578:	ed87 7a0f 	vstr	s14, [r7, #60]	; 0x3c
 800357c:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
            const FusionVector west = FusionVectorNormalise(FusionVectorCrossProduct(up, magnetometer));
 8003580:	ed97 5a01 	vldr	s10, [r7, #4]
 8003584:	edd7 5a02 	vldr	s11, [r7, #8]
 8003588:	ed97 6a03 	vldr	s12, [r7, #12]
 800358c:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8003590:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003594:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003598:	eef0 1a45 	vmov.f32	s3, s10
 800359c:	eeb0 2a65 	vmov.f32	s4, s11
 80035a0:	eef0 2a46 	vmov.f32	s5, s12
 80035a4:	eeb0 0a66 	vmov.f32	s0, s13
 80035a8:	eef0 0a47 	vmov.f32	s1, s14
 80035ac:	eeb0 1a67 	vmov.f32	s2, s15
 80035b0:	f7ff fd5a 	bl	8003068 <FusionVectorCrossProduct>
 80035b4:	eef0 6a40 	vmov.f32	s13, s0
 80035b8:	eeb0 7a60 	vmov.f32	s14, s1
 80035bc:	eef0 7a41 	vmov.f32	s15, s2
 80035c0:	edc7 6a2c 	vstr	s13, [r7, #176]	; 0xb0
 80035c4:	ed87 7a2d 	vstr	s14, [r7, #180]	; 0xb4
 80035c8:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
 80035cc:	edd7 6a2c 	vldr	s13, [r7, #176]	; 0xb0
 80035d0:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80035d4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80035d8:	eeb0 0a66 	vmov.f32	s0, s13
 80035dc:	eef0 0a47 	vmov.f32	s1, s14
 80035e0:	eeb0 1a67 	vmov.f32	s2, s15
 80035e4:	f7ff fdf0 	bl	80031c8 <FusionVectorNormalise>
 80035e8:	eef0 6a40 	vmov.f32	s13, s0
 80035ec:	eeb0 7a60 	vmov.f32	s14, s1
 80035f0:	eef0 7a41 	vmov.f32	s15, s2
 80035f4:	edc7 6a0b 	vstr	s13, [r7, #44]	; 0x2c
 80035f8:	ed87 7a0c 	vstr	s14, [r7, #48]	; 0x30
 80035fc:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            const FusionVector north = FusionVectorNormalise(FusionVectorCrossProduct(west, up));
 8003600:	ed97 5a0e 	vldr	s10, [r7, #56]	; 0x38
 8003604:	edd7 5a0f 	vldr	s11, [r7, #60]	; 0x3c
 8003608:	ed97 6a10 	vldr	s12, [r7, #64]	; 0x40
 800360c:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8003610:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8003614:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003618:	eef0 1a45 	vmov.f32	s3, s10
 800361c:	eeb0 2a65 	vmov.f32	s4, s11
 8003620:	eef0 2a46 	vmov.f32	s5, s12
 8003624:	eeb0 0a66 	vmov.f32	s0, s13
 8003628:	eef0 0a47 	vmov.f32	s1, s14
 800362c:	eeb0 1a67 	vmov.f32	s2, s15
 8003630:	f7ff fd1a 	bl	8003068 <FusionVectorCrossProduct>
 8003634:	eef0 6a40 	vmov.f32	s13, s0
 8003638:	eeb0 7a60 	vmov.f32	s14, s1
 800363c:	eef0 7a41 	vmov.f32	s15, s2
 8003640:	edc7 6a2f 	vstr	s13, [r7, #188]	; 0xbc
 8003644:	ed87 7a30 	vstr	s14, [r7, #192]	; 0xc0
 8003648:	edc7 7a31 	vstr	s15, [r7, #196]	; 0xc4
 800364c:	edd7 6a2f 	vldr	s13, [r7, #188]	; 0xbc
 8003650:	ed97 7a30 	vldr	s14, [r7, #192]	; 0xc0
 8003654:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 8003658:	eeb0 0a66 	vmov.f32	s0, s13
 800365c:	eef0 0a47 	vmov.f32	s1, s14
 8003660:	eeb0 1a67 	vmov.f32	s2, s15
 8003664:	f7ff fdb0 	bl	80031c8 <FusionVectorNormalise>
 8003668:	eef0 6a40 	vmov.f32	s13, s0
 800366c:	eeb0 7a60 	vmov.f32	s14, s1
 8003670:	eef0 7a41 	vmov.f32	s15, s2
 8003674:	edc7 6a08 	vstr	s13, [r7, #32]
 8003678:	ed87 7a09 	vstr	s14, [r7, #36]	; 0x24
 800367c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            return FusionRadiansToDegrees(atan2f(west.axis.x, north.axis.x));
 8003680:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003684:	ed97 7a08 	vldr	s14, [r7, #32]
 8003688:	eef0 0a47 	vmov.f32	s1, s14
 800368c:	eeb0 0a67 	vmov.f32	s0, s15
 8003690:	f00f fa62 	bl	8012b58 <atan2f>
 8003694:	eef0 7a40 	vmov.f32	s15, s0
 8003698:	eeb0 0a67 	vmov.f32	s0, s15
 800369c:	f7ff fbee 	bl	8002e7c <FusionRadiansToDegrees>
 80036a0:	eef0 7a40 	vmov.f32	s15, s0
 80036a4:	e001      	b.n	80036aa <FusionCompassCalculateHeading+0x43a>
        }
    }
    return 0; // avoid compiler warning
 80036a6:	eddf 7a03 	vldr	s15, [pc, #12]	; 80036b4 <FusionCompassCalculateHeading+0x444>
}
 80036aa:	eeb0 0a67 	vmov.f32	s0, s15
 80036ae:	37c8      	adds	r7, #200	; 0xc8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	00000000 	.word	0x00000000

080036b8 <FusionOffsetInitialise>:
/**
 * @brief Initialises the gyroscope offset algorithm.
 * @param offset Gyroscope offset algorithm structure.
 * @param sampleRate Sample rate in Hz.
 */
void FusionOffsetInitialise(FusionOffset *const offset, const unsigned int sampleRate) {
 80036b8:	b480      	push	{r7}
 80036ba:	b087      	sub	sp, #28
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	6039      	str	r1, [r7, #0]
    offset->filterCoefficient = 2.0f * (float) M_PI * CUTOFF_FREQUENCY * (1.0f / (float) sampleRate);
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	ee07 3a90 	vmov	s15, r3
 80036c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80036cc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80036d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036d4:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8003718 <FusionOffsetInitialise+0x60>
 80036d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	edc3 7a00 	vstr	s15, [r3]
    offset->timeout = TIMEOUT * sampleRate;
 80036e2:	683a      	ldr	r2, [r7, #0]
 80036e4:	4613      	mov	r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	441a      	add	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	605a      	str	r2, [r3, #4]
    offset->timer = 0;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	609a      	str	r2, [r3, #8]
    offset->gyroscopeOffset = FUSION_VECTOR_ZERO;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f04f 0200 	mov.w	r2, #0
 80036fa:	60da      	str	r2, [r3, #12]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f04f 0200 	mov.w	r2, #0
 8003702:	611a      	str	r2, [r3, #16]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f04f 0200 	mov.w	r2, #0
 800370a:	615a      	str	r2, [r3, #20]
}
 800370c:	bf00      	nop
 800370e:	371c      	adds	r7, #28
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr
 8003718:	3e00adfd 	.word	0x3e00adfd

0800371c <ublox_i2c_bus_init>:
static uint8_t gps_loss_count = 0;

uint8_t gps_data_backup_flag = 0;   //Flag to enable gps data backup only on boot.


uint8_t ublox_i2c_bus_init(void){
 800371c:	b580      	push	{r7, lr}
 800371e:	af00      	add	r7, sp, #0
	hi2c1.Instance = I2C1;
 8003720:	4b1b      	ldr	r3, [pc, #108]	; (8003790 <ublox_i2c_bus_init+0x74>)
 8003722:	4a1c      	ldr	r2, [pc, #112]	; (8003794 <ublox_i2c_bus_init+0x78>)
 8003724:	601a      	str	r2, [r3, #0]
//	hi2c1.Init.Timing = 0x00B03FDB; 400KB i2c speed
	hi2c1.Init.Timing = 0x307075B1;	//100KB i2c speed
 8003726:	4b1a      	ldr	r3, [pc, #104]	; (8003790 <ublox_i2c_bus_init+0x74>)
 8003728:	4a1b      	ldr	r2, [pc, #108]	; (8003798 <ublox_i2c_bus_init+0x7c>)
 800372a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 800372c:	4b18      	ldr	r3, [pc, #96]	; (8003790 <ublox_i2c_bus_init+0x74>)
 800372e:	2200      	movs	r2, #0
 8003730:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003732:	4b17      	ldr	r3, [pc, #92]	; (8003790 <ublox_i2c_bus_init+0x74>)
 8003734:	2201      	movs	r2, #1
 8003736:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003738:	4b15      	ldr	r3, [pc, #84]	; (8003790 <ublox_i2c_bus_init+0x74>)
 800373a:	2200      	movs	r2, #0
 800373c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800373e:	4b14      	ldr	r3, [pc, #80]	; (8003790 <ublox_i2c_bus_init+0x74>)
 8003740:	2200      	movs	r2, #0
 8003742:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003744:	4b12      	ldr	r3, [pc, #72]	; (8003790 <ublox_i2c_bus_init+0x74>)
 8003746:	2200      	movs	r2, #0
 8003748:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800374a:	4b11      	ldr	r3, [pc, #68]	; (8003790 <ublox_i2c_bus_init+0x74>)
 800374c:	2200      	movs	r2, #0
 800374e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003750:	4b0f      	ldr	r3, [pc, #60]	; (8003790 <ublox_i2c_bus_init+0x74>)
 8003752:	2200      	movs	r2, #0
 8003754:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003756:	480e      	ldr	r0, [pc, #56]	; (8003790 <ublox_i2c_bus_init+0x74>)
 8003758:	f003 fc19 	bl	8006f8e <HAL_I2C_Init>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <ublox_i2c_bus_init+0x4a>
	{
	return 1;
 8003762:	2301      	movs	r3, #1
 8003764:	e012      	b.n	800378c <ublox_i2c_bus_init+0x70>
	}

	/** Configure Analogue filter
	*/
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003766:	2100      	movs	r1, #0
 8003768:	4809      	ldr	r0, [pc, #36]	; (8003790 <ublox_i2c_bus_init+0x74>)
 800376a:	f004 fbf1 	bl	8007f50 <HAL_I2CEx_ConfigAnalogFilter>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d001      	beq.n	8003778 <ublox_i2c_bus_init+0x5c>
	{
	return 2;
 8003774:	2302      	movs	r3, #2
 8003776:	e009      	b.n	800378c <ublox_i2c_bus_init+0x70>
	}

	/** Configure Digital filter
	*/
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003778:	2100      	movs	r1, #0
 800377a:	4805      	ldr	r0, [pc, #20]	; (8003790 <ublox_i2c_bus_init+0x74>)
 800377c:	f004 fc33 	bl	8007fe6 <HAL_I2CEx_ConfigDigitalFilter>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d001      	beq.n	800378a <ublox_i2c_bus_init+0x6e>
	{
	return 3;
 8003786:	2303      	movs	r3, #3
 8003788:	e000      	b.n	800378c <ublox_i2c_bus_init+0x70>
	}
	return 0;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	bd80      	pop	{r7, pc}
 8003790:	200002c4 	.word	0x200002c4
 8003794:	40005400 	.word	0x40005400
 8003798:	307075b1 	.word	0x307075b1

0800379c <ublox_tick>:


void ublox_tick(void){
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 80037a2:	2300      	movs	r3, #0
 80037a4:	71fb      	strb	r3, [r7, #7]
    res = ubloxRead();
 80037a6:	f000 f959 	bl	8003a5c <ubloxRead>
 80037aa:	4603      	mov	r3, r0
 80037ac:	71fb      	strb	r3, [r7, #7]
    if ((res == 8) || (res==10)){
 80037ae:	79fb      	ldrb	r3, [r7, #7]
 80037b0:	2b08      	cmp	r3, #8
 80037b2:	d005      	beq.n	80037c0 <ublox_tick+0x24>
 80037b4:	79fb      	ldrb	r3, [r7, #7]
 80037b6:	2b0a      	cmp	r3, #10
 80037b8:	d002      	beq.n	80037c0 <ublox_tick+0x24>
        uart_write_debug("Failed to read\r\n",UART_NYX);
#endif
        return;
    }
    else{
        parseNMEA();
 80037ba:	f000 f9ad 	bl	8003b18 <parseNMEA>
 80037be:	e000      	b.n	80037c2 <ublox_tick+0x26>
        return;
 80037c0:	bf00      	nop
    }
}
 80037c2:	3708      	adds	r7, #8
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <ublox_transmit_rtc>:

void ublox_transmit_rtc(uint8_t cmd, UART_select device){
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	4603      	mov	r3, r0
 80037d0:	460a      	mov	r2, r1
 80037d2:	71fb      	strb	r3, [r7, #7]
 80037d4:	4613      	mov	r3, r2
 80037d6:	71bb      	strb	r3, [r7, #6]
    transmitMessage(gps_data.timestamp, 9, cmd, device);
 80037d8:	79fa      	ldrb	r2, [r7, #7]
 80037da:	79bb      	ldrb	r3, [r7, #6]
 80037dc:	2109      	movs	r1, #9
 80037de:	4803      	ldr	r0, [pc, #12]	; (80037ec <ublox_transmit_rtc+0x24>)
 80037e0:	f001 fda8 	bl	8005334 <transmitMessage>
}
 80037e4:	bf00      	nop
 80037e6:	3708      	adds	r7, #8
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	20000363 	.word	0x20000363

080037f0 <ublox_transmit_message>:

void ublox_transmit_message(uint8_t cmd, UART_select device){
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b086      	sub	sp, #24
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	460a      	mov	r2, r1
 80037fa:	71fb      	strb	r3, [r7, #7]
 80037fc:	4613      	mov	r3, r2
 80037fe:	71bb      	strb	r3, [r7, #6]
    uint8_t message[12] = {0};
 8003800:	2300      	movs	r3, #0
 8003802:	60fb      	str	r3, [r7, #12]
 8003804:	f107 0310 	add.w	r3, r7, #16
 8003808:	2200      	movs	r2, #0
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	605a      	str	r2, [r3, #4]
    message[0] = (gps_data.latitude & 0xFF000000) >> 24;
 800380e:	4b22      	ldr	r3, [pc, #136]	; (8003898 <ublox_transmit_message+0xa8>)
 8003810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003812:	0e1b      	lsrs	r3, r3, #24
 8003814:	b2db      	uxtb	r3, r3
 8003816:	733b      	strb	r3, [r7, #12]
    message[1] = (gps_data.latitude & 0x00FF0000) >> 16;
 8003818:	4b1f      	ldr	r3, [pc, #124]	; (8003898 <ublox_transmit_message+0xa8>)
 800381a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800381c:	141b      	asrs	r3, r3, #16
 800381e:	b2db      	uxtb	r3, r3
 8003820:	737b      	strb	r3, [r7, #13]
    message[2] = (gps_data.latitude & 0x0000FF00) >> 8;
 8003822:	4b1d      	ldr	r3, [pc, #116]	; (8003898 <ublox_transmit_message+0xa8>)
 8003824:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003826:	121b      	asrs	r3, r3, #8
 8003828:	b2db      	uxtb	r3, r3
 800382a:	73bb      	strb	r3, [r7, #14]
    message[3] = (gps_data.latitude & 0x000000FF);
 800382c:	4b1a      	ldr	r3, [pc, #104]	; (8003898 <ublox_transmit_message+0xa8>)
 800382e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003830:	b2db      	uxtb	r3, r3
 8003832:	73fb      	strb	r3, [r7, #15]
    message[4] = (gps_data.longtitude & 0xFF000000) >> 24;
 8003834:	4b18      	ldr	r3, [pc, #96]	; (8003898 <ublox_transmit_message+0xa8>)
 8003836:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003838:	0e1b      	lsrs	r3, r3, #24
 800383a:	b2db      	uxtb	r3, r3
 800383c:	743b      	strb	r3, [r7, #16]
    message[5] = (gps_data.longtitude & 0x00FF0000) >> 16;
 800383e:	4b16      	ldr	r3, [pc, #88]	; (8003898 <ublox_transmit_message+0xa8>)
 8003840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003842:	141b      	asrs	r3, r3, #16
 8003844:	b2db      	uxtb	r3, r3
 8003846:	747b      	strb	r3, [r7, #17]
    message[6] = (gps_data.longtitude & 0x0000FF00) >> 8;
 8003848:	4b13      	ldr	r3, [pc, #76]	; (8003898 <ublox_transmit_message+0xa8>)
 800384a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800384c:	121b      	asrs	r3, r3, #8
 800384e:	b2db      	uxtb	r3, r3
 8003850:	74bb      	strb	r3, [r7, #18]
    message[7] = (gps_data.longtitude & 0x000000FF);
 8003852:	4b11      	ldr	r3, [pc, #68]	; (8003898 <ublox_transmit_message+0xa8>)
 8003854:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003856:	b2db      	uxtb	r3, r3
 8003858:	74fb      	strb	r3, [r7, #19]
    message[8] = (gps_data.altitude & 0xFF000000) >> 24;
 800385a:	4b0f      	ldr	r3, [pc, #60]	; (8003898 <ublox_transmit_message+0xa8>)
 800385c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800385e:	0e1b      	lsrs	r3, r3, #24
 8003860:	b2db      	uxtb	r3, r3
 8003862:	753b      	strb	r3, [r7, #20]
    message[9] = (gps_data.altitude & 0x00FF0000) >> 16;
 8003864:	4b0c      	ldr	r3, [pc, #48]	; (8003898 <ublox_transmit_message+0xa8>)
 8003866:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003868:	141b      	asrs	r3, r3, #16
 800386a:	b2db      	uxtb	r3, r3
 800386c:	757b      	strb	r3, [r7, #21]
    message[10] = (gps_data.altitude & 0x0000FF00) >> 8;
 800386e:	4b0a      	ldr	r3, [pc, #40]	; (8003898 <ublox_transmit_message+0xa8>)
 8003870:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003872:	121b      	asrs	r3, r3, #8
 8003874:	b2db      	uxtb	r3, r3
 8003876:	75bb      	strb	r3, [r7, #22]
    message[11] = (gps_data.altitude & 0x000000FF);
 8003878:	4b07      	ldr	r3, [pc, #28]	; (8003898 <ublox_transmit_message+0xa8>)
 800387a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800387c:	b2db      	uxtb	r3, r3
 800387e:	75fb      	strb	r3, [r7, #23]
    transmitMessage(message, 12, cmd, device);
 8003880:	79fa      	ldrb	r2, [r7, #7]
 8003882:	79bb      	ldrb	r3, [r7, #6]
 8003884:	f107 000c 	add.w	r0, r7, #12
 8003888:	210c      	movs	r1, #12
 800388a:	f001 fd53 	bl	8005334 <transmitMessage>
}
 800388e:	bf00      	nop
 8003890:	3718      	adds	r7, #24
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	20000318 	.word	0x20000318

0800389c <ubloxInit>:

UBLOX_transResult ubloxInit(void){
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
	UBLOX_transResult ret;
	uint8_t res[10] = {0};
 80038a2:	2300      	movs	r3, #0
 80038a4:	607b      	str	r3, [r7, #4]
 80038a6:	f107 0308 	add.w	r3, r7, #8
 80038aa:	2200      	movs	r2, #0
 80038ac:	601a      	str	r2, [r3, #0]
 80038ae:	809a      	strh	r2, [r3, #4]
    ret = setPortOutput(COM_PORT_I2C, COM_TYPE_NMEA);
 80038b0:	2102      	movs	r1, #2
 80038b2:	2000      	movs	r0, #0
 80038b4:	f000 fb40 	bl	8003f38 <setPortOutput>
 80038b8:	4603      	mov	r3, r0
 80038ba:	73fb      	strb	r3, [r7, #15]
    if (ret != ACK){
 80038bc:	7bfb      	ldrb	r3, [r7, #15]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d00a      	beq.n	80038d8 <ubloxInit+0x3c>
    	sprintf(res, " POUT:%d\r\n,", ret);
 80038c2:	7bfa      	ldrb	r2, [r7, #15]
 80038c4:	1d3b      	adds	r3, r7, #4
 80038c6:	495d      	ldr	r1, [pc, #372]	; (8003a3c <ubloxInit+0x1a0>)
 80038c8:	4618      	mov	r0, r3
 80038ca:	f00c fef9 	bl	80106c0 <siprintf>
		uart_write_debug(res, 50);
 80038ce:	1d3b      	adds	r3, r7, #4
 80038d0:	2132      	movs	r1, #50	; 0x32
 80038d2:	4618      	mov	r0, r3
 80038d4:	f002 fde8 	bl	80064a8 <uart_write_debug>
    }
    HAL_Delay(10);
 80038d8:	200a      	movs	r0, #10
 80038da:	f002 ffaf 	bl	800683c <HAL_Delay>
    ret = configureNMEA(UBX_CLASS_NMEA, UBX_NMEA_GLL, NMEA_GGL_RATE, COM_PORT_I2C);
 80038de:	2300      	movs	r3, #0
 80038e0:	2200      	movs	r2, #0
 80038e2:	2101      	movs	r1, #1
 80038e4:	20f0      	movs	r0, #240	; 0xf0
 80038e6:	f000 fb57 	bl	8003f98 <configureNMEA>
 80038ea:	4603      	mov	r3, r0
 80038ec:	73fb      	strb	r3, [r7, #15]
    if (ret != ACK){
 80038ee:	7bfb      	ldrb	r3, [r7, #15]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d00a      	beq.n	800390a <ubloxInit+0x6e>
    	sprintf(res, " GGL:%d\r\n,", ret);
 80038f4:	7bfa      	ldrb	r2, [r7, #15]
 80038f6:	1d3b      	adds	r3, r7, #4
 80038f8:	4951      	ldr	r1, [pc, #324]	; (8003a40 <ubloxInit+0x1a4>)
 80038fa:	4618      	mov	r0, r3
 80038fc:	f00c fee0 	bl	80106c0 <siprintf>
    	uart_write_debug(res, 50);
 8003900:	1d3b      	adds	r3, r7, #4
 8003902:	2132      	movs	r1, #50	; 0x32
 8003904:	4618      	mov	r0, r3
 8003906:	f002 fdcf 	bl	80064a8 <uart_write_debug>
    }
    HAL_Delay(10);
 800390a:	200a      	movs	r0, #10
 800390c:	f002 ff96 	bl	800683c <HAL_Delay>
    ret = configureNMEA(UBX_CLASS_NMEA, UBX_NMEA_GSA, NMEA_GSA_RATE, COM_PORT_I2C);
 8003910:	2300      	movs	r3, #0
 8003912:	2200      	movs	r2, #0
 8003914:	2102      	movs	r1, #2
 8003916:	20f0      	movs	r0, #240	; 0xf0
 8003918:	f000 fb3e 	bl	8003f98 <configureNMEA>
 800391c:	4603      	mov	r3, r0
 800391e:	73fb      	strb	r3, [r7, #15]
    if (ret != ACK){
 8003920:	7bfb      	ldrb	r3, [r7, #15]
 8003922:	2b01      	cmp	r3, #1
 8003924:	d00a      	beq.n	800393c <ubloxInit+0xa0>
    	sprintf(res, " GSA:%d\r\n,", ret);
 8003926:	7bfa      	ldrb	r2, [r7, #15]
 8003928:	1d3b      	adds	r3, r7, #4
 800392a:	4946      	ldr	r1, [pc, #280]	; (8003a44 <ubloxInit+0x1a8>)
 800392c:	4618      	mov	r0, r3
 800392e:	f00c fec7 	bl	80106c0 <siprintf>
		uart_write_debug(res, 50);
 8003932:	1d3b      	adds	r3, r7, #4
 8003934:	2132      	movs	r1, #50	; 0x32
 8003936:	4618      	mov	r0, r3
 8003938:	f002 fdb6 	bl	80064a8 <uart_write_debug>
    }
    HAL_Delay(10);
 800393c:	200a      	movs	r0, #10
 800393e:	f002 ff7d 	bl	800683c <HAL_Delay>
    ret = configureNMEA(UBX_CLASS_NMEA, UBX_NMEA_GSV, NMEA_GSV_RATE, COM_PORT_I2C);
 8003942:	2300      	movs	r3, #0
 8003944:	2200      	movs	r2, #0
 8003946:	2103      	movs	r1, #3
 8003948:	20f0      	movs	r0, #240	; 0xf0
 800394a:	f000 fb25 	bl	8003f98 <configureNMEA>
 800394e:	4603      	mov	r3, r0
 8003950:	73fb      	strb	r3, [r7, #15]
    if (ret != ACK){
 8003952:	7bfb      	ldrb	r3, [r7, #15]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d00a      	beq.n	800396e <ubloxInit+0xd2>
    	sprintf(res, " GSV:%d\r\n,", ret);
 8003958:	7bfa      	ldrb	r2, [r7, #15]
 800395a:	1d3b      	adds	r3, r7, #4
 800395c:	493a      	ldr	r1, [pc, #232]	; (8003a48 <ubloxInit+0x1ac>)
 800395e:	4618      	mov	r0, r3
 8003960:	f00c feae 	bl	80106c0 <siprintf>
		uart_write_debug(res, 50);
 8003964:	1d3b      	adds	r3, r7, #4
 8003966:	2132      	movs	r1, #50	; 0x32
 8003968:	4618      	mov	r0, r3
 800396a:	f002 fd9d 	bl	80064a8 <uart_write_debug>
    }
    HAL_Delay(10);
 800396e:	200a      	movs	r0, #10
 8003970:	f002 ff64 	bl	800683c <HAL_Delay>
    ret = configureNMEA(UBX_CLASS_NMEA, UBX_NMEA_RMC, NMEA_RMC_RATE, COM_PORT_I2C);
 8003974:	2300      	movs	r3, #0
 8003976:	2200      	movs	r2, #0
 8003978:	2104      	movs	r1, #4
 800397a:	20f0      	movs	r0, #240	; 0xf0
 800397c:	f000 fb0c 	bl	8003f98 <configureNMEA>
 8003980:	4603      	mov	r3, r0
 8003982:	73fb      	strb	r3, [r7, #15]
    if (ret != ACK){
 8003984:	7bfb      	ldrb	r3, [r7, #15]
 8003986:	2b01      	cmp	r3, #1
 8003988:	d00a      	beq.n	80039a0 <ubloxInit+0x104>
    	sprintf(res, " RMC:%d\r\n,", ret);
 800398a:	7bfa      	ldrb	r2, [r7, #15]
 800398c:	1d3b      	adds	r3, r7, #4
 800398e:	492f      	ldr	r1, [pc, #188]	; (8003a4c <ubloxInit+0x1b0>)
 8003990:	4618      	mov	r0, r3
 8003992:	f00c fe95 	bl	80106c0 <siprintf>
		uart_write_debug(res, 50);
 8003996:	1d3b      	adds	r3, r7, #4
 8003998:	2132      	movs	r1, #50	; 0x32
 800399a:	4618      	mov	r0, r3
 800399c:	f002 fd84 	bl	80064a8 <uart_write_debug>
    }
    HAL_Delay(10);
 80039a0:	200a      	movs	r0, #10
 80039a2:	f002 ff4b 	bl	800683c <HAL_Delay>
    ret = configureNMEA(UBX_CLASS_NMEA, UBX_NMEA_VTG, NMEA_VTG_RATE, COM_PORT_I2C);
 80039a6:	2300      	movs	r3, #0
 80039a8:	2200      	movs	r2, #0
 80039aa:	2105      	movs	r1, #5
 80039ac:	20f0      	movs	r0, #240	; 0xf0
 80039ae:	f000 faf3 	bl	8003f98 <configureNMEA>
 80039b2:	4603      	mov	r3, r0
 80039b4:	73fb      	strb	r3, [r7, #15]
    if (ret != ACK){
 80039b6:	7bfb      	ldrb	r3, [r7, #15]
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d00a      	beq.n	80039d2 <ubloxInit+0x136>
    	sprintf(res, " VTG:%d\r\n,", ret);
 80039bc:	7bfa      	ldrb	r2, [r7, #15]
 80039be:	1d3b      	adds	r3, r7, #4
 80039c0:	4923      	ldr	r1, [pc, #140]	; (8003a50 <ubloxInit+0x1b4>)
 80039c2:	4618      	mov	r0, r3
 80039c4:	f00c fe7c 	bl	80106c0 <siprintf>
		uart_write_debug(res, 50);
 80039c8:	1d3b      	adds	r3, r7, #4
 80039ca:	2132      	movs	r1, #50	; 0x32
 80039cc:	4618      	mov	r0, r3
 80039ce:	f002 fd6b 	bl	80064a8 <uart_write_debug>
    }
    HAL_Delay(10);
 80039d2:	200a      	movs	r0, #10
 80039d4:	f002 ff32 	bl	800683c <HAL_Delay>
    ret = configureNMEA(UBX_CLASS_NMEA, UBX_NMEA_GGA, NMEA_GGA_RATE, COM_PORT_I2C);
 80039d8:	2300      	movs	r3, #0
 80039da:	2202      	movs	r2, #2
 80039dc:	2100      	movs	r1, #0
 80039de:	20f0      	movs	r0, #240	; 0xf0
 80039e0:	f000 fada 	bl	8003f98 <configureNMEA>
 80039e4:	4603      	mov	r3, r0
 80039e6:	73fb      	strb	r3, [r7, #15]
    if (ret != ACK){
 80039e8:	7bfb      	ldrb	r3, [r7, #15]
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d00a      	beq.n	8003a04 <ubloxInit+0x168>
    	sprintf(res, " GGA:%d\r\n,", ret);
 80039ee:	7bfa      	ldrb	r2, [r7, #15]
 80039f0:	1d3b      	adds	r3, r7, #4
 80039f2:	4918      	ldr	r1, [pc, #96]	; (8003a54 <ubloxInit+0x1b8>)
 80039f4:	4618      	mov	r0, r3
 80039f6:	f00c fe63 	bl	80106c0 <siprintf>
		uart_write_debug(res, 50);
 80039fa:	1d3b      	adds	r3, r7, #4
 80039fc:	2132      	movs	r1, #50	; 0x32
 80039fe:	4618      	mov	r0, r3
 8003a00:	f002 fd52 	bl	80064a8 <uart_write_debug>
    }
    HAL_Delay(10);
 8003a04:	200a      	movs	r0, #10
 8003a06:	f002 ff19 	bl	800683c <HAL_Delay>
    ret = powerManageCfgSet(120);
 8003a0a:	2078      	movs	r0, #120	; 0x78
 8003a0c:	f000 faf6 	bl	8003ffc <powerManageCfgSet>
 8003a10:	4603      	mov	r3, r0
 8003a12:	73fb      	strb	r3, [r7, #15]
    if (ret != ACK){
 8003a14:	7bfb      	ldrb	r3, [r7, #15]
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d00a      	beq.n	8003a30 <ubloxInit+0x194>
		sprintf(res, " PM2:%d\r\n,", ret);
 8003a1a:	7bfa      	ldrb	r2, [r7, #15]
 8003a1c:	1d3b      	adds	r3, r7, #4
 8003a1e:	490e      	ldr	r1, [pc, #56]	; (8003a58 <ubloxInit+0x1bc>)
 8003a20:	4618      	mov	r0, r3
 8003a22:	f00c fe4d 	bl	80106c0 <siprintf>
		uart_write_debug(res, 50);
 8003a26:	1d3b      	adds	r3, r7, #4
 8003a28:	2132      	movs	r1, #50	; 0x32
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f002 fd3c 	bl	80064a8 <uart_write_debug>
    }
	return ret;
 8003a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	08014138 	.word	0x08014138
 8003a40:	08014144 	.word	0x08014144
 8003a44:	08014150 	.word	0x08014150
 8003a48:	0801415c 	.word	0x0801415c
 8003a4c:	08014168 	.word	0x08014168
 8003a50:	08014174 	.word	0x08014174
 8003a54:	08014180 	.word	0x08014180
 8003a58:	0801418c 	.word	0x0801418c

08003a5c <ubloxRead>:

UBLOX_transResult ubloxNmeaGGA_set_refresh_rate(uint8_t seconds){
    return configureNMEA(UBX_CLASS_NMEA, UBX_NMEA_GGA, seconds, COM_PORT_I2C);
}

uint8_t ubloxRead(void){
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af04      	add	r7, sp, #16
    uint8_t res = 0;
 8003a62:	2300      	movs	r3, #0
 8003a64:	717b      	strb	r3, [r7, #5]

    uint16_t num = 0;
 8003a66:	2300      	movs	r3, #0
 8003a68:	80fb      	strh	r3, [r7, #6]
    uint8_t bytes[2] = {0};
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	803b      	strh	r3, [r7, #0]

    res = HAL_I2C_Mem_Read(&hi2c1, UBLOX_M9N, 0xFD, I2C_MEMADD_SIZE_8BIT, bytes, 2, 20);
 8003a6e:	2314      	movs	r3, #20
 8003a70:	9302      	str	r3, [sp, #8]
 8003a72:	2302      	movs	r3, #2
 8003a74:	9301      	str	r3, [sp, #4]
 8003a76:	463b      	mov	r3, r7
 8003a78:	9300      	str	r3, [sp, #0]
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	22fd      	movs	r2, #253	; 0xfd
 8003a7e:	2184      	movs	r1, #132	; 0x84
 8003a80:	4822      	ldr	r0, [pc, #136]	; (8003b0c <ubloxRead+0xb0>)
 8003a82:	f003 fe11 	bl	80076a8 <HAL_I2C_Mem_Read>
 8003a86:	4603      	mov	r3, r0
 8003a88:	717b      	strb	r3, [r7, #5]
    if (res!=HAL_OK)return res;
 8003a8a:	797b      	ldrb	r3, [r7, #5]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d001      	beq.n	8003a94 <ubloxRead+0x38>
 8003a90:	797b      	ldrb	r3, [r7, #5]
 8003a92:	e037      	b.n	8003b04 <ubloxRead+0xa8>
    num  = ((bytes[0] << 8) | bytes[1]);
 8003a94:	783b      	ldrb	r3, [r7, #0]
 8003a96:	021b      	lsls	r3, r3, #8
 8003a98:	b21a      	sxth	r2, r3
 8003a9a:	787b      	ldrb	r3, [r7, #1]
 8003a9c:	b21b      	sxth	r3, r3
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	b21b      	sxth	r3, r3
 8003aa2:	80fb      	strh	r3, [r7, #6]
    memset(bytes, 0, 2);
 8003aa4:	463b      	mov	r3, r7
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f00c f8a6 	bl	800fbfc <memset>
    if (num > 0){
 8003ab0:	88fb      	ldrh	r3, [r7, #6]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d025      	beq.n	8003b02 <ubloxRead+0xa6>
    	if (num>140)num=140;
 8003ab6:	88fb      	ldrh	r3, [r7, #6]
 8003ab8:	2b8c      	cmp	r3, #140	; 0x8c
 8003aba:	d901      	bls.n	8003ac0 <ubloxRead+0x64>
 8003abc:	238c      	movs	r3, #140	; 0x8c
 8003abe:	80fb      	strh	r3, [r7, #6]
        res = HAL_I2C_Mem_Read(&hi2c1, UBLOX_M9N, 0xFF, I2C_MEMADD_SIZE_8BIT, gps_data.sentence, num, 100);
 8003ac0:	2364      	movs	r3, #100	; 0x64
 8003ac2:	9302      	str	r3, [sp, #8]
 8003ac4:	88fb      	ldrh	r3, [r7, #6]
 8003ac6:	9301      	str	r3, [sp, #4]
 8003ac8:	4b11      	ldr	r3, [pc, #68]	; (8003b10 <ubloxRead+0xb4>)
 8003aca:	9300      	str	r3, [sp, #0]
 8003acc:	2301      	movs	r3, #1
 8003ace:	22ff      	movs	r2, #255	; 0xff
 8003ad0:	2184      	movs	r1, #132	; 0x84
 8003ad2:	480e      	ldr	r0, [pc, #56]	; (8003b0c <ubloxRead+0xb0>)
 8003ad4:	f003 fde8 	bl	80076a8 <HAL_I2C_Mem_Read>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	717b      	strb	r3, [r7, #5]
        if ((res != HAL_OK) || (gps_data.sentence[0] != '$')){
 8003adc:	797b      	ldrb	r3, [r7, #5]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d103      	bne.n	8003aea <ubloxRead+0x8e>
 8003ae2:	4b0b      	ldr	r3, [pc, #44]	; (8003b10 <ubloxRead+0xb4>)
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	2b24      	cmp	r3, #36	; 0x24
 8003ae8:	d001      	beq.n	8003aee <ubloxRead+0x92>
                return 10;
 8003aea:	230a      	movs	r3, #10
 8003aec:	e00a      	b.n	8003b04 <ubloxRead+0xa8>
        }
//#ifdef __DEBUG__
        uart_write_debug(gps_data.sentence, 50);
 8003aee:	2132      	movs	r1, #50	; 0x32
 8003af0:	4807      	ldr	r0, [pc, #28]	; (8003b10 <ubloxRead+0xb4>)
 8003af2:	f002 fcd9 	bl	80064a8 <uart_write_debug>
        uart_write_debug("\r\n", 10);
 8003af6:	210a      	movs	r1, #10
 8003af8:	4806      	ldr	r0, [pc, #24]	; (8003b14 <ubloxRead+0xb8>)
 8003afa:	f002 fcd5 	bl	80064a8 <uart_write_debug>
//#endif
        return res;
 8003afe:	797b      	ldrb	r3, [r7, #5]
 8003b00:	e000      	b.n	8003b04 <ubloxRead+0xa8>
    }
    return 10;
 8003b02:	230a      	movs	r3, #10
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	3708      	adds	r7, #8
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	200002c4 	.word	0x200002c4
 8003b10:	20000318 	.word	0x20000318
 8003b14:	08014198 	.word	0x08014198

08003b18 <parseNMEA>:

uint8_t parseNMEA(void){
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b08c      	sub	sp, #48	; 0x30
 8003b1c:	af00      	add	r7, sp, #0
    char lat[12] = {0};
 8003b1e:	2300      	movs	r3, #0
 8003b20:	61fb      	str	r3, [r7, #28]
 8003b22:	f107 0320 	add.w	r3, r7, #32
 8003b26:	2200      	movs	r2, #0
 8003b28:	601a      	str	r2, [r3, #0]
 8003b2a:	605a      	str	r2, [r3, #4]
    char lng[12] = {0};
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	613b      	str	r3, [r7, #16]
 8003b30:	f107 0314 	add.w	r3, r7, #20
 8003b34:	2200      	movs	r2, #0
 8003b36:	601a      	str	r2, [r3, #0]
 8003b38:	605a      	str	r2, [r3, #4]
    char alt[7] = {0};
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	60bb      	str	r3, [r7, #8]
 8003b3e:	f107 030c 	add.w	r3, r7, #12
 8003b42:	2100      	movs	r1, #0
 8003b44:	460a      	mov	r2, r1
 8003b46:	801a      	strh	r2, [r3, #0]
 8003b48:	460a      	mov	r2, r1
 8003b4a:	709a      	strb	r2, [r3, #2]
    const char NMEA_delimiter[2] = ",";
 8003b4c:	232c      	movs	r3, #44	; 0x2c
 8003b4e:	80bb      	strh	r3, [r7, #4]
    char * token = strtoke(gps_data.sentence, NMEA_delimiter);
 8003b50:	1d3b      	adds	r3, r7, #4
 8003b52:	4619      	mov	r1, r3
 8003b54:	4868      	ldr	r0, [pc, #416]	; (8003cf8 <parseNMEA+0x1e0>)
 8003b56:	f000 fadb 	bl	8004110 <strtoke>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	62fb      	str	r3, [r7, #44]	; 0x2c

    uint8_t i = 0;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    for (i = 0; token != NULL; i++) {
 8003b64:	2300      	movs	r3, #0
 8003b66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b6a:	e063      	b.n	8003c34 <parseNMEA+0x11c>
        switch (i) {
 8003b6c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b70:	2b0b      	cmp	r3, #11
 8003b72:	d853      	bhi.n	8003c1c <parseNMEA+0x104>
 8003b74:	a201      	add	r2, pc, #4	; (adr r2, 8003b7c <parseNMEA+0x64>)
 8003b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b7a:	bf00      	nop
 8003b7c:	08003c1d 	.word	0x08003c1d
 8003b80:	08003bad 	.word	0x08003bad
 8003b84:	08003bb7 	.word	0x08003bb7
 8003b88:	08003bc5 	.word	0x08003bc5
 8003b8c:	08003bcf 	.word	0x08003bcf
 8003b90:	08003bdd 	.word	0x08003bdd
 8003b94:	08003be7 	.word	0x08003be7
 8003b98:	08003bf1 	.word	0x08003bf1
 8003b9c:	08003bfb 	.word	0x08003bfb
 8003ba0:	08003c05 	.word	0x08003c05
 8003ba4:	08003c1d 	.word	0x08003c1d
 8003ba8:	08003c13 	.word	0x08003c13
        case 0:
            break;
        case 1:
            strcpy(gps_data.timestamp, token);
 8003bac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003bae:	4853      	ldr	r0, [pc, #332]	; (8003cfc <parseNMEA+0x1e4>)
 8003bb0:	f00c fda6 	bl	8010700 <strcpy>
            break;
 8003bb4:	e032      	b.n	8003c1c <parseNMEA+0x104>
        case 2:
            strcpy(lat, token);
 8003bb6:	f107 031c 	add.w	r3, r7, #28
 8003bba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f00c fd9f 	bl	8010700 <strcpy>
            break;
 8003bc2:	e02b      	b.n	8003c1c <parseNMEA+0x104>
        case 3:
            strcpy(gps_data.NS, token);
 8003bc4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003bc6:	484e      	ldr	r0, [pc, #312]	; (8003d00 <parseNMEA+0x1e8>)
 8003bc8:	f00c fd9a 	bl	8010700 <strcpy>
            break;
 8003bcc:	e026      	b.n	8003c1c <parseNMEA+0x104>
        case 4:
            strcpy(lng, token);
 8003bce:	f107 0310 	add.w	r3, r7, #16
 8003bd2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f00c fd93 	bl	8010700 <strcpy>
            break;
 8003bda:	e01f      	b.n	8003c1c <parseNMEA+0x104>
        case 5:
            strcpy(gps_data.EW, token);
 8003bdc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003bde:	4849      	ldr	r0, [pc, #292]	; (8003d04 <parseNMEA+0x1ec>)
 8003be0:	f00c fd8e 	bl	8010700 <strcpy>
            break;
 8003be4:	e01a      	b.n	8003c1c <parseNMEA+0x104>
        case 6:
            strcpy(gps_data.quality, token);
 8003be6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003be8:	4847      	ldr	r0, [pc, #284]	; (8003d08 <parseNMEA+0x1f0>)
 8003bea:	f00c fd89 	bl	8010700 <strcpy>
            break;
 8003bee:	e015      	b.n	8003c1c <parseNMEA+0x104>
        case 7:
            strcpy(gps_data.satellites, token);
 8003bf0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003bf2:	4846      	ldr	r0, [pc, #280]	; (8003d0c <parseNMEA+0x1f4>)
 8003bf4:	f00c fd84 	bl	8010700 <strcpy>
            break;
 8003bf8:	e010      	b.n	8003c1c <parseNMEA+0x104>
        case 8:
            strcpy(gps_data.HDOP, token);
 8003bfa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003bfc:	4844      	ldr	r0, [pc, #272]	; (8003d10 <parseNMEA+0x1f8>)
 8003bfe:	f00c fd7f 	bl	8010700 <strcpy>
            break;
 8003c02:	e00b      	b.n	8003c1c <parseNMEA+0x104>
        case 9:
            strcpy(alt, token);
 8003c04:	f107 0308 	add.w	r3, r7, #8
 8003c08:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f00c fd78 	bl	8010700 <strcpy>
            break;
 8003c10:	e004      	b.n	8003c1c <parseNMEA+0x104>
        case 11:
            strcpy(gps_data.sep, token);
 8003c12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003c14:	483f      	ldr	r0, [pc, #252]	; (8003d14 <parseNMEA+0x1fc>)
 8003c16:	f00c fd73 	bl	8010700 <strcpy>
            break;
 8003c1a:	bf00      	nop
        }
        token = strtoke(NULL, NMEA_delimiter);
 8003c1c:	1d3b      	adds	r3, r7, #4
 8003c1e:	4619      	mov	r1, r3
 8003c20:	2000      	movs	r0, #0
 8003c22:	f000 fa75 	bl	8004110 <strtoke>
 8003c26:	4603      	mov	r3, r0
 8003c28:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (i = 0; token != NULL; i++) {
 8003c2a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003c2e:	3301      	adds	r3, #1
 8003c30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d198      	bne.n	8003b6c <parseNMEA+0x54>
    }
    if (i<11){ //If the number of fields parsed is less than 11. Return error.
 8003c3a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003c3e:	2b0a      	cmp	r3, #10
 8003c40:	d80d      	bhi.n	8003c5e <parseNMEA+0x146>
        gps_loss_count++;
 8003c42:	4b35      	ldr	r3, [pc, #212]	; (8003d18 <parseNMEA+0x200>)
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	3301      	adds	r3, #1
 8003c48:	b2da      	uxtb	r2, r3
 8003c4a:	4b33      	ldr	r3, [pc, #204]	; (8003d18 <parseNMEA+0x200>)
 8003c4c:	701a      	strb	r2, [r3, #0]
        if (gps_loss_count > GPS_LOSS_COUNT_THR){
 8003c4e:	4b32      	ldr	r3, [pc, #200]	; (8003d18 <parseNMEA+0x200>)
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	2b14      	cmp	r3, #20
 8003c54:	d901      	bls.n	8003c5a <parseNMEA+0x142>
            init_gps_data();
 8003c56:	f000 f9f1 	bl	800403c <init_gps_data>
        }
        return 1;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e048      	b.n	8003cf0 <parseNMEA+0x1d8>
    }
    if ((gps_data.quality[0] == '1') || (gps_data.quality[0] == '2') || (gps_data.quality[0] == '4') || (gps_data.quality[0] == '5')){
 8003c5e:	4b26      	ldr	r3, [pc, #152]	; (8003cf8 <parseNMEA+0x1e0>)
 8003c60:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8003c64:	2b31      	cmp	r3, #49	; 0x31
 8003c66:	d00e      	beq.n	8003c86 <parseNMEA+0x16e>
 8003c68:	4b23      	ldr	r3, [pc, #140]	; (8003cf8 <parseNMEA+0x1e0>)
 8003c6a:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8003c6e:	2b32      	cmp	r3, #50	; 0x32
 8003c70:	d009      	beq.n	8003c86 <parseNMEA+0x16e>
 8003c72:	4b21      	ldr	r3, [pc, #132]	; (8003cf8 <parseNMEA+0x1e0>)
 8003c74:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8003c78:	2b34      	cmp	r3, #52	; 0x34
 8003c7a:	d004      	beq.n	8003c86 <parseNMEA+0x16e>
 8003c7c:	4b1e      	ldr	r3, [pc, #120]	; (8003cf8 <parseNMEA+0x1e0>)
 8003c7e:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8003c82:	2b35      	cmp	r3, #53	; 0x35
 8003c84:	d11d      	bne.n	8003cc2 <parseNMEA+0x1aa>
        gps_data.latitude = coorsAtol(lat, gps_data.NS);
 8003c86:	f107 031c 	add.w	r3, r7, #28
 8003c8a:	491d      	ldr	r1, [pc, #116]	; (8003d00 <parseNMEA+0x1e8>)
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f000 faf9 	bl	8004284 <coorsAtol>
 8003c92:	4603      	mov	r3, r0
 8003c94:	4a18      	ldr	r2, [pc, #96]	; (8003cf8 <parseNMEA+0x1e0>)
 8003c96:	6553      	str	r3, [r2, #84]	; 0x54
        gps_data.longtitude = coorsAtol(lng, gps_data.EW);
 8003c98:	f107 0310 	add.w	r3, r7, #16
 8003c9c:	4919      	ldr	r1, [pc, #100]	; (8003d04 <parseNMEA+0x1ec>)
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f000 faf0 	bl	8004284 <coorsAtol>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	4a14      	ldr	r2, [pc, #80]	; (8003cf8 <parseNMEA+0x1e0>)
 8003ca8:	65d3      	str	r3, [r2, #92]	; 0x5c
        gps_data.altitude = altAtol(alt);
 8003caa:	f107 0308 	add.w	r3, r7, #8
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f000 fa60 	bl	8004174 <altAtol>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	4a10      	ldr	r2, [pc, #64]	; (8003cf8 <parseNMEA+0x1e0>)
 8003cb8:	6653      	str	r3, [r2, #100]	; 0x64
        gps_loss_count = 0;
 8003cba:	4b17      	ldr	r3, [pc, #92]	; (8003d18 <parseNMEA+0x200>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	701a      	strb	r2, [r3, #0]
    if ((gps_data.quality[0] == '1') || (gps_data.quality[0] == '2') || (gps_data.quality[0] == '4') || (gps_data.quality[0] == '5')){
 8003cc0:	e010      	b.n	8003ce4 <parseNMEA+0x1cc>
    }
    else if (gps_data.quality[0] == '0'){
 8003cc2:	4b0d      	ldr	r3, [pc, #52]	; (8003cf8 <parseNMEA+0x1e0>)
 8003cc4:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8003cc8:	2b30      	cmp	r3, #48	; 0x30
 8003cca:	d10b      	bne.n	8003ce4 <parseNMEA+0x1cc>
        gps_loss_count++;
 8003ccc:	4b12      	ldr	r3, [pc, #72]	; (8003d18 <parseNMEA+0x200>)
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	b2da      	uxtb	r2, r3
 8003cd4:	4b10      	ldr	r3, [pc, #64]	; (8003d18 <parseNMEA+0x200>)
 8003cd6:	701a      	strb	r2, [r3, #0]
        if (gps_loss_count > GPS_LOSS_COUNT_THR){
 8003cd8:	4b0f      	ldr	r3, [pc, #60]	; (8003d18 <parseNMEA+0x200>)
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	2b14      	cmp	r3, #20
 8003cde:	d901      	bls.n	8003ce4 <parseNMEA+0x1cc>
            init_gps_data();
 8003ce0:	f000 f9ac 	bl	800403c <init_gps_data>
        }
    }
    memset(gps_data.sentence, 0, 75);
 8003ce4:	224b      	movs	r2, #75	; 0x4b
 8003ce6:	2100      	movs	r1, #0
 8003ce8:	4803      	ldr	r0, [pc, #12]	; (8003cf8 <parseNMEA+0x1e0>)
 8003cea:	f00b ff87 	bl	800fbfc <memset>
    return 0;
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3730      	adds	r7, #48	; 0x30
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	20000318 	.word	0x20000318
 8003cfc:	20000363 	.word	0x20000363
 8003d00:	20000370 	.word	0x20000370
 8003d04:	20000378 	.word	0x20000378
 8003d08:	20000379 	.word	0x20000379
 8003d0c:	20000380 	.word	0x20000380
 8003d10:	20000382 	.word	0x20000382
 8003d14:	20000387 	.word	0x20000387
 8003d18:	20000390 	.word	0x20000390

08003d1c <calcChecksum>:


static void calcChecksum(messageCFG_t *msg){
 8003d1c:	b480      	push	{r7}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
    msg->checksumA = 0;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	731a      	strb	r2, [r3, #12]
    msg->checksumB = 0;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	735a      	strb	r2, [r3, #13]

    msg->checksumA += msg->cls;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	7b1a      	ldrb	r2, [r3, #12]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	4413      	add	r3, r2
 8003d3a:	b2da      	uxtb	r2, r3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	731a      	strb	r2, [r3, #12]
    msg->checksumB += msg->checksumA;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	7b5a      	ldrb	r2, [r3, #13]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	7b1b      	ldrb	r3, [r3, #12]
 8003d48:	4413      	add	r3, r2
 8003d4a:	b2da      	uxtb	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	735a      	strb	r2, [r3, #13]

    msg->checksumA += msg->id;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	7b1a      	ldrb	r2, [r3, #12]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	785b      	ldrb	r3, [r3, #1]
 8003d58:	4413      	add	r3, r2
 8003d5a:	b2da      	uxtb	r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	731a      	strb	r2, [r3, #12]
    msg->checksumB += msg->checksumA;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	7b5a      	ldrb	r2, [r3, #13]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	7b1b      	ldrb	r3, [r3, #12]
 8003d68:	4413      	add	r3, r2
 8003d6a:	b2da      	uxtb	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	735a      	strb	r2, [r3, #13]

    msg->checksumA += (msg->len & 0xFF);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	7b1a      	ldrb	r2, [r3, #12]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	885b      	ldrh	r3, [r3, #2]
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	4413      	add	r3, r2
 8003d7c:	b2da      	uxtb	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	731a      	strb	r2, [r3, #12]
    msg->checksumB += msg->checksumA;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	7b5a      	ldrb	r2, [r3, #13]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	7b1b      	ldrb	r3, [r3, #12]
 8003d8a:	4413      	add	r3, r2
 8003d8c:	b2da      	uxtb	r2, r3
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	735a      	strb	r2, [r3, #13]

    msg->checksumA += (msg->len >> 8);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	7b1a      	ldrb	r2, [r3, #12]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	885b      	ldrh	r3, [r3, #2]
 8003d9a:	0a1b      	lsrs	r3, r3, #8
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	4413      	add	r3, r2
 8003da2:	b2da      	uxtb	r2, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	731a      	strb	r2, [r3, #12]
    msg->checksumB += msg->checksumA;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	7b5a      	ldrb	r2, [r3, #13]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	7b1b      	ldrb	r3, [r3, #12]
 8003db0:	4413      	add	r3, r2
 8003db2:	b2da      	uxtb	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	735a      	strb	r2, [r3, #13]

    uint8_t i;
    for (i=0; i < msg->len; i++)
 8003db8:	2300      	movs	r3, #0
 8003dba:	73fb      	strb	r3, [r7, #15]
 8003dbc:	e015      	b.n	8003dea <calcChecksum+0xce>
    {
        msg->checksumA += msg->payload[i];
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	7b1a      	ldrb	r2, [r3, #12]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6899      	ldr	r1, [r3, #8]
 8003dc6:	7bfb      	ldrb	r3, [r7, #15]
 8003dc8:	440b      	add	r3, r1
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	4413      	add	r3, r2
 8003dce:	b2da      	uxtb	r2, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	731a      	strb	r2, [r3, #12]
        msg->checksumB += msg->checksumA;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	7b5a      	ldrb	r2, [r3, #13]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	7b1b      	ldrb	r3, [r3, #12]
 8003ddc:	4413      	add	r3, r2
 8003dde:	b2da      	uxtb	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	735a      	strb	r2, [r3, #13]
    for (i=0; i < msg->len; i++)
 8003de4:	7bfb      	ldrb	r3, [r7, #15]
 8003de6:	3301      	adds	r3, #1
 8003de8:	73fb      	strb	r3, [r7, #15]
 8003dea:	7bfb      	ldrb	r3, [r7, #15]
 8003dec:	b29a      	uxth	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	885b      	ldrh	r3, [r3, #2]
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d3e3      	bcc.n	8003dbe <calcChecksum+0xa2>
    }
}
 8003df6:	bf00      	nop
 8003df8:	bf00      	nop
 8003dfa:	3714      	adds	r7, #20
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <sendI2Cmessage>:

UBLOX_transResult sendI2Cmessage(void){
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b098      	sub	sp, #96	; 0x60
 8003e08:	af02      	add	r7, sp, #8
	UBLOX_transResult res;
    uint8_t message[60] = {0};
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	61bb      	str	r3, [r7, #24]
 8003e0e:	f107 031c 	add.w	r3, r7, #28
 8003e12:	2238      	movs	r2, #56	; 0x38
 8003e14:	2100      	movs	r1, #0
 8003e16:	4618      	mov	r0, r3
 8003e18:	f00b fef0 	bl	800fbfc <memset>
    uint8_t rx_message[20] = {0};
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	607b      	str	r3, [r7, #4]
 8003e20:	f107 0308 	add.w	r3, r7, #8
 8003e24:	2200      	movs	r2, #0
 8003e26:	601a      	str	r2, [r3, #0]
 8003e28:	605a      	str	r2, [r3, #4]
 8003e2a:	609a      	str	r2, [r3, #8]
 8003e2c:	60da      	str	r2, [r3, #12]
    uint8_t len = config_message.len + 8;
 8003e2e:	4b41      	ldr	r3, [pc, #260]	; (8003f34 <sendI2Cmessage+0x130>)
 8003e30:	885b      	ldrh	r3, [r3, #2]
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	3308      	adds	r3, #8
 8003e36:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    message[0] = UBX_SYNCH_1;
 8003e3a:	23b5      	movs	r3, #181	; 0xb5
 8003e3c:	763b      	strb	r3, [r7, #24]
    message[1] = UBX_SYNCH_2;
 8003e3e:	2362      	movs	r3, #98	; 0x62
 8003e40:	767b      	strb	r3, [r7, #25]
    message[2] = config_message.cls;
 8003e42:	4b3c      	ldr	r3, [pc, #240]	; (8003f34 <sendI2Cmessage+0x130>)
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	76bb      	strb	r3, [r7, #26]
    message[3] = config_message.id;
 8003e48:	4b3a      	ldr	r3, [pc, #232]	; (8003f34 <sendI2Cmessage+0x130>)
 8003e4a:	785b      	ldrb	r3, [r3, #1]
 8003e4c:	76fb      	strb	r3, [r7, #27]
    message[4] = (config_message.len & 0xFF);
 8003e4e:	4b39      	ldr	r3, [pc, #228]	; (8003f34 <sendI2Cmessage+0x130>)
 8003e50:	885b      	ldrh	r3, [r3, #2]
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	773b      	strb	r3, [r7, #28]
    message[5] = (config_message.len >> 8);
 8003e56:	4b37      	ldr	r3, [pc, #220]	; (8003f34 <sendI2Cmessage+0x130>)
 8003e58:	885b      	ldrh	r3, [r3, #2]
 8003e5a:	0a1b      	lsrs	r3, r3, #8
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	777b      	strb	r3, [r7, #29]
    uint8_t i;
    for ( i=0 ; i < config_message.len ; i++){
 8003e62:	2300      	movs	r3, #0
 8003e64:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8003e68:	e011      	b.n	8003e8e <sendI2Cmessage+0x8a>
        message[6+i] = config_message.payload[i];
 8003e6a:	4b32      	ldr	r3, [pc, #200]	; (8003f34 <sendI2Cmessage+0x130>)
 8003e6c:	689a      	ldr	r2, [r3, #8]
 8003e6e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003e72:	441a      	add	r2, r3
 8003e74:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003e78:	3306      	adds	r3, #6
 8003e7a:	7812      	ldrb	r2, [r2, #0]
 8003e7c:	3358      	adds	r3, #88	; 0x58
 8003e7e:	443b      	add	r3, r7
 8003e80:	f803 2c40 	strb.w	r2, [r3, #-64]
    for ( i=0 ; i < config_message.len ; i++){
 8003e84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003e88:	3301      	adds	r3, #1
 8003e8a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8003e8e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003e92:	b29a      	uxth	r2, r3
 8003e94:	4b27      	ldr	r3, [pc, #156]	; (8003f34 <sendI2Cmessage+0x130>)
 8003e96:	885b      	ldrh	r3, [r3, #2]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d3e6      	bcc.n	8003e6a <sendI2Cmessage+0x66>
    }
    message[6+i] = config_message.checksumA;
 8003e9c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003ea0:	3306      	adds	r3, #6
 8003ea2:	4a24      	ldr	r2, [pc, #144]	; (8003f34 <sendI2Cmessage+0x130>)
 8003ea4:	7b12      	ldrb	r2, [r2, #12]
 8003ea6:	3358      	adds	r3, #88	; 0x58
 8003ea8:	443b      	add	r3, r7
 8003eaa:	f803 2c40 	strb.w	r2, [r3, #-64]
    message[7+i] = config_message.checksumB;
 8003eae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003eb2:	3307      	adds	r3, #7
 8003eb4:	4a1f      	ldr	r2, [pc, #124]	; (8003f34 <sendI2Cmessage+0x130>)
 8003eb6:	7b52      	ldrb	r2, [r2, #13]
 8003eb8:	3358      	adds	r3, #88	; 0x58
 8003eba:	443b      	add	r3, r7
 8003ebc:	f803 2c40 	strb.w	r2, [r3, #-64]
    res = UbloxI2CWriteReadPolling(UBLOX_M9N, message, len, rx_message, 20, 50);
 8003ec0:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8003ec4:	b29a      	uxth	r2, r3
 8003ec6:	1d3b      	adds	r3, r7, #4
 8003ec8:	f107 0118 	add.w	r1, r7, #24
 8003ecc:	2032      	movs	r0, #50	; 0x32
 8003ece:	9001      	str	r0, [sp, #4]
 8003ed0:	2014      	movs	r0, #20
 8003ed2:	9000      	str	r0, [sp, #0]
 8003ed4:	2084      	movs	r0, #132	; 0x84
 8003ed6:	f000 f8ed 	bl	80040b4 <UbloxI2CWriteReadPolling>
 8003eda:	4603      	mov	r3, r0
 8003edc:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
    if (res == TRANS_OK){
 8003ee0:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8003ee4:	2b04      	cmp	r3, #4
 8003ee6:	d11e      	bne.n	8003f26 <sendI2Cmessage+0x122>
    	for(i=0; i<20;i++){
 8003ee8:	2300      	movs	r3, #0
 8003eea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8003eee:	e00c      	b.n	8003f0a <sendI2Cmessage+0x106>
    		if(rx_message[i] == UBX_SYNCH_1){
 8003ef0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003ef4:	3358      	adds	r3, #88	; 0x58
 8003ef6:	443b      	add	r3, r7
 8003ef8:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 8003efc:	2bb5      	cmp	r3, #181	; 0xb5
 8003efe:	d009      	beq.n	8003f14 <sendI2Cmessage+0x110>
    	for(i=0; i<20;i++){
 8003f00:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003f04:	3301      	adds	r3, #1
 8003f06:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8003f0a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003f0e:	2b13      	cmp	r3, #19
 8003f10:	d9ee      	bls.n	8003ef0 <sendI2Cmessage+0xec>
 8003f12:	e000      	b.n	8003f16 <sendI2Cmessage+0x112>
    			break;
 8003f14:	bf00      	nop
    		}
    	}
    	return rx_message[i+3];  //UBLOX returns 1 for ACK and 0 for NACK
 8003f16:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003f1a:	3303      	adds	r3, #3
 8003f1c:	3358      	adds	r3, #88	; 0x58
 8003f1e:	443b      	add	r3, r7
 8003f20:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 8003f24:	e001      	b.n	8003f2a <sendI2Cmessage+0x126>
    }
    return res;
 8003f26:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3758      	adds	r7, #88	; 0x58
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	2000002c 	.word	0x2000002c

08003f38 <setPortOutput>:

UBLOX_transResult setPortOutput(uint8_t portSelect, uint8_t streamSettings){
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b088      	sub	sp, #32
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	4603      	mov	r3, r0
 8003f40:	460a      	mov	r2, r1
 8003f42:	71fb      	strb	r3, [r7, #7]
 8003f44:	4613      	mov	r3, r2
 8003f46:	71bb      	strb	r3, [r7, #6]
    config_message.cls = UBX_CLASS_CFG;
 8003f48:	4b12      	ldr	r3, [pc, #72]	; (8003f94 <setPortOutput+0x5c>)
 8003f4a:	2206      	movs	r2, #6
 8003f4c:	701a      	strb	r2, [r3, #0]
    config_message.id =  UBX_CFG_PRT;
 8003f4e:	4b11      	ldr	r3, [pc, #68]	; (8003f94 <setPortOutput+0x5c>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	705a      	strb	r2, [r3, #1]
    config_message.len = 20;
 8003f54:	4b0f      	ldr	r3, [pc, #60]	; (8003f94 <setPortOutput+0x5c>)
 8003f56:	2214      	movs	r2, #20
 8003f58:	805a      	strh	r2, [r3, #2]
    uint8_t payloadCfg[20] = {0};
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	60fb      	str	r3, [r7, #12]
 8003f5e:	f107 0310 	add.w	r3, r7, #16
 8003f62:	2200      	movs	r2, #0
 8003f64:	601a      	str	r2, [r3, #0]
 8003f66:	605a      	str	r2, [r3, #4]
 8003f68:	609a      	str	r2, [r3, #8]
 8003f6a:	60da      	str	r2, [r3, #12]
    payloadCfg[4] = 0x84;
 8003f6c:	2384      	movs	r3, #132	; 0x84
 8003f6e:	743b      	strb	r3, [r7, #16]
    payloadCfg[12] = 0x23;
 8003f70:	2323      	movs	r3, #35	; 0x23
 8003f72:	763b      	strb	r3, [r7, #24]
    payloadCfg[14] = streamSettings;
 8003f74:	79bb      	ldrb	r3, [r7, #6]
 8003f76:	76bb      	strb	r3, [r7, #26]
    config_message.payload = payloadCfg;
 8003f78:	4a06      	ldr	r2, [pc, #24]	; (8003f94 <setPortOutput+0x5c>)
 8003f7a:	f107 030c 	add.w	r3, r7, #12
 8003f7e:	6093      	str	r3, [r2, #8]
    calcChecksum(&config_message);
 8003f80:	4804      	ldr	r0, [pc, #16]	; (8003f94 <setPortOutput+0x5c>)
 8003f82:	f7ff fecb 	bl	8003d1c <calcChecksum>
    return sendI2Cmessage();
 8003f86:	f7ff ff3d 	bl	8003e04 <sendI2Cmessage>
 8003f8a:	4603      	mov	r3, r0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3720      	adds	r7, #32
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	2000002c 	.word	0x2000002c

08003f98 <configureNMEA>:
    message[8] = config_message.checksumA;
    message[9] = config_message.checksumB;
    return UbloxI2CWriteReadPolling(UBLOX_M9N, message, 10, rx_mes, 11, 100);
}

UBLOX_transResult configureNMEA(uint8_t msgClass, uint8_t msgID, uint8_t rate, uint8_t portID){
 8003f98:	b590      	push	{r4, r7, lr}
 8003f9a:	b085      	sub	sp, #20
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	4604      	mov	r4, r0
 8003fa0:	4608      	mov	r0, r1
 8003fa2:	4611      	mov	r1, r2
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	4623      	mov	r3, r4
 8003fa8:	71fb      	strb	r3, [r7, #7]
 8003faa:	4603      	mov	r3, r0
 8003fac:	71bb      	strb	r3, [r7, #6]
 8003fae:	460b      	mov	r3, r1
 8003fb0:	717b      	strb	r3, [r7, #5]
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	713b      	strb	r3, [r7, #4]
    config_message.cls = UBX_CLASS_CFG;
 8003fb6:	4b10      	ldr	r3, [pc, #64]	; (8003ff8 <configureNMEA+0x60>)
 8003fb8:	2206      	movs	r2, #6
 8003fba:	701a      	strb	r2, [r3, #0]
    config_message.id = UBX_CFG_MSG;
 8003fbc:	4b0e      	ldr	r3, [pc, #56]	; (8003ff8 <configureNMEA+0x60>)
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	705a      	strb	r2, [r3, #1]
    config_message.len = 8;
 8003fc2:	4b0d      	ldr	r3, [pc, #52]	; (8003ff8 <configureNMEA+0x60>)
 8003fc4:	2208      	movs	r2, #8
 8003fc6:	805a      	strh	r2, [r3, #2]
    uint8_t payloadCfg[8] = {0};
 8003fc8:	2300      	movs	r3, #0
 8003fca:	60bb      	str	r3, [r7, #8]
 8003fcc:	2300      	movs	r3, #0
 8003fce:	60fb      	str	r3, [r7, #12]
    payloadCfg[0] = msgClass;
 8003fd0:	79fb      	ldrb	r3, [r7, #7]
 8003fd2:	723b      	strb	r3, [r7, #8]
    payloadCfg[1] = msgID;
 8003fd4:	79bb      	ldrb	r3, [r7, #6]
 8003fd6:	727b      	strb	r3, [r7, #9]
    payloadCfg[2] = rate;
 8003fd8:	797b      	ldrb	r3, [r7, #5]
 8003fda:	72bb      	strb	r3, [r7, #10]
    config_message.payload = payloadCfg;
 8003fdc:	4a06      	ldr	r2, [pc, #24]	; (8003ff8 <configureNMEA+0x60>)
 8003fde:	f107 0308 	add.w	r3, r7, #8
 8003fe2:	6093      	str	r3, [r2, #8]
    calcChecksum(&config_message);
 8003fe4:	4804      	ldr	r0, [pc, #16]	; (8003ff8 <configureNMEA+0x60>)
 8003fe6:	f7ff fe99 	bl	8003d1c <calcChecksum>
    return sendI2Cmessage();
 8003fea:	f7ff ff0b 	bl	8003e04 <sendI2Cmessage>
 8003fee:	4603      	mov	r3, r0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3714      	adds	r7, #20
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd90      	pop	{r4, r7, pc}
 8003ff8:	2000002c 	.word	0x2000002c

08003ffc <powerManageCfgSet>:
    message[7] = config_message.checksumB;
    return UbloxI2CWriteReadPolling(UBLOX_M9N, message, 8, payload, 56, 200);
}


UBLOX_transResult powerManageCfgSet(uint8_t maxAckTime){
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	4603      	mov	r3, r0
 8004004:	71fb      	strb	r3, [r7, #7]
    config_message.cls = UBX_CLASS_CFG;
 8004006:	4b0b      	ldr	r3, [pc, #44]	; (8004034 <powerManageCfgSet+0x38>)
 8004008:	2206      	movs	r2, #6
 800400a:	701a      	strb	r2, [r3, #0]
    config_message.id =  UBX_CFG_PM2;
 800400c:	4b09      	ldr	r3, [pc, #36]	; (8004034 <powerManageCfgSet+0x38>)
 800400e:	223b      	movs	r2, #59	; 0x3b
 8004010:	705a      	strb	r2, [r3, #1]
    config_message.len = 44;
 8004012:	4b08      	ldr	r3, [pc, #32]	; (8004034 <powerManageCfgSet+0x38>)
 8004014:	222c      	movs	r2, #44	; 0x2c
 8004016:	805a      	strh	r2, [r3, #2]
    config_message.payload = powerModesetPld;
 8004018:	4b06      	ldr	r3, [pc, #24]	; (8004034 <powerManageCfgSet+0x38>)
 800401a:	4a07      	ldr	r2, [pc, #28]	; (8004038 <powerManageCfgSet+0x3c>)
 800401c:	609a      	str	r2, [r3, #8]
    calcChecksum(&config_message);
 800401e:	4805      	ldr	r0, [pc, #20]	; (8004034 <powerManageCfgSet+0x38>)
 8004020:	f7ff fe7c 	bl	8003d1c <calcChecksum>
    return sendI2Cmessage();
 8004024:	f7ff feee 	bl	8003e04 <sendI2Cmessage>
 8004028:	4603      	mov	r3, r0
}
 800402a:	4618      	mov	r0, r3
 800402c:	3708      	adds	r7, #8
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	2000002c 	.word	0x2000002c
 8004038:	20000000 	.word	0x20000000

0800403c <init_gps_data>:
    config_message.payload = payloadCfg;
    calcChecksum(&config_message);
    return sendI2Cmessage();
}

void init_gps_data(void){
 800403c:	b580      	push	{r7, lr}
 800403e:	af00      	add	r7, sp, #0
 8004040:	4b17      	ldr	r3, [pc, #92]	; (80040a0 <init_gps_data+0x64>)
 8004042:	2200      	movs	r2, #0
 8004044:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    memset(gps_data.EW, 0, 1);
    memset(gps_data.HDOP, 0, 5);
 8004048:	2205      	movs	r2, #5
 800404a:	2100      	movs	r1, #0
 800404c:	4815      	ldr	r0, [pc, #84]	; (80040a4 <init_gps_data+0x68>)
 800404e:	f00b fdd5 	bl	800fbfc <memset>
 8004052:	4b13      	ldr	r3, [pc, #76]	; (80040a0 <init_gps_data+0x64>)
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    memset(gps_data.NS, 0, 1);
    gps_data.altitude = 0;
 800405a:	4b11      	ldr	r3, [pc, #68]	; (80040a0 <init_gps_data+0x64>)
 800405c:	2200      	movs	r2, #0
 800405e:	665a      	str	r2, [r3, #100]	; 0x64
    gps_data.latitude = 0;
 8004060:	4b0f      	ldr	r3, [pc, #60]	; (80040a0 <init_gps_data+0x64>)
 8004062:	2200      	movs	r2, #0
 8004064:	655a      	str	r2, [r3, #84]	; 0x54
    gps_data.longtitude = 0;
 8004066:	4b0e      	ldr	r3, [pc, #56]	; (80040a0 <init_gps_data+0x64>)
 8004068:	2200      	movs	r2, #0
 800406a:	65da      	str	r2, [r3, #92]	; 0x5c
 800406c:	4b0c      	ldr	r3, [pc, #48]	; (80040a0 <init_gps_data+0x64>)
 800406e:	2200      	movs	r2, #0
 8004070:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    memset(gps_data.quality, 0, 1);
    memset(gps_data.satellites, 0, 2);
 8004074:	2202      	movs	r2, #2
 8004076:	2100      	movs	r1, #0
 8004078:	480b      	ldr	r0, [pc, #44]	; (80040a8 <init_gps_data+0x6c>)
 800407a:	f00b fdbf 	bl	800fbfc <memset>
    memset(gps_data.sentence, 0, 75);
 800407e:	224b      	movs	r2, #75	; 0x4b
 8004080:	2100      	movs	r1, #0
 8004082:	4807      	ldr	r0, [pc, #28]	; (80040a0 <init_gps_data+0x64>)
 8004084:	f00b fdba 	bl	800fbfc <memset>
    memset(gps_data.sep, 0, 6);
 8004088:	2206      	movs	r2, #6
 800408a:	2100      	movs	r1, #0
 800408c:	4807      	ldr	r0, [pc, #28]	; (80040ac <init_gps_data+0x70>)
 800408e:	f00b fdb5 	bl	800fbfc <memset>
    memset(gps_data.timestamp, 0, 9);
 8004092:	2209      	movs	r2, #9
 8004094:	2100      	movs	r1, #0
 8004096:	4806      	ldr	r0, [pc, #24]	; (80040b0 <init_gps_data+0x74>)
 8004098:	f00b fdb0 	bl	800fbfc <memset>
}
 800409c:	bf00      	nop
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	20000318 	.word	0x20000318
 80040a4:	20000382 	.word	0x20000382
 80040a8:	20000380 	.word	0x20000380
 80040ac:	20000387 	.word	0x20000387
 80040b0:	20000363 	.word	0x20000363

080040b4 <UbloxI2CWriteReadPolling>:


UBLOX_transResult UbloxI2CWriteReadPolling(uint16_t DevAddress, uint8_t *TData, uint16_t TDataLen,
										uint8_t *RData, uint16_t RDataLen, uint32_t Timeout)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b088      	sub	sp, #32
 80040b8:	af02      	add	r7, sp, #8
 80040ba:	60b9      	str	r1, [r7, #8]
 80040bc:	607b      	str	r3, [r7, #4]
 80040be:	4603      	mov	r3, r0
 80040c0:	81fb      	strh	r3, [r7, #14]
 80040c2:	4613      	mov	r3, r2
 80040c4:	81bb      	strh	r3, [r7, #12]
	HAL_StatusTypeDef ret = 0x00;
 80040c6:	2300      	movs	r3, #0
 80040c8:	75fb      	strb	r3, [r7, #23]

	if (HAL_I2C_Master_Transmit(&hi2c1, DevAddress, TData, TDataLen, Timeout)!= HAL_OK ){
 80040ca:	89ba      	ldrh	r2, [r7, #12]
 80040cc:	89f9      	ldrh	r1, [r7, #14]
 80040ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d0:	9300      	str	r3, [sp, #0]
 80040d2:	4613      	mov	r3, r2
 80040d4:	68ba      	ldr	r2, [r7, #8]
 80040d6:	480d      	ldr	r0, [pc, #52]	; (800410c <UbloxI2CWriteReadPolling+0x58>)
 80040d8:	f002 ffe8 	bl	80070ac <HAL_I2C_Master_Transmit>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <UbloxI2CWriteReadPolling+0x32>
		return TRANS_ERROR;
 80040e2:	2302      	movs	r3, #2
 80040e4:	e00e      	b.n	8004104 <UbloxI2CWriteReadPolling+0x50>
	}
	// Read Response
	if (HAL_I2C_Master_Receive(&hi2c1, DevAddress, RData, RDataLen, Timeout) != HAL_OK){
 80040e6:	8c3a      	ldrh	r2, [r7, #32]
 80040e8:	89f9      	ldrh	r1, [r7, #14]
 80040ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ec:	9300      	str	r3, [sp, #0]
 80040ee:	4613      	mov	r3, r2
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	4806      	ldr	r0, [pc, #24]	; (800410c <UbloxI2CWriteReadPolling+0x58>)
 80040f4:	f003 f8ce 	bl	8007294 <HAL_I2C_Master_Receive>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d001      	beq.n	8004102 <UbloxI2CWriteReadPolling+0x4e>
		return RECEIVE_ERROR;
 80040fe:	2303      	movs	r3, #3
 8004100:	e000      	b.n	8004104 <UbloxI2CWriteReadPolling+0x50>
	}
	return TRANS_OK;
 8004102:	2304      	movs	r3, #4
}
 8004104:	4618      	mov	r0, r3
 8004106:	3718      	adds	r7, #24
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}
 800410c:	200002c4 	.word	0x200002c4

08004110 <strtoke>:

    return len;
}

char* strtoke(char *str, const char *delim)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  static char *start = NULL; /* stores string str for consecutive calls */
  char *token = NULL; /* found token */
 800411a:	2300      	movs	r3, #0
 800411c:	60fb      	str	r3, [r7, #12]
  /* assign new start in case */
  if (str) start = str;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d002      	beq.n	800412a <strtoke+0x1a>
 8004124:	4a12      	ldr	r2, [pc, #72]	; (8004170 <strtoke+0x60>)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6013      	str	r3, [r2, #0]
  /* check whether text to parse left */
  if (!start) return NULL;
 800412a:	4b11      	ldr	r3, [pc, #68]	; (8004170 <strtoke+0x60>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d101      	bne.n	8004136 <strtoke+0x26>
 8004132:	2300      	movs	r3, #0
 8004134:	e017      	b.n	8004166 <strtoke+0x56>
  /* remember current start as found token */
  token = start;
 8004136:	4b0e      	ldr	r3, [pc, #56]	; (8004170 <strtoke+0x60>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	60fb      	str	r3, [r7, #12]
  /* find next occurrence of delim */
  start = strpbrk(start, delim);
 800413c:	4b0c      	ldr	r3, [pc, #48]	; (8004170 <strtoke+0x60>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	6839      	ldr	r1, [r7, #0]
 8004142:	4618      	mov	r0, r3
 8004144:	f00c fae4 	bl	8010710 <strpbrk>
 8004148:	4603      	mov	r3, r0
 800414a:	4a09      	ldr	r2, [pc, #36]	; (8004170 <strtoke+0x60>)
 800414c:	6013      	str	r3, [r2, #0]
  /* replace delim with terminator and move start to follower */
  if (start) *start++ = '\0';
 800414e:	4b08      	ldr	r3, [pc, #32]	; (8004170 <strtoke+0x60>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d006      	beq.n	8004164 <strtoke+0x54>
 8004156:	4b06      	ldr	r3, [pc, #24]	; (8004170 <strtoke+0x60>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	1c5a      	adds	r2, r3, #1
 800415c:	4904      	ldr	r1, [pc, #16]	; (8004170 <strtoke+0x60>)
 800415e:	600a      	str	r2, [r1, #0]
 8004160:	2200      	movs	r2, #0
 8004162:	701a      	strb	r2, [r3, #0]
  /* done */
  return token;
 8004164:	68fb      	ldr	r3, [r7, #12]
}
 8004166:	4618      	mov	r0, r3
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	20000394 	.word	0x20000394

08004174 <altAtol>:
  }

  return sign * result;
}

long altAtol(char *str) {
 8004174:	b480      	push	{r7}
 8004176:	b087      	sub	sp, #28
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  float result = 0;
 800417c:	f04f 0300 	mov.w	r3, #0
 8004180:	617b      	str	r3, [r7, #20]
  long ret = 0;
 8004182:	2300      	movs	r3, #0
 8004184:	60fb      	str	r3, [r7, #12]
  float divisor = 10;
 8004186:	4b3d      	ldr	r3, [pc, #244]	; (800427c <altAtol+0x108>)
 8004188:	613b      	str	r3, [r7, #16]
  int sign = 1;
 800418a:	2301      	movs	r3, #1
 800418c:	60bb      	str	r3, [r7, #8]

  // Skip whitespace
  while (*str == ' ') {
 800418e:	e002      	b.n	8004196 <altAtol+0x22>
    str++;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	3301      	adds	r3, #1
 8004194:	607b      	str	r3, [r7, #4]
  while (*str == ' ') {
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	781b      	ldrb	r3, [r3, #0]
 800419a:	2b20      	cmp	r3, #32
 800419c:	d0f8      	beq.n	8004190 <altAtol+0x1c>
  }

  // Handle optional sign
  if (*str == '-') {
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	2b2d      	cmp	r3, #45	; 0x2d
 80041a4:	d106      	bne.n	80041b4 <altAtol+0x40>
    sign = -1;
 80041a6:	f04f 33ff 	mov.w	r3, #4294967295
 80041aa:	60bb      	str	r3, [r7, #8]
    str++;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	3301      	adds	r3, #1
 80041b0:	607b      	str	r3, [r7, #4]
 80041b2:	e01d      	b.n	80041f0 <altAtol+0x7c>
  } else if (*str == '+') {
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	2b2b      	cmp	r3, #43	; 0x2b
 80041ba:	d119      	bne.n	80041f0 <altAtol+0x7c>
    sign = 1;
 80041bc:	2301      	movs	r3, #1
 80041be:	60bb      	str	r3, [r7, #8]
    str++;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	3301      	adds	r3, #1
 80041c4:	607b      	str	r3, [r7, #4]
  }

  // Parse integer part
  while (*str >= '0' && *str <= '9') {
 80041c6:	e013      	b.n	80041f0 <altAtol+0x7c>
    result = (result * 10) + (*str - '0');
 80041c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80041cc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80041d0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	3b30      	subs	r3, #48	; 0x30
 80041da:	ee07 3a90 	vmov	s15, r3
 80041de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041e6:	edc7 7a05 	vstr	s15, [r7, #20]
    str++;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	3301      	adds	r3, #1
 80041ee:	607b      	str	r3, [r7, #4]
  while (*str >= '0' && *str <= '9') {
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	2b2f      	cmp	r3, #47	; 0x2f
 80041f6:	d903      	bls.n	8004200 <altAtol+0x8c>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	2b39      	cmp	r3, #57	; 0x39
 80041fe:	d9e3      	bls.n	80041c8 <altAtol+0x54>
  }

  // Parse decimal part
  if (*str == '.') {
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	2b2e      	cmp	r3, #46	; 0x2e
 8004206:	d127      	bne.n	8004258 <altAtol+0xe4>
    str++;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	3301      	adds	r3, #1
 800420c:	607b      	str	r3, [r7, #4]

    while (*str >= '0' && *str <= '9') {
 800420e:	e01b      	b.n	8004248 <altAtol+0xd4>
      result += (*str - '0') / divisor;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	3b30      	subs	r3, #48	; 0x30
 8004216:	ee07 3a90 	vmov	s15, r3
 800421a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800421e:	ed97 7a04 	vldr	s14, [r7, #16]
 8004222:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004226:	ed97 7a05 	vldr	s14, [r7, #20]
 800422a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800422e:	edc7 7a05 	vstr	s15, [r7, #20]
      divisor *= 10;
 8004232:	edd7 7a04 	vldr	s15, [r7, #16]
 8004236:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800423a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800423e:	edc7 7a04 	vstr	s15, [r7, #16]
      str++;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	3301      	adds	r3, #1
 8004246:	607b      	str	r3, [r7, #4]
    while (*str >= '0' && *str <= '9') {
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	2b2f      	cmp	r3, #47	; 0x2f
 800424e:	d903      	bls.n	8004258 <altAtol+0xe4>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	2b39      	cmp	r3, #57	; 0x39
 8004256:	d9db      	bls.n	8004210 <altAtol+0x9c>
    }
  }
  ret = (long)(result * 200000);
 8004258:	edd7 7a05 	vldr	s15, [r7, #20]
 800425c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8004280 <altAtol+0x10c>
 8004260:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004264:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004268:	ee17 3a90 	vmov	r3, s15
 800426c:	60fb      	str	r3, [r7, #12]

  return ret;
 800426e:	68fb      	ldr	r3, [r7, #12]
}
 8004270:	4618      	mov	r0, r3
 8004272:	371c      	adds	r7, #28
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr
 800427c:	41200000 	.word	0x41200000
 8004280:	48435000 	.word	0x48435000

08004284 <coorsAtol>:

long coorsAtol(char *coors, char sign){
 8004284:	b480      	push	{r7}
 8004286:	b08d      	sub	sp, #52	; 0x34
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	460b      	mov	r3, r1
 800428e:	70fb      	strb	r3, [r7, #3]
    uint8_t i = 0;
 8004290:	2300      	movs	r3, #0
 8004292:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    uint8_t dotIndex=0;
 8004296:	2300      	movs	r3, #0
 8004298:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    char tempBuffer[12]={0};
 800429c:	2300      	movs	r3, #0
 800429e:	60fb      	str	r3, [r7, #12]
 80042a0:	f107 0310 	add.w	r3, r7, #16
 80042a4:	2200      	movs	r2, #0
 80042a6:	601a      	str	r2, [r3, #0]
 80042a8:	605a      	str	r2, [r3, #4]
    int deg = 0;
 80042aa:	2300      	movs	r3, #0
 80042ac:	62bb      	str	r3, [r7, #40]	; 0x28
    float min = 0;
 80042ae:	f04f 0300 	mov.w	r3, #0
 80042b2:	627b      	str	r3, [r7, #36]	; 0x24
    float divisor = 10;
 80042b4:	4b68      	ldr	r3, [pc, #416]	; (8004458 <coorsAtol+0x1d4>)
 80042b6:	623b      	str	r3, [r7, #32]
    int s = 1;
 80042b8:	2301      	movs	r3, #1
 80042ba:	61fb      	str	r3, [r7, #28]
    long result =0;
 80042bc:	2300      	movs	r3, #0
 80042be:	61bb      	str	r3, [r7, #24]


    // Skip whitespace
    while (*coors == ' ') {
 80042c0:	e002      	b.n	80042c8 <coorsAtol+0x44>
      coors++;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	3301      	adds	r3, #1
 80042c6:	607b      	str	r3, [r7, #4]
    while (*coors == ' ') {
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	781b      	ldrb	r3, [r3, #0]
 80042cc:	2b20      	cmp	r3, #32
 80042ce:	d0f8      	beq.n	80042c2 <coorsAtol+0x3e>
    }
    while ((*coors >= '0' && *coors <= '9') || (*coors == '.')){
 80042d0:	e017      	b.n	8004302 <coorsAtol+0x7e>
        tempBuffer[i] = *coors;
 80042d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	7812      	ldrb	r2, [r2, #0]
 80042da:	3330      	adds	r3, #48	; 0x30
 80042dc:	443b      	add	r3, r7
 80042de:	f803 2c24 	strb.w	r2, [r3, #-36]
        if (*coors == '.'){
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	2b2e      	cmp	r3, #46	; 0x2e
 80042e8:	d103      	bne.n	80042f2 <coorsAtol+0x6e>
            dotIndex = i;
 80042ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80042ee:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        }
        i++;
 80042f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80042f6:	3301      	adds	r3, #1
 80042f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        coors++;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	3301      	adds	r3, #1
 8004300:	607b      	str	r3, [r7, #4]
    while ((*coors >= '0' && *coors <= '9') || (*coors == '.')){
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	781b      	ldrb	r3, [r3, #0]
 8004306:	2b2f      	cmp	r3, #47	; 0x2f
 8004308:	d903      	bls.n	8004312 <coorsAtol+0x8e>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	2b39      	cmp	r3, #57	; 0x39
 8004310:	d9df      	bls.n	80042d2 <coorsAtol+0x4e>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	2b2e      	cmp	r3, #46	; 0x2e
 8004318:	d0db      	beq.n	80042d2 <coorsAtol+0x4e>
    }

    for (i=0; i<(dotIndex-2); i++){
 800431a:	2300      	movs	r3, #0
 800431c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004320:	e013      	b.n	800434a <coorsAtol+0xc6>
        deg = (deg * 10) + (tempBuffer[i] - '0');
 8004322:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004324:	4613      	mov	r3, r2
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	4413      	add	r3, r2
 800432a:	005b      	lsls	r3, r3, #1
 800432c:	461a      	mov	r2, r3
 800432e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004332:	3330      	adds	r3, #48	; 0x30
 8004334:	443b      	add	r3, r7
 8004336:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800433a:	3b30      	subs	r3, #48	; 0x30
 800433c:	4413      	add	r3, r2
 800433e:	62bb      	str	r3, [r7, #40]	; 0x28
    for (i=0; i<(dotIndex-2); i++){
 8004340:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004344:	3301      	adds	r3, #1
 8004346:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800434a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800434e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004352:	3b02      	subs	r3, #2
 8004354:	429a      	cmp	r2, r3
 8004356:	dbe4      	blt.n	8004322 <coorsAtol+0x9e>
    }
//    deg = deg * 60;

    for (i=dotIndex-2; i<dotIndex;i++){
 8004358:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800435c:	3b02      	subs	r3, #2
 800435e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004362:	e019      	b.n	8004398 <coorsAtol+0x114>
            min = (min * 10) + (tempBuffer[i] - '0');
 8004364:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004368:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800436c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004370:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004374:	3330      	adds	r3, #48	; 0x30
 8004376:	443b      	add	r3, r7
 8004378:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800437c:	3b30      	subs	r3, #48	; 0x30
 800437e:	ee07 3a90 	vmov	s15, r3
 8004382:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004386:	ee77 7a27 	vadd.f32	s15, s14, s15
 800438a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    for (i=dotIndex-2; i<dotIndex;i++){
 800438e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004392:	3301      	adds	r3, #1
 8004394:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004398:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800439c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d3df      	bcc.n	8004364 <coorsAtol+0xe0>
    }
    for (i=dotIndex+1;i<12;i++){
 80043a4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80043a8:	3301      	adds	r3, #1
 80043aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80043ae:	e021      	b.n	80043f4 <coorsAtol+0x170>
      min += (tempBuffer[i] - '0') / divisor;
 80043b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80043b4:	3330      	adds	r3, #48	; 0x30
 80043b6:	443b      	add	r3, r7
 80043b8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80043bc:	3b30      	subs	r3, #48	; 0x30
 80043be:	ee07 3a90 	vmov	s15, r3
 80043c2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80043c6:	ed97 7a08 	vldr	s14, [r7, #32]
 80043ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043ce:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80043d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043d6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      divisor *= 10;
 80043da:	edd7 7a08 	vldr	s15, [r7, #32]
 80043de:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80043e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80043e6:	edc7 7a08 	vstr	s15, [r7, #32]
    for (i=dotIndex+1;i<12;i++){
 80043ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80043ee:	3301      	adds	r3, #1
 80043f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80043f4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80043f8:	2b0b      	cmp	r3, #11
 80043fa:	d9d9      	bls.n	80043b0 <coorsAtol+0x12c>
    }
    min = min /60;
 80043fc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004400:	eddf 6a16 	vldr	s13, [pc, #88]	; 800445c <coorsAtol+0x1d8>
 8004404:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004408:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    result = (long)((deg+min) * 200000);
 800440c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800440e:	ee07 3a90 	vmov	s15, r3
 8004412:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004416:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800441a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800441e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8004460 <coorsAtol+0x1dc>
 8004422:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004426:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800442a:	ee17 3a90 	vmov	r3, s15
 800442e:	61bb      	str	r3, [r7, #24]

    if ((sign == 'W')  || (sign == 'S')){
 8004430:	78fb      	ldrb	r3, [r7, #3]
 8004432:	2b57      	cmp	r3, #87	; 0x57
 8004434:	d002      	beq.n	800443c <coorsAtol+0x1b8>
 8004436:	78fb      	ldrb	r3, [r7, #3]
 8004438:	2b53      	cmp	r3, #83	; 0x53
 800443a:	d102      	bne.n	8004442 <coorsAtol+0x1be>
        s = -1;
 800443c:	f04f 33ff 	mov.w	r3, #4294967295
 8004440:	61fb      	str	r3, [r7, #28]
    }
    return s * result;
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	fb02 f303 	mul.w	r3, r2, r3
}
 800444a:	4618      	mov	r0, r3
 800444c:	3734      	adds	r7, #52	; 0x34
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	41200000 	.word	0x41200000
 800445c:	42700000 	.word	0x42700000
 8004460:	48435000 	.word	0x48435000

08004464 <tick_gyro>:

uint16_t gyro_offset_counter = 0;
gyro_data_t gyro_sum;
gyro_data_t gyro_mean;

void tick_gyro(mems_data_t * mems_data){
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
    gyro_read(mems_data);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 f8f3 	bl	8004658 <gyro_read>
    lsm6_acc_read(mems_data);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f974 	bl	8004760 <lsm6_acc_read>
    lis3_magn_read(mems_data);
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f000 f9d7 	bl	800482c <lis3_magn_read>
//    osDelay(5);
//    debugPrintMEMS(mems_data);
}
 800447e:	bf00      	nop
 8004480:	3708      	adds	r7, #8
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
	...

08004488 <lsm6_bus_init>:


uint8_t lsm6_bus_init(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 800448c:	4b1b      	ldr	r3, [pc, #108]	; (80044fc <lsm6_bus_init+0x74>)
 800448e:	4a1c      	ldr	r2, [pc, #112]	; (8004500 <lsm6_bus_init+0x78>)
 8004490:	601a      	str	r2, [r3, #0]
//hi2c2.Init.Timing = 0x00B03FDB;
  hi2c2.Init.Timing = 0x307075B1;
 8004492:	4b1a      	ldr	r3, [pc, #104]	; (80044fc <lsm6_bus_init+0x74>)
 8004494:	4a1b      	ldr	r2, [pc, #108]	; (8004504 <lsm6_bus_init+0x7c>)
 8004496:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8004498:	4b18      	ldr	r3, [pc, #96]	; (80044fc <lsm6_bus_init+0x74>)
 800449a:	2200      	movs	r2, #0
 800449c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800449e:	4b17      	ldr	r3, [pc, #92]	; (80044fc <lsm6_bus_init+0x74>)
 80044a0:	2201      	movs	r2, #1
 80044a2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80044a4:	4b15      	ldr	r3, [pc, #84]	; (80044fc <lsm6_bus_init+0x74>)
 80044a6:	2200      	movs	r2, #0
 80044a8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80044aa:	4b14      	ldr	r3, [pc, #80]	; (80044fc <lsm6_bus_init+0x74>)
 80044ac:	2200      	movs	r2, #0
 80044ae:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80044b0:	4b12      	ldr	r3, [pc, #72]	; (80044fc <lsm6_bus_init+0x74>)
 80044b2:	2200      	movs	r2, #0
 80044b4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80044b6:	4b11      	ldr	r3, [pc, #68]	; (80044fc <lsm6_bus_init+0x74>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80044bc:	4b0f      	ldr	r3, [pc, #60]	; (80044fc <lsm6_bus_init+0x74>)
 80044be:	2200      	movs	r2, #0
 80044c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80044c2:	480e      	ldr	r0, [pc, #56]	; (80044fc <lsm6_bus_init+0x74>)
 80044c4:	f002 fd63 	bl	8006f8e <HAL_I2C_Init>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d001      	beq.n	80044d2 <lsm6_bus_init+0x4a>
  {
    return 1;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e012      	b.n	80044f8 <lsm6_bus_init+0x70>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80044d2:	2100      	movs	r1, #0
 80044d4:	4809      	ldr	r0, [pc, #36]	; (80044fc <lsm6_bus_init+0x74>)
 80044d6:	f003 fd3b 	bl	8007f50 <HAL_I2CEx_ConfigAnalogFilter>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d001      	beq.n	80044e4 <lsm6_bus_init+0x5c>
  {
    return 2;
 80044e0:	2302      	movs	r3, #2
 80044e2:	e009      	b.n	80044f8 <lsm6_bus_init+0x70>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80044e4:	2100      	movs	r1, #0
 80044e6:	4805      	ldr	r0, [pc, #20]	; (80044fc <lsm6_bus_init+0x74>)
 80044e8:	f003 fd7d 	bl	8007fe6 <HAL_I2CEx_ConfigDigitalFilter>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d001      	beq.n	80044f6 <lsm6_bus_init+0x6e>
  {
    return 3;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e000      	b.n	80044f8 <lsm6_bus_init+0x70>
  }
  return 0;
 80044f6:	2300      	movs	r3, #0

}
 80044f8:	4618      	mov	r0, r3
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	20000398 	.word	0x20000398
 8004500:	40005800 	.word	0x40005800
 8004504:	307075b1 	.word	0x307075b1

08004508 <gyro_init>:
		return res;
	}
	return addr;
}

HAL_StatusTypeDef gyro_init(void){
 8004508:	b580      	push	{r7, lr}
 800450a:	b086      	sub	sp, #24
 800450c:	af04      	add	r7, sp, #16
    uint8_t ctrl2_val = 0x50;   //gyro 208Hz-250dps
 800450e:	2350      	movs	r3, #80	; 0x50
 8004510:	71fb      	strb	r3, [r7, #7]
    uint8_t ctrl3_val = 0x44;   // block data update - reg addr auto incr
 8004512:	2344      	movs	r3, #68	; 0x44
 8004514:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2, LSM6, CTRL2_G, I2C_MEMADD_SIZE_8BIT, &ctrl2_val, 1, 20);
 8004516:	2314      	movs	r3, #20
 8004518:	9302      	str	r3, [sp, #8]
 800451a:	2301      	movs	r3, #1
 800451c:	9301      	str	r3, [sp, #4]
 800451e:	1dfb      	adds	r3, r7, #7
 8004520:	9300      	str	r3, [sp, #0]
 8004522:	2301      	movs	r3, #1
 8004524:	2211      	movs	r2, #17
 8004526:	21d4      	movs	r1, #212	; 0xd4
 8004528:	4809      	ldr	r0, [pc, #36]	; (8004550 <gyro_init+0x48>)
 800452a:	f002 ffa9 	bl	8007480 <HAL_I2C_Mem_Write>
    return HAL_I2C_Mem_Write(&hi2c2, LSM6, CTRL3_C, I2C_MEMADD_SIZE_8BIT, &ctrl3_val, 1, 20);
 800452e:	2314      	movs	r3, #20
 8004530:	9302      	str	r3, [sp, #8]
 8004532:	2301      	movs	r3, #1
 8004534:	9301      	str	r3, [sp, #4]
 8004536:	1dbb      	adds	r3, r7, #6
 8004538:	9300      	str	r3, [sp, #0]
 800453a:	2301      	movs	r3, #1
 800453c:	2212      	movs	r2, #18
 800453e:	21d4      	movs	r1, #212	; 0xd4
 8004540:	4803      	ldr	r0, [pc, #12]	; (8004550 <gyro_init+0x48>)
 8004542:	f002 ff9d 	bl	8007480 <HAL_I2C_Mem_Write>
 8004546:	4603      	mov	r3, r0
}
 8004548:	4618      	mov	r0, r3
 800454a:	3708      	adds	r7, #8
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}
 8004550:	20000398 	.word	0x20000398

08004554 <lsm6_acc_init>:

HAL_StatusTypeDef lsm6_acc_init(void){
 8004554:	b580      	push	{r7, lr}
 8004556:	b086      	sub	sp, #24
 8004558:	af04      	add	r7, sp, #16
    uint8_t ctrl1_val = 0x50;   //acc off
 800455a:	2350      	movs	r3, #80	; 0x50
 800455c:	71fb      	strb	r3, [r7, #7]
    uint8_t ctrl10_val = 0x20; //Enable timestamp
 800455e:	2320      	movs	r3, #32
 8004560:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2, LSM6, CTRL1_XL, I2C_MEMADD_SIZE_8BIT, &ctrl1_val, 1, 20);
 8004562:	2314      	movs	r3, #20
 8004564:	9302      	str	r3, [sp, #8]
 8004566:	2301      	movs	r3, #1
 8004568:	9301      	str	r3, [sp, #4]
 800456a:	1dfb      	adds	r3, r7, #7
 800456c:	9300      	str	r3, [sp, #0]
 800456e:	2301      	movs	r3, #1
 8004570:	2210      	movs	r2, #16
 8004572:	21d4      	movs	r1, #212	; 0xd4
 8004574:	4809      	ldr	r0, [pc, #36]	; (800459c <lsm6_acc_init+0x48>)
 8004576:	f002 ff83 	bl	8007480 <HAL_I2C_Mem_Write>
    return HAL_I2C_Mem_Write(&hi2c2, LSM6, CTRL10_C, I2C_MEMADD_SIZE_8BIT, &ctrl10_val, 1, 20);
 800457a:	2314      	movs	r3, #20
 800457c:	9302      	str	r3, [sp, #8]
 800457e:	2301      	movs	r3, #1
 8004580:	9301      	str	r3, [sp, #4]
 8004582:	1dbb      	adds	r3, r7, #6
 8004584:	9300      	str	r3, [sp, #0]
 8004586:	2301      	movs	r3, #1
 8004588:	2219      	movs	r2, #25
 800458a:	21d4      	movs	r1, #212	; 0xd4
 800458c:	4803      	ldr	r0, [pc, #12]	; (800459c <lsm6_acc_init+0x48>)
 800458e:	f002 ff77 	bl	8007480 <HAL_I2C_Mem_Write>
 8004592:	4603      	mov	r3, r0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3708      	adds	r7, #8
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}
 800459c:	20000398 	.word	0x20000398

080045a0 <magn_init>:

HAL_StatusTypeDef magn_init(void){
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af04      	add	r7, sp, #16
	HAL_StatusTypeDef res = HAL_OK;
 80045a6:	2300      	movs	r3, #0
 80045a8:	71fb      	strb	r3, [r7, #7]
	uint8_t ctrl1_val = 0x42;
 80045aa:	2342      	movs	r3, #66	; 0x42
 80045ac:	71bb      	strb	r3, [r7, #6]
    uint8_t ctrl3_val = 0x00;
 80045ae:	2300      	movs	r3, #0
 80045b0:	717b      	strb	r3, [r7, #5]
    uint8_t ctrl4_val = 0x08;
 80045b2:	2308      	movs	r3, #8
 80045b4:	713b      	strb	r3, [r7, #4]
    uint8_t ctrl5_val = 0x40;
 80045b6:	2340      	movs	r3, #64	; 0x40
 80045b8:	70fb      	strb	r3, [r7, #3]
    res = HAL_I2C_Mem_Write(&hi2c2, LIS3_MAGN, CTRL_REG1_MG, I2C_MEMADD_SIZE_8BIT, &ctrl1_val, 1, 50);
 80045ba:	2332      	movs	r3, #50	; 0x32
 80045bc:	9302      	str	r3, [sp, #8]
 80045be:	2301      	movs	r3, #1
 80045c0:	9301      	str	r3, [sp, #4]
 80045c2:	1dbb      	adds	r3, r7, #6
 80045c4:	9300      	str	r3, [sp, #0]
 80045c6:	2301      	movs	r3, #1
 80045c8:	2220      	movs	r2, #32
 80045ca:	213c      	movs	r1, #60	; 0x3c
 80045cc:	4821      	ldr	r0, [pc, #132]	; (8004654 <magn_init+0xb4>)
 80045ce:	f002 ff57 	bl	8007480 <HAL_I2C_Mem_Write>
 80045d2:	4603      	mov	r3, r0
 80045d4:	71fb      	strb	r3, [r7, #7]
    if (res != HAL_OK)return res;
 80045d6:	79fb      	ldrb	r3, [r7, #7]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d001      	beq.n	80045e0 <magn_init+0x40>
 80045dc:	79fb      	ldrb	r3, [r7, #7]
 80045de:	e034      	b.n	800464a <magn_init+0xaa>
    res = HAL_I2C_Mem_Write(&hi2c2, LIS3_MAGN, CTRL_REG3_MG, I2C_MEMADD_SIZE_8BIT, &ctrl3_val, 1, 50);
 80045e0:	2332      	movs	r3, #50	; 0x32
 80045e2:	9302      	str	r3, [sp, #8]
 80045e4:	2301      	movs	r3, #1
 80045e6:	9301      	str	r3, [sp, #4]
 80045e8:	1d7b      	adds	r3, r7, #5
 80045ea:	9300      	str	r3, [sp, #0]
 80045ec:	2301      	movs	r3, #1
 80045ee:	2222      	movs	r2, #34	; 0x22
 80045f0:	213c      	movs	r1, #60	; 0x3c
 80045f2:	4818      	ldr	r0, [pc, #96]	; (8004654 <magn_init+0xb4>)
 80045f4:	f002 ff44 	bl	8007480 <HAL_I2C_Mem_Write>
 80045f8:	4603      	mov	r3, r0
 80045fa:	71fb      	strb	r3, [r7, #7]
    if (res != HAL_OK)return res;
 80045fc:	79fb      	ldrb	r3, [r7, #7]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <magn_init+0x66>
 8004602:	79fb      	ldrb	r3, [r7, #7]
 8004604:	e021      	b.n	800464a <magn_init+0xaa>
    res = HAL_I2C_Mem_Write(&hi2c2, LIS3_MAGN, CTRL_REG4_MG, I2C_MEMADD_SIZE_8BIT, &ctrl4_val, 1, 50);
 8004606:	2332      	movs	r3, #50	; 0x32
 8004608:	9302      	str	r3, [sp, #8]
 800460a:	2301      	movs	r3, #1
 800460c:	9301      	str	r3, [sp, #4]
 800460e:	1d3b      	adds	r3, r7, #4
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	2301      	movs	r3, #1
 8004614:	2223      	movs	r2, #35	; 0x23
 8004616:	213c      	movs	r1, #60	; 0x3c
 8004618:	480e      	ldr	r0, [pc, #56]	; (8004654 <magn_init+0xb4>)
 800461a:	f002 ff31 	bl	8007480 <HAL_I2C_Mem_Write>
 800461e:	4603      	mov	r3, r0
 8004620:	71fb      	strb	r3, [r7, #7]
    if (res != HAL_OK)return res;
 8004622:	79fb      	ldrb	r3, [r7, #7]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d001      	beq.n	800462c <magn_init+0x8c>
 8004628:	79fb      	ldrb	r3, [r7, #7]
 800462a:	e00e      	b.n	800464a <magn_init+0xaa>
    res = HAL_I2C_Mem_Write(&hi2c2, LIS3_MAGN, CTRL_REG5_MG, I2C_MEMADD_SIZE_8BIT, &ctrl5_val, 1, 50);
 800462c:	2332      	movs	r3, #50	; 0x32
 800462e:	9302      	str	r3, [sp, #8]
 8004630:	2301      	movs	r3, #1
 8004632:	9301      	str	r3, [sp, #4]
 8004634:	1cfb      	adds	r3, r7, #3
 8004636:	9300      	str	r3, [sp, #0]
 8004638:	2301      	movs	r3, #1
 800463a:	2224      	movs	r2, #36	; 0x24
 800463c:	213c      	movs	r1, #60	; 0x3c
 800463e:	4805      	ldr	r0, [pc, #20]	; (8004654 <magn_init+0xb4>)
 8004640:	f002 ff1e 	bl	8007480 <HAL_I2C_Mem_Write>
 8004644:	4603      	mov	r3, r0
 8004646:	71fb      	strb	r3, [r7, #7]
    return res;
 8004648:	79fb      	ldrb	r3, [r7, #7]
}
 800464a:	4618      	mov	r0, r3
 800464c:	3708      	adds	r7, #8
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	20000398 	.word	0x20000398

08004658 <gyro_read>:

HAL_StatusTypeDef gyro_read(mems_data_t *mems_data){
 8004658:	b580      	push	{r7, lr}
 800465a:	b08c      	sub	sp, #48	; 0x30
 800465c:	af04      	add	r7, sp, #16
 800465e:	6078      	str	r0, [r7, #4]
	uint8_t data[6]={0};
 8004660:	2300      	movs	r3, #0
 8004662:	613b      	str	r3, [r7, #16]
 8004664:	2300      	movs	r3, #0
 8004666:	82bb      	strh	r3, [r7, #20]
	uint8_t ts_data[4]={0};
 8004668:	2300      	movs	r3, #0
 800466a:	60fb      	str	r3, [r7, #12]
	int16_t gyro_x, gyro_y, gyro_z;
	HAL_StatusTypeDef res = HAL_OK;
 800466c:	2300      	movs	r3, #0
 800466e:	77fb      	strb	r3, [r7, #31]
    HAL_I2C_Mem_Read(&hi2c2, LSM6, OUTX_L_G, I2C_MEMADD_SIZE_8BIT, data, 6, 50);
 8004670:	2332      	movs	r3, #50	; 0x32
 8004672:	9302      	str	r3, [sp, #8]
 8004674:	2306      	movs	r3, #6
 8004676:	9301      	str	r3, [sp, #4]
 8004678:	f107 0310 	add.w	r3, r7, #16
 800467c:	9300      	str	r3, [sp, #0]
 800467e:	2301      	movs	r3, #1
 8004680:	2222      	movs	r2, #34	; 0x22
 8004682:	21d4      	movs	r1, #212	; 0xd4
 8004684:	4833      	ldr	r0, [pc, #204]	; (8004754 <gyro_read+0xfc>)
 8004686:	f003 f80f 	bl	80076a8 <HAL_I2C_Mem_Read>
    if (res != HAL_OK){
 800468a:	7ffb      	ldrb	r3, [r7, #31]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d001      	beq.n	8004694 <gyro_read+0x3c>
		return res;
 8004690:	7ffb      	ldrb	r3, [r7, #31]
 8004692:	e05a      	b.n	800474a <gyro_read+0xf2>
	}
    HAL_I2C_Mem_Read(&hi2c2, LSM6, TIMESTAMP0, I2C_MEMADD_SIZE_8BIT, ts_data, 4, 50);
 8004694:	2332      	movs	r3, #50	; 0x32
 8004696:	9302      	str	r3, [sp, #8]
 8004698:	2304      	movs	r3, #4
 800469a:	9301      	str	r3, [sp, #4]
 800469c:	f107 030c 	add.w	r3, r7, #12
 80046a0:	9300      	str	r3, [sp, #0]
 80046a2:	2301      	movs	r3, #1
 80046a4:	2240      	movs	r2, #64	; 0x40
 80046a6:	21d4      	movs	r1, #212	; 0xd4
 80046a8:	482a      	ldr	r0, [pc, #168]	; (8004754 <gyro_read+0xfc>)
 80046aa:	f002 fffd 	bl	80076a8 <HAL_I2C_Mem_Read>
    if (res != HAL_OK){
 80046ae:	7ffb      	ldrb	r3, [r7, #31]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d001      	beq.n	80046b8 <gyro_read+0x60>
		return res;
 80046b4:	7ffb      	ldrb	r3, [r7, #31]
 80046b6:	e048      	b.n	800474a <gyro_read+0xf2>
	}
    gyro_x = ((int16_t)((data[1] << 8) | data[0]));
 80046b8:	7c7b      	ldrb	r3, [r7, #17]
 80046ba:	021b      	lsls	r3, r3, #8
 80046bc:	b21a      	sxth	r2, r3
 80046be:	7c3b      	ldrb	r3, [r7, #16]
 80046c0:	b21b      	sxth	r3, r3
 80046c2:	4313      	orrs	r3, r2
 80046c4:	83bb      	strh	r3, [r7, #28]
    gyro_y = ((int16_t)((data[3] << 8) | data[2]));
 80046c6:	7cfb      	ldrb	r3, [r7, #19]
 80046c8:	021b      	lsls	r3, r3, #8
 80046ca:	b21a      	sxth	r2, r3
 80046cc:	7cbb      	ldrb	r3, [r7, #18]
 80046ce:	b21b      	sxth	r3, r3
 80046d0:	4313      	orrs	r3, r2
 80046d2:	837b      	strh	r3, [r7, #26]
    gyro_z = ((int16_t)((data[5] << 8) | data[4]));
 80046d4:	7d7b      	ldrb	r3, [r7, #21]
 80046d6:	021b      	lsls	r3, r3, #8
 80046d8:	b21a      	sxth	r2, r3
 80046da:	7d3b      	ldrb	r3, [r7, #20]
 80046dc:	b21b      	sxth	r3, r3
 80046de:	4313      	orrs	r3, r2
 80046e0:	833b      	strh	r3, [r7, #24]
    mems_data->gyro.gyro_x = (gyro_x / -131.1f);// * -1.0f;
 80046e2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80046e6:	ee07 3a90 	vmov	s15, r3
 80046ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80046ee:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8004758 <gyro_read+0x100>
 80046f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	edc3 7a00 	vstr	s15, [r3]
    mems_data->gyro.gyro_y = (gyro_y / -131.1f);// * -1.0f;
 80046fc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004700:	ee07 3a90 	vmov	s15, r3
 8004704:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004708:	eddf 6a13 	vldr	s13, [pc, #76]	; 8004758 <gyro_read+0x100>
 800470c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	edc3 7a01 	vstr	s15, [r3, #4]
    mems_data->gyro.gyro_z = (gyro_z / 131.1f);// * -1.0f;
 8004716:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800471a:	ee07 3a90 	vmov	s15, r3
 800471e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004722:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800475c <gyro_read+0x104>
 8004726:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	edc3 7a02 	vstr	s15, [r3, #8]
    mems_data->timestamp = ((int)((ts_data[3]<<24)|(ts_data[2]<<16)|(ts_data[1]<<8)|(ts_data[0])));
 8004730:	7bfb      	ldrb	r3, [r7, #15]
 8004732:	061a      	lsls	r2, r3, #24
 8004734:	7bbb      	ldrb	r3, [r7, #14]
 8004736:	041b      	lsls	r3, r3, #16
 8004738:	431a      	orrs	r2, r3
 800473a:	7b7b      	ldrb	r3, [r7, #13]
 800473c:	021b      	lsls	r3, r3, #8
 800473e:	4313      	orrs	r3, r2
 8004740:	7b3a      	ldrb	r2, [r7, #12]
 8004742:	431a      	orrs	r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	625a      	str	r2, [r3, #36]	; 0x24
    return res;
 8004748:	7ffb      	ldrb	r3, [r7, #31]
}
 800474a:	4618      	mov	r0, r3
 800474c:	3720      	adds	r7, #32
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	20000398 	.word	0x20000398
 8004758:	c303199a 	.word	0xc303199a
 800475c:	4303199a 	.word	0x4303199a

08004760 <lsm6_acc_read>:

HAL_StatusTypeDef lsm6_acc_read(mems_data_t *mems_data){
 8004760:	b580      	push	{r7, lr}
 8004762:	b08a      	sub	sp, #40	; 0x28
 8004764:	af04      	add	r7, sp, #16
 8004766:	6078      	str	r0, [r7, #4]
	uint8_t data[6] = {0};
 8004768:	2300      	movs	r3, #0
 800476a:	60bb      	str	r3, [r7, #8]
 800476c:	2300      	movs	r3, #0
 800476e:	81bb      	strh	r3, [r7, #12]
	int16_t acc_x, acc_y, acc_z;
	HAL_StatusTypeDef res = HAL_OK;
 8004770:	2300      	movs	r3, #0
 8004772:	75fb      	strb	r3, [r7, #23]
	res = HAL_I2C_Mem_Read(&hi2c2, LSM6, OUTX_L_A, I2C_MEMADD_SIZE_8BIT, data, 6, 50);
 8004774:	2332      	movs	r3, #50	; 0x32
 8004776:	9302      	str	r3, [sp, #8]
 8004778:	2306      	movs	r3, #6
 800477a:	9301      	str	r3, [sp, #4]
 800477c:	f107 0308 	add.w	r3, r7, #8
 8004780:	9300      	str	r3, [sp, #0]
 8004782:	2301      	movs	r3, #1
 8004784:	2228      	movs	r2, #40	; 0x28
 8004786:	21d4      	movs	r1, #212	; 0xd4
 8004788:	4825      	ldr	r0, [pc, #148]	; (8004820 <lsm6_acc_read+0xc0>)
 800478a:	f002 ff8d 	bl	80076a8 <HAL_I2C_Mem_Read>
 800478e:	4603      	mov	r3, r0
 8004790:	75fb      	strb	r3, [r7, #23]
	if (res != HAL_OK){
 8004792:	7dfb      	ldrb	r3, [r7, #23]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d001      	beq.n	800479c <lsm6_acc_read+0x3c>
		return res;
 8004798:	7dfb      	ldrb	r3, [r7, #23]
 800479a:	e03c      	b.n	8004816 <lsm6_acc_read+0xb6>
	}
    acc_x = ((int16_t)((data[1] << 8) | data[0]));
 800479c:	7a7b      	ldrb	r3, [r7, #9]
 800479e:	021b      	lsls	r3, r3, #8
 80047a0:	b21a      	sxth	r2, r3
 80047a2:	7a3b      	ldrb	r3, [r7, #8]
 80047a4:	b21b      	sxth	r3, r3
 80047a6:	4313      	orrs	r3, r2
 80047a8:	82bb      	strh	r3, [r7, #20]
    acc_y = ((int16_t)((data[3] << 8) | data[2]));
 80047aa:	7afb      	ldrb	r3, [r7, #11]
 80047ac:	021b      	lsls	r3, r3, #8
 80047ae:	b21a      	sxth	r2, r3
 80047b0:	7abb      	ldrb	r3, [r7, #10]
 80047b2:	b21b      	sxth	r3, r3
 80047b4:	4313      	orrs	r3, r2
 80047b6:	827b      	strh	r3, [r7, #18]
    acc_z = ((int16_t)((data[5] << 8) | data[4]));
 80047b8:	7b7b      	ldrb	r3, [r7, #13]
 80047ba:	021b      	lsls	r3, r3, #8
 80047bc:	b21a      	sxth	r2, r3
 80047be:	7b3b      	ldrb	r3, [r7, #12]
 80047c0:	b21b      	sxth	r3, r3
 80047c2:	4313      	orrs	r3, r2
 80047c4:	823b      	strh	r3, [r7, #16]
    mems_data->acc.acc_x = (acc_x / -16384.0f);//  * -1.0f;
 80047c6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80047ca:	ee07 3a90 	vmov	s15, r3
 80047ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80047d2:	eddf 6a14 	vldr	s13, [pc, #80]	; 8004824 <lsm6_acc_read+0xc4>
 80047d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	edc3 7a03 	vstr	s15, [r3, #12]
    mems_data->acc.acc_y = (acc_y / -16384.0f);// * -1.0f;
 80047e0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80047e4:	ee07 3a90 	vmov	s15, r3
 80047e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80047ec:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8004824 <lsm6_acc_read+0xc4>
 80047f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	edc3 7a04 	vstr	s15, [r3, #16]
    mems_data->acc.acc_z = (acc_z / 16384.0f);// * -1.0f;
 80047fa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80047fe:	ee07 3a90 	vmov	s15, r3
 8004802:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004806:	eddf 6a08 	vldr	s13, [pc, #32]	; 8004828 <lsm6_acc_read+0xc8>
 800480a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	edc3 7a05 	vstr	s15, [r3, #20]
    return res;
 8004814:	7dfb      	ldrb	r3, [r7, #23]
}
 8004816:	4618      	mov	r0, r3
 8004818:	3718      	adds	r7, #24
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	20000398 	.word	0x20000398
 8004824:	c6800000 	.word	0xc6800000
 8004828:	46800000 	.word	0x46800000

0800482c <lis3_magn_read>:

HAL_StatusTypeDef lis3_magn_read(mems_data_t *mems_data){
 800482c:	b580      	push	{r7, lr}
 800482e:	b08a      	sub	sp, #40	; 0x28
 8004830:	af04      	add	r7, sp, #16
 8004832:	6078      	str	r0, [r7, #4]
	uint8_t data[6] = {0};
 8004834:	2300      	movs	r3, #0
 8004836:	60bb      	str	r3, [r7, #8]
 8004838:	2300      	movs	r3, #0
 800483a:	81bb      	strh	r3, [r7, #12]
    int16_t magn_x, magn_y, magn_z;
    HAL_StatusTypeDef res = HAL_OK;
 800483c:	2300      	movs	r3, #0
 800483e:	75fb      	strb	r3, [r7, #23]

    HAL_I2C_Mem_Read(&hi2c2, LIS3_MAGN, OUT_X_L_MG, I2C_MEMADD_SIZE_8BIT, data, 6, 50);
 8004840:	2332      	movs	r3, #50	; 0x32
 8004842:	9302      	str	r3, [sp, #8]
 8004844:	2306      	movs	r3, #6
 8004846:	9301      	str	r3, [sp, #4]
 8004848:	f107 0308 	add.w	r3, r7, #8
 800484c:	9300      	str	r3, [sp, #0]
 800484e:	2301      	movs	r3, #1
 8004850:	2228      	movs	r2, #40	; 0x28
 8004852:	213c      	movs	r1, #60	; 0x3c
 8004854:	4824      	ldr	r0, [pc, #144]	; (80048e8 <lis3_magn_read+0xbc>)
 8004856:	f002 ff27 	bl	80076a8 <HAL_I2C_Mem_Read>
    if (res != HAL_OK){
 800485a:	7dfb      	ldrb	r3, [r7, #23]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d001      	beq.n	8004864 <lis3_magn_read+0x38>
    	return res;
 8004860:	7dfb      	ldrb	r3, [r7, #23]
 8004862:	e03c      	b.n	80048de <lis3_magn_read+0xb2>
	}
    magn_x = ((int16_t)((data[1] << 8) | data[0]));
 8004864:	7a7b      	ldrb	r3, [r7, #9]
 8004866:	021b      	lsls	r3, r3, #8
 8004868:	b21a      	sxth	r2, r3
 800486a:	7a3b      	ldrb	r3, [r7, #8]
 800486c:	b21b      	sxth	r3, r3
 800486e:	4313      	orrs	r3, r2
 8004870:	82bb      	strh	r3, [r7, #20]
    magn_y = ((int16_t)((data[3] << 8) | data[2]));
 8004872:	7afb      	ldrb	r3, [r7, #11]
 8004874:	021b      	lsls	r3, r3, #8
 8004876:	b21a      	sxth	r2, r3
 8004878:	7abb      	ldrb	r3, [r7, #10]
 800487a:	b21b      	sxth	r3, r3
 800487c:	4313      	orrs	r3, r2
 800487e:	827b      	strh	r3, [r7, #18]
    magn_z = ((int16_t)((data[5] << 8) | data[4]));
 8004880:	7b7b      	ldrb	r3, [r7, #13]
 8004882:	021b      	lsls	r3, r3, #8
 8004884:	b21a      	sxth	r2, r3
 8004886:	7b3b      	ldrb	r3, [r7, #12]
 8004888:	b21b      	sxth	r3, r3
 800488a:	4313      	orrs	r3, r2
 800488c:	823b      	strh	r3, [r7, #16]
    mems_data->magn.magn_x = magn_x / 10.0f;
 800488e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004892:	ee07 3a90 	vmov	s15, r3
 8004896:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800489a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800489e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	edc3 7a06 	vstr	s15, [r3, #24]
    mems_data->magn.magn_y = magn_y / 10.0f;
 80048a8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80048ac:	ee07 3a90 	vmov	s15, r3
 80048b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80048b4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80048b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	edc3 7a07 	vstr	s15, [r3, #28]
    mems_data->magn.magn_z = magn_z / 10.0f;
 80048c2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80048c6:	ee07 3a90 	vmov	s15, r3
 80048ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80048ce:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80048d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	edc3 7a08 	vstr	s15, [r3, #32]
    return res;
 80048dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3718      	adds	r7, #24
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	20000398 	.word	0x20000398

080048ec <gyro_offset_calculation>:


uint8_t gyro_offset_calculation(mems_data_t *mems_data){
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b082      	sub	sp, #8
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
	gyro_read(mems_data);
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f7ff feaf 	bl	8004658 <gyro_read>
	gyro_sum.gyro_x += mems_data->gyro.gyro_x;
 80048fa:	4b37      	ldr	r3, [pc, #220]	; (80049d8 <gyro_offset_calculation+0xec>)
 80048fc:	ed93 7a00 	vldr	s14, [r3]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	edd3 7a00 	vldr	s15, [r3]
 8004906:	ee77 7a27 	vadd.f32	s15, s14, s15
 800490a:	4b33      	ldr	r3, [pc, #204]	; (80049d8 <gyro_offset_calculation+0xec>)
 800490c:	edc3 7a00 	vstr	s15, [r3]
	gyro_sum.gyro_y += mems_data->gyro.gyro_y;
 8004910:	4b31      	ldr	r3, [pc, #196]	; (80049d8 <gyro_offset_calculation+0xec>)
 8004912:	ed93 7a01 	vldr	s14, [r3, #4]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	edd3 7a01 	vldr	s15, [r3, #4]
 800491c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004920:	4b2d      	ldr	r3, [pc, #180]	; (80049d8 <gyro_offset_calculation+0xec>)
 8004922:	edc3 7a01 	vstr	s15, [r3, #4]
	gyro_sum.gyro_z += mems_data->gyro.gyro_z;
 8004926:	4b2c      	ldr	r3, [pc, #176]	; (80049d8 <gyro_offset_calculation+0xec>)
 8004928:	ed93 7a02 	vldr	s14, [r3, #8]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004932:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004936:	4b28      	ldr	r3, [pc, #160]	; (80049d8 <gyro_offset_calculation+0xec>)
 8004938:	edc3 7a02 	vstr	s15, [r3, #8]
	gyro_offset_counter++;
 800493c:	4b27      	ldr	r3, [pc, #156]	; (80049dc <gyro_offset_calculation+0xf0>)
 800493e:	881b      	ldrh	r3, [r3, #0]
 8004940:	3301      	adds	r3, #1
 8004942:	b29a      	uxth	r2, r3
 8004944:	4b25      	ldr	r3, [pc, #148]	; (80049dc <gyro_offset_calculation+0xf0>)
 8004946:	801a      	strh	r2, [r3, #0]
	if (gyro_offset_counter >= 1400){
 8004948:	4b24      	ldr	r3, [pc, #144]	; (80049dc <gyro_offset_calculation+0xf0>)
 800494a:	881b      	ldrh	r3, [r3, #0]
 800494c:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8004950:	d33d      	bcc.n	80049ce <gyro_offset_calculation+0xe2>
		gyro_mean.gyro_x = gyro_sum.gyro_x / gyro_offset_counter;
 8004952:	4b21      	ldr	r3, [pc, #132]	; (80049d8 <gyro_offset_calculation+0xec>)
 8004954:	edd3 6a00 	vldr	s13, [r3]
 8004958:	4b20      	ldr	r3, [pc, #128]	; (80049dc <gyro_offset_calculation+0xf0>)
 800495a:	881b      	ldrh	r3, [r3, #0]
 800495c:	ee07 3a90 	vmov	s15, r3
 8004960:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004964:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004968:	4b1d      	ldr	r3, [pc, #116]	; (80049e0 <gyro_offset_calculation+0xf4>)
 800496a:	edc3 7a00 	vstr	s15, [r3]
		gyro_mean.gyro_y = gyro_sum.gyro_y / gyro_offset_counter;
 800496e:	4b1a      	ldr	r3, [pc, #104]	; (80049d8 <gyro_offset_calculation+0xec>)
 8004970:	edd3 6a01 	vldr	s13, [r3, #4]
 8004974:	4b19      	ldr	r3, [pc, #100]	; (80049dc <gyro_offset_calculation+0xf0>)
 8004976:	881b      	ldrh	r3, [r3, #0]
 8004978:	ee07 3a90 	vmov	s15, r3
 800497c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004980:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004984:	4b16      	ldr	r3, [pc, #88]	; (80049e0 <gyro_offset_calculation+0xf4>)
 8004986:	edc3 7a01 	vstr	s15, [r3, #4]
		gyro_mean.gyro_z = gyro_sum.gyro_z / gyro_offset_counter;
 800498a:	4b13      	ldr	r3, [pc, #76]	; (80049d8 <gyro_offset_calculation+0xec>)
 800498c:	edd3 6a02 	vldr	s13, [r3, #8]
 8004990:	4b12      	ldr	r3, [pc, #72]	; (80049dc <gyro_offset_calculation+0xf0>)
 8004992:	881b      	ldrh	r3, [r3, #0]
 8004994:	ee07 3a90 	vmov	s15, r3
 8004998:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800499c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049a0:	4b0f      	ldr	r3, [pc, #60]	; (80049e0 <gyro_offset_calculation+0xf4>)
 80049a2:	edc3 7a02 	vstr	s15, [r3, #8]
		setGyroOffset(gyro_mean);
 80049a6:	4b0e      	ldr	r3, [pc, #56]	; (80049e0 <gyro_offset_calculation+0xf4>)
 80049a8:	edd3 6a00 	vldr	s13, [r3]
 80049ac:	ed93 7a01 	vldr	s14, [r3, #4]
 80049b0:	edd3 7a02 	vldr	s15, [r3, #8]
 80049b4:	eeb0 0a66 	vmov.f32	s0, s13
 80049b8:	eef0 0a47 	vmov.f32	s1, s14
 80049bc:	eeb0 1a67 	vmov.f32	s2, s15
 80049c0:	f7fc fd34 	bl	800142c <setGyroOffset>
		gyro_offset_counter = 0;
 80049c4:	4b05      	ldr	r3, [pc, #20]	; (80049dc <gyro_offset_calculation+0xf0>)
 80049c6:	2200      	movs	r2, #0
 80049c8:	801a      	strh	r2, [r3, #0]
		return 0;
 80049ca:	2300      	movs	r3, #0
 80049cc:	e000      	b.n	80049d0 <gyro_offset_calculation+0xe4>
	}
	return 1;
 80049ce:	2301      	movs	r3, #1
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3708      	adds	r7, #8
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	200003f0 	.word	0x200003f0
 80049dc:	200003ec 	.word	0x200003ec
 80049e0:	200003fc 	.word	0x200003fc

080049e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80049e4:	b5b0      	push	{r4, r5, r7, lr}
 80049e6:	b09c      	sub	sp, #112	; 0x70
 80049e8:	af00      	add	r7, sp, #0

  HAL_Init();
 80049ea:	f001 feee 	bl	80067ca <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80049ee:	f000 f9cf 	bl	8004d90 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80049f2:	f000 fa1f 	bl	8004e34 <MX_GPIO_Init>

  MX_USART1_UART_Init();
 80049f6:	f001 fc7b 	bl	80062f0 <MX_USART1_UART_Init>

  MX_UART4_Init();
 80049fa:	f001 fccb 	bl	8006394 <MX_UART4_Init>


  if (lsm6_bus_init() != 0){
 80049fe:	f7ff fd43 	bl	8004488 <lsm6_bus_init>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d010      	beq.n	8004a2a <main+0x46>
	  uint8_t Test[] = "Failed to init I2C bus\r\n";
 8004a08:	4b65      	ldr	r3, [pc, #404]	; (8004ba0 <main+0x1bc>)
 8004a0a:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8004a0e:	461d      	mov	r5, r3
 8004a10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a14:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004a18:	c403      	stmia	r4!, {r0, r1}
 8004a1a:	7022      	strb	r2, [r4, #0]
	  uart_write_debug(Test, 10);
 8004a1c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004a20:	210a      	movs	r1, #10
 8004a22:	4618      	mov	r0, r3
 8004a24:	f001 fd40 	bl	80064a8 <uart_write_debug>
 8004a28:	e042      	b.n	8004ab0 <main+0xcc>
  }
  else{
		  if (lsm6_acc_init() != HAL_OK){
 8004a2a:	f7ff fd93 	bl	8004554 <lsm6_acc_init>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d00f      	beq.n	8004a54 <main+0x70>
			  uint8_t Test[] = "Failed to init LSM6 acc\r\n";
 8004a34:	4b5b      	ldr	r3, [pc, #364]	; (8004ba4 <main+0x1c0>)
 8004a36:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8004a3a:	461d      	mov	r5, r3
 8004a3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a40:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004a44:	c403      	stmia	r4!, {r0, r1}
 8004a46:	8022      	strh	r2, [r4, #0]
			  uart_write_debug(Test, 10);
 8004a48:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004a4c:	210a      	movs	r1, #10
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f001 fd2a 	bl	80064a8 <uart_write_debug>
		  }
		  if (gyro_init() != HAL_OK){
 8004a54:	f7ff fd58 	bl	8004508 <gyro_init>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d012      	beq.n	8004a84 <main+0xa0>
			  uint8_t Test[] = "Failed to init LSM6 gyro\r\n";
 8004a5e:	4b52      	ldr	r3, [pc, #328]	; (8004ba8 <main+0x1c4>)
 8004a60:	f107 041c 	add.w	r4, r7, #28
 8004a64:	461d      	mov	r5, r3
 8004a66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004a6e:	c403      	stmia	r4!, {r0, r1}
 8004a70:	8022      	strh	r2, [r4, #0]
 8004a72:	3402      	adds	r4, #2
 8004a74:	0c13      	lsrs	r3, r2, #16
 8004a76:	7023      	strb	r3, [r4, #0]
			  uart_write_debug(Test, 10);
 8004a78:	f107 031c 	add.w	r3, r7, #28
 8004a7c:	210a      	movs	r1, #10
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f001 fd12 	bl	80064a8 <uart_write_debug>
		  }
		  if (magn_init() != HAL_OK){
 8004a84:	f7ff fd8c 	bl	80045a0 <magn_init>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d010      	beq.n	8004ab0 <main+0xcc>
			  uint8_t Test[] = "Failed to init LIS3 magn\r\n";
 8004a8e:	4b47      	ldr	r3, [pc, #284]	; (8004bac <main+0x1c8>)
 8004a90:	463c      	mov	r4, r7
 8004a92:	461d      	mov	r5, r3
 8004a94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a98:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004a9c:	c403      	stmia	r4!, {r0, r1}
 8004a9e:	8022      	strh	r2, [r4, #0]
 8004aa0:	3402      	adds	r4, #2
 8004aa2:	0c13      	lsrs	r3, r2, #16
 8004aa4:	7023      	strb	r3, [r4, #0]
			  uart_write_debug(Test, 10);
 8004aa6:	463b      	mov	r3, r7
 8004aa8:	210a      	movs	r1, #10
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f001 fcfc 	bl	80064a8 <uart_write_debug>
		  }
  }
  if (ublox_i2c_bus_init() != HAL_OK){
 8004ab0:	f7fe fe34 	bl	800371c <ublox_i2c_bus_init>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d004      	beq.n	8004ac4 <main+0xe0>
	  uart_write_debug("Failed to Initialize ublox bus\r\n", 10);
 8004aba:	210a      	movs	r1, #10
 8004abc:	483c      	ldr	r0, [pc, #240]	; (8004bb0 <main+0x1cc>)
 8004abe:	f001 fcf3 	bl	80064a8 <uart_write_debug>
 8004ac2:	e011      	b.n	8004ae8 <main+0x104>
  }
  else{
	  HAL_StatusTypeDef res;
	  res = ubloxInit();
 8004ac4:	f7fe feea 	bl	800389c <ubloxInit>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	  if (res != HAL_OK){
 8004ace:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d004      	beq.n	8004ae0 <main+0xfc>
		  uart_write_debug("Failed to Initialize UBLOX\r\n", 10);
 8004ad6:	210a      	movs	r1, #10
 8004ad8:	4836      	ldr	r0, [pc, #216]	; (8004bb4 <main+0x1d0>)
 8004ada:	f001 fce5 	bl	80064a8 <uart_write_debug>
 8004ade:	e003      	b.n	8004ae8 <main+0x104>
	  }
	  else{
		  uart_write_debug("Ublox Initialized!\r\n", 10);
 8004ae0:	210a      	movs	r1, #10
 8004ae2:	4835      	ldr	r0, [pc, #212]	; (8004bb8 <main+0x1d4>)
 8004ae4:	f001 fce0 	bl	80064a8 <uart_write_debug>
	  }
  }

  /* Init scheduler */
  osKernelInitialize();
 8004ae8:	f007 fb46 	bl	800c178 <osKernelInitialize>
  /* USER CODE BEGIN RTOS_MUTEX */
  debugUartMutex = osMutexNew(&uartMutex_attributes);
 8004aec:	4833      	ldr	r0, [pc, #204]	; (8004bbc <main+0x1d8>)
 8004aee:	f007 fd65 	bl	800c5bc <osMutexNew>
 8004af2:	4603      	mov	r3, r0
 8004af4:	4a32      	ldr	r2, [pc, #200]	; (8004bc0 <main+0x1dc>)
 8004af6:	6013      	str	r3, [r2, #0]
  i2cMutex = osMutexNew(&i2cMutex_attributes);
 8004af8:	4832      	ldr	r0, [pc, #200]	; (8004bc4 <main+0x1e0>)
 8004afa:	f007 fd5f 	bl	800c5bc <osMutexNew>
 8004afe:	4603      	mov	r3, r0
 8004b00:	4a31      	ldr	r2, [pc, #196]	; (8004bc8 <main+0x1e4>)
 8004b02:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_MUTEX */
  memsQueueHandle = osMessageQueueNew (8, sizeof(mems_data_t), &memsQueue_attributes);
 8004b04:	4a31      	ldr	r2, [pc, #196]	; (8004bcc <main+0x1e8>)
 8004b06:	2128      	movs	r1, #40	; 0x28
 8004b08:	2008      	movs	r0, #8
 8004b0a:	f007 fddd 	bl	800c6c8 <osMessageQueueNew>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	4a2f      	ldr	r2, [pc, #188]	; (8004bd0 <main+0x1ec>)
 8004b12:	6013      	str	r3, [r2, #0]
  outputQueueHandle = osMessageQueueNew (4, sizeof(FusionEuler), &outputQueue_attributes);
 8004b14:	4a2f      	ldr	r2, [pc, #188]	; (8004bd4 <main+0x1f0>)
 8004b16:	210c      	movs	r1, #12
 8004b18:	2004      	movs	r0, #4
 8004b1a:	f007 fdd5 	bl	800c6c8 <osMessageQueueNew>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	4a2d      	ldr	r2, [pc, #180]	; (8004bd8 <main+0x1f4>)
 8004b22:	6013      	str	r3, [r2, #0]
  messageQueueHandle = osMessageQueueNew (8, RB_SIZE, &messageQueue_attributes);
 8004b24:	4a2d      	ldr	r2, [pc, #180]	; (8004bdc <main+0x1f8>)
 8004b26:	2128      	movs	r1, #40	; 0x28
 8004b28:	2008      	movs	r0, #8
 8004b2a:	f007 fdcd 	bl	800c6c8 <osMessageQueueNew>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	4a2b      	ldr	r2, [pc, #172]	; (8004be0 <main+0x1fc>)
 8004b32:	6013      	str	r3, [r2, #0]
  /* EVENT FLAG FOR ACK RECEIVE */
  ack_rcvd = osEventFlagsNew(NULL);
 8004b34:	2000      	movs	r0, #0
 8004b36:	f007 fc58 	bl	800c3ea <osEventFlagsNew>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	4a29      	ldr	r2, [pc, #164]	; (8004be4 <main+0x200>)
 8004b3e:	6013      	str	r3, [r2, #0]
  //							//

  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8004b40:	4a29      	ldr	r2, [pc, #164]	; (8004be8 <main+0x204>)
 8004b42:	2100      	movs	r1, #0
 8004b44:	4829      	ldr	r0, [pc, #164]	; (8004bec <main+0x208>)
 8004b46:	f007 fb61 	bl	800c20c <osThreadNew>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	4a28      	ldr	r2, [pc, #160]	; (8004bf0 <main+0x20c>)
 8004b4e:	6013      	str	r3, [r2, #0]

  readMemsTaskHandle = osThreadNew(readMemsTask, NULL, &readMemsTask_attributes);
 8004b50:	4a28      	ldr	r2, [pc, #160]	; (8004bf4 <main+0x210>)
 8004b52:	2100      	movs	r1, #0
 8004b54:	4828      	ldr	r0, [pc, #160]	; (8004bf8 <main+0x214>)
 8004b56:	f007 fb59 	bl	800c20c <osThreadNew>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	4a27      	ldr	r2, [pc, #156]	; (8004bfc <main+0x218>)
 8004b5e:	6013      	str	r3, [r2, #0]

//  calcHeadingTaskHandle = osThreadNew(calcHeadingTask, NULL, &calcHeadingTask_attributes);

//  printOutTaskHandle = osThreadNew(printOutTask, NULL, &printOutTask_attributes);

  getCoorsTaskHandle = osThreadNew(getCoorsTask, NULL, &getCoorsTask_attributes);
 8004b60:	4a27      	ldr	r2, [pc, #156]	; (8004c00 <main+0x21c>)
 8004b62:	2100      	movs	r1, #0
 8004b64:	4827      	ldr	r0, [pc, #156]	; (8004c04 <main+0x220>)
 8004b66:	f007 fb51 	bl	800c20c <osThreadNew>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	4a26      	ldr	r2, [pc, #152]	; (8004c08 <main+0x224>)
 8004b6e:	6013      	str	r3, [r2, #0]

//  sendMessageTaskHandle = osThreadNew(sendMessageTask, NULL, &sendMessageTaskHandle_attributes);

  readMessageTaskHandle = osThreadNew(readMessageTask, NULL, &readMessageTaskHandle_attributes);
 8004b70:	4a26      	ldr	r2, [pc, #152]	; (8004c0c <main+0x228>)
 8004b72:	2100      	movs	r1, #0
 8004b74:	4826      	ldr	r0, [pc, #152]	; (8004c10 <main+0x22c>)
 8004b76:	f007 fb49 	bl	800c20c <osThreadNew>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	4a25      	ldr	r2, [pc, #148]	; (8004c14 <main+0x230>)
 8004b7e:	6013      	str	r3, [r2, #0]

  gyroCalibrationTaskHandle = osThreadNew(gyroCalibrationTask, NULL, &gyroCalibrationTaskHandle_attributes);
 8004b80:	4a25      	ldr	r2, [pc, #148]	; (8004c18 <main+0x234>)
 8004b82:	2100      	movs	r1, #0
 8004b84:	4825      	ldr	r0, [pc, #148]	; (8004c1c <main+0x238>)
 8004b86:	f007 fb41 	bl	800c20c <osThreadNew>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	4a24      	ldr	r2, [pc, #144]	; (8004c20 <main+0x23c>)
 8004b8e:	6013      	str	r3, [r2, #0]

  /*Suspend the gyro-calibration task*/
  osThreadSuspend(gyroCalibrationTaskHandle);
 8004b90:	4b23      	ldr	r3, [pc, #140]	; (8004c20 <main+0x23c>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4618      	mov	r0, r3
 8004b96:	f007 fbcb 	bl	800c330 <osThreadSuspend>

  /* Start scheduler */
  osKernelStart();
 8004b9a:	f007 fb11 	bl	800c1c0 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004b9e:	e7fe      	b.n	8004b9e <main+0x1ba>
 8004ba0:	080142b0 	.word	0x080142b0
 8004ba4:	080142cc 	.word	0x080142cc
 8004ba8:	080142e8 	.word	0x080142e8
 8004bac:	08014304 	.word	0x08014304
 8004bb0:	08014254 	.word	0x08014254
 8004bb4:	08014278 	.word	0x08014278
 8004bb8:	08014298 	.word	0x08014298
 8004bbc:	0801449c 	.word	0x0801449c
 8004bc0:	20000420 	.word	0x20000420
 8004bc4:	080144ac 	.word	0x080144ac
 8004bc8:	20000424 	.word	0x20000424
 8004bcc:	080144bc 	.word	0x080144bc
 8004bd0:	20000428 	.word	0x20000428
 8004bd4:	080144d4 	.word	0x080144d4
 8004bd8:	2000042c 	.word	0x2000042c
 8004bdc:	080144ec 	.word	0x080144ec
 8004be0:	20000430 	.word	0x20000430
 8004be4:	20000434 	.word	0x20000434
 8004be8:	080143e8 	.word	0x080143e8
 8004bec:	08004c25 	.word	0x08004c25
 8004bf0:	20000408 	.word	0x20000408
 8004bf4:	0801440c 	.word	0x0801440c
 8004bf8:	08004c4d 	.word	0x08004c4d
 8004bfc:	2000040c 	.word	0x2000040c
 8004c00:	08014430 	.word	0x08014430
 8004c04:	08004c91 	.word	0x08004c91
 8004c08:	20000414 	.word	0x20000414
 8004c0c:	08014454 	.word	0x08014454
 8004c10:	08004ca9 	.word	0x08004ca9
 8004c14:	20000418 	.word	0x20000418
 8004c18:	08014478 	.word	0x08014478
 8004c1c:	08004d19 	.word	0x08004d19
 8004c20:	2000041c 	.word	0x2000041c

08004c24 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b082      	sub	sp, #8
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOB,LED2_Pin);
 8004c2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004c30:	4805      	ldr	r0, [pc, #20]	; (8004c48 <StartDefaultTask+0x24>)
 8004c32:	f002 f96f 	bl	8006f14 <HAL_GPIO_TogglePin>
	uart_receive_it(UART_NYX);
 8004c36:	2001      	movs	r0, #1
 8004c38:	f001 fc0e 	bl	8006458 <uart_receive_it>
    osDelay(500);
 8004c3c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004c40:	f007 fbb8 	bl	800c3b4 <osDelay>
  {
 8004c44:	e7f2      	b.n	8004c2c <StartDefaultTask+0x8>
 8004c46:	bf00      	nop
 8004c48:	48000400 	.word	0x48000400

08004c4c <readMemsTask>:
		osDelay(30);
	}
}

void readMemsTask(void *argument)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b090      	sub	sp, #64	; 0x40
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
	mems_data_t mems_data;
	FusionEuler euler;
	FusionInit();
 8004c54:	f7fc fc0a 	bl	800146c <FusionInit>
	for(;;)
	{
//		osMutexAcquire(i2cMutex, osWaitForever);
		tick_gyro(&mems_data);
 8004c58:	f107 0318 	add.w	r3, r7, #24
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f7ff fc01 	bl	8004464 <tick_gyro>
		FusionCalcAngle(&mems_data, &euler);
 8004c62:	f107 020c 	add.w	r2, r7, #12
 8004c66:	f107 0318 	add.w	r3, r7, #24
 8004c6a:	4611      	mov	r1, r2
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f7fc fc1d 	bl	80014ac <FusionCalcAngle>
//		osMutexRelease(i2cMutex);
		osMessageQueuePut(outputQueueHandle, &euler, 0U, 0U);
 8004c72:	4b06      	ldr	r3, [pc, #24]	; (8004c8c <readMemsTask+0x40>)
 8004c74:	6818      	ldr	r0, [r3, #0]
 8004c76:	f107 010c 	add.w	r1, r7, #12
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f007 fd97 	bl	800c7b0 <osMessageQueuePut>
//		osMessageQueuePut(memsQueueHandle, &mems_data, 0U, 5U);
		osDelay(20);
 8004c82:	2014      	movs	r0, #20
 8004c84:	f007 fb96 	bl	800c3b4 <osDelay>
		tick_gyro(&mems_data);
 8004c88:	e7e6      	b.n	8004c58 <readMemsTask+0xc>
 8004c8a:	bf00      	nop
 8004c8c:	2000042c 	.word	0x2000042c

08004c90 <getCoorsTask>:
		osDelay(70);
	}
}


void getCoorsTask(void *argument){
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]

	for(;;)
	{
//		osMutexAcquire(i2cMutex, osWaitForever);
//		osMutexAcquire(debugUartMutex, osWaitForever);
		ublox_tick();
 8004c98:	f7fe fd80 	bl	800379c <ublox_tick>
//		osMutexRelease(i2cMutex);
//		osMutexRelease(debugUartMutex);
		osDelay(1700);
 8004c9c:	f240 60a4 	movw	r0, #1700	; 0x6a4
 8004ca0:	f007 fb88 	bl	800c3b4 <osDelay>
		ublox_tick();
 8004ca4:	e7f8      	b.n	8004c98 <getCoorsTask+0x8>
	...

08004ca8 <readMessageTask>:
	}
}

void readMessageTask(void *argument){
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b08e      	sub	sp, #56	; 0x38
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
	osStatus_t status;
	uint32_t ack_flag;
	uint8_t message_buffer[RB_SIZE] = {0};
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	60bb      	str	r3, [r7, #8]
 8004cb4:	f107 030c 	add.w	r3, r7, #12
 8004cb8:	2224      	movs	r2, #36	; 0x24
 8004cba:	2100      	movs	r1, #0
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f00a ff9d 	bl	800fbfc <memset>
	for(;;){
		status = osMessageQueueGet(messageQueueHandle, message_buffer, NULL, osWaitForever);   // wait for message
 8004cc2:	4b13      	ldr	r3, [pc, #76]	; (8004d10 <readMessageTask+0x68>)
 8004cc4:	6818      	ldr	r0, [r3, #0]
 8004cc6:	f107 0108 	add.w	r1, r7, #8
 8004cca:	f04f 33ff 	mov.w	r3, #4294967295
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f007 fdce 	bl	800c870 <osMessageQueueGet>
 8004cd4:	6378      	str	r0, [r7, #52]	; 0x34
		if (status == osOK) {
 8004cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d114      	bne.n	8004d06 <readMessageTask+0x5e>
			tick_Handler(message_buffer);
 8004cdc:	f107 0308 	add.w	r3, r7, #8
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f000 fa73 	bl	80051cc <tick_Handler>
			ack_flag = osEventFlagsWait(ack_rcvd, ACK_FLAG, osFlagsWaitAny, 150);
 8004ce6:	4b0b      	ldr	r3, [pc, #44]	; (8004d14 <readMessageTask+0x6c>)
 8004ce8:	6818      	ldr	r0, [r3, #0]
 8004cea:	2396      	movs	r3, #150	; 0x96
 8004cec:	2200      	movs	r2, #0
 8004cee:	2101      	movs	r1, #1
 8004cf0:	f007 fbfe 	bl	800c4f0 <osEventFlagsWait>
 8004cf4:	6338      	str	r0, [r7, #48]	; 0x30
			if (ack_flag != 1){
 8004cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d004      	beq.n	8004d06 <readMessageTask+0x5e>
				tick_Handler(message_buffer);
 8004cfc:	f107 0308 	add.w	r3, r7, #8
 8004d00:	4618      	mov	r0, r3
 8004d02:	f000 fa63 	bl	80051cc <tick_Handler>
			}
		}
		osDelay(200);
 8004d06:	20c8      	movs	r0, #200	; 0xc8
 8004d08:	f007 fb54 	bl	800c3b4 <osDelay>
		status = osMessageQueueGet(messageQueueHandle, message_buffer, NULL, osWaitForever);   // wait for message
 8004d0c:	e7d9      	b.n	8004cc2 <readMessageTask+0x1a>
 8004d0e:	bf00      	nop
 8004d10:	20000430 	.word	0x20000430
 8004d14:	20000434 	.word	0x20000434

08004d18 <gyroCalibrationTask>:
	}
}

void gyroCalibrationTask(void *argument){
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b08c      	sub	sp, #48	; 0x30
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
	mems_data_t mems_data;
	osThreadSuspend(readMemsTaskHandle);
 8004d20:	4b16      	ldr	r3, [pc, #88]	; (8004d7c <gyroCalibrationTask+0x64>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4618      	mov	r0, r3
 8004d26:	f007 fb03 	bl	800c330 <osThreadSuspend>
	osThreadSuspend(printOutTaskHandle);
 8004d2a:	4b15      	ldr	r3, [pc, #84]	; (8004d80 <gyroCalibrationTask+0x68>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f007 fafe 	bl	800c330 <osThreadSuspend>
	uart_write_debug("Gyro Calibration: Hold the device still\r\n", 50);
 8004d34:	2132      	movs	r1, #50	; 0x32
 8004d36:	4813      	ldr	r0, [pc, #76]	; (8004d84 <gyroCalibrationTask+0x6c>)
 8004d38:	f001 fbb6 	bl	80064a8 <uart_write_debug>
	for(;;){
		if (gyro_offset_calculation(&mems_data) == 0){
 8004d3c:	f107 0308 	add.w	r3, r7, #8
 8004d40:	4618      	mov	r0, r3
 8004d42:	f7ff fdd3 	bl	80048ec <gyro_offset_calculation>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d112      	bne.n	8004d72 <gyroCalibrationTask+0x5a>
			osThreadResume(readMemsTaskHandle);
 8004d4c:	4b0b      	ldr	r3, [pc, #44]	; (8004d7c <gyroCalibrationTask+0x64>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f007 fb0e 	bl	800c372 <osThreadResume>
			osThreadResume(printOutTaskHandle);
 8004d56:	4b0a      	ldr	r3, [pc, #40]	; (8004d80 <gyroCalibrationTask+0x68>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f007 fb09 	bl	800c372 <osThreadResume>
			uart_write_debug("Gyro Calibration: Finished!\r\n", 50);
 8004d60:	2132      	movs	r1, #50	; 0x32
 8004d62:	4809      	ldr	r0, [pc, #36]	; (8004d88 <gyroCalibrationTask+0x70>)
 8004d64:	f001 fba0 	bl	80064a8 <uart_write_debug>
			osThreadSuspend(gyroCalibrationTaskHandle);
 8004d68:	4b08      	ldr	r3, [pc, #32]	; (8004d8c <gyroCalibrationTask+0x74>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f007 fadf 	bl	800c330 <osThreadSuspend>
		}
		osDelay(5);
 8004d72:	2005      	movs	r0, #5
 8004d74:	f007 fb1e 	bl	800c3b4 <osDelay>
		if (gyro_offset_calculation(&mems_data) == 0){
 8004d78:	e7e0      	b.n	8004d3c <gyroCalibrationTask+0x24>
 8004d7a:	bf00      	nop
 8004d7c:	2000040c 	.word	0x2000040c
 8004d80:	20000410 	.word	0x20000410
 8004d84:	08014328 	.word	0x08014328
 8004d88:	08014354 	.word	0x08014354
 8004d8c:	2000041c 	.word	0x2000041c

08004d90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b096      	sub	sp, #88	; 0x58
 8004d94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004d96:	f107 0314 	add.w	r3, r7, #20
 8004d9a:	2244      	movs	r2, #68	; 0x44
 8004d9c:	2100      	movs	r1, #0
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f00a ff2c 	bl	800fbfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004da4:	463b      	mov	r3, r7
 8004da6:	2200      	movs	r2, #0
 8004da8:	601a      	str	r2, [r3, #0]
 8004daa:	605a      	str	r2, [r3, #4]
 8004dac:	609a      	str	r2, [r3, #8]
 8004dae:	60da      	str	r2, [r3, #12]
 8004db0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8004db2:	2000      	movs	r0, #0
 8004db4:	f003 f984 	bl	80080c0 <HAL_PWREx_ControlVoltageScaling>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d001      	beq.n	8004dc2 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8004dbe:	f000 f9f5 	bl	80051ac <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8004dc2:	2310      	movs	r3, #16
 8004dc4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8004dce:	2360      	movs	r3, #96	; 0x60
 8004dd0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004dd2:	2302      	movs	r3, #2
 8004dd4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8004dde:	233c      	movs	r3, #60	; 0x3c
 8004de0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004de2:	2302      	movs	r3, #2
 8004de4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004de6:	2302      	movs	r3, #2
 8004de8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004dea:	2302      	movs	r3, #2
 8004dec:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004dee:	f107 0314 	add.w	r3, r7, #20
 8004df2:	4618      	mov	r0, r3
 8004df4:	f003 fa08 	bl	8008208 <HAL_RCC_OscConfig>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d001      	beq.n	8004e02 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8004dfe:	f000 f9d5 	bl	80051ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004e02:	230f      	movs	r3, #15
 8004e04:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004e06:	2303      	movs	r3, #3
 8004e08:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004e12:	2300      	movs	r3, #0
 8004e14:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004e16:	463b      	mov	r3, r7
 8004e18:	2105      	movs	r1, #5
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f003 fe0e 	bl	8008a3c <HAL_RCC_ClockConfig>
 8004e20:	4603      	mov	r3, r0
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d001      	beq.n	8004e2a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8004e26:	f000 f9c1 	bl	80051ac <Error_Handler>
  }
}
 8004e2a:	bf00      	nop
 8004e2c:	3758      	adds	r7, #88	; 0x58
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
	...

08004e34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b08a      	sub	sp, #40	; 0x28
 8004e38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e3a:	f107 0314 	add.w	r3, r7, #20
 8004e3e:	2200      	movs	r2, #0
 8004e40:	601a      	str	r2, [r3, #0]
 8004e42:	605a      	str	r2, [r3, #4]
 8004e44:	609a      	str	r2, [r3, #8]
 8004e46:	60da      	str	r2, [r3, #12]
 8004e48:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004e4a:	4bbb      	ldr	r3, [pc, #748]	; (8005138 <MX_GPIO_Init+0x304>)
 8004e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e4e:	4aba      	ldr	r2, [pc, #744]	; (8005138 <MX_GPIO_Init+0x304>)
 8004e50:	f043 0310 	orr.w	r3, r3, #16
 8004e54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e56:	4bb8      	ldr	r3, [pc, #736]	; (8005138 <MX_GPIO_Init+0x304>)
 8004e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e5a:	f003 0310 	and.w	r3, r3, #16
 8004e5e:	613b      	str	r3, [r7, #16]
 8004e60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e62:	4bb5      	ldr	r3, [pc, #724]	; (8005138 <MX_GPIO_Init+0x304>)
 8004e64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e66:	4ab4      	ldr	r2, [pc, #720]	; (8005138 <MX_GPIO_Init+0x304>)
 8004e68:	f043 0304 	orr.w	r3, r3, #4
 8004e6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e6e:	4bb2      	ldr	r3, [pc, #712]	; (8005138 <MX_GPIO_Init+0x304>)
 8004e70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e72:	f003 0304 	and.w	r3, r3, #4
 8004e76:	60fb      	str	r3, [r7, #12]
 8004e78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e7a:	4baf      	ldr	r3, [pc, #700]	; (8005138 <MX_GPIO_Init+0x304>)
 8004e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e7e:	4aae      	ldr	r2, [pc, #696]	; (8005138 <MX_GPIO_Init+0x304>)
 8004e80:	f043 0301 	orr.w	r3, r3, #1
 8004e84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e86:	4bac      	ldr	r3, [pc, #688]	; (8005138 <MX_GPIO_Init+0x304>)
 8004e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e8a:	f003 0301 	and.w	r3, r3, #1
 8004e8e:	60bb      	str	r3, [r7, #8]
 8004e90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e92:	4ba9      	ldr	r3, [pc, #676]	; (8005138 <MX_GPIO_Init+0x304>)
 8004e94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e96:	4aa8      	ldr	r2, [pc, #672]	; (8005138 <MX_GPIO_Init+0x304>)
 8004e98:	f043 0302 	orr.w	r3, r3, #2
 8004e9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e9e:	4ba6      	ldr	r3, [pc, #664]	; (8005138 <MX_GPIO_Init+0x304>)
 8004ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ea2:	f003 0302 	and.w	r3, r3, #2
 8004ea6:	607b      	str	r3, [r7, #4]
 8004ea8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004eaa:	4ba3      	ldr	r3, [pc, #652]	; (8005138 <MX_GPIO_Init+0x304>)
 8004eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004eae:	4aa2      	ldr	r2, [pc, #648]	; (8005138 <MX_GPIO_Init+0x304>)
 8004eb0:	f043 0308 	orr.w	r3, r3, #8
 8004eb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004eb6:	4ba0      	ldr	r3, [pc, #640]	; (8005138 <MX_GPIO_Init+0x304>)
 8004eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004eba:	f003 0308 	and.w	r3, r3, #8
 8004ebe:	603b      	str	r3, [r7, #0]
 8004ec0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f240 1105 	movw	r1, #261	; 0x105
 8004ec8:	489c      	ldr	r0, [pc, #624]	; (800513c <MX_GPIO_Init+0x308>)
 8004eca:	f002 f80b 	bl	8006ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f248 111c 	movw	r1, #33052	; 0x811c
 8004ed4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004ed8:	f002 f804 	bl	8006ee4 <HAL_GPIO_WritePin>
                          |ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8004edc:	2200      	movs	r2, #0
 8004ede:	f24f 0134 	movw	r1, #61492	; 0xf034
 8004ee2:	4897      	ldr	r0, [pc, #604]	; (8005140 <MX_GPIO_Init+0x30c>)
 8004ee4:	f001 fffe 	bl	8006ee4 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f242 0183 	movw	r1, #8323	; 0x2083
 8004eee:	4895      	ldr	r0, [pc, #596]	; (8005144 <MX_GPIO_Init+0x310>)
 8004ef0:	f001 fff8 	bl	8006ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004efa:	4893      	ldr	r0, [pc, #588]	; (8005148 <MX_GPIO_Init+0x314>)
 8004efc:	f001 fff2 	bl	8006ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8004f00:	f240 1305 	movw	r3, #261	; 0x105
 8004f04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f06:	2301      	movs	r3, #1
 8004f08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004f12:	f107 0314 	add.w	r3, r7, #20
 8004f16:	4619      	mov	r1, r3
 8004f18:	4888      	ldr	r0, [pc, #544]	; (800513c <MX_GPIO_Init+0x308>)
 8004f1a:	f001 fe51 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin
                           ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 8004f1e:	237a      	movs	r3, #122	; 0x7a
 8004f20:	617b      	str	r3, [r7, #20]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004f22:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004f26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004f2c:	f107 0314 	add.w	r3, r7, #20
 8004f30:	4619      	mov	r1, r3
 8004f32:	4882      	ldr	r0, [pc, #520]	; (800513c <MX_GPIO_Init+0x308>)
 8004f34:	f001 fe44 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_EXTI13_Pin VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8004f38:	f44f 5306 	mov.w	r3, #8576	; 0x2180
 8004f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004f3e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004f42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f44:	2300      	movs	r3, #0
 8004f46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f48:	f107 0314 	add.w	r3, r7, #20
 8004f4c:	4619      	mov	r1, r3
 8004f4e:	487e      	ldr	r0, [pc, #504]	; (8005148 <MX_GPIO_Init+0x314>)
 8004f50:	f001 fe36 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8004f54:	233f      	movs	r3, #63	; 0x3f
 8004f56:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004f58:	230b      	movs	r3, #11
 8004f5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f60:	f107 0314 	add.w	r3, r7, #20
 8004f64:	4619      	mov	r1, r3
 8004f66:	4878      	ldr	r0, [pc, #480]	; (8005148 <MX_GPIO_Init+0x314>)
 8004f68:	f001 fe2a 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f70:	2302      	movs	r3, #2
 8004f72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f74:	2300      	movs	r3, #0
 8004f76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004f7c:	2308      	movs	r3, #8
 8004f7e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f80:	f107 0314 	add.w	r3, r7, #20
 8004f84:	4619      	mov	r1, r3
 8004f86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004f8a:	f001 fe19 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin ARD_D4_Pin ARD_D7_Pin SPBTLE_RF_RST_Pin
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8004f8e:	f248 131c 	movw	r3, #33052	; 0x811c
 8004f92:	617b      	str	r3, [r7, #20]
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f94:	2301      	movs	r3, #1
 8004f96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fa0:	f107 0314 	add.w	r3, r7, #20
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004faa:	f001 fe09 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8004fae:	23e0      	movs	r3, #224	; 0xe0
 8004fb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004fbe:	2305      	movs	r3, #5
 8004fc0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fc2:	f107 0314 	add.w	r3, r7, #20
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004fcc:	f001 fdf8 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004fd4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004fd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8004fde:	f107 0314 	add.w	r3, r7, #20
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	4856      	ldr	r0, [pc, #344]	; (8005140 <MX_GPIO_Init+0x30c>)
 8004fe6:	f001 fdeb 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8004fea:	2302      	movs	r3, #2
 8004fec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fee:	2302      	movs	r3, #2
 8004ff0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004ffa:	2302      	movs	r3, #2
 8004ffc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8004ffe:	f107 0314 	add.w	r3, r7, #20
 8005002:	4619      	mov	r1, r3
 8005004:	484e      	ldr	r0, [pc, #312]	; (8005140 <MX_GPIO_Init+0x30c>)
 8005006:	f001 fddb 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 800500a:	f24f 0334 	movw	r3, #61492	; 0xf034
 800500e:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005010:	2301      	movs	r3, #1
 8005012:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005014:	2300      	movs	r3, #0
 8005016:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005018:	2300      	movs	r3, #0
 800501a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800501c:	f107 0314 	add.w	r3, r7, #20
 8005020:	4619      	mov	r1, r3
 8005022:	4847      	ldr	r0, [pc, #284]	; (8005140 <MX_GPIO_Init+0x30c>)
 8005024:	f001 fdcc 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN2_Pin DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8005028:	f44f 7320 	mov.w	r3, #640	; 0x280
 800502c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800502e:	2302      	movs	r3, #2
 8005030:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005032:	2300      	movs	r3, #0
 8005034:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005036:	2300      	movs	r3, #0
 8005038:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800503a:	2306      	movs	r3, #6
 800503c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800503e:	f107 0314 	add.w	r3, r7, #20
 8005042:	4619      	mov	r1, r3
 8005044:	483d      	ldr	r0, [pc, #244]	; (800513c <MX_GPIO_Init+0x308>)
 8005046:	f001 fdbb 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : QUADSPI_CLK_Pin QUADSPI_NCS_Pin OQUADSPI_BK1_IO0_Pin QUADSPI_BK1_IO1_Pin
                           QUAD_SPI_BK1_IO2_Pin QUAD_SPI_BK1_IO3_Pin */
  GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800504a:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800504e:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005050:	2302      	movs	r3, #2
 8005052:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005054:	2300      	movs	r3, #0
 8005056:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005058:	2303      	movs	r3, #3
 800505a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 800505c:	230a      	movs	r3, #10
 800505e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005060:	f107 0314 	add.w	r3, r7, #20
 8005064:	4619      	mov	r1, r3
 8005066:	4835      	ldr	r0, [pc, #212]	; (800513c <MX_GPIO_Init+0x308>)
 8005068:	f001 fdaa 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_UART3_TX_Pin INTERNAL_UART3_RX_Pin */
  GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 800506c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005070:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005072:	2302      	movs	r3, #2
 8005074:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005076:	2300      	movs	r3, #0
 8005078:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800507a:	2303      	movs	r3, #3
 800507c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800507e:	2307      	movs	r3, #7
 8005080:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005082:	f107 0314 	add.w	r3, r7, #20
 8005086:	4619      	mov	r1, r3
 8005088:	482e      	ldr	r0, [pc, #184]	; (8005144 <MX_GPIO_Init+0x310>)
 800508a:	f001 fd99 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin
                           HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI2_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 800508e:	f64d 4304 	movw	r3, #56324	; 0xdc04
 8005092:	617b      	str	r3, [r7, #20]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005094:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8005098:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800509a:	2300      	movs	r3, #0
 800509c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800509e:	f107 0314 	add.w	r3, r7, #20
 80050a2:	4619      	mov	r1, r3
 80050a4:	4827      	ldr	r0, [pc, #156]	; (8005144 <MX_GPIO_Init+0x310>)
 80050a6:	f001 fd8b 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET_Pin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 80050aa:	f242 0383 	movw	r3, #8323	; 0x2083
 80050ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80050b0:	2301      	movs	r3, #1
 80050b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050b4:	2300      	movs	r3, #0
 80050b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050b8:	2300      	movs	r3, #0
 80050ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80050bc:	f107 0314 	add.w	r3, r7, #20
 80050c0:	4619      	mov	r1, r3
 80050c2:	4820      	ldr	r0, [pc, #128]	; (8005144 <MX_GPIO_Init+0x310>)
 80050c4:	f001 fd7c 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 80050c8:	f44f 7310 	mov.w	r3, #576	; 0x240
 80050cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80050ce:	2301      	movs	r3, #1
 80050d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050d2:	2300      	movs	r3, #0
 80050d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050d6:	2300      	movs	r3, #0
 80050d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050da:	f107 0314 	add.w	r3, r7, #20
 80050de:	4619      	mov	r1, r3
 80050e0:	4819      	ldr	r0, [pc, #100]	; (8005148 <MX_GPIO_Init+0x314>)
 80050e2:	f001 fd6d 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80050e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80050ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80050ec:	2300      	movs	r3, #0
 80050ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050f0:	2300      	movs	r3, #0
 80050f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80050f4:	f107 0314 	add.w	r3, r7, #20
 80050f8:	4619      	mov	r1, r3
 80050fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80050fe:	f001 fd5f 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_SPI3_SCK_Pin INTERNAL_SPI3_MISO_Pin INTERNAL_SPI3_MOSI_Pin */
  GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8005102:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005106:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005108:	2302      	movs	r3, #2
 800510a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800510c:	2300      	movs	r3, #0
 800510e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005110:	2303      	movs	r3, #3
 8005112:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005114:	2306      	movs	r3, #6
 8005116:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005118:	f107 0314 	add.w	r3, r7, #20
 800511c:	4619      	mov	r1, r3
 800511e:	480a      	ldr	r0, [pc, #40]	; (8005148 <MX_GPIO_Init+0x314>)
 8005120:	f001 fd4e 	bl	8006bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8005124:	2378      	movs	r3, #120	; 0x78
 8005126:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005128:	2302      	movs	r3, #2
 800512a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800512c:	2300      	movs	r3, #0
 800512e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005130:	2303      	movs	r3, #3
 8005132:	623b      	str	r3, [r7, #32]
 8005134:	e00a      	b.n	800514c <MX_GPIO_Init+0x318>
 8005136:	bf00      	nop
 8005138:	40021000 	.word	0x40021000
 800513c:	48001000 	.word	0x48001000
 8005140:	48000400 	.word	0x48000400
 8005144:	48000c00 	.word	0x48000c00
 8005148:	48000800 	.word	0x48000800
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800514c:	2307      	movs	r3, #7
 800514e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005150:	f107 0314 	add.w	r3, r7, #20
 8005154:	4619      	mov	r1, r3
 8005156:	480b      	ldr	r0, [pc, #44]	; (8005184 <MX_GPIO_Init+0x350>)
 8005158:	f001 fd32 	bl	8006bc0 <HAL_GPIO_Init>
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
//  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
//  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800515c:	2200      	movs	r2, #0
 800515e:	2105      	movs	r1, #5
 8005160:	2017      	movs	r0, #23
 8005162:	f001 fc47 	bl	80069f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005166:	2017      	movs	r0, #23
 8005168:	f001 fc60 	bl	8006a2c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800516c:	2200      	movs	r2, #0
 800516e:	2105      	movs	r1, #5
 8005170:	2028      	movs	r0, #40	; 0x28
 8005172:	f001 fc3f 	bl	80069f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005176:	2028      	movs	r0, #40	; 0x28
 8005178:	f001 fc58 	bl	8006a2c <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800517c:	bf00      	nop
 800517e:	3728      	adds	r7, #40	; 0x28
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}
 8005184:	48000c00 	.word	0x48000c00

08005188 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b082      	sub	sp, #8
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a04      	ldr	r2, [pc, #16]	; (80051a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d101      	bne.n	800519e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800519a:	f001 fb2f 	bl	80067fc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800519e:	bf00      	nop
 80051a0:	3708      	adds	r7, #8
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	40012c00 	.word	0x40012c00

080051ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80051b0:	b672      	cpsid	i
}
 80051b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOB,LED2_Pin);
 80051b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80051b8:	4803      	ldr	r0, [pc, #12]	; (80051c8 <Error_Handler+0x1c>)
 80051ba:	f001 feab 	bl	8006f14 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 80051be:	2064      	movs	r0, #100	; 0x64
 80051c0:	f001 fb3c 	bl	800683c <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB,LED2_Pin);
 80051c4:	e7f6      	b.n	80051b4 <Error_Handler+0x8>
 80051c6:	bf00      	nop
 80051c8:	48000400 	.word	0x48000400

080051cc <tick_Handler>:
uint8_t flag_connected_toIris = 0;

static uint8_t message_d[25]={0};
static message_t msg;

void tick_Handler(uint8_t *data){
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
	uint8_t mess_len = 0;
 80051d4:	2300      	movs	r3, #0
 80051d6:	73fb      	strb	r3, [r7, #15]
    init_message_t();
 80051d8:	f000 fbac 	bl	8005934 <init_message_t>

	if (!parseMessage(data, UART_NYX)){
 80051dc:	2101      	movs	r1, #1
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 fa9a 	bl	8005718 <parseMessage>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d102      	bne.n	80051f0 <tick_Handler+0x24>
		handler(UART_NYX);
 80051ea:	2001      	movs	r0, #1
 80051ec:	f000 fb1e 	bl	800582c <handler>
	}
}
 80051f0:	bf00      	nop
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <sendNack>:
uint8_t send_heartbeat(UART_select device){
    uint8_t data[1] = {0};
    return transmitMessage(data, 1, SBP_CMD_HEARTBEAT, device);
}

uint8_t sendNack(UART_select device){
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	4603      	mov	r3, r0
 8005200:	71fb      	strb	r3, [r7, #7]
    if ((TOKEN == ESC) || (TOKEN == ETX) || (TOKEN == STX)){
 8005202:	4b16      	ldr	r3, [pc, #88]	; (800525c <sendNack+0x64>)
 8005204:	781b      	ldrb	r3, [r3, #0]
 8005206:	2b1b      	cmp	r3, #27
 8005208:	d007      	beq.n	800521a <sendNack+0x22>
 800520a:	4b14      	ldr	r3, [pc, #80]	; (800525c <sendNack+0x64>)
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	2b03      	cmp	r3, #3
 8005210:	d003      	beq.n	800521a <sendNack+0x22>
 8005212:	4b12      	ldr	r3, [pc, #72]	; (800525c <sendNack+0x64>)
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	2b02      	cmp	r3, #2
 8005218:	d10f      	bne.n	800523a <sendNack+0x42>
        uint8_t msg[3] = {NACK,ESC,TOKEN};
 800521a:	2315      	movs	r3, #21
 800521c:	733b      	strb	r3, [r7, #12]
 800521e:	231b      	movs	r3, #27
 8005220:	737b      	strb	r3, [r7, #13]
 8005222:	4b0e      	ldr	r3, [pc, #56]	; (800525c <sendNack+0x64>)
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	73bb      	strb	r3, [r7, #14]
        return uart_write(msg, 3, device, 5);
 8005228:	79fa      	ldrb	r2, [r7, #7]
 800522a:	f107 000c 	add.w	r0, r7, #12
 800522e:	2305      	movs	r3, #5
 8005230:	2103      	movs	r1, #3
 8005232:	f001 f94f 	bl	80064d4 <uart_write>
 8005236:	4603      	mov	r3, r0
 8005238:	e00c      	b.n	8005254 <sendNack+0x5c>
    }
    else{
        uint8_t msg[2] = {NACK,TOKEN};
 800523a:	2315      	movs	r3, #21
 800523c:	723b      	strb	r3, [r7, #8]
 800523e:	4b07      	ldr	r3, [pc, #28]	; (800525c <sendNack+0x64>)
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	727b      	strb	r3, [r7, #9]
        return uart_write(msg, 2, device, 5);
 8005244:	79fa      	ldrb	r2, [r7, #7]
 8005246:	f107 0008 	add.w	r0, r7, #8
 800524a:	2305      	movs	r3, #5
 800524c:	2102      	movs	r1, #2
 800524e:	f001 f941 	bl	80064d4 <uart_write>
 8005252:	4603      	mov	r3, r0
    }
}
 8005254:	4618      	mov	r0, r3
 8005256:	3710      	adds	r7, #16
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}
 800525c:	20000438 	.word	0x20000438

08005260 <sendAck>:

uint8_t sendAck(UART_select device){
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	4603      	mov	r3, r0
 8005268:	71fb      	strb	r3, [r7, #7]
    if ((TOKEN == ESC) || (TOKEN == ETX) || (TOKEN == STX)){
 800526a:	4b16      	ldr	r3, [pc, #88]	; (80052c4 <sendAck+0x64>)
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	2b1b      	cmp	r3, #27
 8005270:	d007      	beq.n	8005282 <sendAck+0x22>
 8005272:	4b14      	ldr	r3, [pc, #80]	; (80052c4 <sendAck+0x64>)
 8005274:	781b      	ldrb	r3, [r3, #0]
 8005276:	2b03      	cmp	r3, #3
 8005278:	d003      	beq.n	8005282 <sendAck+0x22>
 800527a:	4b12      	ldr	r3, [pc, #72]	; (80052c4 <sendAck+0x64>)
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	2b02      	cmp	r3, #2
 8005280:	d10f      	bne.n	80052a2 <sendAck+0x42>
        uint8_t msg[3] = {ACK,ESC,TOKEN};
 8005282:	2306      	movs	r3, #6
 8005284:	733b      	strb	r3, [r7, #12]
 8005286:	231b      	movs	r3, #27
 8005288:	737b      	strb	r3, [r7, #13]
 800528a:	4b0e      	ldr	r3, [pc, #56]	; (80052c4 <sendAck+0x64>)
 800528c:	781b      	ldrb	r3, [r3, #0]
 800528e:	73bb      	strb	r3, [r7, #14]
        return uart_write(msg, 3, device, 5);
 8005290:	79fa      	ldrb	r2, [r7, #7]
 8005292:	f107 000c 	add.w	r0, r7, #12
 8005296:	2305      	movs	r3, #5
 8005298:	2103      	movs	r1, #3
 800529a:	f001 f91b 	bl	80064d4 <uart_write>
 800529e:	4603      	mov	r3, r0
 80052a0:	e00c      	b.n	80052bc <sendAck+0x5c>
    }
    else{
        uint8_t msg[2] = {ACK,TOKEN};
 80052a2:	2306      	movs	r3, #6
 80052a4:	723b      	strb	r3, [r7, #8]
 80052a6:	4b07      	ldr	r3, [pc, #28]	; (80052c4 <sendAck+0x64>)
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	727b      	strb	r3, [r7, #9]
        return uart_write(msg, 2, device, 5);
 80052ac:	79fa      	ldrb	r2, [r7, #7]
 80052ae:	f107 0008 	add.w	r0, r7, #8
 80052b2:	2305      	movs	r3, #5
 80052b4:	2102      	movs	r1, #2
 80052b6:	f001 f90d 	bl	80064d4 <uart_write>
 80052ba:	4603      	mov	r3, r0
    }
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3710      	adds	r7, #16
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	20000438 	.word	0x20000438

080052c8 <calcDataSize>:

static uint8_t calcDataSize(uint8_t *data, uint8_t len){
 80052c8:	b480      	push	{r7}
 80052ca:	b085      	sub	sp, #20
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	460b      	mov	r3, r1
 80052d2:	70fb      	strb	r3, [r7, #3]
    uint8_t j,i;
    j=0;
 80052d4:	2300      	movs	r3, #0
 80052d6:	73fb      	strb	r3, [r7, #15]
    for (i=0;i<len;i++){
 80052d8:	2300      	movs	r3, #0
 80052da:	73bb      	strb	r3, [r7, #14]
 80052dc:	e01e      	b.n	800531c <calcDataSize+0x54>
       if ((data[i] == STX) || (data[i] == ETX) || (data[i] == ESC)){
 80052de:	7bbb      	ldrb	r3, [r7, #14]
 80052e0:	687a      	ldr	r2, [r7, #4]
 80052e2:	4413      	add	r3, r2
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d00b      	beq.n	8005302 <calcDataSize+0x3a>
 80052ea:	7bbb      	ldrb	r3, [r7, #14]
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	4413      	add	r3, r2
 80052f0:	781b      	ldrb	r3, [r3, #0]
 80052f2:	2b03      	cmp	r3, #3
 80052f4:	d005      	beq.n	8005302 <calcDataSize+0x3a>
 80052f6:	7bbb      	ldrb	r3, [r7, #14]
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	4413      	add	r3, r2
 80052fc:	781b      	ldrb	r3, [r3, #0]
 80052fe:	2b1b      	cmp	r3, #27
 8005300:	d106      	bne.n	8005310 <calcDataSize+0x48>
           j++;
 8005302:	7bfb      	ldrb	r3, [r7, #15]
 8005304:	3301      	adds	r3, #1
 8005306:	73fb      	strb	r3, [r7, #15]
           j++;
 8005308:	7bfb      	ldrb	r3, [r7, #15]
 800530a:	3301      	adds	r3, #1
 800530c:	73fb      	strb	r3, [r7, #15]
 800530e:	e002      	b.n	8005316 <calcDataSize+0x4e>
       }
       else j++;
 8005310:	7bfb      	ldrb	r3, [r7, #15]
 8005312:	3301      	adds	r3, #1
 8005314:	73fb      	strb	r3, [r7, #15]
    for (i=0;i<len;i++){
 8005316:	7bbb      	ldrb	r3, [r7, #14]
 8005318:	3301      	adds	r3, #1
 800531a:	73bb      	strb	r3, [r7, #14]
 800531c:	7bba      	ldrb	r2, [r7, #14]
 800531e:	78fb      	ldrb	r3, [r7, #3]
 8005320:	429a      	cmp	r2, r3
 8005322:	d3dc      	bcc.n	80052de <calcDataSize+0x16>
    }
    return j;
 8005324:	7bfb      	ldrb	r3, [r7, #15]
}
 8005326:	4618      	mov	r0, r3
 8005328:	3714      	adds	r7, #20
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr
	...

08005334 <transmitMessage>:

uint8_t transmitMessage(uint8_t *data, uint8_t data_len, uint8_t cmd, UART_select device){
 8005334:	b580      	push	{r7, lr}
 8005336:	b08c      	sub	sp, #48	; 0x30
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	4608      	mov	r0, r1
 800533e:	4611      	mov	r1, r2
 8005340:	461a      	mov	r2, r3
 8005342:	4603      	mov	r3, r0
 8005344:	70fb      	strb	r3, [r7, #3]
 8005346:	460b      	mov	r3, r1
 8005348:	70bb      	strb	r3, [r7, #2]
 800534a:	4613      	mov	r3, r2
 800534c:	707b      	strb	r3, [r7, #1]
    uint8_t message[34];
    uint8_t i,j,index;
    uint8_t tmp_len = 0;
 800534e:	2300      	movs	r3, #0
 8005350:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    tmp_len = calcDataSize(data, data_len);
 8005354:	78fb      	ldrb	r3, [r7, #3]
 8005356:	4619      	mov	r1, r3
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f7ff ffb5 	bl	80052c8 <calcDataSize>
 800535e:	4603      	mov	r3, r0
 8005360:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    msg.len = data_len;
 8005364:	78fb      	ldrb	r3, [r7, #3]
 8005366:	b29a      	uxth	r2, r3
 8005368:	4bc1      	ldr	r3, [pc, #772]	; (8005670 <transmitMessage+0x33c>)
 800536a:	80da      	strh	r2, [r3, #6]
    memcpy(msg.data, data, msg.len);
 800536c:	4bc0      	ldr	r3, [pc, #768]	; (8005670 <transmitMessage+0x33c>)
 800536e:	88db      	ldrh	r3, [r3, #6]
 8005370:	461a      	mov	r2, r3
 8005372:	6879      	ldr	r1, [r7, #4]
 8005374:	48bf      	ldr	r0, [pc, #764]	; (8005674 <transmitMessage+0x340>)
 8005376:	f00a fc33 	bl	800fbe0 <memcpy>
    msg.protocol_rev[0] = PROTOCOL_VER;
 800537a:	4bbd      	ldr	r3, [pc, #756]	; (8005670 <transmitMessage+0x33c>)
 800537c:	22fe      	movs	r2, #254	; 0xfe
 800537e:	701a      	strb	r2, [r3, #0]
    msg.protocol_rev[1] = COMM_PROTOCOL_REV;
 8005380:	4bbb      	ldr	r3, [pc, #748]	; (8005670 <transmitMessage+0x33c>)
 8005382:	2201      	movs	r2, #1
 8005384:	705a      	strb	r2, [r3, #1]
    if (TOKEN == 255){
 8005386:	4bbc      	ldr	r3, [pc, #752]	; (8005678 <transmitMessage+0x344>)
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	2bff      	cmp	r3, #255	; 0xff
 800538c:	d103      	bne.n	8005396 <transmitMessage+0x62>
        TOKEN=0;
 800538e:	4bba      	ldr	r3, [pc, #744]	; (8005678 <transmitMessage+0x344>)
 8005390:	2200      	movs	r2, #0
 8005392:	701a      	strb	r2, [r3, #0]
 8005394:	e005      	b.n	80053a2 <transmitMessage+0x6e>
    }
    else{
        TOKEN++;
 8005396:	4bb8      	ldr	r3, [pc, #736]	; (8005678 <transmitMessage+0x344>)
 8005398:	781b      	ldrb	r3, [r3, #0]
 800539a:	3301      	adds	r3, #1
 800539c:	b2da      	uxtb	r2, r3
 800539e:	4bb6      	ldr	r3, [pc, #728]	; (8005678 <transmitMessage+0x344>)
 80053a0:	701a      	strb	r2, [r3, #0]
    }
    msg.token = TOKEN;
 80053a2:	4bb5      	ldr	r3, [pc, #724]	; (8005678 <transmitMessage+0x344>)
 80053a4:	781a      	ldrb	r2, [r3, #0]
 80053a6:	4bb2      	ldr	r3, [pc, #712]	; (8005670 <transmitMessage+0x33c>)
 80053a8:	709a      	strb	r2, [r3, #2]

    msg.cmd = cmd;
 80053aa:	4ab1      	ldr	r2, [pc, #708]	; (8005670 <transmitMessage+0x33c>)
 80053ac:	78bb      	ldrb	r3, [r7, #2]
 80053ae:	7153      	strb	r3, [r2, #5]
    msg.senderID[0] = ESC;
 80053b0:	4baf      	ldr	r3, [pc, #700]	; (8005670 <transmitMessage+0x33c>)
 80053b2:	221b      	movs	r2, #27
 80053b4:	70da      	strb	r2, [r3, #3]
    msg.senderID[1] = SBP_S_ID;
 80053b6:	4bae      	ldr	r3, [pc, #696]	; (8005670 <transmitMessage+0x33c>)
 80053b8:	2232      	movs	r2, #50	; 0x32
 80053ba:	711a      	strb	r2, [r3, #4]
    calcChecksum();
 80053bc:	f000 f95e 	bl	800567c <calcChecksum>
    //CREATE MESSAGE
    index = 0;
 80053c0:	2300      	movs	r3, #0
 80053c2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    message[index] = STX;
 80053c6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80053ca:	3330      	adds	r3, #48	; 0x30
 80053cc:	443b      	add	r3, r7
 80053ce:	2202      	movs	r2, #2
 80053d0:	f803 2c28 	strb.w	r2, [r3, #-40]
    index++;
 80053d4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80053d8:	3301      	adds	r3, #1
 80053da:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    message[index] = msg.protocol_rev[0];
 80053de:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80053e2:	4aa3      	ldr	r2, [pc, #652]	; (8005670 <transmitMessage+0x33c>)
 80053e4:	7812      	ldrb	r2, [r2, #0]
 80053e6:	3330      	adds	r3, #48	; 0x30
 80053e8:	443b      	add	r3, r7
 80053ea:	f803 2c28 	strb.w	r2, [r3, #-40]
    index++;
 80053ee:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80053f2:	3301      	adds	r3, #1
 80053f4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    message[index] = msg.protocol_rev[1];
 80053f8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80053fc:	4a9c      	ldr	r2, [pc, #624]	; (8005670 <transmitMessage+0x33c>)
 80053fe:	7852      	ldrb	r2, [r2, #1]
 8005400:	3330      	adds	r3, #48	; 0x30
 8005402:	443b      	add	r3, r7
 8005404:	f803 2c28 	strb.w	r2, [r3, #-40]
    index++;
 8005408:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800540c:	3301      	adds	r3, #1
 800540e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    if ((msg.token == STX) || (msg.token == ETX) || (msg.token == ESC)){
 8005412:	4b97      	ldr	r3, [pc, #604]	; (8005670 <transmitMessage+0x33c>)
 8005414:	789b      	ldrb	r3, [r3, #2]
 8005416:	2b02      	cmp	r3, #2
 8005418:	d007      	beq.n	800542a <transmitMessage+0xf6>
 800541a:	4b95      	ldr	r3, [pc, #596]	; (8005670 <transmitMessage+0x33c>)
 800541c:	789b      	ldrb	r3, [r3, #2]
 800541e:	2b03      	cmp	r3, #3
 8005420:	d003      	beq.n	800542a <transmitMessage+0xf6>
 8005422:	4b93      	ldr	r3, [pc, #588]	; (8005670 <transmitMessage+0x33c>)
 8005424:	789b      	ldrb	r3, [r3, #2]
 8005426:	2b1b      	cmp	r3, #27
 8005428:	d119      	bne.n	800545e <transmitMessage+0x12a>
        message[index] = ESC;
 800542a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800542e:	3330      	adds	r3, #48	; 0x30
 8005430:	443b      	add	r3, r7
 8005432:	221b      	movs	r2, #27
 8005434:	f803 2c28 	strb.w	r2, [r3, #-40]
        index++;
 8005438:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800543c:	3301      	adds	r3, #1
 800543e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        message[index] = msg.token;
 8005442:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005446:	4a8a      	ldr	r2, [pc, #552]	; (8005670 <transmitMessage+0x33c>)
 8005448:	7892      	ldrb	r2, [r2, #2]
 800544a:	3330      	adds	r3, #48	; 0x30
 800544c:	443b      	add	r3, r7
 800544e:	f803 2c28 	strb.w	r2, [r3, #-40]
        index++;
 8005452:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005456:	3301      	adds	r3, #1
 8005458:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800545c:	e00c      	b.n	8005478 <transmitMessage+0x144>
    }
    else{
        message[index] = msg.token;
 800545e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005462:	4a83      	ldr	r2, [pc, #524]	; (8005670 <transmitMessage+0x33c>)
 8005464:	7892      	ldrb	r2, [r2, #2]
 8005466:	3330      	adds	r3, #48	; 0x30
 8005468:	443b      	add	r3, r7
 800546a:	f803 2c28 	strb.w	r2, [r3, #-40]
        index++;
 800546e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005472:	3301      	adds	r3, #1
 8005474:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    }
    message[index] = msg.senderID[0];
 8005478:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800547c:	4a7c      	ldr	r2, [pc, #496]	; (8005670 <transmitMessage+0x33c>)
 800547e:	78d2      	ldrb	r2, [r2, #3]
 8005480:	3330      	adds	r3, #48	; 0x30
 8005482:	443b      	add	r3, r7
 8005484:	f803 2c28 	strb.w	r2, [r3, #-40]
    index++;
 8005488:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800548c:	3301      	adds	r3, #1
 800548e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    message[index] = msg.senderID[1];
 8005492:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005496:	4a76      	ldr	r2, [pc, #472]	; (8005670 <transmitMessage+0x33c>)
 8005498:	7912      	ldrb	r2, [r2, #4]
 800549a:	3330      	adds	r3, #48	; 0x30
 800549c:	443b      	add	r3, r7
 800549e:	f803 2c28 	strb.w	r2, [r3, #-40]
    index++;
 80054a2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80054a6:	3301      	adds	r3, #1
 80054a8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    message[index] = msg.cmd;
 80054ac:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80054b0:	4a6f      	ldr	r2, [pc, #444]	; (8005670 <transmitMessage+0x33c>)
 80054b2:	7952      	ldrb	r2, [r2, #5]
 80054b4:	3330      	adds	r3, #48	; 0x30
 80054b6:	443b      	add	r3, r7
 80054b8:	f803 2c28 	strb.w	r2, [r3, #-40]
    index++;
 80054bc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80054c0:	3301      	adds	r3, #1
 80054c2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    for(i=0; i<msg.len;i++){
 80054c6:	2300      	movs	r3, #0
 80054c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80054cc:	e046      	b.n	800555c <transmitMessage+0x228>
        if ((msg.data[i] == STX) || (msg.data[i] == ETX) || (msg.data[i] == ESC)){
 80054ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80054d2:	4a67      	ldr	r2, [pc, #412]	; (8005670 <transmitMessage+0x33c>)
 80054d4:	4413      	add	r3, r2
 80054d6:	7a1b      	ldrb	r3, [r3, #8]
 80054d8:	2b02      	cmp	r3, #2
 80054da:	d00d      	beq.n	80054f8 <transmitMessage+0x1c4>
 80054dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80054e0:	4a63      	ldr	r2, [pc, #396]	; (8005670 <transmitMessage+0x33c>)
 80054e2:	4413      	add	r3, r2
 80054e4:	7a1b      	ldrb	r3, [r3, #8]
 80054e6:	2b03      	cmp	r3, #3
 80054e8:	d006      	beq.n	80054f8 <transmitMessage+0x1c4>
 80054ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80054ee:	4a60      	ldr	r2, [pc, #384]	; (8005670 <transmitMessage+0x33c>)
 80054f0:	4413      	add	r3, r2
 80054f2:	7a1b      	ldrb	r3, [r3, #8]
 80054f4:	2b1b      	cmp	r3, #27
 80054f6:	d11c      	bne.n	8005532 <transmitMessage+0x1fe>
            message[index] = ESC;
 80054f8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80054fc:	3330      	adds	r3, #48	; 0x30
 80054fe:	443b      	add	r3, r7
 8005500:	221b      	movs	r2, #27
 8005502:	f803 2c28 	strb.w	r2, [r3, #-40]
            index++;
 8005506:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800550a:	3301      	adds	r3, #1
 800550c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            message[index] = msg.data[i];
 8005510:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8005514:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005518:	4955      	ldr	r1, [pc, #340]	; (8005670 <transmitMessage+0x33c>)
 800551a:	440a      	add	r2, r1
 800551c:	7a12      	ldrb	r2, [r2, #8]
 800551e:	3330      	adds	r3, #48	; 0x30
 8005520:	443b      	add	r3, r7
 8005522:	f803 2c28 	strb.w	r2, [r3, #-40]
            index++;
 8005526:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800552a:	3301      	adds	r3, #1
 800552c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8005530:	e00f      	b.n	8005552 <transmitMessage+0x21e>
        }
        else{
            message[index] = msg.data[i];
 8005532:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8005536:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800553a:	494d      	ldr	r1, [pc, #308]	; (8005670 <transmitMessage+0x33c>)
 800553c:	440a      	add	r2, r1
 800553e:	7a12      	ldrb	r2, [r2, #8]
 8005540:	3330      	adds	r3, #48	; 0x30
 8005542:	443b      	add	r3, r7
 8005544:	f803 2c28 	strb.w	r2, [r3, #-40]
            index++;
 8005548:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800554c:	3301      	adds	r3, #1
 800554e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    for(i=0; i<msg.len;i++){
 8005552:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005556:	3301      	adds	r3, #1
 8005558:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800555c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005560:	b29a      	uxth	r2, r3
 8005562:	4b43      	ldr	r3, [pc, #268]	; (8005670 <transmitMessage+0x33c>)
 8005564:	88db      	ldrh	r3, [r3, #6]
 8005566:	429a      	cmp	r2, r3
 8005568:	d3b1      	bcc.n	80054ce <transmitMessage+0x19a>
        }
    }
    message[index] = msg.checksum[3];
 800556a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800556e:	4a40      	ldr	r2, [pc, #256]	; (8005670 <transmitMessage+0x33c>)
 8005570:	7fd2      	ldrb	r2, [r2, #31]
 8005572:	3330      	adds	r3, #48	; 0x30
 8005574:	443b      	add	r3, r7
 8005576:	f803 2c28 	strb.w	r2, [r3, #-40]
    index++;
 800557a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800557e:	3301      	adds	r3, #1
 8005580:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    message[index] = msg.checksum[2];
 8005584:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005588:	4a39      	ldr	r2, [pc, #228]	; (8005670 <transmitMessage+0x33c>)
 800558a:	7f92      	ldrb	r2, [r2, #30]
 800558c:	3330      	adds	r3, #48	; 0x30
 800558e:	443b      	add	r3, r7
 8005590:	f803 2c28 	strb.w	r2, [r3, #-40]
    index++;
 8005594:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005598:	3301      	adds	r3, #1
 800559a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    message[index] = msg.checksum[1];
 800559e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80055a2:	4a33      	ldr	r2, [pc, #204]	; (8005670 <transmitMessage+0x33c>)
 80055a4:	7f52      	ldrb	r2, [r2, #29]
 80055a6:	3330      	adds	r3, #48	; 0x30
 80055a8:	443b      	add	r3, r7
 80055aa:	f803 2c28 	strb.w	r2, [r3, #-40]
    index++;
 80055ae:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80055b2:	3301      	adds	r3, #1
 80055b4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    if (msg.checksum[0] == ESC){
 80055b8:	4b2d      	ldr	r3, [pc, #180]	; (8005670 <transmitMessage+0x33c>)
 80055ba:	7f1b      	ldrb	r3, [r3, #28]
 80055bc:	2b1b      	cmp	r3, #27
 80055be:	d12a      	bne.n	8005616 <transmitMessage+0x2e2>
        message[index] = ESC;
 80055c0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80055c4:	3330      	adds	r3, #48	; 0x30
 80055c6:	443b      	add	r3, r7
 80055c8:	221b      	movs	r2, #27
 80055ca:	f803 2c28 	strb.w	r2, [r3, #-40]
        index++;
 80055ce:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80055d2:	3301      	adds	r3, #1
 80055d4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        message[index] = msg.checksum[0];
 80055d8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80055dc:	4a24      	ldr	r2, [pc, #144]	; (8005670 <transmitMessage+0x33c>)
 80055de:	7f12      	ldrb	r2, [r2, #28]
 80055e0:	3330      	adds	r3, #48	; 0x30
 80055e2:	443b      	add	r3, r7
 80055e4:	f803 2c28 	strb.w	r2, [r3, #-40]
        index++;
 80055e8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80055ec:	3301      	adds	r3, #1
 80055ee:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        message[index] = ETX;
 80055f2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80055f6:	3330      	adds	r3, #48	; 0x30
 80055f8:	443b      	add	r3, r7
 80055fa:	2203      	movs	r2, #3
 80055fc:	f803 2c28 	strb.w	r2, [r3, #-40]
        index++;
 8005600:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005604:	3301      	adds	r3, #1
 8005606:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        msg.len = index;
 800560a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800560e:	b29a      	uxth	r2, r3
 8005610:	4b17      	ldr	r3, [pc, #92]	; (8005670 <transmitMessage+0x33c>)
 8005612:	80da      	strh	r2, [r3, #6]
 8005614:	e01d      	b.n	8005652 <transmitMessage+0x31e>
    }
    else{
        message[index] = msg.checksum[0];
 8005616:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800561a:	4a15      	ldr	r2, [pc, #84]	; (8005670 <transmitMessage+0x33c>)
 800561c:	7f12      	ldrb	r2, [r2, #28]
 800561e:	3330      	adds	r3, #48	; 0x30
 8005620:	443b      	add	r3, r7
 8005622:	f803 2c28 	strb.w	r2, [r3, #-40]
        index++;
 8005626:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800562a:	3301      	adds	r3, #1
 800562c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        message[index] = ETX;
 8005630:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005634:	3330      	adds	r3, #48	; 0x30
 8005636:	443b      	add	r3, r7
 8005638:	2203      	movs	r2, #3
 800563a:	f803 2c28 	strb.w	r2, [r3, #-40]
        index++;
 800563e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005642:	3301      	adds	r3, #1
 8005644:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        msg.len = index;
 8005648:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800564c:	b29a      	uxth	r2, r3
 800564e:	4b08      	ldr	r3, [pc, #32]	; (8005670 <transmitMessage+0x33c>)
 8005650:	80da      	strh	r2, [r3, #6]
    }

    uart_write(message, msg.len, device, 10);
 8005652:	4b07      	ldr	r3, [pc, #28]	; (8005670 <transmitMessage+0x33c>)
 8005654:	88db      	ldrh	r3, [r3, #6]
 8005656:	b2d9      	uxtb	r1, r3
 8005658:	787a      	ldrb	r2, [r7, #1]
 800565a:	f107 0008 	add.w	r0, r7, #8
 800565e:	230a      	movs	r3, #10
 8005660:	f000 ff38 	bl	80064d4 <uart_write>
    return 1;
 8005664:	2301      	movs	r3, #1
}
 8005666:	4618      	mov	r0, r3
 8005668:	3730      	adds	r7, #48	; 0x30
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	2000043c 	.word	0x2000043c
 8005674:	20000444 	.word	0x20000444
 8005678:	20000438 	.word	0x20000438

0800567c <calcChecksum>:

static void calcChecksum(void){
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
    msg.checksum[0] = msg.protocol_rev[0];
 8005682:	4b24      	ldr	r3, [pc, #144]	; (8005714 <calcChecksum+0x98>)
 8005684:	781a      	ldrb	r2, [r3, #0]
 8005686:	4b23      	ldr	r3, [pc, #140]	; (8005714 <calcChecksum+0x98>)
 8005688:	771a      	strb	r2, [r3, #28]
    msg.checksum[0] ^= msg.protocol_rev[1];
 800568a:	4b22      	ldr	r3, [pc, #136]	; (8005714 <calcChecksum+0x98>)
 800568c:	7f1a      	ldrb	r2, [r3, #28]
 800568e:	4b21      	ldr	r3, [pc, #132]	; (8005714 <calcChecksum+0x98>)
 8005690:	785b      	ldrb	r3, [r3, #1]
 8005692:	4053      	eors	r3, r2
 8005694:	b2da      	uxtb	r2, r3
 8005696:	4b1f      	ldr	r3, [pc, #124]	; (8005714 <calcChecksum+0x98>)
 8005698:	771a      	strb	r2, [r3, #28]

    msg.checksum[0] ^= msg.token;
 800569a:	4b1e      	ldr	r3, [pc, #120]	; (8005714 <calcChecksum+0x98>)
 800569c:	7f1a      	ldrb	r2, [r3, #28]
 800569e:	4b1d      	ldr	r3, [pc, #116]	; (8005714 <calcChecksum+0x98>)
 80056a0:	789b      	ldrb	r3, [r3, #2]
 80056a2:	4053      	eors	r3, r2
 80056a4:	b2da      	uxtb	r2, r3
 80056a6:	4b1b      	ldr	r3, [pc, #108]	; (8005714 <calcChecksum+0x98>)
 80056a8:	771a      	strb	r2, [r3, #28]

    msg.checksum[0] ^= msg.senderID[0];
 80056aa:	4b1a      	ldr	r3, [pc, #104]	; (8005714 <calcChecksum+0x98>)
 80056ac:	7f1a      	ldrb	r2, [r3, #28]
 80056ae:	4b19      	ldr	r3, [pc, #100]	; (8005714 <calcChecksum+0x98>)
 80056b0:	78db      	ldrb	r3, [r3, #3]
 80056b2:	4053      	eors	r3, r2
 80056b4:	b2da      	uxtb	r2, r3
 80056b6:	4b17      	ldr	r3, [pc, #92]	; (8005714 <calcChecksum+0x98>)
 80056b8:	771a      	strb	r2, [r3, #28]
    msg.checksum[0] ^= msg.senderID[1];
 80056ba:	4b16      	ldr	r3, [pc, #88]	; (8005714 <calcChecksum+0x98>)
 80056bc:	7f1a      	ldrb	r2, [r3, #28]
 80056be:	4b15      	ldr	r3, [pc, #84]	; (8005714 <calcChecksum+0x98>)
 80056c0:	791b      	ldrb	r3, [r3, #4]
 80056c2:	4053      	eors	r3, r2
 80056c4:	b2da      	uxtb	r2, r3
 80056c6:	4b13      	ldr	r3, [pc, #76]	; (8005714 <calcChecksum+0x98>)
 80056c8:	771a      	strb	r2, [r3, #28]

    msg.checksum[0] ^= msg.cmd;
 80056ca:	4b12      	ldr	r3, [pc, #72]	; (8005714 <calcChecksum+0x98>)
 80056cc:	7f1a      	ldrb	r2, [r3, #28]
 80056ce:	4b11      	ldr	r3, [pc, #68]	; (8005714 <calcChecksum+0x98>)
 80056d0:	795b      	ldrb	r3, [r3, #5]
 80056d2:	4053      	eors	r3, r2
 80056d4:	b2da      	uxtb	r2, r3
 80056d6:	4b0f      	ldr	r3, [pc, #60]	; (8005714 <calcChecksum+0x98>)
 80056d8:	771a      	strb	r2, [r3, #28]
    uint8_t i;

    for (i=0; i < msg.len; i++)
 80056da:	2300      	movs	r3, #0
 80056dc:	71fb      	strb	r3, [r7, #7]
 80056de:	e00c      	b.n	80056fa <calcChecksum+0x7e>
    {
       msg.checksum[0] ^= msg.data[i];
 80056e0:	4b0c      	ldr	r3, [pc, #48]	; (8005714 <calcChecksum+0x98>)
 80056e2:	7f1a      	ldrb	r2, [r3, #28]
 80056e4:	79fb      	ldrb	r3, [r7, #7]
 80056e6:	490b      	ldr	r1, [pc, #44]	; (8005714 <calcChecksum+0x98>)
 80056e8:	440b      	add	r3, r1
 80056ea:	7a1b      	ldrb	r3, [r3, #8]
 80056ec:	4053      	eors	r3, r2
 80056ee:	b2da      	uxtb	r2, r3
 80056f0:	4b08      	ldr	r3, [pc, #32]	; (8005714 <calcChecksum+0x98>)
 80056f2:	771a      	strb	r2, [r3, #28]
    for (i=0; i < msg.len; i++)
 80056f4:	79fb      	ldrb	r3, [r7, #7]
 80056f6:	3301      	adds	r3, #1
 80056f8:	71fb      	strb	r3, [r7, #7]
 80056fa:	79fb      	ldrb	r3, [r7, #7]
 80056fc:	b29a      	uxth	r2, r3
 80056fe:	4b05      	ldr	r3, [pc, #20]	; (8005714 <calcChecksum+0x98>)
 8005700:	88db      	ldrh	r3, [r3, #6]
 8005702:	429a      	cmp	r2, r3
 8005704:	d3ec      	bcc.n	80056e0 <calcChecksum+0x64>
    }
}
 8005706:	bf00      	nop
 8005708:	bf00      	nop
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr
 8005714:	2000043c 	.word	0x2000043c

08005718 <parseMessage>:


uint8_t parseMessage(uint8_t *data, UART_select device){
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	460b      	mov	r3, r1
 8005722:	70fb      	strb	r3, [r7, #3]
    uint8_t chsum = 0;
 8005724:	2300      	movs	r3, #0
 8005726:	73bb      	strb	r3, [r7, #14]
    uint8_t len = data[0];
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	781b      	ldrb	r3, [r3, #0]
 800572c:	737b      	strb	r3, [r7, #13]
    if (len < 11){
 800572e:	7b7b      	ldrb	r3, [r7, #13]
 8005730:	2b0a      	cmp	r3, #10
 8005732:	d805      	bhi.n	8005740 <parseMessage+0x28>
        sendNack(device);
 8005734:	78fb      	ldrb	r3, [r7, #3]
 8005736:	4618      	mov	r0, r3
 8005738:	f7ff fd5e 	bl	80051f8 <sendNack>
        return 1;
 800573c:	2301      	movs	r3, #1
 800573e:	e06d      	b.n	800581c <parseMessage+0x104>
    }
    msg.len = len-10;
 8005740:	7b7b      	ldrb	r3, [r7, #13]
 8005742:	b29b      	uxth	r3, r3
 8005744:	3b0a      	subs	r3, #10
 8005746:	b29a      	uxth	r2, r3
 8005748:	4b36      	ldr	r3, [pc, #216]	; (8005824 <parseMessage+0x10c>)
 800574a:	80da      	strh	r2, [r3, #6]
    if (!msg.data)return 2;
    msg.protocol_rev[0] = data[1];
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	785a      	ldrb	r2, [r3, #1]
 8005750:	4b34      	ldr	r3, [pc, #208]	; (8005824 <parseMessage+0x10c>)
 8005752:	701a      	strb	r2, [r3, #0]
    msg.protocol_rev[1] = data[2];
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	789a      	ldrb	r2, [r3, #2]
 8005758:	4b32      	ldr	r3, [pc, #200]	; (8005824 <parseMessage+0x10c>)
 800575a:	705a      	strb	r2, [r3, #1]
    msg.token = data[3];
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	78da      	ldrb	r2, [r3, #3]
 8005760:	4b30      	ldr	r3, [pc, #192]	; (8005824 <parseMessage+0x10c>)
 8005762:	709a      	strb	r2, [r3, #2]
    TOKEN = msg.token;
 8005764:	4b2f      	ldr	r3, [pc, #188]	; (8005824 <parseMessage+0x10c>)
 8005766:	789a      	ldrb	r2, [r3, #2]
 8005768:	4b2f      	ldr	r3, [pc, #188]	; (8005828 <parseMessage+0x110>)
 800576a:	701a      	strb	r2, [r3, #0]
    msg.senderID[0] = data[4];
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	791a      	ldrb	r2, [r3, #4]
 8005770:	4b2c      	ldr	r3, [pc, #176]	; (8005824 <parseMessage+0x10c>)
 8005772:	70da      	strb	r2, [r3, #3]
    msg.senderID[1] = data[5];
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	795a      	ldrb	r2, [r3, #5]
 8005778:	4b2a      	ldr	r3, [pc, #168]	; (8005824 <parseMessage+0x10c>)
 800577a:	711a      	strb	r2, [r3, #4]
    msg.cmd = data[6];
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	799a      	ldrb	r2, [r3, #6]
 8005780:	4b28      	ldr	r3, [pc, #160]	; (8005824 <parseMessage+0x10c>)
 8005782:	715a      	strb	r2, [r3, #5]
    uint8_t i;
    for (i=0; i<msg.len; i++){
 8005784:	2300      	movs	r3, #0
 8005786:	73fb      	strb	r3, [r7, #15]
 8005788:	e00d      	b.n	80057a6 <parseMessage+0x8e>
//        if (data[6+i] == ESC) i++;
        msg.data[i] = data[7+i];
 800578a:	7bfb      	ldrb	r3, [r7, #15]
 800578c:	3307      	adds	r3, #7
 800578e:	461a      	mov	r2, r3
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	441a      	add	r2, r3
 8005794:	7bfb      	ldrb	r3, [r7, #15]
 8005796:	7811      	ldrb	r1, [r2, #0]
 8005798:	4a22      	ldr	r2, [pc, #136]	; (8005824 <parseMessage+0x10c>)
 800579a:	4413      	add	r3, r2
 800579c:	460a      	mov	r2, r1
 800579e:	721a      	strb	r2, [r3, #8]
    for (i=0; i<msg.len; i++){
 80057a0:	7bfb      	ldrb	r3, [r7, #15]
 80057a2:	3301      	adds	r3, #1
 80057a4:	73fb      	strb	r3, [r7, #15]
 80057a6:	7bfb      	ldrb	r3, [r7, #15]
 80057a8:	b29a      	uxth	r2, r3
 80057aa:	4b1e      	ldr	r3, [pc, #120]	; (8005824 <parseMessage+0x10c>)
 80057ac:	88db      	ldrh	r3, [r3, #6]
 80057ae:	429a      	cmp	r2, r3
 80057b0:	d3eb      	bcc.n	800578a <parseMessage+0x72>
    }
    msg.checksum[3] = data[7+i];
 80057b2:	7bfb      	ldrb	r3, [r7, #15]
 80057b4:	3307      	adds	r3, #7
 80057b6:	461a      	mov	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4413      	add	r3, r2
 80057bc:	781a      	ldrb	r2, [r3, #0]
 80057be:	4b19      	ldr	r3, [pc, #100]	; (8005824 <parseMessage+0x10c>)
 80057c0:	77da      	strb	r2, [r3, #31]
    msg.checksum[2] = data[8+i];
 80057c2:	7bfb      	ldrb	r3, [r7, #15]
 80057c4:	3308      	adds	r3, #8
 80057c6:	461a      	mov	r2, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	4413      	add	r3, r2
 80057cc:	781a      	ldrb	r2, [r3, #0]
 80057ce:	4b15      	ldr	r3, [pc, #84]	; (8005824 <parseMessage+0x10c>)
 80057d0:	779a      	strb	r2, [r3, #30]
    msg.checksum[1] = data[9+i];
 80057d2:	7bfb      	ldrb	r3, [r7, #15]
 80057d4:	3309      	adds	r3, #9
 80057d6:	461a      	mov	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4413      	add	r3, r2
 80057dc:	781a      	ldrb	r2, [r3, #0]
 80057de:	4b11      	ldr	r3, [pc, #68]	; (8005824 <parseMessage+0x10c>)
 80057e0:	775a      	strb	r2, [r3, #29]
    msg.checksum[0] = data[10+i];
 80057e2:	7bfb      	ldrb	r3, [r7, #15]
 80057e4:	330a      	adds	r3, #10
 80057e6:	461a      	mov	r2, r3
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4413      	add	r3, r2
 80057ec:	781a      	ldrb	r2, [r3, #0]
 80057ee:	4b0d      	ldr	r3, [pc, #52]	; (8005824 <parseMessage+0x10c>)
 80057f0:	771a      	strb	r2, [r3, #28]
    chsum = msg.checksum[0];
 80057f2:	4b0c      	ldr	r3, [pc, #48]	; (8005824 <parseMessage+0x10c>)
 80057f4:	7f1b      	ldrb	r3, [r3, #28]
 80057f6:	73bb      	strb	r3, [r7, #14]
    calcChecksum();
 80057f8:	f7ff ff40 	bl	800567c <calcChecksum>
    if (chsum != msg.checksum[0]){
 80057fc:	4b09      	ldr	r3, [pc, #36]	; (8005824 <parseMessage+0x10c>)
 80057fe:	7f1b      	ldrb	r3, [r3, #28]
 8005800:	7bba      	ldrb	r2, [r7, #14]
 8005802:	429a      	cmp	r2, r3
 8005804:	d005      	beq.n	8005812 <parseMessage+0xfa>
        sendNack(device);
 8005806:	78fb      	ldrb	r3, [r7, #3]
 8005808:	4618      	mov	r0, r3
 800580a:	f7ff fcf5 	bl	80051f8 <sendNack>
        return 1;
 800580e:	2301      	movs	r3, #1
 8005810:	e004      	b.n	800581c <parseMessage+0x104>
    }
    sendAck(device);
 8005812:	78fb      	ldrb	r3, [r7, #3]
 8005814:	4618      	mov	r0, r3
 8005816:	f7ff fd23 	bl	8005260 <sendAck>
//    HAL_Delay(22);
    return 0;                  //Note that after the parsing the escape chars remains in payload.
 800581a:	2300      	movs	r3, #0
}
 800581c:	4618      	mov	r0, r3
 800581e:	3710      	adds	r7, #16
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}
 8005824:	2000043c 	.word	0x2000043c
 8005828:	20000438 	.word	0x20000438

0800582c <handler>:



void handler(UART_select device){
 800582c:	b580      	push	{r7, lr}
 800582e:	b082      	sub	sp, #8
 8005830:	af00      	add	r7, sp, #0
 8005832:	4603      	mov	r3, r0
 8005834:	71fb      	strb	r3, [r7, #7]
    switch (msg.cmd){
 8005836:	4b3c      	ldr	r3, [pc, #240]	; (8005928 <handler+0xfc>)
 8005838:	795b      	ldrb	r3, [r3, #5]
 800583a:	2bc0      	cmp	r3, #192	; 0xc0
 800583c:	d068      	beq.n	8005910 <handler+0xe4>
 800583e:	2bc0      	cmp	r3, #192	; 0xc0
 8005840:	dc6c      	bgt.n	800591c <handler+0xf0>
 8005842:	2ba0      	cmp	r3, #160	; 0xa0
 8005844:	d05f      	beq.n	8005906 <handler+0xda>
 8005846:	2ba0      	cmp	r3, #160	; 0xa0
 8005848:	dc68      	bgt.n	800591c <handler+0xf0>
 800584a:	2b80      	cmp	r3, #128	; 0x80
 800584c:	d053      	beq.n	80058f6 <handler+0xca>
 800584e:	2b80      	cmp	r3, #128	; 0x80
 8005850:	dc64      	bgt.n	800591c <handler+0xf0>
 8005852:	2b65      	cmp	r3, #101	; 0x65
 8005854:	dc34      	bgt.n	80058c0 <handler+0x94>
 8005856:	2b50      	cmp	r3, #80	; 0x50
 8005858:	db60      	blt.n	800591c <handler+0xf0>
 800585a:	3b50      	subs	r3, #80	; 0x50
 800585c:	2b15      	cmp	r3, #21
 800585e:	d85d      	bhi.n	800591c <handler+0xf0>
 8005860:	a201      	add	r2, pc, #4	; (adr r2, 8005868 <handler+0x3c>)
 8005862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005866:	bf00      	nop
 8005868:	080058c7 	.word	0x080058c7
 800586c:	0800591d 	.word	0x0800591d
 8005870:	0800591d 	.word	0x0800591d
 8005874:	0800591d 	.word	0x0800591d
 8005878:	0800591d 	.word	0x0800591d
 800587c:	0800591d 	.word	0x0800591d
 8005880:	080058cf 	.word	0x080058cf
 8005884:	0800591d 	.word	0x0800591d
 8005888:	0800591d 	.word	0x0800591d
 800588c:	0800591d 	.word	0x0800591d
 8005890:	0800591d 	.word	0x0800591d
 8005894:	0800591d 	.word	0x0800591d
 8005898:	0800591d 	.word	0x0800591d
 800589c:	0800591d 	.word	0x0800591d
 80058a0:	0800591d 	.word	0x0800591d
 80058a4:	0800591d 	.word	0x0800591d
 80058a8:	0800591d 	.word	0x0800591d
 80058ac:	0800591d 	.word	0x0800591d
 80058b0:	0800591d 	.word	0x0800591d
 80058b4:	0800591d 	.word	0x0800591d
 80058b8:	0800591d 	.word	0x0800591d
 80058bc:	080058df 	.word	0x080058df
 80058c0:	2b78      	cmp	r3, #120	; 0x78
 80058c2:	d014      	beq.n	80058ee <handler+0xc2>
        break;
    case 0xC0:
    	osThreadResume(gyroCalibrationTaskHandle);
    	break;
    default:
        break;
 80058c4:	e02a      	b.n	800591c <handler+0xf0>
        flag_connected_toIris = 1;
 80058c6:	4b19      	ldr	r3, [pc, #100]	; (800592c <handler+0x100>)
 80058c8:	2201      	movs	r2, #1
 80058ca:	701a      	strb	r2, [r3, #0]
        break;
 80058cc:	e027      	b.n	800591e <handler+0xf2>
        ublox_transmit_message(msg.cmd, device);
 80058ce:	4b16      	ldr	r3, [pc, #88]	; (8005928 <handler+0xfc>)
 80058d0:	795b      	ldrb	r3, [r3, #5]
 80058d2:	79fa      	ldrb	r2, [r7, #7]
 80058d4:	4611      	mov	r1, r2
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7fd ff8a 	bl	80037f0 <ublox_transmit_message>
        break;
 80058dc:	e01f      	b.n	800591e <handler+0xf2>
        reportFW(msg.cmd, device);
 80058de:	4b12      	ldr	r3, [pc, #72]	; (8005928 <handler+0xfc>)
 80058e0:	795b      	ldrb	r3, [r3, #5]
 80058e2:	79fa      	ldrb	r2, [r7, #7]
 80058e4:	4611      	mov	r1, r2
 80058e6:	4618      	mov	r0, r3
 80058e8:	f000 f850 	bl	800598c <reportFW>
        break;
 80058ec:	e017      	b.n	800591e <handler+0xf2>
    	powerManageCfgSet(0x78);
 80058ee:	2078      	movs	r0, #120	; 0x78
 80058f0:	f7fe fb84 	bl	8003ffc <powerManageCfgSet>
        break;
 80058f4:	e013      	b.n	800591e <handler+0xf2>
        ublox_transmit_rtc(msg.cmd, device);
 80058f6:	4b0c      	ldr	r3, [pc, #48]	; (8005928 <handler+0xfc>)
 80058f8:	795b      	ldrb	r3, [r3, #5]
 80058fa:	79fa      	ldrb	r2, [r7, #7]
 80058fc:	4611      	mov	r1, r2
 80058fe:	4618      	mov	r0, r3
 8005900:	f7fd ff62 	bl	80037c8 <ublox_transmit_rtc>
        break;
 8005904:	e00b      	b.n	800591e <handler+0xf2>
        HAL_Delay(500);
 8005906:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800590a:	f000 ff97 	bl	800683c <HAL_Delay>
        break;
 800590e:	e006      	b.n	800591e <handler+0xf2>
    	osThreadResume(gyroCalibrationTaskHandle);
 8005910:	4b07      	ldr	r3, [pc, #28]	; (8005930 <handler+0x104>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4618      	mov	r0, r3
 8005916:	f006 fd2c 	bl	800c372 <osThreadResume>
    	break;
 800591a:	e000      	b.n	800591e <handler+0xf2>
        break;
 800591c:	bf00      	nop
    }
}
 800591e:	bf00      	nop
 8005920:	3708      	adds	r7, #8
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	2000043c 	.word	0x2000043c
 800592c:	20000439 	.word	0x20000439
 8005930:	2000041c 	.word	0x2000041c

08005934 <init_message_t>:

void init_message_t(void){
 8005934:	b580      	push	{r7, lr}
 8005936:	af00      	add	r7, sp, #0
    msg.protocol_rev[0] = 0;
 8005938:	4b12      	ldr	r3, [pc, #72]	; (8005984 <init_message_t+0x50>)
 800593a:	2200      	movs	r2, #0
 800593c:	701a      	strb	r2, [r3, #0]
    msg.protocol_rev[1] = 0;
 800593e:	4b11      	ldr	r3, [pc, #68]	; (8005984 <init_message_t+0x50>)
 8005940:	2200      	movs	r2, #0
 8005942:	705a      	strb	r2, [r3, #1]
    msg.token = 0;
 8005944:	4b0f      	ldr	r3, [pc, #60]	; (8005984 <init_message_t+0x50>)
 8005946:	2200      	movs	r2, #0
 8005948:	709a      	strb	r2, [r3, #2]
    msg.senderID[0] = 0;
 800594a:	4b0e      	ldr	r3, [pc, #56]	; (8005984 <init_message_t+0x50>)
 800594c:	2200      	movs	r2, #0
 800594e:	70da      	strb	r2, [r3, #3]
    msg.senderID[1] = 0;
 8005950:	4b0c      	ldr	r3, [pc, #48]	; (8005984 <init_message_t+0x50>)
 8005952:	2200      	movs	r2, #0
 8005954:	711a      	strb	r2, [r3, #4]
    msg.cmd = 0;
 8005956:	4b0b      	ldr	r3, [pc, #44]	; (8005984 <init_message_t+0x50>)
 8005958:	2200      	movs	r2, #0
 800595a:	715a      	strb	r2, [r3, #5]
    memset(msg.data, 0, 20);
 800595c:	2214      	movs	r2, #20
 800595e:	2100      	movs	r1, #0
 8005960:	4809      	ldr	r0, [pc, #36]	; (8005988 <init_message_t+0x54>)
 8005962:	f00a f94b 	bl	800fbfc <memset>
    msg.checksum[0] = 0;
 8005966:	4b07      	ldr	r3, [pc, #28]	; (8005984 <init_message_t+0x50>)
 8005968:	2200      	movs	r2, #0
 800596a:	771a      	strb	r2, [r3, #28]
    msg.checksum[1] = 0;
 800596c:	4b05      	ldr	r3, [pc, #20]	; (8005984 <init_message_t+0x50>)
 800596e:	2200      	movs	r2, #0
 8005970:	775a      	strb	r2, [r3, #29]
    msg.checksum[2] = 0;
 8005972:	4b04      	ldr	r3, [pc, #16]	; (8005984 <init_message_t+0x50>)
 8005974:	2200      	movs	r2, #0
 8005976:	779a      	strb	r2, [r3, #30]
    msg.checksum[3] = 0;
 8005978:	4b02      	ldr	r3, [pc, #8]	; (8005984 <init_message_t+0x50>)
 800597a:	2200      	movs	r2, #0
 800597c:	77da      	strb	r2, [r3, #31]
}
 800597e:	bf00      	nop
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	2000043c 	.word	0x2000043c
 8005988:	20000444 	.word	0x20000444

0800598c <reportFW>:

void reportFW(uint8_t cmd, UART_select device){
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	4603      	mov	r3, r0
 8005994:	460a      	mov	r2, r1
 8005996:	71fb      	strb	r3, [r7, #7]
 8005998:	4613      	mov	r3, r2
 800599a:	71bb      	strb	r3, [r7, #6]
    uint8_t fwv[1] = {FW_VERSION};
 800599c:	236e      	movs	r3, #110	; 0x6e
 800599e:	733b      	strb	r3, [r7, #12]
    transmitMessage(fwv, 1, cmd, device);
 80059a0:	79bb      	ldrb	r3, [r7, #6]
 80059a2:	79fa      	ldrb	r2, [r7, #7]
 80059a4:	f107 000c 	add.w	r0, r7, #12
 80059a8:	2101      	movs	r1, #1
 80059aa:	f7ff fcc3 	bl	8005334 <transmitMessage>
}
 80059ae:	bf00      	nop
 80059b0:	3710      	adds	r7, #16
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}

080059b6 <RB_init>:

#include "ring_buffer.h"
#include <string.h>
#include "assert.h"

uint8_t RB_init(RB_t* rb, uint8_t size) {
 80059b6:	b580      	push	{r7, lr}
 80059b8:	b082      	sub	sp, #8
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
 80059be:	460b      	mov	r3, r1
 80059c0:	70fb      	strb	r3, [r7, #3]
  memset(rb->buffer, 0, sizeof(uint8_t)*size);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	78fa      	ldrb	r2, [r7, #3]
 80059c6:	2100      	movs	r1, #0
 80059c8:	4618      	mov	r0, r3
 80059ca:	f00a f917 	bl	800fbfc <memset>
//  rb->buffer = malloc(size * sizeof(char));
//
  if (!rb->buffer) {
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d101      	bne.n	80059d8 <RB_init+0x22>
    return 0;
 80059d4:	2300      	movs	r3, #0
 80059d6:	e00a      	b.n	80059ee <RB_init+0x38>
  }
  rb->rdpos = 0;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2200      	movs	r2, #0
 80059dc:	629a      	str	r2, [r3, #40]	; 0x28
  rb->wrpos = 0;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	62da      	str	r2, [r3, #44]	; 0x2c
  rb->size = size;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	78fa      	ldrb	r2, [r7, #3]
 80059e8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return 1;
 80059ec:	2301      	movs	r3, #1
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3708      	adds	r7, #8
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}

080059f6 <RB_push>:
  rb->rdpos = 0;
  rb->wrpos = 0;
  memset(rb->buffer, 0, sizeof(rb->buffer));
}

void RB_push(RB_t* rb, uint8_t byte) {
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
 80059fe:	460b      	mov	r3, r1
 8005a00:	70fb      	strb	r3, [r7, #3]
  if ((rb->wrpos + 1) % rb->size == rb->rdpos) {
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a06:	3301      	adds	r3, #1
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8005a0e:	fb93 f1f2 	sdiv	r1, r3, r2
 8005a12:	fb01 f202 	mul.w	r2, r1, r2
 8005a16:	1a9a      	subs	r2, r3, r2
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d012      	beq.n	8005a46 <RB_push+0x50>
    return;
  }

  rb->buffer[rb->wrpos] = byte;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	78f9      	ldrb	r1, [r7, #3]
 8005a28:	54d1      	strb	r1, [r2, r3]
  rb->wrpos = (rb->wrpos + 1) % rb->size;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a2e:	3301      	adds	r3, #1
 8005a30:	687a      	ldr	r2, [r7, #4]
 8005a32:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8005a36:	fb93 f1f2 	sdiv	r1, r3, r2
 8005a3a:	fb01 f202 	mul.w	r2, r1, r2
 8005a3e:	1a9a      	subs	r2, r3, r2
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	62da      	str	r2, [r3, #44]	; 0x2c
 8005a44:	e000      	b.n	8005a48 <RB_push+0x52>
    return;
 8005a46:	bf00      	nop
}
 8005a48:	370c      	adds	r7, #12
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr

08005a52 <RB_pop>:

uint8_t RB_pop(RB_t* rb) {
 8005a52:	b480      	push	{r7}
 8005a54:	b085      	sub	sp, #20
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6078      	str	r0, [r7, #4]
  if (rb->rdpos == rb->wrpos) return EOF;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d101      	bne.n	8005a6a <RB_pop+0x18>
 8005a66:	23ff      	movs	r3, #255	; 0xff
 8005a68:	e012      	b.n	8005a90 <RB_pop+0x3e>

  uint8_t byte = rb->buffer[rb->rdpos];
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	5cd3      	ldrb	r3, [r2, r3]
 8005a72:	73fb      	strb	r3, [r7, #15]
  rb->rdpos = (rb->rdpos + 1) % rb->size;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a78:	3301      	adds	r3, #1
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8005a80:	fb93 f1f2 	sdiv	r1, r3, r2
 8005a84:	fb01 f202 	mul.w	r2, r1, r2
 8005a88:	1a9a      	subs	r2, r3, r2
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	629a      	str	r2, [r3, #40]	; 0x28

  return byte;
 8005a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3714      	adds	r7, #20
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <RB_pushFront>:

void RB_pushFront(RB_t* rb, uint8_t byte) {
 8005a9c:	b480      	push	{r7}
 8005a9e:	b085      	sub	sp, #20
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	70fb      	strb	r3, [r7, #3]
  uint8_t newrpos = (rb->rdpos - 1) < 0 ? (rb->size - 1) : rb->rdpos - 1;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	dc05      	bgt.n	8005abc <RB_pushFront+0x20>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005ab6:	3b01      	subs	r3, #1
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	e004      	b.n	8005ac6 <RB_pushFront+0x2a>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	73fb      	strb	r3, [r7, #15]

  if (newrpos == rb->wrpos) {
 8005ac8:	7bfa      	ldrb	r2, [r7, #15]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d008      	beq.n	8005ae4 <RB_pushFront+0x48>
    return;
  }

  rb->rdpos = newrpos;
 8005ad2:	7bfa      	ldrb	r2, [r7, #15]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	629a      	str	r2, [r3, #40]	; 0x28
  rb->buffer[rb->rdpos] = byte;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005adc:	687a      	ldr	r2, [r7, #4]
 8005ade:	78f9      	ldrb	r1, [r7, #3]
 8005ae0:	54d1      	strb	r1, [r2, r3]
 8005ae2:	e000      	b.n	8005ae6 <RB_pushFront+0x4a>
    return;
 8005ae4:	bf00      	nop
}
 8005ae6:	3714      	adds	r7, #20
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <RB_size>:
  return rb->buffer[rb->wrpos];
}

uint8_t RB_capacity(RB_t* rb) { return rb->size; }

uint8_t RB_size(RB_t* rb) {
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  return (rb->wrpos + rb->size - rb->rdpos) % rb->size;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8005b02:	441a      	add	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8005b10:	fb93 f1f2 	sdiv	r1, r3, r2
 8005b14:	fb01 f202 	mul.w	r2, r1, r2
 8005b18:	1a9b      	subs	r3, r3, r2
 8005b1a:	b2db      	uxtb	r3, r3
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <RB_clear>:

uint8_t RB_isFull(RB_t* rb) {
  return ((rb->wrpos + 1) % rb->size == rb->rdpos);
}

void RB_clear(RB_t* rb) {
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b082      	sub	sp, #8
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  memset(rb->buffer, 0, sizeof(rb->buffer));
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2228      	movs	r2, #40	; 0x28
 8005b34:	2100      	movs	r1, #0
 8005b36:	4618      	mov	r0, r3
 8005b38:	f00a f860 	bl	800fbfc <memset>
  rb->rdpos = 0;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	629a      	str	r2, [r3, #40]	; 0x28
  rb->wrpos = 0;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2200      	movs	r2, #0
 8005b46:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005b48:	bf00      	nop
 8005b4a:	3708      	adds	r7, #8
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b082      	sub	sp, #8
 8005b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b56:	4b11      	ldr	r3, [pc, #68]	; (8005b9c <HAL_MspInit+0x4c>)
 8005b58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b5a:	4a10      	ldr	r2, [pc, #64]	; (8005b9c <HAL_MspInit+0x4c>)
 8005b5c:	f043 0301 	orr.w	r3, r3, #1
 8005b60:	6613      	str	r3, [r2, #96]	; 0x60
 8005b62:	4b0e      	ldr	r3, [pc, #56]	; (8005b9c <HAL_MspInit+0x4c>)
 8005b64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b66:	f003 0301 	and.w	r3, r3, #1
 8005b6a:	607b      	str	r3, [r7, #4]
 8005b6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005b6e:	4b0b      	ldr	r3, [pc, #44]	; (8005b9c <HAL_MspInit+0x4c>)
 8005b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b72:	4a0a      	ldr	r2, [pc, #40]	; (8005b9c <HAL_MspInit+0x4c>)
 8005b74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b78:	6593      	str	r3, [r2, #88]	; 0x58
 8005b7a:	4b08      	ldr	r3, [pc, #32]	; (8005b9c <HAL_MspInit+0x4c>)
 8005b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b82:	603b      	str	r3, [r7, #0]
 8005b84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005b86:	2200      	movs	r2, #0
 8005b88:	210f      	movs	r1, #15
 8005b8a:	f06f 0001 	mvn.w	r0, #1
 8005b8e:	f000 ff31 	bl	80069f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005b92:	bf00      	nop
 8005b94:	3708      	adds	r7, #8
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	40021000 	.word	0x40021000

08005ba0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b0b0      	sub	sp, #192	; 0xc0
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ba8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005bac:	2200      	movs	r2, #0
 8005bae:	601a      	str	r2, [r3, #0]
 8005bb0:	605a      	str	r2, [r3, #4]
 8005bb2:	609a      	str	r2, [r3, #8]
 8005bb4:	60da      	str	r2, [r3, #12]
 8005bb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005bb8:	f107 0318 	add.w	r3, r7, #24
 8005bbc:	2294      	movs	r2, #148	; 0x94
 8005bbe:	2100      	movs	r1, #0
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f00a f81b 	bl	800fbfc <memset>
  if(hi2c->Instance==I2C2)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a4a      	ldr	r2, [pc, #296]	; (8005cf4 <HAL_I2C_MspInit+0x154>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d144      	bne.n	8005c5a <HAL_I2C_MspInit+0xba>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8005bd0:	2380      	movs	r3, #128	; 0x80
 8005bd2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005bd8:	f107 0318 	add.w	r3, r7, #24
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f003 fa1d 	bl	800901c <HAL_RCCEx_PeriphCLKConfig>
 8005be2:	4603      	mov	r3, r0
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d001      	beq.n	8005bec <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8005be8:	f7ff fae0 	bl	80051ac <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bec:	4b42      	ldr	r3, [pc, #264]	; (8005cf8 <HAL_I2C_MspInit+0x158>)
 8005bee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bf0:	4a41      	ldr	r2, [pc, #260]	; (8005cf8 <HAL_I2C_MspInit+0x158>)
 8005bf2:	f043 0302 	orr.w	r3, r3, #2
 8005bf6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005bf8:	4b3f      	ldr	r3, [pc, #252]	; (8005cf8 <HAL_I2C_MspInit+0x158>)
 8005bfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bfc:	f003 0302 	and.w	r3, r3, #2
 8005c00:	617b      	str	r3, [r7, #20]
 8005c02:	697b      	ldr	r3, [r7, #20]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8005c04:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005c08:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005c0c:	2312      	movs	r3, #18
 8005c0e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c12:	2300      	movs	r3, #0
 8005c14:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005c1e:	2304      	movs	r3, #4
 8005c20:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c24:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005c28:	4619      	mov	r1, r3
 8005c2a:	4834      	ldr	r0, [pc, #208]	; (8005cfc <HAL_I2C_MspInit+0x15c>)
 8005c2c:	f000 ffc8 	bl	8006bc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005c30:	4b31      	ldr	r3, [pc, #196]	; (8005cf8 <HAL_I2C_MspInit+0x158>)
 8005c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c34:	4a30      	ldr	r2, [pc, #192]	; (8005cf8 <HAL_I2C_MspInit+0x158>)
 8005c36:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005c3a:	6593      	str	r3, [r2, #88]	; 0x58
 8005c3c:	4b2e      	ldr	r3, [pc, #184]	; (8005cf8 <HAL_I2C_MspInit+0x158>)
 8005c3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c44:	613b      	str	r3, [r7, #16]
 8005c46:	693b      	ldr	r3, [r7, #16]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8005c48:	2200      	movs	r2, #0
 8005c4a:	2105      	movs	r1, #5
 8005c4c:	2021      	movs	r0, #33	; 0x21
 8005c4e:	f000 fed1 	bl	80069f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8005c52:	2021      	movs	r0, #33	; 0x21
 8005c54:	f000 feea 	bl	8006a2c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005c58:	e048      	b.n	8005cec <HAL_I2C_MspInit+0x14c>
  else if(hi2c->Instance==I2C1)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a28      	ldr	r2, [pc, #160]	; (8005d00 <HAL_I2C_MspInit+0x160>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d143      	bne.n	8005cec <HAL_I2C_MspInit+0x14c>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005c64:	2340      	movs	r3, #64	; 0x40
 8005c66:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005c6c:	f107 0318 	add.w	r3, r7, #24
 8005c70:	4618      	mov	r0, r3
 8005c72:	f003 f9d3 	bl	800901c <HAL_RCCEx_PeriphCLKConfig>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d001      	beq.n	8005c80 <HAL_I2C_MspInit+0xe0>
	  Error_Handler();
 8005c7c:	f7ff fa96 	bl	80051ac <Error_Handler>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8005c80:	4b1d      	ldr	r3, [pc, #116]	; (8005cf8 <HAL_I2C_MspInit+0x158>)
 8005c82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c84:	4a1c      	ldr	r2, [pc, #112]	; (8005cf8 <HAL_I2C_MspInit+0x158>)
 8005c86:	f043 0302 	orr.w	r3, r3, #2
 8005c8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005c8c:	4b1a      	ldr	r3, [pc, #104]	; (8005cf8 <HAL_I2C_MspInit+0x158>)
 8005c8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c90:	f003 0302 	and.w	r3, r3, #2
 8005c94:	60fb      	str	r3, [r7, #12]
 8005c96:	68fb      	ldr	r3, [r7, #12]
	GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8005c98:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005c9c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005ca0:	2312      	movs	r3, #18
 8005ca2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cac:	2303      	movs	r3, #3
 8005cae:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005cb2:	2304      	movs	r3, #4
 8005cb4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cb8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005cbc:	4619      	mov	r1, r3
 8005cbe:	480f      	ldr	r0, [pc, #60]	; (8005cfc <HAL_I2C_MspInit+0x15c>)
 8005cc0:	f000 ff7e 	bl	8006bc0 <HAL_GPIO_Init>
	__HAL_RCC_I2C1_CLK_ENABLE();
 8005cc4:	4b0c      	ldr	r3, [pc, #48]	; (8005cf8 <HAL_I2C_MspInit+0x158>)
 8005cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cc8:	4a0b      	ldr	r2, [pc, #44]	; (8005cf8 <HAL_I2C_MspInit+0x158>)
 8005cca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005cce:	6593      	str	r3, [r2, #88]	; 0x58
 8005cd0:	4b09      	ldr	r3, [pc, #36]	; (8005cf8 <HAL_I2C_MspInit+0x158>)
 8005cd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cd8:	60bb      	str	r3, [r7, #8]
 8005cda:	68bb      	ldr	r3, [r7, #8]
	HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8005cdc:	2200      	movs	r2, #0
 8005cde:	2105      	movs	r1, #5
 8005ce0:	201f      	movs	r0, #31
 8005ce2:	f000 fe87 	bl	80069f4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8005ce6:	201f      	movs	r0, #31
 8005ce8:	f000 fea0 	bl	8006a2c <HAL_NVIC_EnableIRQ>
}
 8005cec:	bf00      	nop
 8005cee:	37c0      	adds	r7, #192	; 0xc0
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}
 8005cf4:	40005800 	.word	0x40005800
 8005cf8:	40021000 	.word	0x40021000
 8005cfc:	48000400 	.word	0x48000400
 8005d00:	40005400 	.word	0x40005400

08005d04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b0b4      	sub	sp, #208	; 0xd0
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d0c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005d10:	2200      	movs	r2, #0
 8005d12:	601a      	str	r2, [r3, #0]
 8005d14:	605a      	str	r2, [r3, #4]
 8005d16:	609a      	str	r2, [r3, #8]
 8005d18:	60da      	str	r2, [r3, #12]
 8005d1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005d1c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005d20:	2294      	movs	r2, #148	; 0x94
 8005d22:	2100      	movs	r1, #0
 8005d24:	4618      	mov	r0, r3
 8005d26:	f009 ff69 	bl	800fbfc <memset>
  if(huart->Instance==UART4)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a8b      	ldr	r2, [pc, #556]	; (8005f5c <HAL_UART_MspInit+0x258>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d144      	bne.n	8005dbe <HAL_UART_MspInit+0xba>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8005d34:	2308      	movs	r3, #8
 8005d36:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005d3c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005d40:	4618      	mov	r0, r3
 8005d42:	f003 f96b 	bl	800901c <HAL_RCCEx_PeriphCLKConfig>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d001      	beq.n	8005d50 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005d4c:	f7ff fa2e 	bl	80051ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005d50:	4b83      	ldr	r3, [pc, #524]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005d52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d54:	4a82      	ldr	r2, [pc, #520]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005d56:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005d5a:	6593      	str	r3, [r2, #88]	; 0x58
 8005d5c:	4b80      	ldr	r3, [pc, #512]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d64:	627b      	str	r3, [r7, #36]	; 0x24
 8005d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d68:	4b7d      	ldr	r3, [pc, #500]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005d6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d6c:	4a7c      	ldr	r2, [pc, #496]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005d6e:	f043 0301 	orr.w	r3, r3, #1
 8005d72:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005d74:	4b7a      	ldr	r3, [pc, #488]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005d76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d78:	f003 0301 	and.w	r3, r3, #1
 8005d7c:	623b      	str	r3, [r7, #32]
 8005d7e:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8005d80:	2303      	movs	r3, #3
 8005d82:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d86:	2302      	movs	r3, #2
 8005d88:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d92:	2303      	movs	r3, #3
 8005d94:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005d98:	2308      	movs	r3, #8
 8005d9a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d9e:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005da2:	4619      	mov	r1, r3
 8005da4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005da8:	f000 ff0a 	bl	8006bc0 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8005dac:	2200      	movs	r2, #0
 8005dae:	2105      	movs	r1, #5
 8005db0:	2034      	movs	r0, #52	; 0x34
 8005db2:	f000 fe1f 	bl	80069f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8005db6:	2034      	movs	r0, #52	; 0x34
 8005db8:	f000 fe38 	bl	8006a2c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005dbc:	e0ca      	b.n	8005f54 <HAL_UART_MspInit+0x250>
  else if(huart->Instance==USART1)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a68      	ldr	r2, [pc, #416]	; (8005f64 <HAL_UART_MspInit+0x260>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d143      	bne.n	8005e50 <HAL_UART_MspInit+0x14c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005dd0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f003 f921 	bl	800901c <HAL_RCCEx_PeriphCLKConfig>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d001      	beq.n	8005de4 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8005de0:	f7ff f9e4 	bl	80051ac <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005de4:	4b5e      	ldr	r3, [pc, #376]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005de6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005de8:	4a5d      	ldr	r2, [pc, #372]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005dea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005dee:	6613      	str	r3, [r2, #96]	; 0x60
 8005df0:	4b5b      	ldr	r3, [pc, #364]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005df2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005df4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005df8:	61fb      	str	r3, [r7, #28]
 8005dfa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005dfc:	4b58      	ldr	r3, [pc, #352]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005dfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e00:	4a57      	ldr	r2, [pc, #348]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005e02:	f043 0302 	orr.w	r3, r3, #2
 8005e06:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005e08:	4b55      	ldr	r3, [pc, #340]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005e0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e0c:	f003 0302 	and.w	r3, r3, #2
 8005e10:	61bb      	str	r3, [r7, #24]
 8005e12:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8005e14:	23c0      	movs	r3, #192	; 0xc0
 8005e16:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e1a:	2302      	movs	r3, #2
 8005e1c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e20:	2300      	movs	r3, #0
 8005e22:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e26:	2303      	movs	r3, #3
 8005e28:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005e2c:	2307      	movs	r3, #7
 8005e2e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e32:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005e36:	4619      	mov	r1, r3
 8005e38:	484b      	ldr	r0, [pc, #300]	; (8005f68 <HAL_UART_MspInit+0x264>)
 8005e3a:	f000 fec1 	bl	8006bc0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8005e3e:	2200      	movs	r2, #0
 8005e40:	2105      	movs	r1, #5
 8005e42:	2025      	movs	r0, #37	; 0x25
 8005e44:	f000 fdd6 	bl	80069f4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005e48:	2025      	movs	r0, #37	; 0x25
 8005e4a:	f000 fdef 	bl	8006a2c <HAL_NVIC_EnableIRQ>
}
 8005e4e:	e081      	b.n	8005f54 <HAL_UART_MspInit+0x250>
  else if(huart->Instance==USART2)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a45      	ldr	r2, [pc, #276]	; (8005f6c <HAL_UART_MspInit+0x268>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d13b      	bne.n	8005ed2 <HAL_UART_MspInit+0x1ce>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005e5a:	2302      	movs	r3, #2
 8005e5c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005e62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005e66:	4618      	mov	r0, r3
 8005e68:	f003 f8d8 	bl	800901c <HAL_RCCEx_PeriphCLKConfig>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d001      	beq.n	8005e76 <HAL_UART_MspInit+0x172>
      Error_Handler();
 8005e72:	f7ff f99b 	bl	80051ac <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005e76:	4b3a      	ldr	r3, [pc, #232]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e7a:	4a39      	ldr	r2, [pc, #228]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005e7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e80:	6593      	str	r3, [r2, #88]	; 0x58
 8005e82:	4b37      	ldr	r3, [pc, #220]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e8a:	617b      	str	r3, [r7, #20]
 8005e8c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005e8e:	4b34      	ldr	r3, [pc, #208]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e92:	4a33      	ldr	r2, [pc, #204]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005e94:	f043 0308 	orr.w	r3, r3, #8
 8005e98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005e9a:	4b31      	ldr	r3, [pc, #196]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e9e:	f003 0308 	and.w	r3, r3, #8
 8005ea2:	613b      	str	r3, [r7, #16]
 8005ea4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8005ea6:	2378      	movs	r3, #120	; 0x78
 8005ea8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005eac:	2302      	movs	r3, #2
 8005eae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005eb8:	2303      	movs	r3, #3
 8005eba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005ebe:	2307      	movs	r3, #7
 8005ec0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005ec4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005ec8:	4619      	mov	r1, r3
 8005eca:	4829      	ldr	r0, [pc, #164]	; (8005f70 <HAL_UART_MspInit+0x26c>)
 8005ecc:	f000 fe78 	bl	8006bc0 <HAL_GPIO_Init>
}
 8005ed0:	e040      	b.n	8005f54 <HAL_UART_MspInit+0x250>
  else if(huart->Instance==USART3)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a27      	ldr	r2, [pc, #156]	; (8005f74 <HAL_UART_MspInit+0x270>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d13b      	bne.n	8005f54 <HAL_UART_MspInit+0x250>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005edc:	2304      	movs	r3, #4
 8005ede:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005ee4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f003 f897 	bl	800901c <HAL_RCCEx_PeriphCLKConfig>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d001      	beq.n	8005ef8 <HAL_UART_MspInit+0x1f4>
      Error_Handler();
 8005ef4:	f7ff f95a 	bl	80051ac <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005ef8:	4b19      	ldr	r3, [pc, #100]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005efa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005efc:	4a18      	ldr	r2, [pc, #96]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005efe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f02:	6593      	str	r3, [r2, #88]	; 0x58
 8005f04:	4b16      	ldr	r3, [pc, #88]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005f06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f0c:	60fb      	str	r3, [r7, #12]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005f10:	4b13      	ldr	r3, [pc, #76]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005f12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f14:	4a12      	ldr	r2, [pc, #72]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005f16:	f043 0308 	orr.w	r3, r3, #8
 8005f1a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005f1c:	4b10      	ldr	r3, [pc, #64]	; (8005f60 <HAL_UART_MspInit+0x25c>)
 8005f1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f20:	f003 0308 	and.w	r3, r3, #8
 8005f24:	60bb      	str	r3, [r7, #8]
 8005f26:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8005f28:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005f2c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f30:	2302      	movs	r3, #2
 8005f32:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f36:	2300      	movs	r3, #0
 8005f38:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005f42:	2307      	movs	r3, #7
 8005f44:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005f48:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	4808      	ldr	r0, [pc, #32]	; (8005f70 <HAL_UART_MspInit+0x26c>)
 8005f50:	f000 fe36 	bl	8006bc0 <HAL_GPIO_Init>
}
 8005f54:	bf00      	nop
 8005f56:	37d0      	adds	r7, #208	; 0xd0
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}
 8005f5c:	40004c00 	.word	0x40004c00
 8005f60:	40021000 	.word	0x40021000
 8005f64:	40013800 	.word	0x40013800
 8005f68:	48000400 	.word	0x48000400
 8005f6c:	40004400 	.word	0x40004400
 8005f70:	48000c00 	.word	0x48000c00
 8005f74:	40004800 	.word	0x40004800

08005f78 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b08c      	sub	sp, #48	; 0x30
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8005f80:	2300      	movs	r3, #0
 8005f82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005f86:	4b2e      	ldr	r3, [pc, #184]	; (8006040 <HAL_InitTick+0xc8>)
 8005f88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f8a:	4a2d      	ldr	r2, [pc, #180]	; (8006040 <HAL_InitTick+0xc8>)
 8005f8c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005f90:	6613      	str	r3, [r2, #96]	; 0x60
 8005f92:	4b2b      	ldr	r3, [pc, #172]	; (8006040 <HAL_InitTick+0xc8>)
 8005f94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f9a:	60bb      	str	r3, [r7, #8]
 8005f9c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005f9e:	f107 020c 	add.w	r2, r7, #12
 8005fa2:	f107 0310 	add.w	r3, r7, #16
 8005fa6:	4611      	mov	r1, r2
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f002 ff45 	bl	8008e38 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8005fae:	f002 ff2d 	bl	8008e0c <HAL_RCC_GetPCLK2Freq>
 8005fb2:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fb6:	4a23      	ldr	r2, [pc, #140]	; (8006044 <HAL_InitTick+0xcc>)
 8005fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fbc:	0c9b      	lsrs	r3, r3, #18
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8005fc2:	4b21      	ldr	r3, [pc, #132]	; (8006048 <HAL_InitTick+0xd0>)
 8005fc4:	4a21      	ldr	r2, [pc, #132]	; (800604c <HAL_InitTick+0xd4>)
 8005fc6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8005fc8:	4b1f      	ldr	r3, [pc, #124]	; (8006048 <HAL_InitTick+0xd0>)
 8005fca:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005fce:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8005fd0:	4a1d      	ldr	r2, [pc, #116]	; (8006048 <HAL_InitTick+0xd0>)
 8005fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fd4:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8005fd6:	4b1c      	ldr	r3, [pc, #112]	; (8006048 <HAL_InitTick+0xd0>)
 8005fd8:	2200      	movs	r2, #0
 8005fda:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005fdc:	4b1a      	ldr	r3, [pc, #104]	; (8006048 <HAL_InitTick+0xd0>)
 8005fde:	2200      	movs	r2, #0
 8005fe0:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005fe2:	4b19      	ldr	r3, [pc, #100]	; (8006048 <HAL_InitTick+0xd0>)
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8005fe8:	4817      	ldr	r0, [pc, #92]	; (8006048 <HAL_InitTick+0xd0>)
 8005fea:	f003 fd2f 	bl	8009a4c <HAL_TIM_Base_Init>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8005ff4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d11b      	bne.n	8006034 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8005ffc:	4812      	ldr	r0, [pc, #72]	; (8006048 <HAL_InitTick+0xd0>)
 8005ffe:	f003 fd87 	bl	8009b10 <HAL_TIM_Base_Start_IT>
 8006002:	4603      	mov	r3, r0
 8006004:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8006008:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800600c:	2b00      	cmp	r3, #0
 800600e:	d111      	bne.n	8006034 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8006010:	2019      	movs	r0, #25
 8006012:	f000 fd0b 	bl	8006a2c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2b0f      	cmp	r3, #15
 800601a:	d808      	bhi.n	800602e <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 800601c:	2200      	movs	r2, #0
 800601e:	6879      	ldr	r1, [r7, #4]
 8006020:	2019      	movs	r0, #25
 8006022:	f000 fce7 	bl	80069f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006026:	4a0a      	ldr	r2, [pc, #40]	; (8006050 <HAL_InitTick+0xd8>)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6013      	str	r3, [r2, #0]
 800602c:	e002      	b.n	8006034 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8006034:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006038:	4618      	mov	r0, r3
 800603a:	3730      	adds	r7, #48	; 0x30
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}
 8006040:	40021000 	.word	0x40021000
 8006044:	431bde83 	.word	0x431bde83
 8006048:	2000045c 	.word	0x2000045c
 800604c:	40012c00 	.word	0x40012c00
 8006050:	20000040 	.word	0x20000040

08006054 <NMI_Handler>:

/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006054:	b480      	push	{r7}
 8006056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006058:	e7fe      	b.n	8006058 <NMI_Handler+0x4>

0800605a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800605a:	b480      	push	{r7}
 800605c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800605e:	e7fe      	b.n	800605e <HardFault_Handler+0x4>

08006060 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006060:	b480      	push	{r7}
 8006062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006064:	e7fe      	b.n	8006064 <MemManage_Handler+0x4>

08006066 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006066:	b480      	push	{r7}
 8006068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800606a:	e7fe      	b.n	800606a <BusFault_Handler+0x4>

0800606c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800606c:	b480      	push	{r7}
 800606e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006070:	e7fe      	b.n	8006070 <UsageFault_Handler+0x4>

08006072 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006072:	b480      	push	{r7}
 8006074:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006076:	bf00      	nop
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8006084:	2020      	movs	r0, #32
 8006086:	f000 ff5f 	bl	8006f48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 800608a:	2040      	movs	r0, #64	; 0x40
 800608c:	f000 ff5c 	bl	8006f48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8006090:	2080      	movs	r0, #128	; 0x80
 8006092:	f000 ff59 	bl	8006f48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8006096:	f44f 7080 	mov.w	r0, #256	; 0x100
 800609a:	f000 ff55 	bl	8006f48 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800609e:	bf00      	nop
 80060a0:	bd80      	pop	{r7, pc}
	...

080060a4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80060a8:	4802      	ldr	r0, [pc, #8]	; (80060b4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80060aa:	f003 fda1 	bl	8009bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80060ae:	bf00      	nop
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	2000045c 	.word	0x2000045c

080060b8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80060bc:	4802      	ldr	r0, [pc, #8]	; (80060c8 <I2C1_EV_IRQHandler+0x10>)
 80060be:	f001 fc0d 	bl	80078dc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80060c2:	bf00      	nop
 80060c4:	bd80      	pop	{r7, pc}
 80060c6:	bf00      	nop
 80060c8:	200002c4 	.word	0x200002c4

080060cc <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80060d0:	4802      	ldr	r0, [pc, #8]	; (80060dc <I2C2_EV_IRQHandler+0x10>)
 80060d2:	f001 fc03 	bl	80078dc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80060d6:	bf00      	nop
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	20000398 	.word	0x20000398

080060e0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80060e4:	4802      	ldr	r0, [pc, #8]	; (80060f0 <USART1_IRQHandler+0x10>)
 80060e6:	f004 f8c1 	bl	800a26c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80060ea:	bf00      	nop
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	200004ac 	.word	0x200004ac

080060f4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80060f8:	4802      	ldr	r0, [pc, #8]	; (8006104 <UART4_IRQHandler+0x10>)
 80060fa:	f004 f8b7 	bl	800a26c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80060fe:	bf00      	nop
 8006100:	bd80      	pop	{r7, pc}
 8006102:	bf00      	nop
 8006104:	2000053c 	.word	0x2000053c

08006108 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 800610c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8006110:	f000 ff1a 	bl	8006f48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8006114:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006118:	f000 ff16 	bl	8006f48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 800611c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006120:	f000 ff12 	bl	8006f48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8006124:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006128:	f000 ff0e 	bl	8006f48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 800612c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006130:	f000 ff0a 	bl	8006f48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8006134:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006138:	f000 ff06 	bl	8006f48 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800613c:	bf00      	nop
 800613e:	bd80      	pop	{r7, pc}

08006140 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006140:	b480      	push	{r7}
 8006142:	af00      	add	r7, sp, #0
  return 1;
 8006144:	2301      	movs	r3, #1
}
 8006146:	4618      	mov	r0, r3
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <_kill>:

int _kill(int pid, int sig)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
 8006158:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800615a:	f009 fd0f 	bl	800fb7c <__errno>
 800615e:	4603      	mov	r3, r0
 8006160:	2216      	movs	r2, #22
 8006162:	601a      	str	r2, [r3, #0]
  return -1;
 8006164:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006168:	4618      	mov	r0, r3
 800616a:	3708      	adds	r7, #8
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <_exit>:

void _exit (int status)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b082      	sub	sp, #8
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006178:	f04f 31ff 	mov.w	r1, #4294967295
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f7ff ffe7 	bl	8006150 <_kill>
  while (1) {}    /* Make sure we hang here */
 8006182:	e7fe      	b.n	8006182 <_exit+0x12>

08006184 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b086      	sub	sp, #24
 8006188:	af00      	add	r7, sp, #0
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	60b9      	str	r1, [r7, #8]
 800618e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006190:	2300      	movs	r3, #0
 8006192:	617b      	str	r3, [r7, #20]
 8006194:	e00a      	b.n	80061ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006196:	f3af 8000 	nop.w
 800619a:	4601      	mov	r1, r0
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	1c5a      	adds	r2, r3, #1
 80061a0:	60ba      	str	r2, [r7, #8]
 80061a2:	b2ca      	uxtb	r2, r1
 80061a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	3301      	adds	r3, #1
 80061aa:	617b      	str	r3, [r7, #20]
 80061ac:	697a      	ldr	r2, [r7, #20]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	429a      	cmp	r2, r3
 80061b2:	dbf0      	blt.n	8006196 <_read+0x12>
  }

  return len;
 80061b4:	687b      	ldr	r3, [r7, #4]
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3718      	adds	r7, #24
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b086      	sub	sp, #24
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	60f8      	str	r0, [r7, #12]
 80061c6:	60b9      	str	r1, [r7, #8]
 80061c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80061ca:	2300      	movs	r3, #0
 80061cc:	617b      	str	r3, [r7, #20]
 80061ce:	e009      	b.n	80061e4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	1c5a      	adds	r2, r3, #1
 80061d4:	60ba      	str	r2, [r7, #8]
 80061d6:	781b      	ldrb	r3, [r3, #0]
 80061d8:	4618      	mov	r0, r3
 80061da:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	3301      	adds	r3, #1
 80061e2:	617b      	str	r3, [r7, #20]
 80061e4:	697a      	ldr	r2, [r7, #20]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	429a      	cmp	r2, r3
 80061ea:	dbf1      	blt.n	80061d0 <_write+0x12>
  }
  return len;
 80061ec:	687b      	ldr	r3, [r7, #4]
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3718      	adds	r7, #24
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}

080061f6 <_close>:

int _close(int file)
{
 80061f6:	b480      	push	{r7}
 80061f8:	b083      	sub	sp, #12
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80061fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006202:	4618      	mov	r0, r3
 8006204:	370c      	adds	r7, #12
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr

0800620e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800620e:	b480      	push	{r7}
 8006210:	b083      	sub	sp, #12
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
 8006216:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800621e:	605a      	str	r2, [r3, #4]
  return 0;
 8006220:	2300      	movs	r3, #0
}
 8006222:	4618      	mov	r0, r3
 8006224:	370c      	adds	r7, #12
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr

0800622e <_isatty>:

int _isatty(int file)
{
 800622e:	b480      	push	{r7}
 8006230:	b083      	sub	sp, #12
 8006232:	af00      	add	r7, sp, #0
 8006234:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006236:	2301      	movs	r3, #1
}
 8006238:	4618      	mov	r0, r3
 800623a:	370c      	adds	r7, #12
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr

08006244 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006244:	b480      	push	{r7}
 8006246:	b085      	sub	sp, #20
 8006248:	af00      	add	r7, sp, #0
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006250:	2300      	movs	r3, #0
}
 8006252:	4618      	mov	r0, r3
 8006254:	3714      	adds	r7, #20
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
	...

08006260 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b086      	sub	sp, #24
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006268:	4a14      	ldr	r2, [pc, #80]	; (80062bc <_sbrk+0x5c>)
 800626a:	4b15      	ldr	r3, [pc, #84]	; (80062c0 <_sbrk+0x60>)
 800626c:	1ad3      	subs	r3, r2, r3
 800626e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006274:	4b13      	ldr	r3, [pc, #76]	; (80062c4 <_sbrk+0x64>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d102      	bne.n	8006282 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800627c:	4b11      	ldr	r3, [pc, #68]	; (80062c4 <_sbrk+0x64>)
 800627e:	4a12      	ldr	r2, [pc, #72]	; (80062c8 <_sbrk+0x68>)
 8006280:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006282:	4b10      	ldr	r3, [pc, #64]	; (80062c4 <_sbrk+0x64>)
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	4413      	add	r3, r2
 800628a:	693a      	ldr	r2, [r7, #16]
 800628c:	429a      	cmp	r2, r3
 800628e:	d207      	bcs.n	80062a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006290:	f009 fc74 	bl	800fb7c <__errno>
 8006294:	4603      	mov	r3, r0
 8006296:	220c      	movs	r2, #12
 8006298:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800629a:	f04f 33ff 	mov.w	r3, #4294967295
 800629e:	e009      	b.n	80062b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80062a0:	4b08      	ldr	r3, [pc, #32]	; (80062c4 <_sbrk+0x64>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80062a6:	4b07      	ldr	r3, [pc, #28]	; (80062c4 <_sbrk+0x64>)
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4413      	add	r3, r2
 80062ae:	4a05      	ldr	r2, [pc, #20]	; (80062c4 <_sbrk+0x64>)
 80062b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80062b2:	68fb      	ldr	r3, [r7, #12]
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3718      	adds	r7, #24
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}
 80062bc:	200a0000 	.word	0x200a0000
 80062c0:	00000400 	.word	0x00000400
 80062c4:	200004a8 	.word	0x200004a8
 80062c8:	200063a0 	.word	0x200063a0

080062cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80062cc:	b480      	push	{r7}
 80062ce:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80062d0:	4b06      	ldr	r3, [pc, #24]	; (80062ec <SystemInit+0x20>)
 80062d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062d6:	4a05      	ldr	r2, [pc, #20]	; (80062ec <SystemInit+0x20>)
 80062d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80062dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80062e0:	bf00      	nop
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	e000ed00 	.word	0xe000ed00

080062f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 80062f4:	4b24      	ldr	r3, [pc, #144]	; (8006388 <MX_USART1_UART_Init+0x98>)
 80062f6:	4a25      	ldr	r2, [pc, #148]	; (800638c <MX_USART1_UART_Init+0x9c>)
 80062f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 80062fa:	4b23      	ldr	r3, [pc, #140]	; (8006388 <MX_USART1_UART_Init+0x98>)
 80062fc:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8006300:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006302:	4b21      	ldr	r3, [pc, #132]	; (8006388 <MX_USART1_UART_Init+0x98>)
 8006304:	2200      	movs	r2, #0
 8006306:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006308:	4b1f      	ldr	r3, [pc, #124]	; (8006388 <MX_USART1_UART_Init+0x98>)
 800630a:	2200      	movs	r2, #0
 800630c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800630e:	4b1e      	ldr	r3, [pc, #120]	; (8006388 <MX_USART1_UART_Init+0x98>)
 8006310:	2200      	movs	r2, #0
 8006312:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006314:	4b1c      	ldr	r3, [pc, #112]	; (8006388 <MX_USART1_UART_Init+0x98>)
 8006316:	220c      	movs	r2, #12
 8006318:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800631a:	4b1b      	ldr	r3, [pc, #108]	; (8006388 <MX_USART1_UART_Init+0x98>)
 800631c:	2200      	movs	r2, #0
 800631e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006320:	4b19      	ldr	r3, [pc, #100]	; (8006388 <MX_USART1_UART_Init+0x98>)
 8006322:	2200      	movs	r2, #0
 8006324:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006326:	4b18      	ldr	r3, [pc, #96]	; (8006388 <MX_USART1_UART_Init+0x98>)
 8006328:	2200      	movs	r2, #0
 800632a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800632c:	4b16      	ldr	r3, [pc, #88]	; (8006388 <MX_USART1_UART_Init+0x98>)
 800632e:	2200      	movs	r2, #0
 8006330:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006332:	4b15      	ldr	r3, [pc, #84]	; (8006388 <MX_USART1_UART_Init+0x98>)
 8006334:	2200      	movs	r2, #0
 8006336:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006338:	4813      	ldr	r0, [pc, #76]	; (8006388 <MX_USART1_UART_Init+0x98>)
 800633a:	f003 fe59 	bl	8009ff0 <HAL_UART_Init>
 800633e:	4603      	mov	r3, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	d001      	beq.n	8006348 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8006344:	f7fe ff32 	bl	80051ac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006348:	2100      	movs	r1, #0
 800634a:	480f      	ldr	r0, [pc, #60]	; (8006388 <MX_USART1_UART_Init+0x98>)
 800634c:	f005 fe05 	bl	800bf5a <HAL_UARTEx_SetTxFifoThreshold>
 8006350:	4603      	mov	r3, r0
 8006352:	2b00      	cmp	r3, #0
 8006354:	d001      	beq.n	800635a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8006356:	f7fe ff29 	bl	80051ac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800635a:	2100      	movs	r1, #0
 800635c:	480a      	ldr	r0, [pc, #40]	; (8006388 <MX_USART1_UART_Init+0x98>)
 800635e:	f005 fe3a 	bl	800bfd6 <HAL_UARTEx_SetRxFifoThreshold>
 8006362:	4603      	mov	r3, r0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d001      	beq.n	800636c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8006368:	f7fe ff20 	bl	80051ac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800636c:	4806      	ldr	r0, [pc, #24]	; (8006388 <MX_USART1_UART_Init+0x98>)
 800636e:	f005 fdbb 	bl	800bee8 <HAL_UARTEx_DisableFifoMode>
 8006372:	4603      	mov	r3, r0
 8006374:	2b00      	cmp	r3, #0
 8006376:	d001      	beq.n	800637c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8006378:	f7fe ff18 	bl	80051ac <Error_Handler>
  }
  RB_init(&uart1RXrb, RB_SIZE);
 800637c:	2128      	movs	r1, #40	; 0x28
 800637e:	4804      	ldr	r0, [pc, #16]	; (8006390 <MX_USART1_UART_Init+0xa0>)
 8006380:	f7ff fb19 	bl	80059b6 <RB_init>

}
 8006384:	bf00      	nop
 8006386:	bd80      	pop	{r7, pc}
 8006388:	200004ac 	.word	0x200004ac
 800638c:	40013800 	.word	0x40013800
 8006390:	20000600 	.word	0x20000600

08006394 <MX_UART4_Init>:

void MX_UART4_Init(void)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8006398:	4b26      	ldr	r3, [pc, #152]	; (8006434 <MX_UART4_Init+0xa0>)
 800639a:	4a27      	ldr	r2, [pc, #156]	; (8006438 <MX_UART4_Init+0xa4>)
 800639c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 921600;
 800639e:	4b25      	ldr	r3, [pc, #148]	; (8006434 <MX_UART4_Init+0xa0>)
 80063a0:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 80063a4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80063a6:	4b23      	ldr	r3, [pc, #140]	; (8006434 <MX_UART4_Init+0xa0>)
 80063a8:	2200      	movs	r2, #0
 80063aa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80063ac:	4b21      	ldr	r3, [pc, #132]	; (8006434 <MX_UART4_Init+0xa0>)
 80063ae:	2200      	movs	r2, #0
 80063b0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80063b2:	4b20      	ldr	r3, [pc, #128]	; (8006434 <MX_UART4_Init+0xa0>)
 80063b4:	2200      	movs	r2, #0
 80063b6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80063b8:	4b1e      	ldr	r3, [pc, #120]	; (8006434 <MX_UART4_Init+0xa0>)
 80063ba:	220c      	movs	r2, #12
 80063bc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80063be:	4b1d      	ldr	r3, [pc, #116]	; (8006434 <MX_UART4_Init+0xa0>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80063c4:	4b1b      	ldr	r3, [pc, #108]	; (8006434 <MX_UART4_Init+0xa0>)
 80063c6:	2200      	movs	r2, #0
 80063c8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80063ca:	4b1a      	ldr	r3, [pc, #104]	; (8006434 <MX_UART4_Init+0xa0>)
 80063cc:	2200      	movs	r2, #0
 80063ce:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80063d0:	4b18      	ldr	r3, [pc, #96]	; (8006434 <MX_UART4_Init+0xa0>)
 80063d2:	2200      	movs	r2, #0
 80063d4:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80063d6:	4b17      	ldr	r3, [pc, #92]	; (8006434 <MX_UART4_Init+0xa0>)
 80063d8:	2200      	movs	r2, #0
 80063da:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80063dc:	4815      	ldr	r0, [pc, #84]	; (8006434 <MX_UART4_Init+0xa0>)
 80063de:	f003 fe07 	bl	8009ff0 <HAL_UART_Init>
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d001      	beq.n	80063ec <MX_UART4_Init+0x58>
  {
    error_Handler();
 80063e8:	f000 f82c 	bl	8006444 <error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80063ec:	2100      	movs	r1, #0
 80063ee:	4811      	ldr	r0, [pc, #68]	; (8006434 <MX_UART4_Init+0xa0>)
 80063f0:	f005 fdb3 	bl	800bf5a <HAL_UARTEx_SetTxFifoThreshold>
 80063f4:	4603      	mov	r3, r0
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d001      	beq.n	80063fe <MX_UART4_Init+0x6a>
  {
    error_Handler();
 80063fa:	f000 f823 	bl	8006444 <error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80063fe:	2100      	movs	r1, #0
 8006400:	480c      	ldr	r0, [pc, #48]	; (8006434 <MX_UART4_Init+0xa0>)
 8006402:	f005 fde8 	bl	800bfd6 <HAL_UARTEx_SetRxFifoThreshold>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d001      	beq.n	8006410 <MX_UART4_Init+0x7c>
  {
    error_Handler();
 800640c:	f000 f81a 	bl	8006444 <error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8006410:	4808      	ldr	r0, [pc, #32]	; (8006434 <MX_UART4_Init+0xa0>)
 8006412:	f005 fd69 	bl	800bee8 <HAL_UARTEx_DisableFifoMode>
 8006416:	4603      	mov	r3, r0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d001      	beq.n	8006420 <MX_UART4_Init+0x8c>
  {
    error_Handler();
 800641c:	f000 f812 	bl	8006444 <error_Handler>
  }
  RB_init(&uart4RXrb, RB_SIZE);
 8006420:	2128      	movs	r1, #40	; 0x28
 8006422:	4806      	ldr	r0, [pc, #24]	; (800643c <MX_UART4_Init+0xa8>)
 8006424:	f7ff fac7 	bl	80059b6 <RB_init>
  uart_write_debug("UART4 initialized\r\n", 10);
 8006428:	210a      	movs	r1, #10
 800642a:	4805      	ldr	r0, [pc, #20]	; (8006440 <MX_UART4_Init+0xac>)
 800642c:	f000 f83c 	bl	80064a8 <uart_write_debug>

}
 8006430:	bf00      	nop
 8006432:	bd80      	pop	{r7, pc}
 8006434:	2000053c 	.word	0x2000053c
 8006438:	40004c00 	.word	0x40004c00
 800643c:	200005cc 	.word	0x200005cc
 8006440:	08014374 	.word	0x08014374

08006444 <error_Handler>:

void error_Handler(void){
 8006444:	b580      	push	{r7, lr}
 8006446:	af00      	add	r7, sp, #0
	uart_write_debug("Failed to Init UART4\r\n", 10);
 8006448:	210a      	movs	r1, #10
 800644a:	4802      	ldr	r0, [pc, #8]	; (8006454 <error_Handler+0x10>)
 800644c:	f000 f82c 	bl	80064a8 <uart_write_debug>
}
 8006450:	bf00      	nop
 8006452:	bd80      	pop	{r7, pc}
 8006454:	08014388 	.word	0x08014388

08006458 <uart_receive_it>:


HAL_StatusTypeDef uart_receive_it(UART_select device){
 8006458:	b580      	push	{r7, lr}
 800645a:	b084      	sub	sp, #16
 800645c:	af00      	add	r7, sp, #0
 800645e:	4603      	mov	r3, r0
 8006460:	71fb      	strb	r3, [r7, #7]
	UART_HandleTypeDef *huart;

	switch (device){
 8006462:	79fb      	ldrb	r3, [r7, #7]
 8006464:	2b02      	cmp	r3, #2
 8006466:	d00c      	beq.n	8006482 <uart_receive_it+0x2a>
 8006468:	2b02      	cmp	r3, #2
 800646a:	dc0d      	bgt.n	8006488 <uart_receive_it+0x30>
 800646c:	2b00      	cmp	r3, #0
 800646e:	d002      	beq.n	8006476 <uart_receive_it+0x1e>
 8006470:	2b01      	cmp	r3, #1
 8006472:	d003      	beq.n	800647c <uart_receive_it+0x24>
 8006474:	e008      	b.n	8006488 <uart_receive_it+0x30>
	case UART_DEBUG:
		huart = &huart1;
 8006476:	4b09      	ldr	r3, [pc, #36]	; (800649c <uart_receive_it+0x44>)
 8006478:	60fb      	str	r3, [r7, #12]
		break;
 800647a:	e005      	b.n	8006488 <uart_receive_it+0x30>
	case UART_NYX:
		huart = &huart4;
 800647c:	4b08      	ldr	r3, [pc, #32]	; (80064a0 <uart_receive_it+0x48>)
 800647e:	60fb      	str	r3, [r7, #12]
		break;
 8006480:	e002      	b.n	8006488 <uart_receive_it+0x30>
	case UART_IRIS:
		huart = &huart1;
 8006482:	4b06      	ldr	r3, [pc, #24]	; (800649c <uart_receive_it+0x44>)
 8006484:	60fb      	str	r3, [r7, #12]
		break;
 8006486:	bf00      	nop
	}
	return HAL_UART_Receive_IT(huart, &rxChar, 1);
 8006488:	2201      	movs	r2, #1
 800648a:	4906      	ldr	r1, [pc, #24]	; (80064a4 <uart_receive_it+0x4c>)
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f003 fe97 	bl	800a1c0 <HAL_UART_Receive_IT>
 8006492:	4603      	mov	r3, r0
}
 8006494:	4618      	mov	r0, r3
 8006496:	3710      	adds	r7, #16
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}
 800649c:	200004ac 	.word	0x200004ac
 80064a0:	2000053c 	.word	0x2000053c
 80064a4:	20000634 	.word	0x20000634

080064a8 <uart_write_debug>:




HAL_StatusTypeDef uart_write_debug(uint8_t *pData, uint32_t Timeout){
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	6039      	str	r1, [r7, #0]
	return HAL_UART_Transmit(&huart1,pData,strlen(pData),Timeout);// Sending in normal mode
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f7f9 fea4 	bl	8000200 <strlen>
 80064b8:	4603      	mov	r3, r0
 80064ba:	b29a      	uxth	r2, r3
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	6879      	ldr	r1, [r7, #4]
 80064c0:	4803      	ldr	r0, [pc, #12]	; (80064d0 <uart_write_debug+0x28>)
 80064c2:	f003 fde5 	bl	800a090 <HAL_UART_Transmit>
 80064c6:	4603      	mov	r3, r0
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3708      	adds	r7, #8
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}
 80064d0:	200004ac 	.word	0x200004ac

080064d4 <uart_write>:

HAL_StatusTypeDef uart_write(uint8_t *pData, uint8_t len, UART_select device, uint32_t Timeout){
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b086      	sub	sp, #24
 80064d8:	af00      	add	r7, sp, #0
 80064da:	60f8      	str	r0, [r7, #12]
 80064dc:	607b      	str	r3, [r7, #4]
 80064de:	460b      	mov	r3, r1
 80064e0:	72fb      	strb	r3, [r7, #11]
 80064e2:	4613      	mov	r3, r2
 80064e4:	72bb      	strb	r3, [r7, #10]
	UART_HandleTypeDef *huart;
	switch (device){
 80064e6:	7abb      	ldrb	r3, [r7, #10]
 80064e8:	2b02      	cmp	r3, #2
 80064ea:	d00c      	beq.n	8006506 <uart_write+0x32>
 80064ec:	2b02      	cmp	r3, #2
 80064ee:	dc0d      	bgt.n	800650c <uart_write+0x38>
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d002      	beq.n	80064fa <uart_write+0x26>
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d003      	beq.n	8006500 <uart_write+0x2c>
 80064f8:	e008      	b.n	800650c <uart_write+0x38>
	case UART_DEBUG:
		huart = &huart1;
 80064fa:	4b12      	ldr	r3, [pc, #72]	; (8006544 <uart_write+0x70>)
 80064fc:	617b      	str	r3, [r7, #20]
		break;
 80064fe:	e005      	b.n	800650c <uart_write+0x38>
	case UART_NYX:
		huart = &huart4;
 8006500:	4b11      	ldr	r3, [pc, #68]	; (8006548 <uart_write+0x74>)
 8006502:	617b      	str	r3, [r7, #20]
		break;
 8006504:	e002      	b.n	800650c <uart_write+0x38>
	case UART_IRIS:
		huart = &huart1;
 8006506:	4b0f      	ldr	r3, [pc, #60]	; (8006544 <uart_write+0x70>)
 8006508:	617b      	str	r3, [r7, #20]
		break;
 800650a:	bf00      	nop
	}
	if (len == 0){
 800650c:	7afb      	ldrb	r3, [r7, #11]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d10b      	bne.n	800652a <uart_write+0x56>
		return HAL_UART_Transmit(huart,pData,strlen(pData),Timeout);// Sending in normal mode
 8006512:	68f8      	ldr	r0, [r7, #12]
 8006514:	f7f9 fe74 	bl	8000200 <strlen>
 8006518:	4603      	mov	r3, r0
 800651a:	b29a      	uxth	r2, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	68f9      	ldr	r1, [r7, #12]
 8006520:	6978      	ldr	r0, [r7, #20]
 8006522:	f003 fdb5 	bl	800a090 <HAL_UART_Transmit>
 8006526:	4603      	mov	r3, r0
 8006528:	e007      	b.n	800653a <uart_write+0x66>
	}
	return HAL_UART_Transmit(huart,pData,len,Timeout);// Sending in normal mode
 800652a:	7afb      	ldrb	r3, [r7, #11]
 800652c:	b29a      	uxth	r2, r3
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	68f9      	ldr	r1, [r7, #12]
 8006532:	6978      	ldr	r0, [r7, #20]
 8006534:	f003 fdac 	bl	800a090 <HAL_UART_Transmit>
 8006538:	4603      	mov	r3, r0
}
 800653a:	4618      	mov	r0, r3
 800653c:	3718      	adds	r7, #24
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}
 8006542:	bf00      	nop
 8006544:	200004ac 	.word	0x200004ac
 8006548:	2000053c 	.word	0x2000053c

0800654c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b084      	sub	sp, #16
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
	if (UartHandle->Instance == UART4)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a7c      	ldr	r2, [pc, #496]	; (800674c <HAL_UART_RxCpltCallback+0x200>)
 800655a:	4293      	cmp	r3, r2
 800655c:	f040 80a2 	bne.w	80066a4 <HAL_UART_RxCpltCallback+0x158>
	{
		if (ack_rcv_flag == 1){
 8006560:	4b7b      	ldr	r3, [pc, #492]	; (8006750 <HAL_UART_RxCpltCallback+0x204>)
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	2b01      	cmp	r3, #1
 8006566:	d129      	bne.n	80065bc <HAL_UART_RxCpltCallback+0x70>
			if ((rxChar != ESC) && (prvRxChar == ACK)){
 8006568:	4b7a      	ldr	r3, [pc, #488]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	2b1b      	cmp	r3, #27
 800656e:	d010      	beq.n	8006592 <HAL_UART_RxCpltCallback+0x46>
 8006570:	4b79      	ldr	r3, [pc, #484]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 8006572:	781b      	ldrb	r3, [r3, #0]
 8006574:	2b06      	cmp	r3, #6
 8006576:	d10c      	bne.n	8006592 <HAL_UART_RxCpltCallback+0x46>
				osEventFlagsSet(ack_rcvd, ACK_FLAG);
 8006578:	4b78      	ldr	r3, [pc, #480]	; (800675c <HAL_UART_RxCpltCallback+0x210>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2101      	movs	r1, #1
 800657e:	4618      	mov	r0, r3
 8006580:	f005 ff72 	bl	800c468 <osEventFlagsSet>
				prvRxChar = 0x00;
 8006584:	4b74      	ldr	r3, [pc, #464]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 8006586:	2200      	movs	r2, #0
 8006588:	701a      	strb	r2, [r3, #0]
				ack_rcv_flag = 0;
 800658a:	4b71      	ldr	r3, [pc, #452]	; (8006750 <HAL_UART_RxCpltCallback+0x204>)
 800658c:	2200      	movs	r2, #0
 800658e:	701a      	strb	r2, [r3, #0]
 8006590:	e082      	b.n	8006698 <HAL_UART_RxCpltCallback+0x14c>
			}
			else if ((rxChar != ESC) && (prvRxChar == NACK)){
 8006592:	4b70      	ldr	r3, [pc, #448]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	2b1b      	cmp	r3, #27
 8006598:	d07e      	beq.n	8006698 <HAL_UART_RxCpltCallback+0x14c>
 800659a:	4b6f      	ldr	r3, [pc, #444]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 800659c:	781b      	ldrb	r3, [r3, #0]
 800659e:	2b15      	cmp	r3, #21
 80065a0:	d17a      	bne.n	8006698 <HAL_UART_RxCpltCallback+0x14c>
				osEventFlagsSet(ack_rcvd, NACK_FLAG);
 80065a2:	4b6e      	ldr	r3, [pc, #440]	; (800675c <HAL_UART_RxCpltCallback+0x210>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	2100      	movs	r1, #0
 80065a8:	4618      	mov	r0, r3
 80065aa:	f005 ff5d 	bl	800c468 <osEventFlagsSet>
				prvRxChar = 0x00;
 80065ae:	4b6a      	ldr	r3, [pc, #424]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 80065b0:	2200      	movs	r2, #0
 80065b2:	701a      	strb	r2, [r3, #0]
				ack_rcv_flag = 0;
 80065b4:	4b66      	ldr	r3, [pc, #408]	; (8006750 <HAL_UART_RxCpltCallback+0x204>)
 80065b6:	2200      	movs	r2, #0
 80065b8:	701a      	strb	r2, [r3, #0]
 80065ba:	e06d      	b.n	8006698 <HAL_UART_RxCpltCallback+0x14c>
			}
		}
		else{
			if (((rxChar == ACK) || (rxChar == NACK)) && (prvRxChar == 0xFF)){
 80065bc:	4b65      	ldr	r3, [pc, #404]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	2b06      	cmp	r3, #6
 80065c2:	d003      	beq.n	80065cc <HAL_UART_RxCpltCallback+0x80>
 80065c4:	4b63      	ldr	r3, [pc, #396]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 80065c6:	781b      	ldrb	r3, [r3, #0]
 80065c8:	2b15      	cmp	r3, #21
 80065ca:	d10b      	bne.n	80065e4 <HAL_UART_RxCpltCallback+0x98>
 80065cc:	4b62      	ldr	r3, [pc, #392]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 80065ce:	781b      	ldrb	r3, [r3, #0]
 80065d0:	2bff      	cmp	r3, #255	; 0xff
 80065d2:	d107      	bne.n	80065e4 <HAL_UART_RxCpltCallback+0x98>
				ack_rcv_flag = 1;
 80065d4:	4b5e      	ldr	r3, [pc, #376]	; (8006750 <HAL_UART_RxCpltCallback+0x204>)
 80065d6:	2201      	movs	r2, #1
 80065d8:	701a      	strb	r2, [r3, #0]
				prvRxChar = rxChar;
 80065da:	4b5e      	ldr	r3, [pc, #376]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 80065dc:	781a      	ldrb	r2, [r3, #0]
 80065de:	4b5e      	ldr	r3, [pc, #376]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 80065e0:	701a      	strb	r2, [r3, #0]
 80065e2:	e059      	b.n	8006698 <HAL_UART_RxCpltCallback+0x14c>
			}
			else if ((rxChar == ETX) && (prvRxChar != ESC)){
 80065e4:	4b5b      	ldr	r3, [pc, #364]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	2b03      	cmp	r3, #3
 80065ea:	d125      	bne.n	8006638 <HAL_UART_RxCpltCallback+0xec>
 80065ec:	4b5a      	ldr	r3, [pc, #360]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	2b1b      	cmp	r3, #27
 80065f2:	d021      	beq.n	8006638 <HAL_UART_RxCpltCallback+0xec>
				uint8_t start_ch = 0;
 80065f4:	2300      	movs	r3, #0
 80065f6:	73bb      	strb	r3, [r7, #14]
				start_ch = RB_pop(&uart4RXrb);
 80065f8:	4859      	ldr	r0, [pc, #356]	; (8006760 <HAL_UART_RxCpltCallback+0x214>)
 80065fa:	f7ff fa2a 	bl	8005a52 <RB_pop>
 80065fe:	4603      	mov	r3, r0
 8006600:	73bb      	strb	r3, [r7, #14]
				if (start_ch == STX){
 8006602:	7bbb      	ldrb	r3, [r7, #14]
 8006604:	2b02      	cmp	r3, #2
 8006606:	d113      	bne.n	8006630 <HAL_UART_RxCpltCallback+0xe4>
					uint8_t rb_len = RB_size(&uart4RXrb);
 8006608:	4855      	ldr	r0, [pc, #340]	; (8006760 <HAL_UART_RxCpltCallback+0x214>)
 800660a:	f7ff fa71 	bl	8005af0 <RB_size>
 800660e:	4603      	mov	r3, r0
 8006610:	737b      	strb	r3, [r7, #13]
					RB_pushFront(&uart4RXrb, rb_len);
 8006612:	7b7b      	ldrb	r3, [r7, #13]
 8006614:	4619      	mov	r1, r3
 8006616:	4852      	ldr	r0, [pc, #328]	; (8006760 <HAL_UART_RxCpltCallback+0x214>)
 8006618:	f7ff fa40 	bl	8005a9c <RB_pushFront>
					osMessageQueuePut(messageQueueHandle, uart4RXrb.buffer, 0U, 0U);
 800661c:	4b51      	ldr	r3, [pc, #324]	; (8006764 <HAL_UART_RxCpltCallback+0x218>)
 800661e:	6818      	ldr	r0, [r3, #0]
 8006620:	2300      	movs	r3, #0
 8006622:	2200      	movs	r2, #0
 8006624:	494e      	ldr	r1, [pc, #312]	; (8006760 <HAL_UART_RxCpltCallback+0x214>)
 8006626:	f006 f8c3 	bl	800c7b0 <osMessageQueuePut>
					prvRxChar = 0xFF;
 800662a:	4b4b      	ldr	r3, [pc, #300]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 800662c:	22ff      	movs	r2, #255	; 0xff
 800662e:	701a      	strb	r2, [r3, #0]
				}
				RB_clear(&uart4RXrb);
 8006630:	484b      	ldr	r0, [pc, #300]	; (8006760 <HAL_UART_RxCpltCallback+0x214>)
 8006632:	f7ff fa79 	bl	8005b28 <RB_clear>
			else if ((rxChar == ETX) && (prvRxChar != ESC)){
 8006636:	e02f      	b.n	8006698 <HAL_UART_RxCpltCallback+0x14c>
			}
			else if ((rxChar == ESC) && (prvRxChar != ESC)){
 8006638:	4b46      	ldr	r3, [pc, #280]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	2b1b      	cmp	r3, #27
 800663e:	d108      	bne.n	8006652 <HAL_UART_RxCpltCallback+0x106>
 8006640:	4b45      	ldr	r3, [pc, #276]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	2b1b      	cmp	r3, #27
 8006646:	d004      	beq.n	8006652 <HAL_UART_RxCpltCallback+0x106>
				 prvRxChar = rxChar;
 8006648:	4b42      	ldr	r3, [pc, #264]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 800664a:	781a      	ldrb	r2, [r3, #0]
 800664c:	4b42      	ldr	r3, [pc, #264]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 800664e:	701a      	strb	r2, [r3, #0]
 8006650:	e022      	b.n	8006698 <HAL_UART_RxCpltCallback+0x14c>
			}
			else if ((rxChar == ESC) && (prvRxChar == ESC)){
 8006652:	4b40      	ldr	r3, [pc, #256]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	2b1b      	cmp	r3, #27
 8006658:	d10d      	bne.n	8006676 <HAL_UART_RxCpltCallback+0x12a>
 800665a:	4b3f      	ldr	r3, [pc, #252]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 800665c:	781b      	ldrb	r3, [r3, #0]
 800665e:	2b1b      	cmp	r3, #27
 8006660:	d109      	bne.n	8006676 <HAL_UART_RxCpltCallback+0x12a>
				RB_push(&uart4RXrb, rxChar);
 8006662:	4b3c      	ldr	r3, [pc, #240]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 8006664:	781b      	ldrb	r3, [r3, #0]
 8006666:	4619      	mov	r1, r3
 8006668:	483d      	ldr	r0, [pc, #244]	; (8006760 <HAL_UART_RxCpltCallback+0x214>)
 800666a:	f7ff f9c4 	bl	80059f6 <RB_push>
				prvRxChar = 0x00;
 800666e:	4b3a      	ldr	r3, [pc, #232]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 8006670:	2200      	movs	r2, #0
 8006672:	701a      	strb	r2, [r3, #0]
 8006674:	e010      	b.n	8006698 <HAL_UART_RxCpltCallback+0x14c>
			}
			else {
			  RB_push(&uart4RXrb, rxChar);
 8006676:	4b37      	ldr	r3, [pc, #220]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	4619      	mov	r1, r3
 800667c:	4838      	ldr	r0, [pc, #224]	; (8006760 <HAL_UART_RxCpltCallback+0x214>)
 800667e:	f7ff f9ba 	bl	80059f6 <RB_push>
			  if (rxChar == 0xFF) prvRxChar = 0x00;
 8006682:	4b34      	ldr	r3, [pc, #208]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 8006684:	781b      	ldrb	r3, [r3, #0]
 8006686:	2bff      	cmp	r3, #255	; 0xff
 8006688:	d102      	bne.n	8006690 <HAL_UART_RxCpltCallback+0x144>
 800668a:	4b33      	ldr	r3, [pc, #204]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 800668c:	2200      	movs	r2, #0
 800668e:	701a      	strb	r2, [r3, #0]
			  prvRxChar = rxChar;
 8006690:	4b30      	ldr	r3, [pc, #192]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 8006692:	781a      	ldrb	r2, [r3, #0]
 8006694:	4b30      	ldr	r3, [pc, #192]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 8006696:	701a      	strb	r2, [r3, #0]
			}
		}
		HAL_UART_Receive_IT(&huart4, &rxChar, 1);
 8006698:	2201      	movs	r2, #1
 800669a:	492e      	ldr	r1, [pc, #184]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 800669c:	4832      	ldr	r0, [pc, #200]	; (8006768 <HAL_UART_RxCpltCallback+0x21c>)
 800669e:	f003 fd8f 	bl	800a1c0 <HAL_UART_Receive_IT>
		  prvRxChar = rxChar;
		}
		HAL_UART_Receive_IT(&huart1, &rxChar, 1);
	}

}
 80066a2:	e04f      	b.n	8006744 <HAL_UART_RxCpltCallback+0x1f8>
	else if (UartHandle->Instance == USART1){
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a30      	ldr	r2, [pc, #192]	; (800676c <HAL_UART_RxCpltCallback+0x220>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d14a      	bne.n	8006744 <HAL_UART_RxCpltCallback+0x1f8>
		if ((rxChar == ETX) && (prvRxChar != ESC)){
 80066ae:	4b29      	ldr	r3, [pc, #164]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	2b03      	cmp	r3, #3
 80066b4:	d118      	bne.n	80066e8 <HAL_UART_RxCpltCallback+0x19c>
 80066b6:	4b28      	ldr	r3, [pc, #160]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 80066b8:	781b      	ldrb	r3, [r3, #0]
 80066ba:	2b1b      	cmp	r3, #27
 80066bc:	d014      	beq.n	80066e8 <HAL_UART_RxCpltCallback+0x19c>
		uint8_t start_ch = 0;
 80066be:	2300      	movs	r3, #0
 80066c0:	73fb      	strb	r3, [r7, #15]
		start_ch = RB_pop(&uart1RXrb);
 80066c2:	482b      	ldr	r0, [pc, #172]	; (8006770 <HAL_UART_RxCpltCallback+0x224>)
 80066c4:	f7ff f9c5 	bl	8005a52 <RB_pop>
 80066c8:	4603      	mov	r3, r0
 80066ca:	73fb      	strb	r3, [r7, #15]
		if (start_ch == STX){
 80066cc:	7bfb      	ldrb	r3, [r7, #15]
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d106      	bne.n	80066e0 <HAL_UART_RxCpltCallback+0x194>
			osMessageQueuePut(messageQueueHandle, uart1RXrb.buffer, 0U, 0U);
 80066d2:	4b24      	ldr	r3, [pc, #144]	; (8006764 <HAL_UART_RxCpltCallback+0x218>)
 80066d4:	6818      	ldr	r0, [r3, #0]
 80066d6:	2300      	movs	r3, #0
 80066d8:	2200      	movs	r2, #0
 80066da:	4925      	ldr	r1, [pc, #148]	; (8006770 <HAL_UART_RxCpltCallback+0x224>)
 80066dc:	f006 f868 	bl	800c7b0 <osMessageQueuePut>
		RB_clear(&uart1RXrb);
 80066e0:	4823      	ldr	r0, [pc, #140]	; (8006770 <HAL_UART_RxCpltCallback+0x224>)
 80066e2:	f7ff fa21 	bl	8005b28 <RB_clear>
		if ((rxChar == ETX) && (prvRxChar != ESC)){
 80066e6:	e028      	b.n	800673a <HAL_UART_RxCpltCallback+0x1ee>
		 else if ((rxChar == ESC) && (prvRxChar != ESC)){
 80066e8:	4b1a      	ldr	r3, [pc, #104]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 80066ea:	781b      	ldrb	r3, [r3, #0]
 80066ec:	2b1b      	cmp	r3, #27
 80066ee:	d108      	bne.n	8006702 <HAL_UART_RxCpltCallback+0x1b6>
 80066f0:	4b19      	ldr	r3, [pc, #100]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 80066f2:	781b      	ldrb	r3, [r3, #0]
 80066f4:	2b1b      	cmp	r3, #27
 80066f6:	d004      	beq.n	8006702 <HAL_UART_RxCpltCallback+0x1b6>
			 prvRxChar = rxChar;
 80066f8:	4b16      	ldr	r3, [pc, #88]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 80066fa:	781a      	ldrb	r2, [r3, #0]
 80066fc:	4b16      	ldr	r3, [pc, #88]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 80066fe:	701a      	strb	r2, [r3, #0]
 8006700:	e01b      	b.n	800673a <HAL_UART_RxCpltCallback+0x1ee>
		else if ((rxChar == ESC) && (prvRxChar == ESC)){
 8006702:	4b14      	ldr	r3, [pc, #80]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	2b1b      	cmp	r3, #27
 8006708:	d10d      	bne.n	8006726 <HAL_UART_RxCpltCallback+0x1da>
 800670a:	4b13      	ldr	r3, [pc, #76]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 800670c:	781b      	ldrb	r3, [r3, #0]
 800670e:	2b1b      	cmp	r3, #27
 8006710:	d109      	bne.n	8006726 <HAL_UART_RxCpltCallback+0x1da>
			RB_push(&uart1RXrb, rxChar);
 8006712:	4b10      	ldr	r3, [pc, #64]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	4619      	mov	r1, r3
 8006718:	4815      	ldr	r0, [pc, #84]	; (8006770 <HAL_UART_RxCpltCallback+0x224>)
 800671a:	f7ff f96c 	bl	80059f6 <RB_push>
			prvRxChar = 0x00;
 800671e:	4b0e      	ldr	r3, [pc, #56]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 8006720:	2200      	movs	r2, #0
 8006722:	701a      	strb	r2, [r3, #0]
 8006724:	e009      	b.n	800673a <HAL_UART_RxCpltCallback+0x1ee>
		  RB_push(&uart1RXrb, rxChar);
 8006726:	4b0b      	ldr	r3, [pc, #44]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 8006728:	781b      	ldrb	r3, [r3, #0]
 800672a:	4619      	mov	r1, r3
 800672c:	4810      	ldr	r0, [pc, #64]	; (8006770 <HAL_UART_RxCpltCallback+0x224>)
 800672e:	f7ff f962 	bl	80059f6 <RB_push>
		  prvRxChar = rxChar;
 8006732:	4b08      	ldr	r3, [pc, #32]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 8006734:	781a      	ldrb	r2, [r3, #0]
 8006736:	4b08      	ldr	r3, [pc, #32]	; (8006758 <HAL_UART_RxCpltCallback+0x20c>)
 8006738:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 800673a:	2201      	movs	r2, #1
 800673c:	4905      	ldr	r1, [pc, #20]	; (8006754 <HAL_UART_RxCpltCallback+0x208>)
 800673e:	480d      	ldr	r0, [pc, #52]	; (8006774 <HAL_UART_RxCpltCallback+0x228>)
 8006740:	f003 fd3e 	bl	800a1c0 <HAL_UART_Receive_IT>
}
 8006744:	bf00      	nop
 8006746:	3710      	adds	r7, #16
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}
 800674c:	40004c00 	.word	0x40004c00
 8006750:	20000636 	.word	0x20000636
 8006754:	20000634 	.word	0x20000634
 8006758:	20000635 	.word	0x20000635
 800675c:	20000434 	.word	0x20000434
 8006760:	200005cc 	.word	0x200005cc
 8006764:	20000430 	.word	0x20000430
 8006768:	2000053c 	.word	0x2000053c
 800676c:	40013800 	.word	0x40013800
 8006770:	20000600 	.word	0x20000600
 8006774:	200004ac 	.word	0x200004ac

08006778 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8006778:	f8df d034 	ldr.w	sp, [pc, #52]	; 80067b0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800677c:	f7ff fda6 	bl	80062cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006780:	480c      	ldr	r0, [pc, #48]	; (80067b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8006782:	490d      	ldr	r1, [pc, #52]	; (80067b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006784:	4a0d      	ldr	r2, [pc, #52]	; (80067bc <LoopForever+0xe>)
  movs r3, #0
 8006786:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006788:	e002      	b.n	8006790 <LoopCopyDataInit>

0800678a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800678a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800678c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800678e:	3304      	adds	r3, #4

08006790 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006790:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006792:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006794:	d3f9      	bcc.n	800678a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006796:	4a0a      	ldr	r2, [pc, #40]	; (80067c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006798:	4c0a      	ldr	r4, [pc, #40]	; (80067c4 <LoopForever+0x16>)
  movs r3, #0
 800679a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800679c:	e001      	b.n	80067a2 <LoopFillZerobss>

0800679e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800679e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80067a0:	3204      	adds	r2, #4

080067a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80067a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80067a4:	d3fb      	bcc.n	800679e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80067a6:	f009 f9ef 	bl	800fb88 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80067aa:	f7fe f91b 	bl	80049e4 <main>

080067ae <LoopForever>:

LoopForever:
    b LoopForever
 80067ae:	e7fe      	b.n	80067ae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80067b0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80067b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80067b8:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 80067bc:	08014d7c 	.word	0x08014d7c
  ldr r2, =_sbss
 80067c0:	2000021c 	.word	0x2000021c
  ldr r4, =_ebss
 80067c4:	2000639c 	.word	0x2000639c

080067c8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80067c8:	e7fe      	b.n	80067c8 <ADC1_IRQHandler>

080067ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80067ca:	b580      	push	{r7, lr}
 80067cc:	b082      	sub	sp, #8
 80067ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80067d0:	2300      	movs	r3, #0
 80067d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80067d4:	2003      	movs	r0, #3
 80067d6:	f000 f902 	bl	80069de <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80067da:	200f      	movs	r0, #15
 80067dc:	f7ff fbcc 	bl	8005f78 <HAL_InitTick>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d002      	beq.n	80067ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	71fb      	strb	r3, [r7, #7]
 80067ea:	e001      	b.n	80067f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80067ec:	f7ff f9b0 	bl	8005b50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80067f0:	79fb      	ldrb	r3, [r7, #7]
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3708      	adds	r7, #8
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
	...

080067fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80067fc:	b480      	push	{r7}
 80067fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006800:	4b06      	ldr	r3, [pc, #24]	; (800681c <HAL_IncTick+0x20>)
 8006802:	781b      	ldrb	r3, [r3, #0]
 8006804:	461a      	mov	r2, r3
 8006806:	4b06      	ldr	r3, [pc, #24]	; (8006820 <HAL_IncTick+0x24>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4413      	add	r3, r2
 800680c:	4a04      	ldr	r2, [pc, #16]	; (8006820 <HAL_IncTick+0x24>)
 800680e:	6013      	str	r3, [r2, #0]
}
 8006810:	bf00      	nop
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop
 800681c:	20000044 	.word	0x20000044
 8006820:	20000638 	.word	0x20000638

08006824 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006824:	b480      	push	{r7}
 8006826:	af00      	add	r7, sp, #0
  return uwTick;
 8006828:	4b03      	ldr	r3, [pc, #12]	; (8006838 <HAL_GetTick+0x14>)
 800682a:	681b      	ldr	r3, [r3, #0]
}
 800682c:	4618      	mov	r0, r3
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	20000638 	.word	0x20000638

0800683c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b084      	sub	sp, #16
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006844:	f7ff ffee 	bl	8006824 <HAL_GetTick>
 8006848:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006854:	d005      	beq.n	8006862 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8006856:	4b0a      	ldr	r3, [pc, #40]	; (8006880 <HAL_Delay+0x44>)
 8006858:	781b      	ldrb	r3, [r3, #0]
 800685a:	461a      	mov	r2, r3
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	4413      	add	r3, r2
 8006860:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006862:	bf00      	nop
 8006864:	f7ff ffde 	bl	8006824 <HAL_GetTick>
 8006868:	4602      	mov	r2, r0
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	1ad3      	subs	r3, r2, r3
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	429a      	cmp	r2, r3
 8006872:	d8f7      	bhi.n	8006864 <HAL_Delay+0x28>
  {
  }
}
 8006874:	bf00      	nop
 8006876:	bf00      	nop
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	20000044 	.word	0x20000044

08006884 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f003 0307 	and.w	r3, r3, #7
 8006892:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006894:	4b0c      	ldr	r3, [pc, #48]	; (80068c8 <__NVIC_SetPriorityGrouping+0x44>)
 8006896:	68db      	ldr	r3, [r3, #12]
 8006898:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800689a:	68ba      	ldr	r2, [r7, #8]
 800689c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80068a0:	4013      	ands	r3, r2
 80068a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80068ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80068b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80068b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80068b6:	4a04      	ldr	r2, [pc, #16]	; (80068c8 <__NVIC_SetPriorityGrouping+0x44>)
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	60d3      	str	r3, [r2, #12]
}
 80068bc:	bf00      	nop
 80068be:	3714      	adds	r7, #20
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr
 80068c8:	e000ed00 	.word	0xe000ed00

080068cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80068cc:	b480      	push	{r7}
 80068ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80068d0:	4b04      	ldr	r3, [pc, #16]	; (80068e4 <__NVIC_GetPriorityGrouping+0x18>)
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	0a1b      	lsrs	r3, r3, #8
 80068d6:	f003 0307 	and.w	r3, r3, #7
}
 80068da:	4618      	mov	r0, r3
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr
 80068e4:	e000ed00 	.word	0xe000ed00

080068e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b083      	sub	sp, #12
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	4603      	mov	r3, r0
 80068f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80068f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	db0b      	blt.n	8006912 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80068fa:	79fb      	ldrb	r3, [r7, #7]
 80068fc:	f003 021f 	and.w	r2, r3, #31
 8006900:	4907      	ldr	r1, [pc, #28]	; (8006920 <__NVIC_EnableIRQ+0x38>)
 8006902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006906:	095b      	lsrs	r3, r3, #5
 8006908:	2001      	movs	r0, #1
 800690a:	fa00 f202 	lsl.w	r2, r0, r2
 800690e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006912:	bf00      	nop
 8006914:	370c      	adds	r7, #12
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop
 8006920:	e000e100 	.word	0xe000e100

08006924 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006924:	b480      	push	{r7}
 8006926:	b083      	sub	sp, #12
 8006928:	af00      	add	r7, sp, #0
 800692a:	4603      	mov	r3, r0
 800692c:	6039      	str	r1, [r7, #0]
 800692e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006930:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006934:	2b00      	cmp	r3, #0
 8006936:	db0a      	blt.n	800694e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	b2da      	uxtb	r2, r3
 800693c:	490c      	ldr	r1, [pc, #48]	; (8006970 <__NVIC_SetPriority+0x4c>)
 800693e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006942:	0112      	lsls	r2, r2, #4
 8006944:	b2d2      	uxtb	r2, r2
 8006946:	440b      	add	r3, r1
 8006948:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800694c:	e00a      	b.n	8006964 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	b2da      	uxtb	r2, r3
 8006952:	4908      	ldr	r1, [pc, #32]	; (8006974 <__NVIC_SetPriority+0x50>)
 8006954:	79fb      	ldrb	r3, [r7, #7]
 8006956:	f003 030f 	and.w	r3, r3, #15
 800695a:	3b04      	subs	r3, #4
 800695c:	0112      	lsls	r2, r2, #4
 800695e:	b2d2      	uxtb	r2, r2
 8006960:	440b      	add	r3, r1
 8006962:	761a      	strb	r2, [r3, #24]
}
 8006964:	bf00      	nop
 8006966:	370c      	adds	r7, #12
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr
 8006970:	e000e100 	.word	0xe000e100
 8006974:	e000ed00 	.word	0xe000ed00

08006978 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006978:	b480      	push	{r7}
 800697a:	b089      	sub	sp, #36	; 0x24
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f003 0307 	and.w	r3, r3, #7
 800698a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800698c:	69fb      	ldr	r3, [r7, #28]
 800698e:	f1c3 0307 	rsb	r3, r3, #7
 8006992:	2b04      	cmp	r3, #4
 8006994:	bf28      	it	cs
 8006996:	2304      	movcs	r3, #4
 8006998:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800699a:	69fb      	ldr	r3, [r7, #28]
 800699c:	3304      	adds	r3, #4
 800699e:	2b06      	cmp	r3, #6
 80069a0:	d902      	bls.n	80069a8 <NVIC_EncodePriority+0x30>
 80069a2:	69fb      	ldr	r3, [r7, #28]
 80069a4:	3b03      	subs	r3, #3
 80069a6:	e000      	b.n	80069aa <NVIC_EncodePriority+0x32>
 80069a8:	2300      	movs	r3, #0
 80069aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80069ac:	f04f 32ff 	mov.w	r2, #4294967295
 80069b0:	69bb      	ldr	r3, [r7, #24]
 80069b2:	fa02 f303 	lsl.w	r3, r2, r3
 80069b6:	43da      	mvns	r2, r3
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	401a      	ands	r2, r3
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80069c0:	f04f 31ff 	mov.w	r1, #4294967295
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	fa01 f303 	lsl.w	r3, r1, r3
 80069ca:	43d9      	mvns	r1, r3
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80069d0:	4313      	orrs	r3, r2
         );
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3724      	adds	r7, #36	; 0x24
 80069d6:	46bd      	mov	sp, r7
 80069d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069dc:	4770      	bx	lr

080069de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80069de:	b580      	push	{r7, lr}
 80069e0:	b082      	sub	sp, #8
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f7ff ff4c 	bl	8006884 <__NVIC_SetPriorityGrouping>
}
 80069ec:	bf00      	nop
 80069ee:	3708      	adds	r7, #8
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}

080069f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b086      	sub	sp, #24
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	4603      	mov	r3, r0
 80069fc:	60b9      	str	r1, [r7, #8]
 80069fe:	607a      	str	r2, [r7, #4]
 8006a00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006a02:	2300      	movs	r3, #0
 8006a04:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006a06:	f7ff ff61 	bl	80068cc <__NVIC_GetPriorityGrouping>
 8006a0a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	68b9      	ldr	r1, [r7, #8]
 8006a10:	6978      	ldr	r0, [r7, #20]
 8006a12:	f7ff ffb1 	bl	8006978 <NVIC_EncodePriority>
 8006a16:	4602      	mov	r2, r0
 8006a18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a1c:	4611      	mov	r1, r2
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f7ff ff80 	bl	8006924 <__NVIC_SetPriority>
}
 8006a24:	bf00      	nop
 8006a26:	3718      	adds	r7, #24
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b082      	sub	sp, #8
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	4603      	mov	r3, r0
 8006a34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f7ff ff54 	bl	80068e8 <__NVIC_EnableIRQ>
}
 8006a40:	bf00      	nop
 8006a42:	3708      	adds	r7, #8
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b085      	sub	sp, #20
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a50:	2300      	movs	r3, #0
 8006a52:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	2b02      	cmp	r3, #2
 8006a5e:	d008      	beq.n	8006a72 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2204      	movs	r2, #4
 8006a64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e040      	b.n	8006af4 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f022 020e 	bic.w	r2, r2, #14
 8006a80:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a90:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f022 0201 	bic.w	r2, r2, #1
 8006aa0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aa6:	f003 021c 	and.w	r2, r3, #28
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aae:	2101      	movs	r1, #1
 8006ab0:	fa01 f202 	lsl.w	r2, r1, r2
 8006ab4:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006abe:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d00c      	beq.n	8006ae2 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006acc:	681a      	ldr	r2, [r3, #0]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ad2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ad6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006ae0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8006af2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3714      	adds	r7, #20
 8006af8:	46bd      	mov	sp, r7
 8006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afe:	4770      	bx	lr

08006b00 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d005      	beq.n	8006b24 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2204      	movs	r2, #4
 8006b1c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	73fb      	strb	r3, [r7, #15]
 8006b22:	e047      	b.n	8006bb4 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f022 020e 	bic.w	r2, r2, #14
 8006b32:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f022 0201 	bic.w	r2, r2, #1
 8006b42:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b52:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b58:	f003 021c 	and.w	r2, r3, #28
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b60:	2101      	movs	r1, #1
 8006b62:	fa01 f202 	lsl.w	r2, r1, r2
 8006b66:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006b70:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d00c      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b88:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b8e:	687a      	ldr	r2, [r7, #4]
 8006b90:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006b92:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2201      	movs	r2, #1
 8006b98:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d003      	beq.n	8006bb4 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	4798      	blx	r3
    }
  }
  return status;
 8006bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3710      	adds	r7, #16
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
	...

08006bc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b087      	sub	sp, #28
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
 8006bc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006bce:	e166      	b.n	8006e9e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	681a      	ldr	r2, [r3, #0]
 8006bd4:	2101      	movs	r1, #1
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8006bdc:	4013      	ands	r3, r2
 8006bde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	f000 8158 	beq.w	8006e98 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	f003 0303 	and.w	r3, r3, #3
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	d005      	beq.n	8006c00 <HAL_GPIO_Init+0x40>
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	f003 0303 	and.w	r3, r3, #3
 8006bfc:	2b02      	cmp	r3, #2
 8006bfe:	d130      	bne.n	8006c62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	005b      	lsls	r3, r3, #1
 8006c0a:	2203      	movs	r2, #3
 8006c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c10:	43db      	mvns	r3, r3
 8006c12:	693a      	ldr	r2, [r7, #16]
 8006c14:	4013      	ands	r3, r2
 8006c16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	68da      	ldr	r2, [r3, #12]
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	005b      	lsls	r3, r3, #1
 8006c20:	fa02 f303 	lsl.w	r3, r2, r3
 8006c24:	693a      	ldr	r2, [r7, #16]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	693a      	ldr	r2, [r7, #16]
 8006c2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006c36:	2201      	movs	r2, #1
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c3e:	43db      	mvns	r3, r3
 8006c40:	693a      	ldr	r2, [r7, #16]
 8006c42:	4013      	ands	r3, r2
 8006c44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	091b      	lsrs	r3, r3, #4
 8006c4c:	f003 0201 	and.w	r2, r3, #1
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	fa02 f303 	lsl.w	r3, r2, r3
 8006c56:	693a      	ldr	r2, [r7, #16]
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	693a      	ldr	r2, [r7, #16]
 8006c60:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	f003 0303 	and.w	r3, r3, #3
 8006c6a:	2b03      	cmp	r3, #3
 8006c6c:	d017      	beq.n	8006c9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	005b      	lsls	r3, r3, #1
 8006c78:	2203      	movs	r2, #3
 8006c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c7e:	43db      	mvns	r3, r3
 8006c80:	693a      	ldr	r2, [r7, #16]
 8006c82:	4013      	ands	r3, r2
 8006c84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	689a      	ldr	r2, [r3, #8]
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	005b      	lsls	r3, r3, #1
 8006c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c92:	693a      	ldr	r2, [r7, #16]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	693a      	ldr	r2, [r7, #16]
 8006c9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	f003 0303 	and.w	r3, r3, #3
 8006ca6:	2b02      	cmp	r3, #2
 8006ca8:	d123      	bne.n	8006cf2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	08da      	lsrs	r2, r3, #3
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	3208      	adds	r2, #8
 8006cb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	f003 0307 	and.w	r3, r3, #7
 8006cbe:	009b      	lsls	r3, r3, #2
 8006cc0:	220f      	movs	r2, #15
 8006cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc6:	43db      	mvns	r3, r3
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	4013      	ands	r3, r2
 8006ccc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	691a      	ldr	r2, [r3, #16]
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	f003 0307 	and.w	r3, r3, #7
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	fa02 f303 	lsl.w	r3, r2, r3
 8006cde:	693a      	ldr	r2, [r7, #16]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	08da      	lsrs	r2, r3, #3
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	3208      	adds	r2, #8
 8006cec:	6939      	ldr	r1, [r7, #16]
 8006cee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	005b      	lsls	r3, r3, #1
 8006cfc:	2203      	movs	r2, #3
 8006cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8006d02:	43db      	mvns	r3, r3
 8006d04:	693a      	ldr	r2, [r7, #16]
 8006d06:	4013      	ands	r3, r2
 8006d08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	f003 0203 	and.w	r2, r3, #3
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	005b      	lsls	r3, r3, #1
 8006d16:	fa02 f303 	lsl.w	r3, r2, r3
 8006d1a:	693a      	ldr	r2, [r7, #16]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	693a      	ldr	r2, [r7, #16]
 8006d24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	f000 80b2 	beq.w	8006e98 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d34:	4b61      	ldr	r3, [pc, #388]	; (8006ebc <HAL_GPIO_Init+0x2fc>)
 8006d36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d38:	4a60      	ldr	r2, [pc, #384]	; (8006ebc <HAL_GPIO_Init+0x2fc>)
 8006d3a:	f043 0301 	orr.w	r3, r3, #1
 8006d3e:	6613      	str	r3, [r2, #96]	; 0x60
 8006d40:	4b5e      	ldr	r3, [pc, #376]	; (8006ebc <HAL_GPIO_Init+0x2fc>)
 8006d42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d44:	f003 0301 	and.w	r3, r3, #1
 8006d48:	60bb      	str	r3, [r7, #8]
 8006d4a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006d4c:	4a5c      	ldr	r2, [pc, #368]	; (8006ec0 <HAL_GPIO_Init+0x300>)
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	089b      	lsrs	r3, r3, #2
 8006d52:	3302      	adds	r3, #2
 8006d54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	f003 0303 	and.w	r3, r3, #3
 8006d60:	009b      	lsls	r3, r3, #2
 8006d62:	220f      	movs	r2, #15
 8006d64:	fa02 f303 	lsl.w	r3, r2, r3
 8006d68:	43db      	mvns	r3, r3
 8006d6a:	693a      	ldr	r2, [r7, #16]
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006d76:	d02b      	beq.n	8006dd0 <HAL_GPIO_Init+0x210>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	4a52      	ldr	r2, [pc, #328]	; (8006ec4 <HAL_GPIO_Init+0x304>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d025      	beq.n	8006dcc <HAL_GPIO_Init+0x20c>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	4a51      	ldr	r2, [pc, #324]	; (8006ec8 <HAL_GPIO_Init+0x308>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d01f      	beq.n	8006dc8 <HAL_GPIO_Init+0x208>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a50      	ldr	r2, [pc, #320]	; (8006ecc <HAL_GPIO_Init+0x30c>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d019      	beq.n	8006dc4 <HAL_GPIO_Init+0x204>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a4f      	ldr	r2, [pc, #316]	; (8006ed0 <HAL_GPIO_Init+0x310>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d013      	beq.n	8006dc0 <HAL_GPIO_Init+0x200>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a4e      	ldr	r2, [pc, #312]	; (8006ed4 <HAL_GPIO_Init+0x314>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d00d      	beq.n	8006dbc <HAL_GPIO_Init+0x1fc>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4a4d      	ldr	r2, [pc, #308]	; (8006ed8 <HAL_GPIO_Init+0x318>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d007      	beq.n	8006db8 <HAL_GPIO_Init+0x1f8>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a4c      	ldr	r2, [pc, #304]	; (8006edc <HAL_GPIO_Init+0x31c>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d101      	bne.n	8006db4 <HAL_GPIO_Init+0x1f4>
 8006db0:	2307      	movs	r3, #7
 8006db2:	e00e      	b.n	8006dd2 <HAL_GPIO_Init+0x212>
 8006db4:	2308      	movs	r3, #8
 8006db6:	e00c      	b.n	8006dd2 <HAL_GPIO_Init+0x212>
 8006db8:	2306      	movs	r3, #6
 8006dba:	e00a      	b.n	8006dd2 <HAL_GPIO_Init+0x212>
 8006dbc:	2305      	movs	r3, #5
 8006dbe:	e008      	b.n	8006dd2 <HAL_GPIO_Init+0x212>
 8006dc0:	2304      	movs	r3, #4
 8006dc2:	e006      	b.n	8006dd2 <HAL_GPIO_Init+0x212>
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	e004      	b.n	8006dd2 <HAL_GPIO_Init+0x212>
 8006dc8:	2302      	movs	r3, #2
 8006dca:	e002      	b.n	8006dd2 <HAL_GPIO_Init+0x212>
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e000      	b.n	8006dd2 <HAL_GPIO_Init+0x212>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	697a      	ldr	r2, [r7, #20]
 8006dd4:	f002 0203 	and.w	r2, r2, #3
 8006dd8:	0092      	lsls	r2, r2, #2
 8006dda:	4093      	lsls	r3, r2
 8006ddc:	693a      	ldr	r2, [r7, #16]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006de2:	4937      	ldr	r1, [pc, #220]	; (8006ec0 <HAL_GPIO_Init+0x300>)
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	089b      	lsrs	r3, r3, #2
 8006de8:	3302      	adds	r3, #2
 8006dea:	693a      	ldr	r2, [r7, #16]
 8006dec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006df0:	4b3b      	ldr	r3, [pc, #236]	; (8006ee0 <HAL_GPIO_Init+0x320>)
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	43db      	mvns	r3, r3
 8006dfa:	693a      	ldr	r2, [r7, #16]
 8006dfc:	4013      	ands	r3, r2
 8006dfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d003      	beq.n	8006e14 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8006e0c:	693a      	ldr	r2, [r7, #16]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	4313      	orrs	r3, r2
 8006e12:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006e14:	4a32      	ldr	r2, [pc, #200]	; (8006ee0 <HAL_GPIO_Init+0x320>)
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006e1a:	4b31      	ldr	r3, [pc, #196]	; (8006ee0 <HAL_GPIO_Init+0x320>)
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	43db      	mvns	r3, r3
 8006e24:	693a      	ldr	r2, [r7, #16]
 8006e26:	4013      	ands	r3, r2
 8006e28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d003      	beq.n	8006e3e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8006e36:	693a      	ldr	r2, [r7, #16]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006e3e:	4a28      	ldr	r2, [pc, #160]	; (8006ee0 <HAL_GPIO_Init+0x320>)
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006e44:	4b26      	ldr	r3, [pc, #152]	; (8006ee0 <HAL_GPIO_Init+0x320>)
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	43db      	mvns	r3, r3
 8006e4e:	693a      	ldr	r2, [r7, #16]
 8006e50:	4013      	ands	r3, r2
 8006e52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d003      	beq.n	8006e68 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8006e60:	693a      	ldr	r2, [r7, #16]
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006e68:	4a1d      	ldr	r2, [pc, #116]	; (8006ee0 <HAL_GPIO_Init+0x320>)
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006e6e:	4b1c      	ldr	r3, [pc, #112]	; (8006ee0 <HAL_GPIO_Init+0x320>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	43db      	mvns	r3, r3
 8006e78:	693a      	ldr	r2, [r7, #16]
 8006e7a:	4013      	ands	r3, r2
 8006e7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d003      	beq.n	8006e92 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8006e8a:	693a      	ldr	r2, [r7, #16]
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006e92:	4a13      	ldr	r2, [pc, #76]	; (8006ee0 <HAL_GPIO_Init+0x320>)
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	3301      	adds	r3, #1
 8006e9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	f47f ae91 	bne.w	8006bd0 <HAL_GPIO_Init+0x10>
  }
}
 8006eae:	bf00      	nop
 8006eb0:	bf00      	nop
 8006eb2:	371c      	adds	r7, #28
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr
 8006ebc:	40021000 	.word	0x40021000
 8006ec0:	40010000 	.word	0x40010000
 8006ec4:	48000400 	.word	0x48000400
 8006ec8:	48000800 	.word	0x48000800
 8006ecc:	48000c00 	.word	0x48000c00
 8006ed0:	48001000 	.word	0x48001000
 8006ed4:	48001400 	.word	0x48001400
 8006ed8:	48001800 	.word	0x48001800
 8006edc:	48001c00 	.word	0x48001c00
 8006ee0:	40010400 	.word	0x40010400

08006ee4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b083      	sub	sp, #12
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	460b      	mov	r3, r1
 8006eee:	807b      	strh	r3, [r7, #2]
 8006ef0:	4613      	mov	r3, r2
 8006ef2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006ef4:	787b      	ldrb	r3, [r7, #1]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d003      	beq.n	8006f02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006efa:	887a      	ldrh	r2, [r7, #2]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006f00:	e002      	b.n	8006f08 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006f02:	887a      	ldrh	r2, [r7, #2]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006f08:	bf00      	nop
 8006f0a:	370c      	adds	r7, #12
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr

08006f14 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b085      	sub	sp, #20
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	460b      	mov	r3, r1
 8006f1e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	695b      	ldr	r3, [r3, #20]
 8006f24:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006f26:	887a      	ldrh	r2, [r7, #2]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	4013      	ands	r3, r2
 8006f2c:	041a      	lsls	r2, r3, #16
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	43d9      	mvns	r1, r3
 8006f32:	887b      	ldrh	r3, [r7, #2]
 8006f34:	400b      	ands	r3, r1
 8006f36:	431a      	orrs	r2, r3
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	619a      	str	r2, [r3, #24]
}
 8006f3c:	bf00      	nop
 8006f3e:	3714      	adds	r7, #20
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	4603      	mov	r3, r0
 8006f50:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006f52:	4b08      	ldr	r3, [pc, #32]	; (8006f74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006f54:	695a      	ldr	r2, [r3, #20]
 8006f56:	88fb      	ldrh	r3, [r7, #6]
 8006f58:	4013      	ands	r3, r2
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d006      	beq.n	8006f6c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006f5e:	4a05      	ldr	r2, [pc, #20]	; (8006f74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006f60:	88fb      	ldrh	r3, [r7, #6]
 8006f62:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006f64:	88fb      	ldrh	r3, [r7, #6]
 8006f66:	4618      	mov	r0, r3
 8006f68:	f000 f806 	bl	8006f78 <HAL_GPIO_EXTI_Callback>
  }
}
 8006f6c:	bf00      	nop
 8006f6e:	3708      	adds	r7, #8
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}
 8006f74:	40010400 	.word	0x40010400

08006f78 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b083      	sub	sp, #12
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	4603      	mov	r3, r0
 8006f80:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006f82:	bf00      	nop
 8006f84:	370c      	adds	r7, #12
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr

08006f8e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006f8e:	b580      	push	{r7, lr}
 8006f90:	b082      	sub	sp, #8
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d101      	bne.n	8006fa0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e081      	b.n	80070a4 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d106      	bne.n	8006fba <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f7fe fdf3 	bl	8005ba0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2224      	movs	r2, #36	; 0x24
 8006fbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	681a      	ldr	r2, [r3, #0]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f022 0201 	bic.w	r2, r2, #1
 8006fd0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	685a      	ldr	r2, [r3, #4]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006fde:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	689a      	ldr	r2, [r3, #8]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006fee:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	68db      	ldr	r3, [r3, #12]
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d107      	bne.n	8007008 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	689a      	ldr	r2, [r3, #8]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007004:	609a      	str	r2, [r3, #8]
 8007006:	e006      	b.n	8007016 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	689a      	ldr	r2, [r3, #8]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007014:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	68db      	ldr	r3, [r3, #12]
 800701a:	2b02      	cmp	r3, #2
 800701c:	d104      	bne.n	8007028 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007026:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	6812      	ldr	r2, [r2, #0]
 8007032:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007036:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800703a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	68da      	ldr	r2, [r3, #12]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800704a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	691a      	ldr	r2, [r3, #16]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	695b      	ldr	r3, [r3, #20]
 8007054:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	699b      	ldr	r3, [r3, #24]
 800705c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	430a      	orrs	r2, r1
 8007064:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	69d9      	ldr	r1, [r3, #28]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6a1a      	ldr	r2, [r3, #32]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	430a      	orrs	r2, r1
 8007074:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	681a      	ldr	r2, [r3, #0]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f042 0201 	orr.w	r2, r2, #1
 8007084:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2200      	movs	r2, #0
 800708a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2220      	movs	r2, #32
 8007090:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80070a2:	2300      	movs	r3, #0
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3708      	adds	r7, #8
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}

080070ac <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b088      	sub	sp, #32
 80070b0:	af02      	add	r7, sp, #8
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	607a      	str	r2, [r7, #4]
 80070b6:	461a      	mov	r2, r3
 80070b8:	460b      	mov	r3, r1
 80070ba:	817b      	strh	r3, [r7, #10]
 80070bc:	4613      	mov	r3, r2
 80070be:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	2b20      	cmp	r3, #32
 80070ca:	f040 80da 	bne.w	8007282 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	d101      	bne.n	80070dc <HAL_I2C_Master_Transmit+0x30>
 80070d8:	2302      	movs	r3, #2
 80070da:	e0d3      	b.n	8007284 <HAL_I2C_Master_Transmit+0x1d8>
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80070e4:	f7ff fb9e 	bl	8006824 <HAL_GetTick>
 80070e8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	9300      	str	r3, [sp, #0]
 80070ee:	2319      	movs	r3, #25
 80070f0:	2201      	movs	r2, #1
 80070f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80070f6:	68f8      	ldr	r0, [r7, #12]
 80070f8:	f000 fcd6 	bl	8007aa8 <I2C_WaitOnFlagUntilTimeout>
 80070fc:	4603      	mov	r3, r0
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d001      	beq.n	8007106 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e0be      	b.n	8007284 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2221      	movs	r2, #33	; 0x21
 800710a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2210      	movs	r2, #16
 8007112:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2200      	movs	r2, #0
 800711a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	893a      	ldrh	r2, [r7, #8]
 8007126:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2200      	movs	r2, #0
 800712c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007132:	b29b      	uxth	r3, r3
 8007134:	2bff      	cmp	r3, #255	; 0xff
 8007136:	d90e      	bls.n	8007156 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	22ff      	movs	r2, #255	; 0xff
 800713c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007142:	b2da      	uxtb	r2, r3
 8007144:	8979      	ldrh	r1, [r7, #10]
 8007146:	4b51      	ldr	r3, [pc, #324]	; (800728c <HAL_I2C_Master_Transmit+0x1e0>)
 8007148:	9300      	str	r3, [sp, #0]
 800714a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800714e:	68f8      	ldr	r0, [r7, #12]
 8007150:	f000 fecc 	bl	8007eec <I2C_TransferConfig>
 8007154:	e06c      	b.n	8007230 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800715a:	b29a      	uxth	r2, r3
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007164:	b2da      	uxtb	r2, r3
 8007166:	8979      	ldrh	r1, [r7, #10]
 8007168:	4b48      	ldr	r3, [pc, #288]	; (800728c <HAL_I2C_Master_Transmit+0x1e0>)
 800716a:	9300      	str	r3, [sp, #0]
 800716c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007170:	68f8      	ldr	r0, [r7, #12]
 8007172:	f000 febb 	bl	8007eec <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8007176:	e05b      	b.n	8007230 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007178:	697a      	ldr	r2, [r7, #20]
 800717a:	6a39      	ldr	r1, [r7, #32]
 800717c:	68f8      	ldr	r0, [r7, #12]
 800717e:	f000 fcd3 	bl	8007b28 <I2C_WaitOnTXISFlagUntilTimeout>
 8007182:	4603      	mov	r3, r0
 8007184:	2b00      	cmp	r3, #0
 8007186:	d001      	beq.n	800718c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	e07b      	b.n	8007284 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007190:	781a      	ldrb	r2, [r3, #0]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800719c:	1c5a      	adds	r2, r3, #1
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	3b01      	subs	r3, #1
 80071aa:	b29a      	uxth	r2, r3
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071b4:	3b01      	subs	r3, #1
 80071b6:	b29a      	uxth	r2, r3
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d034      	beq.n	8007230 <HAL_I2C_Master_Transmit+0x184>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d130      	bne.n	8007230 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	9300      	str	r3, [sp, #0]
 80071d2:	6a3b      	ldr	r3, [r7, #32]
 80071d4:	2200      	movs	r2, #0
 80071d6:	2180      	movs	r1, #128	; 0x80
 80071d8:	68f8      	ldr	r0, [r7, #12]
 80071da:	f000 fc65 	bl	8007aa8 <I2C_WaitOnFlagUntilTimeout>
 80071de:	4603      	mov	r3, r0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d001      	beq.n	80071e8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	e04d      	b.n	8007284 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071ec:	b29b      	uxth	r3, r3
 80071ee:	2bff      	cmp	r3, #255	; 0xff
 80071f0:	d90e      	bls.n	8007210 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	22ff      	movs	r2, #255	; 0xff
 80071f6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071fc:	b2da      	uxtb	r2, r3
 80071fe:	8979      	ldrh	r1, [r7, #10]
 8007200:	2300      	movs	r3, #0
 8007202:	9300      	str	r3, [sp, #0]
 8007204:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007208:	68f8      	ldr	r0, [r7, #12]
 800720a:	f000 fe6f 	bl	8007eec <I2C_TransferConfig>
 800720e:	e00f      	b.n	8007230 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007214:	b29a      	uxth	r2, r3
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800721e:	b2da      	uxtb	r2, r3
 8007220:	8979      	ldrh	r1, [r7, #10]
 8007222:	2300      	movs	r3, #0
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800722a:	68f8      	ldr	r0, [r7, #12]
 800722c:	f000 fe5e 	bl	8007eec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007234:	b29b      	uxth	r3, r3
 8007236:	2b00      	cmp	r3, #0
 8007238:	d19e      	bne.n	8007178 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800723a:	697a      	ldr	r2, [r7, #20]
 800723c:	6a39      	ldr	r1, [r7, #32]
 800723e:	68f8      	ldr	r0, [r7, #12]
 8007240:	f000 fcb2 	bl	8007ba8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007244:	4603      	mov	r3, r0
 8007246:	2b00      	cmp	r3, #0
 8007248:	d001      	beq.n	800724e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	e01a      	b.n	8007284 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	2220      	movs	r2, #32
 8007254:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	6859      	ldr	r1, [r3, #4]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	4b0b      	ldr	r3, [pc, #44]	; (8007290 <HAL_I2C_Master_Transmit+0x1e4>)
 8007262:	400b      	ands	r3, r1
 8007264:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2220      	movs	r2, #32
 800726a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2200      	movs	r2, #0
 8007272:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2200      	movs	r2, #0
 800727a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800727e:	2300      	movs	r3, #0
 8007280:	e000      	b.n	8007284 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8007282:	2302      	movs	r3, #2
  }
}
 8007284:	4618      	mov	r0, r3
 8007286:	3718      	adds	r7, #24
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}
 800728c:	80002000 	.word	0x80002000
 8007290:	fe00e800 	.word	0xfe00e800

08007294 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b088      	sub	sp, #32
 8007298:	af02      	add	r7, sp, #8
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	607a      	str	r2, [r7, #4]
 800729e:	461a      	mov	r2, r3
 80072a0:	460b      	mov	r3, r1
 80072a2:	817b      	strh	r3, [r7, #10]
 80072a4:	4613      	mov	r3, r2
 80072a6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	2b20      	cmp	r3, #32
 80072b2:	f040 80db 	bne.w	800746c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d101      	bne.n	80072c4 <HAL_I2C_Master_Receive+0x30>
 80072c0:	2302      	movs	r3, #2
 80072c2:	e0d4      	b.n	800746e <HAL_I2C_Master_Receive+0x1da>
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2201      	movs	r2, #1
 80072c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80072cc:	f7ff faaa 	bl	8006824 <HAL_GetTick>
 80072d0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	9300      	str	r3, [sp, #0]
 80072d6:	2319      	movs	r3, #25
 80072d8:	2201      	movs	r2, #1
 80072da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80072de:	68f8      	ldr	r0, [r7, #12]
 80072e0:	f000 fbe2 	bl	8007aa8 <I2C_WaitOnFlagUntilTimeout>
 80072e4:	4603      	mov	r3, r0
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d001      	beq.n	80072ee <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	e0bf      	b.n	800746e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2222      	movs	r2, #34	; 0x22
 80072f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2210      	movs	r2, #16
 80072fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2200      	movs	r2, #0
 8007302:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	893a      	ldrh	r2, [r7, #8]
 800730e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2200      	movs	r2, #0
 8007314:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800731a:	b29b      	uxth	r3, r3
 800731c:	2bff      	cmp	r3, #255	; 0xff
 800731e:	d90e      	bls.n	800733e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	22ff      	movs	r2, #255	; 0xff
 8007324:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800732a:	b2da      	uxtb	r2, r3
 800732c:	8979      	ldrh	r1, [r7, #10]
 800732e:	4b52      	ldr	r3, [pc, #328]	; (8007478 <HAL_I2C_Master_Receive+0x1e4>)
 8007330:	9300      	str	r3, [sp, #0]
 8007332:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007336:	68f8      	ldr	r0, [r7, #12]
 8007338:	f000 fdd8 	bl	8007eec <I2C_TransferConfig>
 800733c:	e06d      	b.n	800741a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007342:	b29a      	uxth	r2, r3
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800734c:	b2da      	uxtb	r2, r3
 800734e:	8979      	ldrh	r1, [r7, #10]
 8007350:	4b49      	ldr	r3, [pc, #292]	; (8007478 <HAL_I2C_Master_Receive+0x1e4>)
 8007352:	9300      	str	r3, [sp, #0]
 8007354:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007358:	68f8      	ldr	r0, [r7, #12]
 800735a:	f000 fdc7 	bl	8007eec <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800735e:	e05c      	b.n	800741a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007360:	697a      	ldr	r2, [r7, #20]
 8007362:	6a39      	ldr	r1, [r7, #32]
 8007364:	68f8      	ldr	r0, [r7, #12]
 8007366:	f000 fc5b 	bl	8007c20 <I2C_WaitOnRXNEFlagUntilTimeout>
 800736a:	4603      	mov	r3, r0
 800736c:	2b00      	cmp	r3, #0
 800736e:	d001      	beq.n	8007374 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	e07c      	b.n	800746e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800737e:	b2d2      	uxtb	r2, r2
 8007380:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007386:	1c5a      	adds	r2, r3, #1
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007390:	3b01      	subs	r3, #1
 8007392:	b29a      	uxth	r2, r3
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800739c:	b29b      	uxth	r3, r3
 800739e:	3b01      	subs	r3, #1
 80073a0:	b29a      	uxth	r2, r3
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d034      	beq.n	800741a <HAL_I2C_Master_Receive+0x186>
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d130      	bne.n	800741a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	9300      	str	r3, [sp, #0]
 80073bc:	6a3b      	ldr	r3, [r7, #32]
 80073be:	2200      	movs	r2, #0
 80073c0:	2180      	movs	r1, #128	; 0x80
 80073c2:	68f8      	ldr	r0, [r7, #12]
 80073c4:	f000 fb70 	bl	8007aa8 <I2C_WaitOnFlagUntilTimeout>
 80073c8:	4603      	mov	r3, r0
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d001      	beq.n	80073d2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	e04d      	b.n	800746e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	2bff      	cmp	r3, #255	; 0xff
 80073da:	d90e      	bls.n	80073fa <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	22ff      	movs	r2, #255	; 0xff
 80073e0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073e6:	b2da      	uxtb	r2, r3
 80073e8:	8979      	ldrh	r1, [r7, #10]
 80073ea:	2300      	movs	r3, #0
 80073ec:	9300      	str	r3, [sp, #0]
 80073ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80073f2:	68f8      	ldr	r0, [r7, #12]
 80073f4:	f000 fd7a 	bl	8007eec <I2C_TransferConfig>
 80073f8:	e00f      	b.n	800741a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073fe:	b29a      	uxth	r2, r3
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007408:	b2da      	uxtb	r2, r3
 800740a:	8979      	ldrh	r1, [r7, #10]
 800740c:	2300      	movs	r3, #0
 800740e:	9300      	str	r3, [sp, #0]
 8007410:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007414:	68f8      	ldr	r0, [r7, #12]
 8007416:	f000 fd69 	bl	8007eec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800741e:	b29b      	uxth	r3, r3
 8007420:	2b00      	cmp	r3, #0
 8007422:	d19d      	bne.n	8007360 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007424:	697a      	ldr	r2, [r7, #20]
 8007426:	6a39      	ldr	r1, [r7, #32]
 8007428:	68f8      	ldr	r0, [r7, #12]
 800742a:	f000 fbbd 	bl	8007ba8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800742e:	4603      	mov	r3, r0
 8007430:	2b00      	cmp	r3, #0
 8007432:	d001      	beq.n	8007438 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	e01a      	b.n	800746e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	2220      	movs	r2, #32
 800743e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	6859      	ldr	r1, [r3, #4]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	4b0c      	ldr	r3, [pc, #48]	; (800747c <HAL_I2C_Master_Receive+0x1e8>)
 800744c:	400b      	ands	r3, r1
 800744e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2220      	movs	r2, #32
 8007454:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2200      	movs	r2, #0
 800745c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	2200      	movs	r2, #0
 8007464:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007468:	2300      	movs	r3, #0
 800746a:	e000      	b.n	800746e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800746c:	2302      	movs	r3, #2
  }
}
 800746e:	4618      	mov	r0, r3
 8007470:	3718      	adds	r7, #24
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	80002400 	.word	0x80002400
 800747c:	fe00e800 	.word	0xfe00e800

08007480 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b088      	sub	sp, #32
 8007484:	af02      	add	r7, sp, #8
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	4608      	mov	r0, r1
 800748a:	4611      	mov	r1, r2
 800748c:	461a      	mov	r2, r3
 800748e:	4603      	mov	r3, r0
 8007490:	817b      	strh	r3, [r7, #10]
 8007492:	460b      	mov	r3, r1
 8007494:	813b      	strh	r3, [r7, #8]
 8007496:	4613      	mov	r3, r2
 8007498:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	2b20      	cmp	r3, #32
 80074a4:	f040 80f9 	bne.w	800769a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80074a8:	6a3b      	ldr	r3, [r7, #32]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d002      	beq.n	80074b4 <HAL_I2C_Mem_Write+0x34>
 80074ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d105      	bne.n	80074c0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074ba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	e0ed      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d101      	bne.n	80074ce <HAL_I2C_Mem_Write+0x4e>
 80074ca:	2302      	movs	r3, #2
 80074cc:	e0e6      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2201      	movs	r2, #1
 80074d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80074d6:	f7ff f9a5 	bl	8006824 <HAL_GetTick>
 80074da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	9300      	str	r3, [sp, #0]
 80074e0:	2319      	movs	r3, #25
 80074e2:	2201      	movs	r2, #1
 80074e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80074e8:	68f8      	ldr	r0, [r7, #12]
 80074ea:	f000 fadd 	bl	8007aa8 <I2C_WaitOnFlagUntilTimeout>
 80074ee:	4603      	mov	r3, r0
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d001      	beq.n	80074f8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	e0d1      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2221      	movs	r2, #33	; 0x21
 80074fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2240      	movs	r2, #64	; 0x40
 8007504:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2200      	movs	r2, #0
 800750c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	6a3a      	ldr	r2, [r7, #32]
 8007512:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007518:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	2200      	movs	r2, #0
 800751e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007520:	88f8      	ldrh	r0, [r7, #6]
 8007522:	893a      	ldrh	r2, [r7, #8]
 8007524:	8979      	ldrh	r1, [r7, #10]
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	9301      	str	r3, [sp, #4]
 800752a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800752c:	9300      	str	r3, [sp, #0]
 800752e:	4603      	mov	r3, r0
 8007530:	68f8      	ldr	r0, [r7, #12]
 8007532:	f000 f9ed 	bl	8007910 <I2C_RequestMemoryWrite>
 8007536:	4603      	mov	r3, r0
 8007538:	2b00      	cmp	r3, #0
 800753a:	d005      	beq.n	8007548 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2200      	movs	r2, #0
 8007540:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e0a9      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800754c:	b29b      	uxth	r3, r3
 800754e:	2bff      	cmp	r3, #255	; 0xff
 8007550:	d90e      	bls.n	8007570 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	22ff      	movs	r2, #255	; 0xff
 8007556:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800755c:	b2da      	uxtb	r2, r3
 800755e:	8979      	ldrh	r1, [r7, #10]
 8007560:	2300      	movs	r3, #0
 8007562:	9300      	str	r3, [sp, #0]
 8007564:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	f000 fcbf 	bl	8007eec <I2C_TransferConfig>
 800756e:	e00f      	b.n	8007590 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007574:	b29a      	uxth	r2, r3
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800757e:	b2da      	uxtb	r2, r3
 8007580:	8979      	ldrh	r1, [r7, #10]
 8007582:	2300      	movs	r3, #0
 8007584:	9300      	str	r3, [sp, #0]
 8007586:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800758a:	68f8      	ldr	r0, [r7, #12]
 800758c:	f000 fcae 	bl	8007eec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007590:	697a      	ldr	r2, [r7, #20]
 8007592:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007594:	68f8      	ldr	r0, [r7, #12]
 8007596:	f000 fac7 	bl	8007b28 <I2C_WaitOnTXISFlagUntilTimeout>
 800759a:	4603      	mov	r3, r0
 800759c:	2b00      	cmp	r3, #0
 800759e:	d001      	beq.n	80075a4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	e07b      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075a8:	781a      	ldrb	r2, [r3, #0]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b4:	1c5a      	adds	r2, r3, #1
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075be:	b29b      	uxth	r3, r3
 80075c0:	3b01      	subs	r3, #1
 80075c2:	b29a      	uxth	r2, r3
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075cc:	3b01      	subs	r3, #1
 80075ce:	b29a      	uxth	r2, r3
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075d8:	b29b      	uxth	r3, r3
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d034      	beq.n	8007648 <HAL_I2C_Mem_Write+0x1c8>
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d130      	bne.n	8007648 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	9300      	str	r3, [sp, #0]
 80075ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ec:	2200      	movs	r2, #0
 80075ee:	2180      	movs	r1, #128	; 0x80
 80075f0:	68f8      	ldr	r0, [r7, #12]
 80075f2:	f000 fa59 	bl	8007aa8 <I2C_WaitOnFlagUntilTimeout>
 80075f6:	4603      	mov	r3, r0
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d001      	beq.n	8007600 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	e04d      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007604:	b29b      	uxth	r3, r3
 8007606:	2bff      	cmp	r3, #255	; 0xff
 8007608:	d90e      	bls.n	8007628 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	22ff      	movs	r2, #255	; 0xff
 800760e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007614:	b2da      	uxtb	r2, r3
 8007616:	8979      	ldrh	r1, [r7, #10]
 8007618:	2300      	movs	r3, #0
 800761a:	9300      	str	r3, [sp, #0]
 800761c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007620:	68f8      	ldr	r0, [r7, #12]
 8007622:	f000 fc63 	bl	8007eec <I2C_TransferConfig>
 8007626:	e00f      	b.n	8007648 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800762c:	b29a      	uxth	r2, r3
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007636:	b2da      	uxtb	r2, r3
 8007638:	8979      	ldrh	r1, [r7, #10]
 800763a:	2300      	movs	r3, #0
 800763c:	9300      	str	r3, [sp, #0]
 800763e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007642:	68f8      	ldr	r0, [r7, #12]
 8007644:	f000 fc52 	bl	8007eec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800764c:	b29b      	uxth	r3, r3
 800764e:	2b00      	cmp	r3, #0
 8007650:	d19e      	bne.n	8007590 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007652:	697a      	ldr	r2, [r7, #20]
 8007654:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007656:	68f8      	ldr	r0, [r7, #12]
 8007658:	f000 faa6 	bl	8007ba8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800765c:	4603      	mov	r3, r0
 800765e:	2b00      	cmp	r3, #0
 8007660:	d001      	beq.n	8007666 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007662:	2301      	movs	r3, #1
 8007664:	e01a      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	2220      	movs	r2, #32
 800766c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	6859      	ldr	r1, [r3, #4]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	4b0a      	ldr	r3, [pc, #40]	; (80076a4 <HAL_I2C_Mem_Write+0x224>)
 800767a:	400b      	ands	r3, r1
 800767c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2220      	movs	r2, #32
 8007682:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2200      	movs	r2, #0
 800768a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2200      	movs	r2, #0
 8007692:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007696:	2300      	movs	r3, #0
 8007698:	e000      	b.n	800769c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800769a:	2302      	movs	r3, #2
  }
}
 800769c:	4618      	mov	r0, r3
 800769e:	3718      	adds	r7, #24
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}
 80076a4:	fe00e800 	.word	0xfe00e800

080076a8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b088      	sub	sp, #32
 80076ac:	af02      	add	r7, sp, #8
 80076ae:	60f8      	str	r0, [r7, #12]
 80076b0:	4608      	mov	r0, r1
 80076b2:	4611      	mov	r1, r2
 80076b4:	461a      	mov	r2, r3
 80076b6:	4603      	mov	r3, r0
 80076b8:	817b      	strh	r3, [r7, #10]
 80076ba:	460b      	mov	r3, r1
 80076bc:	813b      	strh	r3, [r7, #8]
 80076be:	4613      	mov	r3, r2
 80076c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	2b20      	cmp	r3, #32
 80076cc:	f040 80fd 	bne.w	80078ca <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80076d0:	6a3b      	ldr	r3, [r7, #32]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d002      	beq.n	80076dc <HAL_I2C_Mem_Read+0x34>
 80076d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d105      	bne.n	80076e8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80076e2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e0f1      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d101      	bne.n	80076f6 <HAL_I2C_Mem_Read+0x4e>
 80076f2:	2302      	movs	r3, #2
 80076f4:	e0ea      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2201      	movs	r2, #1
 80076fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80076fe:	f7ff f891 	bl	8006824 <HAL_GetTick>
 8007702:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	9300      	str	r3, [sp, #0]
 8007708:	2319      	movs	r3, #25
 800770a:	2201      	movs	r2, #1
 800770c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007710:	68f8      	ldr	r0, [r7, #12]
 8007712:	f000 f9c9 	bl	8007aa8 <I2C_WaitOnFlagUntilTimeout>
 8007716:	4603      	mov	r3, r0
 8007718:	2b00      	cmp	r3, #0
 800771a:	d001      	beq.n	8007720 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	e0d5      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2222      	movs	r2, #34	; 0x22
 8007724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2240      	movs	r2, #64	; 0x40
 800772c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2200      	movs	r2, #0
 8007734:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	6a3a      	ldr	r2, [r7, #32]
 800773a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007740:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2200      	movs	r2, #0
 8007746:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007748:	88f8      	ldrh	r0, [r7, #6]
 800774a:	893a      	ldrh	r2, [r7, #8]
 800774c:	8979      	ldrh	r1, [r7, #10]
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	9301      	str	r3, [sp, #4]
 8007752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007754:	9300      	str	r3, [sp, #0]
 8007756:	4603      	mov	r3, r0
 8007758:	68f8      	ldr	r0, [r7, #12]
 800775a:	f000 f92d 	bl	80079b8 <I2C_RequestMemoryRead>
 800775e:	4603      	mov	r3, r0
 8007760:	2b00      	cmp	r3, #0
 8007762:	d005      	beq.n	8007770 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2200      	movs	r2, #0
 8007768:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	e0ad      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007774:	b29b      	uxth	r3, r3
 8007776:	2bff      	cmp	r3, #255	; 0xff
 8007778:	d90e      	bls.n	8007798 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	22ff      	movs	r2, #255	; 0xff
 800777e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007784:	b2da      	uxtb	r2, r3
 8007786:	8979      	ldrh	r1, [r7, #10]
 8007788:	4b52      	ldr	r3, [pc, #328]	; (80078d4 <HAL_I2C_Mem_Read+0x22c>)
 800778a:	9300      	str	r3, [sp, #0]
 800778c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007790:	68f8      	ldr	r0, [r7, #12]
 8007792:	f000 fbab 	bl	8007eec <I2C_TransferConfig>
 8007796:	e00f      	b.n	80077b8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800779c:	b29a      	uxth	r2, r3
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077a6:	b2da      	uxtb	r2, r3
 80077a8:	8979      	ldrh	r1, [r7, #10]
 80077aa:	4b4a      	ldr	r3, [pc, #296]	; (80078d4 <HAL_I2C_Mem_Read+0x22c>)
 80077ac:	9300      	str	r3, [sp, #0]
 80077ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80077b2:	68f8      	ldr	r0, [r7, #12]
 80077b4:	f000 fb9a 	bl	8007eec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	9300      	str	r3, [sp, #0]
 80077bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077be:	2200      	movs	r2, #0
 80077c0:	2104      	movs	r1, #4
 80077c2:	68f8      	ldr	r0, [r7, #12]
 80077c4:	f000 f970 	bl	8007aa8 <I2C_WaitOnFlagUntilTimeout>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d001      	beq.n	80077d2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80077ce:	2301      	movs	r3, #1
 80077d0:	e07c      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077dc:	b2d2      	uxtb	r2, r2
 80077de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e4:	1c5a      	adds	r2, r3, #1
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077ee:	3b01      	subs	r3, #1
 80077f0:	b29a      	uxth	r2, r3
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	3b01      	subs	r3, #1
 80077fe:	b29a      	uxth	r2, r3
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007808:	b29b      	uxth	r3, r3
 800780a:	2b00      	cmp	r3, #0
 800780c:	d034      	beq.n	8007878 <HAL_I2C_Mem_Read+0x1d0>
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007812:	2b00      	cmp	r3, #0
 8007814:	d130      	bne.n	8007878 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	9300      	str	r3, [sp, #0]
 800781a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800781c:	2200      	movs	r2, #0
 800781e:	2180      	movs	r1, #128	; 0x80
 8007820:	68f8      	ldr	r0, [r7, #12]
 8007822:	f000 f941 	bl	8007aa8 <I2C_WaitOnFlagUntilTimeout>
 8007826:	4603      	mov	r3, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	d001      	beq.n	8007830 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800782c:	2301      	movs	r3, #1
 800782e:	e04d      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007834:	b29b      	uxth	r3, r3
 8007836:	2bff      	cmp	r3, #255	; 0xff
 8007838:	d90e      	bls.n	8007858 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	22ff      	movs	r2, #255	; 0xff
 800783e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007844:	b2da      	uxtb	r2, r3
 8007846:	8979      	ldrh	r1, [r7, #10]
 8007848:	2300      	movs	r3, #0
 800784a:	9300      	str	r3, [sp, #0]
 800784c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007850:	68f8      	ldr	r0, [r7, #12]
 8007852:	f000 fb4b 	bl	8007eec <I2C_TransferConfig>
 8007856:	e00f      	b.n	8007878 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800785c:	b29a      	uxth	r2, r3
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007866:	b2da      	uxtb	r2, r3
 8007868:	8979      	ldrh	r1, [r7, #10]
 800786a:	2300      	movs	r3, #0
 800786c:	9300      	str	r3, [sp, #0]
 800786e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007872:	68f8      	ldr	r0, [r7, #12]
 8007874:	f000 fb3a 	bl	8007eec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800787c:	b29b      	uxth	r3, r3
 800787e:	2b00      	cmp	r3, #0
 8007880:	d19a      	bne.n	80077b8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007882:	697a      	ldr	r2, [r7, #20]
 8007884:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007886:	68f8      	ldr	r0, [r7, #12]
 8007888:	f000 f98e 	bl	8007ba8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800788c:	4603      	mov	r3, r0
 800788e:	2b00      	cmp	r3, #0
 8007890:	d001      	beq.n	8007896 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007892:	2301      	movs	r3, #1
 8007894:	e01a      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	2220      	movs	r2, #32
 800789c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	6859      	ldr	r1, [r3, #4]
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	4b0b      	ldr	r3, [pc, #44]	; (80078d8 <HAL_I2C_Mem_Read+0x230>)
 80078aa:	400b      	ands	r3, r1
 80078ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2220      	movs	r2, #32
 80078b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2200      	movs	r2, #0
 80078c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80078c6:	2300      	movs	r3, #0
 80078c8:	e000      	b.n	80078cc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80078ca:	2302      	movs	r3, #2
  }
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3718      	adds	r7, #24
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	80002400 	.word	0x80002400
 80078d8:	fe00e800 	.word	0xfe00e800

080078dc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	699b      	ldr	r3, [r3, #24]
 80078ea:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d005      	beq.n	8007908 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007900:	68ba      	ldr	r2, [r7, #8]
 8007902:	68f9      	ldr	r1, [r7, #12]
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	4798      	blx	r3
  }
}
 8007908:	bf00      	nop
 800790a:	3710      	adds	r7, #16
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b086      	sub	sp, #24
 8007914:	af02      	add	r7, sp, #8
 8007916:	60f8      	str	r0, [r7, #12]
 8007918:	4608      	mov	r0, r1
 800791a:	4611      	mov	r1, r2
 800791c:	461a      	mov	r2, r3
 800791e:	4603      	mov	r3, r0
 8007920:	817b      	strh	r3, [r7, #10]
 8007922:	460b      	mov	r3, r1
 8007924:	813b      	strh	r3, [r7, #8]
 8007926:	4613      	mov	r3, r2
 8007928:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800792a:	88fb      	ldrh	r3, [r7, #6]
 800792c:	b2da      	uxtb	r2, r3
 800792e:	8979      	ldrh	r1, [r7, #10]
 8007930:	4b20      	ldr	r3, [pc, #128]	; (80079b4 <I2C_RequestMemoryWrite+0xa4>)
 8007932:	9300      	str	r3, [sp, #0]
 8007934:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007938:	68f8      	ldr	r0, [r7, #12]
 800793a:	f000 fad7 	bl	8007eec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800793e:	69fa      	ldr	r2, [r7, #28]
 8007940:	69b9      	ldr	r1, [r7, #24]
 8007942:	68f8      	ldr	r0, [r7, #12]
 8007944:	f000 f8f0 	bl	8007b28 <I2C_WaitOnTXISFlagUntilTimeout>
 8007948:	4603      	mov	r3, r0
 800794a:	2b00      	cmp	r3, #0
 800794c:	d001      	beq.n	8007952 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800794e:	2301      	movs	r3, #1
 8007950:	e02c      	b.n	80079ac <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007952:	88fb      	ldrh	r3, [r7, #6]
 8007954:	2b01      	cmp	r3, #1
 8007956:	d105      	bne.n	8007964 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007958:	893b      	ldrh	r3, [r7, #8]
 800795a:	b2da      	uxtb	r2, r3
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	629a      	str	r2, [r3, #40]	; 0x28
 8007962:	e015      	b.n	8007990 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007964:	893b      	ldrh	r3, [r7, #8]
 8007966:	0a1b      	lsrs	r3, r3, #8
 8007968:	b29b      	uxth	r3, r3
 800796a:	b2da      	uxtb	r2, r3
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007972:	69fa      	ldr	r2, [r7, #28]
 8007974:	69b9      	ldr	r1, [r7, #24]
 8007976:	68f8      	ldr	r0, [r7, #12]
 8007978:	f000 f8d6 	bl	8007b28 <I2C_WaitOnTXISFlagUntilTimeout>
 800797c:	4603      	mov	r3, r0
 800797e:	2b00      	cmp	r3, #0
 8007980:	d001      	beq.n	8007986 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007982:	2301      	movs	r3, #1
 8007984:	e012      	b.n	80079ac <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007986:	893b      	ldrh	r3, [r7, #8]
 8007988:	b2da      	uxtb	r2, r3
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007990:	69fb      	ldr	r3, [r7, #28]
 8007992:	9300      	str	r3, [sp, #0]
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	2200      	movs	r2, #0
 8007998:	2180      	movs	r1, #128	; 0x80
 800799a:	68f8      	ldr	r0, [r7, #12]
 800799c:	f000 f884 	bl	8007aa8 <I2C_WaitOnFlagUntilTimeout>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d001      	beq.n	80079aa <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80079a6:	2301      	movs	r3, #1
 80079a8:	e000      	b.n	80079ac <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80079aa:	2300      	movs	r3, #0
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3710      	adds	r7, #16
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}
 80079b4:	80002000 	.word	0x80002000

080079b8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b086      	sub	sp, #24
 80079bc:	af02      	add	r7, sp, #8
 80079be:	60f8      	str	r0, [r7, #12]
 80079c0:	4608      	mov	r0, r1
 80079c2:	4611      	mov	r1, r2
 80079c4:	461a      	mov	r2, r3
 80079c6:	4603      	mov	r3, r0
 80079c8:	817b      	strh	r3, [r7, #10]
 80079ca:	460b      	mov	r3, r1
 80079cc:	813b      	strh	r3, [r7, #8]
 80079ce:	4613      	mov	r3, r2
 80079d0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80079d2:	88fb      	ldrh	r3, [r7, #6]
 80079d4:	b2da      	uxtb	r2, r3
 80079d6:	8979      	ldrh	r1, [r7, #10]
 80079d8:	4b20      	ldr	r3, [pc, #128]	; (8007a5c <I2C_RequestMemoryRead+0xa4>)
 80079da:	9300      	str	r3, [sp, #0]
 80079dc:	2300      	movs	r3, #0
 80079de:	68f8      	ldr	r0, [r7, #12]
 80079e0:	f000 fa84 	bl	8007eec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80079e4:	69fa      	ldr	r2, [r7, #28]
 80079e6:	69b9      	ldr	r1, [r7, #24]
 80079e8:	68f8      	ldr	r0, [r7, #12]
 80079ea:	f000 f89d 	bl	8007b28 <I2C_WaitOnTXISFlagUntilTimeout>
 80079ee:	4603      	mov	r3, r0
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d001      	beq.n	80079f8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	e02c      	b.n	8007a52 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80079f8:	88fb      	ldrh	r3, [r7, #6]
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d105      	bne.n	8007a0a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80079fe:	893b      	ldrh	r3, [r7, #8]
 8007a00:	b2da      	uxtb	r2, r3
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	629a      	str	r2, [r3, #40]	; 0x28
 8007a08:	e015      	b.n	8007a36 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007a0a:	893b      	ldrh	r3, [r7, #8]
 8007a0c:	0a1b      	lsrs	r3, r3, #8
 8007a0e:	b29b      	uxth	r3, r3
 8007a10:	b2da      	uxtb	r2, r3
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a18:	69fa      	ldr	r2, [r7, #28]
 8007a1a:	69b9      	ldr	r1, [r7, #24]
 8007a1c:	68f8      	ldr	r0, [r7, #12]
 8007a1e:	f000 f883 	bl	8007b28 <I2C_WaitOnTXISFlagUntilTimeout>
 8007a22:	4603      	mov	r3, r0
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d001      	beq.n	8007a2c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	e012      	b.n	8007a52 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007a2c:	893b      	ldrh	r3, [r7, #8]
 8007a2e:	b2da      	uxtb	r2, r3
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	9300      	str	r3, [sp, #0]
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	2140      	movs	r1, #64	; 0x40
 8007a40:	68f8      	ldr	r0, [r7, #12]
 8007a42:	f000 f831 	bl	8007aa8 <I2C_WaitOnFlagUntilTimeout>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d001      	beq.n	8007a50 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	e000      	b.n	8007a52 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007a50:	2300      	movs	r3, #0
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3710      	adds	r7, #16
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
 8007a5a:	bf00      	nop
 8007a5c:	80002000 	.word	0x80002000

08007a60 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b083      	sub	sp, #12
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	699b      	ldr	r3, [r3, #24]
 8007a6e:	f003 0302 	and.w	r3, r3, #2
 8007a72:	2b02      	cmp	r3, #2
 8007a74:	d103      	bne.n	8007a7e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	699b      	ldr	r3, [r3, #24]
 8007a84:	f003 0301 	and.w	r3, r3, #1
 8007a88:	2b01      	cmp	r3, #1
 8007a8a:	d007      	beq.n	8007a9c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	699a      	ldr	r2, [r3, #24]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f042 0201 	orr.w	r2, r2, #1
 8007a9a:	619a      	str	r2, [r3, #24]
  }
}
 8007a9c:	bf00      	nop
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b084      	sub	sp, #16
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	60f8      	str	r0, [r7, #12]
 8007ab0:	60b9      	str	r1, [r7, #8]
 8007ab2:	603b      	str	r3, [r7, #0]
 8007ab4:	4613      	mov	r3, r2
 8007ab6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007ab8:	e022      	b.n	8007b00 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ac0:	d01e      	beq.n	8007b00 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ac2:	f7fe feaf 	bl	8006824 <HAL_GetTick>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	1ad3      	subs	r3, r2, r3
 8007acc:	683a      	ldr	r2, [r7, #0]
 8007ace:	429a      	cmp	r2, r3
 8007ad0:	d302      	bcc.n	8007ad8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d113      	bne.n	8007b00 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007adc:	f043 0220 	orr.w	r2, r3, #32
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2220      	movs	r2, #32
 8007ae8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	2200      	movs	r2, #0
 8007af0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2200      	movs	r2, #0
 8007af8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007afc:	2301      	movs	r3, #1
 8007afe:	e00f      	b.n	8007b20 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	699a      	ldr	r2, [r3, #24]
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	4013      	ands	r3, r2
 8007b0a:	68ba      	ldr	r2, [r7, #8]
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	bf0c      	ite	eq
 8007b10:	2301      	moveq	r3, #1
 8007b12:	2300      	movne	r3, #0
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	461a      	mov	r2, r3
 8007b18:	79fb      	ldrb	r3, [r7, #7]
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d0cd      	beq.n	8007aba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007b1e:	2300      	movs	r3, #0
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3710      	adds	r7, #16
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}

08007b28 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	60f8      	str	r0, [r7, #12]
 8007b30:	60b9      	str	r1, [r7, #8]
 8007b32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007b34:	e02c      	b.n	8007b90 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	68b9      	ldr	r1, [r7, #8]
 8007b3a:	68f8      	ldr	r0, [r7, #12]
 8007b3c:	f000 f8ea 	bl	8007d14 <I2C_IsErrorOccurred>
 8007b40:	4603      	mov	r3, r0
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d001      	beq.n	8007b4a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	e02a      	b.n	8007ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b50:	d01e      	beq.n	8007b90 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b52:	f7fe fe67 	bl	8006824 <HAL_GetTick>
 8007b56:	4602      	mov	r2, r0
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	1ad3      	subs	r3, r2, r3
 8007b5c:	68ba      	ldr	r2, [r7, #8]
 8007b5e:	429a      	cmp	r2, r3
 8007b60:	d302      	bcc.n	8007b68 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d113      	bne.n	8007b90 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b6c:	f043 0220 	orr.w	r2, r3, #32
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2220      	movs	r2, #32
 8007b78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2200      	movs	r2, #0
 8007b88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e007      	b.n	8007ba0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	699b      	ldr	r3, [r3, #24]
 8007b96:	f003 0302 	and.w	r3, r3, #2
 8007b9a:	2b02      	cmp	r3, #2
 8007b9c:	d1cb      	bne.n	8007b36 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007b9e:	2300      	movs	r3, #0
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3710      	adds	r7, #16
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}

08007ba8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b084      	sub	sp, #16
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	60f8      	str	r0, [r7, #12]
 8007bb0:	60b9      	str	r1, [r7, #8]
 8007bb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007bb4:	e028      	b.n	8007c08 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	68b9      	ldr	r1, [r7, #8]
 8007bba:	68f8      	ldr	r0, [r7, #12]
 8007bbc:	f000 f8aa 	bl	8007d14 <I2C_IsErrorOccurred>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d001      	beq.n	8007bca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	e026      	b.n	8007c18 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bca:	f7fe fe2b 	bl	8006824 <HAL_GetTick>
 8007bce:	4602      	mov	r2, r0
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	1ad3      	subs	r3, r2, r3
 8007bd4:	68ba      	ldr	r2, [r7, #8]
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d302      	bcc.n	8007be0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d113      	bne.n	8007c08 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007be4:	f043 0220 	orr.w	r2, r3, #32
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2220      	movs	r2, #32
 8007bf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007c04:	2301      	movs	r3, #1
 8007c06:	e007      	b.n	8007c18 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	699b      	ldr	r3, [r3, #24]
 8007c0e:	f003 0320 	and.w	r3, r3, #32
 8007c12:	2b20      	cmp	r3, #32
 8007c14:	d1cf      	bne.n	8007bb6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007c16:	2300      	movs	r3, #0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3710      	adds	r7, #16
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b084      	sub	sp, #16
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	60f8      	str	r0, [r7, #12]
 8007c28:	60b9      	str	r1, [r7, #8]
 8007c2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007c2c:	e064      	b.n	8007cf8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c2e:	687a      	ldr	r2, [r7, #4]
 8007c30:	68b9      	ldr	r1, [r7, #8]
 8007c32:	68f8      	ldr	r0, [r7, #12]
 8007c34:	f000 f86e 	bl	8007d14 <I2C_IsErrorOccurred>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d001      	beq.n	8007c42 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	e062      	b.n	8007d08 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	699b      	ldr	r3, [r3, #24]
 8007c48:	f003 0320 	and.w	r3, r3, #32
 8007c4c:	2b20      	cmp	r3, #32
 8007c4e:	d138      	bne.n	8007cc2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	699b      	ldr	r3, [r3, #24]
 8007c56:	f003 0304 	and.w	r3, r3, #4
 8007c5a:	2b04      	cmp	r3, #4
 8007c5c:	d105      	bne.n	8007c6a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d001      	beq.n	8007c6a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8007c66:	2300      	movs	r3, #0
 8007c68:	e04e      	b.n	8007d08 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	699b      	ldr	r3, [r3, #24]
 8007c70:	f003 0310 	and.w	r3, r3, #16
 8007c74:	2b10      	cmp	r3, #16
 8007c76:	d107      	bne.n	8007c88 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	2210      	movs	r2, #16
 8007c7e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2204      	movs	r2, #4
 8007c84:	645a      	str	r2, [r3, #68]	; 0x44
 8007c86:	e002      	b.n	8007c8e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2220      	movs	r2, #32
 8007c94:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	6859      	ldr	r1, [r3, #4]
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	4b1b      	ldr	r3, [pc, #108]	; (8007d10 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8007ca2:	400b      	ands	r3, r1
 8007ca4:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2220      	movs	r2, #32
 8007caa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e022      	b.n	8007d08 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cc2:	f7fe fdaf 	bl	8006824 <HAL_GetTick>
 8007cc6:	4602      	mov	r2, r0
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	1ad3      	subs	r3, r2, r3
 8007ccc:	68ba      	ldr	r2, [r7, #8]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d302      	bcc.n	8007cd8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d10f      	bne.n	8007cf8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cdc:	f043 0220 	orr.w	r2, r3, #32
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2220      	movs	r2, #32
 8007ce8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e007      	b.n	8007d08 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	699b      	ldr	r3, [r3, #24]
 8007cfe:	f003 0304 	and.w	r3, r3, #4
 8007d02:	2b04      	cmp	r3, #4
 8007d04:	d193      	bne.n	8007c2e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007d06:	2300      	movs	r3, #0
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3710      	adds	r7, #16
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}
 8007d10:	fe00e800 	.word	0xfe00e800

08007d14 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b08a      	sub	sp, #40	; 0x28
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	60f8      	str	r0, [r7, #12]
 8007d1c:	60b9      	str	r1, [r7, #8]
 8007d1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d20:	2300      	movs	r3, #0
 8007d22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	699b      	ldr	r3, [r3, #24]
 8007d2c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007d36:	69bb      	ldr	r3, [r7, #24]
 8007d38:	f003 0310 	and.w	r3, r3, #16
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d075      	beq.n	8007e2c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2210      	movs	r2, #16
 8007d46:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007d48:	e056      	b.n	8007df8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d50:	d052      	beq.n	8007df8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007d52:	f7fe fd67 	bl	8006824 <HAL_GetTick>
 8007d56:	4602      	mov	r2, r0
 8007d58:	69fb      	ldr	r3, [r7, #28]
 8007d5a:	1ad3      	subs	r3, r2, r3
 8007d5c:	68ba      	ldr	r2, [r7, #8]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d302      	bcc.n	8007d68 <I2C_IsErrorOccurred+0x54>
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d147      	bne.n	8007df8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d72:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007d7a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	699b      	ldr	r3, [r3, #24]
 8007d82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d8a:	d12e      	bne.n	8007dea <I2C_IsErrorOccurred+0xd6>
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007d92:	d02a      	beq.n	8007dea <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8007d94:	7cfb      	ldrb	r3, [r7, #19]
 8007d96:	2b20      	cmp	r3, #32
 8007d98:	d027      	beq.n	8007dea <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	685a      	ldr	r2, [r3, #4]
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007da8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007daa:	f7fe fd3b 	bl	8006824 <HAL_GetTick>
 8007dae:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007db0:	e01b      	b.n	8007dea <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007db2:	f7fe fd37 	bl	8006824 <HAL_GetTick>
 8007db6:	4602      	mov	r2, r0
 8007db8:	69fb      	ldr	r3, [r7, #28]
 8007dba:	1ad3      	subs	r3, r2, r3
 8007dbc:	2b19      	cmp	r3, #25
 8007dbe:	d914      	bls.n	8007dea <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dc4:	f043 0220 	orr.w	r2, r3, #32
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2220      	movs	r2, #32
 8007dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	2200      	movs	r2, #0
 8007de0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	699b      	ldr	r3, [r3, #24]
 8007df0:	f003 0320 	and.w	r3, r3, #32
 8007df4:	2b20      	cmp	r3, #32
 8007df6:	d1dc      	bne.n	8007db2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	699b      	ldr	r3, [r3, #24]
 8007dfe:	f003 0320 	and.w	r3, r3, #32
 8007e02:	2b20      	cmp	r3, #32
 8007e04:	d003      	beq.n	8007e0e <I2C_IsErrorOccurred+0xfa>
 8007e06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d09d      	beq.n	8007d4a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007e0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d103      	bne.n	8007e1e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	2220      	movs	r2, #32
 8007e1c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007e1e:	6a3b      	ldr	r3, [r7, #32]
 8007e20:	f043 0304 	orr.w	r3, r3, #4
 8007e24:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
 8007e28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	699b      	ldr	r3, [r3, #24]
 8007e32:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007e34:	69bb      	ldr	r3, [r7, #24]
 8007e36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00b      	beq.n	8007e56 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007e3e:	6a3b      	ldr	r3, [r7, #32]
 8007e40:	f043 0301 	orr.w	r3, r3, #1
 8007e44:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007e4e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007e50:	2301      	movs	r3, #1
 8007e52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d00b      	beq.n	8007e78 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007e60:	6a3b      	ldr	r3, [r7, #32]
 8007e62:	f043 0308 	orr.w	r3, r3, #8
 8007e66:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007e70:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007e78:	69bb      	ldr	r3, [r7, #24]
 8007e7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d00b      	beq.n	8007e9a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007e82:	6a3b      	ldr	r3, [r7, #32]
 8007e84:	f043 0302 	orr.w	r3, r3, #2
 8007e88:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e92:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007e94:	2301      	movs	r3, #1
 8007e96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8007e9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d01c      	beq.n	8007edc <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007ea2:	68f8      	ldr	r0, [r7, #12]
 8007ea4:	f7ff fddc 	bl	8007a60 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	6859      	ldr	r1, [r3, #4]
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	4b0d      	ldr	r3, [pc, #52]	; (8007ee8 <I2C_IsErrorOccurred+0x1d4>)
 8007eb4:	400b      	ands	r3, r1
 8007eb6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ebc:	6a3b      	ldr	r3, [r7, #32]
 8007ebe:	431a      	orrs	r2, r3
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2220      	movs	r2, #32
 8007ec8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8007edc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	3728      	adds	r7, #40	; 0x28
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd80      	pop	{r7, pc}
 8007ee8:	fe00e800 	.word	0xfe00e800

08007eec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b087      	sub	sp, #28
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	60f8      	str	r0, [r7, #12]
 8007ef4:	607b      	str	r3, [r7, #4]
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	817b      	strh	r3, [r7, #10]
 8007efa:	4613      	mov	r3, r2
 8007efc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007efe:	897b      	ldrh	r3, [r7, #10]
 8007f00:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007f04:	7a7b      	ldrb	r3, [r7, #9]
 8007f06:	041b      	lsls	r3, r3, #16
 8007f08:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007f0c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007f12:	6a3b      	ldr	r3, [r7, #32]
 8007f14:	4313      	orrs	r3, r2
 8007f16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007f1a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	685a      	ldr	r2, [r3, #4]
 8007f22:	6a3b      	ldr	r3, [r7, #32]
 8007f24:	0d5b      	lsrs	r3, r3, #21
 8007f26:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8007f2a:	4b08      	ldr	r3, [pc, #32]	; (8007f4c <I2C_TransferConfig+0x60>)
 8007f2c:	430b      	orrs	r3, r1
 8007f2e:	43db      	mvns	r3, r3
 8007f30:	ea02 0103 	and.w	r1, r2, r3
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	697a      	ldr	r2, [r7, #20]
 8007f3a:	430a      	orrs	r2, r1
 8007f3c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007f3e:	bf00      	nop
 8007f40:	371c      	adds	r7, #28
 8007f42:	46bd      	mov	sp, r7
 8007f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f48:	4770      	bx	lr
 8007f4a:	bf00      	nop
 8007f4c:	03ff63ff 	.word	0x03ff63ff

08007f50 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b083      	sub	sp, #12
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	2b20      	cmp	r3, #32
 8007f64:	d138      	bne.n	8007fd8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d101      	bne.n	8007f74 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007f70:	2302      	movs	r3, #2
 8007f72:	e032      	b.n	8007fda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2201      	movs	r2, #1
 8007f78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2224      	movs	r2, #36	; 0x24
 8007f80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f022 0201 	bic.w	r2, r2, #1
 8007f92:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	681a      	ldr	r2, [r3, #0]
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007fa2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	6819      	ldr	r1, [r3, #0]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	683a      	ldr	r2, [r7, #0]
 8007fb0:	430a      	orrs	r2, r1
 8007fb2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	681a      	ldr	r2, [r3, #0]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f042 0201 	orr.w	r2, r2, #1
 8007fc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2220      	movs	r2, #32
 8007fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	e000      	b.n	8007fda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007fd8:	2302      	movs	r3, #2
  }
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	370c      	adds	r7, #12
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe4:	4770      	bx	lr

08007fe6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007fe6:	b480      	push	{r7}
 8007fe8:	b085      	sub	sp, #20
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
 8007fee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	2b20      	cmp	r3, #32
 8007ffa:	d139      	bne.n	8008070 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008002:	2b01      	cmp	r3, #1
 8008004:	d101      	bne.n	800800a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008006:	2302      	movs	r3, #2
 8008008:	e033      	b.n	8008072 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2201      	movs	r2, #1
 800800e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2224      	movs	r2, #36	; 0x24
 8008016:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	681a      	ldr	r2, [r3, #0]
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f022 0201 	bic.w	r2, r2, #1
 8008028:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008038:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	021b      	lsls	r3, r3, #8
 800803e:	68fa      	ldr	r2, [r7, #12]
 8008040:	4313      	orrs	r3, r2
 8008042:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	68fa      	ldr	r2, [r7, #12]
 800804a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f042 0201 	orr.w	r2, r2, #1
 800805a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2220      	movs	r2, #32
 8008060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2200      	movs	r2, #0
 8008068:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800806c:	2300      	movs	r3, #0
 800806e:	e000      	b.n	8008072 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008070:	2302      	movs	r3, #2
  }
}
 8008072:	4618      	mov	r0, r3
 8008074:	3714      	adds	r7, #20
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
	...

08008080 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008080:	b480      	push	{r7}
 8008082:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008084:	4b0d      	ldr	r3, [pc, #52]	; (80080bc <HAL_PWREx_GetVoltageRange+0x3c>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800808c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008090:	d102      	bne.n	8008098 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8008092:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008096:	e00b      	b.n	80080b0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8008098:	4b08      	ldr	r3, [pc, #32]	; (80080bc <HAL_PWREx_GetVoltageRange+0x3c>)
 800809a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800809e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080a6:	d102      	bne.n	80080ae <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80080a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80080ac:	e000      	b.n	80080b0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80080ae:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr
 80080ba:	bf00      	nop
 80080bc:	40007000 	.word	0x40007000

080080c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b085      	sub	sp, #20
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d141      	bne.n	8008152 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80080ce:	4b4b      	ldr	r3, [pc, #300]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80080d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080da:	d131      	bne.n	8008140 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80080dc:	4b47      	ldr	r3, [pc, #284]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080e2:	4a46      	ldr	r2, [pc, #280]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80080e8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80080ec:	4b43      	ldr	r3, [pc, #268]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80080f4:	4a41      	ldr	r2, [pc, #260]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80080fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80080fc:	4b40      	ldr	r3, [pc, #256]	; (8008200 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	2232      	movs	r2, #50	; 0x32
 8008102:	fb02 f303 	mul.w	r3, r2, r3
 8008106:	4a3f      	ldr	r2, [pc, #252]	; (8008204 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008108:	fba2 2303 	umull	r2, r3, r2, r3
 800810c:	0c9b      	lsrs	r3, r3, #18
 800810e:	3301      	adds	r3, #1
 8008110:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008112:	e002      	b.n	800811a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	3b01      	subs	r3, #1
 8008118:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800811a:	4b38      	ldr	r3, [pc, #224]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800811c:	695b      	ldr	r3, [r3, #20]
 800811e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008122:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008126:	d102      	bne.n	800812e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d1f2      	bne.n	8008114 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800812e:	4b33      	ldr	r3, [pc, #204]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008130:	695b      	ldr	r3, [r3, #20]
 8008132:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008136:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800813a:	d158      	bne.n	80081ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800813c:	2303      	movs	r3, #3
 800813e:	e057      	b.n	80081f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008140:	4b2e      	ldr	r3, [pc, #184]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008142:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008146:	4a2d      	ldr	r2, [pc, #180]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008148:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800814c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008150:	e04d      	b.n	80081ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008158:	d141      	bne.n	80081de <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800815a:	4b28      	ldr	r3, [pc, #160]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008162:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008166:	d131      	bne.n	80081cc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008168:	4b24      	ldr	r3, [pc, #144]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800816a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800816e:	4a23      	ldr	r2, [pc, #140]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008170:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008174:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008178:	4b20      	ldr	r3, [pc, #128]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008180:	4a1e      	ldr	r2, [pc, #120]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008182:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008186:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8008188:	4b1d      	ldr	r3, [pc, #116]	; (8008200 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	2232      	movs	r2, #50	; 0x32
 800818e:	fb02 f303 	mul.w	r3, r2, r3
 8008192:	4a1c      	ldr	r2, [pc, #112]	; (8008204 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008194:	fba2 2303 	umull	r2, r3, r2, r3
 8008198:	0c9b      	lsrs	r3, r3, #18
 800819a:	3301      	adds	r3, #1
 800819c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800819e:	e002      	b.n	80081a6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	3b01      	subs	r3, #1
 80081a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80081a6:	4b15      	ldr	r3, [pc, #84]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80081a8:	695b      	ldr	r3, [r3, #20]
 80081aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80081ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80081b2:	d102      	bne.n	80081ba <HAL_PWREx_ControlVoltageScaling+0xfa>
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d1f2      	bne.n	80081a0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80081ba:	4b10      	ldr	r3, [pc, #64]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80081bc:	695b      	ldr	r3, [r3, #20]
 80081be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80081c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80081c6:	d112      	bne.n	80081ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80081c8:	2303      	movs	r3, #3
 80081ca:	e011      	b.n	80081f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80081cc:	4b0b      	ldr	r3, [pc, #44]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80081ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80081d2:	4a0a      	ldr	r2, [pc, #40]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80081d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80081dc:	e007      	b.n	80081ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80081de:	4b07      	ldr	r3, [pc, #28]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80081e6:	4a05      	ldr	r2, [pc, #20]	; (80081fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80081e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80081ec:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80081ee:	2300      	movs	r3, #0
}
 80081f0:	4618      	mov	r0, r3
 80081f2:	3714      	adds	r7, #20
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr
 80081fc:	40007000 	.word	0x40007000
 8008200:	2000003c 	.word	0x2000003c
 8008204:	431bde83 	.word	0x431bde83

08008208 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b088      	sub	sp, #32
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d102      	bne.n	800821c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	f000 bc08 	b.w	8008a2c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800821c:	4b96      	ldr	r3, [pc, #600]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 800821e:	689b      	ldr	r3, [r3, #8]
 8008220:	f003 030c 	and.w	r3, r3, #12
 8008224:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008226:	4b94      	ldr	r3, [pc, #592]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 8008228:	68db      	ldr	r3, [r3, #12]
 800822a:	f003 0303 	and.w	r3, r3, #3
 800822e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f003 0310 	and.w	r3, r3, #16
 8008238:	2b00      	cmp	r3, #0
 800823a:	f000 80e4 	beq.w	8008406 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800823e:	69bb      	ldr	r3, [r7, #24]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d007      	beq.n	8008254 <HAL_RCC_OscConfig+0x4c>
 8008244:	69bb      	ldr	r3, [r7, #24]
 8008246:	2b0c      	cmp	r3, #12
 8008248:	f040 808b 	bne.w	8008362 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	2b01      	cmp	r3, #1
 8008250:	f040 8087 	bne.w	8008362 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008254:	4b88      	ldr	r3, [pc, #544]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f003 0302 	and.w	r3, r3, #2
 800825c:	2b00      	cmp	r3, #0
 800825e:	d005      	beq.n	800826c <HAL_RCC_OscConfig+0x64>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	699b      	ldr	r3, [r3, #24]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d101      	bne.n	800826c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8008268:	2301      	movs	r3, #1
 800826a:	e3df      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6a1a      	ldr	r2, [r3, #32]
 8008270:	4b81      	ldr	r3, [pc, #516]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f003 0308 	and.w	r3, r3, #8
 8008278:	2b00      	cmp	r3, #0
 800827a:	d004      	beq.n	8008286 <HAL_RCC_OscConfig+0x7e>
 800827c:	4b7e      	ldr	r3, [pc, #504]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008284:	e005      	b.n	8008292 <HAL_RCC_OscConfig+0x8a>
 8008286:	4b7c      	ldr	r3, [pc, #496]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 8008288:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800828c:	091b      	lsrs	r3, r3, #4
 800828e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008292:	4293      	cmp	r3, r2
 8008294:	d223      	bcs.n	80082de <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6a1b      	ldr	r3, [r3, #32]
 800829a:	4618      	mov	r0, r3
 800829c:	f000 fdfe 	bl	8008e9c <RCC_SetFlashLatencyFromMSIRange>
 80082a0:	4603      	mov	r3, r0
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d001      	beq.n	80082aa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80082a6:	2301      	movs	r3, #1
 80082a8:	e3c0      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80082aa:	4b73      	ldr	r3, [pc, #460]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a72      	ldr	r2, [pc, #456]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80082b0:	f043 0308 	orr.w	r3, r3, #8
 80082b4:	6013      	str	r3, [r2, #0]
 80082b6:	4b70      	ldr	r3, [pc, #448]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6a1b      	ldr	r3, [r3, #32]
 80082c2:	496d      	ldr	r1, [pc, #436]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80082c4:	4313      	orrs	r3, r2
 80082c6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80082c8:	4b6b      	ldr	r3, [pc, #428]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	69db      	ldr	r3, [r3, #28]
 80082d4:	021b      	lsls	r3, r3, #8
 80082d6:	4968      	ldr	r1, [pc, #416]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80082d8:	4313      	orrs	r3, r2
 80082da:	604b      	str	r3, [r1, #4]
 80082dc:	e025      	b.n	800832a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80082de:	4b66      	ldr	r3, [pc, #408]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4a65      	ldr	r2, [pc, #404]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80082e4:	f043 0308 	orr.w	r3, r3, #8
 80082e8:	6013      	str	r3, [r2, #0]
 80082ea:	4b63      	ldr	r3, [pc, #396]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6a1b      	ldr	r3, [r3, #32]
 80082f6:	4960      	ldr	r1, [pc, #384]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80082f8:	4313      	orrs	r3, r2
 80082fa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80082fc:	4b5e      	ldr	r3, [pc, #376]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	69db      	ldr	r3, [r3, #28]
 8008308:	021b      	lsls	r3, r3, #8
 800830a:	495b      	ldr	r1, [pc, #364]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 800830c:	4313      	orrs	r3, r2
 800830e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008310:	69bb      	ldr	r3, [r7, #24]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d109      	bne.n	800832a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a1b      	ldr	r3, [r3, #32]
 800831a:	4618      	mov	r0, r3
 800831c:	f000 fdbe 	bl	8008e9c <RCC_SetFlashLatencyFromMSIRange>
 8008320:	4603      	mov	r3, r0
 8008322:	2b00      	cmp	r3, #0
 8008324:	d001      	beq.n	800832a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8008326:	2301      	movs	r3, #1
 8008328:	e380      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800832a:	f000 fcc1 	bl	8008cb0 <HAL_RCC_GetSysClockFreq>
 800832e:	4602      	mov	r2, r0
 8008330:	4b51      	ldr	r3, [pc, #324]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	091b      	lsrs	r3, r3, #4
 8008336:	f003 030f 	and.w	r3, r3, #15
 800833a:	4950      	ldr	r1, [pc, #320]	; (800847c <HAL_RCC_OscConfig+0x274>)
 800833c:	5ccb      	ldrb	r3, [r1, r3]
 800833e:	f003 031f 	and.w	r3, r3, #31
 8008342:	fa22 f303 	lsr.w	r3, r2, r3
 8008346:	4a4e      	ldr	r2, [pc, #312]	; (8008480 <HAL_RCC_OscConfig+0x278>)
 8008348:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800834a:	4b4e      	ldr	r3, [pc, #312]	; (8008484 <HAL_RCC_OscConfig+0x27c>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4618      	mov	r0, r3
 8008350:	f7fd fe12 	bl	8005f78 <HAL_InitTick>
 8008354:	4603      	mov	r3, r0
 8008356:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8008358:	7bfb      	ldrb	r3, [r7, #15]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d052      	beq.n	8008404 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800835e:	7bfb      	ldrb	r3, [r7, #15]
 8008360:	e364      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	699b      	ldr	r3, [r3, #24]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d032      	beq.n	80083d0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800836a:	4b43      	ldr	r3, [pc, #268]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a42      	ldr	r2, [pc, #264]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 8008370:	f043 0301 	orr.w	r3, r3, #1
 8008374:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008376:	f7fe fa55 	bl	8006824 <HAL_GetTick>
 800837a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800837c:	e008      	b.n	8008390 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800837e:	f7fe fa51 	bl	8006824 <HAL_GetTick>
 8008382:	4602      	mov	r2, r0
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	1ad3      	subs	r3, r2, r3
 8008388:	2b02      	cmp	r3, #2
 800838a:	d901      	bls.n	8008390 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800838c:	2303      	movs	r3, #3
 800838e:	e34d      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008390:	4b39      	ldr	r3, [pc, #228]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f003 0302 	and.w	r3, r3, #2
 8008398:	2b00      	cmp	r3, #0
 800839a:	d0f0      	beq.n	800837e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800839c:	4b36      	ldr	r3, [pc, #216]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a35      	ldr	r2, [pc, #212]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80083a2:	f043 0308 	orr.w	r3, r3, #8
 80083a6:	6013      	str	r3, [r2, #0]
 80083a8:	4b33      	ldr	r3, [pc, #204]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6a1b      	ldr	r3, [r3, #32]
 80083b4:	4930      	ldr	r1, [pc, #192]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80083b6:	4313      	orrs	r3, r2
 80083b8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80083ba:	4b2f      	ldr	r3, [pc, #188]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	69db      	ldr	r3, [r3, #28]
 80083c6:	021b      	lsls	r3, r3, #8
 80083c8:	492b      	ldr	r1, [pc, #172]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80083ca:	4313      	orrs	r3, r2
 80083cc:	604b      	str	r3, [r1, #4]
 80083ce:	e01a      	b.n	8008406 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80083d0:	4b29      	ldr	r3, [pc, #164]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4a28      	ldr	r2, [pc, #160]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80083d6:	f023 0301 	bic.w	r3, r3, #1
 80083da:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80083dc:	f7fe fa22 	bl	8006824 <HAL_GetTick>
 80083e0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80083e2:	e008      	b.n	80083f6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80083e4:	f7fe fa1e 	bl	8006824 <HAL_GetTick>
 80083e8:	4602      	mov	r2, r0
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	1ad3      	subs	r3, r2, r3
 80083ee:	2b02      	cmp	r3, #2
 80083f0:	d901      	bls.n	80083f6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80083f2:	2303      	movs	r3, #3
 80083f4:	e31a      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80083f6:	4b20      	ldr	r3, [pc, #128]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f003 0302 	and.w	r3, r3, #2
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d1f0      	bne.n	80083e4 <HAL_RCC_OscConfig+0x1dc>
 8008402:	e000      	b.n	8008406 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008404:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f003 0301 	and.w	r3, r3, #1
 800840e:	2b00      	cmp	r3, #0
 8008410:	d073      	beq.n	80084fa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008412:	69bb      	ldr	r3, [r7, #24]
 8008414:	2b08      	cmp	r3, #8
 8008416:	d005      	beq.n	8008424 <HAL_RCC_OscConfig+0x21c>
 8008418:	69bb      	ldr	r3, [r7, #24]
 800841a:	2b0c      	cmp	r3, #12
 800841c:	d10e      	bne.n	800843c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	2b03      	cmp	r3, #3
 8008422:	d10b      	bne.n	800843c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008424:	4b14      	ldr	r3, [pc, #80]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800842c:	2b00      	cmp	r3, #0
 800842e:	d063      	beq.n	80084f8 <HAL_RCC_OscConfig+0x2f0>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d15f      	bne.n	80084f8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8008438:	2301      	movs	r3, #1
 800843a:	e2f7      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008444:	d106      	bne.n	8008454 <HAL_RCC_OscConfig+0x24c>
 8008446:	4b0c      	ldr	r3, [pc, #48]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a0b      	ldr	r2, [pc, #44]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 800844c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008450:	6013      	str	r3, [r2, #0]
 8008452:	e025      	b.n	80084a0 <HAL_RCC_OscConfig+0x298>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	685b      	ldr	r3, [r3, #4]
 8008458:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800845c:	d114      	bne.n	8008488 <HAL_RCC_OscConfig+0x280>
 800845e:	4b06      	ldr	r3, [pc, #24]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a05      	ldr	r2, [pc, #20]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 8008464:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008468:	6013      	str	r3, [r2, #0]
 800846a:	4b03      	ldr	r3, [pc, #12]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a02      	ldr	r2, [pc, #8]	; (8008478 <HAL_RCC_OscConfig+0x270>)
 8008470:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008474:	6013      	str	r3, [r2, #0]
 8008476:	e013      	b.n	80084a0 <HAL_RCC_OscConfig+0x298>
 8008478:	40021000 	.word	0x40021000
 800847c:	08014504 	.word	0x08014504
 8008480:	2000003c 	.word	0x2000003c
 8008484:	20000040 	.word	0x20000040
 8008488:	4ba0      	ldr	r3, [pc, #640]	; (800870c <HAL_RCC_OscConfig+0x504>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a9f      	ldr	r2, [pc, #636]	; (800870c <HAL_RCC_OscConfig+0x504>)
 800848e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008492:	6013      	str	r3, [r2, #0]
 8008494:	4b9d      	ldr	r3, [pc, #628]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4a9c      	ldr	r2, [pc, #624]	; (800870c <HAL_RCC_OscConfig+0x504>)
 800849a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800849e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d013      	beq.n	80084d0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084a8:	f7fe f9bc 	bl	8006824 <HAL_GetTick>
 80084ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80084ae:	e008      	b.n	80084c2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80084b0:	f7fe f9b8 	bl	8006824 <HAL_GetTick>
 80084b4:	4602      	mov	r2, r0
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	1ad3      	subs	r3, r2, r3
 80084ba:	2b64      	cmp	r3, #100	; 0x64
 80084bc:	d901      	bls.n	80084c2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80084be:	2303      	movs	r3, #3
 80084c0:	e2b4      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80084c2:	4b92      	ldr	r3, [pc, #584]	; (800870c <HAL_RCC_OscConfig+0x504>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d0f0      	beq.n	80084b0 <HAL_RCC_OscConfig+0x2a8>
 80084ce:	e014      	b.n	80084fa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084d0:	f7fe f9a8 	bl	8006824 <HAL_GetTick>
 80084d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80084d6:	e008      	b.n	80084ea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80084d8:	f7fe f9a4 	bl	8006824 <HAL_GetTick>
 80084dc:	4602      	mov	r2, r0
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	1ad3      	subs	r3, r2, r3
 80084e2:	2b64      	cmp	r3, #100	; 0x64
 80084e4:	d901      	bls.n	80084ea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80084e6:	2303      	movs	r3, #3
 80084e8:	e2a0      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80084ea:	4b88      	ldr	r3, [pc, #544]	; (800870c <HAL_RCC_OscConfig+0x504>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d1f0      	bne.n	80084d8 <HAL_RCC_OscConfig+0x2d0>
 80084f6:	e000      	b.n	80084fa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80084f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f003 0302 	and.w	r3, r3, #2
 8008502:	2b00      	cmp	r3, #0
 8008504:	d060      	beq.n	80085c8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008506:	69bb      	ldr	r3, [r7, #24]
 8008508:	2b04      	cmp	r3, #4
 800850a:	d005      	beq.n	8008518 <HAL_RCC_OscConfig+0x310>
 800850c:	69bb      	ldr	r3, [r7, #24]
 800850e:	2b0c      	cmp	r3, #12
 8008510:	d119      	bne.n	8008546 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	2b02      	cmp	r3, #2
 8008516:	d116      	bne.n	8008546 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008518:	4b7c      	ldr	r3, [pc, #496]	; (800870c <HAL_RCC_OscConfig+0x504>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008520:	2b00      	cmp	r3, #0
 8008522:	d005      	beq.n	8008530 <HAL_RCC_OscConfig+0x328>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	68db      	ldr	r3, [r3, #12]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d101      	bne.n	8008530 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800852c:	2301      	movs	r3, #1
 800852e:	e27d      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008530:	4b76      	ldr	r3, [pc, #472]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	691b      	ldr	r3, [r3, #16]
 800853c:	061b      	lsls	r3, r3, #24
 800853e:	4973      	ldr	r1, [pc, #460]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008540:	4313      	orrs	r3, r2
 8008542:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008544:	e040      	b.n	80085c8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	68db      	ldr	r3, [r3, #12]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d023      	beq.n	8008596 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800854e:	4b6f      	ldr	r3, [pc, #444]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	4a6e      	ldr	r2, [pc, #440]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008554:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008558:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800855a:	f7fe f963 	bl	8006824 <HAL_GetTick>
 800855e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008560:	e008      	b.n	8008574 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008562:	f7fe f95f 	bl	8006824 <HAL_GetTick>
 8008566:	4602      	mov	r2, r0
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	1ad3      	subs	r3, r2, r3
 800856c:	2b02      	cmp	r3, #2
 800856e:	d901      	bls.n	8008574 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8008570:	2303      	movs	r3, #3
 8008572:	e25b      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008574:	4b65      	ldr	r3, [pc, #404]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800857c:	2b00      	cmp	r3, #0
 800857e:	d0f0      	beq.n	8008562 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008580:	4b62      	ldr	r3, [pc, #392]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	061b      	lsls	r3, r3, #24
 800858e:	495f      	ldr	r1, [pc, #380]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008590:	4313      	orrs	r3, r2
 8008592:	604b      	str	r3, [r1, #4]
 8008594:	e018      	b.n	80085c8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008596:	4b5d      	ldr	r3, [pc, #372]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4a5c      	ldr	r2, [pc, #368]	; (800870c <HAL_RCC_OscConfig+0x504>)
 800859c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80085a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085a2:	f7fe f93f 	bl	8006824 <HAL_GetTick>
 80085a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80085a8:	e008      	b.n	80085bc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80085aa:	f7fe f93b 	bl	8006824 <HAL_GetTick>
 80085ae:	4602      	mov	r2, r0
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	1ad3      	subs	r3, r2, r3
 80085b4:	2b02      	cmp	r3, #2
 80085b6:	d901      	bls.n	80085bc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80085b8:	2303      	movs	r3, #3
 80085ba:	e237      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80085bc:	4b53      	ldr	r3, [pc, #332]	; (800870c <HAL_RCC_OscConfig+0x504>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d1f0      	bne.n	80085aa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f003 0308 	and.w	r3, r3, #8
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d03c      	beq.n	800864e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	695b      	ldr	r3, [r3, #20]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d01c      	beq.n	8008616 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80085dc:	4b4b      	ldr	r3, [pc, #300]	; (800870c <HAL_RCC_OscConfig+0x504>)
 80085de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80085e2:	4a4a      	ldr	r2, [pc, #296]	; (800870c <HAL_RCC_OscConfig+0x504>)
 80085e4:	f043 0301 	orr.w	r3, r3, #1
 80085e8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085ec:	f7fe f91a 	bl	8006824 <HAL_GetTick>
 80085f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80085f2:	e008      	b.n	8008606 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80085f4:	f7fe f916 	bl	8006824 <HAL_GetTick>
 80085f8:	4602      	mov	r2, r0
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	1ad3      	subs	r3, r2, r3
 80085fe:	2b02      	cmp	r3, #2
 8008600:	d901      	bls.n	8008606 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8008602:	2303      	movs	r3, #3
 8008604:	e212      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008606:	4b41      	ldr	r3, [pc, #260]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008608:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800860c:	f003 0302 	and.w	r3, r3, #2
 8008610:	2b00      	cmp	r3, #0
 8008612:	d0ef      	beq.n	80085f4 <HAL_RCC_OscConfig+0x3ec>
 8008614:	e01b      	b.n	800864e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008616:	4b3d      	ldr	r3, [pc, #244]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008618:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800861c:	4a3b      	ldr	r2, [pc, #236]	; (800870c <HAL_RCC_OscConfig+0x504>)
 800861e:	f023 0301 	bic.w	r3, r3, #1
 8008622:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008626:	f7fe f8fd 	bl	8006824 <HAL_GetTick>
 800862a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800862c:	e008      	b.n	8008640 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800862e:	f7fe f8f9 	bl	8006824 <HAL_GetTick>
 8008632:	4602      	mov	r2, r0
 8008634:	693b      	ldr	r3, [r7, #16]
 8008636:	1ad3      	subs	r3, r2, r3
 8008638:	2b02      	cmp	r3, #2
 800863a:	d901      	bls.n	8008640 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800863c:	2303      	movs	r3, #3
 800863e:	e1f5      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008640:	4b32      	ldr	r3, [pc, #200]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008642:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008646:	f003 0302 	and.w	r3, r3, #2
 800864a:	2b00      	cmp	r3, #0
 800864c:	d1ef      	bne.n	800862e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f003 0304 	and.w	r3, r3, #4
 8008656:	2b00      	cmp	r3, #0
 8008658:	f000 80a6 	beq.w	80087a8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800865c:	2300      	movs	r3, #0
 800865e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8008660:	4b2a      	ldr	r3, [pc, #168]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008662:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008664:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008668:	2b00      	cmp	r3, #0
 800866a:	d10d      	bne.n	8008688 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800866c:	4b27      	ldr	r3, [pc, #156]	; (800870c <HAL_RCC_OscConfig+0x504>)
 800866e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008670:	4a26      	ldr	r2, [pc, #152]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008672:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008676:	6593      	str	r3, [r2, #88]	; 0x58
 8008678:	4b24      	ldr	r3, [pc, #144]	; (800870c <HAL_RCC_OscConfig+0x504>)
 800867a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800867c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008680:	60bb      	str	r3, [r7, #8]
 8008682:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008684:	2301      	movs	r3, #1
 8008686:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008688:	4b21      	ldr	r3, [pc, #132]	; (8008710 <HAL_RCC_OscConfig+0x508>)
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008690:	2b00      	cmp	r3, #0
 8008692:	d118      	bne.n	80086c6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008694:	4b1e      	ldr	r3, [pc, #120]	; (8008710 <HAL_RCC_OscConfig+0x508>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a1d      	ldr	r2, [pc, #116]	; (8008710 <HAL_RCC_OscConfig+0x508>)
 800869a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800869e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80086a0:	f7fe f8c0 	bl	8006824 <HAL_GetTick>
 80086a4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086a6:	e008      	b.n	80086ba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086a8:	f7fe f8bc 	bl	8006824 <HAL_GetTick>
 80086ac:	4602      	mov	r2, r0
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	1ad3      	subs	r3, r2, r3
 80086b2:	2b02      	cmp	r3, #2
 80086b4:	d901      	bls.n	80086ba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80086b6:	2303      	movs	r3, #3
 80086b8:	e1b8      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086ba:	4b15      	ldr	r3, [pc, #84]	; (8008710 <HAL_RCC_OscConfig+0x508>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d0f0      	beq.n	80086a8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	689b      	ldr	r3, [r3, #8]
 80086ca:	2b01      	cmp	r3, #1
 80086cc:	d108      	bne.n	80086e0 <HAL_RCC_OscConfig+0x4d8>
 80086ce:	4b0f      	ldr	r3, [pc, #60]	; (800870c <HAL_RCC_OscConfig+0x504>)
 80086d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086d4:	4a0d      	ldr	r2, [pc, #52]	; (800870c <HAL_RCC_OscConfig+0x504>)
 80086d6:	f043 0301 	orr.w	r3, r3, #1
 80086da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80086de:	e029      	b.n	8008734 <HAL_RCC_OscConfig+0x52c>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	689b      	ldr	r3, [r3, #8]
 80086e4:	2b05      	cmp	r3, #5
 80086e6:	d115      	bne.n	8008714 <HAL_RCC_OscConfig+0x50c>
 80086e8:	4b08      	ldr	r3, [pc, #32]	; (800870c <HAL_RCC_OscConfig+0x504>)
 80086ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086ee:	4a07      	ldr	r2, [pc, #28]	; (800870c <HAL_RCC_OscConfig+0x504>)
 80086f0:	f043 0304 	orr.w	r3, r3, #4
 80086f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80086f8:	4b04      	ldr	r3, [pc, #16]	; (800870c <HAL_RCC_OscConfig+0x504>)
 80086fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086fe:	4a03      	ldr	r2, [pc, #12]	; (800870c <HAL_RCC_OscConfig+0x504>)
 8008700:	f043 0301 	orr.w	r3, r3, #1
 8008704:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008708:	e014      	b.n	8008734 <HAL_RCC_OscConfig+0x52c>
 800870a:	bf00      	nop
 800870c:	40021000 	.word	0x40021000
 8008710:	40007000 	.word	0x40007000
 8008714:	4b9d      	ldr	r3, [pc, #628]	; (800898c <HAL_RCC_OscConfig+0x784>)
 8008716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800871a:	4a9c      	ldr	r2, [pc, #624]	; (800898c <HAL_RCC_OscConfig+0x784>)
 800871c:	f023 0301 	bic.w	r3, r3, #1
 8008720:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008724:	4b99      	ldr	r3, [pc, #612]	; (800898c <HAL_RCC_OscConfig+0x784>)
 8008726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800872a:	4a98      	ldr	r2, [pc, #608]	; (800898c <HAL_RCC_OscConfig+0x784>)
 800872c:	f023 0304 	bic.w	r3, r3, #4
 8008730:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d016      	beq.n	800876a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800873c:	f7fe f872 	bl	8006824 <HAL_GetTick>
 8008740:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008742:	e00a      	b.n	800875a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008744:	f7fe f86e 	bl	8006824 <HAL_GetTick>
 8008748:	4602      	mov	r2, r0
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	1ad3      	subs	r3, r2, r3
 800874e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008752:	4293      	cmp	r3, r2
 8008754:	d901      	bls.n	800875a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8008756:	2303      	movs	r3, #3
 8008758:	e168      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800875a:	4b8c      	ldr	r3, [pc, #560]	; (800898c <HAL_RCC_OscConfig+0x784>)
 800875c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008760:	f003 0302 	and.w	r3, r3, #2
 8008764:	2b00      	cmp	r3, #0
 8008766:	d0ed      	beq.n	8008744 <HAL_RCC_OscConfig+0x53c>
 8008768:	e015      	b.n	8008796 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800876a:	f7fe f85b 	bl	8006824 <HAL_GetTick>
 800876e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008770:	e00a      	b.n	8008788 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008772:	f7fe f857 	bl	8006824 <HAL_GetTick>
 8008776:	4602      	mov	r2, r0
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	1ad3      	subs	r3, r2, r3
 800877c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008780:	4293      	cmp	r3, r2
 8008782:	d901      	bls.n	8008788 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8008784:	2303      	movs	r3, #3
 8008786:	e151      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008788:	4b80      	ldr	r3, [pc, #512]	; (800898c <HAL_RCC_OscConfig+0x784>)
 800878a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800878e:	f003 0302 	and.w	r3, r3, #2
 8008792:	2b00      	cmp	r3, #0
 8008794:	d1ed      	bne.n	8008772 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008796:	7ffb      	ldrb	r3, [r7, #31]
 8008798:	2b01      	cmp	r3, #1
 800879a:	d105      	bne.n	80087a8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800879c:	4b7b      	ldr	r3, [pc, #492]	; (800898c <HAL_RCC_OscConfig+0x784>)
 800879e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087a0:	4a7a      	ldr	r2, [pc, #488]	; (800898c <HAL_RCC_OscConfig+0x784>)
 80087a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087a6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f003 0320 	and.w	r3, r3, #32
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d03c      	beq.n	800882e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d01c      	beq.n	80087f6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80087bc:	4b73      	ldr	r3, [pc, #460]	; (800898c <HAL_RCC_OscConfig+0x784>)
 80087be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80087c2:	4a72      	ldr	r2, [pc, #456]	; (800898c <HAL_RCC_OscConfig+0x784>)
 80087c4:	f043 0301 	orr.w	r3, r3, #1
 80087c8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087cc:	f7fe f82a 	bl	8006824 <HAL_GetTick>
 80087d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80087d2:	e008      	b.n	80087e6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80087d4:	f7fe f826 	bl	8006824 <HAL_GetTick>
 80087d8:	4602      	mov	r2, r0
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	1ad3      	subs	r3, r2, r3
 80087de:	2b02      	cmp	r3, #2
 80087e0:	d901      	bls.n	80087e6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80087e2:	2303      	movs	r3, #3
 80087e4:	e122      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80087e6:	4b69      	ldr	r3, [pc, #420]	; (800898c <HAL_RCC_OscConfig+0x784>)
 80087e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80087ec:	f003 0302 	and.w	r3, r3, #2
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d0ef      	beq.n	80087d4 <HAL_RCC_OscConfig+0x5cc>
 80087f4:	e01b      	b.n	800882e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80087f6:	4b65      	ldr	r3, [pc, #404]	; (800898c <HAL_RCC_OscConfig+0x784>)
 80087f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80087fc:	4a63      	ldr	r2, [pc, #396]	; (800898c <HAL_RCC_OscConfig+0x784>)
 80087fe:	f023 0301 	bic.w	r3, r3, #1
 8008802:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008806:	f7fe f80d 	bl	8006824 <HAL_GetTick>
 800880a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800880c:	e008      	b.n	8008820 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800880e:	f7fe f809 	bl	8006824 <HAL_GetTick>
 8008812:	4602      	mov	r2, r0
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	1ad3      	subs	r3, r2, r3
 8008818:	2b02      	cmp	r3, #2
 800881a:	d901      	bls.n	8008820 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800881c:	2303      	movs	r3, #3
 800881e:	e105      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008820:	4b5a      	ldr	r3, [pc, #360]	; (800898c <HAL_RCC_OscConfig+0x784>)
 8008822:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008826:	f003 0302 	and.w	r3, r3, #2
 800882a:	2b00      	cmp	r3, #0
 800882c:	d1ef      	bne.n	800880e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008832:	2b00      	cmp	r3, #0
 8008834:	f000 80f9 	beq.w	8008a2a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800883c:	2b02      	cmp	r3, #2
 800883e:	f040 80cf 	bne.w	80089e0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8008842:	4b52      	ldr	r3, [pc, #328]	; (800898c <HAL_RCC_OscConfig+0x784>)
 8008844:	68db      	ldr	r3, [r3, #12]
 8008846:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008848:	697b      	ldr	r3, [r7, #20]
 800884a:	f003 0203 	and.w	r2, r3, #3
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008852:	429a      	cmp	r2, r3
 8008854:	d12c      	bne.n	80088b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008856:	697b      	ldr	r3, [r7, #20]
 8008858:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008860:	3b01      	subs	r3, #1
 8008862:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008864:	429a      	cmp	r2, r3
 8008866:	d123      	bne.n	80088b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008872:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008874:	429a      	cmp	r2, r3
 8008876:	d11b      	bne.n	80088b0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008878:	697b      	ldr	r3, [r7, #20]
 800887a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008882:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008884:	429a      	cmp	r2, r3
 8008886:	d113      	bne.n	80088b0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008892:	085b      	lsrs	r3, r3, #1
 8008894:	3b01      	subs	r3, #1
 8008896:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008898:	429a      	cmp	r2, r3
 800889a:	d109      	bne.n	80088b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088a6:	085b      	lsrs	r3, r3, #1
 80088a8:	3b01      	subs	r3, #1
 80088aa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d071      	beq.n	8008994 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80088b0:	69bb      	ldr	r3, [r7, #24]
 80088b2:	2b0c      	cmp	r3, #12
 80088b4:	d068      	beq.n	8008988 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80088b6:	4b35      	ldr	r3, [pc, #212]	; (800898c <HAL_RCC_OscConfig+0x784>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d105      	bne.n	80088ce <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80088c2:	4b32      	ldr	r3, [pc, #200]	; (800898c <HAL_RCC_OscConfig+0x784>)
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d001      	beq.n	80088d2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	e0ac      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80088d2:	4b2e      	ldr	r3, [pc, #184]	; (800898c <HAL_RCC_OscConfig+0x784>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a2d      	ldr	r2, [pc, #180]	; (800898c <HAL_RCC_OscConfig+0x784>)
 80088d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80088dc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80088de:	f7fd ffa1 	bl	8006824 <HAL_GetTick>
 80088e2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80088e4:	e008      	b.n	80088f8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088e6:	f7fd ff9d 	bl	8006824 <HAL_GetTick>
 80088ea:	4602      	mov	r2, r0
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	1ad3      	subs	r3, r2, r3
 80088f0:	2b02      	cmp	r3, #2
 80088f2:	d901      	bls.n	80088f8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80088f4:	2303      	movs	r3, #3
 80088f6:	e099      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80088f8:	4b24      	ldr	r3, [pc, #144]	; (800898c <HAL_RCC_OscConfig+0x784>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008900:	2b00      	cmp	r3, #0
 8008902:	d1f0      	bne.n	80088e6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008904:	4b21      	ldr	r3, [pc, #132]	; (800898c <HAL_RCC_OscConfig+0x784>)
 8008906:	68da      	ldr	r2, [r3, #12]
 8008908:	4b21      	ldr	r3, [pc, #132]	; (8008990 <HAL_RCC_OscConfig+0x788>)
 800890a:	4013      	ands	r3, r2
 800890c:	687a      	ldr	r2, [r7, #4]
 800890e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8008910:	687a      	ldr	r2, [r7, #4]
 8008912:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008914:	3a01      	subs	r2, #1
 8008916:	0112      	lsls	r2, r2, #4
 8008918:	4311      	orrs	r1, r2
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800891e:	0212      	lsls	r2, r2, #8
 8008920:	4311      	orrs	r1, r2
 8008922:	687a      	ldr	r2, [r7, #4]
 8008924:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008926:	0852      	lsrs	r2, r2, #1
 8008928:	3a01      	subs	r2, #1
 800892a:	0552      	lsls	r2, r2, #21
 800892c:	4311      	orrs	r1, r2
 800892e:	687a      	ldr	r2, [r7, #4]
 8008930:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008932:	0852      	lsrs	r2, r2, #1
 8008934:	3a01      	subs	r2, #1
 8008936:	0652      	lsls	r2, r2, #25
 8008938:	4311      	orrs	r1, r2
 800893a:	687a      	ldr	r2, [r7, #4]
 800893c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800893e:	06d2      	lsls	r2, r2, #27
 8008940:	430a      	orrs	r2, r1
 8008942:	4912      	ldr	r1, [pc, #72]	; (800898c <HAL_RCC_OscConfig+0x784>)
 8008944:	4313      	orrs	r3, r2
 8008946:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008948:	4b10      	ldr	r3, [pc, #64]	; (800898c <HAL_RCC_OscConfig+0x784>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a0f      	ldr	r2, [pc, #60]	; (800898c <HAL_RCC_OscConfig+0x784>)
 800894e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008952:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008954:	4b0d      	ldr	r3, [pc, #52]	; (800898c <HAL_RCC_OscConfig+0x784>)
 8008956:	68db      	ldr	r3, [r3, #12]
 8008958:	4a0c      	ldr	r2, [pc, #48]	; (800898c <HAL_RCC_OscConfig+0x784>)
 800895a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800895e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008960:	f7fd ff60 	bl	8006824 <HAL_GetTick>
 8008964:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008966:	e008      	b.n	800897a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008968:	f7fd ff5c 	bl	8006824 <HAL_GetTick>
 800896c:	4602      	mov	r2, r0
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	1ad3      	subs	r3, r2, r3
 8008972:	2b02      	cmp	r3, #2
 8008974:	d901      	bls.n	800897a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8008976:	2303      	movs	r3, #3
 8008978:	e058      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800897a:	4b04      	ldr	r3, [pc, #16]	; (800898c <HAL_RCC_OscConfig+0x784>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008982:	2b00      	cmp	r3, #0
 8008984:	d0f0      	beq.n	8008968 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008986:	e050      	b.n	8008a2a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008988:	2301      	movs	r3, #1
 800898a:	e04f      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
 800898c:	40021000 	.word	0x40021000
 8008990:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008994:	4b27      	ldr	r3, [pc, #156]	; (8008a34 <HAL_RCC_OscConfig+0x82c>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800899c:	2b00      	cmp	r3, #0
 800899e:	d144      	bne.n	8008a2a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80089a0:	4b24      	ldr	r3, [pc, #144]	; (8008a34 <HAL_RCC_OscConfig+0x82c>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4a23      	ldr	r2, [pc, #140]	; (8008a34 <HAL_RCC_OscConfig+0x82c>)
 80089a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80089aa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80089ac:	4b21      	ldr	r3, [pc, #132]	; (8008a34 <HAL_RCC_OscConfig+0x82c>)
 80089ae:	68db      	ldr	r3, [r3, #12]
 80089b0:	4a20      	ldr	r2, [pc, #128]	; (8008a34 <HAL_RCC_OscConfig+0x82c>)
 80089b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80089b6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80089b8:	f7fd ff34 	bl	8006824 <HAL_GetTick>
 80089bc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80089be:	e008      	b.n	80089d2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80089c0:	f7fd ff30 	bl	8006824 <HAL_GetTick>
 80089c4:	4602      	mov	r2, r0
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	1ad3      	subs	r3, r2, r3
 80089ca:	2b02      	cmp	r3, #2
 80089cc:	d901      	bls.n	80089d2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80089ce:	2303      	movs	r3, #3
 80089d0:	e02c      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80089d2:	4b18      	ldr	r3, [pc, #96]	; (8008a34 <HAL_RCC_OscConfig+0x82c>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d0f0      	beq.n	80089c0 <HAL_RCC_OscConfig+0x7b8>
 80089de:	e024      	b.n	8008a2a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80089e0:	69bb      	ldr	r3, [r7, #24]
 80089e2:	2b0c      	cmp	r3, #12
 80089e4:	d01f      	beq.n	8008a26 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80089e6:	4b13      	ldr	r3, [pc, #76]	; (8008a34 <HAL_RCC_OscConfig+0x82c>)
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a12      	ldr	r2, [pc, #72]	; (8008a34 <HAL_RCC_OscConfig+0x82c>)
 80089ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80089f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089f2:	f7fd ff17 	bl	8006824 <HAL_GetTick>
 80089f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80089f8:	e008      	b.n	8008a0c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80089fa:	f7fd ff13 	bl	8006824 <HAL_GetTick>
 80089fe:	4602      	mov	r2, r0
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	1ad3      	subs	r3, r2, r3
 8008a04:	2b02      	cmp	r3, #2
 8008a06:	d901      	bls.n	8008a0c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8008a08:	2303      	movs	r3, #3
 8008a0a:	e00f      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a0c:	4b09      	ldr	r3, [pc, #36]	; (8008a34 <HAL_RCC_OscConfig+0x82c>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d1f0      	bne.n	80089fa <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8008a18:	4b06      	ldr	r3, [pc, #24]	; (8008a34 <HAL_RCC_OscConfig+0x82c>)
 8008a1a:	68da      	ldr	r2, [r3, #12]
 8008a1c:	4905      	ldr	r1, [pc, #20]	; (8008a34 <HAL_RCC_OscConfig+0x82c>)
 8008a1e:	4b06      	ldr	r3, [pc, #24]	; (8008a38 <HAL_RCC_OscConfig+0x830>)
 8008a20:	4013      	ands	r3, r2
 8008a22:	60cb      	str	r3, [r1, #12]
 8008a24:	e001      	b.n	8008a2a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008a26:	2301      	movs	r3, #1
 8008a28:	e000      	b.n	8008a2c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8008a2a:	2300      	movs	r3, #0
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3720      	adds	r7, #32
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}
 8008a34:	40021000 	.word	0x40021000
 8008a38:	feeefffc 	.word	0xfeeefffc

08008a3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b086      	sub	sp, #24
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008a46:	2300      	movs	r3, #0
 8008a48:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d101      	bne.n	8008a54 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008a50:	2301      	movs	r3, #1
 8008a52:	e11d      	b.n	8008c90 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008a54:	4b90      	ldr	r3, [pc, #576]	; (8008c98 <HAL_RCC_ClockConfig+0x25c>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f003 030f 	and.w	r3, r3, #15
 8008a5c:	683a      	ldr	r2, [r7, #0]
 8008a5e:	429a      	cmp	r2, r3
 8008a60:	d910      	bls.n	8008a84 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a62:	4b8d      	ldr	r3, [pc, #564]	; (8008c98 <HAL_RCC_ClockConfig+0x25c>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f023 020f 	bic.w	r2, r3, #15
 8008a6a:	498b      	ldr	r1, [pc, #556]	; (8008c98 <HAL_RCC_ClockConfig+0x25c>)
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a72:	4b89      	ldr	r3, [pc, #548]	; (8008c98 <HAL_RCC_ClockConfig+0x25c>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f003 030f 	and.w	r3, r3, #15
 8008a7a:	683a      	ldr	r2, [r7, #0]
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d001      	beq.n	8008a84 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008a80:	2301      	movs	r3, #1
 8008a82:	e105      	b.n	8008c90 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f003 0302 	and.w	r3, r3, #2
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d010      	beq.n	8008ab2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	689a      	ldr	r2, [r3, #8]
 8008a94:	4b81      	ldr	r3, [pc, #516]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008a96:	689b      	ldr	r3, [r3, #8]
 8008a98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	d908      	bls.n	8008ab2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008aa0:	4b7e      	ldr	r3, [pc, #504]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	689b      	ldr	r3, [r3, #8]
 8008aac:	497b      	ldr	r1, [pc, #492]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f003 0301 	and.w	r3, r3, #1
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d079      	beq.n	8008bb2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	685b      	ldr	r3, [r3, #4]
 8008ac2:	2b03      	cmp	r3, #3
 8008ac4:	d11e      	bne.n	8008b04 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008ac6:	4b75      	ldr	r3, [pc, #468]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d101      	bne.n	8008ad6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	e0dc      	b.n	8008c90 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8008ad6:	f000 fa3b 	bl	8008f50 <RCC_GetSysClockFreqFromPLLSource>
 8008ada:	4603      	mov	r3, r0
 8008adc:	4a70      	ldr	r2, [pc, #448]	; (8008ca0 <HAL_RCC_ClockConfig+0x264>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d946      	bls.n	8008b70 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8008ae2:	4b6e      	ldr	r3, [pc, #440]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d140      	bne.n	8008b70 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008aee:	4b6b      	ldr	r3, [pc, #428]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008af0:	689b      	ldr	r3, [r3, #8]
 8008af2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008af6:	4a69      	ldr	r2, [pc, #420]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008afc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008afe:	2380      	movs	r3, #128	; 0x80
 8008b00:	617b      	str	r3, [r7, #20]
 8008b02:	e035      	b.n	8008b70 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	685b      	ldr	r3, [r3, #4]
 8008b08:	2b02      	cmp	r3, #2
 8008b0a:	d107      	bne.n	8008b1c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008b0c:	4b63      	ldr	r3, [pc, #396]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d115      	bne.n	8008b44 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8008b18:	2301      	movs	r3, #1
 8008b1a:	e0b9      	b.n	8008c90 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d107      	bne.n	8008b34 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008b24:	4b5d      	ldr	r3, [pc, #372]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f003 0302 	and.w	r3, r3, #2
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d109      	bne.n	8008b44 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8008b30:	2301      	movs	r3, #1
 8008b32:	e0ad      	b.n	8008c90 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008b34:	4b59      	ldr	r3, [pc, #356]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d101      	bne.n	8008b44 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8008b40:	2301      	movs	r3, #1
 8008b42:	e0a5      	b.n	8008c90 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8008b44:	f000 f8b4 	bl	8008cb0 <HAL_RCC_GetSysClockFreq>
 8008b48:	4603      	mov	r3, r0
 8008b4a:	4a55      	ldr	r2, [pc, #340]	; (8008ca0 <HAL_RCC_ClockConfig+0x264>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d90f      	bls.n	8008b70 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8008b50:	4b52      	ldr	r3, [pc, #328]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008b52:	689b      	ldr	r3, [r3, #8]
 8008b54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d109      	bne.n	8008b70 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008b5c:	4b4f      	ldr	r3, [pc, #316]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008b5e:	689b      	ldr	r3, [r3, #8]
 8008b60:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b64:	4a4d      	ldr	r2, [pc, #308]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008b66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b6a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008b6c:	2380      	movs	r3, #128	; 0x80
 8008b6e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008b70:	4b4a      	ldr	r3, [pc, #296]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008b72:	689b      	ldr	r3, [r3, #8]
 8008b74:	f023 0203 	bic.w	r2, r3, #3
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	685b      	ldr	r3, [r3, #4]
 8008b7c:	4947      	ldr	r1, [pc, #284]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b82:	f7fd fe4f 	bl	8006824 <HAL_GetTick>
 8008b86:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008b88:	e00a      	b.n	8008ba0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008b8a:	f7fd fe4b 	bl	8006824 <HAL_GetTick>
 8008b8e:	4602      	mov	r2, r0
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	1ad3      	subs	r3, r2, r3
 8008b94:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d901      	bls.n	8008ba0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8008b9c:	2303      	movs	r3, #3
 8008b9e:	e077      	b.n	8008c90 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ba0:	4b3e      	ldr	r3, [pc, #248]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	f003 020c 	and.w	r2, r3, #12
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	009b      	lsls	r3, r3, #2
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d1eb      	bne.n	8008b8a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	2b80      	cmp	r3, #128	; 0x80
 8008bb6:	d105      	bne.n	8008bc4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008bb8:	4b38      	ldr	r3, [pc, #224]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008bba:	689b      	ldr	r3, [r3, #8]
 8008bbc:	4a37      	ldr	r2, [pc, #220]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008bbe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008bc2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f003 0302 	and.w	r3, r3, #2
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d010      	beq.n	8008bf2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	689a      	ldr	r2, [r3, #8]
 8008bd4:	4b31      	ldr	r3, [pc, #196]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008bd6:	689b      	ldr	r3, [r3, #8]
 8008bd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	d208      	bcs.n	8008bf2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008be0:	4b2e      	ldr	r3, [pc, #184]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008be2:	689b      	ldr	r3, [r3, #8]
 8008be4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	689b      	ldr	r3, [r3, #8]
 8008bec:	492b      	ldr	r1, [pc, #172]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008bf2:	4b29      	ldr	r3, [pc, #164]	; (8008c98 <HAL_RCC_ClockConfig+0x25c>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f003 030f 	and.w	r3, r3, #15
 8008bfa:	683a      	ldr	r2, [r7, #0]
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	d210      	bcs.n	8008c22 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c00:	4b25      	ldr	r3, [pc, #148]	; (8008c98 <HAL_RCC_ClockConfig+0x25c>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f023 020f 	bic.w	r2, r3, #15
 8008c08:	4923      	ldr	r1, [pc, #140]	; (8008c98 <HAL_RCC_ClockConfig+0x25c>)
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	4313      	orrs	r3, r2
 8008c0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c10:	4b21      	ldr	r3, [pc, #132]	; (8008c98 <HAL_RCC_ClockConfig+0x25c>)
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f003 030f 	and.w	r3, r3, #15
 8008c18:	683a      	ldr	r2, [r7, #0]
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d001      	beq.n	8008c22 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e036      	b.n	8008c90 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f003 0304 	and.w	r3, r3, #4
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d008      	beq.n	8008c40 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008c2e:	4b1b      	ldr	r3, [pc, #108]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008c30:	689b      	ldr	r3, [r3, #8]
 8008c32:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	68db      	ldr	r3, [r3, #12]
 8008c3a:	4918      	ldr	r1, [pc, #96]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f003 0308 	and.w	r3, r3, #8
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d009      	beq.n	8008c60 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008c4c:	4b13      	ldr	r3, [pc, #76]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008c4e:	689b      	ldr	r3, [r3, #8]
 8008c50:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	691b      	ldr	r3, [r3, #16]
 8008c58:	00db      	lsls	r3, r3, #3
 8008c5a:	4910      	ldr	r1, [pc, #64]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008c5c:	4313      	orrs	r3, r2
 8008c5e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008c60:	f000 f826 	bl	8008cb0 <HAL_RCC_GetSysClockFreq>
 8008c64:	4602      	mov	r2, r0
 8008c66:	4b0d      	ldr	r3, [pc, #52]	; (8008c9c <HAL_RCC_ClockConfig+0x260>)
 8008c68:	689b      	ldr	r3, [r3, #8]
 8008c6a:	091b      	lsrs	r3, r3, #4
 8008c6c:	f003 030f 	and.w	r3, r3, #15
 8008c70:	490c      	ldr	r1, [pc, #48]	; (8008ca4 <HAL_RCC_ClockConfig+0x268>)
 8008c72:	5ccb      	ldrb	r3, [r1, r3]
 8008c74:	f003 031f 	and.w	r3, r3, #31
 8008c78:	fa22 f303 	lsr.w	r3, r2, r3
 8008c7c:	4a0a      	ldr	r2, [pc, #40]	; (8008ca8 <HAL_RCC_ClockConfig+0x26c>)
 8008c7e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008c80:	4b0a      	ldr	r3, [pc, #40]	; (8008cac <HAL_RCC_ClockConfig+0x270>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4618      	mov	r0, r3
 8008c86:	f7fd f977 	bl	8005f78 <HAL_InitTick>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	73fb      	strb	r3, [r7, #15]

  return status;
 8008c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c90:	4618      	mov	r0, r3
 8008c92:	3718      	adds	r7, #24
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bd80      	pop	{r7, pc}
 8008c98:	40022000 	.word	0x40022000
 8008c9c:	40021000 	.word	0x40021000
 8008ca0:	04c4b400 	.word	0x04c4b400
 8008ca4:	08014504 	.word	0x08014504
 8008ca8:	2000003c 	.word	0x2000003c
 8008cac:	20000040 	.word	0x20000040

08008cb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b089      	sub	sp, #36	; 0x24
 8008cb4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	61fb      	str	r3, [r7, #28]
 8008cba:	2300      	movs	r3, #0
 8008cbc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008cbe:	4b3e      	ldr	r3, [pc, #248]	; (8008db8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008cc0:	689b      	ldr	r3, [r3, #8]
 8008cc2:	f003 030c 	and.w	r3, r3, #12
 8008cc6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008cc8:	4b3b      	ldr	r3, [pc, #236]	; (8008db8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008cca:	68db      	ldr	r3, [r3, #12]
 8008ccc:	f003 0303 	and.w	r3, r3, #3
 8008cd0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d005      	beq.n	8008ce4 <HAL_RCC_GetSysClockFreq+0x34>
 8008cd8:	693b      	ldr	r3, [r7, #16]
 8008cda:	2b0c      	cmp	r3, #12
 8008cdc:	d121      	bne.n	8008d22 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	2b01      	cmp	r3, #1
 8008ce2:	d11e      	bne.n	8008d22 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008ce4:	4b34      	ldr	r3, [pc, #208]	; (8008db8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f003 0308 	and.w	r3, r3, #8
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d107      	bne.n	8008d00 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008cf0:	4b31      	ldr	r3, [pc, #196]	; (8008db8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008cf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008cf6:	0a1b      	lsrs	r3, r3, #8
 8008cf8:	f003 030f 	and.w	r3, r3, #15
 8008cfc:	61fb      	str	r3, [r7, #28]
 8008cfe:	e005      	b.n	8008d0c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008d00:	4b2d      	ldr	r3, [pc, #180]	; (8008db8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	091b      	lsrs	r3, r3, #4
 8008d06:	f003 030f 	and.w	r3, r3, #15
 8008d0a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008d0c:	4a2b      	ldr	r2, [pc, #172]	; (8008dbc <HAL_RCC_GetSysClockFreq+0x10c>)
 8008d0e:	69fb      	ldr	r3, [r7, #28]
 8008d10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d14:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d10d      	bne.n	8008d38 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008d1c:	69fb      	ldr	r3, [r7, #28]
 8008d1e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008d20:	e00a      	b.n	8008d38 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	2b04      	cmp	r3, #4
 8008d26:	d102      	bne.n	8008d2e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008d28:	4b25      	ldr	r3, [pc, #148]	; (8008dc0 <HAL_RCC_GetSysClockFreq+0x110>)
 8008d2a:	61bb      	str	r3, [r7, #24]
 8008d2c:	e004      	b.n	8008d38 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	2b08      	cmp	r3, #8
 8008d32:	d101      	bne.n	8008d38 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008d34:	4b23      	ldr	r3, [pc, #140]	; (8008dc4 <HAL_RCC_GetSysClockFreq+0x114>)
 8008d36:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	2b0c      	cmp	r3, #12
 8008d3c:	d134      	bne.n	8008da8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008d3e:	4b1e      	ldr	r3, [pc, #120]	; (8008db8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008d40:	68db      	ldr	r3, [r3, #12]
 8008d42:	f003 0303 	and.w	r3, r3, #3
 8008d46:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	2b02      	cmp	r3, #2
 8008d4c:	d003      	beq.n	8008d56 <HAL_RCC_GetSysClockFreq+0xa6>
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	2b03      	cmp	r3, #3
 8008d52:	d003      	beq.n	8008d5c <HAL_RCC_GetSysClockFreq+0xac>
 8008d54:	e005      	b.n	8008d62 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8008d56:	4b1a      	ldr	r3, [pc, #104]	; (8008dc0 <HAL_RCC_GetSysClockFreq+0x110>)
 8008d58:	617b      	str	r3, [r7, #20]
      break;
 8008d5a:	e005      	b.n	8008d68 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8008d5c:	4b19      	ldr	r3, [pc, #100]	; (8008dc4 <HAL_RCC_GetSysClockFreq+0x114>)
 8008d5e:	617b      	str	r3, [r7, #20]
      break;
 8008d60:	e002      	b.n	8008d68 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8008d62:	69fb      	ldr	r3, [r7, #28]
 8008d64:	617b      	str	r3, [r7, #20]
      break;
 8008d66:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008d68:	4b13      	ldr	r3, [pc, #76]	; (8008db8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008d6a:	68db      	ldr	r3, [r3, #12]
 8008d6c:	091b      	lsrs	r3, r3, #4
 8008d6e:	f003 030f 	and.w	r3, r3, #15
 8008d72:	3301      	adds	r3, #1
 8008d74:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8008d76:	4b10      	ldr	r3, [pc, #64]	; (8008db8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008d78:	68db      	ldr	r3, [r3, #12]
 8008d7a:	0a1b      	lsrs	r3, r3, #8
 8008d7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d80:	697a      	ldr	r2, [r7, #20]
 8008d82:	fb03 f202 	mul.w	r2, r3, r2
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d8c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008d8e:	4b0a      	ldr	r3, [pc, #40]	; (8008db8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008d90:	68db      	ldr	r3, [r3, #12]
 8008d92:	0e5b      	lsrs	r3, r3, #25
 8008d94:	f003 0303 	and.w	r3, r3, #3
 8008d98:	3301      	adds	r3, #1
 8008d9a:	005b      	lsls	r3, r3, #1
 8008d9c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8008d9e:	697a      	ldr	r2, [r7, #20]
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008da6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8008da8:	69bb      	ldr	r3, [r7, #24]
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3724      	adds	r7, #36	; 0x24
 8008dae:	46bd      	mov	sp, r7
 8008db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db4:	4770      	bx	lr
 8008db6:	bf00      	nop
 8008db8:	40021000 	.word	0x40021000
 8008dbc:	0801451c 	.word	0x0801451c
 8008dc0:	00f42400 	.word	0x00f42400
 8008dc4:	007a1200 	.word	0x007a1200

08008dc8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008dcc:	4b03      	ldr	r3, [pc, #12]	; (8008ddc <HAL_RCC_GetHCLKFreq+0x14>)
 8008dce:	681b      	ldr	r3, [r3, #0]
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd8:	4770      	bx	lr
 8008dda:	bf00      	nop
 8008ddc:	2000003c 	.word	0x2000003c

08008de0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008de4:	f7ff fff0 	bl	8008dc8 <HAL_RCC_GetHCLKFreq>
 8008de8:	4602      	mov	r2, r0
 8008dea:	4b06      	ldr	r3, [pc, #24]	; (8008e04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008dec:	689b      	ldr	r3, [r3, #8]
 8008dee:	0a1b      	lsrs	r3, r3, #8
 8008df0:	f003 0307 	and.w	r3, r3, #7
 8008df4:	4904      	ldr	r1, [pc, #16]	; (8008e08 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008df6:	5ccb      	ldrb	r3, [r1, r3]
 8008df8:	f003 031f 	and.w	r3, r3, #31
 8008dfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	bd80      	pop	{r7, pc}
 8008e04:	40021000 	.word	0x40021000
 8008e08:	08014514 	.word	0x08014514

08008e0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008e10:	f7ff ffda 	bl	8008dc8 <HAL_RCC_GetHCLKFreq>
 8008e14:	4602      	mov	r2, r0
 8008e16:	4b06      	ldr	r3, [pc, #24]	; (8008e30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008e18:	689b      	ldr	r3, [r3, #8]
 8008e1a:	0adb      	lsrs	r3, r3, #11
 8008e1c:	f003 0307 	and.w	r3, r3, #7
 8008e20:	4904      	ldr	r1, [pc, #16]	; (8008e34 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008e22:	5ccb      	ldrb	r3, [r1, r3]
 8008e24:	f003 031f 	and.w	r3, r3, #31
 8008e28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	bd80      	pop	{r7, pc}
 8008e30:	40021000 	.word	0x40021000
 8008e34:	08014514 	.word	0x08014514

08008e38 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b083      	sub	sp, #12
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	220f      	movs	r2, #15
 8008e46:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8008e48:	4b12      	ldr	r3, [pc, #72]	; (8008e94 <HAL_RCC_GetClockConfig+0x5c>)
 8008e4a:	689b      	ldr	r3, [r3, #8]
 8008e4c:	f003 0203 	and.w	r2, r3, #3
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8008e54:	4b0f      	ldr	r3, [pc, #60]	; (8008e94 <HAL_RCC_GetClockConfig+0x5c>)
 8008e56:	689b      	ldr	r3, [r3, #8]
 8008e58:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8008e60:	4b0c      	ldr	r3, [pc, #48]	; (8008e94 <HAL_RCC_GetClockConfig+0x5c>)
 8008e62:	689b      	ldr	r3, [r3, #8]
 8008e64:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8008e6c:	4b09      	ldr	r3, [pc, #36]	; (8008e94 <HAL_RCC_GetClockConfig+0x5c>)
 8008e6e:	689b      	ldr	r3, [r3, #8]
 8008e70:	08db      	lsrs	r3, r3, #3
 8008e72:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8008e7a:	4b07      	ldr	r3, [pc, #28]	; (8008e98 <HAL_RCC_GetClockConfig+0x60>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f003 020f 	and.w	r2, r3, #15
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	601a      	str	r2, [r3, #0]
}
 8008e86:	bf00      	nop
 8008e88:	370c      	adds	r7, #12
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr
 8008e92:	bf00      	nop
 8008e94:	40021000 	.word	0x40021000
 8008e98:	40022000 	.word	0x40022000

08008e9c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b086      	sub	sp, #24
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008ea8:	4b27      	ldr	r3, [pc, #156]	; (8008f48 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8008eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008eac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d003      	beq.n	8008ebc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8008eb4:	f7ff f8e4 	bl	8008080 <HAL_PWREx_GetVoltageRange>
 8008eb8:	6178      	str	r0, [r7, #20]
 8008eba:	e014      	b.n	8008ee6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008ebc:	4b22      	ldr	r3, [pc, #136]	; (8008f48 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8008ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ec0:	4a21      	ldr	r2, [pc, #132]	; (8008f48 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8008ec2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ec6:	6593      	str	r3, [r2, #88]	; 0x58
 8008ec8:	4b1f      	ldr	r3, [pc, #124]	; (8008f48 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8008eca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ecc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008ed0:	60fb      	str	r3, [r7, #12]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008ed4:	f7ff f8d4 	bl	8008080 <HAL_PWREx_GetVoltageRange>
 8008ed8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008eda:	4b1b      	ldr	r3, [pc, #108]	; (8008f48 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8008edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ede:	4a1a      	ldr	r2, [pc, #104]	; (8008f48 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8008ee0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008ee4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008eec:	d10b      	bne.n	8008f06 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2b80      	cmp	r3, #128	; 0x80
 8008ef2:	d913      	bls.n	8008f1c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2ba0      	cmp	r3, #160	; 0xa0
 8008ef8:	d902      	bls.n	8008f00 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008efa:	2302      	movs	r3, #2
 8008efc:	613b      	str	r3, [r7, #16]
 8008efe:	e00d      	b.n	8008f1c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008f00:	2301      	movs	r3, #1
 8008f02:	613b      	str	r3, [r7, #16]
 8008f04:	e00a      	b.n	8008f1c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2b7f      	cmp	r3, #127	; 0x7f
 8008f0a:	d902      	bls.n	8008f12 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8008f0c:	2302      	movs	r3, #2
 8008f0e:	613b      	str	r3, [r7, #16]
 8008f10:	e004      	b.n	8008f1c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2b70      	cmp	r3, #112	; 0x70
 8008f16:	d101      	bne.n	8008f1c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008f18:	2301      	movs	r3, #1
 8008f1a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008f1c:	4b0b      	ldr	r3, [pc, #44]	; (8008f4c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f023 020f 	bic.w	r2, r3, #15
 8008f24:	4909      	ldr	r1, [pc, #36]	; (8008f4c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8008f26:	693b      	ldr	r3, [r7, #16]
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008f2c:	4b07      	ldr	r3, [pc, #28]	; (8008f4c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f003 030f 	and.w	r3, r3, #15
 8008f34:	693a      	ldr	r2, [r7, #16]
 8008f36:	429a      	cmp	r2, r3
 8008f38:	d001      	beq.n	8008f3e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	e000      	b.n	8008f40 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8008f3e:	2300      	movs	r3, #0
}
 8008f40:	4618      	mov	r0, r3
 8008f42:	3718      	adds	r7, #24
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}
 8008f48:	40021000 	.word	0x40021000
 8008f4c:	40022000 	.word	0x40022000

08008f50 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b087      	sub	sp, #28
 8008f54:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008f56:	4b2d      	ldr	r3, [pc, #180]	; (800900c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	f003 0303 	and.w	r3, r3, #3
 8008f5e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	2b03      	cmp	r3, #3
 8008f64:	d00b      	beq.n	8008f7e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2b03      	cmp	r3, #3
 8008f6a:	d825      	bhi.n	8008fb8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2b01      	cmp	r3, #1
 8008f70:	d008      	beq.n	8008f84 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	2b02      	cmp	r3, #2
 8008f76:	d11f      	bne.n	8008fb8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8008f78:	4b25      	ldr	r3, [pc, #148]	; (8009010 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8008f7a:	613b      	str	r3, [r7, #16]
    break;
 8008f7c:	e01f      	b.n	8008fbe <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8008f7e:	4b25      	ldr	r3, [pc, #148]	; (8009014 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8008f80:	613b      	str	r3, [r7, #16]
    break;
 8008f82:	e01c      	b.n	8008fbe <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008f84:	4b21      	ldr	r3, [pc, #132]	; (800900c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f003 0308 	and.w	r3, r3, #8
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d107      	bne.n	8008fa0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008f90:	4b1e      	ldr	r3, [pc, #120]	; (800900c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8008f92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008f96:	0a1b      	lsrs	r3, r3, #8
 8008f98:	f003 030f 	and.w	r3, r3, #15
 8008f9c:	617b      	str	r3, [r7, #20]
 8008f9e:	e005      	b.n	8008fac <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008fa0:	4b1a      	ldr	r3, [pc, #104]	; (800900c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	091b      	lsrs	r3, r3, #4
 8008fa6:	f003 030f 	and.w	r3, r3, #15
 8008faa:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8008fac:	4a1a      	ldr	r2, [pc, #104]	; (8009018 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008fb4:	613b      	str	r3, [r7, #16]
    break;
 8008fb6:	e002      	b.n	8008fbe <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	613b      	str	r3, [r7, #16]
    break;
 8008fbc:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008fbe:	4b13      	ldr	r3, [pc, #76]	; (800900c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8008fc0:	68db      	ldr	r3, [r3, #12]
 8008fc2:	091b      	lsrs	r3, r3, #4
 8008fc4:	f003 030f 	and.w	r3, r3, #15
 8008fc8:	3301      	adds	r3, #1
 8008fca:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8008fcc:	4b0f      	ldr	r3, [pc, #60]	; (800900c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8008fce:	68db      	ldr	r3, [r3, #12]
 8008fd0:	0a1b      	lsrs	r3, r3, #8
 8008fd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fd6:	693a      	ldr	r2, [r7, #16]
 8008fd8:	fb03 f202 	mul.w	r2, r3, r2
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fe2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008fe4:	4b09      	ldr	r3, [pc, #36]	; (800900c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8008fe6:	68db      	ldr	r3, [r3, #12]
 8008fe8:	0e5b      	lsrs	r3, r3, #25
 8008fea:	f003 0303 	and.w	r3, r3, #3
 8008fee:	3301      	adds	r3, #1
 8008ff0:	005b      	lsls	r3, r3, #1
 8008ff2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8008ff4:	693a      	ldr	r2, [r7, #16]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ffc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8008ffe:	683b      	ldr	r3, [r7, #0]
}
 8009000:	4618      	mov	r0, r3
 8009002:	371c      	adds	r7, #28
 8009004:	46bd      	mov	sp, r7
 8009006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900a:	4770      	bx	lr
 800900c:	40021000 	.word	0x40021000
 8009010:	00f42400 	.word	0x00f42400
 8009014:	007a1200 	.word	0x007a1200
 8009018:	0801451c 	.word	0x0801451c

0800901c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b086      	sub	sp, #24
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009024:	2300      	movs	r3, #0
 8009026:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009028:	2300      	movs	r3, #0
 800902a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009034:	2b00      	cmp	r3, #0
 8009036:	d040      	beq.n	80090ba <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800903c:	2b80      	cmp	r3, #128	; 0x80
 800903e:	d02a      	beq.n	8009096 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009040:	2b80      	cmp	r3, #128	; 0x80
 8009042:	d825      	bhi.n	8009090 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8009044:	2b60      	cmp	r3, #96	; 0x60
 8009046:	d026      	beq.n	8009096 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009048:	2b60      	cmp	r3, #96	; 0x60
 800904a:	d821      	bhi.n	8009090 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800904c:	2b40      	cmp	r3, #64	; 0x40
 800904e:	d006      	beq.n	800905e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8009050:	2b40      	cmp	r3, #64	; 0x40
 8009052:	d81d      	bhi.n	8009090 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8009054:	2b00      	cmp	r3, #0
 8009056:	d009      	beq.n	800906c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8009058:	2b20      	cmp	r3, #32
 800905a:	d010      	beq.n	800907e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800905c:	e018      	b.n	8009090 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800905e:	4b89      	ldr	r3, [pc, #548]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009060:	68db      	ldr	r3, [r3, #12]
 8009062:	4a88      	ldr	r2, [pc, #544]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009064:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009068:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800906a:	e015      	b.n	8009098 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	3304      	adds	r3, #4
 8009070:	2100      	movs	r1, #0
 8009072:	4618      	mov	r0, r3
 8009074:	f000 fb02 	bl	800967c <RCCEx_PLLSAI1_Config>
 8009078:	4603      	mov	r3, r0
 800907a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800907c:	e00c      	b.n	8009098 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	3320      	adds	r3, #32
 8009082:	2100      	movs	r1, #0
 8009084:	4618      	mov	r0, r3
 8009086:	f000 fbed 	bl	8009864 <RCCEx_PLLSAI2_Config>
 800908a:	4603      	mov	r3, r0
 800908c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800908e:	e003      	b.n	8009098 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009090:	2301      	movs	r3, #1
 8009092:	74fb      	strb	r3, [r7, #19]
      break;
 8009094:	e000      	b.n	8009098 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8009096:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009098:	7cfb      	ldrb	r3, [r7, #19]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d10b      	bne.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800909e:	4b79      	ldr	r3, [pc, #484]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80090a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80090a4:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80090ac:	4975      	ldr	r1, [pc, #468]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80090ae:	4313      	orrs	r3, r2
 80090b0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80090b4:	e001      	b.n	80090ba <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090b6:	7cfb      	ldrb	r3, [r7, #19]
 80090b8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d047      	beq.n	8009156 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80090ce:	d030      	beq.n	8009132 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80090d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80090d4:	d82a      	bhi.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80090d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80090da:	d02a      	beq.n	8009132 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80090dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80090e0:	d824      	bhi.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80090e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090e6:	d008      	beq.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0xde>
 80090e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090ec:	d81e      	bhi.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d00a      	beq.n	8009108 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80090f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80090f6:	d010      	beq.n	800911a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80090f8:	e018      	b.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80090fa:	4b62      	ldr	r3, [pc, #392]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80090fc:	68db      	ldr	r3, [r3, #12]
 80090fe:	4a61      	ldr	r2, [pc, #388]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009100:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009104:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009106:	e015      	b.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	3304      	adds	r3, #4
 800910c:	2100      	movs	r1, #0
 800910e:	4618      	mov	r0, r3
 8009110:	f000 fab4 	bl	800967c <RCCEx_PLLSAI1_Config>
 8009114:	4603      	mov	r3, r0
 8009116:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009118:	e00c      	b.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	3320      	adds	r3, #32
 800911e:	2100      	movs	r1, #0
 8009120:	4618      	mov	r0, r3
 8009122:	f000 fb9f 	bl	8009864 <RCCEx_PLLSAI2_Config>
 8009126:	4603      	mov	r3, r0
 8009128:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800912a:	e003      	b.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800912c:	2301      	movs	r3, #1
 800912e:	74fb      	strb	r3, [r7, #19]
      break;
 8009130:	e000      	b.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8009132:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009134:	7cfb      	ldrb	r3, [r7, #19]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d10b      	bne.n	8009152 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800913a:	4b52      	ldr	r3, [pc, #328]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800913c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009140:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009148:	494e      	ldr	r1, [pc, #312]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800914a:	4313      	orrs	r3, r2
 800914c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8009150:	e001      	b.n	8009156 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009152:	7cfb      	ldrb	r3, [r7, #19]
 8009154:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800915e:	2b00      	cmp	r3, #0
 8009160:	f000 809f 	beq.w	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009164:	2300      	movs	r3, #0
 8009166:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009168:	4b46      	ldr	r3, [pc, #280]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800916a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800916c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009170:	2b00      	cmp	r3, #0
 8009172:	d101      	bne.n	8009178 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8009174:	2301      	movs	r3, #1
 8009176:	e000      	b.n	800917a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8009178:	2300      	movs	r3, #0
 800917a:	2b00      	cmp	r3, #0
 800917c:	d00d      	beq.n	800919a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800917e:	4b41      	ldr	r3, [pc, #260]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009182:	4a40      	ldr	r2, [pc, #256]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009184:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009188:	6593      	str	r3, [r2, #88]	; 0x58
 800918a:	4b3e      	ldr	r3, [pc, #248]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800918c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800918e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009192:	60bb      	str	r3, [r7, #8]
 8009194:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009196:	2301      	movs	r3, #1
 8009198:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800919a:	4b3b      	ldr	r3, [pc, #236]	; (8009288 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	4a3a      	ldr	r2, [pc, #232]	; (8009288 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80091a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80091a4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80091a6:	f7fd fb3d 	bl	8006824 <HAL_GetTick>
 80091aa:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80091ac:	e009      	b.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80091ae:	f7fd fb39 	bl	8006824 <HAL_GetTick>
 80091b2:	4602      	mov	r2, r0
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	1ad3      	subs	r3, r2, r3
 80091b8:	2b02      	cmp	r3, #2
 80091ba:	d902      	bls.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80091bc:	2303      	movs	r3, #3
 80091be:	74fb      	strb	r3, [r7, #19]
        break;
 80091c0:	e005      	b.n	80091ce <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80091c2:	4b31      	ldr	r3, [pc, #196]	; (8009288 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d0ef      	beq.n	80091ae <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80091ce:	7cfb      	ldrb	r3, [r7, #19]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d15b      	bne.n	800928c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80091d4:	4b2b      	ldr	r3, [pc, #172]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80091d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80091de:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80091e0:	697b      	ldr	r3, [r7, #20]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d01f      	beq.n	8009226 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091ec:	697a      	ldr	r2, [r7, #20]
 80091ee:	429a      	cmp	r2, r3
 80091f0:	d019      	beq.n	8009226 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80091f2:	4b24      	ldr	r3, [pc, #144]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80091f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80091fc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80091fe:	4b21      	ldr	r3, [pc, #132]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009200:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009204:	4a1f      	ldr	r2, [pc, #124]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009206:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800920a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800920e:	4b1d      	ldr	r3, [pc, #116]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009210:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009214:	4a1b      	ldr	r2, [pc, #108]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009216:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800921a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800921e:	4a19      	ldr	r2, [pc, #100]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	f003 0301 	and.w	r3, r3, #1
 800922c:	2b00      	cmp	r3, #0
 800922e:	d016      	beq.n	800925e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009230:	f7fd faf8 	bl	8006824 <HAL_GetTick>
 8009234:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009236:	e00b      	b.n	8009250 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009238:	f7fd faf4 	bl	8006824 <HAL_GetTick>
 800923c:	4602      	mov	r2, r0
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	1ad3      	subs	r3, r2, r3
 8009242:	f241 3288 	movw	r2, #5000	; 0x1388
 8009246:	4293      	cmp	r3, r2
 8009248:	d902      	bls.n	8009250 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800924a:	2303      	movs	r3, #3
 800924c:	74fb      	strb	r3, [r7, #19]
            break;
 800924e:	e006      	b.n	800925e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009250:	4b0c      	ldr	r3, [pc, #48]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009252:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009256:	f003 0302 	and.w	r3, r3, #2
 800925a:	2b00      	cmp	r3, #0
 800925c:	d0ec      	beq.n	8009238 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800925e:	7cfb      	ldrb	r3, [r7, #19]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d10c      	bne.n	800927e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009264:	4b07      	ldr	r3, [pc, #28]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800926a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009274:	4903      	ldr	r1, [pc, #12]	; (8009284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009276:	4313      	orrs	r3, r2
 8009278:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800927c:	e008      	b.n	8009290 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800927e:	7cfb      	ldrb	r3, [r7, #19]
 8009280:	74bb      	strb	r3, [r7, #18]
 8009282:	e005      	b.n	8009290 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8009284:	40021000 	.word	0x40021000
 8009288:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800928c:	7cfb      	ldrb	r3, [r7, #19]
 800928e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009290:	7c7b      	ldrb	r3, [r7, #17]
 8009292:	2b01      	cmp	r3, #1
 8009294:	d105      	bne.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009296:	4ba0      	ldr	r3, [pc, #640]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800929a:	4a9f      	ldr	r2, [pc, #636]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800929c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80092a0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f003 0301 	and.w	r3, r3, #1
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d00a      	beq.n	80092c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80092ae:	4b9a      	ldr	r3, [pc, #616]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80092b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092b4:	f023 0203 	bic.w	r2, r3, #3
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092bc:	4996      	ldr	r1, [pc, #600]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80092be:	4313      	orrs	r3, r2
 80092c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f003 0302 	and.w	r3, r3, #2
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d00a      	beq.n	80092e6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80092d0:	4b91      	ldr	r3, [pc, #580]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80092d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092d6:	f023 020c 	bic.w	r2, r3, #12
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092de:	498e      	ldr	r1, [pc, #568]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80092e0:	4313      	orrs	r3, r2
 80092e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f003 0304 	and.w	r3, r3, #4
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d00a      	beq.n	8009308 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80092f2:	4b89      	ldr	r3, [pc, #548]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80092f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092f8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009300:	4985      	ldr	r1, [pc, #532]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009302:	4313      	orrs	r3, r2
 8009304:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	f003 0308 	and.w	r3, r3, #8
 8009310:	2b00      	cmp	r3, #0
 8009312:	d00a      	beq.n	800932a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009314:	4b80      	ldr	r3, [pc, #512]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800931a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009322:	497d      	ldr	r1, [pc, #500]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009324:	4313      	orrs	r3, r2
 8009326:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f003 0310 	and.w	r3, r3, #16
 8009332:	2b00      	cmp	r3, #0
 8009334:	d00a      	beq.n	800934c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009336:	4b78      	ldr	r3, [pc, #480]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009338:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800933c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009344:	4974      	ldr	r1, [pc, #464]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009346:	4313      	orrs	r3, r2
 8009348:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f003 0320 	and.w	r3, r3, #32
 8009354:	2b00      	cmp	r3, #0
 8009356:	d00a      	beq.n	800936e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009358:	4b6f      	ldr	r3, [pc, #444]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800935a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800935e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009366:	496c      	ldr	r1, [pc, #432]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009368:	4313      	orrs	r3, r2
 800936a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009376:	2b00      	cmp	r3, #0
 8009378:	d00a      	beq.n	8009390 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800937a:	4b67      	ldr	r3, [pc, #412]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800937c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009380:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009388:	4963      	ldr	r1, [pc, #396]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800938a:	4313      	orrs	r3, r2
 800938c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009398:	2b00      	cmp	r3, #0
 800939a:	d00a      	beq.n	80093b2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800939c:	4b5e      	ldr	r3, [pc, #376]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800939e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093a2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80093aa:	495b      	ldr	r1, [pc, #364]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80093ac:	4313      	orrs	r3, r2
 80093ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d00a      	beq.n	80093d4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80093be:	4b56      	ldr	r3, [pc, #344]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80093c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093c4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093cc:	4952      	ldr	r1, [pc, #328]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80093ce:	4313      	orrs	r3, r2
 80093d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d00a      	beq.n	80093f6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80093e0:	4b4d      	ldr	r3, [pc, #308]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80093e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093e6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093ee:	494a      	ldr	r1, [pc, #296]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80093f0:	4313      	orrs	r3, r2
 80093f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d00a      	beq.n	8009418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009402:	4b45      	ldr	r3, [pc, #276]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009404:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009408:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009410:	4941      	ldr	r1, [pc, #260]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009412:	4313      	orrs	r3, r2
 8009414:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009420:	2b00      	cmp	r3, #0
 8009422:	d00a      	beq.n	800943a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009424:	4b3c      	ldr	r3, [pc, #240]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009426:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800942a:	f023 0203 	bic.w	r2, r3, #3
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009432:	4939      	ldr	r1, [pc, #228]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009434:	4313      	orrs	r3, r2
 8009436:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009442:	2b00      	cmp	r3, #0
 8009444:	d028      	beq.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009446:	4b34      	ldr	r3, [pc, #208]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009448:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800944c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009454:	4930      	ldr	r1, [pc, #192]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009456:	4313      	orrs	r3, r2
 8009458:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009460:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009464:	d106      	bne.n	8009474 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009466:	4b2c      	ldr	r3, [pc, #176]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009468:	68db      	ldr	r3, [r3, #12]
 800946a:	4a2b      	ldr	r2, [pc, #172]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800946c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009470:	60d3      	str	r3, [r2, #12]
 8009472:	e011      	b.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009478:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800947c:	d10c      	bne.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	3304      	adds	r3, #4
 8009482:	2101      	movs	r1, #1
 8009484:	4618      	mov	r0, r3
 8009486:	f000 f8f9 	bl	800967c <RCCEx_PLLSAI1_Config>
 800948a:	4603      	mov	r3, r0
 800948c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800948e:	7cfb      	ldrb	r3, [r7, #19]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d001      	beq.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8009494:	7cfb      	ldrb	r3, [r7, #19]
 8009496:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d04d      	beq.n	8009540 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80094a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80094ac:	d108      	bne.n	80094c0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80094ae:	4b1a      	ldr	r3, [pc, #104]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80094b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80094b4:	4a18      	ldr	r2, [pc, #96]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80094b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80094ba:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80094be:	e012      	b.n	80094e6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80094c0:	4b15      	ldr	r3, [pc, #84]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80094c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80094c6:	4a14      	ldr	r2, [pc, #80]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80094c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80094cc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80094d0:	4b11      	ldr	r3, [pc, #68]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80094d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094d6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80094de:	490e      	ldr	r1, [pc, #56]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80094e0:	4313      	orrs	r3, r2
 80094e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80094ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80094ee:	d106      	bne.n	80094fe <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80094f0:	4b09      	ldr	r3, [pc, #36]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80094f2:	68db      	ldr	r3, [r3, #12]
 80094f4:	4a08      	ldr	r2, [pc, #32]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80094f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80094fa:	60d3      	str	r3, [r2, #12]
 80094fc:	e020      	b.n	8009540 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009502:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009506:	d109      	bne.n	800951c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009508:	4b03      	ldr	r3, [pc, #12]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800950a:	68db      	ldr	r3, [r3, #12]
 800950c:	4a02      	ldr	r2, [pc, #8]	; (8009518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800950e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009512:	60d3      	str	r3, [r2, #12]
 8009514:	e014      	b.n	8009540 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8009516:	bf00      	nop
 8009518:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009520:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009524:	d10c      	bne.n	8009540 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	3304      	adds	r3, #4
 800952a:	2101      	movs	r1, #1
 800952c:	4618      	mov	r0, r3
 800952e:	f000 f8a5 	bl	800967c <RCCEx_PLLSAI1_Config>
 8009532:	4603      	mov	r3, r0
 8009534:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009536:	7cfb      	ldrb	r3, [r7, #19]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d001      	beq.n	8009540 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800953c:	7cfb      	ldrb	r3, [r7, #19]
 800953e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009548:	2b00      	cmp	r3, #0
 800954a:	d028      	beq.n	800959e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800954c:	4b4a      	ldr	r3, [pc, #296]	; (8009678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800954e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009552:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800955a:	4947      	ldr	r1, [pc, #284]	; (8009678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800955c:	4313      	orrs	r3, r2
 800955e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009566:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800956a:	d106      	bne.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800956c:	4b42      	ldr	r3, [pc, #264]	; (8009678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800956e:	68db      	ldr	r3, [r3, #12]
 8009570:	4a41      	ldr	r2, [pc, #260]	; (8009678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009572:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009576:	60d3      	str	r3, [r2, #12]
 8009578:	e011      	b.n	800959e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800957e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009582:	d10c      	bne.n	800959e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	3304      	adds	r3, #4
 8009588:	2101      	movs	r1, #1
 800958a:	4618      	mov	r0, r3
 800958c:	f000 f876 	bl	800967c <RCCEx_PLLSAI1_Config>
 8009590:	4603      	mov	r3, r0
 8009592:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009594:	7cfb      	ldrb	r3, [r7, #19]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d001      	beq.n	800959e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800959a:	7cfb      	ldrb	r3, [r7, #19]
 800959c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d01e      	beq.n	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80095aa:	4b33      	ldr	r3, [pc, #204]	; (8009678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80095ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095b0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80095ba:	492f      	ldr	r1, [pc, #188]	; (8009678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80095bc:	4313      	orrs	r3, r2
 80095be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80095c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80095cc:	d10c      	bne.n	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	3304      	adds	r3, #4
 80095d2:	2102      	movs	r1, #2
 80095d4:	4618      	mov	r0, r3
 80095d6:	f000 f851 	bl	800967c <RCCEx_PLLSAI1_Config>
 80095da:	4603      	mov	r3, r0
 80095dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80095de:	7cfb      	ldrb	r3, [r7, #19]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d001      	beq.n	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80095e4:	7cfb      	ldrb	r3, [r7, #19]
 80095e6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d00b      	beq.n	800960c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80095f4:	4b20      	ldr	r3, [pc, #128]	; (8009678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80095f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80095fa:	f023 0204 	bic.w	r2, r3, #4
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009604:	491c      	ldr	r1, [pc, #112]	; (8009678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009606:	4313      	orrs	r3, r2
 8009608:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009614:	2b00      	cmp	r3, #0
 8009616:	d00b      	beq.n	8009630 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8009618:	4b17      	ldr	r3, [pc, #92]	; (8009678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800961a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800961e:	f023 0218 	bic.w	r2, r3, #24
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009628:	4913      	ldr	r1, [pc, #76]	; (8009678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800962a:	4313      	orrs	r3, r2
 800962c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009638:	2b00      	cmp	r3, #0
 800963a:	d017      	beq.n	800966c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800963c:	4b0e      	ldr	r3, [pc, #56]	; (8009678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800963e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009642:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800964c:	490a      	ldr	r1, [pc, #40]	; (8009678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800964e:	4313      	orrs	r3, r2
 8009650:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800965a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800965e:	d105      	bne.n	800966c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009660:	4b05      	ldr	r3, [pc, #20]	; (8009678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009662:	68db      	ldr	r3, [r3, #12]
 8009664:	4a04      	ldr	r2, [pc, #16]	; (8009678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009666:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800966a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800966c:	7cbb      	ldrb	r3, [r7, #18]
}
 800966e:	4618      	mov	r0, r3
 8009670:	3718      	adds	r7, #24
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop
 8009678:	40021000 	.word	0x40021000

0800967c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
 8009684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009686:	2300      	movs	r3, #0
 8009688:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800968a:	4b72      	ldr	r3, [pc, #456]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 800968c:	68db      	ldr	r3, [r3, #12]
 800968e:	f003 0303 	and.w	r3, r3, #3
 8009692:	2b00      	cmp	r3, #0
 8009694:	d00e      	beq.n	80096b4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8009696:	4b6f      	ldr	r3, [pc, #444]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8009698:	68db      	ldr	r3, [r3, #12]
 800969a:	f003 0203 	and.w	r2, r3, #3
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	429a      	cmp	r2, r3
 80096a4:	d103      	bne.n	80096ae <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
       ||
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d142      	bne.n	8009734 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80096ae:	2301      	movs	r3, #1
 80096b0:	73fb      	strb	r3, [r7, #15]
 80096b2:	e03f      	b.n	8009734 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	2b03      	cmp	r3, #3
 80096ba:	d018      	beq.n	80096ee <RCCEx_PLLSAI1_Config+0x72>
 80096bc:	2b03      	cmp	r3, #3
 80096be:	d825      	bhi.n	800970c <RCCEx_PLLSAI1_Config+0x90>
 80096c0:	2b01      	cmp	r3, #1
 80096c2:	d002      	beq.n	80096ca <RCCEx_PLLSAI1_Config+0x4e>
 80096c4:	2b02      	cmp	r3, #2
 80096c6:	d009      	beq.n	80096dc <RCCEx_PLLSAI1_Config+0x60>
 80096c8:	e020      	b.n	800970c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80096ca:	4b62      	ldr	r3, [pc, #392]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f003 0302 	and.w	r3, r3, #2
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d11d      	bne.n	8009712 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80096d6:	2301      	movs	r3, #1
 80096d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80096da:	e01a      	b.n	8009712 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80096dc:	4b5d      	ldr	r3, [pc, #372]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d116      	bne.n	8009716 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80096e8:	2301      	movs	r3, #1
 80096ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80096ec:	e013      	b.n	8009716 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80096ee:	4b59      	ldr	r3, [pc, #356]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d10f      	bne.n	800971a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80096fa:	4b56      	ldr	r3, [pc, #344]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009702:	2b00      	cmp	r3, #0
 8009704:	d109      	bne.n	800971a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8009706:	2301      	movs	r3, #1
 8009708:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800970a:	e006      	b.n	800971a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800970c:	2301      	movs	r3, #1
 800970e:	73fb      	strb	r3, [r7, #15]
      break;
 8009710:	e004      	b.n	800971c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8009712:	bf00      	nop
 8009714:	e002      	b.n	800971c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8009716:	bf00      	nop
 8009718:	e000      	b.n	800971c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800971a:	bf00      	nop
    }

    if(status == HAL_OK)
 800971c:	7bfb      	ldrb	r3, [r7, #15]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d108      	bne.n	8009734 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8009722:	4b4c      	ldr	r3, [pc, #304]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8009724:	68db      	ldr	r3, [r3, #12]
 8009726:	f023 0203 	bic.w	r2, r3, #3
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	4949      	ldr	r1, [pc, #292]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8009730:	4313      	orrs	r3, r2
 8009732:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8009734:	7bfb      	ldrb	r3, [r7, #15]
 8009736:	2b00      	cmp	r3, #0
 8009738:	f040 8086 	bne.w	8009848 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800973c:	4b45      	ldr	r3, [pc, #276]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	4a44      	ldr	r2, [pc, #272]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8009742:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009746:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009748:	f7fd f86c 	bl	8006824 <HAL_GetTick>
 800974c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800974e:	e009      	b.n	8009764 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009750:	f7fd f868 	bl	8006824 <HAL_GetTick>
 8009754:	4602      	mov	r2, r0
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	1ad3      	subs	r3, r2, r3
 800975a:	2b02      	cmp	r3, #2
 800975c:	d902      	bls.n	8009764 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800975e:	2303      	movs	r3, #3
 8009760:	73fb      	strb	r3, [r7, #15]
        break;
 8009762:	e005      	b.n	8009770 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009764:	4b3b      	ldr	r3, [pc, #236]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800976c:	2b00      	cmp	r3, #0
 800976e:	d1ef      	bne.n	8009750 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8009770:	7bfb      	ldrb	r3, [r7, #15]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d168      	bne.n	8009848 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d113      	bne.n	80097a4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800977c:	4b35      	ldr	r3, [pc, #212]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 800977e:	691a      	ldr	r2, [r3, #16]
 8009780:	4b35      	ldr	r3, [pc, #212]	; (8009858 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009782:	4013      	ands	r3, r2
 8009784:	687a      	ldr	r2, [r7, #4]
 8009786:	6892      	ldr	r2, [r2, #8]
 8009788:	0211      	lsls	r1, r2, #8
 800978a:	687a      	ldr	r2, [r7, #4]
 800978c:	68d2      	ldr	r2, [r2, #12]
 800978e:	06d2      	lsls	r2, r2, #27
 8009790:	4311      	orrs	r1, r2
 8009792:	687a      	ldr	r2, [r7, #4]
 8009794:	6852      	ldr	r2, [r2, #4]
 8009796:	3a01      	subs	r2, #1
 8009798:	0112      	lsls	r2, r2, #4
 800979a:	430a      	orrs	r2, r1
 800979c:	492d      	ldr	r1, [pc, #180]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 800979e:	4313      	orrs	r3, r2
 80097a0:	610b      	str	r3, [r1, #16]
 80097a2:	e02d      	b.n	8009800 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	2b01      	cmp	r3, #1
 80097a8:	d115      	bne.n	80097d6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80097aa:	4b2a      	ldr	r3, [pc, #168]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80097ac:	691a      	ldr	r2, [r3, #16]
 80097ae:	4b2b      	ldr	r3, [pc, #172]	; (800985c <RCCEx_PLLSAI1_Config+0x1e0>)
 80097b0:	4013      	ands	r3, r2
 80097b2:	687a      	ldr	r2, [r7, #4]
 80097b4:	6892      	ldr	r2, [r2, #8]
 80097b6:	0211      	lsls	r1, r2, #8
 80097b8:	687a      	ldr	r2, [r7, #4]
 80097ba:	6912      	ldr	r2, [r2, #16]
 80097bc:	0852      	lsrs	r2, r2, #1
 80097be:	3a01      	subs	r2, #1
 80097c0:	0552      	lsls	r2, r2, #21
 80097c2:	4311      	orrs	r1, r2
 80097c4:	687a      	ldr	r2, [r7, #4]
 80097c6:	6852      	ldr	r2, [r2, #4]
 80097c8:	3a01      	subs	r2, #1
 80097ca:	0112      	lsls	r2, r2, #4
 80097cc:	430a      	orrs	r2, r1
 80097ce:	4921      	ldr	r1, [pc, #132]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80097d0:	4313      	orrs	r3, r2
 80097d2:	610b      	str	r3, [r1, #16]
 80097d4:	e014      	b.n	8009800 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80097d6:	4b1f      	ldr	r3, [pc, #124]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80097d8:	691a      	ldr	r2, [r3, #16]
 80097da:	4b21      	ldr	r3, [pc, #132]	; (8009860 <RCCEx_PLLSAI1_Config+0x1e4>)
 80097dc:	4013      	ands	r3, r2
 80097de:	687a      	ldr	r2, [r7, #4]
 80097e0:	6892      	ldr	r2, [r2, #8]
 80097e2:	0211      	lsls	r1, r2, #8
 80097e4:	687a      	ldr	r2, [r7, #4]
 80097e6:	6952      	ldr	r2, [r2, #20]
 80097e8:	0852      	lsrs	r2, r2, #1
 80097ea:	3a01      	subs	r2, #1
 80097ec:	0652      	lsls	r2, r2, #25
 80097ee:	4311      	orrs	r1, r2
 80097f0:	687a      	ldr	r2, [r7, #4]
 80097f2:	6852      	ldr	r2, [r2, #4]
 80097f4:	3a01      	subs	r2, #1
 80097f6:	0112      	lsls	r2, r2, #4
 80097f8:	430a      	orrs	r2, r1
 80097fa:	4916      	ldr	r1, [pc, #88]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80097fc:	4313      	orrs	r3, r2
 80097fe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8009800:	4b14      	ldr	r3, [pc, #80]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4a13      	ldr	r2, [pc, #76]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8009806:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800980a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800980c:	f7fd f80a 	bl	8006824 <HAL_GetTick>
 8009810:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8009812:	e009      	b.n	8009828 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009814:	f7fd f806 	bl	8006824 <HAL_GetTick>
 8009818:	4602      	mov	r2, r0
 800981a:	68bb      	ldr	r3, [r7, #8]
 800981c:	1ad3      	subs	r3, r2, r3
 800981e:	2b02      	cmp	r3, #2
 8009820:	d902      	bls.n	8009828 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8009822:	2303      	movs	r3, #3
 8009824:	73fb      	strb	r3, [r7, #15]
          break;
 8009826:	e005      	b.n	8009834 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8009828:	4b0a      	ldr	r3, [pc, #40]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009830:	2b00      	cmp	r3, #0
 8009832:	d0ef      	beq.n	8009814 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8009834:	7bfb      	ldrb	r3, [r7, #15]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d106      	bne.n	8009848 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800983a:	4b06      	ldr	r3, [pc, #24]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 800983c:	691a      	ldr	r2, [r3, #16]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	699b      	ldr	r3, [r3, #24]
 8009842:	4904      	ldr	r1, [pc, #16]	; (8009854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8009844:	4313      	orrs	r3, r2
 8009846:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8009848:	7bfb      	ldrb	r3, [r7, #15]
}
 800984a:	4618      	mov	r0, r3
 800984c:	3710      	adds	r7, #16
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}
 8009852:	bf00      	nop
 8009854:	40021000 	.word	0x40021000
 8009858:	07ff800f 	.word	0x07ff800f
 800985c:	ff9f800f 	.word	0xff9f800f
 8009860:	f9ff800f 	.word	0xf9ff800f

08009864 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b084      	sub	sp, #16
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
 800986c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800986e:	2300      	movs	r3, #0
 8009870:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8009872:	4b72      	ldr	r3, [pc, #456]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8009874:	68db      	ldr	r3, [r3, #12]
 8009876:	f003 0303 	and.w	r3, r3, #3
 800987a:	2b00      	cmp	r3, #0
 800987c:	d00e      	beq.n	800989c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800987e:	4b6f      	ldr	r3, [pc, #444]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8009880:	68db      	ldr	r3, [r3, #12]
 8009882:	f003 0203 	and.w	r2, r3, #3
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	429a      	cmp	r2, r3
 800988c:	d103      	bne.n	8009896 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
       ||
 8009892:	2b00      	cmp	r3, #0
 8009894:	d142      	bne.n	800991c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8009896:	2301      	movs	r3, #1
 8009898:	73fb      	strb	r3, [r7, #15]
 800989a:	e03f      	b.n	800991c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	2b03      	cmp	r3, #3
 80098a2:	d018      	beq.n	80098d6 <RCCEx_PLLSAI2_Config+0x72>
 80098a4:	2b03      	cmp	r3, #3
 80098a6:	d825      	bhi.n	80098f4 <RCCEx_PLLSAI2_Config+0x90>
 80098a8:	2b01      	cmp	r3, #1
 80098aa:	d002      	beq.n	80098b2 <RCCEx_PLLSAI2_Config+0x4e>
 80098ac:	2b02      	cmp	r3, #2
 80098ae:	d009      	beq.n	80098c4 <RCCEx_PLLSAI2_Config+0x60>
 80098b0:	e020      	b.n	80098f4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80098b2:	4b62      	ldr	r3, [pc, #392]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	f003 0302 	and.w	r3, r3, #2
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d11d      	bne.n	80098fa <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80098be:	2301      	movs	r3, #1
 80098c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80098c2:	e01a      	b.n	80098fa <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80098c4:	4b5d      	ldr	r3, [pc, #372]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d116      	bne.n	80098fe <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80098d0:	2301      	movs	r3, #1
 80098d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80098d4:	e013      	b.n	80098fe <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80098d6:	4b59      	ldr	r3, [pc, #356]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d10f      	bne.n	8009902 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80098e2:	4b56      	ldr	r3, [pc, #344]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d109      	bne.n	8009902 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80098ee:	2301      	movs	r3, #1
 80098f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80098f2:	e006      	b.n	8009902 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80098f4:	2301      	movs	r3, #1
 80098f6:	73fb      	strb	r3, [r7, #15]
      break;
 80098f8:	e004      	b.n	8009904 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80098fa:	bf00      	nop
 80098fc:	e002      	b.n	8009904 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80098fe:	bf00      	nop
 8009900:	e000      	b.n	8009904 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8009902:	bf00      	nop
    }

    if(status == HAL_OK)
 8009904:	7bfb      	ldrb	r3, [r7, #15]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d108      	bne.n	800991c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800990a:	4b4c      	ldr	r3, [pc, #304]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 800990c:	68db      	ldr	r3, [r3, #12]
 800990e:	f023 0203 	bic.w	r2, r3, #3
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4949      	ldr	r1, [pc, #292]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8009918:	4313      	orrs	r3, r2
 800991a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800991c:	7bfb      	ldrb	r3, [r7, #15]
 800991e:	2b00      	cmp	r3, #0
 8009920:	f040 8086 	bne.w	8009a30 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8009924:	4b45      	ldr	r3, [pc, #276]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a44      	ldr	r2, [pc, #272]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 800992a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800992e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009930:	f7fc ff78 	bl	8006824 <HAL_GetTick>
 8009934:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8009936:	e009      	b.n	800994c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8009938:	f7fc ff74 	bl	8006824 <HAL_GetTick>
 800993c:	4602      	mov	r2, r0
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	1ad3      	subs	r3, r2, r3
 8009942:	2b02      	cmp	r3, #2
 8009944:	d902      	bls.n	800994c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8009946:	2303      	movs	r3, #3
 8009948:	73fb      	strb	r3, [r7, #15]
        break;
 800994a:	e005      	b.n	8009958 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800994c:	4b3b      	ldr	r3, [pc, #236]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009954:	2b00      	cmp	r3, #0
 8009956:	d1ef      	bne.n	8009938 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8009958:	7bfb      	ldrb	r3, [r7, #15]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d168      	bne.n	8009a30 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d113      	bne.n	800998c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8009964:	4b35      	ldr	r3, [pc, #212]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8009966:	695a      	ldr	r2, [r3, #20]
 8009968:	4b35      	ldr	r3, [pc, #212]	; (8009a40 <RCCEx_PLLSAI2_Config+0x1dc>)
 800996a:	4013      	ands	r3, r2
 800996c:	687a      	ldr	r2, [r7, #4]
 800996e:	6892      	ldr	r2, [r2, #8]
 8009970:	0211      	lsls	r1, r2, #8
 8009972:	687a      	ldr	r2, [r7, #4]
 8009974:	68d2      	ldr	r2, [r2, #12]
 8009976:	06d2      	lsls	r2, r2, #27
 8009978:	4311      	orrs	r1, r2
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	6852      	ldr	r2, [r2, #4]
 800997e:	3a01      	subs	r2, #1
 8009980:	0112      	lsls	r2, r2, #4
 8009982:	430a      	orrs	r2, r1
 8009984:	492d      	ldr	r1, [pc, #180]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8009986:	4313      	orrs	r3, r2
 8009988:	614b      	str	r3, [r1, #20]
 800998a:	e02d      	b.n	80099e8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	2b01      	cmp	r3, #1
 8009990:	d115      	bne.n	80099be <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8009992:	4b2a      	ldr	r3, [pc, #168]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8009994:	695a      	ldr	r2, [r3, #20]
 8009996:	4b2b      	ldr	r3, [pc, #172]	; (8009a44 <RCCEx_PLLSAI2_Config+0x1e0>)
 8009998:	4013      	ands	r3, r2
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	6892      	ldr	r2, [r2, #8]
 800999e:	0211      	lsls	r1, r2, #8
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	6912      	ldr	r2, [r2, #16]
 80099a4:	0852      	lsrs	r2, r2, #1
 80099a6:	3a01      	subs	r2, #1
 80099a8:	0552      	lsls	r2, r2, #21
 80099aa:	4311      	orrs	r1, r2
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	6852      	ldr	r2, [r2, #4]
 80099b0:	3a01      	subs	r2, #1
 80099b2:	0112      	lsls	r2, r2, #4
 80099b4:	430a      	orrs	r2, r1
 80099b6:	4921      	ldr	r1, [pc, #132]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80099b8:	4313      	orrs	r3, r2
 80099ba:	614b      	str	r3, [r1, #20]
 80099bc:	e014      	b.n	80099e8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80099be:	4b1f      	ldr	r3, [pc, #124]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80099c0:	695a      	ldr	r2, [r3, #20]
 80099c2:	4b21      	ldr	r3, [pc, #132]	; (8009a48 <RCCEx_PLLSAI2_Config+0x1e4>)
 80099c4:	4013      	ands	r3, r2
 80099c6:	687a      	ldr	r2, [r7, #4]
 80099c8:	6892      	ldr	r2, [r2, #8]
 80099ca:	0211      	lsls	r1, r2, #8
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	6952      	ldr	r2, [r2, #20]
 80099d0:	0852      	lsrs	r2, r2, #1
 80099d2:	3a01      	subs	r2, #1
 80099d4:	0652      	lsls	r2, r2, #25
 80099d6:	4311      	orrs	r1, r2
 80099d8:	687a      	ldr	r2, [r7, #4]
 80099da:	6852      	ldr	r2, [r2, #4]
 80099dc:	3a01      	subs	r2, #1
 80099de:	0112      	lsls	r2, r2, #4
 80099e0:	430a      	orrs	r2, r1
 80099e2:	4916      	ldr	r1, [pc, #88]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80099e4:	4313      	orrs	r3, r2
 80099e6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80099e8:	4b14      	ldr	r3, [pc, #80]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4a13      	ldr	r2, [pc, #76]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80099ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80099f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80099f4:	f7fc ff16 	bl	8006824 <HAL_GetTick>
 80099f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80099fa:	e009      	b.n	8009a10 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80099fc:	f7fc ff12 	bl	8006824 <HAL_GetTick>
 8009a00:	4602      	mov	r2, r0
 8009a02:	68bb      	ldr	r3, [r7, #8]
 8009a04:	1ad3      	subs	r3, r2, r3
 8009a06:	2b02      	cmp	r3, #2
 8009a08:	d902      	bls.n	8009a10 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8009a0a:	2303      	movs	r3, #3
 8009a0c:	73fb      	strb	r3, [r7, #15]
          break;
 8009a0e:	e005      	b.n	8009a1c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8009a10:	4b0a      	ldr	r3, [pc, #40]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d0ef      	beq.n	80099fc <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8009a1c:	7bfb      	ldrb	r3, [r7, #15]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d106      	bne.n	8009a30 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8009a22:	4b06      	ldr	r3, [pc, #24]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8009a24:	695a      	ldr	r2, [r3, #20]
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	699b      	ldr	r3, [r3, #24]
 8009a2a:	4904      	ldr	r1, [pc, #16]	; (8009a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8009a2c:	4313      	orrs	r3, r2
 8009a2e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8009a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3710      	adds	r7, #16
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}
 8009a3a:	bf00      	nop
 8009a3c:	40021000 	.word	0x40021000
 8009a40:	07ff800f 	.word	0x07ff800f
 8009a44:	ff9f800f 	.word	0xff9f800f
 8009a48:	f9ff800f 	.word	0xf9ff800f

08009a4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b082      	sub	sp, #8
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d101      	bne.n	8009a5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	e049      	b.n	8009af2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a64:	b2db      	uxtb	r3, r3
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d106      	bne.n	8009a78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009a72:	6878      	ldr	r0, [r7, #4]
 8009a74:	f000 f841 	bl	8009afa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2202      	movs	r2, #2
 8009a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681a      	ldr	r2, [r3, #0]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	3304      	adds	r3, #4
 8009a88:	4619      	mov	r1, r3
 8009a8a:	4610      	mov	r0, r2
 8009a8c:	f000 f9f8 	bl	8009e80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2201      	movs	r2, #1
 8009a94:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2201      	movs	r2, #1
 8009a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2201      	movs	r2, #1
 8009aa4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2201      	movs	r2, #1
 8009aac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2201      	movs	r2, #1
 8009ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2201      	movs	r2, #1
 8009abc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2201      	movs	r2, #1
 8009ac4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2201      	movs	r2, #1
 8009acc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2201      	movs	r2, #1
 8009ad4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2201      	movs	r2, #1
 8009adc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2201      	movs	r2, #1
 8009ae4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2201      	movs	r2, #1
 8009aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009af0:	2300      	movs	r3, #0
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3708      	adds	r7, #8
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}

08009afa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009afa:	b480      	push	{r7}
 8009afc:	b083      	sub	sp, #12
 8009afe:	af00      	add	r7, sp, #0
 8009b00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009b02:	bf00      	nop
 8009b04:	370c      	adds	r7, #12
 8009b06:	46bd      	mov	sp, r7
 8009b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0c:	4770      	bx	lr
	...

08009b10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b085      	sub	sp, #20
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b1e:	b2db      	uxtb	r3, r3
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	d001      	beq.n	8009b28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009b24:	2301      	movs	r3, #1
 8009b26:	e04f      	b.n	8009bc8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2202      	movs	r2, #2
 8009b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	68da      	ldr	r2, [r3, #12]
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f042 0201 	orr.w	r2, r2, #1
 8009b3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	4a23      	ldr	r2, [pc, #140]	; (8009bd4 <HAL_TIM_Base_Start_IT+0xc4>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d01d      	beq.n	8009b86 <HAL_TIM_Base_Start_IT+0x76>
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b52:	d018      	beq.n	8009b86 <HAL_TIM_Base_Start_IT+0x76>
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	4a1f      	ldr	r2, [pc, #124]	; (8009bd8 <HAL_TIM_Base_Start_IT+0xc8>)
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d013      	beq.n	8009b86 <HAL_TIM_Base_Start_IT+0x76>
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	4a1e      	ldr	r2, [pc, #120]	; (8009bdc <HAL_TIM_Base_Start_IT+0xcc>)
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d00e      	beq.n	8009b86 <HAL_TIM_Base_Start_IT+0x76>
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	4a1c      	ldr	r2, [pc, #112]	; (8009be0 <HAL_TIM_Base_Start_IT+0xd0>)
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d009      	beq.n	8009b86 <HAL_TIM_Base_Start_IT+0x76>
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	4a1b      	ldr	r2, [pc, #108]	; (8009be4 <HAL_TIM_Base_Start_IT+0xd4>)
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	d004      	beq.n	8009b86 <HAL_TIM_Base_Start_IT+0x76>
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	4a19      	ldr	r2, [pc, #100]	; (8009be8 <HAL_TIM_Base_Start_IT+0xd8>)
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d115      	bne.n	8009bb2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	689a      	ldr	r2, [r3, #8]
 8009b8c:	4b17      	ldr	r3, [pc, #92]	; (8009bec <HAL_TIM_Base_Start_IT+0xdc>)
 8009b8e:	4013      	ands	r3, r2
 8009b90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	2b06      	cmp	r3, #6
 8009b96:	d015      	beq.n	8009bc4 <HAL_TIM_Base_Start_IT+0xb4>
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009b9e:	d011      	beq.n	8009bc4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	681a      	ldr	r2, [r3, #0]
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f042 0201 	orr.w	r2, r2, #1
 8009bae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bb0:	e008      	b.n	8009bc4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	681a      	ldr	r2, [r3, #0]
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f042 0201 	orr.w	r2, r2, #1
 8009bc0:	601a      	str	r2, [r3, #0]
 8009bc2:	e000      	b.n	8009bc6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bc4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009bc6:	2300      	movs	r3, #0
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	3714      	adds	r7, #20
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd2:	4770      	bx	lr
 8009bd4:	40012c00 	.word	0x40012c00
 8009bd8:	40000400 	.word	0x40000400
 8009bdc:	40000800 	.word	0x40000800
 8009be0:	40000c00 	.word	0x40000c00
 8009be4:	40013400 	.word	0x40013400
 8009be8:	40014000 	.word	0x40014000
 8009bec:	00010007 	.word	0x00010007

08009bf0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b082      	sub	sp, #8
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	691b      	ldr	r3, [r3, #16]
 8009bfe:	f003 0302 	and.w	r3, r3, #2
 8009c02:	2b02      	cmp	r3, #2
 8009c04:	d122      	bne.n	8009c4c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	68db      	ldr	r3, [r3, #12]
 8009c0c:	f003 0302 	and.w	r3, r3, #2
 8009c10:	2b02      	cmp	r3, #2
 8009c12:	d11b      	bne.n	8009c4c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f06f 0202 	mvn.w	r2, #2
 8009c1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2201      	movs	r2, #1
 8009c22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	699b      	ldr	r3, [r3, #24]
 8009c2a:	f003 0303 	and.w	r3, r3, #3
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d003      	beq.n	8009c3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	f000 f905 	bl	8009e42 <HAL_TIM_IC_CaptureCallback>
 8009c38:	e005      	b.n	8009c46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c3a:	6878      	ldr	r0, [r7, #4]
 8009c3c:	f000 f8f7 	bl	8009e2e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c40:	6878      	ldr	r0, [r7, #4]
 8009c42:	f000 f908 	bl	8009e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2200      	movs	r2, #0
 8009c4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	691b      	ldr	r3, [r3, #16]
 8009c52:	f003 0304 	and.w	r3, r3, #4
 8009c56:	2b04      	cmp	r3, #4
 8009c58:	d122      	bne.n	8009ca0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	68db      	ldr	r3, [r3, #12]
 8009c60:	f003 0304 	and.w	r3, r3, #4
 8009c64:	2b04      	cmp	r3, #4
 8009c66:	d11b      	bne.n	8009ca0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f06f 0204 	mvn.w	r2, #4
 8009c70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2202      	movs	r2, #2
 8009c76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	699b      	ldr	r3, [r3, #24]
 8009c7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d003      	beq.n	8009c8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 f8db 	bl	8009e42 <HAL_TIM_IC_CaptureCallback>
 8009c8c:	e005      	b.n	8009c9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f000 f8cd 	bl	8009e2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f000 f8de 	bl	8009e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	691b      	ldr	r3, [r3, #16]
 8009ca6:	f003 0308 	and.w	r3, r3, #8
 8009caa:	2b08      	cmp	r3, #8
 8009cac:	d122      	bne.n	8009cf4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	68db      	ldr	r3, [r3, #12]
 8009cb4:	f003 0308 	and.w	r3, r3, #8
 8009cb8:	2b08      	cmp	r3, #8
 8009cba:	d11b      	bne.n	8009cf4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f06f 0208 	mvn.w	r2, #8
 8009cc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2204      	movs	r2, #4
 8009cca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	69db      	ldr	r3, [r3, #28]
 8009cd2:	f003 0303 	and.w	r3, r3, #3
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d003      	beq.n	8009ce2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f000 f8b1 	bl	8009e42 <HAL_TIM_IC_CaptureCallback>
 8009ce0:	e005      	b.n	8009cee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f000 f8a3 	bl	8009e2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ce8:	6878      	ldr	r0, [r7, #4]
 8009cea:	f000 f8b4 	bl	8009e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	691b      	ldr	r3, [r3, #16]
 8009cfa:	f003 0310 	and.w	r3, r3, #16
 8009cfe:	2b10      	cmp	r3, #16
 8009d00:	d122      	bne.n	8009d48 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	68db      	ldr	r3, [r3, #12]
 8009d08:	f003 0310 	and.w	r3, r3, #16
 8009d0c:	2b10      	cmp	r3, #16
 8009d0e:	d11b      	bne.n	8009d48 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f06f 0210 	mvn.w	r2, #16
 8009d18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2208      	movs	r2, #8
 8009d1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	69db      	ldr	r3, [r3, #28]
 8009d26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d003      	beq.n	8009d36 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f000 f887 	bl	8009e42 <HAL_TIM_IC_CaptureCallback>
 8009d34:	e005      	b.n	8009d42 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f000 f879 	bl	8009e2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d3c:	6878      	ldr	r0, [r7, #4]
 8009d3e:	f000 f88a 	bl	8009e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2200      	movs	r2, #0
 8009d46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	691b      	ldr	r3, [r3, #16]
 8009d4e:	f003 0301 	and.w	r3, r3, #1
 8009d52:	2b01      	cmp	r3, #1
 8009d54:	d10e      	bne.n	8009d74 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	68db      	ldr	r3, [r3, #12]
 8009d5c:	f003 0301 	and.w	r3, r3, #1
 8009d60:	2b01      	cmp	r3, #1
 8009d62:	d107      	bne.n	8009d74 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f06f 0201 	mvn.w	r2, #1
 8009d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f7fb fa0a 	bl	8005188 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	691b      	ldr	r3, [r3, #16]
 8009d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d7e:	2b80      	cmp	r3, #128	; 0x80
 8009d80:	d10e      	bne.n	8009da0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	68db      	ldr	r3, [r3, #12]
 8009d88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d8c:	2b80      	cmp	r3, #128	; 0x80
 8009d8e:	d107      	bne.n	8009da0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f000 f914 	bl	8009fc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	691b      	ldr	r3, [r3, #16]
 8009da6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009daa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009dae:	d10e      	bne.n	8009dce <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	68db      	ldr	r3, [r3, #12]
 8009db6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009dba:	2b80      	cmp	r3, #128	; 0x80
 8009dbc:	d107      	bne.n	8009dce <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009dc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f000 f907 	bl	8009fdc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	691b      	ldr	r3, [r3, #16]
 8009dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dd8:	2b40      	cmp	r3, #64	; 0x40
 8009dda:	d10e      	bne.n	8009dfa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	68db      	ldr	r3, [r3, #12]
 8009de2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009de6:	2b40      	cmp	r3, #64	; 0x40
 8009de8:	d107      	bne.n	8009dfa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009df2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	f000 f838 	bl	8009e6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	691b      	ldr	r3, [r3, #16]
 8009e00:	f003 0320 	and.w	r3, r3, #32
 8009e04:	2b20      	cmp	r3, #32
 8009e06:	d10e      	bne.n	8009e26 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	68db      	ldr	r3, [r3, #12]
 8009e0e:	f003 0320 	and.w	r3, r3, #32
 8009e12:	2b20      	cmp	r3, #32
 8009e14:	d107      	bne.n	8009e26 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f06f 0220 	mvn.w	r2, #32
 8009e1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f000 f8c7 	bl	8009fb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009e26:	bf00      	nop
 8009e28:	3708      	adds	r7, #8
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bd80      	pop	{r7, pc}

08009e2e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009e2e:	b480      	push	{r7}
 8009e30:	b083      	sub	sp, #12
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009e36:	bf00      	nop
 8009e38:	370c      	adds	r7, #12
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e40:	4770      	bx	lr

08009e42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009e42:	b480      	push	{r7}
 8009e44:	b083      	sub	sp, #12
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009e4a:	bf00      	nop
 8009e4c:	370c      	adds	r7, #12
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e54:	4770      	bx	lr

08009e56 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009e56:	b480      	push	{r7}
 8009e58:	b083      	sub	sp, #12
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009e5e:	bf00      	nop
 8009e60:	370c      	adds	r7, #12
 8009e62:	46bd      	mov	sp, r7
 8009e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e68:	4770      	bx	lr

08009e6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009e6a:	b480      	push	{r7}
 8009e6c:	b083      	sub	sp, #12
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009e72:	bf00      	nop
 8009e74:	370c      	adds	r7, #12
 8009e76:	46bd      	mov	sp, r7
 8009e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7c:	4770      	bx	lr
	...

08009e80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009e80:	b480      	push	{r7}
 8009e82:	b085      	sub	sp, #20
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
 8009e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	4a40      	ldr	r2, [pc, #256]	; (8009f94 <TIM_Base_SetConfig+0x114>)
 8009e94:	4293      	cmp	r3, r2
 8009e96:	d013      	beq.n	8009ec0 <TIM_Base_SetConfig+0x40>
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e9e:	d00f      	beq.n	8009ec0 <TIM_Base_SetConfig+0x40>
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	4a3d      	ldr	r2, [pc, #244]	; (8009f98 <TIM_Base_SetConfig+0x118>)
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	d00b      	beq.n	8009ec0 <TIM_Base_SetConfig+0x40>
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	4a3c      	ldr	r2, [pc, #240]	; (8009f9c <TIM_Base_SetConfig+0x11c>)
 8009eac:	4293      	cmp	r3, r2
 8009eae:	d007      	beq.n	8009ec0 <TIM_Base_SetConfig+0x40>
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	4a3b      	ldr	r2, [pc, #236]	; (8009fa0 <TIM_Base_SetConfig+0x120>)
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	d003      	beq.n	8009ec0 <TIM_Base_SetConfig+0x40>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	4a3a      	ldr	r2, [pc, #232]	; (8009fa4 <TIM_Base_SetConfig+0x124>)
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d108      	bne.n	8009ed2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ec6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	685b      	ldr	r3, [r3, #4]
 8009ecc:	68fa      	ldr	r2, [r7, #12]
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	4a2f      	ldr	r2, [pc, #188]	; (8009f94 <TIM_Base_SetConfig+0x114>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d01f      	beq.n	8009f1a <TIM_Base_SetConfig+0x9a>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ee0:	d01b      	beq.n	8009f1a <TIM_Base_SetConfig+0x9a>
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	4a2c      	ldr	r2, [pc, #176]	; (8009f98 <TIM_Base_SetConfig+0x118>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d017      	beq.n	8009f1a <TIM_Base_SetConfig+0x9a>
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	4a2b      	ldr	r2, [pc, #172]	; (8009f9c <TIM_Base_SetConfig+0x11c>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d013      	beq.n	8009f1a <TIM_Base_SetConfig+0x9a>
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	4a2a      	ldr	r2, [pc, #168]	; (8009fa0 <TIM_Base_SetConfig+0x120>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d00f      	beq.n	8009f1a <TIM_Base_SetConfig+0x9a>
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	4a29      	ldr	r2, [pc, #164]	; (8009fa4 <TIM_Base_SetConfig+0x124>)
 8009efe:	4293      	cmp	r3, r2
 8009f00:	d00b      	beq.n	8009f1a <TIM_Base_SetConfig+0x9a>
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	4a28      	ldr	r2, [pc, #160]	; (8009fa8 <TIM_Base_SetConfig+0x128>)
 8009f06:	4293      	cmp	r3, r2
 8009f08:	d007      	beq.n	8009f1a <TIM_Base_SetConfig+0x9a>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	4a27      	ldr	r2, [pc, #156]	; (8009fac <TIM_Base_SetConfig+0x12c>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d003      	beq.n	8009f1a <TIM_Base_SetConfig+0x9a>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	4a26      	ldr	r2, [pc, #152]	; (8009fb0 <TIM_Base_SetConfig+0x130>)
 8009f16:	4293      	cmp	r3, r2
 8009f18:	d108      	bne.n	8009f2c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	68db      	ldr	r3, [r3, #12]
 8009f26:	68fa      	ldr	r2, [r7, #12]
 8009f28:	4313      	orrs	r3, r2
 8009f2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	695b      	ldr	r3, [r3, #20]
 8009f36:	4313      	orrs	r3, r2
 8009f38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	68fa      	ldr	r2, [r7, #12]
 8009f3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	689a      	ldr	r2, [r3, #8]
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	681a      	ldr	r2, [r3, #0]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	4a10      	ldr	r2, [pc, #64]	; (8009f94 <TIM_Base_SetConfig+0x114>)
 8009f54:	4293      	cmp	r3, r2
 8009f56:	d00f      	beq.n	8009f78 <TIM_Base_SetConfig+0xf8>
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	4a12      	ldr	r2, [pc, #72]	; (8009fa4 <TIM_Base_SetConfig+0x124>)
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	d00b      	beq.n	8009f78 <TIM_Base_SetConfig+0xf8>
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	4a11      	ldr	r2, [pc, #68]	; (8009fa8 <TIM_Base_SetConfig+0x128>)
 8009f64:	4293      	cmp	r3, r2
 8009f66:	d007      	beq.n	8009f78 <TIM_Base_SetConfig+0xf8>
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	4a10      	ldr	r2, [pc, #64]	; (8009fac <TIM_Base_SetConfig+0x12c>)
 8009f6c:	4293      	cmp	r3, r2
 8009f6e:	d003      	beq.n	8009f78 <TIM_Base_SetConfig+0xf8>
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	4a0f      	ldr	r2, [pc, #60]	; (8009fb0 <TIM_Base_SetConfig+0x130>)
 8009f74:	4293      	cmp	r3, r2
 8009f76:	d103      	bne.n	8009f80 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	691a      	ldr	r2, [r3, #16]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2201      	movs	r2, #1
 8009f84:	615a      	str	r2, [r3, #20]
}
 8009f86:	bf00      	nop
 8009f88:	3714      	adds	r7, #20
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f90:	4770      	bx	lr
 8009f92:	bf00      	nop
 8009f94:	40012c00 	.word	0x40012c00
 8009f98:	40000400 	.word	0x40000400
 8009f9c:	40000800 	.word	0x40000800
 8009fa0:	40000c00 	.word	0x40000c00
 8009fa4:	40013400 	.word	0x40013400
 8009fa8:	40014000 	.word	0x40014000
 8009fac:	40014400 	.word	0x40014400
 8009fb0:	40014800 	.word	0x40014800

08009fb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b083      	sub	sp, #12
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009fbc:	bf00      	nop
 8009fbe:	370c      	adds	r7, #12
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc6:	4770      	bx	lr

08009fc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b083      	sub	sp, #12
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009fd0:	bf00      	nop
 8009fd2:	370c      	adds	r7, #12
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b083      	sub	sp, #12
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009fe4:	bf00      	nop
 8009fe6:	370c      	adds	r7, #12
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr

08009ff0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b082      	sub	sp, #8
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d101      	bne.n	800a002 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009ffe:	2301      	movs	r3, #1
 800a000:	e042      	b.n	800a088 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d106      	bne.n	800a01a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2200      	movs	r2, #0
 800a010:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f7fb fe75 	bl	8005d04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2224      	movs	r2, #36	; 0x24
 800a01e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	681a      	ldr	r2, [r3, #0]
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	f022 0201 	bic.w	r2, r2, #1
 800a030:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f000 fc52 	bl	800a8dc <UART_SetConfig>
 800a038:	4603      	mov	r3, r0
 800a03a:	2b01      	cmp	r3, #1
 800a03c:	d101      	bne.n	800a042 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800a03e:	2301      	movs	r3, #1
 800a040:	e022      	b.n	800a088 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a046:	2b00      	cmp	r3, #0
 800a048:	d002      	beq.n	800a050 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800a04a:	6878      	ldr	r0, [r7, #4]
 800a04c:	f000 ff42 	bl	800aed4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	685a      	ldr	r2, [r3, #4]
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a05e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	689a      	ldr	r2, [r3, #8]
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a06e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	681a      	ldr	r2, [r3, #0]
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f042 0201 	orr.w	r2, r2, #1
 800a07e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f000 ffc9 	bl	800b018 <UART_CheckIdleState>
 800a086:	4603      	mov	r3, r0
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3708      	adds	r7, #8
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}

0800a090 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b08a      	sub	sp, #40	; 0x28
 800a094:	af02      	add	r7, sp, #8
 800a096:	60f8      	str	r0, [r7, #12]
 800a098:	60b9      	str	r1, [r7, #8]
 800a09a:	603b      	str	r3, [r7, #0]
 800a09c:	4613      	mov	r3, r2
 800a09e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a0a6:	2b20      	cmp	r3, #32
 800a0a8:	f040 8084 	bne.w	800a1b4 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d002      	beq.n	800a0b8 <HAL_UART_Transmit+0x28>
 800a0b2:	88fb      	ldrh	r3, [r7, #6]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d101      	bne.n	800a0bc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	e07c      	b.n	800a1b6 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d101      	bne.n	800a0ca <HAL_UART_Transmit+0x3a>
 800a0c6:	2302      	movs	r3, #2
 800a0c8:	e075      	b.n	800a1b6 <HAL_UART_Transmit+0x126>
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	2201      	movs	r2, #1
 800a0ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	2221      	movs	r2, #33	; 0x21
 800a0de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a0e2:	f7fc fb9f 	bl	8006824 <HAL_GetTick>
 800a0e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	88fa      	ldrh	r2, [r7, #6]
 800a0ec:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	88fa      	ldrh	r2, [r7, #6]
 800a0f4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	689b      	ldr	r3, [r3, #8]
 800a0fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a100:	d108      	bne.n	800a114 <HAL_UART_Transmit+0x84>
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	691b      	ldr	r3, [r3, #16]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d104      	bne.n	800a114 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800a10a:	2300      	movs	r3, #0
 800a10c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a10e:	68bb      	ldr	r3, [r7, #8]
 800a110:	61bb      	str	r3, [r7, #24]
 800a112:	e003      	b.n	800a11c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a118:	2300      	movs	r3, #0
 800a11a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	2200      	movs	r2, #0
 800a120:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800a124:	e02d      	b.n	800a182 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	9300      	str	r3, [sp, #0]
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	2200      	movs	r2, #0
 800a12e:	2180      	movs	r1, #128	; 0x80
 800a130:	68f8      	ldr	r0, [r7, #12]
 800a132:	f000 ffbc 	bl	800b0ae <UART_WaitOnFlagUntilTimeout>
 800a136:	4603      	mov	r3, r0
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d001      	beq.n	800a140 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800a13c:	2303      	movs	r3, #3
 800a13e:	e03a      	b.n	800a1b6 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 800a140:	69fb      	ldr	r3, [r7, #28]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d10b      	bne.n	800a15e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a146:	69bb      	ldr	r3, [r7, #24]
 800a148:	881a      	ldrh	r2, [r3, #0]
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a152:	b292      	uxth	r2, r2
 800a154:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a156:	69bb      	ldr	r3, [r7, #24]
 800a158:	3302      	adds	r3, #2
 800a15a:	61bb      	str	r3, [r7, #24]
 800a15c:	e008      	b.n	800a170 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a15e:	69fb      	ldr	r3, [r7, #28]
 800a160:	781a      	ldrb	r2, [r3, #0]
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	b292      	uxth	r2, r2
 800a168:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a16a:	69fb      	ldr	r3, [r7, #28]
 800a16c:	3301      	adds	r3, #1
 800a16e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a176:	b29b      	uxth	r3, r3
 800a178:	3b01      	subs	r3, #1
 800a17a:	b29a      	uxth	r2, r3
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800a188:	b29b      	uxth	r3, r3
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d1cb      	bne.n	800a126 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	9300      	str	r3, [sp, #0]
 800a192:	697b      	ldr	r3, [r7, #20]
 800a194:	2200      	movs	r2, #0
 800a196:	2140      	movs	r1, #64	; 0x40
 800a198:	68f8      	ldr	r0, [r7, #12]
 800a19a:	f000 ff88 	bl	800b0ae <UART_WaitOnFlagUntilTimeout>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d001      	beq.n	800a1a8 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 800a1a4:	2303      	movs	r3, #3
 800a1a6:	e006      	b.n	800a1b6 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2220      	movs	r2, #32
 800a1ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	e000      	b.n	800a1b6 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 800a1b4:	2302      	movs	r3, #2
  }
}
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	3720      	adds	r7, #32
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}
	...

0800a1c0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b08a      	sub	sp, #40	; 0x28
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	60f8      	str	r0, [r7, #12]
 800a1c8:	60b9      	str	r1, [r7, #8]
 800a1ca:	4613      	mov	r3, r2
 800a1cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1d4:	2b20      	cmp	r3, #32
 800a1d6:	d142      	bne.n	800a25e <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d002      	beq.n	800a1e4 <HAL_UART_Receive_IT+0x24>
 800a1de:	88fb      	ldrh	r3, [r7, #6]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d101      	bne.n	800a1e8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	e03b      	b.n	800a260 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a1ee:	2b01      	cmp	r3, #1
 800a1f0:	d101      	bne.n	800a1f6 <HAL_UART_Receive_IT+0x36>
 800a1f2:	2302      	movs	r3, #2
 800a1f4:	e034      	b.n	800a260 <HAL_UART_Receive_IT+0xa0>
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2201      	movs	r2, #1
 800a1fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	2200      	movs	r2, #0
 800a202:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	4a17      	ldr	r2, [pc, #92]	; (800a268 <HAL_UART_Receive_IT+0xa8>)
 800a20a:	4293      	cmp	r3, r2
 800a20c:	d01f      	beq.n	800a24e <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	685b      	ldr	r3, [r3, #4]
 800a214:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d018      	beq.n	800a24e <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a222:	697b      	ldr	r3, [r7, #20]
 800a224:	e853 3f00 	ldrex	r3, [r3]
 800a228:	613b      	str	r3, [r7, #16]
   return(result);
 800a22a:	693b      	ldr	r3, [r7, #16]
 800a22c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a230:	627b      	str	r3, [r7, #36]	; 0x24
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	461a      	mov	r2, r3
 800a238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a23a:	623b      	str	r3, [r7, #32]
 800a23c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a23e:	69f9      	ldr	r1, [r7, #28]
 800a240:	6a3a      	ldr	r2, [r7, #32]
 800a242:	e841 2300 	strex	r3, r2, [r1]
 800a246:	61bb      	str	r3, [r7, #24]
   return(result);
 800a248:	69bb      	ldr	r3, [r7, #24]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d1e6      	bne.n	800a21c <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a24e:	88fb      	ldrh	r3, [r7, #6]
 800a250:	461a      	mov	r2, r3
 800a252:	68b9      	ldr	r1, [r7, #8]
 800a254:	68f8      	ldr	r0, [r7, #12]
 800a256:	f000 fff3 	bl	800b240 <UART_Start_Receive_IT>
 800a25a:	4603      	mov	r3, r0
 800a25c:	e000      	b.n	800a260 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a25e:	2302      	movs	r3, #2
  }
}
 800a260:	4618      	mov	r0, r3
 800a262:	3728      	adds	r7, #40	; 0x28
 800a264:	46bd      	mov	sp, r7
 800a266:	bd80      	pop	{r7, pc}
 800a268:	40008000 	.word	0x40008000

0800a26c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b0ba      	sub	sp, #232	; 0xe8
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	69db      	ldr	r3, [r3, #28]
 800a27a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	689b      	ldr	r3, [r3, #8]
 800a28e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a292:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800a296:	f640 030f 	movw	r3, #2063	; 0x80f
 800a29a:	4013      	ands	r3, r2
 800a29c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800a2a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d11b      	bne.n	800a2e0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a2a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a2ac:	f003 0320 	and.w	r3, r3, #32
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d015      	beq.n	800a2e0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a2b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a2b8:	f003 0320 	and.w	r3, r3, #32
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d105      	bne.n	800a2cc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a2c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a2c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d009      	beq.n	800a2e0 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	f000 82d6 	beq.w	800a882 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	4798      	blx	r3
      }
      return;
 800a2de:	e2d0      	b.n	800a882 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 800a2e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	f000 811f 	beq.w	800a528 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a2ea:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800a2ee:	4b8b      	ldr	r3, [pc, #556]	; (800a51c <HAL_UART_IRQHandler+0x2b0>)
 800a2f0:	4013      	ands	r3, r2
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d106      	bne.n	800a304 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a2f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800a2fa:	4b89      	ldr	r3, [pc, #548]	; (800a520 <HAL_UART_IRQHandler+0x2b4>)
 800a2fc:	4013      	ands	r3, r2
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	f000 8112 	beq.w	800a528 <HAL_UART_IRQHandler+0x2bc>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a308:	f003 0301 	and.w	r3, r3, #1
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d011      	beq.n	800a334 <HAL_UART_IRQHandler+0xc8>
 800a310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d00b      	beq.n	800a334 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	2201      	movs	r2, #1
 800a322:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a32a:	f043 0201 	orr.w	r2, r3, #1
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a338:	f003 0302 	and.w	r3, r3, #2
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d011      	beq.n	800a364 <HAL_UART_IRQHandler+0xf8>
 800a340:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a344:	f003 0301 	and.w	r3, r3, #1
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d00b      	beq.n	800a364 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	2202      	movs	r2, #2
 800a352:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a35a:	f043 0204 	orr.w	r2, r3, #4
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a364:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a368:	f003 0304 	and.w	r3, r3, #4
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d011      	beq.n	800a394 <HAL_UART_IRQHandler+0x128>
 800a370:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a374:	f003 0301 	and.w	r3, r3, #1
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d00b      	beq.n	800a394 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	2204      	movs	r2, #4
 800a382:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a38a:	f043 0202 	orr.w	r2, r3, #2
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a394:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a398:	f003 0308 	and.w	r3, r3, #8
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d017      	beq.n	800a3d0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a3a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a3a4:	f003 0320 	and.w	r3, r3, #32
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d105      	bne.n	800a3b8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a3ac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800a3b0:	4b5a      	ldr	r3, [pc, #360]	; (800a51c <HAL_UART_IRQHandler+0x2b0>)
 800a3b2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d00b      	beq.n	800a3d0 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	2208      	movs	r2, #8
 800a3be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a3c6:	f043 0208 	orr.w	r2, r3, #8
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a3d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d012      	beq.n	800a402 <HAL_UART_IRQHandler+0x196>
 800a3dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a3e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d00c      	beq.n	800a402 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a3f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a3f8:	f043 0220 	orr.w	r2, r3, #32
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a408:	2b00      	cmp	r3, #0
 800a40a:	f000 823c 	beq.w	800a886 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a40e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a412:	f003 0320 	and.w	r3, r3, #32
 800a416:	2b00      	cmp	r3, #0
 800a418:	d013      	beq.n	800a442 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a41a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a41e:	f003 0320 	and.w	r3, r3, #32
 800a422:	2b00      	cmp	r3, #0
 800a424:	d105      	bne.n	800a432 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a426:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a42a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d007      	beq.n	800a442 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a436:	2b00      	cmp	r3, #0
 800a438:	d003      	beq.n	800a442 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a448:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	689b      	ldr	r3, [r3, #8]
 800a452:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a456:	2b40      	cmp	r3, #64	; 0x40
 800a458:	d005      	beq.n	800a466 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a45a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a45e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a462:	2b00      	cmp	r3, #0
 800a464:	d04f      	beq.n	800a506 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	f001 f814 	bl	800b494 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	689b      	ldr	r3, [r3, #8]
 800a472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a476:	2b40      	cmp	r3, #64	; 0x40
 800a478:	d141      	bne.n	800a4fe <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	3308      	adds	r3, #8
 800a480:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a484:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a488:	e853 3f00 	ldrex	r3, [r3]
 800a48c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a490:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a494:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a498:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	3308      	adds	r3, #8
 800a4a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a4a6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a4aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a4b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a4b6:	e841 2300 	strex	r3, r2, [r1]
 800a4ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a4be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d1d9      	bne.n	800a47a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d013      	beq.n	800a4f6 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a4d2:	4a14      	ldr	r2, [pc, #80]	; (800a524 <HAL_UART_IRQHandler+0x2b8>)
 800a4d4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a4da:	4618      	mov	r0, r3
 800a4dc:	f7fc fb10 	bl	8006b00 <HAL_DMA_Abort_IT>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d017      	beq.n	800a516 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a4ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4ec:	687a      	ldr	r2, [r7, #4]
 800a4ee:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800a4f0:	4610      	mov	r0, r2
 800a4f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4f4:	e00f      	b.n	800a516 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f000 f9da 	bl	800a8b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4fc:	e00b      	b.n	800a516 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f000 f9d6 	bl	800a8b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a504:	e007      	b.n	800a516 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f000 f9d2 	bl	800a8b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2200      	movs	r2, #0
 800a510:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800a514:	e1b7      	b.n	800a886 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a516:	bf00      	nop
    return;
 800a518:	e1b5      	b.n	800a886 <HAL_UART_IRQHandler+0x61a>
 800a51a:	bf00      	nop
 800a51c:	10000001 	.word	0x10000001
 800a520:	04000120 	.word	0x04000120
 800a524:	0800b561 	.word	0x0800b561

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	f040 814a 	bne.w	800a7c6 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a536:	f003 0310 	and.w	r3, r3, #16
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	f000 8143 	beq.w	800a7c6 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a540:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a544:	f003 0310 	and.w	r3, r3, #16
 800a548:	2b00      	cmp	r3, #0
 800a54a:	f000 813c 	beq.w	800a7c6 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	2210      	movs	r2, #16
 800a554:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	689b      	ldr	r3, [r3, #8]
 800a55c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a560:	2b40      	cmp	r3, #64	; 0x40
 800a562:	f040 80b5 	bne.w	800a6d0 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	685b      	ldr	r3, [r3, #4]
 800a56e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a572:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a576:	2b00      	cmp	r3, #0
 800a578:	f000 8187 	beq.w	800a88a <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a582:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a586:	429a      	cmp	r2, r3
 800a588:	f080 817f 	bcs.w	800a88a <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a592:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f003 0320 	and.w	r3, r3, #32
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	f040 8086 	bne.w	800a6b4 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a5b4:	e853 3f00 	ldrex	r3, [r3]
 800a5b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a5bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a5c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a5c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	461a      	mov	r2, r3
 800a5ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a5d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a5d6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5da:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a5de:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a5e2:	e841 2300 	strex	r3, r2, [r1]
 800a5e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a5ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d1da      	bne.n	800a5a8 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	3308      	adds	r3, #8
 800a5f8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a5fc:	e853 3f00 	ldrex	r3, [r3]
 800a600:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a602:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a604:	f023 0301 	bic.w	r3, r3, #1
 800a608:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	3308      	adds	r3, #8
 800a612:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a616:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a61a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a61c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a61e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a622:	e841 2300 	strex	r3, r2, [r1]
 800a626:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a628:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d1e1      	bne.n	800a5f2 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	3308      	adds	r3, #8
 800a634:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a636:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a638:	e853 3f00 	ldrex	r3, [r3]
 800a63c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a63e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a640:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a644:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	3308      	adds	r3, #8
 800a64e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a652:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a654:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a656:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a658:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a65a:	e841 2300 	strex	r3, r2, [r1]
 800a65e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a660:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a662:	2b00      	cmp	r3, #0
 800a664:	d1e3      	bne.n	800a62e <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2220      	movs	r2, #32
 800a66a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2200      	movs	r2, #0
 800a672:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a67a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a67c:	e853 3f00 	ldrex	r3, [r3]
 800a680:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a682:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a684:	f023 0310 	bic.w	r3, r3, #16
 800a688:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	461a      	mov	r2, r3
 800a692:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a696:	65bb      	str	r3, [r7, #88]	; 0x58
 800a698:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a69a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a69c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a69e:	e841 2300 	strex	r3, r2, [r1]
 800a6a2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a6a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d1e4      	bne.n	800a674 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	f7fc f9ca 	bl	8006a48 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a6c0:	b29b      	uxth	r3, r3
 800a6c2:	1ad3      	subs	r3, r2, r3
 800a6c4:	b29b      	uxth	r3, r3
 800a6c6:	4619      	mov	r1, r3
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f000 f8fb 	bl	800a8c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a6ce:	e0dc      	b.n	800a88a <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a6dc:	b29b      	uxth	r3, r3
 800a6de:	1ad3      	subs	r3, r2, r3
 800a6e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a6ea:	b29b      	uxth	r3, r3
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	f000 80ce 	beq.w	800a88e <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800a6f2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	f000 80c9 	beq.w	800a88e <HAL_UART_IRQHandler+0x622>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a704:	e853 3f00 	ldrex	r3, [r3]
 800a708:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a70a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a70c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a710:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	461a      	mov	r2, r3
 800a71a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a71e:	647b      	str	r3, [r7, #68]	; 0x44
 800a720:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a722:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a724:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a726:	e841 2300 	strex	r3, r2, [r1]
 800a72a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a72c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d1e4      	bne.n	800a6fc <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	3308      	adds	r3, #8
 800a738:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a73a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a73c:	e853 3f00 	ldrex	r3, [r3]
 800a740:	623b      	str	r3, [r7, #32]
   return(result);
 800a742:	6a3b      	ldr	r3, [r7, #32]
 800a744:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a748:	f023 0301 	bic.w	r3, r3, #1
 800a74c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	3308      	adds	r3, #8
 800a756:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a75a:	633a      	str	r2, [r7, #48]	; 0x30
 800a75c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a75e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a760:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a762:	e841 2300 	strex	r3, r2, [r1]
 800a766:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d1e1      	bne.n	800a732 <HAL_UART_IRQHandler+0x4c6>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2220      	movs	r2, #32
 800a772:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2200      	movs	r2, #0
 800a77a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2200      	movs	r2, #0
 800a780:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a788:	693b      	ldr	r3, [r7, #16]
 800a78a:	e853 3f00 	ldrex	r3, [r3]
 800a78e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	f023 0310 	bic.w	r3, r3, #16
 800a796:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	461a      	mov	r2, r3
 800a7a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a7a4:	61fb      	str	r3, [r7, #28]
 800a7a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7a8:	69b9      	ldr	r1, [r7, #24]
 800a7aa:	69fa      	ldr	r2, [r7, #28]
 800a7ac:	e841 2300 	strex	r3, r2, [r1]
 800a7b0:	617b      	str	r3, [r7, #20]
   return(result);
 800a7b2:	697b      	ldr	r3, [r7, #20]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d1e4      	bne.n	800a782 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a7b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a7bc:	4619      	mov	r1, r3
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f000 f880 	bl	800a8c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a7c4:	e063      	b.n	800a88e <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a7c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a7ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d00e      	beq.n	800a7f0 <HAL_UART_IRQHandler+0x584>
 800a7d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a7d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d008      	beq.n	800a7f0 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a7e6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	f001 fb5f 	bl	800beac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a7ee:	e051      	b.n	800a894 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a7f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a7f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d014      	beq.n	800a826 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a7fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a800:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a804:	2b00      	cmp	r3, #0
 800a806:	d105      	bne.n	800a814 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a808:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a80c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a810:	2b00      	cmp	r3, #0
 800a812:	d008      	beq.n	800a826 <HAL_UART_IRQHandler+0x5ba>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d03a      	beq.n	800a892 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	4798      	blx	r3
    }
    return;
 800a824:	e035      	b.n	800a892 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a826:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a82a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d009      	beq.n	800a846 <HAL_UART_IRQHandler+0x5da>
 800a832:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d003      	beq.n	800a846 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f000 fea4 	bl	800b58c <UART_EndTransmit_IT>
    return;
 800a844:	e026      	b.n	800a894 <HAL_UART_IRQHandler+0x628>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a846:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a84a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d009      	beq.n	800a866 <HAL_UART_IRQHandler+0x5fa>
 800a852:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a856:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d003      	beq.n	800a866 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f001 fb38 	bl	800bed4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a864:	e016      	b.n	800a894 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a86a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d010      	beq.n	800a894 <HAL_UART_IRQHandler+0x628>
 800a872:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a876:	2b00      	cmp	r3, #0
 800a878:	da0c      	bge.n	800a894 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	f001 fb20 	bl	800bec0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a880:	e008      	b.n	800a894 <HAL_UART_IRQHandler+0x628>
      return;
 800a882:	bf00      	nop
 800a884:	e006      	b.n	800a894 <HAL_UART_IRQHandler+0x628>
    return;
 800a886:	bf00      	nop
 800a888:	e004      	b.n	800a894 <HAL_UART_IRQHandler+0x628>
      return;
 800a88a:	bf00      	nop
 800a88c:	e002      	b.n	800a894 <HAL_UART_IRQHandler+0x628>
      return;
 800a88e:	bf00      	nop
 800a890:	e000      	b.n	800a894 <HAL_UART_IRQHandler+0x628>
    return;
 800a892:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 800a894:	37e8      	adds	r7, #232	; 0xe8
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}
 800a89a:	bf00      	nop

0800a89c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b083      	sub	sp, #12
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a8a4:	bf00      	nop
 800a8a6:	370c      	adds	r7, #12
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ae:	4770      	bx	lr

0800a8b0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a8b0:	b480      	push	{r7}
 800a8b2:	b083      	sub	sp, #12
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a8b8:	bf00      	nop
 800a8ba:	370c      	adds	r7, #12
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c2:	4770      	bx	lr

0800a8c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b083      	sub	sp, #12
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
 800a8cc:	460b      	mov	r3, r1
 800a8ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a8d0:	bf00      	nop
 800a8d2:	370c      	adds	r7, #12
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8da:	4770      	bx	lr

0800a8dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a8dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a8e0:	b08c      	sub	sp, #48	; 0x30
 800a8e2:	af00      	add	r7, sp, #0
 800a8e4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a8ec:	697b      	ldr	r3, [r7, #20]
 800a8ee:	689a      	ldr	r2, [r3, #8]
 800a8f0:	697b      	ldr	r3, [r7, #20]
 800a8f2:	691b      	ldr	r3, [r3, #16]
 800a8f4:	431a      	orrs	r2, r3
 800a8f6:	697b      	ldr	r3, [r7, #20]
 800a8f8:	695b      	ldr	r3, [r3, #20]
 800a8fa:	431a      	orrs	r2, r3
 800a8fc:	697b      	ldr	r3, [r7, #20]
 800a8fe:	69db      	ldr	r3, [r3, #28]
 800a900:	4313      	orrs	r3, r2
 800a902:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a904:	697b      	ldr	r3, [r7, #20]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	681a      	ldr	r2, [r3, #0]
 800a90a:	4baa      	ldr	r3, [pc, #680]	; (800abb4 <UART_SetConfig+0x2d8>)
 800a90c:	4013      	ands	r3, r2
 800a90e:	697a      	ldr	r2, [r7, #20]
 800a910:	6812      	ldr	r2, [r2, #0]
 800a912:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a914:	430b      	orrs	r3, r1
 800a916:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a918:	697b      	ldr	r3, [r7, #20]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	685b      	ldr	r3, [r3, #4]
 800a91e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a922:	697b      	ldr	r3, [r7, #20]
 800a924:	68da      	ldr	r2, [r3, #12]
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	430a      	orrs	r2, r1
 800a92c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	699b      	ldr	r3, [r3, #24]
 800a932:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a934:	697b      	ldr	r3, [r7, #20]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	4a9f      	ldr	r2, [pc, #636]	; (800abb8 <UART_SetConfig+0x2dc>)
 800a93a:	4293      	cmp	r3, r2
 800a93c:	d004      	beq.n	800a948 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a93e:	697b      	ldr	r3, [r7, #20]
 800a940:	6a1b      	ldr	r3, [r3, #32]
 800a942:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a944:	4313      	orrs	r3, r2
 800a946:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a948:	697b      	ldr	r3, [r7, #20]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	689b      	ldr	r3, [r3, #8]
 800a94e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800a952:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800a956:	697a      	ldr	r2, [r7, #20]
 800a958:	6812      	ldr	r2, [r2, #0]
 800a95a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a95c:	430b      	orrs	r3, r1
 800a95e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a966:	f023 010f 	bic.w	r1, r3, #15
 800a96a:	697b      	ldr	r3, [r7, #20]
 800a96c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a96e:	697b      	ldr	r3, [r7, #20]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	430a      	orrs	r2, r1
 800a974:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a976:	697b      	ldr	r3, [r7, #20]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	4a90      	ldr	r2, [pc, #576]	; (800abbc <UART_SetConfig+0x2e0>)
 800a97c:	4293      	cmp	r3, r2
 800a97e:	d125      	bne.n	800a9cc <UART_SetConfig+0xf0>
 800a980:	4b8f      	ldr	r3, [pc, #572]	; (800abc0 <UART_SetConfig+0x2e4>)
 800a982:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a986:	f003 0303 	and.w	r3, r3, #3
 800a98a:	2b03      	cmp	r3, #3
 800a98c:	d81a      	bhi.n	800a9c4 <UART_SetConfig+0xe8>
 800a98e:	a201      	add	r2, pc, #4	; (adr r2, 800a994 <UART_SetConfig+0xb8>)
 800a990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a994:	0800a9a5 	.word	0x0800a9a5
 800a998:	0800a9b5 	.word	0x0800a9b5
 800a99c:	0800a9ad 	.word	0x0800a9ad
 800a9a0:	0800a9bd 	.word	0x0800a9bd
 800a9a4:	2301      	movs	r3, #1
 800a9a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a9aa:	e116      	b.n	800abda <UART_SetConfig+0x2fe>
 800a9ac:	2302      	movs	r3, #2
 800a9ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a9b2:	e112      	b.n	800abda <UART_SetConfig+0x2fe>
 800a9b4:	2304      	movs	r3, #4
 800a9b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a9ba:	e10e      	b.n	800abda <UART_SetConfig+0x2fe>
 800a9bc:	2308      	movs	r3, #8
 800a9be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a9c2:	e10a      	b.n	800abda <UART_SetConfig+0x2fe>
 800a9c4:	2310      	movs	r3, #16
 800a9c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a9ca:	e106      	b.n	800abda <UART_SetConfig+0x2fe>
 800a9cc:	697b      	ldr	r3, [r7, #20]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	4a7c      	ldr	r2, [pc, #496]	; (800abc4 <UART_SetConfig+0x2e8>)
 800a9d2:	4293      	cmp	r3, r2
 800a9d4:	d138      	bne.n	800aa48 <UART_SetConfig+0x16c>
 800a9d6:	4b7a      	ldr	r3, [pc, #488]	; (800abc0 <UART_SetConfig+0x2e4>)
 800a9d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9dc:	f003 030c 	and.w	r3, r3, #12
 800a9e0:	2b0c      	cmp	r3, #12
 800a9e2:	d82d      	bhi.n	800aa40 <UART_SetConfig+0x164>
 800a9e4:	a201      	add	r2, pc, #4	; (adr r2, 800a9ec <UART_SetConfig+0x110>)
 800a9e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9ea:	bf00      	nop
 800a9ec:	0800aa21 	.word	0x0800aa21
 800a9f0:	0800aa41 	.word	0x0800aa41
 800a9f4:	0800aa41 	.word	0x0800aa41
 800a9f8:	0800aa41 	.word	0x0800aa41
 800a9fc:	0800aa31 	.word	0x0800aa31
 800aa00:	0800aa41 	.word	0x0800aa41
 800aa04:	0800aa41 	.word	0x0800aa41
 800aa08:	0800aa41 	.word	0x0800aa41
 800aa0c:	0800aa29 	.word	0x0800aa29
 800aa10:	0800aa41 	.word	0x0800aa41
 800aa14:	0800aa41 	.word	0x0800aa41
 800aa18:	0800aa41 	.word	0x0800aa41
 800aa1c:	0800aa39 	.word	0x0800aa39
 800aa20:	2300      	movs	r3, #0
 800aa22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aa26:	e0d8      	b.n	800abda <UART_SetConfig+0x2fe>
 800aa28:	2302      	movs	r3, #2
 800aa2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aa2e:	e0d4      	b.n	800abda <UART_SetConfig+0x2fe>
 800aa30:	2304      	movs	r3, #4
 800aa32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aa36:	e0d0      	b.n	800abda <UART_SetConfig+0x2fe>
 800aa38:	2308      	movs	r3, #8
 800aa3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aa3e:	e0cc      	b.n	800abda <UART_SetConfig+0x2fe>
 800aa40:	2310      	movs	r3, #16
 800aa42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aa46:	e0c8      	b.n	800abda <UART_SetConfig+0x2fe>
 800aa48:	697b      	ldr	r3, [r7, #20]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	4a5e      	ldr	r2, [pc, #376]	; (800abc8 <UART_SetConfig+0x2ec>)
 800aa4e:	4293      	cmp	r3, r2
 800aa50:	d125      	bne.n	800aa9e <UART_SetConfig+0x1c2>
 800aa52:	4b5b      	ldr	r3, [pc, #364]	; (800abc0 <UART_SetConfig+0x2e4>)
 800aa54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa58:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800aa5c:	2b30      	cmp	r3, #48	; 0x30
 800aa5e:	d016      	beq.n	800aa8e <UART_SetConfig+0x1b2>
 800aa60:	2b30      	cmp	r3, #48	; 0x30
 800aa62:	d818      	bhi.n	800aa96 <UART_SetConfig+0x1ba>
 800aa64:	2b20      	cmp	r3, #32
 800aa66:	d00a      	beq.n	800aa7e <UART_SetConfig+0x1a2>
 800aa68:	2b20      	cmp	r3, #32
 800aa6a:	d814      	bhi.n	800aa96 <UART_SetConfig+0x1ba>
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d002      	beq.n	800aa76 <UART_SetConfig+0x19a>
 800aa70:	2b10      	cmp	r3, #16
 800aa72:	d008      	beq.n	800aa86 <UART_SetConfig+0x1aa>
 800aa74:	e00f      	b.n	800aa96 <UART_SetConfig+0x1ba>
 800aa76:	2300      	movs	r3, #0
 800aa78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aa7c:	e0ad      	b.n	800abda <UART_SetConfig+0x2fe>
 800aa7e:	2302      	movs	r3, #2
 800aa80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aa84:	e0a9      	b.n	800abda <UART_SetConfig+0x2fe>
 800aa86:	2304      	movs	r3, #4
 800aa88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aa8c:	e0a5      	b.n	800abda <UART_SetConfig+0x2fe>
 800aa8e:	2308      	movs	r3, #8
 800aa90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aa94:	e0a1      	b.n	800abda <UART_SetConfig+0x2fe>
 800aa96:	2310      	movs	r3, #16
 800aa98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aa9c:	e09d      	b.n	800abda <UART_SetConfig+0x2fe>
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	4a4a      	ldr	r2, [pc, #296]	; (800abcc <UART_SetConfig+0x2f0>)
 800aaa4:	4293      	cmp	r3, r2
 800aaa6:	d125      	bne.n	800aaf4 <UART_SetConfig+0x218>
 800aaa8:	4b45      	ldr	r3, [pc, #276]	; (800abc0 <UART_SetConfig+0x2e4>)
 800aaaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aaae:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800aab2:	2bc0      	cmp	r3, #192	; 0xc0
 800aab4:	d016      	beq.n	800aae4 <UART_SetConfig+0x208>
 800aab6:	2bc0      	cmp	r3, #192	; 0xc0
 800aab8:	d818      	bhi.n	800aaec <UART_SetConfig+0x210>
 800aaba:	2b80      	cmp	r3, #128	; 0x80
 800aabc:	d00a      	beq.n	800aad4 <UART_SetConfig+0x1f8>
 800aabe:	2b80      	cmp	r3, #128	; 0x80
 800aac0:	d814      	bhi.n	800aaec <UART_SetConfig+0x210>
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d002      	beq.n	800aacc <UART_SetConfig+0x1f0>
 800aac6:	2b40      	cmp	r3, #64	; 0x40
 800aac8:	d008      	beq.n	800aadc <UART_SetConfig+0x200>
 800aaca:	e00f      	b.n	800aaec <UART_SetConfig+0x210>
 800aacc:	2300      	movs	r3, #0
 800aace:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aad2:	e082      	b.n	800abda <UART_SetConfig+0x2fe>
 800aad4:	2302      	movs	r3, #2
 800aad6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aada:	e07e      	b.n	800abda <UART_SetConfig+0x2fe>
 800aadc:	2304      	movs	r3, #4
 800aade:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aae2:	e07a      	b.n	800abda <UART_SetConfig+0x2fe>
 800aae4:	2308      	movs	r3, #8
 800aae6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aaea:	e076      	b.n	800abda <UART_SetConfig+0x2fe>
 800aaec:	2310      	movs	r3, #16
 800aaee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aaf2:	e072      	b.n	800abda <UART_SetConfig+0x2fe>
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	4a35      	ldr	r2, [pc, #212]	; (800abd0 <UART_SetConfig+0x2f4>)
 800aafa:	4293      	cmp	r3, r2
 800aafc:	d12a      	bne.n	800ab54 <UART_SetConfig+0x278>
 800aafe:	4b30      	ldr	r3, [pc, #192]	; (800abc0 <UART_SetConfig+0x2e4>)
 800ab00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ab08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ab0c:	d01a      	beq.n	800ab44 <UART_SetConfig+0x268>
 800ab0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ab12:	d81b      	bhi.n	800ab4c <UART_SetConfig+0x270>
 800ab14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ab18:	d00c      	beq.n	800ab34 <UART_SetConfig+0x258>
 800ab1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ab1e:	d815      	bhi.n	800ab4c <UART_SetConfig+0x270>
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d003      	beq.n	800ab2c <UART_SetConfig+0x250>
 800ab24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ab28:	d008      	beq.n	800ab3c <UART_SetConfig+0x260>
 800ab2a:	e00f      	b.n	800ab4c <UART_SetConfig+0x270>
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ab32:	e052      	b.n	800abda <UART_SetConfig+0x2fe>
 800ab34:	2302      	movs	r3, #2
 800ab36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ab3a:	e04e      	b.n	800abda <UART_SetConfig+0x2fe>
 800ab3c:	2304      	movs	r3, #4
 800ab3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ab42:	e04a      	b.n	800abda <UART_SetConfig+0x2fe>
 800ab44:	2308      	movs	r3, #8
 800ab46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ab4a:	e046      	b.n	800abda <UART_SetConfig+0x2fe>
 800ab4c:	2310      	movs	r3, #16
 800ab4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ab52:	e042      	b.n	800abda <UART_SetConfig+0x2fe>
 800ab54:	697b      	ldr	r3, [r7, #20]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	4a17      	ldr	r2, [pc, #92]	; (800abb8 <UART_SetConfig+0x2dc>)
 800ab5a:	4293      	cmp	r3, r2
 800ab5c:	d13a      	bne.n	800abd4 <UART_SetConfig+0x2f8>
 800ab5e:	4b18      	ldr	r3, [pc, #96]	; (800abc0 <UART_SetConfig+0x2e4>)
 800ab60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab64:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ab68:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ab6c:	d01a      	beq.n	800aba4 <UART_SetConfig+0x2c8>
 800ab6e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ab72:	d81b      	bhi.n	800abac <UART_SetConfig+0x2d0>
 800ab74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ab78:	d00c      	beq.n	800ab94 <UART_SetConfig+0x2b8>
 800ab7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ab7e:	d815      	bhi.n	800abac <UART_SetConfig+0x2d0>
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d003      	beq.n	800ab8c <UART_SetConfig+0x2b0>
 800ab84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab88:	d008      	beq.n	800ab9c <UART_SetConfig+0x2c0>
 800ab8a:	e00f      	b.n	800abac <UART_SetConfig+0x2d0>
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ab92:	e022      	b.n	800abda <UART_SetConfig+0x2fe>
 800ab94:	2302      	movs	r3, #2
 800ab96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800ab9a:	e01e      	b.n	800abda <UART_SetConfig+0x2fe>
 800ab9c:	2304      	movs	r3, #4
 800ab9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aba2:	e01a      	b.n	800abda <UART_SetConfig+0x2fe>
 800aba4:	2308      	movs	r3, #8
 800aba6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800abaa:	e016      	b.n	800abda <UART_SetConfig+0x2fe>
 800abac:	2310      	movs	r3, #16
 800abae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800abb2:	e012      	b.n	800abda <UART_SetConfig+0x2fe>
 800abb4:	cfff69f3 	.word	0xcfff69f3
 800abb8:	40008000 	.word	0x40008000
 800abbc:	40013800 	.word	0x40013800
 800abc0:	40021000 	.word	0x40021000
 800abc4:	40004400 	.word	0x40004400
 800abc8:	40004800 	.word	0x40004800
 800abcc:	40004c00 	.word	0x40004c00
 800abd0:	40005000 	.word	0x40005000
 800abd4:	2310      	movs	r3, #16
 800abd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800abda:	697b      	ldr	r3, [r7, #20]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	4aae      	ldr	r2, [pc, #696]	; (800ae98 <UART_SetConfig+0x5bc>)
 800abe0:	4293      	cmp	r3, r2
 800abe2:	f040 8097 	bne.w	800ad14 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800abe6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800abea:	2b08      	cmp	r3, #8
 800abec:	d823      	bhi.n	800ac36 <UART_SetConfig+0x35a>
 800abee:	a201      	add	r2, pc, #4	; (adr r2, 800abf4 <UART_SetConfig+0x318>)
 800abf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abf4:	0800ac19 	.word	0x0800ac19
 800abf8:	0800ac37 	.word	0x0800ac37
 800abfc:	0800ac21 	.word	0x0800ac21
 800ac00:	0800ac37 	.word	0x0800ac37
 800ac04:	0800ac27 	.word	0x0800ac27
 800ac08:	0800ac37 	.word	0x0800ac37
 800ac0c:	0800ac37 	.word	0x0800ac37
 800ac10:	0800ac37 	.word	0x0800ac37
 800ac14:	0800ac2f 	.word	0x0800ac2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ac18:	f7fe f8e2 	bl	8008de0 <HAL_RCC_GetPCLK1Freq>
 800ac1c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ac1e:	e010      	b.n	800ac42 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ac20:	4b9e      	ldr	r3, [pc, #632]	; (800ae9c <UART_SetConfig+0x5c0>)
 800ac22:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ac24:	e00d      	b.n	800ac42 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ac26:	f7fe f843 	bl	8008cb0 <HAL_RCC_GetSysClockFreq>
 800ac2a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ac2c:	e009      	b.n	800ac42 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ac2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ac32:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ac34:	e005      	b.n	800ac42 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800ac36:	2300      	movs	r3, #0
 800ac38:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800ac40:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ac42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	f000 8130 	beq.w	800aeaa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ac4a:	697b      	ldr	r3, [r7, #20]
 800ac4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac4e:	4a94      	ldr	r2, [pc, #592]	; (800aea0 <UART_SetConfig+0x5c4>)
 800ac50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ac54:	461a      	mov	r2, r3
 800ac56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac58:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac5c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ac5e:	697b      	ldr	r3, [r7, #20]
 800ac60:	685a      	ldr	r2, [r3, #4]
 800ac62:	4613      	mov	r3, r2
 800ac64:	005b      	lsls	r3, r3, #1
 800ac66:	4413      	add	r3, r2
 800ac68:	69ba      	ldr	r2, [r7, #24]
 800ac6a:	429a      	cmp	r2, r3
 800ac6c:	d305      	bcc.n	800ac7a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	685b      	ldr	r3, [r3, #4]
 800ac72:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ac74:	69ba      	ldr	r2, [r7, #24]
 800ac76:	429a      	cmp	r2, r3
 800ac78:	d903      	bls.n	800ac82 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800ac80:	e113      	b.n	800aeaa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ac82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac84:	2200      	movs	r2, #0
 800ac86:	60bb      	str	r3, [r7, #8]
 800ac88:	60fa      	str	r2, [r7, #12]
 800ac8a:	697b      	ldr	r3, [r7, #20]
 800ac8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac8e:	4a84      	ldr	r2, [pc, #528]	; (800aea0 <UART_SetConfig+0x5c4>)
 800ac90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ac94:	b29b      	uxth	r3, r3
 800ac96:	2200      	movs	r2, #0
 800ac98:	603b      	str	r3, [r7, #0]
 800ac9a:	607a      	str	r2, [r7, #4]
 800ac9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aca0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800aca4:	f7f5 ff98 	bl	8000bd8 <__aeabi_uldivmod>
 800aca8:	4602      	mov	r2, r0
 800acaa:	460b      	mov	r3, r1
 800acac:	4610      	mov	r0, r2
 800acae:	4619      	mov	r1, r3
 800acb0:	f04f 0200 	mov.w	r2, #0
 800acb4:	f04f 0300 	mov.w	r3, #0
 800acb8:	020b      	lsls	r3, r1, #8
 800acba:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800acbe:	0202      	lsls	r2, r0, #8
 800acc0:	6979      	ldr	r1, [r7, #20]
 800acc2:	6849      	ldr	r1, [r1, #4]
 800acc4:	0849      	lsrs	r1, r1, #1
 800acc6:	2000      	movs	r0, #0
 800acc8:	460c      	mov	r4, r1
 800acca:	4605      	mov	r5, r0
 800accc:	eb12 0804 	adds.w	r8, r2, r4
 800acd0:	eb43 0905 	adc.w	r9, r3, r5
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	685b      	ldr	r3, [r3, #4]
 800acd8:	2200      	movs	r2, #0
 800acda:	469a      	mov	sl, r3
 800acdc:	4693      	mov	fp, r2
 800acde:	4652      	mov	r2, sl
 800ace0:	465b      	mov	r3, fp
 800ace2:	4640      	mov	r0, r8
 800ace4:	4649      	mov	r1, r9
 800ace6:	f7f5 ff77 	bl	8000bd8 <__aeabi_uldivmod>
 800acea:	4602      	mov	r2, r0
 800acec:	460b      	mov	r3, r1
 800acee:	4613      	mov	r3, r2
 800acf0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800acf2:	6a3b      	ldr	r3, [r7, #32]
 800acf4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800acf8:	d308      	bcc.n	800ad0c <UART_SetConfig+0x430>
 800acfa:	6a3b      	ldr	r3, [r7, #32]
 800acfc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ad00:	d204      	bcs.n	800ad0c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	6a3a      	ldr	r2, [r7, #32]
 800ad08:	60da      	str	r2, [r3, #12]
 800ad0a:	e0ce      	b.n	800aeaa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800ad12:	e0ca      	b.n	800aeaa <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	69db      	ldr	r3, [r3, #28]
 800ad18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ad1c:	d166      	bne.n	800adec <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800ad1e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ad22:	2b08      	cmp	r3, #8
 800ad24:	d827      	bhi.n	800ad76 <UART_SetConfig+0x49a>
 800ad26:	a201      	add	r2, pc, #4	; (adr r2, 800ad2c <UART_SetConfig+0x450>)
 800ad28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad2c:	0800ad51 	.word	0x0800ad51
 800ad30:	0800ad59 	.word	0x0800ad59
 800ad34:	0800ad61 	.word	0x0800ad61
 800ad38:	0800ad77 	.word	0x0800ad77
 800ad3c:	0800ad67 	.word	0x0800ad67
 800ad40:	0800ad77 	.word	0x0800ad77
 800ad44:	0800ad77 	.word	0x0800ad77
 800ad48:	0800ad77 	.word	0x0800ad77
 800ad4c:	0800ad6f 	.word	0x0800ad6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ad50:	f7fe f846 	bl	8008de0 <HAL_RCC_GetPCLK1Freq>
 800ad54:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ad56:	e014      	b.n	800ad82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ad58:	f7fe f858 	bl	8008e0c <HAL_RCC_GetPCLK2Freq>
 800ad5c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ad5e:	e010      	b.n	800ad82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ad60:	4b4e      	ldr	r3, [pc, #312]	; (800ae9c <UART_SetConfig+0x5c0>)
 800ad62:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ad64:	e00d      	b.n	800ad82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ad66:	f7fd ffa3 	bl	8008cb0 <HAL_RCC_GetSysClockFreq>
 800ad6a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ad6c:	e009      	b.n	800ad82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ad6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ad72:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ad74:	e005      	b.n	800ad82 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800ad76:	2300      	movs	r3, #0
 800ad78:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800ad7a:	2301      	movs	r3, #1
 800ad7c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800ad80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ad82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	f000 8090 	beq.w	800aeaa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad8e:	4a44      	ldr	r2, [pc, #272]	; (800aea0 <UART_SetConfig+0x5c4>)
 800ad90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ad94:	461a      	mov	r2, r3
 800ad96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad98:	fbb3 f3f2 	udiv	r3, r3, r2
 800ad9c:	005a      	lsls	r2, r3, #1
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	685b      	ldr	r3, [r3, #4]
 800ada2:	085b      	lsrs	r3, r3, #1
 800ada4:	441a      	add	r2, r3
 800ada6:	697b      	ldr	r3, [r7, #20]
 800ada8:	685b      	ldr	r3, [r3, #4]
 800adaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800adae:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800adb0:	6a3b      	ldr	r3, [r7, #32]
 800adb2:	2b0f      	cmp	r3, #15
 800adb4:	d916      	bls.n	800ade4 <UART_SetConfig+0x508>
 800adb6:	6a3b      	ldr	r3, [r7, #32]
 800adb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800adbc:	d212      	bcs.n	800ade4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800adbe:	6a3b      	ldr	r3, [r7, #32]
 800adc0:	b29b      	uxth	r3, r3
 800adc2:	f023 030f 	bic.w	r3, r3, #15
 800adc6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800adc8:	6a3b      	ldr	r3, [r7, #32]
 800adca:	085b      	lsrs	r3, r3, #1
 800adcc:	b29b      	uxth	r3, r3
 800adce:	f003 0307 	and.w	r3, r3, #7
 800add2:	b29a      	uxth	r2, r3
 800add4:	8bfb      	ldrh	r3, [r7, #30]
 800add6:	4313      	orrs	r3, r2
 800add8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800adda:	697b      	ldr	r3, [r7, #20]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	8bfa      	ldrh	r2, [r7, #30]
 800ade0:	60da      	str	r2, [r3, #12]
 800ade2:	e062      	b.n	800aeaa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800ade4:	2301      	movs	r3, #1
 800ade6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800adea:	e05e      	b.n	800aeaa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800adec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800adf0:	2b08      	cmp	r3, #8
 800adf2:	d828      	bhi.n	800ae46 <UART_SetConfig+0x56a>
 800adf4:	a201      	add	r2, pc, #4	; (adr r2, 800adfc <UART_SetConfig+0x520>)
 800adf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adfa:	bf00      	nop
 800adfc:	0800ae21 	.word	0x0800ae21
 800ae00:	0800ae29 	.word	0x0800ae29
 800ae04:	0800ae31 	.word	0x0800ae31
 800ae08:	0800ae47 	.word	0x0800ae47
 800ae0c:	0800ae37 	.word	0x0800ae37
 800ae10:	0800ae47 	.word	0x0800ae47
 800ae14:	0800ae47 	.word	0x0800ae47
 800ae18:	0800ae47 	.word	0x0800ae47
 800ae1c:	0800ae3f 	.word	0x0800ae3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ae20:	f7fd ffde 	bl	8008de0 <HAL_RCC_GetPCLK1Freq>
 800ae24:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ae26:	e014      	b.n	800ae52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ae28:	f7fd fff0 	bl	8008e0c <HAL_RCC_GetPCLK2Freq>
 800ae2c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ae2e:	e010      	b.n	800ae52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ae30:	4b1a      	ldr	r3, [pc, #104]	; (800ae9c <UART_SetConfig+0x5c0>)
 800ae32:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ae34:	e00d      	b.n	800ae52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ae36:	f7fd ff3b 	bl	8008cb0 <HAL_RCC_GetSysClockFreq>
 800ae3a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ae3c:	e009      	b.n	800ae52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ae3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ae42:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ae44:	e005      	b.n	800ae52 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800ae46:	2300      	movs	r3, #0
 800ae48:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800ae50:	bf00      	nop
    }

    if (pclk != 0U)
 800ae52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d028      	beq.n	800aeaa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ae58:	697b      	ldr	r3, [r7, #20]
 800ae5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae5c:	4a10      	ldr	r2, [pc, #64]	; (800aea0 <UART_SetConfig+0x5c4>)
 800ae5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae62:	461a      	mov	r2, r3
 800ae64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae66:	fbb3 f2f2 	udiv	r2, r3, r2
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	685b      	ldr	r3, [r3, #4]
 800ae6e:	085b      	lsrs	r3, r3, #1
 800ae70:	441a      	add	r2, r3
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	685b      	ldr	r3, [r3, #4]
 800ae76:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae7a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ae7c:	6a3b      	ldr	r3, [r7, #32]
 800ae7e:	2b0f      	cmp	r3, #15
 800ae80:	d910      	bls.n	800aea4 <UART_SetConfig+0x5c8>
 800ae82:	6a3b      	ldr	r3, [r7, #32]
 800ae84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ae88:	d20c      	bcs.n	800aea4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ae8a:	6a3b      	ldr	r3, [r7, #32]
 800ae8c:	b29a      	uxth	r2, r3
 800ae8e:	697b      	ldr	r3, [r7, #20]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	60da      	str	r2, [r3, #12]
 800ae94:	e009      	b.n	800aeaa <UART_SetConfig+0x5ce>
 800ae96:	bf00      	nop
 800ae98:	40008000 	.word	0x40008000
 800ae9c:	00f42400 	.word	0x00f42400
 800aea0:	0801454c 	.word	0x0801454c
      }
      else
      {
        ret = HAL_ERROR;
 800aea4:	2301      	movs	r3, #1
 800aea6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	2201      	movs	r2, #1
 800aeae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800aeb2:	697b      	ldr	r3, [r7, #20]
 800aeb4:	2201      	movs	r2, #1
 800aeb6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aeba:	697b      	ldr	r3, [r7, #20]
 800aebc:	2200      	movs	r2, #0
 800aebe:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800aec0:	697b      	ldr	r3, [r7, #20]
 800aec2:	2200      	movs	r2, #0
 800aec4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800aec6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800aeca:	4618      	mov	r0, r3
 800aecc:	3730      	adds	r7, #48	; 0x30
 800aece:	46bd      	mov	sp, r7
 800aed0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800aed4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800aed4:	b480      	push	{r7}
 800aed6:	b083      	sub	sp, #12
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aee0:	f003 0301 	and.w	r3, r3, #1
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d00a      	beq.n	800aefe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	685b      	ldr	r3, [r3, #4]
 800aeee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	430a      	orrs	r2, r1
 800aefc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af02:	f003 0302 	and.w	r3, r3, #2
 800af06:	2b00      	cmp	r3, #0
 800af08:	d00a      	beq.n	800af20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	685b      	ldr	r3, [r3, #4]
 800af10:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	430a      	orrs	r2, r1
 800af1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af24:	f003 0304 	and.w	r3, r3, #4
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d00a      	beq.n	800af42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	685b      	ldr	r3, [r3, #4]
 800af32:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	430a      	orrs	r2, r1
 800af40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af46:	f003 0308 	and.w	r3, r3, #8
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d00a      	beq.n	800af64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	685b      	ldr	r3, [r3, #4]
 800af54:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	430a      	orrs	r2, r1
 800af62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af68:	f003 0310 	and.w	r3, r3, #16
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d00a      	beq.n	800af86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	689b      	ldr	r3, [r3, #8]
 800af76:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	430a      	orrs	r2, r1
 800af84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af8a:	f003 0320 	and.w	r3, r3, #32
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d00a      	beq.n	800afa8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	689b      	ldr	r3, [r3, #8]
 800af98:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	430a      	orrs	r2, r1
 800afa6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d01a      	beq.n	800afea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	685b      	ldr	r3, [r3, #4]
 800afba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	430a      	orrs	r2, r1
 800afc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800afce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800afd2:	d10a      	bne.n	800afea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	685b      	ldr	r3, [r3, #4]
 800afda:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	430a      	orrs	r2, r1
 800afe8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d00a      	beq.n	800b00c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	685b      	ldr	r3, [r3, #4]
 800affc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	430a      	orrs	r2, r1
 800b00a:	605a      	str	r2, [r3, #4]
  }
}
 800b00c:	bf00      	nop
 800b00e:	370c      	adds	r7, #12
 800b010:	46bd      	mov	sp, r7
 800b012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b016:	4770      	bx	lr

0800b018 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b086      	sub	sp, #24
 800b01c:	af02      	add	r7, sp, #8
 800b01e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2200      	movs	r2, #0
 800b024:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b028:	f7fb fbfc 	bl	8006824 <HAL_GetTick>
 800b02c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	f003 0308 	and.w	r3, r3, #8
 800b038:	2b08      	cmp	r3, #8
 800b03a:	d10e      	bne.n	800b05a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b03c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b040:	9300      	str	r3, [sp, #0]
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	2200      	movs	r2, #0
 800b046:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f000 f82f 	bl	800b0ae <UART_WaitOnFlagUntilTimeout>
 800b050:	4603      	mov	r3, r0
 800b052:	2b00      	cmp	r3, #0
 800b054:	d001      	beq.n	800b05a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b056:	2303      	movs	r3, #3
 800b058:	e025      	b.n	800b0a6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	f003 0304 	and.w	r3, r3, #4
 800b064:	2b04      	cmp	r3, #4
 800b066:	d10e      	bne.n	800b086 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b068:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b06c:	9300      	str	r3, [sp, #0]
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	2200      	movs	r2, #0
 800b072:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	f000 f819 	bl	800b0ae <UART_WaitOnFlagUntilTimeout>
 800b07c:	4603      	mov	r3, r0
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d001      	beq.n	800b086 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b082:	2303      	movs	r3, #3
 800b084:	e00f      	b.n	800b0a6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2220      	movs	r2, #32
 800b08a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	2220      	movs	r2, #32
 800b092:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2200      	movs	r2, #0
 800b09a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	2200      	movs	r2, #0
 800b0a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b0a4:	2300      	movs	r3, #0
}
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	3710      	adds	r7, #16
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	bd80      	pop	{r7, pc}

0800b0ae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b0ae:	b580      	push	{r7, lr}
 800b0b0:	b09c      	sub	sp, #112	; 0x70
 800b0b2:	af00      	add	r7, sp, #0
 800b0b4:	60f8      	str	r0, [r7, #12]
 800b0b6:	60b9      	str	r1, [r7, #8]
 800b0b8:	603b      	str	r3, [r7, #0]
 800b0ba:	4613      	mov	r3, r2
 800b0bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b0be:	e0a9      	b.n	800b214 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b0c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b0c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0c6:	f000 80a5 	beq.w	800b214 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b0ca:	f7fb fbab 	bl	8006824 <HAL_GetTick>
 800b0ce:	4602      	mov	r2, r0
 800b0d0:	683b      	ldr	r3, [r7, #0]
 800b0d2:	1ad3      	subs	r3, r2, r3
 800b0d4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	d302      	bcc.n	800b0e0 <UART_WaitOnFlagUntilTimeout+0x32>
 800b0da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d140      	bne.n	800b162 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b0e8:	e853 3f00 	ldrex	r3, [r3]
 800b0ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b0ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b0f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b0f4:	667b      	str	r3, [r7, #100]	; 0x64
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b0fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b100:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b102:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b104:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b106:	e841 2300 	strex	r3, r2, [r1]
 800b10a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800b10c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d1e6      	bne.n	800b0e0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	3308      	adds	r3, #8
 800b118:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b11a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b11c:	e853 3f00 	ldrex	r3, [r3]
 800b120:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b124:	f023 0301 	bic.w	r3, r3, #1
 800b128:	663b      	str	r3, [r7, #96]	; 0x60
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	3308      	adds	r3, #8
 800b130:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b132:	64ba      	str	r2, [r7, #72]	; 0x48
 800b134:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b136:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b138:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b13a:	e841 2300 	strex	r3, r2, [r1]
 800b13e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800b140:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b142:	2b00      	cmp	r3, #0
 800b144:	d1e5      	bne.n	800b112 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	2220      	movs	r2, #32
 800b14a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	2220      	movs	r2, #32
 800b152:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	2200      	movs	r2, #0
 800b15a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800b15e:	2303      	movs	r3, #3
 800b160:	e069      	b.n	800b236 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	f003 0304 	and.w	r3, r3, #4
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d051      	beq.n	800b214 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	69db      	ldr	r3, [r3, #28]
 800b176:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b17a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b17e:	d149      	bne.n	800b214 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b188:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b192:	e853 3f00 	ldrex	r3, [r3]
 800b196:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b19a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b19e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	461a      	mov	r2, r3
 800b1a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b1a8:	637b      	str	r3, [r7, #52]	; 0x34
 800b1aa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b1ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b1b0:	e841 2300 	strex	r3, r2, [r1]
 800b1b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b1b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d1e6      	bne.n	800b18a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	3308      	adds	r3, #8
 800b1c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	e853 3f00 	ldrex	r3, [r3]
 800b1ca:	613b      	str	r3, [r7, #16]
   return(result);
 800b1cc:	693b      	ldr	r3, [r7, #16]
 800b1ce:	f023 0301 	bic.w	r3, r3, #1
 800b1d2:	66bb      	str	r3, [r7, #104]	; 0x68
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	3308      	adds	r3, #8
 800b1da:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b1dc:	623a      	str	r2, [r7, #32]
 800b1de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1e0:	69f9      	ldr	r1, [r7, #28]
 800b1e2:	6a3a      	ldr	r2, [r7, #32]
 800b1e4:	e841 2300 	strex	r3, r2, [r1]
 800b1e8:	61bb      	str	r3, [r7, #24]
   return(result);
 800b1ea:	69bb      	ldr	r3, [r7, #24]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d1e5      	bne.n	800b1bc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	2220      	movs	r2, #32
 800b1f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	2220      	movs	r2, #32
 800b1fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	2220      	movs	r2, #32
 800b204:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	2200      	movs	r2, #0
 800b20c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800b210:	2303      	movs	r3, #3
 800b212:	e010      	b.n	800b236 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	69da      	ldr	r2, [r3, #28]
 800b21a:	68bb      	ldr	r3, [r7, #8]
 800b21c:	4013      	ands	r3, r2
 800b21e:	68ba      	ldr	r2, [r7, #8]
 800b220:	429a      	cmp	r2, r3
 800b222:	bf0c      	ite	eq
 800b224:	2301      	moveq	r3, #1
 800b226:	2300      	movne	r3, #0
 800b228:	b2db      	uxtb	r3, r3
 800b22a:	461a      	mov	r2, r3
 800b22c:	79fb      	ldrb	r3, [r7, #7]
 800b22e:	429a      	cmp	r2, r3
 800b230:	f43f af46 	beq.w	800b0c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b234:	2300      	movs	r3, #0
}
 800b236:	4618      	mov	r0, r3
 800b238:	3770      	adds	r7, #112	; 0x70
 800b23a:	46bd      	mov	sp, r7
 800b23c:	bd80      	pop	{r7, pc}
	...

0800b240 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b240:	b480      	push	{r7}
 800b242:	b0a3      	sub	sp, #140	; 0x8c
 800b244:	af00      	add	r7, sp, #0
 800b246:	60f8      	str	r0, [r7, #12]
 800b248:	60b9      	str	r1, [r7, #8]
 800b24a:	4613      	mov	r3, r2
 800b24c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	68ba      	ldr	r2, [r7, #8]
 800b252:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	88fa      	ldrh	r2, [r7, #6]
 800b258:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	88fa      	ldrh	r2, [r7, #6]
 800b260:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	2200      	movs	r2, #0
 800b268:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	689b      	ldr	r3, [r3, #8]
 800b26e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b272:	d10e      	bne.n	800b292 <UART_Start_Receive_IT+0x52>
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	691b      	ldr	r3, [r3, #16]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d105      	bne.n	800b288 <UART_Start_Receive_IT+0x48>
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800b282:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800b286:	e02d      	b.n	800b2e4 <UART_Start_Receive_IT+0xa4>
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	22ff      	movs	r2, #255	; 0xff
 800b28c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800b290:	e028      	b.n	800b2e4 <UART_Start_Receive_IT+0xa4>
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	689b      	ldr	r3, [r3, #8]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d10d      	bne.n	800b2b6 <UART_Start_Receive_IT+0x76>
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	691b      	ldr	r3, [r3, #16]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d104      	bne.n	800b2ac <UART_Start_Receive_IT+0x6c>
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	22ff      	movs	r2, #255	; 0xff
 800b2a6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800b2aa:	e01b      	b.n	800b2e4 <UART_Start_Receive_IT+0xa4>
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	227f      	movs	r2, #127	; 0x7f
 800b2b0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800b2b4:	e016      	b.n	800b2e4 <UART_Start_Receive_IT+0xa4>
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	689b      	ldr	r3, [r3, #8]
 800b2ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b2be:	d10d      	bne.n	800b2dc <UART_Start_Receive_IT+0x9c>
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	691b      	ldr	r3, [r3, #16]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d104      	bne.n	800b2d2 <UART_Start_Receive_IT+0x92>
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	227f      	movs	r2, #127	; 0x7f
 800b2cc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800b2d0:	e008      	b.n	800b2e4 <UART_Start_Receive_IT+0xa4>
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	223f      	movs	r2, #63	; 0x3f
 800b2d6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800b2da:	e003      	b.n	800b2e4 <UART_Start_Receive_IT+0xa4>
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	2200      	movs	r2, #0
 800b2e0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	2222      	movs	r2, #34	; 0x22
 800b2f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	3308      	adds	r3, #8
 800b2fa:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b2fe:	e853 3f00 	ldrex	r3, [r3]
 800b302:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800b304:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b306:	f043 0301 	orr.w	r3, r3, #1
 800b30a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	3308      	adds	r3, #8
 800b314:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800b318:	673a      	str	r2, [r7, #112]	; 0x70
 800b31a:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b31c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800b31e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800b320:	e841 2300 	strex	r3, r2, [r1]
 800b324:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800b326:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d1e3      	bne.n	800b2f4 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b330:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b334:	d153      	bne.n	800b3de <UART_Start_Receive_IT+0x19e>
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800b33c:	88fa      	ldrh	r2, [r7, #6]
 800b33e:	429a      	cmp	r2, r3
 800b340:	d34d      	bcc.n	800b3de <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	689b      	ldr	r3, [r3, #8]
 800b346:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b34a:	d107      	bne.n	800b35c <UART_Start_Receive_IT+0x11c>
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	691b      	ldr	r3, [r3, #16]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d103      	bne.n	800b35c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	4a4b      	ldr	r2, [pc, #300]	; (800b484 <UART_Start_Receive_IT+0x244>)
 800b358:	671a      	str	r2, [r3, #112]	; 0x70
 800b35a:	e002      	b.n	800b362 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	4a4a      	ldr	r2, [pc, #296]	; (800b488 <UART_Start_Receive_IT+0x248>)
 800b360:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	2200      	movs	r2, #0
 800b366:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	691b      	ldr	r3, [r3, #16]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d01a      	beq.n	800b3a8 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b378:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b37a:	e853 3f00 	ldrex	r3, [r3]
 800b37e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b380:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b382:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b386:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	461a      	mov	r2, r3
 800b390:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b394:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b396:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b398:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b39a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b39c:	e841 2300 	strex	r3, r2, [r1]
 800b3a0:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800b3a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d1e4      	bne.n	800b372 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	3308      	adds	r3, #8
 800b3ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3b2:	e853 3f00 	ldrex	r3, [r3]
 800b3b6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b3b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b3be:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	3308      	adds	r3, #8
 800b3c6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800b3c8:	64ba      	str	r2, [r7, #72]	; 0x48
 800b3ca:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3cc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b3ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b3d0:	e841 2300 	strex	r3, r2, [r1]
 800b3d4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800b3d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d1e5      	bne.n	800b3a8 <UART_Start_Receive_IT+0x168>
 800b3dc:	e04a      	b.n	800b474 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	689b      	ldr	r3, [r3, #8]
 800b3e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3e6:	d107      	bne.n	800b3f8 <UART_Start_Receive_IT+0x1b8>
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	691b      	ldr	r3, [r3, #16]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d103      	bne.n	800b3f8 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	4a26      	ldr	r2, [pc, #152]	; (800b48c <UART_Start_Receive_IT+0x24c>)
 800b3f4:	671a      	str	r2, [r3, #112]	; 0x70
 800b3f6:	e002      	b.n	800b3fe <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	4a25      	ldr	r2, [pc, #148]	; (800b490 <UART_Start_Receive_IT+0x250>)
 800b3fc:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	2200      	movs	r2, #0
 800b402:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	691b      	ldr	r3, [r3, #16]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d019      	beq.n	800b442 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b416:	e853 3f00 	ldrex	r3, [r3]
 800b41a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b41c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b41e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800b422:	677b      	str	r3, [r7, #116]	; 0x74
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	461a      	mov	r2, r3
 800b42a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b42c:	637b      	str	r3, [r7, #52]	; 0x34
 800b42e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b430:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b432:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b434:	e841 2300 	strex	r3, r2, [r1]
 800b438:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b43a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d1e6      	bne.n	800b40e <UART_Start_Receive_IT+0x1ce>
 800b440:	e018      	b.n	800b474 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b448:	697b      	ldr	r3, [r7, #20]
 800b44a:	e853 3f00 	ldrex	r3, [r3]
 800b44e:	613b      	str	r3, [r7, #16]
   return(result);
 800b450:	693b      	ldr	r3, [r7, #16]
 800b452:	f043 0320 	orr.w	r3, r3, #32
 800b456:	67bb      	str	r3, [r7, #120]	; 0x78
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	461a      	mov	r2, r3
 800b45e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b460:	623b      	str	r3, [r7, #32]
 800b462:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b464:	69f9      	ldr	r1, [r7, #28]
 800b466:	6a3a      	ldr	r2, [r7, #32]
 800b468:	e841 2300 	strex	r3, r2, [r1]
 800b46c:	61bb      	str	r3, [r7, #24]
   return(result);
 800b46e:	69bb      	ldr	r3, [r7, #24]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d1e6      	bne.n	800b442 <UART_Start_Receive_IT+0x202>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800b474:	2300      	movs	r3, #0
}
 800b476:	4618      	mov	r0, r3
 800b478:	378c      	adds	r7, #140	; 0x8c
 800b47a:	46bd      	mov	sp, r7
 800b47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b480:	4770      	bx	lr
 800b482:	bf00      	nop
 800b484:	0800bba9 	.word	0x0800bba9
 800b488:	0800b8ad 	.word	0x0800b8ad
 800b48c:	0800b747 	.word	0x0800b747
 800b490:	0800b5e3 	.word	0x0800b5e3

0800b494 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b494:	b480      	push	{r7}
 800b496:	b095      	sub	sp, #84	; 0x54
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4a4:	e853 3f00 	ldrex	r3, [r3]
 800b4a8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b4aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b4b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	461a      	mov	r2, r3
 800b4b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4ba:	643b      	str	r3, [r7, #64]	; 0x40
 800b4bc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4be:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b4c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b4c2:	e841 2300 	strex	r3, r2, [r1]
 800b4c6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b4c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d1e6      	bne.n	800b49c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	3308      	adds	r3, #8
 800b4d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4d6:	6a3b      	ldr	r3, [r7, #32]
 800b4d8:	e853 3f00 	ldrex	r3, [r3]
 800b4dc:	61fb      	str	r3, [r7, #28]
   return(result);
 800b4de:	69fb      	ldr	r3, [r7, #28]
 800b4e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b4e4:	f023 0301 	bic.w	r3, r3, #1
 800b4e8:	64bb      	str	r3, [r7, #72]	; 0x48
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	3308      	adds	r3, #8
 800b4f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b4f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b4f4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b4f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b4fa:	e841 2300 	strex	r3, r2, [r1]
 800b4fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b502:	2b00      	cmp	r3, #0
 800b504:	d1e3      	bne.n	800b4ce <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b50a:	2b01      	cmp	r3, #1
 800b50c:	d118      	bne.n	800b540 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	e853 3f00 	ldrex	r3, [r3]
 800b51a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b51c:	68bb      	ldr	r3, [r7, #8]
 800b51e:	f023 0310 	bic.w	r3, r3, #16
 800b522:	647b      	str	r3, [r7, #68]	; 0x44
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	461a      	mov	r2, r3
 800b52a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b52c:	61bb      	str	r3, [r7, #24]
 800b52e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b530:	6979      	ldr	r1, [r7, #20]
 800b532:	69ba      	ldr	r2, [r7, #24]
 800b534:	e841 2300 	strex	r3, r2, [r1]
 800b538:	613b      	str	r3, [r7, #16]
   return(result);
 800b53a:	693b      	ldr	r3, [r7, #16]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d1e6      	bne.n	800b50e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	2220      	movs	r2, #32
 800b544:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	2200      	movs	r2, #0
 800b54c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2200      	movs	r2, #0
 800b552:	671a      	str	r2, [r3, #112]	; 0x70
}
 800b554:	bf00      	nop
 800b556:	3754      	adds	r7, #84	; 0x54
 800b558:	46bd      	mov	sp, r7
 800b55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55e:	4770      	bx	lr

0800b560 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b560:	b580      	push	{r7, lr}
 800b562:	b084      	sub	sp, #16
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b56c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	2200      	movs	r2, #0
 800b572:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	2200      	movs	r2, #0
 800b57a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b57e:	68f8      	ldr	r0, [r7, #12]
 800b580:	f7ff f996 	bl	800a8b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b584:	bf00      	nop
 800b586:	3710      	adds	r7, #16
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b088      	sub	sp, #32
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	e853 3f00 	ldrex	r3, [r3]
 800b5a0:	60bb      	str	r3, [r7, #8]
   return(result);
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b5a8:	61fb      	str	r3, [r7, #28]
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	461a      	mov	r2, r3
 800b5b0:	69fb      	ldr	r3, [r7, #28]
 800b5b2:	61bb      	str	r3, [r7, #24]
 800b5b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5b6:	6979      	ldr	r1, [r7, #20]
 800b5b8:	69ba      	ldr	r2, [r7, #24]
 800b5ba:	e841 2300 	strex	r3, r2, [r1]
 800b5be:	613b      	str	r3, [r7, #16]
   return(result);
 800b5c0:	693b      	ldr	r3, [r7, #16]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d1e6      	bne.n	800b594 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2220      	movs	r2, #32
 800b5ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b5d4:	6878      	ldr	r0, [r7, #4]
 800b5d6:	f7ff f961 	bl	800a89c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b5da:	bf00      	nop
 800b5dc:	3720      	adds	r7, #32
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bd80      	pop	{r7, pc}

0800b5e2 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b5e2:	b580      	push	{r7, lr}
 800b5e4:	b096      	sub	sp, #88	; 0x58
 800b5e6:	af00      	add	r7, sp, #0
 800b5e8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800b5f0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b5fa:	2b22      	cmp	r3, #34	; 0x22
 800b5fc:	f040 8095 	bne.w	800b72a <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b606:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b60a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800b60e:	b2d9      	uxtb	r1, r3
 800b610:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b614:	b2da      	uxtb	r2, r3
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b61a:	400a      	ands	r2, r1
 800b61c:	b2d2      	uxtb	r2, r2
 800b61e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b624:	1c5a      	adds	r2, r3, #1
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b630:	b29b      	uxth	r3, r3
 800b632:	3b01      	subs	r3, #1
 800b634:	b29a      	uxth	r2, r3
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b642:	b29b      	uxth	r3, r3
 800b644:	2b00      	cmp	r3, #0
 800b646:	d17a      	bne.n	800b73e <UART_RxISR_8BIT+0x15c>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b64e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b650:	e853 3f00 	ldrex	r3, [r3]
 800b654:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b658:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b65c:	653b      	str	r3, [r7, #80]	; 0x50
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	461a      	mov	r2, r3
 800b664:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b666:	647b      	str	r3, [r7, #68]	; 0x44
 800b668:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b66a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b66c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b66e:	e841 2300 	strex	r3, r2, [r1]
 800b672:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b674:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b676:	2b00      	cmp	r3, #0
 800b678:	d1e6      	bne.n	800b648 <UART_RxISR_8BIT+0x66>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	3308      	adds	r3, #8
 800b680:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b684:	e853 3f00 	ldrex	r3, [r3]
 800b688:	623b      	str	r3, [r7, #32]
   return(result);
 800b68a:	6a3b      	ldr	r3, [r7, #32]
 800b68c:	f023 0301 	bic.w	r3, r3, #1
 800b690:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	3308      	adds	r3, #8
 800b698:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b69a:	633a      	str	r2, [r7, #48]	; 0x30
 800b69c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b69e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b6a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b6a2:	e841 2300 	strex	r3, r2, [r1]
 800b6a6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b6a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d1e5      	bne.n	800b67a <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2220      	movs	r2, #32
 800b6b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b6c0:	2b01      	cmp	r3, #1
 800b6c2:	d12e      	bne.n	800b722 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6d0:	693b      	ldr	r3, [r7, #16]
 800b6d2:	e853 3f00 	ldrex	r3, [r3]
 800b6d6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	f023 0310 	bic.w	r3, r3, #16
 800b6de:	64bb      	str	r3, [r7, #72]	; 0x48
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	461a      	mov	r2, r3
 800b6e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b6e8:	61fb      	str	r3, [r7, #28]
 800b6ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6ec:	69b9      	ldr	r1, [r7, #24]
 800b6ee:	69fa      	ldr	r2, [r7, #28]
 800b6f0:	e841 2300 	strex	r3, r2, [r1]
 800b6f4:	617b      	str	r3, [r7, #20]
   return(result);
 800b6f6:	697b      	ldr	r3, [r7, #20]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d1e6      	bne.n	800b6ca <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	69db      	ldr	r3, [r3, #28]
 800b702:	f003 0310 	and.w	r3, r3, #16
 800b706:	2b10      	cmp	r3, #16
 800b708:	d103      	bne.n	800b712 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	2210      	movs	r2, #16
 800b710:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b718:	4619      	mov	r1, r3
 800b71a:	6878      	ldr	r0, [r7, #4]
 800b71c:	f7ff f8d2 	bl	800a8c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b720:	e00d      	b.n	800b73e <UART_RxISR_8BIT+0x15c>
        HAL_UART_RxCpltCallback(huart);
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f7fa ff12 	bl	800654c <HAL_UART_RxCpltCallback>
}
 800b728:	e009      	b.n	800b73e <UART_RxISR_8BIT+0x15c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	8b1b      	ldrh	r3, [r3, #24]
 800b730:	b29a      	uxth	r2, r3
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	f042 0208 	orr.w	r2, r2, #8
 800b73a:	b292      	uxth	r2, r2
 800b73c:	831a      	strh	r2, [r3, #24]
}
 800b73e:	bf00      	nop
 800b740:	3758      	adds	r7, #88	; 0x58
 800b742:	46bd      	mov	sp, r7
 800b744:	bd80      	pop	{r7, pc}

0800b746 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b746:	b580      	push	{r7, lr}
 800b748:	b096      	sub	sp, #88	; 0x58
 800b74a:	af00      	add	r7, sp, #0
 800b74c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800b754:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b75e:	2b22      	cmp	r3, #34	; 0x22
 800b760:	f040 8095 	bne.w	800b88e <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b76a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b772:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800b774:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800b778:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b77c:	4013      	ands	r3, r2
 800b77e:	b29a      	uxth	r2, r3
 800b780:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b782:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b788:	1c9a      	adds	r2, r3, #2
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b794:	b29b      	uxth	r3, r3
 800b796:	3b01      	subs	r3, #1
 800b798:	b29a      	uxth	r2, r3
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b7a6:	b29b      	uxth	r3, r3
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d17a      	bne.n	800b8a2 <UART_RxISR_16BIT+0x15c>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b7b4:	e853 3f00 	ldrex	r3, [r3]
 800b7b8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b7ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b7c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	461a      	mov	r2, r3
 800b7c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b7ca:	643b      	str	r3, [r7, #64]	; 0x40
 800b7cc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b7d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b7d2:	e841 2300 	strex	r3, r2, [r1]
 800b7d6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b7d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d1e6      	bne.n	800b7ac <UART_RxISR_16BIT+0x66>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	3308      	adds	r3, #8
 800b7e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7e6:	6a3b      	ldr	r3, [r7, #32]
 800b7e8:	e853 3f00 	ldrex	r3, [r3]
 800b7ec:	61fb      	str	r3, [r7, #28]
   return(result);
 800b7ee:	69fb      	ldr	r3, [r7, #28]
 800b7f0:	f023 0301 	bic.w	r3, r3, #1
 800b7f4:	64bb      	str	r3, [r7, #72]	; 0x48
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	3308      	adds	r3, #8
 800b7fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b7fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b800:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b802:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b804:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b806:	e841 2300 	strex	r3, r2, [r1]
 800b80a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b80c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d1e5      	bne.n	800b7de <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2220      	movs	r2, #32
 800b816:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	2200      	movs	r2, #0
 800b81e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b824:	2b01      	cmp	r3, #1
 800b826:	d12e      	bne.n	800b886 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2200      	movs	r2, #0
 800b82c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	e853 3f00 	ldrex	r3, [r3]
 800b83a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b83c:	68bb      	ldr	r3, [r7, #8]
 800b83e:	f023 0310 	bic.w	r3, r3, #16
 800b842:	647b      	str	r3, [r7, #68]	; 0x44
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	461a      	mov	r2, r3
 800b84a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b84c:	61bb      	str	r3, [r7, #24]
 800b84e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b850:	6979      	ldr	r1, [r7, #20]
 800b852:	69ba      	ldr	r2, [r7, #24]
 800b854:	e841 2300 	strex	r3, r2, [r1]
 800b858:	613b      	str	r3, [r7, #16]
   return(result);
 800b85a:	693b      	ldr	r3, [r7, #16]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d1e6      	bne.n	800b82e <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	69db      	ldr	r3, [r3, #28]
 800b866:	f003 0310 	and.w	r3, r3, #16
 800b86a:	2b10      	cmp	r3, #16
 800b86c:	d103      	bne.n	800b876 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	2210      	movs	r2, #16
 800b874:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b87c:	4619      	mov	r1, r3
 800b87e:	6878      	ldr	r0, [r7, #4]
 800b880:	f7ff f820 	bl	800a8c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b884:	e00d      	b.n	800b8a2 <UART_RxISR_16BIT+0x15c>
        HAL_UART_RxCpltCallback(huart);
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	f7fa fe60 	bl	800654c <HAL_UART_RxCpltCallback>
}
 800b88c:	e009      	b.n	800b8a2 <UART_RxISR_16BIT+0x15c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	8b1b      	ldrh	r3, [r3, #24]
 800b894:	b29a      	uxth	r2, r3
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f042 0208 	orr.w	r2, r2, #8
 800b89e:	b292      	uxth	r2, r2
 800b8a0:	831a      	strh	r2, [r3, #24]
}
 800b8a2:	bf00      	nop
 800b8a4:	3758      	adds	r7, #88	; 0x58
 800b8a6:	46bd      	mov	sp, r7
 800b8a8:	bd80      	pop	{r7, pc}
	...

0800b8ac <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b0a6      	sub	sp, #152	; 0x98
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800b8ba:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	69db      	ldr	r3, [r3, #28]
 800b8c4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	689b      	ldr	r3, [r3, #8]
 800b8d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b8e2:	2b22      	cmp	r3, #34	; 0x22
 800b8e4:	f040 814f 	bne.w	800bb86 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800b8ee:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b8f2:	e0f6      	b.n	800bae2 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b8fa:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b8fe:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800b902:	b2d9      	uxtb	r1, r3
 800b904:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800b908:	b2da      	uxtb	r2, r3
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b90e:	400a      	ands	r2, r1
 800b910:	b2d2      	uxtb	r2, r2
 800b912:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b918:	1c5a      	adds	r2, r3, #1
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b924:	b29b      	uxth	r3, r3
 800b926:	3b01      	subs	r3, #1
 800b928:	b29a      	uxth	r2, r3
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	69db      	ldr	r3, [r3, #28]
 800b936:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b93a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b93e:	f003 0307 	and.w	r3, r3, #7
 800b942:	2b00      	cmp	r3, #0
 800b944:	d053      	beq.n	800b9ee <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b946:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b94a:	f003 0301 	and.w	r3, r3, #1
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d011      	beq.n	800b976 <UART_RxISR_8BIT_FIFOEN+0xca>
 800b952:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d00b      	beq.n	800b976 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	2201      	movs	r2, #1
 800b964:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b96c:	f043 0201 	orr.w	r2, r3, #1
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b976:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b97a:	f003 0302 	and.w	r3, r3, #2
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d011      	beq.n	800b9a6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800b982:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b986:	f003 0301 	and.w	r3, r3, #1
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d00b      	beq.n	800b9a6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	2202      	movs	r2, #2
 800b994:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b99c:	f043 0204 	orr.w	r2, r3, #4
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b9a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b9aa:	f003 0304 	and.w	r3, r3, #4
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d011      	beq.n	800b9d6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800b9b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b9b6:	f003 0301 	and.w	r3, r3, #1
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d00b      	beq.n	800b9d6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	2204      	movs	r2, #4
 800b9c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b9cc:	f043 0202 	orr.w	r2, r3, #2
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d006      	beq.n	800b9ee <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f7fe ff65 	bl	800a8b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	2200      	movs	r2, #0
 800b9ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b9f4:	b29b      	uxth	r3, r3
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d173      	bne.n	800bae2 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ba02:	e853 3f00 	ldrex	r3, [r3]
 800ba06:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800ba08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ba0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ba0e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	461a      	mov	r2, r3
 800ba18:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ba1c:	66bb      	str	r3, [r7, #104]	; 0x68
 800ba1e:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba20:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800ba22:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ba24:	e841 2300 	strex	r3, r2, [r1]
 800ba28:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800ba2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d1e4      	bne.n	800b9fa <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	3308      	adds	r3, #8
 800ba36:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ba3a:	e853 3f00 	ldrex	r3, [r3]
 800ba3e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800ba40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ba42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ba46:	f023 0301 	bic.w	r3, r3, #1
 800ba4a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	3308      	adds	r3, #8
 800ba52:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800ba54:	657a      	str	r2, [r7, #84]	; 0x54
 800ba56:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba58:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ba5a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ba5c:	e841 2300 	strex	r3, r2, [r1]
 800ba60:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ba62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d1e3      	bne.n	800ba30 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	2220      	movs	r2, #32
 800ba6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2200      	movs	r2, #0
 800ba74:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ba7a:	2b01      	cmp	r3, #1
 800ba7c:	d12e      	bne.n	800badc <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	2200      	movs	r2, #0
 800ba82:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba8c:	e853 3f00 	ldrex	r3, [r3]
 800ba90:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ba92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba94:	f023 0310 	bic.w	r3, r3, #16
 800ba98:	67bb      	str	r3, [r7, #120]	; 0x78
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	461a      	mov	r2, r3
 800baa0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800baa2:	643b      	str	r3, [r7, #64]	; 0x40
 800baa4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baa6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800baa8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800baaa:	e841 2300 	strex	r3, r2, [r1]
 800baae:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800bab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d1e6      	bne.n	800ba84 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	69db      	ldr	r3, [r3, #28]
 800babc:	f003 0310 	and.w	r3, r3, #16
 800bac0:	2b10      	cmp	r3, #16
 800bac2:	d103      	bne.n	800bacc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	2210      	movs	r2, #16
 800baca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800bad2:	4619      	mov	r1, r3
 800bad4:	6878      	ldr	r0, [r7, #4]
 800bad6:	f7fe fef5 	bl	800a8c4 <HAL_UARTEx_RxEventCallback>
 800bada:	e002      	b.n	800bae2 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800badc:	6878      	ldr	r0, [r7, #4]
 800bade:	f7fa fd35 	bl	800654c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bae2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d006      	beq.n	800baf8 <UART_RxISR_8BIT_FIFOEN+0x24c>
 800baea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800baee:	f003 0320 	and.w	r3, r3, #32
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	f47f aefe 	bne.w	800b8f4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bafe:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800bb02:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d047      	beq.n	800bb9a <UART_RxISR_8BIT_FIFOEN+0x2ee>
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800bb10:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800bb14:	429a      	cmp	r2, r3
 800bb16:	d240      	bcs.n	800bb9a <UART_RxISR_8BIT_FIFOEN+0x2ee>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	3308      	adds	r3, #8
 800bb1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb20:	6a3b      	ldr	r3, [r7, #32]
 800bb22:	e853 3f00 	ldrex	r3, [r3]
 800bb26:	61fb      	str	r3, [r7, #28]
   return(result);
 800bb28:	69fb      	ldr	r3, [r7, #28]
 800bb2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bb2e:	673b      	str	r3, [r7, #112]	; 0x70
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	3308      	adds	r3, #8
 800bb36:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800bb38:	62fa      	str	r2, [r7, #44]	; 0x2c
 800bb3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bb3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bb40:	e841 2300 	strex	r3, r2, [r1]
 800bb44:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bb46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d1e5      	bne.n	800bb18 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	4a15      	ldr	r2, [pc, #84]	; (800bba4 <UART_RxISR_8BIT_FIFOEN+0x2f8>)
 800bb50:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	e853 3f00 	ldrex	r3, [r3]
 800bb5e:	60bb      	str	r3, [r7, #8]
   return(result);
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	f043 0320 	orr.w	r3, r3, #32
 800bb66:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	461a      	mov	r2, r3
 800bb6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bb70:	61bb      	str	r3, [r7, #24]
 800bb72:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb74:	6979      	ldr	r1, [r7, #20]
 800bb76:	69ba      	ldr	r2, [r7, #24]
 800bb78:	e841 2300 	strex	r3, r2, [r1]
 800bb7c:	613b      	str	r3, [r7, #16]
   return(result);
 800bb7e:	693b      	ldr	r3, [r7, #16]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d1e6      	bne.n	800bb52 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bb84:	e009      	b.n	800bb9a <UART_RxISR_8BIT_FIFOEN+0x2ee>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	8b1b      	ldrh	r3, [r3, #24]
 800bb8c:	b29a      	uxth	r2, r3
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	f042 0208 	orr.w	r2, r2, #8
 800bb96:	b292      	uxth	r2, r2
 800bb98:	831a      	strh	r2, [r3, #24]
}
 800bb9a:	bf00      	nop
 800bb9c:	3798      	adds	r7, #152	; 0x98
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	bd80      	pop	{r7, pc}
 800bba2:	bf00      	nop
 800bba4:	0800b5e3 	.word	0x0800b5e3

0800bba8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b0a8      	sub	sp, #160	; 0xa0
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800bbb6:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	69db      	ldr	r3, [r3, #28]
 800bbc0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	689b      	ldr	r3, [r3, #8]
 800bbd4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbde:	2b22      	cmp	r3, #34	; 0x22
 800bbe0:	f040 8153 	bne.w	800be8a <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800bbea:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bbee:	e0fa      	b.n	800bde6 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800bbf6:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bbfe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800bc02:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 800bc06:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800bc0a:	4013      	ands	r3, r2
 800bc0c:	b29a      	uxth	r2, r3
 800bc0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bc12:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc18:	1c9a      	adds	r2, r3, #2
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bc24:	b29b      	uxth	r3, r3
 800bc26:	3b01      	subs	r3, #1
 800bc28:	b29a      	uxth	r2, r3
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	69db      	ldr	r3, [r3, #28]
 800bc36:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800bc3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bc3e:	f003 0307 	and.w	r3, r3, #7
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d053      	beq.n	800bcee <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bc46:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bc4a:	f003 0301 	and.w	r3, r3, #1
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d011      	beq.n	800bc76 <UART_RxISR_16BIT_FIFOEN+0xce>
 800bc52:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bc56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d00b      	beq.n	800bc76 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	2201      	movs	r2, #1
 800bc64:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bc6c:	f043 0201 	orr.w	r2, r3, #1
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bc76:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bc7a:	f003 0302 	and.w	r3, r3, #2
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d011      	beq.n	800bca6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800bc82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800bc86:	f003 0301 	and.w	r3, r3, #1
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d00b      	beq.n	800bca6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	2202      	movs	r2, #2
 800bc94:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bc9c:	f043 0204 	orr.w	r2, r3, #4
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bca6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bcaa:	f003 0304 	and.w	r3, r3, #4
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d011      	beq.n	800bcd6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800bcb2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800bcb6:	f003 0301 	and.w	r3, r3, #1
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d00b      	beq.n	800bcd6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	2204      	movs	r2, #4
 800bcc4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bccc:	f043 0202 	orr.w	r2, r3, #2
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d006      	beq.n	800bcee <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bce0:	6878      	ldr	r0, [r7, #4]
 800bce2:	f7fe fde5 	bl	800a8b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	2200      	movs	r2, #0
 800bcea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bcf4:	b29b      	uxth	r3, r3
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d175      	bne.n	800bde6 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd00:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bd02:	e853 3f00 	ldrex	r3, [r3]
 800bd06:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800bd08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bd0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bd0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	461a      	mov	r2, r3
 800bd18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bd1c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bd1e:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd20:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800bd22:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bd24:	e841 2300 	strex	r3, r2, [r1]
 800bd28:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800bd2a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d1e4      	bne.n	800bcfa <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	3308      	adds	r3, #8
 800bd36:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd3a:	e853 3f00 	ldrex	r3, [r3]
 800bd3e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800bd40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bd42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bd46:	f023 0301 	bic.w	r3, r3, #1
 800bd4a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	3308      	adds	r3, #8
 800bd54:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800bd58:	65ba      	str	r2, [r7, #88]	; 0x58
 800bd5a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd5c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bd5e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bd60:	e841 2300 	strex	r3, r2, [r1]
 800bd64:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800bd66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d1e1      	bne.n	800bd30 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	2220      	movs	r2, #32
 800bd70:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	2200      	movs	r2, #0
 800bd78:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bd7e:	2b01      	cmp	r3, #1
 800bd80:	d12e      	bne.n	800bde0 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	2200      	movs	r2, #0
 800bd86:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd90:	e853 3f00 	ldrex	r3, [r3]
 800bd94:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800bd96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd98:	f023 0310 	bic.w	r3, r3, #16
 800bd9c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	461a      	mov	r2, r3
 800bda4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bda6:	647b      	str	r3, [r7, #68]	; 0x44
 800bda8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdaa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bdac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bdae:	e841 2300 	strex	r3, r2, [r1]
 800bdb2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800bdb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d1e6      	bne.n	800bd88 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	69db      	ldr	r3, [r3, #28]
 800bdc0:	f003 0310 	and.w	r3, r3, #16
 800bdc4:	2b10      	cmp	r3, #16
 800bdc6:	d103      	bne.n	800bdd0 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	2210      	movs	r2, #16
 800bdce:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800bdd6:	4619      	mov	r1, r3
 800bdd8:	6878      	ldr	r0, [r7, #4]
 800bdda:	f7fe fd73 	bl	800a8c4 <HAL_UARTEx_RxEventCallback>
 800bdde:	e002      	b.n	800bde6 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	f7fa fbb3 	bl	800654c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bde6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d006      	beq.n	800bdfc <UART_RxISR_16BIT_FIFOEN+0x254>
 800bdee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bdf2:	f003 0320 	and.w	r3, r3, #32
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	f47f aefa 	bne.w	800bbf0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800be02:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800be06:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d047      	beq.n	800be9e <UART_RxISR_16BIT_FIFOEN+0x2f6>
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800be14:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800be18:	429a      	cmp	r2, r3
 800be1a:	d240      	bcs.n	800be9e <UART_RxISR_16BIT_FIFOEN+0x2f6>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	3308      	adds	r3, #8
 800be22:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be26:	e853 3f00 	ldrex	r3, [r3]
 800be2a:	623b      	str	r3, [r7, #32]
   return(result);
 800be2c:	6a3b      	ldr	r3, [r7, #32]
 800be2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800be32:	677b      	str	r3, [r7, #116]	; 0x74
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	3308      	adds	r3, #8
 800be3a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800be3c:	633a      	str	r2, [r7, #48]	; 0x30
 800be3e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be40:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800be42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be44:	e841 2300 	strex	r3, r2, [r1]
 800be48:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800be4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d1e5      	bne.n	800be1c <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	4a15      	ldr	r2, [pc, #84]	; (800bea8 <UART_RxISR_16BIT_FIFOEN+0x300>)
 800be54:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be5c:	693b      	ldr	r3, [r7, #16]
 800be5e:	e853 3f00 	ldrex	r3, [r3]
 800be62:	60fb      	str	r3, [r7, #12]
   return(result);
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	f043 0320 	orr.w	r3, r3, #32
 800be6a:	673b      	str	r3, [r7, #112]	; 0x70
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	461a      	mov	r2, r3
 800be72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800be74:	61fb      	str	r3, [r7, #28]
 800be76:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be78:	69b9      	ldr	r1, [r7, #24]
 800be7a:	69fa      	ldr	r2, [r7, #28]
 800be7c:	e841 2300 	strex	r3, r2, [r1]
 800be80:	617b      	str	r3, [r7, #20]
   return(result);
 800be82:	697b      	ldr	r3, [r7, #20]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d1e6      	bne.n	800be56 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800be88:	e009      	b.n	800be9e <UART_RxISR_16BIT_FIFOEN+0x2f6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	8b1b      	ldrh	r3, [r3, #24]
 800be90:	b29a      	uxth	r2, r3
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	f042 0208 	orr.w	r2, r2, #8
 800be9a:	b292      	uxth	r2, r2
 800be9c:	831a      	strh	r2, [r3, #24]
}
 800be9e:	bf00      	nop
 800bea0:	37a0      	adds	r7, #160	; 0xa0
 800bea2:	46bd      	mov	sp, r7
 800bea4:	bd80      	pop	{r7, pc}
 800bea6:	bf00      	nop
 800bea8:	0800b747 	.word	0x0800b747

0800beac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800beac:	b480      	push	{r7}
 800beae:	b083      	sub	sp, #12
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800beb4:	bf00      	nop
 800beb6:	370c      	adds	r7, #12
 800beb8:	46bd      	mov	sp, r7
 800beba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebe:	4770      	bx	lr

0800bec0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800bec0:	b480      	push	{r7}
 800bec2:	b083      	sub	sp, #12
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800bec8:	bf00      	nop
 800beca:	370c      	adds	r7, #12
 800becc:	46bd      	mov	sp, r7
 800bece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed2:	4770      	bx	lr

0800bed4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800bed4:	b480      	push	{r7}
 800bed6:	b083      	sub	sp, #12
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800bedc:	bf00      	nop
 800bede:	370c      	adds	r7, #12
 800bee0:	46bd      	mov	sp, r7
 800bee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee6:	4770      	bx	lr

0800bee8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bee8:	b480      	push	{r7}
 800beea:	b085      	sub	sp, #20
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bef6:	2b01      	cmp	r3, #1
 800bef8:	d101      	bne.n	800befe <HAL_UARTEx_DisableFifoMode+0x16>
 800befa:	2302      	movs	r3, #2
 800befc:	e027      	b.n	800bf4e <HAL_UARTEx_DisableFifoMode+0x66>
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	2201      	movs	r2, #1
 800bf02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	2224      	movs	r2, #36	; 0x24
 800bf0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	681a      	ldr	r2, [r3, #0]
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	f022 0201 	bic.w	r2, r2, #1
 800bf24:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800bf2c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	2200      	movs	r2, #0
 800bf32:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	68fa      	ldr	r2, [r7, #12]
 800bf3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2220      	movs	r2, #32
 800bf40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2200      	movs	r2, #0
 800bf48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bf4c:	2300      	movs	r3, #0
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	3714      	adds	r7, #20
 800bf52:	46bd      	mov	sp, r7
 800bf54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf58:	4770      	bx	lr

0800bf5a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bf5a:	b580      	push	{r7, lr}
 800bf5c:	b084      	sub	sp, #16
 800bf5e:	af00      	add	r7, sp, #0
 800bf60:	6078      	str	r0, [r7, #4]
 800bf62:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bf6a:	2b01      	cmp	r3, #1
 800bf6c:	d101      	bne.n	800bf72 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bf6e:	2302      	movs	r3, #2
 800bf70:	e02d      	b.n	800bfce <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	2201      	movs	r2, #1
 800bf76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	2224      	movs	r2, #36	; 0x24
 800bf7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	681a      	ldr	r2, [r3, #0]
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	f022 0201 	bic.w	r2, r2, #1
 800bf98:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	689b      	ldr	r3, [r3, #8]
 800bfa0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	683a      	ldr	r2, [r7, #0]
 800bfaa:	430a      	orrs	r2, r1
 800bfac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bfae:	6878      	ldr	r0, [r7, #4]
 800bfb0:	f000 f850 	bl	800c054 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	68fa      	ldr	r2, [r7, #12]
 800bfba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2220      	movs	r2, #32
 800bfc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bfcc:	2300      	movs	r3, #0
}
 800bfce:	4618      	mov	r0, r3
 800bfd0:	3710      	adds	r7, #16
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	bd80      	pop	{r7, pc}

0800bfd6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bfd6:	b580      	push	{r7, lr}
 800bfd8:	b084      	sub	sp, #16
 800bfda:	af00      	add	r7, sp, #0
 800bfdc:	6078      	str	r0, [r7, #4]
 800bfde:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bfe6:	2b01      	cmp	r3, #1
 800bfe8:	d101      	bne.n	800bfee <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bfea:	2302      	movs	r3, #2
 800bfec:	e02d      	b.n	800c04a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2201      	movs	r2, #1
 800bff2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	2224      	movs	r2, #36	; 0x24
 800bffa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	681a      	ldr	r2, [r3, #0]
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	f022 0201 	bic.w	r2, r2, #1
 800c014:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	689b      	ldr	r3, [r3, #8]
 800c01c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	683a      	ldr	r2, [r7, #0]
 800c026:	430a      	orrs	r2, r1
 800c028:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c02a:	6878      	ldr	r0, [r7, #4]
 800c02c:	f000 f812 	bl	800c054 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	68fa      	ldr	r2, [r7, #12]
 800c036:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2220      	movs	r2, #32
 800c03c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	2200      	movs	r2, #0
 800c044:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c048:	2300      	movs	r3, #0
}
 800c04a:	4618      	mov	r0, r3
 800c04c:	3710      	adds	r7, #16
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}
	...

0800c054 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c054:	b480      	push	{r7}
 800c056:	b085      	sub	sp, #20
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c060:	2b00      	cmp	r3, #0
 800c062:	d108      	bne.n	800c076 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	2201      	movs	r2, #1
 800c068:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	2201      	movs	r2, #1
 800c070:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c074:	e031      	b.n	800c0da <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c076:	2308      	movs	r3, #8
 800c078:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c07a:	2308      	movs	r3, #8
 800c07c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	689b      	ldr	r3, [r3, #8]
 800c084:	0e5b      	lsrs	r3, r3, #25
 800c086:	b2db      	uxtb	r3, r3
 800c088:	f003 0307 	and.w	r3, r3, #7
 800c08c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	689b      	ldr	r3, [r3, #8]
 800c094:	0f5b      	lsrs	r3, r3, #29
 800c096:	b2db      	uxtb	r3, r3
 800c098:	f003 0307 	and.w	r3, r3, #7
 800c09c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c09e:	7bbb      	ldrb	r3, [r7, #14]
 800c0a0:	7b3a      	ldrb	r2, [r7, #12]
 800c0a2:	4911      	ldr	r1, [pc, #68]	; (800c0e8 <UARTEx_SetNbDataToProcess+0x94>)
 800c0a4:	5c8a      	ldrb	r2, [r1, r2]
 800c0a6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c0aa:	7b3a      	ldrb	r2, [r7, #12]
 800c0ac:	490f      	ldr	r1, [pc, #60]	; (800c0ec <UARTEx_SetNbDataToProcess+0x98>)
 800c0ae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c0b0:	fb93 f3f2 	sdiv	r3, r3, r2
 800c0b4:	b29a      	uxth	r2, r3
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c0bc:	7bfb      	ldrb	r3, [r7, #15]
 800c0be:	7b7a      	ldrb	r2, [r7, #13]
 800c0c0:	4909      	ldr	r1, [pc, #36]	; (800c0e8 <UARTEx_SetNbDataToProcess+0x94>)
 800c0c2:	5c8a      	ldrb	r2, [r1, r2]
 800c0c4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c0c8:	7b7a      	ldrb	r2, [r7, #13]
 800c0ca:	4908      	ldr	r1, [pc, #32]	; (800c0ec <UARTEx_SetNbDataToProcess+0x98>)
 800c0cc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c0ce:	fb93 f3f2 	sdiv	r3, r3, r2
 800c0d2:	b29a      	uxth	r2, r3
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800c0da:	bf00      	nop
 800c0dc:	3714      	adds	r7, #20
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e4:	4770      	bx	lr
 800c0e6:	bf00      	nop
 800c0e8:	08014564 	.word	0x08014564
 800c0ec:	0801456c 	.word	0x0801456c

0800c0f0 <__NVIC_SetPriority>:
{
 800c0f0:	b480      	push	{r7}
 800c0f2:	b083      	sub	sp, #12
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	4603      	mov	r3, r0
 800c0f8:	6039      	str	r1, [r7, #0]
 800c0fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c0fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c100:	2b00      	cmp	r3, #0
 800c102:	db0a      	blt.n	800c11a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c104:	683b      	ldr	r3, [r7, #0]
 800c106:	b2da      	uxtb	r2, r3
 800c108:	490c      	ldr	r1, [pc, #48]	; (800c13c <__NVIC_SetPriority+0x4c>)
 800c10a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c10e:	0112      	lsls	r2, r2, #4
 800c110:	b2d2      	uxtb	r2, r2
 800c112:	440b      	add	r3, r1
 800c114:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800c118:	e00a      	b.n	800c130 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	b2da      	uxtb	r2, r3
 800c11e:	4908      	ldr	r1, [pc, #32]	; (800c140 <__NVIC_SetPriority+0x50>)
 800c120:	79fb      	ldrb	r3, [r7, #7]
 800c122:	f003 030f 	and.w	r3, r3, #15
 800c126:	3b04      	subs	r3, #4
 800c128:	0112      	lsls	r2, r2, #4
 800c12a:	b2d2      	uxtb	r2, r2
 800c12c:	440b      	add	r3, r1
 800c12e:	761a      	strb	r2, [r3, #24]
}
 800c130:	bf00      	nop
 800c132:	370c      	adds	r7, #12
 800c134:	46bd      	mov	sp, r7
 800c136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13a:	4770      	bx	lr
 800c13c:	e000e100 	.word	0xe000e100
 800c140:	e000ed00 	.word	0xe000ed00

0800c144 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c144:	b580      	push	{r7, lr}
 800c146:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c148:	4b05      	ldr	r3, [pc, #20]	; (800c160 <SysTick_Handler+0x1c>)
 800c14a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c14c:	f002 fc78 	bl	800ea40 <xTaskGetSchedulerState>
 800c150:	4603      	mov	r3, r0
 800c152:	2b01      	cmp	r3, #1
 800c154:	d001      	beq.n	800c15a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c156:	f003 fa97 	bl	800f688 <xPortSysTickHandler>
  }
}
 800c15a:	bf00      	nop
 800c15c:	bd80      	pop	{r7, pc}
 800c15e:	bf00      	nop
 800c160:	e000e010 	.word	0xe000e010

0800c164 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c164:	b580      	push	{r7, lr}
 800c166:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c168:	2100      	movs	r1, #0
 800c16a:	f06f 0004 	mvn.w	r0, #4
 800c16e:	f7ff ffbf 	bl	800c0f0 <__NVIC_SetPriority>
#endif
}
 800c172:	bf00      	nop
 800c174:	bd80      	pop	{r7, pc}
	...

0800c178 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c178:	b480      	push	{r7}
 800c17a:	b083      	sub	sp, #12
 800c17c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c17e:	f3ef 8305 	mrs	r3, IPSR
 800c182:	603b      	str	r3, [r7, #0]
  return(result);
 800c184:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c186:	2b00      	cmp	r3, #0
 800c188:	d003      	beq.n	800c192 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c18a:	f06f 0305 	mvn.w	r3, #5
 800c18e:	607b      	str	r3, [r7, #4]
 800c190:	e00c      	b.n	800c1ac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c192:	4b0a      	ldr	r3, [pc, #40]	; (800c1bc <osKernelInitialize+0x44>)
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d105      	bne.n	800c1a6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c19a:	4b08      	ldr	r3, [pc, #32]	; (800c1bc <osKernelInitialize+0x44>)
 800c19c:	2201      	movs	r2, #1
 800c19e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	607b      	str	r3, [r7, #4]
 800c1a4:	e002      	b.n	800c1ac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c1a6:	f04f 33ff 	mov.w	r3, #4294967295
 800c1aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c1ac:	687b      	ldr	r3, [r7, #4]
}
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	370c      	adds	r7, #12
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b8:	4770      	bx	lr
 800c1ba:	bf00      	nop
 800c1bc:	2000063c 	.word	0x2000063c

0800c1c0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b082      	sub	sp, #8
 800c1c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c1c6:	f3ef 8305 	mrs	r3, IPSR
 800c1ca:	603b      	str	r3, [r7, #0]
  return(result);
 800c1cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d003      	beq.n	800c1da <osKernelStart+0x1a>
    stat = osErrorISR;
 800c1d2:	f06f 0305 	mvn.w	r3, #5
 800c1d6:	607b      	str	r3, [r7, #4]
 800c1d8:	e010      	b.n	800c1fc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c1da:	4b0b      	ldr	r3, [pc, #44]	; (800c208 <osKernelStart+0x48>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	2b01      	cmp	r3, #1
 800c1e0:	d109      	bne.n	800c1f6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c1e2:	f7ff ffbf 	bl	800c164 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c1e6:	4b08      	ldr	r3, [pc, #32]	; (800c208 <osKernelStart+0x48>)
 800c1e8:	2202      	movs	r2, #2
 800c1ea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c1ec:	f001 ff42 	bl	800e074 <vTaskStartScheduler>
      stat = osOK;
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	607b      	str	r3, [r7, #4]
 800c1f4:	e002      	b.n	800c1fc <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c1f6:	f04f 33ff 	mov.w	r3, #4294967295
 800c1fa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c1fc:	687b      	ldr	r3, [r7, #4]
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	3708      	adds	r7, #8
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}
 800c206:	bf00      	nop
 800c208:	2000063c 	.word	0x2000063c

0800c20c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b08e      	sub	sp, #56	; 0x38
 800c210:	af04      	add	r7, sp, #16
 800c212:	60f8      	str	r0, [r7, #12]
 800c214:	60b9      	str	r1, [r7, #8]
 800c216:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c218:	2300      	movs	r3, #0
 800c21a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c21c:	f3ef 8305 	mrs	r3, IPSR
 800c220:	617b      	str	r3, [r7, #20]
  return(result);
 800c222:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c224:	2b00      	cmp	r3, #0
 800c226:	d17e      	bne.n	800c326 <osThreadNew+0x11a>
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d07b      	beq.n	800c326 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c22e:	2380      	movs	r3, #128	; 0x80
 800c230:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c232:	2318      	movs	r3, #24
 800c234:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c236:	2300      	movs	r3, #0
 800c238:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800c23a:	f04f 33ff 	mov.w	r3, #4294967295
 800c23e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d045      	beq.n	800c2d2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d002      	beq.n	800c254 <osThreadNew+0x48>
        name = attr->name;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	699b      	ldr	r3, [r3, #24]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d002      	beq.n	800c262 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	699b      	ldr	r3, [r3, #24]
 800c260:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c262:	69fb      	ldr	r3, [r7, #28]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d008      	beq.n	800c27a <osThreadNew+0x6e>
 800c268:	69fb      	ldr	r3, [r7, #28]
 800c26a:	2b38      	cmp	r3, #56	; 0x38
 800c26c:	d805      	bhi.n	800c27a <osThreadNew+0x6e>
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	685b      	ldr	r3, [r3, #4]
 800c272:	f003 0301 	and.w	r3, r3, #1
 800c276:	2b00      	cmp	r3, #0
 800c278:	d001      	beq.n	800c27e <osThreadNew+0x72>
        return (NULL);
 800c27a:	2300      	movs	r3, #0
 800c27c:	e054      	b.n	800c328 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	695b      	ldr	r3, [r3, #20]
 800c282:	2b00      	cmp	r3, #0
 800c284:	d003      	beq.n	800c28e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	695b      	ldr	r3, [r3, #20]
 800c28a:	089b      	lsrs	r3, r3, #2
 800c28c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	689b      	ldr	r3, [r3, #8]
 800c292:	2b00      	cmp	r3, #0
 800c294:	d00e      	beq.n	800c2b4 <osThreadNew+0xa8>
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	68db      	ldr	r3, [r3, #12]
 800c29a:	2b5b      	cmp	r3, #91	; 0x5b
 800c29c:	d90a      	bls.n	800c2b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d006      	beq.n	800c2b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	695b      	ldr	r3, [r3, #20]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d002      	beq.n	800c2b4 <osThreadNew+0xa8>
        mem = 1;
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	61bb      	str	r3, [r7, #24]
 800c2b2:	e010      	b.n	800c2d6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	689b      	ldr	r3, [r3, #8]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d10c      	bne.n	800c2d6 <osThreadNew+0xca>
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	68db      	ldr	r3, [r3, #12]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d108      	bne.n	800c2d6 <osThreadNew+0xca>
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	691b      	ldr	r3, [r3, #16]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d104      	bne.n	800c2d6 <osThreadNew+0xca>
          mem = 0;
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	61bb      	str	r3, [r7, #24]
 800c2d0:	e001      	b.n	800c2d6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c2d6:	69bb      	ldr	r3, [r7, #24]
 800c2d8:	2b01      	cmp	r3, #1
 800c2da:	d110      	bne.n	800c2fe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c2e0:	687a      	ldr	r2, [r7, #4]
 800c2e2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c2e4:	9202      	str	r2, [sp, #8]
 800c2e6:	9301      	str	r3, [sp, #4]
 800c2e8:	69fb      	ldr	r3, [r7, #28]
 800c2ea:	9300      	str	r3, [sp, #0]
 800c2ec:	68bb      	ldr	r3, [r7, #8]
 800c2ee:	6a3a      	ldr	r2, [r7, #32]
 800c2f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c2f2:	68f8      	ldr	r0, [r7, #12]
 800c2f4:	f001 fbe2 	bl	800dabc <xTaskCreateStatic>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	613b      	str	r3, [r7, #16]
 800c2fc:	e013      	b.n	800c326 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c2fe:	69bb      	ldr	r3, [r7, #24]
 800c300:	2b00      	cmp	r3, #0
 800c302:	d110      	bne.n	800c326 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c304:	6a3b      	ldr	r3, [r7, #32]
 800c306:	b29a      	uxth	r2, r3
 800c308:	f107 0310 	add.w	r3, r7, #16
 800c30c:	9301      	str	r3, [sp, #4]
 800c30e:	69fb      	ldr	r3, [r7, #28]
 800c310:	9300      	str	r3, [sp, #0]
 800c312:	68bb      	ldr	r3, [r7, #8]
 800c314:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c316:	68f8      	ldr	r0, [r7, #12]
 800c318:	f001 fc2d 	bl	800db76 <xTaskCreate>
 800c31c:	4603      	mov	r3, r0
 800c31e:	2b01      	cmp	r3, #1
 800c320:	d001      	beq.n	800c326 <osThreadNew+0x11a>
            hTask = NULL;
 800c322:	2300      	movs	r3, #0
 800c324:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c326:	693b      	ldr	r3, [r7, #16]
}
 800c328:	4618      	mov	r0, r3
 800c32a:	3728      	adds	r7, #40	; 0x28
 800c32c:	46bd      	mov	sp, r7
 800c32e:	bd80      	pop	{r7, pc}

0800c330 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 800c330:	b580      	push	{r7, lr}
 800c332:	b086      	sub	sp, #24
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c33c:	f3ef 8305 	mrs	r3, IPSR
 800c340:	60fb      	str	r3, [r7, #12]
  return(result);
 800c342:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c344:	2b00      	cmp	r3, #0
 800c346:	d003      	beq.n	800c350 <osThreadSuspend+0x20>
    stat = osErrorISR;
 800c348:	f06f 0305 	mvn.w	r3, #5
 800c34c:	617b      	str	r3, [r7, #20]
 800c34e:	e00b      	b.n	800c368 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 800c350:	693b      	ldr	r3, [r7, #16]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d103      	bne.n	800c35e <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 800c356:	f06f 0303 	mvn.w	r3, #3
 800c35a:	617b      	str	r3, [r7, #20]
 800c35c:	e004      	b.n	800c368 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 800c35e:	2300      	movs	r3, #0
 800c360:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 800c362:	6938      	ldr	r0, [r7, #16]
 800c364:	f001 fd80 	bl	800de68 <vTaskSuspend>
  }

  return (stat);
 800c368:	697b      	ldr	r3, [r7, #20]
}
 800c36a:	4618      	mov	r0, r3
 800c36c:	3718      	adds	r7, #24
 800c36e:	46bd      	mov	sp, r7
 800c370:	bd80      	pop	{r7, pc}

0800c372 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 800c372:	b580      	push	{r7, lr}
 800c374:	b086      	sub	sp, #24
 800c376:	af00      	add	r7, sp, #0
 800c378:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c37e:	f3ef 8305 	mrs	r3, IPSR
 800c382:	60fb      	str	r3, [r7, #12]
  return(result);
 800c384:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c386:	2b00      	cmp	r3, #0
 800c388:	d003      	beq.n	800c392 <osThreadResume+0x20>
    stat = osErrorISR;
 800c38a:	f06f 0305 	mvn.w	r3, #5
 800c38e:	617b      	str	r3, [r7, #20]
 800c390:	e00b      	b.n	800c3aa <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	2b00      	cmp	r3, #0
 800c396:	d103      	bne.n	800c3a0 <osThreadResume+0x2e>
    stat = osErrorParameter;
 800c398:	f06f 0303 	mvn.w	r3, #3
 800c39c:	617b      	str	r3, [r7, #20]
 800c39e:	e004      	b.n	800c3aa <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 800c3a4:	6938      	ldr	r0, [r7, #16]
 800c3a6:	f001 fe07 	bl	800dfb8 <vTaskResume>
  }

  return (stat);
 800c3aa:	697b      	ldr	r3, [r7, #20]
}
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	3718      	adds	r7, #24
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	bd80      	pop	{r7, pc}

0800c3b4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b084      	sub	sp, #16
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c3bc:	f3ef 8305 	mrs	r3, IPSR
 800c3c0:	60bb      	str	r3, [r7, #8]
  return(result);
 800c3c2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d003      	beq.n	800c3d0 <osDelay+0x1c>
    stat = osErrorISR;
 800c3c8:	f06f 0305 	mvn.w	r3, #5
 800c3cc:	60fb      	str	r3, [r7, #12]
 800c3ce:	e007      	b.n	800c3e0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d002      	beq.n	800c3e0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c3da:	6878      	ldr	r0, [r7, #4]
 800c3dc:	f001 fd10 	bl	800de00 <vTaskDelay>
    }
  }

  return (stat);
 800c3e0:	68fb      	ldr	r3, [r7, #12]
}
 800c3e2:	4618      	mov	r0, r3
 800c3e4:	3710      	adds	r7, #16
 800c3e6:	46bd      	mov	sp, r7
 800c3e8:	bd80      	pop	{r7, pc}

0800c3ea <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800c3ea:	b580      	push	{r7, lr}
 800c3ec:	b086      	sub	sp, #24
 800c3ee:	af00      	add	r7, sp, #0
 800c3f0:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c3f6:	f3ef 8305 	mrs	r3, IPSR
 800c3fa:	60fb      	str	r3, [r7, #12]
  return(result);
 800c3fc:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d12d      	bne.n	800c45e <osEventFlagsNew+0x74>
    mem = -1;
 800c402:	f04f 33ff 	mov.w	r3, #4294967295
 800c406:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d015      	beq.n	800c43a <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	689b      	ldr	r3, [r3, #8]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d006      	beq.n	800c424 <osEventFlagsNew+0x3a>
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	68db      	ldr	r3, [r3, #12]
 800c41a:	2b1f      	cmp	r3, #31
 800c41c:	d902      	bls.n	800c424 <osEventFlagsNew+0x3a>
        mem = 1;
 800c41e:	2301      	movs	r3, #1
 800c420:	613b      	str	r3, [r7, #16]
 800c422:	e00c      	b.n	800c43e <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	689b      	ldr	r3, [r3, #8]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d108      	bne.n	800c43e <osEventFlagsNew+0x54>
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	68db      	ldr	r3, [r3, #12]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d104      	bne.n	800c43e <osEventFlagsNew+0x54>
          mem = 0;
 800c434:	2300      	movs	r3, #0
 800c436:	613b      	str	r3, [r7, #16]
 800c438:	e001      	b.n	800c43e <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800c43a:	2300      	movs	r3, #0
 800c43c:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800c43e:	693b      	ldr	r3, [r7, #16]
 800c440:	2b01      	cmp	r3, #1
 800c442:	d106      	bne.n	800c452 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	689b      	ldr	r3, [r3, #8]
 800c448:	4618      	mov	r0, r3
 800c44a:	f000 faa3 	bl	800c994 <xEventGroupCreateStatic>
 800c44e:	6178      	str	r0, [r7, #20]
 800c450:	e005      	b.n	800c45e <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 800c452:	693b      	ldr	r3, [r7, #16]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d102      	bne.n	800c45e <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800c458:	f000 fad3 	bl	800ca02 <xEventGroupCreate>
 800c45c:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800c45e:	697b      	ldr	r3, [r7, #20]
}
 800c460:	4618      	mov	r0, r3
 800c462:	3718      	adds	r7, #24
 800c464:	46bd      	mov	sp, r7
 800c466:	bd80      	pop	{r7, pc}

0800c468 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 800c468:	b580      	push	{r7, lr}
 800c46a:	b086      	sub	sp, #24
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
 800c470:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800c476:	693b      	ldr	r3, [r7, #16]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d004      	beq.n	800c486 <osEventFlagsSet+0x1e>
 800c47c:	683b      	ldr	r3, [r7, #0]
 800c47e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800c482:	2b00      	cmp	r3, #0
 800c484:	d003      	beq.n	800c48e <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 800c486:	f06f 0303 	mvn.w	r3, #3
 800c48a:	617b      	str	r3, [r7, #20]
 800c48c:	e028      	b.n	800c4e0 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c48e:	f3ef 8305 	mrs	r3, IPSR
 800c492:	60fb      	str	r3, [r7, #12]
  return(result);
 800c494:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800c496:	2b00      	cmp	r3, #0
 800c498:	d01d      	beq.n	800c4d6 <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 800c49a:	2300      	movs	r3, #0
 800c49c:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800c49e:	f107 0308 	add.w	r3, r7, #8
 800c4a2:	461a      	mov	r2, r3
 800c4a4:	6839      	ldr	r1, [r7, #0]
 800c4a6:	6938      	ldr	r0, [r7, #16]
 800c4a8:	f000 fc4e 	bl	800cd48 <xEventGroupSetBitsFromISR>
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d103      	bne.n	800c4ba <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 800c4b2:	f06f 0302 	mvn.w	r3, #2
 800c4b6:	617b      	str	r3, [r7, #20]
 800c4b8:	e012      	b.n	800c4e0 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 800c4be:	68bb      	ldr	r3, [r7, #8]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d00d      	beq.n	800c4e0 <osEventFlagsSet+0x78>
 800c4c4:	4b09      	ldr	r3, [pc, #36]	; (800c4ec <osEventFlagsSet+0x84>)
 800c4c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c4ca:	601a      	str	r2, [r3, #0]
 800c4cc:	f3bf 8f4f 	dsb	sy
 800c4d0:	f3bf 8f6f 	isb	sy
 800c4d4:	e004      	b.n	800c4e0 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800c4d6:	6839      	ldr	r1, [r7, #0]
 800c4d8:	6938      	ldr	r0, [r7, #16]
 800c4da:	f000 fb7b 	bl	800cbd4 <xEventGroupSetBits>
 800c4de:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800c4e0:	697b      	ldr	r3, [r7, #20]
}
 800c4e2:	4618      	mov	r0, r3
 800c4e4:	3718      	adds	r7, #24
 800c4e6:	46bd      	mov	sp, r7
 800c4e8:	bd80      	pop	{r7, pc}
 800c4ea:	bf00      	nop
 800c4ec:	e000ed04 	.word	0xe000ed04

0800c4f0 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800c4f0:	b580      	push	{r7, lr}
 800c4f2:	b08c      	sub	sp, #48	; 0x30
 800c4f4:	af02      	add	r7, sp, #8
 800c4f6:	60f8      	str	r0, [r7, #12]
 800c4f8:	60b9      	str	r1, [r7, #8]
 800c4fa:	607a      	str	r2, [r7, #4]
 800c4fc:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800c502:	69bb      	ldr	r3, [r7, #24]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d004      	beq.n	800c512 <osEventFlagsWait+0x22>
 800c508:	68bb      	ldr	r3, [r7, #8]
 800c50a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d003      	beq.n	800c51a <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800c512:	f06f 0303 	mvn.w	r3, #3
 800c516:	61fb      	str	r3, [r7, #28]
 800c518:	e04b      	b.n	800c5b2 <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c51a:	f3ef 8305 	mrs	r3, IPSR
 800c51e:	617b      	str	r3, [r7, #20]
  return(result);
 800c520:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800c522:	2b00      	cmp	r3, #0
 800c524:	d003      	beq.n	800c52e <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 800c526:	f06f 0305 	mvn.w	r3, #5
 800c52a:	61fb      	str	r3, [r7, #28]
 800c52c:	e041      	b.n	800c5b2 <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	f003 0301 	and.w	r3, r3, #1
 800c534:	2b00      	cmp	r3, #0
 800c536:	d002      	beq.n	800c53e <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 800c538:	2301      	movs	r3, #1
 800c53a:	627b      	str	r3, [r7, #36]	; 0x24
 800c53c:	e001      	b.n	800c542 <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 800c53e:	2300      	movs	r3, #0
 800c540:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	f003 0302 	and.w	r3, r3, #2
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d002      	beq.n	800c552 <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 800c54c:	2300      	movs	r3, #0
 800c54e:	623b      	str	r3, [r7, #32]
 800c550:	e001      	b.n	800c556 <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 800c552:	2301      	movs	r3, #1
 800c554:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800c556:	683b      	ldr	r3, [r7, #0]
 800c558:	9300      	str	r3, [sp, #0]
 800c55a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c55c:	6a3a      	ldr	r2, [r7, #32]
 800c55e:	68b9      	ldr	r1, [r7, #8]
 800c560:	69b8      	ldr	r0, [r7, #24]
 800c562:	f000 fa69 	bl	800ca38 <xEventGroupWaitBits>
 800c566:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	f003 0301 	and.w	r3, r3, #1
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d010      	beq.n	800c594 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 800c572:	68ba      	ldr	r2, [r7, #8]
 800c574:	69fb      	ldr	r3, [r7, #28]
 800c576:	4013      	ands	r3, r2
 800c578:	68ba      	ldr	r2, [r7, #8]
 800c57a:	429a      	cmp	r2, r3
 800c57c:	d019      	beq.n	800c5b2 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800c57e:	683b      	ldr	r3, [r7, #0]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d003      	beq.n	800c58c <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 800c584:	f06f 0301 	mvn.w	r3, #1
 800c588:	61fb      	str	r3, [r7, #28]
 800c58a:	e012      	b.n	800c5b2 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800c58c:	f06f 0302 	mvn.w	r3, #2
 800c590:	61fb      	str	r3, [r7, #28]
 800c592:	e00e      	b.n	800c5b2 <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800c594:	68ba      	ldr	r2, [r7, #8]
 800c596:	69fb      	ldr	r3, [r7, #28]
 800c598:	4013      	ands	r3, r2
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d109      	bne.n	800c5b2 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800c59e:	683b      	ldr	r3, [r7, #0]
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d003      	beq.n	800c5ac <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 800c5a4:	f06f 0301 	mvn.w	r3, #1
 800c5a8:	61fb      	str	r3, [r7, #28]
 800c5aa:	e002      	b.n	800c5b2 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800c5ac:	f06f 0302 	mvn.w	r3, #2
 800c5b0:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800c5b2:	69fb      	ldr	r3, [r7, #28]
}
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	3728      	adds	r7, #40	; 0x28
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	bd80      	pop	{r7, pc}

0800c5bc <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b088      	sub	sp, #32
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c5c8:	f3ef 8305 	mrs	r3, IPSR
 800c5cc:	60bb      	str	r3, [r7, #8]
  return(result);
 800c5ce:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d174      	bne.n	800c6be <osMutexNew+0x102>
    if (attr != NULL) {
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d003      	beq.n	800c5e2 <osMutexNew+0x26>
      type = attr->attr_bits;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	685b      	ldr	r3, [r3, #4]
 800c5de:	61bb      	str	r3, [r7, #24]
 800c5e0:	e001      	b.n	800c5e6 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800c5e6:	69bb      	ldr	r3, [r7, #24]
 800c5e8:	f003 0301 	and.w	r3, r3, #1
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d002      	beq.n	800c5f6 <osMutexNew+0x3a>
      rmtx = 1U;
 800c5f0:	2301      	movs	r3, #1
 800c5f2:	617b      	str	r3, [r7, #20]
 800c5f4:	e001      	b.n	800c5fa <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800c5fa:	69bb      	ldr	r3, [r7, #24]
 800c5fc:	f003 0308 	and.w	r3, r3, #8
 800c600:	2b00      	cmp	r3, #0
 800c602:	d15c      	bne.n	800c6be <osMutexNew+0x102>
      mem = -1;
 800c604:	f04f 33ff 	mov.w	r3, #4294967295
 800c608:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d015      	beq.n	800c63c <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	689b      	ldr	r3, [r3, #8]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d006      	beq.n	800c626 <osMutexNew+0x6a>
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	68db      	ldr	r3, [r3, #12]
 800c61c:	2b4f      	cmp	r3, #79	; 0x4f
 800c61e:	d902      	bls.n	800c626 <osMutexNew+0x6a>
          mem = 1;
 800c620:	2301      	movs	r3, #1
 800c622:	613b      	str	r3, [r7, #16]
 800c624:	e00c      	b.n	800c640 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	689b      	ldr	r3, [r3, #8]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d108      	bne.n	800c640 <osMutexNew+0x84>
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	68db      	ldr	r3, [r3, #12]
 800c632:	2b00      	cmp	r3, #0
 800c634:	d104      	bne.n	800c640 <osMutexNew+0x84>
            mem = 0;
 800c636:	2300      	movs	r3, #0
 800c638:	613b      	str	r3, [r7, #16]
 800c63a:	e001      	b.n	800c640 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800c63c:	2300      	movs	r3, #0
 800c63e:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800c640:	693b      	ldr	r3, [r7, #16]
 800c642:	2b01      	cmp	r3, #1
 800c644:	d112      	bne.n	800c66c <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800c646:	697b      	ldr	r3, [r7, #20]
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d007      	beq.n	800c65c <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	689b      	ldr	r3, [r3, #8]
 800c650:	4619      	mov	r1, r3
 800c652:	2004      	movs	r0, #4
 800c654:	f000 fdaf 	bl	800d1b6 <xQueueCreateMutexStatic>
 800c658:	61f8      	str	r0, [r7, #28]
 800c65a:	e016      	b.n	800c68a <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	689b      	ldr	r3, [r3, #8]
 800c660:	4619      	mov	r1, r3
 800c662:	2001      	movs	r0, #1
 800c664:	f000 fda7 	bl	800d1b6 <xQueueCreateMutexStatic>
 800c668:	61f8      	str	r0, [r7, #28]
 800c66a:	e00e      	b.n	800c68a <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800c66c:	693b      	ldr	r3, [r7, #16]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d10b      	bne.n	800c68a <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800c672:	697b      	ldr	r3, [r7, #20]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d004      	beq.n	800c682 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800c678:	2004      	movs	r0, #4
 800c67a:	f000 fd84 	bl	800d186 <xQueueCreateMutex>
 800c67e:	61f8      	str	r0, [r7, #28]
 800c680:	e003      	b.n	800c68a <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800c682:	2001      	movs	r0, #1
 800c684:	f000 fd7f 	bl	800d186 <xQueueCreateMutex>
 800c688:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800c68a:	69fb      	ldr	r3, [r7, #28]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d00c      	beq.n	800c6aa <osMutexNew+0xee>
        if (attr != NULL) {
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d003      	beq.n	800c69e <osMutexNew+0xe2>
          name = attr->name;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	60fb      	str	r3, [r7, #12]
 800c69c:	e001      	b.n	800c6a2 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800c69e:	2300      	movs	r3, #0
 800c6a0:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800c6a2:	68f9      	ldr	r1, [r7, #12]
 800c6a4:	69f8      	ldr	r0, [r7, #28]
 800c6a6:	f001 f9ab 	bl	800da00 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800c6aa:	69fb      	ldr	r3, [r7, #28]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d006      	beq.n	800c6be <osMutexNew+0x102>
 800c6b0:	697b      	ldr	r3, [r7, #20]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d003      	beq.n	800c6be <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800c6b6:	69fb      	ldr	r3, [r7, #28]
 800c6b8:	f043 0301 	orr.w	r3, r3, #1
 800c6bc:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800c6be:	69fb      	ldr	r3, [r7, #28]
}
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	3720      	adds	r7, #32
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	bd80      	pop	{r7, pc}

0800c6c8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	b08a      	sub	sp, #40	; 0x28
 800c6cc:	af02      	add	r7, sp, #8
 800c6ce:	60f8      	str	r0, [r7, #12]
 800c6d0:	60b9      	str	r1, [r7, #8]
 800c6d2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c6d8:	f3ef 8305 	mrs	r3, IPSR
 800c6dc:	613b      	str	r3, [r7, #16]
  return(result);
 800c6de:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d15f      	bne.n	800c7a4 <osMessageQueueNew+0xdc>
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d05c      	beq.n	800c7a4 <osMessageQueueNew+0xdc>
 800c6ea:	68bb      	ldr	r3, [r7, #8]
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d059      	beq.n	800c7a4 <osMessageQueueNew+0xdc>
    mem = -1;
 800c6f0:	f04f 33ff 	mov.w	r3, #4294967295
 800c6f4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d029      	beq.n	800c750 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	689b      	ldr	r3, [r3, #8]
 800c700:	2b00      	cmp	r3, #0
 800c702:	d012      	beq.n	800c72a <osMessageQueueNew+0x62>
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	68db      	ldr	r3, [r3, #12]
 800c708:	2b4f      	cmp	r3, #79	; 0x4f
 800c70a:	d90e      	bls.n	800c72a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c710:	2b00      	cmp	r3, #0
 800c712:	d00a      	beq.n	800c72a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	695a      	ldr	r2, [r3, #20]
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	68b9      	ldr	r1, [r7, #8]
 800c71c:	fb01 f303 	mul.w	r3, r1, r3
 800c720:	429a      	cmp	r2, r3
 800c722:	d302      	bcc.n	800c72a <osMessageQueueNew+0x62>
        mem = 1;
 800c724:	2301      	movs	r3, #1
 800c726:	61bb      	str	r3, [r7, #24]
 800c728:	e014      	b.n	800c754 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	689b      	ldr	r3, [r3, #8]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d110      	bne.n	800c754 <osMessageQueueNew+0x8c>
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	68db      	ldr	r3, [r3, #12]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d10c      	bne.n	800c754 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d108      	bne.n	800c754 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	695b      	ldr	r3, [r3, #20]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d104      	bne.n	800c754 <osMessageQueueNew+0x8c>
          mem = 0;
 800c74a:	2300      	movs	r3, #0
 800c74c:	61bb      	str	r3, [r7, #24]
 800c74e:	e001      	b.n	800c754 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800c750:	2300      	movs	r3, #0
 800c752:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c754:	69bb      	ldr	r3, [r7, #24]
 800c756:	2b01      	cmp	r3, #1
 800c758:	d10b      	bne.n	800c772 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	691a      	ldr	r2, [r3, #16]
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	689b      	ldr	r3, [r3, #8]
 800c762:	2100      	movs	r1, #0
 800c764:	9100      	str	r1, [sp, #0]
 800c766:	68b9      	ldr	r1, [r7, #8]
 800c768:	68f8      	ldr	r0, [r7, #12]
 800c76a:	f000 fc1d 	bl	800cfa8 <xQueueGenericCreateStatic>
 800c76e:	61f8      	str	r0, [r7, #28]
 800c770:	e008      	b.n	800c784 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800c772:	69bb      	ldr	r3, [r7, #24]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d105      	bne.n	800c784 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800c778:	2200      	movs	r2, #0
 800c77a:	68b9      	ldr	r1, [r7, #8]
 800c77c:	68f8      	ldr	r0, [r7, #12]
 800c77e:	f000 fc8b 	bl	800d098 <xQueueGenericCreate>
 800c782:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800c784:	69fb      	ldr	r3, [r7, #28]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d00c      	beq.n	800c7a4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d003      	beq.n	800c798 <osMessageQueueNew+0xd0>
        name = attr->name;
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	617b      	str	r3, [r7, #20]
 800c796:	e001      	b.n	800c79c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800c798:	2300      	movs	r3, #0
 800c79a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800c79c:	6979      	ldr	r1, [r7, #20]
 800c79e:	69f8      	ldr	r0, [r7, #28]
 800c7a0:	f001 f92e 	bl	800da00 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800c7a4:	69fb      	ldr	r3, [r7, #28]
}
 800c7a6:	4618      	mov	r0, r3
 800c7a8:	3720      	adds	r7, #32
 800c7aa:	46bd      	mov	sp, r7
 800c7ac:	bd80      	pop	{r7, pc}
	...

0800c7b0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b088      	sub	sp, #32
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	60f8      	str	r0, [r7, #12]
 800c7b8:	60b9      	str	r1, [r7, #8]
 800c7ba:	603b      	str	r3, [r7, #0]
 800c7bc:	4613      	mov	r3, r2
 800c7be:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c7c8:	f3ef 8305 	mrs	r3, IPSR
 800c7cc:	617b      	str	r3, [r7, #20]
  return(result);
 800c7ce:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d028      	beq.n	800c826 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800c7d4:	69bb      	ldr	r3, [r7, #24]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d005      	beq.n	800c7e6 <osMessageQueuePut+0x36>
 800c7da:	68bb      	ldr	r3, [r7, #8]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d002      	beq.n	800c7e6 <osMessageQueuePut+0x36>
 800c7e0:	683b      	ldr	r3, [r7, #0]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d003      	beq.n	800c7ee <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800c7e6:	f06f 0303 	mvn.w	r3, #3
 800c7ea:	61fb      	str	r3, [r7, #28]
 800c7ec:	e038      	b.n	800c860 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800c7f2:	f107 0210 	add.w	r2, r7, #16
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	68b9      	ldr	r1, [r7, #8]
 800c7fa:	69b8      	ldr	r0, [r7, #24]
 800c7fc:	f000 fdf4 	bl	800d3e8 <xQueueGenericSendFromISR>
 800c800:	4603      	mov	r3, r0
 800c802:	2b01      	cmp	r3, #1
 800c804:	d003      	beq.n	800c80e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800c806:	f06f 0302 	mvn.w	r3, #2
 800c80a:	61fb      	str	r3, [r7, #28]
 800c80c:	e028      	b.n	800c860 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800c80e:	693b      	ldr	r3, [r7, #16]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d025      	beq.n	800c860 <osMessageQueuePut+0xb0>
 800c814:	4b15      	ldr	r3, [pc, #84]	; (800c86c <osMessageQueuePut+0xbc>)
 800c816:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c81a:	601a      	str	r2, [r3, #0]
 800c81c:	f3bf 8f4f 	dsb	sy
 800c820:	f3bf 8f6f 	isb	sy
 800c824:	e01c      	b.n	800c860 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800c826:	69bb      	ldr	r3, [r7, #24]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d002      	beq.n	800c832 <osMessageQueuePut+0x82>
 800c82c:	68bb      	ldr	r3, [r7, #8]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d103      	bne.n	800c83a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800c832:	f06f 0303 	mvn.w	r3, #3
 800c836:	61fb      	str	r3, [r7, #28]
 800c838:	e012      	b.n	800c860 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800c83a:	2300      	movs	r3, #0
 800c83c:	683a      	ldr	r2, [r7, #0]
 800c83e:	68b9      	ldr	r1, [r7, #8]
 800c840:	69b8      	ldr	r0, [r7, #24]
 800c842:	f000 fcd3 	bl	800d1ec <xQueueGenericSend>
 800c846:	4603      	mov	r3, r0
 800c848:	2b01      	cmp	r3, #1
 800c84a:	d009      	beq.n	800c860 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800c84c:	683b      	ldr	r3, [r7, #0]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d003      	beq.n	800c85a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800c852:	f06f 0301 	mvn.w	r3, #1
 800c856:	61fb      	str	r3, [r7, #28]
 800c858:	e002      	b.n	800c860 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800c85a:	f06f 0302 	mvn.w	r3, #2
 800c85e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800c860:	69fb      	ldr	r3, [r7, #28]
}
 800c862:	4618      	mov	r0, r3
 800c864:	3720      	adds	r7, #32
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
 800c86a:	bf00      	nop
 800c86c:	e000ed04 	.word	0xe000ed04

0800c870 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800c870:	b580      	push	{r7, lr}
 800c872:	b088      	sub	sp, #32
 800c874:	af00      	add	r7, sp, #0
 800c876:	60f8      	str	r0, [r7, #12]
 800c878:	60b9      	str	r1, [r7, #8]
 800c87a:	607a      	str	r2, [r7, #4]
 800c87c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800c882:	2300      	movs	r3, #0
 800c884:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c886:	f3ef 8305 	mrs	r3, IPSR
 800c88a:	617b      	str	r3, [r7, #20]
  return(result);
 800c88c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d028      	beq.n	800c8e4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800c892:	69bb      	ldr	r3, [r7, #24]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d005      	beq.n	800c8a4 <osMessageQueueGet+0x34>
 800c898:	68bb      	ldr	r3, [r7, #8]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d002      	beq.n	800c8a4 <osMessageQueueGet+0x34>
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d003      	beq.n	800c8ac <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800c8a4:	f06f 0303 	mvn.w	r3, #3
 800c8a8:	61fb      	str	r3, [r7, #28]
 800c8aa:	e037      	b.n	800c91c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800c8b0:	f107 0310 	add.w	r3, r7, #16
 800c8b4:	461a      	mov	r2, r3
 800c8b6:	68b9      	ldr	r1, [r7, #8]
 800c8b8:	69b8      	ldr	r0, [r7, #24]
 800c8ba:	f000 ff11 	bl	800d6e0 <xQueueReceiveFromISR>
 800c8be:	4603      	mov	r3, r0
 800c8c0:	2b01      	cmp	r3, #1
 800c8c2:	d003      	beq.n	800c8cc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800c8c4:	f06f 0302 	mvn.w	r3, #2
 800c8c8:	61fb      	str	r3, [r7, #28]
 800c8ca:	e027      	b.n	800c91c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800c8cc:	693b      	ldr	r3, [r7, #16]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d024      	beq.n	800c91c <osMessageQueueGet+0xac>
 800c8d2:	4b15      	ldr	r3, [pc, #84]	; (800c928 <osMessageQueueGet+0xb8>)
 800c8d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8d8:	601a      	str	r2, [r3, #0]
 800c8da:	f3bf 8f4f 	dsb	sy
 800c8de:	f3bf 8f6f 	isb	sy
 800c8e2:	e01b      	b.n	800c91c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800c8e4:	69bb      	ldr	r3, [r7, #24]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d002      	beq.n	800c8f0 <osMessageQueueGet+0x80>
 800c8ea:	68bb      	ldr	r3, [r7, #8]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d103      	bne.n	800c8f8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800c8f0:	f06f 0303 	mvn.w	r3, #3
 800c8f4:	61fb      	str	r3, [r7, #28]
 800c8f6:	e011      	b.n	800c91c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800c8f8:	683a      	ldr	r2, [r7, #0]
 800c8fa:	68b9      	ldr	r1, [r7, #8]
 800c8fc:	69b8      	ldr	r0, [r7, #24]
 800c8fe:	f000 fe0f 	bl	800d520 <xQueueReceive>
 800c902:	4603      	mov	r3, r0
 800c904:	2b01      	cmp	r3, #1
 800c906:	d009      	beq.n	800c91c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d003      	beq.n	800c916 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800c90e:	f06f 0301 	mvn.w	r3, #1
 800c912:	61fb      	str	r3, [r7, #28]
 800c914:	e002      	b.n	800c91c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800c916:	f06f 0302 	mvn.w	r3, #2
 800c91a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800c91c:	69fb      	ldr	r3, [r7, #28]
}
 800c91e:	4618      	mov	r0, r3
 800c920:	3720      	adds	r7, #32
 800c922:	46bd      	mov	sp, r7
 800c924:	bd80      	pop	{r7, pc}
 800c926:	bf00      	nop
 800c928:	e000ed04 	.word	0xe000ed04

0800c92c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c92c:	b480      	push	{r7}
 800c92e:	b085      	sub	sp, #20
 800c930:	af00      	add	r7, sp, #0
 800c932:	60f8      	str	r0, [r7, #12]
 800c934:	60b9      	str	r1, [r7, #8]
 800c936:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	4a07      	ldr	r2, [pc, #28]	; (800c958 <vApplicationGetIdleTaskMemory+0x2c>)
 800c93c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c93e:	68bb      	ldr	r3, [r7, #8]
 800c940:	4a06      	ldr	r2, [pc, #24]	; (800c95c <vApplicationGetIdleTaskMemory+0x30>)
 800c942:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2280      	movs	r2, #128	; 0x80
 800c948:	601a      	str	r2, [r3, #0]
}
 800c94a:	bf00      	nop
 800c94c:	3714      	adds	r7, #20
 800c94e:	46bd      	mov	sp, r7
 800c950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c954:	4770      	bx	lr
 800c956:	bf00      	nop
 800c958:	20000640 	.word	0x20000640
 800c95c:	2000069c 	.word	0x2000069c

0800c960 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c960:	b480      	push	{r7}
 800c962:	b085      	sub	sp, #20
 800c964:	af00      	add	r7, sp, #0
 800c966:	60f8      	str	r0, [r7, #12]
 800c968:	60b9      	str	r1, [r7, #8]
 800c96a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	4a07      	ldr	r2, [pc, #28]	; (800c98c <vApplicationGetTimerTaskMemory+0x2c>)
 800c970:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c972:	68bb      	ldr	r3, [r7, #8]
 800c974:	4a06      	ldr	r2, [pc, #24]	; (800c990 <vApplicationGetTimerTaskMemory+0x30>)
 800c976:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c97e:	601a      	str	r2, [r3, #0]
}
 800c980:	bf00      	nop
 800c982:	3714      	adds	r7, #20
 800c984:	46bd      	mov	sp, r7
 800c986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c98a:	4770      	bx	lr
 800c98c:	2000089c 	.word	0x2000089c
 800c990:	200008f8 	.word	0x200008f8

0800c994 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800c994:	b580      	push	{r7, lr}
 800c996:	b086      	sub	sp, #24
 800c998:	af00      	add	r7, sp, #0
 800c99a:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d10a      	bne.n	800c9b8 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c9a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a6:	f383 8811 	msr	BASEPRI, r3
 800c9aa:	f3bf 8f6f 	isb	sy
 800c9ae:	f3bf 8f4f 	dsb	sy
 800c9b2:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c9b4:	bf00      	nop
 800c9b6:	e7fe      	b.n	800c9b6 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800c9b8:	2320      	movs	r3, #32
 800c9ba:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800c9bc:	68bb      	ldr	r3, [r7, #8]
 800c9be:	2b20      	cmp	r3, #32
 800c9c0:	d00a      	beq.n	800c9d8 <xEventGroupCreateStatic+0x44>
	__asm volatile
 800c9c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9c6:	f383 8811 	msr	BASEPRI, r3
 800c9ca:	f3bf 8f6f 	isb	sy
 800c9ce:	f3bf 8f4f 	dsb	sy
 800c9d2:	60fb      	str	r3, [r7, #12]
}
 800c9d4:	bf00      	nop
 800c9d6:	e7fe      	b.n	800c9d6 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800c9dc:	697b      	ldr	r3, [r7, #20]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d00a      	beq.n	800c9f8 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800c9e8:	697b      	ldr	r3, [r7, #20]
 800c9ea:	3304      	adds	r3, #4
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	f000 f9bf 	bl	800cd70 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800c9f2:	697b      	ldr	r3, [r7, #20]
 800c9f4:	2201      	movs	r2, #1
 800c9f6:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 800c9f8:	697b      	ldr	r3, [r7, #20]
	}
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	3718      	adds	r7, #24
 800c9fe:	46bd      	mov	sp, r7
 800ca00:	bd80      	pop	{r7, pc}

0800ca02 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800ca02:	b580      	push	{r7, lr}
 800ca04:	b082      	sub	sp, #8
 800ca06:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800ca08:	2020      	movs	r0, #32
 800ca0a:	f002 fecd 	bl	800f7a8 <pvPortMalloc>
 800ca0e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d00a      	beq.n	800ca2c <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	2200      	movs	r2, #0
 800ca1a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	3304      	adds	r3, #4
 800ca20:	4618      	mov	r0, r3
 800ca22:	f000 f9a5 	bl	800cd70 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	2200      	movs	r2, #0
 800ca2a:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800ca2c:	687b      	ldr	r3, [r7, #4]
	}
 800ca2e:	4618      	mov	r0, r3
 800ca30:	3708      	adds	r7, #8
 800ca32:	46bd      	mov	sp, r7
 800ca34:	bd80      	pop	{r7, pc}
	...

0800ca38 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b090      	sub	sp, #64	; 0x40
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	60f8      	str	r0, [r7, #12]
 800ca40:	60b9      	str	r1, [r7, #8]
 800ca42:	607a      	str	r2, [r7, #4]
 800ca44:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800ca4e:	2300      	movs	r3, #0
 800ca50:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d10a      	bne.n	800ca6e <xEventGroupWaitBits+0x36>
	__asm volatile
 800ca58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca5c:	f383 8811 	msr	BASEPRI, r3
 800ca60:	f3bf 8f6f 	isb	sy
 800ca64:	f3bf 8f4f 	dsb	sy
 800ca68:	623b      	str	r3, [r7, #32]
}
 800ca6a:	bf00      	nop
 800ca6c:	e7fe      	b.n	800ca6c <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800ca6e:	68bb      	ldr	r3, [r7, #8]
 800ca70:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d00a      	beq.n	800ca8e <xEventGroupWaitBits+0x56>
	__asm volatile
 800ca78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca7c:	f383 8811 	msr	BASEPRI, r3
 800ca80:	f3bf 8f6f 	isb	sy
 800ca84:	f3bf 8f4f 	dsb	sy
 800ca88:	61fb      	str	r3, [r7, #28]
}
 800ca8a:	bf00      	nop
 800ca8c:	e7fe      	b.n	800ca8c <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800ca8e:	68bb      	ldr	r3, [r7, #8]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d10a      	bne.n	800caaa <xEventGroupWaitBits+0x72>
	__asm volatile
 800ca94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca98:	f383 8811 	msr	BASEPRI, r3
 800ca9c:	f3bf 8f6f 	isb	sy
 800caa0:	f3bf 8f4f 	dsb	sy
 800caa4:	61bb      	str	r3, [r7, #24]
}
 800caa6:	bf00      	nop
 800caa8:	e7fe      	b.n	800caa8 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800caaa:	f001 ffc9 	bl	800ea40 <xTaskGetSchedulerState>
 800caae:	4603      	mov	r3, r0
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d102      	bne.n	800caba <xEventGroupWaitBits+0x82>
 800cab4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d101      	bne.n	800cabe <xEventGroupWaitBits+0x86>
 800caba:	2301      	movs	r3, #1
 800cabc:	e000      	b.n	800cac0 <xEventGroupWaitBits+0x88>
 800cabe:	2300      	movs	r3, #0
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d10a      	bne.n	800cada <xEventGroupWaitBits+0xa2>
	__asm volatile
 800cac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cac8:	f383 8811 	msr	BASEPRI, r3
 800cacc:	f3bf 8f6f 	isb	sy
 800cad0:	f3bf 8f4f 	dsb	sy
 800cad4:	617b      	str	r3, [r7, #20]
}
 800cad6:	bf00      	nop
 800cad8:	e7fe      	b.n	800cad8 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 800cada:	f001 fb31 	bl	800e140 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800cade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800cae4:	683a      	ldr	r2, [r7, #0]
 800cae6:	68b9      	ldr	r1, [r7, #8]
 800cae8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800caea:	f000 f90b 	bl	800cd04 <prvTestWaitCondition>
 800caee:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 800caf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d00e      	beq.n	800cb14 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800caf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800caf8:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800cafa:	2300      	movs	r3, #0
 800cafc:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d028      	beq.n	800cb56 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800cb04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb06:	681a      	ldr	r2, [r3, #0]
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	43db      	mvns	r3, r3
 800cb0c:	401a      	ands	r2, r3
 800cb0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb10:	601a      	str	r2, [r3, #0]
 800cb12:	e020      	b.n	800cb56 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800cb14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d104      	bne.n	800cb24 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800cb1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb1c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800cb1e:	2301      	movs	r3, #1
 800cb20:	633b      	str	r3, [r7, #48]	; 0x30
 800cb22:	e018      	b.n	800cb56 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d003      	beq.n	800cb32 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800cb2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb2c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cb30:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800cb32:	683b      	ldr	r3, [r7, #0]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d003      	beq.n	800cb40 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800cb38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb3a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800cb3e:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800cb40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb42:	1d18      	adds	r0, r3, #4
 800cb44:	68ba      	ldr	r2, [r7, #8]
 800cb46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb48:	4313      	orrs	r3, r2
 800cb4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cb4c:	4619      	mov	r1, r3
 800cb4e:	f001 fcef 	bl	800e530 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800cb52:	2300      	movs	r3, #0
 800cb54:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800cb56:	f001 fb01 	bl	800e15c <xTaskResumeAll>
 800cb5a:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800cb5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d031      	beq.n	800cbc6 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 800cb62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d107      	bne.n	800cb78 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 800cb68:	4b19      	ldr	r3, [pc, #100]	; (800cbd0 <xEventGroupWaitBits+0x198>)
 800cb6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cb6e:	601a      	str	r2, [r3, #0]
 800cb70:	f3bf 8f4f 	dsb	sy
 800cb74:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800cb78:	f001 ffee 	bl	800eb58 <uxTaskResetEventItemValue>
 800cb7c:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800cb7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cb80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d11a      	bne.n	800cbbe <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 800cb88:	f002 fcec 	bl	800f564 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800cb8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800cb92:	683a      	ldr	r2, [r7, #0]
 800cb94:	68b9      	ldr	r1, [r7, #8]
 800cb96:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800cb98:	f000 f8b4 	bl	800cd04 <prvTestWaitCondition>
 800cb9c:	4603      	mov	r3, r0
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d009      	beq.n	800cbb6 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d006      	beq.n	800cbb6 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800cba8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cbaa:	681a      	ldr	r2, [r3, #0]
 800cbac:	68bb      	ldr	r3, [r7, #8]
 800cbae:	43db      	mvns	r3, r3
 800cbb0:	401a      	ands	r2, r3
 800cbb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cbb4:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800cbb6:	2301      	movs	r3, #1
 800cbb8:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 800cbba:	f002 fd03 	bl	800f5c4 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800cbbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cbc0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800cbc4:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800cbc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800cbc8:	4618      	mov	r0, r3
 800cbca:	3740      	adds	r7, #64	; 0x40
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	bd80      	pop	{r7, pc}
 800cbd0:	e000ed04 	.word	0xe000ed04

0800cbd4 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b08e      	sub	sp, #56	; 0x38
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
 800cbdc:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d10a      	bne.n	800cc06 <xEventGroupSetBits+0x32>
	__asm volatile
 800cbf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbf4:	f383 8811 	msr	BASEPRI, r3
 800cbf8:	f3bf 8f6f 	isb	sy
 800cbfc:	f3bf 8f4f 	dsb	sy
 800cc00:	613b      	str	r3, [r7, #16]
}
 800cc02:	bf00      	nop
 800cc04:	e7fe      	b.n	800cc04 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d00a      	beq.n	800cc26 <xEventGroupSetBits+0x52>
	__asm volatile
 800cc10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc14:	f383 8811 	msr	BASEPRI, r3
 800cc18:	f3bf 8f6f 	isb	sy
 800cc1c:	f3bf 8f4f 	dsb	sy
 800cc20:	60fb      	str	r3, [r7, #12]
}
 800cc22:	bf00      	nop
 800cc24:	e7fe      	b.n	800cc24 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800cc26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc28:	3304      	adds	r3, #4
 800cc2a:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cc2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc2e:	3308      	adds	r3, #8
 800cc30:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800cc32:	f001 fa85 	bl	800e140 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800cc36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc38:	68db      	ldr	r3, [r3, #12]
 800cc3a:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800cc3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc3e:	681a      	ldr	r2, [r3, #0]
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	431a      	orrs	r2, r3
 800cc44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc46:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800cc48:	e03c      	b.n	800ccc4 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 800cc4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc4c:	685b      	ldr	r3, [r3, #4]
 800cc4e:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800cc50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800cc56:	2300      	movs	r3, #0
 800cc58:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800cc5a:	69bb      	ldr	r3, [r7, #24]
 800cc5c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800cc60:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800cc62:	69bb      	ldr	r3, [r7, #24]
 800cc64:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800cc68:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800cc6a:	697b      	ldr	r3, [r7, #20]
 800cc6c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d108      	bne.n	800cc86 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800cc74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc76:	681a      	ldr	r2, [r3, #0]
 800cc78:	69bb      	ldr	r3, [r7, #24]
 800cc7a:	4013      	ands	r3, r2
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d00b      	beq.n	800cc98 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 800cc80:	2301      	movs	r3, #1
 800cc82:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cc84:	e008      	b.n	800cc98 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800cc86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc88:	681a      	ldr	r2, [r3, #0]
 800cc8a:	69bb      	ldr	r3, [r7, #24]
 800cc8c:	4013      	ands	r3, r2
 800cc8e:	69ba      	ldr	r2, [r7, #24]
 800cc90:	429a      	cmp	r2, r3
 800cc92:	d101      	bne.n	800cc98 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800cc94:	2301      	movs	r3, #1
 800cc96:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800cc98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d010      	beq.n	800ccc0 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800cc9e:	697b      	ldr	r3, [r7, #20]
 800cca0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d003      	beq.n	800ccb0 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800cca8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ccaa:	69bb      	ldr	r3, [r7, #24]
 800ccac:	4313      	orrs	r3, r2
 800ccae:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800ccb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800ccb8:	4619      	mov	r1, r3
 800ccba:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ccbc:	f001 fd04 	bl	800e6c8 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800ccc0:	69fb      	ldr	r3, [r7, #28]
 800ccc2:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800ccc4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ccc6:	6a3b      	ldr	r3, [r7, #32]
 800ccc8:	429a      	cmp	r2, r3
 800ccca:	d1be      	bne.n	800cc4a <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800cccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccce:	681a      	ldr	r2, [r3, #0]
 800ccd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccd2:	43db      	mvns	r3, r3
 800ccd4:	401a      	ands	r2, r3
 800ccd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccd8:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800ccda:	f001 fa3f 	bl	800e15c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800ccde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cce0:	681b      	ldr	r3, [r3, #0]
}
 800cce2:	4618      	mov	r0, r3
 800cce4:	3738      	adds	r7, #56	; 0x38
 800cce6:	46bd      	mov	sp, r7
 800cce8:	bd80      	pop	{r7, pc}

0800ccea <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800ccea:	b580      	push	{r7, lr}
 800ccec:	b082      	sub	sp, #8
 800ccee:	af00      	add	r7, sp, #0
 800ccf0:	6078      	str	r0, [r7, #4]
 800ccf2:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800ccf4:	6839      	ldr	r1, [r7, #0]
 800ccf6:	6878      	ldr	r0, [r7, #4]
 800ccf8:	f7ff ff6c 	bl	800cbd4 <xEventGroupSetBits>
}
 800ccfc:	bf00      	nop
 800ccfe:	3708      	adds	r7, #8
 800cd00:	46bd      	mov	sp, r7
 800cd02:	bd80      	pop	{r7, pc}

0800cd04 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800cd04:	b480      	push	{r7}
 800cd06:	b087      	sub	sp, #28
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	60f8      	str	r0, [r7, #12]
 800cd0c:	60b9      	str	r1, [r7, #8]
 800cd0e:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800cd10:	2300      	movs	r3, #0
 800cd12:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d107      	bne.n	800cd2a <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800cd1a:	68fa      	ldr	r2, [r7, #12]
 800cd1c:	68bb      	ldr	r3, [r7, #8]
 800cd1e:	4013      	ands	r3, r2
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d00a      	beq.n	800cd3a <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800cd24:	2301      	movs	r3, #1
 800cd26:	617b      	str	r3, [r7, #20]
 800cd28:	e007      	b.n	800cd3a <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800cd2a:	68fa      	ldr	r2, [r7, #12]
 800cd2c:	68bb      	ldr	r3, [r7, #8]
 800cd2e:	4013      	ands	r3, r2
 800cd30:	68ba      	ldr	r2, [r7, #8]
 800cd32:	429a      	cmp	r2, r3
 800cd34:	d101      	bne.n	800cd3a <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800cd36:	2301      	movs	r3, #1
 800cd38:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800cd3a:	697b      	ldr	r3, [r7, #20]
}
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	371c      	adds	r7, #28
 800cd40:	46bd      	mov	sp, r7
 800cd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd46:	4770      	bx	lr

0800cd48 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800cd48:	b580      	push	{r7, lr}
 800cd4a:	b086      	sub	sp, #24
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	60f8      	str	r0, [r7, #12]
 800cd50:	60b9      	str	r1, [r7, #8]
 800cd52:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	68ba      	ldr	r2, [r7, #8]
 800cd58:	68f9      	ldr	r1, [r7, #12]
 800cd5a:	4804      	ldr	r0, [pc, #16]	; (800cd6c <xEventGroupSetBitsFromISR+0x24>)
 800cd5c:	f002 fab6 	bl	800f2cc <xTimerPendFunctionCallFromISR>
 800cd60:	6178      	str	r0, [r7, #20]

		return xReturn;
 800cd62:	697b      	ldr	r3, [r7, #20]
	}
 800cd64:	4618      	mov	r0, r3
 800cd66:	3718      	adds	r7, #24
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	bd80      	pop	{r7, pc}
 800cd6c:	0800cceb 	.word	0x0800cceb

0800cd70 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cd70:	b480      	push	{r7}
 800cd72:	b083      	sub	sp, #12
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	f103 0208 	add.w	r2, r3, #8
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	f04f 32ff 	mov.w	r2, #4294967295
 800cd88:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	f103 0208 	add.w	r2, r3, #8
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	f103 0208 	add.w	r2, r3, #8
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	2200      	movs	r2, #0
 800cda2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cda4:	bf00      	nop
 800cda6:	370c      	adds	r7, #12
 800cda8:	46bd      	mov	sp, r7
 800cdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdae:	4770      	bx	lr

0800cdb0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cdb0:	b480      	push	{r7}
 800cdb2:	b083      	sub	sp, #12
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	2200      	movs	r2, #0
 800cdbc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cdbe:	bf00      	nop
 800cdc0:	370c      	adds	r7, #12
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc8:	4770      	bx	lr

0800cdca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cdca:	b480      	push	{r7}
 800cdcc:	b085      	sub	sp, #20
 800cdce:	af00      	add	r7, sp, #0
 800cdd0:	6078      	str	r0, [r7, #4]
 800cdd2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	685b      	ldr	r3, [r3, #4]
 800cdd8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cdda:	683b      	ldr	r3, [r7, #0]
 800cddc:	68fa      	ldr	r2, [r7, #12]
 800cdde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	689a      	ldr	r2, [r3, #8]
 800cde4:	683b      	ldr	r3, [r7, #0]
 800cde6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	689b      	ldr	r3, [r3, #8]
 800cdec:	683a      	ldr	r2, [r7, #0]
 800cdee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	683a      	ldr	r2, [r7, #0]
 800cdf4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	687a      	ldr	r2, [r7, #4]
 800cdfa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	1c5a      	adds	r2, r3, #1
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	601a      	str	r2, [r3, #0]
}
 800ce06:	bf00      	nop
 800ce08:	3714      	adds	r7, #20
 800ce0a:	46bd      	mov	sp, r7
 800ce0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce10:	4770      	bx	lr

0800ce12 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ce12:	b480      	push	{r7}
 800ce14:	b085      	sub	sp, #20
 800ce16:	af00      	add	r7, sp, #0
 800ce18:	6078      	str	r0, [r7, #4]
 800ce1a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ce1c:	683b      	ldr	r3, [r7, #0]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ce22:	68bb      	ldr	r3, [r7, #8]
 800ce24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce28:	d103      	bne.n	800ce32 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	691b      	ldr	r3, [r3, #16]
 800ce2e:	60fb      	str	r3, [r7, #12]
 800ce30:	e00c      	b.n	800ce4c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	3308      	adds	r3, #8
 800ce36:	60fb      	str	r3, [r7, #12]
 800ce38:	e002      	b.n	800ce40 <vListInsert+0x2e>
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	685b      	ldr	r3, [r3, #4]
 800ce3e:	60fb      	str	r3, [r7, #12]
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	685b      	ldr	r3, [r3, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	68ba      	ldr	r2, [r7, #8]
 800ce48:	429a      	cmp	r2, r3
 800ce4a:	d2f6      	bcs.n	800ce3a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	685a      	ldr	r2, [r3, #4]
 800ce50:	683b      	ldr	r3, [r7, #0]
 800ce52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ce54:	683b      	ldr	r3, [r7, #0]
 800ce56:	685b      	ldr	r3, [r3, #4]
 800ce58:	683a      	ldr	r2, [r7, #0]
 800ce5a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	68fa      	ldr	r2, [r7, #12]
 800ce60:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	683a      	ldr	r2, [r7, #0]
 800ce66:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	687a      	ldr	r2, [r7, #4]
 800ce6c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	1c5a      	adds	r2, r3, #1
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	601a      	str	r2, [r3, #0]
}
 800ce78:	bf00      	nop
 800ce7a:	3714      	adds	r7, #20
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce82:	4770      	bx	lr

0800ce84 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ce84:	b480      	push	{r7}
 800ce86:	b085      	sub	sp, #20
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	691b      	ldr	r3, [r3, #16]
 800ce90:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	685b      	ldr	r3, [r3, #4]
 800ce96:	687a      	ldr	r2, [r7, #4]
 800ce98:	6892      	ldr	r2, [r2, #8]
 800ce9a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	689b      	ldr	r3, [r3, #8]
 800cea0:	687a      	ldr	r2, [r7, #4]
 800cea2:	6852      	ldr	r2, [r2, #4]
 800cea4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	685b      	ldr	r3, [r3, #4]
 800ceaa:	687a      	ldr	r2, [r7, #4]
 800ceac:	429a      	cmp	r2, r3
 800ceae:	d103      	bne.n	800ceb8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	689a      	ldr	r2, [r3, #8]
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	2200      	movs	r2, #0
 800cebc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	1e5a      	subs	r2, r3, #1
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	681b      	ldr	r3, [r3, #0]
}
 800cecc:	4618      	mov	r0, r3
 800cece:	3714      	adds	r7, #20
 800ced0:	46bd      	mov	sp, r7
 800ced2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced6:	4770      	bx	lr

0800ced8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b084      	sub	sp, #16
 800cedc:	af00      	add	r7, sp, #0
 800cede:	6078      	str	r0, [r7, #4]
 800cee0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d10a      	bne.n	800cf02 <xQueueGenericReset+0x2a>
	__asm volatile
 800ceec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cef0:	f383 8811 	msr	BASEPRI, r3
 800cef4:	f3bf 8f6f 	isb	sy
 800cef8:	f3bf 8f4f 	dsb	sy
 800cefc:	60bb      	str	r3, [r7, #8]
}
 800cefe:	bf00      	nop
 800cf00:	e7fe      	b.n	800cf00 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800cf02:	f002 fb2f 	bl	800f564 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	681a      	ldr	r2, [r3, #0]
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf0e:	68f9      	ldr	r1, [r7, #12]
 800cf10:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800cf12:	fb01 f303 	mul.w	r3, r1, r3
 800cf16:	441a      	add	r2, r3
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	2200      	movs	r2, #0
 800cf20:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	681a      	ldr	r2, [r3, #0]
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	681a      	ldr	r2, [r3, #0]
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf32:	3b01      	subs	r3, #1
 800cf34:	68f9      	ldr	r1, [r7, #12]
 800cf36:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800cf38:	fb01 f303 	mul.w	r3, r1, r3
 800cf3c:	441a      	add	r2, r3
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	22ff      	movs	r2, #255	; 0xff
 800cf46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	22ff      	movs	r2, #255	; 0xff
 800cf4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800cf52:	683b      	ldr	r3, [r7, #0]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d114      	bne.n	800cf82 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	691b      	ldr	r3, [r3, #16]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d01a      	beq.n	800cf96 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	3310      	adds	r3, #16
 800cf64:	4618      	mov	r0, r3
 800cf66:	f001 fb4b 	bl	800e600 <xTaskRemoveFromEventList>
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d012      	beq.n	800cf96 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800cf70:	4b0c      	ldr	r3, [pc, #48]	; (800cfa4 <xQueueGenericReset+0xcc>)
 800cf72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf76:	601a      	str	r2, [r3, #0]
 800cf78:	f3bf 8f4f 	dsb	sy
 800cf7c:	f3bf 8f6f 	isb	sy
 800cf80:	e009      	b.n	800cf96 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	3310      	adds	r3, #16
 800cf86:	4618      	mov	r0, r3
 800cf88:	f7ff fef2 	bl	800cd70 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	3324      	adds	r3, #36	; 0x24
 800cf90:	4618      	mov	r0, r3
 800cf92:	f7ff feed 	bl	800cd70 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800cf96:	f002 fb15 	bl	800f5c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800cf9a:	2301      	movs	r3, #1
}
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	3710      	adds	r7, #16
 800cfa0:	46bd      	mov	sp, r7
 800cfa2:	bd80      	pop	{r7, pc}
 800cfa4:	e000ed04 	.word	0xe000ed04

0800cfa8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b08e      	sub	sp, #56	; 0x38
 800cfac:	af02      	add	r7, sp, #8
 800cfae:	60f8      	str	r0, [r7, #12]
 800cfb0:	60b9      	str	r1, [r7, #8]
 800cfb2:	607a      	str	r2, [r7, #4]
 800cfb4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d10a      	bne.n	800cfd2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800cfbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfc0:	f383 8811 	msr	BASEPRI, r3
 800cfc4:	f3bf 8f6f 	isb	sy
 800cfc8:	f3bf 8f4f 	dsb	sy
 800cfcc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800cfce:	bf00      	nop
 800cfd0:	e7fe      	b.n	800cfd0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800cfd2:	683b      	ldr	r3, [r7, #0]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d10a      	bne.n	800cfee <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800cfd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfdc:	f383 8811 	msr	BASEPRI, r3
 800cfe0:	f3bf 8f6f 	isb	sy
 800cfe4:	f3bf 8f4f 	dsb	sy
 800cfe8:	627b      	str	r3, [r7, #36]	; 0x24
}
 800cfea:	bf00      	nop
 800cfec:	e7fe      	b.n	800cfec <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d002      	beq.n	800cffa <xQueueGenericCreateStatic+0x52>
 800cff4:	68bb      	ldr	r3, [r7, #8]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d001      	beq.n	800cffe <xQueueGenericCreateStatic+0x56>
 800cffa:	2301      	movs	r3, #1
 800cffc:	e000      	b.n	800d000 <xQueueGenericCreateStatic+0x58>
 800cffe:	2300      	movs	r3, #0
 800d000:	2b00      	cmp	r3, #0
 800d002:	d10a      	bne.n	800d01a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800d004:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d008:	f383 8811 	msr	BASEPRI, r3
 800d00c:	f3bf 8f6f 	isb	sy
 800d010:	f3bf 8f4f 	dsb	sy
 800d014:	623b      	str	r3, [r7, #32]
}
 800d016:	bf00      	nop
 800d018:	e7fe      	b.n	800d018 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d102      	bne.n	800d026 <xQueueGenericCreateStatic+0x7e>
 800d020:	68bb      	ldr	r3, [r7, #8]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d101      	bne.n	800d02a <xQueueGenericCreateStatic+0x82>
 800d026:	2301      	movs	r3, #1
 800d028:	e000      	b.n	800d02c <xQueueGenericCreateStatic+0x84>
 800d02a:	2300      	movs	r3, #0
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d10a      	bne.n	800d046 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800d030:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d034:	f383 8811 	msr	BASEPRI, r3
 800d038:	f3bf 8f6f 	isb	sy
 800d03c:	f3bf 8f4f 	dsb	sy
 800d040:	61fb      	str	r3, [r7, #28]
}
 800d042:	bf00      	nop
 800d044:	e7fe      	b.n	800d044 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d046:	2350      	movs	r3, #80	; 0x50
 800d048:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d04a:	697b      	ldr	r3, [r7, #20]
 800d04c:	2b50      	cmp	r3, #80	; 0x50
 800d04e:	d00a      	beq.n	800d066 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800d050:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d054:	f383 8811 	msr	BASEPRI, r3
 800d058:	f3bf 8f6f 	isb	sy
 800d05c:	f3bf 8f4f 	dsb	sy
 800d060:	61bb      	str	r3, [r7, #24]
}
 800d062:	bf00      	nop
 800d064:	e7fe      	b.n	800d064 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d066:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d068:	683b      	ldr	r3, [r7, #0]
 800d06a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d06c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d00d      	beq.n	800d08e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d074:	2201      	movs	r2, #1
 800d076:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d07a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d07e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d080:	9300      	str	r3, [sp, #0]
 800d082:	4613      	mov	r3, r2
 800d084:	687a      	ldr	r2, [r7, #4]
 800d086:	68b9      	ldr	r1, [r7, #8]
 800d088:	68f8      	ldr	r0, [r7, #12]
 800d08a:	f000 f83f 	bl	800d10c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d08e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d090:	4618      	mov	r0, r3
 800d092:	3730      	adds	r7, #48	; 0x30
 800d094:	46bd      	mov	sp, r7
 800d096:	bd80      	pop	{r7, pc}

0800d098 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b08a      	sub	sp, #40	; 0x28
 800d09c:	af02      	add	r7, sp, #8
 800d09e:	60f8      	str	r0, [r7, #12]
 800d0a0:	60b9      	str	r1, [r7, #8]
 800d0a2:	4613      	mov	r3, r2
 800d0a4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d10a      	bne.n	800d0c2 <xQueueGenericCreate+0x2a>
	__asm volatile
 800d0ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0b0:	f383 8811 	msr	BASEPRI, r3
 800d0b4:	f3bf 8f6f 	isb	sy
 800d0b8:	f3bf 8f4f 	dsb	sy
 800d0bc:	613b      	str	r3, [r7, #16]
}
 800d0be:	bf00      	nop
 800d0c0:	e7fe      	b.n	800d0c0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	68ba      	ldr	r2, [r7, #8]
 800d0c6:	fb02 f303 	mul.w	r3, r2, r3
 800d0ca:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d0cc:	69fb      	ldr	r3, [r7, #28]
 800d0ce:	3350      	adds	r3, #80	; 0x50
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	f002 fb69 	bl	800f7a8 <pvPortMalloc>
 800d0d6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d0d8:	69bb      	ldr	r3, [r7, #24]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d011      	beq.n	800d102 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d0de:	69bb      	ldr	r3, [r7, #24]
 800d0e0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d0e2:	697b      	ldr	r3, [r7, #20]
 800d0e4:	3350      	adds	r3, #80	; 0x50
 800d0e6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d0e8:	69bb      	ldr	r3, [r7, #24]
 800d0ea:	2200      	movs	r2, #0
 800d0ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d0f0:	79fa      	ldrb	r2, [r7, #7]
 800d0f2:	69bb      	ldr	r3, [r7, #24]
 800d0f4:	9300      	str	r3, [sp, #0]
 800d0f6:	4613      	mov	r3, r2
 800d0f8:	697a      	ldr	r2, [r7, #20]
 800d0fa:	68b9      	ldr	r1, [r7, #8]
 800d0fc:	68f8      	ldr	r0, [r7, #12]
 800d0fe:	f000 f805 	bl	800d10c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d102:	69bb      	ldr	r3, [r7, #24]
	}
 800d104:	4618      	mov	r0, r3
 800d106:	3720      	adds	r7, #32
 800d108:	46bd      	mov	sp, r7
 800d10a:	bd80      	pop	{r7, pc}

0800d10c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b084      	sub	sp, #16
 800d110:	af00      	add	r7, sp, #0
 800d112:	60f8      	str	r0, [r7, #12]
 800d114:	60b9      	str	r1, [r7, #8]
 800d116:	607a      	str	r2, [r7, #4]
 800d118:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d11a:	68bb      	ldr	r3, [r7, #8]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d103      	bne.n	800d128 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d120:	69bb      	ldr	r3, [r7, #24]
 800d122:	69ba      	ldr	r2, [r7, #24]
 800d124:	601a      	str	r2, [r3, #0]
 800d126:	e002      	b.n	800d12e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d128:	69bb      	ldr	r3, [r7, #24]
 800d12a:	687a      	ldr	r2, [r7, #4]
 800d12c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d12e:	69bb      	ldr	r3, [r7, #24]
 800d130:	68fa      	ldr	r2, [r7, #12]
 800d132:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d134:	69bb      	ldr	r3, [r7, #24]
 800d136:	68ba      	ldr	r2, [r7, #8]
 800d138:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d13a:	2101      	movs	r1, #1
 800d13c:	69b8      	ldr	r0, [r7, #24]
 800d13e:	f7ff fecb 	bl	800ced8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d142:	69bb      	ldr	r3, [r7, #24]
 800d144:	78fa      	ldrb	r2, [r7, #3]
 800d146:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d14a:	bf00      	nop
 800d14c:	3710      	adds	r7, #16
 800d14e:	46bd      	mov	sp, r7
 800d150:	bd80      	pop	{r7, pc}

0800d152 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d152:	b580      	push	{r7, lr}
 800d154:	b082      	sub	sp, #8
 800d156:	af00      	add	r7, sp, #0
 800d158:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d00e      	beq.n	800d17e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	2200      	movs	r2, #0
 800d164:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	2200      	movs	r2, #0
 800d16a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	2200      	movs	r2, #0
 800d170:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d172:	2300      	movs	r3, #0
 800d174:	2200      	movs	r2, #0
 800d176:	2100      	movs	r1, #0
 800d178:	6878      	ldr	r0, [r7, #4]
 800d17a:	f000 f837 	bl	800d1ec <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d17e:	bf00      	nop
 800d180:	3708      	adds	r7, #8
 800d182:	46bd      	mov	sp, r7
 800d184:	bd80      	pop	{r7, pc}

0800d186 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800d186:	b580      	push	{r7, lr}
 800d188:	b086      	sub	sp, #24
 800d18a:	af00      	add	r7, sp, #0
 800d18c:	4603      	mov	r3, r0
 800d18e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d190:	2301      	movs	r3, #1
 800d192:	617b      	str	r3, [r7, #20]
 800d194:	2300      	movs	r3, #0
 800d196:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800d198:	79fb      	ldrb	r3, [r7, #7]
 800d19a:	461a      	mov	r2, r3
 800d19c:	6939      	ldr	r1, [r7, #16]
 800d19e:	6978      	ldr	r0, [r7, #20]
 800d1a0:	f7ff ff7a 	bl	800d098 <xQueueGenericCreate>
 800d1a4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d1a6:	68f8      	ldr	r0, [r7, #12]
 800d1a8:	f7ff ffd3 	bl	800d152 <prvInitialiseMutex>

		return xNewQueue;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
	}
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	3718      	adds	r7, #24
 800d1b2:	46bd      	mov	sp, r7
 800d1b4:	bd80      	pop	{r7, pc}

0800d1b6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800d1b6:	b580      	push	{r7, lr}
 800d1b8:	b088      	sub	sp, #32
 800d1ba:	af02      	add	r7, sp, #8
 800d1bc:	4603      	mov	r3, r0
 800d1be:	6039      	str	r1, [r7, #0]
 800d1c0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d1c2:	2301      	movs	r3, #1
 800d1c4:	617b      	str	r3, [r7, #20]
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800d1ca:	79fb      	ldrb	r3, [r7, #7]
 800d1cc:	9300      	str	r3, [sp, #0]
 800d1ce:	683b      	ldr	r3, [r7, #0]
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	6939      	ldr	r1, [r7, #16]
 800d1d4:	6978      	ldr	r0, [r7, #20]
 800d1d6:	f7ff fee7 	bl	800cfa8 <xQueueGenericCreateStatic>
 800d1da:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d1dc:	68f8      	ldr	r0, [r7, #12]
 800d1de:	f7ff ffb8 	bl	800d152 <prvInitialiseMutex>

		return xNewQueue;
 800d1e2:	68fb      	ldr	r3, [r7, #12]
	}
 800d1e4:	4618      	mov	r0, r3
 800d1e6:	3718      	adds	r7, #24
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	bd80      	pop	{r7, pc}

0800d1ec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b08e      	sub	sp, #56	; 0x38
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	60f8      	str	r0, [r7, #12]
 800d1f4:	60b9      	str	r1, [r7, #8]
 800d1f6:	607a      	str	r2, [r7, #4]
 800d1f8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d204:	2b00      	cmp	r3, #0
 800d206:	d10a      	bne.n	800d21e <xQueueGenericSend+0x32>
	__asm volatile
 800d208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d20c:	f383 8811 	msr	BASEPRI, r3
 800d210:	f3bf 8f6f 	isb	sy
 800d214:	f3bf 8f4f 	dsb	sy
 800d218:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d21a:	bf00      	nop
 800d21c:	e7fe      	b.n	800d21c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d21e:	68bb      	ldr	r3, [r7, #8]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d103      	bne.n	800d22c <xQueueGenericSend+0x40>
 800d224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d101      	bne.n	800d230 <xQueueGenericSend+0x44>
 800d22c:	2301      	movs	r3, #1
 800d22e:	e000      	b.n	800d232 <xQueueGenericSend+0x46>
 800d230:	2300      	movs	r3, #0
 800d232:	2b00      	cmp	r3, #0
 800d234:	d10a      	bne.n	800d24c <xQueueGenericSend+0x60>
	__asm volatile
 800d236:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d23a:	f383 8811 	msr	BASEPRI, r3
 800d23e:	f3bf 8f6f 	isb	sy
 800d242:	f3bf 8f4f 	dsb	sy
 800d246:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d248:	bf00      	nop
 800d24a:	e7fe      	b.n	800d24a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d24c:	683b      	ldr	r3, [r7, #0]
 800d24e:	2b02      	cmp	r3, #2
 800d250:	d103      	bne.n	800d25a <xQueueGenericSend+0x6e>
 800d252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d256:	2b01      	cmp	r3, #1
 800d258:	d101      	bne.n	800d25e <xQueueGenericSend+0x72>
 800d25a:	2301      	movs	r3, #1
 800d25c:	e000      	b.n	800d260 <xQueueGenericSend+0x74>
 800d25e:	2300      	movs	r3, #0
 800d260:	2b00      	cmp	r3, #0
 800d262:	d10a      	bne.n	800d27a <xQueueGenericSend+0x8e>
	__asm volatile
 800d264:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d268:	f383 8811 	msr	BASEPRI, r3
 800d26c:	f3bf 8f6f 	isb	sy
 800d270:	f3bf 8f4f 	dsb	sy
 800d274:	623b      	str	r3, [r7, #32]
}
 800d276:	bf00      	nop
 800d278:	e7fe      	b.n	800d278 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d27a:	f001 fbe1 	bl	800ea40 <xTaskGetSchedulerState>
 800d27e:	4603      	mov	r3, r0
 800d280:	2b00      	cmp	r3, #0
 800d282:	d102      	bne.n	800d28a <xQueueGenericSend+0x9e>
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d101      	bne.n	800d28e <xQueueGenericSend+0xa2>
 800d28a:	2301      	movs	r3, #1
 800d28c:	e000      	b.n	800d290 <xQueueGenericSend+0xa4>
 800d28e:	2300      	movs	r3, #0
 800d290:	2b00      	cmp	r3, #0
 800d292:	d10a      	bne.n	800d2aa <xQueueGenericSend+0xbe>
	__asm volatile
 800d294:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d298:	f383 8811 	msr	BASEPRI, r3
 800d29c:	f3bf 8f6f 	isb	sy
 800d2a0:	f3bf 8f4f 	dsb	sy
 800d2a4:	61fb      	str	r3, [r7, #28]
}
 800d2a6:	bf00      	nop
 800d2a8:	e7fe      	b.n	800d2a8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d2aa:	f002 f95b 	bl	800f564 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d2ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d2b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d2b6:	429a      	cmp	r2, r3
 800d2b8:	d302      	bcc.n	800d2c0 <xQueueGenericSend+0xd4>
 800d2ba:	683b      	ldr	r3, [r7, #0]
 800d2bc:	2b02      	cmp	r3, #2
 800d2be:	d129      	bne.n	800d314 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d2c0:	683a      	ldr	r2, [r7, #0]
 800d2c2:	68b9      	ldr	r1, [r7, #8]
 800d2c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d2c6:	f000 fa8b 	bl	800d7e0 <prvCopyDataToQueue>
 800d2ca:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d2cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d010      	beq.n	800d2f6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d2d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2d6:	3324      	adds	r3, #36	; 0x24
 800d2d8:	4618      	mov	r0, r3
 800d2da:	f001 f991 	bl	800e600 <xTaskRemoveFromEventList>
 800d2de:	4603      	mov	r3, r0
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d013      	beq.n	800d30c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d2e4:	4b3f      	ldr	r3, [pc, #252]	; (800d3e4 <xQueueGenericSend+0x1f8>)
 800d2e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2ea:	601a      	str	r2, [r3, #0]
 800d2ec:	f3bf 8f4f 	dsb	sy
 800d2f0:	f3bf 8f6f 	isb	sy
 800d2f4:	e00a      	b.n	800d30c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d2f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d007      	beq.n	800d30c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d2fc:	4b39      	ldr	r3, [pc, #228]	; (800d3e4 <xQueueGenericSend+0x1f8>)
 800d2fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d302:	601a      	str	r2, [r3, #0]
 800d304:	f3bf 8f4f 	dsb	sy
 800d308:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d30c:	f002 f95a 	bl	800f5c4 <vPortExitCritical>
				return pdPASS;
 800d310:	2301      	movs	r3, #1
 800d312:	e063      	b.n	800d3dc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d103      	bne.n	800d322 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d31a:	f002 f953 	bl	800f5c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d31e:	2300      	movs	r3, #0
 800d320:	e05c      	b.n	800d3dc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d322:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d324:	2b00      	cmp	r3, #0
 800d326:	d106      	bne.n	800d336 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d328:	f107 0314 	add.w	r3, r7, #20
 800d32c:	4618      	mov	r0, r3
 800d32e:	f001 fa2d 	bl	800e78c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d332:	2301      	movs	r3, #1
 800d334:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d336:	f002 f945 	bl	800f5c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d33a:	f000 ff01 	bl	800e140 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d33e:	f002 f911 	bl	800f564 <vPortEnterCritical>
 800d342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d344:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d348:	b25b      	sxtb	r3, r3
 800d34a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d34e:	d103      	bne.n	800d358 <xQueueGenericSend+0x16c>
 800d350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d352:	2200      	movs	r2, #0
 800d354:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d35a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d35e:	b25b      	sxtb	r3, r3
 800d360:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d364:	d103      	bne.n	800d36e <xQueueGenericSend+0x182>
 800d366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d368:	2200      	movs	r2, #0
 800d36a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d36e:	f002 f929 	bl	800f5c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d372:	1d3a      	adds	r2, r7, #4
 800d374:	f107 0314 	add.w	r3, r7, #20
 800d378:	4611      	mov	r1, r2
 800d37a:	4618      	mov	r0, r3
 800d37c:	f001 fa1c 	bl	800e7b8 <xTaskCheckForTimeOut>
 800d380:	4603      	mov	r3, r0
 800d382:	2b00      	cmp	r3, #0
 800d384:	d124      	bne.n	800d3d0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d386:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d388:	f000 fb22 	bl	800d9d0 <prvIsQueueFull>
 800d38c:	4603      	mov	r3, r0
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d018      	beq.n	800d3c4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d394:	3310      	adds	r3, #16
 800d396:	687a      	ldr	r2, [r7, #4]
 800d398:	4611      	mov	r1, r2
 800d39a:	4618      	mov	r0, r3
 800d39c:	f001 f8a4 	bl	800e4e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d3a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d3a2:	f000 faad 	bl	800d900 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d3a6:	f000 fed9 	bl	800e15c <xTaskResumeAll>
 800d3aa:	4603      	mov	r3, r0
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	f47f af7c 	bne.w	800d2aa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800d3b2:	4b0c      	ldr	r3, [pc, #48]	; (800d3e4 <xQueueGenericSend+0x1f8>)
 800d3b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d3b8:	601a      	str	r2, [r3, #0]
 800d3ba:	f3bf 8f4f 	dsb	sy
 800d3be:	f3bf 8f6f 	isb	sy
 800d3c2:	e772      	b.n	800d2aa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d3c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d3c6:	f000 fa9b 	bl	800d900 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d3ca:	f000 fec7 	bl	800e15c <xTaskResumeAll>
 800d3ce:	e76c      	b.n	800d2aa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d3d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d3d2:	f000 fa95 	bl	800d900 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d3d6:	f000 fec1 	bl	800e15c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d3da:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d3dc:	4618      	mov	r0, r3
 800d3de:	3738      	adds	r7, #56	; 0x38
 800d3e0:	46bd      	mov	sp, r7
 800d3e2:	bd80      	pop	{r7, pc}
 800d3e4:	e000ed04 	.word	0xe000ed04

0800d3e8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d3e8:	b580      	push	{r7, lr}
 800d3ea:	b090      	sub	sp, #64	; 0x40
 800d3ec:	af00      	add	r7, sp, #0
 800d3ee:	60f8      	str	r0, [r7, #12]
 800d3f0:	60b9      	str	r1, [r7, #8]
 800d3f2:	607a      	str	r2, [r7, #4]
 800d3f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800d3fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d10a      	bne.n	800d416 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800d400:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d404:	f383 8811 	msr	BASEPRI, r3
 800d408:	f3bf 8f6f 	isb	sy
 800d40c:	f3bf 8f4f 	dsb	sy
 800d410:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d412:	bf00      	nop
 800d414:	e7fe      	b.n	800d414 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d416:	68bb      	ldr	r3, [r7, #8]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d103      	bne.n	800d424 <xQueueGenericSendFromISR+0x3c>
 800d41c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d41e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d420:	2b00      	cmp	r3, #0
 800d422:	d101      	bne.n	800d428 <xQueueGenericSendFromISR+0x40>
 800d424:	2301      	movs	r3, #1
 800d426:	e000      	b.n	800d42a <xQueueGenericSendFromISR+0x42>
 800d428:	2300      	movs	r3, #0
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d10a      	bne.n	800d444 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800d42e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d432:	f383 8811 	msr	BASEPRI, r3
 800d436:	f3bf 8f6f 	isb	sy
 800d43a:	f3bf 8f4f 	dsb	sy
 800d43e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d440:	bf00      	nop
 800d442:	e7fe      	b.n	800d442 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	2b02      	cmp	r3, #2
 800d448:	d103      	bne.n	800d452 <xQueueGenericSendFromISR+0x6a>
 800d44a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d44c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d44e:	2b01      	cmp	r3, #1
 800d450:	d101      	bne.n	800d456 <xQueueGenericSendFromISR+0x6e>
 800d452:	2301      	movs	r3, #1
 800d454:	e000      	b.n	800d458 <xQueueGenericSendFromISR+0x70>
 800d456:	2300      	movs	r3, #0
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d10a      	bne.n	800d472 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800d45c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d460:	f383 8811 	msr	BASEPRI, r3
 800d464:	f3bf 8f6f 	isb	sy
 800d468:	f3bf 8f4f 	dsb	sy
 800d46c:	623b      	str	r3, [r7, #32]
}
 800d46e:	bf00      	nop
 800d470:	e7fe      	b.n	800d470 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d472:	f002 f959 	bl	800f728 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d476:	f3ef 8211 	mrs	r2, BASEPRI
 800d47a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d47e:	f383 8811 	msr	BASEPRI, r3
 800d482:	f3bf 8f6f 	isb	sy
 800d486:	f3bf 8f4f 	dsb	sy
 800d48a:	61fa      	str	r2, [r7, #28]
 800d48c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d48e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d490:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d494:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d49a:	429a      	cmp	r2, r3
 800d49c:	d302      	bcc.n	800d4a4 <xQueueGenericSendFromISR+0xbc>
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	2b02      	cmp	r3, #2
 800d4a2:	d12f      	bne.n	800d504 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d4a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d4aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d4ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4b2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d4b4:	683a      	ldr	r2, [r7, #0]
 800d4b6:	68b9      	ldr	r1, [r7, #8]
 800d4b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d4ba:	f000 f991 	bl	800d7e0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d4be:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800d4c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4c6:	d112      	bne.n	800d4ee <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d4c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d016      	beq.n	800d4fe <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d4d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4d2:	3324      	adds	r3, #36	; 0x24
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	f001 f893 	bl	800e600 <xTaskRemoveFromEventList>
 800d4da:	4603      	mov	r3, r0
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d00e      	beq.n	800d4fe <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d00b      	beq.n	800d4fe <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	2201      	movs	r2, #1
 800d4ea:	601a      	str	r2, [r3, #0]
 800d4ec:	e007      	b.n	800d4fe <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d4ee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d4f2:	3301      	adds	r3, #1
 800d4f4:	b2db      	uxtb	r3, r3
 800d4f6:	b25a      	sxtb	r2, r3
 800d4f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d4fe:	2301      	movs	r3, #1
 800d500:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800d502:	e001      	b.n	800d508 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d504:	2300      	movs	r3, #0
 800d506:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d508:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d50a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d50c:	697b      	ldr	r3, [r7, #20]
 800d50e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d512:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d516:	4618      	mov	r0, r3
 800d518:	3740      	adds	r7, #64	; 0x40
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bd80      	pop	{r7, pc}
	...

0800d520 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b08c      	sub	sp, #48	; 0x30
 800d524:	af00      	add	r7, sp, #0
 800d526:	60f8      	str	r0, [r7, #12]
 800d528:	60b9      	str	r1, [r7, #8]
 800d52a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d52c:	2300      	movs	r3, #0
 800d52e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d536:	2b00      	cmp	r3, #0
 800d538:	d10a      	bne.n	800d550 <xQueueReceive+0x30>
	__asm volatile
 800d53a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d53e:	f383 8811 	msr	BASEPRI, r3
 800d542:	f3bf 8f6f 	isb	sy
 800d546:	f3bf 8f4f 	dsb	sy
 800d54a:	623b      	str	r3, [r7, #32]
}
 800d54c:	bf00      	nop
 800d54e:	e7fe      	b.n	800d54e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d550:	68bb      	ldr	r3, [r7, #8]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d103      	bne.n	800d55e <xQueueReceive+0x3e>
 800d556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d101      	bne.n	800d562 <xQueueReceive+0x42>
 800d55e:	2301      	movs	r3, #1
 800d560:	e000      	b.n	800d564 <xQueueReceive+0x44>
 800d562:	2300      	movs	r3, #0
 800d564:	2b00      	cmp	r3, #0
 800d566:	d10a      	bne.n	800d57e <xQueueReceive+0x5e>
	__asm volatile
 800d568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d56c:	f383 8811 	msr	BASEPRI, r3
 800d570:	f3bf 8f6f 	isb	sy
 800d574:	f3bf 8f4f 	dsb	sy
 800d578:	61fb      	str	r3, [r7, #28]
}
 800d57a:	bf00      	nop
 800d57c:	e7fe      	b.n	800d57c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d57e:	f001 fa5f 	bl	800ea40 <xTaskGetSchedulerState>
 800d582:	4603      	mov	r3, r0
 800d584:	2b00      	cmp	r3, #0
 800d586:	d102      	bne.n	800d58e <xQueueReceive+0x6e>
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d101      	bne.n	800d592 <xQueueReceive+0x72>
 800d58e:	2301      	movs	r3, #1
 800d590:	e000      	b.n	800d594 <xQueueReceive+0x74>
 800d592:	2300      	movs	r3, #0
 800d594:	2b00      	cmp	r3, #0
 800d596:	d10a      	bne.n	800d5ae <xQueueReceive+0x8e>
	__asm volatile
 800d598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d59c:	f383 8811 	msr	BASEPRI, r3
 800d5a0:	f3bf 8f6f 	isb	sy
 800d5a4:	f3bf 8f4f 	dsb	sy
 800d5a8:	61bb      	str	r3, [r7, #24]
}
 800d5aa:	bf00      	nop
 800d5ac:	e7fe      	b.n	800d5ac <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d5ae:	f001 ffd9 	bl	800f564 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d5b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5b6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d5b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d01f      	beq.n	800d5fe <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d5be:	68b9      	ldr	r1, [r7, #8]
 800d5c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d5c2:	f000 f977 	bl	800d8b4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d5c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5c8:	1e5a      	subs	r2, r3, #1
 800d5ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5cc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d5ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5d0:	691b      	ldr	r3, [r3, #16]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d00f      	beq.n	800d5f6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d5d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5d8:	3310      	adds	r3, #16
 800d5da:	4618      	mov	r0, r3
 800d5dc:	f001 f810 	bl	800e600 <xTaskRemoveFromEventList>
 800d5e0:	4603      	mov	r3, r0
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d007      	beq.n	800d5f6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d5e6:	4b3d      	ldr	r3, [pc, #244]	; (800d6dc <xQueueReceive+0x1bc>)
 800d5e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d5ec:	601a      	str	r2, [r3, #0]
 800d5ee:	f3bf 8f4f 	dsb	sy
 800d5f2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d5f6:	f001 ffe5 	bl	800f5c4 <vPortExitCritical>
				return pdPASS;
 800d5fa:	2301      	movs	r3, #1
 800d5fc:	e069      	b.n	800d6d2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d103      	bne.n	800d60c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d604:	f001 ffde 	bl	800f5c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d608:	2300      	movs	r3, #0
 800d60a:	e062      	b.n	800d6d2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d60c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d106      	bne.n	800d620 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d612:	f107 0310 	add.w	r3, r7, #16
 800d616:	4618      	mov	r0, r3
 800d618:	f001 f8b8 	bl	800e78c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d61c:	2301      	movs	r3, #1
 800d61e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d620:	f001 ffd0 	bl	800f5c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d624:	f000 fd8c 	bl	800e140 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d628:	f001 ff9c 	bl	800f564 <vPortEnterCritical>
 800d62c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d62e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d632:	b25b      	sxtb	r3, r3
 800d634:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d638:	d103      	bne.n	800d642 <xQueueReceive+0x122>
 800d63a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d63c:	2200      	movs	r2, #0
 800d63e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d644:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d648:	b25b      	sxtb	r3, r3
 800d64a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d64e:	d103      	bne.n	800d658 <xQueueReceive+0x138>
 800d650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d652:	2200      	movs	r2, #0
 800d654:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d658:	f001 ffb4 	bl	800f5c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d65c:	1d3a      	adds	r2, r7, #4
 800d65e:	f107 0310 	add.w	r3, r7, #16
 800d662:	4611      	mov	r1, r2
 800d664:	4618      	mov	r0, r3
 800d666:	f001 f8a7 	bl	800e7b8 <xTaskCheckForTimeOut>
 800d66a:	4603      	mov	r3, r0
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d123      	bne.n	800d6b8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d670:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d672:	f000 f997 	bl	800d9a4 <prvIsQueueEmpty>
 800d676:	4603      	mov	r3, r0
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d017      	beq.n	800d6ac <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d67c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d67e:	3324      	adds	r3, #36	; 0x24
 800d680:	687a      	ldr	r2, [r7, #4]
 800d682:	4611      	mov	r1, r2
 800d684:	4618      	mov	r0, r3
 800d686:	f000 ff2f 	bl	800e4e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d68a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d68c:	f000 f938 	bl	800d900 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d690:	f000 fd64 	bl	800e15c <xTaskResumeAll>
 800d694:	4603      	mov	r3, r0
 800d696:	2b00      	cmp	r3, #0
 800d698:	d189      	bne.n	800d5ae <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800d69a:	4b10      	ldr	r3, [pc, #64]	; (800d6dc <xQueueReceive+0x1bc>)
 800d69c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d6a0:	601a      	str	r2, [r3, #0]
 800d6a2:	f3bf 8f4f 	dsb	sy
 800d6a6:	f3bf 8f6f 	isb	sy
 800d6aa:	e780      	b.n	800d5ae <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d6ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d6ae:	f000 f927 	bl	800d900 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d6b2:	f000 fd53 	bl	800e15c <xTaskResumeAll>
 800d6b6:	e77a      	b.n	800d5ae <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d6b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d6ba:	f000 f921 	bl	800d900 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d6be:	f000 fd4d 	bl	800e15c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d6c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d6c4:	f000 f96e 	bl	800d9a4 <prvIsQueueEmpty>
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	f43f af6f 	beq.w	800d5ae <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d6d0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d6d2:	4618      	mov	r0, r3
 800d6d4:	3730      	adds	r7, #48	; 0x30
 800d6d6:	46bd      	mov	sp, r7
 800d6d8:	bd80      	pop	{r7, pc}
 800d6da:	bf00      	nop
 800d6dc:	e000ed04 	.word	0xe000ed04

0800d6e0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b08e      	sub	sp, #56	; 0x38
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	60f8      	str	r0, [r7, #12]
 800d6e8:	60b9      	str	r1, [r7, #8]
 800d6ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d6f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d10a      	bne.n	800d70c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800d6f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6fa:	f383 8811 	msr	BASEPRI, r3
 800d6fe:	f3bf 8f6f 	isb	sy
 800d702:	f3bf 8f4f 	dsb	sy
 800d706:	623b      	str	r3, [r7, #32]
}
 800d708:	bf00      	nop
 800d70a:	e7fe      	b.n	800d70a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d70c:	68bb      	ldr	r3, [r7, #8]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d103      	bne.n	800d71a <xQueueReceiveFromISR+0x3a>
 800d712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d716:	2b00      	cmp	r3, #0
 800d718:	d101      	bne.n	800d71e <xQueueReceiveFromISR+0x3e>
 800d71a:	2301      	movs	r3, #1
 800d71c:	e000      	b.n	800d720 <xQueueReceiveFromISR+0x40>
 800d71e:	2300      	movs	r3, #0
 800d720:	2b00      	cmp	r3, #0
 800d722:	d10a      	bne.n	800d73a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800d724:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d728:	f383 8811 	msr	BASEPRI, r3
 800d72c:	f3bf 8f6f 	isb	sy
 800d730:	f3bf 8f4f 	dsb	sy
 800d734:	61fb      	str	r3, [r7, #28]
}
 800d736:	bf00      	nop
 800d738:	e7fe      	b.n	800d738 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d73a:	f001 fff5 	bl	800f728 <vPortValidateInterruptPriority>
	__asm volatile
 800d73e:	f3ef 8211 	mrs	r2, BASEPRI
 800d742:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d746:	f383 8811 	msr	BASEPRI, r3
 800d74a:	f3bf 8f6f 	isb	sy
 800d74e:	f3bf 8f4f 	dsb	sy
 800d752:	61ba      	str	r2, [r7, #24]
 800d754:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800d756:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d758:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d75a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d75c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d75e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d762:	2b00      	cmp	r3, #0
 800d764:	d02f      	beq.n	800d7c6 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800d766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d768:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d76c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d770:	68b9      	ldr	r1, [r7, #8]
 800d772:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d774:	f000 f89e 	bl	800d8b4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d77a:	1e5a      	subs	r2, r3, #1
 800d77c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d77e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800d780:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d784:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d788:	d112      	bne.n	800d7b0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d78a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d78c:	691b      	ldr	r3, [r3, #16]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d016      	beq.n	800d7c0 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d794:	3310      	adds	r3, #16
 800d796:	4618      	mov	r0, r3
 800d798:	f000 ff32 	bl	800e600 <xTaskRemoveFromEventList>
 800d79c:	4603      	mov	r3, r0
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d00e      	beq.n	800d7c0 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d00b      	beq.n	800d7c0 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	2201      	movs	r2, #1
 800d7ac:	601a      	str	r2, [r3, #0]
 800d7ae:	e007      	b.n	800d7c0 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800d7b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d7b4:	3301      	adds	r3, #1
 800d7b6:	b2db      	uxtb	r3, r3
 800d7b8:	b25a      	sxtb	r2, r3
 800d7ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800d7c0:	2301      	movs	r3, #1
 800d7c2:	637b      	str	r3, [r7, #52]	; 0x34
 800d7c4:	e001      	b.n	800d7ca <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	637b      	str	r3, [r7, #52]	; 0x34
 800d7ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7cc:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d7ce:	693b      	ldr	r3, [r7, #16]
 800d7d0:	f383 8811 	msr	BASEPRI, r3
}
 800d7d4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d7d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800d7d8:	4618      	mov	r0, r3
 800d7da:	3738      	adds	r7, #56	; 0x38
 800d7dc:	46bd      	mov	sp, r7
 800d7de:	bd80      	pop	{r7, pc}

0800d7e0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	b086      	sub	sp, #24
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	60f8      	str	r0, [r7, #12]
 800d7e8:	60b9      	str	r1, [r7, #8]
 800d7ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7f4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d10d      	bne.n	800d81a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	2b00      	cmp	r3, #0
 800d804:	d14d      	bne.n	800d8a2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	689b      	ldr	r3, [r3, #8]
 800d80a:	4618      	mov	r0, r3
 800d80c:	f001 f936 	bl	800ea7c <xTaskPriorityDisinherit>
 800d810:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	2200      	movs	r2, #0
 800d816:	609a      	str	r2, [r3, #8]
 800d818:	e043      	b.n	800d8a2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d119      	bne.n	800d854 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	6858      	ldr	r0, [r3, #4]
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d828:	461a      	mov	r2, r3
 800d82a:	68b9      	ldr	r1, [r7, #8]
 800d82c:	f002 f9d8 	bl	800fbe0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	685a      	ldr	r2, [r3, #4]
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d838:	441a      	add	r2, r3
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	685a      	ldr	r2, [r3, #4]
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	689b      	ldr	r3, [r3, #8]
 800d846:	429a      	cmp	r2, r3
 800d848:	d32b      	bcc.n	800d8a2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	681a      	ldr	r2, [r3, #0]
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	605a      	str	r2, [r3, #4]
 800d852:	e026      	b.n	800d8a2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	68d8      	ldr	r0, [r3, #12]
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d85c:	461a      	mov	r2, r3
 800d85e:	68b9      	ldr	r1, [r7, #8]
 800d860:	f002 f9be 	bl	800fbe0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	68da      	ldr	r2, [r3, #12]
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d86c:	425b      	negs	r3, r3
 800d86e:	441a      	add	r2, r3
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	68da      	ldr	r2, [r3, #12]
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	429a      	cmp	r2, r3
 800d87e:	d207      	bcs.n	800d890 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	689a      	ldr	r2, [r3, #8]
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d888:	425b      	negs	r3, r3
 800d88a:	441a      	add	r2, r3
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	2b02      	cmp	r3, #2
 800d894:	d105      	bne.n	800d8a2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d896:	693b      	ldr	r3, [r7, #16]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d002      	beq.n	800d8a2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d89c:	693b      	ldr	r3, [r7, #16]
 800d89e:	3b01      	subs	r3, #1
 800d8a0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d8a2:	693b      	ldr	r3, [r7, #16]
 800d8a4:	1c5a      	adds	r2, r3, #1
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d8aa:	697b      	ldr	r3, [r7, #20]
}
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	3718      	adds	r7, #24
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	bd80      	pop	{r7, pc}

0800d8b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	b082      	sub	sp, #8
 800d8b8:	af00      	add	r7, sp, #0
 800d8ba:	6078      	str	r0, [r7, #4]
 800d8bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d018      	beq.n	800d8f8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	68da      	ldr	r2, [r3, #12]
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8ce:	441a      	add	r2, r3
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	68da      	ldr	r2, [r3, #12]
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	689b      	ldr	r3, [r3, #8]
 800d8dc:	429a      	cmp	r2, r3
 800d8de:	d303      	bcc.n	800d8e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681a      	ldr	r2, [r3, #0]
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	68d9      	ldr	r1, [r3, #12]
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8f0:	461a      	mov	r2, r3
 800d8f2:	6838      	ldr	r0, [r7, #0]
 800d8f4:	f002 f974 	bl	800fbe0 <memcpy>
	}
}
 800d8f8:	bf00      	nop
 800d8fa:	3708      	adds	r7, #8
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	bd80      	pop	{r7, pc}

0800d900 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d900:	b580      	push	{r7, lr}
 800d902:	b084      	sub	sp, #16
 800d904:	af00      	add	r7, sp, #0
 800d906:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d908:	f001 fe2c 	bl	800f564 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d912:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d914:	e011      	b.n	800d93a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d012      	beq.n	800d944 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	3324      	adds	r3, #36	; 0x24
 800d922:	4618      	mov	r0, r3
 800d924:	f000 fe6c 	bl	800e600 <xTaskRemoveFromEventList>
 800d928:	4603      	mov	r3, r0
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d001      	beq.n	800d932 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d92e:	f000 ffa5 	bl	800e87c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d932:	7bfb      	ldrb	r3, [r7, #15]
 800d934:	3b01      	subs	r3, #1
 800d936:	b2db      	uxtb	r3, r3
 800d938:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d93a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d93e:	2b00      	cmp	r3, #0
 800d940:	dce9      	bgt.n	800d916 <prvUnlockQueue+0x16>
 800d942:	e000      	b.n	800d946 <prvUnlockQueue+0x46>
					break;
 800d944:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	22ff      	movs	r2, #255	; 0xff
 800d94a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d94e:	f001 fe39 	bl	800f5c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d952:	f001 fe07 	bl	800f564 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d95c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d95e:	e011      	b.n	800d984 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	691b      	ldr	r3, [r3, #16]
 800d964:	2b00      	cmp	r3, #0
 800d966:	d012      	beq.n	800d98e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	3310      	adds	r3, #16
 800d96c:	4618      	mov	r0, r3
 800d96e:	f000 fe47 	bl	800e600 <xTaskRemoveFromEventList>
 800d972:	4603      	mov	r3, r0
 800d974:	2b00      	cmp	r3, #0
 800d976:	d001      	beq.n	800d97c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d978:	f000 ff80 	bl	800e87c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d97c:	7bbb      	ldrb	r3, [r7, #14]
 800d97e:	3b01      	subs	r3, #1
 800d980:	b2db      	uxtb	r3, r3
 800d982:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d984:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d988:	2b00      	cmp	r3, #0
 800d98a:	dce9      	bgt.n	800d960 <prvUnlockQueue+0x60>
 800d98c:	e000      	b.n	800d990 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d98e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	22ff      	movs	r2, #255	; 0xff
 800d994:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d998:	f001 fe14 	bl	800f5c4 <vPortExitCritical>
}
 800d99c:	bf00      	nop
 800d99e:	3710      	adds	r7, #16
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	bd80      	pop	{r7, pc}

0800d9a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b084      	sub	sp, #16
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d9ac:	f001 fdda 	bl	800f564 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d102      	bne.n	800d9be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d9b8:	2301      	movs	r3, #1
 800d9ba:	60fb      	str	r3, [r7, #12]
 800d9bc:	e001      	b.n	800d9c2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d9be:	2300      	movs	r3, #0
 800d9c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d9c2:	f001 fdff 	bl	800f5c4 <vPortExitCritical>

	return xReturn;
 800d9c6:	68fb      	ldr	r3, [r7, #12]
}
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	3710      	adds	r7, #16
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	bd80      	pop	{r7, pc}

0800d9d0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b084      	sub	sp, #16
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d9d8:	f001 fdc4 	bl	800f564 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d9e4:	429a      	cmp	r2, r3
 800d9e6:	d102      	bne.n	800d9ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d9e8:	2301      	movs	r3, #1
 800d9ea:	60fb      	str	r3, [r7, #12]
 800d9ec:	e001      	b.n	800d9f2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d9ee:	2300      	movs	r3, #0
 800d9f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d9f2:	f001 fde7 	bl	800f5c4 <vPortExitCritical>

	return xReturn;
 800d9f6:	68fb      	ldr	r3, [r7, #12]
}
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	3710      	adds	r7, #16
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	bd80      	pop	{r7, pc}

0800da00 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800da00:	b480      	push	{r7}
 800da02:	b085      	sub	sp, #20
 800da04:	af00      	add	r7, sp, #0
 800da06:	6078      	str	r0, [r7, #4]
 800da08:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800da0a:	2300      	movs	r3, #0
 800da0c:	60fb      	str	r3, [r7, #12]
 800da0e:	e014      	b.n	800da3a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800da10:	4a0f      	ldr	r2, [pc, #60]	; (800da50 <vQueueAddToRegistry+0x50>)
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d10b      	bne.n	800da34 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800da1c:	490c      	ldr	r1, [pc, #48]	; (800da50 <vQueueAddToRegistry+0x50>)
 800da1e:	68fb      	ldr	r3, [r7, #12]
 800da20:	683a      	ldr	r2, [r7, #0]
 800da22:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800da26:	4a0a      	ldr	r2, [pc, #40]	; (800da50 <vQueueAddToRegistry+0x50>)
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	00db      	lsls	r3, r3, #3
 800da2c:	4413      	add	r3, r2
 800da2e:	687a      	ldr	r2, [r7, #4]
 800da30:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800da32:	e006      	b.n	800da42 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	3301      	adds	r3, #1
 800da38:	60fb      	str	r3, [r7, #12]
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	2b07      	cmp	r3, #7
 800da3e:	d9e7      	bls.n	800da10 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800da40:	bf00      	nop
 800da42:	bf00      	nop
 800da44:	3714      	adds	r7, #20
 800da46:	46bd      	mov	sp, r7
 800da48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da4c:	4770      	bx	lr
 800da4e:	bf00      	nop
 800da50:	20000cf8 	.word	0x20000cf8

0800da54 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800da54:	b580      	push	{r7, lr}
 800da56:	b086      	sub	sp, #24
 800da58:	af00      	add	r7, sp, #0
 800da5a:	60f8      	str	r0, [r7, #12]
 800da5c:	60b9      	str	r1, [r7, #8]
 800da5e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800da64:	f001 fd7e 	bl	800f564 <vPortEnterCritical>
 800da68:	697b      	ldr	r3, [r7, #20]
 800da6a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800da6e:	b25b      	sxtb	r3, r3
 800da70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da74:	d103      	bne.n	800da7e <vQueueWaitForMessageRestricted+0x2a>
 800da76:	697b      	ldr	r3, [r7, #20]
 800da78:	2200      	movs	r2, #0
 800da7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800da7e:	697b      	ldr	r3, [r7, #20]
 800da80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800da84:	b25b      	sxtb	r3, r3
 800da86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da8a:	d103      	bne.n	800da94 <vQueueWaitForMessageRestricted+0x40>
 800da8c:	697b      	ldr	r3, [r7, #20]
 800da8e:	2200      	movs	r2, #0
 800da90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800da94:	f001 fd96 	bl	800f5c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800da98:	697b      	ldr	r3, [r7, #20]
 800da9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d106      	bne.n	800daae <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800daa0:	697b      	ldr	r3, [r7, #20]
 800daa2:	3324      	adds	r3, #36	; 0x24
 800daa4:	687a      	ldr	r2, [r7, #4]
 800daa6:	68b9      	ldr	r1, [r7, #8]
 800daa8:	4618      	mov	r0, r3
 800daaa:	f000 fd7d 	bl	800e5a8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800daae:	6978      	ldr	r0, [r7, #20]
 800dab0:	f7ff ff26 	bl	800d900 <prvUnlockQueue>
	}
 800dab4:	bf00      	nop
 800dab6:	3718      	adds	r7, #24
 800dab8:	46bd      	mov	sp, r7
 800daba:	bd80      	pop	{r7, pc}

0800dabc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b08e      	sub	sp, #56	; 0x38
 800dac0:	af04      	add	r7, sp, #16
 800dac2:	60f8      	str	r0, [r7, #12]
 800dac4:	60b9      	str	r1, [r7, #8]
 800dac6:	607a      	str	r2, [r7, #4]
 800dac8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800daca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d10a      	bne.n	800dae6 <xTaskCreateStatic+0x2a>
	__asm volatile
 800dad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dad4:	f383 8811 	msr	BASEPRI, r3
 800dad8:	f3bf 8f6f 	isb	sy
 800dadc:	f3bf 8f4f 	dsb	sy
 800dae0:	623b      	str	r3, [r7, #32]
}
 800dae2:	bf00      	nop
 800dae4:	e7fe      	b.n	800dae4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800dae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d10a      	bne.n	800db02 <xTaskCreateStatic+0x46>
	__asm volatile
 800daec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daf0:	f383 8811 	msr	BASEPRI, r3
 800daf4:	f3bf 8f6f 	isb	sy
 800daf8:	f3bf 8f4f 	dsb	sy
 800dafc:	61fb      	str	r3, [r7, #28]
}
 800dafe:	bf00      	nop
 800db00:	e7fe      	b.n	800db00 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800db02:	235c      	movs	r3, #92	; 0x5c
 800db04:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800db06:	693b      	ldr	r3, [r7, #16]
 800db08:	2b5c      	cmp	r3, #92	; 0x5c
 800db0a:	d00a      	beq.n	800db22 <xTaskCreateStatic+0x66>
	__asm volatile
 800db0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db10:	f383 8811 	msr	BASEPRI, r3
 800db14:	f3bf 8f6f 	isb	sy
 800db18:	f3bf 8f4f 	dsb	sy
 800db1c:	61bb      	str	r3, [r7, #24]
}
 800db1e:	bf00      	nop
 800db20:	e7fe      	b.n	800db20 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800db22:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800db24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db26:	2b00      	cmp	r3, #0
 800db28:	d01e      	beq.n	800db68 <xTaskCreateStatic+0xac>
 800db2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d01b      	beq.n	800db68 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800db30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db32:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800db34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800db38:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800db3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db3c:	2202      	movs	r2, #2
 800db3e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800db42:	2300      	movs	r3, #0
 800db44:	9303      	str	r3, [sp, #12]
 800db46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db48:	9302      	str	r3, [sp, #8]
 800db4a:	f107 0314 	add.w	r3, r7, #20
 800db4e:	9301      	str	r3, [sp, #4]
 800db50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db52:	9300      	str	r3, [sp, #0]
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	687a      	ldr	r2, [r7, #4]
 800db58:	68b9      	ldr	r1, [r7, #8]
 800db5a:	68f8      	ldr	r0, [r7, #12]
 800db5c:	f000 f850 	bl	800dc00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800db60:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800db62:	f000 f8dd 	bl	800dd20 <prvAddNewTaskToReadyList>
 800db66:	e001      	b.n	800db6c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800db68:	2300      	movs	r3, #0
 800db6a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800db6c:	697b      	ldr	r3, [r7, #20]
	}
 800db6e:	4618      	mov	r0, r3
 800db70:	3728      	adds	r7, #40	; 0x28
 800db72:	46bd      	mov	sp, r7
 800db74:	bd80      	pop	{r7, pc}

0800db76 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800db76:	b580      	push	{r7, lr}
 800db78:	b08c      	sub	sp, #48	; 0x30
 800db7a:	af04      	add	r7, sp, #16
 800db7c:	60f8      	str	r0, [r7, #12]
 800db7e:	60b9      	str	r1, [r7, #8]
 800db80:	603b      	str	r3, [r7, #0]
 800db82:	4613      	mov	r3, r2
 800db84:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800db86:	88fb      	ldrh	r3, [r7, #6]
 800db88:	009b      	lsls	r3, r3, #2
 800db8a:	4618      	mov	r0, r3
 800db8c:	f001 fe0c 	bl	800f7a8 <pvPortMalloc>
 800db90:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800db92:	697b      	ldr	r3, [r7, #20]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d00e      	beq.n	800dbb6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800db98:	205c      	movs	r0, #92	; 0x5c
 800db9a:	f001 fe05 	bl	800f7a8 <pvPortMalloc>
 800db9e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800dba0:	69fb      	ldr	r3, [r7, #28]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d003      	beq.n	800dbae <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800dba6:	69fb      	ldr	r3, [r7, #28]
 800dba8:	697a      	ldr	r2, [r7, #20]
 800dbaa:	631a      	str	r2, [r3, #48]	; 0x30
 800dbac:	e005      	b.n	800dbba <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800dbae:	6978      	ldr	r0, [r7, #20]
 800dbb0:	f001 fec6 	bl	800f940 <vPortFree>
 800dbb4:	e001      	b.n	800dbba <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800dbba:	69fb      	ldr	r3, [r7, #28]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d017      	beq.n	800dbf0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800dbc0:	69fb      	ldr	r3, [r7, #28]
 800dbc2:	2200      	movs	r2, #0
 800dbc4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800dbc8:	88fa      	ldrh	r2, [r7, #6]
 800dbca:	2300      	movs	r3, #0
 800dbcc:	9303      	str	r3, [sp, #12]
 800dbce:	69fb      	ldr	r3, [r7, #28]
 800dbd0:	9302      	str	r3, [sp, #8]
 800dbd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbd4:	9301      	str	r3, [sp, #4]
 800dbd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbd8:	9300      	str	r3, [sp, #0]
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	68b9      	ldr	r1, [r7, #8]
 800dbde:	68f8      	ldr	r0, [r7, #12]
 800dbe0:	f000 f80e 	bl	800dc00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dbe4:	69f8      	ldr	r0, [r7, #28]
 800dbe6:	f000 f89b 	bl	800dd20 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800dbea:	2301      	movs	r3, #1
 800dbec:	61bb      	str	r3, [r7, #24]
 800dbee:	e002      	b.n	800dbf6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800dbf0:	f04f 33ff 	mov.w	r3, #4294967295
 800dbf4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800dbf6:	69bb      	ldr	r3, [r7, #24]
	}
 800dbf8:	4618      	mov	r0, r3
 800dbfa:	3720      	adds	r7, #32
 800dbfc:	46bd      	mov	sp, r7
 800dbfe:	bd80      	pop	{r7, pc}

0800dc00 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800dc00:	b580      	push	{r7, lr}
 800dc02:	b088      	sub	sp, #32
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	60f8      	str	r0, [r7, #12]
 800dc08:	60b9      	str	r1, [r7, #8]
 800dc0a:	607a      	str	r2, [r7, #4]
 800dc0c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800dc0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc10:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	009b      	lsls	r3, r3, #2
 800dc16:	461a      	mov	r2, r3
 800dc18:	21a5      	movs	r1, #165	; 0xa5
 800dc1a:	f001 ffef 	bl	800fbfc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800dc1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800dc28:	3b01      	subs	r3, #1
 800dc2a:	009b      	lsls	r3, r3, #2
 800dc2c:	4413      	add	r3, r2
 800dc2e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800dc30:	69bb      	ldr	r3, [r7, #24]
 800dc32:	f023 0307 	bic.w	r3, r3, #7
 800dc36:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800dc38:	69bb      	ldr	r3, [r7, #24]
 800dc3a:	f003 0307 	and.w	r3, r3, #7
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d00a      	beq.n	800dc58 <prvInitialiseNewTask+0x58>
	__asm volatile
 800dc42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc46:	f383 8811 	msr	BASEPRI, r3
 800dc4a:	f3bf 8f6f 	isb	sy
 800dc4e:	f3bf 8f4f 	dsb	sy
 800dc52:	617b      	str	r3, [r7, #20]
}
 800dc54:	bf00      	nop
 800dc56:	e7fe      	b.n	800dc56 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800dc58:	68bb      	ldr	r3, [r7, #8]
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d01f      	beq.n	800dc9e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dc5e:	2300      	movs	r3, #0
 800dc60:	61fb      	str	r3, [r7, #28]
 800dc62:	e012      	b.n	800dc8a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800dc64:	68ba      	ldr	r2, [r7, #8]
 800dc66:	69fb      	ldr	r3, [r7, #28]
 800dc68:	4413      	add	r3, r2
 800dc6a:	7819      	ldrb	r1, [r3, #0]
 800dc6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dc6e:	69fb      	ldr	r3, [r7, #28]
 800dc70:	4413      	add	r3, r2
 800dc72:	3334      	adds	r3, #52	; 0x34
 800dc74:	460a      	mov	r2, r1
 800dc76:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800dc78:	68ba      	ldr	r2, [r7, #8]
 800dc7a:	69fb      	ldr	r3, [r7, #28]
 800dc7c:	4413      	add	r3, r2
 800dc7e:	781b      	ldrb	r3, [r3, #0]
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d006      	beq.n	800dc92 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dc84:	69fb      	ldr	r3, [r7, #28]
 800dc86:	3301      	adds	r3, #1
 800dc88:	61fb      	str	r3, [r7, #28]
 800dc8a:	69fb      	ldr	r3, [r7, #28]
 800dc8c:	2b0f      	cmp	r3, #15
 800dc8e:	d9e9      	bls.n	800dc64 <prvInitialiseNewTask+0x64>
 800dc90:	e000      	b.n	800dc94 <prvInitialiseNewTask+0x94>
			{
				break;
 800dc92:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800dc94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc96:	2200      	movs	r2, #0
 800dc98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800dc9c:	e003      	b.n	800dca6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800dc9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dca0:	2200      	movs	r2, #0
 800dca2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800dca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dca8:	2b37      	cmp	r3, #55	; 0x37
 800dcaa:	d901      	bls.n	800dcb0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800dcac:	2337      	movs	r3, #55	; 0x37
 800dcae:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800dcb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcb2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dcb4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800dcb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dcba:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800dcbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcbe:	2200      	movs	r2, #0
 800dcc0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800dcc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcc4:	3304      	adds	r3, #4
 800dcc6:	4618      	mov	r0, r3
 800dcc8:	f7ff f872 	bl	800cdb0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800dccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcce:	3318      	adds	r3, #24
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	f7ff f86d 	bl	800cdb0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800dcd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dcda:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dcdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcde:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800dce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dce4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800dce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dce8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dcea:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800dcec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcee:	2200      	movs	r2, #0
 800dcf0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800dcf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dcf4:	2200      	movs	r2, #0
 800dcf6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800dcfa:	683a      	ldr	r2, [r7, #0]
 800dcfc:	68f9      	ldr	r1, [r7, #12]
 800dcfe:	69b8      	ldr	r0, [r7, #24]
 800dd00:	f001 fb04 	bl	800f30c <pxPortInitialiseStack>
 800dd04:	4602      	mov	r2, r0
 800dd06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd08:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800dd0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d002      	beq.n	800dd16 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800dd10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dd14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dd16:	bf00      	nop
 800dd18:	3720      	adds	r7, #32
 800dd1a:	46bd      	mov	sp, r7
 800dd1c:	bd80      	pop	{r7, pc}
	...

0800dd20 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b082      	sub	sp, #8
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800dd28:	f001 fc1c 	bl	800f564 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800dd2c:	4b2d      	ldr	r3, [pc, #180]	; (800dde4 <prvAddNewTaskToReadyList+0xc4>)
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	3301      	adds	r3, #1
 800dd32:	4a2c      	ldr	r2, [pc, #176]	; (800dde4 <prvAddNewTaskToReadyList+0xc4>)
 800dd34:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800dd36:	4b2c      	ldr	r3, [pc, #176]	; (800dde8 <prvAddNewTaskToReadyList+0xc8>)
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d109      	bne.n	800dd52 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800dd3e:	4a2a      	ldr	r2, [pc, #168]	; (800dde8 <prvAddNewTaskToReadyList+0xc8>)
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800dd44:	4b27      	ldr	r3, [pc, #156]	; (800dde4 <prvAddNewTaskToReadyList+0xc4>)
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	2b01      	cmp	r3, #1
 800dd4a:	d110      	bne.n	800dd6e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800dd4c:	f000 fdba 	bl	800e8c4 <prvInitialiseTaskLists>
 800dd50:	e00d      	b.n	800dd6e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800dd52:	4b26      	ldr	r3, [pc, #152]	; (800ddec <prvAddNewTaskToReadyList+0xcc>)
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d109      	bne.n	800dd6e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800dd5a:	4b23      	ldr	r3, [pc, #140]	; (800dde8 <prvAddNewTaskToReadyList+0xc8>)
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd64:	429a      	cmp	r2, r3
 800dd66:	d802      	bhi.n	800dd6e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800dd68:	4a1f      	ldr	r2, [pc, #124]	; (800dde8 <prvAddNewTaskToReadyList+0xc8>)
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800dd6e:	4b20      	ldr	r3, [pc, #128]	; (800ddf0 <prvAddNewTaskToReadyList+0xd0>)
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	3301      	adds	r3, #1
 800dd74:	4a1e      	ldr	r2, [pc, #120]	; (800ddf0 <prvAddNewTaskToReadyList+0xd0>)
 800dd76:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800dd78:	4b1d      	ldr	r3, [pc, #116]	; (800ddf0 <prvAddNewTaskToReadyList+0xd0>)
 800dd7a:	681a      	ldr	r2, [r3, #0]
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd84:	4b1b      	ldr	r3, [pc, #108]	; (800ddf4 <prvAddNewTaskToReadyList+0xd4>)
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	429a      	cmp	r2, r3
 800dd8a:	d903      	bls.n	800dd94 <prvAddNewTaskToReadyList+0x74>
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd90:	4a18      	ldr	r2, [pc, #96]	; (800ddf4 <prvAddNewTaskToReadyList+0xd4>)
 800dd92:	6013      	str	r3, [r2, #0]
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd98:	4613      	mov	r3, r2
 800dd9a:	009b      	lsls	r3, r3, #2
 800dd9c:	4413      	add	r3, r2
 800dd9e:	009b      	lsls	r3, r3, #2
 800dda0:	4a15      	ldr	r2, [pc, #84]	; (800ddf8 <prvAddNewTaskToReadyList+0xd8>)
 800dda2:	441a      	add	r2, r3
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	3304      	adds	r3, #4
 800dda8:	4619      	mov	r1, r3
 800ddaa:	4610      	mov	r0, r2
 800ddac:	f7ff f80d 	bl	800cdca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ddb0:	f001 fc08 	bl	800f5c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ddb4:	4b0d      	ldr	r3, [pc, #52]	; (800ddec <prvAddNewTaskToReadyList+0xcc>)
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d00e      	beq.n	800ddda <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ddbc:	4b0a      	ldr	r3, [pc, #40]	; (800dde8 <prvAddNewTaskToReadyList+0xc8>)
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddc6:	429a      	cmp	r2, r3
 800ddc8:	d207      	bcs.n	800ddda <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ddca:	4b0c      	ldr	r3, [pc, #48]	; (800ddfc <prvAddNewTaskToReadyList+0xdc>)
 800ddcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ddd0:	601a      	str	r2, [r3, #0]
 800ddd2:	f3bf 8f4f 	dsb	sy
 800ddd6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ddda:	bf00      	nop
 800dddc:	3708      	adds	r7, #8
 800ddde:	46bd      	mov	sp, r7
 800dde0:	bd80      	pop	{r7, pc}
 800dde2:	bf00      	nop
 800dde4:	2000120c 	.word	0x2000120c
 800dde8:	20000d38 	.word	0x20000d38
 800ddec:	20001218 	.word	0x20001218
 800ddf0:	20001228 	.word	0x20001228
 800ddf4:	20001214 	.word	0x20001214
 800ddf8:	20000d3c 	.word	0x20000d3c
 800ddfc:	e000ed04 	.word	0xe000ed04

0800de00 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800de00:	b580      	push	{r7, lr}
 800de02:	b084      	sub	sp, #16
 800de04:	af00      	add	r7, sp, #0
 800de06:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800de08:	2300      	movs	r3, #0
 800de0a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d017      	beq.n	800de42 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800de12:	4b13      	ldr	r3, [pc, #76]	; (800de60 <vTaskDelay+0x60>)
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d00a      	beq.n	800de30 <vTaskDelay+0x30>
	__asm volatile
 800de1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de1e:	f383 8811 	msr	BASEPRI, r3
 800de22:	f3bf 8f6f 	isb	sy
 800de26:	f3bf 8f4f 	dsb	sy
 800de2a:	60bb      	str	r3, [r7, #8]
}
 800de2c:	bf00      	nop
 800de2e:	e7fe      	b.n	800de2e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800de30:	f000 f986 	bl	800e140 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800de34:	2100      	movs	r1, #0
 800de36:	6878      	ldr	r0, [r7, #4]
 800de38:	f000 fea6 	bl	800eb88 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800de3c:	f000 f98e 	bl	800e15c <xTaskResumeAll>
 800de40:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d107      	bne.n	800de58 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800de48:	4b06      	ldr	r3, [pc, #24]	; (800de64 <vTaskDelay+0x64>)
 800de4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de4e:	601a      	str	r2, [r3, #0]
 800de50:	f3bf 8f4f 	dsb	sy
 800de54:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800de58:	bf00      	nop
 800de5a:	3710      	adds	r7, #16
 800de5c:	46bd      	mov	sp, r7
 800de5e:	bd80      	pop	{r7, pc}
 800de60:	20001234 	.word	0x20001234
 800de64:	e000ed04 	.word	0xe000ed04

0800de68 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800de68:	b580      	push	{r7, lr}
 800de6a:	b084      	sub	sp, #16
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800de70:	f001 fb78 	bl	800f564 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	2b00      	cmp	r3, #0
 800de78:	d102      	bne.n	800de80 <vTaskSuspend+0x18>
 800de7a:	4b30      	ldr	r3, [pc, #192]	; (800df3c <vTaskSuspend+0xd4>)
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	e000      	b.n	800de82 <vTaskSuspend+0x1a>
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	3304      	adds	r3, #4
 800de88:	4618      	mov	r0, r3
 800de8a:	f7fe fffb 	bl	800ce84 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de92:	2b00      	cmp	r3, #0
 800de94:	d004      	beq.n	800dea0 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	3318      	adds	r3, #24
 800de9a:	4618      	mov	r0, r3
 800de9c:	f7fe fff2 	bl	800ce84 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	3304      	adds	r3, #4
 800dea4:	4619      	mov	r1, r3
 800dea6:	4826      	ldr	r0, [pc, #152]	; (800df40 <vTaskSuspend+0xd8>)
 800dea8:	f7fe ff8f 	bl	800cdca <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800deb2:	b2db      	uxtb	r3, r3
 800deb4:	2b01      	cmp	r3, #1
 800deb6:	d103      	bne.n	800dec0 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	2200      	movs	r2, #0
 800debc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800dec0:	f001 fb80 	bl	800f5c4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800dec4:	4b1f      	ldr	r3, [pc, #124]	; (800df44 <vTaskSuspend+0xdc>)
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d005      	beq.n	800ded8 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800decc:	f001 fb4a 	bl	800f564 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800ded0:	f000 fd96 	bl	800ea00 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800ded4:	f001 fb76 	bl	800f5c4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800ded8:	4b18      	ldr	r3, [pc, #96]	; (800df3c <vTaskSuspend+0xd4>)
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	68fa      	ldr	r2, [r7, #12]
 800dede:	429a      	cmp	r2, r3
 800dee0:	d127      	bne.n	800df32 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800dee2:	4b18      	ldr	r3, [pc, #96]	; (800df44 <vTaskSuspend+0xdc>)
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d017      	beq.n	800df1a <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800deea:	4b17      	ldr	r3, [pc, #92]	; (800df48 <vTaskSuspend+0xe0>)
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	2b00      	cmp	r3, #0
 800def0:	d00a      	beq.n	800df08 <vTaskSuspend+0xa0>
	__asm volatile
 800def2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800def6:	f383 8811 	msr	BASEPRI, r3
 800defa:	f3bf 8f6f 	isb	sy
 800defe:	f3bf 8f4f 	dsb	sy
 800df02:	60bb      	str	r3, [r7, #8]
}
 800df04:	bf00      	nop
 800df06:	e7fe      	b.n	800df06 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800df08:	4b10      	ldr	r3, [pc, #64]	; (800df4c <vTaskSuspend+0xe4>)
 800df0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df0e:	601a      	str	r2, [r3, #0]
 800df10:	f3bf 8f4f 	dsb	sy
 800df14:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800df18:	e00b      	b.n	800df32 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800df1a:	4b09      	ldr	r3, [pc, #36]	; (800df40 <vTaskSuspend+0xd8>)
 800df1c:	681a      	ldr	r2, [r3, #0]
 800df1e:	4b0c      	ldr	r3, [pc, #48]	; (800df50 <vTaskSuspend+0xe8>)
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	429a      	cmp	r2, r3
 800df24:	d103      	bne.n	800df2e <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800df26:	4b05      	ldr	r3, [pc, #20]	; (800df3c <vTaskSuspend+0xd4>)
 800df28:	2200      	movs	r2, #0
 800df2a:	601a      	str	r2, [r3, #0]
	}
 800df2c:	e001      	b.n	800df32 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800df2e:	f000 fa7d 	bl	800e42c <vTaskSwitchContext>
	}
 800df32:	bf00      	nop
 800df34:	3710      	adds	r7, #16
 800df36:	46bd      	mov	sp, r7
 800df38:	bd80      	pop	{r7, pc}
 800df3a:	bf00      	nop
 800df3c:	20000d38 	.word	0x20000d38
 800df40:	200011f8 	.word	0x200011f8
 800df44:	20001218 	.word	0x20001218
 800df48:	20001234 	.word	0x20001234
 800df4c:	e000ed04 	.word	0xe000ed04
 800df50:	2000120c 	.word	0x2000120c

0800df54 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800df54:	b480      	push	{r7}
 800df56:	b087      	sub	sp, #28
 800df58:	af00      	add	r7, sp, #0
 800df5a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800df5c:	2300      	movs	r3, #0
 800df5e:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d10a      	bne.n	800df80 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800df6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df6e:	f383 8811 	msr	BASEPRI, r3
 800df72:	f3bf 8f6f 	isb	sy
 800df76:	f3bf 8f4f 	dsb	sy
 800df7a:	60fb      	str	r3, [r7, #12]
}
 800df7c:	bf00      	nop
 800df7e:	e7fe      	b.n	800df7e <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800df80:	693b      	ldr	r3, [r7, #16]
 800df82:	695b      	ldr	r3, [r3, #20]
 800df84:	4a0a      	ldr	r2, [pc, #40]	; (800dfb0 <prvTaskIsTaskSuspended+0x5c>)
 800df86:	4293      	cmp	r3, r2
 800df88:	d10a      	bne.n	800dfa0 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800df8a:	693b      	ldr	r3, [r7, #16]
 800df8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df8e:	4a09      	ldr	r2, [pc, #36]	; (800dfb4 <prvTaskIsTaskSuspended+0x60>)
 800df90:	4293      	cmp	r3, r2
 800df92:	d005      	beq.n	800dfa0 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800df94:	693b      	ldr	r3, [r7, #16]
 800df96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d101      	bne.n	800dfa0 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800df9c:	2301      	movs	r3, #1
 800df9e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dfa0:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	371c      	adds	r7, #28
 800dfa6:	46bd      	mov	sp, r7
 800dfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfac:	4770      	bx	lr
 800dfae:	bf00      	nop
 800dfb0:	200011f8 	.word	0x200011f8
 800dfb4:	200011cc 	.word	0x200011cc

0800dfb8 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800dfb8:	b580      	push	{r7, lr}
 800dfba:	b084      	sub	sp, #16
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d10a      	bne.n	800dfe0 <vTaskResume+0x28>
	__asm volatile
 800dfca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfce:	f383 8811 	msr	BASEPRI, r3
 800dfd2:	f3bf 8f6f 	isb	sy
 800dfd6:	f3bf 8f4f 	dsb	sy
 800dfda:	60bb      	str	r3, [r7, #8]
}
 800dfdc:	bf00      	nop
 800dfde:	e7fe      	b.n	800dfde <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800dfe0:	4b20      	ldr	r3, [pc, #128]	; (800e064 <vTaskResume+0xac>)
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	68fa      	ldr	r2, [r7, #12]
 800dfe6:	429a      	cmp	r2, r3
 800dfe8:	d038      	beq.n	800e05c <vTaskResume+0xa4>
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d035      	beq.n	800e05c <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800dff0:	f001 fab8 	bl	800f564 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800dff4:	68f8      	ldr	r0, [r7, #12]
 800dff6:	f7ff ffad 	bl	800df54 <prvTaskIsTaskSuspended>
 800dffa:	4603      	mov	r3, r0
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d02b      	beq.n	800e058 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	3304      	adds	r3, #4
 800e004:	4618      	mov	r0, r3
 800e006:	f7fe ff3d 	bl	800ce84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e00e:	4b16      	ldr	r3, [pc, #88]	; (800e068 <vTaskResume+0xb0>)
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	429a      	cmp	r2, r3
 800e014:	d903      	bls.n	800e01e <vTaskResume+0x66>
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e01a:	4a13      	ldr	r2, [pc, #76]	; (800e068 <vTaskResume+0xb0>)
 800e01c:	6013      	str	r3, [r2, #0]
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e022:	4613      	mov	r3, r2
 800e024:	009b      	lsls	r3, r3, #2
 800e026:	4413      	add	r3, r2
 800e028:	009b      	lsls	r3, r3, #2
 800e02a:	4a10      	ldr	r2, [pc, #64]	; (800e06c <vTaskResume+0xb4>)
 800e02c:	441a      	add	r2, r3
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	3304      	adds	r3, #4
 800e032:	4619      	mov	r1, r3
 800e034:	4610      	mov	r0, r2
 800e036:	f7fe fec8 	bl	800cdca <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e03e:	4b09      	ldr	r3, [pc, #36]	; (800e064 <vTaskResume+0xac>)
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e044:	429a      	cmp	r2, r3
 800e046:	d307      	bcc.n	800e058 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800e048:	4b09      	ldr	r3, [pc, #36]	; (800e070 <vTaskResume+0xb8>)
 800e04a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e04e:	601a      	str	r2, [r3, #0]
 800e050:	f3bf 8f4f 	dsb	sy
 800e054:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800e058:	f001 fab4 	bl	800f5c4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e05c:	bf00      	nop
 800e05e:	3710      	adds	r7, #16
 800e060:	46bd      	mov	sp, r7
 800e062:	bd80      	pop	{r7, pc}
 800e064:	20000d38 	.word	0x20000d38
 800e068:	20001214 	.word	0x20001214
 800e06c:	20000d3c 	.word	0x20000d3c
 800e070:	e000ed04 	.word	0xe000ed04

0800e074 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b08a      	sub	sp, #40	; 0x28
 800e078:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e07a:	2300      	movs	r3, #0
 800e07c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e07e:	2300      	movs	r3, #0
 800e080:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e082:	463a      	mov	r2, r7
 800e084:	1d39      	adds	r1, r7, #4
 800e086:	f107 0308 	add.w	r3, r7, #8
 800e08a:	4618      	mov	r0, r3
 800e08c:	f7fe fc4e 	bl	800c92c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e090:	6839      	ldr	r1, [r7, #0]
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	68ba      	ldr	r2, [r7, #8]
 800e096:	9202      	str	r2, [sp, #8]
 800e098:	9301      	str	r3, [sp, #4]
 800e09a:	2300      	movs	r3, #0
 800e09c:	9300      	str	r3, [sp, #0]
 800e09e:	2300      	movs	r3, #0
 800e0a0:	460a      	mov	r2, r1
 800e0a2:	4921      	ldr	r1, [pc, #132]	; (800e128 <vTaskStartScheduler+0xb4>)
 800e0a4:	4821      	ldr	r0, [pc, #132]	; (800e12c <vTaskStartScheduler+0xb8>)
 800e0a6:	f7ff fd09 	bl	800dabc <xTaskCreateStatic>
 800e0aa:	4603      	mov	r3, r0
 800e0ac:	4a20      	ldr	r2, [pc, #128]	; (800e130 <vTaskStartScheduler+0xbc>)
 800e0ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e0b0:	4b1f      	ldr	r3, [pc, #124]	; (800e130 <vTaskStartScheduler+0xbc>)
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d002      	beq.n	800e0be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e0b8:	2301      	movs	r3, #1
 800e0ba:	617b      	str	r3, [r7, #20]
 800e0bc:	e001      	b.n	800e0c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e0be:	2300      	movs	r3, #0
 800e0c0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e0c2:	697b      	ldr	r3, [r7, #20]
 800e0c4:	2b01      	cmp	r3, #1
 800e0c6:	d102      	bne.n	800e0ce <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e0c8:	f000 fdb2 	bl	800ec30 <xTimerCreateTimerTask>
 800e0cc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e0ce:	697b      	ldr	r3, [r7, #20]
 800e0d0:	2b01      	cmp	r3, #1
 800e0d2:	d116      	bne.n	800e102 <vTaskStartScheduler+0x8e>
	__asm volatile
 800e0d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0d8:	f383 8811 	msr	BASEPRI, r3
 800e0dc:	f3bf 8f6f 	isb	sy
 800e0e0:	f3bf 8f4f 	dsb	sy
 800e0e4:	613b      	str	r3, [r7, #16]
}
 800e0e6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e0e8:	4b12      	ldr	r3, [pc, #72]	; (800e134 <vTaskStartScheduler+0xc0>)
 800e0ea:	f04f 32ff 	mov.w	r2, #4294967295
 800e0ee:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e0f0:	4b11      	ldr	r3, [pc, #68]	; (800e138 <vTaskStartScheduler+0xc4>)
 800e0f2:	2201      	movs	r2, #1
 800e0f4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e0f6:	4b11      	ldr	r3, [pc, #68]	; (800e13c <vTaskStartScheduler+0xc8>)
 800e0f8:	2200      	movs	r2, #0
 800e0fa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e0fc:	f001 f990 	bl	800f420 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e100:	e00e      	b.n	800e120 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e102:	697b      	ldr	r3, [r7, #20]
 800e104:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e108:	d10a      	bne.n	800e120 <vTaskStartScheduler+0xac>
	__asm volatile
 800e10a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e10e:	f383 8811 	msr	BASEPRI, r3
 800e112:	f3bf 8f6f 	isb	sy
 800e116:	f3bf 8f4f 	dsb	sy
 800e11a:	60fb      	str	r3, [r7, #12]
}
 800e11c:	bf00      	nop
 800e11e:	e7fe      	b.n	800e11e <vTaskStartScheduler+0xaa>
}
 800e120:	bf00      	nop
 800e122:	3718      	adds	r7, #24
 800e124:	46bd      	mov	sp, r7
 800e126:	bd80      	pop	{r7, pc}
 800e128:	080143a0 	.word	0x080143a0
 800e12c:	0800e895 	.word	0x0800e895
 800e130:	20001230 	.word	0x20001230
 800e134:	2000122c 	.word	0x2000122c
 800e138:	20001218 	.word	0x20001218
 800e13c:	20001210 	.word	0x20001210

0800e140 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e140:	b480      	push	{r7}
 800e142:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e144:	4b04      	ldr	r3, [pc, #16]	; (800e158 <vTaskSuspendAll+0x18>)
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	3301      	adds	r3, #1
 800e14a:	4a03      	ldr	r2, [pc, #12]	; (800e158 <vTaskSuspendAll+0x18>)
 800e14c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e14e:	bf00      	nop
 800e150:	46bd      	mov	sp, r7
 800e152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e156:	4770      	bx	lr
 800e158:	20001234 	.word	0x20001234

0800e15c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b084      	sub	sp, #16
 800e160:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e162:	2300      	movs	r3, #0
 800e164:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e166:	2300      	movs	r3, #0
 800e168:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e16a:	4b42      	ldr	r3, [pc, #264]	; (800e274 <xTaskResumeAll+0x118>)
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d10a      	bne.n	800e188 <xTaskResumeAll+0x2c>
	__asm volatile
 800e172:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e176:	f383 8811 	msr	BASEPRI, r3
 800e17a:	f3bf 8f6f 	isb	sy
 800e17e:	f3bf 8f4f 	dsb	sy
 800e182:	603b      	str	r3, [r7, #0]
}
 800e184:	bf00      	nop
 800e186:	e7fe      	b.n	800e186 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e188:	f001 f9ec 	bl	800f564 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e18c:	4b39      	ldr	r3, [pc, #228]	; (800e274 <xTaskResumeAll+0x118>)
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	3b01      	subs	r3, #1
 800e192:	4a38      	ldr	r2, [pc, #224]	; (800e274 <xTaskResumeAll+0x118>)
 800e194:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e196:	4b37      	ldr	r3, [pc, #220]	; (800e274 <xTaskResumeAll+0x118>)
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d162      	bne.n	800e264 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e19e:	4b36      	ldr	r3, [pc, #216]	; (800e278 <xTaskResumeAll+0x11c>)
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d05e      	beq.n	800e264 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e1a6:	e02f      	b.n	800e208 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e1a8:	4b34      	ldr	r3, [pc, #208]	; (800e27c <xTaskResumeAll+0x120>)
 800e1aa:	68db      	ldr	r3, [r3, #12]
 800e1ac:	68db      	ldr	r3, [r3, #12]
 800e1ae:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	3318      	adds	r3, #24
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	f7fe fe65 	bl	800ce84 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	3304      	adds	r3, #4
 800e1be:	4618      	mov	r0, r3
 800e1c0:	f7fe fe60 	bl	800ce84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1c8:	4b2d      	ldr	r3, [pc, #180]	; (800e280 <xTaskResumeAll+0x124>)
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	429a      	cmp	r2, r3
 800e1ce:	d903      	bls.n	800e1d8 <xTaskResumeAll+0x7c>
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1d4:	4a2a      	ldr	r2, [pc, #168]	; (800e280 <xTaskResumeAll+0x124>)
 800e1d6:	6013      	str	r3, [r2, #0]
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1dc:	4613      	mov	r3, r2
 800e1de:	009b      	lsls	r3, r3, #2
 800e1e0:	4413      	add	r3, r2
 800e1e2:	009b      	lsls	r3, r3, #2
 800e1e4:	4a27      	ldr	r2, [pc, #156]	; (800e284 <xTaskResumeAll+0x128>)
 800e1e6:	441a      	add	r2, r3
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	3304      	adds	r3, #4
 800e1ec:	4619      	mov	r1, r3
 800e1ee:	4610      	mov	r0, r2
 800e1f0:	f7fe fdeb 	bl	800cdca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1f8:	4b23      	ldr	r3, [pc, #140]	; (800e288 <xTaskResumeAll+0x12c>)
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1fe:	429a      	cmp	r2, r3
 800e200:	d302      	bcc.n	800e208 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800e202:	4b22      	ldr	r3, [pc, #136]	; (800e28c <xTaskResumeAll+0x130>)
 800e204:	2201      	movs	r2, #1
 800e206:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e208:	4b1c      	ldr	r3, [pc, #112]	; (800e27c <xTaskResumeAll+0x120>)
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d1cb      	bne.n	800e1a8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d001      	beq.n	800e21a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e216:	f000 fbf3 	bl	800ea00 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e21a:	4b1d      	ldr	r3, [pc, #116]	; (800e290 <xTaskResumeAll+0x134>)
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	2b00      	cmp	r3, #0
 800e224:	d010      	beq.n	800e248 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e226:	f000 f847 	bl	800e2b8 <xTaskIncrementTick>
 800e22a:	4603      	mov	r3, r0
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d002      	beq.n	800e236 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800e230:	4b16      	ldr	r3, [pc, #88]	; (800e28c <xTaskResumeAll+0x130>)
 800e232:	2201      	movs	r2, #1
 800e234:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	3b01      	subs	r3, #1
 800e23a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d1f1      	bne.n	800e226 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800e242:	4b13      	ldr	r3, [pc, #76]	; (800e290 <xTaskResumeAll+0x134>)
 800e244:	2200      	movs	r2, #0
 800e246:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e248:	4b10      	ldr	r3, [pc, #64]	; (800e28c <xTaskResumeAll+0x130>)
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d009      	beq.n	800e264 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e250:	2301      	movs	r3, #1
 800e252:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e254:	4b0f      	ldr	r3, [pc, #60]	; (800e294 <xTaskResumeAll+0x138>)
 800e256:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e25a:	601a      	str	r2, [r3, #0]
 800e25c:	f3bf 8f4f 	dsb	sy
 800e260:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e264:	f001 f9ae 	bl	800f5c4 <vPortExitCritical>

	return xAlreadyYielded;
 800e268:	68bb      	ldr	r3, [r7, #8]
}
 800e26a:	4618      	mov	r0, r3
 800e26c:	3710      	adds	r7, #16
 800e26e:	46bd      	mov	sp, r7
 800e270:	bd80      	pop	{r7, pc}
 800e272:	bf00      	nop
 800e274:	20001234 	.word	0x20001234
 800e278:	2000120c 	.word	0x2000120c
 800e27c:	200011cc 	.word	0x200011cc
 800e280:	20001214 	.word	0x20001214
 800e284:	20000d3c 	.word	0x20000d3c
 800e288:	20000d38 	.word	0x20000d38
 800e28c:	20001220 	.word	0x20001220
 800e290:	2000121c 	.word	0x2000121c
 800e294:	e000ed04 	.word	0xe000ed04

0800e298 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e298:	b480      	push	{r7}
 800e29a:	b083      	sub	sp, #12
 800e29c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e29e:	4b05      	ldr	r3, [pc, #20]	; (800e2b4 <xTaskGetTickCount+0x1c>)
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e2a4:	687b      	ldr	r3, [r7, #4]
}
 800e2a6:	4618      	mov	r0, r3
 800e2a8:	370c      	adds	r7, #12
 800e2aa:	46bd      	mov	sp, r7
 800e2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b0:	4770      	bx	lr
 800e2b2:	bf00      	nop
 800e2b4:	20001210 	.word	0x20001210

0800e2b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e2b8:	b580      	push	{r7, lr}
 800e2ba:	b086      	sub	sp, #24
 800e2bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e2be:	2300      	movs	r3, #0
 800e2c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e2c2:	4b4f      	ldr	r3, [pc, #316]	; (800e400 <xTaskIncrementTick+0x148>)
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	f040 808f 	bne.w	800e3ea <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e2cc:	4b4d      	ldr	r3, [pc, #308]	; (800e404 <xTaskIncrementTick+0x14c>)
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	3301      	adds	r3, #1
 800e2d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e2d4:	4a4b      	ldr	r2, [pc, #300]	; (800e404 <xTaskIncrementTick+0x14c>)
 800e2d6:	693b      	ldr	r3, [r7, #16]
 800e2d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e2da:	693b      	ldr	r3, [r7, #16]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d120      	bne.n	800e322 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800e2e0:	4b49      	ldr	r3, [pc, #292]	; (800e408 <xTaskIncrementTick+0x150>)
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d00a      	beq.n	800e300 <xTaskIncrementTick+0x48>
	__asm volatile
 800e2ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2ee:	f383 8811 	msr	BASEPRI, r3
 800e2f2:	f3bf 8f6f 	isb	sy
 800e2f6:	f3bf 8f4f 	dsb	sy
 800e2fa:	603b      	str	r3, [r7, #0]
}
 800e2fc:	bf00      	nop
 800e2fe:	e7fe      	b.n	800e2fe <xTaskIncrementTick+0x46>
 800e300:	4b41      	ldr	r3, [pc, #260]	; (800e408 <xTaskIncrementTick+0x150>)
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	60fb      	str	r3, [r7, #12]
 800e306:	4b41      	ldr	r3, [pc, #260]	; (800e40c <xTaskIncrementTick+0x154>)
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	4a3f      	ldr	r2, [pc, #252]	; (800e408 <xTaskIncrementTick+0x150>)
 800e30c:	6013      	str	r3, [r2, #0]
 800e30e:	4a3f      	ldr	r2, [pc, #252]	; (800e40c <xTaskIncrementTick+0x154>)
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	6013      	str	r3, [r2, #0]
 800e314:	4b3e      	ldr	r3, [pc, #248]	; (800e410 <xTaskIncrementTick+0x158>)
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	3301      	adds	r3, #1
 800e31a:	4a3d      	ldr	r2, [pc, #244]	; (800e410 <xTaskIncrementTick+0x158>)
 800e31c:	6013      	str	r3, [r2, #0]
 800e31e:	f000 fb6f 	bl	800ea00 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e322:	4b3c      	ldr	r3, [pc, #240]	; (800e414 <xTaskIncrementTick+0x15c>)
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	693a      	ldr	r2, [r7, #16]
 800e328:	429a      	cmp	r2, r3
 800e32a:	d349      	bcc.n	800e3c0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e32c:	4b36      	ldr	r3, [pc, #216]	; (800e408 <xTaskIncrementTick+0x150>)
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	2b00      	cmp	r3, #0
 800e334:	d104      	bne.n	800e340 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e336:	4b37      	ldr	r3, [pc, #220]	; (800e414 <xTaskIncrementTick+0x15c>)
 800e338:	f04f 32ff 	mov.w	r2, #4294967295
 800e33c:	601a      	str	r2, [r3, #0]
					break;
 800e33e:	e03f      	b.n	800e3c0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e340:	4b31      	ldr	r3, [pc, #196]	; (800e408 <xTaskIncrementTick+0x150>)
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	68db      	ldr	r3, [r3, #12]
 800e346:	68db      	ldr	r3, [r3, #12]
 800e348:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e34a:	68bb      	ldr	r3, [r7, #8]
 800e34c:	685b      	ldr	r3, [r3, #4]
 800e34e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e350:	693a      	ldr	r2, [r7, #16]
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	429a      	cmp	r2, r3
 800e356:	d203      	bcs.n	800e360 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e358:	4a2e      	ldr	r2, [pc, #184]	; (800e414 <xTaskIncrementTick+0x15c>)
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e35e:	e02f      	b.n	800e3c0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e360:	68bb      	ldr	r3, [r7, #8]
 800e362:	3304      	adds	r3, #4
 800e364:	4618      	mov	r0, r3
 800e366:	f7fe fd8d 	bl	800ce84 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e36a:	68bb      	ldr	r3, [r7, #8]
 800e36c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d004      	beq.n	800e37c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e372:	68bb      	ldr	r3, [r7, #8]
 800e374:	3318      	adds	r3, #24
 800e376:	4618      	mov	r0, r3
 800e378:	f7fe fd84 	bl	800ce84 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e380:	4b25      	ldr	r3, [pc, #148]	; (800e418 <xTaskIncrementTick+0x160>)
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	429a      	cmp	r2, r3
 800e386:	d903      	bls.n	800e390 <xTaskIncrementTick+0xd8>
 800e388:	68bb      	ldr	r3, [r7, #8]
 800e38a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e38c:	4a22      	ldr	r2, [pc, #136]	; (800e418 <xTaskIncrementTick+0x160>)
 800e38e:	6013      	str	r3, [r2, #0]
 800e390:	68bb      	ldr	r3, [r7, #8]
 800e392:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e394:	4613      	mov	r3, r2
 800e396:	009b      	lsls	r3, r3, #2
 800e398:	4413      	add	r3, r2
 800e39a:	009b      	lsls	r3, r3, #2
 800e39c:	4a1f      	ldr	r2, [pc, #124]	; (800e41c <xTaskIncrementTick+0x164>)
 800e39e:	441a      	add	r2, r3
 800e3a0:	68bb      	ldr	r3, [r7, #8]
 800e3a2:	3304      	adds	r3, #4
 800e3a4:	4619      	mov	r1, r3
 800e3a6:	4610      	mov	r0, r2
 800e3a8:	f7fe fd0f 	bl	800cdca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e3ac:	68bb      	ldr	r3, [r7, #8]
 800e3ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3b0:	4b1b      	ldr	r3, [pc, #108]	; (800e420 <xTaskIncrementTick+0x168>)
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e3b6:	429a      	cmp	r2, r3
 800e3b8:	d3b8      	bcc.n	800e32c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800e3ba:	2301      	movs	r3, #1
 800e3bc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e3be:	e7b5      	b.n	800e32c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e3c0:	4b17      	ldr	r3, [pc, #92]	; (800e420 <xTaskIncrementTick+0x168>)
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3c6:	4915      	ldr	r1, [pc, #84]	; (800e41c <xTaskIncrementTick+0x164>)
 800e3c8:	4613      	mov	r3, r2
 800e3ca:	009b      	lsls	r3, r3, #2
 800e3cc:	4413      	add	r3, r2
 800e3ce:	009b      	lsls	r3, r3, #2
 800e3d0:	440b      	add	r3, r1
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	2b01      	cmp	r3, #1
 800e3d6:	d901      	bls.n	800e3dc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800e3d8:	2301      	movs	r3, #1
 800e3da:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e3dc:	4b11      	ldr	r3, [pc, #68]	; (800e424 <xTaskIncrementTick+0x16c>)
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d007      	beq.n	800e3f4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800e3e4:	2301      	movs	r3, #1
 800e3e6:	617b      	str	r3, [r7, #20]
 800e3e8:	e004      	b.n	800e3f4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e3ea:	4b0f      	ldr	r3, [pc, #60]	; (800e428 <xTaskIncrementTick+0x170>)
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	3301      	adds	r3, #1
 800e3f0:	4a0d      	ldr	r2, [pc, #52]	; (800e428 <xTaskIncrementTick+0x170>)
 800e3f2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e3f4:	697b      	ldr	r3, [r7, #20]
}
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	3718      	adds	r7, #24
 800e3fa:	46bd      	mov	sp, r7
 800e3fc:	bd80      	pop	{r7, pc}
 800e3fe:	bf00      	nop
 800e400:	20001234 	.word	0x20001234
 800e404:	20001210 	.word	0x20001210
 800e408:	200011c4 	.word	0x200011c4
 800e40c:	200011c8 	.word	0x200011c8
 800e410:	20001224 	.word	0x20001224
 800e414:	2000122c 	.word	0x2000122c
 800e418:	20001214 	.word	0x20001214
 800e41c:	20000d3c 	.word	0x20000d3c
 800e420:	20000d38 	.word	0x20000d38
 800e424:	20001220 	.word	0x20001220
 800e428:	2000121c 	.word	0x2000121c

0800e42c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e42c:	b480      	push	{r7}
 800e42e:	b085      	sub	sp, #20
 800e430:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e432:	4b28      	ldr	r3, [pc, #160]	; (800e4d4 <vTaskSwitchContext+0xa8>)
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	2b00      	cmp	r3, #0
 800e438:	d003      	beq.n	800e442 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e43a:	4b27      	ldr	r3, [pc, #156]	; (800e4d8 <vTaskSwitchContext+0xac>)
 800e43c:	2201      	movs	r2, #1
 800e43e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e440:	e041      	b.n	800e4c6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800e442:	4b25      	ldr	r3, [pc, #148]	; (800e4d8 <vTaskSwitchContext+0xac>)
 800e444:	2200      	movs	r2, #0
 800e446:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e448:	4b24      	ldr	r3, [pc, #144]	; (800e4dc <vTaskSwitchContext+0xb0>)
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	60fb      	str	r3, [r7, #12]
 800e44e:	e010      	b.n	800e472 <vTaskSwitchContext+0x46>
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	2b00      	cmp	r3, #0
 800e454:	d10a      	bne.n	800e46c <vTaskSwitchContext+0x40>
	__asm volatile
 800e456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e45a:	f383 8811 	msr	BASEPRI, r3
 800e45e:	f3bf 8f6f 	isb	sy
 800e462:	f3bf 8f4f 	dsb	sy
 800e466:	607b      	str	r3, [r7, #4]
}
 800e468:	bf00      	nop
 800e46a:	e7fe      	b.n	800e46a <vTaskSwitchContext+0x3e>
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	3b01      	subs	r3, #1
 800e470:	60fb      	str	r3, [r7, #12]
 800e472:	491b      	ldr	r1, [pc, #108]	; (800e4e0 <vTaskSwitchContext+0xb4>)
 800e474:	68fa      	ldr	r2, [r7, #12]
 800e476:	4613      	mov	r3, r2
 800e478:	009b      	lsls	r3, r3, #2
 800e47a:	4413      	add	r3, r2
 800e47c:	009b      	lsls	r3, r3, #2
 800e47e:	440b      	add	r3, r1
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	2b00      	cmp	r3, #0
 800e484:	d0e4      	beq.n	800e450 <vTaskSwitchContext+0x24>
 800e486:	68fa      	ldr	r2, [r7, #12]
 800e488:	4613      	mov	r3, r2
 800e48a:	009b      	lsls	r3, r3, #2
 800e48c:	4413      	add	r3, r2
 800e48e:	009b      	lsls	r3, r3, #2
 800e490:	4a13      	ldr	r2, [pc, #76]	; (800e4e0 <vTaskSwitchContext+0xb4>)
 800e492:	4413      	add	r3, r2
 800e494:	60bb      	str	r3, [r7, #8]
 800e496:	68bb      	ldr	r3, [r7, #8]
 800e498:	685b      	ldr	r3, [r3, #4]
 800e49a:	685a      	ldr	r2, [r3, #4]
 800e49c:	68bb      	ldr	r3, [r7, #8]
 800e49e:	605a      	str	r2, [r3, #4]
 800e4a0:	68bb      	ldr	r3, [r7, #8]
 800e4a2:	685a      	ldr	r2, [r3, #4]
 800e4a4:	68bb      	ldr	r3, [r7, #8]
 800e4a6:	3308      	adds	r3, #8
 800e4a8:	429a      	cmp	r2, r3
 800e4aa:	d104      	bne.n	800e4b6 <vTaskSwitchContext+0x8a>
 800e4ac:	68bb      	ldr	r3, [r7, #8]
 800e4ae:	685b      	ldr	r3, [r3, #4]
 800e4b0:	685a      	ldr	r2, [r3, #4]
 800e4b2:	68bb      	ldr	r3, [r7, #8]
 800e4b4:	605a      	str	r2, [r3, #4]
 800e4b6:	68bb      	ldr	r3, [r7, #8]
 800e4b8:	685b      	ldr	r3, [r3, #4]
 800e4ba:	68db      	ldr	r3, [r3, #12]
 800e4bc:	4a09      	ldr	r2, [pc, #36]	; (800e4e4 <vTaskSwitchContext+0xb8>)
 800e4be:	6013      	str	r3, [r2, #0]
 800e4c0:	4a06      	ldr	r2, [pc, #24]	; (800e4dc <vTaskSwitchContext+0xb0>)
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	6013      	str	r3, [r2, #0]
}
 800e4c6:	bf00      	nop
 800e4c8:	3714      	adds	r7, #20
 800e4ca:	46bd      	mov	sp, r7
 800e4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4d0:	4770      	bx	lr
 800e4d2:	bf00      	nop
 800e4d4:	20001234 	.word	0x20001234
 800e4d8:	20001220 	.word	0x20001220
 800e4dc:	20001214 	.word	0x20001214
 800e4e0:	20000d3c 	.word	0x20000d3c
 800e4e4:	20000d38 	.word	0x20000d38

0800e4e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e4e8:	b580      	push	{r7, lr}
 800e4ea:	b084      	sub	sp, #16
 800e4ec:	af00      	add	r7, sp, #0
 800e4ee:	6078      	str	r0, [r7, #4]
 800e4f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d10a      	bne.n	800e50e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800e4f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4fc:	f383 8811 	msr	BASEPRI, r3
 800e500:	f3bf 8f6f 	isb	sy
 800e504:	f3bf 8f4f 	dsb	sy
 800e508:	60fb      	str	r3, [r7, #12]
}
 800e50a:	bf00      	nop
 800e50c:	e7fe      	b.n	800e50c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e50e:	4b07      	ldr	r3, [pc, #28]	; (800e52c <vTaskPlaceOnEventList+0x44>)
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	3318      	adds	r3, #24
 800e514:	4619      	mov	r1, r3
 800e516:	6878      	ldr	r0, [r7, #4]
 800e518:	f7fe fc7b 	bl	800ce12 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e51c:	2101      	movs	r1, #1
 800e51e:	6838      	ldr	r0, [r7, #0]
 800e520:	f000 fb32 	bl	800eb88 <prvAddCurrentTaskToDelayedList>
}
 800e524:	bf00      	nop
 800e526:	3710      	adds	r7, #16
 800e528:	46bd      	mov	sp, r7
 800e52a:	bd80      	pop	{r7, pc}
 800e52c:	20000d38 	.word	0x20000d38

0800e530 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800e530:	b580      	push	{r7, lr}
 800e532:	b086      	sub	sp, #24
 800e534:	af00      	add	r7, sp, #0
 800e536:	60f8      	str	r0, [r7, #12]
 800e538:	60b9      	str	r1, [r7, #8]
 800e53a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d10a      	bne.n	800e558 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 800e542:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e546:	f383 8811 	msr	BASEPRI, r3
 800e54a:	f3bf 8f6f 	isb	sy
 800e54e:	f3bf 8f4f 	dsb	sy
 800e552:	617b      	str	r3, [r7, #20]
}
 800e554:	bf00      	nop
 800e556:	e7fe      	b.n	800e556 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800e558:	4b11      	ldr	r3, [pc, #68]	; (800e5a0 <vTaskPlaceOnUnorderedEventList+0x70>)
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d10a      	bne.n	800e576 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 800e560:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e564:	f383 8811 	msr	BASEPRI, r3
 800e568:	f3bf 8f6f 	isb	sy
 800e56c:	f3bf 8f4f 	dsb	sy
 800e570:	613b      	str	r3, [r7, #16]
}
 800e572:	bf00      	nop
 800e574:	e7fe      	b.n	800e574 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800e576:	4b0b      	ldr	r3, [pc, #44]	; (800e5a4 <vTaskPlaceOnUnorderedEventList+0x74>)
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	68ba      	ldr	r2, [r7, #8]
 800e57c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800e580:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e582:	4b08      	ldr	r3, [pc, #32]	; (800e5a4 <vTaskPlaceOnUnorderedEventList+0x74>)
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	3318      	adds	r3, #24
 800e588:	4619      	mov	r1, r3
 800e58a:	68f8      	ldr	r0, [r7, #12]
 800e58c:	f7fe fc1d 	bl	800cdca <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e590:	2101      	movs	r1, #1
 800e592:	6878      	ldr	r0, [r7, #4]
 800e594:	f000 faf8 	bl	800eb88 <prvAddCurrentTaskToDelayedList>
}
 800e598:	bf00      	nop
 800e59a:	3718      	adds	r7, #24
 800e59c:	46bd      	mov	sp, r7
 800e59e:	bd80      	pop	{r7, pc}
 800e5a0:	20001234 	.word	0x20001234
 800e5a4:	20000d38 	.word	0x20000d38

0800e5a8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e5a8:	b580      	push	{r7, lr}
 800e5aa:	b086      	sub	sp, #24
 800e5ac:	af00      	add	r7, sp, #0
 800e5ae:	60f8      	str	r0, [r7, #12]
 800e5b0:	60b9      	str	r1, [r7, #8]
 800e5b2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d10a      	bne.n	800e5d0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800e5ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5be:	f383 8811 	msr	BASEPRI, r3
 800e5c2:	f3bf 8f6f 	isb	sy
 800e5c6:	f3bf 8f4f 	dsb	sy
 800e5ca:	617b      	str	r3, [r7, #20]
}
 800e5cc:	bf00      	nop
 800e5ce:	e7fe      	b.n	800e5ce <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e5d0:	4b0a      	ldr	r3, [pc, #40]	; (800e5fc <vTaskPlaceOnEventListRestricted+0x54>)
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	3318      	adds	r3, #24
 800e5d6:	4619      	mov	r1, r3
 800e5d8:	68f8      	ldr	r0, [r7, #12]
 800e5da:	f7fe fbf6 	bl	800cdca <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d002      	beq.n	800e5ea <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800e5e4:	f04f 33ff 	mov.w	r3, #4294967295
 800e5e8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e5ea:	6879      	ldr	r1, [r7, #4]
 800e5ec:	68b8      	ldr	r0, [r7, #8]
 800e5ee:	f000 facb 	bl	800eb88 <prvAddCurrentTaskToDelayedList>
	}
 800e5f2:	bf00      	nop
 800e5f4:	3718      	adds	r7, #24
 800e5f6:	46bd      	mov	sp, r7
 800e5f8:	bd80      	pop	{r7, pc}
 800e5fa:	bf00      	nop
 800e5fc:	20000d38 	.word	0x20000d38

0800e600 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e600:	b580      	push	{r7, lr}
 800e602:	b086      	sub	sp, #24
 800e604:	af00      	add	r7, sp, #0
 800e606:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	68db      	ldr	r3, [r3, #12]
 800e60c:	68db      	ldr	r3, [r3, #12]
 800e60e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e610:	693b      	ldr	r3, [r7, #16]
 800e612:	2b00      	cmp	r3, #0
 800e614:	d10a      	bne.n	800e62c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800e616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e61a:	f383 8811 	msr	BASEPRI, r3
 800e61e:	f3bf 8f6f 	isb	sy
 800e622:	f3bf 8f4f 	dsb	sy
 800e626:	60fb      	str	r3, [r7, #12]
}
 800e628:	bf00      	nop
 800e62a:	e7fe      	b.n	800e62a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e62c:	693b      	ldr	r3, [r7, #16]
 800e62e:	3318      	adds	r3, #24
 800e630:	4618      	mov	r0, r3
 800e632:	f7fe fc27 	bl	800ce84 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e636:	4b1e      	ldr	r3, [pc, #120]	; (800e6b0 <xTaskRemoveFromEventList+0xb0>)
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d11d      	bne.n	800e67a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e63e:	693b      	ldr	r3, [r7, #16]
 800e640:	3304      	adds	r3, #4
 800e642:	4618      	mov	r0, r3
 800e644:	f7fe fc1e 	bl	800ce84 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e648:	693b      	ldr	r3, [r7, #16]
 800e64a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e64c:	4b19      	ldr	r3, [pc, #100]	; (800e6b4 <xTaskRemoveFromEventList+0xb4>)
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	429a      	cmp	r2, r3
 800e652:	d903      	bls.n	800e65c <xTaskRemoveFromEventList+0x5c>
 800e654:	693b      	ldr	r3, [r7, #16]
 800e656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e658:	4a16      	ldr	r2, [pc, #88]	; (800e6b4 <xTaskRemoveFromEventList+0xb4>)
 800e65a:	6013      	str	r3, [r2, #0]
 800e65c:	693b      	ldr	r3, [r7, #16]
 800e65e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e660:	4613      	mov	r3, r2
 800e662:	009b      	lsls	r3, r3, #2
 800e664:	4413      	add	r3, r2
 800e666:	009b      	lsls	r3, r3, #2
 800e668:	4a13      	ldr	r2, [pc, #76]	; (800e6b8 <xTaskRemoveFromEventList+0xb8>)
 800e66a:	441a      	add	r2, r3
 800e66c:	693b      	ldr	r3, [r7, #16]
 800e66e:	3304      	adds	r3, #4
 800e670:	4619      	mov	r1, r3
 800e672:	4610      	mov	r0, r2
 800e674:	f7fe fba9 	bl	800cdca <vListInsertEnd>
 800e678:	e005      	b.n	800e686 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e67a:	693b      	ldr	r3, [r7, #16]
 800e67c:	3318      	adds	r3, #24
 800e67e:	4619      	mov	r1, r3
 800e680:	480e      	ldr	r0, [pc, #56]	; (800e6bc <xTaskRemoveFromEventList+0xbc>)
 800e682:	f7fe fba2 	bl	800cdca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e686:	693b      	ldr	r3, [r7, #16]
 800e688:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e68a:	4b0d      	ldr	r3, [pc, #52]	; (800e6c0 <xTaskRemoveFromEventList+0xc0>)
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e690:	429a      	cmp	r2, r3
 800e692:	d905      	bls.n	800e6a0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e694:	2301      	movs	r3, #1
 800e696:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e698:	4b0a      	ldr	r3, [pc, #40]	; (800e6c4 <xTaskRemoveFromEventList+0xc4>)
 800e69a:	2201      	movs	r2, #1
 800e69c:	601a      	str	r2, [r3, #0]
 800e69e:	e001      	b.n	800e6a4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e6a0:	2300      	movs	r3, #0
 800e6a2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e6a4:	697b      	ldr	r3, [r7, #20]
}
 800e6a6:	4618      	mov	r0, r3
 800e6a8:	3718      	adds	r7, #24
 800e6aa:	46bd      	mov	sp, r7
 800e6ac:	bd80      	pop	{r7, pc}
 800e6ae:	bf00      	nop
 800e6b0:	20001234 	.word	0x20001234
 800e6b4:	20001214 	.word	0x20001214
 800e6b8:	20000d3c 	.word	0x20000d3c
 800e6bc:	200011cc 	.word	0x200011cc
 800e6c0:	20000d38 	.word	0x20000d38
 800e6c4:	20001220 	.word	0x20001220

0800e6c8 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	b086      	sub	sp, #24
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
 800e6d0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800e6d2:	4b29      	ldr	r3, [pc, #164]	; (800e778 <vTaskRemoveFromUnorderedEventList+0xb0>)
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d10a      	bne.n	800e6f0 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 800e6da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6de:	f383 8811 	msr	BASEPRI, r3
 800e6e2:	f3bf 8f6f 	isb	sy
 800e6e6:	f3bf 8f4f 	dsb	sy
 800e6ea:	613b      	str	r3, [r7, #16]
}
 800e6ec:	bf00      	nop
 800e6ee:	e7fe      	b.n	800e6ee <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800e6f0:	683b      	ldr	r3, [r7, #0]
 800e6f2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	68db      	ldr	r3, [r3, #12]
 800e6fe:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800e700:	697b      	ldr	r3, [r7, #20]
 800e702:	2b00      	cmp	r3, #0
 800e704:	d10a      	bne.n	800e71c <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800e706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e70a:	f383 8811 	msr	BASEPRI, r3
 800e70e:	f3bf 8f6f 	isb	sy
 800e712:	f3bf 8f4f 	dsb	sy
 800e716:	60fb      	str	r3, [r7, #12]
}
 800e718:	bf00      	nop
 800e71a:	e7fe      	b.n	800e71a <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 800e71c:	6878      	ldr	r0, [r7, #4]
 800e71e:	f7fe fbb1 	bl	800ce84 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e722:	697b      	ldr	r3, [r7, #20]
 800e724:	3304      	adds	r3, #4
 800e726:	4618      	mov	r0, r3
 800e728:	f7fe fbac 	bl	800ce84 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800e72c:	697b      	ldr	r3, [r7, #20]
 800e72e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e730:	4b12      	ldr	r3, [pc, #72]	; (800e77c <vTaskRemoveFromUnorderedEventList+0xb4>)
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	429a      	cmp	r2, r3
 800e736:	d903      	bls.n	800e740 <vTaskRemoveFromUnorderedEventList+0x78>
 800e738:	697b      	ldr	r3, [r7, #20]
 800e73a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e73c:	4a0f      	ldr	r2, [pc, #60]	; (800e77c <vTaskRemoveFromUnorderedEventList+0xb4>)
 800e73e:	6013      	str	r3, [r2, #0]
 800e740:	697b      	ldr	r3, [r7, #20]
 800e742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e744:	4613      	mov	r3, r2
 800e746:	009b      	lsls	r3, r3, #2
 800e748:	4413      	add	r3, r2
 800e74a:	009b      	lsls	r3, r3, #2
 800e74c:	4a0c      	ldr	r2, [pc, #48]	; (800e780 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800e74e:	441a      	add	r2, r3
 800e750:	697b      	ldr	r3, [r7, #20]
 800e752:	3304      	adds	r3, #4
 800e754:	4619      	mov	r1, r3
 800e756:	4610      	mov	r0, r2
 800e758:	f7fe fb37 	bl	800cdca <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e75c:	697b      	ldr	r3, [r7, #20]
 800e75e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e760:	4b08      	ldr	r3, [pc, #32]	; (800e784 <vTaskRemoveFromUnorderedEventList+0xbc>)
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e766:	429a      	cmp	r2, r3
 800e768:	d902      	bls.n	800e770 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800e76a:	4b07      	ldr	r3, [pc, #28]	; (800e788 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800e76c:	2201      	movs	r2, #1
 800e76e:	601a      	str	r2, [r3, #0]
	}
}
 800e770:	bf00      	nop
 800e772:	3718      	adds	r7, #24
 800e774:	46bd      	mov	sp, r7
 800e776:	bd80      	pop	{r7, pc}
 800e778:	20001234 	.word	0x20001234
 800e77c:	20001214 	.word	0x20001214
 800e780:	20000d3c 	.word	0x20000d3c
 800e784:	20000d38 	.word	0x20000d38
 800e788:	20001220 	.word	0x20001220

0800e78c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e78c:	b480      	push	{r7}
 800e78e:	b083      	sub	sp, #12
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e794:	4b06      	ldr	r3, [pc, #24]	; (800e7b0 <vTaskInternalSetTimeOutState+0x24>)
 800e796:	681a      	ldr	r2, [r3, #0]
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e79c:	4b05      	ldr	r3, [pc, #20]	; (800e7b4 <vTaskInternalSetTimeOutState+0x28>)
 800e79e:	681a      	ldr	r2, [r3, #0]
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	605a      	str	r2, [r3, #4]
}
 800e7a4:	bf00      	nop
 800e7a6:	370c      	adds	r7, #12
 800e7a8:	46bd      	mov	sp, r7
 800e7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ae:	4770      	bx	lr
 800e7b0:	20001224 	.word	0x20001224
 800e7b4:	20001210 	.word	0x20001210

0800e7b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e7b8:	b580      	push	{r7, lr}
 800e7ba:	b088      	sub	sp, #32
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	6078      	str	r0, [r7, #4]
 800e7c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d10a      	bne.n	800e7de <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800e7c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7cc:	f383 8811 	msr	BASEPRI, r3
 800e7d0:	f3bf 8f6f 	isb	sy
 800e7d4:	f3bf 8f4f 	dsb	sy
 800e7d8:	613b      	str	r3, [r7, #16]
}
 800e7da:	bf00      	nop
 800e7dc:	e7fe      	b.n	800e7dc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e7de:	683b      	ldr	r3, [r7, #0]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d10a      	bne.n	800e7fa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800e7e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7e8:	f383 8811 	msr	BASEPRI, r3
 800e7ec:	f3bf 8f6f 	isb	sy
 800e7f0:	f3bf 8f4f 	dsb	sy
 800e7f4:	60fb      	str	r3, [r7, #12]
}
 800e7f6:	bf00      	nop
 800e7f8:	e7fe      	b.n	800e7f8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800e7fa:	f000 feb3 	bl	800f564 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e7fe:	4b1d      	ldr	r3, [pc, #116]	; (800e874 <xTaskCheckForTimeOut+0xbc>)
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	685b      	ldr	r3, [r3, #4]
 800e808:	69ba      	ldr	r2, [r7, #24]
 800e80a:	1ad3      	subs	r3, r2, r3
 800e80c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e80e:	683b      	ldr	r3, [r7, #0]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e816:	d102      	bne.n	800e81e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e818:	2300      	movs	r3, #0
 800e81a:	61fb      	str	r3, [r7, #28]
 800e81c:	e023      	b.n	800e866 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	681a      	ldr	r2, [r3, #0]
 800e822:	4b15      	ldr	r3, [pc, #84]	; (800e878 <xTaskCheckForTimeOut+0xc0>)
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	429a      	cmp	r2, r3
 800e828:	d007      	beq.n	800e83a <xTaskCheckForTimeOut+0x82>
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	685b      	ldr	r3, [r3, #4]
 800e82e:	69ba      	ldr	r2, [r7, #24]
 800e830:	429a      	cmp	r2, r3
 800e832:	d302      	bcc.n	800e83a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e834:	2301      	movs	r3, #1
 800e836:	61fb      	str	r3, [r7, #28]
 800e838:	e015      	b.n	800e866 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e83a:	683b      	ldr	r3, [r7, #0]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	697a      	ldr	r2, [r7, #20]
 800e840:	429a      	cmp	r2, r3
 800e842:	d20b      	bcs.n	800e85c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e844:	683b      	ldr	r3, [r7, #0]
 800e846:	681a      	ldr	r2, [r3, #0]
 800e848:	697b      	ldr	r3, [r7, #20]
 800e84a:	1ad2      	subs	r2, r2, r3
 800e84c:	683b      	ldr	r3, [r7, #0]
 800e84e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e850:	6878      	ldr	r0, [r7, #4]
 800e852:	f7ff ff9b 	bl	800e78c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e856:	2300      	movs	r3, #0
 800e858:	61fb      	str	r3, [r7, #28]
 800e85a:	e004      	b.n	800e866 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800e85c:	683b      	ldr	r3, [r7, #0]
 800e85e:	2200      	movs	r2, #0
 800e860:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e862:	2301      	movs	r3, #1
 800e864:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e866:	f000 fead 	bl	800f5c4 <vPortExitCritical>

	return xReturn;
 800e86a:	69fb      	ldr	r3, [r7, #28]
}
 800e86c:	4618      	mov	r0, r3
 800e86e:	3720      	adds	r7, #32
 800e870:	46bd      	mov	sp, r7
 800e872:	bd80      	pop	{r7, pc}
 800e874:	20001210 	.word	0x20001210
 800e878:	20001224 	.word	0x20001224

0800e87c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e87c:	b480      	push	{r7}
 800e87e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e880:	4b03      	ldr	r3, [pc, #12]	; (800e890 <vTaskMissedYield+0x14>)
 800e882:	2201      	movs	r2, #1
 800e884:	601a      	str	r2, [r3, #0]
}
 800e886:	bf00      	nop
 800e888:	46bd      	mov	sp, r7
 800e88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e88e:	4770      	bx	lr
 800e890:	20001220 	.word	0x20001220

0800e894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e894:	b580      	push	{r7, lr}
 800e896:	b082      	sub	sp, #8
 800e898:	af00      	add	r7, sp, #0
 800e89a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e89c:	f000 f852 	bl	800e944 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e8a0:	4b06      	ldr	r3, [pc, #24]	; (800e8bc <prvIdleTask+0x28>)
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	2b01      	cmp	r3, #1
 800e8a6:	d9f9      	bls.n	800e89c <prvIdleTask+0x8>
			{
				taskYIELD();
 800e8a8:	4b05      	ldr	r3, [pc, #20]	; (800e8c0 <prvIdleTask+0x2c>)
 800e8aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e8ae:	601a      	str	r2, [r3, #0]
 800e8b0:	f3bf 8f4f 	dsb	sy
 800e8b4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e8b8:	e7f0      	b.n	800e89c <prvIdleTask+0x8>
 800e8ba:	bf00      	nop
 800e8bc:	20000d3c 	.word	0x20000d3c
 800e8c0:	e000ed04 	.word	0xe000ed04

0800e8c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e8c4:	b580      	push	{r7, lr}
 800e8c6:	b082      	sub	sp, #8
 800e8c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e8ca:	2300      	movs	r3, #0
 800e8cc:	607b      	str	r3, [r7, #4]
 800e8ce:	e00c      	b.n	800e8ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e8d0:	687a      	ldr	r2, [r7, #4]
 800e8d2:	4613      	mov	r3, r2
 800e8d4:	009b      	lsls	r3, r3, #2
 800e8d6:	4413      	add	r3, r2
 800e8d8:	009b      	lsls	r3, r3, #2
 800e8da:	4a12      	ldr	r2, [pc, #72]	; (800e924 <prvInitialiseTaskLists+0x60>)
 800e8dc:	4413      	add	r3, r2
 800e8de:	4618      	mov	r0, r3
 800e8e0:	f7fe fa46 	bl	800cd70 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	3301      	adds	r3, #1
 800e8e8:	607b      	str	r3, [r7, #4]
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	2b37      	cmp	r3, #55	; 0x37
 800e8ee:	d9ef      	bls.n	800e8d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e8f0:	480d      	ldr	r0, [pc, #52]	; (800e928 <prvInitialiseTaskLists+0x64>)
 800e8f2:	f7fe fa3d 	bl	800cd70 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e8f6:	480d      	ldr	r0, [pc, #52]	; (800e92c <prvInitialiseTaskLists+0x68>)
 800e8f8:	f7fe fa3a 	bl	800cd70 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e8fc:	480c      	ldr	r0, [pc, #48]	; (800e930 <prvInitialiseTaskLists+0x6c>)
 800e8fe:	f7fe fa37 	bl	800cd70 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e902:	480c      	ldr	r0, [pc, #48]	; (800e934 <prvInitialiseTaskLists+0x70>)
 800e904:	f7fe fa34 	bl	800cd70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e908:	480b      	ldr	r0, [pc, #44]	; (800e938 <prvInitialiseTaskLists+0x74>)
 800e90a:	f7fe fa31 	bl	800cd70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e90e:	4b0b      	ldr	r3, [pc, #44]	; (800e93c <prvInitialiseTaskLists+0x78>)
 800e910:	4a05      	ldr	r2, [pc, #20]	; (800e928 <prvInitialiseTaskLists+0x64>)
 800e912:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e914:	4b0a      	ldr	r3, [pc, #40]	; (800e940 <prvInitialiseTaskLists+0x7c>)
 800e916:	4a05      	ldr	r2, [pc, #20]	; (800e92c <prvInitialiseTaskLists+0x68>)
 800e918:	601a      	str	r2, [r3, #0]
}
 800e91a:	bf00      	nop
 800e91c:	3708      	adds	r7, #8
 800e91e:	46bd      	mov	sp, r7
 800e920:	bd80      	pop	{r7, pc}
 800e922:	bf00      	nop
 800e924:	20000d3c 	.word	0x20000d3c
 800e928:	2000119c 	.word	0x2000119c
 800e92c:	200011b0 	.word	0x200011b0
 800e930:	200011cc 	.word	0x200011cc
 800e934:	200011e0 	.word	0x200011e0
 800e938:	200011f8 	.word	0x200011f8
 800e93c:	200011c4 	.word	0x200011c4
 800e940:	200011c8 	.word	0x200011c8

0800e944 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e944:	b580      	push	{r7, lr}
 800e946:	b082      	sub	sp, #8
 800e948:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e94a:	e019      	b.n	800e980 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e94c:	f000 fe0a 	bl	800f564 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e950:	4b10      	ldr	r3, [pc, #64]	; (800e994 <prvCheckTasksWaitingTermination+0x50>)
 800e952:	68db      	ldr	r3, [r3, #12]
 800e954:	68db      	ldr	r3, [r3, #12]
 800e956:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	3304      	adds	r3, #4
 800e95c:	4618      	mov	r0, r3
 800e95e:	f7fe fa91 	bl	800ce84 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e962:	4b0d      	ldr	r3, [pc, #52]	; (800e998 <prvCheckTasksWaitingTermination+0x54>)
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	3b01      	subs	r3, #1
 800e968:	4a0b      	ldr	r2, [pc, #44]	; (800e998 <prvCheckTasksWaitingTermination+0x54>)
 800e96a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e96c:	4b0b      	ldr	r3, [pc, #44]	; (800e99c <prvCheckTasksWaitingTermination+0x58>)
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	3b01      	subs	r3, #1
 800e972:	4a0a      	ldr	r2, [pc, #40]	; (800e99c <prvCheckTasksWaitingTermination+0x58>)
 800e974:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e976:	f000 fe25 	bl	800f5c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e97a:	6878      	ldr	r0, [r7, #4]
 800e97c:	f000 f810 	bl	800e9a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e980:	4b06      	ldr	r3, [pc, #24]	; (800e99c <prvCheckTasksWaitingTermination+0x58>)
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	2b00      	cmp	r3, #0
 800e986:	d1e1      	bne.n	800e94c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e988:	bf00      	nop
 800e98a:	bf00      	nop
 800e98c:	3708      	adds	r7, #8
 800e98e:	46bd      	mov	sp, r7
 800e990:	bd80      	pop	{r7, pc}
 800e992:	bf00      	nop
 800e994:	200011e0 	.word	0x200011e0
 800e998:	2000120c 	.word	0x2000120c
 800e99c:	200011f4 	.word	0x200011f4

0800e9a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e9a0:	b580      	push	{r7, lr}
 800e9a2:	b084      	sub	sp, #16
 800e9a4:	af00      	add	r7, sp, #0
 800e9a6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d108      	bne.n	800e9c4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e9b6:	4618      	mov	r0, r3
 800e9b8:	f000 ffc2 	bl	800f940 <vPortFree>
				vPortFree( pxTCB );
 800e9bc:	6878      	ldr	r0, [r7, #4]
 800e9be:	f000 ffbf 	bl	800f940 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e9c2:	e018      	b.n	800e9f6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800e9ca:	2b01      	cmp	r3, #1
 800e9cc:	d103      	bne.n	800e9d6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800e9ce:	6878      	ldr	r0, [r7, #4]
 800e9d0:	f000 ffb6 	bl	800f940 <vPortFree>
	}
 800e9d4:	e00f      	b.n	800e9f6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800e9dc:	2b02      	cmp	r3, #2
 800e9de:	d00a      	beq.n	800e9f6 <prvDeleteTCB+0x56>
	__asm volatile
 800e9e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9e4:	f383 8811 	msr	BASEPRI, r3
 800e9e8:	f3bf 8f6f 	isb	sy
 800e9ec:	f3bf 8f4f 	dsb	sy
 800e9f0:	60fb      	str	r3, [r7, #12]
}
 800e9f2:	bf00      	nop
 800e9f4:	e7fe      	b.n	800e9f4 <prvDeleteTCB+0x54>
	}
 800e9f6:	bf00      	nop
 800e9f8:	3710      	adds	r7, #16
 800e9fa:	46bd      	mov	sp, r7
 800e9fc:	bd80      	pop	{r7, pc}
	...

0800ea00 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ea00:	b480      	push	{r7}
 800ea02:	b083      	sub	sp, #12
 800ea04:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ea06:	4b0c      	ldr	r3, [pc, #48]	; (800ea38 <prvResetNextTaskUnblockTime+0x38>)
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d104      	bne.n	800ea1a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ea10:	4b0a      	ldr	r3, [pc, #40]	; (800ea3c <prvResetNextTaskUnblockTime+0x3c>)
 800ea12:	f04f 32ff 	mov.w	r2, #4294967295
 800ea16:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ea18:	e008      	b.n	800ea2c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea1a:	4b07      	ldr	r3, [pc, #28]	; (800ea38 <prvResetNextTaskUnblockTime+0x38>)
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	68db      	ldr	r3, [r3, #12]
 800ea20:	68db      	ldr	r3, [r3, #12]
 800ea22:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	685b      	ldr	r3, [r3, #4]
 800ea28:	4a04      	ldr	r2, [pc, #16]	; (800ea3c <prvResetNextTaskUnblockTime+0x3c>)
 800ea2a:	6013      	str	r3, [r2, #0]
}
 800ea2c:	bf00      	nop
 800ea2e:	370c      	adds	r7, #12
 800ea30:	46bd      	mov	sp, r7
 800ea32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea36:	4770      	bx	lr
 800ea38:	200011c4 	.word	0x200011c4
 800ea3c:	2000122c 	.word	0x2000122c

0800ea40 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ea40:	b480      	push	{r7}
 800ea42:	b083      	sub	sp, #12
 800ea44:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ea46:	4b0b      	ldr	r3, [pc, #44]	; (800ea74 <xTaskGetSchedulerState+0x34>)
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d102      	bne.n	800ea54 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ea4e:	2301      	movs	r3, #1
 800ea50:	607b      	str	r3, [r7, #4]
 800ea52:	e008      	b.n	800ea66 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ea54:	4b08      	ldr	r3, [pc, #32]	; (800ea78 <xTaskGetSchedulerState+0x38>)
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d102      	bne.n	800ea62 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ea5c:	2302      	movs	r3, #2
 800ea5e:	607b      	str	r3, [r7, #4]
 800ea60:	e001      	b.n	800ea66 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ea62:	2300      	movs	r3, #0
 800ea64:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ea66:	687b      	ldr	r3, [r7, #4]
	}
 800ea68:	4618      	mov	r0, r3
 800ea6a:	370c      	adds	r7, #12
 800ea6c:	46bd      	mov	sp, r7
 800ea6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea72:	4770      	bx	lr
 800ea74:	20001218 	.word	0x20001218
 800ea78:	20001234 	.word	0x20001234

0800ea7c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ea7c:	b580      	push	{r7, lr}
 800ea7e:	b086      	sub	sp, #24
 800ea80:	af00      	add	r7, sp, #0
 800ea82:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ea88:	2300      	movs	r3, #0
 800ea8a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d056      	beq.n	800eb40 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ea92:	4b2e      	ldr	r3, [pc, #184]	; (800eb4c <xTaskPriorityDisinherit+0xd0>)
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	693a      	ldr	r2, [r7, #16]
 800ea98:	429a      	cmp	r2, r3
 800ea9a:	d00a      	beq.n	800eab2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800ea9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eaa0:	f383 8811 	msr	BASEPRI, r3
 800eaa4:	f3bf 8f6f 	isb	sy
 800eaa8:	f3bf 8f4f 	dsb	sy
 800eaac:	60fb      	str	r3, [r7, #12]
}
 800eaae:	bf00      	nop
 800eab0:	e7fe      	b.n	800eab0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800eab2:	693b      	ldr	r3, [r7, #16]
 800eab4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d10a      	bne.n	800ead0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800eaba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eabe:	f383 8811 	msr	BASEPRI, r3
 800eac2:	f3bf 8f6f 	isb	sy
 800eac6:	f3bf 8f4f 	dsb	sy
 800eaca:	60bb      	str	r3, [r7, #8]
}
 800eacc:	bf00      	nop
 800eace:	e7fe      	b.n	800eace <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ead0:	693b      	ldr	r3, [r7, #16]
 800ead2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ead4:	1e5a      	subs	r2, r3, #1
 800ead6:	693b      	ldr	r3, [r7, #16]
 800ead8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800eada:	693b      	ldr	r3, [r7, #16]
 800eadc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eade:	693b      	ldr	r3, [r7, #16]
 800eae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eae2:	429a      	cmp	r2, r3
 800eae4:	d02c      	beq.n	800eb40 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800eae6:	693b      	ldr	r3, [r7, #16]
 800eae8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d128      	bne.n	800eb40 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eaee:	693b      	ldr	r3, [r7, #16]
 800eaf0:	3304      	adds	r3, #4
 800eaf2:	4618      	mov	r0, r3
 800eaf4:	f7fe f9c6 	bl	800ce84 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800eaf8:	693b      	ldr	r3, [r7, #16]
 800eafa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800eafc:	693b      	ldr	r3, [r7, #16]
 800eafe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eb00:	693b      	ldr	r3, [r7, #16]
 800eb02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb04:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800eb08:	693b      	ldr	r3, [r7, #16]
 800eb0a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800eb0c:	693b      	ldr	r3, [r7, #16]
 800eb0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb10:	4b0f      	ldr	r3, [pc, #60]	; (800eb50 <xTaskPriorityDisinherit+0xd4>)
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	429a      	cmp	r2, r3
 800eb16:	d903      	bls.n	800eb20 <xTaskPriorityDisinherit+0xa4>
 800eb18:	693b      	ldr	r3, [r7, #16]
 800eb1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb1c:	4a0c      	ldr	r2, [pc, #48]	; (800eb50 <xTaskPriorityDisinherit+0xd4>)
 800eb1e:	6013      	str	r3, [r2, #0]
 800eb20:	693b      	ldr	r3, [r7, #16]
 800eb22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb24:	4613      	mov	r3, r2
 800eb26:	009b      	lsls	r3, r3, #2
 800eb28:	4413      	add	r3, r2
 800eb2a:	009b      	lsls	r3, r3, #2
 800eb2c:	4a09      	ldr	r2, [pc, #36]	; (800eb54 <xTaskPriorityDisinherit+0xd8>)
 800eb2e:	441a      	add	r2, r3
 800eb30:	693b      	ldr	r3, [r7, #16]
 800eb32:	3304      	adds	r3, #4
 800eb34:	4619      	mov	r1, r3
 800eb36:	4610      	mov	r0, r2
 800eb38:	f7fe f947 	bl	800cdca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800eb3c:	2301      	movs	r3, #1
 800eb3e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800eb40:	697b      	ldr	r3, [r7, #20]
	}
 800eb42:	4618      	mov	r0, r3
 800eb44:	3718      	adds	r7, #24
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd80      	pop	{r7, pc}
 800eb4a:	bf00      	nop
 800eb4c:	20000d38 	.word	0x20000d38
 800eb50:	20001214 	.word	0x20001214
 800eb54:	20000d3c 	.word	0x20000d3c

0800eb58 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800eb58:	b480      	push	{r7}
 800eb5a:	b083      	sub	sp, #12
 800eb5c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800eb5e:	4b09      	ldr	r3, [pc, #36]	; (800eb84 <uxTaskResetEventItemValue+0x2c>)
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	699b      	ldr	r3, [r3, #24]
 800eb64:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eb66:	4b07      	ldr	r3, [pc, #28]	; (800eb84 <uxTaskResetEventItemValue+0x2c>)
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb6c:	4b05      	ldr	r3, [pc, #20]	; (800eb84 <uxTaskResetEventItemValue+0x2c>)
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800eb74:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800eb76:	687b      	ldr	r3, [r7, #4]
}
 800eb78:	4618      	mov	r0, r3
 800eb7a:	370c      	adds	r7, #12
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb82:	4770      	bx	lr
 800eb84:	20000d38 	.word	0x20000d38

0800eb88 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800eb88:	b580      	push	{r7, lr}
 800eb8a:	b084      	sub	sp, #16
 800eb8c:	af00      	add	r7, sp, #0
 800eb8e:	6078      	str	r0, [r7, #4]
 800eb90:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800eb92:	4b21      	ldr	r3, [pc, #132]	; (800ec18 <prvAddCurrentTaskToDelayedList+0x90>)
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eb98:	4b20      	ldr	r3, [pc, #128]	; (800ec1c <prvAddCurrentTaskToDelayedList+0x94>)
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	3304      	adds	r3, #4
 800eb9e:	4618      	mov	r0, r3
 800eba0:	f7fe f970 	bl	800ce84 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebaa:	d10a      	bne.n	800ebc2 <prvAddCurrentTaskToDelayedList+0x3a>
 800ebac:	683b      	ldr	r3, [r7, #0]
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d007      	beq.n	800ebc2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ebb2:	4b1a      	ldr	r3, [pc, #104]	; (800ec1c <prvAddCurrentTaskToDelayedList+0x94>)
 800ebb4:	681b      	ldr	r3, [r3, #0]
 800ebb6:	3304      	adds	r3, #4
 800ebb8:	4619      	mov	r1, r3
 800ebba:	4819      	ldr	r0, [pc, #100]	; (800ec20 <prvAddCurrentTaskToDelayedList+0x98>)
 800ebbc:	f7fe f905 	bl	800cdca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ebc0:	e026      	b.n	800ec10 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ebc2:	68fa      	ldr	r2, [r7, #12]
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	4413      	add	r3, r2
 800ebc8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ebca:	4b14      	ldr	r3, [pc, #80]	; (800ec1c <prvAddCurrentTaskToDelayedList+0x94>)
 800ebcc:	681b      	ldr	r3, [r3, #0]
 800ebce:	68ba      	ldr	r2, [r7, #8]
 800ebd0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ebd2:	68ba      	ldr	r2, [r7, #8]
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	429a      	cmp	r2, r3
 800ebd8:	d209      	bcs.n	800ebee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ebda:	4b12      	ldr	r3, [pc, #72]	; (800ec24 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ebdc:	681a      	ldr	r2, [r3, #0]
 800ebde:	4b0f      	ldr	r3, [pc, #60]	; (800ec1c <prvAddCurrentTaskToDelayedList+0x94>)
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	3304      	adds	r3, #4
 800ebe4:	4619      	mov	r1, r3
 800ebe6:	4610      	mov	r0, r2
 800ebe8:	f7fe f913 	bl	800ce12 <vListInsert>
}
 800ebec:	e010      	b.n	800ec10 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ebee:	4b0e      	ldr	r3, [pc, #56]	; (800ec28 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ebf0:	681a      	ldr	r2, [r3, #0]
 800ebf2:	4b0a      	ldr	r3, [pc, #40]	; (800ec1c <prvAddCurrentTaskToDelayedList+0x94>)
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	3304      	adds	r3, #4
 800ebf8:	4619      	mov	r1, r3
 800ebfa:	4610      	mov	r0, r2
 800ebfc:	f7fe f909 	bl	800ce12 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ec00:	4b0a      	ldr	r3, [pc, #40]	; (800ec2c <prvAddCurrentTaskToDelayedList+0xa4>)
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	68ba      	ldr	r2, [r7, #8]
 800ec06:	429a      	cmp	r2, r3
 800ec08:	d202      	bcs.n	800ec10 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ec0a:	4a08      	ldr	r2, [pc, #32]	; (800ec2c <prvAddCurrentTaskToDelayedList+0xa4>)
 800ec0c:	68bb      	ldr	r3, [r7, #8]
 800ec0e:	6013      	str	r3, [r2, #0]
}
 800ec10:	bf00      	nop
 800ec12:	3710      	adds	r7, #16
 800ec14:	46bd      	mov	sp, r7
 800ec16:	bd80      	pop	{r7, pc}
 800ec18:	20001210 	.word	0x20001210
 800ec1c:	20000d38 	.word	0x20000d38
 800ec20:	200011f8 	.word	0x200011f8
 800ec24:	200011c8 	.word	0x200011c8
 800ec28:	200011c4 	.word	0x200011c4
 800ec2c:	2000122c 	.word	0x2000122c

0800ec30 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ec30:	b580      	push	{r7, lr}
 800ec32:	b08a      	sub	sp, #40	; 0x28
 800ec34:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ec36:	2300      	movs	r3, #0
 800ec38:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ec3a:	f000 fb07 	bl	800f24c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ec3e:	4b1c      	ldr	r3, [pc, #112]	; (800ecb0 <xTimerCreateTimerTask+0x80>)
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d021      	beq.n	800ec8a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ec46:	2300      	movs	r3, #0
 800ec48:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ec4a:	2300      	movs	r3, #0
 800ec4c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ec4e:	1d3a      	adds	r2, r7, #4
 800ec50:	f107 0108 	add.w	r1, r7, #8
 800ec54:	f107 030c 	add.w	r3, r7, #12
 800ec58:	4618      	mov	r0, r3
 800ec5a:	f7fd fe81 	bl	800c960 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ec5e:	6879      	ldr	r1, [r7, #4]
 800ec60:	68bb      	ldr	r3, [r7, #8]
 800ec62:	68fa      	ldr	r2, [r7, #12]
 800ec64:	9202      	str	r2, [sp, #8]
 800ec66:	9301      	str	r3, [sp, #4]
 800ec68:	2302      	movs	r3, #2
 800ec6a:	9300      	str	r3, [sp, #0]
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	460a      	mov	r2, r1
 800ec70:	4910      	ldr	r1, [pc, #64]	; (800ecb4 <xTimerCreateTimerTask+0x84>)
 800ec72:	4811      	ldr	r0, [pc, #68]	; (800ecb8 <xTimerCreateTimerTask+0x88>)
 800ec74:	f7fe ff22 	bl	800dabc <xTaskCreateStatic>
 800ec78:	4603      	mov	r3, r0
 800ec7a:	4a10      	ldr	r2, [pc, #64]	; (800ecbc <xTimerCreateTimerTask+0x8c>)
 800ec7c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ec7e:	4b0f      	ldr	r3, [pc, #60]	; (800ecbc <xTimerCreateTimerTask+0x8c>)
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d001      	beq.n	800ec8a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ec86:	2301      	movs	r3, #1
 800ec88:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ec8a:	697b      	ldr	r3, [r7, #20]
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d10a      	bne.n	800eca6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800ec90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec94:	f383 8811 	msr	BASEPRI, r3
 800ec98:	f3bf 8f6f 	isb	sy
 800ec9c:	f3bf 8f4f 	dsb	sy
 800eca0:	613b      	str	r3, [r7, #16]
}
 800eca2:	bf00      	nop
 800eca4:	e7fe      	b.n	800eca4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800eca6:	697b      	ldr	r3, [r7, #20]
}
 800eca8:	4618      	mov	r0, r3
 800ecaa:	3718      	adds	r7, #24
 800ecac:	46bd      	mov	sp, r7
 800ecae:	bd80      	pop	{r7, pc}
 800ecb0:	20001268 	.word	0x20001268
 800ecb4:	080143a8 	.word	0x080143a8
 800ecb8:	0800edf5 	.word	0x0800edf5
 800ecbc:	2000126c 	.word	0x2000126c

0800ecc0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ecc0:	b580      	push	{r7, lr}
 800ecc2:	b08a      	sub	sp, #40	; 0x28
 800ecc4:	af00      	add	r7, sp, #0
 800ecc6:	60f8      	str	r0, [r7, #12]
 800ecc8:	60b9      	str	r1, [r7, #8]
 800ecca:	607a      	str	r2, [r7, #4]
 800eccc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ecce:	2300      	movs	r3, #0
 800ecd0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d10a      	bne.n	800ecee <xTimerGenericCommand+0x2e>
	__asm volatile
 800ecd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecdc:	f383 8811 	msr	BASEPRI, r3
 800ece0:	f3bf 8f6f 	isb	sy
 800ece4:	f3bf 8f4f 	dsb	sy
 800ece8:	623b      	str	r3, [r7, #32]
}
 800ecea:	bf00      	nop
 800ecec:	e7fe      	b.n	800ecec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ecee:	4b1a      	ldr	r3, [pc, #104]	; (800ed58 <xTimerGenericCommand+0x98>)
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d02a      	beq.n	800ed4c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ecf6:	68bb      	ldr	r3, [r7, #8]
 800ecf8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ed02:	68bb      	ldr	r3, [r7, #8]
 800ed04:	2b05      	cmp	r3, #5
 800ed06:	dc18      	bgt.n	800ed3a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ed08:	f7ff fe9a 	bl	800ea40 <xTaskGetSchedulerState>
 800ed0c:	4603      	mov	r3, r0
 800ed0e:	2b02      	cmp	r3, #2
 800ed10:	d109      	bne.n	800ed26 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ed12:	4b11      	ldr	r3, [pc, #68]	; (800ed58 <xTimerGenericCommand+0x98>)
 800ed14:	6818      	ldr	r0, [r3, #0]
 800ed16:	f107 0110 	add.w	r1, r7, #16
 800ed1a:	2300      	movs	r3, #0
 800ed1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed1e:	f7fe fa65 	bl	800d1ec <xQueueGenericSend>
 800ed22:	6278      	str	r0, [r7, #36]	; 0x24
 800ed24:	e012      	b.n	800ed4c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ed26:	4b0c      	ldr	r3, [pc, #48]	; (800ed58 <xTimerGenericCommand+0x98>)
 800ed28:	6818      	ldr	r0, [r3, #0]
 800ed2a:	f107 0110 	add.w	r1, r7, #16
 800ed2e:	2300      	movs	r3, #0
 800ed30:	2200      	movs	r2, #0
 800ed32:	f7fe fa5b 	bl	800d1ec <xQueueGenericSend>
 800ed36:	6278      	str	r0, [r7, #36]	; 0x24
 800ed38:	e008      	b.n	800ed4c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ed3a:	4b07      	ldr	r3, [pc, #28]	; (800ed58 <xTimerGenericCommand+0x98>)
 800ed3c:	6818      	ldr	r0, [r3, #0]
 800ed3e:	f107 0110 	add.w	r1, r7, #16
 800ed42:	2300      	movs	r3, #0
 800ed44:	683a      	ldr	r2, [r7, #0]
 800ed46:	f7fe fb4f 	bl	800d3e8 <xQueueGenericSendFromISR>
 800ed4a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ed4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ed4e:	4618      	mov	r0, r3
 800ed50:	3728      	adds	r7, #40	; 0x28
 800ed52:	46bd      	mov	sp, r7
 800ed54:	bd80      	pop	{r7, pc}
 800ed56:	bf00      	nop
 800ed58:	20001268 	.word	0x20001268

0800ed5c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ed5c:	b580      	push	{r7, lr}
 800ed5e:	b088      	sub	sp, #32
 800ed60:	af02      	add	r7, sp, #8
 800ed62:	6078      	str	r0, [r7, #4]
 800ed64:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ed66:	4b22      	ldr	r3, [pc, #136]	; (800edf0 <prvProcessExpiredTimer+0x94>)
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	68db      	ldr	r3, [r3, #12]
 800ed6c:	68db      	ldr	r3, [r3, #12]
 800ed6e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ed70:	697b      	ldr	r3, [r7, #20]
 800ed72:	3304      	adds	r3, #4
 800ed74:	4618      	mov	r0, r3
 800ed76:	f7fe f885 	bl	800ce84 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ed7a:	697b      	ldr	r3, [r7, #20]
 800ed7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ed80:	f003 0304 	and.w	r3, r3, #4
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d022      	beq.n	800edce <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ed88:	697b      	ldr	r3, [r7, #20]
 800ed8a:	699a      	ldr	r2, [r3, #24]
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	18d1      	adds	r1, r2, r3
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	683a      	ldr	r2, [r7, #0]
 800ed94:	6978      	ldr	r0, [r7, #20]
 800ed96:	f000 f8d1 	bl	800ef3c <prvInsertTimerInActiveList>
 800ed9a:	4603      	mov	r3, r0
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d01f      	beq.n	800ede0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800eda0:	2300      	movs	r3, #0
 800eda2:	9300      	str	r3, [sp, #0]
 800eda4:	2300      	movs	r3, #0
 800eda6:	687a      	ldr	r2, [r7, #4]
 800eda8:	2100      	movs	r1, #0
 800edaa:	6978      	ldr	r0, [r7, #20]
 800edac:	f7ff ff88 	bl	800ecc0 <xTimerGenericCommand>
 800edb0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800edb2:	693b      	ldr	r3, [r7, #16]
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d113      	bne.n	800ede0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800edb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edbc:	f383 8811 	msr	BASEPRI, r3
 800edc0:	f3bf 8f6f 	isb	sy
 800edc4:	f3bf 8f4f 	dsb	sy
 800edc8:	60fb      	str	r3, [r7, #12]
}
 800edca:	bf00      	nop
 800edcc:	e7fe      	b.n	800edcc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800edce:	697b      	ldr	r3, [r7, #20]
 800edd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800edd4:	f023 0301 	bic.w	r3, r3, #1
 800edd8:	b2da      	uxtb	r2, r3
 800edda:	697b      	ldr	r3, [r7, #20]
 800eddc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ede0:	697b      	ldr	r3, [r7, #20]
 800ede2:	6a1b      	ldr	r3, [r3, #32]
 800ede4:	6978      	ldr	r0, [r7, #20]
 800ede6:	4798      	blx	r3
}
 800ede8:	bf00      	nop
 800edea:	3718      	adds	r7, #24
 800edec:	46bd      	mov	sp, r7
 800edee:	bd80      	pop	{r7, pc}
 800edf0:	20001260 	.word	0x20001260

0800edf4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b084      	sub	sp, #16
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800edfc:	f107 0308 	add.w	r3, r7, #8
 800ee00:	4618      	mov	r0, r3
 800ee02:	f000 f857 	bl	800eeb4 <prvGetNextExpireTime>
 800ee06:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ee08:	68bb      	ldr	r3, [r7, #8]
 800ee0a:	4619      	mov	r1, r3
 800ee0c:	68f8      	ldr	r0, [r7, #12]
 800ee0e:	f000 f803 	bl	800ee18 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ee12:	f000 f8d5 	bl	800efc0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ee16:	e7f1      	b.n	800edfc <prvTimerTask+0x8>

0800ee18 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ee18:	b580      	push	{r7, lr}
 800ee1a:	b084      	sub	sp, #16
 800ee1c:	af00      	add	r7, sp, #0
 800ee1e:	6078      	str	r0, [r7, #4]
 800ee20:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ee22:	f7ff f98d 	bl	800e140 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ee26:	f107 0308 	add.w	r3, r7, #8
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	f000 f866 	bl	800eefc <prvSampleTimeNow>
 800ee30:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ee32:	68bb      	ldr	r3, [r7, #8]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d130      	bne.n	800ee9a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ee38:	683b      	ldr	r3, [r7, #0]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d10a      	bne.n	800ee54 <prvProcessTimerOrBlockTask+0x3c>
 800ee3e:	687a      	ldr	r2, [r7, #4]
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	429a      	cmp	r2, r3
 800ee44:	d806      	bhi.n	800ee54 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ee46:	f7ff f989 	bl	800e15c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ee4a:	68f9      	ldr	r1, [r7, #12]
 800ee4c:	6878      	ldr	r0, [r7, #4]
 800ee4e:	f7ff ff85 	bl	800ed5c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ee52:	e024      	b.n	800ee9e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ee54:	683b      	ldr	r3, [r7, #0]
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d008      	beq.n	800ee6c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ee5a:	4b13      	ldr	r3, [pc, #76]	; (800eea8 <prvProcessTimerOrBlockTask+0x90>)
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d101      	bne.n	800ee68 <prvProcessTimerOrBlockTask+0x50>
 800ee64:	2301      	movs	r3, #1
 800ee66:	e000      	b.n	800ee6a <prvProcessTimerOrBlockTask+0x52>
 800ee68:	2300      	movs	r3, #0
 800ee6a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ee6c:	4b0f      	ldr	r3, [pc, #60]	; (800eeac <prvProcessTimerOrBlockTask+0x94>)
 800ee6e:	6818      	ldr	r0, [r3, #0]
 800ee70:	687a      	ldr	r2, [r7, #4]
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	1ad3      	subs	r3, r2, r3
 800ee76:	683a      	ldr	r2, [r7, #0]
 800ee78:	4619      	mov	r1, r3
 800ee7a:	f7fe fdeb 	bl	800da54 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ee7e:	f7ff f96d 	bl	800e15c <xTaskResumeAll>
 800ee82:	4603      	mov	r3, r0
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d10a      	bne.n	800ee9e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ee88:	4b09      	ldr	r3, [pc, #36]	; (800eeb0 <prvProcessTimerOrBlockTask+0x98>)
 800ee8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ee8e:	601a      	str	r2, [r3, #0]
 800ee90:	f3bf 8f4f 	dsb	sy
 800ee94:	f3bf 8f6f 	isb	sy
}
 800ee98:	e001      	b.n	800ee9e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ee9a:	f7ff f95f 	bl	800e15c <xTaskResumeAll>
}
 800ee9e:	bf00      	nop
 800eea0:	3710      	adds	r7, #16
 800eea2:	46bd      	mov	sp, r7
 800eea4:	bd80      	pop	{r7, pc}
 800eea6:	bf00      	nop
 800eea8:	20001264 	.word	0x20001264
 800eeac:	20001268 	.word	0x20001268
 800eeb0:	e000ed04 	.word	0xe000ed04

0800eeb4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800eeb4:	b480      	push	{r7}
 800eeb6:	b085      	sub	sp, #20
 800eeb8:	af00      	add	r7, sp, #0
 800eeba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800eebc:	4b0e      	ldr	r3, [pc, #56]	; (800eef8 <prvGetNextExpireTime+0x44>)
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d101      	bne.n	800eeca <prvGetNextExpireTime+0x16>
 800eec6:	2201      	movs	r2, #1
 800eec8:	e000      	b.n	800eecc <prvGetNextExpireTime+0x18>
 800eeca:	2200      	movs	r2, #0
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d105      	bne.n	800eee4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800eed8:	4b07      	ldr	r3, [pc, #28]	; (800eef8 <prvGetNextExpireTime+0x44>)
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	68db      	ldr	r3, [r3, #12]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	60fb      	str	r3, [r7, #12]
 800eee2:	e001      	b.n	800eee8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800eee4:	2300      	movs	r3, #0
 800eee6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800eee8:	68fb      	ldr	r3, [r7, #12]
}
 800eeea:	4618      	mov	r0, r3
 800eeec:	3714      	adds	r7, #20
 800eeee:	46bd      	mov	sp, r7
 800eef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eef4:	4770      	bx	lr
 800eef6:	bf00      	nop
 800eef8:	20001260 	.word	0x20001260

0800eefc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800eefc:	b580      	push	{r7, lr}
 800eefe:	b084      	sub	sp, #16
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ef04:	f7ff f9c8 	bl	800e298 <xTaskGetTickCount>
 800ef08:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ef0a:	4b0b      	ldr	r3, [pc, #44]	; (800ef38 <prvSampleTimeNow+0x3c>)
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	68fa      	ldr	r2, [r7, #12]
 800ef10:	429a      	cmp	r2, r3
 800ef12:	d205      	bcs.n	800ef20 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ef14:	f000 f936 	bl	800f184 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	2201      	movs	r2, #1
 800ef1c:	601a      	str	r2, [r3, #0]
 800ef1e:	e002      	b.n	800ef26 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2200      	movs	r2, #0
 800ef24:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ef26:	4a04      	ldr	r2, [pc, #16]	; (800ef38 <prvSampleTimeNow+0x3c>)
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ef2c:	68fb      	ldr	r3, [r7, #12]
}
 800ef2e:	4618      	mov	r0, r3
 800ef30:	3710      	adds	r7, #16
 800ef32:	46bd      	mov	sp, r7
 800ef34:	bd80      	pop	{r7, pc}
 800ef36:	bf00      	nop
 800ef38:	20001270 	.word	0x20001270

0800ef3c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ef3c:	b580      	push	{r7, lr}
 800ef3e:	b086      	sub	sp, #24
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	60f8      	str	r0, [r7, #12]
 800ef44:	60b9      	str	r1, [r7, #8]
 800ef46:	607a      	str	r2, [r7, #4]
 800ef48:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	68ba      	ldr	r2, [r7, #8]
 800ef52:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	68fa      	ldr	r2, [r7, #12]
 800ef58:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ef5a:	68ba      	ldr	r2, [r7, #8]
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	429a      	cmp	r2, r3
 800ef60:	d812      	bhi.n	800ef88 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ef62:	687a      	ldr	r2, [r7, #4]
 800ef64:	683b      	ldr	r3, [r7, #0]
 800ef66:	1ad2      	subs	r2, r2, r3
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	699b      	ldr	r3, [r3, #24]
 800ef6c:	429a      	cmp	r2, r3
 800ef6e:	d302      	bcc.n	800ef76 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ef70:	2301      	movs	r3, #1
 800ef72:	617b      	str	r3, [r7, #20]
 800ef74:	e01b      	b.n	800efae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ef76:	4b10      	ldr	r3, [pc, #64]	; (800efb8 <prvInsertTimerInActiveList+0x7c>)
 800ef78:	681a      	ldr	r2, [r3, #0]
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	3304      	adds	r3, #4
 800ef7e:	4619      	mov	r1, r3
 800ef80:	4610      	mov	r0, r2
 800ef82:	f7fd ff46 	bl	800ce12 <vListInsert>
 800ef86:	e012      	b.n	800efae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ef88:	687a      	ldr	r2, [r7, #4]
 800ef8a:	683b      	ldr	r3, [r7, #0]
 800ef8c:	429a      	cmp	r2, r3
 800ef8e:	d206      	bcs.n	800ef9e <prvInsertTimerInActiveList+0x62>
 800ef90:	68ba      	ldr	r2, [r7, #8]
 800ef92:	683b      	ldr	r3, [r7, #0]
 800ef94:	429a      	cmp	r2, r3
 800ef96:	d302      	bcc.n	800ef9e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ef98:	2301      	movs	r3, #1
 800ef9a:	617b      	str	r3, [r7, #20]
 800ef9c:	e007      	b.n	800efae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ef9e:	4b07      	ldr	r3, [pc, #28]	; (800efbc <prvInsertTimerInActiveList+0x80>)
 800efa0:	681a      	ldr	r2, [r3, #0]
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	3304      	adds	r3, #4
 800efa6:	4619      	mov	r1, r3
 800efa8:	4610      	mov	r0, r2
 800efaa:	f7fd ff32 	bl	800ce12 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800efae:	697b      	ldr	r3, [r7, #20]
}
 800efb0:	4618      	mov	r0, r3
 800efb2:	3718      	adds	r7, #24
 800efb4:	46bd      	mov	sp, r7
 800efb6:	bd80      	pop	{r7, pc}
 800efb8:	20001264 	.word	0x20001264
 800efbc:	20001260 	.word	0x20001260

0800efc0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800efc0:	b580      	push	{r7, lr}
 800efc2:	b08e      	sub	sp, #56	; 0x38
 800efc4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800efc6:	e0ca      	b.n	800f15e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	da18      	bge.n	800f000 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800efce:	1d3b      	adds	r3, r7, #4
 800efd0:	3304      	adds	r3, #4
 800efd2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800efd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d10a      	bne.n	800eff0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800efda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efde:	f383 8811 	msr	BASEPRI, r3
 800efe2:	f3bf 8f6f 	isb	sy
 800efe6:	f3bf 8f4f 	dsb	sy
 800efea:	61fb      	str	r3, [r7, #28]
}
 800efec:	bf00      	nop
 800efee:	e7fe      	b.n	800efee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800eff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eff6:	6850      	ldr	r0, [r2, #4]
 800eff8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800effa:	6892      	ldr	r2, [r2, #8]
 800effc:	4611      	mov	r1, r2
 800effe:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	2b00      	cmp	r3, #0
 800f004:	f2c0 80aa 	blt.w	800f15c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f00c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f00e:	695b      	ldr	r3, [r3, #20]
 800f010:	2b00      	cmp	r3, #0
 800f012:	d004      	beq.n	800f01e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f016:	3304      	adds	r3, #4
 800f018:	4618      	mov	r0, r3
 800f01a:	f7fd ff33 	bl	800ce84 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f01e:	463b      	mov	r3, r7
 800f020:	4618      	mov	r0, r3
 800f022:	f7ff ff6b 	bl	800eefc <prvSampleTimeNow>
 800f026:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	2b09      	cmp	r3, #9
 800f02c:	f200 8097 	bhi.w	800f15e <prvProcessReceivedCommands+0x19e>
 800f030:	a201      	add	r2, pc, #4	; (adr r2, 800f038 <prvProcessReceivedCommands+0x78>)
 800f032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f036:	bf00      	nop
 800f038:	0800f061 	.word	0x0800f061
 800f03c:	0800f061 	.word	0x0800f061
 800f040:	0800f061 	.word	0x0800f061
 800f044:	0800f0d5 	.word	0x0800f0d5
 800f048:	0800f0e9 	.word	0x0800f0e9
 800f04c:	0800f133 	.word	0x0800f133
 800f050:	0800f061 	.word	0x0800f061
 800f054:	0800f061 	.word	0x0800f061
 800f058:	0800f0d5 	.word	0x0800f0d5
 800f05c:	0800f0e9 	.word	0x0800f0e9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f062:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f066:	f043 0301 	orr.w	r3, r3, #1
 800f06a:	b2da      	uxtb	r2, r3
 800f06c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f06e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f072:	68ba      	ldr	r2, [r7, #8]
 800f074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f076:	699b      	ldr	r3, [r3, #24]
 800f078:	18d1      	adds	r1, r2, r3
 800f07a:	68bb      	ldr	r3, [r7, #8]
 800f07c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f07e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f080:	f7ff ff5c 	bl	800ef3c <prvInsertTimerInActiveList>
 800f084:	4603      	mov	r3, r0
 800f086:	2b00      	cmp	r3, #0
 800f088:	d069      	beq.n	800f15e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f08a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f08c:	6a1b      	ldr	r3, [r3, #32]
 800f08e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f090:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f094:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f098:	f003 0304 	and.w	r3, r3, #4
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d05e      	beq.n	800f15e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f0a0:	68ba      	ldr	r2, [r7, #8]
 800f0a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0a4:	699b      	ldr	r3, [r3, #24]
 800f0a6:	441a      	add	r2, r3
 800f0a8:	2300      	movs	r3, #0
 800f0aa:	9300      	str	r3, [sp, #0]
 800f0ac:	2300      	movs	r3, #0
 800f0ae:	2100      	movs	r1, #0
 800f0b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f0b2:	f7ff fe05 	bl	800ecc0 <xTimerGenericCommand>
 800f0b6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f0b8:	6a3b      	ldr	r3, [r7, #32]
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d14f      	bne.n	800f15e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800f0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0c2:	f383 8811 	msr	BASEPRI, r3
 800f0c6:	f3bf 8f6f 	isb	sy
 800f0ca:	f3bf 8f4f 	dsb	sy
 800f0ce:	61bb      	str	r3, [r7, #24]
}
 800f0d0:	bf00      	nop
 800f0d2:	e7fe      	b.n	800f0d2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f0d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f0da:	f023 0301 	bic.w	r3, r3, #1
 800f0de:	b2da      	uxtb	r2, r3
 800f0e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800f0e6:	e03a      	b.n	800f15e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f0e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f0ee:	f043 0301 	orr.w	r3, r3, #1
 800f0f2:	b2da      	uxtb	r2, r3
 800f0f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f0fa:	68ba      	ldr	r2, [r7, #8]
 800f0fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0fe:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f102:	699b      	ldr	r3, [r3, #24]
 800f104:	2b00      	cmp	r3, #0
 800f106:	d10a      	bne.n	800f11e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800f108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f10c:	f383 8811 	msr	BASEPRI, r3
 800f110:	f3bf 8f6f 	isb	sy
 800f114:	f3bf 8f4f 	dsb	sy
 800f118:	617b      	str	r3, [r7, #20]
}
 800f11a:	bf00      	nop
 800f11c:	e7fe      	b.n	800f11c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f11e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f120:	699a      	ldr	r2, [r3, #24]
 800f122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f124:	18d1      	adds	r1, r2, r3
 800f126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f12a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f12c:	f7ff ff06 	bl	800ef3c <prvInsertTimerInActiveList>
					break;
 800f130:	e015      	b.n	800f15e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f134:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f138:	f003 0302 	and.w	r3, r3, #2
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d103      	bne.n	800f148 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800f140:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f142:	f000 fbfd 	bl	800f940 <vPortFree>
 800f146:	e00a      	b.n	800f15e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f14a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f14e:	f023 0301 	bic.w	r3, r3, #1
 800f152:	b2da      	uxtb	r2, r3
 800f154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f156:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f15a:	e000      	b.n	800f15e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800f15c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f15e:	4b08      	ldr	r3, [pc, #32]	; (800f180 <prvProcessReceivedCommands+0x1c0>)
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	1d39      	adds	r1, r7, #4
 800f164:	2200      	movs	r2, #0
 800f166:	4618      	mov	r0, r3
 800f168:	f7fe f9da 	bl	800d520 <xQueueReceive>
 800f16c:	4603      	mov	r3, r0
 800f16e:	2b00      	cmp	r3, #0
 800f170:	f47f af2a 	bne.w	800efc8 <prvProcessReceivedCommands+0x8>
	}
}
 800f174:	bf00      	nop
 800f176:	bf00      	nop
 800f178:	3730      	adds	r7, #48	; 0x30
 800f17a:	46bd      	mov	sp, r7
 800f17c:	bd80      	pop	{r7, pc}
 800f17e:	bf00      	nop
 800f180:	20001268 	.word	0x20001268

0800f184 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f184:	b580      	push	{r7, lr}
 800f186:	b088      	sub	sp, #32
 800f188:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f18a:	e048      	b.n	800f21e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f18c:	4b2d      	ldr	r3, [pc, #180]	; (800f244 <prvSwitchTimerLists+0xc0>)
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	68db      	ldr	r3, [r3, #12]
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f196:	4b2b      	ldr	r3, [pc, #172]	; (800f244 <prvSwitchTimerLists+0xc0>)
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	68db      	ldr	r3, [r3, #12]
 800f19c:	68db      	ldr	r3, [r3, #12]
 800f19e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	3304      	adds	r3, #4
 800f1a4:	4618      	mov	r0, r3
 800f1a6:	f7fd fe6d 	bl	800ce84 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	6a1b      	ldr	r3, [r3, #32]
 800f1ae:	68f8      	ldr	r0, [r7, #12]
 800f1b0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f1b8:	f003 0304 	and.w	r3, r3, #4
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d02e      	beq.n	800f21e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	699b      	ldr	r3, [r3, #24]
 800f1c4:	693a      	ldr	r2, [r7, #16]
 800f1c6:	4413      	add	r3, r2
 800f1c8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f1ca:	68ba      	ldr	r2, [r7, #8]
 800f1cc:	693b      	ldr	r3, [r7, #16]
 800f1ce:	429a      	cmp	r2, r3
 800f1d0:	d90e      	bls.n	800f1f0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	68ba      	ldr	r2, [r7, #8]
 800f1d6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	68fa      	ldr	r2, [r7, #12]
 800f1dc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f1de:	4b19      	ldr	r3, [pc, #100]	; (800f244 <prvSwitchTimerLists+0xc0>)
 800f1e0:	681a      	ldr	r2, [r3, #0]
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	3304      	adds	r3, #4
 800f1e6:	4619      	mov	r1, r3
 800f1e8:	4610      	mov	r0, r2
 800f1ea:	f7fd fe12 	bl	800ce12 <vListInsert>
 800f1ee:	e016      	b.n	800f21e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f1f0:	2300      	movs	r3, #0
 800f1f2:	9300      	str	r3, [sp, #0]
 800f1f4:	2300      	movs	r3, #0
 800f1f6:	693a      	ldr	r2, [r7, #16]
 800f1f8:	2100      	movs	r1, #0
 800f1fa:	68f8      	ldr	r0, [r7, #12]
 800f1fc:	f7ff fd60 	bl	800ecc0 <xTimerGenericCommand>
 800f200:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	2b00      	cmp	r3, #0
 800f206:	d10a      	bne.n	800f21e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800f208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f20c:	f383 8811 	msr	BASEPRI, r3
 800f210:	f3bf 8f6f 	isb	sy
 800f214:	f3bf 8f4f 	dsb	sy
 800f218:	603b      	str	r3, [r7, #0]
}
 800f21a:	bf00      	nop
 800f21c:	e7fe      	b.n	800f21c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f21e:	4b09      	ldr	r3, [pc, #36]	; (800f244 <prvSwitchTimerLists+0xc0>)
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	2b00      	cmp	r3, #0
 800f226:	d1b1      	bne.n	800f18c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f228:	4b06      	ldr	r3, [pc, #24]	; (800f244 <prvSwitchTimerLists+0xc0>)
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f22e:	4b06      	ldr	r3, [pc, #24]	; (800f248 <prvSwitchTimerLists+0xc4>)
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	4a04      	ldr	r2, [pc, #16]	; (800f244 <prvSwitchTimerLists+0xc0>)
 800f234:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f236:	4a04      	ldr	r2, [pc, #16]	; (800f248 <prvSwitchTimerLists+0xc4>)
 800f238:	697b      	ldr	r3, [r7, #20]
 800f23a:	6013      	str	r3, [r2, #0]
}
 800f23c:	bf00      	nop
 800f23e:	3718      	adds	r7, #24
 800f240:	46bd      	mov	sp, r7
 800f242:	bd80      	pop	{r7, pc}
 800f244:	20001260 	.word	0x20001260
 800f248:	20001264 	.word	0x20001264

0800f24c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f24c:	b580      	push	{r7, lr}
 800f24e:	b082      	sub	sp, #8
 800f250:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f252:	f000 f987 	bl	800f564 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f256:	4b15      	ldr	r3, [pc, #84]	; (800f2ac <prvCheckForValidListAndQueue+0x60>)
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d120      	bne.n	800f2a0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f25e:	4814      	ldr	r0, [pc, #80]	; (800f2b0 <prvCheckForValidListAndQueue+0x64>)
 800f260:	f7fd fd86 	bl	800cd70 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f264:	4813      	ldr	r0, [pc, #76]	; (800f2b4 <prvCheckForValidListAndQueue+0x68>)
 800f266:	f7fd fd83 	bl	800cd70 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f26a:	4b13      	ldr	r3, [pc, #76]	; (800f2b8 <prvCheckForValidListAndQueue+0x6c>)
 800f26c:	4a10      	ldr	r2, [pc, #64]	; (800f2b0 <prvCheckForValidListAndQueue+0x64>)
 800f26e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f270:	4b12      	ldr	r3, [pc, #72]	; (800f2bc <prvCheckForValidListAndQueue+0x70>)
 800f272:	4a10      	ldr	r2, [pc, #64]	; (800f2b4 <prvCheckForValidListAndQueue+0x68>)
 800f274:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f276:	2300      	movs	r3, #0
 800f278:	9300      	str	r3, [sp, #0]
 800f27a:	4b11      	ldr	r3, [pc, #68]	; (800f2c0 <prvCheckForValidListAndQueue+0x74>)
 800f27c:	4a11      	ldr	r2, [pc, #68]	; (800f2c4 <prvCheckForValidListAndQueue+0x78>)
 800f27e:	2110      	movs	r1, #16
 800f280:	200a      	movs	r0, #10
 800f282:	f7fd fe91 	bl	800cfa8 <xQueueGenericCreateStatic>
 800f286:	4603      	mov	r3, r0
 800f288:	4a08      	ldr	r2, [pc, #32]	; (800f2ac <prvCheckForValidListAndQueue+0x60>)
 800f28a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f28c:	4b07      	ldr	r3, [pc, #28]	; (800f2ac <prvCheckForValidListAndQueue+0x60>)
 800f28e:	681b      	ldr	r3, [r3, #0]
 800f290:	2b00      	cmp	r3, #0
 800f292:	d005      	beq.n	800f2a0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f294:	4b05      	ldr	r3, [pc, #20]	; (800f2ac <prvCheckForValidListAndQueue+0x60>)
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	490b      	ldr	r1, [pc, #44]	; (800f2c8 <prvCheckForValidListAndQueue+0x7c>)
 800f29a:	4618      	mov	r0, r3
 800f29c:	f7fe fbb0 	bl	800da00 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f2a0:	f000 f990 	bl	800f5c4 <vPortExitCritical>
}
 800f2a4:	bf00      	nop
 800f2a6:	46bd      	mov	sp, r7
 800f2a8:	bd80      	pop	{r7, pc}
 800f2aa:	bf00      	nop
 800f2ac:	20001268 	.word	0x20001268
 800f2b0:	20001238 	.word	0x20001238
 800f2b4:	2000124c 	.word	0x2000124c
 800f2b8:	20001260 	.word	0x20001260
 800f2bc:	20001264 	.word	0x20001264
 800f2c0:	20001314 	.word	0x20001314
 800f2c4:	20001274 	.word	0x20001274
 800f2c8:	080143b0 	.word	0x080143b0

0800f2cc <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800f2cc:	b580      	push	{r7, lr}
 800f2ce:	b08a      	sub	sp, #40	; 0x28
 800f2d0:	af00      	add	r7, sp, #0
 800f2d2:	60f8      	str	r0, [r7, #12]
 800f2d4:	60b9      	str	r1, [r7, #8]
 800f2d6:	607a      	str	r2, [r7, #4]
 800f2d8:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800f2da:	f06f 0301 	mvn.w	r3, #1
 800f2de:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800f2e4:	68bb      	ldr	r3, [r7, #8]
 800f2e6:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f2ec:	4b06      	ldr	r3, [pc, #24]	; (800f308 <xTimerPendFunctionCallFromISR+0x3c>)
 800f2ee:	6818      	ldr	r0, [r3, #0]
 800f2f0:	f107 0114 	add.w	r1, r7, #20
 800f2f4:	2300      	movs	r3, #0
 800f2f6:	683a      	ldr	r2, [r7, #0]
 800f2f8:	f7fe f876 	bl	800d3e8 <xQueueGenericSendFromISR>
 800f2fc:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800f2fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800f300:	4618      	mov	r0, r3
 800f302:	3728      	adds	r7, #40	; 0x28
 800f304:	46bd      	mov	sp, r7
 800f306:	bd80      	pop	{r7, pc}
 800f308:	20001268 	.word	0x20001268

0800f30c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f30c:	b480      	push	{r7}
 800f30e:	b085      	sub	sp, #20
 800f310:	af00      	add	r7, sp, #0
 800f312:	60f8      	str	r0, [r7, #12]
 800f314:	60b9      	str	r1, [r7, #8]
 800f316:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	3b04      	subs	r3, #4
 800f31c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f324:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	3b04      	subs	r3, #4
 800f32a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f32c:	68bb      	ldr	r3, [r7, #8]
 800f32e:	f023 0201 	bic.w	r2, r3, #1
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	3b04      	subs	r3, #4
 800f33a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f33c:	4a0c      	ldr	r2, [pc, #48]	; (800f370 <pxPortInitialiseStack+0x64>)
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	3b14      	subs	r3, #20
 800f346:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f348:	687a      	ldr	r2, [r7, #4]
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	3b04      	subs	r3, #4
 800f352:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	f06f 0202 	mvn.w	r2, #2
 800f35a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	3b20      	subs	r3, #32
 800f360:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f362:	68fb      	ldr	r3, [r7, #12]
}
 800f364:	4618      	mov	r0, r3
 800f366:	3714      	adds	r7, #20
 800f368:	46bd      	mov	sp, r7
 800f36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f36e:	4770      	bx	lr
 800f370:	0800f375 	.word	0x0800f375

0800f374 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f374:	b480      	push	{r7}
 800f376:	b085      	sub	sp, #20
 800f378:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f37a:	2300      	movs	r3, #0
 800f37c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f37e:	4b12      	ldr	r3, [pc, #72]	; (800f3c8 <prvTaskExitError+0x54>)
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f386:	d00a      	beq.n	800f39e <prvTaskExitError+0x2a>
	__asm volatile
 800f388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f38c:	f383 8811 	msr	BASEPRI, r3
 800f390:	f3bf 8f6f 	isb	sy
 800f394:	f3bf 8f4f 	dsb	sy
 800f398:	60fb      	str	r3, [r7, #12]
}
 800f39a:	bf00      	nop
 800f39c:	e7fe      	b.n	800f39c <prvTaskExitError+0x28>
	__asm volatile
 800f39e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3a2:	f383 8811 	msr	BASEPRI, r3
 800f3a6:	f3bf 8f6f 	isb	sy
 800f3aa:	f3bf 8f4f 	dsb	sy
 800f3ae:	60bb      	str	r3, [r7, #8]
}
 800f3b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f3b2:	bf00      	nop
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d0fc      	beq.n	800f3b4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f3ba:	bf00      	nop
 800f3bc:	bf00      	nop
 800f3be:	3714      	adds	r7, #20
 800f3c0:	46bd      	mov	sp, r7
 800f3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c6:	4770      	bx	lr
 800f3c8:	20000048 	.word	0x20000048
 800f3cc:	00000000 	.word	0x00000000

0800f3d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f3d0:	4b07      	ldr	r3, [pc, #28]	; (800f3f0 <pxCurrentTCBConst2>)
 800f3d2:	6819      	ldr	r1, [r3, #0]
 800f3d4:	6808      	ldr	r0, [r1, #0]
 800f3d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3da:	f380 8809 	msr	PSP, r0
 800f3de:	f3bf 8f6f 	isb	sy
 800f3e2:	f04f 0000 	mov.w	r0, #0
 800f3e6:	f380 8811 	msr	BASEPRI, r0
 800f3ea:	4770      	bx	lr
 800f3ec:	f3af 8000 	nop.w

0800f3f0 <pxCurrentTCBConst2>:
 800f3f0:	20000d38 	.word	0x20000d38
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f3f4:	bf00      	nop
 800f3f6:	bf00      	nop

0800f3f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f3f8:	4808      	ldr	r0, [pc, #32]	; (800f41c <prvPortStartFirstTask+0x24>)
 800f3fa:	6800      	ldr	r0, [r0, #0]
 800f3fc:	6800      	ldr	r0, [r0, #0]
 800f3fe:	f380 8808 	msr	MSP, r0
 800f402:	f04f 0000 	mov.w	r0, #0
 800f406:	f380 8814 	msr	CONTROL, r0
 800f40a:	b662      	cpsie	i
 800f40c:	b661      	cpsie	f
 800f40e:	f3bf 8f4f 	dsb	sy
 800f412:	f3bf 8f6f 	isb	sy
 800f416:	df00      	svc	0
 800f418:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f41a:	bf00      	nop
 800f41c:	e000ed08 	.word	0xe000ed08

0800f420 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f420:	b580      	push	{r7, lr}
 800f422:	b086      	sub	sp, #24
 800f424:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f426:	4b46      	ldr	r3, [pc, #280]	; (800f540 <xPortStartScheduler+0x120>)
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	4a46      	ldr	r2, [pc, #280]	; (800f544 <xPortStartScheduler+0x124>)
 800f42c:	4293      	cmp	r3, r2
 800f42e:	d10a      	bne.n	800f446 <xPortStartScheduler+0x26>
	__asm volatile
 800f430:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f434:	f383 8811 	msr	BASEPRI, r3
 800f438:	f3bf 8f6f 	isb	sy
 800f43c:	f3bf 8f4f 	dsb	sy
 800f440:	613b      	str	r3, [r7, #16]
}
 800f442:	bf00      	nop
 800f444:	e7fe      	b.n	800f444 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f446:	4b3e      	ldr	r3, [pc, #248]	; (800f540 <xPortStartScheduler+0x120>)
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	4a3f      	ldr	r2, [pc, #252]	; (800f548 <xPortStartScheduler+0x128>)
 800f44c:	4293      	cmp	r3, r2
 800f44e:	d10a      	bne.n	800f466 <xPortStartScheduler+0x46>
	__asm volatile
 800f450:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f454:	f383 8811 	msr	BASEPRI, r3
 800f458:	f3bf 8f6f 	isb	sy
 800f45c:	f3bf 8f4f 	dsb	sy
 800f460:	60fb      	str	r3, [r7, #12]
}
 800f462:	bf00      	nop
 800f464:	e7fe      	b.n	800f464 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f466:	4b39      	ldr	r3, [pc, #228]	; (800f54c <xPortStartScheduler+0x12c>)
 800f468:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f46a:	697b      	ldr	r3, [r7, #20]
 800f46c:	781b      	ldrb	r3, [r3, #0]
 800f46e:	b2db      	uxtb	r3, r3
 800f470:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f472:	697b      	ldr	r3, [r7, #20]
 800f474:	22ff      	movs	r2, #255	; 0xff
 800f476:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f478:	697b      	ldr	r3, [r7, #20]
 800f47a:	781b      	ldrb	r3, [r3, #0]
 800f47c:	b2db      	uxtb	r3, r3
 800f47e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f480:	78fb      	ldrb	r3, [r7, #3]
 800f482:	b2db      	uxtb	r3, r3
 800f484:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f488:	b2da      	uxtb	r2, r3
 800f48a:	4b31      	ldr	r3, [pc, #196]	; (800f550 <xPortStartScheduler+0x130>)
 800f48c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f48e:	4b31      	ldr	r3, [pc, #196]	; (800f554 <xPortStartScheduler+0x134>)
 800f490:	2207      	movs	r2, #7
 800f492:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f494:	e009      	b.n	800f4aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800f496:	4b2f      	ldr	r3, [pc, #188]	; (800f554 <xPortStartScheduler+0x134>)
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	3b01      	subs	r3, #1
 800f49c:	4a2d      	ldr	r2, [pc, #180]	; (800f554 <xPortStartScheduler+0x134>)
 800f49e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f4a0:	78fb      	ldrb	r3, [r7, #3]
 800f4a2:	b2db      	uxtb	r3, r3
 800f4a4:	005b      	lsls	r3, r3, #1
 800f4a6:	b2db      	uxtb	r3, r3
 800f4a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f4aa:	78fb      	ldrb	r3, [r7, #3]
 800f4ac:	b2db      	uxtb	r3, r3
 800f4ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f4b2:	2b80      	cmp	r3, #128	; 0x80
 800f4b4:	d0ef      	beq.n	800f496 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f4b6:	4b27      	ldr	r3, [pc, #156]	; (800f554 <xPortStartScheduler+0x134>)
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	f1c3 0307 	rsb	r3, r3, #7
 800f4be:	2b04      	cmp	r3, #4
 800f4c0:	d00a      	beq.n	800f4d8 <xPortStartScheduler+0xb8>
	__asm volatile
 800f4c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4c6:	f383 8811 	msr	BASEPRI, r3
 800f4ca:	f3bf 8f6f 	isb	sy
 800f4ce:	f3bf 8f4f 	dsb	sy
 800f4d2:	60bb      	str	r3, [r7, #8]
}
 800f4d4:	bf00      	nop
 800f4d6:	e7fe      	b.n	800f4d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f4d8:	4b1e      	ldr	r3, [pc, #120]	; (800f554 <xPortStartScheduler+0x134>)
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	021b      	lsls	r3, r3, #8
 800f4de:	4a1d      	ldr	r2, [pc, #116]	; (800f554 <xPortStartScheduler+0x134>)
 800f4e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f4e2:	4b1c      	ldr	r3, [pc, #112]	; (800f554 <xPortStartScheduler+0x134>)
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f4ea:	4a1a      	ldr	r2, [pc, #104]	; (800f554 <xPortStartScheduler+0x134>)
 800f4ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	b2da      	uxtb	r2, r3
 800f4f2:	697b      	ldr	r3, [r7, #20]
 800f4f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f4f6:	4b18      	ldr	r3, [pc, #96]	; (800f558 <xPortStartScheduler+0x138>)
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	4a17      	ldr	r2, [pc, #92]	; (800f558 <xPortStartScheduler+0x138>)
 800f4fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f500:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f502:	4b15      	ldr	r3, [pc, #84]	; (800f558 <xPortStartScheduler+0x138>)
 800f504:	681b      	ldr	r3, [r3, #0]
 800f506:	4a14      	ldr	r2, [pc, #80]	; (800f558 <xPortStartScheduler+0x138>)
 800f508:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f50c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f50e:	f000 f8dd 	bl	800f6cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f512:	4b12      	ldr	r3, [pc, #72]	; (800f55c <xPortStartScheduler+0x13c>)
 800f514:	2200      	movs	r2, #0
 800f516:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f518:	f000 f8fc 	bl	800f714 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f51c:	4b10      	ldr	r3, [pc, #64]	; (800f560 <xPortStartScheduler+0x140>)
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	4a0f      	ldr	r2, [pc, #60]	; (800f560 <xPortStartScheduler+0x140>)
 800f522:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f526:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f528:	f7ff ff66 	bl	800f3f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f52c:	f7fe ff7e 	bl	800e42c <vTaskSwitchContext>
	prvTaskExitError();
 800f530:	f7ff ff20 	bl	800f374 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f534:	2300      	movs	r3, #0
}
 800f536:	4618      	mov	r0, r3
 800f538:	3718      	adds	r7, #24
 800f53a:	46bd      	mov	sp, r7
 800f53c:	bd80      	pop	{r7, pc}
 800f53e:	bf00      	nop
 800f540:	e000ed00 	.word	0xe000ed00
 800f544:	410fc271 	.word	0x410fc271
 800f548:	410fc270 	.word	0x410fc270
 800f54c:	e000e400 	.word	0xe000e400
 800f550:	20001364 	.word	0x20001364
 800f554:	20001368 	.word	0x20001368
 800f558:	e000ed20 	.word	0xe000ed20
 800f55c:	20000048 	.word	0x20000048
 800f560:	e000ef34 	.word	0xe000ef34

0800f564 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f564:	b480      	push	{r7}
 800f566:	b083      	sub	sp, #12
 800f568:	af00      	add	r7, sp, #0
	__asm volatile
 800f56a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f56e:	f383 8811 	msr	BASEPRI, r3
 800f572:	f3bf 8f6f 	isb	sy
 800f576:	f3bf 8f4f 	dsb	sy
 800f57a:	607b      	str	r3, [r7, #4]
}
 800f57c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f57e:	4b0f      	ldr	r3, [pc, #60]	; (800f5bc <vPortEnterCritical+0x58>)
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	3301      	adds	r3, #1
 800f584:	4a0d      	ldr	r2, [pc, #52]	; (800f5bc <vPortEnterCritical+0x58>)
 800f586:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f588:	4b0c      	ldr	r3, [pc, #48]	; (800f5bc <vPortEnterCritical+0x58>)
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	2b01      	cmp	r3, #1
 800f58e:	d10f      	bne.n	800f5b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f590:	4b0b      	ldr	r3, [pc, #44]	; (800f5c0 <vPortEnterCritical+0x5c>)
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	b2db      	uxtb	r3, r3
 800f596:	2b00      	cmp	r3, #0
 800f598:	d00a      	beq.n	800f5b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800f59a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f59e:	f383 8811 	msr	BASEPRI, r3
 800f5a2:	f3bf 8f6f 	isb	sy
 800f5a6:	f3bf 8f4f 	dsb	sy
 800f5aa:	603b      	str	r3, [r7, #0]
}
 800f5ac:	bf00      	nop
 800f5ae:	e7fe      	b.n	800f5ae <vPortEnterCritical+0x4a>
	}
}
 800f5b0:	bf00      	nop
 800f5b2:	370c      	adds	r7, #12
 800f5b4:	46bd      	mov	sp, r7
 800f5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ba:	4770      	bx	lr
 800f5bc:	20000048 	.word	0x20000048
 800f5c0:	e000ed04 	.word	0xe000ed04

0800f5c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f5c4:	b480      	push	{r7}
 800f5c6:	b083      	sub	sp, #12
 800f5c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f5ca:	4b12      	ldr	r3, [pc, #72]	; (800f614 <vPortExitCritical+0x50>)
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d10a      	bne.n	800f5e8 <vPortExitCritical+0x24>
	__asm volatile
 800f5d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5d6:	f383 8811 	msr	BASEPRI, r3
 800f5da:	f3bf 8f6f 	isb	sy
 800f5de:	f3bf 8f4f 	dsb	sy
 800f5e2:	607b      	str	r3, [r7, #4]
}
 800f5e4:	bf00      	nop
 800f5e6:	e7fe      	b.n	800f5e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f5e8:	4b0a      	ldr	r3, [pc, #40]	; (800f614 <vPortExitCritical+0x50>)
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	3b01      	subs	r3, #1
 800f5ee:	4a09      	ldr	r2, [pc, #36]	; (800f614 <vPortExitCritical+0x50>)
 800f5f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f5f2:	4b08      	ldr	r3, [pc, #32]	; (800f614 <vPortExitCritical+0x50>)
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d105      	bne.n	800f606 <vPortExitCritical+0x42>
 800f5fa:	2300      	movs	r3, #0
 800f5fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f5fe:	683b      	ldr	r3, [r7, #0]
 800f600:	f383 8811 	msr	BASEPRI, r3
}
 800f604:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f606:	bf00      	nop
 800f608:	370c      	adds	r7, #12
 800f60a:	46bd      	mov	sp, r7
 800f60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f610:	4770      	bx	lr
 800f612:	bf00      	nop
 800f614:	20000048 	.word	0x20000048
	...

0800f620 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f620:	f3ef 8009 	mrs	r0, PSP
 800f624:	f3bf 8f6f 	isb	sy
 800f628:	4b15      	ldr	r3, [pc, #84]	; (800f680 <pxCurrentTCBConst>)
 800f62a:	681a      	ldr	r2, [r3, #0]
 800f62c:	f01e 0f10 	tst.w	lr, #16
 800f630:	bf08      	it	eq
 800f632:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f636:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f63a:	6010      	str	r0, [r2, #0]
 800f63c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f640:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f644:	f380 8811 	msr	BASEPRI, r0
 800f648:	f3bf 8f4f 	dsb	sy
 800f64c:	f3bf 8f6f 	isb	sy
 800f650:	f7fe feec 	bl	800e42c <vTaskSwitchContext>
 800f654:	f04f 0000 	mov.w	r0, #0
 800f658:	f380 8811 	msr	BASEPRI, r0
 800f65c:	bc09      	pop	{r0, r3}
 800f65e:	6819      	ldr	r1, [r3, #0]
 800f660:	6808      	ldr	r0, [r1, #0]
 800f662:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f666:	f01e 0f10 	tst.w	lr, #16
 800f66a:	bf08      	it	eq
 800f66c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f670:	f380 8809 	msr	PSP, r0
 800f674:	f3bf 8f6f 	isb	sy
 800f678:	4770      	bx	lr
 800f67a:	bf00      	nop
 800f67c:	f3af 8000 	nop.w

0800f680 <pxCurrentTCBConst>:
 800f680:	20000d38 	.word	0x20000d38
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f684:	bf00      	nop
 800f686:	bf00      	nop

0800f688 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f688:	b580      	push	{r7, lr}
 800f68a:	b082      	sub	sp, #8
 800f68c:	af00      	add	r7, sp, #0
	__asm volatile
 800f68e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f692:	f383 8811 	msr	BASEPRI, r3
 800f696:	f3bf 8f6f 	isb	sy
 800f69a:	f3bf 8f4f 	dsb	sy
 800f69e:	607b      	str	r3, [r7, #4]
}
 800f6a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f6a2:	f7fe fe09 	bl	800e2b8 <xTaskIncrementTick>
 800f6a6:	4603      	mov	r3, r0
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d003      	beq.n	800f6b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f6ac:	4b06      	ldr	r3, [pc, #24]	; (800f6c8 <xPortSysTickHandler+0x40>)
 800f6ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f6b2:	601a      	str	r2, [r3, #0]
 800f6b4:	2300      	movs	r3, #0
 800f6b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f6b8:	683b      	ldr	r3, [r7, #0]
 800f6ba:	f383 8811 	msr	BASEPRI, r3
}
 800f6be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f6c0:	bf00      	nop
 800f6c2:	3708      	adds	r7, #8
 800f6c4:	46bd      	mov	sp, r7
 800f6c6:	bd80      	pop	{r7, pc}
 800f6c8:	e000ed04 	.word	0xe000ed04

0800f6cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f6cc:	b480      	push	{r7}
 800f6ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f6d0:	4b0b      	ldr	r3, [pc, #44]	; (800f700 <vPortSetupTimerInterrupt+0x34>)
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f6d6:	4b0b      	ldr	r3, [pc, #44]	; (800f704 <vPortSetupTimerInterrupt+0x38>)
 800f6d8:	2200      	movs	r2, #0
 800f6da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f6dc:	4b0a      	ldr	r3, [pc, #40]	; (800f708 <vPortSetupTimerInterrupt+0x3c>)
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	4a0a      	ldr	r2, [pc, #40]	; (800f70c <vPortSetupTimerInterrupt+0x40>)
 800f6e2:	fba2 2303 	umull	r2, r3, r2, r3
 800f6e6:	099b      	lsrs	r3, r3, #6
 800f6e8:	4a09      	ldr	r2, [pc, #36]	; (800f710 <vPortSetupTimerInterrupt+0x44>)
 800f6ea:	3b01      	subs	r3, #1
 800f6ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f6ee:	4b04      	ldr	r3, [pc, #16]	; (800f700 <vPortSetupTimerInterrupt+0x34>)
 800f6f0:	2207      	movs	r2, #7
 800f6f2:	601a      	str	r2, [r3, #0]
}
 800f6f4:	bf00      	nop
 800f6f6:	46bd      	mov	sp, r7
 800f6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6fc:	4770      	bx	lr
 800f6fe:	bf00      	nop
 800f700:	e000e010 	.word	0xe000e010
 800f704:	e000e018 	.word	0xe000e018
 800f708:	2000003c 	.word	0x2000003c
 800f70c:	10624dd3 	.word	0x10624dd3
 800f710:	e000e014 	.word	0xe000e014

0800f714 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f714:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800f724 <vPortEnableVFP+0x10>
 800f718:	6801      	ldr	r1, [r0, #0]
 800f71a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800f71e:	6001      	str	r1, [r0, #0]
 800f720:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f722:	bf00      	nop
 800f724:	e000ed88 	.word	0xe000ed88

0800f728 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f728:	b480      	push	{r7}
 800f72a:	b085      	sub	sp, #20
 800f72c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f72e:	f3ef 8305 	mrs	r3, IPSR
 800f732:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	2b0f      	cmp	r3, #15
 800f738:	d914      	bls.n	800f764 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f73a:	4a17      	ldr	r2, [pc, #92]	; (800f798 <vPortValidateInterruptPriority+0x70>)
 800f73c:	68fb      	ldr	r3, [r7, #12]
 800f73e:	4413      	add	r3, r2
 800f740:	781b      	ldrb	r3, [r3, #0]
 800f742:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f744:	4b15      	ldr	r3, [pc, #84]	; (800f79c <vPortValidateInterruptPriority+0x74>)
 800f746:	781b      	ldrb	r3, [r3, #0]
 800f748:	7afa      	ldrb	r2, [r7, #11]
 800f74a:	429a      	cmp	r2, r3
 800f74c:	d20a      	bcs.n	800f764 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800f74e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f752:	f383 8811 	msr	BASEPRI, r3
 800f756:	f3bf 8f6f 	isb	sy
 800f75a:	f3bf 8f4f 	dsb	sy
 800f75e:	607b      	str	r3, [r7, #4]
}
 800f760:	bf00      	nop
 800f762:	e7fe      	b.n	800f762 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f764:	4b0e      	ldr	r3, [pc, #56]	; (800f7a0 <vPortValidateInterruptPriority+0x78>)
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f76c:	4b0d      	ldr	r3, [pc, #52]	; (800f7a4 <vPortValidateInterruptPriority+0x7c>)
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	429a      	cmp	r2, r3
 800f772:	d90a      	bls.n	800f78a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800f774:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f778:	f383 8811 	msr	BASEPRI, r3
 800f77c:	f3bf 8f6f 	isb	sy
 800f780:	f3bf 8f4f 	dsb	sy
 800f784:	603b      	str	r3, [r7, #0]
}
 800f786:	bf00      	nop
 800f788:	e7fe      	b.n	800f788 <vPortValidateInterruptPriority+0x60>
	}
 800f78a:	bf00      	nop
 800f78c:	3714      	adds	r7, #20
 800f78e:	46bd      	mov	sp, r7
 800f790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f794:	4770      	bx	lr
 800f796:	bf00      	nop
 800f798:	e000e3f0 	.word	0xe000e3f0
 800f79c:	20001364 	.word	0x20001364
 800f7a0:	e000ed0c 	.word	0xe000ed0c
 800f7a4:	20001368 	.word	0x20001368

0800f7a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b08a      	sub	sp, #40	; 0x28
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f7b0:	2300      	movs	r3, #0
 800f7b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f7b4:	f7fe fcc4 	bl	800e140 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f7b8:	4b5b      	ldr	r3, [pc, #364]	; (800f928 <pvPortMalloc+0x180>)
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d101      	bne.n	800f7c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f7c0:	f000 f920 	bl	800fa04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f7c4:	4b59      	ldr	r3, [pc, #356]	; (800f92c <pvPortMalloc+0x184>)
 800f7c6:	681a      	ldr	r2, [r3, #0]
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	4013      	ands	r3, r2
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	f040 8093 	bne.w	800f8f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d01d      	beq.n	800f814 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800f7d8:	2208      	movs	r2, #8
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	4413      	add	r3, r2
 800f7de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	f003 0307 	and.w	r3, r3, #7
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d014      	beq.n	800f814 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	f023 0307 	bic.w	r3, r3, #7
 800f7f0:	3308      	adds	r3, #8
 800f7f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	f003 0307 	and.w	r3, r3, #7
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d00a      	beq.n	800f814 <pvPortMalloc+0x6c>
	__asm volatile
 800f7fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f802:	f383 8811 	msr	BASEPRI, r3
 800f806:	f3bf 8f6f 	isb	sy
 800f80a:	f3bf 8f4f 	dsb	sy
 800f80e:	617b      	str	r3, [r7, #20]
}
 800f810:	bf00      	nop
 800f812:	e7fe      	b.n	800f812 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	2b00      	cmp	r3, #0
 800f818:	d06e      	beq.n	800f8f8 <pvPortMalloc+0x150>
 800f81a:	4b45      	ldr	r3, [pc, #276]	; (800f930 <pvPortMalloc+0x188>)
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	687a      	ldr	r2, [r7, #4]
 800f820:	429a      	cmp	r2, r3
 800f822:	d869      	bhi.n	800f8f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f824:	4b43      	ldr	r3, [pc, #268]	; (800f934 <pvPortMalloc+0x18c>)
 800f826:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f828:	4b42      	ldr	r3, [pc, #264]	; (800f934 <pvPortMalloc+0x18c>)
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f82e:	e004      	b.n	800f83a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800f830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f832:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f836:	681b      	ldr	r3, [r3, #0]
 800f838:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f83a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f83c:	685b      	ldr	r3, [r3, #4]
 800f83e:	687a      	ldr	r2, [r7, #4]
 800f840:	429a      	cmp	r2, r3
 800f842:	d903      	bls.n	800f84c <pvPortMalloc+0xa4>
 800f844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	2b00      	cmp	r3, #0
 800f84a:	d1f1      	bne.n	800f830 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f84c:	4b36      	ldr	r3, [pc, #216]	; (800f928 <pvPortMalloc+0x180>)
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f852:	429a      	cmp	r2, r3
 800f854:	d050      	beq.n	800f8f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f856:	6a3b      	ldr	r3, [r7, #32]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	2208      	movs	r2, #8
 800f85c:	4413      	add	r3, r2
 800f85e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f862:	681a      	ldr	r2, [r3, #0]
 800f864:	6a3b      	ldr	r3, [r7, #32]
 800f866:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f86a:	685a      	ldr	r2, [r3, #4]
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	1ad2      	subs	r2, r2, r3
 800f870:	2308      	movs	r3, #8
 800f872:	005b      	lsls	r3, r3, #1
 800f874:	429a      	cmp	r2, r3
 800f876:	d91f      	bls.n	800f8b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f878:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	4413      	add	r3, r2
 800f87e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f880:	69bb      	ldr	r3, [r7, #24]
 800f882:	f003 0307 	and.w	r3, r3, #7
 800f886:	2b00      	cmp	r3, #0
 800f888:	d00a      	beq.n	800f8a0 <pvPortMalloc+0xf8>
	__asm volatile
 800f88a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f88e:	f383 8811 	msr	BASEPRI, r3
 800f892:	f3bf 8f6f 	isb	sy
 800f896:	f3bf 8f4f 	dsb	sy
 800f89a:	613b      	str	r3, [r7, #16]
}
 800f89c:	bf00      	nop
 800f89e:	e7fe      	b.n	800f89e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f8a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8a2:	685a      	ldr	r2, [r3, #4]
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	1ad2      	subs	r2, r2, r3
 800f8a8:	69bb      	ldr	r3, [r7, #24]
 800f8aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f8ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8ae:	687a      	ldr	r2, [r7, #4]
 800f8b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f8b2:	69b8      	ldr	r0, [r7, #24]
 800f8b4:	f000 f908 	bl	800fac8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f8b8:	4b1d      	ldr	r3, [pc, #116]	; (800f930 <pvPortMalloc+0x188>)
 800f8ba:	681a      	ldr	r2, [r3, #0]
 800f8bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8be:	685b      	ldr	r3, [r3, #4]
 800f8c0:	1ad3      	subs	r3, r2, r3
 800f8c2:	4a1b      	ldr	r2, [pc, #108]	; (800f930 <pvPortMalloc+0x188>)
 800f8c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f8c6:	4b1a      	ldr	r3, [pc, #104]	; (800f930 <pvPortMalloc+0x188>)
 800f8c8:	681a      	ldr	r2, [r3, #0]
 800f8ca:	4b1b      	ldr	r3, [pc, #108]	; (800f938 <pvPortMalloc+0x190>)
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	429a      	cmp	r2, r3
 800f8d0:	d203      	bcs.n	800f8da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f8d2:	4b17      	ldr	r3, [pc, #92]	; (800f930 <pvPortMalloc+0x188>)
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	4a18      	ldr	r2, [pc, #96]	; (800f938 <pvPortMalloc+0x190>)
 800f8d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f8da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8dc:	685a      	ldr	r2, [r3, #4]
 800f8de:	4b13      	ldr	r3, [pc, #76]	; (800f92c <pvPortMalloc+0x184>)
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	431a      	orrs	r2, r3
 800f8e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f8e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8ea:	2200      	movs	r2, #0
 800f8ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f8ee:	4b13      	ldr	r3, [pc, #76]	; (800f93c <pvPortMalloc+0x194>)
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	3301      	adds	r3, #1
 800f8f4:	4a11      	ldr	r2, [pc, #68]	; (800f93c <pvPortMalloc+0x194>)
 800f8f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f8f8:	f7fe fc30 	bl	800e15c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f8fc:	69fb      	ldr	r3, [r7, #28]
 800f8fe:	f003 0307 	and.w	r3, r3, #7
 800f902:	2b00      	cmp	r3, #0
 800f904:	d00a      	beq.n	800f91c <pvPortMalloc+0x174>
	__asm volatile
 800f906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f90a:	f383 8811 	msr	BASEPRI, r3
 800f90e:	f3bf 8f6f 	isb	sy
 800f912:	f3bf 8f4f 	dsb	sy
 800f916:	60fb      	str	r3, [r7, #12]
}
 800f918:	bf00      	nop
 800f91a:	e7fe      	b.n	800f91a <pvPortMalloc+0x172>
	return pvReturn;
 800f91c:	69fb      	ldr	r3, [r7, #28]
}
 800f91e:	4618      	mov	r0, r3
 800f920:	3728      	adds	r7, #40	; 0x28
 800f922:	46bd      	mov	sp, r7
 800f924:	bd80      	pop	{r7, pc}
 800f926:	bf00      	nop
 800f928:	20006374 	.word	0x20006374
 800f92c:	20006388 	.word	0x20006388
 800f930:	20006378 	.word	0x20006378
 800f934:	2000636c 	.word	0x2000636c
 800f938:	2000637c 	.word	0x2000637c
 800f93c:	20006380 	.word	0x20006380

0800f940 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f940:	b580      	push	{r7, lr}
 800f942:	b086      	sub	sp, #24
 800f944:	af00      	add	r7, sp, #0
 800f946:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d04d      	beq.n	800f9ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f952:	2308      	movs	r3, #8
 800f954:	425b      	negs	r3, r3
 800f956:	697a      	ldr	r2, [r7, #20]
 800f958:	4413      	add	r3, r2
 800f95a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f95c:	697b      	ldr	r3, [r7, #20]
 800f95e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f960:	693b      	ldr	r3, [r7, #16]
 800f962:	685a      	ldr	r2, [r3, #4]
 800f964:	4b24      	ldr	r3, [pc, #144]	; (800f9f8 <vPortFree+0xb8>)
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	4013      	ands	r3, r2
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d10a      	bne.n	800f984 <vPortFree+0x44>
	__asm volatile
 800f96e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f972:	f383 8811 	msr	BASEPRI, r3
 800f976:	f3bf 8f6f 	isb	sy
 800f97a:	f3bf 8f4f 	dsb	sy
 800f97e:	60fb      	str	r3, [r7, #12]
}
 800f980:	bf00      	nop
 800f982:	e7fe      	b.n	800f982 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f984:	693b      	ldr	r3, [r7, #16]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d00a      	beq.n	800f9a2 <vPortFree+0x62>
	__asm volatile
 800f98c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f990:	f383 8811 	msr	BASEPRI, r3
 800f994:	f3bf 8f6f 	isb	sy
 800f998:	f3bf 8f4f 	dsb	sy
 800f99c:	60bb      	str	r3, [r7, #8]
}
 800f99e:	bf00      	nop
 800f9a0:	e7fe      	b.n	800f9a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f9a2:	693b      	ldr	r3, [r7, #16]
 800f9a4:	685a      	ldr	r2, [r3, #4]
 800f9a6:	4b14      	ldr	r3, [pc, #80]	; (800f9f8 <vPortFree+0xb8>)
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	4013      	ands	r3, r2
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d01e      	beq.n	800f9ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f9b0:	693b      	ldr	r3, [r7, #16]
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d11a      	bne.n	800f9ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f9b8:	693b      	ldr	r3, [r7, #16]
 800f9ba:	685a      	ldr	r2, [r3, #4]
 800f9bc:	4b0e      	ldr	r3, [pc, #56]	; (800f9f8 <vPortFree+0xb8>)
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	43db      	mvns	r3, r3
 800f9c2:	401a      	ands	r2, r3
 800f9c4:	693b      	ldr	r3, [r7, #16]
 800f9c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f9c8:	f7fe fbba 	bl	800e140 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f9cc:	693b      	ldr	r3, [r7, #16]
 800f9ce:	685a      	ldr	r2, [r3, #4]
 800f9d0:	4b0a      	ldr	r3, [pc, #40]	; (800f9fc <vPortFree+0xbc>)
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	4413      	add	r3, r2
 800f9d6:	4a09      	ldr	r2, [pc, #36]	; (800f9fc <vPortFree+0xbc>)
 800f9d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f9da:	6938      	ldr	r0, [r7, #16]
 800f9dc:	f000 f874 	bl	800fac8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f9e0:	4b07      	ldr	r3, [pc, #28]	; (800fa00 <vPortFree+0xc0>)
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	3301      	adds	r3, #1
 800f9e6:	4a06      	ldr	r2, [pc, #24]	; (800fa00 <vPortFree+0xc0>)
 800f9e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f9ea:	f7fe fbb7 	bl	800e15c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f9ee:	bf00      	nop
 800f9f0:	3718      	adds	r7, #24
 800f9f2:	46bd      	mov	sp, r7
 800f9f4:	bd80      	pop	{r7, pc}
 800f9f6:	bf00      	nop
 800f9f8:	20006388 	.word	0x20006388
 800f9fc:	20006378 	.word	0x20006378
 800fa00:	20006384 	.word	0x20006384

0800fa04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fa04:	b480      	push	{r7}
 800fa06:	b085      	sub	sp, #20
 800fa08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fa0a:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800fa0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fa10:	4b27      	ldr	r3, [pc, #156]	; (800fab0 <prvHeapInit+0xac>)
 800fa12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	f003 0307 	and.w	r3, r3, #7
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d00c      	beq.n	800fa38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	3307      	adds	r3, #7
 800fa22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	f023 0307 	bic.w	r3, r3, #7
 800fa2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fa2c:	68ba      	ldr	r2, [r7, #8]
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	1ad3      	subs	r3, r2, r3
 800fa32:	4a1f      	ldr	r2, [pc, #124]	; (800fab0 <prvHeapInit+0xac>)
 800fa34:	4413      	add	r3, r2
 800fa36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fa3c:	4a1d      	ldr	r2, [pc, #116]	; (800fab4 <prvHeapInit+0xb0>)
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800fa42:	4b1c      	ldr	r3, [pc, #112]	; (800fab4 <prvHeapInit+0xb0>)
 800fa44:	2200      	movs	r2, #0
 800fa46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	68ba      	ldr	r2, [r7, #8]
 800fa4c:	4413      	add	r3, r2
 800fa4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800fa50:	2208      	movs	r2, #8
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	1a9b      	subs	r3, r3, r2
 800fa56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fa58:	68fb      	ldr	r3, [r7, #12]
 800fa5a:	f023 0307 	bic.w	r3, r3, #7
 800fa5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	4a15      	ldr	r2, [pc, #84]	; (800fab8 <prvHeapInit+0xb4>)
 800fa64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800fa66:	4b14      	ldr	r3, [pc, #80]	; (800fab8 <prvHeapInit+0xb4>)
 800fa68:	681b      	ldr	r3, [r3, #0]
 800fa6a:	2200      	movs	r2, #0
 800fa6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800fa6e:	4b12      	ldr	r3, [pc, #72]	; (800fab8 <prvHeapInit+0xb4>)
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	2200      	movs	r2, #0
 800fa74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fa7a:	683b      	ldr	r3, [r7, #0]
 800fa7c:	68fa      	ldr	r2, [r7, #12]
 800fa7e:	1ad2      	subs	r2, r2, r3
 800fa80:	683b      	ldr	r3, [r7, #0]
 800fa82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fa84:	4b0c      	ldr	r3, [pc, #48]	; (800fab8 <prvHeapInit+0xb4>)
 800fa86:	681a      	ldr	r2, [r3, #0]
 800fa88:	683b      	ldr	r3, [r7, #0]
 800fa8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fa8c:	683b      	ldr	r3, [r7, #0]
 800fa8e:	685b      	ldr	r3, [r3, #4]
 800fa90:	4a0a      	ldr	r2, [pc, #40]	; (800fabc <prvHeapInit+0xb8>)
 800fa92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fa94:	683b      	ldr	r3, [r7, #0]
 800fa96:	685b      	ldr	r3, [r3, #4]
 800fa98:	4a09      	ldr	r2, [pc, #36]	; (800fac0 <prvHeapInit+0xbc>)
 800fa9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fa9c:	4b09      	ldr	r3, [pc, #36]	; (800fac4 <prvHeapInit+0xc0>)
 800fa9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800faa2:	601a      	str	r2, [r3, #0]
}
 800faa4:	bf00      	nop
 800faa6:	3714      	adds	r7, #20
 800faa8:	46bd      	mov	sp, r7
 800faaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faae:	4770      	bx	lr
 800fab0:	2000136c 	.word	0x2000136c
 800fab4:	2000636c 	.word	0x2000636c
 800fab8:	20006374 	.word	0x20006374
 800fabc:	2000637c 	.word	0x2000637c
 800fac0:	20006378 	.word	0x20006378
 800fac4:	20006388 	.word	0x20006388

0800fac8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fac8:	b480      	push	{r7}
 800faca:	b085      	sub	sp, #20
 800facc:	af00      	add	r7, sp, #0
 800face:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fad0:	4b28      	ldr	r3, [pc, #160]	; (800fb74 <prvInsertBlockIntoFreeList+0xac>)
 800fad2:	60fb      	str	r3, [r7, #12]
 800fad4:	e002      	b.n	800fadc <prvInsertBlockIntoFreeList+0x14>
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	60fb      	str	r3, [r7, #12]
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	687a      	ldr	r2, [r7, #4]
 800fae2:	429a      	cmp	r2, r3
 800fae4:	d8f7      	bhi.n	800fad6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	685b      	ldr	r3, [r3, #4]
 800faee:	68ba      	ldr	r2, [r7, #8]
 800faf0:	4413      	add	r3, r2
 800faf2:	687a      	ldr	r2, [r7, #4]
 800faf4:	429a      	cmp	r2, r3
 800faf6:	d108      	bne.n	800fb0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	685a      	ldr	r2, [r3, #4]
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	685b      	ldr	r3, [r3, #4]
 800fb00:	441a      	add	r2, r3
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	685b      	ldr	r3, [r3, #4]
 800fb12:	68ba      	ldr	r2, [r7, #8]
 800fb14:	441a      	add	r2, r3
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	429a      	cmp	r2, r3
 800fb1c:	d118      	bne.n	800fb50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	681a      	ldr	r2, [r3, #0]
 800fb22:	4b15      	ldr	r3, [pc, #84]	; (800fb78 <prvInsertBlockIntoFreeList+0xb0>)
 800fb24:	681b      	ldr	r3, [r3, #0]
 800fb26:	429a      	cmp	r2, r3
 800fb28:	d00d      	beq.n	800fb46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	685a      	ldr	r2, [r3, #4]
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	685b      	ldr	r3, [r3, #4]
 800fb34:	441a      	add	r2, r3
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	681a      	ldr	r2, [r3, #0]
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	601a      	str	r2, [r3, #0]
 800fb44:	e008      	b.n	800fb58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fb46:	4b0c      	ldr	r3, [pc, #48]	; (800fb78 <prvInsertBlockIntoFreeList+0xb0>)
 800fb48:	681a      	ldr	r2, [r3, #0]
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	601a      	str	r2, [r3, #0]
 800fb4e:	e003      	b.n	800fb58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	681a      	ldr	r2, [r3, #0]
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fb58:	68fa      	ldr	r2, [r7, #12]
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	429a      	cmp	r2, r3
 800fb5e:	d002      	beq.n	800fb66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	687a      	ldr	r2, [r7, #4]
 800fb64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fb66:	bf00      	nop
 800fb68:	3714      	adds	r7, #20
 800fb6a:	46bd      	mov	sp, r7
 800fb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb70:	4770      	bx	lr
 800fb72:	bf00      	nop
 800fb74:	2000636c 	.word	0x2000636c
 800fb78:	20006374 	.word	0x20006374

0800fb7c <__errno>:
 800fb7c:	4b01      	ldr	r3, [pc, #4]	; (800fb84 <__errno+0x8>)
 800fb7e:	6818      	ldr	r0, [r3, #0]
 800fb80:	4770      	bx	lr
 800fb82:	bf00      	nop
 800fb84:	2000004c 	.word	0x2000004c

0800fb88 <__libc_init_array>:
 800fb88:	b570      	push	{r4, r5, r6, lr}
 800fb8a:	4d0d      	ldr	r5, [pc, #52]	; (800fbc0 <__libc_init_array+0x38>)
 800fb8c:	4c0d      	ldr	r4, [pc, #52]	; (800fbc4 <__libc_init_array+0x3c>)
 800fb8e:	1b64      	subs	r4, r4, r5
 800fb90:	10a4      	asrs	r4, r4, #2
 800fb92:	2600      	movs	r6, #0
 800fb94:	42a6      	cmp	r6, r4
 800fb96:	d109      	bne.n	800fbac <__libc_init_array+0x24>
 800fb98:	4d0b      	ldr	r5, [pc, #44]	; (800fbc8 <__libc_init_array+0x40>)
 800fb9a:	4c0c      	ldr	r4, [pc, #48]	; (800fbcc <__libc_init_array+0x44>)
 800fb9c:	f004 faac 	bl	80140f8 <_init>
 800fba0:	1b64      	subs	r4, r4, r5
 800fba2:	10a4      	asrs	r4, r4, #2
 800fba4:	2600      	movs	r6, #0
 800fba6:	42a6      	cmp	r6, r4
 800fba8:	d105      	bne.n	800fbb6 <__libc_init_array+0x2e>
 800fbaa:	bd70      	pop	{r4, r5, r6, pc}
 800fbac:	f855 3b04 	ldr.w	r3, [r5], #4
 800fbb0:	4798      	blx	r3
 800fbb2:	3601      	adds	r6, #1
 800fbb4:	e7ee      	b.n	800fb94 <__libc_init_array+0xc>
 800fbb6:	f855 3b04 	ldr.w	r3, [r5], #4
 800fbba:	4798      	blx	r3
 800fbbc:	3601      	adds	r6, #1
 800fbbe:	e7f2      	b.n	800fba6 <__libc_init_array+0x1e>
 800fbc0:	08014d74 	.word	0x08014d74
 800fbc4:	08014d74 	.word	0x08014d74
 800fbc8:	08014d74 	.word	0x08014d74
 800fbcc:	08014d78 	.word	0x08014d78

0800fbd0 <malloc>:
 800fbd0:	4b02      	ldr	r3, [pc, #8]	; (800fbdc <malloc+0xc>)
 800fbd2:	4601      	mov	r1, r0
 800fbd4:	6818      	ldr	r0, [r3, #0]
 800fbd6:	f000 b885 	b.w	800fce4 <_malloc_r>
 800fbda:	bf00      	nop
 800fbdc:	2000004c 	.word	0x2000004c

0800fbe0 <memcpy>:
 800fbe0:	440a      	add	r2, r1
 800fbe2:	4291      	cmp	r1, r2
 800fbe4:	f100 33ff 	add.w	r3, r0, #4294967295
 800fbe8:	d100      	bne.n	800fbec <memcpy+0xc>
 800fbea:	4770      	bx	lr
 800fbec:	b510      	push	{r4, lr}
 800fbee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fbf2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fbf6:	4291      	cmp	r1, r2
 800fbf8:	d1f9      	bne.n	800fbee <memcpy+0xe>
 800fbfa:	bd10      	pop	{r4, pc}

0800fbfc <memset>:
 800fbfc:	4402      	add	r2, r0
 800fbfe:	4603      	mov	r3, r0
 800fc00:	4293      	cmp	r3, r2
 800fc02:	d100      	bne.n	800fc06 <memset+0xa>
 800fc04:	4770      	bx	lr
 800fc06:	f803 1b01 	strb.w	r1, [r3], #1
 800fc0a:	e7f9      	b.n	800fc00 <memset+0x4>

0800fc0c <_free_r>:
 800fc0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fc0e:	2900      	cmp	r1, #0
 800fc10:	d044      	beq.n	800fc9c <_free_r+0x90>
 800fc12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fc16:	9001      	str	r0, [sp, #4]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	f1a1 0404 	sub.w	r4, r1, #4
 800fc1e:	bfb8      	it	lt
 800fc20:	18e4      	addlt	r4, r4, r3
 800fc22:	f001 fc0f 	bl	8011444 <__malloc_lock>
 800fc26:	4a1e      	ldr	r2, [pc, #120]	; (800fca0 <_free_r+0x94>)
 800fc28:	9801      	ldr	r0, [sp, #4]
 800fc2a:	6813      	ldr	r3, [r2, #0]
 800fc2c:	b933      	cbnz	r3, 800fc3c <_free_r+0x30>
 800fc2e:	6063      	str	r3, [r4, #4]
 800fc30:	6014      	str	r4, [r2, #0]
 800fc32:	b003      	add	sp, #12
 800fc34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fc38:	f001 bc0a 	b.w	8011450 <__malloc_unlock>
 800fc3c:	42a3      	cmp	r3, r4
 800fc3e:	d908      	bls.n	800fc52 <_free_r+0x46>
 800fc40:	6825      	ldr	r5, [r4, #0]
 800fc42:	1961      	adds	r1, r4, r5
 800fc44:	428b      	cmp	r3, r1
 800fc46:	bf01      	itttt	eq
 800fc48:	6819      	ldreq	r1, [r3, #0]
 800fc4a:	685b      	ldreq	r3, [r3, #4]
 800fc4c:	1949      	addeq	r1, r1, r5
 800fc4e:	6021      	streq	r1, [r4, #0]
 800fc50:	e7ed      	b.n	800fc2e <_free_r+0x22>
 800fc52:	461a      	mov	r2, r3
 800fc54:	685b      	ldr	r3, [r3, #4]
 800fc56:	b10b      	cbz	r3, 800fc5c <_free_r+0x50>
 800fc58:	42a3      	cmp	r3, r4
 800fc5a:	d9fa      	bls.n	800fc52 <_free_r+0x46>
 800fc5c:	6811      	ldr	r1, [r2, #0]
 800fc5e:	1855      	adds	r5, r2, r1
 800fc60:	42a5      	cmp	r5, r4
 800fc62:	d10b      	bne.n	800fc7c <_free_r+0x70>
 800fc64:	6824      	ldr	r4, [r4, #0]
 800fc66:	4421      	add	r1, r4
 800fc68:	1854      	adds	r4, r2, r1
 800fc6a:	42a3      	cmp	r3, r4
 800fc6c:	6011      	str	r1, [r2, #0]
 800fc6e:	d1e0      	bne.n	800fc32 <_free_r+0x26>
 800fc70:	681c      	ldr	r4, [r3, #0]
 800fc72:	685b      	ldr	r3, [r3, #4]
 800fc74:	6053      	str	r3, [r2, #4]
 800fc76:	4421      	add	r1, r4
 800fc78:	6011      	str	r1, [r2, #0]
 800fc7a:	e7da      	b.n	800fc32 <_free_r+0x26>
 800fc7c:	d902      	bls.n	800fc84 <_free_r+0x78>
 800fc7e:	230c      	movs	r3, #12
 800fc80:	6003      	str	r3, [r0, #0]
 800fc82:	e7d6      	b.n	800fc32 <_free_r+0x26>
 800fc84:	6825      	ldr	r5, [r4, #0]
 800fc86:	1961      	adds	r1, r4, r5
 800fc88:	428b      	cmp	r3, r1
 800fc8a:	bf04      	itt	eq
 800fc8c:	6819      	ldreq	r1, [r3, #0]
 800fc8e:	685b      	ldreq	r3, [r3, #4]
 800fc90:	6063      	str	r3, [r4, #4]
 800fc92:	bf04      	itt	eq
 800fc94:	1949      	addeq	r1, r1, r5
 800fc96:	6021      	streq	r1, [r4, #0]
 800fc98:	6054      	str	r4, [r2, #4]
 800fc9a:	e7ca      	b.n	800fc32 <_free_r+0x26>
 800fc9c:	b003      	add	sp, #12
 800fc9e:	bd30      	pop	{r4, r5, pc}
 800fca0:	2000638c 	.word	0x2000638c

0800fca4 <sbrk_aligned>:
 800fca4:	b570      	push	{r4, r5, r6, lr}
 800fca6:	4e0e      	ldr	r6, [pc, #56]	; (800fce0 <sbrk_aligned+0x3c>)
 800fca8:	460c      	mov	r4, r1
 800fcaa:	6831      	ldr	r1, [r6, #0]
 800fcac:	4605      	mov	r5, r0
 800fcae:	b911      	cbnz	r1, 800fcb6 <sbrk_aligned+0x12>
 800fcb0:	f000 fcf6 	bl	80106a0 <_sbrk_r>
 800fcb4:	6030      	str	r0, [r6, #0]
 800fcb6:	4621      	mov	r1, r4
 800fcb8:	4628      	mov	r0, r5
 800fcba:	f000 fcf1 	bl	80106a0 <_sbrk_r>
 800fcbe:	1c43      	adds	r3, r0, #1
 800fcc0:	d00a      	beq.n	800fcd8 <sbrk_aligned+0x34>
 800fcc2:	1cc4      	adds	r4, r0, #3
 800fcc4:	f024 0403 	bic.w	r4, r4, #3
 800fcc8:	42a0      	cmp	r0, r4
 800fcca:	d007      	beq.n	800fcdc <sbrk_aligned+0x38>
 800fccc:	1a21      	subs	r1, r4, r0
 800fcce:	4628      	mov	r0, r5
 800fcd0:	f000 fce6 	bl	80106a0 <_sbrk_r>
 800fcd4:	3001      	adds	r0, #1
 800fcd6:	d101      	bne.n	800fcdc <sbrk_aligned+0x38>
 800fcd8:	f04f 34ff 	mov.w	r4, #4294967295
 800fcdc:	4620      	mov	r0, r4
 800fcde:	bd70      	pop	{r4, r5, r6, pc}
 800fce0:	20006390 	.word	0x20006390

0800fce4 <_malloc_r>:
 800fce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fce8:	1ccd      	adds	r5, r1, #3
 800fcea:	f025 0503 	bic.w	r5, r5, #3
 800fcee:	3508      	adds	r5, #8
 800fcf0:	2d0c      	cmp	r5, #12
 800fcf2:	bf38      	it	cc
 800fcf4:	250c      	movcc	r5, #12
 800fcf6:	2d00      	cmp	r5, #0
 800fcf8:	4607      	mov	r7, r0
 800fcfa:	db01      	blt.n	800fd00 <_malloc_r+0x1c>
 800fcfc:	42a9      	cmp	r1, r5
 800fcfe:	d905      	bls.n	800fd0c <_malloc_r+0x28>
 800fd00:	230c      	movs	r3, #12
 800fd02:	603b      	str	r3, [r7, #0]
 800fd04:	2600      	movs	r6, #0
 800fd06:	4630      	mov	r0, r6
 800fd08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd0c:	4e2e      	ldr	r6, [pc, #184]	; (800fdc8 <_malloc_r+0xe4>)
 800fd0e:	f001 fb99 	bl	8011444 <__malloc_lock>
 800fd12:	6833      	ldr	r3, [r6, #0]
 800fd14:	461c      	mov	r4, r3
 800fd16:	bb34      	cbnz	r4, 800fd66 <_malloc_r+0x82>
 800fd18:	4629      	mov	r1, r5
 800fd1a:	4638      	mov	r0, r7
 800fd1c:	f7ff ffc2 	bl	800fca4 <sbrk_aligned>
 800fd20:	1c43      	adds	r3, r0, #1
 800fd22:	4604      	mov	r4, r0
 800fd24:	d14d      	bne.n	800fdc2 <_malloc_r+0xde>
 800fd26:	6834      	ldr	r4, [r6, #0]
 800fd28:	4626      	mov	r6, r4
 800fd2a:	2e00      	cmp	r6, #0
 800fd2c:	d140      	bne.n	800fdb0 <_malloc_r+0xcc>
 800fd2e:	6823      	ldr	r3, [r4, #0]
 800fd30:	4631      	mov	r1, r6
 800fd32:	4638      	mov	r0, r7
 800fd34:	eb04 0803 	add.w	r8, r4, r3
 800fd38:	f000 fcb2 	bl	80106a0 <_sbrk_r>
 800fd3c:	4580      	cmp	r8, r0
 800fd3e:	d13a      	bne.n	800fdb6 <_malloc_r+0xd2>
 800fd40:	6821      	ldr	r1, [r4, #0]
 800fd42:	3503      	adds	r5, #3
 800fd44:	1a6d      	subs	r5, r5, r1
 800fd46:	f025 0503 	bic.w	r5, r5, #3
 800fd4a:	3508      	adds	r5, #8
 800fd4c:	2d0c      	cmp	r5, #12
 800fd4e:	bf38      	it	cc
 800fd50:	250c      	movcc	r5, #12
 800fd52:	4629      	mov	r1, r5
 800fd54:	4638      	mov	r0, r7
 800fd56:	f7ff ffa5 	bl	800fca4 <sbrk_aligned>
 800fd5a:	3001      	adds	r0, #1
 800fd5c:	d02b      	beq.n	800fdb6 <_malloc_r+0xd2>
 800fd5e:	6823      	ldr	r3, [r4, #0]
 800fd60:	442b      	add	r3, r5
 800fd62:	6023      	str	r3, [r4, #0]
 800fd64:	e00e      	b.n	800fd84 <_malloc_r+0xa0>
 800fd66:	6822      	ldr	r2, [r4, #0]
 800fd68:	1b52      	subs	r2, r2, r5
 800fd6a:	d41e      	bmi.n	800fdaa <_malloc_r+0xc6>
 800fd6c:	2a0b      	cmp	r2, #11
 800fd6e:	d916      	bls.n	800fd9e <_malloc_r+0xba>
 800fd70:	1961      	adds	r1, r4, r5
 800fd72:	42a3      	cmp	r3, r4
 800fd74:	6025      	str	r5, [r4, #0]
 800fd76:	bf18      	it	ne
 800fd78:	6059      	strne	r1, [r3, #4]
 800fd7a:	6863      	ldr	r3, [r4, #4]
 800fd7c:	bf08      	it	eq
 800fd7e:	6031      	streq	r1, [r6, #0]
 800fd80:	5162      	str	r2, [r4, r5]
 800fd82:	604b      	str	r3, [r1, #4]
 800fd84:	4638      	mov	r0, r7
 800fd86:	f104 060b 	add.w	r6, r4, #11
 800fd8a:	f001 fb61 	bl	8011450 <__malloc_unlock>
 800fd8e:	f026 0607 	bic.w	r6, r6, #7
 800fd92:	1d23      	adds	r3, r4, #4
 800fd94:	1af2      	subs	r2, r6, r3
 800fd96:	d0b6      	beq.n	800fd06 <_malloc_r+0x22>
 800fd98:	1b9b      	subs	r3, r3, r6
 800fd9a:	50a3      	str	r3, [r4, r2]
 800fd9c:	e7b3      	b.n	800fd06 <_malloc_r+0x22>
 800fd9e:	6862      	ldr	r2, [r4, #4]
 800fda0:	42a3      	cmp	r3, r4
 800fda2:	bf0c      	ite	eq
 800fda4:	6032      	streq	r2, [r6, #0]
 800fda6:	605a      	strne	r2, [r3, #4]
 800fda8:	e7ec      	b.n	800fd84 <_malloc_r+0xa0>
 800fdaa:	4623      	mov	r3, r4
 800fdac:	6864      	ldr	r4, [r4, #4]
 800fdae:	e7b2      	b.n	800fd16 <_malloc_r+0x32>
 800fdb0:	4634      	mov	r4, r6
 800fdb2:	6876      	ldr	r6, [r6, #4]
 800fdb4:	e7b9      	b.n	800fd2a <_malloc_r+0x46>
 800fdb6:	230c      	movs	r3, #12
 800fdb8:	603b      	str	r3, [r7, #0]
 800fdba:	4638      	mov	r0, r7
 800fdbc:	f001 fb48 	bl	8011450 <__malloc_unlock>
 800fdc0:	e7a1      	b.n	800fd06 <_malloc_r+0x22>
 800fdc2:	6025      	str	r5, [r4, #0]
 800fdc4:	e7de      	b.n	800fd84 <_malloc_r+0xa0>
 800fdc6:	bf00      	nop
 800fdc8:	2000638c 	.word	0x2000638c

0800fdcc <__cvt>:
 800fdcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fdd0:	ec55 4b10 	vmov	r4, r5, d0
 800fdd4:	2d00      	cmp	r5, #0
 800fdd6:	460e      	mov	r6, r1
 800fdd8:	4619      	mov	r1, r3
 800fdda:	462b      	mov	r3, r5
 800fddc:	bfbb      	ittet	lt
 800fdde:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800fde2:	461d      	movlt	r5, r3
 800fde4:	2300      	movge	r3, #0
 800fde6:	232d      	movlt	r3, #45	; 0x2d
 800fde8:	700b      	strb	r3, [r1, #0]
 800fdea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fdec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800fdf0:	4691      	mov	r9, r2
 800fdf2:	f023 0820 	bic.w	r8, r3, #32
 800fdf6:	bfbc      	itt	lt
 800fdf8:	4622      	movlt	r2, r4
 800fdfa:	4614      	movlt	r4, r2
 800fdfc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fe00:	d005      	beq.n	800fe0e <__cvt+0x42>
 800fe02:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800fe06:	d100      	bne.n	800fe0a <__cvt+0x3e>
 800fe08:	3601      	adds	r6, #1
 800fe0a:	2102      	movs	r1, #2
 800fe0c:	e000      	b.n	800fe10 <__cvt+0x44>
 800fe0e:	2103      	movs	r1, #3
 800fe10:	ab03      	add	r3, sp, #12
 800fe12:	9301      	str	r3, [sp, #4]
 800fe14:	ab02      	add	r3, sp, #8
 800fe16:	9300      	str	r3, [sp, #0]
 800fe18:	ec45 4b10 	vmov	d0, r4, r5
 800fe1c:	4653      	mov	r3, sl
 800fe1e:	4632      	mov	r2, r6
 800fe20:	f000 fd1e 	bl	8010860 <_dtoa_r>
 800fe24:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800fe28:	4607      	mov	r7, r0
 800fe2a:	d102      	bne.n	800fe32 <__cvt+0x66>
 800fe2c:	f019 0f01 	tst.w	r9, #1
 800fe30:	d022      	beq.n	800fe78 <__cvt+0xac>
 800fe32:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fe36:	eb07 0906 	add.w	r9, r7, r6
 800fe3a:	d110      	bne.n	800fe5e <__cvt+0x92>
 800fe3c:	783b      	ldrb	r3, [r7, #0]
 800fe3e:	2b30      	cmp	r3, #48	; 0x30
 800fe40:	d10a      	bne.n	800fe58 <__cvt+0x8c>
 800fe42:	2200      	movs	r2, #0
 800fe44:	2300      	movs	r3, #0
 800fe46:	4620      	mov	r0, r4
 800fe48:	4629      	mov	r1, r5
 800fe4a:	f7f0 fe55 	bl	8000af8 <__aeabi_dcmpeq>
 800fe4e:	b918      	cbnz	r0, 800fe58 <__cvt+0x8c>
 800fe50:	f1c6 0601 	rsb	r6, r6, #1
 800fe54:	f8ca 6000 	str.w	r6, [sl]
 800fe58:	f8da 3000 	ldr.w	r3, [sl]
 800fe5c:	4499      	add	r9, r3
 800fe5e:	2200      	movs	r2, #0
 800fe60:	2300      	movs	r3, #0
 800fe62:	4620      	mov	r0, r4
 800fe64:	4629      	mov	r1, r5
 800fe66:	f7f0 fe47 	bl	8000af8 <__aeabi_dcmpeq>
 800fe6a:	b108      	cbz	r0, 800fe70 <__cvt+0xa4>
 800fe6c:	f8cd 900c 	str.w	r9, [sp, #12]
 800fe70:	2230      	movs	r2, #48	; 0x30
 800fe72:	9b03      	ldr	r3, [sp, #12]
 800fe74:	454b      	cmp	r3, r9
 800fe76:	d307      	bcc.n	800fe88 <__cvt+0xbc>
 800fe78:	9b03      	ldr	r3, [sp, #12]
 800fe7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fe7c:	1bdb      	subs	r3, r3, r7
 800fe7e:	4638      	mov	r0, r7
 800fe80:	6013      	str	r3, [r2, #0]
 800fe82:	b004      	add	sp, #16
 800fe84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe88:	1c59      	adds	r1, r3, #1
 800fe8a:	9103      	str	r1, [sp, #12]
 800fe8c:	701a      	strb	r2, [r3, #0]
 800fe8e:	e7f0      	b.n	800fe72 <__cvt+0xa6>

0800fe90 <__exponent>:
 800fe90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fe92:	4603      	mov	r3, r0
 800fe94:	2900      	cmp	r1, #0
 800fe96:	bfb8      	it	lt
 800fe98:	4249      	neglt	r1, r1
 800fe9a:	f803 2b02 	strb.w	r2, [r3], #2
 800fe9e:	bfb4      	ite	lt
 800fea0:	222d      	movlt	r2, #45	; 0x2d
 800fea2:	222b      	movge	r2, #43	; 0x2b
 800fea4:	2909      	cmp	r1, #9
 800fea6:	7042      	strb	r2, [r0, #1]
 800fea8:	dd2a      	ble.n	800ff00 <__exponent+0x70>
 800feaa:	f10d 0407 	add.w	r4, sp, #7
 800feae:	46a4      	mov	ip, r4
 800feb0:	270a      	movs	r7, #10
 800feb2:	46a6      	mov	lr, r4
 800feb4:	460a      	mov	r2, r1
 800feb6:	fb91 f6f7 	sdiv	r6, r1, r7
 800feba:	fb07 1516 	mls	r5, r7, r6, r1
 800febe:	3530      	adds	r5, #48	; 0x30
 800fec0:	2a63      	cmp	r2, #99	; 0x63
 800fec2:	f104 34ff 	add.w	r4, r4, #4294967295
 800fec6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800feca:	4631      	mov	r1, r6
 800fecc:	dcf1      	bgt.n	800feb2 <__exponent+0x22>
 800fece:	3130      	adds	r1, #48	; 0x30
 800fed0:	f1ae 0502 	sub.w	r5, lr, #2
 800fed4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800fed8:	1c44      	adds	r4, r0, #1
 800feda:	4629      	mov	r1, r5
 800fedc:	4561      	cmp	r1, ip
 800fede:	d30a      	bcc.n	800fef6 <__exponent+0x66>
 800fee0:	f10d 0209 	add.w	r2, sp, #9
 800fee4:	eba2 020e 	sub.w	r2, r2, lr
 800fee8:	4565      	cmp	r5, ip
 800feea:	bf88      	it	hi
 800feec:	2200      	movhi	r2, #0
 800feee:	4413      	add	r3, r2
 800fef0:	1a18      	subs	r0, r3, r0
 800fef2:	b003      	add	sp, #12
 800fef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fef6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fefa:	f804 2f01 	strb.w	r2, [r4, #1]!
 800fefe:	e7ed      	b.n	800fedc <__exponent+0x4c>
 800ff00:	2330      	movs	r3, #48	; 0x30
 800ff02:	3130      	adds	r1, #48	; 0x30
 800ff04:	7083      	strb	r3, [r0, #2]
 800ff06:	70c1      	strb	r1, [r0, #3]
 800ff08:	1d03      	adds	r3, r0, #4
 800ff0a:	e7f1      	b.n	800fef0 <__exponent+0x60>

0800ff0c <_printf_float>:
 800ff0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff10:	ed2d 8b02 	vpush	{d8}
 800ff14:	b08d      	sub	sp, #52	; 0x34
 800ff16:	460c      	mov	r4, r1
 800ff18:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ff1c:	4616      	mov	r6, r2
 800ff1e:	461f      	mov	r7, r3
 800ff20:	4605      	mov	r5, r0
 800ff22:	f001 fa8b 	bl	801143c <_localeconv_r>
 800ff26:	f8d0 a000 	ldr.w	sl, [r0]
 800ff2a:	4650      	mov	r0, sl
 800ff2c:	f7f0 f968 	bl	8000200 <strlen>
 800ff30:	2300      	movs	r3, #0
 800ff32:	930a      	str	r3, [sp, #40]	; 0x28
 800ff34:	6823      	ldr	r3, [r4, #0]
 800ff36:	9305      	str	r3, [sp, #20]
 800ff38:	f8d8 3000 	ldr.w	r3, [r8]
 800ff3c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ff40:	3307      	adds	r3, #7
 800ff42:	f023 0307 	bic.w	r3, r3, #7
 800ff46:	f103 0208 	add.w	r2, r3, #8
 800ff4a:	f8c8 2000 	str.w	r2, [r8]
 800ff4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff52:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ff56:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ff5a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ff5e:	9307      	str	r3, [sp, #28]
 800ff60:	f8cd 8018 	str.w	r8, [sp, #24]
 800ff64:	ee08 0a10 	vmov	s16, r0
 800ff68:	4b9f      	ldr	r3, [pc, #636]	; (80101e8 <_printf_float+0x2dc>)
 800ff6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ff6e:	f04f 32ff 	mov.w	r2, #4294967295
 800ff72:	f7f0 fdf3 	bl	8000b5c <__aeabi_dcmpun>
 800ff76:	bb88      	cbnz	r0, 800ffdc <_printf_float+0xd0>
 800ff78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ff7c:	4b9a      	ldr	r3, [pc, #616]	; (80101e8 <_printf_float+0x2dc>)
 800ff7e:	f04f 32ff 	mov.w	r2, #4294967295
 800ff82:	f7f0 fdcd 	bl	8000b20 <__aeabi_dcmple>
 800ff86:	bb48      	cbnz	r0, 800ffdc <_printf_float+0xd0>
 800ff88:	2200      	movs	r2, #0
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	4640      	mov	r0, r8
 800ff8e:	4649      	mov	r1, r9
 800ff90:	f7f0 fdbc 	bl	8000b0c <__aeabi_dcmplt>
 800ff94:	b110      	cbz	r0, 800ff9c <_printf_float+0x90>
 800ff96:	232d      	movs	r3, #45	; 0x2d
 800ff98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ff9c:	4b93      	ldr	r3, [pc, #588]	; (80101ec <_printf_float+0x2e0>)
 800ff9e:	4894      	ldr	r0, [pc, #592]	; (80101f0 <_printf_float+0x2e4>)
 800ffa0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ffa4:	bf94      	ite	ls
 800ffa6:	4698      	movls	r8, r3
 800ffa8:	4680      	movhi	r8, r0
 800ffaa:	2303      	movs	r3, #3
 800ffac:	6123      	str	r3, [r4, #16]
 800ffae:	9b05      	ldr	r3, [sp, #20]
 800ffb0:	f023 0204 	bic.w	r2, r3, #4
 800ffb4:	6022      	str	r2, [r4, #0]
 800ffb6:	f04f 0900 	mov.w	r9, #0
 800ffba:	9700      	str	r7, [sp, #0]
 800ffbc:	4633      	mov	r3, r6
 800ffbe:	aa0b      	add	r2, sp, #44	; 0x2c
 800ffc0:	4621      	mov	r1, r4
 800ffc2:	4628      	mov	r0, r5
 800ffc4:	f000 f9d8 	bl	8010378 <_printf_common>
 800ffc8:	3001      	adds	r0, #1
 800ffca:	f040 8090 	bne.w	80100ee <_printf_float+0x1e2>
 800ffce:	f04f 30ff 	mov.w	r0, #4294967295
 800ffd2:	b00d      	add	sp, #52	; 0x34
 800ffd4:	ecbd 8b02 	vpop	{d8}
 800ffd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffdc:	4642      	mov	r2, r8
 800ffde:	464b      	mov	r3, r9
 800ffe0:	4640      	mov	r0, r8
 800ffe2:	4649      	mov	r1, r9
 800ffe4:	f7f0 fdba 	bl	8000b5c <__aeabi_dcmpun>
 800ffe8:	b140      	cbz	r0, 800fffc <_printf_float+0xf0>
 800ffea:	464b      	mov	r3, r9
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	bfbc      	itt	lt
 800fff0:	232d      	movlt	r3, #45	; 0x2d
 800fff2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800fff6:	487f      	ldr	r0, [pc, #508]	; (80101f4 <_printf_float+0x2e8>)
 800fff8:	4b7f      	ldr	r3, [pc, #508]	; (80101f8 <_printf_float+0x2ec>)
 800fffa:	e7d1      	b.n	800ffa0 <_printf_float+0x94>
 800fffc:	6863      	ldr	r3, [r4, #4]
 800fffe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8010002:	9206      	str	r2, [sp, #24]
 8010004:	1c5a      	adds	r2, r3, #1
 8010006:	d13f      	bne.n	8010088 <_printf_float+0x17c>
 8010008:	2306      	movs	r3, #6
 801000a:	6063      	str	r3, [r4, #4]
 801000c:	9b05      	ldr	r3, [sp, #20]
 801000e:	6861      	ldr	r1, [r4, #4]
 8010010:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8010014:	2300      	movs	r3, #0
 8010016:	9303      	str	r3, [sp, #12]
 8010018:	ab0a      	add	r3, sp, #40	; 0x28
 801001a:	e9cd b301 	strd	fp, r3, [sp, #4]
 801001e:	ab09      	add	r3, sp, #36	; 0x24
 8010020:	ec49 8b10 	vmov	d0, r8, r9
 8010024:	9300      	str	r3, [sp, #0]
 8010026:	6022      	str	r2, [r4, #0]
 8010028:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801002c:	4628      	mov	r0, r5
 801002e:	f7ff fecd 	bl	800fdcc <__cvt>
 8010032:	9b06      	ldr	r3, [sp, #24]
 8010034:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010036:	2b47      	cmp	r3, #71	; 0x47
 8010038:	4680      	mov	r8, r0
 801003a:	d108      	bne.n	801004e <_printf_float+0x142>
 801003c:	1cc8      	adds	r0, r1, #3
 801003e:	db02      	blt.n	8010046 <_printf_float+0x13a>
 8010040:	6863      	ldr	r3, [r4, #4]
 8010042:	4299      	cmp	r1, r3
 8010044:	dd41      	ble.n	80100ca <_printf_float+0x1be>
 8010046:	f1ab 0b02 	sub.w	fp, fp, #2
 801004a:	fa5f fb8b 	uxtb.w	fp, fp
 801004e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010052:	d820      	bhi.n	8010096 <_printf_float+0x18a>
 8010054:	3901      	subs	r1, #1
 8010056:	465a      	mov	r2, fp
 8010058:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801005c:	9109      	str	r1, [sp, #36]	; 0x24
 801005e:	f7ff ff17 	bl	800fe90 <__exponent>
 8010062:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010064:	1813      	adds	r3, r2, r0
 8010066:	2a01      	cmp	r2, #1
 8010068:	4681      	mov	r9, r0
 801006a:	6123      	str	r3, [r4, #16]
 801006c:	dc02      	bgt.n	8010074 <_printf_float+0x168>
 801006e:	6822      	ldr	r2, [r4, #0]
 8010070:	07d2      	lsls	r2, r2, #31
 8010072:	d501      	bpl.n	8010078 <_printf_float+0x16c>
 8010074:	3301      	adds	r3, #1
 8010076:	6123      	str	r3, [r4, #16]
 8010078:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801007c:	2b00      	cmp	r3, #0
 801007e:	d09c      	beq.n	800ffba <_printf_float+0xae>
 8010080:	232d      	movs	r3, #45	; 0x2d
 8010082:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010086:	e798      	b.n	800ffba <_printf_float+0xae>
 8010088:	9a06      	ldr	r2, [sp, #24]
 801008a:	2a47      	cmp	r2, #71	; 0x47
 801008c:	d1be      	bne.n	801000c <_printf_float+0x100>
 801008e:	2b00      	cmp	r3, #0
 8010090:	d1bc      	bne.n	801000c <_printf_float+0x100>
 8010092:	2301      	movs	r3, #1
 8010094:	e7b9      	b.n	801000a <_printf_float+0xfe>
 8010096:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801009a:	d118      	bne.n	80100ce <_printf_float+0x1c2>
 801009c:	2900      	cmp	r1, #0
 801009e:	6863      	ldr	r3, [r4, #4]
 80100a0:	dd0b      	ble.n	80100ba <_printf_float+0x1ae>
 80100a2:	6121      	str	r1, [r4, #16]
 80100a4:	b913      	cbnz	r3, 80100ac <_printf_float+0x1a0>
 80100a6:	6822      	ldr	r2, [r4, #0]
 80100a8:	07d0      	lsls	r0, r2, #31
 80100aa:	d502      	bpl.n	80100b2 <_printf_float+0x1a6>
 80100ac:	3301      	adds	r3, #1
 80100ae:	440b      	add	r3, r1
 80100b0:	6123      	str	r3, [r4, #16]
 80100b2:	65a1      	str	r1, [r4, #88]	; 0x58
 80100b4:	f04f 0900 	mov.w	r9, #0
 80100b8:	e7de      	b.n	8010078 <_printf_float+0x16c>
 80100ba:	b913      	cbnz	r3, 80100c2 <_printf_float+0x1b6>
 80100bc:	6822      	ldr	r2, [r4, #0]
 80100be:	07d2      	lsls	r2, r2, #31
 80100c0:	d501      	bpl.n	80100c6 <_printf_float+0x1ba>
 80100c2:	3302      	adds	r3, #2
 80100c4:	e7f4      	b.n	80100b0 <_printf_float+0x1a4>
 80100c6:	2301      	movs	r3, #1
 80100c8:	e7f2      	b.n	80100b0 <_printf_float+0x1a4>
 80100ca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80100ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80100d0:	4299      	cmp	r1, r3
 80100d2:	db05      	blt.n	80100e0 <_printf_float+0x1d4>
 80100d4:	6823      	ldr	r3, [r4, #0]
 80100d6:	6121      	str	r1, [r4, #16]
 80100d8:	07d8      	lsls	r0, r3, #31
 80100da:	d5ea      	bpl.n	80100b2 <_printf_float+0x1a6>
 80100dc:	1c4b      	adds	r3, r1, #1
 80100de:	e7e7      	b.n	80100b0 <_printf_float+0x1a4>
 80100e0:	2900      	cmp	r1, #0
 80100e2:	bfd4      	ite	le
 80100e4:	f1c1 0202 	rsble	r2, r1, #2
 80100e8:	2201      	movgt	r2, #1
 80100ea:	4413      	add	r3, r2
 80100ec:	e7e0      	b.n	80100b0 <_printf_float+0x1a4>
 80100ee:	6823      	ldr	r3, [r4, #0]
 80100f0:	055a      	lsls	r2, r3, #21
 80100f2:	d407      	bmi.n	8010104 <_printf_float+0x1f8>
 80100f4:	6923      	ldr	r3, [r4, #16]
 80100f6:	4642      	mov	r2, r8
 80100f8:	4631      	mov	r1, r6
 80100fa:	4628      	mov	r0, r5
 80100fc:	47b8      	blx	r7
 80100fe:	3001      	adds	r0, #1
 8010100:	d12c      	bne.n	801015c <_printf_float+0x250>
 8010102:	e764      	b.n	800ffce <_printf_float+0xc2>
 8010104:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010108:	f240 80e0 	bls.w	80102cc <_printf_float+0x3c0>
 801010c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010110:	2200      	movs	r2, #0
 8010112:	2300      	movs	r3, #0
 8010114:	f7f0 fcf0 	bl	8000af8 <__aeabi_dcmpeq>
 8010118:	2800      	cmp	r0, #0
 801011a:	d034      	beq.n	8010186 <_printf_float+0x27a>
 801011c:	4a37      	ldr	r2, [pc, #220]	; (80101fc <_printf_float+0x2f0>)
 801011e:	2301      	movs	r3, #1
 8010120:	4631      	mov	r1, r6
 8010122:	4628      	mov	r0, r5
 8010124:	47b8      	blx	r7
 8010126:	3001      	adds	r0, #1
 8010128:	f43f af51 	beq.w	800ffce <_printf_float+0xc2>
 801012c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010130:	429a      	cmp	r2, r3
 8010132:	db02      	blt.n	801013a <_printf_float+0x22e>
 8010134:	6823      	ldr	r3, [r4, #0]
 8010136:	07d8      	lsls	r0, r3, #31
 8010138:	d510      	bpl.n	801015c <_printf_float+0x250>
 801013a:	ee18 3a10 	vmov	r3, s16
 801013e:	4652      	mov	r2, sl
 8010140:	4631      	mov	r1, r6
 8010142:	4628      	mov	r0, r5
 8010144:	47b8      	blx	r7
 8010146:	3001      	adds	r0, #1
 8010148:	f43f af41 	beq.w	800ffce <_printf_float+0xc2>
 801014c:	f04f 0800 	mov.w	r8, #0
 8010150:	f104 091a 	add.w	r9, r4, #26
 8010154:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010156:	3b01      	subs	r3, #1
 8010158:	4543      	cmp	r3, r8
 801015a:	dc09      	bgt.n	8010170 <_printf_float+0x264>
 801015c:	6823      	ldr	r3, [r4, #0]
 801015e:	079b      	lsls	r3, r3, #30
 8010160:	f100 8105 	bmi.w	801036e <_printf_float+0x462>
 8010164:	68e0      	ldr	r0, [r4, #12]
 8010166:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010168:	4298      	cmp	r0, r3
 801016a:	bfb8      	it	lt
 801016c:	4618      	movlt	r0, r3
 801016e:	e730      	b.n	800ffd2 <_printf_float+0xc6>
 8010170:	2301      	movs	r3, #1
 8010172:	464a      	mov	r2, r9
 8010174:	4631      	mov	r1, r6
 8010176:	4628      	mov	r0, r5
 8010178:	47b8      	blx	r7
 801017a:	3001      	adds	r0, #1
 801017c:	f43f af27 	beq.w	800ffce <_printf_float+0xc2>
 8010180:	f108 0801 	add.w	r8, r8, #1
 8010184:	e7e6      	b.n	8010154 <_printf_float+0x248>
 8010186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010188:	2b00      	cmp	r3, #0
 801018a:	dc39      	bgt.n	8010200 <_printf_float+0x2f4>
 801018c:	4a1b      	ldr	r2, [pc, #108]	; (80101fc <_printf_float+0x2f0>)
 801018e:	2301      	movs	r3, #1
 8010190:	4631      	mov	r1, r6
 8010192:	4628      	mov	r0, r5
 8010194:	47b8      	blx	r7
 8010196:	3001      	adds	r0, #1
 8010198:	f43f af19 	beq.w	800ffce <_printf_float+0xc2>
 801019c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80101a0:	4313      	orrs	r3, r2
 80101a2:	d102      	bne.n	80101aa <_printf_float+0x29e>
 80101a4:	6823      	ldr	r3, [r4, #0]
 80101a6:	07d9      	lsls	r1, r3, #31
 80101a8:	d5d8      	bpl.n	801015c <_printf_float+0x250>
 80101aa:	ee18 3a10 	vmov	r3, s16
 80101ae:	4652      	mov	r2, sl
 80101b0:	4631      	mov	r1, r6
 80101b2:	4628      	mov	r0, r5
 80101b4:	47b8      	blx	r7
 80101b6:	3001      	adds	r0, #1
 80101b8:	f43f af09 	beq.w	800ffce <_printf_float+0xc2>
 80101bc:	f04f 0900 	mov.w	r9, #0
 80101c0:	f104 0a1a 	add.w	sl, r4, #26
 80101c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80101c6:	425b      	negs	r3, r3
 80101c8:	454b      	cmp	r3, r9
 80101ca:	dc01      	bgt.n	80101d0 <_printf_float+0x2c4>
 80101cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80101ce:	e792      	b.n	80100f6 <_printf_float+0x1ea>
 80101d0:	2301      	movs	r3, #1
 80101d2:	4652      	mov	r2, sl
 80101d4:	4631      	mov	r1, r6
 80101d6:	4628      	mov	r0, r5
 80101d8:	47b8      	blx	r7
 80101da:	3001      	adds	r0, #1
 80101dc:	f43f aef7 	beq.w	800ffce <_printf_float+0xc2>
 80101e0:	f109 0901 	add.w	r9, r9, #1
 80101e4:	e7ee      	b.n	80101c4 <_printf_float+0x2b8>
 80101e6:	bf00      	nop
 80101e8:	7fefffff 	.word	0x7fefffff
 80101ec:	08014578 	.word	0x08014578
 80101f0:	0801457c 	.word	0x0801457c
 80101f4:	08014584 	.word	0x08014584
 80101f8:	08014580 	.word	0x08014580
 80101fc:	08014588 	.word	0x08014588
 8010200:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010202:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010204:	429a      	cmp	r2, r3
 8010206:	bfa8      	it	ge
 8010208:	461a      	movge	r2, r3
 801020a:	2a00      	cmp	r2, #0
 801020c:	4691      	mov	r9, r2
 801020e:	dc37      	bgt.n	8010280 <_printf_float+0x374>
 8010210:	f04f 0b00 	mov.w	fp, #0
 8010214:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010218:	f104 021a 	add.w	r2, r4, #26
 801021c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801021e:	9305      	str	r3, [sp, #20]
 8010220:	eba3 0309 	sub.w	r3, r3, r9
 8010224:	455b      	cmp	r3, fp
 8010226:	dc33      	bgt.n	8010290 <_printf_float+0x384>
 8010228:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801022c:	429a      	cmp	r2, r3
 801022e:	db3b      	blt.n	80102a8 <_printf_float+0x39c>
 8010230:	6823      	ldr	r3, [r4, #0]
 8010232:	07da      	lsls	r2, r3, #31
 8010234:	d438      	bmi.n	80102a8 <_printf_float+0x39c>
 8010236:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010238:	9a05      	ldr	r2, [sp, #20]
 801023a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801023c:	1a9a      	subs	r2, r3, r2
 801023e:	eba3 0901 	sub.w	r9, r3, r1
 8010242:	4591      	cmp	r9, r2
 8010244:	bfa8      	it	ge
 8010246:	4691      	movge	r9, r2
 8010248:	f1b9 0f00 	cmp.w	r9, #0
 801024c:	dc35      	bgt.n	80102ba <_printf_float+0x3ae>
 801024e:	f04f 0800 	mov.w	r8, #0
 8010252:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010256:	f104 0a1a 	add.w	sl, r4, #26
 801025a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801025e:	1a9b      	subs	r3, r3, r2
 8010260:	eba3 0309 	sub.w	r3, r3, r9
 8010264:	4543      	cmp	r3, r8
 8010266:	f77f af79 	ble.w	801015c <_printf_float+0x250>
 801026a:	2301      	movs	r3, #1
 801026c:	4652      	mov	r2, sl
 801026e:	4631      	mov	r1, r6
 8010270:	4628      	mov	r0, r5
 8010272:	47b8      	blx	r7
 8010274:	3001      	adds	r0, #1
 8010276:	f43f aeaa 	beq.w	800ffce <_printf_float+0xc2>
 801027a:	f108 0801 	add.w	r8, r8, #1
 801027e:	e7ec      	b.n	801025a <_printf_float+0x34e>
 8010280:	4613      	mov	r3, r2
 8010282:	4631      	mov	r1, r6
 8010284:	4642      	mov	r2, r8
 8010286:	4628      	mov	r0, r5
 8010288:	47b8      	blx	r7
 801028a:	3001      	adds	r0, #1
 801028c:	d1c0      	bne.n	8010210 <_printf_float+0x304>
 801028e:	e69e      	b.n	800ffce <_printf_float+0xc2>
 8010290:	2301      	movs	r3, #1
 8010292:	4631      	mov	r1, r6
 8010294:	4628      	mov	r0, r5
 8010296:	9205      	str	r2, [sp, #20]
 8010298:	47b8      	blx	r7
 801029a:	3001      	adds	r0, #1
 801029c:	f43f ae97 	beq.w	800ffce <_printf_float+0xc2>
 80102a0:	9a05      	ldr	r2, [sp, #20]
 80102a2:	f10b 0b01 	add.w	fp, fp, #1
 80102a6:	e7b9      	b.n	801021c <_printf_float+0x310>
 80102a8:	ee18 3a10 	vmov	r3, s16
 80102ac:	4652      	mov	r2, sl
 80102ae:	4631      	mov	r1, r6
 80102b0:	4628      	mov	r0, r5
 80102b2:	47b8      	blx	r7
 80102b4:	3001      	adds	r0, #1
 80102b6:	d1be      	bne.n	8010236 <_printf_float+0x32a>
 80102b8:	e689      	b.n	800ffce <_printf_float+0xc2>
 80102ba:	9a05      	ldr	r2, [sp, #20]
 80102bc:	464b      	mov	r3, r9
 80102be:	4442      	add	r2, r8
 80102c0:	4631      	mov	r1, r6
 80102c2:	4628      	mov	r0, r5
 80102c4:	47b8      	blx	r7
 80102c6:	3001      	adds	r0, #1
 80102c8:	d1c1      	bne.n	801024e <_printf_float+0x342>
 80102ca:	e680      	b.n	800ffce <_printf_float+0xc2>
 80102cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80102ce:	2a01      	cmp	r2, #1
 80102d0:	dc01      	bgt.n	80102d6 <_printf_float+0x3ca>
 80102d2:	07db      	lsls	r3, r3, #31
 80102d4:	d538      	bpl.n	8010348 <_printf_float+0x43c>
 80102d6:	2301      	movs	r3, #1
 80102d8:	4642      	mov	r2, r8
 80102da:	4631      	mov	r1, r6
 80102dc:	4628      	mov	r0, r5
 80102de:	47b8      	blx	r7
 80102e0:	3001      	adds	r0, #1
 80102e2:	f43f ae74 	beq.w	800ffce <_printf_float+0xc2>
 80102e6:	ee18 3a10 	vmov	r3, s16
 80102ea:	4652      	mov	r2, sl
 80102ec:	4631      	mov	r1, r6
 80102ee:	4628      	mov	r0, r5
 80102f0:	47b8      	blx	r7
 80102f2:	3001      	adds	r0, #1
 80102f4:	f43f ae6b 	beq.w	800ffce <_printf_float+0xc2>
 80102f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80102fc:	2200      	movs	r2, #0
 80102fe:	2300      	movs	r3, #0
 8010300:	f7f0 fbfa 	bl	8000af8 <__aeabi_dcmpeq>
 8010304:	b9d8      	cbnz	r0, 801033e <_printf_float+0x432>
 8010306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010308:	f108 0201 	add.w	r2, r8, #1
 801030c:	3b01      	subs	r3, #1
 801030e:	4631      	mov	r1, r6
 8010310:	4628      	mov	r0, r5
 8010312:	47b8      	blx	r7
 8010314:	3001      	adds	r0, #1
 8010316:	d10e      	bne.n	8010336 <_printf_float+0x42a>
 8010318:	e659      	b.n	800ffce <_printf_float+0xc2>
 801031a:	2301      	movs	r3, #1
 801031c:	4652      	mov	r2, sl
 801031e:	4631      	mov	r1, r6
 8010320:	4628      	mov	r0, r5
 8010322:	47b8      	blx	r7
 8010324:	3001      	adds	r0, #1
 8010326:	f43f ae52 	beq.w	800ffce <_printf_float+0xc2>
 801032a:	f108 0801 	add.w	r8, r8, #1
 801032e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010330:	3b01      	subs	r3, #1
 8010332:	4543      	cmp	r3, r8
 8010334:	dcf1      	bgt.n	801031a <_printf_float+0x40e>
 8010336:	464b      	mov	r3, r9
 8010338:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801033c:	e6dc      	b.n	80100f8 <_printf_float+0x1ec>
 801033e:	f04f 0800 	mov.w	r8, #0
 8010342:	f104 0a1a 	add.w	sl, r4, #26
 8010346:	e7f2      	b.n	801032e <_printf_float+0x422>
 8010348:	2301      	movs	r3, #1
 801034a:	4642      	mov	r2, r8
 801034c:	e7df      	b.n	801030e <_printf_float+0x402>
 801034e:	2301      	movs	r3, #1
 8010350:	464a      	mov	r2, r9
 8010352:	4631      	mov	r1, r6
 8010354:	4628      	mov	r0, r5
 8010356:	47b8      	blx	r7
 8010358:	3001      	adds	r0, #1
 801035a:	f43f ae38 	beq.w	800ffce <_printf_float+0xc2>
 801035e:	f108 0801 	add.w	r8, r8, #1
 8010362:	68e3      	ldr	r3, [r4, #12]
 8010364:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010366:	1a5b      	subs	r3, r3, r1
 8010368:	4543      	cmp	r3, r8
 801036a:	dcf0      	bgt.n	801034e <_printf_float+0x442>
 801036c:	e6fa      	b.n	8010164 <_printf_float+0x258>
 801036e:	f04f 0800 	mov.w	r8, #0
 8010372:	f104 0919 	add.w	r9, r4, #25
 8010376:	e7f4      	b.n	8010362 <_printf_float+0x456>

08010378 <_printf_common>:
 8010378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801037c:	4616      	mov	r6, r2
 801037e:	4699      	mov	r9, r3
 8010380:	688a      	ldr	r2, [r1, #8]
 8010382:	690b      	ldr	r3, [r1, #16]
 8010384:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010388:	4293      	cmp	r3, r2
 801038a:	bfb8      	it	lt
 801038c:	4613      	movlt	r3, r2
 801038e:	6033      	str	r3, [r6, #0]
 8010390:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010394:	4607      	mov	r7, r0
 8010396:	460c      	mov	r4, r1
 8010398:	b10a      	cbz	r2, 801039e <_printf_common+0x26>
 801039a:	3301      	adds	r3, #1
 801039c:	6033      	str	r3, [r6, #0]
 801039e:	6823      	ldr	r3, [r4, #0]
 80103a0:	0699      	lsls	r1, r3, #26
 80103a2:	bf42      	ittt	mi
 80103a4:	6833      	ldrmi	r3, [r6, #0]
 80103a6:	3302      	addmi	r3, #2
 80103a8:	6033      	strmi	r3, [r6, #0]
 80103aa:	6825      	ldr	r5, [r4, #0]
 80103ac:	f015 0506 	ands.w	r5, r5, #6
 80103b0:	d106      	bne.n	80103c0 <_printf_common+0x48>
 80103b2:	f104 0a19 	add.w	sl, r4, #25
 80103b6:	68e3      	ldr	r3, [r4, #12]
 80103b8:	6832      	ldr	r2, [r6, #0]
 80103ba:	1a9b      	subs	r3, r3, r2
 80103bc:	42ab      	cmp	r3, r5
 80103be:	dc26      	bgt.n	801040e <_printf_common+0x96>
 80103c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80103c4:	1e13      	subs	r3, r2, #0
 80103c6:	6822      	ldr	r2, [r4, #0]
 80103c8:	bf18      	it	ne
 80103ca:	2301      	movne	r3, #1
 80103cc:	0692      	lsls	r2, r2, #26
 80103ce:	d42b      	bmi.n	8010428 <_printf_common+0xb0>
 80103d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80103d4:	4649      	mov	r1, r9
 80103d6:	4638      	mov	r0, r7
 80103d8:	47c0      	blx	r8
 80103da:	3001      	adds	r0, #1
 80103dc:	d01e      	beq.n	801041c <_printf_common+0xa4>
 80103de:	6823      	ldr	r3, [r4, #0]
 80103e0:	68e5      	ldr	r5, [r4, #12]
 80103e2:	6832      	ldr	r2, [r6, #0]
 80103e4:	f003 0306 	and.w	r3, r3, #6
 80103e8:	2b04      	cmp	r3, #4
 80103ea:	bf08      	it	eq
 80103ec:	1aad      	subeq	r5, r5, r2
 80103ee:	68a3      	ldr	r3, [r4, #8]
 80103f0:	6922      	ldr	r2, [r4, #16]
 80103f2:	bf0c      	ite	eq
 80103f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80103f8:	2500      	movne	r5, #0
 80103fa:	4293      	cmp	r3, r2
 80103fc:	bfc4      	itt	gt
 80103fe:	1a9b      	subgt	r3, r3, r2
 8010400:	18ed      	addgt	r5, r5, r3
 8010402:	2600      	movs	r6, #0
 8010404:	341a      	adds	r4, #26
 8010406:	42b5      	cmp	r5, r6
 8010408:	d11a      	bne.n	8010440 <_printf_common+0xc8>
 801040a:	2000      	movs	r0, #0
 801040c:	e008      	b.n	8010420 <_printf_common+0xa8>
 801040e:	2301      	movs	r3, #1
 8010410:	4652      	mov	r2, sl
 8010412:	4649      	mov	r1, r9
 8010414:	4638      	mov	r0, r7
 8010416:	47c0      	blx	r8
 8010418:	3001      	adds	r0, #1
 801041a:	d103      	bne.n	8010424 <_printf_common+0xac>
 801041c:	f04f 30ff 	mov.w	r0, #4294967295
 8010420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010424:	3501      	adds	r5, #1
 8010426:	e7c6      	b.n	80103b6 <_printf_common+0x3e>
 8010428:	18e1      	adds	r1, r4, r3
 801042a:	1c5a      	adds	r2, r3, #1
 801042c:	2030      	movs	r0, #48	; 0x30
 801042e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010432:	4422      	add	r2, r4
 8010434:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010438:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801043c:	3302      	adds	r3, #2
 801043e:	e7c7      	b.n	80103d0 <_printf_common+0x58>
 8010440:	2301      	movs	r3, #1
 8010442:	4622      	mov	r2, r4
 8010444:	4649      	mov	r1, r9
 8010446:	4638      	mov	r0, r7
 8010448:	47c0      	blx	r8
 801044a:	3001      	adds	r0, #1
 801044c:	d0e6      	beq.n	801041c <_printf_common+0xa4>
 801044e:	3601      	adds	r6, #1
 8010450:	e7d9      	b.n	8010406 <_printf_common+0x8e>
	...

08010454 <_printf_i>:
 8010454:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010458:	7e0f      	ldrb	r7, [r1, #24]
 801045a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801045c:	2f78      	cmp	r7, #120	; 0x78
 801045e:	4691      	mov	r9, r2
 8010460:	4680      	mov	r8, r0
 8010462:	460c      	mov	r4, r1
 8010464:	469a      	mov	sl, r3
 8010466:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801046a:	d807      	bhi.n	801047c <_printf_i+0x28>
 801046c:	2f62      	cmp	r7, #98	; 0x62
 801046e:	d80a      	bhi.n	8010486 <_printf_i+0x32>
 8010470:	2f00      	cmp	r7, #0
 8010472:	f000 80d8 	beq.w	8010626 <_printf_i+0x1d2>
 8010476:	2f58      	cmp	r7, #88	; 0x58
 8010478:	f000 80a3 	beq.w	80105c2 <_printf_i+0x16e>
 801047c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010480:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010484:	e03a      	b.n	80104fc <_printf_i+0xa8>
 8010486:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801048a:	2b15      	cmp	r3, #21
 801048c:	d8f6      	bhi.n	801047c <_printf_i+0x28>
 801048e:	a101      	add	r1, pc, #4	; (adr r1, 8010494 <_printf_i+0x40>)
 8010490:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010494:	080104ed 	.word	0x080104ed
 8010498:	08010501 	.word	0x08010501
 801049c:	0801047d 	.word	0x0801047d
 80104a0:	0801047d 	.word	0x0801047d
 80104a4:	0801047d 	.word	0x0801047d
 80104a8:	0801047d 	.word	0x0801047d
 80104ac:	08010501 	.word	0x08010501
 80104b0:	0801047d 	.word	0x0801047d
 80104b4:	0801047d 	.word	0x0801047d
 80104b8:	0801047d 	.word	0x0801047d
 80104bc:	0801047d 	.word	0x0801047d
 80104c0:	0801060d 	.word	0x0801060d
 80104c4:	08010531 	.word	0x08010531
 80104c8:	080105ef 	.word	0x080105ef
 80104cc:	0801047d 	.word	0x0801047d
 80104d0:	0801047d 	.word	0x0801047d
 80104d4:	0801062f 	.word	0x0801062f
 80104d8:	0801047d 	.word	0x0801047d
 80104dc:	08010531 	.word	0x08010531
 80104e0:	0801047d 	.word	0x0801047d
 80104e4:	0801047d 	.word	0x0801047d
 80104e8:	080105f7 	.word	0x080105f7
 80104ec:	682b      	ldr	r3, [r5, #0]
 80104ee:	1d1a      	adds	r2, r3, #4
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	602a      	str	r2, [r5, #0]
 80104f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80104f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80104fc:	2301      	movs	r3, #1
 80104fe:	e0a3      	b.n	8010648 <_printf_i+0x1f4>
 8010500:	6820      	ldr	r0, [r4, #0]
 8010502:	6829      	ldr	r1, [r5, #0]
 8010504:	0606      	lsls	r6, r0, #24
 8010506:	f101 0304 	add.w	r3, r1, #4
 801050a:	d50a      	bpl.n	8010522 <_printf_i+0xce>
 801050c:	680e      	ldr	r6, [r1, #0]
 801050e:	602b      	str	r3, [r5, #0]
 8010510:	2e00      	cmp	r6, #0
 8010512:	da03      	bge.n	801051c <_printf_i+0xc8>
 8010514:	232d      	movs	r3, #45	; 0x2d
 8010516:	4276      	negs	r6, r6
 8010518:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801051c:	485e      	ldr	r0, [pc, #376]	; (8010698 <_printf_i+0x244>)
 801051e:	230a      	movs	r3, #10
 8010520:	e019      	b.n	8010556 <_printf_i+0x102>
 8010522:	680e      	ldr	r6, [r1, #0]
 8010524:	602b      	str	r3, [r5, #0]
 8010526:	f010 0f40 	tst.w	r0, #64	; 0x40
 801052a:	bf18      	it	ne
 801052c:	b236      	sxthne	r6, r6
 801052e:	e7ef      	b.n	8010510 <_printf_i+0xbc>
 8010530:	682b      	ldr	r3, [r5, #0]
 8010532:	6820      	ldr	r0, [r4, #0]
 8010534:	1d19      	adds	r1, r3, #4
 8010536:	6029      	str	r1, [r5, #0]
 8010538:	0601      	lsls	r1, r0, #24
 801053a:	d501      	bpl.n	8010540 <_printf_i+0xec>
 801053c:	681e      	ldr	r6, [r3, #0]
 801053e:	e002      	b.n	8010546 <_printf_i+0xf2>
 8010540:	0646      	lsls	r6, r0, #25
 8010542:	d5fb      	bpl.n	801053c <_printf_i+0xe8>
 8010544:	881e      	ldrh	r6, [r3, #0]
 8010546:	4854      	ldr	r0, [pc, #336]	; (8010698 <_printf_i+0x244>)
 8010548:	2f6f      	cmp	r7, #111	; 0x6f
 801054a:	bf0c      	ite	eq
 801054c:	2308      	moveq	r3, #8
 801054e:	230a      	movne	r3, #10
 8010550:	2100      	movs	r1, #0
 8010552:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010556:	6865      	ldr	r5, [r4, #4]
 8010558:	60a5      	str	r5, [r4, #8]
 801055a:	2d00      	cmp	r5, #0
 801055c:	bfa2      	ittt	ge
 801055e:	6821      	ldrge	r1, [r4, #0]
 8010560:	f021 0104 	bicge.w	r1, r1, #4
 8010564:	6021      	strge	r1, [r4, #0]
 8010566:	b90e      	cbnz	r6, 801056c <_printf_i+0x118>
 8010568:	2d00      	cmp	r5, #0
 801056a:	d04d      	beq.n	8010608 <_printf_i+0x1b4>
 801056c:	4615      	mov	r5, r2
 801056e:	fbb6 f1f3 	udiv	r1, r6, r3
 8010572:	fb03 6711 	mls	r7, r3, r1, r6
 8010576:	5dc7      	ldrb	r7, [r0, r7]
 8010578:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801057c:	4637      	mov	r7, r6
 801057e:	42bb      	cmp	r3, r7
 8010580:	460e      	mov	r6, r1
 8010582:	d9f4      	bls.n	801056e <_printf_i+0x11a>
 8010584:	2b08      	cmp	r3, #8
 8010586:	d10b      	bne.n	80105a0 <_printf_i+0x14c>
 8010588:	6823      	ldr	r3, [r4, #0]
 801058a:	07de      	lsls	r6, r3, #31
 801058c:	d508      	bpl.n	80105a0 <_printf_i+0x14c>
 801058e:	6923      	ldr	r3, [r4, #16]
 8010590:	6861      	ldr	r1, [r4, #4]
 8010592:	4299      	cmp	r1, r3
 8010594:	bfde      	ittt	le
 8010596:	2330      	movle	r3, #48	; 0x30
 8010598:	f805 3c01 	strble.w	r3, [r5, #-1]
 801059c:	f105 35ff 	addle.w	r5, r5, #4294967295
 80105a0:	1b52      	subs	r2, r2, r5
 80105a2:	6122      	str	r2, [r4, #16]
 80105a4:	f8cd a000 	str.w	sl, [sp]
 80105a8:	464b      	mov	r3, r9
 80105aa:	aa03      	add	r2, sp, #12
 80105ac:	4621      	mov	r1, r4
 80105ae:	4640      	mov	r0, r8
 80105b0:	f7ff fee2 	bl	8010378 <_printf_common>
 80105b4:	3001      	adds	r0, #1
 80105b6:	d14c      	bne.n	8010652 <_printf_i+0x1fe>
 80105b8:	f04f 30ff 	mov.w	r0, #4294967295
 80105bc:	b004      	add	sp, #16
 80105be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80105c2:	4835      	ldr	r0, [pc, #212]	; (8010698 <_printf_i+0x244>)
 80105c4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80105c8:	6829      	ldr	r1, [r5, #0]
 80105ca:	6823      	ldr	r3, [r4, #0]
 80105cc:	f851 6b04 	ldr.w	r6, [r1], #4
 80105d0:	6029      	str	r1, [r5, #0]
 80105d2:	061d      	lsls	r5, r3, #24
 80105d4:	d514      	bpl.n	8010600 <_printf_i+0x1ac>
 80105d6:	07df      	lsls	r7, r3, #31
 80105d8:	bf44      	itt	mi
 80105da:	f043 0320 	orrmi.w	r3, r3, #32
 80105de:	6023      	strmi	r3, [r4, #0]
 80105e0:	b91e      	cbnz	r6, 80105ea <_printf_i+0x196>
 80105e2:	6823      	ldr	r3, [r4, #0]
 80105e4:	f023 0320 	bic.w	r3, r3, #32
 80105e8:	6023      	str	r3, [r4, #0]
 80105ea:	2310      	movs	r3, #16
 80105ec:	e7b0      	b.n	8010550 <_printf_i+0xfc>
 80105ee:	6823      	ldr	r3, [r4, #0]
 80105f0:	f043 0320 	orr.w	r3, r3, #32
 80105f4:	6023      	str	r3, [r4, #0]
 80105f6:	2378      	movs	r3, #120	; 0x78
 80105f8:	4828      	ldr	r0, [pc, #160]	; (801069c <_printf_i+0x248>)
 80105fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80105fe:	e7e3      	b.n	80105c8 <_printf_i+0x174>
 8010600:	0659      	lsls	r1, r3, #25
 8010602:	bf48      	it	mi
 8010604:	b2b6      	uxthmi	r6, r6
 8010606:	e7e6      	b.n	80105d6 <_printf_i+0x182>
 8010608:	4615      	mov	r5, r2
 801060a:	e7bb      	b.n	8010584 <_printf_i+0x130>
 801060c:	682b      	ldr	r3, [r5, #0]
 801060e:	6826      	ldr	r6, [r4, #0]
 8010610:	6961      	ldr	r1, [r4, #20]
 8010612:	1d18      	adds	r0, r3, #4
 8010614:	6028      	str	r0, [r5, #0]
 8010616:	0635      	lsls	r5, r6, #24
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	d501      	bpl.n	8010620 <_printf_i+0x1cc>
 801061c:	6019      	str	r1, [r3, #0]
 801061e:	e002      	b.n	8010626 <_printf_i+0x1d2>
 8010620:	0670      	lsls	r0, r6, #25
 8010622:	d5fb      	bpl.n	801061c <_printf_i+0x1c8>
 8010624:	8019      	strh	r1, [r3, #0]
 8010626:	2300      	movs	r3, #0
 8010628:	6123      	str	r3, [r4, #16]
 801062a:	4615      	mov	r5, r2
 801062c:	e7ba      	b.n	80105a4 <_printf_i+0x150>
 801062e:	682b      	ldr	r3, [r5, #0]
 8010630:	1d1a      	adds	r2, r3, #4
 8010632:	602a      	str	r2, [r5, #0]
 8010634:	681d      	ldr	r5, [r3, #0]
 8010636:	6862      	ldr	r2, [r4, #4]
 8010638:	2100      	movs	r1, #0
 801063a:	4628      	mov	r0, r5
 801063c:	f7ef fde8 	bl	8000210 <memchr>
 8010640:	b108      	cbz	r0, 8010646 <_printf_i+0x1f2>
 8010642:	1b40      	subs	r0, r0, r5
 8010644:	6060      	str	r0, [r4, #4]
 8010646:	6863      	ldr	r3, [r4, #4]
 8010648:	6123      	str	r3, [r4, #16]
 801064a:	2300      	movs	r3, #0
 801064c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010650:	e7a8      	b.n	80105a4 <_printf_i+0x150>
 8010652:	6923      	ldr	r3, [r4, #16]
 8010654:	462a      	mov	r2, r5
 8010656:	4649      	mov	r1, r9
 8010658:	4640      	mov	r0, r8
 801065a:	47d0      	blx	sl
 801065c:	3001      	adds	r0, #1
 801065e:	d0ab      	beq.n	80105b8 <_printf_i+0x164>
 8010660:	6823      	ldr	r3, [r4, #0]
 8010662:	079b      	lsls	r3, r3, #30
 8010664:	d413      	bmi.n	801068e <_printf_i+0x23a>
 8010666:	68e0      	ldr	r0, [r4, #12]
 8010668:	9b03      	ldr	r3, [sp, #12]
 801066a:	4298      	cmp	r0, r3
 801066c:	bfb8      	it	lt
 801066e:	4618      	movlt	r0, r3
 8010670:	e7a4      	b.n	80105bc <_printf_i+0x168>
 8010672:	2301      	movs	r3, #1
 8010674:	4632      	mov	r2, r6
 8010676:	4649      	mov	r1, r9
 8010678:	4640      	mov	r0, r8
 801067a:	47d0      	blx	sl
 801067c:	3001      	adds	r0, #1
 801067e:	d09b      	beq.n	80105b8 <_printf_i+0x164>
 8010680:	3501      	adds	r5, #1
 8010682:	68e3      	ldr	r3, [r4, #12]
 8010684:	9903      	ldr	r1, [sp, #12]
 8010686:	1a5b      	subs	r3, r3, r1
 8010688:	42ab      	cmp	r3, r5
 801068a:	dcf2      	bgt.n	8010672 <_printf_i+0x21e>
 801068c:	e7eb      	b.n	8010666 <_printf_i+0x212>
 801068e:	2500      	movs	r5, #0
 8010690:	f104 0619 	add.w	r6, r4, #25
 8010694:	e7f5      	b.n	8010682 <_printf_i+0x22e>
 8010696:	bf00      	nop
 8010698:	0801458a 	.word	0x0801458a
 801069c:	0801459b 	.word	0x0801459b

080106a0 <_sbrk_r>:
 80106a0:	b538      	push	{r3, r4, r5, lr}
 80106a2:	4d06      	ldr	r5, [pc, #24]	; (80106bc <_sbrk_r+0x1c>)
 80106a4:	2300      	movs	r3, #0
 80106a6:	4604      	mov	r4, r0
 80106a8:	4608      	mov	r0, r1
 80106aa:	602b      	str	r3, [r5, #0]
 80106ac:	f7f5 fdd8 	bl	8006260 <_sbrk>
 80106b0:	1c43      	adds	r3, r0, #1
 80106b2:	d102      	bne.n	80106ba <_sbrk_r+0x1a>
 80106b4:	682b      	ldr	r3, [r5, #0]
 80106b6:	b103      	cbz	r3, 80106ba <_sbrk_r+0x1a>
 80106b8:	6023      	str	r3, [r4, #0]
 80106ba:	bd38      	pop	{r3, r4, r5, pc}
 80106bc:	20006394 	.word	0x20006394

080106c0 <siprintf>:
 80106c0:	b40e      	push	{r1, r2, r3}
 80106c2:	b500      	push	{lr}
 80106c4:	b09c      	sub	sp, #112	; 0x70
 80106c6:	ab1d      	add	r3, sp, #116	; 0x74
 80106c8:	9002      	str	r0, [sp, #8]
 80106ca:	9006      	str	r0, [sp, #24]
 80106cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80106d0:	4809      	ldr	r0, [pc, #36]	; (80106f8 <siprintf+0x38>)
 80106d2:	9107      	str	r1, [sp, #28]
 80106d4:	9104      	str	r1, [sp, #16]
 80106d6:	4909      	ldr	r1, [pc, #36]	; (80106fc <siprintf+0x3c>)
 80106d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80106dc:	9105      	str	r1, [sp, #20]
 80106de:	6800      	ldr	r0, [r0, #0]
 80106e0:	9301      	str	r3, [sp, #4]
 80106e2:	a902      	add	r1, sp, #8
 80106e4:	f001 fab0 	bl	8011c48 <_svfiprintf_r>
 80106e8:	9b02      	ldr	r3, [sp, #8]
 80106ea:	2200      	movs	r2, #0
 80106ec:	701a      	strb	r2, [r3, #0]
 80106ee:	b01c      	add	sp, #112	; 0x70
 80106f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80106f4:	b003      	add	sp, #12
 80106f6:	4770      	bx	lr
 80106f8:	2000004c 	.word	0x2000004c
 80106fc:	ffff0208 	.word	0xffff0208

08010700 <strcpy>:
 8010700:	4603      	mov	r3, r0
 8010702:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010706:	f803 2b01 	strb.w	r2, [r3], #1
 801070a:	2a00      	cmp	r2, #0
 801070c:	d1f9      	bne.n	8010702 <strcpy+0x2>
 801070e:	4770      	bx	lr

08010710 <strpbrk>:
 8010710:	b570      	push	{r4, r5, r6, lr}
 8010712:	7803      	ldrb	r3, [r0, #0]
 8010714:	b1a3      	cbz	r3, 8010740 <strpbrk+0x30>
 8010716:	4603      	mov	r3, r0
 8010718:	460c      	mov	r4, r1
 801071a:	4618      	mov	r0, r3
 801071c:	f813 5b01 	ldrb.w	r5, [r3], #1
 8010720:	b14d      	cbz	r5, 8010736 <strpbrk+0x26>
 8010722:	460a      	mov	r2, r1
 8010724:	e001      	b.n	801072a <strpbrk+0x1a>
 8010726:	42ae      	cmp	r6, r5
 8010728:	d009      	beq.n	801073e <strpbrk+0x2e>
 801072a:	4614      	mov	r4, r2
 801072c:	f812 6b01 	ldrb.w	r6, [r2], #1
 8010730:	2e00      	cmp	r6, #0
 8010732:	d1f8      	bne.n	8010726 <strpbrk+0x16>
 8010734:	e7f1      	b.n	801071a <strpbrk+0xa>
 8010736:	7823      	ldrb	r3, [r4, #0]
 8010738:	2b00      	cmp	r3, #0
 801073a:	bf08      	it	eq
 801073c:	2000      	moveq	r0, #0
 801073e:	bd70      	pop	{r4, r5, r6, pc}
 8010740:	4618      	mov	r0, r3
 8010742:	e7fc      	b.n	801073e <strpbrk+0x2e>

08010744 <quorem>:
 8010744:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010748:	6903      	ldr	r3, [r0, #16]
 801074a:	690c      	ldr	r4, [r1, #16]
 801074c:	42a3      	cmp	r3, r4
 801074e:	4607      	mov	r7, r0
 8010750:	f2c0 8081 	blt.w	8010856 <quorem+0x112>
 8010754:	3c01      	subs	r4, #1
 8010756:	f101 0814 	add.w	r8, r1, #20
 801075a:	f100 0514 	add.w	r5, r0, #20
 801075e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010762:	9301      	str	r3, [sp, #4]
 8010764:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010768:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801076c:	3301      	adds	r3, #1
 801076e:	429a      	cmp	r2, r3
 8010770:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010774:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010778:	fbb2 f6f3 	udiv	r6, r2, r3
 801077c:	d331      	bcc.n	80107e2 <quorem+0x9e>
 801077e:	f04f 0e00 	mov.w	lr, #0
 8010782:	4640      	mov	r0, r8
 8010784:	46ac      	mov	ip, r5
 8010786:	46f2      	mov	sl, lr
 8010788:	f850 2b04 	ldr.w	r2, [r0], #4
 801078c:	b293      	uxth	r3, r2
 801078e:	fb06 e303 	mla	r3, r6, r3, lr
 8010792:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010796:	b29b      	uxth	r3, r3
 8010798:	ebaa 0303 	sub.w	r3, sl, r3
 801079c:	f8dc a000 	ldr.w	sl, [ip]
 80107a0:	0c12      	lsrs	r2, r2, #16
 80107a2:	fa13 f38a 	uxtah	r3, r3, sl
 80107a6:	fb06 e202 	mla	r2, r6, r2, lr
 80107aa:	9300      	str	r3, [sp, #0]
 80107ac:	9b00      	ldr	r3, [sp, #0]
 80107ae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80107b2:	b292      	uxth	r2, r2
 80107b4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80107b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80107bc:	f8bd 3000 	ldrh.w	r3, [sp]
 80107c0:	4581      	cmp	r9, r0
 80107c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80107c6:	f84c 3b04 	str.w	r3, [ip], #4
 80107ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80107ce:	d2db      	bcs.n	8010788 <quorem+0x44>
 80107d0:	f855 300b 	ldr.w	r3, [r5, fp]
 80107d4:	b92b      	cbnz	r3, 80107e2 <quorem+0x9e>
 80107d6:	9b01      	ldr	r3, [sp, #4]
 80107d8:	3b04      	subs	r3, #4
 80107da:	429d      	cmp	r5, r3
 80107dc:	461a      	mov	r2, r3
 80107de:	d32e      	bcc.n	801083e <quorem+0xfa>
 80107e0:	613c      	str	r4, [r7, #16]
 80107e2:	4638      	mov	r0, r7
 80107e4:	f001 f8bc 	bl	8011960 <__mcmp>
 80107e8:	2800      	cmp	r0, #0
 80107ea:	db24      	blt.n	8010836 <quorem+0xf2>
 80107ec:	3601      	adds	r6, #1
 80107ee:	4628      	mov	r0, r5
 80107f0:	f04f 0c00 	mov.w	ip, #0
 80107f4:	f858 2b04 	ldr.w	r2, [r8], #4
 80107f8:	f8d0 e000 	ldr.w	lr, [r0]
 80107fc:	b293      	uxth	r3, r2
 80107fe:	ebac 0303 	sub.w	r3, ip, r3
 8010802:	0c12      	lsrs	r2, r2, #16
 8010804:	fa13 f38e 	uxtah	r3, r3, lr
 8010808:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801080c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010810:	b29b      	uxth	r3, r3
 8010812:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010816:	45c1      	cmp	r9, r8
 8010818:	f840 3b04 	str.w	r3, [r0], #4
 801081c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010820:	d2e8      	bcs.n	80107f4 <quorem+0xb0>
 8010822:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010826:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801082a:	b922      	cbnz	r2, 8010836 <quorem+0xf2>
 801082c:	3b04      	subs	r3, #4
 801082e:	429d      	cmp	r5, r3
 8010830:	461a      	mov	r2, r3
 8010832:	d30a      	bcc.n	801084a <quorem+0x106>
 8010834:	613c      	str	r4, [r7, #16]
 8010836:	4630      	mov	r0, r6
 8010838:	b003      	add	sp, #12
 801083a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801083e:	6812      	ldr	r2, [r2, #0]
 8010840:	3b04      	subs	r3, #4
 8010842:	2a00      	cmp	r2, #0
 8010844:	d1cc      	bne.n	80107e0 <quorem+0x9c>
 8010846:	3c01      	subs	r4, #1
 8010848:	e7c7      	b.n	80107da <quorem+0x96>
 801084a:	6812      	ldr	r2, [r2, #0]
 801084c:	3b04      	subs	r3, #4
 801084e:	2a00      	cmp	r2, #0
 8010850:	d1f0      	bne.n	8010834 <quorem+0xf0>
 8010852:	3c01      	subs	r4, #1
 8010854:	e7eb      	b.n	801082e <quorem+0xea>
 8010856:	2000      	movs	r0, #0
 8010858:	e7ee      	b.n	8010838 <quorem+0xf4>
 801085a:	0000      	movs	r0, r0
 801085c:	0000      	movs	r0, r0
	...

08010860 <_dtoa_r>:
 8010860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010864:	ed2d 8b04 	vpush	{d8-d9}
 8010868:	ec57 6b10 	vmov	r6, r7, d0
 801086c:	b093      	sub	sp, #76	; 0x4c
 801086e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010870:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010874:	9106      	str	r1, [sp, #24]
 8010876:	ee10 aa10 	vmov	sl, s0
 801087a:	4604      	mov	r4, r0
 801087c:	9209      	str	r2, [sp, #36]	; 0x24
 801087e:	930c      	str	r3, [sp, #48]	; 0x30
 8010880:	46bb      	mov	fp, r7
 8010882:	b975      	cbnz	r5, 80108a2 <_dtoa_r+0x42>
 8010884:	2010      	movs	r0, #16
 8010886:	f7ff f9a3 	bl	800fbd0 <malloc>
 801088a:	4602      	mov	r2, r0
 801088c:	6260      	str	r0, [r4, #36]	; 0x24
 801088e:	b920      	cbnz	r0, 801089a <_dtoa_r+0x3a>
 8010890:	4ba7      	ldr	r3, [pc, #668]	; (8010b30 <_dtoa_r+0x2d0>)
 8010892:	21ea      	movs	r1, #234	; 0xea
 8010894:	48a7      	ldr	r0, [pc, #668]	; (8010b34 <_dtoa_r+0x2d4>)
 8010896:	f001 fad7 	bl	8011e48 <__assert_func>
 801089a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801089e:	6005      	str	r5, [r0, #0]
 80108a0:	60c5      	str	r5, [r0, #12]
 80108a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80108a4:	6819      	ldr	r1, [r3, #0]
 80108a6:	b151      	cbz	r1, 80108be <_dtoa_r+0x5e>
 80108a8:	685a      	ldr	r2, [r3, #4]
 80108aa:	604a      	str	r2, [r1, #4]
 80108ac:	2301      	movs	r3, #1
 80108ae:	4093      	lsls	r3, r2
 80108b0:	608b      	str	r3, [r1, #8]
 80108b2:	4620      	mov	r0, r4
 80108b4:	f000 fe12 	bl	80114dc <_Bfree>
 80108b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80108ba:	2200      	movs	r2, #0
 80108bc:	601a      	str	r2, [r3, #0]
 80108be:	1e3b      	subs	r3, r7, #0
 80108c0:	bfaa      	itet	ge
 80108c2:	2300      	movge	r3, #0
 80108c4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80108c8:	f8c8 3000 	strge.w	r3, [r8]
 80108cc:	4b9a      	ldr	r3, [pc, #616]	; (8010b38 <_dtoa_r+0x2d8>)
 80108ce:	bfbc      	itt	lt
 80108d0:	2201      	movlt	r2, #1
 80108d2:	f8c8 2000 	strlt.w	r2, [r8]
 80108d6:	ea33 030b 	bics.w	r3, r3, fp
 80108da:	d11b      	bne.n	8010914 <_dtoa_r+0xb4>
 80108dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80108de:	f242 730f 	movw	r3, #9999	; 0x270f
 80108e2:	6013      	str	r3, [r2, #0]
 80108e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80108e8:	4333      	orrs	r3, r6
 80108ea:	f000 8592 	beq.w	8011412 <_dtoa_r+0xbb2>
 80108ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80108f0:	b963      	cbnz	r3, 801090c <_dtoa_r+0xac>
 80108f2:	4b92      	ldr	r3, [pc, #584]	; (8010b3c <_dtoa_r+0x2dc>)
 80108f4:	e022      	b.n	801093c <_dtoa_r+0xdc>
 80108f6:	4b92      	ldr	r3, [pc, #584]	; (8010b40 <_dtoa_r+0x2e0>)
 80108f8:	9301      	str	r3, [sp, #4]
 80108fa:	3308      	adds	r3, #8
 80108fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80108fe:	6013      	str	r3, [r2, #0]
 8010900:	9801      	ldr	r0, [sp, #4]
 8010902:	b013      	add	sp, #76	; 0x4c
 8010904:	ecbd 8b04 	vpop	{d8-d9}
 8010908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801090c:	4b8b      	ldr	r3, [pc, #556]	; (8010b3c <_dtoa_r+0x2dc>)
 801090e:	9301      	str	r3, [sp, #4]
 8010910:	3303      	adds	r3, #3
 8010912:	e7f3      	b.n	80108fc <_dtoa_r+0x9c>
 8010914:	2200      	movs	r2, #0
 8010916:	2300      	movs	r3, #0
 8010918:	4650      	mov	r0, sl
 801091a:	4659      	mov	r1, fp
 801091c:	f7f0 f8ec 	bl	8000af8 <__aeabi_dcmpeq>
 8010920:	ec4b ab19 	vmov	d9, sl, fp
 8010924:	4680      	mov	r8, r0
 8010926:	b158      	cbz	r0, 8010940 <_dtoa_r+0xe0>
 8010928:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801092a:	2301      	movs	r3, #1
 801092c:	6013      	str	r3, [r2, #0]
 801092e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010930:	2b00      	cmp	r3, #0
 8010932:	f000 856b 	beq.w	801140c <_dtoa_r+0xbac>
 8010936:	4883      	ldr	r0, [pc, #524]	; (8010b44 <_dtoa_r+0x2e4>)
 8010938:	6018      	str	r0, [r3, #0]
 801093a:	1e43      	subs	r3, r0, #1
 801093c:	9301      	str	r3, [sp, #4]
 801093e:	e7df      	b.n	8010900 <_dtoa_r+0xa0>
 8010940:	ec4b ab10 	vmov	d0, sl, fp
 8010944:	aa10      	add	r2, sp, #64	; 0x40
 8010946:	a911      	add	r1, sp, #68	; 0x44
 8010948:	4620      	mov	r0, r4
 801094a:	f001 f8af 	bl	8011aac <__d2b>
 801094e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8010952:	ee08 0a10 	vmov	s16, r0
 8010956:	2d00      	cmp	r5, #0
 8010958:	f000 8084 	beq.w	8010a64 <_dtoa_r+0x204>
 801095c:	ee19 3a90 	vmov	r3, s19
 8010960:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010964:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010968:	4656      	mov	r6, sl
 801096a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801096e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010972:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010976:	4b74      	ldr	r3, [pc, #464]	; (8010b48 <_dtoa_r+0x2e8>)
 8010978:	2200      	movs	r2, #0
 801097a:	4630      	mov	r0, r6
 801097c:	4639      	mov	r1, r7
 801097e:	f7ef fc9b 	bl	80002b8 <__aeabi_dsub>
 8010982:	a365      	add	r3, pc, #404	; (adr r3, 8010b18 <_dtoa_r+0x2b8>)
 8010984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010988:	f7ef fe4e 	bl	8000628 <__aeabi_dmul>
 801098c:	a364      	add	r3, pc, #400	; (adr r3, 8010b20 <_dtoa_r+0x2c0>)
 801098e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010992:	f7ef fc93 	bl	80002bc <__adddf3>
 8010996:	4606      	mov	r6, r0
 8010998:	4628      	mov	r0, r5
 801099a:	460f      	mov	r7, r1
 801099c:	f7ef fdda 	bl	8000554 <__aeabi_i2d>
 80109a0:	a361      	add	r3, pc, #388	; (adr r3, 8010b28 <_dtoa_r+0x2c8>)
 80109a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109a6:	f7ef fe3f 	bl	8000628 <__aeabi_dmul>
 80109aa:	4602      	mov	r2, r0
 80109ac:	460b      	mov	r3, r1
 80109ae:	4630      	mov	r0, r6
 80109b0:	4639      	mov	r1, r7
 80109b2:	f7ef fc83 	bl	80002bc <__adddf3>
 80109b6:	4606      	mov	r6, r0
 80109b8:	460f      	mov	r7, r1
 80109ba:	f7f0 f8e5 	bl	8000b88 <__aeabi_d2iz>
 80109be:	2200      	movs	r2, #0
 80109c0:	9000      	str	r0, [sp, #0]
 80109c2:	2300      	movs	r3, #0
 80109c4:	4630      	mov	r0, r6
 80109c6:	4639      	mov	r1, r7
 80109c8:	f7f0 f8a0 	bl	8000b0c <__aeabi_dcmplt>
 80109cc:	b150      	cbz	r0, 80109e4 <_dtoa_r+0x184>
 80109ce:	9800      	ldr	r0, [sp, #0]
 80109d0:	f7ef fdc0 	bl	8000554 <__aeabi_i2d>
 80109d4:	4632      	mov	r2, r6
 80109d6:	463b      	mov	r3, r7
 80109d8:	f7f0 f88e 	bl	8000af8 <__aeabi_dcmpeq>
 80109dc:	b910      	cbnz	r0, 80109e4 <_dtoa_r+0x184>
 80109de:	9b00      	ldr	r3, [sp, #0]
 80109e0:	3b01      	subs	r3, #1
 80109e2:	9300      	str	r3, [sp, #0]
 80109e4:	9b00      	ldr	r3, [sp, #0]
 80109e6:	2b16      	cmp	r3, #22
 80109e8:	d85a      	bhi.n	8010aa0 <_dtoa_r+0x240>
 80109ea:	9a00      	ldr	r2, [sp, #0]
 80109ec:	4b57      	ldr	r3, [pc, #348]	; (8010b4c <_dtoa_r+0x2ec>)
 80109ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80109f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109f6:	ec51 0b19 	vmov	r0, r1, d9
 80109fa:	f7f0 f887 	bl	8000b0c <__aeabi_dcmplt>
 80109fe:	2800      	cmp	r0, #0
 8010a00:	d050      	beq.n	8010aa4 <_dtoa_r+0x244>
 8010a02:	9b00      	ldr	r3, [sp, #0]
 8010a04:	3b01      	subs	r3, #1
 8010a06:	9300      	str	r3, [sp, #0]
 8010a08:	2300      	movs	r3, #0
 8010a0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8010a0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010a0e:	1b5d      	subs	r5, r3, r5
 8010a10:	1e6b      	subs	r3, r5, #1
 8010a12:	9305      	str	r3, [sp, #20]
 8010a14:	bf45      	ittet	mi
 8010a16:	f1c5 0301 	rsbmi	r3, r5, #1
 8010a1a:	9304      	strmi	r3, [sp, #16]
 8010a1c:	2300      	movpl	r3, #0
 8010a1e:	2300      	movmi	r3, #0
 8010a20:	bf4c      	ite	mi
 8010a22:	9305      	strmi	r3, [sp, #20]
 8010a24:	9304      	strpl	r3, [sp, #16]
 8010a26:	9b00      	ldr	r3, [sp, #0]
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	db3d      	blt.n	8010aa8 <_dtoa_r+0x248>
 8010a2c:	9b05      	ldr	r3, [sp, #20]
 8010a2e:	9a00      	ldr	r2, [sp, #0]
 8010a30:	920a      	str	r2, [sp, #40]	; 0x28
 8010a32:	4413      	add	r3, r2
 8010a34:	9305      	str	r3, [sp, #20]
 8010a36:	2300      	movs	r3, #0
 8010a38:	9307      	str	r3, [sp, #28]
 8010a3a:	9b06      	ldr	r3, [sp, #24]
 8010a3c:	2b09      	cmp	r3, #9
 8010a3e:	f200 8089 	bhi.w	8010b54 <_dtoa_r+0x2f4>
 8010a42:	2b05      	cmp	r3, #5
 8010a44:	bfc4      	itt	gt
 8010a46:	3b04      	subgt	r3, #4
 8010a48:	9306      	strgt	r3, [sp, #24]
 8010a4a:	9b06      	ldr	r3, [sp, #24]
 8010a4c:	f1a3 0302 	sub.w	r3, r3, #2
 8010a50:	bfcc      	ite	gt
 8010a52:	2500      	movgt	r5, #0
 8010a54:	2501      	movle	r5, #1
 8010a56:	2b03      	cmp	r3, #3
 8010a58:	f200 8087 	bhi.w	8010b6a <_dtoa_r+0x30a>
 8010a5c:	e8df f003 	tbb	[pc, r3]
 8010a60:	59383a2d 	.word	0x59383a2d
 8010a64:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010a68:	441d      	add	r5, r3
 8010a6a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010a6e:	2b20      	cmp	r3, #32
 8010a70:	bfc1      	itttt	gt
 8010a72:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010a76:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010a7a:	fa0b f303 	lslgt.w	r3, fp, r3
 8010a7e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010a82:	bfda      	itte	le
 8010a84:	f1c3 0320 	rsble	r3, r3, #32
 8010a88:	fa06 f003 	lslle.w	r0, r6, r3
 8010a8c:	4318      	orrgt	r0, r3
 8010a8e:	f7ef fd51 	bl	8000534 <__aeabi_ui2d>
 8010a92:	2301      	movs	r3, #1
 8010a94:	4606      	mov	r6, r0
 8010a96:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010a9a:	3d01      	subs	r5, #1
 8010a9c:	930e      	str	r3, [sp, #56]	; 0x38
 8010a9e:	e76a      	b.n	8010976 <_dtoa_r+0x116>
 8010aa0:	2301      	movs	r3, #1
 8010aa2:	e7b2      	b.n	8010a0a <_dtoa_r+0x1aa>
 8010aa4:	900b      	str	r0, [sp, #44]	; 0x2c
 8010aa6:	e7b1      	b.n	8010a0c <_dtoa_r+0x1ac>
 8010aa8:	9b04      	ldr	r3, [sp, #16]
 8010aaa:	9a00      	ldr	r2, [sp, #0]
 8010aac:	1a9b      	subs	r3, r3, r2
 8010aae:	9304      	str	r3, [sp, #16]
 8010ab0:	4253      	negs	r3, r2
 8010ab2:	9307      	str	r3, [sp, #28]
 8010ab4:	2300      	movs	r3, #0
 8010ab6:	930a      	str	r3, [sp, #40]	; 0x28
 8010ab8:	e7bf      	b.n	8010a3a <_dtoa_r+0x1da>
 8010aba:	2300      	movs	r3, #0
 8010abc:	9308      	str	r3, [sp, #32]
 8010abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	dc55      	bgt.n	8010b70 <_dtoa_r+0x310>
 8010ac4:	2301      	movs	r3, #1
 8010ac6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010aca:	461a      	mov	r2, r3
 8010acc:	9209      	str	r2, [sp, #36]	; 0x24
 8010ace:	e00c      	b.n	8010aea <_dtoa_r+0x28a>
 8010ad0:	2301      	movs	r3, #1
 8010ad2:	e7f3      	b.n	8010abc <_dtoa_r+0x25c>
 8010ad4:	2300      	movs	r3, #0
 8010ad6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010ad8:	9308      	str	r3, [sp, #32]
 8010ada:	9b00      	ldr	r3, [sp, #0]
 8010adc:	4413      	add	r3, r2
 8010ade:	9302      	str	r3, [sp, #8]
 8010ae0:	3301      	adds	r3, #1
 8010ae2:	2b01      	cmp	r3, #1
 8010ae4:	9303      	str	r3, [sp, #12]
 8010ae6:	bfb8      	it	lt
 8010ae8:	2301      	movlt	r3, #1
 8010aea:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010aec:	2200      	movs	r2, #0
 8010aee:	6042      	str	r2, [r0, #4]
 8010af0:	2204      	movs	r2, #4
 8010af2:	f102 0614 	add.w	r6, r2, #20
 8010af6:	429e      	cmp	r6, r3
 8010af8:	6841      	ldr	r1, [r0, #4]
 8010afa:	d93d      	bls.n	8010b78 <_dtoa_r+0x318>
 8010afc:	4620      	mov	r0, r4
 8010afe:	f000 fcad 	bl	801145c <_Balloc>
 8010b02:	9001      	str	r0, [sp, #4]
 8010b04:	2800      	cmp	r0, #0
 8010b06:	d13b      	bne.n	8010b80 <_dtoa_r+0x320>
 8010b08:	4b11      	ldr	r3, [pc, #68]	; (8010b50 <_dtoa_r+0x2f0>)
 8010b0a:	4602      	mov	r2, r0
 8010b0c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010b10:	e6c0      	b.n	8010894 <_dtoa_r+0x34>
 8010b12:	2301      	movs	r3, #1
 8010b14:	e7df      	b.n	8010ad6 <_dtoa_r+0x276>
 8010b16:	bf00      	nop
 8010b18:	636f4361 	.word	0x636f4361
 8010b1c:	3fd287a7 	.word	0x3fd287a7
 8010b20:	8b60c8b3 	.word	0x8b60c8b3
 8010b24:	3fc68a28 	.word	0x3fc68a28
 8010b28:	509f79fb 	.word	0x509f79fb
 8010b2c:	3fd34413 	.word	0x3fd34413
 8010b30:	080145b9 	.word	0x080145b9
 8010b34:	080145d0 	.word	0x080145d0
 8010b38:	7ff00000 	.word	0x7ff00000
 8010b3c:	080145b5 	.word	0x080145b5
 8010b40:	080145ac 	.word	0x080145ac
 8010b44:	08014589 	.word	0x08014589
 8010b48:	3ff80000 	.word	0x3ff80000
 8010b4c:	080146c0 	.word	0x080146c0
 8010b50:	0801462b 	.word	0x0801462b
 8010b54:	2501      	movs	r5, #1
 8010b56:	2300      	movs	r3, #0
 8010b58:	9306      	str	r3, [sp, #24]
 8010b5a:	9508      	str	r5, [sp, #32]
 8010b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8010b60:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010b64:	2200      	movs	r2, #0
 8010b66:	2312      	movs	r3, #18
 8010b68:	e7b0      	b.n	8010acc <_dtoa_r+0x26c>
 8010b6a:	2301      	movs	r3, #1
 8010b6c:	9308      	str	r3, [sp, #32]
 8010b6e:	e7f5      	b.n	8010b5c <_dtoa_r+0x2fc>
 8010b70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b72:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010b76:	e7b8      	b.n	8010aea <_dtoa_r+0x28a>
 8010b78:	3101      	adds	r1, #1
 8010b7a:	6041      	str	r1, [r0, #4]
 8010b7c:	0052      	lsls	r2, r2, #1
 8010b7e:	e7b8      	b.n	8010af2 <_dtoa_r+0x292>
 8010b80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b82:	9a01      	ldr	r2, [sp, #4]
 8010b84:	601a      	str	r2, [r3, #0]
 8010b86:	9b03      	ldr	r3, [sp, #12]
 8010b88:	2b0e      	cmp	r3, #14
 8010b8a:	f200 809d 	bhi.w	8010cc8 <_dtoa_r+0x468>
 8010b8e:	2d00      	cmp	r5, #0
 8010b90:	f000 809a 	beq.w	8010cc8 <_dtoa_r+0x468>
 8010b94:	9b00      	ldr	r3, [sp, #0]
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	dd32      	ble.n	8010c00 <_dtoa_r+0x3a0>
 8010b9a:	4ab7      	ldr	r2, [pc, #732]	; (8010e78 <_dtoa_r+0x618>)
 8010b9c:	f003 030f 	and.w	r3, r3, #15
 8010ba0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010ba4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010ba8:	9b00      	ldr	r3, [sp, #0]
 8010baa:	05d8      	lsls	r0, r3, #23
 8010bac:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010bb0:	d516      	bpl.n	8010be0 <_dtoa_r+0x380>
 8010bb2:	4bb2      	ldr	r3, [pc, #712]	; (8010e7c <_dtoa_r+0x61c>)
 8010bb4:	ec51 0b19 	vmov	r0, r1, d9
 8010bb8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010bbc:	f7ef fe5e 	bl	800087c <__aeabi_ddiv>
 8010bc0:	f007 070f 	and.w	r7, r7, #15
 8010bc4:	4682      	mov	sl, r0
 8010bc6:	468b      	mov	fp, r1
 8010bc8:	2503      	movs	r5, #3
 8010bca:	4eac      	ldr	r6, [pc, #688]	; (8010e7c <_dtoa_r+0x61c>)
 8010bcc:	b957      	cbnz	r7, 8010be4 <_dtoa_r+0x384>
 8010bce:	4642      	mov	r2, r8
 8010bd0:	464b      	mov	r3, r9
 8010bd2:	4650      	mov	r0, sl
 8010bd4:	4659      	mov	r1, fp
 8010bd6:	f7ef fe51 	bl	800087c <__aeabi_ddiv>
 8010bda:	4682      	mov	sl, r0
 8010bdc:	468b      	mov	fp, r1
 8010bde:	e028      	b.n	8010c32 <_dtoa_r+0x3d2>
 8010be0:	2502      	movs	r5, #2
 8010be2:	e7f2      	b.n	8010bca <_dtoa_r+0x36a>
 8010be4:	07f9      	lsls	r1, r7, #31
 8010be6:	d508      	bpl.n	8010bfa <_dtoa_r+0x39a>
 8010be8:	4640      	mov	r0, r8
 8010bea:	4649      	mov	r1, r9
 8010bec:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010bf0:	f7ef fd1a 	bl	8000628 <__aeabi_dmul>
 8010bf4:	3501      	adds	r5, #1
 8010bf6:	4680      	mov	r8, r0
 8010bf8:	4689      	mov	r9, r1
 8010bfa:	107f      	asrs	r7, r7, #1
 8010bfc:	3608      	adds	r6, #8
 8010bfe:	e7e5      	b.n	8010bcc <_dtoa_r+0x36c>
 8010c00:	f000 809b 	beq.w	8010d3a <_dtoa_r+0x4da>
 8010c04:	9b00      	ldr	r3, [sp, #0]
 8010c06:	4f9d      	ldr	r7, [pc, #628]	; (8010e7c <_dtoa_r+0x61c>)
 8010c08:	425e      	negs	r6, r3
 8010c0a:	4b9b      	ldr	r3, [pc, #620]	; (8010e78 <_dtoa_r+0x618>)
 8010c0c:	f006 020f 	and.w	r2, r6, #15
 8010c10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c18:	ec51 0b19 	vmov	r0, r1, d9
 8010c1c:	f7ef fd04 	bl	8000628 <__aeabi_dmul>
 8010c20:	1136      	asrs	r6, r6, #4
 8010c22:	4682      	mov	sl, r0
 8010c24:	468b      	mov	fp, r1
 8010c26:	2300      	movs	r3, #0
 8010c28:	2502      	movs	r5, #2
 8010c2a:	2e00      	cmp	r6, #0
 8010c2c:	d17a      	bne.n	8010d24 <_dtoa_r+0x4c4>
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d1d3      	bne.n	8010bda <_dtoa_r+0x37a>
 8010c32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	f000 8082 	beq.w	8010d3e <_dtoa_r+0x4de>
 8010c3a:	4b91      	ldr	r3, [pc, #580]	; (8010e80 <_dtoa_r+0x620>)
 8010c3c:	2200      	movs	r2, #0
 8010c3e:	4650      	mov	r0, sl
 8010c40:	4659      	mov	r1, fp
 8010c42:	f7ef ff63 	bl	8000b0c <__aeabi_dcmplt>
 8010c46:	2800      	cmp	r0, #0
 8010c48:	d079      	beq.n	8010d3e <_dtoa_r+0x4de>
 8010c4a:	9b03      	ldr	r3, [sp, #12]
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	d076      	beq.n	8010d3e <_dtoa_r+0x4de>
 8010c50:	9b02      	ldr	r3, [sp, #8]
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	dd36      	ble.n	8010cc4 <_dtoa_r+0x464>
 8010c56:	9b00      	ldr	r3, [sp, #0]
 8010c58:	4650      	mov	r0, sl
 8010c5a:	4659      	mov	r1, fp
 8010c5c:	1e5f      	subs	r7, r3, #1
 8010c5e:	2200      	movs	r2, #0
 8010c60:	4b88      	ldr	r3, [pc, #544]	; (8010e84 <_dtoa_r+0x624>)
 8010c62:	f7ef fce1 	bl	8000628 <__aeabi_dmul>
 8010c66:	9e02      	ldr	r6, [sp, #8]
 8010c68:	4682      	mov	sl, r0
 8010c6a:	468b      	mov	fp, r1
 8010c6c:	3501      	adds	r5, #1
 8010c6e:	4628      	mov	r0, r5
 8010c70:	f7ef fc70 	bl	8000554 <__aeabi_i2d>
 8010c74:	4652      	mov	r2, sl
 8010c76:	465b      	mov	r3, fp
 8010c78:	f7ef fcd6 	bl	8000628 <__aeabi_dmul>
 8010c7c:	4b82      	ldr	r3, [pc, #520]	; (8010e88 <_dtoa_r+0x628>)
 8010c7e:	2200      	movs	r2, #0
 8010c80:	f7ef fb1c 	bl	80002bc <__adddf3>
 8010c84:	46d0      	mov	r8, sl
 8010c86:	46d9      	mov	r9, fp
 8010c88:	4682      	mov	sl, r0
 8010c8a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010c8e:	2e00      	cmp	r6, #0
 8010c90:	d158      	bne.n	8010d44 <_dtoa_r+0x4e4>
 8010c92:	4b7e      	ldr	r3, [pc, #504]	; (8010e8c <_dtoa_r+0x62c>)
 8010c94:	2200      	movs	r2, #0
 8010c96:	4640      	mov	r0, r8
 8010c98:	4649      	mov	r1, r9
 8010c9a:	f7ef fb0d 	bl	80002b8 <__aeabi_dsub>
 8010c9e:	4652      	mov	r2, sl
 8010ca0:	465b      	mov	r3, fp
 8010ca2:	4680      	mov	r8, r0
 8010ca4:	4689      	mov	r9, r1
 8010ca6:	f7ef ff4f 	bl	8000b48 <__aeabi_dcmpgt>
 8010caa:	2800      	cmp	r0, #0
 8010cac:	f040 8295 	bne.w	80111da <_dtoa_r+0x97a>
 8010cb0:	4652      	mov	r2, sl
 8010cb2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010cb6:	4640      	mov	r0, r8
 8010cb8:	4649      	mov	r1, r9
 8010cba:	f7ef ff27 	bl	8000b0c <__aeabi_dcmplt>
 8010cbe:	2800      	cmp	r0, #0
 8010cc0:	f040 8289 	bne.w	80111d6 <_dtoa_r+0x976>
 8010cc4:	ec5b ab19 	vmov	sl, fp, d9
 8010cc8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	f2c0 8148 	blt.w	8010f60 <_dtoa_r+0x700>
 8010cd0:	9a00      	ldr	r2, [sp, #0]
 8010cd2:	2a0e      	cmp	r2, #14
 8010cd4:	f300 8144 	bgt.w	8010f60 <_dtoa_r+0x700>
 8010cd8:	4b67      	ldr	r3, [pc, #412]	; (8010e78 <_dtoa_r+0x618>)
 8010cda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010cde:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010ce2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	f280 80d5 	bge.w	8010e94 <_dtoa_r+0x634>
 8010cea:	9b03      	ldr	r3, [sp, #12]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	f300 80d1 	bgt.w	8010e94 <_dtoa_r+0x634>
 8010cf2:	f040 826f 	bne.w	80111d4 <_dtoa_r+0x974>
 8010cf6:	4b65      	ldr	r3, [pc, #404]	; (8010e8c <_dtoa_r+0x62c>)
 8010cf8:	2200      	movs	r2, #0
 8010cfa:	4640      	mov	r0, r8
 8010cfc:	4649      	mov	r1, r9
 8010cfe:	f7ef fc93 	bl	8000628 <__aeabi_dmul>
 8010d02:	4652      	mov	r2, sl
 8010d04:	465b      	mov	r3, fp
 8010d06:	f7ef ff15 	bl	8000b34 <__aeabi_dcmpge>
 8010d0a:	9e03      	ldr	r6, [sp, #12]
 8010d0c:	4637      	mov	r7, r6
 8010d0e:	2800      	cmp	r0, #0
 8010d10:	f040 8245 	bne.w	801119e <_dtoa_r+0x93e>
 8010d14:	9d01      	ldr	r5, [sp, #4]
 8010d16:	2331      	movs	r3, #49	; 0x31
 8010d18:	f805 3b01 	strb.w	r3, [r5], #1
 8010d1c:	9b00      	ldr	r3, [sp, #0]
 8010d1e:	3301      	adds	r3, #1
 8010d20:	9300      	str	r3, [sp, #0]
 8010d22:	e240      	b.n	80111a6 <_dtoa_r+0x946>
 8010d24:	07f2      	lsls	r2, r6, #31
 8010d26:	d505      	bpl.n	8010d34 <_dtoa_r+0x4d4>
 8010d28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010d2c:	f7ef fc7c 	bl	8000628 <__aeabi_dmul>
 8010d30:	3501      	adds	r5, #1
 8010d32:	2301      	movs	r3, #1
 8010d34:	1076      	asrs	r6, r6, #1
 8010d36:	3708      	adds	r7, #8
 8010d38:	e777      	b.n	8010c2a <_dtoa_r+0x3ca>
 8010d3a:	2502      	movs	r5, #2
 8010d3c:	e779      	b.n	8010c32 <_dtoa_r+0x3d2>
 8010d3e:	9f00      	ldr	r7, [sp, #0]
 8010d40:	9e03      	ldr	r6, [sp, #12]
 8010d42:	e794      	b.n	8010c6e <_dtoa_r+0x40e>
 8010d44:	9901      	ldr	r1, [sp, #4]
 8010d46:	4b4c      	ldr	r3, [pc, #304]	; (8010e78 <_dtoa_r+0x618>)
 8010d48:	4431      	add	r1, r6
 8010d4a:	910d      	str	r1, [sp, #52]	; 0x34
 8010d4c:	9908      	ldr	r1, [sp, #32]
 8010d4e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010d52:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010d56:	2900      	cmp	r1, #0
 8010d58:	d043      	beq.n	8010de2 <_dtoa_r+0x582>
 8010d5a:	494d      	ldr	r1, [pc, #308]	; (8010e90 <_dtoa_r+0x630>)
 8010d5c:	2000      	movs	r0, #0
 8010d5e:	f7ef fd8d 	bl	800087c <__aeabi_ddiv>
 8010d62:	4652      	mov	r2, sl
 8010d64:	465b      	mov	r3, fp
 8010d66:	f7ef faa7 	bl	80002b8 <__aeabi_dsub>
 8010d6a:	9d01      	ldr	r5, [sp, #4]
 8010d6c:	4682      	mov	sl, r0
 8010d6e:	468b      	mov	fp, r1
 8010d70:	4649      	mov	r1, r9
 8010d72:	4640      	mov	r0, r8
 8010d74:	f7ef ff08 	bl	8000b88 <__aeabi_d2iz>
 8010d78:	4606      	mov	r6, r0
 8010d7a:	f7ef fbeb 	bl	8000554 <__aeabi_i2d>
 8010d7e:	4602      	mov	r2, r0
 8010d80:	460b      	mov	r3, r1
 8010d82:	4640      	mov	r0, r8
 8010d84:	4649      	mov	r1, r9
 8010d86:	f7ef fa97 	bl	80002b8 <__aeabi_dsub>
 8010d8a:	3630      	adds	r6, #48	; 0x30
 8010d8c:	f805 6b01 	strb.w	r6, [r5], #1
 8010d90:	4652      	mov	r2, sl
 8010d92:	465b      	mov	r3, fp
 8010d94:	4680      	mov	r8, r0
 8010d96:	4689      	mov	r9, r1
 8010d98:	f7ef feb8 	bl	8000b0c <__aeabi_dcmplt>
 8010d9c:	2800      	cmp	r0, #0
 8010d9e:	d163      	bne.n	8010e68 <_dtoa_r+0x608>
 8010da0:	4642      	mov	r2, r8
 8010da2:	464b      	mov	r3, r9
 8010da4:	4936      	ldr	r1, [pc, #216]	; (8010e80 <_dtoa_r+0x620>)
 8010da6:	2000      	movs	r0, #0
 8010da8:	f7ef fa86 	bl	80002b8 <__aeabi_dsub>
 8010dac:	4652      	mov	r2, sl
 8010dae:	465b      	mov	r3, fp
 8010db0:	f7ef feac 	bl	8000b0c <__aeabi_dcmplt>
 8010db4:	2800      	cmp	r0, #0
 8010db6:	f040 80b5 	bne.w	8010f24 <_dtoa_r+0x6c4>
 8010dba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010dbc:	429d      	cmp	r5, r3
 8010dbe:	d081      	beq.n	8010cc4 <_dtoa_r+0x464>
 8010dc0:	4b30      	ldr	r3, [pc, #192]	; (8010e84 <_dtoa_r+0x624>)
 8010dc2:	2200      	movs	r2, #0
 8010dc4:	4650      	mov	r0, sl
 8010dc6:	4659      	mov	r1, fp
 8010dc8:	f7ef fc2e 	bl	8000628 <__aeabi_dmul>
 8010dcc:	4b2d      	ldr	r3, [pc, #180]	; (8010e84 <_dtoa_r+0x624>)
 8010dce:	4682      	mov	sl, r0
 8010dd0:	468b      	mov	fp, r1
 8010dd2:	4640      	mov	r0, r8
 8010dd4:	4649      	mov	r1, r9
 8010dd6:	2200      	movs	r2, #0
 8010dd8:	f7ef fc26 	bl	8000628 <__aeabi_dmul>
 8010ddc:	4680      	mov	r8, r0
 8010dde:	4689      	mov	r9, r1
 8010de0:	e7c6      	b.n	8010d70 <_dtoa_r+0x510>
 8010de2:	4650      	mov	r0, sl
 8010de4:	4659      	mov	r1, fp
 8010de6:	f7ef fc1f 	bl	8000628 <__aeabi_dmul>
 8010dea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010dec:	9d01      	ldr	r5, [sp, #4]
 8010dee:	930f      	str	r3, [sp, #60]	; 0x3c
 8010df0:	4682      	mov	sl, r0
 8010df2:	468b      	mov	fp, r1
 8010df4:	4649      	mov	r1, r9
 8010df6:	4640      	mov	r0, r8
 8010df8:	f7ef fec6 	bl	8000b88 <__aeabi_d2iz>
 8010dfc:	4606      	mov	r6, r0
 8010dfe:	f7ef fba9 	bl	8000554 <__aeabi_i2d>
 8010e02:	3630      	adds	r6, #48	; 0x30
 8010e04:	4602      	mov	r2, r0
 8010e06:	460b      	mov	r3, r1
 8010e08:	4640      	mov	r0, r8
 8010e0a:	4649      	mov	r1, r9
 8010e0c:	f7ef fa54 	bl	80002b8 <__aeabi_dsub>
 8010e10:	f805 6b01 	strb.w	r6, [r5], #1
 8010e14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010e16:	429d      	cmp	r5, r3
 8010e18:	4680      	mov	r8, r0
 8010e1a:	4689      	mov	r9, r1
 8010e1c:	f04f 0200 	mov.w	r2, #0
 8010e20:	d124      	bne.n	8010e6c <_dtoa_r+0x60c>
 8010e22:	4b1b      	ldr	r3, [pc, #108]	; (8010e90 <_dtoa_r+0x630>)
 8010e24:	4650      	mov	r0, sl
 8010e26:	4659      	mov	r1, fp
 8010e28:	f7ef fa48 	bl	80002bc <__adddf3>
 8010e2c:	4602      	mov	r2, r0
 8010e2e:	460b      	mov	r3, r1
 8010e30:	4640      	mov	r0, r8
 8010e32:	4649      	mov	r1, r9
 8010e34:	f7ef fe88 	bl	8000b48 <__aeabi_dcmpgt>
 8010e38:	2800      	cmp	r0, #0
 8010e3a:	d173      	bne.n	8010f24 <_dtoa_r+0x6c4>
 8010e3c:	4652      	mov	r2, sl
 8010e3e:	465b      	mov	r3, fp
 8010e40:	4913      	ldr	r1, [pc, #76]	; (8010e90 <_dtoa_r+0x630>)
 8010e42:	2000      	movs	r0, #0
 8010e44:	f7ef fa38 	bl	80002b8 <__aeabi_dsub>
 8010e48:	4602      	mov	r2, r0
 8010e4a:	460b      	mov	r3, r1
 8010e4c:	4640      	mov	r0, r8
 8010e4e:	4649      	mov	r1, r9
 8010e50:	f7ef fe5c 	bl	8000b0c <__aeabi_dcmplt>
 8010e54:	2800      	cmp	r0, #0
 8010e56:	f43f af35 	beq.w	8010cc4 <_dtoa_r+0x464>
 8010e5a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8010e5c:	1e6b      	subs	r3, r5, #1
 8010e5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010e60:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010e64:	2b30      	cmp	r3, #48	; 0x30
 8010e66:	d0f8      	beq.n	8010e5a <_dtoa_r+0x5fa>
 8010e68:	9700      	str	r7, [sp, #0]
 8010e6a:	e049      	b.n	8010f00 <_dtoa_r+0x6a0>
 8010e6c:	4b05      	ldr	r3, [pc, #20]	; (8010e84 <_dtoa_r+0x624>)
 8010e6e:	f7ef fbdb 	bl	8000628 <__aeabi_dmul>
 8010e72:	4680      	mov	r8, r0
 8010e74:	4689      	mov	r9, r1
 8010e76:	e7bd      	b.n	8010df4 <_dtoa_r+0x594>
 8010e78:	080146c0 	.word	0x080146c0
 8010e7c:	08014698 	.word	0x08014698
 8010e80:	3ff00000 	.word	0x3ff00000
 8010e84:	40240000 	.word	0x40240000
 8010e88:	401c0000 	.word	0x401c0000
 8010e8c:	40140000 	.word	0x40140000
 8010e90:	3fe00000 	.word	0x3fe00000
 8010e94:	9d01      	ldr	r5, [sp, #4]
 8010e96:	4656      	mov	r6, sl
 8010e98:	465f      	mov	r7, fp
 8010e9a:	4642      	mov	r2, r8
 8010e9c:	464b      	mov	r3, r9
 8010e9e:	4630      	mov	r0, r6
 8010ea0:	4639      	mov	r1, r7
 8010ea2:	f7ef fceb 	bl	800087c <__aeabi_ddiv>
 8010ea6:	f7ef fe6f 	bl	8000b88 <__aeabi_d2iz>
 8010eaa:	4682      	mov	sl, r0
 8010eac:	f7ef fb52 	bl	8000554 <__aeabi_i2d>
 8010eb0:	4642      	mov	r2, r8
 8010eb2:	464b      	mov	r3, r9
 8010eb4:	f7ef fbb8 	bl	8000628 <__aeabi_dmul>
 8010eb8:	4602      	mov	r2, r0
 8010eba:	460b      	mov	r3, r1
 8010ebc:	4630      	mov	r0, r6
 8010ebe:	4639      	mov	r1, r7
 8010ec0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8010ec4:	f7ef f9f8 	bl	80002b8 <__aeabi_dsub>
 8010ec8:	f805 6b01 	strb.w	r6, [r5], #1
 8010ecc:	9e01      	ldr	r6, [sp, #4]
 8010ece:	9f03      	ldr	r7, [sp, #12]
 8010ed0:	1bae      	subs	r6, r5, r6
 8010ed2:	42b7      	cmp	r7, r6
 8010ed4:	4602      	mov	r2, r0
 8010ed6:	460b      	mov	r3, r1
 8010ed8:	d135      	bne.n	8010f46 <_dtoa_r+0x6e6>
 8010eda:	f7ef f9ef 	bl	80002bc <__adddf3>
 8010ede:	4642      	mov	r2, r8
 8010ee0:	464b      	mov	r3, r9
 8010ee2:	4606      	mov	r6, r0
 8010ee4:	460f      	mov	r7, r1
 8010ee6:	f7ef fe2f 	bl	8000b48 <__aeabi_dcmpgt>
 8010eea:	b9d0      	cbnz	r0, 8010f22 <_dtoa_r+0x6c2>
 8010eec:	4642      	mov	r2, r8
 8010eee:	464b      	mov	r3, r9
 8010ef0:	4630      	mov	r0, r6
 8010ef2:	4639      	mov	r1, r7
 8010ef4:	f7ef fe00 	bl	8000af8 <__aeabi_dcmpeq>
 8010ef8:	b110      	cbz	r0, 8010f00 <_dtoa_r+0x6a0>
 8010efa:	f01a 0f01 	tst.w	sl, #1
 8010efe:	d110      	bne.n	8010f22 <_dtoa_r+0x6c2>
 8010f00:	4620      	mov	r0, r4
 8010f02:	ee18 1a10 	vmov	r1, s16
 8010f06:	f000 fae9 	bl	80114dc <_Bfree>
 8010f0a:	2300      	movs	r3, #0
 8010f0c:	9800      	ldr	r0, [sp, #0]
 8010f0e:	702b      	strb	r3, [r5, #0]
 8010f10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010f12:	3001      	adds	r0, #1
 8010f14:	6018      	str	r0, [r3, #0]
 8010f16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	f43f acf1 	beq.w	8010900 <_dtoa_r+0xa0>
 8010f1e:	601d      	str	r5, [r3, #0]
 8010f20:	e4ee      	b.n	8010900 <_dtoa_r+0xa0>
 8010f22:	9f00      	ldr	r7, [sp, #0]
 8010f24:	462b      	mov	r3, r5
 8010f26:	461d      	mov	r5, r3
 8010f28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010f2c:	2a39      	cmp	r2, #57	; 0x39
 8010f2e:	d106      	bne.n	8010f3e <_dtoa_r+0x6de>
 8010f30:	9a01      	ldr	r2, [sp, #4]
 8010f32:	429a      	cmp	r2, r3
 8010f34:	d1f7      	bne.n	8010f26 <_dtoa_r+0x6c6>
 8010f36:	9901      	ldr	r1, [sp, #4]
 8010f38:	2230      	movs	r2, #48	; 0x30
 8010f3a:	3701      	adds	r7, #1
 8010f3c:	700a      	strb	r2, [r1, #0]
 8010f3e:	781a      	ldrb	r2, [r3, #0]
 8010f40:	3201      	adds	r2, #1
 8010f42:	701a      	strb	r2, [r3, #0]
 8010f44:	e790      	b.n	8010e68 <_dtoa_r+0x608>
 8010f46:	4ba6      	ldr	r3, [pc, #664]	; (80111e0 <_dtoa_r+0x980>)
 8010f48:	2200      	movs	r2, #0
 8010f4a:	f7ef fb6d 	bl	8000628 <__aeabi_dmul>
 8010f4e:	2200      	movs	r2, #0
 8010f50:	2300      	movs	r3, #0
 8010f52:	4606      	mov	r6, r0
 8010f54:	460f      	mov	r7, r1
 8010f56:	f7ef fdcf 	bl	8000af8 <__aeabi_dcmpeq>
 8010f5a:	2800      	cmp	r0, #0
 8010f5c:	d09d      	beq.n	8010e9a <_dtoa_r+0x63a>
 8010f5e:	e7cf      	b.n	8010f00 <_dtoa_r+0x6a0>
 8010f60:	9a08      	ldr	r2, [sp, #32]
 8010f62:	2a00      	cmp	r2, #0
 8010f64:	f000 80d7 	beq.w	8011116 <_dtoa_r+0x8b6>
 8010f68:	9a06      	ldr	r2, [sp, #24]
 8010f6a:	2a01      	cmp	r2, #1
 8010f6c:	f300 80ba 	bgt.w	80110e4 <_dtoa_r+0x884>
 8010f70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010f72:	2a00      	cmp	r2, #0
 8010f74:	f000 80b2 	beq.w	80110dc <_dtoa_r+0x87c>
 8010f78:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010f7c:	9e07      	ldr	r6, [sp, #28]
 8010f7e:	9d04      	ldr	r5, [sp, #16]
 8010f80:	9a04      	ldr	r2, [sp, #16]
 8010f82:	441a      	add	r2, r3
 8010f84:	9204      	str	r2, [sp, #16]
 8010f86:	9a05      	ldr	r2, [sp, #20]
 8010f88:	2101      	movs	r1, #1
 8010f8a:	441a      	add	r2, r3
 8010f8c:	4620      	mov	r0, r4
 8010f8e:	9205      	str	r2, [sp, #20]
 8010f90:	f000 fb5c 	bl	801164c <__i2b>
 8010f94:	4607      	mov	r7, r0
 8010f96:	2d00      	cmp	r5, #0
 8010f98:	dd0c      	ble.n	8010fb4 <_dtoa_r+0x754>
 8010f9a:	9b05      	ldr	r3, [sp, #20]
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	dd09      	ble.n	8010fb4 <_dtoa_r+0x754>
 8010fa0:	42ab      	cmp	r3, r5
 8010fa2:	9a04      	ldr	r2, [sp, #16]
 8010fa4:	bfa8      	it	ge
 8010fa6:	462b      	movge	r3, r5
 8010fa8:	1ad2      	subs	r2, r2, r3
 8010faa:	9204      	str	r2, [sp, #16]
 8010fac:	9a05      	ldr	r2, [sp, #20]
 8010fae:	1aed      	subs	r5, r5, r3
 8010fb0:	1ad3      	subs	r3, r2, r3
 8010fb2:	9305      	str	r3, [sp, #20]
 8010fb4:	9b07      	ldr	r3, [sp, #28]
 8010fb6:	b31b      	cbz	r3, 8011000 <_dtoa_r+0x7a0>
 8010fb8:	9b08      	ldr	r3, [sp, #32]
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	f000 80af 	beq.w	801111e <_dtoa_r+0x8be>
 8010fc0:	2e00      	cmp	r6, #0
 8010fc2:	dd13      	ble.n	8010fec <_dtoa_r+0x78c>
 8010fc4:	4639      	mov	r1, r7
 8010fc6:	4632      	mov	r2, r6
 8010fc8:	4620      	mov	r0, r4
 8010fca:	f000 fbff 	bl	80117cc <__pow5mult>
 8010fce:	ee18 2a10 	vmov	r2, s16
 8010fd2:	4601      	mov	r1, r0
 8010fd4:	4607      	mov	r7, r0
 8010fd6:	4620      	mov	r0, r4
 8010fd8:	f000 fb4e 	bl	8011678 <__multiply>
 8010fdc:	ee18 1a10 	vmov	r1, s16
 8010fe0:	4680      	mov	r8, r0
 8010fe2:	4620      	mov	r0, r4
 8010fe4:	f000 fa7a 	bl	80114dc <_Bfree>
 8010fe8:	ee08 8a10 	vmov	s16, r8
 8010fec:	9b07      	ldr	r3, [sp, #28]
 8010fee:	1b9a      	subs	r2, r3, r6
 8010ff0:	d006      	beq.n	8011000 <_dtoa_r+0x7a0>
 8010ff2:	ee18 1a10 	vmov	r1, s16
 8010ff6:	4620      	mov	r0, r4
 8010ff8:	f000 fbe8 	bl	80117cc <__pow5mult>
 8010ffc:	ee08 0a10 	vmov	s16, r0
 8011000:	2101      	movs	r1, #1
 8011002:	4620      	mov	r0, r4
 8011004:	f000 fb22 	bl	801164c <__i2b>
 8011008:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801100a:	2b00      	cmp	r3, #0
 801100c:	4606      	mov	r6, r0
 801100e:	f340 8088 	ble.w	8011122 <_dtoa_r+0x8c2>
 8011012:	461a      	mov	r2, r3
 8011014:	4601      	mov	r1, r0
 8011016:	4620      	mov	r0, r4
 8011018:	f000 fbd8 	bl	80117cc <__pow5mult>
 801101c:	9b06      	ldr	r3, [sp, #24]
 801101e:	2b01      	cmp	r3, #1
 8011020:	4606      	mov	r6, r0
 8011022:	f340 8081 	ble.w	8011128 <_dtoa_r+0x8c8>
 8011026:	f04f 0800 	mov.w	r8, #0
 801102a:	6933      	ldr	r3, [r6, #16]
 801102c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011030:	6918      	ldr	r0, [r3, #16]
 8011032:	f000 fabb 	bl	80115ac <__hi0bits>
 8011036:	f1c0 0020 	rsb	r0, r0, #32
 801103a:	9b05      	ldr	r3, [sp, #20]
 801103c:	4418      	add	r0, r3
 801103e:	f010 001f 	ands.w	r0, r0, #31
 8011042:	f000 8092 	beq.w	801116a <_dtoa_r+0x90a>
 8011046:	f1c0 0320 	rsb	r3, r0, #32
 801104a:	2b04      	cmp	r3, #4
 801104c:	f340 808a 	ble.w	8011164 <_dtoa_r+0x904>
 8011050:	f1c0 001c 	rsb	r0, r0, #28
 8011054:	9b04      	ldr	r3, [sp, #16]
 8011056:	4403      	add	r3, r0
 8011058:	9304      	str	r3, [sp, #16]
 801105a:	9b05      	ldr	r3, [sp, #20]
 801105c:	4403      	add	r3, r0
 801105e:	4405      	add	r5, r0
 8011060:	9305      	str	r3, [sp, #20]
 8011062:	9b04      	ldr	r3, [sp, #16]
 8011064:	2b00      	cmp	r3, #0
 8011066:	dd07      	ble.n	8011078 <_dtoa_r+0x818>
 8011068:	ee18 1a10 	vmov	r1, s16
 801106c:	461a      	mov	r2, r3
 801106e:	4620      	mov	r0, r4
 8011070:	f000 fc06 	bl	8011880 <__lshift>
 8011074:	ee08 0a10 	vmov	s16, r0
 8011078:	9b05      	ldr	r3, [sp, #20]
 801107a:	2b00      	cmp	r3, #0
 801107c:	dd05      	ble.n	801108a <_dtoa_r+0x82a>
 801107e:	4631      	mov	r1, r6
 8011080:	461a      	mov	r2, r3
 8011082:	4620      	mov	r0, r4
 8011084:	f000 fbfc 	bl	8011880 <__lshift>
 8011088:	4606      	mov	r6, r0
 801108a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801108c:	2b00      	cmp	r3, #0
 801108e:	d06e      	beq.n	801116e <_dtoa_r+0x90e>
 8011090:	ee18 0a10 	vmov	r0, s16
 8011094:	4631      	mov	r1, r6
 8011096:	f000 fc63 	bl	8011960 <__mcmp>
 801109a:	2800      	cmp	r0, #0
 801109c:	da67      	bge.n	801116e <_dtoa_r+0x90e>
 801109e:	9b00      	ldr	r3, [sp, #0]
 80110a0:	3b01      	subs	r3, #1
 80110a2:	ee18 1a10 	vmov	r1, s16
 80110a6:	9300      	str	r3, [sp, #0]
 80110a8:	220a      	movs	r2, #10
 80110aa:	2300      	movs	r3, #0
 80110ac:	4620      	mov	r0, r4
 80110ae:	f000 fa37 	bl	8011520 <__multadd>
 80110b2:	9b08      	ldr	r3, [sp, #32]
 80110b4:	ee08 0a10 	vmov	s16, r0
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	f000 81b1 	beq.w	8011420 <_dtoa_r+0xbc0>
 80110be:	2300      	movs	r3, #0
 80110c0:	4639      	mov	r1, r7
 80110c2:	220a      	movs	r2, #10
 80110c4:	4620      	mov	r0, r4
 80110c6:	f000 fa2b 	bl	8011520 <__multadd>
 80110ca:	9b02      	ldr	r3, [sp, #8]
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	4607      	mov	r7, r0
 80110d0:	f300 808e 	bgt.w	80111f0 <_dtoa_r+0x990>
 80110d4:	9b06      	ldr	r3, [sp, #24]
 80110d6:	2b02      	cmp	r3, #2
 80110d8:	dc51      	bgt.n	801117e <_dtoa_r+0x91e>
 80110da:	e089      	b.n	80111f0 <_dtoa_r+0x990>
 80110dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80110de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80110e2:	e74b      	b.n	8010f7c <_dtoa_r+0x71c>
 80110e4:	9b03      	ldr	r3, [sp, #12]
 80110e6:	1e5e      	subs	r6, r3, #1
 80110e8:	9b07      	ldr	r3, [sp, #28]
 80110ea:	42b3      	cmp	r3, r6
 80110ec:	bfbf      	itttt	lt
 80110ee:	9b07      	ldrlt	r3, [sp, #28]
 80110f0:	9607      	strlt	r6, [sp, #28]
 80110f2:	1af2      	sublt	r2, r6, r3
 80110f4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80110f6:	bfb6      	itet	lt
 80110f8:	189b      	addlt	r3, r3, r2
 80110fa:	1b9e      	subge	r6, r3, r6
 80110fc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80110fe:	9b03      	ldr	r3, [sp, #12]
 8011100:	bfb8      	it	lt
 8011102:	2600      	movlt	r6, #0
 8011104:	2b00      	cmp	r3, #0
 8011106:	bfb7      	itett	lt
 8011108:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801110c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8011110:	1a9d      	sublt	r5, r3, r2
 8011112:	2300      	movlt	r3, #0
 8011114:	e734      	b.n	8010f80 <_dtoa_r+0x720>
 8011116:	9e07      	ldr	r6, [sp, #28]
 8011118:	9d04      	ldr	r5, [sp, #16]
 801111a:	9f08      	ldr	r7, [sp, #32]
 801111c:	e73b      	b.n	8010f96 <_dtoa_r+0x736>
 801111e:	9a07      	ldr	r2, [sp, #28]
 8011120:	e767      	b.n	8010ff2 <_dtoa_r+0x792>
 8011122:	9b06      	ldr	r3, [sp, #24]
 8011124:	2b01      	cmp	r3, #1
 8011126:	dc18      	bgt.n	801115a <_dtoa_r+0x8fa>
 8011128:	f1ba 0f00 	cmp.w	sl, #0
 801112c:	d115      	bne.n	801115a <_dtoa_r+0x8fa>
 801112e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011132:	b993      	cbnz	r3, 801115a <_dtoa_r+0x8fa>
 8011134:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011138:	0d1b      	lsrs	r3, r3, #20
 801113a:	051b      	lsls	r3, r3, #20
 801113c:	b183      	cbz	r3, 8011160 <_dtoa_r+0x900>
 801113e:	9b04      	ldr	r3, [sp, #16]
 8011140:	3301      	adds	r3, #1
 8011142:	9304      	str	r3, [sp, #16]
 8011144:	9b05      	ldr	r3, [sp, #20]
 8011146:	3301      	adds	r3, #1
 8011148:	9305      	str	r3, [sp, #20]
 801114a:	f04f 0801 	mov.w	r8, #1
 801114e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011150:	2b00      	cmp	r3, #0
 8011152:	f47f af6a 	bne.w	801102a <_dtoa_r+0x7ca>
 8011156:	2001      	movs	r0, #1
 8011158:	e76f      	b.n	801103a <_dtoa_r+0x7da>
 801115a:	f04f 0800 	mov.w	r8, #0
 801115e:	e7f6      	b.n	801114e <_dtoa_r+0x8ee>
 8011160:	4698      	mov	r8, r3
 8011162:	e7f4      	b.n	801114e <_dtoa_r+0x8ee>
 8011164:	f43f af7d 	beq.w	8011062 <_dtoa_r+0x802>
 8011168:	4618      	mov	r0, r3
 801116a:	301c      	adds	r0, #28
 801116c:	e772      	b.n	8011054 <_dtoa_r+0x7f4>
 801116e:	9b03      	ldr	r3, [sp, #12]
 8011170:	2b00      	cmp	r3, #0
 8011172:	dc37      	bgt.n	80111e4 <_dtoa_r+0x984>
 8011174:	9b06      	ldr	r3, [sp, #24]
 8011176:	2b02      	cmp	r3, #2
 8011178:	dd34      	ble.n	80111e4 <_dtoa_r+0x984>
 801117a:	9b03      	ldr	r3, [sp, #12]
 801117c:	9302      	str	r3, [sp, #8]
 801117e:	9b02      	ldr	r3, [sp, #8]
 8011180:	b96b      	cbnz	r3, 801119e <_dtoa_r+0x93e>
 8011182:	4631      	mov	r1, r6
 8011184:	2205      	movs	r2, #5
 8011186:	4620      	mov	r0, r4
 8011188:	f000 f9ca 	bl	8011520 <__multadd>
 801118c:	4601      	mov	r1, r0
 801118e:	4606      	mov	r6, r0
 8011190:	ee18 0a10 	vmov	r0, s16
 8011194:	f000 fbe4 	bl	8011960 <__mcmp>
 8011198:	2800      	cmp	r0, #0
 801119a:	f73f adbb 	bgt.w	8010d14 <_dtoa_r+0x4b4>
 801119e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80111a0:	9d01      	ldr	r5, [sp, #4]
 80111a2:	43db      	mvns	r3, r3
 80111a4:	9300      	str	r3, [sp, #0]
 80111a6:	f04f 0800 	mov.w	r8, #0
 80111aa:	4631      	mov	r1, r6
 80111ac:	4620      	mov	r0, r4
 80111ae:	f000 f995 	bl	80114dc <_Bfree>
 80111b2:	2f00      	cmp	r7, #0
 80111b4:	f43f aea4 	beq.w	8010f00 <_dtoa_r+0x6a0>
 80111b8:	f1b8 0f00 	cmp.w	r8, #0
 80111bc:	d005      	beq.n	80111ca <_dtoa_r+0x96a>
 80111be:	45b8      	cmp	r8, r7
 80111c0:	d003      	beq.n	80111ca <_dtoa_r+0x96a>
 80111c2:	4641      	mov	r1, r8
 80111c4:	4620      	mov	r0, r4
 80111c6:	f000 f989 	bl	80114dc <_Bfree>
 80111ca:	4639      	mov	r1, r7
 80111cc:	4620      	mov	r0, r4
 80111ce:	f000 f985 	bl	80114dc <_Bfree>
 80111d2:	e695      	b.n	8010f00 <_dtoa_r+0x6a0>
 80111d4:	2600      	movs	r6, #0
 80111d6:	4637      	mov	r7, r6
 80111d8:	e7e1      	b.n	801119e <_dtoa_r+0x93e>
 80111da:	9700      	str	r7, [sp, #0]
 80111dc:	4637      	mov	r7, r6
 80111de:	e599      	b.n	8010d14 <_dtoa_r+0x4b4>
 80111e0:	40240000 	.word	0x40240000
 80111e4:	9b08      	ldr	r3, [sp, #32]
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	f000 80ca 	beq.w	8011380 <_dtoa_r+0xb20>
 80111ec:	9b03      	ldr	r3, [sp, #12]
 80111ee:	9302      	str	r3, [sp, #8]
 80111f0:	2d00      	cmp	r5, #0
 80111f2:	dd05      	ble.n	8011200 <_dtoa_r+0x9a0>
 80111f4:	4639      	mov	r1, r7
 80111f6:	462a      	mov	r2, r5
 80111f8:	4620      	mov	r0, r4
 80111fa:	f000 fb41 	bl	8011880 <__lshift>
 80111fe:	4607      	mov	r7, r0
 8011200:	f1b8 0f00 	cmp.w	r8, #0
 8011204:	d05b      	beq.n	80112be <_dtoa_r+0xa5e>
 8011206:	6879      	ldr	r1, [r7, #4]
 8011208:	4620      	mov	r0, r4
 801120a:	f000 f927 	bl	801145c <_Balloc>
 801120e:	4605      	mov	r5, r0
 8011210:	b928      	cbnz	r0, 801121e <_dtoa_r+0x9be>
 8011212:	4b87      	ldr	r3, [pc, #540]	; (8011430 <_dtoa_r+0xbd0>)
 8011214:	4602      	mov	r2, r0
 8011216:	f240 21ea 	movw	r1, #746	; 0x2ea
 801121a:	f7ff bb3b 	b.w	8010894 <_dtoa_r+0x34>
 801121e:	693a      	ldr	r2, [r7, #16]
 8011220:	3202      	adds	r2, #2
 8011222:	0092      	lsls	r2, r2, #2
 8011224:	f107 010c 	add.w	r1, r7, #12
 8011228:	300c      	adds	r0, #12
 801122a:	f7fe fcd9 	bl	800fbe0 <memcpy>
 801122e:	2201      	movs	r2, #1
 8011230:	4629      	mov	r1, r5
 8011232:	4620      	mov	r0, r4
 8011234:	f000 fb24 	bl	8011880 <__lshift>
 8011238:	9b01      	ldr	r3, [sp, #4]
 801123a:	f103 0901 	add.w	r9, r3, #1
 801123e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8011242:	4413      	add	r3, r2
 8011244:	9305      	str	r3, [sp, #20]
 8011246:	f00a 0301 	and.w	r3, sl, #1
 801124a:	46b8      	mov	r8, r7
 801124c:	9304      	str	r3, [sp, #16]
 801124e:	4607      	mov	r7, r0
 8011250:	4631      	mov	r1, r6
 8011252:	ee18 0a10 	vmov	r0, s16
 8011256:	f7ff fa75 	bl	8010744 <quorem>
 801125a:	4641      	mov	r1, r8
 801125c:	9002      	str	r0, [sp, #8]
 801125e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011262:	ee18 0a10 	vmov	r0, s16
 8011266:	f000 fb7b 	bl	8011960 <__mcmp>
 801126a:	463a      	mov	r2, r7
 801126c:	9003      	str	r0, [sp, #12]
 801126e:	4631      	mov	r1, r6
 8011270:	4620      	mov	r0, r4
 8011272:	f000 fb91 	bl	8011998 <__mdiff>
 8011276:	68c2      	ldr	r2, [r0, #12]
 8011278:	f109 3bff 	add.w	fp, r9, #4294967295
 801127c:	4605      	mov	r5, r0
 801127e:	bb02      	cbnz	r2, 80112c2 <_dtoa_r+0xa62>
 8011280:	4601      	mov	r1, r0
 8011282:	ee18 0a10 	vmov	r0, s16
 8011286:	f000 fb6b 	bl	8011960 <__mcmp>
 801128a:	4602      	mov	r2, r0
 801128c:	4629      	mov	r1, r5
 801128e:	4620      	mov	r0, r4
 8011290:	9207      	str	r2, [sp, #28]
 8011292:	f000 f923 	bl	80114dc <_Bfree>
 8011296:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801129a:	ea43 0102 	orr.w	r1, r3, r2
 801129e:	9b04      	ldr	r3, [sp, #16]
 80112a0:	430b      	orrs	r3, r1
 80112a2:	464d      	mov	r5, r9
 80112a4:	d10f      	bne.n	80112c6 <_dtoa_r+0xa66>
 80112a6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80112aa:	d02a      	beq.n	8011302 <_dtoa_r+0xaa2>
 80112ac:	9b03      	ldr	r3, [sp, #12]
 80112ae:	2b00      	cmp	r3, #0
 80112b0:	dd02      	ble.n	80112b8 <_dtoa_r+0xa58>
 80112b2:	9b02      	ldr	r3, [sp, #8]
 80112b4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80112b8:	f88b a000 	strb.w	sl, [fp]
 80112bc:	e775      	b.n	80111aa <_dtoa_r+0x94a>
 80112be:	4638      	mov	r0, r7
 80112c0:	e7ba      	b.n	8011238 <_dtoa_r+0x9d8>
 80112c2:	2201      	movs	r2, #1
 80112c4:	e7e2      	b.n	801128c <_dtoa_r+0xa2c>
 80112c6:	9b03      	ldr	r3, [sp, #12]
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	db04      	blt.n	80112d6 <_dtoa_r+0xa76>
 80112cc:	9906      	ldr	r1, [sp, #24]
 80112ce:	430b      	orrs	r3, r1
 80112d0:	9904      	ldr	r1, [sp, #16]
 80112d2:	430b      	orrs	r3, r1
 80112d4:	d122      	bne.n	801131c <_dtoa_r+0xabc>
 80112d6:	2a00      	cmp	r2, #0
 80112d8:	ddee      	ble.n	80112b8 <_dtoa_r+0xa58>
 80112da:	ee18 1a10 	vmov	r1, s16
 80112de:	2201      	movs	r2, #1
 80112e0:	4620      	mov	r0, r4
 80112e2:	f000 facd 	bl	8011880 <__lshift>
 80112e6:	4631      	mov	r1, r6
 80112e8:	ee08 0a10 	vmov	s16, r0
 80112ec:	f000 fb38 	bl	8011960 <__mcmp>
 80112f0:	2800      	cmp	r0, #0
 80112f2:	dc03      	bgt.n	80112fc <_dtoa_r+0xa9c>
 80112f4:	d1e0      	bne.n	80112b8 <_dtoa_r+0xa58>
 80112f6:	f01a 0f01 	tst.w	sl, #1
 80112fa:	d0dd      	beq.n	80112b8 <_dtoa_r+0xa58>
 80112fc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011300:	d1d7      	bne.n	80112b2 <_dtoa_r+0xa52>
 8011302:	2339      	movs	r3, #57	; 0x39
 8011304:	f88b 3000 	strb.w	r3, [fp]
 8011308:	462b      	mov	r3, r5
 801130a:	461d      	mov	r5, r3
 801130c:	3b01      	subs	r3, #1
 801130e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011312:	2a39      	cmp	r2, #57	; 0x39
 8011314:	d071      	beq.n	80113fa <_dtoa_r+0xb9a>
 8011316:	3201      	adds	r2, #1
 8011318:	701a      	strb	r2, [r3, #0]
 801131a:	e746      	b.n	80111aa <_dtoa_r+0x94a>
 801131c:	2a00      	cmp	r2, #0
 801131e:	dd07      	ble.n	8011330 <_dtoa_r+0xad0>
 8011320:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011324:	d0ed      	beq.n	8011302 <_dtoa_r+0xaa2>
 8011326:	f10a 0301 	add.w	r3, sl, #1
 801132a:	f88b 3000 	strb.w	r3, [fp]
 801132e:	e73c      	b.n	80111aa <_dtoa_r+0x94a>
 8011330:	9b05      	ldr	r3, [sp, #20]
 8011332:	f809 ac01 	strb.w	sl, [r9, #-1]
 8011336:	4599      	cmp	r9, r3
 8011338:	d047      	beq.n	80113ca <_dtoa_r+0xb6a>
 801133a:	ee18 1a10 	vmov	r1, s16
 801133e:	2300      	movs	r3, #0
 8011340:	220a      	movs	r2, #10
 8011342:	4620      	mov	r0, r4
 8011344:	f000 f8ec 	bl	8011520 <__multadd>
 8011348:	45b8      	cmp	r8, r7
 801134a:	ee08 0a10 	vmov	s16, r0
 801134e:	f04f 0300 	mov.w	r3, #0
 8011352:	f04f 020a 	mov.w	r2, #10
 8011356:	4641      	mov	r1, r8
 8011358:	4620      	mov	r0, r4
 801135a:	d106      	bne.n	801136a <_dtoa_r+0xb0a>
 801135c:	f000 f8e0 	bl	8011520 <__multadd>
 8011360:	4680      	mov	r8, r0
 8011362:	4607      	mov	r7, r0
 8011364:	f109 0901 	add.w	r9, r9, #1
 8011368:	e772      	b.n	8011250 <_dtoa_r+0x9f0>
 801136a:	f000 f8d9 	bl	8011520 <__multadd>
 801136e:	4639      	mov	r1, r7
 8011370:	4680      	mov	r8, r0
 8011372:	2300      	movs	r3, #0
 8011374:	220a      	movs	r2, #10
 8011376:	4620      	mov	r0, r4
 8011378:	f000 f8d2 	bl	8011520 <__multadd>
 801137c:	4607      	mov	r7, r0
 801137e:	e7f1      	b.n	8011364 <_dtoa_r+0xb04>
 8011380:	9b03      	ldr	r3, [sp, #12]
 8011382:	9302      	str	r3, [sp, #8]
 8011384:	9d01      	ldr	r5, [sp, #4]
 8011386:	ee18 0a10 	vmov	r0, s16
 801138a:	4631      	mov	r1, r6
 801138c:	f7ff f9da 	bl	8010744 <quorem>
 8011390:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011394:	9b01      	ldr	r3, [sp, #4]
 8011396:	f805 ab01 	strb.w	sl, [r5], #1
 801139a:	1aea      	subs	r2, r5, r3
 801139c:	9b02      	ldr	r3, [sp, #8]
 801139e:	4293      	cmp	r3, r2
 80113a0:	dd09      	ble.n	80113b6 <_dtoa_r+0xb56>
 80113a2:	ee18 1a10 	vmov	r1, s16
 80113a6:	2300      	movs	r3, #0
 80113a8:	220a      	movs	r2, #10
 80113aa:	4620      	mov	r0, r4
 80113ac:	f000 f8b8 	bl	8011520 <__multadd>
 80113b0:	ee08 0a10 	vmov	s16, r0
 80113b4:	e7e7      	b.n	8011386 <_dtoa_r+0xb26>
 80113b6:	9b02      	ldr	r3, [sp, #8]
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	bfc8      	it	gt
 80113bc:	461d      	movgt	r5, r3
 80113be:	9b01      	ldr	r3, [sp, #4]
 80113c0:	bfd8      	it	le
 80113c2:	2501      	movle	r5, #1
 80113c4:	441d      	add	r5, r3
 80113c6:	f04f 0800 	mov.w	r8, #0
 80113ca:	ee18 1a10 	vmov	r1, s16
 80113ce:	2201      	movs	r2, #1
 80113d0:	4620      	mov	r0, r4
 80113d2:	f000 fa55 	bl	8011880 <__lshift>
 80113d6:	4631      	mov	r1, r6
 80113d8:	ee08 0a10 	vmov	s16, r0
 80113dc:	f000 fac0 	bl	8011960 <__mcmp>
 80113e0:	2800      	cmp	r0, #0
 80113e2:	dc91      	bgt.n	8011308 <_dtoa_r+0xaa8>
 80113e4:	d102      	bne.n	80113ec <_dtoa_r+0xb8c>
 80113e6:	f01a 0f01 	tst.w	sl, #1
 80113ea:	d18d      	bne.n	8011308 <_dtoa_r+0xaa8>
 80113ec:	462b      	mov	r3, r5
 80113ee:	461d      	mov	r5, r3
 80113f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80113f4:	2a30      	cmp	r2, #48	; 0x30
 80113f6:	d0fa      	beq.n	80113ee <_dtoa_r+0xb8e>
 80113f8:	e6d7      	b.n	80111aa <_dtoa_r+0x94a>
 80113fa:	9a01      	ldr	r2, [sp, #4]
 80113fc:	429a      	cmp	r2, r3
 80113fe:	d184      	bne.n	801130a <_dtoa_r+0xaaa>
 8011400:	9b00      	ldr	r3, [sp, #0]
 8011402:	3301      	adds	r3, #1
 8011404:	9300      	str	r3, [sp, #0]
 8011406:	2331      	movs	r3, #49	; 0x31
 8011408:	7013      	strb	r3, [r2, #0]
 801140a:	e6ce      	b.n	80111aa <_dtoa_r+0x94a>
 801140c:	4b09      	ldr	r3, [pc, #36]	; (8011434 <_dtoa_r+0xbd4>)
 801140e:	f7ff ba95 	b.w	801093c <_dtoa_r+0xdc>
 8011412:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011414:	2b00      	cmp	r3, #0
 8011416:	f47f aa6e 	bne.w	80108f6 <_dtoa_r+0x96>
 801141a:	4b07      	ldr	r3, [pc, #28]	; (8011438 <_dtoa_r+0xbd8>)
 801141c:	f7ff ba8e 	b.w	801093c <_dtoa_r+0xdc>
 8011420:	9b02      	ldr	r3, [sp, #8]
 8011422:	2b00      	cmp	r3, #0
 8011424:	dcae      	bgt.n	8011384 <_dtoa_r+0xb24>
 8011426:	9b06      	ldr	r3, [sp, #24]
 8011428:	2b02      	cmp	r3, #2
 801142a:	f73f aea8 	bgt.w	801117e <_dtoa_r+0x91e>
 801142e:	e7a9      	b.n	8011384 <_dtoa_r+0xb24>
 8011430:	0801462b 	.word	0x0801462b
 8011434:	08014588 	.word	0x08014588
 8011438:	080145ac 	.word	0x080145ac

0801143c <_localeconv_r>:
 801143c:	4800      	ldr	r0, [pc, #0]	; (8011440 <_localeconv_r+0x4>)
 801143e:	4770      	bx	lr
 8011440:	200001a0 	.word	0x200001a0

08011444 <__malloc_lock>:
 8011444:	4801      	ldr	r0, [pc, #4]	; (801144c <__malloc_lock+0x8>)
 8011446:	f000 bd30 	b.w	8011eaa <__retarget_lock_acquire_recursive>
 801144a:	bf00      	nop
 801144c:	20006398 	.word	0x20006398

08011450 <__malloc_unlock>:
 8011450:	4801      	ldr	r0, [pc, #4]	; (8011458 <__malloc_unlock+0x8>)
 8011452:	f000 bd2b 	b.w	8011eac <__retarget_lock_release_recursive>
 8011456:	bf00      	nop
 8011458:	20006398 	.word	0x20006398

0801145c <_Balloc>:
 801145c:	b570      	push	{r4, r5, r6, lr}
 801145e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011460:	4604      	mov	r4, r0
 8011462:	460d      	mov	r5, r1
 8011464:	b976      	cbnz	r6, 8011484 <_Balloc+0x28>
 8011466:	2010      	movs	r0, #16
 8011468:	f7fe fbb2 	bl	800fbd0 <malloc>
 801146c:	4602      	mov	r2, r0
 801146e:	6260      	str	r0, [r4, #36]	; 0x24
 8011470:	b920      	cbnz	r0, 801147c <_Balloc+0x20>
 8011472:	4b18      	ldr	r3, [pc, #96]	; (80114d4 <_Balloc+0x78>)
 8011474:	4818      	ldr	r0, [pc, #96]	; (80114d8 <_Balloc+0x7c>)
 8011476:	2166      	movs	r1, #102	; 0x66
 8011478:	f000 fce6 	bl	8011e48 <__assert_func>
 801147c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011480:	6006      	str	r6, [r0, #0]
 8011482:	60c6      	str	r6, [r0, #12]
 8011484:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011486:	68f3      	ldr	r3, [r6, #12]
 8011488:	b183      	cbz	r3, 80114ac <_Balloc+0x50>
 801148a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801148c:	68db      	ldr	r3, [r3, #12]
 801148e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011492:	b9b8      	cbnz	r0, 80114c4 <_Balloc+0x68>
 8011494:	2101      	movs	r1, #1
 8011496:	fa01 f605 	lsl.w	r6, r1, r5
 801149a:	1d72      	adds	r2, r6, #5
 801149c:	0092      	lsls	r2, r2, #2
 801149e:	4620      	mov	r0, r4
 80114a0:	f000 fb60 	bl	8011b64 <_calloc_r>
 80114a4:	b160      	cbz	r0, 80114c0 <_Balloc+0x64>
 80114a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80114aa:	e00e      	b.n	80114ca <_Balloc+0x6e>
 80114ac:	2221      	movs	r2, #33	; 0x21
 80114ae:	2104      	movs	r1, #4
 80114b0:	4620      	mov	r0, r4
 80114b2:	f000 fb57 	bl	8011b64 <_calloc_r>
 80114b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80114b8:	60f0      	str	r0, [r6, #12]
 80114ba:	68db      	ldr	r3, [r3, #12]
 80114bc:	2b00      	cmp	r3, #0
 80114be:	d1e4      	bne.n	801148a <_Balloc+0x2e>
 80114c0:	2000      	movs	r0, #0
 80114c2:	bd70      	pop	{r4, r5, r6, pc}
 80114c4:	6802      	ldr	r2, [r0, #0]
 80114c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80114ca:	2300      	movs	r3, #0
 80114cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80114d0:	e7f7      	b.n	80114c2 <_Balloc+0x66>
 80114d2:	bf00      	nop
 80114d4:	080145b9 	.word	0x080145b9
 80114d8:	0801463c 	.word	0x0801463c

080114dc <_Bfree>:
 80114dc:	b570      	push	{r4, r5, r6, lr}
 80114de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80114e0:	4605      	mov	r5, r0
 80114e2:	460c      	mov	r4, r1
 80114e4:	b976      	cbnz	r6, 8011504 <_Bfree+0x28>
 80114e6:	2010      	movs	r0, #16
 80114e8:	f7fe fb72 	bl	800fbd0 <malloc>
 80114ec:	4602      	mov	r2, r0
 80114ee:	6268      	str	r0, [r5, #36]	; 0x24
 80114f0:	b920      	cbnz	r0, 80114fc <_Bfree+0x20>
 80114f2:	4b09      	ldr	r3, [pc, #36]	; (8011518 <_Bfree+0x3c>)
 80114f4:	4809      	ldr	r0, [pc, #36]	; (801151c <_Bfree+0x40>)
 80114f6:	218a      	movs	r1, #138	; 0x8a
 80114f8:	f000 fca6 	bl	8011e48 <__assert_func>
 80114fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011500:	6006      	str	r6, [r0, #0]
 8011502:	60c6      	str	r6, [r0, #12]
 8011504:	b13c      	cbz	r4, 8011516 <_Bfree+0x3a>
 8011506:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011508:	6862      	ldr	r2, [r4, #4]
 801150a:	68db      	ldr	r3, [r3, #12]
 801150c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011510:	6021      	str	r1, [r4, #0]
 8011512:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011516:	bd70      	pop	{r4, r5, r6, pc}
 8011518:	080145b9 	.word	0x080145b9
 801151c:	0801463c 	.word	0x0801463c

08011520 <__multadd>:
 8011520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011524:	690d      	ldr	r5, [r1, #16]
 8011526:	4607      	mov	r7, r0
 8011528:	460c      	mov	r4, r1
 801152a:	461e      	mov	r6, r3
 801152c:	f101 0c14 	add.w	ip, r1, #20
 8011530:	2000      	movs	r0, #0
 8011532:	f8dc 3000 	ldr.w	r3, [ip]
 8011536:	b299      	uxth	r1, r3
 8011538:	fb02 6101 	mla	r1, r2, r1, r6
 801153c:	0c1e      	lsrs	r6, r3, #16
 801153e:	0c0b      	lsrs	r3, r1, #16
 8011540:	fb02 3306 	mla	r3, r2, r6, r3
 8011544:	b289      	uxth	r1, r1
 8011546:	3001      	adds	r0, #1
 8011548:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801154c:	4285      	cmp	r5, r0
 801154e:	f84c 1b04 	str.w	r1, [ip], #4
 8011552:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011556:	dcec      	bgt.n	8011532 <__multadd+0x12>
 8011558:	b30e      	cbz	r6, 801159e <__multadd+0x7e>
 801155a:	68a3      	ldr	r3, [r4, #8]
 801155c:	42ab      	cmp	r3, r5
 801155e:	dc19      	bgt.n	8011594 <__multadd+0x74>
 8011560:	6861      	ldr	r1, [r4, #4]
 8011562:	4638      	mov	r0, r7
 8011564:	3101      	adds	r1, #1
 8011566:	f7ff ff79 	bl	801145c <_Balloc>
 801156a:	4680      	mov	r8, r0
 801156c:	b928      	cbnz	r0, 801157a <__multadd+0x5a>
 801156e:	4602      	mov	r2, r0
 8011570:	4b0c      	ldr	r3, [pc, #48]	; (80115a4 <__multadd+0x84>)
 8011572:	480d      	ldr	r0, [pc, #52]	; (80115a8 <__multadd+0x88>)
 8011574:	21b5      	movs	r1, #181	; 0xb5
 8011576:	f000 fc67 	bl	8011e48 <__assert_func>
 801157a:	6922      	ldr	r2, [r4, #16]
 801157c:	3202      	adds	r2, #2
 801157e:	f104 010c 	add.w	r1, r4, #12
 8011582:	0092      	lsls	r2, r2, #2
 8011584:	300c      	adds	r0, #12
 8011586:	f7fe fb2b 	bl	800fbe0 <memcpy>
 801158a:	4621      	mov	r1, r4
 801158c:	4638      	mov	r0, r7
 801158e:	f7ff ffa5 	bl	80114dc <_Bfree>
 8011592:	4644      	mov	r4, r8
 8011594:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011598:	3501      	adds	r5, #1
 801159a:	615e      	str	r6, [r3, #20]
 801159c:	6125      	str	r5, [r4, #16]
 801159e:	4620      	mov	r0, r4
 80115a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115a4:	0801462b 	.word	0x0801462b
 80115a8:	0801463c 	.word	0x0801463c

080115ac <__hi0bits>:
 80115ac:	0c03      	lsrs	r3, r0, #16
 80115ae:	041b      	lsls	r3, r3, #16
 80115b0:	b9d3      	cbnz	r3, 80115e8 <__hi0bits+0x3c>
 80115b2:	0400      	lsls	r0, r0, #16
 80115b4:	2310      	movs	r3, #16
 80115b6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80115ba:	bf04      	itt	eq
 80115bc:	0200      	lsleq	r0, r0, #8
 80115be:	3308      	addeq	r3, #8
 80115c0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80115c4:	bf04      	itt	eq
 80115c6:	0100      	lsleq	r0, r0, #4
 80115c8:	3304      	addeq	r3, #4
 80115ca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80115ce:	bf04      	itt	eq
 80115d0:	0080      	lsleq	r0, r0, #2
 80115d2:	3302      	addeq	r3, #2
 80115d4:	2800      	cmp	r0, #0
 80115d6:	db05      	blt.n	80115e4 <__hi0bits+0x38>
 80115d8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80115dc:	f103 0301 	add.w	r3, r3, #1
 80115e0:	bf08      	it	eq
 80115e2:	2320      	moveq	r3, #32
 80115e4:	4618      	mov	r0, r3
 80115e6:	4770      	bx	lr
 80115e8:	2300      	movs	r3, #0
 80115ea:	e7e4      	b.n	80115b6 <__hi0bits+0xa>

080115ec <__lo0bits>:
 80115ec:	6803      	ldr	r3, [r0, #0]
 80115ee:	f013 0207 	ands.w	r2, r3, #7
 80115f2:	4601      	mov	r1, r0
 80115f4:	d00b      	beq.n	801160e <__lo0bits+0x22>
 80115f6:	07da      	lsls	r2, r3, #31
 80115f8:	d423      	bmi.n	8011642 <__lo0bits+0x56>
 80115fa:	0798      	lsls	r0, r3, #30
 80115fc:	bf49      	itett	mi
 80115fe:	085b      	lsrmi	r3, r3, #1
 8011600:	089b      	lsrpl	r3, r3, #2
 8011602:	2001      	movmi	r0, #1
 8011604:	600b      	strmi	r3, [r1, #0]
 8011606:	bf5c      	itt	pl
 8011608:	600b      	strpl	r3, [r1, #0]
 801160a:	2002      	movpl	r0, #2
 801160c:	4770      	bx	lr
 801160e:	b298      	uxth	r0, r3
 8011610:	b9a8      	cbnz	r0, 801163e <__lo0bits+0x52>
 8011612:	0c1b      	lsrs	r3, r3, #16
 8011614:	2010      	movs	r0, #16
 8011616:	b2da      	uxtb	r2, r3
 8011618:	b90a      	cbnz	r2, 801161e <__lo0bits+0x32>
 801161a:	3008      	adds	r0, #8
 801161c:	0a1b      	lsrs	r3, r3, #8
 801161e:	071a      	lsls	r2, r3, #28
 8011620:	bf04      	itt	eq
 8011622:	091b      	lsreq	r3, r3, #4
 8011624:	3004      	addeq	r0, #4
 8011626:	079a      	lsls	r2, r3, #30
 8011628:	bf04      	itt	eq
 801162a:	089b      	lsreq	r3, r3, #2
 801162c:	3002      	addeq	r0, #2
 801162e:	07da      	lsls	r2, r3, #31
 8011630:	d403      	bmi.n	801163a <__lo0bits+0x4e>
 8011632:	085b      	lsrs	r3, r3, #1
 8011634:	f100 0001 	add.w	r0, r0, #1
 8011638:	d005      	beq.n	8011646 <__lo0bits+0x5a>
 801163a:	600b      	str	r3, [r1, #0]
 801163c:	4770      	bx	lr
 801163e:	4610      	mov	r0, r2
 8011640:	e7e9      	b.n	8011616 <__lo0bits+0x2a>
 8011642:	2000      	movs	r0, #0
 8011644:	4770      	bx	lr
 8011646:	2020      	movs	r0, #32
 8011648:	4770      	bx	lr
	...

0801164c <__i2b>:
 801164c:	b510      	push	{r4, lr}
 801164e:	460c      	mov	r4, r1
 8011650:	2101      	movs	r1, #1
 8011652:	f7ff ff03 	bl	801145c <_Balloc>
 8011656:	4602      	mov	r2, r0
 8011658:	b928      	cbnz	r0, 8011666 <__i2b+0x1a>
 801165a:	4b05      	ldr	r3, [pc, #20]	; (8011670 <__i2b+0x24>)
 801165c:	4805      	ldr	r0, [pc, #20]	; (8011674 <__i2b+0x28>)
 801165e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011662:	f000 fbf1 	bl	8011e48 <__assert_func>
 8011666:	2301      	movs	r3, #1
 8011668:	6144      	str	r4, [r0, #20]
 801166a:	6103      	str	r3, [r0, #16]
 801166c:	bd10      	pop	{r4, pc}
 801166e:	bf00      	nop
 8011670:	0801462b 	.word	0x0801462b
 8011674:	0801463c 	.word	0x0801463c

08011678 <__multiply>:
 8011678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801167c:	4691      	mov	r9, r2
 801167e:	690a      	ldr	r2, [r1, #16]
 8011680:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011684:	429a      	cmp	r2, r3
 8011686:	bfb8      	it	lt
 8011688:	460b      	movlt	r3, r1
 801168a:	460c      	mov	r4, r1
 801168c:	bfbc      	itt	lt
 801168e:	464c      	movlt	r4, r9
 8011690:	4699      	movlt	r9, r3
 8011692:	6927      	ldr	r7, [r4, #16]
 8011694:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011698:	68a3      	ldr	r3, [r4, #8]
 801169a:	6861      	ldr	r1, [r4, #4]
 801169c:	eb07 060a 	add.w	r6, r7, sl
 80116a0:	42b3      	cmp	r3, r6
 80116a2:	b085      	sub	sp, #20
 80116a4:	bfb8      	it	lt
 80116a6:	3101      	addlt	r1, #1
 80116a8:	f7ff fed8 	bl	801145c <_Balloc>
 80116ac:	b930      	cbnz	r0, 80116bc <__multiply+0x44>
 80116ae:	4602      	mov	r2, r0
 80116b0:	4b44      	ldr	r3, [pc, #272]	; (80117c4 <__multiply+0x14c>)
 80116b2:	4845      	ldr	r0, [pc, #276]	; (80117c8 <__multiply+0x150>)
 80116b4:	f240 115d 	movw	r1, #349	; 0x15d
 80116b8:	f000 fbc6 	bl	8011e48 <__assert_func>
 80116bc:	f100 0514 	add.w	r5, r0, #20
 80116c0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80116c4:	462b      	mov	r3, r5
 80116c6:	2200      	movs	r2, #0
 80116c8:	4543      	cmp	r3, r8
 80116ca:	d321      	bcc.n	8011710 <__multiply+0x98>
 80116cc:	f104 0314 	add.w	r3, r4, #20
 80116d0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80116d4:	f109 0314 	add.w	r3, r9, #20
 80116d8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80116dc:	9202      	str	r2, [sp, #8]
 80116de:	1b3a      	subs	r2, r7, r4
 80116e0:	3a15      	subs	r2, #21
 80116e2:	f022 0203 	bic.w	r2, r2, #3
 80116e6:	3204      	adds	r2, #4
 80116e8:	f104 0115 	add.w	r1, r4, #21
 80116ec:	428f      	cmp	r7, r1
 80116ee:	bf38      	it	cc
 80116f0:	2204      	movcc	r2, #4
 80116f2:	9201      	str	r2, [sp, #4]
 80116f4:	9a02      	ldr	r2, [sp, #8]
 80116f6:	9303      	str	r3, [sp, #12]
 80116f8:	429a      	cmp	r2, r3
 80116fa:	d80c      	bhi.n	8011716 <__multiply+0x9e>
 80116fc:	2e00      	cmp	r6, #0
 80116fe:	dd03      	ble.n	8011708 <__multiply+0x90>
 8011700:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011704:	2b00      	cmp	r3, #0
 8011706:	d05a      	beq.n	80117be <__multiply+0x146>
 8011708:	6106      	str	r6, [r0, #16]
 801170a:	b005      	add	sp, #20
 801170c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011710:	f843 2b04 	str.w	r2, [r3], #4
 8011714:	e7d8      	b.n	80116c8 <__multiply+0x50>
 8011716:	f8b3 a000 	ldrh.w	sl, [r3]
 801171a:	f1ba 0f00 	cmp.w	sl, #0
 801171e:	d024      	beq.n	801176a <__multiply+0xf2>
 8011720:	f104 0e14 	add.w	lr, r4, #20
 8011724:	46a9      	mov	r9, r5
 8011726:	f04f 0c00 	mov.w	ip, #0
 801172a:	f85e 2b04 	ldr.w	r2, [lr], #4
 801172e:	f8d9 1000 	ldr.w	r1, [r9]
 8011732:	fa1f fb82 	uxth.w	fp, r2
 8011736:	b289      	uxth	r1, r1
 8011738:	fb0a 110b 	mla	r1, sl, fp, r1
 801173c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011740:	f8d9 2000 	ldr.w	r2, [r9]
 8011744:	4461      	add	r1, ip
 8011746:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801174a:	fb0a c20b 	mla	r2, sl, fp, ip
 801174e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011752:	b289      	uxth	r1, r1
 8011754:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011758:	4577      	cmp	r7, lr
 801175a:	f849 1b04 	str.w	r1, [r9], #4
 801175e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011762:	d8e2      	bhi.n	801172a <__multiply+0xb2>
 8011764:	9a01      	ldr	r2, [sp, #4]
 8011766:	f845 c002 	str.w	ip, [r5, r2]
 801176a:	9a03      	ldr	r2, [sp, #12]
 801176c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011770:	3304      	adds	r3, #4
 8011772:	f1b9 0f00 	cmp.w	r9, #0
 8011776:	d020      	beq.n	80117ba <__multiply+0x142>
 8011778:	6829      	ldr	r1, [r5, #0]
 801177a:	f104 0c14 	add.w	ip, r4, #20
 801177e:	46ae      	mov	lr, r5
 8011780:	f04f 0a00 	mov.w	sl, #0
 8011784:	f8bc b000 	ldrh.w	fp, [ip]
 8011788:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801178c:	fb09 220b 	mla	r2, r9, fp, r2
 8011790:	4492      	add	sl, r2
 8011792:	b289      	uxth	r1, r1
 8011794:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8011798:	f84e 1b04 	str.w	r1, [lr], #4
 801179c:	f85c 2b04 	ldr.w	r2, [ip], #4
 80117a0:	f8be 1000 	ldrh.w	r1, [lr]
 80117a4:	0c12      	lsrs	r2, r2, #16
 80117a6:	fb09 1102 	mla	r1, r9, r2, r1
 80117aa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80117ae:	4567      	cmp	r7, ip
 80117b0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80117b4:	d8e6      	bhi.n	8011784 <__multiply+0x10c>
 80117b6:	9a01      	ldr	r2, [sp, #4]
 80117b8:	50a9      	str	r1, [r5, r2]
 80117ba:	3504      	adds	r5, #4
 80117bc:	e79a      	b.n	80116f4 <__multiply+0x7c>
 80117be:	3e01      	subs	r6, #1
 80117c0:	e79c      	b.n	80116fc <__multiply+0x84>
 80117c2:	bf00      	nop
 80117c4:	0801462b 	.word	0x0801462b
 80117c8:	0801463c 	.word	0x0801463c

080117cc <__pow5mult>:
 80117cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80117d0:	4615      	mov	r5, r2
 80117d2:	f012 0203 	ands.w	r2, r2, #3
 80117d6:	4606      	mov	r6, r0
 80117d8:	460f      	mov	r7, r1
 80117da:	d007      	beq.n	80117ec <__pow5mult+0x20>
 80117dc:	4c25      	ldr	r4, [pc, #148]	; (8011874 <__pow5mult+0xa8>)
 80117de:	3a01      	subs	r2, #1
 80117e0:	2300      	movs	r3, #0
 80117e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80117e6:	f7ff fe9b 	bl	8011520 <__multadd>
 80117ea:	4607      	mov	r7, r0
 80117ec:	10ad      	asrs	r5, r5, #2
 80117ee:	d03d      	beq.n	801186c <__pow5mult+0xa0>
 80117f0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80117f2:	b97c      	cbnz	r4, 8011814 <__pow5mult+0x48>
 80117f4:	2010      	movs	r0, #16
 80117f6:	f7fe f9eb 	bl	800fbd0 <malloc>
 80117fa:	4602      	mov	r2, r0
 80117fc:	6270      	str	r0, [r6, #36]	; 0x24
 80117fe:	b928      	cbnz	r0, 801180c <__pow5mult+0x40>
 8011800:	4b1d      	ldr	r3, [pc, #116]	; (8011878 <__pow5mult+0xac>)
 8011802:	481e      	ldr	r0, [pc, #120]	; (801187c <__pow5mult+0xb0>)
 8011804:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011808:	f000 fb1e 	bl	8011e48 <__assert_func>
 801180c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011810:	6004      	str	r4, [r0, #0]
 8011812:	60c4      	str	r4, [r0, #12]
 8011814:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011818:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801181c:	b94c      	cbnz	r4, 8011832 <__pow5mult+0x66>
 801181e:	f240 2171 	movw	r1, #625	; 0x271
 8011822:	4630      	mov	r0, r6
 8011824:	f7ff ff12 	bl	801164c <__i2b>
 8011828:	2300      	movs	r3, #0
 801182a:	f8c8 0008 	str.w	r0, [r8, #8]
 801182e:	4604      	mov	r4, r0
 8011830:	6003      	str	r3, [r0, #0]
 8011832:	f04f 0900 	mov.w	r9, #0
 8011836:	07eb      	lsls	r3, r5, #31
 8011838:	d50a      	bpl.n	8011850 <__pow5mult+0x84>
 801183a:	4639      	mov	r1, r7
 801183c:	4622      	mov	r2, r4
 801183e:	4630      	mov	r0, r6
 8011840:	f7ff ff1a 	bl	8011678 <__multiply>
 8011844:	4639      	mov	r1, r7
 8011846:	4680      	mov	r8, r0
 8011848:	4630      	mov	r0, r6
 801184a:	f7ff fe47 	bl	80114dc <_Bfree>
 801184e:	4647      	mov	r7, r8
 8011850:	106d      	asrs	r5, r5, #1
 8011852:	d00b      	beq.n	801186c <__pow5mult+0xa0>
 8011854:	6820      	ldr	r0, [r4, #0]
 8011856:	b938      	cbnz	r0, 8011868 <__pow5mult+0x9c>
 8011858:	4622      	mov	r2, r4
 801185a:	4621      	mov	r1, r4
 801185c:	4630      	mov	r0, r6
 801185e:	f7ff ff0b 	bl	8011678 <__multiply>
 8011862:	6020      	str	r0, [r4, #0]
 8011864:	f8c0 9000 	str.w	r9, [r0]
 8011868:	4604      	mov	r4, r0
 801186a:	e7e4      	b.n	8011836 <__pow5mult+0x6a>
 801186c:	4638      	mov	r0, r7
 801186e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011872:	bf00      	nop
 8011874:	08014788 	.word	0x08014788
 8011878:	080145b9 	.word	0x080145b9
 801187c:	0801463c 	.word	0x0801463c

08011880 <__lshift>:
 8011880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011884:	460c      	mov	r4, r1
 8011886:	6849      	ldr	r1, [r1, #4]
 8011888:	6923      	ldr	r3, [r4, #16]
 801188a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801188e:	68a3      	ldr	r3, [r4, #8]
 8011890:	4607      	mov	r7, r0
 8011892:	4691      	mov	r9, r2
 8011894:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011898:	f108 0601 	add.w	r6, r8, #1
 801189c:	42b3      	cmp	r3, r6
 801189e:	db0b      	blt.n	80118b8 <__lshift+0x38>
 80118a0:	4638      	mov	r0, r7
 80118a2:	f7ff fddb 	bl	801145c <_Balloc>
 80118a6:	4605      	mov	r5, r0
 80118a8:	b948      	cbnz	r0, 80118be <__lshift+0x3e>
 80118aa:	4602      	mov	r2, r0
 80118ac:	4b2a      	ldr	r3, [pc, #168]	; (8011958 <__lshift+0xd8>)
 80118ae:	482b      	ldr	r0, [pc, #172]	; (801195c <__lshift+0xdc>)
 80118b0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80118b4:	f000 fac8 	bl	8011e48 <__assert_func>
 80118b8:	3101      	adds	r1, #1
 80118ba:	005b      	lsls	r3, r3, #1
 80118bc:	e7ee      	b.n	801189c <__lshift+0x1c>
 80118be:	2300      	movs	r3, #0
 80118c0:	f100 0114 	add.w	r1, r0, #20
 80118c4:	f100 0210 	add.w	r2, r0, #16
 80118c8:	4618      	mov	r0, r3
 80118ca:	4553      	cmp	r3, sl
 80118cc:	db37      	blt.n	801193e <__lshift+0xbe>
 80118ce:	6920      	ldr	r0, [r4, #16]
 80118d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80118d4:	f104 0314 	add.w	r3, r4, #20
 80118d8:	f019 091f 	ands.w	r9, r9, #31
 80118dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80118e0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80118e4:	d02f      	beq.n	8011946 <__lshift+0xc6>
 80118e6:	f1c9 0e20 	rsb	lr, r9, #32
 80118ea:	468a      	mov	sl, r1
 80118ec:	f04f 0c00 	mov.w	ip, #0
 80118f0:	681a      	ldr	r2, [r3, #0]
 80118f2:	fa02 f209 	lsl.w	r2, r2, r9
 80118f6:	ea42 020c 	orr.w	r2, r2, ip
 80118fa:	f84a 2b04 	str.w	r2, [sl], #4
 80118fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8011902:	4298      	cmp	r0, r3
 8011904:	fa22 fc0e 	lsr.w	ip, r2, lr
 8011908:	d8f2      	bhi.n	80118f0 <__lshift+0x70>
 801190a:	1b03      	subs	r3, r0, r4
 801190c:	3b15      	subs	r3, #21
 801190e:	f023 0303 	bic.w	r3, r3, #3
 8011912:	3304      	adds	r3, #4
 8011914:	f104 0215 	add.w	r2, r4, #21
 8011918:	4290      	cmp	r0, r2
 801191a:	bf38      	it	cc
 801191c:	2304      	movcc	r3, #4
 801191e:	f841 c003 	str.w	ip, [r1, r3]
 8011922:	f1bc 0f00 	cmp.w	ip, #0
 8011926:	d001      	beq.n	801192c <__lshift+0xac>
 8011928:	f108 0602 	add.w	r6, r8, #2
 801192c:	3e01      	subs	r6, #1
 801192e:	4638      	mov	r0, r7
 8011930:	612e      	str	r6, [r5, #16]
 8011932:	4621      	mov	r1, r4
 8011934:	f7ff fdd2 	bl	80114dc <_Bfree>
 8011938:	4628      	mov	r0, r5
 801193a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801193e:	f842 0f04 	str.w	r0, [r2, #4]!
 8011942:	3301      	adds	r3, #1
 8011944:	e7c1      	b.n	80118ca <__lshift+0x4a>
 8011946:	3904      	subs	r1, #4
 8011948:	f853 2b04 	ldr.w	r2, [r3], #4
 801194c:	f841 2f04 	str.w	r2, [r1, #4]!
 8011950:	4298      	cmp	r0, r3
 8011952:	d8f9      	bhi.n	8011948 <__lshift+0xc8>
 8011954:	e7ea      	b.n	801192c <__lshift+0xac>
 8011956:	bf00      	nop
 8011958:	0801462b 	.word	0x0801462b
 801195c:	0801463c 	.word	0x0801463c

08011960 <__mcmp>:
 8011960:	b530      	push	{r4, r5, lr}
 8011962:	6902      	ldr	r2, [r0, #16]
 8011964:	690c      	ldr	r4, [r1, #16]
 8011966:	1b12      	subs	r2, r2, r4
 8011968:	d10e      	bne.n	8011988 <__mcmp+0x28>
 801196a:	f100 0314 	add.w	r3, r0, #20
 801196e:	3114      	adds	r1, #20
 8011970:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011974:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011978:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801197c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011980:	42a5      	cmp	r5, r4
 8011982:	d003      	beq.n	801198c <__mcmp+0x2c>
 8011984:	d305      	bcc.n	8011992 <__mcmp+0x32>
 8011986:	2201      	movs	r2, #1
 8011988:	4610      	mov	r0, r2
 801198a:	bd30      	pop	{r4, r5, pc}
 801198c:	4283      	cmp	r3, r0
 801198e:	d3f3      	bcc.n	8011978 <__mcmp+0x18>
 8011990:	e7fa      	b.n	8011988 <__mcmp+0x28>
 8011992:	f04f 32ff 	mov.w	r2, #4294967295
 8011996:	e7f7      	b.n	8011988 <__mcmp+0x28>

08011998 <__mdiff>:
 8011998:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801199c:	460c      	mov	r4, r1
 801199e:	4606      	mov	r6, r0
 80119a0:	4611      	mov	r1, r2
 80119a2:	4620      	mov	r0, r4
 80119a4:	4690      	mov	r8, r2
 80119a6:	f7ff ffdb 	bl	8011960 <__mcmp>
 80119aa:	1e05      	subs	r5, r0, #0
 80119ac:	d110      	bne.n	80119d0 <__mdiff+0x38>
 80119ae:	4629      	mov	r1, r5
 80119b0:	4630      	mov	r0, r6
 80119b2:	f7ff fd53 	bl	801145c <_Balloc>
 80119b6:	b930      	cbnz	r0, 80119c6 <__mdiff+0x2e>
 80119b8:	4b3a      	ldr	r3, [pc, #232]	; (8011aa4 <__mdiff+0x10c>)
 80119ba:	4602      	mov	r2, r0
 80119bc:	f240 2132 	movw	r1, #562	; 0x232
 80119c0:	4839      	ldr	r0, [pc, #228]	; (8011aa8 <__mdiff+0x110>)
 80119c2:	f000 fa41 	bl	8011e48 <__assert_func>
 80119c6:	2301      	movs	r3, #1
 80119c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80119cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119d0:	bfa4      	itt	ge
 80119d2:	4643      	movge	r3, r8
 80119d4:	46a0      	movge	r8, r4
 80119d6:	4630      	mov	r0, r6
 80119d8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80119dc:	bfa6      	itte	ge
 80119de:	461c      	movge	r4, r3
 80119e0:	2500      	movge	r5, #0
 80119e2:	2501      	movlt	r5, #1
 80119e4:	f7ff fd3a 	bl	801145c <_Balloc>
 80119e8:	b920      	cbnz	r0, 80119f4 <__mdiff+0x5c>
 80119ea:	4b2e      	ldr	r3, [pc, #184]	; (8011aa4 <__mdiff+0x10c>)
 80119ec:	4602      	mov	r2, r0
 80119ee:	f44f 7110 	mov.w	r1, #576	; 0x240
 80119f2:	e7e5      	b.n	80119c0 <__mdiff+0x28>
 80119f4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80119f8:	6926      	ldr	r6, [r4, #16]
 80119fa:	60c5      	str	r5, [r0, #12]
 80119fc:	f104 0914 	add.w	r9, r4, #20
 8011a00:	f108 0514 	add.w	r5, r8, #20
 8011a04:	f100 0e14 	add.w	lr, r0, #20
 8011a08:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011a0c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011a10:	f108 0210 	add.w	r2, r8, #16
 8011a14:	46f2      	mov	sl, lr
 8011a16:	2100      	movs	r1, #0
 8011a18:	f859 3b04 	ldr.w	r3, [r9], #4
 8011a1c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011a20:	fa1f f883 	uxth.w	r8, r3
 8011a24:	fa11 f18b 	uxtah	r1, r1, fp
 8011a28:	0c1b      	lsrs	r3, r3, #16
 8011a2a:	eba1 0808 	sub.w	r8, r1, r8
 8011a2e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011a32:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011a36:	fa1f f888 	uxth.w	r8, r8
 8011a3a:	1419      	asrs	r1, r3, #16
 8011a3c:	454e      	cmp	r6, r9
 8011a3e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011a42:	f84a 3b04 	str.w	r3, [sl], #4
 8011a46:	d8e7      	bhi.n	8011a18 <__mdiff+0x80>
 8011a48:	1b33      	subs	r3, r6, r4
 8011a4a:	3b15      	subs	r3, #21
 8011a4c:	f023 0303 	bic.w	r3, r3, #3
 8011a50:	3304      	adds	r3, #4
 8011a52:	3415      	adds	r4, #21
 8011a54:	42a6      	cmp	r6, r4
 8011a56:	bf38      	it	cc
 8011a58:	2304      	movcc	r3, #4
 8011a5a:	441d      	add	r5, r3
 8011a5c:	4473      	add	r3, lr
 8011a5e:	469e      	mov	lr, r3
 8011a60:	462e      	mov	r6, r5
 8011a62:	4566      	cmp	r6, ip
 8011a64:	d30e      	bcc.n	8011a84 <__mdiff+0xec>
 8011a66:	f10c 0203 	add.w	r2, ip, #3
 8011a6a:	1b52      	subs	r2, r2, r5
 8011a6c:	f022 0203 	bic.w	r2, r2, #3
 8011a70:	3d03      	subs	r5, #3
 8011a72:	45ac      	cmp	ip, r5
 8011a74:	bf38      	it	cc
 8011a76:	2200      	movcc	r2, #0
 8011a78:	441a      	add	r2, r3
 8011a7a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8011a7e:	b17b      	cbz	r3, 8011aa0 <__mdiff+0x108>
 8011a80:	6107      	str	r7, [r0, #16]
 8011a82:	e7a3      	b.n	80119cc <__mdiff+0x34>
 8011a84:	f856 8b04 	ldr.w	r8, [r6], #4
 8011a88:	fa11 f288 	uxtah	r2, r1, r8
 8011a8c:	1414      	asrs	r4, r2, #16
 8011a8e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8011a92:	b292      	uxth	r2, r2
 8011a94:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8011a98:	f84e 2b04 	str.w	r2, [lr], #4
 8011a9c:	1421      	asrs	r1, r4, #16
 8011a9e:	e7e0      	b.n	8011a62 <__mdiff+0xca>
 8011aa0:	3f01      	subs	r7, #1
 8011aa2:	e7ea      	b.n	8011a7a <__mdiff+0xe2>
 8011aa4:	0801462b 	.word	0x0801462b
 8011aa8:	0801463c 	.word	0x0801463c

08011aac <__d2b>:
 8011aac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011ab0:	4689      	mov	r9, r1
 8011ab2:	2101      	movs	r1, #1
 8011ab4:	ec57 6b10 	vmov	r6, r7, d0
 8011ab8:	4690      	mov	r8, r2
 8011aba:	f7ff fccf 	bl	801145c <_Balloc>
 8011abe:	4604      	mov	r4, r0
 8011ac0:	b930      	cbnz	r0, 8011ad0 <__d2b+0x24>
 8011ac2:	4602      	mov	r2, r0
 8011ac4:	4b25      	ldr	r3, [pc, #148]	; (8011b5c <__d2b+0xb0>)
 8011ac6:	4826      	ldr	r0, [pc, #152]	; (8011b60 <__d2b+0xb4>)
 8011ac8:	f240 310a 	movw	r1, #778	; 0x30a
 8011acc:	f000 f9bc 	bl	8011e48 <__assert_func>
 8011ad0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011ad4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011ad8:	bb35      	cbnz	r5, 8011b28 <__d2b+0x7c>
 8011ada:	2e00      	cmp	r6, #0
 8011adc:	9301      	str	r3, [sp, #4]
 8011ade:	d028      	beq.n	8011b32 <__d2b+0x86>
 8011ae0:	4668      	mov	r0, sp
 8011ae2:	9600      	str	r6, [sp, #0]
 8011ae4:	f7ff fd82 	bl	80115ec <__lo0bits>
 8011ae8:	9900      	ldr	r1, [sp, #0]
 8011aea:	b300      	cbz	r0, 8011b2e <__d2b+0x82>
 8011aec:	9a01      	ldr	r2, [sp, #4]
 8011aee:	f1c0 0320 	rsb	r3, r0, #32
 8011af2:	fa02 f303 	lsl.w	r3, r2, r3
 8011af6:	430b      	orrs	r3, r1
 8011af8:	40c2      	lsrs	r2, r0
 8011afa:	6163      	str	r3, [r4, #20]
 8011afc:	9201      	str	r2, [sp, #4]
 8011afe:	9b01      	ldr	r3, [sp, #4]
 8011b00:	61a3      	str	r3, [r4, #24]
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	bf14      	ite	ne
 8011b06:	2202      	movne	r2, #2
 8011b08:	2201      	moveq	r2, #1
 8011b0a:	6122      	str	r2, [r4, #16]
 8011b0c:	b1d5      	cbz	r5, 8011b44 <__d2b+0x98>
 8011b0e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011b12:	4405      	add	r5, r0
 8011b14:	f8c9 5000 	str.w	r5, [r9]
 8011b18:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011b1c:	f8c8 0000 	str.w	r0, [r8]
 8011b20:	4620      	mov	r0, r4
 8011b22:	b003      	add	sp, #12
 8011b24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011b28:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011b2c:	e7d5      	b.n	8011ada <__d2b+0x2e>
 8011b2e:	6161      	str	r1, [r4, #20]
 8011b30:	e7e5      	b.n	8011afe <__d2b+0x52>
 8011b32:	a801      	add	r0, sp, #4
 8011b34:	f7ff fd5a 	bl	80115ec <__lo0bits>
 8011b38:	9b01      	ldr	r3, [sp, #4]
 8011b3a:	6163      	str	r3, [r4, #20]
 8011b3c:	2201      	movs	r2, #1
 8011b3e:	6122      	str	r2, [r4, #16]
 8011b40:	3020      	adds	r0, #32
 8011b42:	e7e3      	b.n	8011b0c <__d2b+0x60>
 8011b44:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011b48:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011b4c:	f8c9 0000 	str.w	r0, [r9]
 8011b50:	6918      	ldr	r0, [r3, #16]
 8011b52:	f7ff fd2b 	bl	80115ac <__hi0bits>
 8011b56:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011b5a:	e7df      	b.n	8011b1c <__d2b+0x70>
 8011b5c:	0801462b 	.word	0x0801462b
 8011b60:	0801463c 	.word	0x0801463c

08011b64 <_calloc_r>:
 8011b64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011b66:	fba1 2402 	umull	r2, r4, r1, r2
 8011b6a:	b94c      	cbnz	r4, 8011b80 <_calloc_r+0x1c>
 8011b6c:	4611      	mov	r1, r2
 8011b6e:	9201      	str	r2, [sp, #4]
 8011b70:	f7fe f8b8 	bl	800fce4 <_malloc_r>
 8011b74:	9a01      	ldr	r2, [sp, #4]
 8011b76:	4605      	mov	r5, r0
 8011b78:	b930      	cbnz	r0, 8011b88 <_calloc_r+0x24>
 8011b7a:	4628      	mov	r0, r5
 8011b7c:	b003      	add	sp, #12
 8011b7e:	bd30      	pop	{r4, r5, pc}
 8011b80:	220c      	movs	r2, #12
 8011b82:	6002      	str	r2, [r0, #0]
 8011b84:	2500      	movs	r5, #0
 8011b86:	e7f8      	b.n	8011b7a <_calloc_r+0x16>
 8011b88:	4621      	mov	r1, r4
 8011b8a:	f7fe f837 	bl	800fbfc <memset>
 8011b8e:	e7f4      	b.n	8011b7a <_calloc_r+0x16>

08011b90 <__ssputs_r>:
 8011b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011b94:	688e      	ldr	r6, [r1, #8]
 8011b96:	429e      	cmp	r6, r3
 8011b98:	4682      	mov	sl, r0
 8011b9a:	460c      	mov	r4, r1
 8011b9c:	4690      	mov	r8, r2
 8011b9e:	461f      	mov	r7, r3
 8011ba0:	d838      	bhi.n	8011c14 <__ssputs_r+0x84>
 8011ba2:	898a      	ldrh	r2, [r1, #12]
 8011ba4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011ba8:	d032      	beq.n	8011c10 <__ssputs_r+0x80>
 8011baa:	6825      	ldr	r5, [r4, #0]
 8011bac:	6909      	ldr	r1, [r1, #16]
 8011bae:	eba5 0901 	sub.w	r9, r5, r1
 8011bb2:	6965      	ldr	r5, [r4, #20]
 8011bb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011bb8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011bbc:	3301      	adds	r3, #1
 8011bbe:	444b      	add	r3, r9
 8011bc0:	106d      	asrs	r5, r5, #1
 8011bc2:	429d      	cmp	r5, r3
 8011bc4:	bf38      	it	cc
 8011bc6:	461d      	movcc	r5, r3
 8011bc8:	0553      	lsls	r3, r2, #21
 8011bca:	d531      	bpl.n	8011c30 <__ssputs_r+0xa0>
 8011bcc:	4629      	mov	r1, r5
 8011bce:	f7fe f889 	bl	800fce4 <_malloc_r>
 8011bd2:	4606      	mov	r6, r0
 8011bd4:	b950      	cbnz	r0, 8011bec <__ssputs_r+0x5c>
 8011bd6:	230c      	movs	r3, #12
 8011bd8:	f8ca 3000 	str.w	r3, [sl]
 8011bdc:	89a3      	ldrh	r3, [r4, #12]
 8011bde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011be2:	81a3      	strh	r3, [r4, #12]
 8011be4:	f04f 30ff 	mov.w	r0, #4294967295
 8011be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011bec:	6921      	ldr	r1, [r4, #16]
 8011bee:	464a      	mov	r2, r9
 8011bf0:	f7fd fff6 	bl	800fbe0 <memcpy>
 8011bf4:	89a3      	ldrh	r3, [r4, #12]
 8011bf6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011bfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011bfe:	81a3      	strh	r3, [r4, #12]
 8011c00:	6126      	str	r6, [r4, #16]
 8011c02:	6165      	str	r5, [r4, #20]
 8011c04:	444e      	add	r6, r9
 8011c06:	eba5 0509 	sub.w	r5, r5, r9
 8011c0a:	6026      	str	r6, [r4, #0]
 8011c0c:	60a5      	str	r5, [r4, #8]
 8011c0e:	463e      	mov	r6, r7
 8011c10:	42be      	cmp	r6, r7
 8011c12:	d900      	bls.n	8011c16 <__ssputs_r+0x86>
 8011c14:	463e      	mov	r6, r7
 8011c16:	6820      	ldr	r0, [r4, #0]
 8011c18:	4632      	mov	r2, r6
 8011c1a:	4641      	mov	r1, r8
 8011c1c:	f000 f959 	bl	8011ed2 <memmove>
 8011c20:	68a3      	ldr	r3, [r4, #8]
 8011c22:	1b9b      	subs	r3, r3, r6
 8011c24:	60a3      	str	r3, [r4, #8]
 8011c26:	6823      	ldr	r3, [r4, #0]
 8011c28:	4433      	add	r3, r6
 8011c2a:	6023      	str	r3, [r4, #0]
 8011c2c:	2000      	movs	r0, #0
 8011c2e:	e7db      	b.n	8011be8 <__ssputs_r+0x58>
 8011c30:	462a      	mov	r2, r5
 8011c32:	f000 f968 	bl	8011f06 <_realloc_r>
 8011c36:	4606      	mov	r6, r0
 8011c38:	2800      	cmp	r0, #0
 8011c3a:	d1e1      	bne.n	8011c00 <__ssputs_r+0x70>
 8011c3c:	6921      	ldr	r1, [r4, #16]
 8011c3e:	4650      	mov	r0, sl
 8011c40:	f7fd ffe4 	bl	800fc0c <_free_r>
 8011c44:	e7c7      	b.n	8011bd6 <__ssputs_r+0x46>
	...

08011c48 <_svfiprintf_r>:
 8011c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c4c:	4698      	mov	r8, r3
 8011c4e:	898b      	ldrh	r3, [r1, #12]
 8011c50:	061b      	lsls	r3, r3, #24
 8011c52:	b09d      	sub	sp, #116	; 0x74
 8011c54:	4607      	mov	r7, r0
 8011c56:	460d      	mov	r5, r1
 8011c58:	4614      	mov	r4, r2
 8011c5a:	d50e      	bpl.n	8011c7a <_svfiprintf_r+0x32>
 8011c5c:	690b      	ldr	r3, [r1, #16]
 8011c5e:	b963      	cbnz	r3, 8011c7a <_svfiprintf_r+0x32>
 8011c60:	2140      	movs	r1, #64	; 0x40
 8011c62:	f7fe f83f 	bl	800fce4 <_malloc_r>
 8011c66:	6028      	str	r0, [r5, #0]
 8011c68:	6128      	str	r0, [r5, #16]
 8011c6a:	b920      	cbnz	r0, 8011c76 <_svfiprintf_r+0x2e>
 8011c6c:	230c      	movs	r3, #12
 8011c6e:	603b      	str	r3, [r7, #0]
 8011c70:	f04f 30ff 	mov.w	r0, #4294967295
 8011c74:	e0d1      	b.n	8011e1a <_svfiprintf_r+0x1d2>
 8011c76:	2340      	movs	r3, #64	; 0x40
 8011c78:	616b      	str	r3, [r5, #20]
 8011c7a:	2300      	movs	r3, #0
 8011c7c:	9309      	str	r3, [sp, #36]	; 0x24
 8011c7e:	2320      	movs	r3, #32
 8011c80:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011c84:	f8cd 800c 	str.w	r8, [sp, #12]
 8011c88:	2330      	movs	r3, #48	; 0x30
 8011c8a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011e34 <_svfiprintf_r+0x1ec>
 8011c8e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011c92:	f04f 0901 	mov.w	r9, #1
 8011c96:	4623      	mov	r3, r4
 8011c98:	469a      	mov	sl, r3
 8011c9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011c9e:	b10a      	cbz	r2, 8011ca4 <_svfiprintf_r+0x5c>
 8011ca0:	2a25      	cmp	r2, #37	; 0x25
 8011ca2:	d1f9      	bne.n	8011c98 <_svfiprintf_r+0x50>
 8011ca4:	ebba 0b04 	subs.w	fp, sl, r4
 8011ca8:	d00b      	beq.n	8011cc2 <_svfiprintf_r+0x7a>
 8011caa:	465b      	mov	r3, fp
 8011cac:	4622      	mov	r2, r4
 8011cae:	4629      	mov	r1, r5
 8011cb0:	4638      	mov	r0, r7
 8011cb2:	f7ff ff6d 	bl	8011b90 <__ssputs_r>
 8011cb6:	3001      	adds	r0, #1
 8011cb8:	f000 80aa 	beq.w	8011e10 <_svfiprintf_r+0x1c8>
 8011cbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011cbe:	445a      	add	r2, fp
 8011cc0:	9209      	str	r2, [sp, #36]	; 0x24
 8011cc2:	f89a 3000 	ldrb.w	r3, [sl]
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	f000 80a2 	beq.w	8011e10 <_svfiprintf_r+0x1c8>
 8011ccc:	2300      	movs	r3, #0
 8011cce:	f04f 32ff 	mov.w	r2, #4294967295
 8011cd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011cd6:	f10a 0a01 	add.w	sl, sl, #1
 8011cda:	9304      	str	r3, [sp, #16]
 8011cdc:	9307      	str	r3, [sp, #28]
 8011cde:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011ce2:	931a      	str	r3, [sp, #104]	; 0x68
 8011ce4:	4654      	mov	r4, sl
 8011ce6:	2205      	movs	r2, #5
 8011ce8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011cec:	4851      	ldr	r0, [pc, #324]	; (8011e34 <_svfiprintf_r+0x1ec>)
 8011cee:	f7ee fa8f 	bl	8000210 <memchr>
 8011cf2:	9a04      	ldr	r2, [sp, #16]
 8011cf4:	b9d8      	cbnz	r0, 8011d2e <_svfiprintf_r+0xe6>
 8011cf6:	06d0      	lsls	r0, r2, #27
 8011cf8:	bf44      	itt	mi
 8011cfa:	2320      	movmi	r3, #32
 8011cfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011d00:	0711      	lsls	r1, r2, #28
 8011d02:	bf44      	itt	mi
 8011d04:	232b      	movmi	r3, #43	; 0x2b
 8011d06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011d0a:	f89a 3000 	ldrb.w	r3, [sl]
 8011d0e:	2b2a      	cmp	r3, #42	; 0x2a
 8011d10:	d015      	beq.n	8011d3e <_svfiprintf_r+0xf6>
 8011d12:	9a07      	ldr	r2, [sp, #28]
 8011d14:	4654      	mov	r4, sl
 8011d16:	2000      	movs	r0, #0
 8011d18:	f04f 0c0a 	mov.w	ip, #10
 8011d1c:	4621      	mov	r1, r4
 8011d1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011d22:	3b30      	subs	r3, #48	; 0x30
 8011d24:	2b09      	cmp	r3, #9
 8011d26:	d94e      	bls.n	8011dc6 <_svfiprintf_r+0x17e>
 8011d28:	b1b0      	cbz	r0, 8011d58 <_svfiprintf_r+0x110>
 8011d2a:	9207      	str	r2, [sp, #28]
 8011d2c:	e014      	b.n	8011d58 <_svfiprintf_r+0x110>
 8011d2e:	eba0 0308 	sub.w	r3, r0, r8
 8011d32:	fa09 f303 	lsl.w	r3, r9, r3
 8011d36:	4313      	orrs	r3, r2
 8011d38:	9304      	str	r3, [sp, #16]
 8011d3a:	46a2      	mov	sl, r4
 8011d3c:	e7d2      	b.n	8011ce4 <_svfiprintf_r+0x9c>
 8011d3e:	9b03      	ldr	r3, [sp, #12]
 8011d40:	1d19      	adds	r1, r3, #4
 8011d42:	681b      	ldr	r3, [r3, #0]
 8011d44:	9103      	str	r1, [sp, #12]
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	bfbb      	ittet	lt
 8011d4a:	425b      	neglt	r3, r3
 8011d4c:	f042 0202 	orrlt.w	r2, r2, #2
 8011d50:	9307      	strge	r3, [sp, #28]
 8011d52:	9307      	strlt	r3, [sp, #28]
 8011d54:	bfb8      	it	lt
 8011d56:	9204      	strlt	r2, [sp, #16]
 8011d58:	7823      	ldrb	r3, [r4, #0]
 8011d5a:	2b2e      	cmp	r3, #46	; 0x2e
 8011d5c:	d10c      	bne.n	8011d78 <_svfiprintf_r+0x130>
 8011d5e:	7863      	ldrb	r3, [r4, #1]
 8011d60:	2b2a      	cmp	r3, #42	; 0x2a
 8011d62:	d135      	bne.n	8011dd0 <_svfiprintf_r+0x188>
 8011d64:	9b03      	ldr	r3, [sp, #12]
 8011d66:	1d1a      	adds	r2, r3, #4
 8011d68:	681b      	ldr	r3, [r3, #0]
 8011d6a:	9203      	str	r2, [sp, #12]
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	bfb8      	it	lt
 8011d70:	f04f 33ff 	movlt.w	r3, #4294967295
 8011d74:	3402      	adds	r4, #2
 8011d76:	9305      	str	r3, [sp, #20]
 8011d78:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011e44 <_svfiprintf_r+0x1fc>
 8011d7c:	7821      	ldrb	r1, [r4, #0]
 8011d7e:	2203      	movs	r2, #3
 8011d80:	4650      	mov	r0, sl
 8011d82:	f7ee fa45 	bl	8000210 <memchr>
 8011d86:	b140      	cbz	r0, 8011d9a <_svfiprintf_r+0x152>
 8011d88:	2340      	movs	r3, #64	; 0x40
 8011d8a:	eba0 000a 	sub.w	r0, r0, sl
 8011d8e:	fa03 f000 	lsl.w	r0, r3, r0
 8011d92:	9b04      	ldr	r3, [sp, #16]
 8011d94:	4303      	orrs	r3, r0
 8011d96:	3401      	adds	r4, #1
 8011d98:	9304      	str	r3, [sp, #16]
 8011d9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d9e:	4826      	ldr	r0, [pc, #152]	; (8011e38 <_svfiprintf_r+0x1f0>)
 8011da0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011da4:	2206      	movs	r2, #6
 8011da6:	f7ee fa33 	bl	8000210 <memchr>
 8011daa:	2800      	cmp	r0, #0
 8011dac:	d038      	beq.n	8011e20 <_svfiprintf_r+0x1d8>
 8011dae:	4b23      	ldr	r3, [pc, #140]	; (8011e3c <_svfiprintf_r+0x1f4>)
 8011db0:	bb1b      	cbnz	r3, 8011dfa <_svfiprintf_r+0x1b2>
 8011db2:	9b03      	ldr	r3, [sp, #12]
 8011db4:	3307      	adds	r3, #7
 8011db6:	f023 0307 	bic.w	r3, r3, #7
 8011dba:	3308      	adds	r3, #8
 8011dbc:	9303      	str	r3, [sp, #12]
 8011dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011dc0:	4433      	add	r3, r6
 8011dc2:	9309      	str	r3, [sp, #36]	; 0x24
 8011dc4:	e767      	b.n	8011c96 <_svfiprintf_r+0x4e>
 8011dc6:	fb0c 3202 	mla	r2, ip, r2, r3
 8011dca:	460c      	mov	r4, r1
 8011dcc:	2001      	movs	r0, #1
 8011dce:	e7a5      	b.n	8011d1c <_svfiprintf_r+0xd4>
 8011dd0:	2300      	movs	r3, #0
 8011dd2:	3401      	adds	r4, #1
 8011dd4:	9305      	str	r3, [sp, #20]
 8011dd6:	4619      	mov	r1, r3
 8011dd8:	f04f 0c0a 	mov.w	ip, #10
 8011ddc:	4620      	mov	r0, r4
 8011dde:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011de2:	3a30      	subs	r2, #48	; 0x30
 8011de4:	2a09      	cmp	r2, #9
 8011de6:	d903      	bls.n	8011df0 <_svfiprintf_r+0x1a8>
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d0c5      	beq.n	8011d78 <_svfiprintf_r+0x130>
 8011dec:	9105      	str	r1, [sp, #20]
 8011dee:	e7c3      	b.n	8011d78 <_svfiprintf_r+0x130>
 8011df0:	fb0c 2101 	mla	r1, ip, r1, r2
 8011df4:	4604      	mov	r4, r0
 8011df6:	2301      	movs	r3, #1
 8011df8:	e7f0      	b.n	8011ddc <_svfiprintf_r+0x194>
 8011dfa:	ab03      	add	r3, sp, #12
 8011dfc:	9300      	str	r3, [sp, #0]
 8011dfe:	462a      	mov	r2, r5
 8011e00:	4b0f      	ldr	r3, [pc, #60]	; (8011e40 <_svfiprintf_r+0x1f8>)
 8011e02:	a904      	add	r1, sp, #16
 8011e04:	4638      	mov	r0, r7
 8011e06:	f7fe f881 	bl	800ff0c <_printf_float>
 8011e0a:	1c42      	adds	r2, r0, #1
 8011e0c:	4606      	mov	r6, r0
 8011e0e:	d1d6      	bne.n	8011dbe <_svfiprintf_r+0x176>
 8011e10:	89ab      	ldrh	r3, [r5, #12]
 8011e12:	065b      	lsls	r3, r3, #25
 8011e14:	f53f af2c 	bmi.w	8011c70 <_svfiprintf_r+0x28>
 8011e18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011e1a:	b01d      	add	sp, #116	; 0x74
 8011e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e20:	ab03      	add	r3, sp, #12
 8011e22:	9300      	str	r3, [sp, #0]
 8011e24:	462a      	mov	r2, r5
 8011e26:	4b06      	ldr	r3, [pc, #24]	; (8011e40 <_svfiprintf_r+0x1f8>)
 8011e28:	a904      	add	r1, sp, #16
 8011e2a:	4638      	mov	r0, r7
 8011e2c:	f7fe fb12 	bl	8010454 <_printf_i>
 8011e30:	e7eb      	b.n	8011e0a <_svfiprintf_r+0x1c2>
 8011e32:	bf00      	nop
 8011e34:	08014794 	.word	0x08014794
 8011e38:	0801479e 	.word	0x0801479e
 8011e3c:	0800ff0d 	.word	0x0800ff0d
 8011e40:	08011b91 	.word	0x08011b91
 8011e44:	0801479a 	.word	0x0801479a

08011e48 <__assert_func>:
 8011e48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011e4a:	4614      	mov	r4, r2
 8011e4c:	461a      	mov	r2, r3
 8011e4e:	4b09      	ldr	r3, [pc, #36]	; (8011e74 <__assert_func+0x2c>)
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	4605      	mov	r5, r0
 8011e54:	68d8      	ldr	r0, [r3, #12]
 8011e56:	b14c      	cbz	r4, 8011e6c <__assert_func+0x24>
 8011e58:	4b07      	ldr	r3, [pc, #28]	; (8011e78 <__assert_func+0x30>)
 8011e5a:	9100      	str	r1, [sp, #0]
 8011e5c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011e60:	4906      	ldr	r1, [pc, #24]	; (8011e7c <__assert_func+0x34>)
 8011e62:	462b      	mov	r3, r5
 8011e64:	f000 f80e 	bl	8011e84 <fiprintf>
 8011e68:	f000 faa4 	bl	80123b4 <abort>
 8011e6c:	4b04      	ldr	r3, [pc, #16]	; (8011e80 <__assert_func+0x38>)
 8011e6e:	461c      	mov	r4, r3
 8011e70:	e7f3      	b.n	8011e5a <__assert_func+0x12>
 8011e72:	bf00      	nop
 8011e74:	2000004c 	.word	0x2000004c
 8011e78:	080147a5 	.word	0x080147a5
 8011e7c:	080147b2 	.word	0x080147b2
 8011e80:	080147e0 	.word	0x080147e0

08011e84 <fiprintf>:
 8011e84:	b40e      	push	{r1, r2, r3}
 8011e86:	b503      	push	{r0, r1, lr}
 8011e88:	4601      	mov	r1, r0
 8011e8a:	ab03      	add	r3, sp, #12
 8011e8c:	4805      	ldr	r0, [pc, #20]	; (8011ea4 <fiprintf+0x20>)
 8011e8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e92:	6800      	ldr	r0, [r0, #0]
 8011e94:	9301      	str	r3, [sp, #4]
 8011e96:	f000 f88f 	bl	8011fb8 <_vfiprintf_r>
 8011e9a:	b002      	add	sp, #8
 8011e9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011ea0:	b003      	add	sp, #12
 8011ea2:	4770      	bx	lr
 8011ea4:	2000004c 	.word	0x2000004c

08011ea8 <__retarget_lock_init_recursive>:
 8011ea8:	4770      	bx	lr

08011eaa <__retarget_lock_acquire_recursive>:
 8011eaa:	4770      	bx	lr

08011eac <__retarget_lock_release_recursive>:
 8011eac:	4770      	bx	lr

08011eae <__ascii_mbtowc>:
 8011eae:	b082      	sub	sp, #8
 8011eb0:	b901      	cbnz	r1, 8011eb4 <__ascii_mbtowc+0x6>
 8011eb2:	a901      	add	r1, sp, #4
 8011eb4:	b142      	cbz	r2, 8011ec8 <__ascii_mbtowc+0x1a>
 8011eb6:	b14b      	cbz	r3, 8011ecc <__ascii_mbtowc+0x1e>
 8011eb8:	7813      	ldrb	r3, [r2, #0]
 8011eba:	600b      	str	r3, [r1, #0]
 8011ebc:	7812      	ldrb	r2, [r2, #0]
 8011ebe:	1e10      	subs	r0, r2, #0
 8011ec0:	bf18      	it	ne
 8011ec2:	2001      	movne	r0, #1
 8011ec4:	b002      	add	sp, #8
 8011ec6:	4770      	bx	lr
 8011ec8:	4610      	mov	r0, r2
 8011eca:	e7fb      	b.n	8011ec4 <__ascii_mbtowc+0x16>
 8011ecc:	f06f 0001 	mvn.w	r0, #1
 8011ed0:	e7f8      	b.n	8011ec4 <__ascii_mbtowc+0x16>

08011ed2 <memmove>:
 8011ed2:	4288      	cmp	r0, r1
 8011ed4:	b510      	push	{r4, lr}
 8011ed6:	eb01 0402 	add.w	r4, r1, r2
 8011eda:	d902      	bls.n	8011ee2 <memmove+0x10>
 8011edc:	4284      	cmp	r4, r0
 8011ede:	4623      	mov	r3, r4
 8011ee0:	d807      	bhi.n	8011ef2 <memmove+0x20>
 8011ee2:	1e43      	subs	r3, r0, #1
 8011ee4:	42a1      	cmp	r1, r4
 8011ee6:	d008      	beq.n	8011efa <memmove+0x28>
 8011ee8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011eec:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011ef0:	e7f8      	b.n	8011ee4 <memmove+0x12>
 8011ef2:	4402      	add	r2, r0
 8011ef4:	4601      	mov	r1, r0
 8011ef6:	428a      	cmp	r2, r1
 8011ef8:	d100      	bne.n	8011efc <memmove+0x2a>
 8011efa:	bd10      	pop	{r4, pc}
 8011efc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011f00:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011f04:	e7f7      	b.n	8011ef6 <memmove+0x24>

08011f06 <_realloc_r>:
 8011f06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f0a:	4680      	mov	r8, r0
 8011f0c:	4614      	mov	r4, r2
 8011f0e:	460e      	mov	r6, r1
 8011f10:	b921      	cbnz	r1, 8011f1c <_realloc_r+0x16>
 8011f12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011f16:	4611      	mov	r1, r2
 8011f18:	f7fd bee4 	b.w	800fce4 <_malloc_r>
 8011f1c:	b92a      	cbnz	r2, 8011f2a <_realloc_r+0x24>
 8011f1e:	f7fd fe75 	bl	800fc0c <_free_r>
 8011f22:	4625      	mov	r5, r4
 8011f24:	4628      	mov	r0, r5
 8011f26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f2a:	f000 fc67 	bl	80127fc <_malloc_usable_size_r>
 8011f2e:	4284      	cmp	r4, r0
 8011f30:	4607      	mov	r7, r0
 8011f32:	d802      	bhi.n	8011f3a <_realloc_r+0x34>
 8011f34:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011f38:	d812      	bhi.n	8011f60 <_realloc_r+0x5a>
 8011f3a:	4621      	mov	r1, r4
 8011f3c:	4640      	mov	r0, r8
 8011f3e:	f7fd fed1 	bl	800fce4 <_malloc_r>
 8011f42:	4605      	mov	r5, r0
 8011f44:	2800      	cmp	r0, #0
 8011f46:	d0ed      	beq.n	8011f24 <_realloc_r+0x1e>
 8011f48:	42bc      	cmp	r4, r7
 8011f4a:	4622      	mov	r2, r4
 8011f4c:	4631      	mov	r1, r6
 8011f4e:	bf28      	it	cs
 8011f50:	463a      	movcs	r2, r7
 8011f52:	f7fd fe45 	bl	800fbe0 <memcpy>
 8011f56:	4631      	mov	r1, r6
 8011f58:	4640      	mov	r0, r8
 8011f5a:	f7fd fe57 	bl	800fc0c <_free_r>
 8011f5e:	e7e1      	b.n	8011f24 <_realloc_r+0x1e>
 8011f60:	4635      	mov	r5, r6
 8011f62:	e7df      	b.n	8011f24 <_realloc_r+0x1e>

08011f64 <__sfputc_r>:
 8011f64:	6893      	ldr	r3, [r2, #8]
 8011f66:	3b01      	subs	r3, #1
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	b410      	push	{r4}
 8011f6c:	6093      	str	r3, [r2, #8]
 8011f6e:	da08      	bge.n	8011f82 <__sfputc_r+0x1e>
 8011f70:	6994      	ldr	r4, [r2, #24]
 8011f72:	42a3      	cmp	r3, r4
 8011f74:	db01      	blt.n	8011f7a <__sfputc_r+0x16>
 8011f76:	290a      	cmp	r1, #10
 8011f78:	d103      	bne.n	8011f82 <__sfputc_r+0x1e>
 8011f7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f7e:	f000 b94b 	b.w	8012218 <__swbuf_r>
 8011f82:	6813      	ldr	r3, [r2, #0]
 8011f84:	1c58      	adds	r0, r3, #1
 8011f86:	6010      	str	r0, [r2, #0]
 8011f88:	7019      	strb	r1, [r3, #0]
 8011f8a:	4608      	mov	r0, r1
 8011f8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f90:	4770      	bx	lr

08011f92 <__sfputs_r>:
 8011f92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f94:	4606      	mov	r6, r0
 8011f96:	460f      	mov	r7, r1
 8011f98:	4614      	mov	r4, r2
 8011f9a:	18d5      	adds	r5, r2, r3
 8011f9c:	42ac      	cmp	r4, r5
 8011f9e:	d101      	bne.n	8011fa4 <__sfputs_r+0x12>
 8011fa0:	2000      	movs	r0, #0
 8011fa2:	e007      	b.n	8011fb4 <__sfputs_r+0x22>
 8011fa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011fa8:	463a      	mov	r2, r7
 8011faa:	4630      	mov	r0, r6
 8011fac:	f7ff ffda 	bl	8011f64 <__sfputc_r>
 8011fb0:	1c43      	adds	r3, r0, #1
 8011fb2:	d1f3      	bne.n	8011f9c <__sfputs_r+0xa>
 8011fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011fb8 <_vfiprintf_r>:
 8011fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fbc:	460d      	mov	r5, r1
 8011fbe:	b09d      	sub	sp, #116	; 0x74
 8011fc0:	4614      	mov	r4, r2
 8011fc2:	4698      	mov	r8, r3
 8011fc4:	4606      	mov	r6, r0
 8011fc6:	b118      	cbz	r0, 8011fd0 <_vfiprintf_r+0x18>
 8011fc8:	6983      	ldr	r3, [r0, #24]
 8011fca:	b90b      	cbnz	r3, 8011fd0 <_vfiprintf_r+0x18>
 8011fcc:	f000 fb14 	bl	80125f8 <__sinit>
 8011fd0:	4b89      	ldr	r3, [pc, #548]	; (80121f8 <_vfiprintf_r+0x240>)
 8011fd2:	429d      	cmp	r5, r3
 8011fd4:	d11b      	bne.n	801200e <_vfiprintf_r+0x56>
 8011fd6:	6875      	ldr	r5, [r6, #4]
 8011fd8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011fda:	07d9      	lsls	r1, r3, #31
 8011fdc:	d405      	bmi.n	8011fea <_vfiprintf_r+0x32>
 8011fde:	89ab      	ldrh	r3, [r5, #12]
 8011fe0:	059a      	lsls	r2, r3, #22
 8011fe2:	d402      	bmi.n	8011fea <_vfiprintf_r+0x32>
 8011fe4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011fe6:	f7ff ff60 	bl	8011eaa <__retarget_lock_acquire_recursive>
 8011fea:	89ab      	ldrh	r3, [r5, #12]
 8011fec:	071b      	lsls	r3, r3, #28
 8011fee:	d501      	bpl.n	8011ff4 <_vfiprintf_r+0x3c>
 8011ff0:	692b      	ldr	r3, [r5, #16]
 8011ff2:	b9eb      	cbnz	r3, 8012030 <_vfiprintf_r+0x78>
 8011ff4:	4629      	mov	r1, r5
 8011ff6:	4630      	mov	r0, r6
 8011ff8:	f000 f96e 	bl	80122d8 <__swsetup_r>
 8011ffc:	b1c0      	cbz	r0, 8012030 <_vfiprintf_r+0x78>
 8011ffe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012000:	07dc      	lsls	r4, r3, #31
 8012002:	d50e      	bpl.n	8012022 <_vfiprintf_r+0x6a>
 8012004:	f04f 30ff 	mov.w	r0, #4294967295
 8012008:	b01d      	add	sp, #116	; 0x74
 801200a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801200e:	4b7b      	ldr	r3, [pc, #492]	; (80121fc <_vfiprintf_r+0x244>)
 8012010:	429d      	cmp	r5, r3
 8012012:	d101      	bne.n	8012018 <_vfiprintf_r+0x60>
 8012014:	68b5      	ldr	r5, [r6, #8]
 8012016:	e7df      	b.n	8011fd8 <_vfiprintf_r+0x20>
 8012018:	4b79      	ldr	r3, [pc, #484]	; (8012200 <_vfiprintf_r+0x248>)
 801201a:	429d      	cmp	r5, r3
 801201c:	bf08      	it	eq
 801201e:	68f5      	ldreq	r5, [r6, #12]
 8012020:	e7da      	b.n	8011fd8 <_vfiprintf_r+0x20>
 8012022:	89ab      	ldrh	r3, [r5, #12]
 8012024:	0598      	lsls	r0, r3, #22
 8012026:	d4ed      	bmi.n	8012004 <_vfiprintf_r+0x4c>
 8012028:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801202a:	f7ff ff3f 	bl	8011eac <__retarget_lock_release_recursive>
 801202e:	e7e9      	b.n	8012004 <_vfiprintf_r+0x4c>
 8012030:	2300      	movs	r3, #0
 8012032:	9309      	str	r3, [sp, #36]	; 0x24
 8012034:	2320      	movs	r3, #32
 8012036:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801203a:	f8cd 800c 	str.w	r8, [sp, #12]
 801203e:	2330      	movs	r3, #48	; 0x30
 8012040:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012204 <_vfiprintf_r+0x24c>
 8012044:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012048:	f04f 0901 	mov.w	r9, #1
 801204c:	4623      	mov	r3, r4
 801204e:	469a      	mov	sl, r3
 8012050:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012054:	b10a      	cbz	r2, 801205a <_vfiprintf_r+0xa2>
 8012056:	2a25      	cmp	r2, #37	; 0x25
 8012058:	d1f9      	bne.n	801204e <_vfiprintf_r+0x96>
 801205a:	ebba 0b04 	subs.w	fp, sl, r4
 801205e:	d00b      	beq.n	8012078 <_vfiprintf_r+0xc0>
 8012060:	465b      	mov	r3, fp
 8012062:	4622      	mov	r2, r4
 8012064:	4629      	mov	r1, r5
 8012066:	4630      	mov	r0, r6
 8012068:	f7ff ff93 	bl	8011f92 <__sfputs_r>
 801206c:	3001      	adds	r0, #1
 801206e:	f000 80aa 	beq.w	80121c6 <_vfiprintf_r+0x20e>
 8012072:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012074:	445a      	add	r2, fp
 8012076:	9209      	str	r2, [sp, #36]	; 0x24
 8012078:	f89a 3000 	ldrb.w	r3, [sl]
 801207c:	2b00      	cmp	r3, #0
 801207e:	f000 80a2 	beq.w	80121c6 <_vfiprintf_r+0x20e>
 8012082:	2300      	movs	r3, #0
 8012084:	f04f 32ff 	mov.w	r2, #4294967295
 8012088:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801208c:	f10a 0a01 	add.w	sl, sl, #1
 8012090:	9304      	str	r3, [sp, #16]
 8012092:	9307      	str	r3, [sp, #28]
 8012094:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012098:	931a      	str	r3, [sp, #104]	; 0x68
 801209a:	4654      	mov	r4, sl
 801209c:	2205      	movs	r2, #5
 801209e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120a2:	4858      	ldr	r0, [pc, #352]	; (8012204 <_vfiprintf_r+0x24c>)
 80120a4:	f7ee f8b4 	bl	8000210 <memchr>
 80120a8:	9a04      	ldr	r2, [sp, #16]
 80120aa:	b9d8      	cbnz	r0, 80120e4 <_vfiprintf_r+0x12c>
 80120ac:	06d1      	lsls	r1, r2, #27
 80120ae:	bf44      	itt	mi
 80120b0:	2320      	movmi	r3, #32
 80120b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80120b6:	0713      	lsls	r3, r2, #28
 80120b8:	bf44      	itt	mi
 80120ba:	232b      	movmi	r3, #43	; 0x2b
 80120bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80120c0:	f89a 3000 	ldrb.w	r3, [sl]
 80120c4:	2b2a      	cmp	r3, #42	; 0x2a
 80120c6:	d015      	beq.n	80120f4 <_vfiprintf_r+0x13c>
 80120c8:	9a07      	ldr	r2, [sp, #28]
 80120ca:	4654      	mov	r4, sl
 80120cc:	2000      	movs	r0, #0
 80120ce:	f04f 0c0a 	mov.w	ip, #10
 80120d2:	4621      	mov	r1, r4
 80120d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80120d8:	3b30      	subs	r3, #48	; 0x30
 80120da:	2b09      	cmp	r3, #9
 80120dc:	d94e      	bls.n	801217c <_vfiprintf_r+0x1c4>
 80120de:	b1b0      	cbz	r0, 801210e <_vfiprintf_r+0x156>
 80120e0:	9207      	str	r2, [sp, #28]
 80120e2:	e014      	b.n	801210e <_vfiprintf_r+0x156>
 80120e4:	eba0 0308 	sub.w	r3, r0, r8
 80120e8:	fa09 f303 	lsl.w	r3, r9, r3
 80120ec:	4313      	orrs	r3, r2
 80120ee:	9304      	str	r3, [sp, #16]
 80120f0:	46a2      	mov	sl, r4
 80120f2:	e7d2      	b.n	801209a <_vfiprintf_r+0xe2>
 80120f4:	9b03      	ldr	r3, [sp, #12]
 80120f6:	1d19      	adds	r1, r3, #4
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	9103      	str	r1, [sp, #12]
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	bfbb      	ittet	lt
 8012100:	425b      	neglt	r3, r3
 8012102:	f042 0202 	orrlt.w	r2, r2, #2
 8012106:	9307      	strge	r3, [sp, #28]
 8012108:	9307      	strlt	r3, [sp, #28]
 801210a:	bfb8      	it	lt
 801210c:	9204      	strlt	r2, [sp, #16]
 801210e:	7823      	ldrb	r3, [r4, #0]
 8012110:	2b2e      	cmp	r3, #46	; 0x2e
 8012112:	d10c      	bne.n	801212e <_vfiprintf_r+0x176>
 8012114:	7863      	ldrb	r3, [r4, #1]
 8012116:	2b2a      	cmp	r3, #42	; 0x2a
 8012118:	d135      	bne.n	8012186 <_vfiprintf_r+0x1ce>
 801211a:	9b03      	ldr	r3, [sp, #12]
 801211c:	1d1a      	adds	r2, r3, #4
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	9203      	str	r2, [sp, #12]
 8012122:	2b00      	cmp	r3, #0
 8012124:	bfb8      	it	lt
 8012126:	f04f 33ff 	movlt.w	r3, #4294967295
 801212a:	3402      	adds	r4, #2
 801212c:	9305      	str	r3, [sp, #20]
 801212e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012214 <_vfiprintf_r+0x25c>
 8012132:	7821      	ldrb	r1, [r4, #0]
 8012134:	2203      	movs	r2, #3
 8012136:	4650      	mov	r0, sl
 8012138:	f7ee f86a 	bl	8000210 <memchr>
 801213c:	b140      	cbz	r0, 8012150 <_vfiprintf_r+0x198>
 801213e:	2340      	movs	r3, #64	; 0x40
 8012140:	eba0 000a 	sub.w	r0, r0, sl
 8012144:	fa03 f000 	lsl.w	r0, r3, r0
 8012148:	9b04      	ldr	r3, [sp, #16]
 801214a:	4303      	orrs	r3, r0
 801214c:	3401      	adds	r4, #1
 801214e:	9304      	str	r3, [sp, #16]
 8012150:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012154:	482c      	ldr	r0, [pc, #176]	; (8012208 <_vfiprintf_r+0x250>)
 8012156:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801215a:	2206      	movs	r2, #6
 801215c:	f7ee f858 	bl	8000210 <memchr>
 8012160:	2800      	cmp	r0, #0
 8012162:	d03f      	beq.n	80121e4 <_vfiprintf_r+0x22c>
 8012164:	4b29      	ldr	r3, [pc, #164]	; (801220c <_vfiprintf_r+0x254>)
 8012166:	bb1b      	cbnz	r3, 80121b0 <_vfiprintf_r+0x1f8>
 8012168:	9b03      	ldr	r3, [sp, #12]
 801216a:	3307      	adds	r3, #7
 801216c:	f023 0307 	bic.w	r3, r3, #7
 8012170:	3308      	adds	r3, #8
 8012172:	9303      	str	r3, [sp, #12]
 8012174:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012176:	443b      	add	r3, r7
 8012178:	9309      	str	r3, [sp, #36]	; 0x24
 801217a:	e767      	b.n	801204c <_vfiprintf_r+0x94>
 801217c:	fb0c 3202 	mla	r2, ip, r2, r3
 8012180:	460c      	mov	r4, r1
 8012182:	2001      	movs	r0, #1
 8012184:	e7a5      	b.n	80120d2 <_vfiprintf_r+0x11a>
 8012186:	2300      	movs	r3, #0
 8012188:	3401      	adds	r4, #1
 801218a:	9305      	str	r3, [sp, #20]
 801218c:	4619      	mov	r1, r3
 801218e:	f04f 0c0a 	mov.w	ip, #10
 8012192:	4620      	mov	r0, r4
 8012194:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012198:	3a30      	subs	r2, #48	; 0x30
 801219a:	2a09      	cmp	r2, #9
 801219c:	d903      	bls.n	80121a6 <_vfiprintf_r+0x1ee>
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d0c5      	beq.n	801212e <_vfiprintf_r+0x176>
 80121a2:	9105      	str	r1, [sp, #20]
 80121a4:	e7c3      	b.n	801212e <_vfiprintf_r+0x176>
 80121a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80121aa:	4604      	mov	r4, r0
 80121ac:	2301      	movs	r3, #1
 80121ae:	e7f0      	b.n	8012192 <_vfiprintf_r+0x1da>
 80121b0:	ab03      	add	r3, sp, #12
 80121b2:	9300      	str	r3, [sp, #0]
 80121b4:	462a      	mov	r2, r5
 80121b6:	4b16      	ldr	r3, [pc, #88]	; (8012210 <_vfiprintf_r+0x258>)
 80121b8:	a904      	add	r1, sp, #16
 80121ba:	4630      	mov	r0, r6
 80121bc:	f7fd fea6 	bl	800ff0c <_printf_float>
 80121c0:	4607      	mov	r7, r0
 80121c2:	1c78      	adds	r0, r7, #1
 80121c4:	d1d6      	bne.n	8012174 <_vfiprintf_r+0x1bc>
 80121c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80121c8:	07d9      	lsls	r1, r3, #31
 80121ca:	d405      	bmi.n	80121d8 <_vfiprintf_r+0x220>
 80121cc:	89ab      	ldrh	r3, [r5, #12]
 80121ce:	059a      	lsls	r2, r3, #22
 80121d0:	d402      	bmi.n	80121d8 <_vfiprintf_r+0x220>
 80121d2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80121d4:	f7ff fe6a 	bl	8011eac <__retarget_lock_release_recursive>
 80121d8:	89ab      	ldrh	r3, [r5, #12]
 80121da:	065b      	lsls	r3, r3, #25
 80121dc:	f53f af12 	bmi.w	8012004 <_vfiprintf_r+0x4c>
 80121e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80121e2:	e711      	b.n	8012008 <_vfiprintf_r+0x50>
 80121e4:	ab03      	add	r3, sp, #12
 80121e6:	9300      	str	r3, [sp, #0]
 80121e8:	462a      	mov	r2, r5
 80121ea:	4b09      	ldr	r3, [pc, #36]	; (8012210 <_vfiprintf_r+0x258>)
 80121ec:	a904      	add	r1, sp, #16
 80121ee:	4630      	mov	r0, r6
 80121f0:	f7fe f930 	bl	8010454 <_printf_i>
 80121f4:	e7e4      	b.n	80121c0 <_vfiprintf_r+0x208>
 80121f6:	bf00      	nop
 80121f8:	0801490c 	.word	0x0801490c
 80121fc:	0801492c 	.word	0x0801492c
 8012200:	080148ec 	.word	0x080148ec
 8012204:	08014794 	.word	0x08014794
 8012208:	0801479e 	.word	0x0801479e
 801220c:	0800ff0d 	.word	0x0800ff0d
 8012210:	08011f93 	.word	0x08011f93
 8012214:	0801479a 	.word	0x0801479a

08012218 <__swbuf_r>:
 8012218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801221a:	460e      	mov	r6, r1
 801221c:	4614      	mov	r4, r2
 801221e:	4605      	mov	r5, r0
 8012220:	b118      	cbz	r0, 801222a <__swbuf_r+0x12>
 8012222:	6983      	ldr	r3, [r0, #24]
 8012224:	b90b      	cbnz	r3, 801222a <__swbuf_r+0x12>
 8012226:	f000 f9e7 	bl	80125f8 <__sinit>
 801222a:	4b21      	ldr	r3, [pc, #132]	; (80122b0 <__swbuf_r+0x98>)
 801222c:	429c      	cmp	r4, r3
 801222e:	d12b      	bne.n	8012288 <__swbuf_r+0x70>
 8012230:	686c      	ldr	r4, [r5, #4]
 8012232:	69a3      	ldr	r3, [r4, #24]
 8012234:	60a3      	str	r3, [r4, #8]
 8012236:	89a3      	ldrh	r3, [r4, #12]
 8012238:	071a      	lsls	r2, r3, #28
 801223a:	d52f      	bpl.n	801229c <__swbuf_r+0x84>
 801223c:	6923      	ldr	r3, [r4, #16]
 801223e:	b36b      	cbz	r3, 801229c <__swbuf_r+0x84>
 8012240:	6923      	ldr	r3, [r4, #16]
 8012242:	6820      	ldr	r0, [r4, #0]
 8012244:	1ac0      	subs	r0, r0, r3
 8012246:	6963      	ldr	r3, [r4, #20]
 8012248:	b2f6      	uxtb	r6, r6
 801224a:	4283      	cmp	r3, r0
 801224c:	4637      	mov	r7, r6
 801224e:	dc04      	bgt.n	801225a <__swbuf_r+0x42>
 8012250:	4621      	mov	r1, r4
 8012252:	4628      	mov	r0, r5
 8012254:	f000 f93c 	bl	80124d0 <_fflush_r>
 8012258:	bb30      	cbnz	r0, 80122a8 <__swbuf_r+0x90>
 801225a:	68a3      	ldr	r3, [r4, #8]
 801225c:	3b01      	subs	r3, #1
 801225e:	60a3      	str	r3, [r4, #8]
 8012260:	6823      	ldr	r3, [r4, #0]
 8012262:	1c5a      	adds	r2, r3, #1
 8012264:	6022      	str	r2, [r4, #0]
 8012266:	701e      	strb	r6, [r3, #0]
 8012268:	6963      	ldr	r3, [r4, #20]
 801226a:	3001      	adds	r0, #1
 801226c:	4283      	cmp	r3, r0
 801226e:	d004      	beq.n	801227a <__swbuf_r+0x62>
 8012270:	89a3      	ldrh	r3, [r4, #12]
 8012272:	07db      	lsls	r3, r3, #31
 8012274:	d506      	bpl.n	8012284 <__swbuf_r+0x6c>
 8012276:	2e0a      	cmp	r6, #10
 8012278:	d104      	bne.n	8012284 <__swbuf_r+0x6c>
 801227a:	4621      	mov	r1, r4
 801227c:	4628      	mov	r0, r5
 801227e:	f000 f927 	bl	80124d0 <_fflush_r>
 8012282:	b988      	cbnz	r0, 80122a8 <__swbuf_r+0x90>
 8012284:	4638      	mov	r0, r7
 8012286:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012288:	4b0a      	ldr	r3, [pc, #40]	; (80122b4 <__swbuf_r+0x9c>)
 801228a:	429c      	cmp	r4, r3
 801228c:	d101      	bne.n	8012292 <__swbuf_r+0x7a>
 801228e:	68ac      	ldr	r4, [r5, #8]
 8012290:	e7cf      	b.n	8012232 <__swbuf_r+0x1a>
 8012292:	4b09      	ldr	r3, [pc, #36]	; (80122b8 <__swbuf_r+0xa0>)
 8012294:	429c      	cmp	r4, r3
 8012296:	bf08      	it	eq
 8012298:	68ec      	ldreq	r4, [r5, #12]
 801229a:	e7ca      	b.n	8012232 <__swbuf_r+0x1a>
 801229c:	4621      	mov	r1, r4
 801229e:	4628      	mov	r0, r5
 80122a0:	f000 f81a 	bl	80122d8 <__swsetup_r>
 80122a4:	2800      	cmp	r0, #0
 80122a6:	d0cb      	beq.n	8012240 <__swbuf_r+0x28>
 80122a8:	f04f 37ff 	mov.w	r7, #4294967295
 80122ac:	e7ea      	b.n	8012284 <__swbuf_r+0x6c>
 80122ae:	bf00      	nop
 80122b0:	0801490c 	.word	0x0801490c
 80122b4:	0801492c 	.word	0x0801492c
 80122b8:	080148ec 	.word	0x080148ec

080122bc <__ascii_wctomb>:
 80122bc:	b149      	cbz	r1, 80122d2 <__ascii_wctomb+0x16>
 80122be:	2aff      	cmp	r2, #255	; 0xff
 80122c0:	bf85      	ittet	hi
 80122c2:	238a      	movhi	r3, #138	; 0x8a
 80122c4:	6003      	strhi	r3, [r0, #0]
 80122c6:	700a      	strbls	r2, [r1, #0]
 80122c8:	f04f 30ff 	movhi.w	r0, #4294967295
 80122cc:	bf98      	it	ls
 80122ce:	2001      	movls	r0, #1
 80122d0:	4770      	bx	lr
 80122d2:	4608      	mov	r0, r1
 80122d4:	4770      	bx	lr
	...

080122d8 <__swsetup_r>:
 80122d8:	4b32      	ldr	r3, [pc, #200]	; (80123a4 <__swsetup_r+0xcc>)
 80122da:	b570      	push	{r4, r5, r6, lr}
 80122dc:	681d      	ldr	r5, [r3, #0]
 80122de:	4606      	mov	r6, r0
 80122e0:	460c      	mov	r4, r1
 80122e2:	b125      	cbz	r5, 80122ee <__swsetup_r+0x16>
 80122e4:	69ab      	ldr	r3, [r5, #24]
 80122e6:	b913      	cbnz	r3, 80122ee <__swsetup_r+0x16>
 80122e8:	4628      	mov	r0, r5
 80122ea:	f000 f985 	bl	80125f8 <__sinit>
 80122ee:	4b2e      	ldr	r3, [pc, #184]	; (80123a8 <__swsetup_r+0xd0>)
 80122f0:	429c      	cmp	r4, r3
 80122f2:	d10f      	bne.n	8012314 <__swsetup_r+0x3c>
 80122f4:	686c      	ldr	r4, [r5, #4]
 80122f6:	89a3      	ldrh	r3, [r4, #12]
 80122f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80122fc:	0719      	lsls	r1, r3, #28
 80122fe:	d42c      	bmi.n	801235a <__swsetup_r+0x82>
 8012300:	06dd      	lsls	r5, r3, #27
 8012302:	d411      	bmi.n	8012328 <__swsetup_r+0x50>
 8012304:	2309      	movs	r3, #9
 8012306:	6033      	str	r3, [r6, #0]
 8012308:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801230c:	81a3      	strh	r3, [r4, #12]
 801230e:	f04f 30ff 	mov.w	r0, #4294967295
 8012312:	e03e      	b.n	8012392 <__swsetup_r+0xba>
 8012314:	4b25      	ldr	r3, [pc, #148]	; (80123ac <__swsetup_r+0xd4>)
 8012316:	429c      	cmp	r4, r3
 8012318:	d101      	bne.n	801231e <__swsetup_r+0x46>
 801231a:	68ac      	ldr	r4, [r5, #8]
 801231c:	e7eb      	b.n	80122f6 <__swsetup_r+0x1e>
 801231e:	4b24      	ldr	r3, [pc, #144]	; (80123b0 <__swsetup_r+0xd8>)
 8012320:	429c      	cmp	r4, r3
 8012322:	bf08      	it	eq
 8012324:	68ec      	ldreq	r4, [r5, #12]
 8012326:	e7e6      	b.n	80122f6 <__swsetup_r+0x1e>
 8012328:	0758      	lsls	r0, r3, #29
 801232a:	d512      	bpl.n	8012352 <__swsetup_r+0x7a>
 801232c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801232e:	b141      	cbz	r1, 8012342 <__swsetup_r+0x6a>
 8012330:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012334:	4299      	cmp	r1, r3
 8012336:	d002      	beq.n	801233e <__swsetup_r+0x66>
 8012338:	4630      	mov	r0, r6
 801233a:	f7fd fc67 	bl	800fc0c <_free_r>
 801233e:	2300      	movs	r3, #0
 8012340:	6363      	str	r3, [r4, #52]	; 0x34
 8012342:	89a3      	ldrh	r3, [r4, #12]
 8012344:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012348:	81a3      	strh	r3, [r4, #12]
 801234a:	2300      	movs	r3, #0
 801234c:	6063      	str	r3, [r4, #4]
 801234e:	6923      	ldr	r3, [r4, #16]
 8012350:	6023      	str	r3, [r4, #0]
 8012352:	89a3      	ldrh	r3, [r4, #12]
 8012354:	f043 0308 	orr.w	r3, r3, #8
 8012358:	81a3      	strh	r3, [r4, #12]
 801235a:	6923      	ldr	r3, [r4, #16]
 801235c:	b94b      	cbnz	r3, 8012372 <__swsetup_r+0x9a>
 801235e:	89a3      	ldrh	r3, [r4, #12]
 8012360:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012364:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012368:	d003      	beq.n	8012372 <__swsetup_r+0x9a>
 801236a:	4621      	mov	r1, r4
 801236c:	4630      	mov	r0, r6
 801236e:	f000 fa05 	bl	801277c <__smakebuf_r>
 8012372:	89a0      	ldrh	r0, [r4, #12]
 8012374:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012378:	f010 0301 	ands.w	r3, r0, #1
 801237c:	d00a      	beq.n	8012394 <__swsetup_r+0xbc>
 801237e:	2300      	movs	r3, #0
 8012380:	60a3      	str	r3, [r4, #8]
 8012382:	6963      	ldr	r3, [r4, #20]
 8012384:	425b      	negs	r3, r3
 8012386:	61a3      	str	r3, [r4, #24]
 8012388:	6923      	ldr	r3, [r4, #16]
 801238a:	b943      	cbnz	r3, 801239e <__swsetup_r+0xc6>
 801238c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012390:	d1ba      	bne.n	8012308 <__swsetup_r+0x30>
 8012392:	bd70      	pop	{r4, r5, r6, pc}
 8012394:	0781      	lsls	r1, r0, #30
 8012396:	bf58      	it	pl
 8012398:	6963      	ldrpl	r3, [r4, #20]
 801239a:	60a3      	str	r3, [r4, #8]
 801239c:	e7f4      	b.n	8012388 <__swsetup_r+0xb0>
 801239e:	2000      	movs	r0, #0
 80123a0:	e7f7      	b.n	8012392 <__swsetup_r+0xba>
 80123a2:	bf00      	nop
 80123a4:	2000004c 	.word	0x2000004c
 80123a8:	0801490c 	.word	0x0801490c
 80123ac:	0801492c 	.word	0x0801492c
 80123b0:	080148ec 	.word	0x080148ec

080123b4 <abort>:
 80123b4:	b508      	push	{r3, lr}
 80123b6:	2006      	movs	r0, #6
 80123b8:	f000 fa50 	bl	801285c <raise>
 80123bc:	2001      	movs	r0, #1
 80123be:	f7f3 fed7 	bl	8006170 <_exit>
	...

080123c4 <__sflush_r>:
 80123c4:	898a      	ldrh	r2, [r1, #12]
 80123c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123ca:	4605      	mov	r5, r0
 80123cc:	0710      	lsls	r0, r2, #28
 80123ce:	460c      	mov	r4, r1
 80123d0:	d458      	bmi.n	8012484 <__sflush_r+0xc0>
 80123d2:	684b      	ldr	r3, [r1, #4]
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	dc05      	bgt.n	80123e4 <__sflush_r+0x20>
 80123d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80123da:	2b00      	cmp	r3, #0
 80123dc:	dc02      	bgt.n	80123e4 <__sflush_r+0x20>
 80123de:	2000      	movs	r0, #0
 80123e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80123e6:	2e00      	cmp	r6, #0
 80123e8:	d0f9      	beq.n	80123de <__sflush_r+0x1a>
 80123ea:	2300      	movs	r3, #0
 80123ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80123f0:	682f      	ldr	r7, [r5, #0]
 80123f2:	602b      	str	r3, [r5, #0]
 80123f4:	d032      	beq.n	801245c <__sflush_r+0x98>
 80123f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80123f8:	89a3      	ldrh	r3, [r4, #12]
 80123fa:	075a      	lsls	r2, r3, #29
 80123fc:	d505      	bpl.n	801240a <__sflush_r+0x46>
 80123fe:	6863      	ldr	r3, [r4, #4]
 8012400:	1ac0      	subs	r0, r0, r3
 8012402:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012404:	b10b      	cbz	r3, 801240a <__sflush_r+0x46>
 8012406:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012408:	1ac0      	subs	r0, r0, r3
 801240a:	2300      	movs	r3, #0
 801240c:	4602      	mov	r2, r0
 801240e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012410:	6a21      	ldr	r1, [r4, #32]
 8012412:	4628      	mov	r0, r5
 8012414:	47b0      	blx	r6
 8012416:	1c43      	adds	r3, r0, #1
 8012418:	89a3      	ldrh	r3, [r4, #12]
 801241a:	d106      	bne.n	801242a <__sflush_r+0x66>
 801241c:	6829      	ldr	r1, [r5, #0]
 801241e:	291d      	cmp	r1, #29
 8012420:	d82c      	bhi.n	801247c <__sflush_r+0xb8>
 8012422:	4a2a      	ldr	r2, [pc, #168]	; (80124cc <__sflush_r+0x108>)
 8012424:	40ca      	lsrs	r2, r1
 8012426:	07d6      	lsls	r6, r2, #31
 8012428:	d528      	bpl.n	801247c <__sflush_r+0xb8>
 801242a:	2200      	movs	r2, #0
 801242c:	6062      	str	r2, [r4, #4]
 801242e:	04d9      	lsls	r1, r3, #19
 8012430:	6922      	ldr	r2, [r4, #16]
 8012432:	6022      	str	r2, [r4, #0]
 8012434:	d504      	bpl.n	8012440 <__sflush_r+0x7c>
 8012436:	1c42      	adds	r2, r0, #1
 8012438:	d101      	bne.n	801243e <__sflush_r+0x7a>
 801243a:	682b      	ldr	r3, [r5, #0]
 801243c:	b903      	cbnz	r3, 8012440 <__sflush_r+0x7c>
 801243e:	6560      	str	r0, [r4, #84]	; 0x54
 8012440:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012442:	602f      	str	r7, [r5, #0]
 8012444:	2900      	cmp	r1, #0
 8012446:	d0ca      	beq.n	80123de <__sflush_r+0x1a>
 8012448:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801244c:	4299      	cmp	r1, r3
 801244e:	d002      	beq.n	8012456 <__sflush_r+0x92>
 8012450:	4628      	mov	r0, r5
 8012452:	f7fd fbdb 	bl	800fc0c <_free_r>
 8012456:	2000      	movs	r0, #0
 8012458:	6360      	str	r0, [r4, #52]	; 0x34
 801245a:	e7c1      	b.n	80123e0 <__sflush_r+0x1c>
 801245c:	6a21      	ldr	r1, [r4, #32]
 801245e:	2301      	movs	r3, #1
 8012460:	4628      	mov	r0, r5
 8012462:	47b0      	blx	r6
 8012464:	1c41      	adds	r1, r0, #1
 8012466:	d1c7      	bne.n	80123f8 <__sflush_r+0x34>
 8012468:	682b      	ldr	r3, [r5, #0]
 801246a:	2b00      	cmp	r3, #0
 801246c:	d0c4      	beq.n	80123f8 <__sflush_r+0x34>
 801246e:	2b1d      	cmp	r3, #29
 8012470:	d001      	beq.n	8012476 <__sflush_r+0xb2>
 8012472:	2b16      	cmp	r3, #22
 8012474:	d101      	bne.n	801247a <__sflush_r+0xb6>
 8012476:	602f      	str	r7, [r5, #0]
 8012478:	e7b1      	b.n	80123de <__sflush_r+0x1a>
 801247a:	89a3      	ldrh	r3, [r4, #12]
 801247c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012480:	81a3      	strh	r3, [r4, #12]
 8012482:	e7ad      	b.n	80123e0 <__sflush_r+0x1c>
 8012484:	690f      	ldr	r7, [r1, #16]
 8012486:	2f00      	cmp	r7, #0
 8012488:	d0a9      	beq.n	80123de <__sflush_r+0x1a>
 801248a:	0793      	lsls	r3, r2, #30
 801248c:	680e      	ldr	r6, [r1, #0]
 801248e:	bf08      	it	eq
 8012490:	694b      	ldreq	r3, [r1, #20]
 8012492:	600f      	str	r7, [r1, #0]
 8012494:	bf18      	it	ne
 8012496:	2300      	movne	r3, #0
 8012498:	eba6 0807 	sub.w	r8, r6, r7
 801249c:	608b      	str	r3, [r1, #8]
 801249e:	f1b8 0f00 	cmp.w	r8, #0
 80124a2:	dd9c      	ble.n	80123de <__sflush_r+0x1a>
 80124a4:	6a21      	ldr	r1, [r4, #32]
 80124a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80124a8:	4643      	mov	r3, r8
 80124aa:	463a      	mov	r2, r7
 80124ac:	4628      	mov	r0, r5
 80124ae:	47b0      	blx	r6
 80124b0:	2800      	cmp	r0, #0
 80124b2:	dc06      	bgt.n	80124c2 <__sflush_r+0xfe>
 80124b4:	89a3      	ldrh	r3, [r4, #12]
 80124b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80124ba:	81a3      	strh	r3, [r4, #12]
 80124bc:	f04f 30ff 	mov.w	r0, #4294967295
 80124c0:	e78e      	b.n	80123e0 <__sflush_r+0x1c>
 80124c2:	4407      	add	r7, r0
 80124c4:	eba8 0800 	sub.w	r8, r8, r0
 80124c8:	e7e9      	b.n	801249e <__sflush_r+0xda>
 80124ca:	bf00      	nop
 80124cc:	20400001 	.word	0x20400001

080124d0 <_fflush_r>:
 80124d0:	b538      	push	{r3, r4, r5, lr}
 80124d2:	690b      	ldr	r3, [r1, #16]
 80124d4:	4605      	mov	r5, r0
 80124d6:	460c      	mov	r4, r1
 80124d8:	b913      	cbnz	r3, 80124e0 <_fflush_r+0x10>
 80124da:	2500      	movs	r5, #0
 80124dc:	4628      	mov	r0, r5
 80124de:	bd38      	pop	{r3, r4, r5, pc}
 80124e0:	b118      	cbz	r0, 80124ea <_fflush_r+0x1a>
 80124e2:	6983      	ldr	r3, [r0, #24]
 80124e4:	b90b      	cbnz	r3, 80124ea <_fflush_r+0x1a>
 80124e6:	f000 f887 	bl	80125f8 <__sinit>
 80124ea:	4b14      	ldr	r3, [pc, #80]	; (801253c <_fflush_r+0x6c>)
 80124ec:	429c      	cmp	r4, r3
 80124ee:	d11b      	bne.n	8012528 <_fflush_r+0x58>
 80124f0:	686c      	ldr	r4, [r5, #4]
 80124f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d0ef      	beq.n	80124da <_fflush_r+0xa>
 80124fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80124fc:	07d0      	lsls	r0, r2, #31
 80124fe:	d404      	bmi.n	801250a <_fflush_r+0x3a>
 8012500:	0599      	lsls	r1, r3, #22
 8012502:	d402      	bmi.n	801250a <_fflush_r+0x3a>
 8012504:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012506:	f7ff fcd0 	bl	8011eaa <__retarget_lock_acquire_recursive>
 801250a:	4628      	mov	r0, r5
 801250c:	4621      	mov	r1, r4
 801250e:	f7ff ff59 	bl	80123c4 <__sflush_r>
 8012512:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012514:	07da      	lsls	r2, r3, #31
 8012516:	4605      	mov	r5, r0
 8012518:	d4e0      	bmi.n	80124dc <_fflush_r+0xc>
 801251a:	89a3      	ldrh	r3, [r4, #12]
 801251c:	059b      	lsls	r3, r3, #22
 801251e:	d4dd      	bmi.n	80124dc <_fflush_r+0xc>
 8012520:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012522:	f7ff fcc3 	bl	8011eac <__retarget_lock_release_recursive>
 8012526:	e7d9      	b.n	80124dc <_fflush_r+0xc>
 8012528:	4b05      	ldr	r3, [pc, #20]	; (8012540 <_fflush_r+0x70>)
 801252a:	429c      	cmp	r4, r3
 801252c:	d101      	bne.n	8012532 <_fflush_r+0x62>
 801252e:	68ac      	ldr	r4, [r5, #8]
 8012530:	e7df      	b.n	80124f2 <_fflush_r+0x22>
 8012532:	4b04      	ldr	r3, [pc, #16]	; (8012544 <_fflush_r+0x74>)
 8012534:	429c      	cmp	r4, r3
 8012536:	bf08      	it	eq
 8012538:	68ec      	ldreq	r4, [r5, #12]
 801253a:	e7da      	b.n	80124f2 <_fflush_r+0x22>
 801253c:	0801490c 	.word	0x0801490c
 8012540:	0801492c 	.word	0x0801492c
 8012544:	080148ec 	.word	0x080148ec

08012548 <std>:
 8012548:	2300      	movs	r3, #0
 801254a:	b510      	push	{r4, lr}
 801254c:	4604      	mov	r4, r0
 801254e:	e9c0 3300 	strd	r3, r3, [r0]
 8012552:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012556:	6083      	str	r3, [r0, #8]
 8012558:	8181      	strh	r1, [r0, #12]
 801255a:	6643      	str	r3, [r0, #100]	; 0x64
 801255c:	81c2      	strh	r2, [r0, #14]
 801255e:	6183      	str	r3, [r0, #24]
 8012560:	4619      	mov	r1, r3
 8012562:	2208      	movs	r2, #8
 8012564:	305c      	adds	r0, #92	; 0x5c
 8012566:	f7fd fb49 	bl	800fbfc <memset>
 801256a:	4b05      	ldr	r3, [pc, #20]	; (8012580 <std+0x38>)
 801256c:	6263      	str	r3, [r4, #36]	; 0x24
 801256e:	4b05      	ldr	r3, [pc, #20]	; (8012584 <std+0x3c>)
 8012570:	62a3      	str	r3, [r4, #40]	; 0x28
 8012572:	4b05      	ldr	r3, [pc, #20]	; (8012588 <std+0x40>)
 8012574:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012576:	4b05      	ldr	r3, [pc, #20]	; (801258c <std+0x44>)
 8012578:	6224      	str	r4, [r4, #32]
 801257a:	6323      	str	r3, [r4, #48]	; 0x30
 801257c:	bd10      	pop	{r4, pc}
 801257e:	bf00      	nop
 8012580:	08012895 	.word	0x08012895
 8012584:	080128b7 	.word	0x080128b7
 8012588:	080128ef 	.word	0x080128ef
 801258c:	08012913 	.word	0x08012913

08012590 <_cleanup_r>:
 8012590:	4901      	ldr	r1, [pc, #4]	; (8012598 <_cleanup_r+0x8>)
 8012592:	f000 b8af 	b.w	80126f4 <_fwalk_reent>
 8012596:	bf00      	nop
 8012598:	080124d1 	.word	0x080124d1

0801259c <__sfmoreglue>:
 801259c:	b570      	push	{r4, r5, r6, lr}
 801259e:	2268      	movs	r2, #104	; 0x68
 80125a0:	1e4d      	subs	r5, r1, #1
 80125a2:	4355      	muls	r5, r2
 80125a4:	460e      	mov	r6, r1
 80125a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80125aa:	f7fd fb9b 	bl	800fce4 <_malloc_r>
 80125ae:	4604      	mov	r4, r0
 80125b0:	b140      	cbz	r0, 80125c4 <__sfmoreglue+0x28>
 80125b2:	2100      	movs	r1, #0
 80125b4:	e9c0 1600 	strd	r1, r6, [r0]
 80125b8:	300c      	adds	r0, #12
 80125ba:	60a0      	str	r0, [r4, #8]
 80125bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80125c0:	f7fd fb1c 	bl	800fbfc <memset>
 80125c4:	4620      	mov	r0, r4
 80125c6:	bd70      	pop	{r4, r5, r6, pc}

080125c8 <__sfp_lock_acquire>:
 80125c8:	4801      	ldr	r0, [pc, #4]	; (80125d0 <__sfp_lock_acquire+0x8>)
 80125ca:	f7ff bc6e 	b.w	8011eaa <__retarget_lock_acquire_recursive>
 80125ce:	bf00      	nop
 80125d0:	20006399 	.word	0x20006399

080125d4 <__sfp_lock_release>:
 80125d4:	4801      	ldr	r0, [pc, #4]	; (80125dc <__sfp_lock_release+0x8>)
 80125d6:	f7ff bc69 	b.w	8011eac <__retarget_lock_release_recursive>
 80125da:	bf00      	nop
 80125dc:	20006399 	.word	0x20006399

080125e0 <__sinit_lock_acquire>:
 80125e0:	4801      	ldr	r0, [pc, #4]	; (80125e8 <__sinit_lock_acquire+0x8>)
 80125e2:	f7ff bc62 	b.w	8011eaa <__retarget_lock_acquire_recursive>
 80125e6:	bf00      	nop
 80125e8:	2000639a 	.word	0x2000639a

080125ec <__sinit_lock_release>:
 80125ec:	4801      	ldr	r0, [pc, #4]	; (80125f4 <__sinit_lock_release+0x8>)
 80125ee:	f7ff bc5d 	b.w	8011eac <__retarget_lock_release_recursive>
 80125f2:	bf00      	nop
 80125f4:	2000639a 	.word	0x2000639a

080125f8 <__sinit>:
 80125f8:	b510      	push	{r4, lr}
 80125fa:	4604      	mov	r4, r0
 80125fc:	f7ff fff0 	bl	80125e0 <__sinit_lock_acquire>
 8012600:	69a3      	ldr	r3, [r4, #24]
 8012602:	b11b      	cbz	r3, 801260c <__sinit+0x14>
 8012604:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012608:	f7ff bff0 	b.w	80125ec <__sinit_lock_release>
 801260c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012610:	6523      	str	r3, [r4, #80]	; 0x50
 8012612:	4b13      	ldr	r3, [pc, #76]	; (8012660 <__sinit+0x68>)
 8012614:	4a13      	ldr	r2, [pc, #76]	; (8012664 <__sinit+0x6c>)
 8012616:	681b      	ldr	r3, [r3, #0]
 8012618:	62a2      	str	r2, [r4, #40]	; 0x28
 801261a:	42a3      	cmp	r3, r4
 801261c:	bf04      	itt	eq
 801261e:	2301      	moveq	r3, #1
 8012620:	61a3      	streq	r3, [r4, #24]
 8012622:	4620      	mov	r0, r4
 8012624:	f000 f820 	bl	8012668 <__sfp>
 8012628:	6060      	str	r0, [r4, #4]
 801262a:	4620      	mov	r0, r4
 801262c:	f000 f81c 	bl	8012668 <__sfp>
 8012630:	60a0      	str	r0, [r4, #8]
 8012632:	4620      	mov	r0, r4
 8012634:	f000 f818 	bl	8012668 <__sfp>
 8012638:	2200      	movs	r2, #0
 801263a:	60e0      	str	r0, [r4, #12]
 801263c:	2104      	movs	r1, #4
 801263e:	6860      	ldr	r0, [r4, #4]
 8012640:	f7ff ff82 	bl	8012548 <std>
 8012644:	68a0      	ldr	r0, [r4, #8]
 8012646:	2201      	movs	r2, #1
 8012648:	2109      	movs	r1, #9
 801264a:	f7ff ff7d 	bl	8012548 <std>
 801264e:	68e0      	ldr	r0, [r4, #12]
 8012650:	2202      	movs	r2, #2
 8012652:	2112      	movs	r1, #18
 8012654:	f7ff ff78 	bl	8012548 <std>
 8012658:	2301      	movs	r3, #1
 801265a:	61a3      	str	r3, [r4, #24]
 801265c:	e7d2      	b.n	8012604 <__sinit+0xc>
 801265e:	bf00      	nop
 8012660:	08014574 	.word	0x08014574
 8012664:	08012591 	.word	0x08012591

08012668 <__sfp>:
 8012668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801266a:	4607      	mov	r7, r0
 801266c:	f7ff ffac 	bl	80125c8 <__sfp_lock_acquire>
 8012670:	4b1e      	ldr	r3, [pc, #120]	; (80126ec <__sfp+0x84>)
 8012672:	681e      	ldr	r6, [r3, #0]
 8012674:	69b3      	ldr	r3, [r6, #24]
 8012676:	b913      	cbnz	r3, 801267e <__sfp+0x16>
 8012678:	4630      	mov	r0, r6
 801267a:	f7ff ffbd 	bl	80125f8 <__sinit>
 801267e:	3648      	adds	r6, #72	; 0x48
 8012680:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012684:	3b01      	subs	r3, #1
 8012686:	d503      	bpl.n	8012690 <__sfp+0x28>
 8012688:	6833      	ldr	r3, [r6, #0]
 801268a:	b30b      	cbz	r3, 80126d0 <__sfp+0x68>
 801268c:	6836      	ldr	r6, [r6, #0]
 801268e:	e7f7      	b.n	8012680 <__sfp+0x18>
 8012690:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012694:	b9d5      	cbnz	r5, 80126cc <__sfp+0x64>
 8012696:	4b16      	ldr	r3, [pc, #88]	; (80126f0 <__sfp+0x88>)
 8012698:	60e3      	str	r3, [r4, #12]
 801269a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801269e:	6665      	str	r5, [r4, #100]	; 0x64
 80126a0:	f7ff fc02 	bl	8011ea8 <__retarget_lock_init_recursive>
 80126a4:	f7ff ff96 	bl	80125d4 <__sfp_lock_release>
 80126a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80126ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80126b0:	6025      	str	r5, [r4, #0]
 80126b2:	61a5      	str	r5, [r4, #24]
 80126b4:	2208      	movs	r2, #8
 80126b6:	4629      	mov	r1, r5
 80126b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80126bc:	f7fd fa9e 	bl	800fbfc <memset>
 80126c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80126c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80126c8:	4620      	mov	r0, r4
 80126ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80126cc:	3468      	adds	r4, #104	; 0x68
 80126ce:	e7d9      	b.n	8012684 <__sfp+0x1c>
 80126d0:	2104      	movs	r1, #4
 80126d2:	4638      	mov	r0, r7
 80126d4:	f7ff ff62 	bl	801259c <__sfmoreglue>
 80126d8:	4604      	mov	r4, r0
 80126da:	6030      	str	r0, [r6, #0]
 80126dc:	2800      	cmp	r0, #0
 80126de:	d1d5      	bne.n	801268c <__sfp+0x24>
 80126e0:	f7ff ff78 	bl	80125d4 <__sfp_lock_release>
 80126e4:	230c      	movs	r3, #12
 80126e6:	603b      	str	r3, [r7, #0]
 80126e8:	e7ee      	b.n	80126c8 <__sfp+0x60>
 80126ea:	bf00      	nop
 80126ec:	08014574 	.word	0x08014574
 80126f0:	ffff0001 	.word	0xffff0001

080126f4 <_fwalk_reent>:
 80126f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80126f8:	4606      	mov	r6, r0
 80126fa:	4688      	mov	r8, r1
 80126fc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012700:	2700      	movs	r7, #0
 8012702:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012706:	f1b9 0901 	subs.w	r9, r9, #1
 801270a:	d505      	bpl.n	8012718 <_fwalk_reent+0x24>
 801270c:	6824      	ldr	r4, [r4, #0]
 801270e:	2c00      	cmp	r4, #0
 8012710:	d1f7      	bne.n	8012702 <_fwalk_reent+0xe>
 8012712:	4638      	mov	r0, r7
 8012714:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012718:	89ab      	ldrh	r3, [r5, #12]
 801271a:	2b01      	cmp	r3, #1
 801271c:	d907      	bls.n	801272e <_fwalk_reent+0x3a>
 801271e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012722:	3301      	adds	r3, #1
 8012724:	d003      	beq.n	801272e <_fwalk_reent+0x3a>
 8012726:	4629      	mov	r1, r5
 8012728:	4630      	mov	r0, r6
 801272a:	47c0      	blx	r8
 801272c:	4307      	orrs	r7, r0
 801272e:	3568      	adds	r5, #104	; 0x68
 8012730:	e7e9      	b.n	8012706 <_fwalk_reent+0x12>

08012732 <__swhatbuf_r>:
 8012732:	b570      	push	{r4, r5, r6, lr}
 8012734:	460e      	mov	r6, r1
 8012736:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801273a:	2900      	cmp	r1, #0
 801273c:	b096      	sub	sp, #88	; 0x58
 801273e:	4614      	mov	r4, r2
 8012740:	461d      	mov	r5, r3
 8012742:	da08      	bge.n	8012756 <__swhatbuf_r+0x24>
 8012744:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012748:	2200      	movs	r2, #0
 801274a:	602a      	str	r2, [r5, #0]
 801274c:	061a      	lsls	r2, r3, #24
 801274e:	d410      	bmi.n	8012772 <__swhatbuf_r+0x40>
 8012750:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012754:	e00e      	b.n	8012774 <__swhatbuf_r+0x42>
 8012756:	466a      	mov	r2, sp
 8012758:	f000 f902 	bl	8012960 <_fstat_r>
 801275c:	2800      	cmp	r0, #0
 801275e:	dbf1      	blt.n	8012744 <__swhatbuf_r+0x12>
 8012760:	9a01      	ldr	r2, [sp, #4]
 8012762:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012766:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801276a:	425a      	negs	r2, r3
 801276c:	415a      	adcs	r2, r3
 801276e:	602a      	str	r2, [r5, #0]
 8012770:	e7ee      	b.n	8012750 <__swhatbuf_r+0x1e>
 8012772:	2340      	movs	r3, #64	; 0x40
 8012774:	2000      	movs	r0, #0
 8012776:	6023      	str	r3, [r4, #0]
 8012778:	b016      	add	sp, #88	; 0x58
 801277a:	bd70      	pop	{r4, r5, r6, pc}

0801277c <__smakebuf_r>:
 801277c:	898b      	ldrh	r3, [r1, #12]
 801277e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012780:	079d      	lsls	r5, r3, #30
 8012782:	4606      	mov	r6, r0
 8012784:	460c      	mov	r4, r1
 8012786:	d507      	bpl.n	8012798 <__smakebuf_r+0x1c>
 8012788:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801278c:	6023      	str	r3, [r4, #0]
 801278e:	6123      	str	r3, [r4, #16]
 8012790:	2301      	movs	r3, #1
 8012792:	6163      	str	r3, [r4, #20]
 8012794:	b002      	add	sp, #8
 8012796:	bd70      	pop	{r4, r5, r6, pc}
 8012798:	ab01      	add	r3, sp, #4
 801279a:	466a      	mov	r2, sp
 801279c:	f7ff ffc9 	bl	8012732 <__swhatbuf_r>
 80127a0:	9900      	ldr	r1, [sp, #0]
 80127a2:	4605      	mov	r5, r0
 80127a4:	4630      	mov	r0, r6
 80127a6:	f7fd fa9d 	bl	800fce4 <_malloc_r>
 80127aa:	b948      	cbnz	r0, 80127c0 <__smakebuf_r+0x44>
 80127ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127b0:	059a      	lsls	r2, r3, #22
 80127b2:	d4ef      	bmi.n	8012794 <__smakebuf_r+0x18>
 80127b4:	f023 0303 	bic.w	r3, r3, #3
 80127b8:	f043 0302 	orr.w	r3, r3, #2
 80127bc:	81a3      	strh	r3, [r4, #12]
 80127be:	e7e3      	b.n	8012788 <__smakebuf_r+0xc>
 80127c0:	4b0d      	ldr	r3, [pc, #52]	; (80127f8 <__smakebuf_r+0x7c>)
 80127c2:	62b3      	str	r3, [r6, #40]	; 0x28
 80127c4:	89a3      	ldrh	r3, [r4, #12]
 80127c6:	6020      	str	r0, [r4, #0]
 80127c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80127cc:	81a3      	strh	r3, [r4, #12]
 80127ce:	9b00      	ldr	r3, [sp, #0]
 80127d0:	6163      	str	r3, [r4, #20]
 80127d2:	9b01      	ldr	r3, [sp, #4]
 80127d4:	6120      	str	r0, [r4, #16]
 80127d6:	b15b      	cbz	r3, 80127f0 <__smakebuf_r+0x74>
 80127d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80127dc:	4630      	mov	r0, r6
 80127de:	f000 f8d1 	bl	8012984 <_isatty_r>
 80127e2:	b128      	cbz	r0, 80127f0 <__smakebuf_r+0x74>
 80127e4:	89a3      	ldrh	r3, [r4, #12]
 80127e6:	f023 0303 	bic.w	r3, r3, #3
 80127ea:	f043 0301 	orr.w	r3, r3, #1
 80127ee:	81a3      	strh	r3, [r4, #12]
 80127f0:	89a0      	ldrh	r0, [r4, #12]
 80127f2:	4305      	orrs	r5, r0
 80127f4:	81a5      	strh	r5, [r4, #12]
 80127f6:	e7cd      	b.n	8012794 <__smakebuf_r+0x18>
 80127f8:	08012591 	.word	0x08012591

080127fc <_malloc_usable_size_r>:
 80127fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012800:	1f18      	subs	r0, r3, #4
 8012802:	2b00      	cmp	r3, #0
 8012804:	bfbc      	itt	lt
 8012806:	580b      	ldrlt	r3, [r1, r0]
 8012808:	18c0      	addlt	r0, r0, r3
 801280a:	4770      	bx	lr

0801280c <_raise_r>:
 801280c:	291f      	cmp	r1, #31
 801280e:	b538      	push	{r3, r4, r5, lr}
 8012810:	4604      	mov	r4, r0
 8012812:	460d      	mov	r5, r1
 8012814:	d904      	bls.n	8012820 <_raise_r+0x14>
 8012816:	2316      	movs	r3, #22
 8012818:	6003      	str	r3, [r0, #0]
 801281a:	f04f 30ff 	mov.w	r0, #4294967295
 801281e:	bd38      	pop	{r3, r4, r5, pc}
 8012820:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012822:	b112      	cbz	r2, 801282a <_raise_r+0x1e>
 8012824:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012828:	b94b      	cbnz	r3, 801283e <_raise_r+0x32>
 801282a:	4620      	mov	r0, r4
 801282c:	f000 f830 	bl	8012890 <_getpid_r>
 8012830:	462a      	mov	r2, r5
 8012832:	4601      	mov	r1, r0
 8012834:	4620      	mov	r0, r4
 8012836:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801283a:	f000 b817 	b.w	801286c <_kill_r>
 801283e:	2b01      	cmp	r3, #1
 8012840:	d00a      	beq.n	8012858 <_raise_r+0x4c>
 8012842:	1c59      	adds	r1, r3, #1
 8012844:	d103      	bne.n	801284e <_raise_r+0x42>
 8012846:	2316      	movs	r3, #22
 8012848:	6003      	str	r3, [r0, #0]
 801284a:	2001      	movs	r0, #1
 801284c:	e7e7      	b.n	801281e <_raise_r+0x12>
 801284e:	2400      	movs	r4, #0
 8012850:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012854:	4628      	mov	r0, r5
 8012856:	4798      	blx	r3
 8012858:	2000      	movs	r0, #0
 801285a:	e7e0      	b.n	801281e <_raise_r+0x12>

0801285c <raise>:
 801285c:	4b02      	ldr	r3, [pc, #8]	; (8012868 <raise+0xc>)
 801285e:	4601      	mov	r1, r0
 8012860:	6818      	ldr	r0, [r3, #0]
 8012862:	f7ff bfd3 	b.w	801280c <_raise_r>
 8012866:	bf00      	nop
 8012868:	2000004c 	.word	0x2000004c

0801286c <_kill_r>:
 801286c:	b538      	push	{r3, r4, r5, lr}
 801286e:	4d07      	ldr	r5, [pc, #28]	; (801288c <_kill_r+0x20>)
 8012870:	2300      	movs	r3, #0
 8012872:	4604      	mov	r4, r0
 8012874:	4608      	mov	r0, r1
 8012876:	4611      	mov	r1, r2
 8012878:	602b      	str	r3, [r5, #0]
 801287a:	f7f3 fc69 	bl	8006150 <_kill>
 801287e:	1c43      	adds	r3, r0, #1
 8012880:	d102      	bne.n	8012888 <_kill_r+0x1c>
 8012882:	682b      	ldr	r3, [r5, #0]
 8012884:	b103      	cbz	r3, 8012888 <_kill_r+0x1c>
 8012886:	6023      	str	r3, [r4, #0]
 8012888:	bd38      	pop	{r3, r4, r5, pc}
 801288a:	bf00      	nop
 801288c:	20006394 	.word	0x20006394

08012890 <_getpid_r>:
 8012890:	f7f3 bc56 	b.w	8006140 <_getpid>

08012894 <__sread>:
 8012894:	b510      	push	{r4, lr}
 8012896:	460c      	mov	r4, r1
 8012898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801289c:	f000 f894 	bl	80129c8 <_read_r>
 80128a0:	2800      	cmp	r0, #0
 80128a2:	bfab      	itete	ge
 80128a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80128a6:	89a3      	ldrhlt	r3, [r4, #12]
 80128a8:	181b      	addge	r3, r3, r0
 80128aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80128ae:	bfac      	ite	ge
 80128b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80128b2:	81a3      	strhlt	r3, [r4, #12]
 80128b4:	bd10      	pop	{r4, pc}

080128b6 <__swrite>:
 80128b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128ba:	461f      	mov	r7, r3
 80128bc:	898b      	ldrh	r3, [r1, #12]
 80128be:	05db      	lsls	r3, r3, #23
 80128c0:	4605      	mov	r5, r0
 80128c2:	460c      	mov	r4, r1
 80128c4:	4616      	mov	r6, r2
 80128c6:	d505      	bpl.n	80128d4 <__swrite+0x1e>
 80128c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80128cc:	2302      	movs	r3, #2
 80128ce:	2200      	movs	r2, #0
 80128d0:	f000 f868 	bl	80129a4 <_lseek_r>
 80128d4:	89a3      	ldrh	r3, [r4, #12]
 80128d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80128da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80128de:	81a3      	strh	r3, [r4, #12]
 80128e0:	4632      	mov	r2, r6
 80128e2:	463b      	mov	r3, r7
 80128e4:	4628      	mov	r0, r5
 80128e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80128ea:	f000 b817 	b.w	801291c <_write_r>

080128ee <__sseek>:
 80128ee:	b510      	push	{r4, lr}
 80128f0:	460c      	mov	r4, r1
 80128f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80128f6:	f000 f855 	bl	80129a4 <_lseek_r>
 80128fa:	1c43      	adds	r3, r0, #1
 80128fc:	89a3      	ldrh	r3, [r4, #12]
 80128fe:	bf15      	itete	ne
 8012900:	6560      	strne	r0, [r4, #84]	; 0x54
 8012902:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012906:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801290a:	81a3      	strheq	r3, [r4, #12]
 801290c:	bf18      	it	ne
 801290e:	81a3      	strhne	r3, [r4, #12]
 8012910:	bd10      	pop	{r4, pc}

08012912 <__sclose>:
 8012912:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012916:	f000 b813 	b.w	8012940 <_close_r>
	...

0801291c <_write_r>:
 801291c:	b538      	push	{r3, r4, r5, lr}
 801291e:	4d07      	ldr	r5, [pc, #28]	; (801293c <_write_r+0x20>)
 8012920:	4604      	mov	r4, r0
 8012922:	4608      	mov	r0, r1
 8012924:	4611      	mov	r1, r2
 8012926:	2200      	movs	r2, #0
 8012928:	602a      	str	r2, [r5, #0]
 801292a:	461a      	mov	r2, r3
 801292c:	f7f3 fc47 	bl	80061be <_write>
 8012930:	1c43      	adds	r3, r0, #1
 8012932:	d102      	bne.n	801293a <_write_r+0x1e>
 8012934:	682b      	ldr	r3, [r5, #0]
 8012936:	b103      	cbz	r3, 801293a <_write_r+0x1e>
 8012938:	6023      	str	r3, [r4, #0]
 801293a:	bd38      	pop	{r3, r4, r5, pc}
 801293c:	20006394 	.word	0x20006394

08012940 <_close_r>:
 8012940:	b538      	push	{r3, r4, r5, lr}
 8012942:	4d06      	ldr	r5, [pc, #24]	; (801295c <_close_r+0x1c>)
 8012944:	2300      	movs	r3, #0
 8012946:	4604      	mov	r4, r0
 8012948:	4608      	mov	r0, r1
 801294a:	602b      	str	r3, [r5, #0]
 801294c:	f7f3 fc53 	bl	80061f6 <_close>
 8012950:	1c43      	adds	r3, r0, #1
 8012952:	d102      	bne.n	801295a <_close_r+0x1a>
 8012954:	682b      	ldr	r3, [r5, #0]
 8012956:	b103      	cbz	r3, 801295a <_close_r+0x1a>
 8012958:	6023      	str	r3, [r4, #0]
 801295a:	bd38      	pop	{r3, r4, r5, pc}
 801295c:	20006394 	.word	0x20006394

08012960 <_fstat_r>:
 8012960:	b538      	push	{r3, r4, r5, lr}
 8012962:	4d07      	ldr	r5, [pc, #28]	; (8012980 <_fstat_r+0x20>)
 8012964:	2300      	movs	r3, #0
 8012966:	4604      	mov	r4, r0
 8012968:	4608      	mov	r0, r1
 801296a:	4611      	mov	r1, r2
 801296c:	602b      	str	r3, [r5, #0]
 801296e:	f7f3 fc4e 	bl	800620e <_fstat>
 8012972:	1c43      	adds	r3, r0, #1
 8012974:	d102      	bne.n	801297c <_fstat_r+0x1c>
 8012976:	682b      	ldr	r3, [r5, #0]
 8012978:	b103      	cbz	r3, 801297c <_fstat_r+0x1c>
 801297a:	6023      	str	r3, [r4, #0]
 801297c:	bd38      	pop	{r3, r4, r5, pc}
 801297e:	bf00      	nop
 8012980:	20006394 	.word	0x20006394

08012984 <_isatty_r>:
 8012984:	b538      	push	{r3, r4, r5, lr}
 8012986:	4d06      	ldr	r5, [pc, #24]	; (80129a0 <_isatty_r+0x1c>)
 8012988:	2300      	movs	r3, #0
 801298a:	4604      	mov	r4, r0
 801298c:	4608      	mov	r0, r1
 801298e:	602b      	str	r3, [r5, #0]
 8012990:	f7f3 fc4d 	bl	800622e <_isatty>
 8012994:	1c43      	adds	r3, r0, #1
 8012996:	d102      	bne.n	801299e <_isatty_r+0x1a>
 8012998:	682b      	ldr	r3, [r5, #0]
 801299a:	b103      	cbz	r3, 801299e <_isatty_r+0x1a>
 801299c:	6023      	str	r3, [r4, #0]
 801299e:	bd38      	pop	{r3, r4, r5, pc}
 80129a0:	20006394 	.word	0x20006394

080129a4 <_lseek_r>:
 80129a4:	b538      	push	{r3, r4, r5, lr}
 80129a6:	4d07      	ldr	r5, [pc, #28]	; (80129c4 <_lseek_r+0x20>)
 80129a8:	4604      	mov	r4, r0
 80129aa:	4608      	mov	r0, r1
 80129ac:	4611      	mov	r1, r2
 80129ae:	2200      	movs	r2, #0
 80129b0:	602a      	str	r2, [r5, #0]
 80129b2:	461a      	mov	r2, r3
 80129b4:	f7f3 fc46 	bl	8006244 <_lseek>
 80129b8:	1c43      	adds	r3, r0, #1
 80129ba:	d102      	bne.n	80129c2 <_lseek_r+0x1e>
 80129bc:	682b      	ldr	r3, [r5, #0]
 80129be:	b103      	cbz	r3, 80129c2 <_lseek_r+0x1e>
 80129c0:	6023      	str	r3, [r4, #0]
 80129c2:	bd38      	pop	{r3, r4, r5, pc}
 80129c4:	20006394 	.word	0x20006394

080129c8 <_read_r>:
 80129c8:	b538      	push	{r3, r4, r5, lr}
 80129ca:	4d07      	ldr	r5, [pc, #28]	; (80129e8 <_read_r+0x20>)
 80129cc:	4604      	mov	r4, r0
 80129ce:	4608      	mov	r0, r1
 80129d0:	4611      	mov	r1, r2
 80129d2:	2200      	movs	r2, #0
 80129d4:	602a      	str	r2, [r5, #0]
 80129d6:	461a      	mov	r2, r3
 80129d8:	f7f3 fbd4 	bl	8006184 <_read>
 80129dc:	1c43      	adds	r3, r0, #1
 80129de:	d102      	bne.n	80129e6 <_read_r+0x1e>
 80129e0:	682b      	ldr	r3, [r5, #0]
 80129e2:	b103      	cbz	r3, 80129e6 <_read_r+0x1e>
 80129e4:	6023      	str	r3, [r4, #0]
 80129e6:	bd38      	pop	{r3, r4, r5, pc}
 80129e8:	20006394 	.word	0x20006394

080129ec <cosf>:
 80129ec:	ee10 3a10 	vmov	r3, s0
 80129f0:	b507      	push	{r0, r1, r2, lr}
 80129f2:	4a1e      	ldr	r2, [pc, #120]	; (8012a6c <cosf+0x80>)
 80129f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80129f8:	4293      	cmp	r3, r2
 80129fa:	dc06      	bgt.n	8012a0a <cosf+0x1e>
 80129fc:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8012a70 <cosf+0x84>
 8012a00:	b003      	add	sp, #12
 8012a02:	f85d eb04 	ldr.w	lr, [sp], #4
 8012a06:	f000 be95 	b.w	8013734 <__kernel_cosf>
 8012a0a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012a0e:	db04      	blt.n	8012a1a <cosf+0x2e>
 8012a10:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012a14:	b003      	add	sp, #12
 8012a16:	f85d fb04 	ldr.w	pc, [sp], #4
 8012a1a:	4668      	mov	r0, sp
 8012a1c:	f000 fd4a 	bl	80134b4 <__ieee754_rem_pio2f>
 8012a20:	f000 0003 	and.w	r0, r0, #3
 8012a24:	2801      	cmp	r0, #1
 8012a26:	d009      	beq.n	8012a3c <cosf+0x50>
 8012a28:	2802      	cmp	r0, #2
 8012a2a:	d010      	beq.n	8012a4e <cosf+0x62>
 8012a2c:	b9b0      	cbnz	r0, 8012a5c <cosf+0x70>
 8012a2e:	eddd 0a01 	vldr	s1, [sp, #4]
 8012a32:	ed9d 0a00 	vldr	s0, [sp]
 8012a36:	f000 fe7d 	bl	8013734 <__kernel_cosf>
 8012a3a:	e7eb      	b.n	8012a14 <cosf+0x28>
 8012a3c:	eddd 0a01 	vldr	s1, [sp, #4]
 8012a40:	ed9d 0a00 	vldr	s0, [sp]
 8012a44:	f001 f94c 	bl	8013ce0 <__kernel_sinf>
 8012a48:	eeb1 0a40 	vneg.f32	s0, s0
 8012a4c:	e7e2      	b.n	8012a14 <cosf+0x28>
 8012a4e:	eddd 0a01 	vldr	s1, [sp, #4]
 8012a52:	ed9d 0a00 	vldr	s0, [sp]
 8012a56:	f000 fe6d 	bl	8013734 <__kernel_cosf>
 8012a5a:	e7f5      	b.n	8012a48 <cosf+0x5c>
 8012a5c:	eddd 0a01 	vldr	s1, [sp, #4]
 8012a60:	ed9d 0a00 	vldr	s0, [sp]
 8012a64:	2001      	movs	r0, #1
 8012a66:	f001 f93b 	bl	8013ce0 <__kernel_sinf>
 8012a6a:	e7d3      	b.n	8012a14 <cosf+0x28>
 8012a6c:	3f490fd8 	.word	0x3f490fd8
 8012a70:	00000000 	.word	0x00000000

08012a74 <sinf>:
 8012a74:	ee10 3a10 	vmov	r3, s0
 8012a78:	b507      	push	{r0, r1, r2, lr}
 8012a7a:	4a1f      	ldr	r2, [pc, #124]	; (8012af8 <sinf+0x84>)
 8012a7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012a80:	4293      	cmp	r3, r2
 8012a82:	dc07      	bgt.n	8012a94 <sinf+0x20>
 8012a84:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8012afc <sinf+0x88>
 8012a88:	2000      	movs	r0, #0
 8012a8a:	b003      	add	sp, #12
 8012a8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012a90:	f001 b926 	b.w	8013ce0 <__kernel_sinf>
 8012a94:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012a98:	db04      	blt.n	8012aa4 <sinf+0x30>
 8012a9a:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012a9e:	b003      	add	sp, #12
 8012aa0:	f85d fb04 	ldr.w	pc, [sp], #4
 8012aa4:	4668      	mov	r0, sp
 8012aa6:	f000 fd05 	bl	80134b4 <__ieee754_rem_pio2f>
 8012aaa:	f000 0003 	and.w	r0, r0, #3
 8012aae:	2801      	cmp	r0, #1
 8012ab0:	d00a      	beq.n	8012ac8 <sinf+0x54>
 8012ab2:	2802      	cmp	r0, #2
 8012ab4:	d00f      	beq.n	8012ad6 <sinf+0x62>
 8012ab6:	b9c0      	cbnz	r0, 8012aea <sinf+0x76>
 8012ab8:	eddd 0a01 	vldr	s1, [sp, #4]
 8012abc:	ed9d 0a00 	vldr	s0, [sp]
 8012ac0:	2001      	movs	r0, #1
 8012ac2:	f001 f90d 	bl	8013ce0 <__kernel_sinf>
 8012ac6:	e7ea      	b.n	8012a9e <sinf+0x2a>
 8012ac8:	eddd 0a01 	vldr	s1, [sp, #4]
 8012acc:	ed9d 0a00 	vldr	s0, [sp]
 8012ad0:	f000 fe30 	bl	8013734 <__kernel_cosf>
 8012ad4:	e7e3      	b.n	8012a9e <sinf+0x2a>
 8012ad6:	eddd 0a01 	vldr	s1, [sp, #4]
 8012ada:	ed9d 0a00 	vldr	s0, [sp]
 8012ade:	2001      	movs	r0, #1
 8012ae0:	f001 f8fe 	bl	8013ce0 <__kernel_sinf>
 8012ae4:	eeb1 0a40 	vneg.f32	s0, s0
 8012ae8:	e7d9      	b.n	8012a9e <sinf+0x2a>
 8012aea:	eddd 0a01 	vldr	s1, [sp, #4]
 8012aee:	ed9d 0a00 	vldr	s0, [sp]
 8012af2:	f000 fe1f 	bl	8013734 <__kernel_cosf>
 8012af6:	e7f5      	b.n	8012ae4 <sinf+0x70>
 8012af8:	3f490fd8 	.word	0x3f490fd8
 8012afc:	00000000 	.word	0x00000000

08012b00 <asinf>:
 8012b00:	b508      	push	{r3, lr}
 8012b02:	ed2d 8b02 	vpush	{d8}
 8012b06:	eeb0 8a40 	vmov.f32	s16, s0
 8012b0a:	f000 f87f 	bl	8012c0c <__ieee754_asinf>
 8012b0e:	eeb4 8a48 	vcmp.f32	s16, s16
 8012b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b16:	eef0 8a40 	vmov.f32	s17, s0
 8012b1a:	d615      	bvs.n	8012b48 <asinf+0x48>
 8012b1c:	eeb0 0a48 	vmov.f32	s0, s16
 8012b20:	f001 fa1c 	bl	8013f5c <fabsf>
 8012b24:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012b28:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8012b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b30:	dd0a      	ble.n	8012b48 <asinf+0x48>
 8012b32:	f7fd f823 	bl	800fb7c <__errno>
 8012b36:	ecbd 8b02 	vpop	{d8}
 8012b3a:	2321      	movs	r3, #33	; 0x21
 8012b3c:	6003      	str	r3, [r0, #0]
 8012b3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8012b42:	4804      	ldr	r0, [pc, #16]	; (8012b54 <asinf+0x54>)
 8012b44:	f001 ba60 	b.w	8014008 <nanf>
 8012b48:	eeb0 0a68 	vmov.f32	s0, s17
 8012b4c:	ecbd 8b02 	vpop	{d8}
 8012b50:	bd08      	pop	{r3, pc}
 8012b52:	bf00      	nop
 8012b54:	080147e0 	.word	0x080147e0

08012b58 <atan2f>:
 8012b58:	f000 b93e 	b.w	8012dd8 <__ieee754_atan2f>

08012b5c <powf>:
 8012b5c:	b508      	push	{r3, lr}
 8012b5e:	ed2d 8b04 	vpush	{d8-d9}
 8012b62:	eeb0 8a60 	vmov.f32	s16, s1
 8012b66:	eeb0 9a40 	vmov.f32	s18, s0
 8012b6a:	f000 f9d5 	bl	8012f18 <__ieee754_powf>
 8012b6e:	eeb4 8a48 	vcmp.f32	s16, s16
 8012b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b76:	eef0 8a40 	vmov.f32	s17, s0
 8012b7a:	d63e      	bvs.n	8012bfa <powf+0x9e>
 8012b7c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8012b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b84:	d112      	bne.n	8012bac <powf+0x50>
 8012b86:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8012b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b8e:	d039      	beq.n	8012c04 <powf+0xa8>
 8012b90:	eeb0 0a48 	vmov.f32	s0, s16
 8012b94:	f001 f9e9 	bl	8013f6a <finitef>
 8012b98:	b378      	cbz	r0, 8012bfa <powf+0x9e>
 8012b9a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8012b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ba2:	d52a      	bpl.n	8012bfa <powf+0x9e>
 8012ba4:	f7fc ffea 	bl	800fb7c <__errno>
 8012ba8:	2322      	movs	r3, #34	; 0x22
 8012baa:	e014      	b.n	8012bd6 <powf+0x7a>
 8012bac:	f001 f9dd 	bl	8013f6a <finitef>
 8012bb0:	b998      	cbnz	r0, 8012bda <powf+0x7e>
 8012bb2:	eeb0 0a49 	vmov.f32	s0, s18
 8012bb6:	f001 f9d8 	bl	8013f6a <finitef>
 8012bba:	b170      	cbz	r0, 8012bda <powf+0x7e>
 8012bbc:	eeb0 0a48 	vmov.f32	s0, s16
 8012bc0:	f001 f9d3 	bl	8013f6a <finitef>
 8012bc4:	b148      	cbz	r0, 8012bda <powf+0x7e>
 8012bc6:	eef4 8a68 	vcmp.f32	s17, s17
 8012bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bce:	d7e9      	bvc.n	8012ba4 <powf+0x48>
 8012bd0:	f7fc ffd4 	bl	800fb7c <__errno>
 8012bd4:	2321      	movs	r3, #33	; 0x21
 8012bd6:	6003      	str	r3, [r0, #0]
 8012bd8:	e00f      	b.n	8012bfa <powf+0x9e>
 8012bda:	eef5 8a40 	vcmp.f32	s17, #0.0
 8012bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012be2:	d10a      	bne.n	8012bfa <powf+0x9e>
 8012be4:	eeb0 0a49 	vmov.f32	s0, s18
 8012be8:	f001 f9bf 	bl	8013f6a <finitef>
 8012bec:	b128      	cbz	r0, 8012bfa <powf+0x9e>
 8012bee:	eeb0 0a48 	vmov.f32	s0, s16
 8012bf2:	f001 f9ba 	bl	8013f6a <finitef>
 8012bf6:	2800      	cmp	r0, #0
 8012bf8:	d1d4      	bne.n	8012ba4 <powf+0x48>
 8012bfa:	eeb0 0a68 	vmov.f32	s0, s17
 8012bfe:	ecbd 8b04 	vpop	{d8-d9}
 8012c02:	bd08      	pop	{r3, pc}
 8012c04:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8012c08:	e7f7      	b.n	8012bfa <powf+0x9e>
	...

08012c0c <__ieee754_asinf>:
 8012c0c:	b538      	push	{r3, r4, r5, lr}
 8012c0e:	ee10 5a10 	vmov	r5, s0
 8012c12:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8012c16:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8012c1a:	ed2d 8b04 	vpush	{d8-d9}
 8012c1e:	d10c      	bne.n	8012c3a <__ieee754_asinf+0x2e>
 8012c20:	eddf 7a5d 	vldr	s15, [pc, #372]	; 8012d98 <__ieee754_asinf+0x18c>
 8012c24:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8012d9c <__ieee754_asinf+0x190>
 8012c28:	ee60 7a27 	vmul.f32	s15, s0, s15
 8012c2c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8012c30:	eeb0 0a67 	vmov.f32	s0, s15
 8012c34:	ecbd 8b04 	vpop	{d8-d9}
 8012c38:	bd38      	pop	{r3, r4, r5, pc}
 8012c3a:	dd04      	ble.n	8012c46 <__ieee754_asinf+0x3a>
 8012c3c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8012c40:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8012c44:	e7f6      	b.n	8012c34 <__ieee754_asinf+0x28>
 8012c46:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8012c4a:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8012c4e:	da0b      	bge.n	8012c68 <__ieee754_asinf+0x5c>
 8012c50:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8012c54:	da52      	bge.n	8012cfc <__ieee754_asinf+0xf0>
 8012c56:	eddf 7a52 	vldr	s15, [pc, #328]	; 8012da0 <__ieee754_asinf+0x194>
 8012c5a:	ee70 7a27 	vadd.f32	s15, s0, s15
 8012c5e:	eef4 7ae8 	vcmpe.f32	s15, s17
 8012c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c66:	dce5      	bgt.n	8012c34 <__ieee754_asinf+0x28>
 8012c68:	f001 f978 	bl	8013f5c <fabsf>
 8012c6c:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8012c70:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8012c74:	ee20 8a08 	vmul.f32	s16, s0, s16
 8012c78:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8012da4 <__ieee754_asinf+0x198>
 8012c7c:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8012da8 <__ieee754_asinf+0x19c>
 8012c80:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 8012dac <__ieee754_asinf+0x1a0>
 8012c84:	eea8 7a27 	vfma.f32	s14, s16, s15
 8012c88:	eddf 7a49 	vldr	s15, [pc, #292]	; 8012db0 <__ieee754_asinf+0x1a4>
 8012c8c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8012c90:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8012db4 <__ieee754_asinf+0x1a8>
 8012c94:	eea7 7a88 	vfma.f32	s14, s15, s16
 8012c98:	eddf 7a47 	vldr	s15, [pc, #284]	; 8012db8 <__ieee754_asinf+0x1ac>
 8012c9c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8012ca0:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8012dbc <__ieee754_asinf+0x1b0>
 8012ca4:	eea7 9a88 	vfma.f32	s18, s15, s16
 8012ca8:	eddf 7a45 	vldr	s15, [pc, #276]	; 8012dc0 <__ieee754_asinf+0x1b4>
 8012cac:	eee8 7a07 	vfma.f32	s15, s16, s14
 8012cb0:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8012dc4 <__ieee754_asinf+0x1b8>
 8012cb4:	eea7 7a88 	vfma.f32	s14, s15, s16
 8012cb8:	eddf 7a43 	vldr	s15, [pc, #268]	; 8012dc8 <__ieee754_asinf+0x1bc>
 8012cbc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8012cc0:	eeb0 0a48 	vmov.f32	s0, s16
 8012cc4:	eee7 8a88 	vfma.f32	s17, s15, s16
 8012cc8:	f000 fd30 	bl	801372c <__ieee754_sqrtf>
 8012ccc:	4b3f      	ldr	r3, [pc, #252]	; (8012dcc <__ieee754_asinf+0x1c0>)
 8012cce:	ee29 9a08 	vmul.f32	s18, s18, s16
 8012cd2:	429c      	cmp	r4, r3
 8012cd4:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8012cd8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8012cdc:	dd3d      	ble.n	8012d5a <__ieee754_asinf+0x14e>
 8012cde:	eea0 0a06 	vfma.f32	s0, s0, s12
 8012ce2:	eddf 7a3b 	vldr	s15, [pc, #236]	; 8012dd0 <__ieee754_asinf+0x1c4>
 8012ce6:	eee0 7a26 	vfma.f32	s15, s0, s13
 8012cea:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8012d9c <__ieee754_asinf+0x190>
 8012cee:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012cf2:	2d00      	cmp	r5, #0
 8012cf4:	bfd8      	it	le
 8012cf6:	eeb1 0a40 	vnegle.f32	s0, s0
 8012cfa:	e79b      	b.n	8012c34 <__ieee754_asinf+0x28>
 8012cfc:	ee60 7a00 	vmul.f32	s15, s0, s0
 8012d00:	eddf 6a28 	vldr	s13, [pc, #160]	; 8012da4 <__ieee754_asinf+0x198>
 8012d04:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8012da8 <__ieee754_asinf+0x19c>
 8012d08:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 8012dbc <__ieee754_asinf+0x1b0>
 8012d0c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8012d10:	eddf 6a27 	vldr	s13, [pc, #156]	; 8012db0 <__ieee754_asinf+0x1a4>
 8012d14:	eee7 6a27 	vfma.f32	s13, s14, s15
 8012d18:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8012db4 <__ieee754_asinf+0x1a8>
 8012d1c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012d20:	eddf 6a25 	vldr	s13, [pc, #148]	; 8012db8 <__ieee754_asinf+0x1ac>
 8012d24:	eee7 6a27 	vfma.f32	s13, s14, s15
 8012d28:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8012dac <__ieee754_asinf+0x1a0>
 8012d2c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012d30:	eddf 6a23 	vldr	s13, [pc, #140]	; 8012dc0 <__ieee754_asinf+0x1b4>
 8012d34:	eee7 6a86 	vfma.f32	s13, s15, s12
 8012d38:	ed9f 6a22 	vldr	s12, [pc, #136]	; 8012dc4 <__ieee754_asinf+0x1b8>
 8012d3c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8012d40:	eddf 6a21 	vldr	s13, [pc, #132]	; 8012dc8 <__ieee754_asinf+0x1bc>
 8012d44:	eee6 6a27 	vfma.f32	s13, s12, s15
 8012d48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012d4c:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8012d50:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8012d54:	eea0 0a27 	vfma.f32	s0, s0, s15
 8012d58:	e76c      	b.n	8012c34 <__ieee754_asinf+0x28>
 8012d5a:	ee10 3a10 	vmov	r3, s0
 8012d5e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8012d62:	f023 030f 	bic.w	r3, r3, #15
 8012d66:	ee07 3a10 	vmov	s14, r3
 8012d6a:	eea7 8a47 	vfms.f32	s16, s14, s14
 8012d6e:	ee70 7a07 	vadd.f32	s15, s0, s14
 8012d72:	ee30 0a00 	vadd.f32	s0, s0, s0
 8012d76:	eec8 5a27 	vdiv.f32	s11, s16, s15
 8012d7a:	eddf 7a07 	vldr	s15, [pc, #28]	; 8012d98 <__ieee754_asinf+0x18c>
 8012d7e:	eee5 7ae6 	vfms.f32	s15, s11, s13
 8012d82:	eed0 7a06 	vfnms.f32	s15, s0, s12
 8012d86:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8012dd4 <__ieee754_asinf+0x1c8>
 8012d8a:	eeb0 6a40 	vmov.f32	s12, s0
 8012d8e:	eea7 6a66 	vfms.f32	s12, s14, s13
 8012d92:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8012d96:	e7aa      	b.n	8012cee <__ieee754_asinf+0xe2>
 8012d98:	b33bbd2e 	.word	0xb33bbd2e
 8012d9c:	3fc90fdb 	.word	0x3fc90fdb
 8012da0:	7149f2ca 	.word	0x7149f2ca
 8012da4:	3811ef08 	.word	0x3811ef08
 8012da8:	3a4f7f04 	.word	0x3a4f7f04
 8012dac:	3e2aaaab 	.word	0x3e2aaaab
 8012db0:	bd241146 	.word	0xbd241146
 8012db4:	3e4e0aa8 	.word	0x3e4e0aa8
 8012db8:	bea6b090 	.word	0xbea6b090
 8012dbc:	3d9dc62e 	.word	0x3d9dc62e
 8012dc0:	bf303361 	.word	0xbf303361
 8012dc4:	4001572d 	.word	0x4001572d
 8012dc8:	c019d139 	.word	0xc019d139
 8012dcc:	3f799999 	.word	0x3f799999
 8012dd0:	333bbd2e 	.word	0x333bbd2e
 8012dd4:	3f490fdb 	.word	0x3f490fdb

08012dd8 <__ieee754_atan2f>:
 8012dd8:	ee10 2a90 	vmov	r2, s1
 8012ddc:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8012de0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8012de4:	b510      	push	{r4, lr}
 8012de6:	eef0 7a40 	vmov.f32	s15, s0
 8012dea:	dc06      	bgt.n	8012dfa <__ieee754_atan2f+0x22>
 8012dec:	ee10 0a10 	vmov	r0, s0
 8012df0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8012df4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012df8:	dd04      	ble.n	8012e04 <__ieee754_atan2f+0x2c>
 8012dfa:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8012dfe:	eeb0 0a67 	vmov.f32	s0, s15
 8012e02:	bd10      	pop	{r4, pc}
 8012e04:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8012e08:	d103      	bne.n	8012e12 <__ieee754_atan2f+0x3a>
 8012e0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012e0e:	f000 bfd1 	b.w	8013db4 <atanf>
 8012e12:	1794      	asrs	r4, r2, #30
 8012e14:	f004 0402 	and.w	r4, r4, #2
 8012e18:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8012e1c:	b943      	cbnz	r3, 8012e30 <__ieee754_atan2f+0x58>
 8012e1e:	2c02      	cmp	r4, #2
 8012e20:	d05e      	beq.n	8012ee0 <__ieee754_atan2f+0x108>
 8012e22:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8012ef4 <__ieee754_atan2f+0x11c>
 8012e26:	2c03      	cmp	r4, #3
 8012e28:	bf08      	it	eq
 8012e2a:	eef0 7a47 	vmoveq.f32	s15, s14
 8012e2e:	e7e6      	b.n	8012dfe <__ieee754_atan2f+0x26>
 8012e30:	b941      	cbnz	r1, 8012e44 <__ieee754_atan2f+0x6c>
 8012e32:	eddf 7a31 	vldr	s15, [pc, #196]	; 8012ef8 <__ieee754_atan2f+0x120>
 8012e36:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8012efc <__ieee754_atan2f+0x124>
 8012e3a:	2800      	cmp	r0, #0
 8012e3c:	bfb8      	it	lt
 8012e3e:	eef0 7a40 	vmovlt.f32	s15, s0
 8012e42:	e7dc      	b.n	8012dfe <__ieee754_atan2f+0x26>
 8012e44:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8012e48:	d110      	bne.n	8012e6c <__ieee754_atan2f+0x94>
 8012e4a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012e4e:	f104 34ff 	add.w	r4, r4, #4294967295
 8012e52:	d107      	bne.n	8012e64 <__ieee754_atan2f+0x8c>
 8012e54:	2c02      	cmp	r4, #2
 8012e56:	d846      	bhi.n	8012ee6 <__ieee754_atan2f+0x10e>
 8012e58:	4b29      	ldr	r3, [pc, #164]	; (8012f00 <__ieee754_atan2f+0x128>)
 8012e5a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012e5e:	edd4 7a00 	vldr	s15, [r4]
 8012e62:	e7cc      	b.n	8012dfe <__ieee754_atan2f+0x26>
 8012e64:	2c02      	cmp	r4, #2
 8012e66:	d841      	bhi.n	8012eec <__ieee754_atan2f+0x114>
 8012e68:	4b26      	ldr	r3, [pc, #152]	; (8012f04 <__ieee754_atan2f+0x12c>)
 8012e6a:	e7f6      	b.n	8012e5a <__ieee754_atan2f+0x82>
 8012e6c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012e70:	d0df      	beq.n	8012e32 <__ieee754_atan2f+0x5a>
 8012e72:	1a5b      	subs	r3, r3, r1
 8012e74:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8012e78:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8012e7c:	da1a      	bge.n	8012eb4 <__ieee754_atan2f+0xdc>
 8012e7e:	2a00      	cmp	r2, #0
 8012e80:	da01      	bge.n	8012e86 <__ieee754_atan2f+0xae>
 8012e82:	313c      	adds	r1, #60	; 0x3c
 8012e84:	db19      	blt.n	8012eba <__ieee754_atan2f+0xe2>
 8012e86:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8012e8a:	f001 f867 	bl	8013f5c <fabsf>
 8012e8e:	f000 ff91 	bl	8013db4 <atanf>
 8012e92:	eef0 7a40 	vmov.f32	s15, s0
 8012e96:	2c01      	cmp	r4, #1
 8012e98:	d012      	beq.n	8012ec0 <__ieee754_atan2f+0xe8>
 8012e9a:	2c02      	cmp	r4, #2
 8012e9c:	d017      	beq.n	8012ece <__ieee754_atan2f+0xf6>
 8012e9e:	2c00      	cmp	r4, #0
 8012ea0:	d0ad      	beq.n	8012dfe <__ieee754_atan2f+0x26>
 8012ea2:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8012f08 <__ieee754_atan2f+0x130>
 8012ea6:	ee77 7a80 	vadd.f32	s15, s15, s0
 8012eaa:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8012f0c <__ieee754_atan2f+0x134>
 8012eae:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8012eb2:	e7a4      	b.n	8012dfe <__ieee754_atan2f+0x26>
 8012eb4:	eddf 7a10 	vldr	s15, [pc, #64]	; 8012ef8 <__ieee754_atan2f+0x120>
 8012eb8:	e7ed      	b.n	8012e96 <__ieee754_atan2f+0xbe>
 8012eba:	eddf 7a15 	vldr	s15, [pc, #84]	; 8012f10 <__ieee754_atan2f+0x138>
 8012ebe:	e7ea      	b.n	8012e96 <__ieee754_atan2f+0xbe>
 8012ec0:	ee17 3a90 	vmov	r3, s15
 8012ec4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012ec8:	ee07 3a90 	vmov	s15, r3
 8012ecc:	e797      	b.n	8012dfe <__ieee754_atan2f+0x26>
 8012ece:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8012f08 <__ieee754_atan2f+0x130>
 8012ed2:	ee77 7a80 	vadd.f32	s15, s15, s0
 8012ed6:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8012f0c <__ieee754_atan2f+0x134>
 8012eda:	ee70 7a67 	vsub.f32	s15, s0, s15
 8012ede:	e78e      	b.n	8012dfe <__ieee754_atan2f+0x26>
 8012ee0:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8012f0c <__ieee754_atan2f+0x134>
 8012ee4:	e78b      	b.n	8012dfe <__ieee754_atan2f+0x26>
 8012ee6:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8012f14 <__ieee754_atan2f+0x13c>
 8012eea:	e788      	b.n	8012dfe <__ieee754_atan2f+0x26>
 8012eec:	eddf 7a08 	vldr	s15, [pc, #32]	; 8012f10 <__ieee754_atan2f+0x138>
 8012ef0:	e785      	b.n	8012dfe <__ieee754_atan2f+0x26>
 8012ef2:	bf00      	nop
 8012ef4:	c0490fdb 	.word	0xc0490fdb
 8012ef8:	3fc90fdb 	.word	0x3fc90fdb
 8012efc:	bfc90fdb 	.word	0xbfc90fdb
 8012f00:	0801494c 	.word	0x0801494c
 8012f04:	08014958 	.word	0x08014958
 8012f08:	33bbbd2e 	.word	0x33bbbd2e
 8012f0c:	40490fdb 	.word	0x40490fdb
 8012f10:	00000000 	.word	0x00000000
 8012f14:	3f490fdb 	.word	0x3f490fdb

08012f18 <__ieee754_powf>:
 8012f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f1c:	ee10 4a90 	vmov	r4, s1
 8012f20:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 8012f24:	ed2d 8b02 	vpush	{d8}
 8012f28:	ee10 6a10 	vmov	r6, s0
 8012f2c:	eeb0 8a40 	vmov.f32	s16, s0
 8012f30:	eef0 8a60 	vmov.f32	s17, s1
 8012f34:	d10c      	bne.n	8012f50 <__ieee754_powf+0x38>
 8012f36:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 8012f3a:	0076      	lsls	r6, r6, #1
 8012f3c:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 8012f40:	f240 8296 	bls.w	8013470 <__ieee754_powf+0x558>
 8012f44:	ee38 0a28 	vadd.f32	s0, s16, s17
 8012f48:	ecbd 8b02 	vpop	{d8}
 8012f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f50:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8012f54:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8012f58:	dcf4      	bgt.n	8012f44 <__ieee754_powf+0x2c>
 8012f5a:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8012f5e:	dd08      	ble.n	8012f72 <__ieee754_powf+0x5a>
 8012f60:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 8012f64:	d1ee      	bne.n	8012f44 <__ieee754_powf+0x2c>
 8012f66:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8012f6a:	0064      	lsls	r4, r4, #1
 8012f6c:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8012f70:	e7e6      	b.n	8012f40 <__ieee754_powf+0x28>
 8012f72:	2e00      	cmp	r6, #0
 8012f74:	da20      	bge.n	8012fb8 <__ieee754_powf+0xa0>
 8012f76:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 8012f7a:	da2d      	bge.n	8012fd8 <__ieee754_powf+0xc0>
 8012f7c:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8012f80:	f2c0 827f 	blt.w	8013482 <__ieee754_powf+0x56a>
 8012f84:	ea4f 53e8 	mov.w	r3, r8, asr #23
 8012f88:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8012f8c:	fa48 f703 	asr.w	r7, r8, r3
 8012f90:	fa07 f303 	lsl.w	r3, r7, r3
 8012f94:	4543      	cmp	r3, r8
 8012f96:	f040 8274 	bne.w	8013482 <__ieee754_powf+0x56a>
 8012f9a:	f007 0701 	and.w	r7, r7, #1
 8012f9e:	f1c7 0702 	rsb	r7, r7, #2
 8012fa2:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8012fa6:	d11f      	bne.n	8012fe8 <__ieee754_powf+0xd0>
 8012fa8:	2c00      	cmp	r4, #0
 8012faa:	f280 8267 	bge.w	801347c <__ieee754_powf+0x564>
 8012fae:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012fb2:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8012fb6:	e7c7      	b.n	8012f48 <__ieee754_powf+0x30>
 8012fb8:	2700      	movs	r7, #0
 8012fba:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8012fbe:	d1f0      	bne.n	8012fa2 <__ieee754_powf+0x8a>
 8012fc0:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8012fc4:	f000 8254 	beq.w	8013470 <__ieee754_powf+0x558>
 8012fc8:	dd08      	ble.n	8012fdc <__ieee754_powf+0xc4>
 8012fca:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 80132d4 <__ieee754_powf+0x3bc>
 8012fce:	2c00      	cmp	r4, #0
 8012fd0:	bfa8      	it	ge
 8012fd2:	eeb0 0a68 	vmovge.f32	s0, s17
 8012fd6:	e7b7      	b.n	8012f48 <__ieee754_powf+0x30>
 8012fd8:	2702      	movs	r7, #2
 8012fda:	e7ee      	b.n	8012fba <__ieee754_powf+0xa2>
 8012fdc:	2c00      	cmp	r4, #0
 8012fde:	f280 824a 	bge.w	8013476 <__ieee754_powf+0x55e>
 8012fe2:	eeb1 0a68 	vneg.f32	s0, s17
 8012fe6:	e7af      	b.n	8012f48 <__ieee754_powf+0x30>
 8012fe8:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8012fec:	d102      	bne.n	8012ff4 <__ieee754_powf+0xdc>
 8012fee:	ee28 0a08 	vmul.f32	s0, s16, s16
 8012ff2:	e7a9      	b.n	8012f48 <__ieee754_powf+0x30>
 8012ff4:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8012ff8:	eeb0 0a48 	vmov.f32	s0, s16
 8012ffc:	d107      	bne.n	801300e <__ieee754_powf+0xf6>
 8012ffe:	2e00      	cmp	r6, #0
 8013000:	db05      	blt.n	801300e <__ieee754_powf+0xf6>
 8013002:	ecbd 8b02 	vpop	{d8}
 8013006:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801300a:	f000 bb8f 	b.w	801372c <__ieee754_sqrtf>
 801300e:	f000 ffa5 	bl	8013f5c <fabsf>
 8013012:	b125      	cbz	r5, 801301e <__ieee754_powf+0x106>
 8013014:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 8013018:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 801301c:	d116      	bne.n	801304c <__ieee754_powf+0x134>
 801301e:	2c00      	cmp	r4, #0
 8013020:	bfbc      	itt	lt
 8013022:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8013026:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 801302a:	2e00      	cmp	r6, #0
 801302c:	da8c      	bge.n	8012f48 <__ieee754_powf+0x30>
 801302e:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 8013032:	ea55 0307 	orrs.w	r3, r5, r7
 8013036:	d104      	bne.n	8013042 <__ieee754_powf+0x12a>
 8013038:	ee70 7a40 	vsub.f32	s15, s0, s0
 801303c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8013040:	e782      	b.n	8012f48 <__ieee754_powf+0x30>
 8013042:	2f01      	cmp	r7, #1
 8013044:	d180      	bne.n	8012f48 <__ieee754_powf+0x30>
 8013046:	eeb1 0a40 	vneg.f32	s0, s0
 801304a:	e77d      	b.n	8012f48 <__ieee754_powf+0x30>
 801304c:	0ff0      	lsrs	r0, r6, #31
 801304e:	3801      	subs	r0, #1
 8013050:	ea57 0300 	orrs.w	r3, r7, r0
 8013054:	d104      	bne.n	8013060 <__ieee754_powf+0x148>
 8013056:	ee38 8a48 	vsub.f32	s16, s16, s16
 801305a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 801305e:	e773      	b.n	8012f48 <__ieee754_powf+0x30>
 8013060:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 8013064:	dd74      	ble.n	8013150 <__ieee754_powf+0x238>
 8013066:	4b9c      	ldr	r3, [pc, #624]	; (80132d8 <__ieee754_powf+0x3c0>)
 8013068:	429d      	cmp	r5, r3
 801306a:	dc08      	bgt.n	801307e <__ieee754_powf+0x166>
 801306c:	2c00      	cmp	r4, #0
 801306e:	da0b      	bge.n	8013088 <__ieee754_powf+0x170>
 8013070:	2000      	movs	r0, #0
 8013072:	ecbd 8b02 	vpop	{d8}
 8013076:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801307a:	f000 be95 	b.w	8013da8 <__math_oflowf>
 801307e:	4b97      	ldr	r3, [pc, #604]	; (80132dc <__ieee754_powf+0x3c4>)
 8013080:	429d      	cmp	r5, r3
 8013082:	dd08      	ble.n	8013096 <__ieee754_powf+0x17e>
 8013084:	2c00      	cmp	r4, #0
 8013086:	dcf3      	bgt.n	8013070 <__ieee754_powf+0x158>
 8013088:	2000      	movs	r0, #0
 801308a:	ecbd 8b02 	vpop	{d8}
 801308e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013092:	f000 be83 	b.w	8013d9c <__math_uflowf>
 8013096:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801309a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801309e:	eddf 6a90 	vldr	s13, [pc, #576]	; 80132e0 <__ieee754_powf+0x3c8>
 80130a2:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80130a6:	eee0 6a67 	vfms.f32	s13, s0, s15
 80130aa:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80130ae:	eee6 7ac0 	vfms.f32	s15, s13, s0
 80130b2:	ee20 7a00 	vmul.f32	s14, s0, s0
 80130b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80130ba:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 80132e4 <__ieee754_powf+0x3cc>
 80130be:	ee67 7a67 	vnmul.f32	s15, s14, s15
 80130c2:	ed9f 7a89 	vldr	s14, [pc, #548]	; 80132e8 <__ieee754_powf+0x3d0>
 80130c6:	eee0 7a07 	vfma.f32	s15, s0, s14
 80130ca:	ed9f 7a88 	vldr	s14, [pc, #544]	; 80132ec <__ieee754_powf+0x3d4>
 80130ce:	eef0 6a67 	vmov.f32	s13, s15
 80130d2:	eee0 6a07 	vfma.f32	s13, s0, s14
 80130d6:	ee16 3a90 	vmov	r3, s13
 80130da:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80130de:	f023 030f 	bic.w	r3, r3, #15
 80130e2:	ee00 3a90 	vmov	s1, r3
 80130e6:	eee0 0a47 	vfms.f32	s1, s0, s14
 80130ea:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80130ee:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 80130f2:	f024 040f 	bic.w	r4, r4, #15
 80130f6:	ee07 4a10 	vmov	s14, r4
 80130fa:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80130fe:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8013102:	ee07 3a90 	vmov	s15, r3
 8013106:	eee7 0a27 	vfma.f32	s1, s14, s15
 801310a:	3f01      	subs	r7, #1
 801310c:	ea57 0200 	orrs.w	r2, r7, r0
 8013110:	ee07 4a10 	vmov	s14, r4
 8013114:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013118:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 801311c:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8013120:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8013124:	ee17 4a10 	vmov	r4, s14
 8013128:	bf08      	it	eq
 801312a:	eeb0 8a40 	vmoveq.f32	s16, s0
 801312e:	2c00      	cmp	r4, #0
 8013130:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8013134:	f340 817e 	ble.w	8013434 <__ieee754_powf+0x51c>
 8013138:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 801313c:	f340 80f8 	ble.w	8013330 <__ieee754_powf+0x418>
 8013140:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8013144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013148:	bf4c      	ite	mi
 801314a:	2001      	movmi	r0, #1
 801314c:	2000      	movpl	r0, #0
 801314e:	e790      	b.n	8013072 <__ieee754_powf+0x15a>
 8013150:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8013154:	bf01      	itttt	eq
 8013156:	eddf 7a66 	vldreq	s15, [pc, #408]	; 80132f0 <__ieee754_powf+0x3d8>
 801315a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 801315e:	f06f 0217 	mvneq.w	r2, #23
 8013162:	ee17 5a90 	vmoveq	r5, s15
 8013166:	ea4f 53e5 	mov.w	r3, r5, asr #23
 801316a:	bf18      	it	ne
 801316c:	2200      	movne	r2, #0
 801316e:	3b7f      	subs	r3, #127	; 0x7f
 8013170:	4413      	add	r3, r2
 8013172:	4a60      	ldr	r2, [pc, #384]	; (80132f4 <__ieee754_powf+0x3dc>)
 8013174:	f3c5 0516 	ubfx	r5, r5, #0, #23
 8013178:	4295      	cmp	r5, r2
 801317a:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 801317e:	dd06      	ble.n	801318e <__ieee754_powf+0x276>
 8013180:	4a5d      	ldr	r2, [pc, #372]	; (80132f8 <__ieee754_powf+0x3e0>)
 8013182:	4295      	cmp	r5, r2
 8013184:	f340 80a4 	ble.w	80132d0 <__ieee754_powf+0x3b8>
 8013188:	3301      	adds	r3, #1
 801318a:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 801318e:	2500      	movs	r5, #0
 8013190:	4a5a      	ldr	r2, [pc, #360]	; (80132fc <__ieee754_powf+0x3e4>)
 8013192:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8013196:	ee07 1a90 	vmov	s15, r1
 801319a:	ed92 7a00 	vldr	s14, [r2]
 801319e:	4a58      	ldr	r2, [pc, #352]	; (8013300 <__ieee754_powf+0x3e8>)
 80131a0:	ee37 6a27 	vadd.f32	s12, s14, s15
 80131a4:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80131a8:	eec5 6a86 	vdiv.f32	s13, s11, s12
 80131ac:	1049      	asrs	r1, r1, #1
 80131ae:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80131b2:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80131b6:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 80131ba:	ee37 5ac7 	vsub.f32	s10, s15, s14
 80131be:	ee06 1a10 	vmov	s12, r1
 80131c2:	ee65 4a26 	vmul.f32	s9, s10, s13
 80131c6:	ee36 7a47 	vsub.f32	s14, s12, s14
 80131ca:	ee14 6a90 	vmov	r6, s9
 80131ce:	4016      	ands	r6, r2
 80131d0:	ee05 6a90 	vmov	s11, r6
 80131d4:	eea5 5ac6 	vfms.f32	s10, s11, s12
 80131d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80131dc:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8013304 <__ieee754_powf+0x3ec>
 80131e0:	eea5 5ae7 	vfms.f32	s10, s11, s15
 80131e4:	ee64 7aa4 	vmul.f32	s15, s9, s9
 80131e8:	ee25 6a26 	vmul.f32	s12, s10, s13
 80131ec:	eddf 6a46 	vldr	s13, [pc, #280]	; 8013308 <__ieee754_powf+0x3f0>
 80131f0:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80131f4:	eddf 6a45 	vldr	s13, [pc, #276]	; 801330c <__ieee754_powf+0x3f4>
 80131f8:	eee7 6a27 	vfma.f32	s13, s14, s15
 80131fc:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80132e0 <__ieee754_powf+0x3c8>
 8013200:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013204:	eddf 6a42 	vldr	s13, [pc, #264]	; 8013310 <__ieee754_powf+0x3f8>
 8013208:	eee7 6a27 	vfma.f32	s13, s14, s15
 801320c:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8013314 <__ieee754_powf+0x3fc>
 8013210:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013214:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8013218:	ee27 5aa7 	vmul.f32	s10, s15, s15
 801321c:	ee66 6a86 	vmul.f32	s13, s13, s12
 8013220:	eee5 6a07 	vfma.f32	s13, s10, s14
 8013224:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8013228:	eef0 7a45 	vmov.f32	s15, s10
 801322c:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8013230:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013234:	ee17 1a90 	vmov	r1, s15
 8013238:	4011      	ands	r1, r2
 801323a:	ee07 1a90 	vmov	s15, r1
 801323e:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8013242:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8013246:	ee36 7ac7 	vsub.f32	s14, s13, s14
 801324a:	ee27 7a24 	vmul.f32	s14, s14, s9
 801324e:	eea6 7a27 	vfma.f32	s14, s12, s15
 8013252:	eeb0 6a47 	vmov.f32	s12, s14
 8013256:	eea5 6aa7 	vfma.f32	s12, s11, s15
 801325a:	ee16 1a10 	vmov	r1, s12
 801325e:	4011      	ands	r1, r2
 8013260:	ee06 1a90 	vmov	s13, r1
 8013264:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8013268:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8013318 <__ieee754_powf+0x400>
 801326c:	eddf 5a2b 	vldr	s11, [pc, #172]	; 801331c <__ieee754_powf+0x404>
 8013270:	ee37 7a66 	vsub.f32	s14, s14, s13
 8013274:	ee06 1a10 	vmov	s12, r1
 8013278:	ee27 7a27 	vmul.f32	s14, s14, s15
 801327c:	eddf 7a28 	vldr	s15, [pc, #160]	; 8013320 <__ieee754_powf+0x408>
 8013280:	4928      	ldr	r1, [pc, #160]	; (8013324 <__ieee754_powf+0x40c>)
 8013282:	eea6 7a27 	vfma.f32	s14, s12, s15
 8013286:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 801328a:	edd1 7a00 	vldr	s15, [r1]
 801328e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8013292:	ee07 3a90 	vmov	s15, r3
 8013296:	4b24      	ldr	r3, [pc, #144]	; (8013328 <__ieee754_powf+0x410>)
 8013298:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801329c:	eef0 7a47 	vmov.f32	s15, s14
 80132a0:	eee6 7a25 	vfma.f32	s15, s12, s11
 80132a4:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 80132a8:	edd5 0a00 	vldr	s1, [r5]
 80132ac:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80132b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80132b4:	ee17 3a90 	vmov	r3, s15
 80132b8:	4013      	ands	r3, r2
 80132ba:	ee07 3a90 	vmov	s15, r3
 80132be:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80132c2:	ee76 6ae0 	vsub.f32	s13, s13, s1
 80132c6:	eee6 6a65 	vfms.f32	s13, s12, s11
 80132ca:	ee77 7a66 	vsub.f32	s15, s14, s13
 80132ce:	e70e      	b.n	80130ee <__ieee754_powf+0x1d6>
 80132d0:	2501      	movs	r5, #1
 80132d2:	e75d      	b.n	8013190 <__ieee754_powf+0x278>
 80132d4:	00000000 	.word	0x00000000
 80132d8:	3f7ffff3 	.word	0x3f7ffff3
 80132dc:	3f800007 	.word	0x3f800007
 80132e0:	3eaaaaab 	.word	0x3eaaaaab
 80132e4:	3fb8aa3b 	.word	0x3fb8aa3b
 80132e8:	36eca570 	.word	0x36eca570
 80132ec:	3fb8aa00 	.word	0x3fb8aa00
 80132f0:	4b800000 	.word	0x4b800000
 80132f4:	001cc471 	.word	0x001cc471
 80132f8:	005db3d6 	.word	0x005db3d6
 80132fc:	08014964 	.word	0x08014964
 8013300:	fffff000 	.word	0xfffff000
 8013304:	3e6c3255 	.word	0x3e6c3255
 8013308:	3e53f142 	.word	0x3e53f142
 801330c:	3e8ba305 	.word	0x3e8ba305
 8013310:	3edb6db7 	.word	0x3edb6db7
 8013314:	3f19999a 	.word	0x3f19999a
 8013318:	3f76384f 	.word	0x3f76384f
 801331c:	3f763800 	.word	0x3f763800
 8013320:	369dc3a0 	.word	0x369dc3a0
 8013324:	08014974 	.word	0x08014974
 8013328:	0801496c 	.word	0x0801496c
 801332c:	3338aa3c 	.word	0x3338aa3c
 8013330:	f040 8095 	bne.w	801345e <__ieee754_powf+0x546>
 8013334:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 801332c <__ieee754_powf+0x414>
 8013338:	ee37 7a67 	vsub.f32	s14, s14, s15
 801333c:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8013340:	eef4 6ac7 	vcmpe.f32	s13, s14
 8013344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013348:	f73f aefa 	bgt.w	8013140 <__ieee754_powf+0x228>
 801334c:	15db      	asrs	r3, r3, #23
 801334e:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8013352:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8013356:	4103      	asrs	r3, r0
 8013358:	4423      	add	r3, r4
 801335a:	494b      	ldr	r1, [pc, #300]	; (8013488 <__ieee754_powf+0x570>)
 801335c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013360:	3a7f      	subs	r2, #127	; 0x7f
 8013362:	4111      	asrs	r1, r2
 8013364:	ea23 0101 	bic.w	r1, r3, r1
 8013368:	ee07 1a10 	vmov	s14, r1
 801336c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8013370:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8013374:	f1c2 0217 	rsb	r2, r2, #23
 8013378:	4110      	asrs	r0, r2
 801337a:	2c00      	cmp	r4, #0
 801337c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013380:	bfb8      	it	lt
 8013382:	4240      	neglt	r0, r0
 8013384:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8013388:	ed9f 0a40 	vldr	s0, [pc, #256]	; 801348c <__ieee754_powf+0x574>
 801338c:	eddf 6a40 	vldr	s13, [pc, #256]	; 8013490 <__ieee754_powf+0x578>
 8013390:	ee17 3a10 	vmov	r3, s14
 8013394:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8013398:	f023 030f 	bic.w	r3, r3, #15
 801339c:	ee07 3a10 	vmov	s14, r3
 80133a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80133a4:	ee27 0a00 	vmul.f32	s0, s14, s0
 80133a8:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80133ac:	eddf 7a39 	vldr	s15, [pc, #228]	; 8013494 <__ieee754_powf+0x57c>
 80133b0:	eea0 0aa7 	vfma.f32	s0, s1, s15
 80133b4:	eef0 7a40 	vmov.f32	s15, s0
 80133b8:	eee7 7a26 	vfma.f32	s15, s14, s13
 80133bc:	eeb0 6a67 	vmov.f32	s12, s15
 80133c0:	eea7 6a66 	vfms.f32	s12, s14, s13
 80133c4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80133c8:	ee30 0a46 	vsub.f32	s0, s0, s12
 80133cc:	eddf 6a32 	vldr	s13, [pc, #200]	; 8013498 <__ieee754_powf+0x580>
 80133d0:	ed9f 6a32 	vldr	s12, [pc, #200]	; 801349c <__ieee754_powf+0x584>
 80133d4:	eee7 6a06 	vfma.f32	s13, s14, s12
 80133d8:	ed9f 6a31 	vldr	s12, [pc, #196]	; 80134a0 <__ieee754_powf+0x588>
 80133dc:	eea6 6a87 	vfma.f32	s12, s13, s14
 80133e0:	eddf 6a30 	vldr	s13, [pc, #192]	; 80134a4 <__ieee754_powf+0x58c>
 80133e4:	eee6 6a07 	vfma.f32	s13, s12, s14
 80133e8:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 80134a8 <__ieee754_powf+0x590>
 80133ec:	eea6 6a87 	vfma.f32	s12, s13, s14
 80133f0:	eef0 6a67 	vmov.f32	s13, s15
 80133f4:	eee6 6a47 	vfms.f32	s13, s12, s14
 80133f8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80133fc:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8013400:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8013404:	eea7 0a80 	vfma.f32	s0, s15, s0
 8013408:	ee86 7a26 	vdiv.f32	s14, s12, s13
 801340c:	ee37 0a40 	vsub.f32	s0, s14, s0
 8013410:	ee70 7a67 	vsub.f32	s15, s0, s15
 8013414:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8013418:	ee30 0a67 	vsub.f32	s0, s0, s15
 801341c:	ee10 3a10 	vmov	r3, s0
 8013420:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8013424:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8013428:	da1f      	bge.n	801346a <__ieee754_powf+0x552>
 801342a:	f000 fdf3 	bl	8014014 <scalbnf>
 801342e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8013432:	e589      	b.n	8012f48 <__ieee754_powf+0x30>
 8013434:	4a1d      	ldr	r2, [pc, #116]	; (80134ac <__ieee754_powf+0x594>)
 8013436:	4293      	cmp	r3, r2
 8013438:	dd07      	ble.n	801344a <__ieee754_powf+0x532>
 801343a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801343e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013442:	bf4c      	ite	mi
 8013444:	2001      	movmi	r0, #1
 8013446:	2000      	movpl	r0, #0
 8013448:	e61f      	b.n	801308a <__ieee754_powf+0x172>
 801344a:	d108      	bne.n	801345e <__ieee754_powf+0x546>
 801344c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013450:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8013454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013458:	f6ff af78 	blt.w	801334c <__ieee754_powf+0x434>
 801345c:	e7ed      	b.n	801343a <__ieee754_powf+0x522>
 801345e:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8013462:	f73f af73 	bgt.w	801334c <__ieee754_powf+0x434>
 8013466:	2000      	movs	r0, #0
 8013468:	e78c      	b.n	8013384 <__ieee754_powf+0x46c>
 801346a:	ee00 3a10 	vmov	s0, r3
 801346e:	e7de      	b.n	801342e <__ieee754_powf+0x516>
 8013470:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8013474:	e568      	b.n	8012f48 <__ieee754_powf+0x30>
 8013476:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80134b0 <__ieee754_powf+0x598>
 801347a:	e565      	b.n	8012f48 <__ieee754_powf+0x30>
 801347c:	eeb0 0a48 	vmov.f32	s0, s16
 8013480:	e562      	b.n	8012f48 <__ieee754_powf+0x30>
 8013482:	2700      	movs	r7, #0
 8013484:	e58d      	b.n	8012fa2 <__ieee754_powf+0x8a>
 8013486:	bf00      	nop
 8013488:	007fffff 	.word	0x007fffff
 801348c:	35bfbe8c 	.word	0x35bfbe8c
 8013490:	3f317200 	.word	0x3f317200
 8013494:	3f317218 	.word	0x3f317218
 8013498:	b5ddea0e 	.word	0xb5ddea0e
 801349c:	3331bb4c 	.word	0x3331bb4c
 80134a0:	388ab355 	.word	0x388ab355
 80134a4:	bb360b61 	.word	0xbb360b61
 80134a8:	3e2aaaab 	.word	0x3e2aaaab
 80134ac:	43160000 	.word	0x43160000
 80134b0:	00000000 	.word	0x00000000

080134b4 <__ieee754_rem_pio2f>:
 80134b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80134b6:	ee10 6a10 	vmov	r6, s0
 80134ba:	4b8e      	ldr	r3, [pc, #568]	; (80136f4 <__ieee754_rem_pio2f+0x240>)
 80134bc:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80134c0:	429d      	cmp	r5, r3
 80134c2:	b087      	sub	sp, #28
 80134c4:	eef0 7a40 	vmov.f32	s15, s0
 80134c8:	4604      	mov	r4, r0
 80134ca:	dc05      	bgt.n	80134d8 <__ieee754_rem_pio2f+0x24>
 80134cc:	2300      	movs	r3, #0
 80134ce:	ed80 0a00 	vstr	s0, [r0]
 80134d2:	6043      	str	r3, [r0, #4]
 80134d4:	2000      	movs	r0, #0
 80134d6:	e01a      	b.n	801350e <__ieee754_rem_pio2f+0x5a>
 80134d8:	4b87      	ldr	r3, [pc, #540]	; (80136f8 <__ieee754_rem_pio2f+0x244>)
 80134da:	429d      	cmp	r5, r3
 80134dc:	dc46      	bgt.n	801356c <__ieee754_rem_pio2f+0xb8>
 80134de:	2e00      	cmp	r6, #0
 80134e0:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80136fc <__ieee754_rem_pio2f+0x248>
 80134e4:	4b86      	ldr	r3, [pc, #536]	; (8013700 <__ieee754_rem_pio2f+0x24c>)
 80134e6:	f025 050f 	bic.w	r5, r5, #15
 80134ea:	dd1f      	ble.n	801352c <__ieee754_rem_pio2f+0x78>
 80134ec:	429d      	cmp	r5, r3
 80134ee:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80134f2:	d00e      	beq.n	8013512 <__ieee754_rem_pio2f+0x5e>
 80134f4:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8013704 <__ieee754_rem_pio2f+0x250>
 80134f8:	ee37 0ac7 	vsub.f32	s0, s15, s14
 80134fc:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013500:	ed80 0a00 	vstr	s0, [r0]
 8013504:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013508:	2001      	movs	r0, #1
 801350a:	edc4 7a01 	vstr	s15, [r4, #4]
 801350e:	b007      	add	sp, #28
 8013510:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013512:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8013708 <__ieee754_rem_pio2f+0x254>
 8013516:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 801370c <__ieee754_rem_pio2f+0x258>
 801351a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801351e:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8013522:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013526:	edc0 6a00 	vstr	s13, [r0]
 801352a:	e7eb      	b.n	8013504 <__ieee754_rem_pio2f+0x50>
 801352c:	429d      	cmp	r5, r3
 801352e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013532:	d00e      	beq.n	8013552 <__ieee754_rem_pio2f+0x9e>
 8013534:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8013704 <__ieee754_rem_pio2f+0x250>
 8013538:	ee37 0a87 	vadd.f32	s0, s15, s14
 801353c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013540:	ed80 0a00 	vstr	s0, [r0]
 8013544:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013548:	f04f 30ff 	mov.w	r0, #4294967295
 801354c:	edc4 7a01 	vstr	s15, [r4, #4]
 8013550:	e7dd      	b.n	801350e <__ieee754_rem_pio2f+0x5a>
 8013552:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8013708 <__ieee754_rem_pio2f+0x254>
 8013556:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 801370c <__ieee754_rem_pio2f+0x258>
 801355a:	ee77 7a80 	vadd.f32	s15, s15, s0
 801355e:	ee77 6a87 	vadd.f32	s13, s15, s14
 8013562:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013566:	edc0 6a00 	vstr	s13, [r0]
 801356a:	e7eb      	b.n	8013544 <__ieee754_rem_pio2f+0x90>
 801356c:	4b68      	ldr	r3, [pc, #416]	; (8013710 <__ieee754_rem_pio2f+0x25c>)
 801356e:	429d      	cmp	r5, r3
 8013570:	dc72      	bgt.n	8013658 <__ieee754_rem_pio2f+0x1a4>
 8013572:	f000 fcf3 	bl	8013f5c <fabsf>
 8013576:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8013714 <__ieee754_rem_pio2f+0x260>
 801357a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801357e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013582:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013586:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801358a:	ee17 0a90 	vmov	r0, s15
 801358e:	eddf 7a5b 	vldr	s15, [pc, #364]	; 80136fc <__ieee754_rem_pio2f+0x248>
 8013592:	eea7 0a67 	vfms.f32	s0, s14, s15
 8013596:	281f      	cmp	r0, #31
 8013598:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8013704 <__ieee754_rem_pio2f+0x250>
 801359c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80135a0:	eeb1 6a47 	vneg.f32	s12, s14
 80135a4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80135a8:	ee16 2a90 	vmov	r2, s13
 80135ac:	dc1c      	bgt.n	80135e8 <__ieee754_rem_pio2f+0x134>
 80135ae:	495a      	ldr	r1, [pc, #360]	; (8013718 <__ieee754_rem_pio2f+0x264>)
 80135b0:	1e47      	subs	r7, r0, #1
 80135b2:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80135b6:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80135ba:	428b      	cmp	r3, r1
 80135bc:	d014      	beq.n	80135e8 <__ieee754_rem_pio2f+0x134>
 80135be:	6022      	str	r2, [r4, #0]
 80135c0:	ed94 7a00 	vldr	s14, [r4]
 80135c4:	ee30 0a47 	vsub.f32	s0, s0, s14
 80135c8:	2e00      	cmp	r6, #0
 80135ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 80135ce:	ed84 0a01 	vstr	s0, [r4, #4]
 80135d2:	da9c      	bge.n	801350e <__ieee754_rem_pio2f+0x5a>
 80135d4:	eeb1 7a47 	vneg.f32	s14, s14
 80135d8:	eeb1 0a40 	vneg.f32	s0, s0
 80135dc:	ed84 7a00 	vstr	s14, [r4]
 80135e0:	ed84 0a01 	vstr	s0, [r4, #4]
 80135e4:	4240      	negs	r0, r0
 80135e6:	e792      	b.n	801350e <__ieee754_rem_pio2f+0x5a>
 80135e8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80135ec:	15eb      	asrs	r3, r5, #23
 80135ee:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 80135f2:	2d08      	cmp	r5, #8
 80135f4:	dde3      	ble.n	80135be <__ieee754_rem_pio2f+0x10a>
 80135f6:	eddf 7a44 	vldr	s15, [pc, #272]	; 8013708 <__ieee754_rem_pio2f+0x254>
 80135fa:	eddf 5a44 	vldr	s11, [pc, #272]	; 801370c <__ieee754_rem_pio2f+0x258>
 80135fe:	eef0 6a40 	vmov.f32	s13, s0
 8013602:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013606:	ee30 0a66 	vsub.f32	s0, s0, s13
 801360a:	eea6 0a27 	vfma.f32	s0, s12, s15
 801360e:	eef0 7a40 	vmov.f32	s15, s0
 8013612:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8013616:	ee76 5ae7 	vsub.f32	s11, s13, s15
 801361a:	ee15 2a90 	vmov	r2, s11
 801361e:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8013622:	1a5b      	subs	r3, r3, r1
 8013624:	2b19      	cmp	r3, #25
 8013626:	dc04      	bgt.n	8013632 <__ieee754_rem_pio2f+0x17e>
 8013628:	edc4 5a00 	vstr	s11, [r4]
 801362c:	eeb0 0a66 	vmov.f32	s0, s13
 8013630:	e7c6      	b.n	80135c0 <__ieee754_rem_pio2f+0x10c>
 8013632:	eddf 5a3a 	vldr	s11, [pc, #232]	; 801371c <__ieee754_rem_pio2f+0x268>
 8013636:	eeb0 0a66 	vmov.f32	s0, s13
 801363a:	eea6 0a25 	vfma.f32	s0, s12, s11
 801363e:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8013642:	eddf 6a37 	vldr	s13, [pc, #220]	; 8013720 <__ieee754_rem_pio2f+0x26c>
 8013646:	eee6 7a25 	vfma.f32	s15, s12, s11
 801364a:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801364e:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013652:	ed84 7a00 	vstr	s14, [r4]
 8013656:	e7b3      	b.n	80135c0 <__ieee754_rem_pio2f+0x10c>
 8013658:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 801365c:	db06      	blt.n	801366c <__ieee754_rem_pio2f+0x1b8>
 801365e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013662:	edc0 7a01 	vstr	s15, [r0, #4]
 8013666:	edc0 7a00 	vstr	s15, [r0]
 801366a:	e733      	b.n	80134d4 <__ieee754_rem_pio2f+0x20>
 801366c:	15ea      	asrs	r2, r5, #23
 801366e:	3a86      	subs	r2, #134	; 0x86
 8013670:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8013674:	ee07 3a90 	vmov	s15, r3
 8013678:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801367c:	eddf 6a29 	vldr	s13, [pc, #164]	; 8013724 <__ieee754_rem_pio2f+0x270>
 8013680:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013684:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013688:	ed8d 7a03 	vstr	s14, [sp, #12]
 801368c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8013690:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8013694:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013698:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801369c:	ed8d 7a04 	vstr	s14, [sp, #16]
 80136a0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80136a4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80136a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136ac:	edcd 7a05 	vstr	s15, [sp, #20]
 80136b0:	d11e      	bne.n	80136f0 <__ieee754_rem_pio2f+0x23c>
 80136b2:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80136b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136ba:	bf14      	ite	ne
 80136bc:	2302      	movne	r3, #2
 80136be:	2301      	moveq	r3, #1
 80136c0:	4919      	ldr	r1, [pc, #100]	; (8013728 <__ieee754_rem_pio2f+0x274>)
 80136c2:	9101      	str	r1, [sp, #4]
 80136c4:	2102      	movs	r1, #2
 80136c6:	9100      	str	r1, [sp, #0]
 80136c8:	a803      	add	r0, sp, #12
 80136ca:	4621      	mov	r1, r4
 80136cc:	f000 f892 	bl	80137f4 <__kernel_rem_pio2f>
 80136d0:	2e00      	cmp	r6, #0
 80136d2:	f6bf af1c 	bge.w	801350e <__ieee754_rem_pio2f+0x5a>
 80136d6:	edd4 7a00 	vldr	s15, [r4]
 80136da:	eef1 7a67 	vneg.f32	s15, s15
 80136de:	edc4 7a00 	vstr	s15, [r4]
 80136e2:	edd4 7a01 	vldr	s15, [r4, #4]
 80136e6:	eef1 7a67 	vneg.f32	s15, s15
 80136ea:	edc4 7a01 	vstr	s15, [r4, #4]
 80136ee:	e779      	b.n	80135e4 <__ieee754_rem_pio2f+0x130>
 80136f0:	2303      	movs	r3, #3
 80136f2:	e7e5      	b.n	80136c0 <__ieee754_rem_pio2f+0x20c>
 80136f4:	3f490fd8 	.word	0x3f490fd8
 80136f8:	4016cbe3 	.word	0x4016cbe3
 80136fc:	3fc90f80 	.word	0x3fc90f80
 8013700:	3fc90fd0 	.word	0x3fc90fd0
 8013704:	37354443 	.word	0x37354443
 8013708:	37354400 	.word	0x37354400
 801370c:	2e85a308 	.word	0x2e85a308
 8013710:	43490f80 	.word	0x43490f80
 8013714:	3f22f984 	.word	0x3f22f984
 8013718:	0801497c 	.word	0x0801497c
 801371c:	2e85a300 	.word	0x2e85a300
 8013720:	248d3132 	.word	0x248d3132
 8013724:	43800000 	.word	0x43800000
 8013728:	080149fc 	.word	0x080149fc

0801372c <__ieee754_sqrtf>:
 801372c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8013730:	4770      	bx	lr
	...

08013734 <__kernel_cosf>:
 8013734:	ee10 3a10 	vmov	r3, s0
 8013738:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801373c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8013740:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8013744:	da05      	bge.n	8013752 <__kernel_cosf+0x1e>
 8013746:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801374a:	ee17 2a90 	vmov	r2, s15
 801374e:	2a00      	cmp	r2, #0
 8013750:	d03d      	beq.n	80137ce <__kernel_cosf+0x9a>
 8013752:	ee60 5a00 	vmul.f32	s11, s0, s0
 8013756:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80137d4 <__kernel_cosf+0xa0>
 801375a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80137d8 <__kernel_cosf+0xa4>
 801375e:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80137dc <__kernel_cosf+0xa8>
 8013762:	4a1f      	ldr	r2, [pc, #124]	; (80137e0 <__kernel_cosf+0xac>)
 8013764:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8013768:	4293      	cmp	r3, r2
 801376a:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80137e4 <__kernel_cosf+0xb0>
 801376e:	eee7 7a25 	vfma.f32	s15, s14, s11
 8013772:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80137e8 <__kernel_cosf+0xb4>
 8013776:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801377a:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80137ec <__kernel_cosf+0xb8>
 801377e:	eee7 7a25 	vfma.f32	s15, s14, s11
 8013782:	eeb0 7a66 	vmov.f32	s14, s13
 8013786:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801378a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 801378e:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8013792:	ee67 6a25 	vmul.f32	s13, s14, s11
 8013796:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 801379a:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801379e:	dc04      	bgt.n	80137aa <__kernel_cosf+0x76>
 80137a0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80137a4:	ee36 0a47 	vsub.f32	s0, s12, s14
 80137a8:	4770      	bx	lr
 80137aa:	4a11      	ldr	r2, [pc, #68]	; (80137f0 <__kernel_cosf+0xbc>)
 80137ac:	4293      	cmp	r3, r2
 80137ae:	bfda      	itte	le
 80137b0:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 80137b4:	ee06 3a90 	vmovle	s13, r3
 80137b8:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 80137bc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80137c0:	ee36 0a66 	vsub.f32	s0, s12, s13
 80137c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80137c8:	ee30 0a67 	vsub.f32	s0, s0, s15
 80137cc:	4770      	bx	lr
 80137ce:	eeb0 0a46 	vmov.f32	s0, s12
 80137d2:	4770      	bx	lr
 80137d4:	ad47d74e 	.word	0xad47d74e
 80137d8:	310f74f6 	.word	0x310f74f6
 80137dc:	3d2aaaab 	.word	0x3d2aaaab
 80137e0:	3e999999 	.word	0x3e999999
 80137e4:	b493f27c 	.word	0xb493f27c
 80137e8:	37d00d01 	.word	0x37d00d01
 80137ec:	bab60b61 	.word	0xbab60b61
 80137f0:	3f480000 	.word	0x3f480000

080137f4 <__kernel_rem_pio2f>:
 80137f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137f8:	ed2d 8b04 	vpush	{d8-d9}
 80137fc:	b0d9      	sub	sp, #356	; 0x164
 80137fe:	4688      	mov	r8, r1
 8013800:	9002      	str	r0, [sp, #8]
 8013802:	49bb      	ldr	r1, [pc, #748]	; (8013af0 <__kernel_rem_pio2f+0x2fc>)
 8013804:	9866      	ldr	r0, [sp, #408]	; 0x198
 8013806:	9301      	str	r3, [sp, #4]
 8013808:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 801380c:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8013810:	1e59      	subs	r1, r3, #1
 8013812:	1d13      	adds	r3, r2, #4
 8013814:	db27      	blt.n	8013866 <__kernel_rem_pio2f+0x72>
 8013816:	f1b2 0b03 	subs.w	fp, r2, #3
 801381a:	bf48      	it	mi
 801381c:	f102 0b04 	addmi.w	fp, r2, #4
 8013820:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8013824:	1c45      	adds	r5, r0, #1
 8013826:	00ec      	lsls	r4, r5, #3
 8013828:	1a47      	subs	r7, r0, r1
 801382a:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8013b00 <__kernel_rem_pio2f+0x30c>
 801382e:	9403      	str	r4, [sp, #12]
 8013830:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8013834:	eb0a 0c01 	add.w	ip, sl, r1
 8013838:	ae1c      	add	r6, sp, #112	; 0x70
 801383a:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 801383e:	2400      	movs	r4, #0
 8013840:	4564      	cmp	r4, ip
 8013842:	dd12      	ble.n	801386a <__kernel_rem_pio2f+0x76>
 8013844:	9b01      	ldr	r3, [sp, #4]
 8013846:	ac1c      	add	r4, sp, #112	; 0x70
 8013848:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 801384c:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8013850:	f04f 0c00 	mov.w	ip, #0
 8013854:	45d4      	cmp	ip, sl
 8013856:	dc27      	bgt.n	80138a8 <__kernel_rem_pio2f+0xb4>
 8013858:	f8dd 9008 	ldr.w	r9, [sp, #8]
 801385c:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8013b00 <__kernel_rem_pio2f+0x30c>
 8013860:	4627      	mov	r7, r4
 8013862:	2600      	movs	r6, #0
 8013864:	e016      	b.n	8013894 <__kernel_rem_pio2f+0xa0>
 8013866:	2000      	movs	r0, #0
 8013868:	e7dc      	b.n	8013824 <__kernel_rem_pio2f+0x30>
 801386a:	42e7      	cmn	r7, r4
 801386c:	bf5d      	ittte	pl
 801386e:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 8013872:	ee07 3a90 	vmovpl	s15, r3
 8013876:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801387a:	eef0 7a47 	vmovmi.f32	s15, s14
 801387e:	ece6 7a01 	vstmia	r6!, {s15}
 8013882:	3401      	adds	r4, #1
 8013884:	e7dc      	b.n	8013840 <__kernel_rem_pio2f+0x4c>
 8013886:	ecf9 6a01 	vldmia	r9!, {s13}
 801388a:	ed97 7a00 	vldr	s14, [r7]
 801388e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013892:	3601      	adds	r6, #1
 8013894:	428e      	cmp	r6, r1
 8013896:	f1a7 0704 	sub.w	r7, r7, #4
 801389a:	ddf4      	ble.n	8013886 <__kernel_rem_pio2f+0x92>
 801389c:	eceb 7a01 	vstmia	fp!, {s15}
 80138a0:	f10c 0c01 	add.w	ip, ip, #1
 80138a4:	3404      	adds	r4, #4
 80138a6:	e7d5      	b.n	8013854 <__kernel_rem_pio2f+0x60>
 80138a8:	ab08      	add	r3, sp, #32
 80138aa:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80138ae:	eddf 8a93 	vldr	s17, [pc, #588]	; 8013afc <__kernel_rem_pio2f+0x308>
 80138b2:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8013af8 <__kernel_rem_pio2f+0x304>
 80138b6:	9304      	str	r3, [sp, #16]
 80138b8:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 80138bc:	4656      	mov	r6, sl
 80138be:	00b3      	lsls	r3, r6, #2
 80138c0:	9305      	str	r3, [sp, #20]
 80138c2:	ab58      	add	r3, sp, #352	; 0x160
 80138c4:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80138c8:	ac08      	add	r4, sp, #32
 80138ca:	ab44      	add	r3, sp, #272	; 0x110
 80138cc:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 80138d0:	46a4      	mov	ip, r4
 80138d2:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80138d6:	4637      	mov	r7, r6
 80138d8:	2f00      	cmp	r7, #0
 80138da:	f1a0 0004 	sub.w	r0, r0, #4
 80138de:	dc4f      	bgt.n	8013980 <__kernel_rem_pio2f+0x18c>
 80138e0:	4628      	mov	r0, r5
 80138e2:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80138e6:	f000 fb95 	bl	8014014 <scalbnf>
 80138ea:	eeb0 8a40 	vmov.f32	s16, s0
 80138ee:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 80138f2:	ee28 0a00 	vmul.f32	s0, s16, s0
 80138f6:	f000 fb45 	bl	8013f84 <floorf>
 80138fa:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 80138fe:	eea0 8a67 	vfms.f32	s16, s0, s15
 8013902:	2d00      	cmp	r5, #0
 8013904:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8013908:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 801390c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8013910:	ee17 9a90 	vmov	r9, s15
 8013914:	ee38 8a40 	vsub.f32	s16, s16, s0
 8013918:	dd44      	ble.n	80139a4 <__kernel_rem_pio2f+0x1b0>
 801391a:	f106 3cff 	add.w	ip, r6, #4294967295
 801391e:	ab08      	add	r3, sp, #32
 8013920:	f1c5 0e08 	rsb	lr, r5, #8
 8013924:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8013928:	fa47 f00e 	asr.w	r0, r7, lr
 801392c:	4481      	add	r9, r0
 801392e:	fa00 f00e 	lsl.w	r0, r0, lr
 8013932:	1a3f      	subs	r7, r7, r0
 8013934:	f1c5 0007 	rsb	r0, r5, #7
 8013938:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 801393c:	4107      	asrs	r7, r0
 801393e:	2f00      	cmp	r7, #0
 8013940:	dd3f      	ble.n	80139c2 <__kernel_rem_pio2f+0x1ce>
 8013942:	f04f 0e00 	mov.w	lr, #0
 8013946:	f109 0901 	add.w	r9, r9, #1
 801394a:	4673      	mov	r3, lr
 801394c:	4576      	cmp	r6, lr
 801394e:	dc6b      	bgt.n	8013a28 <__kernel_rem_pio2f+0x234>
 8013950:	2d00      	cmp	r5, #0
 8013952:	dd04      	ble.n	801395e <__kernel_rem_pio2f+0x16a>
 8013954:	2d01      	cmp	r5, #1
 8013956:	d078      	beq.n	8013a4a <__kernel_rem_pio2f+0x256>
 8013958:	2d02      	cmp	r5, #2
 801395a:	f000 8081 	beq.w	8013a60 <__kernel_rem_pio2f+0x26c>
 801395e:	2f02      	cmp	r7, #2
 8013960:	d12f      	bne.n	80139c2 <__kernel_rem_pio2f+0x1ce>
 8013962:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8013966:	ee30 8a48 	vsub.f32	s16, s0, s16
 801396a:	b353      	cbz	r3, 80139c2 <__kernel_rem_pio2f+0x1ce>
 801396c:	4628      	mov	r0, r5
 801396e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8013972:	f000 fb4f 	bl	8014014 <scalbnf>
 8013976:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 801397a:	ee38 8a40 	vsub.f32	s16, s16, s0
 801397e:	e020      	b.n	80139c2 <__kernel_rem_pio2f+0x1ce>
 8013980:	ee60 7a28 	vmul.f32	s15, s0, s17
 8013984:	3f01      	subs	r7, #1
 8013986:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801398a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801398e:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8013992:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8013996:	ecac 0a01 	vstmia	ip!, {s0}
 801399a:	ed90 0a00 	vldr	s0, [r0]
 801399e:	ee37 0a80 	vadd.f32	s0, s15, s0
 80139a2:	e799      	b.n	80138d8 <__kernel_rem_pio2f+0xe4>
 80139a4:	d105      	bne.n	80139b2 <__kernel_rem_pio2f+0x1be>
 80139a6:	1e70      	subs	r0, r6, #1
 80139a8:	ab08      	add	r3, sp, #32
 80139aa:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 80139ae:	11ff      	asrs	r7, r7, #7
 80139b0:	e7c5      	b.n	801393e <__kernel_rem_pio2f+0x14a>
 80139b2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80139b6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80139ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80139be:	da31      	bge.n	8013a24 <__kernel_rem_pio2f+0x230>
 80139c0:	2700      	movs	r7, #0
 80139c2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80139c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80139ca:	f040 809b 	bne.w	8013b04 <__kernel_rem_pio2f+0x310>
 80139ce:	1e74      	subs	r4, r6, #1
 80139d0:	46a4      	mov	ip, r4
 80139d2:	2000      	movs	r0, #0
 80139d4:	45d4      	cmp	ip, sl
 80139d6:	da4a      	bge.n	8013a6e <__kernel_rem_pio2f+0x27a>
 80139d8:	2800      	cmp	r0, #0
 80139da:	d07a      	beq.n	8013ad2 <__kernel_rem_pio2f+0x2de>
 80139dc:	ab08      	add	r3, sp, #32
 80139de:	3d08      	subs	r5, #8
 80139e0:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	f000 8081 	beq.w	8013aec <__kernel_rem_pio2f+0x2f8>
 80139ea:	4628      	mov	r0, r5
 80139ec:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80139f0:	00a5      	lsls	r5, r4, #2
 80139f2:	f000 fb0f 	bl	8014014 <scalbnf>
 80139f6:	aa44      	add	r2, sp, #272	; 0x110
 80139f8:	1d2b      	adds	r3, r5, #4
 80139fa:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8013afc <__kernel_rem_pio2f+0x308>
 80139fe:	18d1      	adds	r1, r2, r3
 8013a00:	4622      	mov	r2, r4
 8013a02:	2a00      	cmp	r2, #0
 8013a04:	f280 80ae 	bge.w	8013b64 <__kernel_rem_pio2f+0x370>
 8013a08:	4622      	mov	r2, r4
 8013a0a:	2a00      	cmp	r2, #0
 8013a0c:	f2c0 80cc 	blt.w	8013ba8 <__kernel_rem_pio2f+0x3b4>
 8013a10:	a944      	add	r1, sp, #272	; 0x110
 8013a12:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8013a16:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8013af4 <__kernel_rem_pio2f+0x300>
 8013a1a:	eddf 7a39 	vldr	s15, [pc, #228]	; 8013b00 <__kernel_rem_pio2f+0x30c>
 8013a1e:	2000      	movs	r0, #0
 8013a20:	1aa1      	subs	r1, r4, r2
 8013a22:	e0b6      	b.n	8013b92 <__kernel_rem_pio2f+0x39e>
 8013a24:	2702      	movs	r7, #2
 8013a26:	e78c      	b.n	8013942 <__kernel_rem_pio2f+0x14e>
 8013a28:	6820      	ldr	r0, [r4, #0]
 8013a2a:	b94b      	cbnz	r3, 8013a40 <__kernel_rem_pio2f+0x24c>
 8013a2c:	b118      	cbz	r0, 8013a36 <__kernel_rem_pio2f+0x242>
 8013a2e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8013a32:	6020      	str	r0, [r4, #0]
 8013a34:	2001      	movs	r0, #1
 8013a36:	f10e 0e01 	add.w	lr, lr, #1
 8013a3a:	3404      	adds	r4, #4
 8013a3c:	4603      	mov	r3, r0
 8013a3e:	e785      	b.n	801394c <__kernel_rem_pio2f+0x158>
 8013a40:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8013a44:	6020      	str	r0, [r4, #0]
 8013a46:	4618      	mov	r0, r3
 8013a48:	e7f5      	b.n	8013a36 <__kernel_rem_pio2f+0x242>
 8013a4a:	1e74      	subs	r4, r6, #1
 8013a4c:	a808      	add	r0, sp, #32
 8013a4e:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8013a52:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8013a56:	f10d 0c20 	add.w	ip, sp, #32
 8013a5a:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8013a5e:	e77e      	b.n	801395e <__kernel_rem_pio2f+0x16a>
 8013a60:	1e74      	subs	r4, r6, #1
 8013a62:	a808      	add	r0, sp, #32
 8013a64:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8013a68:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8013a6c:	e7f3      	b.n	8013a56 <__kernel_rem_pio2f+0x262>
 8013a6e:	ab08      	add	r3, sp, #32
 8013a70:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8013a74:	f10c 3cff 	add.w	ip, ip, #4294967295
 8013a78:	4318      	orrs	r0, r3
 8013a7a:	e7ab      	b.n	80139d4 <__kernel_rem_pio2f+0x1e0>
 8013a7c:	f10c 0c01 	add.w	ip, ip, #1
 8013a80:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8013a84:	2c00      	cmp	r4, #0
 8013a86:	d0f9      	beq.n	8013a7c <__kernel_rem_pio2f+0x288>
 8013a88:	9b05      	ldr	r3, [sp, #20]
 8013a8a:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8013a8e:	eb0d 0003 	add.w	r0, sp, r3
 8013a92:	9b01      	ldr	r3, [sp, #4]
 8013a94:	18f4      	adds	r4, r6, r3
 8013a96:	ab1c      	add	r3, sp, #112	; 0x70
 8013a98:	1c77      	adds	r7, r6, #1
 8013a9a:	384c      	subs	r0, #76	; 0x4c
 8013a9c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013aa0:	4466      	add	r6, ip
 8013aa2:	42be      	cmp	r6, r7
 8013aa4:	f6ff af0b 	blt.w	80138be <__kernel_rem_pio2f+0xca>
 8013aa8:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8013aac:	f8dd e008 	ldr.w	lr, [sp, #8]
 8013ab0:	ee07 3a90 	vmov	s15, r3
 8013ab4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013ab8:	f04f 0c00 	mov.w	ip, #0
 8013abc:	ece4 7a01 	vstmia	r4!, {s15}
 8013ac0:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8013b00 <__kernel_rem_pio2f+0x30c>
 8013ac4:	46a1      	mov	r9, r4
 8013ac6:	458c      	cmp	ip, r1
 8013ac8:	dd07      	ble.n	8013ada <__kernel_rem_pio2f+0x2e6>
 8013aca:	ece0 7a01 	vstmia	r0!, {s15}
 8013ace:	3701      	adds	r7, #1
 8013ad0:	e7e7      	b.n	8013aa2 <__kernel_rem_pio2f+0x2ae>
 8013ad2:	9804      	ldr	r0, [sp, #16]
 8013ad4:	f04f 0c01 	mov.w	ip, #1
 8013ad8:	e7d2      	b.n	8013a80 <__kernel_rem_pio2f+0x28c>
 8013ada:	ecfe 6a01 	vldmia	lr!, {s13}
 8013ade:	ed39 7a01 	vldmdb	r9!, {s14}
 8013ae2:	f10c 0c01 	add.w	ip, ip, #1
 8013ae6:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013aea:	e7ec      	b.n	8013ac6 <__kernel_rem_pio2f+0x2d2>
 8013aec:	3c01      	subs	r4, #1
 8013aee:	e775      	b.n	80139dc <__kernel_rem_pio2f+0x1e8>
 8013af0:	08014d40 	.word	0x08014d40
 8013af4:	08014d14 	.word	0x08014d14
 8013af8:	43800000 	.word	0x43800000
 8013afc:	3b800000 	.word	0x3b800000
 8013b00:	00000000 	.word	0x00000000
 8013b04:	9b03      	ldr	r3, [sp, #12]
 8013b06:	eeb0 0a48 	vmov.f32	s0, s16
 8013b0a:	1a98      	subs	r0, r3, r2
 8013b0c:	f000 fa82 	bl	8014014 <scalbnf>
 8013b10:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8013af8 <__kernel_rem_pio2f+0x304>
 8013b14:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8013b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b1c:	db19      	blt.n	8013b52 <__kernel_rem_pio2f+0x35e>
 8013b1e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8013afc <__kernel_rem_pio2f+0x308>
 8013b22:	ee60 7a27 	vmul.f32	s15, s0, s15
 8013b26:	aa08      	add	r2, sp, #32
 8013b28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013b2c:	1c74      	adds	r4, r6, #1
 8013b2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013b32:	3508      	adds	r5, #8
 8013b34:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8013b38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013b3c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8013b40:	ee10 3a10 	vmov	r3, s0
 8013b44:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8013b48:	ee17 3a90 	vmov	r3, s15
 8013b4c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8013b50:	e74b      	b.n	80139ea <__kernel_rem_pio2f+0x1f6>
 8013b52:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8013b56:	aa08      	add	r2, sp, #32
 8013b58:	ee10 3a10 	vmov	r3, s0
 8013b5c:	4634      	mov	r4, r6
 8013b5e:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8013b62:	e742      	b.n	80139ea <__kernel_rem_pio2f+0x1f6>
 8013b64:	a808      	add	r0, sp, #32
 8013b66:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8013b6a:	9001      	str	r0, [sp, #4]
 8013b6c:	ee07 0a90 	vmov	s15, r0
 8013b70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013b74:	3a01      	subs	r2, #1
 8013b76:	ee67 7a80 	vmul.f32	s15, s15, s0
 8013b7a:	ee20 0a07 	vmul.f32	s0, s0, s14
 8013b7e:	ed61 7a01 	vstmdb	r1!, {s15}
 8013b82:	e73e      	b.n	8013a02 <__kernel_rem_pio2f+0x20e>
 8013b84:	ecfc 6a01 	vldmia	ip!, {s13}
 8013b88:	ecb6 7a01 	vldmia	r6!, {s14}
 8013b8c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013b90:	3001      	adds	r0, #1
 8013b92:	4550      	cmp	r0, sl
 8013b94:	dc01      	bgt.n	8013b9a <__kernel_rem_pio2f+0x3a6>
 8013b96:	4288      	cmp	r0, r1
 8013b98:	ddf4      	ble.n	8013b84 <__kernel_rem_pio2f+0x390>
 8013b9a:	a858      	add	r0, sp, #352	; 0x160
 8013b9c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013ba0:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8013ba4:	3a01      	subs	r2, #1
 8013ba6:	e730      	b.n	8013a0a <__kernel_rem_pio2f+0x216>
 8013ba8:	9a66      	ldr	r2, [sp, #408]	; 0x198
 8013baa:	2a02      	cmp	r2, #2
 8013bac:	dc09      	bgt.n	8013bc2 <__kernel_rem_pio2f+0x3ce>
 8013bae:	2a00      	cmp	r2, #0
 8013bb0:	dc2a      	bgt.n	8013c08 <__kernel_rem_pio2f+0x414>
 8013bb2:	d043      	beq.n	8013c3c <__kernel_rem_pio2f+0x448>
 8013bb4:	f009 0007 	and.w	r0, r9, #7
 8013bb8:	b059      	add	sp, #356	; 0x164
 8013bba:	ecbd 8b04 	vpop	{d8-d9}
 8013bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013bc2:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8013bc4:	2b03      	cmp	r3, #3
 8013bc6:	d1f5      	bne.n	8013bb4 <__kernel_rem_pio2f+0x3c0>
 8013bc8:	ab30      	add	r3, sp, #192	; 0xc0
 8013bca:	442b      	add	r3, r5
 8013bcc:	461a      	mov	r2, r3
 8013bce:	4619      	mov	r1, r3
 8013bd0:	4620      	mov	r0, r4
 8013bd2:	2800      	cmp	r0, #0
 8013bd4:	f1a1 0104 	sub.w	r1, r1, #4
 8013bd8:	dc51      	bgt.n	8013c7e <__kernel_rem_pio2f+0x48a>
 8013bda:	4621      	mov	r1, r4
 8013bdc:	2901      	cmp	r1, #1
 8013bde:	f1a2 0204 	sub.w	r2, r2, #4
 8013be2:	dc5c      	bgt.n	8013c9e <__kernel_rem_pio2f+0x4aa>
 8013be4:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8013b00 <__kernel_rem_pio2f+0x30c>
 8013be8:	3304      	adds	r3, #4
 8013bea:	2c01      	cmp	r4, #1
 8013bec:	dc67      	bgt.n	8013cbe <__kernel_rem_pio2f+0x4ca>
 8013bee:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8013bf2:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8013bf6:	2f00      	cmp	r7, #0
 8013bf8:	d167      	bne.n	8013cca <__kernel_rem_pio2f+0x4d6>
 8013bfa:	edc8 6a00 	vstr	s13, [r8]
 8013bfe:	ed88 7a01 	vstr	s14, [r8, #4]
 8013c02:	edc8 7a02 	vstr	s15, [r8, #8]
 8013c06:	e7d5      	b.n	8013bb4 <__kernel_rem_pio2f+0x3c0>
 8013c08:	aa30      	add	r2, sp, #192	; 0xc0
 8013c0a:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8013b00 <__kernel_rem_pio2f+0x30c>
 8013c0e:	4413      	add	r3, r2
 8013c10:	4622      	mov	r2, r4
 8013c12:	2a00      	cmp	r2, #0
 8013c14:	da24      	bge.n	8013c60 <__kernel_rem_pio2f+0x46c>
 8013c16:	b34f      	cbz	r7, 8013c6c <__kernel_rem_pio2f+0x478>
 8013c18:	eef1 7a47 	vneg.f32	s15, s14
 8013c1c:	edc8 7a00 	vstr	s15, [r8]
 8013c20:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8013c24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013c28:	aa31      	add	r2, sp, #196	; 0xc4
 8013c2a:	2301      	movs	r3, #1
 8013c2c:	429c      	cmp	r4, r3
 8013c2e:	da20      	bge.n	8013c72 <__kernel_rem_pio2f+0x47e>
 8013c30:	b10f      	cbz	r7, 8013c36 <__kernel_rem_pio2f+0x442>
 8013c32:	eef1 7a67 	vneg.f32	s15, s15
 8013c36:	edc8 7a01 	vstr	s15, [r8, #4]
 8013c3a:	e7bb      	b.n	8013bb4 <__kernel_rem_pio2f+0x3c0>
 8013c3c:	aa30      	add	r2, sp, #192	; 0xc0
 8013c3e:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8013b00 <__kernel_rem_pio2f+0x30c>
 8013c42:	4413      	add	r3, r2
 8013c44:	2c00      	cmp	r4, #0
 8013c46:	da05      	bge.n	8013c54 <__kernel_rem_pio2f+0x460>
 8013c48:	b10f      	cbz	r7, 8013c4e <__kernel_rem_pio2f+0x45a>
 8013c4a:	eef1 7a67 	vneg.f32	s15, s15
 8013c4e:	edc8 7a00 	vstr	s15, [r8]
 8013c52:	e7af      	b.n	8013bb4 <__kernel_rem_pio2f+0x3c0>
 8013c54:	ed33 7a01 	vldmdb	r3!, {s14}
 8013c58:	3c01      	subs	r4, #1
 8013c5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013c5e:	e7f1      	b.n	8013c44 <__kernel_rem_pio2f+0x450>
 8013c60:	ed73 7a01 	vldmdb	r3!, {s15}
 8013c64:	3a01      	subs	r2, #1
 8013c66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8013c6a:	e7d2      	b.n	8013c12 <__kernel_rem_pio2f+0x41e>
 8013c6c:	eef0 7a47 	vmov.f32	s15, s14
 8013c70:	e7d4      	b.n	8013c1c <__kernel_rem_pio2f+0x428>
 8013c72:	ecb2 7a01 	vldmia	r2!, {s14}
 8013c76:	3301      	adds	r3, #1
 8013c78:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013c7c:	e7d6      	b.n	8013c2c <__kernel_rem_pio2f+0x438>
 8013c7e:	edd1 7a00 	vldr	s15, [r1]
 8013c82:	edd1 6a01 	vldr	s13, [r1, #4]
 8013c86:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8013c8a:	3801      	subs	r0, #1
 8013c8c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013c90:	ed81 7a00 	vstr	s14, [r1]
 8013c94:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013c98:	edc1 7a01 	vstr	s15, [r1, #4]
 8013c9c:	e799      	b.n	8013bd2 <__kernel_rem_pio2f+0x3de>
 8013c9e:	edd2 7a00 	vldr	s15, [r2]
 8013ca2:	edd2 6a01 	vldr	s13, [r2, #4]
 8013ca6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8013caa:	3901      	subs	r1, #1
 8013cac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013cb0:	ed82 7a00 	vstr	s14, [r2]
 8013cb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013cb8:	edc2 7a01 	vstr	s15, [r2, #4]
 8013cbc:	e78e      	b.n	8013bdc <__kernel_rem_pio2f+0x3e8>
 8013cbe:	ed33 7a01 	vldmdb	r3!, {s14}
 8013cc2:	3c01      	subs	r4, #1
 8013cc4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013cc8:	e78f      	b.n	8013bea <__kernel_rem_pio2f+0x3f6>
 8013cca:	eef1 6a66 	vneg.f32	s13, s13
 8013cce:	eeb1 7a47 	vneg.f32	s14, s14
 8013cd2:	edc8 6a00 	vstr	s13, [r8]
 8013cd6:	ed88 7a01 	vstr	s14, [r8, #4]
 8013cda:	eef1 7a67 	vneg.f32	s15, s15
 8013cde:	e790      	b.n	8013c02 <__kernel_rem_pio2f+0x40e>

08013ce0 <__kernel_sinf>:
 8013ce0:	ee10 3a10 	vmov	r3, s0
 8013ce4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013ce8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8013cec:	da04      	bge.n	8013cf8 <__kernel_sinf+0x18>
 8013cee:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8013cf2:	ee17 3a90 	vmov	r3, s15
 8013cf6:	b35b      	cbz	r3, 8013d50 <__kernel_sinf+0x70>
 8013cf8:	ee20 7a00 	vmul.f32	s14, s0, s0
 8013cfc:	eddf 7a15 	vldr	s15, [pc, #84]	; 8013d54 <__kernel_sinf+0x74>
 8013d00:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8013d58 <__kernel_sinf+0x78>
 8013d04:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013d08:	eddf 7a14 	vldr	s15, [pc, #80]	; 8013d5c <__kernel_sinf+0x7c>
 8013d0c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013d10:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8013d60 <__kernel_sinf+0x80>
 8013d14:	eea7 6a87 	vfma.f32	s12, s15, s14
 8013d18:	eddf 7a12 	vldr	s15, [pc, #72]	; 8013d64 <__kernel_sinf+0x84>
 8013d1c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8013d20:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013d24:	b930      	cbnz	r0, 8013d34 <__kernel_sinf+0x54>
 8013d26:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8013d68 <__kernel_sinf+0x88>
 8013d2a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013d2e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8013d32:	4770      	bx	lr
 8013d34:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8013d38:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8013d3c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8013d40:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8013d44:	eddf 7a09 	vldr	s15, [pc, #36]	; 8013d6c <__kernel_sinf+0x8c>
 8013d48:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8013d4c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8013d50:	4770      	bx	lr
 8013d52:	bf00      	nop
 8013d54:	2f2ec9d3 	.word	0x2f2ec9d3
 8013d58:	b2d72f34 	.word	0xb2d72f34
 8013d5c:	3638ef1b 	.word	0x3638ef1b
 8013d60:	b9500d01 	.word	0xb9500d01
 8013d64:	3c088889 	.word	0x3c088889
 8013d68:	be2aaaab 	.word	0xbe2aaaab
 8013d6c:	3e2aaaab 	.word	0x3e2aaaab

08013d70 <with_errnof>:
 8013d70:	b513      	push	{r0, r1, r4, lr}
 8013d72:	4604      	mov	r4, r0
 8013d74:	ed8d 0a01 	vstr	s0, [sp, #4]
 8013d78:	f7fb ff00 	bl	800fb7c <__errno>
 8013d7c:	ed9d 0a01 	vldr	s0, [sp, #4]
 8013d80:	6004      	str	r4, [r0, #0]
 8013d82:	b002      	add	sp, #8
 8013d84:	bd10      	pop	{r4, pc}

08013d86 <xflowf>:
 8013d86:	b130      	cbz	r0, 8013d96 <xflowf+0x10>
 8013d88:	eef1 7a40 	vneg.f32	s15, s0
 8013d8c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8013d90:	2022      	movs	r0, #34	; 0x22
 8013d92:	f7ff bfed 	b.w	8013d70 <with_errnof>
 8013d96:	eef0 7a40 	vmov.f32	s15, s0
 8013d9a:	e7f7      	b.n	8013d8c <xflowf+0x6>

08013d9c <__math_uflowf>:
 8013d9c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013da4 <__math_uflowf+0x8>
 8013da0:	f7ff bff1 	b.w	8013d86 <xflowf>
 8013da4:	10000000 	.word	0x10000000

08013da8 <__math_oflowf>:
 8013da8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013db0 <__math_oflowf+0x8>
 8013dac:	f7ff bfeb 	b.w	8013d86 <xflowf>
 8013db0:	70000000 	.word	0x70000000

08013db4 <atanf>:
 8013db4:	b538      	push	{r3, r4, r5, lr}
 8013db6:	ee10 5a10 	vmov	r5, s0
 8013dba:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8013dbe:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8013dc2:	eef0 7a40 	vmov.f32	s15, s0
 8013dc6:	db10      	blt.n	8013dea <atanf+0x36>
 8013dc8:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8013dcc:	dd04      	ble.n	8013dd8 <atanf+0x24>
 8013dce:	ee70 7a00 	vadd.f32	s15, s0, s0
 8013dd2:	eeb0 0a67 	vmov.f32	s0, s15
 8013dd6:	bd38      	pop	{r3, r4, r5, pc}
 8013dd8:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8013f10 <atanf+0x15c>
 8013ddc:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8013f14 <atanf+0x160>
 8013de0:	2d00      	cmp	r5, #0
 8013de2:	bfd8      	it	le
 8013de4:	eef0 7a40 	vmovle.f32	s15, s0
 8013de8:	e7f3      	b.n	8013dd2 <atanf+0x1e>
 8013dea:	4b4b      	ldr	r3, [pc, #300]	; (8013f18 <atanf+0x164>)
 8013dec:	429c      	cmp	r4, r3
 8013dee:	dc10      	bgt.n	8013e12 <atanf+0x5e>
 8013df0:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8013df4:	da0a      	bge.n	8013e0c <atanf+0x58>
 8013df6:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8013f1c <atanf+0x168>
 8013dfa:	ee30 7a07 	vadd.f32	s14, s0, s14
 8013dfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8013e02:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8013e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e0a:	dce2      	bgt.n	8013dd2 <atanf+0x1e>
 8013e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8013e10:	e013      	b.n	8013e3a <atanf+0x86>
 8013e12:	f000 f8a3 	bl	8013f5c <fabsf>
 8013e16:	4b42      	ldr	r3, [pc, #264]	; (8013f20 <atanf+0x16c>)
 8013e18:	429c      	cmp	r4, r3
 8013e1a:	dc4f      	bgt.n	8013ebc <atanf+0x108>
 8013e1c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8013e20:	429c      	cmp	r4, r3
 8013e22:	dc41      	bgt.n	8013ea8 <atanf+0xf4>
 8013e24:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8013e28:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8013e2c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013e30:	2300      	movs	r3, #0
 8013e32:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013e36:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013e3a:	1c5a      	adds	r2, r3, #1
 8013e3c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8013e40:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8013f24 <atanf+0x170>
 8013e44:	eddf 5a38 	vldr	s11, [pc, #224]	; 8013f28 <atanf+0x174>
 8013e48:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8013f2c <atanf+0x178>
 8013e4c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8013e50:	eee6 5a87 	vfma.f32	s11, s13, s14
 8013e54:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8013f30 <atanf+0x17c>
 8013e58:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013e5c:	eddf 5a35 	vldr	s11, [pc, #212]	; 8013f34 <atanf+0x180>
 8013e60:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013e64:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8013f38 <atanf+0x184>
 8013e68:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013e6c:	eddf 5a33 	vldr	s11, [pc, #204]	; 8013f3c <atanf+0x188>
 8013e70:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013e74:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8013f40 <atanf+0x18c>
 8013e78:	eea6 5a87 	vfma.f32	s10, s13, s14
 8013e7c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8013f44 <atanf+0x190>
 8013e80:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013e84:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8013f48 <atanf+0x194>
 8013e88:	eea7 5a26 	vfma.f32	s10, s14, s13
 8013e8c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8013f4c <atanf+0x198>
 8013e90:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013e94:	ee27 7a26 	vmul.f32	s14, s14, s13
 8013e98:	eea5 7a86 	vfma.f32	s14, s11, s12
 8013e9c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8013ea0:	d121      	bne.n	8013ee6 <atanf+0x132>
 8013ea2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013ea6:	e794      	b.n	8013dd2 <atanf+0x1e>
 8013ea8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013eac:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013eb0:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013eb4:	2301      	movs	r3, #1
 8013eb6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013eba:	e7be      	b.n	8013e3a <atanf+0x86>
 8013ebc:	4b24      	ldr	r3, [pc, #144]	; (8013f50 <atanf+0x19c>)
 8013ebe:	429c      	cmp	r4, r3
 8013ec0:	dc0b      	bgt.n	8013eda <atanf+0x126>
 8013ec2:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8013ec6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8013eca:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013ece:	2302      	movs	r3, #2
 8013ed0:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013ed4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013ed8:	e7af      	b.n	8013e3a <atanf+0x86>
 8013eda:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8013ede:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013ee2:	2303      	movs	r3, #3
 8013ee4:	e7a9      	b.n	8013e3a <atanf+0x86>
 8013ee6:	4a1b      	ldr	r2, [pc, #108]	; (8013f54 <atanf+0x1a0>)
 8013ee8:	491b      	ldr	r1, [pc, #108]	; (8013f58 <atanf+0x1a4>)
 8013eea:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013eee:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8013ef2:	ed93 0a00 	vldr	s0, [r3]
 8013ef6:	ee37 7a40 	vsub.f32	s14, s14, s0
 8013efa:	ed92 0a00 	vldr	s0, [r2]
 8013efe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013f02:	2d00      	cmp	r5, #0
 8013f04:	ee70 7a67 	vsub.f32	s15, s0, s15
 8013f08:	bfb8      	it	lt
 8013f0a:	eef1 7a67 	vneglt.f32	s15, s15
 8013f0e:	e760      	b.n	8013dd2 <atanf+0x1e>
 8013f10:	3fc90fdb 	.word	0x3fc90fdb
 8013f14:	bfc90fdb 	.word	0xbfc90fdb
 8013f18:	3edfffff 	.word	0x3edfffff
 8013f1c:	7149f2ca 	.word	0x7149f2ca
 8013f20:	3f97ffff 	.word	0x3f97ffff
 8013f24:	3c8569d7 	.word	0x3c8569d7
 8013f28:	3d4bda59 	.word	0x3d4bda59
 8013f2c:	bd6ef16b 	.word	0xbd6ef16b
 8013f30:	3d886b35 	.word	0x3d886b35
 8013f34:	3dba2e6e 	.word	0x3dba2e6e
 8013f38:	3e124925 	.word	0x3e124925
 8013f3c:	3eaaaaab 	.word	0x3eaaaaab
 8013f40:	bd15a221 	.word	0xbd15a221
 8013f44:	bd9d8795 	.word	0xbd9d8795
 8013f48:	bde38e38 	.word	0xbde38e38
 8013f4c:	be4ccccd 	.word	0xbe4ccccd
 8013f50:	401bffff 	.word	0x401bffff
 8013f54:	08014d4c 	.word	0x08014d4c
 8013f58:	08014d5c 	.word	0x08014d5c

08013f5c <fabsf>:
 8013f5c:	ee10 3a10 	vmov	r3, s0
 8013f60:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013f64:	ee00 3a10 	vmov	s0, r3
 8013f68:	4770      	bx	lr

08013f6a <finitef>:
 8013f6a:	b082      	sub	sp, #8
 8013f6c:	ed8d 0a01 	vstr	s0, [sp, #4]
 8013f70:	9801      	ldr	r0, [sp, #4]
 8013f72:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8013f76:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8013f7a:	bfac      	ite	ge
 8013f7c:	2000      	movge	r0, #0
 8013f7e:	2001      	movlt	r0, #1
 8013f80:	b002      	add	sp, #8
 8013f82:	4770      	bx	lr

08013f84 <floorf>:
 8013f84:	ee10 3a10 	vmov	r3, s0
 8013f88:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013f8c:	3a7f      	subs	r2, #127	; 0x7f
 8013f8e:	2a16      	cmp	r2, #22
 8013f90:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8013f94:	dc2a      	bgt.n	8013fec <floorf+0x68>
 8013f96:	2a00      	cmp	r2, #0
 8013f98:	da11      	bge.n	8013fbe <floorf+0x3a>
 8013f9a:	eddf 7a18 	vldr	s15, [pc, #96]	; 8013ffc <floorf+0x78>
 8013f9e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013fa2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8013fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013faa:	dd05      	ble.n	8013fb8 <floorf+0x34>
 8013fac:	2b00      	cmp	r3, #0
 8013fae:	da23      	bge.n	8013ff8 <floorf+0x74>
 8013fb0:	4a13      	ldr	r2, [pc, #76]	; (8014000 <floorf+0x7c>)
 8013fb2:	2900      	cmp	r1, #0
 8013fb4:	bf18      	it	ne
 8013fb6:	4613      	movne	r3, r2
 8013fb8:	ee00 3a10 	vmov	s0, r3
 8013fbc:	4770      	bx	lr
 8013fbe:	4911      	ldr	r1, [pc, #68]	; (8014004 <floorf+0x80>)
 8013fc0:	4111      	asrs	r1, r2
 8013fc2:	420b      	tst	r3, r1
 8013fc4:	d0fa      	beq.n	8013fbc <floorf+0x38>
 8013fc6:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8013ffc <floorf+0x78>
 8013fca:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013fce:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8013fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013fd6:	ddef      	ble.n	8013fb8 <floorf+0x34>
 8013fd8:	2b00      	cmp	r3, #0
 8013fda:	bfbe      	ittt	lt
 8013fdc:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8013fe0:	fa40 f202 	asrlt.w	r2, r0, r2
 8013fe4:	189b      	addlt	r3, r3, r2
 8013fe6:	ea23 0301 	bic.w	r3, r3, r1
 8013fea:	e7e5      	b.n	8013fb8 <floorf+0x34>
 8013fec:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013ff0:	d3e4      	bcc.n	8013fbc <floorf+0x38>
 8013ff2:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013ff6:	4770      	bx	lr
 8013ff8:	2300      	movs	r3, #0
 8013ffa:	e7dd      	b.n	8013fb8 <floorf+0x34>
 8013ffc:	7149f2ca 	.word	0x7149f2ca
 8014000:	bf800000 	.word	0xbf800000
 8014004:	007fffff 	.word	0x007fffff

08014008 <nanf>:
 8014008:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014010 <nanf+0x8>
 801400c:	4770      	bx	lr
 801400e:	bf00      	nop
 8014010:	7fc00000 	.word	0x7fc00000

08014014 <scalbnf>:
 8014014:	ee10 3a10 	vmov	r3, s0
 8014018:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 801401c:	d025      	beq.n	801406a <scalbnf+0x56>
 801401e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8014022:	d302      	bcc.n	801402a <scalbnf+0x16>
 8014024:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014028:	4770      	bx	lr
 801402a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 801402e:	d122      	bne.n	8014076 <scalbnf+0x62>
 8014030:	4b2a      	ldr	r3, [pc, #168]	; (80140dc <scalbnf+0xc8>)
 8014032:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80140e0 <scalbnf+0xcc>
 8014036:	4298      	cmp	r0, r3
 8014038:	ee20 0a27 	vmul.f32	s0, s0, s15
 801403c:	db16      	blt.n	801406c <scalbnf+0x58>
 801403e:	ee10 3a10 	vmov	r3, s0
 8014042:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8014046:	3a19      	subs	r2, #25
 8014048:	4402      	add	r2, r0
 801404a:	2afe      	cmp	r2, #254	; 0xfe
 801404c:	dd15      	ble.n	801407a <scalbnf+0x66>
 801404e:	ee10 3a10 	vmov	r3, s0
 8014052:	eddf 7a24 	vldr	s15, [pc, #144]	; 80140e4 <scalbnf+0xd0>
 8014056:	eddf 6a24 	vldr	s13, [pc, #144]	; 80140e8 <scalbnf+0xd4>
 801405a:	2b00      	cmp	r3, #0
 801405c:	eeb0 7a67 	vmov.f32	s14, s15
 8014060:	bfb8      	it	lt
 8014062:	eef0 7a66 	vmovlt.f32	s15, s13
 8014066:	ee27 0a27 	vmul.f32	s0, s14, s15
 801406a:	4770      	bx	lr
 801406c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80140ec <scalbnf+0xd8>
 8014070:	ee20 0a27 	vmul.f32	s0, s0, s15
 8014074:	4770      	bx	lr
 8014076:	0dd2      	lsrs	r2, r2, #23
 8014078:	e7e6      	b.n	8014048 <scalbnf+0x34>
 801407a:	2a00      	cmp	r2, #0
 801407c:	dd06      	ble.n	801408c <scalbnf+0x78>
 801407e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014082:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8014086:	ee00 3a10 	vmov	s0, r3
 801408a:	4770      	bx	lr
 801408c:	f112 0f16 	cmn.w	r2, #22
 8014090:	da1a      	bge.n	80140c8 <scalbnf+0xb4>
 8014092:	f24c 3350 	movw	r3, #50000	; 0xc350
 8014096:	4298      	cmp	r0, r3
 8014098:	ee10 3a10 	vmov	r3, s0
 801409c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80140a0:	dd0a      	ble.n	80140b8 <scalbnf+0xa4>
 80140a2:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80140e4 <scalbnf+0xd0>
 80140a6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80140e8 <scalbnf+0xd4>
 80140aa:	eef0 7a40 	vmov.f32	s15, s0
 80140ae:	2b00      	cmp	r3, #0
 80140b0:	bf18      	it	ne
 80140b2:	eeb0 0a47 	vmovne.f32	s0, s14
 80140b6:	e7db      	b.n	8014070 <scalbnf+0x5c>
 80140b8:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80140ec <scalbnf+0xd8>
 80140bc:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80140f0 <scalbnf+0xdc>
 80140c0:	eef0 7a40 	vmov.f32	s15, s0
 80140c4:	2b00      	cmp	r3, #0
 80140c6:	e7f3      	b.n	80140b0 <scalbnf+0x9c>
 80140c8:	3219      	adds	r2, #25
 80140ca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80140ce:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80140d2:	eddf 7a08 	vldr	s15, [pc, #32]	; 80140f4 <scalbnf+0xe0>
 80140d6:	ee07 3a10 	vmov	s14, r3
 80140da:	e7c4      	b.n	8014066 <scalbnf+0x52>
 80140dc:	ffff3cb0 	.word	0xffff3cb0
 80140e0:	4c000000 	.word	0x4c000000
 80140e4:	7149f2ca 	.word	0x7149f2ca
 80140e8:	f149f2ca 	.word	0xf149f2ca
 80140ec:	0da24260 	.word	0x0da24260
 80140f0:	8da24260 	.word	0x8da24260
 80140f4:	33000000 	.word	0x33000000

080140f8 <_init>:
 80140f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140fa:	bf00      	nop
 80140fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80140fe:	bc08      	pop	{r3}
 8014100:	469e      	mov	lr, r3
 8014102:	4770      	bx	lr

08014104 <_fini>:
 8014104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014106:	bf00      	nop
 8014108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801410a:	bc08      	pop	{r3}
 801410c:	469e      	mov	lr, r3
 801410e:	4770      	bx	lr
